{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430275881384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430275881384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 29 10:51:21 2015 " "Processing started: Wed Apr 29 10:51:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430275881384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430275881384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_EP2C -c FPGA_EP2C " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_EP2C -c FPGA_EP2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430275881384 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1430275881696 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPGA2MCU.v(67) " "Verilog HDL warning at FPGA2MCU.v(67): extended using \"x\" or \"z\"" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1430275881744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga2mcu.v 4 4 " "Found 4 design units, including 4 entities, in source file fpga2mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAVE_ADDR " "Found entity 1: SAVE_ADDR" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430275881744 ""} { "Info" "ISGN_ENTITY_NAME" "2 SELECT_ADDR " "Found entity 2: SELECT_ADDR" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430275881744 ""} { "Info" "ISGN_ENTITY_NAME" "3 BUFF_SEND_DATA " "Found entity 3: BUFF_SEND_DATA" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430275881744 ""} { "Info" "ISGN_ENTITY_NAME" "4 BUFF " "Found entity 4: BUFF" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430275881744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430275881744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_ep2c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpga_ep2c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_EP2C " "Found entity 1: FPGA_EP2C" {  } { { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430275881744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430275881744 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FPGA2AR9331.v " "Can't analyze file -- file FPGA2AR9331.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1430275881754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_2port.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_2port.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_2PORT " "Found entity 1: RAM_2PORT" {  } { { "RAM_2PORT.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/RAM_2PORT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430275881754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430275881754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_addr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase_addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase_acc-one " "Found design unit 1: phase_acc-one" {  } { { "phase_addr.vhd" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/phase_addr.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430275882315 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase_acc " "Found entity 1: phase_acc" {  } { { "phase_addr.vhd" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/phase_addr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430275882315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430275882315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fre_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fre_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrewSave_16-one " "Found design unit 1: FrewSave_16-one" {  } { { "Fre_buffer.vhd" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/Fre_buffer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430275882315 ""} { "Info" "ISGN_ENTITY_NAME" "1 FrewSave_16 " "Found entity 1: FrewSave_16" {  } { { "Fre_buffer.vhd" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/Fre_buffer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430275882315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430275882315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430275882315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430275882315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_adin.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_adin.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_ADIN " "Found entity 1: FIFO_ADIN" {  } { { "FIFO_ADIN.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FIFO_ADIN.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430275882315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430275882315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cylon_1_ran.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cylon_1_ran.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cylon_1_ran-SYN " "Found design unit 1: cylon_1_ran-SYN" {  } { { "cylon_1_ran.vhd" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/cylon_1_ran.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430275882325 ""} { "Info" "ISGN_ENTITY_NAME" "1 cylon_1_ran " "Found entity 1: cylon_1_ran" {  } { { "cylon_1_ran.vhd" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/cylon_1_ran.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430275882325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430275882325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_wrrqe.v 1 1 " "Found 1 design units, including 1 entities, in source file state_wrrqe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_FIFO " "Found entity 1: ADC_FIFO" {  } { { "state_wrrqe.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/state_wrrqe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430275882325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430275882325 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_EP2C " "Elaborating entity \"FPGA_EP2C\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1430275882377 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "INT4 " "Pin \"INT4\" is missing source" {  } { { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 464 744 920 480 "INT4" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1430275882381 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "rd_enable " "Pin \"rd_enable\" is missing source" {  } { { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 760 -96 80 776 "rd_enable" "" } { 752 -136 -87 768 "rd_enable" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1430275882381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_FIFO ADC_FIFO:inst4 " "Elaborating entity \"ADC_FIFO\" for hierarchy \"ADC_FIFO:inst4\"" {  } { { "FPGA_EP2C.bdf" "inst4" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 648 -552 -368 760 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275882391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_ADIN FIFO_ADIN:inst8 " "Elaborating entity \"FIFO_ADIN\" for hierarchy \"FIFO_ADIN:inst8\"" {  } { { "FPGA_EP2C.bdf" "inst8" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 424 -528 -352 616 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275882391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FIFO_ADIN:inst8\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"FIFO_ADIN:inst8\|dcfifo:dcfifo_component\"" {  } { { "FIFO_ADIN.v" "dcfifo_component" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FIFO_ADIN.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275882498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_ADIN:inst8\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"FIFO_ADIN:inst8\|dcfifo:dcfifo_component\"" {  } { { "FIFO_ADIN.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FIFO_ADIN.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430275882499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_ADIN:inst8\|dcfifo:dcfifo_component " "Instantiated megafunction \"FIFO_ADIN:inst8\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275882500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275882500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275882500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275882500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275882500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275882500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275882500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275882500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275882500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275882500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275882500 ""}  } { { "FIFO_ADIN.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FIFO_ADIN.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430275882500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_cif1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_cif1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_cif1 " "Found entity 1: dcfifo_cif1" {  } { { "db/dcfifo_cif1.tdf" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/db/dcfifo_cif1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430275882590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430275882590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_cif1 FIFO_ADIN:inst8\|dcfifo:dcfifo_component\|dcfifo_cif1:auto_generated " "Elaborating entity \"dcfifo_cif1\" for hierarchy \"FIFO_ADIN:inst8\|dcfifo:dcfifo_component\|dcfifo_cif1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "s:/tools/dianzi sheji/quartus14/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275882592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_6p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_6p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_6p6 " "Found entity 1: a_graycounter_6p6" {  } { { "db/a_graycounter_6p6.tdf" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/db/a_graycounter_6p6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430275882667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430275882667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_6p6 FIFO_ADIN:inst8\|dcfifo:dcfifo_component\|dcfifo_cif1:auto_generated\|a_graycounter_6p6:rdptr_g1p " "Elaborating entity \"a_graycounter_6p6\" for hierarchy \"FIFO_ADIN:inst8\|dcfifo:dcfifo_component\|dcfifo_cif1:auto_generated\|a_graycounter_6p6:rdptr_g1p\"" {  } { { "db/dcfifo_cif1.tdf" "rdptr_g1p" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/db/dcfifo_cif1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275882667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_27c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_27c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_27c " "Found entity 1: a_graycounter_27c" {  } { { "db/a_graycounter_27c.tdf" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/db/a_graycounter_27c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430275882750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430275882750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_27c FIFO_ADIN:inst8\|dcfifo:dcfifo_component\|dcfifo_cif1:auto_generated\|a_graycounter_27c:wrptr_g1p " "Elaborating entity \"a_graycounter_27c\" for hierarchy \"FIFO_ADIN:inst8\|dcfifo:dcfifo_component\|dcfifo_cif1:auto_generated\|a_graycounter_27c:wrptr_g1p\"" {  } { { "db/dcfifo_cif1.tdf" "wrptr_g1p" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/db/dcfifo_cif1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275882752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0011 " "Found entity 1: altsyncram_0011" {  } { { "db/altsyncram_0011.tdf" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/db/altsyncram_0011.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430275882835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430275882835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0011 FIFO_ADIN:inst8\|dcfifo:dcfifo_component\|dcfifo_cif1:auto_generated\|altsyncram_0011:fifo_ram " "Elaborating entity \"altsyncram_0011\" for hierarchy \"FIFO_ADIN:inst8\|dcfifo:dcfifo_component\|dcfifo_cif1:auto_generated\|altsyncram_0011:fifo_ram\"" {  } { { "db/dcfifo_cif1.tdf" "fifo_ram" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/db/dcfifo_cif1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275882835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_e7d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e7d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_e7d " "Found entity 1: alt_synch_pipe_e7d" {  } { { "db/alt_synch_pipe_e7d.tdf" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/db/alt_synch_pipe_e7d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430275882839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430275882839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_e7d FIFO_ADIN:inst8\|dcfifo:dcfifo_component\|dcfifo_cif1:auto_generated\|alt_synch_pipe_e7d:rs_dgwp " "Elaborating entity \"alt_synch_pipe_e7d\" for hierarchy \"FIFO_ADIN:inst8\|dcfifo:dcfifo_component\|dcfifo_cif1:auto_generated\|alt_synch_pipe_e7d:rs_dgwp\"" {  } { { "db/dcfifo_cif1.tdf" "rs_dgwp" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/db/dcfifo_cif1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275882849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_f09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_f09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_f09 " "Found entity 1: dffpipe_f09" {  } { { "db/dffpipe_f09.tdf" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/db/dffpipe_f09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430275882859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430275882859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_f09 FIFO_ADIN:inst8\|dcfifo:dcfifo_component\|dcfifo_cif1:auto_generated\|alt_synch_pipe_e7d:rs_dgwp\|dffpipe_f09:dffpipe12 " "Elaborating entity \"dffpipe_f09\" for hierarchy \"FIFO_ADIN:inst8\|dcfifo:dcfifo_component\|dcfifo_cif1:auto_generated\|alt_synch_pipe_e7d:rs_dgwp\|dffpipe_f09:dffpipe12\"" {  } { { "db/alt_synch_pipe_e7d.tdf" "dffpipe12" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/db/alt_synch_pipe_e7d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275882860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_f7d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_f7d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_f7d " "Found entity 1: alt_synch_pipe_f7d" {  } { { "db/alt_synch_pipe_f7d.tdf" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/db/alt_synch_pipe_f7d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430275882868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430275882868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_f7d FIFO_ADIN:inst8\|dcfifo:dcfifo_component\|dcfifo_cif1:auto_generated\|alt_synch_pipe_f7d:ws_dgrp " "Elaborating entity \"alt_synch_pipe_f7d\" for hierarchy \"FIFO_ADIN:inst8\|dcfifo:dcfifo_component\|dcfifo_cif1:auto_generated\|alt_synch_pipe_f7d:ws_dgrp\"" {  } { { "db/dcfifo_cif1.tdf" "ws_dgrp" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/db/dcfifo_cif1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275882868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_g09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_g09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_g09 " "Found entity 1: dffpipe_g09" {  } { { "db/dffpipe_g09.tdf" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/db/dffpipe_g09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430275882878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430275882878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_g09 FIFO_ADIN:inst8\|dcfifo:dcfifo_component\|dcfifo_cif1:auto_generated\|alt_synch_pipe_f7d:ws_dgrp\|dffpipe_g09:dffpipe15 " "Elaborating entity \"dffpipe_g09\" for hierarchy \"FIFO_ADIN:inst8\|dcfifo:dcfifo_component\|dcfifo_cif1:auto_generated\|alt_synch_pipe_f7d:ws_dgrp\|dffpipe_g09:dffpipe15\"" {  } { { "db/alt_synch_pipe_f7d.tdf" "dffpipe15" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/db/alt_synch_pipe_f7d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275882878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_q76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_q76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_q76 " "Found entity 1: cmpr_q76" {  } { { "db/cmpr_q76.tdf" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/db/cmpr_q76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430275882953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430275882953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_q76 FIFO_ADIN:inst8\|dcfifo:dcfifo_component\|dcfifo_cif1:auto_generated\|cmpr_q76:rdempty_eq_comp " "Elaborating entity \"cmpr_q76\" for hierarchy \"FIFO_ADIN:inst8\|dcfifo:dcfifo_component\|dcfifo_cif1:auto_generated\|cmpr_q76:rdempty_eq_comp\"" {  } { { "db/dcfifo_cif1.tdf" "rdempty_eq_comp" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/db/dcfifo_cif1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275882953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELECT_ADDR SELECT_ADDR:inst7 " "Elaborating entity \"SELECT_ADDR\" for hierarchy \"SELECT_ADDR:inst7\"" {  } { { "FPGA_EP2C.bdf" "inst7" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 16 600 808 160 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275882963 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_en FPGA2MCU.v(20) " "Verilog HDL Always Construct warning at FPGA2MCU.v(20): inferring latch(es) for variable \"read_en\", which holds its previous value in one or more paths through the always construct" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1430275882963 "|FPGA_EP2C|SELECT_ADDR:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_en FPGA2MCU.v(20) " "Inferred latch for \"read_en\" at FPGA2MCU.v(20)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430275882963 "|FPGA_EP2C|SELECT_ADDR:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAVE_ADDR SAVE_ADDR:inst " "Elaborating entity \"SAVE_ADDR\" for hierarchy \"SAVE_ADDR:inst\"" {  } { { "FPGA_EP2C.bdf" "inst" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 128 320 528 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275882963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFF_SEND_DATA BUFF_SEND_DATA:inst11 " "Elaborating entity \"BUFF_SEND_DATA\" for hierarchy \"BUFF_SEND_DATA:inst11\"" {  } { { "FPGA_EP2C.bdf" "inst11" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 632 -152 96 744 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275882973 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DATA_OUT FPGA2MCU.v(61) " "Verilog HDL Always Construct warning at FPGA2MCU.v(61): inferring latch(es) for variable \"DATA_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1430275882973 "|FPGA_EP2C|BUFF_SEND_DATA:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FINISH FPGA2MCU.v(61) " "Verilog HDL Always Construct warning at FPGA2MCU.v(61): inferring latch(es) for variable \"FINISH\", which holds its previous value in one or more paths through the always construct" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1430275882973 "|FPGA_EP2C|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FINISH FPGA2MCU.v(61) " "Inferred latch for \"FINISH\" at FPGA2MCU.v(61)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430275882973 "|FPGA_EP2C|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[0\] FPGA2MCU.v(61) " "Inferred latch for \"DATA_OUT\[0\]\" at FPGA2MCU.v(61)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430275882973 "|FPGA_EP2C|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[1\] FPGA2MCU.v(61) " "Inferred latch for \"DATA_OUT\[1\]\" at FPGA2MCU.v(61)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430275882973 "|FPGA_EP2C|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[2\] FPGA2MCU.v(61) " "Inferred latch for \"DATA_OUT\[2\]\" at FPGA2MCU.v(61)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430275882973 "|FPGA_EP2C|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[3\] FPGA2MCU.v(61) " "Inferred latch for \"DATA_OUT\[3\]\" at FPGA2MCU.v(61)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430275882973 "|FPGA_EP2C|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[4\] FPGA2MCU.v(61) " "Inferred latch for \"DATA_OUT\[4\]\" at FPGA2MCU.v(61)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430275882973 "|FPGA_EP2C|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[5\] FPGA2MCU.v(61) " "Inferred latch for \"DATA_OUT\[5\]\" at FPGA2MCU.v(61)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430275882973 "|FPGA_EP2C|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[6\] FPGA2MCU.v(61) " "Inferred latch for \"DATA_OUT\[6\]\" at FPGA2MCU.v(61)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430275882973 "|FPGA_EP2C|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[7\] FPGA2MCU.v(61) " "Inferred latch for \"DATA_OUT\[7\]\" at FPGA2MCU.v(61)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430275882973 "|FPGA_EP2C|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[8\] FPGA2MCU.v(61) " "Inferred latch for \"DATA_OUT\[8\]\" at FPGA2MCU.v(61)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430275882973 "|FPGA_EP2C|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[9\] FPGA2MCU.v(61) " "Inferred latch for \"DATA_OUT\[9\]\" at FPGA2MCU.v(61)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430275882973 "|FPGA_EP2C|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[10\] FPGA2MCU.v(61) " "Inferred latch for \"DATA_OUT\[10\]\" at FPGA2MCU.v(61)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430275882973 "|FPGA_EP2C|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[11\] FPGA2MCU.v(61) " "Inferred latch for \"DATA_OUT\[11\]\" at FPGA2MCU.v(61)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430275882973 "|FPGA_EP2C|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[12\] FPGA2MCU.v(61) " "Inferred latch for \"DATA_OUT\[12\]\" at FPGA2MCU.v(61)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430275882973 "|FPGA_EP2C|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[13\] FPGA2MCU.v(61) " "Inferred latch for \"DATA_OUT\[13\]\" at FPGA2MCU.v(61)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430275882973 "|FPGA_EP2C|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[14\] FPGA2MCU.v(61) " "Inferred latch for \"DATA_OUT\[14\]\" at FPGA2MCU.v(61)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430275882973 "|FPGA_EP2C|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[15\] FPGA2MCU.v(61) " "Inferred latch for \"DATA_OUT\[15\]\" at FPGA2MCU.v(61)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430275882973 "|FPGA_EP2C|BUFF_SEND_DATA:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cylon_1_ran cylon_1_ran:inst1 " "Elaborating entity \"cylon_1_ran\" for hierarchy \"cylon_1_ran:inst1\"" {  } { { "FPGA_EP2C.bdf" "inst1" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 528 384 640 680 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275882977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cylon_1_ran:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cylon_1_ran:inst1\|altsyncram:altsyncram_component\"" {  } { { "cylon_1_ran.vhd" "altsyncram_component" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/cylon_1_ran.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275883011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cylon_1_ran:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cylon_1_ran:inst1\|altsyncram:altsyncram_component\"" {  } { { "cylon_1_ran.vhd" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/cylon_1_ran.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430275883015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cylon_1_ran:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"cylon_1_ran:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275883015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275883015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275883015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275883015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275883015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275883015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275883015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275883015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275883015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275883015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275883015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275883015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275883015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275883015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275883015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275883015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275883015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275883015 ""}  } { { "cylon_1_ran.vhd" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/cylon_1_ran.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430275883015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6vg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6vg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6vg1 " "Found entity 1: altsyncram_6vg1" {  } { { "db/altsyncram_6vg1.tdf" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/db/altsyncram_6vg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430275883098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430275883098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6vg1 cylon_1_ran:inst1\|altsyncram:altsyncram_component\|altsyncram_6vg1:auto_generated " "Elaborating entity \"altsyncram_6vg1\" for hierarchy \"cylon_1_ran:inst1\|altsyncram:altsyncram_component\|altsyncram_6vg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "s:/tools/dianzi sheji/quartus14/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275883098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_acc phase_acc:inst3 " "Elaborating entity \"phase_acc\" for hierarchy \"phase_acc:inst3\"" {  } { { "FPGA_EP2C.bdf" "inst3" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 400 384 584 480 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275883098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFF BUFF:inst5 " "Elaborating entity \"BUFF\" for hierarchy \"BUFF:inst5\"" {  } { { "FPGA_EP2C.bdf" "inst5" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 168 656 904 280 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430275883108 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en2 FPGA2MCU.v(78) " "Verilog HDL or VHDL warning at FPGA2MCU.v(78): object \"en2\" assigned a value but never read" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430275883112 "|FPGA_EP2C|BUFF:inst5"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "INT4 GND " "Pin \"INT4\" is stuck at GND" {  } { { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 464 744 920 480 "INT4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430275883955 "|FPGA_EP2C|INT4"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_enable GND " "Pin \"rd_enable\" is stuck at GND" {  } { { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 760 -96 80 776 "rd_enable" "" } { 752 -136 -87 768 "rd_enable" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430275883955 "|FPGA_EP2C|rd_enable"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADS930_SEL VCC " "Pin \"ADS930_SEL\" is stuck at VCC" {  } { { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 40 24 200 56 "ADS930_SEL" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430275883955 "|FPGA_EP2C|ADS930_SEL"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1430275883955 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1430275884111 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1430275884322 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/output_files/FPGA_EP2C.map.smsg " "Generated suppressed messages file D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/output_files/FPGA_EP2C.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1430275884406 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1430275884552 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430275884552 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "344 " "Implemented 344 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1430275884644 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1430275884644 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1430275884644 ""} { "Info" "ICUT_CUT_TM_LCELLS" "271 " "Implemented 271 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1430275884644 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1430275884644 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1430275884644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "510 " "Peak virtual memory: 510 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430275884672 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 29 10:51:24 2015 " "Processing ended: Wed Apr 29 10:51:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430275884672 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430275884672 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430275884672 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430275884672 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430275885794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430275885794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 29 10:51:25 2015 " "Processing started: Wed Apr 29 10:51:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430275885794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1430275885794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA_EP2C -c FPGA_EP2C " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA_EP2C -c FPGA_EP2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1430275885794 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1430275885864 ""}
{ "Info" "0" "" "Project  = FPGA_EP2C" {  } {  } 0 0 "Project  = FPGA_EP2C" 0 0 "Fitter" 0 0 1430275885864 ""}
{ "Info" "0" "" "Revision = FPGA_EP2C" {  } {  } 0 0 "Revision = FPGA_EP2C" 0 0 "Fitter" 0 0 1430275885864 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1430275885926 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_EP2C EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"FPGA_EP2C\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1430275885940 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1430275886002 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1430275886002 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1430275886102 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430275886334 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430275886334 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430275886334 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1430275886334 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 1008 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430275886338 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 1010 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430275886338 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 1012 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430275886338 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 1014 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430275886338 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1430275886338 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1430275886338 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1430275886338 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 57 " "No exact pin location assignment(s) for 3 pins of 57 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_enable " "Pin wr_enable not assigned to an exact location on the device" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { wr_enable } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 744 -312 -136 760 "wr_enable" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430275886750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "panduan_FIFOADIN " "Pin panduan_FIFOADIN not assigned to an exact location on the device" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { panduan_FIFOADIN } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 568 -64 132 584 "panduan_FIFOADIN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { panduan_FIFOADIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430275886750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_enable " "Pin rd_enable not assigned to an exact location on the device" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { rd_enable } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 760 -96 80 776 "rd_enable" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430275886750 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1430275886750 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1430275887082 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_cif1 " "Entity dcfifo_cif1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_g09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_g09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430275887082 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_f09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_f09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430275887082 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1430275887082 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1430275887082 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_EP2C.sdc " "Synopsys Design Constraints File file not found: 'FPGA_EP2C.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1430275887082 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1430275887082 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1430275887092 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1430275887092 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1430275887092 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430275887116 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adclk~output " "Destination node adclk~output" {  } { { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 368 120 296 384 "adclk" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adclk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 950 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430275887116 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADS930CLk~output " "Destination node ADS930CLk~output" {  } { { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 288 -344 -168 304 "ADS930CLk" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADS930CLk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 951 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430275887116 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1430275887116 ""}  } { { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 376 -248 -72 392 "clk" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 985 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430275887116 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NWE~input (placed in PIN 30 (DIFFIO_L8p, DQS1L/CQ1L#,DPCLK1)) " "Automatically promoted node NWE~input (placed in PIN 30 (DIFFIO_L8p, DQS1L/CQ1L#,DPCLK1))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430275887116 ""}  } { { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 288 40 216 304 "NWE" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NWE~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 994 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430275887116 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SELECT_ADDR:inst7\|Equal3~0  " "Automatically promoted node SELECT_ADDR:inst7\|Equal3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430275887116 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO_ADIN:inst8\|dcfifo:dcfifo_component\|dcfifo_cif1:auto_generated\|valid_rdreq~0 " "Destination node FIFO_ADIN:inst8\|dcfifo:dcfifo_component\|dcfifo_cif1:auto_generated\|valid_rdreq~0" {  } { { "db/dcfifo_cif1.tdf" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/db/dcfifo_cif1.tdf" 65 2 0 } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|valid_rdreq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430275887116 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO_ADIN:inst8\|dcfifo:dcfifo_component\|dcfifo_cif1:auto_generated\|a_graycounter_6p6:rdptr_g1p\|_~1 " "Destination node FIFO_ADIN:inst8\|dcfifo:dcfifo_component\|dcfifo_cif1:auto_generated\|a_graycounter_6p6:rdptr_g1p\|_~1" {  } { { "db/dcfifo_cif1.tdf" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/db/dcfifo_cif1.tdf" 48 2 0 } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|_~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 489 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430275887116 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BUFF_SEND_DATA:inst11\|DATA_OUT\[0\]_89 " "Destination node BUFF_SEND_DATA:inst11\|DATA_OUT\[0\]_89" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 61 0 0 } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUFF_SEND_DATA:inst11|DATA_OUT[0]_89 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430275887116 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "panduan_FIFOADIN~output " "Destination node panduan_FIFOADIN~output" {  } { { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 568 -64 132 584 "panduan_FIFOADIN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { panduan_FIFOADIN~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 958 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430275887116 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1430275887116 ""}  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 39 -1 0 } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SELECT_ADDR:inst7|Equal3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430275887116 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1430275887547 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1430275887547 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1430275887547 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1430275887547 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1430275887547 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1430275887547 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1430275887547 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1430275887547 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1430275887591 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1430275887591 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1430275887591 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 0 3 0 " "Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 0 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1430275887601 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1430275887601 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1430275887601 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 7 4 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430275887601 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 7 1 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430275887601 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 11 0 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430275887601 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 14 0 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430275887601 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 8 5 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430275887601 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 7 3 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430275887601 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 3 10 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430275887601 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 1 11 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430275887601 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1430275887601 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1430275887601 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430275887649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1430275888561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430275888779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1430275888789 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1430275889632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430275889632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1430275890126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1430275891042 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1430275891042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430275892707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1430275892711 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1430275892711 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.91 " "Total time spent on timing analysis during the Fitter is 0.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1430275892731 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1430275892799 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1430275893089 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1430275893159 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1430275893495 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430275894434 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "35 Cyclone IV E " "35 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_IN\[15\] 3.3-V LVTTL 60 " "Pin AD_IN\[15\] uses I/O standard 3.3-V LVTTL at 60" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[15] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[15\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 168 80 256 184 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_IN\[14\] 3.3-V LVTTL 59 " "Pin AD_IN\[14\] uses I/O standard 3.3-V LVTTL at 59" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[14] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[14\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 168 80 256 184 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_IN\[13\] 3.3-V LVTTL 58 " "Pin AD_IN\[13\] uses I/O standard 3.3-V LVTTL at 58" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[13] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[13\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 168 80 256 184 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_IN\[12\] 3.3-V LVTTL 55 " "Pin AD_IN\[12\] uses I/O standard 3.3-V LVTTL at 55" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[12] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[12\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 168 80 256 184 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_IN\[11\] 3.3-V LVTTL 54 " "Pin AD_IN\[11\] uses I/O standard 3.3-V LVTTL at 54" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[11] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[11\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 168 80 256 184 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_IN\[10\] 3.3-V LVTTL 53 " "Pin AD_IN\[10\] uses I/O standard 3.3-V LVTTL at 53" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[10] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[10\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 168 80 256 184 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_IN\[9\] 3.3-V LVTTL 52 " "Pin AD_IN\[9\] uses I/O standard 3.3-V LVTTL at 52" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[9] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[9\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 168 80 256 184 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_IN\[8\] 3.3-V LVTTL 51 " "Pin AD_IN\[8\] uses I/O standard 3.3-V LVTTL at 51" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[8] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[8\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 168 80 256 184 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_IN\[7\] 3.3-V LVTTL 50 " "Pin AD_IN\[7\] uses I/O standard 3.3-V LVTTL at 50" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[7] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[7\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 168 80 256 184 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_IN\[6\] 3.3-V LVTTL 49 " "Pin AD_IN\[6\] uses I/O standard 3.3-V LVTTL at 49" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[6] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[6\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 168 80 256 184 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_IN\[5\] 3.3-V LVTTL 46 " "Pin AD_IN\[5\] uses I/O standard 3.3-V LVTTL at 46" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[5] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[5\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 168 80 256 184 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_IN\[4\] 3.3-V LVTTL 44 " "Pin AD_IN\[4\] uses I/O standard 3.3-V LVTTL at 44" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[4] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[4\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 168 80 256 184 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_IN\[3\] 3.3-V LVTTL 43 " "Pin AD_IN\[3\] uses I/O standard 3.3-V LVTTL at 43" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[3] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[3\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 168 80 256 184 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_IN\[2\] 3.3-V LVTTL 42 " "Pin AD_IN\[2\] uses I/O standard 3.3-V LVTTL at 42" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[2] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[2\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 168 80 256 184 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_IN\[1\] 3.3-V LVTTL 39 " "Pin AD_IN\[1\] uses I/O standard 3.3-V LVTTL at 39" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[1] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[1\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 168 80 256 184 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_IN\[0\] 3.3-V LVTTL 38 " "Pin AD_IN\[0\] uses I/O standard 3.3-V LVTTL at 38" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[0] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[0\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 168 80 256 184 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL 24 " "Pin clk uses I/O standard 3.3-V LVTTL at 24" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { clk } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 376 -248 -72 392 "clk" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "J7_DIN 3.3-V LVTTL 10 " "Pin J7_DIN uses I/O standard 3.3-V LVTTL at 10" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { J7_DIN } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "J7_DIN" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 136 -616 -448 152 "J7_DIN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { J7_DIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "J7_SYNC 3.3-V LVTTL 1 " "Pin J7_SYNC uses I/O standard 3.3-V LVTTL at 1" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { J7_SYNC } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "J7_SYNC" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 168 -616 -448 184 "J7_SYNC" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { J7_SYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "J7_SCLK 3.3-V LVTTL 3 " "Pin J7_SCLK uses I/O standard 3.3-V LVTTL at 3" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { J7_SCLK } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "J7_SCLK" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 200 -616 -448 216 "J7_SCLK" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { J7_SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADS_SYNC 3.3-V LVTTL 143 " "Pin ADS_SYNC uses I/O standard 3.3-V LVTTL at 143" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { ADS_SYNC } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADS_SYNC" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 48 -616 -448 64 "ADS_SYNC" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADS_SYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A16 3.3-V LVTTL 34 " "Pin A16 uses I/O standard 3.3-V LVTTL at 34" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { A16 } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A16" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 184 80 256 200 "A16" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "NADV 3.3-V LVTTL 28 " "Pin NADV uses I/O standard 3.3-V LVTTL at 28" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { NADV } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NADV" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 152 80 256 168 "NADV" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A18 3.3-V LVTTL 32 " "Pin A18 uses I/O standard 3.3-V LVTTL at 32" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { A18 } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A18" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 216 80 256 232 "A18" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A17 3.3-V LVTTL 33 " "Pin A17 uses I/O standard 3.3-V LVTTL at 33" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { A17 } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A17" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 200 80 256 216 "A17" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "NWE 3.3-V LVTTL 30 " "Pin NWE uses I/O standard 3.3-V LVTTL at 30" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { NWE } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NWE" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 288 40 216 304 "NWE" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "NOE 3.3-V LVTTL 31 " "Pin NOE uses I/O standard 3.3-V LVTTL at 31" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { NOE } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NOE" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 272 40 216 288 "NOE" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NOE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADS930_DATA\[7\] 3.3-V LVTTL 101 " "Pin ADS930_DATA\[7\] uses I/O standard 3.3-V LVTTL at 101" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { ADS930_DATA[7] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADS930_DATA\[7\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 344 -584 -384 360 "ADS930_DATA" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADS930_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADS930_DATA\[6\] 3.3-V LVTTL 103 " "Pin ADS930_DATA\[6\] uses I/O standard 3.3-V LVTTL at 103" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { ADS930_DATA[6] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADS930_DATA\[6\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 344 -584 -384 360 "ADS930_DATA" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADS930_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADS930_DATA\[5\] 3.3-V LVTTL 104 " "Pin ADS930_DATA\[5\] uses I/O standard 3.3-V LVTTL at 104" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { ADS930_DATA[5] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADS930_DATA\[5\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 344 -584 -384 360 "ADS930_DATA" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADS930_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADS930_DATA\[4\] 3.3-V LVTTL 105 " "Pin ADS930_DATA\[4\] uses I/O standard 3.3-V LVTTL at 105" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { ADS930_DATA[4] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADS930_DATA\[4\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 344 -584 -384 360 "ADS930_DATA" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADS930_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADS930_DATA\[3\] 3.3-V LVTTL 106 " "Pin ADS930_DATA\[3\] uses I/O standard 3.3-V LVTTL at 106" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { ADS930_DATA[3] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADS930_DATA\[3\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 344 -584 -384 360 "ADS930_DATA" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADS930_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADS930_DATA\[2\] 3.3-V LVTTL 110 " "Pin ADS930_DATA\[2\] uses I/O standard 3.3-V LVTTL at 110" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { ADS930_DATA[2] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADS930_DATA\[2\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 344 -584 -384 360 "ADS930_DATA" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADS930_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADS930_DATA\[1\] 3.3-V LVTTL 111 " "Pin ADS930_DATA\[1\] uses I/O standard 3.3-V LVTTL at 111" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { ADS930_DATA[1] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADS930_DATA\[1\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 344 -584 -384 360 "ADS930_DATA" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADS930_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADS930_DATA\[0\] 3.3-V LVTTL 112 " "Pin ADS930_DATA\[0\] uses I/O standard 3.3-V LVTTL at 112" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { ADS930_DATA[0] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADS930_DATA\[0\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 344 -584 -384 360 "ADS930_DATA" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADS930_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430275894816 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1430275894816 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/output_files/FPGA_EP2C.fit.smsg " "Generated suppressed messages file D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/output_files/FPGA_EP2C.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1430275894934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "963 " "Peak virtual memory: 963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430275895432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 29 10:51:35 2015 " "Processing ended: Wed Apr 29 10:51:35 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430275895432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430275895432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430275895432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1430275895432 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1430275896426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430275896426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 29 10:51:36 2015 " "Processing started: Wed Apr 29 10:51:36 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430275896426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1430275896426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA_EP2C -c FPGA_EP2C " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA_EP2C -c FPGA_EP2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1430275896426 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1430275897202 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1430275897230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430275897608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 29 10:51:37 2015 " "Processing ended: Wed Apr 29 10:51:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430275897608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430275897608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430275897608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1430275897608 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1430275898205 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1430275898721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430275898721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 29 10:51:38 2015 " "Processing started: Wed Apr 29 10:51:38 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430275898721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430275898721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_EP2C -c FPGA_EP2C " "Command: quartus_sta FPGA_EP2C -c FPGA_EP2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430275898721 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1430275898799 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1430275898939 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1430275899005 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1430275899005 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1430275899257 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_cif1 " "Entity dcfifo_cif1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_g09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_g09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899355 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_f09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_f09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899355 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1430275899355 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1430275899355 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_EP2C.sdc " "Synopsys Design Constraints File file not found: 'FPGA_EP2C.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1430275899355 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1430275899355 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name NWE NWE " "create_clock -period 1.000 -name NWE NWE" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name NADV NADV " "create_clock -period 1.000 -name NADV NADV" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name NOE NOE " "create_clock -period 1.000 -name NOE NOE" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SAVE_ADDR:inst\|ADDR\[0\] SAVE_ADDR:inst\|ADDR\[0\] " "create_clock -period 1.000 -name SAVE_ADDR:inst\|ADDR\[0\] SAVE_ADDR:inst\|ADDR\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899355 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899355 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1430275899481 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899481 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1430275899481 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1430275899495 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1430275899547 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1430275899547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.765 " "Worst-case setup slack is -5.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.765      -251.630 NOE  " "   -5.765      -251.630 NOE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.200      -268.607 clk  " "   -4.200      -268.607 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.877      -129.348 NWE  " "   -3.877      -129.348 NWE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.892        -9.445 SAVE_ADDR:inst\|ADDR\[0\]  " "   -1.892        -9.445 SAVE_ADDR:inst\|ADDR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430275899547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.168 " "Worst-case hold slack is 0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168         0.000 NWE  " "    0.168         0.000 NWE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185         0.000 NOE  " "    0.185         0.000 NOE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357         0.000 SAVE_ADDR:inst\|ADDR\[0\]  " "    0.357         0.000 SAVE_ADDR:inst\|ADDR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 clk  " "    0.452         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430275899557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.760 " "Worst-case recovery slack is -0.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.760        -1.349 SAVE_ADDR:inst\|ADDR\[0\]  " "   -0.760        -1.349 SAVE_ADDR:inst\|ADDR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430275899557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.181 " "Worst-case removal slack is -1.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.181        -8.425 SAVE_ADDR:inst\|ADDR\[0\]  " "   -1.181        -8.425 SAVE_ADDR:inst\|ADDR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430275899557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -226.356 clk  " "   -3.201      -226.356 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -126.171 NOE  " "   -3.201      -126.171 NOE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201       -60.187 NWE  " "   -3.201       -60.187 NWE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -31.253 NADV  " "   -3.000       -31.253 NADV " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366         0.000 SAVE_ADDR:inst\|ADDR\[0\]  " "    0.366         0.000 SAVE_ADDR:inst\|ADDR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430275899567 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899719 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1430275899719 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1430275899733 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1430275899761 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1430275900212 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900314 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1430275900338 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1430275900338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.448 " "Worst-case setup slack is -5.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.448      -236.994 NOE  " "   -5.448      -236.994 NOE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.854      -239.697 clk  " "   -3.854      -239.697 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.699      -122.853 NWE  " "   -3.699      -122.853 NWE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.985       -10.150 SAVE_ADDR:inst\|ADDR\[0\]  " "   -1.985       -10.150 SAVE_ADDR:inst\|ADDR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430275900346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180         0.000 NWE  " "    0.180         0.000 NWE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195         0.000 NOE  " "    0.195         0.000 NOE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 clk  " "    0.401         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506         0.000 SAVE_ADDR:inst\|ADDR\[0\]  " "    0.506         0.000 SAVE_ADDR:inst\|ADDR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430275900354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.964 " "Worst-case recovery slack is -0.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.964        -2.823 SAVE_ADDR:inst\|ADDR\[0\]  " "   -0.964        -2.823 SAVE_ADDR:inst\|ADDR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430275900364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.015 " "Worst-case removal slack is -1.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.015        -7.165 SAVE_ADDR:inst\|ADDR\[0\]  " "   -1.015        -7.165 SAVE_ADDR:inst\|ADDR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430275900374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -226.356 clk  " "   -3.201      -226.356 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -126.171 NOE  " "   -3.201      -126.171 NOE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201       -60.187 NWE  " "   -3.201       -60.187 NWE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -31.253 NADV  " "   -3.000       -31.253 NADV " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203         0.000 SAVE_ADDR:inst\|ADDR\[0\]  " "    0.203         0.000 SAVE_ADDR:inst\|ADDR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430275900378 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900612 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900612 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1430275900622 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900890 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1430275900890 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1430275900890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.056 " "Worst-case setup slack is -2.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.056       -81.086 NOE  " "   -2.056       -81.086 NOE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.200       -58.670 clk  " "   -1.200       -58.670 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.085       -33.875 NWE  " "   -1.085       -33.875 NWE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.285        -0.352 SAVE_ADDR:inst\|ADDR\[0\]  " "   -0.285        -0.352 SAVE_ADDR:inst\|ADDR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430275900900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.066 " "Worst-case hold slack is 0.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.066         0.000 NWE  " "    0.066         0.000 NWE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122         0.000 NOE  " "    0.122         0.000 NOE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146         0.000 SAVE_ADDR:inst\|ADDR\[0\]  " "    0.146         0.000 SAVE_ADDR:inst\|ADDR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181         0.000 clk  " "    0.181         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430275900924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.127 " "Worst-case recovery slack is 0.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127         0.000 SAVE_ADDR:inst\|ADDR\[0\]  " "    0.127         0.000 SAVE_ADDR:inst\|ADDR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430275900934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.326 " "Worst-case removal slack is -0.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.326        -2.195 SAVE_ADDR:inst\|ADDR\[0\]  " "   -0.326        -2.195 SAVE_ADDR:inst\|ADDR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430275900948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -166.477 clk  " "   -3.000      -166.477 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -98.911 NOE  " "   -3.000       -98.911 NOE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -49.228 NWE  " "   -3.000       -49.228 NWE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -30.884 NADV  " "   -3.000       -30.884 NADV " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342         0.000 SAVE_ADDR:inst\|ADDR\[0\]  " "    0.342         0.000 SAVE_ADDR:inst\|ADDR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430275900958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430275900958 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1430275901246 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1430275901246 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1430275901788 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1430275901788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430275901978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 29 10:51:41 2015 " "Processing ended: Wed Apr 29 10:51:41 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430275901978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430275901978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430275901978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430275901978 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430275903116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430275903116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 29 10:51:42 2015 " "Processing started: Wed Apr 29 10:51:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430275903116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430275903116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGA_EP2C -c FPGA_EP2C " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGA_EP2C -c FPGA_EP2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430275903116 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_EP2C_8_1200mv_85c_slow.vo D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/simulation/modelsim/ simulation " "Generated file FPGA_EP2C_8_1200mv_85c_slow.vo in folder \"D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1430275903656 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_EP2C_8_1200mv_0c_slow.vo D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/simulation/modelsim/ simulation " "Generated file FPGA_EP2C_8_1200mv_0c_slow.vo in folder \"D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1430275903742 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_EP2C_min_1200mv_0c_fast.vo D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/simulation/modelsim/ simulation " "Generated file FPGA_EP2C_min_1200mv_0c_fast.vo in folder \"D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1430275903824 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_EP2C.vo D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/simulation/modelsim/ simulation " "Generated file FPGA_EP2C.vo in folder \"D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1430275903914 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_EP2C_8_1200mv_85c_v_slow.sdo D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/simulation/modelsim/ simulation " "Generated file FPGA_EP2C_8_1200mv_85c_v_slow.sdo in folder \"D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1430275903972 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_EP2C_8_1200mv_0c_v_slow.sdo D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/simulation/modelsim/ simulation " "Generated file FPGA_EP2C_8_1200mv_0c_v_slow.sdo in folder \"D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1430275904052 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_EP2C_min_1200mv_0c_v_fast.sdo D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/simulation/modelsim/ simulation " "Generated file FPGA_EP2C_min_1200mv_0c_v_fast.sdo in folder \"D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1430275904118 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_EP2C_v.sdo D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/simulation/modelsim/ simulation " "Generated file FPGA_EP2C_v.sdo in folder \"D:/study/fpga/quartusIIproject/MCU2DDS+DAC(EP1C6T144c8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1430275904188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "402 " "Peak virtual memory: 402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430275904246 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 29 10:51:44 2015 " "Processing ended: Wed Apr 29 10:51:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430275904246 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430275904246 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430275904246 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430275904246 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus II Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430275904867 ""}
