[p GLOBOPT AUTOSTATIC IEEE_FLT IEEE_DBL LFSROK EMI_WORD ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F67K40 ]
[d frameptr 4065 ]
"9 C:\Users\ablan\OneDrive - Imperial College London\Documents\GitHub\final-project-andres-oscar.X\ADC.c
[v _ADC_init ADC_init `(v  1 e 1 0 ]
"4 C:\Program Files\Microchip\xc8\v2.45\pic\sources\c99\common\fleq.c
[v ___fleq __fleq `(b  1 e 0 0 ]
"62 C:\Program Files\Microchip\xc8\v2.45\pic\sources\c99\common\float.c
[v ___ftpack __ftpack `(f  1 e 4 0 ]
"86 C:\Program Files\Microchip\xc8\v2.45\pic\sources\c99\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 4 0 ]
"54 C:\Program Files\Microchip\xc8\v2.45\pic\sources\c99\common\ftdiv.c
[v ___ftdiv __ftdiv `(f  1 e 4 0 ]
"62 C:\Program Files\Microchip\xc8\v2.45\pic\sources\c99\common\ftmul.c
[v ___ftmul __ftmul `(f  1 e 4 0 ]
"19 C:\Program Files\Microchip\xc8\v2.45\pic\sources\c99\common\ftsub.c
[v ___ftsub __ftsub `(f  1 e 4 0 ]
"7 C:\Program Files\Microchip\xc8\v2.45\pic\sources\c99\common\lwdiv.c
[v ___lwdiv __lwdiv `(ui  1 e 2 0 ]
"9 C:\Program Files\Microchip\xc8\v2.45\pic\sources\c99\common\nf_sprintf.c
[v _sprintf sprintf `(i  1 e 2 0 ]
"10 C:\Program Files\Microchip\xc8\v2.45\pic\sources\c99\common\sprcadd.c
[v ___fladd __fladd `(d  1 e 4 0 ]
"245
[v ___flsub __flsub `(d  1 e 4 0 ]
"11 C:\Program Files\Microchip\xc8\v2.45\pic\sources\c99\common\sprcdiv.c
[v ___fldiv __fldiv `(d  1 e 4 0 ]
"8 C:\Program Files\Microchip\xc8\v2.45\pic\sources\c99\common\sprcmul.c
[v ___flmul __flmul `(d  1 e 4 0 ]
"15 C:\Program Files\Microchip\xc8\v2.45\pic\sources\c99\common\Umul16.c
[v ___wmul __wmul `(ui  1 e 2 0 ]
"15 C:\Program Files\Microchip\xc8\v2.45\pic\sources\c99\common\Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
"91 C:\Program Files\Microchip\xc8\v2.45\pic\sources\c99\common\Umul64.c
[v ___omul __omul `(uo  1 e 8 0 ]
"6 C:\Users\ablan\OneDrive - Imperial College London\Documents\GitHub\final-project-andres-oscar.X\color.c
[v _color_click_init color_click_init `(v  1 e 1 0 ]
"22
[v _color_writetoaddr color_writetoaddr `(v  1 e 1 0 ]
"30
[v _color_read_Red color_read_Red `(ui  1 e 2 0 ]
"44
[v _color_read_Green color_read_Green `(ui  1 e 2 0 ]
"58
[v _color_read_Blue color_read_Blue `(ui  1 e 2 0 ]
"73
[v _color_read_Clear color_read_Clear `(ui  1 e 2 0 ]
"5 C:\Users\ablan\OneDrive - Imperial College London\Documents\GitHub\final-project-andres-oscar.X\dc_motor.c
[v _initDCmotorsPWM initDCmotorsPWM `(v  1 e 1 0 ]
"65
[v _setMotorPWM setMotorPWM `(v  1 e 1 0 ]
"88
[v _stop stop `(v  1 e 1 0 ]
"105
[v _turnLeft turnLeft `(v  1 e 1 0 ]
"125
[v _turnRight turnRight `(v  1 e 1 0 ]
"144
[v _fullSpeedAhead fullSpeedAhead `(v  1 e 1 0 ]
"165
[v _fullSpeedBack fullSpeedBack `(v  1 e 1 0 ]
"193
[v _right90 right90 `(v  1 e 1 0 ]
"201
[v _left90 left90 `(v  1 e 1 0 ]
"209
[v _turn180 turn180 `(v  1 e 1 0 ]
"217
[v _right135 right135 `(v  1 e 1 0 ]
"225
[v _left135 left135 `(v  1 e 1 0 ]
"233
[v _backHalf backHalf `(v  1 e 1 0 ]
"241
[v _backOneAndHalf backOneAndHalf `(v  1 e 1 0 ]
"286
[v _movePink movePink `(v  1 e 1 0 ]
"4 C:\Users\ablan\OneDrive - Imperial College London\Documents\GitHub\final-project-andres-oscar.X\i2c.c
[v _I2C_2_Master_Init I2C_2_Master_Init `(v  1 e 1 0 ]
"22
[v _I2C_2_Master_Idle I2C_2_Master_Idle `(v  1 e 1 0 ]
"27
[v _I2C_2_Master_Start I2C_2_Master_Start `(v  1 e 1 0 ]
"33
[v _I2C_2_Master_RepStart I2C_2_Master_RepStart `(v  1 e 1 0 ]
"39
[v _I2C_2_Master_Stop I2C_2_Master_Stop `(v  1 e 1 0 ]
"45
[v _I2C_2_Master_Write I2C_2_Master_Write `(v  1 e 1 0 ]
"51
[v _I2C_2_Master_Read I2C_2_Master_Read `(uc  1 e 1 0 ]
"28 C:\Users\ablan\OneDrive - Imperial College London\Documents\GitHub\final-project-andres-oscar.X\main.c
[v _main main `(v  1 e 1 0 ]
"14 C:\Users\ablan\OneDrive - Imperial College London\Documents\GitHub\final-project-andres-oscar.X\serial.c
[v _initUSART4 initUSART4 `(v  1 e 1 0 ]
"35
[v _sendCharSerial4 sendCharSerial4 `(v  1 e 1 0 ]
"41
[v _sendStringSerial4 sendStringSerial4 `(v  1 e 1 0 ]
"82
[v _putCharToTxBuf putCharToTxBuf `(v  1 e 1 0 ]
"90
[v _isDataInTxBuf isDataInTxBuf `(uc  1 e 1 0 ]
"135
[v _ADC2String ADC2String `(v  1 e 1 0 ]
"146
[v _send2USART send2USART `(v  1 e 1 0 ]
[s S462 DC_motor 9 `uc 1 power 1 0 `uc 1 direction 1 1 `uc 1 brakemode 1 2 `ui 1 PWMperiod 2 3 `*.39uc 1 posDutyHighByte 2 5 `*.39uc 1 negDutyHighByte 2 7 ]
"17 C:\Users\ablan\OneDrive - Imperial College London\Documents\GitHub\final-project-andres-oscar.X/dc_motor.h
[v _motorL motorL `S462  1 e 9 0 ]
[v _motorR motorR `S462  1 e 9 0 ]
"14 C:\Users\ablan\OneDrive - Imperial College London\Documents\GitHub\final-project-andres-oscar.X/serial.h
[v _EUSART4RXbuf EUSART4RXbuf `VE[20]uc  1 e 20 0 ]
"15
[v _RxBufWriteCnt RxBufWriteCnt `VEuc  1 e 1 0 ]
"16
[v _RxBufReadCnt RxBufReadCnt `VEuc  1 e 1 0 ]
"18
[v _EUSART4TXbuf EUSART4TXbuf `VE[60]uc  1 e 60 0 ]
"19
[v _TxBufWriteCnt TxBufWriteCnt `VEuc  1 e 1 0 ]
"20
[v _TxBufReadCnt TxBufReadCnt `VEuc  1 e 1 0 ]
"23
[v _dataFlag dataFlag `VEuc  1 e 1 0 ]
"3182 C:/Program Files/Microchip/MPLABX/v6.15/packs/Microchip/PIC18F-K_DFP/1.11.281/xc8\pic\include\proc\pic18f67k40.h
[v _RX4PPS RX4PPS `VEuc  1 e 1 @3605 ]
"3796
[v _SSP2CLKPPS SSP2CLKPPS `VEuc  1 e 1 @3612 ]
"3862
[v _SSP2DATPPS SSP2DATPPS `VEuc  1 e 1 @3613 ]
<<<<<<< HEAD
[s S1649 . 1 `uc 1 TX3IE 1 0 :1:0 
=======
[s S1787 . 1 `uc 1 TX3IE 1 0 :1:0 
>>>>>>> Movement
`uc 1 RC3IE 1 0 :1:1 
`uc 1 TX4IE 1 0 :1:2 
`uc 1 RC4IE 1 0 :1:3 
`uc 1 TX5IE 1 0 :1:4 
`uc 1 RC5IE 1 0 :1:5 
]
"4819
<<<<<<< HEAD
[u S1656 . 1 `S1649 1 . 1 0 ]
[v _PIE4bits PIE4bits `VES1656  1 e 1 @3629 ]
[s S1628 . 1 `uc 1 TX3IF 1 0 :1:0 
=======
[u S1794 . 1 `S1787 1 . 1 0 ]
[v _PIE4bits PIE4bits `VES1794  1 e 1 @3629 ]
[s S1766 . 1 `uc 1 TX3IF 1 0 :1:0 
>>>>>>> Movement
`uc 1 RC3IF 1 0 :1:1 
`uc 1 TX4IF 1 0 :1:2 
`uc 1 RC4IF 1 0 :1:3 
`uc 1 TX5IF 1 0 :1:4 
`uc 1 RC5IF 1 0 :1:5 
]
"5332
<<<<<<< HEAD
[u S1635 . 1 `S1628 1 . 1 0 ]
[v _PIR4bits PIR4bits `VES1635  1 e 1 @3639 ]
=======
[u S1773 . 1 `S1766 1 . 1 0 ]
[v _PIR4bits PIR4bits `VES1773  1 e 1 @3639 ]
>>>>>>> Movement
"7858
[v _RC0PPS RC0PPS `VEuc  1 e 1 @3682 ]
"8208
[v _RC7PPS RC7PPS `VEuc  1 e 1 @3689 ]
"8508
[v _RD5PPS RD5PPS `VEuc  1 e 1 @3695 ]
"8558
[v _RD6PPS RD6PPS `VEuc  1 e 1 @3696 ]
"8758
[v _RE2PPS RE2PPS `VEuc  1 e 1 @3700 ]
"8858
[v _RE4PPS RE4PPS `VEuc  1 e 1 @3702 ]
"9708
[v _RG6PPS RG6PPS `VEuc  1 e 1 @3720 ]
[s S317 . 1 `uc 1 ANSELD0 1 0 :1:0 
`uc 1 ANSELD1 1 0 :1:1 
`uc 1 ANSELD2 1 0 :1:2 
`uc 1 ANSELD3 1 0 :1:3 
`uc 1 ANSELD4 1 0 :1:4 
`uc 1 ANSELD5 1 0 :1:5 
`uc 1 ANSELD6 1 0 :1:6 
`uc 1 ANSELD7 1 0 :1:7 
]
"11513
<<<<<<< HEAD
[u S326 . 1 `S317 1 . 1 0 ]
[v _ANSELDbits ANSELDbits `VES326  1 e 1 @3751 ]
[s S753 . 1 `uc 1 ANSELF0 1 0 :1:0 
=======
[u S329 . 1 `S320 1 . 1 0 ]
[v _ANSELDbits ANSELDbits `VES329  1 e 1 @3751 ]
[s S689 . 1 `uc 1 ANSELF0 1 0 :1:0 
>>>>>>> Movement
`uc 1 ANSELF1 1 0 :1:1 
`uc 1 ANSELF2 1 0 :1:2 
`uc 1 ANSELF3 1 0 :1:3 
`uc 1 ANSELF4 1 0 :1:4 
`uc 1 ANSELF5 1 0 :1:5 
`uc 1 ANSELF6 1 0 :1:6 
`uc 1 ANSELF7 1 0 :1:7 
]
"12319
<<<<<<< HEAD
[u S762 . 1 `S753 1 . 1 0 ]
[v _ANSELFbits ANSELFbits `VES762  1 e 1 @3764 ]
=======
[u S698 . 1 `S689 1 . 1 0 ]
[v _ANSELFbits ANSELFbits `VES698  1 e 1 @3764 ]
>>>>>>> Movement
"14100
[v _SSP2BUF SSP2BUF `VEuc  1 e 1 @3797 ]
"14120
[v _SSP2ADD SSP2ADD `VEuc  1 e 1 @3798 ]
"14310
[v _SSP2STAT SSP2STAT `VEuc  1 e 1 @3800 ]
[s S250 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
"14794
[s S256 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S261 . 1 `uc 1 SSPM02 1 0 :1:0 
`uc 1 SSPM12 1 0 :1:1 
`uc 1 SSPM22 1 0 :1:2 
`uc 1 SSPM32 1 0 :1:3 
`uc 1 CKP2 1 0 :1:4 
`uc 1 SSPEN2 1 0 :1:5 
`uc 1 SSPOV2 1 0 :1:6 
`uc 1 WCOL2 1 0 :1:7 
]
[u S270 . 1 `S250 1 . 1 0 `S256 1 . 1 0 `S261 1 . 1 0 ]
[v _SSP2CON1bits SSP2CON1bits `VES270  1 e 1 @3801 ]
"14884
[v _SSP2CON2 SSP2CON2 `VEuc  1 e 1 @3802 ]
[s S344 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
"14931
[s S353 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK 1 0 :5:1 
]
[s S356 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S363 . 1 `uc 1 SEN2 1 0 :1:0 
`uc 1 ADMSK12 1 0 :1:1 
`uc 1 ADMSK22 1 0 :1:2 
`uc 1 ADMSK32 1 0 :1:3 
`uc 1 ACKEN2 1 0 :1:4 
`uc 1 ACKDT2 1 0 :1:5 
`uc 1 ACKSTAT2 1 0 :1:6 
`uc 1 GCEN2 1 0 :1:7 
]
[s S372 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN2 1 0 :1:1 
`uc 1 PEN2 1 0 :1:2 
`uc 1 RCEN2 1 0 :1:3 
`uc 1 ADMSK42 1 0 :1:4 
`uc 1 ADMSK52 1 0 :1:5 
]
[u S379 . 1 `S344 1 . 1 0 `S353 1 . 1 0 `S356 1 . 1 0 `S363 1 . 1 0 `S372 1 . 1 0 ]
[v _SSP2CON2bits SSP2CON2bits `VES379  1 e 1 @3802 ]
"15686
[v _RC4REG RC4REG `VEuc  1 e 1 @3811 ]
"15724
[v _TX4REG TX4REG `VEuc  1 e 1 @3812 ]
"15769
[v _SP4BRGL SP4BRGL `VEuc  1 e 1 @3813 ]
"15807
[v _SP4BRGH SP4BRGH `VEuc  1 e 1 @3814 ]
<<<<<<< HEAD
[s S1607 . 1 `uc 1 RX9D 1 0 :1:0 
=======
[s S1745 . 1 `uc 1 RX9D 1 0 :1:0 
>>>>>>> Movement
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
"15867
<<<<<<< HEAD
[u S1616 . 1 `S1607 1 . 1 0 ]
[v _RC4STAbits RC4STAbits `VES1616  1 e 1 @3815 ]
[s S1584 . 1 `uc 1 TX9D 1 0 :1:0 
=======
[u S1754 . 1 `S1745 1 . 1 0 ]
[v _RC4STAbits RC4STAbits `VES1754  1 e 1 @3815 ]
[s S1722 . 1 `uc 1 TX9D 1 0 :1:0 
>>>>>>> Movement
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
"15989
<<<<<<< HEAD
[u S1593 . 1 `S1584 1 . 1 0 ]
[v _TX4STAbits TX4STAbits `VES1593  1 e 1 @3816 ]
[s S1563 . 1 `uc 1 ABDEN 1 0 :1:0 
=======
[u S1731 . 1 `S1722 1 . 1 0 ]
[v _TX4STAbits TX4STAbits `VES1731  1 e 1 @3816 ]
[s S1701 . 1 `uc 1 ABDEN 1 0 :1:0 
>>>>>>> Movement
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
"16115
<<<<<<< HEAD
[u S1572 . 1 `S1563 1 . 1 0 ]
[v _BAUD4CONbits BAUD4CONbits `VES1572  1 e 1 @3817 ]
"20738
[v _CCPR4H CCPR4H `VEuc  1 e 1 @3873 ]
[s S1300 . 1 `uc 1 MODE 1 0 :4:0 
=======
[u S1710 . 1 `S1701 1 . 1 0 ]
[v _BAUD4CONbits BAUD4CONbits `VES1710  1 e 1 @3817 ]
"20738
[v _CCPR4H CCPR4H `VEuc  1 e 1 @3873 ]
[s S1383 . 1 `uc 1 MODE 1 0 :4:0 
>>>>>>> Movement
`uc 1 FMT 1 0 :1:4 
`uc 1 OUT 1 0 :1:5 
`uc 1 OE 1 0 :1:6 
`uc 1 EN 1 0 :1:7 
]
"20791
<<<<<<< HEAD
[s S1199 . 1 `uc 1 MODE0 1 0 :1:0 
=======
[s S1282 . 1 `uc 1 MODE0 1 0 :1:0 
>>>>>>> Movement
`uc 1 MODE1 1 0 :1:1 
`uc 1 MODE2 1 0 :1:2 
`uc 1 MODE3 1 0 :1:3 
]
<<<<<<< HEAD
[s S1361 . 1 `uc 1 CCP4MODE 1 0 :4:0 
=======
[s S1444 . 1 `uc 1 CCP4MODE 1 0 :4:0 
>>>>>>> Movement
`uc 1 CCP4FMT 1 0 :1:4 
`uc 1 CCP4OUT 1 0 :1:5 
`uc 1 CCP4OE 1 0 :1:6 
`uc 1 CCP4EN 1 0 :1:7 
]
<<<<<<< HEAD
[s S1367 . 1 `uc 1 CCP4MODE0 1 0 :1:0 
=======
[s S1450 . 1 `uc 1 CCP4MODE0 1 0 :1:0 
>>>>>>> Movement
`uc 1 CCP4MODE1 1 0 :1:1 
`uc 1 CCP4MODE2 1 0 :1:2 
`uc 1 CCP4MODE3 1 0 :1:3 
]
<<<<<<< HEAD
[u S1372 . 1 `S1300 1 . 1 0 `S1199 1 . 1 0 `S1361 1 . 1 0 `S1367 1 . 1 0 ]
[v _CCP4CONbits CCP4CONbits `VES1372  1 e 1 @3874 ]
"21041
[v _CCPR3H CCPR3H `VEuc  1 e 1 @3877 ]
"21094
[s S1311 . 1 `uc 1 CCP3MODE 1 0 :4:0 
=======
[u S1455 . 1 `S1383 1 . 1 0 `S1282 1 . 1 0 `S1444 1 . 1 0 `S1450 1 . 1 0 ]
[v _CCP4CONbits CCP4CONbits `VES1455  1 e 1 @3874 ]
"21041
[v _CCPR3H CCPR3H `VEuc  1 e 1 @3877 ]
"21094
[s S1394 . 1 `uc 1 CCP3MODE 1 0 :4:0 
>>>>>>> Movement
`uc 1 CCP3FMT 1 0 :1:4 
`uc 1 CCP3OUT 1 0 :1:5 
`uc 1 CCP3OE 1 0 :1:6 
`uc 1 CCP3EN 1 0 :1:7 
]
<<<<<<< HEAD
[s S1317 . 1 `uc 1 CCP3MODE0 1 0 :1:0 
=======
[s S1400 . 1 `uc 1 CCP3MODE0 1 0 :1:0 
>>>>>>> Movement
`uc 1 CCP3MODE1 1 0 :1:1 
`uc 1 CCP3MODE2 1 0 :1:2 
`uc 1 CCP3MODE3 1 0 :1:3 
]
<<<<<<< HEAD
[u S1322 . 1 `S1300 1 . 1 0 `S1199 1 . 1 0 `S1311 1 . 1 0 `S1317 1 . 1 0 ]
[v _CCP3CONbits CCP3CONbits `VES1322  1 e 1 @3878 ]
[s S774 . 1 `uc 1 ADPREF 1 0 :2:0 
=======
[u S1405 . 1 `S1383 1 . 1 0 `S1282 1 . 1 0 `S1394 1 . 1 0 `S1400 1 . 1 0 ]
[v _CCP3CONbits CCP3CONbits `VES1405  1 e 1 @3878 ]
[s S873 . 1 `uc 1 ADPREF 1 0 :2:0 
>>>>>>> Movement
`uc 1 . 1 0 :2:2 
`uc 1 ADNREF 1 0 :1:4 
]
"25868
<<<<<<< HEAD
[s S778 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
]
[u S781 . 1 `S774 1 . 1 0 `S778 1 . 1 0 ]
[v _ADREFbits ADREFbits `VES781  1 e 1 @3928 ]
"26272
[v _ADPCH ADPCH `VEuc  1 e 1 @3935 ]
[s S793 . 1 `uc 1 ADGO 1 0 :1:0 
=======
[s S877 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
]
[u S880 . 1 `S873 1 . 1 0 `S877 1 . 1 0 ]
[v _ADREFbits ADREFbits `VES880  1 e 1 @3928 ]
"26272
[v _ADPCH ADPCH `VEuc  1 e 1 @3935 ]
[s S892 . 1 `uc 1 ADGO 1 0 :1:0 
>>>>>>> Movement
`uc 1 . 1 0 :1:1 
`uc 1 ADFM 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 ADCONT 1 0 :1:6 
`uc 1 ADON 1 0 :1:7 
]
"26365
<<<<<<< HEAD
[s S802 . 1 `uc 1 GO 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 ADFM0 1 0 :1:2 
]
[s S806 . 1 `uc 1 DONE 1 0 :1:0 
]
[s S808 . 1 `uc 1 GO_NOT_DONE 1 0 :1:0 
]
[s S810 . 1 `uc 1 GO_nDONE 1 0 :1:0 
]
[s S812 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ADCAL 1 0 :1:7 
]
[u S815 . 1 `S793 1 . 1 0 `S802 1 . 1 0 `S806 1 . 1 0 `S808 1 . 1 0 `S810 1 . 1 0 `S812 1 . 1 0 ]
[v _ADCON0bits ADCON0bits `VES815  1 e 1 @3936 ]
=======
[s S901 . 1 `uc 1 GO 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 ADFM0 1 0 :1:2 
]
[s S905 . 1 `uc 1 DONE 1 0 :1:0 
]
[s S907 . 1 `uc 1 GO_NOT_DONE 1 0 :1:0 
]
[s S909 . 1 `uc 1 GO_nDONE 1 0 :1:0 
]
[s S911 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ADCAL 1 0 :1:7 
]
[u S914 . 1 `S892 1 . 1 0 `S901 1 . 1 0 `S905 1 . 1 0 `S907 1 . 1 0 `S909 1 . 1 0 `S911 1 . 1 0 ]
[v _ADCON0bits ADCON0bits `VES914  1 e 1 @3936 ]
>>>>>>> Movement
"26649
[v _ADRESH ADRESH `VEuc  1 e 1 @3940 ]
[s S136 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
"28172
[s S145 . 1 `uc 1 LA0 1 0 :1:0 
`uc 1 LA1 1 0 :1:1 
`uc 1 LA2 1 0 :1:2 
`uc 1 LA3 1 0 :1:3 
`uc 1 LA4 1 0 :1:4 
`uc 1 LA5 1 0 :1:5 
`uc 1 LA6 1 0 :1:6 
`uc 1 LA7 1 0 :1:7 
]
[u S154 . 1 `S136 1 . 1 0 `S145 1 . 1 0 ]
[v _LATAbits LATAbits `VES154  1 e 1 @3961 ]
<<<<<<< HEAD
[s S953 . 1 `uc 1 LATC0 1 0 :1:0 
=======
[s S1036 . 1 `uc 1 LATC0 1 0 :1:0 
>>>>>>> Movement
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
"28396
<<<<<<< HEAD
[s S962 . 1 `uc 1 LC0 1 0 :1:0 
=======
[s S1045 . 1 `uc 1 LC0 1 0 :1:0 
>>>>>>> Movement
`uc 1 LC1 1 0 :1:1 
`uc 1 LC2 1 0 :1:2 
`uc 1 LC3 1 0 :1:3 
`uc 1 LC4 1 0 :1:4 
`uc 1 LC5 1 0 :1:5 
`uc 1 LC6 1 0 :1:6 
`uc 1 LC7 1 0 :1:7 
]
<<<<<<< HEAD
[u S971 . 1 `S953 1 . 1 0 `S962 1 . 1 0 ]
[v _LATCbits LATCbits `VES971  1 e 1 @3963 ]
[s S487 . 1 `uc 1 LATD0 1 0 :1:0 
=======
[u S1054 . 1 `S1036 1 . 1 0 `S1045 1 . 1 0 ]
[v _LATCbits LATCbits `VES1054  1 e 1 @3963 ]
[s S490 . 1 `uc 1 LATD0 1 0 :1:0 
>>>>>>> Movement
`uc 1 LATD1 1 0 :1:1 
`uc 1 LATD2 1 0 :1:2 
`uc 1 LATD3 1 0 :1:3 
`uc 1 LATD4 1 0 :1:4 
`uc 1 LATD5 1 0 :1:5 
`uc 1 LATD6 1 0 :1:6 
`uc 1 LATD7 1 0 :1:7 
]
"28508
[s S496 . 1 `uc 1 LD0 1 0 :1:0 
`uc 1 LD1 1 0 :1:1 
`uc 1 LD2 1 0 :1:2 
`uc 1 LD3 1 0 :1:3 
`uc 1 LD4 1 0 :1:4 
`uc 1 LD5 1 0 :1:5 
`uc 1 LD6 1 0 :1:6 
`uc 1 LD7 1 0 :1:7 
]
[u S505 . 1 `S487 1 . 1 0 `S496 1 . 1 0 ]
[v _LATDbits LATDbits `VES505  1 e 1 @3964 ]
[s S96 . 1 `uc 1 LATE0 1 0 :1:0 
`uc 1 LATE1 1 0 :1:1 
`uc 1 LATE2 1 0 :1:2 
`uc 1 LATE3 1 0 :1:3 
`uc 1 LATE4 1 0 :1:4 
`uc 1 LATE5 1 0 :1:5 
`uc 1 LATE6 1 0 :1:6 
`uc 1 LATE7 1 0 :1:7 
]
"28620
[s S105 . 1 `uc 1 LE0 1 0 :1:0 
`uc 1 LE1 1 0 :1:1 
`uc 1 LE2 1 0 :1:2 
`uc 1 LE3 1 0 :1:3 
`uc 1 LE4 1 0 :1:4 
`uc 1 LE5 1 0 :1:5 
`uc 1 LE6 1 0 :1:6 
`uc 1 LE7 1 0 :1:7 
]
[u S114 . 1 `S96 1 . 1 0 `S105 1 . 1 0 ]
[v _LATEbits LATEbits `VES114  1 e 1 @3965 ]
[s S62 . 1 `uc 1 LATG0 1 0 :1:0 
`uc 1 LATG1 1 0 :1:1 
`uc 1 LATG2 1 0 :1:2 
`uc 1 LATG3 1 0 :1:3 
`uc 1 LATG4 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 LATG6 1 0 :1:6 
`uc 1 LATG7 1 0 :1:7 
]
"28841
[s S71 . 1 `uc 1 LG0 1 0 :1:0 
`uc 1 LG1 1 0 :1:1 
`uc 1 LG2 1 0 :1:2 
`uc 1 LG3 1 0 :1:3 
`uc 1 LG4 1 0 :1:4 
]
[u S77 . 1 `S62 1 . 1 0 `S71 1 . 1 0 ]
[v _LATGbits LATGbits `VES77  1 e 1 @3967 ]
[s S622 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
"29028
<<<<<<< HEAD
[u S631 . 1 `S622 1 . 1 0 ]
[v _TRISAbits TRISAbits `VES631  1 e 1 @3969 ]
[s S898 . 1 `uc 1 TRISC0 1 0 :1:0 
=======
[u S634 . 1 `S625 1 . 1 0 ]
[v _TRISAbits TRISAbits `VES634  1 e 1 @3969 ]
[s S981 . 1 `uc 1 TRISC0 1 0 :1:0 
>>>>>>> Movement
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
"29272
<<<<<<< HEAD
[u S907 . 1 `S898 1 . 1 0 ]
[v _TRISCbits TRISCbits `VES907  1 e 1 @3971 ]
[s S296 . 1 `uc 1 TRISD0 1 0 :1:0 
=======
[u S990 . 1 `S981 1 . 1 0 ]
[v _TRISCbits TRISCbits `VES990  1 e 1 @3971 ]
[s S299 . 1 `uc 1 TRISD0 1 0 :1:0 
>>>>>>> Movement
`uc 1 TRISD1 1 0 :1:1 
`uc 1 TRISD2 1 0 :1:2 
`uc 1 TRISD3 1 0 :1:3 
`uc 1 TRISD4 1 0 :1:4 
`uc 1 TRISD5 1 0 :1:5 
`uc 1 TRISD6 1 0 :1:6 
`uc 1 TRISD7 1 0 :1:7 
]
"29394
[u S305 . 1 `S296 1 . 1 0 ]
[v _TRISDbits TRISDbits `VES305  1 e 1 @3972 ]
[s S579 . 1 `uc 1 TRISE0 1 0 :1:0 
`uc 1 TRISE1 1 0 :1:1 
`uc 1 TRISE2 1 0 :1:2 
`uc 1 TRISE3 1 0 :1:3 
`uc 1 TRISE4 1 0 :1:4 
`uc 1 TRISE5 1 0 :1:5 
`uc 1 TRISE6 1 0 :1:6 
`uc 1 TRISE7 1 0 :1:7 
]
"29516
<<<<<<< HEAD
[u S588 . 1 `S579 1 . 1 0 ]
[v _TRISEbits TRISEbits `VES588  1 e 1 @3973 ]
[s S732 . 1 `uc 1 TRISF0 1 0 :1:0 
=======
[u S591 . 1 `S582 1 . 1 0 ]
[v _TRISEbits TRISEbits `VES591  1 e 1 @3973 ]
[s S668 . 1 `uc 1 TRISF0 1 0 :1:0 
>>>>>>> Movement
`uc 1 TRISF1 1 0 :1:1 
`uc 1 TRISF2 1 0 :1:2 
`uc 1 TRISF3 1 0 :1:3 
`uc 1 TRISF4 1 0 :1:4 
`uc 1 TRISF5 1 0 :1:5 
`uc 1 TRISF6 1 0 :1:6 
`uc 1 TRISF7 1 0 :1:7 
]
"29633
<<<<<<< HEAD
[u S741 . 1 `S732 1 . 1 0 ]
[v _TRISFbits TRISFbits `VES741  1 e 1 @3974 ]
[s S539 . 1 `uc 1 TRISG0 1 0 :1:0 
=======
[u S677 . 1 `S668 1 . 1 0 ]
[v _TRISFbits TRISFbits `VES677  1 e 1 @3974 ]
[s S542 . 1 `uc 1 TRISG0 1 0 :1:0 
>>>>>>> Movement
`uc 1 TRISG1 1 0 :1:1 
`uc 1 TRISG2 1 0 :1:2 
`uc 1 TRISG3 1 0 :1:3 
`uc 1 TRISG4 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 TRISG6 1 0 :1:6 
`uc 1 TRISG7 1 0 :1:7 
]
"29695
<<<<<<< HEAD
[u S548 . 1 `S539 1 . 1 0 ]
[v _TRISGbits TRISGbits `VES548  1 e 1 @3975 ]
"33876
[v _CCPR2H CCPR2H `VEuc  1 e 1 @4006 ]
[s S1193 . 1 `uc 1 MODE 1 0 :4:0 
=======
[u S551 . 1 `S542 1 . 1 0 ]
[v _TRISGbits TRISGbits `VES551  1 e 1 @3975 ]
[s S710 . 1 `uc 1 RF0 1 0 :1:0 
`uc 1 RF1 1 0 :1:1 
`uc 1 RF2 1 0 :1:2 
`uc 1 RF3 1 0 :1:3 
`uc 1 RF4 1 0 :1:4 
`uc 1 RF5 1 0 :1:5 
`uc 1 RF6 1 0 :1:6 
`uc 1 RF7 1 0 :1:7 
]
"30278
[s S719 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C2OUTF 1 0 :1:1 
`uc 1 C1OUTF 1 0 :1:2 
]
[u S723 . 1 `S710 1 . 1 0 `S719 1 . 1 0 ]
[v _PORTFbits PORTFbits `VES723  1 e 1 @3982 ]
"33876
[v _CCPR2H CCPR2H `VEuc  1 e 1 @4006 ]
[s S1276 . 1 `uc 1 MODE 1 0 :4:0 
>>>>>>> Movement
`uc 1 FMT 1 0 :1:4 
`uc 1 OUT 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 EN 1 0 :1:7 
]
"33929
"33929
<<<<<<< HEAD
[s S1261 . 1 `uc 1 CCP2MODE 1 0 :4:0 
=======
[s S1344 . 1 `uc 1 CCP2MODE 1 0 :4:0 
>>>>>>> Movement
`uc 1 CCP2FMT 1 0 :1:4 
`uc 1 CCP2OUT 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 CCP2EN 1 0 :1:7 
]
"33929
<<<<<<< HEAD
[s S1267 . 1 `uc 1 CCP2MODE0 1 0 :1:0 
=======
[s S1350 . 1 `uc 1 CCP2MODE0 1 0 :1:0 
>>>>>>> Movement
`uc 1 CCP2MODE1 1 0 :1:1 
`uc 1 CCP2MODE2 1 0 :1:2 
`uc 1 CCP2MODE3 1 0 :1:3 
]
"33929
<<<<<<< HEAD
[u S1272 . 1 `S1193 1 . 1 0 `S1199 1 . 1 0 `S1261 1 . 1 0 `S1267 1 . 1 0 ]
"33929
"33929
[v _CCP2CONbits CCP2CONbits `VES1272  1 e 1 @4007 ]
=======
[u S1355 . 1 `S1276 1 . 1 0 `S1282 1 . 1 0 `S1344 1 . 1 0 `S1350 1 . 1 0 ]
"33929
"33929
[v _CCP2CONbits CCP2CONbits `VES1355  1 e 1 @4007 ]
>>>>>>> Movement
"34097
[v _CCPR1H CCPR1H `VEuc  1 e 1 @4010 ]
"34154
"34154
<<<<<<< HEAD
[s S1204 . 1 `uc 1 CCP1MODE 1 0 :4:0 
=======
[s S1287 . 1 `uc 1 CCP1MODE 1 0 :4:0 
>>>>>>> Movement
`uc 1 CCP1FMT 1 0 :1:4 
`uc 1 CCP1OUT 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 CCP1EN 1 0 :1:7 
]
"34154
<<<<<<< HEAD
[s S1210 . 1 `uc 1 CCP1MODE0 1 0 :1:0 
=======
[s S1293 . 1 `uc 1 CCP1MODE0 1 0 :1:0 
>>>>>>> Movement
`uc 1 CCP1MODE1 1 0 :1:1 
`uc 1 CCP1MODE2 1 0 :1:2 
`uc 1 CCP1MODE3 1 0 :1:3 
]
"34154
<<<<<<< HEAD
[s S1215 . 1 `uc 1 . 1 0 :7:0 
`uc 1 P1M1 1 0 :1:7 
]
"34154
[u S1218 . 1 `S1193 1 . 1 0 `S1199 1 . 1 0 `S1204 1 . 1 0 `S1210 1 . 1 0 `S1215 1 . 1 0 ]
"34154
"34154
[v _CCP1CONbits CCP1CONbits `VES1218  1 e 1 @4011 ]
[s S1161 . 1 `uc 1 C1TSEL0 1 0 :1:0 
=======
[s S1298 . 1 `uc 1 . 1 0 :7:0 
`uc 1 P1M1 1 0 :1:7 
]
"34154
[u S1301 . 1 `S1276 1 . 1 0 `S1282 1 . 1 0 `S1287 1 . 1 0 `S1293 1 . 1 0 `S1298 1 . 1 0 ]
"34154
"34154
[v _CCP1CONbits CCP1CONbits `VES1301  1 e 1 @4011 ]
[s S1244 . 1 `uc 1 C1TSEL0 1 0 :1:0 
>>>>>>> Movement
`uc 1 C1TSEL1 1 0 :1:1 
`uc 1 C2TSEL0 1 0 :1:2 
`uc 1 C2TSEL1 1 0 :1:3 
`uc 1 C3TSEL0 1 0 :1:4 
`uc 1 C3TSEL1 1 0 :1:5 
`uc 1 C4TSEL0 1 0 :1:6 
`uc 1 C4TSEL1 1 0 :1:7 
]
"34323
<<<<<<< HEAD
[s S1170 . 1 `uc 1 C1TSEL 1 0 :2:0 
=======
[s S1253 . 1 `uc 1 C1TSEL 1 0 :2:0 
>>>>>>> Movement
`uc 1 C2TSEL 1 0 :2:2 
`uc 1 C3TSEL 1 0 :2:4 
`uc 1 C4TSEL 1 0 :2:6 
]
"34323
<<<<<<< HEAD
[u S1175 . 1 `S1161 1 . 1 0 `S1170 1 . 1 0 ]
"34323
"34323
[v _CCPTMRS0bits CCPTMRS0bits `VES1175  1 e 1 @4013 ]
"35596
[v _T2PR T2PR `VEuc  1 e 1 @4028 ]
[s S1016 . 1 `uc 1 OUTPS 1 0 :4:0 
=======
[u S1258 . 1 `S1244 1 . 1 0 `S1253 1 . 1 0 ]
"34323
"34323
[v _CCPTMRS0bits CCPTMRS0bits `VES1258  1 e 1 @4013 ]
"35596
[v _T2PR T2PR `VEuc  1 e 1 @4028 ]
[s S1099 . 1 `uc 1 OUTPS 1 0 :4:0 
>>>>>>> Movement
`uc 1 CKPS 1 0 :3:4 
`uc 1 ON 1 0 :1:7 
]
"35686
<<<<<<< HEAD
[s S1020 . 1 `uc 1 OUTPS0 1 0 :1:0 
=======
[s S1103 . 1 `uc 1 OUTPS0 1 0 :1:0 
>>>>>>> Movement
`uc 1 OUTPS1 1 0 :1:1 
`uc 1 OUTPS2 1 0 :1:2 
`uc 1 OUTPS3 1 0 :1:3 
`uc 1 CKPS0 1 0 :1:4 
`uc 1 CKPS1 1 0 :1:5 
`uc 1 CKPS2 1 0 :1:6 
]
"35686
<<<<<<< HEAD
[s S1028 . 1 `uc 1 T2OUTPS 1 0 :4:0 
=======
[s S1111 . 1 `uc 1 T2OUTPS 1 0 :4:0 
>>>>>>> Movement
`uc 1 T2CKPS 1 0 :3:4 
`uc 1 T2ON 1 0 :1:7 
]
"35686
<<<<<<< HEAD
[s S1032 . 1 `uc 1 T2OUTPS0 1 0 :1:0 
=======
[s S1115 . 1 `uc 1 T2OUTPS0 1 0 :1:0 
>>>>>>> Movement
`uc 1 T2OUTPS1 1 0 :1:1 
`uc 1 T2OUTPS2 1 0 :1:2 
`uc 1 T2OUTPS3 1 0 :1:3 
`uc 1 T2CKPS0 1 0 :1:4 
`uc 1 T2CKPS1 1 0 :1:5 
`uc 1 T2CKPS2 1 0 :1:6 
`uc 1 TMR2ON 1 0 :1:7 
]
"35686
<<<<<<< HEAD
[u S1041 . 1 `S1016 1 . 1 0 `S1020 1 . 1 0 `S1028 1 . 1 0 `S1032 1 . 1 0 ]
"35686
"35686
[v _T2CONbits T2CONbits `VES1041  1 e 1 @4029 ]
[s S1072 . 1 `uc 1 MODE 1 0 :5:0 
=======
[u S1124 . 1 `S1099 1 . 1 0 `S1103 1 . 1 0 `S1111 1 . 1 0 `S1115 1 . 1 0 ]
"35686
"35686
[v _T2CONbits T2CONbits `VES1124  1 e 1 @4029 ]
[s S1155 . 1 `uc 1 MODE 1 0 :5:0 
>>>>>>> Movement
`uc 1 CKSYNC 1 0 :1:5 
`uc 1 CKPOL 1 0 :1:6 
`uc 1 PSYNC 1 0 :1:7 
]
"35829
<<<<<<< HEAD
[s S1077 . 1 `uc 1 MODE0 1 0 :1:0 
=======
[s S1160 . 1 `uc 1 MODE0 1 0 :1:0 
>>>>>>> Movement
`uc 1 MODE1 1 0 :1:1 
`uc 1 MODE2 1 0 :1:2 
`uc 1 MODE3 1 0 :1:3 
`uc 1 MODE4 1 0 :1:4 
]
"35829
<<<<<<< HEAD
[s S1083 . 1 `uc 1 T2MODE 1 0 :5:0 
=======
[s S1166 . 1 `uc 1 T2MODE 1 0 :5:0 
>>>>>>> Movement
`uc 1 T2CKSYNC 1 0 :1:5 
`uc 1 T2CKPOL 1 0 :1:6 
`uc 1 T2PSYNC 1 0 :1:7 
]
"35829
<<<<<<< HEAD
[s S1088 . 1 `uc 1 T2MODE0 1 0 :1:0 
=======
[s S1171 . 1 `uc 1 T2MODE0 1 0 :1:0 
>>>>>>> Movement
`uc 1 T2MODE1 1 0 :1:1 
`uc 1 T2MODE2 1 0 :1:2 
`uc 1 T2MODE3 1 0 :1:3 
`uc 1 T2MODE4 1 0 :1:4 
]
"35829
<<<<<<< HEAD
[u S1094 . 1 `S1072 1 . 1 0 `S1077 1 . 1 0 `S1083 1 . 1 0 `S1088 1 . 1 0 ]
"35829
"35829
[v _T2HLTbits T2HLTbits `VES1094  1 e 1 @4030 ]
[s S1122 . 1 `uc 1 CS 1 0 :4:0 
]
"35949
[s S1124 . 1 `uc 1 CS0 1 0 :1:0 
=======
[u S1177 . 1 `S1155 1 . 1 0 `S1160 1 . 1 0 `S1166 1 . 1 0 `S1171 1 . 1 0 ]
"35829
"35829
[v _T2HLTbits T2HLTbits `VES1177  1 e 1 @4030 ]
[s S1205 . 1 `uc 1 CS 1 0 :4:0 
]
"35949
[s S1207 . 1 `uc 1 CS0 1 0 :1:0 
>>>>>>> Movement
`uc 1 CS1 1 0 :1:1 
`uc 1 CS2 1 0 :1:2 
`uc 1 CS3 1 0 :1:3 
]
"35949
<<<<<<< HEAD
[s S1129 . 1 `uc 1 T2CS 1 0 :4:0 
]
"35949
[s S1131 . 1 `uc 1 T2CS0 1 0 :1:0 
=======
[s S1212 . 1 `uc 1 T2CS 1 0 :4:0 
]
"35949
[s S1214 . 1 `uc 1 T2CS0 1 0 :1:0 
>>>>>>> Movement
`uc 1 T2CS1 1 0 :1:1 
`uc 1 T2CS2 1 0 :1:2 
`uc 1 T2CS3 1 0 :1:3 
]
"35949
<<<<<<< HEAD
[u S1136 . 1 `S1122 1 . 1 0 `S1124 1 . 1 0 `S1129 1 . 1 0 `S1131 1 . 1 0 ]
"35949
"35949
[v _T2CLKCONbits T2CLKCONbits `VES1136  1 e 1 @4031 ]
"153 C:\Program Files\Microchip\xc8\v2.45\pic\sources\c99\common\doprnt.c
[v _prec prec `i  1 s 2 prec ]
[v _width width `i  1 s 2 width ]
"154
[v _flags flags `uc  1 s 1 flags ]
"185
[v _dbuf dbuf `[32]uc  1 s 32 dbuf ]
=======
[u S1219 . 1 `S1205 1 . 1 0 `S1207 1 . 1 0 `S1212 1 . 1 0 `S1214 1 . 1 0 ]
"35949
"35949
[v _T2CLKCONbits T2CLKCONbits `VES1219  1 e 1 @4031 ]
>>>>>>> Movement
"10 C:\Users\ablan\OneDrive - Imperial College London\Documents\GitHub\final-project-andres-oscar.X\serial.c
[v _ldrReadings ldrReadings `VE[10]ui  1 e 20 0 ]
"11
[v _readingIndex readingIndex `VEuc  1 e 1 0 ]
"28 C:\Users\ablan\OneDrive - Imperial College London\Documents\GitHub\final-project-andres-oscar.X\main.c
[v _main main `(v  1 e 1 0 ]
{
<<<<<<< HEAD
"69
[v main@battery_level battery_level `ui  1 a 2 88 ]
"90
=======
"106
>>>>>>> Movement
} 0
"286 C:\Users\ablan\OneDrive - Imperial College London\Documents\GitHub\final-project-andres-oscar.X\dc_motor.c
[v _movePink movePink `(v  1 e 1 0 ]
{
[s S465 DC_motor 9 `uc 1 power 1 0 `uc 1 direction 1 1 `uc 1 brakemode 1 2 `ui 1 PWMperiod 2 3 `*.39uc 1 posDutyHighByte 2 5 `*.39uc 1 negDutyHighByte 2 7 ]
[v movePink@mL mL `*.30S465  1 p 1 27 ]
[v movePink@mR mR `*.30S465  1 p 1 28 ]
"292
} 0
"201
[v _left90 left90 `(v  1 e 1 0 ]
{
[s S465 DC_motor 9 `uc 1 power 1 0 `uc 1 direction 1 1 `uc 1 brakemode 1 2 `ui 1 PWMperiod 2 3 `*.39uc 1 posDutyHighByte 2 5 `*.39uc 1 negDutyHighByte 2 7 ]
[v left90@mL mL `*.30S465  1 p 1 23 ]
[v left90@mR mR `*.30S465  1 p 1 24 ]
"206
} 0
"105
[v _turnLeft turnLeft `(v  1 e 1 0 ]
{
"113
[v turnLeft@i i `ui  1 a 2 21 ]
[s S465 DC_motor 9 `uc 1 power 1 0 `uc 1 direction 1 1 `uc 1 brakemode 1 2 `ui 1 PWMperiod 2 3 `*.39uc 1 posDutyHighByte 2 5 `*.39uc 1 negDutyHighByte 2 7 ]
"105
[v turnLeft@mL mL `*.30S465  1 p 1 18 ]
[v turnLeft@mR mR `*.30S465  1 p 1 19 ]
"122
} 0
"241
[v _backOneAndHalf backOneAndHalf `(v  1 e 1 0 ]
{
[s S465 DC_motor 9 `uc 1 power 1 0 `uc 1 direction 1 1 `uc 1 brakemode 1 2 `ui 1 PWMperiod 2 3 `*.39uc 1 posDutyHighByte 2 5 `*.39uc 1 negDutyHighByte 2 7 ]
[v backOneAndHalf@mL mL `*.30S465  1 p 1 23 ]
[v backOneAndHalf@mR mR `*.30S465  1 p 1 24 ]
"246
} 0
"88
[v _stop stop `(v  1 e 1 0 ]
{
[s S465 DC_motor 9 `uc 1 power 1 0 `uc 1 direction 1 1 `uc 1 brakemode 1 2 `ui 1 PWMperiod 2 3 `*.39uc 1 posDutyHighByte 2 5 `*.39uc 1 negDutyHighByte 2 7 ]
[v stop@mL mL `*.30S465  1 p 1 18 ]
[v stop@mR mR `*.30S465  1 p 1 19 ]
"102
} 0
"165
[v _fullSpeedBack fullSpeedBack `(v  1 e 1 0 ]
{
"171
[v fullSpeedBack@power power `i  1 a 2 21 ]
[s S465 DC_motor 9 `uc 1 power 1 0 `uc 1 direction 1 1 `uc 1 brakemode 1 2 `ui 1 PWMperiod 2 3 `*.39uc 1 posDutyHighByte 2 5 `*.39uc 1 negDutyHighByte 2 7 ]
"165
[v fullSpeedBack@mL mL `*.30S465  1 p 1 18 ]
[v fullSpeedBack@mR mR `*.30S465  1 p 1 19 ]
"183
} 0
"14 C:\Users\ablan\OneDrive - Imperial College London\Documents\GitHub\final-project-andres-oscar.X\serial.c
[v _initUSART4 initUSART4 `(v  1 e 1 0 ]
{
"25
} 0
"5 C:\Users\ablan\OneDrive - Imperial College London\Documents\GitHub\final-project-andres-oscar.X\dc_motor.c
[v _initDCmotorsPWM initDCmotorsPWM `(v  1 e 1 0 ]
{
[v initDCmotorsPWM@PWMperiod PWMperiod `ui  1 p 2 0 ]
"62
} 0
"144
[v _fullSpeedAhead fullSpeedAhead `(v  1 e 1 0 ]
{
<<<<<<< HEAD
[u S2201 . 3 `*.2uc 1 buffer 3 0 `*.2Cuc 1 source 3 0 ]
"13
[s S2204 _IO_FILE 12 `S2201 1 . 3 0 `i 1 count 2 3 `[3]uc 1 ungetbuf 3 5 `i 1 ungetcnt 2 8 `i 1 limit 2 10 ]
[v sprintf@f f `S2204  1 a 12 54 ]
"12
[v sprintf@ap ap `[1]*.30v  1 a 1 53 ]
"9
[v sprintf@s s `*.39uc  1 p 2 46 ]
[v sprintf@fmt fmt `*.31Cuc  1 p 1 48 ]
"23
=======
"150
[v fullSpeedAhead@power power `i  1 a 2 21 ]
[s S465 DC_motor 9 `uc 1 power 1 0 `uc 1 direction 1 1 `uc 1 brakemode 1 2 `ui 1 PWMperiod 2 3 `*.39uc 1 posDutyHighByte 2 5 `*.39uc 1 negDutyHighByte 2 7 ]
"144
[v fullSpeedAhead@mL mL `*.30S465  1 p 1 18 ]
[v fullSpeedAhead@mR mR `*.30S465  1 p 1 19 ]
"162
>>>>>>> Movement
} 0
"65
[v _setMotorPWM setMotorPWM `(v  1 e 1 0 ]
{
<<<<<<< HEAD
"1820
[v vfprintf@cfmt cfmt `*.31uc  1 a 1 45 ]
[s S2236 _IO_FILE 0 ]
"1817
[v vfprintf@fp fp `*.30S2236  1 p 1 42 ]
[v vfprintf@fmt fmt `*.31Cuc  1 p 1 43 ]
[v vfprintf@ap ap `*.30*.30v  1 p 1 44 ]
"1840
} 0
"1177
[v _vfpfcnvrt vfpfcnvrt `(v  1 s 1 vfpfcnvrt ]
{
[u S2260 . 4 `i 1 sint 2 0 `ui 1 uint 2 0 `d 1 f 4 0 ]
"1188
[v vfpfcnvrt@convarg convarg `S2260  1 a 4 36 ]
"1179
[v vfpfcnvrt@cp cp `*.31uc  1 a 1 41 ]
"1180
[v vfpfcnvrt@done done `a  1 a 1 40 ]
[s S2236 _IO_FILE 0 ]
"1177
[v vfpfcnvrt@fp fp `*.30S2236  1 p 1 31 ]
[v vfpfcnvrt@fmt fmt `*.30*.31uc  1 p 1 32 ]
[v vfpfcnvrt@ap ap `*.30*.30v  1 p 1 33 ]
"1814
} 0
"1158
[v _read_prec_or_width read_prec_or_width `(i  1 s 2 read_prec_or_width ]
{
"1164
[v read_prec_or_width@c c `uc  1 a 1 8 ]
"1159
[v read_prec_or_width@n n `i  1 a 2 9 ]
"1158
[v read_prec_or_width@fmt fmt `*.30*.31Cuc  1 p 1 6 ]
[v read_prec_or_width@ap ap `*.30[1]*.30v  1 p 1 7 ]
"1171
=======
"67
[v setMotorPWM@negDuty negDuty `uc  1 a 1 17 ]
[v setMotorPWM@posDuty posDuty `uc  1 a 1 16 ]
[s S465 DC_motor 9 `uc 1 power 1 0 `uc 1 direction 1 1 `uc 1 brakemode 1 2 `ui 1 PWMperiod 2 3 `*.39uc 1 posDutyHighByte 2 5 `*.39uc 1 negDutyHighByte 2 7 ]
"65
[v setMotorPWM@m m `*.30S465  1 p 1 13 ]
"85
>>>>>>> Movement
} 0
"15 C:\Program Files\Microchip\xc8\v2.45\pic\sources\c99\common\Umul16.c
[v ___wmul __wmul `(ui  1 e 2 0 ]
{
"17
[v ___wmul@product product `ui  1 a 2 4 ]
"15
[v ___wmul@multiplier multiplier `ui  1 p 2 0 ]
[v ___wmul@multiplicand multiplicand `ui  1 p 2 2 ]
"53
} 0
<<<<<<< HEAD
"513 C:\Program Files\Microchip\xc8\v2.45\pic\sources\c99\common\doprnt.c
[v _dtoa dtoa `(v  1 s 1 dtoa ]
{
"516
[v dtoa@i i `i  1 a 2 29 ]
[v dtoa@w w `i  1 a 2 26 ]
"515
[v dtoa@s s `uc  1 a 1 28 ]
"520
[v dtoa@p p `a  1 a 1 25 ]
[s S2236 _IO_FILE 0 ]
"513
[v dtoa@fp fp `*.30S2236  1 p 1 20 ]
[v dtoa@d d `i  1 p 2 21 ]
"583
} 0
"193
[v _pad pad `(v  1 s 1 pad ]
{
"195
[v pad@i i `i  1 a 2 18 ]
[s S2236 _IO_FILE 0 ]
"193
[v pad@fp fp `*.30S2236  1 p 1 13 ]
[v pad@buf buf `*.30uc  1 p 1 14 ]
[v pad@p p `i  1 p 2 15 ]
"226
} 0
"8 C:\Program Files\Microchip\xc8\v2.45\pic\sources\c99\common\nf_fputs.c
[v _fputs fputs `(i  1 e 2 0 ]
{
"11
[v fputs@i i `i  1 a 2 11 ]
"10
[v fputs@c c `uc  1 a 1 10 ]
"8
[v fputs@s s `*.30Cuc  1 p 1 8 ]
[u S2201 . 3 `*.2uc 1 buffer 3 0 `*.2Cuc 1 source 3 0 ]
[s S2204 _IO_FILE 12 `S2201 1 . 3 0 `i 1 count 2 3 `[3]uc 1 ungetbuf 3 5 `i 1 ungetcnt 2 8 `i 1 limit 2 10 ]
[v fputs@fp fp `*.30S2204  1 p 1 9 ]
"19
} 0
"8 C:\Program Files\Microchip\xc8\v2.45\pic\sources\c99\common\nf_fputc.c
[v _fputc fputc `(i  1 e 2 0 ]
{
[v fputc@c c `i  1 p 2 0 ]
[u S2201 . 3 `*.2uc 1 buffer 3 0 `*.2Cuc 1 source 3 0 ]
[s S2204 _IO_FILE 12 `S2201 1 . 3 0 `i 1 count 2 3 `[3]uc 1 ungetbuf 3 5 `i 1 ungetcnt 2 8 `i 1 limit 2 10 ]
[v fputc@fp fp `*.30S2204  1 p 1 2 ]
"24
} 0
"7 C:\Program Files\Microchip\xc8\v2.45\pic\sources\c99\common\putch.c
[v _putch putch `(v  1 e 1 0 ]
{
"9
} 0
"1 C:\Program Files\Microchip\xc8\v2.45\pic\sources\c99\common\abs.c
[v _abs abs `(i  1 e 2 0 ]
{
[v abs@a a `i  1 p 2 6 ]
"4
} 0
"7 C:\Program Files\Microchip\xc8\v2.45\pic\sources\c99\common\awmod.c
[v ___awmod __awmod `(i  1 e 2 0 ]
{
"10
[v ___awmod@sign sign `uc  1 a 1 5 ]
[v ___awmod@counter counter `uc  1 a 1 4 ]
"7
[v ___awmod@dividend dividend `i  1 p 2 0 ]
[v ___awmod@divisor divisor `i  1 p 2 2 ]
"34
} 0
"7 C:\Program Files\Microchip\xc8\v2.45\pic\sources\c99\common\awdiv.c
[v ___awdiv __awdiv `(i  1 e 2 0 ]
{
"10
[v ___awdiv@quotient quotient `i  1 a 2 6 ]
"11
[v ___awdiv@sign sign `uc  1 a 1 5 ]
[v ___awdiv@counter counter `uc  1 a 1 4 ]
"7
[v ___awdiv@dividend dividend `i  1 p 2 0 ]
[v ___awdiv@divisor divisor `i  1 p 2 2 ]
"41
} 0
=======
>>>>>>> Movement
"7 C:\Program Files\Microchip\xc8\v2.45\pic\sources\c99\common\lwdiv.c
[v ___lwdiv __lwdiv `(ui  1 e 2 0 ]
{
"10
[v ___lwdiv@quotient quotient `ui  1 a 2 10 ]
"11
[v ___lwdiv@counter counter `uc  1 a 1 12 ]
"7
[v ___lwdiv@dividend dividend `ui  1 p 2 6 ]
[v ___lwdiv@divisor divisor `ui  1 p 2 8 ]
"30
} 0
"6 C:\Users\ablan\OneDrive - Imperial College London\Documents\GitHub\final-project-andres-oscar.X\color.c
[v _color_click_init color_click_init `(v  1 e 1 0 ]
{
"20
} 0
"22
[v _color_writetoaddr color_writetoaddr `(v  1 e 1 0 ]
{
[v color_writetoaddr@address address `uc  1 a 1 wreg ]
[v color_writetoaddr@address address `uc  1 a 1 wreg ]
[v color_writetoaddr@value value `uc  1 p 1 2 ]
[v color_writetoaddr@address address `uc  1 a 1 3 ]
"28
} 0
"45 C:\Users\ablan\OneDrive - Imperial College London\Documents\GitHub\final-project-andres-oscar.X\i2c.c
[v _I2C_2_Master_Write I2C_2_Master_Write `(v  1 e 1 0 ]
{
[v I2C_2_Master_Write@data_byte data_byte `uc  1 a 1 wreg ]
[v I2C_2_Master_Write@data_byte data_byte `uc  1 a 1 wreg ]
"47
[v I2C_2_Master_Write@data_byte data_byte `uc  1 a 1 1 ]
"49
} 0
"39
[v _I2C_2_Master_Stop I2C_2_Master_Stop `(v  1 e 1 0 ]
{
"43
} 0
"27
[v _I2C_2_Master_Start I2C_2_Master_Start `(v  1 e 1 0 ]
{
"31
} 0
"22
[v _I2C_2_Master_Idle I2C_2_Master_Idle `(v  1 e 1 0 ]
{
"25
} 0
"4
[v _I2C_2_Master_Init I2C_2_Master_Init `(v  1 e 1 0 ]
{
"20
} 0
"9 C:\Users\ablan\OneDrive - Imperial College London\Documents\GitHub\final-project-andres-oscar.X\ADC.c
[v _ADC_init ADC_init `(v  1 e 1 0 ]
{
"21
} 0
