// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module SRAMTemplate_140(
  input         clock,
  output        io_r_req_ready,
  input         io_r_req_valid,
  input  [8:0]  io_r_req_bits_setIdx,
  output [18:0] io_r_resp_data_0,
  output [18:0] io_r_resp_data_1,
  output [18:0] io_r_resp_data_2,
  output [18:0] io_r_resp_data_3,
  output [18:0] io_r_resp_data_4,
  output [18:0] io_r_resp_data_5,
  output [18:0] io_r_resp_data_6,
  output [18:0] io_r_resp_data_7,
  output        io_w_req_ready,
  input         io_w_req_valid,
  input  [8:0]  io_w_req_bits_setIdx,
  input  [18:0] io_w_req_bits_data_0,
  input  [18:0] io_w_req_bits_data_1,
  input  [18:0] io_w_req_bits_data_2,
  input  [18:0] io_w_req_bits_data_3,
  input  [18:0] io_w_req_bits_data_4,
  input  [18:0] io_w_req_bits_data_5,
  input  [18:0] io_w_req_bits_data_6,
  input  [18:0] io_w_req_bits_data_7,
  input  [7:0]  io_w_req_bits_waymask
);

  wire         realRen;
  wire [151:0] _array_RW0_rdata;
  assign realRen = io_r_req_valid & ~io_w_req_valid;
  array_13 array (
    .RW0_addr  (io_w_req_valid ? io_w_req_bits_setIdx : io_r_req_bits_setIdx),
    .RW0_en    (realRen | io_w_req_valid),
    .RW0_clk   (clock),
    .RW0_wmode (io_w_req_valid),
    .RW0_wdata
      ({io_w_req_bits_data_7,
        io_w_req_bits_data_6,
        io_w_req_bits_data_5,
        io_w_req_bits_data_4,
        io_w_req_bits_data_3,
        io_w_req_bits_data_2,
        io_w_req_bits_data_1,
        io_w_req_bits_data_0}),
    .RW0_rdata (_array_RW0_rdata),
    .RW0_wmask (io_w_req_bits_waymask)
  );
  assign io_r_req_ready = ~io_w_req_valid;
  assign io_r_resp_data_0 = _array_RW0_rdata[18:0];
  assign io_r_resp_data_1 = _array_RW0_rdata[37:19];
  assign io_r_resp_data_2 = _array_RW0_rdata[56:38];
  assign io_r_resp_data_3 = _array_RW0_rdata[75:57];
  assign io_r_resp_data_4 = _array_RW0_rdata[94:76];
  assign io_r_resp_data_5 = _array_RW0_rdata[113:95];
  assign io_r_resp_data_6 = _array_RW0_rdata[132:114];
  assign io_r_resp_data_7 = _array_RW0_rdata[151:133];
  assign io_w_req_ready = 1'h1;
endmodule

