- Name: ChkVBTMP108
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:32:54.372000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:32:54.172000'
  Results:
  - Proc: Commander
    Result:
      ChkVBTMP108_1: '49'
      ChkVBTMP108_2: 4a
    Time: '2018-05-05 15:32:54.172000'
  Time: '2018-05-05 15:32:54.172000'
- Name: TMP108-resume
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:32:54.572000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:32:54.472000'
  Results:
  - Proc: Commander
    Result: true
    Time: '2018-05-05 15:32:54.472000'
  Time: '2018-05-05 15:32:54.472000'
- Name: ChkSi5340
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:32:54.772000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:32:54.672000'
  Results:
  - Proc: Commander
    Result:
      ChkSi5340: '77'
    Time: '2018-05-05 15:32:54.672000'
  Time: '2018-05-05 15:32:54.672000'
- Name: ChkLMH1219
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:32:54.972000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:32:54.872000'
  Results:
  - Proc: Commander
    Result:
      ChkLMH1219: 1d
    Time: '2018-05-05 15:32:54.872000'
  Time: '2018-05-05 15:32:54.872000'
- Name: ChkClock
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:32:55.172000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:32:55.072000'
  Results:
  - Proc: Commander
    Result:
      ChkClock: INFO
    Time: '2018-05-05 15:32:55.072000'
  Time: '2018-05-05 15:32:55.072000'
- Name: ChkFPGA-discover
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:32:56.372000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:32:55.272000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-discover: PASS
    Time: '2018-05-05 15:32:55.272000'
  Time: '2018-05-05 15:32:55.272000'
- Name: ChkFPGA-pcie
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:32:56.572000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:32:56.473000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-pcie: []
    Time: '2018-05-05 15:32:56.473000'
  Time: '2018-05-05 15:32:56.472000'
- Name: ChkFPGA-qspi
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:32:57.872000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:32:56.672000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-qspi: []
    Time: '2018-05-05 15:32:56.672000'
  Time: '2018-05-05 15:32:56.672000'
- Name: ChkFPGA-emmc
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:32:59.172000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:32:57.972000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-emmc: PASS
    Time: '2018-05-05 15:32:57.972000'
  Time: '2018-05-05 15:32:57.972000'
- Name: ChkFPGA-HDMI1
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:33:02.372000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:32:59.272000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-HDMI1: []
    Time: '2018-05-05 15:32:59.272000'
  Time: '2018-05-05 15:32:59.272000'
- Name: ChkFPGA-HDMI2
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:33:05.572000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:33:02.472000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-HDMI2: PASS
    Time: '2018-05-05 15:33:02.472000'
  Time: '2018-05-05 15:33:02.472000'
- Name: ChkFPGA-OneWire
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:33:08.772000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:33:05.672000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-OneWire: []
    Time: '2018-05-05 15:33:05.672000'
  Time: '2018-05-05 15:33:05.672000'
- Name: TestDutCompleted
  PostTest:
    Proc: TestDutCompleted
    Time: '2018-05-05 15:33:08.972000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:33:08.872000'
  Results:
  - Proc: Dummy
    Result: true
    Time: '2018-05-05 15:33:08.872000'
  Time: '2018-05-05 15:33:08.872000'
