ARM GAS  /tmp/cc7ZEq5o.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.cpp"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text._ZL12MX_GPIO_Initv,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	_ZL12MX_GPIO_Initv:
  26              		.fnstart
  27              	.LFB1986:
  28              		.file 1 "Core/Src/main.cpp"
   1:Core/Src/main.cpp **** /* USER CODE BEGIN Header */
   2:Core/Src/main.cpp **** /**
   3:Core/Src/main.cpp ****   ******************************************************************************
   4:Core/Src/main.cpp ****   * @file           : main.c
   5:Core/Src/main.cpp ****   * @brief          : Main program body
   6:Core/Src/main.cpp ****   ******************************************************************************
   7:Core/Src/main.cpp ****   * @attention
   8:Core/Src/main.cpp ****   *
   9:Core/Src/main.cpp ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.cpp ****   * All rights reserved.</center></h2>
  11:Core/Src/main.cpp ****   *
  12:Core/Src/main.cpp ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.cpp ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.cpp ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.cpp ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.cpp ****   *
  17:Core/Src/main.cpp ****   ******************************************************************************
  18:Core/Src/main.cpp ****   */
  19:Core/Src/main.cpp **** /* USER CODE END Header */
  20:Core/Src/main.cpp **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.cpp **** #include "main.h"
  22:Core/Src/main.cpp **** #include "fatfs.h"
  23:Core/Src/main.cpp **** #include "uart.hpp"
  24:Core/Src/main.cpp **** #include "pin.hpp"
  25:Core/Src/main.cpp **** #include "oled.h"
  26:Core/Src/main.cpp **** #include "fonts.h"
  27:Core/Src/main.cpp **** #include "menu.hpp"
  28:Core/Src/main.cpp **** #include "sa818.h"
  29:Core/Src/main.cpp **** #include "i2s.hpp"
  30:Core/Src/main.cpp **** #include "wav_player.hpp"
ARM GAS  /tmp/cc7ZEq5o.s 			page 2


  31:Core/Src/main.cpp **** #include "adc.hpp"
  32:Core/Src/main.cpp **** /* Private includes ----------------------------------------------------------*/
  33:Core/Src/main.cpp **** /* USER CODE BEGIN Includes */
  34:Core/Src/main.cpp **** 
  35:Core/Src/main.cpp **** /* USER CODE END Includes */
  36:Core/Src/main.cpp **** 
  37:Core/Src/main.cpp **** /* Private typedef -----------------------------------------------------------*/
  38:Core/Src/main.cpp **** /* USER CODE BEGIN PTD */
  39:Core/Src/main.cpp **** 
  40:Core/Src/main.cpp **** /* USER CODE END PTD */
  41:Core/Src/main.cpp **** 
  42:Core/Src/main.cpp **** /* Private define ------------------------------------------------------------*/
  43:Core/Src/main.cpp **** /* USER CODE BEGIN PD */
  44:Core/Src/main.cpp **** /* USER CODE END PD */
  45:Core/Src/main.cpp **** 
  46:Core/Src/main.cpp **** /* Private macro -------------------------------------------------------------*/
  47:Core/Src/main.cpp **** /* USER CODE BEGIN PM */
  48:Core/Src/main.cpp **** 
  49:Core/Src/main.cpp **** /* USER CODE END PM */
  50:Core/Src/main.cpp **** 
  51:Core/Src/main.cpp **** /* Private variables ---------------------------------------------------------*/
  52:Core/Src/main.cpp **** I2C_HandleTypeDef hi2c1;
  53:Core/Src/main.cpp **** 
  54:Core/Src/main.cpp **** SD_HandleTypeDef hsd;
  55:Core/Src/main.cpp **** 
  56:Core/Src/main.cpp **** TIM_HandleTypeDef htim10;
  57:Core/Src/main.cpp **** DMA_HandleTypeDef hdma_sdio_tx;
  58:Core/Src/main.cpp **** DMA_HandleTypeDef hdma_sdio_rx;
  59:Core/Src/main.cpp **** UART_HandleTypeDef huart1;
  60:Core/Src/main.cpp **** DMA_HandleTypeDef hdma_usart1_rx;
  61:Core/Src/main.cpp **** /* USER CODE BEGIN PV */
  62:Core/Src/main.cpp **** 
  63:Core/Src/main.cpp **** /* USER CODE END PV */
  64:Core/Src/main.cpp **** 
  65:Core/Src/main.cpp **** /* Private function prototypes -----------------------------------------------*/
  66:Core/Src/main.cpp **** void SystemClock_Config(void);
  67:Core/Src/main.cpp **** static void MX_GPIO_Init(void);
  68:Core/Src/main.cpp **** static void MX_I2C1_Init(void);
  69:Core/Src/main.cpp **** static void MX_TIM10_Init(void);
  70:Core/Src/main.cpp **** static void MX_SDIO_SD_Init(void);
  71:Core/Src/main.cpp **** static void MX_DMA_Init(void);
  72:Core/Src/main.cpp **** 
  73:Core/Src/main.cpp **** /* USER CODE BEGIN PFP */
  74:Core/Src/main.cpp **** 
  75:Core/Src/main.cpp **** /* USER CODE END PFP */
  76:Core/Src/main.cpp **** 
  77:Core/Src/main.cpp **** /* Private user code ---------------------------------------------------------*/
  78:Core/Src/main.cpp **** /* USER CODE BEGIN 0 */
  79:Core/Src/main.cpp **** uart uart1(uart::uart1,115200);
  80:Core/Src/main.cpp **** uart uart2(uart::uart2,9600);
  81:Core/Src/main.cpp **** 
  82:Core/Src/main.cpp **** pin led1(GPIOD, pin::PIN0, pin::out,pin::PullUp,pin::SPEED_LOW);
  83:Core/Src/main.cpp **** pin sa818_ptt(GPIOE, pin::PIN1, pin::out,pin::PullUp,pin::SPEED_LOW);
  84:Core/Src/main.cpp **** pin sa818_pd(GPIOE, pin::PIN3, pin::out,pin::PullUp,pin::SPEED_LOW);
  85:Core/Src/main.cpp **** 
  86:Core/Src/main.cpp **** pin pd11(GPIOD,pin::PIN11,pin::out,pin::PullDown,pin::SPEED_HIGH
  87:Core/Src/main.cpp **** );
ARM GAS  /tmp/cc7ZEq5o.s 			page 3


  88:Core/Src/main.cpp **** pin pd12(GPIOD,pin::PIN12,pin::out,pin::PullDown,pin::SPEED_HIGH);
  89:Core/Src/main.cpp **** pin pd13(GPIOD,pin::PIN13,pin::out,pin::PullDown,pin::SPEED_HIGH);
  90:Core/Src/main.cpp **** pin pd14(GPIOD,pin::PIN14,pin::out,pin::PullDown,pin::SPEED_HIGH);
  91:Core/Src/main.cpp **** 
  92:Core/Src/main.cpp **** pin pd15(GPIOD,pin::PIN15,pin::in,pin::PullDown,pin::SPEED_HIGH);
  93:Core/Src/main.cpp **** pin pd8(GPIOD,pin::PIN8,pin::in,pin::PullDown,pin::SPEED_HIGH);
  94:Core/Src/main.cpp **** pin pd9(GPIOD,pin::PIN9,pin::in,pin::PullDown,pin::SPEED_HIGH);
  95:Core/Src/main.cpp **** pin pd10(GPIOD,pin::PIN10,pin::in,pin::PullDown,pin::SPEED_HIGH);
  96:Core/Src/main.cpp **** adc adc_bat(adc::ADC_1);
  97:Core/Src/main.cpp **** oled oled1(&hi2c1,0x78,&htim10);
  98:Core/Src/main.cpp **** menu menu1(&oled1, &uart1);
  99:Core/Src/main.cpp **** sa818 sa818_(&uart2,&sa818_pd,&sa818_ptt);
 100:Core/Src/main.cpp **** wav_player wav_player_(i2s::I2S2);
 101:Core/Src/main.cpp **** 
 102:Core/Src/main.cpp **** /* USER CODE END 0 */
 103:Core/Src/main.cpp **** 
 104:Core/Src/main.cpp **** /**
 105:Core/Src/main.cpp ****   * @brief  The application entry point.
 106:Core/Src/main.cpp ****   * @retval int
 107:Core/Src/main.cpp ****   */
 108:Core/Src/main.cpp **** int main(void)
 109:Core/Src/main.cpp **** {
 110:Core/Src/main.cpp ****   /* USER CODE BEGIN 1 */
 111:Core/Src/main.cpp **** 
 112:Core/Src/main.cpp ****   /* USER CODE END 1 */
 113:Core/Src/main.cpp **** 
 114:Core/Src/main.cpp ****   /* MCU Configuration--------------------------------------------------------*/
 115:Core/Src/main.cpp **** 
 116:Core/Src/main.cpp ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 117:Core/Src/main.cpp ****   HAL_Init();
 118:Core/Src/main.cpp ****   /* USER CODE BEGIN Init */
 119:Core/Src/main.cpp **** 
 120:Core/Src/main.cpp ****   /* USER CODE END Init */
 121:Core/Src/main.cpp **** 
 122:Core/Src/main.cpp ****   /* Configure the system clock */
 123:Core/Src/main.cpp ****   SystemClock_Config();
 124:Core/Src/main.cpp ****   MX_DMA_Init();
 125:Core/Src/main.cpp **** 
 126:Core/Src/main.cpp ****   MX_GPIO_Init();
 127:Core/Src/main.cpp ****   MX_TIM10_Init();
 128:Core/Src/main.cpp ****   MX_I2C1_Init();
 129:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 130:Core/Src/main.cpp ****   MX_FATFS_Init();
 131:Core/Src/main.cpp ****   led1.init();
 132:Core/Src/main.cpp ****   uart1.init();
 133:Core/Src/main.cpp ****   oled1.init();
 134:Core/Src/main.cpp ****   sa818_.sa818_configure(1,"467.6375","467.6375","0000",0,"0000");
 135:Core/Src/main.cpp ****   pd11.init();
 136:Core/Src/main.cpp ****   pd12.init();
 137:Core/Src/main.cpp ****   pd13.init();
 138:Core/Src/main.cpp ****   pd14.init();
 139:Core/Src/main.cpp ****   pd15.init();
 140:Core/Src/main.cpp ****   pd8.init();
 141:Core/Src/main.cpp ****   pd9.init();
 142:Core/Src/main.cpp ****   pd10.init();
 143:Core/Src/main.cpp ****   adc_bat.init();
 144:Core/Src/main.cpp ****   adc_bat.adc_setEquation(3.3/(2*4096),0);
ARM GAS  /tmp/cc7ZEq5o.s 			page 4


 145:Core/Src/main.cpp **** uart1.send_recive("START","START");
 146:Core/Src/main.cpp ****   //Fatfs object
 147:Core/Src/main.cpp **** 	FATFS FatFs;
 148:Core/Src/main.cpp **** 	//File object
 149:Core/Src/main.cpp **** 	FIL fil;
 150:Core/Src/main.cpp ****   // FRESULT res=f_mount(&FatFs, SDPath, 1);
 151:Core/Src/main.cpp ****   //Mount drive
 152:Core/Src/main.cpp ****   // char x[10];
 153:Core/Src/main.cpp ****   // sprintf(x,"\n\rmounting %i\n\r",(uint)res);
 154:Core/Src/main.cpp ****   // uart1.send_recive(x,x);
 155:Core/Src/main.cpp **** 
 156:Core/Src/main.cpp **** 	// if ( res == FR_OK) {
 157:Core/Src/main.cpp **** 	// 	//Mounted OK, turn on RED LED
 158:Core/Src/main.cpp **** 		
 159:Core/Src/main.cpp **** 	// 	wav_player_.file_select("Human.wav");
 160:Core/Src/main.cpp ****   //   wav_player_.play();
 161:Core/Src/main.cpp ****   //   uart1.send_recive("Play Human1.wav","human1.wav");
 162:Core/Src/main.cpp ****   //   while(!wav_player_.isEndOfFile())
 163:Core/Src/main.cpp ****   //   {
 164:Core/Src/main.cpp ****   //   wav_player_.process();
 165:Core/Src/main.cpp ****   //   }
 166:Core/Src/main.cpp **** 	// 	//Unmount drive, don't forget this!
 167:Core/Src/main.cpp **** 	// 	f_mount(0, "", 1);
 168:Core/Src/main.cpp **** 	// }
 169:Core/Src/main.cpp ****   /* USER CODE BEGIN SysInit */
 170:Core/Src/main.cpp **** 
 171:Core/Src/main.cpp ****   /* USER CODE END SysInit */
 172:Core/Src/main.cpp **** 
 173:Core/Src/main.cpp ****   /* Initialize all configured peripherals */
 174:Core/Src/main.cpp ****   //MX_USART1_UART_Init();
 175:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 176:Core/Src/main.cpp **** 
 177:Core/Src/main.cpp ****   /* USER CODE END 2 */
 178:Core/Src/main.cpp **** 
 179:Core/Src/main.cpp ****   /* Infinite loop */
 180:Core/Src/main.cpp ****   /* USER CODE BEGIN WHILE */
 181:Core/Src/main.cpp ****   while (1)
 182:Core/Src/main.cpp ****   {
 183:Core/Src/main.cpp **** 
 184:Core/Src/main.cpp **** 
 185:Core/Src/main.cpp ****     /* USER CODE END WHILE */
 186:Core/Src/main.cpp **** 
 187:Core/Src/main.cpp ****     /* USER CODE BEGIN 3 */
 188:Core/Src/main.cpp ****     // oled1.oled_print(h,Font_11x18,0,0);
 189:Core/Src/main.cpp ****     // oled1.oled_refresh();
 190:Core/Src/main.cpp ****     // led1.write(pin::on);
 191:Core/Src/main.cpp ****     // uart1.send_recive(h,h);
 192:Core/Src/main.cpp ****     // HAL_Delay(500);
 193:Core/Src/main.cpp ****     // led1.write(pin::off);
 194:Core/Src/main.cpp **** 
 195:Core/Src/main.cpp **** 
 196:Core/Src/main.cpp ****   }
 197:Core/Src/main.cpp ****   /* USER CODE END 3 */
 198:Core/Src/main.cpp **** }
 199:Core/Src/main.cpp **** 
 200:Core/Src/main.cpp **** /**
 201:Core/Src/main.cpp ****   * @brief System Clock Configuration
ARM GAS  /tmp/cc7ZEq5o.s 			page 5


 202:Core/Src/main.cpp ****   * @retval None
 203:Core/Src/main.cpp ****   */
 204:Core/Src/main.cpp **** void SystemClock_Config(void)
 205:Core/Src/main.cpp **** {
 206:Core/Src/main.cpp ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 207:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 208:Core/Src/main.cpp **** 
 209:Core/Src/main.cpp ****   /** Configure the main internal regulator output voltage
 210:Core/Src/main.cpp ****   */
 211:Core/Src/main.cpp ****   __HAL_RCC_PWR_CLK_ENABLE();
 212:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 213:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 214:Core/Src/main.cpp ****   * in the RCC_OscInitTypeDef structure.
 215:Core/Src/main.cpp ****   */
 216:Core/Src/main.cpp ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 217:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 218:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 219:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 220:Core/Src/main.cpp ****   {
 221:Core/Src/main.cpp ****     Error_Handler();
 222:Core/Src/main.cpp ****   }
 223:Core/Src/main.cpp ****   /** Initializes the CPU, AHB and APB buses clocks
 224:Core/Src/main.cpp ****   */
 225:Core/Src/main.cpp ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 226:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 227:Core/Src/main.cpp ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 228:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 229:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 230:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 231:Core/Src/main.cpp **** 
 232:Core/Src/main.cpp ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 233:Core/Src/main.cpp ****   {
 234:Core/Src/main.cpp ****     Error_Handler();
 235:Core/Src/main.cpp ****   }
 236:Core/Src/main.cpp **** }
 237:Core/Src/main.cpp **** 
 238:Core/Src/main.cpp **** 
 239:Core/Src/main.cpp **** /**
 240:Core/Src/main.cpp ****   * @brief GPIO Initialization Function
 241:Core/Src/main.cpp ****   * @param None
 242:Core/Src/main.cpp ****   * @retval None
 243:Core/Src/main.cpp ****   */
 244:Core/Src/main.cpp **** static void MX_GPIO_Init(void)
 245:Core/Src/main.cpp **** {
  29              		.loc 1 245 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 16
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 84B0     		sub	sp, sp, #16
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 16
 246:Core/Src/main.cpp ****  
 247:Core/Src/main.cpp ****   /* GPIO Ports Clock Enable */
 248:Core/Src/main.cpp ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  37              		.loc 1 248 3 view .LVU1
  38              	.LBB4:
ARM GAS  /tmp/cc7ZEq5o.s 			page 6


  39              		.loc 1 248 3 view .LVU2
  40 0002 0022     		movs	r2, #0
  41 0004 0092     		str	r2, [sp]
  42              		.loc 1 248 3 view .LVU3
  43 0006 154B     		ldr	r3, .L3
  44 0008 196B     		ldr	r1, [r3, #48]
  45 000a 41F00401 		orr	r1, r1, #4
  46 000e 1963     		str	r1, [r3, #48]
  47              		.loc 1 248 3 view .LVU4
  48 0010 196B     		ldr	r1, [r3, #48]
  49 0012 01F00401 		and	r1, r1, #4
  50 0016 0091     		str	r1, [sp]
  51              		.loc 1 248 3 view .LVU5
  52 0018 0099     		ldr	r1, [sp]
  53              	.LBE4:
 249:Core/Src/main.cpp ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  54              		.loc 1 249 3 view .LVU6
  55              	.LBB5:
  56              		.loc 1 249 3 view .LVU7
  57 001a 0192     		str	r2, [sp, #4]
  58              		.loc 1 249 3 view .LVU8
  59 001c 196B     		ldr	r1, [r3, #48]
  60 001e 41F08001 		orr	r1, r1, #128
  61 0022 1963     		str	r1, [r3, #48]
  62              		.loc 1 249 3 view .LVU9
  63 0024 196B     		ldr	r1, [r3, #48]
  64 0026 01F08001 		and	r1, r1, #128
  65 002a 0191     		str	r1, [sp, #4]
  66              		.loc 1 249 3 view .LVU10
  67 002c 0199     		ldr	r1, [sp, #4]
  68              	.LBE5:
 250:Core/Src/main.cpp ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  69              		.loc 1 250 3 view .LVU11
  70              	.LBB6:
  71              		.loc 1 250 3 view .LVU12
  72 002e 0292     		str	r2, [sp, #8]
  73              		.loc 1 250 3 view .LVU13
  74 0030 196B     		ldr	r1, [r3, #48]
  75 0032 41F00101 		orr	r1, r1, #1
  76 0036 1963     		str	r1, [r3, #48]
  77              		.loc 1 250 3 view .LVU14
  78 0038 196B     		ldr	r1, [r3, #48]
  79 003a 01F00101 		and	r1, r1, #1
  80 003e 0291     		str	r1, [sp, #8]
  81              		.loc 1 250 3 view .LVU15
  82 0040 0299     		ldr	r1, [sp, #8]
  83              	.LBE6:
 251:Core/Src/main.cpp ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  84              		.loc 1 251 3 view .LVU16
  85              	.LBB7:
  86              		.loc 1 251 3 view .LVU17
  87 0042 0392     		str	r2, [sp, #12]
  88              		.loc 1 251 3 view .LVU18
  89 0044 1A6B     		ldr	r2, [r3, #48]
  90 0046 42F00802 		orr	r2, r2, #8
  91 004a 1A63     		str	r2, [r3, #48]
  92              		.loc 1 251 3 view .LVU19
ARM GAS  /tmp/cc7ZEq5o.s 			page 7


  93 004c 1B6B     		ldr	r3, [r3, #48]
  94 004e 03F00803 		and	r3, r3, #8
  95 0052 0393     		str	r3, [sp, #12]
  96              		.loc 1 251 3 view .LVU20
  97 0054 039B     		ldr	r3, [sp, #12]
  98              	.LBE7:
 252:Core/Src/main.cpp **** 
 253:Core/Src/main.cpp **** 
 254:Core/Src/main.cpp **** }
  99              		.loc 1 254 1 is_stmt 0 view .LVU21
 100 0056 04B0     		add	sp, sp, #16
 101              	.LCFI1:
 102              		.cfi_def_cfa_offset 0
 103              		@ sp needed
 104 0058 7047     		bx	lr
 105              	.L4:
 106 005a 00BF     		.align	2
 107              	.L3:
 108 005c 00380240 		.word	1073887232
 109              		.cfi_endproc
 110              	.LFE1986:
 111              		.cantunwind
 112              		.fnend
 114              		.section	.text._ZL15MX_SDIO_SD_Initv,"ax",%progbits
 115              		.align	1
 116              		.syntax unified
 117              		.thumb
 118              		.thumb_func
 119              		.fpu fpv4-sp-d16
 121              	_ZL15MX_SDIO_SD_Initv:
 122              		.fnstart
 123              	.LFB1988:
 255:Core/Src/main.cpp **** 
 256:Core/Src/main.cpp **** static void MX_I2C1_Init(void)
 257:Core/Src/main.cpp **** {
 258:Core/Src/main.cpp **** 
 259:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 0 */
 260:Core/Src/main.cpp **** 
 261:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 0 */
 262:Core/Src/main.cpp **** 
 263:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 1 */
 264:Core/Src/main.cpp **** 
 265:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 1 */
 266:Core/Src/main.cpp ****   hi2c1.Instance = I2C1;
 267:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 400000;
 268:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 269:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 270:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 271:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 272:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 273:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 274:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 275:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 276:Core/Src/main.cpp ****   {
 277:Core/Src/main.cpp ****     Error_Handler();
 278:Core/Src/main.cpp ****   }
 279:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 2 */
ARM GAS  /tmp/cc7ZEq5o.s 			page 8


 280:Core/Src/main.cpp **** 
 281:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 2 */
 282:Core/Src/main.cpp **** 
 283:Core/Src/main.cpp **** }
 284:Core/Src/main.cpp **** 
 285:Core/Src/main.cpp **** 
 286:Core/Src/main.cpp **** 
 287:Core/Src/main.cpp **** /**
 288:Core/Src/main.cpp ****   * @brief SDIO Initialization Function
 289:Core/Src/main.cpp ****   * @param None
 290:Core/Src/main.cpp ****   * @retval None
 291:Core/Src/main.cpp ****   */
 292:Core/Src/main.cpp **** static void MX_SDIO_SD_Init(void)
 293:Core/Src/main.cpp **** {
 124              		.loc 1 293 1 is_stmt 1 view -0
 125              		.cfi_startproc
 126              		@ args = 0, pretend = 0, frame = 0
 127              		@ frame_needed = 0, uses_anonymous_args = 0
 128              		@ link register save eliminated.
 294:Core/Src/main.cpp **** 
 295:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 0 */
 296:Core/Src/main.cpp **** 
 297:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 0 */
 298:Core/Src/main.cpp **** 
 299:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 1 */
 300:Core/Src/main.cpp **** 
 301:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 1 */
 302:Core/Src/main.cpp ****   hsd.Instance = SDIO;
 129              		.loc 1 302 3 view .LVU23
 130              		.loc 1 302 16 is_stmt 0 view .LVU24
 131 0000 054B     		ldr	r3, .L6
 132 0002 064A     		ldr	r2, .L6+4
 133 0004 1A60     		str	r2, [r3]
 303:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 134              		.loc 1 303 3 is_stmt 1 view .LVU25
 135              		.loc 1 303 22 is_stmt 0 view .LVU26
 136 0006 0022     		movs	r2, #0
 137 0008 5A60     		str	r2, [r3, #4]
 304:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 138              		.loc 1 304 3 is_stmt 1 view .LVU27
 139              		.loc 1 304 24 is_stmt 0 view .LVU28
 140 000a 9A60     		str	r2, [r3, #8]
 305:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 141              		.loc 1 305 3 is_stmt 1 view .LVU29
 142              		.loc 1 305 27 is_stmt 0 view .LVU30
 143 000c DA60     		str	r2, [r3, #12]
 306:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 144              		.loc 1 306 3 is_stmt 1 view .LVU31
 145              		.loc 1 306 20 is_stmt 0 view .LVU32
 146 000e 1A61     		str	r2, [r3, #16]
 307:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 147              		.loc 1 307 3 is_stmt 1 view .LVU33
 148              		.loc 1 307 32 is_stmt 0 view .LVU34
 149 0010 5A61     		str	r2, [r3, #20]
 308:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 150              		.loc 1 308 3 is_stmt 1 view .LVU35
 151              		.loc 1 308 21 is_stmt 0 view .LVU36
ARM GAS  /tmp/cc7ZEq5o.s 			page 9


 152 0012 9A61     		str	r2, [r3, #24]
 309:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 2 */
 310:Core/Src/main.cpp **** 
 311:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 2 */
 312:Core/Src/main.cpp **** 
 313:Core/Src/main.cpp **** }
 153              		.loc 1 313 1 view .LVU37
 154 0014 7047     		bx	lr
 155              	.L7:
 156 0016 00BF     		.align	2
 157              	.L6:
 158 0018 00000000 		.word	.LANCHOR0
 159 001c 002C0140 		.word	1073818624
 160              		.cfi_endproc
 161              	.LFE1988:
 162              		.cantunwind
 163              		.fnend
 165              		.section	.text._ZL11MX_DMA_Initv,"ax",%progbits
 166              		.align	1
 167              		.syntax unified
 168              		.thumb
 169              		.thumb_func
 170              		.fpu fpv4-sp-d16
 172              	_ZL11MX_DMA_Initv:
 173              		.fnstart
 174              	.LFB1990:
 314:Core/Src/main.cpp **** /**
 315:Core/Src/main.cpp ****   * @brief TIM10 Initialization Function
 316:Core/Src/main.cpp ****   * @param None
 317:Core/Src/main.cpp ****   * @retval None
 318:Core/Src/main.cpp ****   */
 319:Core/Src/main.cpp **** static void MX_TIM10_Init(void)
 320:Core/Src/main.cpp **** {
 321:Core/Src/main.cpp **** 
 322:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 0 */
 323:Core/Src/main.cpp **** 
 324:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 0 */
 325:Core/Src/main.cpp **** 
 326:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 1 */
 327:Core/Src/main.cpp **** 
 328:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 1 */
 329:Core/Src/main.cpp ****   htim10.Instance = TIM10;
 330:Core/Src/main.cpp ****   htim10.Init.Prescaler = 24;
 331:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 332:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 333:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 334:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 335:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 336:Core/Src/main.cpp ****   {
 337:Core/Src/main.cpp ****     Error_Handler();
 338:Core/Src/main.cpp ****   }
 339:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 2 */
 340:Core/Src/main.cpp **** 
 341:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 2 */
 342:Core/Src/main.cpp **** 
 343:Core/Src/main.cpp **** }
 344:Core/Src/main.cpp **** /**
ARM GAS  /tmp/cc7ZEq5o.s 			page 10


 345:Core/Src/main.cpp ****   * Enable DMA controller clock
 346:Core/Src/main.cpp ****   */
 347:Core/Src/main.cpp **** static void MX_DMA_Init(void)
 348:Core/Src/main.cpp **** {
 175              		.loc 1 348 1 is_stmt 1 view -0
 176              		.cfi_startproc
 177              		@ args = 0, pretend = 0, frame = 8
 178              		@ frame_needed = 0, uses_anonymous_args = 0
 179 0000 10B5     		push	{r4, lr}
 180              		.save {r4, lr}
 181              	.LCFI2:
 182              		.cfi_def_cfa_offset 8
 183              		.cfi_offset 4, -8
 184              		.cfi_offset 14, -4
 185              		.pad #8
 186 0002 82B0     		sub	sp, sp, #8
 187              	.LCFI3:
 188              		.cfi_def_cfa_offset 16
 349:Core/Src/main.cpp **** 
 350:Core/Src/main.cpp ****   /* DMA controller clock enable */
 351:Core/Src/main.cpp ****   __HAL_RCC_DMA2_CLK_ENABLE();
 189              		.loc 1 351 3 view .LVU39
 190              	.LBB8:
 191              		.loc 1 351 3 view .LVU40
 192 0004 0024     		movs	r4, #0
 193 0006 0194     		str	r4, [sp, #4]
 194              		.loc 1 351 3 view .LVU41
 195 0008 154B     		ldr	r3, .L10
 196 000a 1A6B     		ldr	r2, [r3, #48]
 197 000c 42F48002 		orr	r2, r2, #4194304
 198 0010 1A63     		str	r2, [r3, #48]
 199              		.loc 1 351 3 view .LVU42
 200 0012 1B6B     		ldr	r3, [r3, #48]
 201 0014 03F48003 		and	r3, r3, #4194304
 202 0018 0193     		str	r3, [sp, #4]
 203              		.loc 1 351 3 view .LVU43
 204 001a 019B     		ldr	r3, [sp, #4]
 205              	.LBE8:
 352:Core/Src/main.cpp **** 
 353:Core/Src/main.cpp ****   /* DMA interrupt init */
 354:Core/Src/main.cpp ****   /* DMA2_Stream0_IRQn interrupt configuration */
 355:Core/Src/main.cpp ****   HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 206              		.loc 1 355 3 view .LVU44
 207              		.loc 1 355 23 is_stmt 0 view .LVU45
 208 001c 2246     		mov	r2, r4
 209 001e 2146     		mov	r1, r4
 210 0020 3820     		movs	r0, #56
 211 0022 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 212              	.LVL0:
 356:Core/Src/main.cpp ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 213              		.loc 1 356 3 is_stmt 1 view .LVU46
 214              		.loc 1 356 21 is_stmt 0 view .LVU47
 215 0026 3820     		movs	r0, #56
 216 0028 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 217              	.LVL1:
 357:Core/Src/main.cpp ****   /* DMA2_Stream2_IRQn interrupt configuration */
 358:Core/Src/main.cpp ****   HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
ARM GAS  /tmp/cc7ZEq5o.s 			page 11


 218              		.loc 1 358 3 is_stmt 1 view .LVU48
 219              		.loc 1 358 23 is_stmt 0 view .LVU49
 220 002c 2246     		mov	r2, r4
 221 002e 2146     		mov	r1, r4
 222 0030 3A20     		movs	r0, #58
 223 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 224              	.LVL2:
 359:Core/Src/main.cpp ****   HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 225              		.loc 1 359 3 is_stmt 1 view .LVU50
 226              		.loc 1 359 21 is_stmt 0 view .LVU51
 227 0036 3A20     		movs	r0, #58
 228 0038 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 229              	.LVL3:
 360:Core/Src/main.cpp ****   /* DMA2_Stream3_IRQn interrupt configuration */
 361:Core/Src/main.cpp ****   HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 230              		.loc 1 361 3 is_stmt 1 view .LVU52
 231              		.loc 1 361 23 is_stmt 0 view .LVU53
 232 003c 2246     		mov	r2, r4
 233 003e 2146     		mov	r1, r4
 234 0040 3B20     		movs	r0, #59
 235 0042 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 236              	.LVL4:
 362:Core/Src/main.cpp ****   HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 237              		.loc 1 362 3 is_stmt 1 view .LVU54
 238              		.loc 1 362 21 is_stmt 0 view .LVU55
 239 0046 3B20     		movs	r0, #59
 240 0048 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 241              	.LVL5:
 363:Core/Src/main.cpp ****   /* DMA2_Stream6_IRQn interrupt configuration */
 364:Core/Src/main.cpp ****   HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 242              		.loc 1 364 3 is_stmt 1 view .LVU56
 243              		.loc 1 364 23 is_stmt 0 view .LVU57
 244 004c 2246     		mov	r2, r4
 245 004e 2146     		mov	r1, r4
 246 0050 4520     		movs	r0, #69
 247 0052 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 248              	.LVL6:
 365:Core/Src/main.cpp ****   HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 249              		.loc 1 365 3 is_stmt 1 view .LVU58
 250              		.loc 1 365 21 is_stmt 0 view .LVU59
 251 0056 4520     		movs	r0, #69
 252 0058 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 253              	.LVL7:
 366:Core/Src/main.cpp **** 
 367:Core/Src/main.cpp **** }
 254              		.loc 1 367 1 view .LVU60
 255 005c 02B0     		add	sp, sp, #8
 256              	.LCFI4:
 257              		.cfi_def_cfa_offset 8
 258              		@ sp needed
 259 005e 10BD     		pop	{r4, pc}
 260              	.L11:
 261              		.align	2
 262              	.L10:
 263 0060 00380240 		.word	1073887232
 264              		.cfi_endproc
 265              	.LFE1990:
ARM GAS  /tmp/cc7ZEq5o.s 			page 12


 266              		.fnend
 268              		.section	.text._Z41__static_initialization_and_destruction_0ii,"ax",%progbits
 269              		.align	1
 270              		.syntax unified
 271              		.thumb
 272              		.thumb_func
 273              		.fpu fpv4-sp-d16
 275              	_Z41__static_initialization_and_destruction_0ii:
 276              		.fnstart
 277              	.LVL8:
 278              	.LFB2476:
 368:Core/Src/main.cpp **** /* USER CODE BEGIN 4 */
 369:Core/Src/main.cpp **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 370:Core/Src/main.cpp **** {
 371:Core/Src/main.cpp ****   //call the function in the class
 372:Core/Src/main.cpp **** 
 373:Core/Src/main.cpp ****     uart1.rx_cplt_callback();
 374:Core/Src/main.cpp **** }
 375:Core/Src/main.cpp **** 
 376:Core/Src/main.cpp **** uint8_t ok_debounce=0;
 377:Core/Src/main.cpp **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 378:Core/Src/main.cpp **** {
 379:Core/Src/main.cpp **** 
 380:Core/Src/main.cpp ****   //TODO Check on the htime10 setup 
 381:Core/Src/main.cpp ****   if(htim->Instance==htim10.Instance) //htim10 is now setup to refresh 15 times a second 
 382:Core/Src/main.cpp ****   {
 383:Core/Src/main.cpp ****     //Debounce OK
 384:Core/Src/main.cpp ****     // if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_15))
 385:Core/Src/main.cpp ****     // {
 386:Core/Src/main.cpp ****     //   if(ok_debounce==0){
 387:Core/Src/main.cpp ****     //     ok_debounce++;
 388:Core/Src/main.cpp ****     //   }
 389:Core/Src/main.cpp ****     //   else
 390:Core/Src/main.cpp ****     //   {
 391:Core/Src/main.cpp ****     //     if(ok_debounce==1){
 392:Core/Src/main.cpp ****     //       menu1.menu_ok();
 393:Core/Src/main.cpp ****     //       ok_debounce=0;
 394:Core/Src/main.cpp ****     //     }
 395:Core/Src/main.cpp ****     //   }
 396:Core/Src/main.cpp ****     // }
 397:Core/Src/main.cpp ****     // else
 398:Core/Src/main.cpp ****     // {
 399:Core/Src/main.cpp ****     //   ok_debounce=0;
 400:Core/Src/main.cpp ****     // }
 401:Core/Src/main.cpp ****     if(GPIOB->IDR& (GPIO_PIN_15))
 402:Core/Src/main.cpp ****     {
 403:Core/Src/main.cpp ****       menu1.menu_ok();
 404:Core/Src/main.cpp ****     }
 405:Core/Src/main.cpp ****     
 406:Core/Src/main.cpp ****     //char h1[]="tim";
 407:Core/Src/main.cpp ****     //uart1.send_recive(h1,h1);
 408:Core/Src/main.cpp ****     if(oled1.oled_isOledOn())
 409:Core/Src/main.cpp ****     {
 410:Core/Src/main.cpp ****       menu1.keyboard_poll();
 411:Core/Src/main.cpp ****       oled1.oled_update_battery(adc_bat.adc_getValue()); //Get the battery voltage and print it
 412:Core/Src/main.cpp ****       menu1.menu_print();//update the menu portion of the display
 413:Core/Src/main.cpp ****       oled1.oled_refresh();//Send the data to the display
ARM GAS  /tmp/cc7ZEq5o.s 			page 13


 414:Core/Src/main.cpp ****       //oled1.Counter_increment();
 415:Core/Src/main.cpp ****       //char h[]="oled";
 416:Core/Src/main.cpp ****       //uart1.send_recive(h,h);
 417:Core/Src/main.cpp **** 
 418:Core/Src/main.cpp ****     }
 419:Core/Src/main.cpp **** 
 420:Core/Src/main.cpp **** 
 421:Core/Src/main.cpp ****   }
 422:Core/Src/main.cpp **** }
 423:Core/Src/main.cpp **** 
 424:Core/Src/main.cpp **** /**
 425:Core/Src/main.cpp ****  * @brief This function turns off the trigger
 426:Core/Src/main.cpp ****  * 
 427:Core/Src/main.cpp ****  * @param GPIO_Pin 
 428:Core/Src/main.cpp ****  */
 429:Core/Src/main.cpp **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
 430:Core/Src/main.cpp **** {
 431:Core/Src/main.cpp ****   //Fatfs object
 432:Core/Src/main.cpp **** 	FATFS FatFs;
 433:Core/Src/main.cpp **** 	//File object
 434:Core/Src/main.cpp **** 	FIL fil;
 435:Core/Src/main.cpp ****   //Mount drive
 436:Core/Src/main.cpp **** 	if (f_mount(&FatFs, "", 1) == FR_OK) {
 437:Core/Src/main.cpp **** 		//Mounted OK, turn on RED LED
 438:Core/Src/main.cpp **** 		
 439:Core/Src/main.cpp **** 		wav_player_.file_select("human.wav");
 440:Core/Src/main.cpp ****     wav_player_.play();
 441:Core/Src/main.cpp ****     while(!wav_player_.isEndOfFile())
 442:Core/Src/main.cpp ****     {
 443:Core/Src/main.cpp ****     wav_player_.process();
 444:Core/Src/main.cpp ****     }
 445:Core/Src/main.cpp **** 		//Unmount drive, don't forget this!
 446:Core/Src/main.cpp **** 		f_mount(0, "", 1);
 447:Core/Src/main.cpp **** 	}
 448:Core/Src/main.cpp **** 	
 449:Core/Src/main.cpp **** 
 450:Core/Src/main.cpp **** }
 451:Core/Src/main.cpp **** //I2S callback
 452:Core/Src/main.cpp **** 
 453:Core/Src/main.cpp **** void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
 454:Core/Src/main.cpp **** {
 455:Core/Src/main.cpp ****   if(hi2s->Instance == SPI2)
 456:Core/Src/main.cpp ****   {
 457:Core/Src/main.cpp ****     wav_player_.cplt_transfer_callback();
 458:Core/Src/main.cpp ****   }
 459:Core/Src/main.cpp **** }
 460:Core/Src/main.cpp **** 
 461:Core/Src/main.cpp **** void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
 462:Core/Src/main.cpp **** {
 463:Core/Src/main.cpp ****   if(hi2s->Instance == SPI2)
 464:Core/Src/main.cpp ****   {
 465:Core/Src/main.cpp ****     wav_player_.half_transfer_callback();
 466:Core/Src/main.cpp ****   }
 467:Core/Src/main.cpp **** }
 468:Core/Src/main.cpp **** /* USER CODE END 4 */
 469:Core/Src/main.cpp **** 
 470:Core/Src/main.cpp **** /**
ARM GAS  /tmp/cc7ZEq5o.s 			page 14


 471:Core/Src/main.cpp ****   * @brief  This function is executed in case of error occurrence.
 472:Core/Src/main.cpp ****   * @retval None
 473:Core/Src/main.cpp ****   */
 474:Core/Src/main.cpp **** void Error_Handler(void)
 475:Core/Src/main.cpp **** {
 476:Core/Src/main.cpp ****   /* USER CODE BEGIN Error_Handler_Debug */
 477:Core/Src/main.cpp ****   /* User can add his own implementation to report the HAL error return state */
 478:Core/Src/main.cpp ****   __disable_irq();
 479:Core/Src/main.cpp ****   while (1)
 480:Core/Src/main.cpp ****   {
 481:Core/Src/main.cpp ****   }
 482:Core/Src/main.cpp ****   /* USER CODE END Error_Handler_Debug */
 483:Core/Src/main.cpp **** }
 279              		.loc 1 483 1 is_stmt 1 view -0
 280              		.cfi_startproc
 281              		@ args = 0, pretend = 0, frame = 0
 282              		@ frame_needed = 0, uses_anonymous_args = 0
 283              		.loc 1 483 1 is_stmt 0 view .LVU62
 284 0000 0128     		cmp	r0, #1
 285 0002 00D0     		beq	.L18
 286              	.L15:
 287 0004 7047     		bx	lr
 288              	.L18:
 289              		.loc 1 483 1 discriminator 1 view .LVU63
 290 0006 4FF6FF73 		movw	r3, #65535
 291 000a 9942     		cmp	r1, r3
 292 000c FAD1     		bne	.L15
 293              		.loc 1 483 1 view .LVU64
 294 000e 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 295              	.LCFI5:
 296              		.cfi_def_cfa_offset 36
 297              		.cfi_offset 4, -36
 298              		.cfi_offset 5, -32
 299              		.cfi_offset 6, -28
 300              		.cfi_offset 7, -24
 301              		.cfi_offset 8, -20
 302              		.cfi_offset 9, -16
 303              		.cfi_offset 10, -12
 304              		.cfi_offset 11, -8
 305              		.cfi_offset 14, -4
 306 0012 83B0     		sub	sp, sp, #12
 307              	.LCFI6:
 308              		.cfi_def_cfa_offset 48
 309              		.file 2 "/usr/include/newlib/c++/9.2.1/iostream"
   1:/usr/include/newlib/c++/9.2.1/iostream **** // Standard iostream objects -*- C++ -*-
   2:/usr/include/newlib/c++/9.2.1/iostream **** 
   3:/usr/include/newlib/c++/9.2.1/iostream **** // Copyright (C) 1997-2019 Free Software Foundation, Inc.
   4:/usr/include/newlib/c++/9.2.1/iostream **** //
   5:/usr/include/newlib/c++/9.2.1/iostream **** // This file is part of the GNU ISO C++ Library.  This library is free
   6:/usr/include/newlib/c++/9.2.1/iostream **** // software; you can redistribute it and/or modify it under the
   7:/usr/include/newlib/c++/9.2.1/iostream **** // terms of the GNU General Public License as published by the
   8:/usr/include/newlib/c++/9.2.1/iostream **** // Free Software Foundation; either version 3, or (at your option)
   9:/usr/include/newlib/c++/9.2.1/iostream **** // any later version.
  10:/usr/include/newlib/c++/9.2.1/iostream **** 
  11:/usr/include/newlib/c++/9.2.1/iostream **** // This library is distributed in the hope that it will be useful,
  12:/usr/include/newlib/c++/9.2.1/iostream **** // but WITHOUT ANY WARRANTY; without even the implied warranty of
  13:/usr/include/newlib/c++/9.2.1/iostream **** // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
ARM GAS  /tmp/cc7ZEq5o.s 			page 15


  14:/usr/include/newlib/c++/9.2.1/iostream **** // GNU General Public License for more details.
  15:/usr/include/newlib/c++/9.2.1/iostream **** 
  16:/usr/include/newlib/c++/9.2.1/iostream **** // Under Section 7 of GPL version 3, you are granted additional
  17:/usr/include/newlib/c++/9.2.1/iostream **** // permissions described in the GCC Runtime Library Exception, version
  18:/usr/include/newlib/c++/9.2.1/iostream **** // 3.1, as published by the Free Software Foundation.
  19:/usr/include/newlib/c++/9.2.1/iostream **** 
  20:/usr/include/newlib/c++/9.2.1/iostream **** // You should have received a copy of the GNU General Public License and
  21:/usr/include/newlib/c++/9.2.1/iostream **** // a copy of the GCC Runtime Library Exception along with this program;
  22:/usr/include/newlib/c++/9.2.1/iostream **** // see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
  23:/usr/include/newlib/c++/9.2.1/iostream **** // <http://www.gnu.org/licenses/>.
  24:/usr/include/newlib/c++/9.2.1/iostream **** 
  25:/usr/include/newlib/c++/9.2.1/iostream **** /** @file include/iostream
  26:/usr/include/newlib/c++/9.2.1/iostream ****  *  This is a Standard C++ Library header.
  27:/usr/include/newlib/c++/9.2.1/iostream ****  */
  28:/usr/include/newlib/c++/9.2.1/iostream **** 
  29:/usr/include/newlib/c++/9.2.1/iostream **** //
  30:/usr/include/newlib/c++/9.2.1/iostream **** // ISO C++ 14882: 27.3  Standard iostream objects
  31:/usr/include/newlib/c++/9.2.1/iostream **** //
  32:/usr/include/newlib/c++/9.2.1/iostream **** 
  33:/usr/include/newlib/c++/9.2.1/iostream **** #ifndef _GLIBCXX_IOSTREAM
  34:/usr/include/newlib/c++/9.2.1/iostream **** #define _GLIBCXX_IOSTREAM 1
  35:/usr/include/newlib/c++/9.2.1/iostream **** 
  36:/usr/include/newlib/c++/9.2.1/iostream **** #pragma GCC system_header
  37:/usr/include/newlib/c++/9.2.1/iostream **** 
  38:/usr/include/newlib/c++/9.2.1/iostream **** #include <bits/c++config.h>
  39:/usr/include/newlib/c++/9.2.1/iostream **** #include <ostream>
  40:/usr/include/newlib/c++/9.2.1/iostream **** #include <istream>
  41:/usr/include/newlib/c++/9.2.1/iostream **** 
  42:/usr/include/newlib/c++/9.2.1/iostream **** namespace std _GLIBCXX_VISIBILITY(default)
  43:/usr/include/newlib/c++/9.2.1/iostream **** {
  44:/usr/include/newlib/c++/9.2.1/iostream **** _GLIBCXX_BEGIN_NAMESPACE_VERSION
  45:/usr/include/newlib/c++/9.2.1/iostream **** 
  46:/usr/include/newlib/c++/9.2.1/iostream ****   /**
  47:/usr/include/newlib/c++/9.2.1/iostream ****    *  @name Standard Stream Objects
  48:/usr/include/newlib/c++/9.2.1/iostream ****    *
  49:/usr/include/newlib/c++/9.2.1/iostream ****    *  The &lt;iostream&gt; header declares the eight <em>standard stream
  50:/usr/include/newlib/c++/9.2.1/iostream ****    *  objects</em>.  For other declarations, see
  51:/usr/include/newlib/c++/9.2.1/iostream ****    *  http://gcc.gnu.org/onlinedocs/libstdc++/manual/io.html
  52:/usr/include/newlib/c++/9.2.1/iostream ****    *  and the @link iosfwd I/O forward declarations @endlink
  53:/usr/include/newlib/c++/9.2.1/iostream ****    *
  54:/usr/include/newlib/c++/9.2.1/iostream ****    *  They are required by default to cooperate with the global C
  55:/usr/include/newlib/c++/9.2.1/iostream ****    *  library's @c FILE streams, and to be available during program
  56:/usr/include/newlib/c++/9.2.1/iostream ****    *  startup and termination. For more information, see the section of the
  57:/usr/include/newlib/c++/9.2.1/iostream ****    *  manual linked to above.
  58:/usr/include/newlib/c++/9.2.1/iostream ****   */
  59:/usr/include/newlib/c++/9.2.1/iostream ****   //@{
  60:/usr/include/newlib/c++/9.2.1/iostream ****   extern istream cin;		/// Linked to standard input
  61:/usr/include/newlib/c++/9.2.1/iostream ****   extern ostream cout;		/// Linked to standard output
  62:/usr/include/newlib/c++/9.2.1/iostream ****   extern ostream cerr;		/// Linked to standard error (unbuffered)
  63:/usr/include/newlib/c++/9.2.1/iostream ****   extern ostream clog;		/// Linked to standard error (buffered)
  64:/usr/include/newlib/c++/9.2.1/iostream **** 
  65:/usr/include/newlib/c++/9.2.1/iostream **** #ifdef _GLIBCXX_USE_WCHAR_T
  66:/usr/include/newlib/c++/9.2.1/iostream ****   extern wistream wcin;		/// Linked to standard input
  67:/usr/include/newlib/c++/9.2.1/iostream ****   extern wostream wcout;	/// Linked to standard output
  68:/usr/include/newlib/c++/9.2.1/iostream ****   extern wostream wcerr;	/// Linked to standard error (unbuffered)
  69:/usr/include/newlib/c++/9.2.1/iostream ****   extern wostream wclog;	/// Linked to standard error (buffered)
  70:/usr/include/newlib/c++/9.2.1/iostream **** #endif
ARM GAS  /tmp/cc7ZEq5o.s 			page 16


  71:/usr/include/newlib/c++/9.2.1/iostream ****   //@}
  72:/usr/include/newlib/c++/9.2.1/iostream **** 
  73:/usr/include/newlib/c++/9.2.1/iostream ****   // For construction of filebuffers for cout, cin, cerr, clog et. al.
  74:/usr/include/newlib/c++/9.2.1/iostream ****   static ios_base::Init __ioinit;
 310              		.loc 2 74 25 view .LVU65
 311 0014 4F4C     		ldr	r4, .L19
 312 0016 2046     		mov	r0, r4
 313              	.LVL9:
 314              		.loc 2 74 25 view .LVU66
 315 0018 FFF7FEFF 		bl	_ZNSt8ios_base4InitC1Ev
 316              	.LVL10:
 317              		.loc 2 74 25 view .LVU67
 318 001c 4E4A     		ldr	r2, .L19+4
 319 001e 4F49     		ldr	r1, .L19+8
 320 0020 2046     		mov	r0, r4
 321 0022 FFF7FEFF 		bl	__aeabi_atexit
 322              	.LVL11:
  79:Core/Src/main.cpp **** uart uart2(uart::uart2,9600);
 323              		.loc 1 79 30 view .LVU68
 324 0026 DFF880B1 		ldr	fp, .L19+84
 325 002a 4FF4E132 		mov	r2, #115200
 326 002e 0121     		movs	r1, #1
 327 0030 5846     		mov	r0, fp
 328 0032 FFF7FEFF 		bl	_ZN4uartC1ENS_8uart_numEm
 329              	.LVL12:
  80:Core/Src/main.cpp **** 
 330              		.loc 1 80 28 view .LVU69
 331 0036 DFF87481 		ldr	r8, .L19+88
 332 003a 4FF41652 		mov	r2, #9600
 333 003e 0221     		movs	r1, #2
 334 0040 4046     		mov	r0, r8
 335 0042 FFF7FEFF 		bl	_ZN4uartC1ENS_8uart_numEm
 336              	.LVL13:
  82:Core/Src/main.cpp **** pin sa818_ptt(GPIOE, pin::PIN1, pin::out,pin::PullUp,pin::SPEED_LOW);
 337              		.loc 1 82 63 view .LVU70
 338 0046 464E     		ldr	r6, .L19+12
 339 0048 0027     		movs	r7, #0
 340 004a 0197     		str	r7, [sp, #4]
 341 004c 0125     		movs	r5, #1
 342 004e 0095     		str	r5, [sp]
 343 0050 2B46     		mov	r3, r5
 344 0052 2A46     		mov	r2, r5
 345 0054 3146     		mov	r1, r6
 346 0056 4348     		ldr	r0, .L19+16
 347 0058 FFF7FEFF 		bl	_ZN3pinC1EP12GPIO_TypeDefNS_9PinNumberENS_5InOutENS_4PullENS_5SpeedE
 348              	.LVL14:
  83:Core/Src/main.cpp **** pin sa818_pd(GPIOE, pin::PIN3, pin::out,pin::PullUp,pin::SPEED_LOW);
 349              		.loc 1 83 68 view .LVU71
 350 005c 424C     		ldr	r4, .L19+20
 351 005e DFF850A1 		ldr	r10, .L19+92
 352 0062 0197     		str	r7, [sp, #4]
 353 0064 0095     		str	r5, [sp]
 354 0066 2B46     		mov	r3, r5
 355 0068 0222     		movs	r2, #2
 356 006a 2146     		mov	r1, r4
 357 006c 5046     		mov	r0, r10
 358 006e FFF7FEFF 		bl	_ZN3pinC1EP12GPIO_TypeDefNS_9PinNumberENS_5InOutENS_4PullENS_5SpeedE
ARM GAS  /tmp/cc7ZEq5o.s 			page 17


 359              	.LVL15:
  84:Core/Src/main.cpp **** 
 360              		.loc 1 84 67 view .LVU72
 361 0072 DFF84091 		ldr	r9, .L19+96
 362 0076 0197     		str	r7, [sp, #4]
 363 0078 0095     		str	r5, [sp]
 364 007a 2B46     		mov	r3, r5
 365 007c 0822     		movs	r2, #8
 366 007e 2146     		mov	r1, r4
 367 0080 4846     		mov	r0, r9
 368 0082 FFF7FEFF 		bl	_ZN3pinC1EP12GPIO_TypeDefNS_9PinNumberENS_5InOutENS_4PullENS_5SpeedE
 369              	.LVL16:
  87:Core/Src/main.cpp **** pin pd12(GPIOD,pin::PIN12,pin::out,pin::PullDown,pin::SPEED_HIGH);
 370              		.loc 1 87 1 view .LVU73
 371 0086 0224     		movs	r4, #2
 372 0088 0194     		str	r4, [sp, #4]
 373 008a 0094     		str	r4, [sp]
 374 008c 2B46     		mov	r3, r5
 375 008e 4FF40062 		mov	r2, #2048
 376 0092 3146     		mov	r1, r6
 377 0094 3548     		ldr	r0, .L19+24
 378 0096 FFF7FEFF 		bl	_ZN3pinC1EP12GPIO_TypeDefNS_9PinNumberENS_5InOutENS_4PullENS_5SpeedE
 379              	.LVL17:
  88:Core/Src/main.cpp **** pin pd13(GPIOD,pin::PIN13,pin::out,pin::PullDown,pin::SPEED_HIGH);
 380              		.loc 1 88 65 view .LVU74
 381 009a 0194     		str	r4, [sp, #4]
 382 009c 0094     		str	r4, [sp]
 383 009e 2B46     		mov	r3, r5
 384 00a0 4FF48052 		mov	r2, #4096
 385 00a4 3146     		mov	r1, r6
 386 00a6 3248     		ldr	r0, .L19+28
 387 00a8 FFF7FEFF 		bl	_ZN3pinC1EP12GPIO_TypeDefNS_9PinNumberENS_5InOutENS_4PullENS_5SpeedE
 388              	.LVL18:
  89:Core/Src/main.cpp **** pin pd14(GPIOD,pin::PIN14,pin::out,pin::PullDown,pin::SPEED_HIGH);
 389              		.loc 1 89 65 view .LVU75
 390 00ac 0194     		str	r4, [sp, #4]
 391 00ae 0094     		str	r4, [sp]
 392 00b0 2B46     		mov	r3, r5
 393 00b2 4FF40052 		mov	r2, #8192
 394 00b6 3146     		mov	r1, r6
 395 00b8 2E48     		ldr	r0, .L19+32
 396 00ba FFF7FEFF 		bl	_ZN3pinC1EP12GPIO_TypeDefNS_9PinNumberENS_5InOutENS_4PullENS_5SpeedE
 397              	.LVL19:
  90:Core/Src/main.cpp **** 
 398              		.loc 1 90 65 view .LVU76
 399 00be 0194     		str	r4, [sp, #4]
 400 00c0 0094     		str	r4, [sp]
 401 00c2 2B46     		mov	r3, r5
 402 00c4 4FF48042 		mov	r2, #16384
 403 00c8 3146     		mov	r1, r6
 404 00ca 2B48     		ldr	r0, .L19+36
 405 00cc FFF7FEFF 		bl	_ZN3pinC1EP12GPIO_TypeDefNS_9PinNumberENS_5InOutENS_4PullENS_5SpeedE
 406              	.LVL20:
  92:Core/Src/main.cpp **** pin pd8(GPIOD,pin::PIN8,pin::in,pin::PullDown,pin::SPEED_HIGH);
 407              		.loc 1 92 64 view .LVU77
 408 00d0 0194     		str	r4, [sp, #4]
 409 00d2 0094     		str	r4, [sp]
ARM GAS  /tmp/cc7ZEq5o.s 			page 18


 410 00d4 3B46     		mov	r3, r7
 411 00d6 4FF40042 		mov	r2, #32768
 412 00da 3146     		mov	r1, r6
 413 00dc 2748     		ldr	r0, .L19+40
 414 00de FFF7FEFF 		bl	_ZN3pinC1EP12GPIO_TypeDefNS_9PinNumberENS_5InOutENS_4PullENS_5SpeedE
 415              	.LVL21:
  93:Core/Src/main.cpp **** pin pd9(GPIOD,pin::PIN9,pin::in,pin::PullDown,pin::SPEED_HIGH);
 416              		.loc 1 93 62 view .LVU78
 417 00e2 0194     		str	r4, [sp, #4]
 418 00e4 0094     		str	r4, [sp]
 419 00e6 3B46     		mov	r3, r7
 420 00e8 4FF48072 		mov	r2, #256
 421 00ec 3146     		mov	r1, r6
 422 00ee 2448     		ldr	r0, .L19+44
 423 00f0 FFF7FEFF 		bl	_ZN3pinC1EP12GPIO_TypeDefNS_9PinNumberENS_5InOutENS_4PullENS_5SpeedE
 424              	.LVL22:
  94:Core/Src/main.cpp **** pin pd10(GPIOD,pin::PIN10,pin::in,pin::PullDown,pin::SPEED_HIGH);
 425              		.loc 1 94 62 view .LVU79
 426 00f4 0194     		str	r4, [sp, #4]
 427 00f6 0094     		str	r4, [sp]
 428 00f8 3B46     		mov	r3, r7
 429 00fa 4FF40072 		mov	r2, #512
 430 00fe 3146     		mov	r1, r6
 431 0100 2048     		ldr	r0, .L19+48
 432 0102 FFF7FEFF 		bl	_ZN3pinC1EP12GPIO_TypeDefNS_9PinNumberENS_5InOutENS_4PullENS_5SpeedE
 433              	.LVL23:
  95:Core/Src/main.cpp **** adc adc_bat(adc::ADC_1);
 434              		.loc 1 95 64 view .LVU80
 435 0106 0194     		str	r4, [sp, #4]
 436 0108 0094     		str	r4, [sp]
 437 010a 3B46     		mov	r3, r7
 438 010c 4FF48062 		mov	r2, #1024
 439 0110 3146     		mov	r1, r6
 440 0112 1D48     		ldr	r0, .L19+52
 441 0114 FFF7FEFF 		bl	_ZN3pinC1EP12GPIO_TypeDefNS_9PinNumberENS_5InOutENS_4PullENS_5SpeedE
 442              	.LVL24:
  96:Core/Src/main.cpp **** oled oled1(&hi2c1,0x78,&htim10);
 443              		.loc 1 96 23 view .LVU81
 444 0118 2946     		mov	r1, r5
 445 011a 1C48     		ldr	r0, .L19+56
 446 011c FFF7FEFF 		bl	_ZN3adcC1ENS_8adc_enumE
 447              	.LVL25:
  97:Core/Src/main.cpp **** menu menu1(&oled1, &uart1);
 448              		.loc 1 97 31 view .LVU82
 449 0120 1B4D     		ldr	r5, .L19+60
 450 0122 1C4B     		ldr	r3, .L19+64
 451 0124 7822     		movs	r2, #120
 452 0126 1C49     		ldr	r1, .L19+68
 453 0128 2846     		mov	r0, r5
 454 012a FFF7FEFF 		bl	_ZN4oledC1EP17I2C_HandleTypeDefhP17TIM_HandleTypeDef
 455              	.LVL26:
  98:Core/Src/main.cpp **** sa818 sa818_(&uart2,&sa818_pd,&sa818_ptt);
 456              		.loc 1 98 26 view .LVU83
 457 012e 5A46     		mov	r2, fp
 458 0130 2946     		mov	r1, r5
 459 0132 1A48     		ldr	r0, .L19+72
 460 0134 FFF7FEFF 		bl	_ZN4menuC1EP4oledP4uart
ARM GAS  /tmp/cc7ZEq5o.s 			page 19


 461              	.LVL27:
  99:Core/Src/main.cpp **** wav_player wav_player_(i2s::I2S2);
 462              		.loc 1 99 41 view .LVU84
 463 0138 5346     		mov	r3, r10
 464 013a 4A46     		mov	r2, r9
 465 013c 4146     		mov	r1, r8
 466 013e 1848     		ldr	r0, .L19+76
 467 0140 FFF7FEFF 		bl	_ZN5sa818C1EP4uartP3pinS3_
 468              	.LVL28:
 100:Core/Src/main.cpp **** 
 469              		.loc 1 100 33 view .LVU85
 470 0144 2146     		mov	r1, r4
 471 0146 1748     		ldr	r0, .L19+80
 472 0148 FFF7FEFF 		bl	_ZN10wav_playerC1EN3i2s7i2s_numE
 473              	.LVL29:
 474              		.loc 1 483 1 view .LVU86
 475 014c 03B0     		add	sp, sp, #12
 476              	.LCFI7:
 477              		.cfi_def_cfa_offset 36
 478              		@ sp needed
 479 014e BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 480              	.L20:
 481 0152 00BF     		.align	2
 482              	.L19:
 483 0154 00000000 		.word	.LANCHOR1
 484 0158 00000000 		.word	__dso_handle
 485 015c 00000000 		.word	_ZNSt8ios_base4InitD1Ev
 486 0160 000C0240 		.word	1073875968
 487 0164 00000000 		.word	.LANCHOR4
 488 0168 00100240 		.word	1073876992
 489 016c 00000000 		.word	.LANCHOR7
 490 0170 00000000 		.word	.LANCHOR8
 491 0174 00000000 		.word	.LANCHOR9
 492 0178 00000000 		.word	.LANCHOR10
 493 017c 00000000 		.word	.LANCHOR11
 494 0180 00000000 		.word	.LANCHOR12
 495 0184 00000000 		.word	.LANCHOR13
 496 0188 00000000 		.word	.LANCHOR14
 497 018c 00000000 		.word	.LANCHOR15
 498 0190 00000000 		.word	.LANCHOR18
 499 0194 00000000 		.word	.LANCHOR16
 500 0198 00000000 		.word	.LANCHOR17
 501 019c 00000000 		.word	.LANCHOR19
 502 01a0 00000000 		.word	.LANCHOR20
 503 01a4 00000000 		.word	wav_player_
 504 01a8 00000000 		.word	.LANCHOR2
 505 01ac 00000000 		.word	.LANCHOR3
 506 01b0 00000000 		.word	.LANCHOR5
 507 01b4 00000000 		.word	.LANCHOR6
 508              		.cfi_endproc
 509              	.LFE2476:
 510              		.cantunwind
 511              		.fnend
 513              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
 514              		.align	1
 515              		.global	HAL_UART_RxCpltCallback
 516              		.syntax unified
ARM GAS  /tmp/cc7ZEq5o.s 			page 20


 517              		.thumb
 518              		.thumb_func
 519              		.fpu fpv4-sp-d16
 521              	HAL_UART_RxCpltCallback:
 522              		.fnstart
 523              	.LVL30:
 524              	.LFB1991:
 370:Core/Src/main.cpp ****   //call the function in the class
 525              		.loc 1 370 1 is_stmt 1 view -0
 526              		.cfi_startproc
 527              		@ args = 0, pretend = 0, frame = 0
 528              		@ frame_needed = 0, uses_anonymous_args = 0
 370:Core/Src/main.cpp ****   //call the function in the class
 529              		.loc 1 370 1 is_stmt 0 view .LVU88
 530 0000 08B5     		push	{r3, lr}
 531              		.save {r3, lr}
 532              	.LCFI8:
 533              		.cfi_def_cfa_offset 8
 534              		.cfi_offset 3, -8
 535              		.cfi_offset 14, -4
 373:Core/Src/main.cpp **** }
 536              		.loc 1 373 5 is_stmt 1 view .LVU89
 373:Core/Src/main.cpp **** }
 537              		.loc 1 373 27 is_stmt 0 view .LVU90
 538 0002 0248     		ldr	r0, .L23
 539              	.LVL31:
 373:Core/Src/main.cpp **** }
 540              		.loc 1 373 27 view .LVU91
 541 0004 FFF7FEFF 		bl	_ZN4uart16rx_cplt_callbackEv
 542              	.LVL32:
 374:Core/Src/main.cpp **** 
 543              		.loc 1 374 1 view .LVU92
 544 0008 08BD     		pop	{r3, pc}
 545              	.L24:
 546 000a 00BF     		.align	2
 547              	.L23:
 548 000c 00000000 		.word	.LANCHOR2
 549              		.cfi_endproc
 550              	.LFE1991:
 551              		.fnend
 553              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 554              		.align	1
 555              		.global	HAL_TIM_PeriodElapsedCallback
 556              		.syntax unified
 557              		.thumb
 558              		.thumb_func
 559              		.fpu fpv4-sp-d16
 561              	HAL_TIM_PeriodElapsedCallback:
 562              		.fnstart
 563              	.LVL33:
 564              	.LFB1992:
 378:Core/Src/main.cpp **** 
 565              		.loc 1 378 1 is_stmt 1 view -0
 566              		.cfi_startproc
 567              		@ args = 0, pretend = 0, frame = 0
 568              		@ frame_needed = 0, uses_anonymous_args = 0
 378:Core/Src/main.cpp **** 
ARM GAS  /tmp/cc7ZEq5o.s 			page 21


 569              		.loc 1 378 1 is_stmt 0 view .LVU94
 570 0000 38B5     		push	{r3, r4, r5, lr}
 571              		.save {r3, r4, r5, lr}
 572              	.LCFI9:
 573              		.cfi_def_cfa_offset 16
 574              		.cfi_offset 3, -16
 575              		.cfi_offset 4, -12
 576              		.cfi_offset 5, -8
 577              		.cfi_offset 14, -4
 381:Core/Src/main.cpp ****   {
 578              		.loc 1 381 3 is_stmt 1 view .LVU95
 381:Core/Src/main.cpp ****   {
 579              		.loc 1 381 12 is_stmt 0 view .LVU96
 580 0002 0268     		ldr	r2, [r0]
 381:Core/Src/main.cpp ****   {
 581              		.loc 1 381 29 view .LVU97
 582 0004 124B     		ldr	r3, .L31
 583 0006 1B68     		ldr	r3, [r3]
 381:Core/Src/main.cpp ****   {
 584              		.loc 1 381 3 view .LVU98
 585 0008 9A42     		cmp	r2, r3
 586 000a 00D0     		beq	.L29
 587              	.LVL34:
 588              	.L25:
 422:Core/Src/main.cpp **** 
 589              		.loc 1 422 1 view .LVU99
 590 000c 38BD     		pop	{r3, r4, r5, pc}
 591              	.LVL35:
 592              	.L29:
 401:Core/Src/main.cpp ****     {
 593              		.loc 1 401 5 is_stmt 1 view .LVU100
 401:Core/Src/main.cpp ****     {
 594              		.loc 1 401 15 is_stmt 0 view .LVU101
 595 000e 114B     		ldr	r3, .L31+4
 596 0010 1B69     		ldr	r3, [r3, #16]
 401:Core/Src/main.cpp ****     {
 597              		.loc 1 401 5 view .LVU102
 598 0012 13F4004F 		tst	r3, #32768
 599 0016 16D1     		bne	.L30
 600              	.LVL36:
 601              	.L27:
 408:Core/Src/main.cpp ****     {
 602              		.loc 1 408 5 is_stmt 1 view .LVU103
 408:Core/Src/main.cpp ****     {
 603              		.loc 1 408 27 is_stmt 0 view .LVU104
 604 0018 0F48     		ldr	r0, .L31+8
 605 001a FFF7FEFF 		bl	_ZN4oled13oled_isOledOnEv
 606              	.LVL37:
 408:Core/Src/main.cpp ****     {
 607              		.loc 1 408 5 view .LVU105
 608 001e 0028     		cmp	r0, #0
 609 0020 F4D0     		beq	.L25
 410:Core/Src/main.cpp ****       oled1.oled_update_battery(adc_bat.adc_getValue()); //Get the battery voltage and print it
 610              		.loc 1 410 7 is_stmt 1 view .LVU106
 410:Core/Src/main.cpp ****       oled1.oled_update_battery(adc_bat.adc_getValue()); //Get the battery voltage and print it
 611              		.loc 1 410 26 is_stmt 0 view .LVU107
 612 0022 0E4D     		ldr	r5, .L31+12
ARM GAS  /tmp/cc7ZEq5o.s 			page 22


 613 0024 2846     		mov	r0, r5
 614 0026 FFF7FEFF 		bl	_ZN4menu13keyboard_pollEv
 615              	.LVL38:
 411:Core/Src/main.cpp ****       menu1.menu_print();//update the menu portion of the display
 616              		.loc 1 411 7 is_stmt 1 view .LVU108
 411:Core/Src/main.cpp ****       menu1.menu_print();//update the menu portion of the display
 617              		.loc 1 411 32 is_stmt 0 view .LVU109
 618 002a 0D48     		ldr	r0, .L31+16
 619 002c FFF7FEFF 		bl	_ZN3adc12adc_getValueEv
 620              	.LVL39:
 621 0030 094C     		ldr	r4, .L31+8
 622 0032 2046     		mov	r0, r4
 623 0034 FFF7FEFF 		bl	_ZN4oled19oled_update_batteryEf
 624              	.LVL40:
 412:Core/Src/main.cpp ****       oled1.oled_refresh();//Send the data to the display
 625              		.loc 1 412 7 is_stmt 1 view .LVU110
 412:Core/Src/main.cpp ****       oled1.oled_refresh();//Send the data to the display
 626              		.loc 1 412 23 is_stmt 0 view .LVU111
 627 0038 2846     		mov	r0, r5
 628 003a FFF7FEFF 		bl	_ZN4menu10menu_printEv
 629              	.LVL41:
 413:Core/Src/main.cpp ****       //oled1.Counter_increment();
 630              		.loc 1 413 7 is_stmt 1 view .LVU112
 413:Core/Src/main.cpp ****       //oled1.Counter_increment();
 631              		.loc 1 413 25 is_stmt 0 view .LVU113
 632 003e 2046     		mov	r0, r4
 633 0040 FFF7FEFF 		bl	_ZN4oled12oled_refreshEv
 634              	.LVL42:
 422:Core/Src/main.cpp **** 
 635              		.loc 1 422 1 view .LVU114
 636 0044 E2E7     		b	.L25
 637              	.LVL43:
 638              	.L30:
 403:Core/Src/main.cpp ****     }
 639              		.loc 1 403 7 is_stmt 1 view .LVU115
 403:Core/Src/main.cpp ****     }
 640              		.loc 1 403 20 is_stmt 0 view .LVU116
 641 0046 0548     		ldr	r0, .L31+12
 642              	.LVL44:
 403:Core/Src/main.cpp ****     }
 643              		.loc 1 403 20 view .LVU117
 644 0048 FFF7FEFF 		bl	_ZN4menu7menu_okEv
 645              	.LVL45:
 646 004c E4E7     		b	.L27
 647              	.L32:
 648 004e 00BF     		.align	2
 649              	.L31:
 650 0050 00000000 		.word	.LANCHOR16
 651 0054 00040240 		.word	1073873920
 652 0058 00000000 		.word	.LANCHOR18
 653 005c 00000000 		.word	.LANCHOR19
 654 0060 00000000 		.word	.LANCHOR15
 655              		.cfi_endproc
 656              	.LFE1992:
 657              		.fnend
 659              		.section	.rodata.HAL_GPIO_EXTI_Callback.str1.4,"aMS",%progbits,1
 660              		.align	2
ARM GAS  /tmp/cc7ZEq5o.s 			page 23


 661              	.LC0:
 662 0000 00       		.ascii	"\000"
 663 0001 000000   		.align	2
 664              	.LC1:
 665 0004 68756D61 		.ascii	"human.wav\000"
 665      6E2E7761 
 665      7600
 666              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 667              		.align	1
 668              		.global	HAL_GPIO_EXTI_Callback
 669              		.syntax unified
 670              		.thumb
 671              		.thumb_func
 672              		.fpu fpv4-sp-d16
 674              	HAL_GPIO_EXTI_Callback:
 675              		.fnstart
 676              	.LVL46:
 677              	.LFB1993:
 430:Core/Src/main.cpp ****   //Fatfs object
 678              		.loc 1 430 1 is_stmt 1 view -0
 679              		.cfi_startproc
 680              		@ args = 0, pretend = 0, frame = 4152
 681              		@ frame_needed = 0, uses_anonymous_args = 0
 430:Core/Src/main.cpp ****   //Fatfs object
 682              		.loc 1 430 1 is_stmt 0 view .LVU119
 683 0000 10B5     		push	{r4, lr}
 684              		.save {r4, lr}
 685              	.LCFI10:
 686              		.cfi_def_cfa_offset 8
 687              		.cfi_offset 4, -8
 688              		.cfi_offset 14, -4
 689              		.pad #4128
 690 0002 ADF5815D 		sub	sp, sp, #4128
 691              	.LCFI11:
 692              		.cfi_def_cfa_offset 4136
 693              		.pad #24
 694 0006 86B0     		sub	sp, sp, #24
 695              	.LCFI12:
 696              		.cfi_def_cfa_offset 4160
 432:Core/Src/main.cpp **** 	//File object
 697              		.loc 1 432 2 is_stmt 1 view .LVU120
 434:Core/Src/main.cpp ****   //Mount drive
 698              		.loc 1 434 2 view .LVU121
 436:Core/Src/main.cpp **** 		//Mounted OK, turn on RED LED
 699              		.loc 1 436 2 view .LVU122
 436:Core/Src/main.cpp **** 		//Mounted OK, turn on RED LED
 700              		.loc 1 436 13 is_stmt 0 view .LVU123
 701 0008 0122     		movs	r2, #1
 702 000a 0F49     		ldr	r1, .L39
 703 000c 01A8     		add	r0, sp, #4
 704              	.LVL47:
 436:Core/Src/main.cpp **** 		//Mounted OK, turn on RED LED
 705              		.loc 1 436 13 view .LVU124
 706 000e FFF7FEFF 		bl	f_mount
 707              	.LVL48:
 436:Core/Src/main.cpp **** 		//Mounted OK, turn on RED LED
 708              		.loc 1 436 2 view .LVU125
ARM GAS  /tmp/cc7ZEq5o.s 			page 24


 709 0012 18B1     		cbz	r0, .L38
 710              	.L33:
 450:Core/Src/main.cpp **** //I2S callback
 711              		.loc 1 450 1 view .LVU126
 712 0014 0DF5815D 		add	sp, sp, #4128
 713 0018 06B0     		add	sp, sp, #24
 714              	.LCFI13:
 715              		.cfi_remember_state
 716              		.cfi_def_cfa_offset 8
 717              		@ sp needed
 718 001a 10BD     		pop	{r4, pc}
 719              	.L38:
 720              	.LCFI14:
 721              		.cfi_restore_state
 439:Core/Src/main.cpp ****     wav_player_.play();
 722              		.loc 1 439 3 is_stmt 1 view .LVU127
 439:Core/Src/main.cpp ****     wav_player_.play();
 723              		.loc 1 439 26 is_stmt 0 view .LVU128
 724 001c 0B4C     		ldr	r4, .L39+4
 725 001e 0C49     		ldr	r1, .L39+8
 726 0020 2046     		mov	r0, r4
 727 0022 FFF7FEFF 		bl	_ZN10wav_player11file_selectEPc
 728              	.LVL49:
 440:Core/Src/main.cpp ****     while(!wav_player_.isEndOfFile())
 729              		.loc 1 440 5 is_stmt 1 view .LVU129
 440:Core/Src/main.cpp ****     while(!wav_player_.isEndOfFile())
 730              		.loc 1 440 21 is_stmt 0 view .LVU130
 731 0026 2046     		mov	r0, r4
 732 0028 FFF7FEFF 		bl	_ZN10wav_player4playEv
 733              	.LVL50:
 734              	.L36:
 441:Core/Src/main.cpp ****     {
 735              		.loc 1 441 5 is_stmt 1 view .LVU131
 441:Core/Src/main.cpp ****     {
 736              		.loc 1 441 11 view .LVU132
 441:Core/Src/main.cpp ****     {
 737              		.loc 1 441 35 is_stmt 0 view .LVU133
 738 002c 0748     		ldr	r0, .L39+4
 739 002e FFF7FEFF 		bl	_ZN10wav_player11isEndOfFileEv
 740              	.LVL51:
 441:Core/Src/main.cpp ****     {
 741              		.loc 1 441 11 view .LVU134
 742 0032 18B9     		cbnz	r0, .L35
 443:Core/Src/main.cpp ****     }
 743              		.loc 1 443 5 is_stmt 1 view .LVU135
 443:Core/Src/main.cpp ****     }
 744              		.loc 1 443 24 is_stmt 0 view .LVU136
 745 0034 0548     		ldr	r0, .L39+4
 746 0036 FFF7FEFF 		bl	_ZN10wav_player7processEv
 747              	.LVL52:
 748 003a F7E7     		b	.L36
 749              	.L35:
 446:Core/Src/main.cpp **** 	}
 750              		.loc 1 446 3 is_stmt 1 view .LVU137
 446:Core/Src/main.cpp **** 	}
 751              		.loc 1 446 10 is_stmt 0 view .LVU138
 752 003c 0122     		movs	r2, #1
ARM GAS  /tmp/cc7ZEq5o.s 			page 25


 753 003e 0249     		ldr	r1, .L39
 754 0040 0020     		movs	r0, #0
 755 0042 FFF7FEFF 		bl	f_mount
 756              	.LVL53:
 450:Core/Src/main.cpp **** //I2S callback
 757              		.loc 1 450 1 view .LVU139
 758 0046 E5E7     		b	.L33
 759              	.L40:
 760              		.align	2
 761              	.L39:
 762 0048 00000000 		.word	.LC0
 763 004c 00000000 		.word	wav_player_
 764 0050 04000000 		.word	.LC1
 765              		.cfi_endproc
 766              	.LFE1993:
 767              		.fnend
 769              		.section	.text.HAL_I2S_TxCpltCallback,"ax",%progbits
 770              		.align	1
 771              		.global	HAL_I2S_TxCpltCallback
 772              		.syntax unified
 773              		.thumb
 774              		.thumb_func
 775              		.fpu fpv4-sp-d16
 777              	HAL_I2S_TxCpltCallback:
 778              		.fnstart
 779              	.LVL54:
 780              	.LFB1994:
 454:Core/Src/main.cpp ****   if(hi2s->Instance == SPI2)
 781              		.loc 1 454 1 is_stmt 1 view -0
 782              		.cfi_startproc
 783              		@ args = 0, pretend = 0, frame = 0
 784              		@ frame_needed = 0, uses_anonymous_args = 0
 454:Core/Src/main.cpp ****   if(hi2s->Instance == SPI2)
 785              		.loc 1 454 1 is_stmt 0 view .LVU141
 786 0000 08B5     		push	{r3, lr}
 787              		.save {r3, lr}
 788              	.LCFI15:
 789              		.cfi_def_cfa_offset 8
 790              		.cfi_offset 3, -8
 791              		.cfi_offset 14, -4
 455:Core/Src/main.cpp ****   {
 792              		.loc 1 455 3 is_stmt 1 view .LVU142
 455:Core/Src/main.cpp ****   {
 793              		.loc 1 455 12 is_stmt 0 view .LVU143
 794 0002 0268     		ldr	r2, [r0]
 455:Core/Src/main.cpp ****   {
 795              		.loc 1 455 3 view .LVU144
 796 0004 034B     		ldr	r3, .L45
 797 0006 9A42     		cmp	r2, r3
 798 0008 00D0     		beq	.L44
 799              	.LVL55:
 800              	.L41:
 459:Core/Src/main.cpp **** 
 801              		.loc 1 459 1 view .LVU145
 802 000a 08BD     		pop	{r3, pc}
 803              	.LVL56:
 804              	.L44:
ARM GAS  /tmp/cc7ZEq5o.s 			page 26


 457:Core/Src/main.cpp ****   }
 805              		.loc 1 457 5 is_stmt 1 view .LVU146
 457:Core/Src/main.cpp ****   }
 806              		.loc 1 457 39 is_stmt 0 view .LVU147
 807 000c 0248     		ldr	r0, .L45+4
 808              	.LVL57:
 457:Core/Src/main.cpp ****   }
 809              		.loc 1 457 39 view .LVU148
 810 000e FFF7FEFF 		bl	_ZN10wav_player22cplt_transfer_callbackEv
 811              	.LVL58:
 459:Core/Src/main.cpp **** 
 812              		.loc 1 459 1 view .LVU149
 813 0012 FAE7     		b	.L41
 814              	.L46:
 815              		.align	2
 816              	.L45:
 817 0014 00380040 		.word	1073756160
 818 0018 00000000 		.word	wav_player_
 819              		.cfi_endproc
 820              	.LFE1994:
 821              		.fnend
 823              		.section	.text.HAL_I2S_TxHalfCpltCallback,"ax",%progbits
 824              		.align	1
 825              		.global	HAL_I2S_TxHalfCpltCallback
 826              		.syntax unified
 827              		.thumb
 828              		.thumb_func
 829              		.fpu fpv4-sp-d16
 831              	HAL_I2S_TxHalfCpltCallback:
 832              		.fnstart
 833              	.LVL59:
 834              	.LFB1995:
 462:Core/Src/main.cpp ****   if(hi2s->Instance == SPI2)
 835              		.loc 1 462 1 is_stmt 1 view -0
 836              		.cfi_startproc
 837              		@ args = 0, pretend = 0, frame = 0
 838              		@ frame_needed = 0, uses_anonymous_args = 0
 462:Core/Src/main.cpp ****   if(hi2s->Instance == SPI2)
 839              		.loc 1 462 1 is_stmt 0 view .LVU151
 840 0000 08B5     		push	{r3, lr}
 841              		.save {r3, lr}
 842              	.LCFI16:
 843              		.cfi_def_cfa_offset 8
 844              		.cfi_offset 3, -8
 845              		.cfi_offset 14, -4
 463:Core/Src/main.cpp ****   {
 846              		.loc 1 463 3 is_stmt 1 view .LVU152
 463:Core/Src/main.cpp ****   {
 847              		.loc 1 463 12 is_stmt 0 view .LVU153
 848 0002 0268     		ldr	r2, [r0]
 463:Core/Src/main.cpp ****   {
 849              		.loc 1 463 3 view .LVU154
 850 0004 034B     		ldr	r3, .L51
 851 0006 9A42     		cmp	r2, r3
 852 0008 00D0     		beq	.L50
 853              	.LVL60:
 854              	.L47:
ARM GAS  /tmp/cc7ZEq5o.s 			page 27


 467:Core/Src/main.cpp **** /* USER CODE END 4 */
 855              		.loc 1 467 1 view .LVU155
 856 000a 08BD     		pop	{r3, pc}
 857              	.LVL61:
 858              	.L50:
 465:Core/Src/main.cpp ****   }
 859              		.loc 1 465 5 is_stmt 1 view .LVU156
 465:Core/Src/main.cpp ****   }
 860              		.loc 1 465 39 is_stmt 0 view .LVU157
 861 000c 0248     		ldr	r0, .L51+4
 862              	.LVL62:
 465:Core/Src/main.cpp ****   }
 863              		.loc 1 465 39 view .LVU158
 864 000e FFF7FEFF 		bl	_ZN10wav_player22half_transfer_callbackEv
 865              	.LVL63:
 467:Core/Src/main.cpp **** /* USER CODE END 4 */
 866              		.loc 1 467 1 view .LVU159
 867 0012 FAE7     		b	.L47
 868              	.L52:
 869              		.align	2
 870              	.L51:
 871 0014 00380040 		.word	1073756160
 872 0018 00000000 		.word	wav_player_
 873              		.cfi_endproc
 874              	.LFE1995:
 875              		.fnend
 877              		.section	.text.Error_Handler,"ax",%progbits
 878              		.align	1
 879              		.global	Error_Handler
 880              		.syntax unified
 881              		.thumb
 882              		.thumb_func
 883              		.fpu fpv4-sp-d16
 885              	Error_Handler:
 886              		.fnstart
 887              	.LFB1996:
 475:Core/Src/main.cpp ****   /* USER CODE BEGIN Error_Handler_Debug */
 888              		.loc 1 475 1 is_stmt 1 view -0
 889              		.cfi_startproc
 890              		@ Volatile: function does not return.
 891              		@ args = 0, pretend = 0, frame = 0
 892              		@ frame_needed = 0, uses_anonymous_args = 0
 893              		@ link register save eliminated.
 478:Core/Src/main.cpp ****   while (1)
 894              		.loc 1 478 3 view .LVU161
 895              	.LBB9:
 896              	.LBI9:
 897              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
ARM GAS  /tmp/cc7ZEq5o.s 			page 28


  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cc7ZEq5o.s 			page 29


  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc7ZEq5o.s 			page 30


 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 898              		.loc 3 140 27 view .LVU162
 899              	.LBB10:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 900              		.loc 3 142 3 view .LVU163
 901              		.loc 3 142 44 is_stmt 0 view .LVU164
 902              		.syntax unified
 903              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 904 0000 72B6     		cpsid i
 905              	@ 0 "" 2
 906              		.thumb
 907              		.syntax unified
 908              	.L54:
 909              	.LBE10:
 910              	.LBE9:
 479:Core/Src/main.cpp ****   {
 911              		.loc 1 479 3 is_stmt 1 discriminator 1 view .LVU165
 479:Core/Src/main.cpp ****   {
 912              		.loc 1 479 3 discriminator 1 view .LVU166
 913 0002 FEE7     		b	.L54
 914              		.cfi_endproc
 915              	.LFE1996:
 916              		.cantunwind
 917              		.fnend
 919              		.section	.text._ZL13MX_TIM10_Initv,"ax",%progbits
 920              		.align	1
 921              		.syntax unified
 922              		.thumb
 923              		.thumb_func
 924              		.fpu fpv4-sp-d16
 926              	_ZL13MX_TIM10_Initv:
 927              		.fnstart
 928              	.LFB1989:
 320:Core/Src/main.cpp **** 
 929              		.loc 1 320 1 view -0
 930              		.cfi_startproc
 931              		@ args = 0, pretend = 0, frame = 0
 932              		@ frame_needed = 0, uses_anonymous_args = 0
 933 0000 08B5     		push	{r3, lr}
 934              		.save {r3, lr}
ARM GAS  /tmp/cc7ZEq5o.s 			page 31


 935              	.LCFI17:
 936              		.cfi_def_cfa_offset 8
 937              		.cfi_offset 3, -8
 938              		.cfi_offset 14, -4
 329:Core/Src/main.cpp ****   htim10.Init.Prescaler = 24;
 939              		.loc 1 329 3 view .LVU168
 329:Core/Src/main.cpp ****   htim10.Init.Prescaler = 24;
 940              		.loc 1 329 19 is_stmt 0 view .LVU169
 941 0002 0948     		ldr	r0, .L59
 942 0004 094B     		ldr	r3, .L59+4
 943 0006 0360     		str	r3, [r0]
 330:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 944              		.loc 1 330 3 is_stmt 1 view .LVU170
 330:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 945              		.loc 1 330 25 is_stmt 0 view .LVU171
 946 0008 1823     		movs	r3, #24
 947 000a 4360     		str	r3, [r0, #4]
 331:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 948              		.loc 1 331 3 is_stmt 1 view .LVU172
 331:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 949              		.loc 1 331 27 is_stmt 0 view .LVU173
 950 000c 0023     		movs	r3, #0
 951 000e 8360     		str	r3, [r0, #8]
 332:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 952              		.loc 1 332 3 is_stmt 1 view .LVU174
 332:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 953              		.loc 1 332 22 is_stmt 0 view .LVU175
 954 0010 4FF6FF72 		movw	r2, #65535
 955 0014 C260     		str	r2, [r0, #12]
 333:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 956              		.loc 1 333 3 is_stmt 1 view .LVU176
 333:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 957              		.loc 1 333 29 is_stmt 0 view .LVU177
 958 0016 0361     		str	r3, [r0, #16]
 334:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 959              		.loc 1 334 3 is_stmt 1 view .LVU178
 334:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 960              		.loc 1 334 33 is_stmt 0 view .LVU179
 961 0018 8361     		str	r3, [r0, #24]
 335:Core/Src/main.cpp ****   {
 962              		.loc 1 335 3 is_stmt 1 view .LVU180
 335:Core/Src/main.cpp ****   {
 963              		.loc 1 335 24 is_stmt 0 view .LVU181
 964 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
 965              	.LVL64:
 335:Core/Src/main.cpp ****   {
 966              		.loc 1 335 3 view .LVU182
 967 001e 00B9     		cbnz	r0, .L58
 343:Core/Src/main.cpp **** /**
 968              		.loc 1 343 1 view .LVU183
 969 0020 08BD     		pop	{r3, pc}
 970              	.L58:
 337:Core/Src/main.cpp ****   }
 971              		.loc 1 337 5 is_stmt 1 view .LVU184
 337:Core/Src/main.cpp ****   }
 972              		.loc 1 337 18 is_stmt 0 view .LVU185
 973 0022 FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/cc7ZEq5o.s 			page 32


 974              	.LVL65:
 975              	.L60:
 976 0026 00BF     		.align	2
 977              	.L59:
 978 0028 00000000 		.word	.LANCHOR16
 979 002c 00440140 		.word	1073824768
 980              		.cfi_endproc
 981              	.LFE1989:
 982              		.fnend
 984              		.section	.text._ZL12MX_I2C1_Initv,"ax",%progbits
 985              		.align	1
 986              		.syntax unified
 987              		.thumb
 988              		.thumb_func
 989              		.fpu fpv4-sp-d16
 991              	_ZL12MX_I2C1_Initv:
 992              		.fnstart
 993              	.LFB1987:
 257:Core/Src/main.cpp **** 
 994              		.loc 1 257 1 is_stmt 1 view -0
 995              		.cfi_startproc
 996              		@ args = 0, pretend = 0, frame = 0
 997              		@ frame_needed = 0, uses_anonymous_args = 0
 998 0000 08B5     		push	{r3, lr}
 999              		.save {r3, lr}
 1000              	.LCFI18:
 1001              		.cfi_def_cfa_offset 8
 1002              		.cfi_offset 3, -8
 1003              		.cfi_offset 14, -4
 266:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 400000;
 1004              		.loc 1 266 3 view .LVU187
 266:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 400000;
 1005              		.loc 1 266 18 is_stmt 0 view .LVU188
 1006 0002 0A48     		ldr	r0, .L65
 1007 0004 0A4B     		ldr	r3, .L65+4
 1008 0006 0360     		str	r3, [r0]
 267:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 1009              		.loc 1 267 3 is_stmt 1 view .LVU189
 267:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 1010              		.loc 1 267 25 is_stmt 0 view .LVU190
 1011 0008 0A4B     		ldr	r3, .L65+8
 1012 000a 4360     		str	r3, [r0, #4]
 268:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 1013              		.loc 1 268 3 is_stmt 1 view .LVU191
 268:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 1014              		.loc 1 268 24 is_stmt 0 view .LVU192
 1015 000c 0023     		movs	r3, #0
 1016 000e 8360     		str	r3, [r0, #8]
 269:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1017              		.loc 1 269 3 is_stmt 1 view .LVU193
 269:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1018              		.loc 1 269 26 is_stmt 0 view .LVU194
 1019 0010 C360     		str	r3, [r0, #12]
 270:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1020              		.loc 1 270 3 is_stmt 1 view .LVU195
 270:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1021              		.loc 1 270 29 is_stmt 0 view .LVU196
ARM GAS  /tmp/cc7ZEq5o.s 			page 33


 1022 0012 4FF48042 		mov	r2, #16384
 1023 0016 0261     		str	r2, [r0, #16]
 271:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 1024              		.loc 1 271 3 is_stmt 1 view .LVU197
 271:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 1025              		.loc 1 271 30 is_stmt 0 view .LVU198
 1026 0018 4361     		str	r3, [r0, #20]
 272:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1027              		.loc 1 272 3 is_stmt 1 view .LVU199
 272:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1028              		.loc 1 272 26 is_stmt 0 view .LVU200
 1029 001a 8361     		str	r3, [r0, #24]
 273:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1030              		.loc 1 273 3 is_stmt 1 view .LVU201
 273:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1031              		.loc 1 273 30 is_stmt 0 view .LVU202
 1032 001c C361     		str	r3, [r0, #28]
 274:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 1033              		.loc 1 274 3 is_stmt 1 view .LVU203
 274:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 1034              		.loc 1 274 28 is_stmt 0 view .LVU204
 1035 001e 0362     		str	r3, [r0, #32]
 275:Core/Src/main.cpp ****   {
 1036              		.loc 1 275 3 is_stmt 1 view .LVU205
 275:Core/Src/main.cpp ****   {
 1037              		.loc 1 275 19 is_stmt 0 view .LVU206
 1038 0020 FFF7FEFF 		bl	HAL_I2C_Init
 1039              	.LVL66:
 275:Core/Src/main.cpp ****   {
 1040              		.loc 1 275 3 view .LVU207
 1041 0024 00B9     		cbnz	r0, .L64
 283:Core/Src/main.cpp **** 
 1042              		.loc 1 283 1 view .LVU208
 1043 0026 08BD     		pop	{r3, pc}
 1044              	.L64:
 277:Core/Src/main.cpp ****   }
 1045              		.loc 1 277 5 is_stmt 1 view .LVU209
 277:Core/Src/main.cpp ****   }
 1046              		.loc 1 277 18 is_stmt 0 view .LVU210
 1047 0028 FFF7FEFF 		bl	Error_Handler
 1048              	.LVL67:
 1049              	.L66:
 1050              		.align	2
 1051              	.L65:
 1052 002c 00000000 		.word	.LANCHOR17
 1053 0030 00540040 		.word	1073763328
 1054 0034 801A0600 		.word	400000
 1055              		.cfi_endproc
 1056              	.LFE1987:
 1057              		.fnend
 1059              		.section	.text._Z18SystemClock_Configv,"ax",%progbits
 1060              		.align	1
 1061              		.global	_Z18SystemClock_Configv
 1062              		.syntax unified
 1063              		.thumb
 1064              		.thumb_func
 1065              		.fpu fpv4-sp-d16
ARM GAS  /tmp/cc7ZEq5o.s 			page 34


 1067              	_Z18SystemClock_Configv:
 1068              		.fnstart
 1069              	.LFB1985:
 205:Core/Src/main.cpp ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1070              		.loc 1 205 1 is_stmt 1 view -0
 1071              		.cfi_startproc
 1072              		@ args = 0, pretend = 0, frame = 80
 1073              		@ frame_needed = 0, uses_anonymous_args = 0
 1074 0000 00B5     		push	{lr}
 1075              		.save {lr}
 1076              	.LCFI19:
 1077              		.cfi_def_cfa_offset 4
 1078              		.cfi_offset 14, -4
 1079              		.pad #84
 1080 0002 95B0     		sub	sp, sp, #84
 1081              	.LCFI20:
 1082              		.cfi_def_cfa_offset 88
 206:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1083              		.loc 1 206 3 view .LVU212
 206:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1084              		.loc 1 206 22 is_stmt 0 view .LVU213
 1085 0004 3022     		movs	r2, #48
 1086 0006 0021     		movs	r1, #0
 1087 0008 08A8     		add	r0, sp, #32
 1088 000a FFF7FEFF 		bl	memset
 1089              	.LVL68:
 207:Core/Src/main.cpp **** 
 1090              		.loc 1 207 3 is_stmt 1 view .LVU214
 207:Core/Src/main.cpp **** 
 1091              		.loc 1 207 22 is_stmt 0 view .LVU215
 1092 000e 0023     		movs	r3, #0
 1093 0010 0393     		str	r3, [sp, #12]
 1094 0012 0493     		str	r3, [sp, #16]
 1095 0014 0593     		str	r3, [sp, #20]
 1096 0016 0693     		str	r3, [sp, #24]
 1097 0018 0793     		str	r3, [sp, #28]
 211:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1098              		.loc 1 211 3 is_stmt 1 view .LVU216
 1099              	.LBB11:
 211:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1100              		.loc 1 211 3 view .LVU217
 1101 001a 0193     		str	r3, [sp, #4]
 211:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1102              		.loc 1 211 3 view .LVU218
 1103 001c 184A     		ldr	r2, .L73
 1104 001e 116C     		ldr	r1, [r2, #64]
 1105 0020 41F08051 		orr	r1, r1, #268435456
 1106 0024 1164     		str	r1, [r2, #64]
 211:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1107              		.loc 1 211 3 view .LVU219
 1108 0026 126C     		ldr	r2, [r2, #64]
 1109 0028 02F08052 		and	r2, r2, #268435456
 1110 002c 0192     		str	r2, [sp, #4]
 211:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1111              		.loc 1 211 3 view .LVU220
 1112 002e 019A     		ldr	r2, [sp, #4]
 1113              	.LBE11:
ARM GAS  /tmp/cc7ZEq5o.s 			page 35


 212:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1114              		.loc 1 212 3 view .LVU221
 1115              	.LBB12:
 212:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1116              		.loc 1 212 3 view .LVU222
 1117 0030 0293     		str	r3, [sp, #8]
 212:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1118              		.loc 1 212 3 view .LVU223
 1119 0032 144A     		ldr	r2, .L73+4
 1120 0034 1168     		ldr	r1, [r2]
 1121 0036 41F44041 		orr	r1, r1, #49152
 1122 003a 1160     		str	r1, [r2]
 212:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1123              		.loc 1 212 3 view .LVU224
 1124 003c 1268     		ldr	r2, [r2]
 1125 003e 02F44042 		and	r2, r2, #49152
 1126 0042 0292     		str	r2, [sp, #8]
 212:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1127              		.loc 1 212 3 view .LVU225
 1128 0044 029A     		ldr	r2, [sp, #8]
 1129              	.LBE12:
 216:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1130              		.loc 1 216 3 view .LVU226
 216:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1131              		.loc 1 216 36 is_stmt 0 view .LVU227
 1132 0046 0122     		movs	r2, #1
 1133 0048 0892     		str	r2, [sp, #32]
 217:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 1134              		.loc 1 217 3 is_stmt 1 view .LVU228
 217:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 1135              		.loc 1 217 30 is_stmt 0 view .LVU229
 1136 004a 4FF48032 		mov	r2, #65536
 1137 004e 0992     		str	r2, [sp, #36]
 218:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1138              		.loc 1 218 3 is_stmt 1 view .LVU230
 218:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1139              		.loc 1 218 34 is_stmt 0 view .LVU231
 1140 0050 0E93     		str	r3, [sp, #56]
 219:Core/Src/main.cpp ****   {
 1141              		.loc 1 219 3 is_stmt 1 view .LVU232
 219:Core/Src/main.cpp ****   {
 1142              		.loc 1 219 24 is_stmt 0 view .LVU233
 1143 0052 08A8     		add	r0, sp, #32
 1144 0054 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1145              	.LVL69:
 219:Core/Src/main.cpp ****   {
 1146              		.loc 1 219 3 view .LVU234
 1147 0058 70B9     		cbnz	r0, .L71
 225:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1148              		.loc 1 225 3 is_stmt 1 view .LVU235
 225:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1149              		.loc 1 225 31 is_stmt 0 view .LVU236
 1150 005a 0F23     		movs	r3, #15
 1151 005c 0393     		str	r3, [sp, #12]
 227:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1152              		.loc 1 227 3 is_stmt 1 view .LVU237
 227:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
ARM GAS  /tmp/cc7ZEq5o.s 			page 36


 1153              		.loc 1 227 34 is_stmt 0 view .LVU238
 1154 005e 0123     		movs	r3, #1
 1155 0060 0493     		str	r3, [sp, #16]
 228:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1156              		.loc 1 228 3 is_stmt 1 view .LVU239
 228:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1157              		.loc 1 228 35 is_stmt 0 view .LVU240
 1158 0062 0021     		movs	r1, #0
 1159 0064 0591     		str	r1, [sp, #20]
 229:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1160              		.loc 1 229 3 is_stmt 1 view .LVU241
 229:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1161              		.loc 1 229 36 is_stmt 0 view .LVU242
 1162 0066 0691     		str	r1, [sp, #24]
 230:Core/Src/main.cpp **** 
 1163              		.loc 1 230 3 is_stmt 1 view .LVU243
 230:Core/Src/main.cpp **** 
 1164              		.loc 1 230 36 is_stmt 0 view .LVU244
 1165 0068 0791     		str	r1, [sp, #28]
 232:Core/Src/main.cpp ****   {
 1166              		.loc 1 232 3 is_stmt 1 view .LVU245
 232:Core/Src/main.cpp ****   {
 1167              		.loc 1 232 26 is_stmt 0 view .LVU246
 1168 006a 03A8     		add	r0, sp, #12
 1169 006c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1170              	.LVL70:
 232:Core/Src/main.cpp ****   {
 1171              		.loc 1 232 3 view .LVU247
 1172 0070 20B9     		cbnz	r0, .L72
 236:Core/Src/main.cpp **** 
 1173              		.loc 1 236 1 view .LVU248
 1174 0072 15B0     		add	sp, sp, #84
 1175              	.LCFI21:
 1176              		.cfi_remember_state
 1177              		.cfi_def_cfa_offset 4
 1178              		@ sp needed
 1179 0074 5DF804FB 		ldr	pc, [sp], #4
 1180              	.L71:
 1181              	.LCFI22:
 1182              		.cfi_restore_state
 221:Core/Src/main.cpp ****   }
 1183              		.loc 1 221 5 is_stmt 1 view .LVU249
 221:Core/Src/main.cpp ****   }
 1184              		.loc 1 221 18 is_stmt 0 view .LVU250
 1185 0078 FFF7FEFF 		bl	Error_Handler
 1186              	.LVL71:
 1187              	.L72:
 234:Core/Src/main.cpp ****   }
 1188              		.loc 1 234 5 is_stmt 1 view .LVU251
 234:Core/Src/main.cpp ****   }
 1189              		.loc 1 234 18 is_stmt 0 view .LVU252
 1190 007c FFF7FEFF 		bl	Error_Handler
 1191              	.LVL72:
 1192              	.L74:
 1193              		.align	2
 1194              	.L73:
 1195 0080 00380240 		.word	1073887232
ARM GAS  /tmp/cc7ZEq5o.s 			page 37


 1196 0084 00700040 		.word	1073770496
 1197              		.cfi_endproc
 1198              	.LFE1985:
 1199              		.fnend
 1201              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 1202              		.align	2
 1203              	.LC2:
 1204 0000 3436372E 		.ascii	"467.6375\000"
 1204      36333735 
 1204      00
 1205 0009 000000   		.align	2
 1206              	.LC3:
 1207 000c 30303030 		.ascii	"0000\000"
 1207      00
 1208 0011 000000   		.align	2
 1209              	.LC4:
 1210 0014 53544152 		.ascii	"START\000"
 1210      5400
 1211              		.section	.text.main,"ax",%progbits
 1212              		.align	1
 1213              		.global	main
 1214              		.syntax unified
 1215              		.thumb
 1216              		.thumb_func
 1217              		.fpu fpv4-sp-d16
 1219              	main:
 1220              		.fnstart
 1221              	.LFB1984:
 109:Core/Src/main.cpp ****   /* USER CODE BEGIN 1 */
 1222              		.loc 1 109 1 is_stmt 1 view -0
 1223              		.cfi_startproc
 1224              		@ args = 0, pretend = 0, frame = 0
 1225              		@ frame_needed = 0, uses_anonymous_args = 0
 1226 0000 30B5     		push	{r4, r5, lr}
 1227              		.save {r4, r5, lr}
 1228              	.LCFI23:
 1229              		.cfi_def_cfa_offset 12
 1230              		.cfi_offset 4, -12
 1231              		.cfi_offset 5, -8
 1232              		.cfi_offset 14, -4
 1233              		.pad #20
 1234 0002 85B0     		sub	sp, sp, #20
 1235              	.LCFI24:
 1236              		.cfi_def_cfa_offset 32
 117:Core/Src/main.cpp ****   /* USER CODE BEGIN Init */
 1237              		.loc 1 117 3 view .LVU254
 117:Core/Src/main.cpp ****   /* USER CODE BEGIN Init */
 1238              		.loc 1 117 11 is_stmt 0 view .LVU255
 1239 0004 FFF7FEFF 		bl	HAL_Init
 1240              	.LVL73:
 123:Core/Src/main.cpp ****   MX_DMA_Init();
 1241              		.loc 1 123 3 is_stmt 1 view .LVU256
 123:Core/Src/main.cpp ****   MX_DMA_Init();
 1242              		.loc 1 123 21 is_stmt 0 view .LVU257
 1243 0008 FFF7FEFF 		bl	_Z18SystemClock_Configv
 1244              	.LVL74:
 124:Core/Src/main.cpp **** 
ARM GAS  /tmp/cc7ZEq5o.s 			page 38


 1245              		.loc 1 124 3 is_stmt 1 view .LVU258
 124:Core/Src/main.cpp **** 
 1246              		.loc 1 124 14 is_stmt 0 view .LVU259
 1247 000c FFF7FEFF 		bl	_ZL11MX_DMA_Initv
 1248              	.LVL75:
 126:Core/Src/main.cpp ****   MX_TIM10_Init();
 1249              		.loc 1 126 3 is_stmt 1 view .LVU260
 126:Core/Src/main.cpp ****   MX_TIM10_Init();
 1250              		.loc 1 126 15 is_stmt 0 view .LVU261
 1251 0010 FFF7FEFF 		bl	_ZL12MX_GPIO_Initv
 1252              	.LVL76:
 127:Core/Src/main.cpp ****   MX_I2C1_Init();
 1253              		.loc 1 127 3 is_stmt 1 view .LVU262
 127:Core/Src/main.cpp ****   MX_I2C1_Init();
 1254              		.loc 1 127 16 is_stmt 0 view .LVU263
 1255 0014 FFF7FEFF 		bl	_ZL13MX_TIM10_Initv
 1256              	.LVL77:
 128:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 1257              		.loc 1 128 3 is_stmt 1 view .LVU264
 128:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 1258              		.loc 1 128 15 is_stmt 0 view .LVU265
 1259 0018 FFF7FEFF 		bl	_ZL12MX_I2C1_Initv
 1260              	.LVL78:
 129:Core/Src/main.cpp ****   MX_FATFS_Init();
 1261              		.loc 1 129 3 is_stmt 1 view .LVU266
 129:Core/Src/main.cpp ****   MX_FATFS_Init();
 1262              		.loc 1 129 18 is_stmt 0 view .LVU267
 1263 001c FFF7FEFF 		bl	_ZL15MX_SDIO_SD_Initv
 1264              	.LVL79:
 130:Core/Src/main.cpp ****   led1.init();
 1265              		.loc 1 130 3 is_stmt 1 view .LVU268
 130:Core/Src/main.cpp ****   led1.init();
 1266              		.loc 1 130 16 is_stmt 0 view .LVU269
 1267 0020 FFF7FEFF 		bl	MX_FATFS_Init
 1268              	.LVL80:
 131:Core/Src/main.cpp ****   uart1.init();
 1269              		.loc 1 131 3 is_stmt 1 view .LVU270
 131:Core/Src/main.cpp ****   uart1.init();
 1270              		.loc 1 131 12 is_stmt 0 view .LVU271
 1271 0024 1E48     		ldr	r0, .L78
 1272 0026 FFF7FEFF 		bl	_ZN3pin4initEv
 1273              	.LVL81:
 132:Core/Src/main.cpp ****   oled1.init();
 1274              		.loc 1 132 3 is_stmt 1 view .LVU272
 132:Core/Src/main.cpp ****   oled1.init();
 1275              		.loc 1 132 13 is_stmt 0 view .LVU273
 1276 002a 1E4C     		ldr	r4, .L78+4
 1277 002c 2046     		mov	r0, r4
 1278 002e FFF7FEFF 		bl	_ZN4uart4initEv
 1279              	.LVL82:
 133:Core/Src/main.cpp ****   sa818_.sa818_configure(1,"467.6375","467.6375","0000",0,"0000");
 1280              		.loc 1 133 3 is_stmt 1 view .LVU274
 133:Core/Src/main.cpp ****   sa818_.sa818_configure(1,"467.6375","467.6375","0000",0,"0000");
 1281              		.loc 1 133 13 is_stmt 0 view .LVU275
 1282 0032 1D48     		ldr	r0, .L78+8
 1283 0034 FFF7FEFF 		bl	_ZN4oled4initEv
 1284              	.LVL83:
ARM GAS  /tmp/cc7ZEq5o.s 			page 39


 134:Core/Src/main.cpp ****   pd11.init();
 1285              		.loc 1 134 3 is_stmt 1 view .LVU276
 134:Core/Src/main.cpp ****   pd11.init();
 1286              		.loc 1 134 25 is_stmt 0 view .LVU277
 1287 0038 1C4A     		ldr	r2, .L78+12
 1288 003a 1D4B     		ldr	r3, .L78+16
 1289 003c 0293     		str	r3, [sp, #8]
 1290 003e 0021     		movs	r1, #0
 1291 0040 0191     		str	r1, [sp, #4]
 1292 0042 0093     		str	r3, [sp]
 1293 0044 1346     		mov	r3, r2
 1294 0046 0121     		movs	r1, #1
 1295 0048 1A48     		ldr	r0, .L78+20
 1296 004a FFF7FEFF 		bl	_ZN5sa81815sa818_configureEhPcS0_S0_hS0_
 1297              	.LVL84:
 135:Core/Src/main.cpp ****   pd12.init();
 1298              		.loc 1 135 3 is_stmt 1 view .LVU278
 135:Core/Src/main.cpp ****   pd12.init();
 1299              		.loc 1 135 12 is_stmt 0 view .LVU279
 1300 004e 1A48     		ldr	r0, .L78+24
 1301 0050 FFF7FEFF 		bl	_ZN3pin4initEv
 1302              	.LVL85:
 136:Core/Src/main.cpp ****   pd13.init();
 1303              		.loc 1 136 3 is_stmt 1 view .LVU280
 136:Core/Src/main.cpp ****   pd13.init();
 1304              		.loc 1 136 12 is_stmt 0 view .LVU281
 1305 0054 1948     		ldr	r0, .L78+28
 1306 0056 FFF7FEFF 		bl	_ZN3pin4initEv
 1307              	.LVL86:
 137:Core/Src/main.cpp ****   pd14.init();
 1308              		.loc 1 137 3 is_stmt 1 view .LVU282
 137:Core/Src/main.cpp ****   pd14.init();
 1309              		.loc 1 137 12 is_stmt 0 view .LVU283
 1310 005a 1948     		ldr	r0, .L78+32
 1311 005c FFF7FEFF 		bl	_ZN3pin4initEv
 1312              	.LVL87:
 138:Core/Src/main.cpp ****   pd15.init();
 1313              		.loc 1 138 3 is_stmt 1 view .LVU284
 138:Core/Src/main.cpp ****   pd15.init();
 1314              		.loc 1 138 12 is_stmt 0 view .LVU285
 1315 0060 1848     		ldr	r0, .L78+36
 1316 0062 FFF7FEFF 		bl	_ZN3pin4initEv
 1317              	.LVL88:
 139:Core/Src/main.cpp ****   pd8.init();
 1318              		.loc 1 139 3 is_stmt 1 view .LVU286
 139:Core/Src/main.cpp ****   pd8.init();
 1319              		.loc 1 139 12 is_stmt 0 view .LVU287
 1320 0066 1848     		ldr	r0, .L78+40
 1321 0068 FFF7FEFF 		bl	_ZN3pin4initEv
 1322              	.LVL89:
 140:Core/Src/main.cpp ****   pd9.init();
 1323              		.loc 1 140 3 is_stmt 1 view .LVU288
 140:Core/Src/main.cpp ****   pd9.init();
 1324              		.loc 1 140 11 is_stmt 0 view .LVU289
 1325 006c 1748     		ldr	r0, .L78+44
 1326 006e FFF7FEFF 		bl	_ZN3pin4initEv
 1327              	.LVL90:
ARM GAS  /tmp/cc7ZEq5o.s 			page 40


 141:Core/Src/main.cpp ****   pd10.init();
 1328              		.loc 1 141 3 is_stmt 1 view .LVU290
 141:Core/Src/main.cpp ****   pd10.init();
 1329              		.loc 1 141 11 is_stmt 0 view .LVU291
 1330 0072 1748     		ldr	r0, .L78+48
 1331 0074 FFF7FEFF 		bl	_ZN3pin4initEv
 1332              	.LVL91:
 142:Core/Src/main.cpp ****   adc_bat.init();
 1333              		.loc 1 142 3 is_stmt 1 view .LVU292
 142:Core/Src/main.cpp ****   adc_bat.init();
 1334              		.loc 1 142 12 is_stmt 0 view .LVU293
 1335 0078 1648     		ldr	r0, .L78+52
 1336 007a FFF7FEFF 		bl	_ZN3pin4initEv
 1337              	.LVL92:
 143:Core/Src/main.cpp ****   adc_bat.adc_setEquation(3.3/(2*4096),0);
 1338              		.loc 1 143 3 is_stmt 1 view .LVU294
 143:Core/Src/main.cpp ****   adc_bat.adc_setEquation(3.3/(2*4096),0);
 1339              		.loc 1 143 15 is_stmt 0 view .LVU295
 1340 007e 164D     		ldr	r5, .L78+56
 1341 0080 2846     		mov	r0, r5
 1342 0082 FFF7FEFF 		bl	_ZN3adc4initEv
 1343              	.LVL93:
 144:Core/Src/main.cpp **** uart1.send_recive("START","START");
 1344              		.loc 1 144 3 is_stmt 1 view .LVU296
 144:Core/Src/main.cpp **** uart1.send_recive("START","START");
 1345              		.loc 1 144 26 is_stmt 0 view .LVU297
 1346 0086 DFED150A 		vldr.32	s1, .L78+60
 1347 008a 9FED150A 		vldr.32	s0, .L78+64
 1348 008e 2846     		mov	r0, r5
 1349 0090 FFF7FEFF 		bl	_ZN3adc15adc_setEquationEff
 1350              	.LVL94:
 145:Core/Src/main.cpp ****   //Fatfs object
 1351              		.loc 1 145 1 is_stmt 1 view .LVU298
 145:Core/Src/main.cpp ****   //Fatfs object
 1352              		.loc 1 145 18 is_stmt 0 view .LVU299
 1353 0094 1349     		ldr	r1, .L78+68
 1354 0096 0A46     		mov	r2, r1
 1355 0098 2046     		mov	r0, r4
 1356 009a FFF7FEFF 		bl	_ZN4uart11send_reciveEPcPKc
 1357              	.LVL95:
 1358              	.L76:
 147:Core/Src/main.cpp **** 	//File object
 1359              		.loc 1 147 2 is_stmt 1 discriminator 1 view .LVU300
 149:Core/Src/main.cpp ****   // FRESULT res=f_mount(&FatFs, SDPath, 1);
 1360              		.loc 1 149 2 discriminator 1 view .LVU301
 181:Core/Src/main.cpp ****   {
 1361              		.loc 1 181 3 discriminator 1 view .LVU302
 181:Core/Src/main.cpp ****   {
 1362              		.loc 1 181 3 discriminator 1 view .LVU303
 1363 009e FEE7     		b	.L76
 1364              	.L79:
 1365              		.align	2
 1366              	.L78:
 1367 00a0 00000000 		.word	.LANCHOR4
 1368 00a4 00000000 		.word	.LANCHOR2
 1369 00a8 00000000 		.word	.LANCHOR18
 1370 00ac 00000000 		.word	.LC2
ARM GAS  /tmp/cc7ZEq5o.s 			page 41


 1371 00b0 0C000000 		.word	.LC3
 1372 00b4 00000000 		.word	.LANCHOR20
 1373 00b8 00000000 		.word	.LANCHOR7
 1374 00bc 00000000 		.word	.LANCHOR8
 1375 00c0 00000000 		.word	.LANCHOR9
 1376 00c4 00000000 		.word	.LANCHOR10
 1377 00c8 00000000 		.word	.LANCHOR11
 1378 00cc 00000000 		.word	.LANCHOR12
 1379 00d0 00000000 		.word	.LANCHOR13
 1380 00d4 00000000 		.word	.LANCHOR14
 1381 00d8 00000000 		.word	.LANCHOR15
 1382 00dc 00000000 		.word	0
 1383 00e0 3333D339 		.word	970142515
 1384 00e4 14000000 		.word	.LC4
 1385              		.cfi_endproc
 1386              	.LFE1984:
 1387              		.fnend
 1389              		.section	.text._GLOBAL__sub_I_hi2c1,"ax",%progbits
 1390              		.align	1
 1391              		.syntax unified
 1392              		.thumb
 1393              		.thumb_func
 1394              		.fpu fpv4-sp-d16
 1396              	_GLOBAL__sub_I_hi2c1:
 1397              		.fnstart
 1398              	.LFB2477:
 1399              		.loc 1 483 1 view -0
 1400              		.cfi_startproc
 1401              		@ args = 0, pretend = 0, frame = 0
 1402              		@ frame_needed = 0, uses_anonymous_args = 0
 1403 0000 08B5     		push	{r3, lr}
 1404              	.LCFI25:
 1405              		.cfi_def_cfa_offset 8
 1406              		.cfi_offset 3, -8
 1407              		.cfi_offset 14, -4
 1408              		.loc 1 483 1 is_stmt 0 view .LVU305
 1409 0002 4FF6FF71 		movw	r1, #65535
 1410 0006 0120     		movs	r0, #1
 1411 0008 FFF7FEFF 		bl	_Z41__static_initialization_and_destruction_0ii
 1412              	.LVL96:
 1413 000c 08BD     		pop	{r3, pc}
 1414              		.cfi_endproc
 1415              	.LFE2477:
 1416              		.cantunwind
 1417              		.fnend
 1419              		.section	.init_array,"aw",%init_array
 1420              		.align	2
 1421 0000 00000000 		.word	_GLOBAL__sub_I_hi2c1(target1)
 1422              		.global	ok_debounce
 1423              		.global	wav_player_
 1424              		.global	sa818_
 1425              		.global	menu1
 1426              		.global	oled1
 1427              		.global	adc_bat
 1428              		.global	pd10
 1429              		.global	pd9
 1430              		.global	pd8
ARM GAS  /tmp/cc7ZEq5o.s 			page 42


 1431              		.global	pd15
 1432              		.global	pd14
 1433              		.global	pd13
 1434              		.global	pd12
 1435              		.global	pd11
 1436              		.global	sa818_pd
 1437              		.global	sa818_ptt
 1438              		.global	led1
 1439              		.global	uart2
 1440              		.global	uart1
 1441              		.global	hdma_usart1_rx
 1442              		.global	huart1
 1443              		.global	hdma_sdio_rx
 1444              		.global	hdma_sdio_tx
 1445              		.global	htim10
 1446              		.global	hsd
 1447              		.global	hi2c1
 1448              		.section	.bss._ZStL8__ioinit,"aw",%nobits
 1449              		.align	2
 1450              		.set	.LANCHOR1,. + 0
 1453              	_ZStL8__ioinit:
 1454 0000 00       		.space	1
 1455              		.section	.bss.adc_bat,"aw",%nobits
 1456              		.align	2
 1457              		.set	.LANCHOR15,. + 0
 1460              	adc_bat:
 1461 0000 00000000 		.space	80
 1461      00000000 
 1461      00000000 
 1461      00000000 
 1461      00000000 
 1462              		.section	.bss.hdma_sdio_rx,"aw",%nobits
 1463              		.align	2
 1466              	hdma_sdio_rx:
 1467 0000 00000000 		.space	96
 1467      00000000 
 1467      00000000 
 1467      00000000 
 1467      00000000 
 1468              		.section	.bss.hdma_sdio_tx,"aw",%nobits
 1469              		.align	2
 1472              	hdma_sdio_tx:
 1473 0000 00000000 		.space	96
 1473      00000000 
 1473      00000000 
 1473      00000000 
 1473      00000000 
 1474              		.section	.bss.hdma_usart1_rx,"aw",%nobits
 1475              		.align	2
 1478              	hdma_usart1_rx:
 1479 0000 00000000 		.space	96
 1479      00000000 
 1479      00000000 
 1479      00000000 
 1479      00000000 
 1480              		.section	.bss.hi2c1,"aw",%nobits
 1481              		.align	2
ARM GAS  /tmp/cc7ZEq5o.s 			page 43


 1482              		.set	.LANCHOR17,. + 0
 1485              	hi2c1:
 1486 0000 00000000 		.space	84
 1486      00000000 
 1486      00000000 
 1486      00000000 
 1486      00000000 
 1487              		.section	.bss.hsd,"aw",%nobits
 1488              		.align	2
 1489              		.set	.LANCHOR0,. + 0
 1492              	hsd:
 1493 0000 00000000 		.space	132
 1493      00000000 
 1493      00000000 
 1493      00000000 
 1493      00000000 
 1494              		.section	.bss.htim10,"aw",%nobits
 1495              		.align	2
 1496              		.set	.LANCHOR16,. + 0
 1499              	htim10:
 1500 0000 00000000 		.space	64
 1500      00000000 
 1500      00000000 
 1500      00000000 
 1500      00000000 
 1501              		.section	.bss.huart1,"aw",%nobits
 1502              		.align	2
 1505              	huart1:
 1506 0000 00000000 		.space	64
 1506      00000000 
 1506      00000000 
 1506      00000000 
 1506      00000000 
 1507              		.section	.bss.led1,"aw",%nobits
 1508              		.align	2
 1509              		.set	.LANCHOR4,. + 0
 1512              	led1:
 1513 0000 00000000 		.space	24
 1513      00000000 
 1513      00000000 
 1513      00000000 
 1513      00000000 
 1514              		.section	.bss.menu1,"aw",%nobits
 1515              		.align	2
 1516              		.set	.LANCHOR19,. + 0
 1519              	menu1:
 1520 0000 00000000 		.space	28
 1520      00000000 
 1520      00000000 
 1520      00000000 
 1520      00000000 
 1521              		.section	.bss.ok_debounce,"aw",%nobits
 1524              	ok_debounce:
 1525 0000 00       		.space	1
 1526              		.section	.bss.oled1,"aw",%nobits
 1527              		.align	2
 1528              		.set	.LANCHOR18,. + 0
ARM GAS  /tmp/cc7ZEq5o.s 			page 44


 1531              	oled1:
 1532 0000 00000000 		.space	1056
 1532      00000000 
 1532      00000000 
 1532      00000000 
 1532      00000000 
 1533              		.section	.bss.pd10,"aw",%nobits
 1534              		.align	2
 1535              		.set	.LANCHOR14,. + 0
 1538              	pd10:
 1539 0000 00000000 		.space	24
 1539      00000000 
 1539      00000000 
 1539      00000000 
 1539      00000000 
 1540              		.section	.bss.pd11,"aw",%nobits
 1541              		.align	2
 1542              		.set	.LANCHOR7,. + 0
 1545              	pd11:
 1546 0000 00000000 		.space	24
 1546      00000000 
 1546      00000000 
 1546      00000000 
 1546      00000000 
 1547              		.section	.bss.pd12,"aw",%nobits
 1548              		.align	2
 1549              		.set	.LANCHOR8,. + 0
 1552              	pd12:
 1553 0000 00000000 		.space	24
 1553      00000000 
 1553      00000000 
 1553      00000000 
 1553      00000000 
 1554              		.section	.bss.pd13,"aw",%nobits
 1555              		.align	2
 1556              		.set	.LANCHOR9,. + 0
 1559              	pd13:
 1560 0000 00000000 		.space	24
 1560      00000000 
 1560      00000000 
 1560      00000000 
 1560      00000000 
 1561              		.section	.bss.pd14,"aw",%nobits
 1562              		.align	2
 1563              		.set	.LANCHOR10,. + 0
 1566              	pd14:
 1567 0000 00000000 		.space	24
 1567      00000000 
 1567      00000000 
 1567      00000000 
 1567      00000000 
 1568              		.section	.bss.pd15,"aw",%nobits
 1569              		.align	2
 1570              		.set	.LANCHOR11,. + 0
 1573              	pd15:
 1574 0000 00000000 		.space	24
 1574      00000000 
ARM GAS  /tmp/cc7ZEq5o.s 			page 45


 1574      00000000 
 1574      00000000 
 1574      00000000 
 1575              		.section	.bss.pd8,"aw",%nobits
 1576              		.align	2
 1577              		.set	.LANCHOR12,. + 0
 1580              	pd8:
 1581 0000 00000000 		.space	24
 1581      00000000 
 1581      00000000 
 1581      00000000 
 1581      00000000 
 1582              		.section	.bss.pd9,"aw",%nobits
 1583              		.align	2
 1584              		.set	.LANCHOR13,. + 0
 1587              	pd9:
 1588 0000 00000000 		.space	24
 1588      00000000 
 1588      00000000 
 1588      00000000 
 1588      00000000 
 1589              		.section	.bss.sa818_,"aw",%nobits
 1590              		.align	2
 1591              		.set	.LANCHOR20,. + 0
 1594              	sa818_:
 1595 0000 00000000 		.space	96
 1595      00000000 
 1595      00000000 
 1595      00000000 
 1595      00000000 
 1596              		.section	.bss.sa818_pd,"aw",%nobits
 1597              		.align	2
 1598              		.set	.LANCHOR6,. + 0
 1601              	sa818_pd:
 1602 0000 00000000 		.space	24
 1602      00000000 
 1602      00000000 
 1602      00000000 
 1602      00000000 
 1603              		.section	.bss.sa818_ptt,"aw",%nobits
 1604              		.align	2
 1605              		.set	.LANCHOR5,. + 0
 1608              	sa818_ptt:
 1609 0000 00000000 		.space	24
 1609      00000000 
 1609      00000000 
 1609      00000000 
 1609      00000000 
 1610              		.section	.bss.uart1,"aw",%nobits
 1611              		.align	2
 1612              		.set	.LANCHOR2,. + 0
 1615              	uart1:
 1616 0000 00000000 		.space	464
 1616      00000000 
 1616      00000000 
 1616      00000000 
 1616      00000000 
ARM GAS  /tmp/cc7ZEq5o.s 			page 46


 1617              		.section	.bss.uart2,"aw",%nobits
 1618              		.align	2
 1619              		.set	.LANCHOR3,. + 0
 1622              	uart2:
 1623 0000 00000000 		.space	464
 1623      00000000 
 1623      00000000 
 1623      00000000 
 1623      00000000 
 1624              		.section	.bss.wav_player_,"aw",%nobits
 1625              		.align	2
 1628              	wav_player_:
 1629 0000 00000000 		.space	8428
 1629      00000000 
 1629      00000000 
 1629      00000000 
 1629      00000000 
 1630              		.text
 1631              	.Letext0:
 1632              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 1633              		.file 5 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 1634              		.file 6 "Drivers/CMSIS/Include/core_cm4.h"
 1635              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 1636              		.file 8 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1637              		.file 9 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 1638              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1639              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1640              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1641              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1642              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1643              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 1644              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1645              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 1646              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_sdmmc.h"
 1647              		.file 19 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_sd.h"
 1648              		.file 20 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1649              		.file 21 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1650              		.file 22 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1651              		.file 23 "Middlewares/Third_Party/FatFs/src/integer.h"
 1652              		.file 24 "/usr/include/newlib/c++/9.2.1/cstdlib"
 1653              		.file 25 "/usr/include/newlib/c++/9.2.1/bits/std_abs.h"
 1654              		.file 26 "/usr/include/newlib/c++/9.2.1/cwchar"
 1655              		.file 27 "/usr/include/newlib/c++/9.2.1/new"
 1656              		.file 28 "/usr/include/newlib/c++/9.2.1/bits/exception_ptr.h"
 1657              		.file 29 "/usr/include/newlib/c++/9.2.1/arm-none-eabi/thumb/v7e-m+fp/hard/bits/c++config.h"
 1658              		.file 30 "/usr/include/newlib/c++/9.2.1/type_traits"
 1659              		.file 31 "/usr/include/newlib/c++/9.2.1/bits/stl_pair.h"
 1660              		.file 32 "/usr/include/newlib/c++/9.2.1/debug/debug.h"
 1661              		.file 33 "/usr/include/newlib/c++/9.2.1/bits/char_traits.h"
 1662              		.file 34 "/usr/include/newlib/c++/9.2.1/cstdint"
 1663              		.file 35 "/usr/include/newlib/c++/9.2.1/clocale"
 1664              		.file 36 "/usr/include/newlib/c++/9.2.1/cstdio"
 1665              		.file 37 "/usr/include/newlib/c++/9.2.1/bits/basic_string.h"
 1666              		.file 38 "/usr/include/newlib/c++/9.2.1/system_error"
 1667              		.file 39 "/usr/include/newlib/c++/9.2.1/bits/ios_base.h"
 1668              		.file 40 "/usr/include/newlib/c++/9.2.1/cwctype"
 1669              		.file 41 "/usr/include/newlib/c++/9.2.1/iosfwd"
ARM GAS  /tmp/cc7ZEq5o.s 			page 47


 1670              		.file 42 "/usr/include/newlib/c++/9.2.1/bits/uses_allocator.h"
 1671              		.file 43 "/usr/include/newlib/c++/9.2.1/tuple"
 1672              		.file 44 "/usr/include/newlib/c++/9.2.1/functional"
 1673              		.file 45 "/usr/include/newlib/c++/9.2.1/bits/predefined_ops.h"
 1674              		.file 46 "/usr/include/newlib/c++/9.2.1/ext/new_allocator.h"
 1675              		.file 47 "/usr/include/newlib/c++/9.2.1/ext/numeric_traits.h"
 1676              		.file 48 "/usr/include/newlib/sys/_types.h"
 1677              		.file 49 "<built-in>"
 1678              		.file 50 "/usr/include/newlib/sys/reent.h"
 1679              		.file 51 "/usr/include/newlib/sys/lock.h"
 1680              		.file 52 "/usr/include/newlib/stdlib.h"
 1681              		.file 53 "/usr/include/newlib/c++/9.2.1/stdlib.h"
 1682              		.file 54 "Middlewares/Third_Party/FatFs/src/ff.h"
 1683              		.file 55 "Middlewares/Third_Party/FatFs/src/diskio.h"
 1684              		.file 56 "Middlewares/Third_Party/FatFs/src/ff_gen_drv.h"
 1685              		.file 57 "FATFS/Target/sd_diskio.h"
 1686              		.file 58 "FATFS/App/fatfs.h"
 1687              		.file 59 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdarg.h"
 1688              		.file 60 "/usr/include/newlib/wchar.h"
 1689              		.file 61 "/usr/include/newlib/locale.h"
 1690              		.file 62 "/usr/include/newlib/ctype.h"
 1691              		.file 63 "/usr/include/newlib/c++/9.2.1/arm-none-eabi/thumb/v7e-m+fp/hard/bits/atomic_word.h"
 1692              		.file 64 "/usr/include/newlib/stdio.h"
 1693              		.file 65 "/usr/include/newlib/sys/errno.h"
 1694              		.file 66 "/usr/include/newlib/wctype.h"
 1695              		.file 67 "Core/Inc/uart.hpp"
 1696              		.file 68 "Core/Inc/pin.hpp"
 1697              		.file 69 "Core/Inc/fonts.h"
 1698              		.file 70 "Core/Inc/oled.h"
 1699              		.file 71 "Core/Inc/menu.hpp"
 1700              		.file 72 "Core/Inc/sa818.h"
 1701              		.file 73 "Core/Inc/i2s.hpp"
 1702              		.file 74 "Core/Inc/wav_player.hpp"
 1703              		.file 75 "Core/Inc/adc.hpp"
 1704              		.file 76 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/cc7ZEq5o.s 			page 48


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.cpp
     /tmp/cc7ZEq5o.s:18     .text._ZL12MX_GPIO_Initv:0000000000000000 $t
     /tmp/cc7ZEq5o.s:25     .text._ZL12MX_GPIO_Initv:0000000000000000 _ZL12MX_GPIO_Initv
     /tmp/cc7ZEq5o.s:108    .text._ZL12MX_GPIO_Initv:000000000000005c $d
.ARM.exidx.text._ZL12MX_GPIO_Initv:0000000000000000 $d
     /tmp/cc7ZEq5o.s:115    .text._ZL15MX_SDIO_SD_Initv:0000000000000000 $t
     /tmp/cc7ZEq5o.s:121    .text._ZL15MX_SDIO_SD_Initv:0000000000000000 _ZL15MX_SDIO_SD_Initv
     /tmp/cc7ZEq5o.s:158    .text._ZL15MX_SDIO_SD_Initv:0000000000000018 $d
.ARM.exidx.text._ZL15MX_SDIO_SD_Initv:0000000000000000 $d
     /tmp/cc7ZEq5o.s:166    .text._ZL11MX_DMA_Initv:0000000000000000 $t
     /tmp/cc7ZEq5o.s:172    .text._ZL11MX_DMA_Initv:0000000000000000 _ZL11MX_DMA_Initv
     /tmp/cc7ZEq5o.s:263    .text._ZL11MX_DMA_Initv:0000000000000060 $d
.ARM.exidx.text._ZL11MX_DMA_Initv:0000000000000000 $d
     /tmp/cc7ZEq5o.s:269    .text._Z41__static_initialization_and_destruction_0ii:0000000000000000 $t
     /tmp/cc7ZEq5o.s:275    .text._Z41__static_initialization_and_destruction_0ii:0000000000000000 _Z41__static_initialization_and_destruction_0ii
     /tmp/cc7ZEq5o.s:483    .text._Z41__static_initialization_and_destruction_0ii:0000000000000154 $d
     /tmp/cc7ZEq5o.s:1628   .bss.wav_player_:0000000000000000 wav_player_
.ARM.exidx.text._Z41__static_initialization_and_destruction_0ii:0000000000000000 $d
     /tmp/cc7ZEq5o.s:514    .text.HAL_UART_RxCpltCallback:0000000000000000 $t
     /tmp/cc7ZEq5o.s:521    .text.HAL_UART_RxCpltCallback:0000000000000000 HAL_UART_RxCpltCallback
     /tmp/cc7ZEq5o.s:548    .text.HAL_UART_RxCpltCallback:000000000000000c $d
.ARM.extab.text.HAL_UART_RxCpltCallback:0000000000000000 $d
.ARM.exidx.text.HAL_UART_RxCpltCallback:0000000000000000 $d
     /tmp/cc7ZEq5o.s:554    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/cc7ZEq5o.s:561    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/cc7ZEq5o.s:650    .text.HAL_TIM_PeriodElapsedCallback:0000000000000050 $d
.ARM.exidx.text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $d
     /tmp/cc7ZEq5o.s:660    .rodata.HAL_GPIO_EXTI_Callback.str1.4:0000000000000000 $d
     /tmp/cc7ZEq5o.s:667    .text.HAL_GPIO_EXTI_Callback:0000000000000000 $t
     /tmp/cc7ZEq5o.s:674    .text.HAL_GPIO_EXTI_Callback:0000000000000000 HAL_GPIO_EXTI_Callback
     /tmp/cc7ZEq5o.s:762    .text.HAL_GPIO_EXTI_Callback:0000000000000048 $d
.ARM.extab.text.HAL_GPIO_EXTI_Callback:0000000000000000 $d
.ARM.exidx.text.HAL_GPIO_EXTI_Callback:0000000000000000 $d
     /tmp/cc7ZEq5o.s:770    .text.HAL_I2S_TxCpltCallback:0000000000000000 $t
     /tmp/cc7ZEq5o.s:777    .text.HAL_I2S_TxCpltCallback:0000000000000000 HAL_I2S_TxCpltCallback
     /tmp/cc7ZEq5o.s:817    .text.HAL_I2S_TxCpltCallback:0000000000000014 $d
.ARM.extab.text.HAL_I2S_TxCpltCallback:0000000000000000 $d
.ARM.exidx.text.HAL_I2S_TxCpltCallback:0000000000000000 $d
     /tmp/cc7ZEq5o.s:824    .text.HAL_I2S_TxHalfCpltCallback:0000000000000000 $t
     /tmp/cc7ZEq5o.s:831    .text.HAL_I2S_TxHalfCpltCallback:0000000000000000 HAL_I2S_TxHalfCpltCallback
     /tmp/cc7ZEq5o.s:871    .text.HAL_I2S_TxHalfCpltCallback:0000000000000014 $d
.ARM.extab.text.HAL_I2S_TxHalfCpltCallback:0000000000000000 $d
.ARM.exidx.text.HAL_I2S_TxHalfCpltCallback:0000000000000000 $d
     /tmp/cc7ZEq5o.s:878    .text.Error_Handler:0000000000000000 $t
     /tmp/cc7ZEq5o.s:885    .text.Error_Handler:0000000000000000 Error_Handler
    .ARM.exidx.text.Error_Handler:0000000000000000 $d
     /tmp/cc7ZEq5o.s:920    .text._ZL13MX_TIM10_Initv:0000000000000000 $t
     /tmp/cc7ZEq5o.s:926    .text._ZL13MX_TIM10_Initv:0000000000000000 _ZL13MX_TIM10_Initv
     /tmp/cc7ZEq5o.s:978    .text._ZL13MX_TIM10_Initv:0000000000000028 $d
.ARM.extab.text._ZL13MX_TIM10_Initv:0000000000000000 $d
.ARM.exidx.text._ZL13MX_TIM10_Initv:0000000000000000 $d
     /tmp/cc7ZEq5o.s:985    .text._ZL12MX_I2C1_Initv:0000000000000000 $t
     /tmp/cc7ZEq5o.s:991    .text._ZL12MX_I2C1_Initv:0000000000000000 _ZL12MX_I2C1_Initv
     /tmp/cc7ZEq5o.s:1052   .text._ZL12MX_I2C1_Initv:000000000000002c $d
.ARM.extab.text._ZL12MX_I2C1_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2C1_Initv:0000000000000000 $d
ARM GAS  /tmp/cc7ZEq5o.s 			page 49


     /tmp/cc7ZEq5o.s:1060   .text._Z18SystemClock_Configv:0000000000000000 $t
     /tmp/cc7ZEq5o.s:1067   .text._Z18SystemClock_Configv:0000000000000000 _Z18SystemClock_Configv
     /tmp/cc7ZEq5o.s:1195   .text._Z18SystemClock_Configv:0000000000000080 $d
.ARM.exidx.text._Z18SystemClock_Configv:0000000000000000 $d
     /tmp/cc7ZEq5o.s:1202   .rodata.main.str1.4:0000000000000000 $d
     /tmp/cc7ZEq5o.s:1212   .text.main:0000000000000000 $t
     /tmp/cc7ZEq5o.s:1219   .text.main:0000000000000000 main
     /tmp/cc7ZEq5o.s:1367   .text.main:00000000000000a0 $d
             .ARM.exidx.text.main:0000000000000000 $d
     /tmp/cc7ZEq5o.s:1390   .text._GLOBAL__sub_I_hi2c1:0000000000000000 $t
     /tmp/cc7ZEq5o.s:1396   .text._GLOBAL__sub_I_hi2c1:0000000000000000 _GLOBAL__sub_I_hi2c1
.ARM.exidx.text._GLOBAL__sub_I_hi2c1:0000000000000000 $d
     /tmp/cc7ZEq5o.s:1420   .init_array:0000000000000000 $d
     /tmp/cc7ZEq5o.s:1524   .bss.ok_debounce:0000000000000000 ok_debounce
     /tmp/cc7ZEq5o.s:1594   .bss.sa818_:0000000000000000 sa818_
     /tmp/cc7ZEq5o.s:1519   .bss.menu1:0000000000000000 menu1
     /tmp/cc7ZEq5o.s:1531   .bss.oled1:0000000000000000 oled1
     /tmp/cc7ZEq5o.s:1460   .bss.adc_bat:0000000000000000 adc_bat
     /tmp/cc7ZEq5o.s:1538   .bss.pd10:0000000000000000 pd10
     /tmp/cc7ZEq5o.s:1587   .bss.pd9:0000000000000000 pd9
     /tmp/cc7ZEq5o.s:1580   .bss.pd8:0000000000000000 pd8
     /tmp/cc7ZEq5o.s:1573   .bss.pd15:0000000000000000 pd15
     /tmp/cc7ZEq5o.s:1566   .bss.pd14:0000000000000000 pd14
     /tmp/cc7ZEq5o.s:1559   .bss.pd13:0000000000000000 pd13
     /tmp/cc7ZEq5o.s:1552   .bss.pd12:0000000000000000 pd12
     /tmp/cc7ZEq5o.s:1545   .bss.pd11:0000000000000000 pd11
     /tmp/cc7ZEq5o.s:1601   .bss.sa818_pd:0000000000000000 sa818_pd
     /tmp/cc7ZEq5o.s:1608   .bss.sa818_ptt:0000000000000000 sa818_ptt
     /tmp/cc7ZEq5o.s:1512   .bss.led1:0000000000000000 led1
     /tmp/cc7ZEq5o.s:1622   .bss.uart2:0000000000000000 uart2
     /tmp/cc7ZEq5o.s:1615   .bss.uart1:0000000000000000 uart1
     /tmp/cc7ZEq5o.s:1478   .bss.hdma_usart1_rx:0000000000000000 hdma_usart1_rx
     /tmp/cc7ZEq5o.s:1505   .bss.huart1:0000000000000000 huart1
     /tmp/cc7ZEq5o.s:1466   .bss.hdma_sdio_rx:0000000000000000 hdma_sdio_rx
     /tmp/cc7ZEq5o.s:1472   .bss.hdma_sdio_tx:0000000000000000 hdma_sdio_tx
     /tmp/cc7ZEq5o.s:1499   .bss.htim10:0000000000000000 htim10
     /tmp/cc7ZEq5o.s:1492   .bss.hsd:0000000000000000 hsd
     /tmp/cc7ZEq5o.s:1485   .bss.hi2c1:0000000000000000 hi2c1
     /tmp/cc7ZEq5o.s:1449   .bss._ZStL8__ioinit:0000000000000000 $d
     /tmp/cc7ZEq5o.s:1453   .bss._ZStL8__ioinit:0000000000000000 _ZStL8__ioinit
     /tmp/cc7ZEq5o.s:1456   .bss.adc_bat:0000000000000000 $d
     /tmp/cc7ZEq5o.s:1463   .bss.hdma_sdio_rx:0000000000000000 $d
     /tmp/cc7ZEq5o.s:1469   .bss.hdma_sdio_tx:0000000000000000 $d
     /tmp/cc7ZEq5o.s:1475   .bss.hdma_usart1_rx:0000000000000000 $d
     /tmp/cc7ZEq5o.s:1481   .bss.hi2c1:0000000000000000 $d
     /tmp/cc7ZEq5o.s:1488   .bss.hsd:0000000000000000 $d
     /tmp/cc7ZEq5o.s:1495   .bss.htim10:0000000000000000 $d
     /tmp/cc7ZEq5o.s:1502   .bss.huart1:0000000000000000 $d
     /tmp/cc7ZEq5o.s:1508   .bss.led1:0000000000000000 $d
     /tmp/cc7ZEq5o.s:1515   .bss.menu1:0000000000000000 $d
     /tmp/cc7ZEq5o.s:1525   .bss.ok_debounce:0000000000000000 $d
     /tmp/cc7ZEq5o.s:1527   .bss.oled1:0000000000000000 $d
     /tmp/cc7ZEq5o.s:1534   .bss.pd10:0000000000000000 $d
     /tmp/cc7ZEq5o.s:1541   .bss.pd11:0000000000000000 $d
     /tmp/cc7ZEq5o.s:1548   .bss.pd12:0000000000000000 $d
     /tmp/cc7ZEq5o.s:1555   .bss.pd13:0000000000000000 $d
     /tmp/cc7ZEq5o.s:1562   .bss.pd14:0000000000000000 $d
ARM GAS  /tmp/cc7ZEq5o.s 			page 50


     /tmp/cc7ZEq5o.s:1569   .bss.pd15:0000000000000000 $d
     /tmp/cc7ZEq5o.s:1576   .bss.pd8:0000000000000000 $d
     /tmp/cc7ZEq5o.s:1583   .bss.pd9:0000000000000000 $d
     /tmp/cc7ZEq5o.s:1590   .bss.sa818_:0000000000000000 $d
     /tmp/cc7ZEq5o.s:1597   .bss.sa818_pd:0000000000000000 $d
     /tmp/cc7ZEq5o.s:1604   .bss.sa818_ptt:0000000000000000 $d
     /tmp/cc7ZEq5o.s:1611   .bss.uart1:0000000000000000 $d
     /tmp/cc7ZEq5o.s:1618   .bss.uart2:0000000000000000 $d
     /tmp/cc7ZEq5o.s:1625   .bss.wav_player_:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
__aeabi_unwind_cpp_pr0
_ZNSt8ios_base4InitC1Ev
__aeabi_atexit
_ZN4uartC1ENS_8uart_numEm
_ZN3pinC1EP12GPIO_TypeDefNS_9PinNumberENS_5InOutENS_4PullENS_5SpeedE
_ZN3adcC1ENS_8adc_enumE
_ZN4oledC1EP17I2C_HandleTypeDefhP17TIM_HandleTypeDef
_ZN4menuC1EP4oledP4uart
_ZN5sa818C1EP4uartP3pinS3_
_ZN10wav_playerC1EN3i2s7i2s_numE
__dso_handle
_ZNSt8ios_base4InitD1Ev
_ZN4uart16rx_cplt_callbackEv
__aeabi_unwind_cpp_pr1
_ZN4oled13oled_isOledOnEv
_ZN4menu13keyboard_pollEv
_ZN3adc12adc_getValueEv
_ZN4oled19oled_update_batteryEf
_ZN4menu10menu_printEv
_ZN4oled12oled_refreshEv
_ZN4menu7menu_okEv
f_mount
_ZN10wav_player11file_selectEPc
_ZN10wav_player4playEv
_ZN10wav_player11isEndOfFileEv
_ZN10wav_player7processEv
_ZN10wav_player22cplt_transfer_callbackEv
_ZN10wav_player22half_transfer_callbackEv
HAL_TIM_Base_Init
HAL_I2C_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_FATFS_Init
_ZN3pin4initEv
_ZN4uart4initEv
_ZN4oled4initEv
_ZN5sa81815sa818_configureEhPcS0_S0_hS0_
_ZN3adc4initEv
_ZN3adc15adc_setEquationEff
_ZN4uart11send_reciveEPcPKc
