{"vcs1":{"timestamp_begin":1747235147.843611303, "rt":9.86, "ut":9.95, "st":0.62}}
{"vcselab":{"timestamp_begin":1747235157.788142803, "rt":0.39, "ut":0.28, "st":0.11}}
{"link":{"timestamp_begin":1747235158.242096410, "rt":0.45, "ut":0.20, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747235147.166096301}
{"VCS_COMP_START_TIME": 1747235147.166096301}
{"VCS_COMP_END_TIME": 1747235158.842609721}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486936}}
{"vcselab": {"peak_mem": 183880}}
