Dec 13 07:56:06.639 disk0: C/H/S settings = 1024/4/32
Dec 13 07:56:06.709 CONSOLE: console managed by I/O board
Dec 13 07:56:07.071 C7200_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x6095ca40,JIT on)
Dec 13 07:56:07.071 CPU0: CPU_STATE: Starting CPU (old state=2)...
Dec 13 07:56:07.177 ROM: Microcode has started.
Dec 13 07:56:16.458 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 13 07:56:16.516 ROM: unhandled syscall 0x00000032 at pc=0x608487b0 (a1=0x00000019,a2=0x64cb7930,a3=0x652b3288)
Dec 13 07:56:16.516 CPU0: IO_FPGA: read from addr 0x224, pc=0x60925770 (size=1)
Dec 13 07:56:16.618 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 13 07:56:16.632 CPU0: MP_FPGA: writing reg 0x70 at pc=0x6095ce24 (data=0x7e)
Dec 13 07:56:16.632 CPU0: PCI: read request at pc=0x60943c1c: bus=0,device=0,function=0,reg=0x08
Dec 13 07:56:16.632 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x00
Dec 13 07:56:16.632 CPU0: PCI: write request (data=0x0000011f) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x04
Dec 13 07:56:16.632 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x10
Dec 13 07:56:16.632 CPU0: PCI: write request (data=0x10000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x14
Dec 13 07:56:16.632 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x00
Dec 13 07:56:16.632 CPU0: PCI: write request (data=0xc0000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x28
Dec 13 07:56:16.632 CPU0: PCI: write request (data=0xd0000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x2c
Dec 13 07:56:16.632 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x30
Dec 13 07:56:16.632 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x34
Dec 13 07:56:16.632 CPU0: PCI: write request (data=0x00000001) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x34
Dec 13 07:56:16.632 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x18
Dec 13 07:56:16.632 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x1c
Dec 13 07:56:16.632 CPU0: PCI: write request (data=0x000000ff) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x0c
Dec 13 07:56:16.633 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=1,function=0,reg=0x00
Dec 13 07:56:16.633 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=1,function=0,reg=0x40
Dec 13 07:56:16.633 CPU0: PCI: write request (data=0x00000143) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x04
Dec 13 07:56:16.633 CPU0: PCI: write request (data=0x00000010) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x0c
Dec 13 07:56:16.633 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:16.633 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:16.633 CPU0: PCI: write request (data=0xffff9f40) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x1c
Dec 13 07:56:16.633 CPU0: PCI: write request (data=0x4af04880) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x20
Dec 13 07:56:16.633 CPU0: PCI: write request (data=0x4bf04b00) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x24
Dec 13 07:56:16.633 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x3c
Dec 13 07:56:16.634 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x40
Dec 13 07:56:16.634 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x44
Dec 13 07:56:16.634 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=2,function=0,reg=0x00
Dec 13 07:56:16.634 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=2,function=0,reg=0x40
Dec 13 07:56:16.634 CPU0: PCI: write request (data=0x00000144) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x04
Dec 13 07:56:16.634 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x0c
Dec 13 07:56:16.634 CPU0: PCI: write request (data=0x18090400) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x18
Dec 13 07:56:16.634 PCI: PCI bridge 0,2,0 -> pri: 00, sec: 04, sub: 09
Dec 13 07:56:16.634 CPU0: PCI: write request (data=0xffff9f40) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x1c
Dec 13 07:56:16.634 CPU0: PCI: write request (data=0x4af04880) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x20
Dec 13 07:56:16.634 CPU0: PCI: write request (data=0x4cf04b00) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x24
Dec 13 07:56:16.634 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x3c
Dec 13 07:56:16.634 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x40
Dec 13 07:56:16.634 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x44
Dec 13 07:56:16.634 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=3,function=0,reg=0x00
Dec 13 07:56:16.634 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=3,function=0,reg=0x40
Dec 13 07:56:16.634 CPU0: PCI: write request (data=0x00000143) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x04
Dec 13 07:56:16.634 CPU0: PCI: write request (data=0x00000010) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x0c
Dec 13 07:56:16.634 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 13 07:56:16.634 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Dec 13 07:56:16.634 CPU0: PCI: write request (data=0xffffffa0) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x1c
Dec 13 07:56:16.634 CPU0: PCI: write request (data=0x4f704d00) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x20
Dec 13 07:56:16.634 CPU0: PCI: write request (data=0x4cf04c00) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x24
Dec 13 07:56:16.634 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x3c
Dec 13 07:56:16.634 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x40
Dec 13 07:56:16.634 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x44
Dec 13 07:56:16.634 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=4,function=0,reg=0x00
Dec 13 07:56:16.634 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=4,function=0,reg=0x40
Dec 13 07:56:16.634 CPU0: PCI: write request (data=0x00000144) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x04
Dec 13 07:56:16.634 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x0c
Dec 13 07:56:16.634 CPU0: PCI: write request (data=0x180f0a00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x18
Dec 13 07:56:16.634 PCI: PCI bridge 0,4,0 -> pri: 00, sec: 10, sub: 15
Dec 13 07:56:16.634 CPU0: PCI: write request (data=0xffffffa0) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x1c
Dec 13 07:56:16.634 CPU0: PCI: write request (data=0x4f704d00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x20
Dec 13 07:56:16.634 CPU0: PCI: write request (data=0x4cf04b00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x24
Dec 13 07:56:16.634 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x3c
Dec 13 07:56:16.634 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x40
Dec 13 07:56:16.634 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x44
Dec 13 07:56:16.639 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=5,function=0,reg=0x00
Dec 13 07:56:16.639 CPU0: PCI: write request (data=0x000001c3) at pc=0x60943d4c: bus=0,device=5,function=0,reg=0x04
Dec 13 07:56:16.639 CPU0: PCI: write request (data=0x00000400) at pc=0x60943d4c: bus=0,device=5,function=0,reg=0x10
Dec 13 07:56:16.989 CPU0: JIT: partial JIT flush (count=176)
Dec 13 07:56:17.035 CPU0: JIT: flushing data structures (compiled pages=231)
Dec 13 07:56:17.077 CPU0: JIT: partial JIT flush (count=176)
Dec 13 07:56:17.090 ROM: trying to read bootvar 'BOOT'
Dec 13 07:56:17.090 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 13 07:56:17.090 ROM: trying to read bootvar 'BOOTLDR'
Dec 13 07:56:17.090 ROM: trying to read bootvar 'RSHELF'
Dec 13 07:56:17.090 ROM: trying to read bootvar 'DSHELF'
Dec 13 07:56:17.090 ROM: trying to read bootvar 'DSHELFINFO'
Dec 13 07:56:17.090 ROM: trying to read bootvar 'RESET_COUNTER'
Dec 13 07:56:17.090 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Dec 13 07:56:17.090 ROM: trying to read bootvar 'CHRG_ID'
Dec 13 07:56:17.090 ROM: trying to read bootvar 'SLOTCACHE'
Dec 13 07:56:17.090 ROM: trying to read bootvar 'OVERTEMP'
Dec 13 07:56:17.090 ROM: trying to read bootvar 'DIAG'
Dec 13 07:56:17.090 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 13 07:56:17.123 CPU0: JIT: flushing data structures (compiled pages=236)
Dec 13 07:56:17.141 ROM: unhandled syscall 0x0000007c at pc=0x608487b0 (a1=0x00000ff0,a2=0x00000000,a3=0x65381788)
Dec 13 07:56:17.141 ROM: unhandled syscall 0x0000007c at pc=0x608487b0 (a1=0x6316dafd,a2=0x00000016,a3=0x650eea8c)
Dec 13 07:56:17.142 CPU0: PCI: read request at pc=0x609821a4: bus=0,device=0,function=0,reg=0x08
Dec 13 07:56:17.142 CPU0: CLPD6729: ext reg index 0x03 at pc=0x60987ec8
Dec 13 07:56:17.142 CPU0: CLPD6729: ext reg index 0x03 at pc=0x60987ec8
Dec 13 07:56:17.143 CPU0: CLPD6729: ext reg index 0x09 at pc=0x60987ec8
Dec 13 07:56:17.143 CPU0: CLPD6729: ext reg index 0x09 at pc=0x60987ec8
Dec 13 07:56:17.143 CPU0: CLPD6729: ext reg index 0x05 at pc=0x60987ec8
Dec 13 07:56:17.143 CPU0: CLPD6729: ext reg index 0x05 at pc=0x60987ec8
Dec 13 07:56:17.158 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.158 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:17.158 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=0,function=0,reg=0x00
Dec 13 07:56:17.158 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.158 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.158 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.158 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:17.158 CPU0: PCI: write request (data=0x00000142) at pc=0x60943d4c: bus=4,device=0,function=0,reg=0x04
Dec 13 07:56:17.158 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.158 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.158 CPU0: PCI: write request (data=0x1800020a) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 13 07:56:17.158 PCI: PCI bridge 0,3,0 -> pri: 10, sec: 02, sub: 00
Dec 13 07:56:17.158 CPU0: PCI: read request at pc=0x60943e40: bus=10,device=0,function=0,reg=0x00
Dec 13 07:56:17.158 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 13 07:56:17.158 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Dec 13 07:56:17.158 CPU0: PCI: write request (data=0x1800020a) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 13 07:56:17.158 PCI: PCI bridge 0,3,0 -> pri: 10, sec: 02, sub: 00
Dec 13 07:56:17.158 CPU0: PCI: write request (data=0x00000142) at pc=0x60943d4c: bus=10,device=0,function=0,reg=0x04
Dec 13 07:56:17.158 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 13 07:56:17.158 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Dec 13 07:56:17.221 Calendar: reset
Dec 13 07:56:17.228 CPU0: JIT: partial JIT flush (count=171)
Dec 13 07:56:17.250 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 13 07:56:17.284 CPU0: JIT: partial JIT flush (count=196)
Dec 13 07:56:17.302 ROM: trying to read bootvar 'BOOTLDR'
Dec 13 07:56:17.302 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 13 07:56:17.388 CPU0: MP_FPGA: writing reg 0x70 at pc=0x609615d0 (data=0x2)
Dec 13 07:56:17.456 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.456 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:17.456 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x00
Dec 13 07:56:17.456 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.456 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.456 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.456 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:17.456 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x08
Dec 13 07:56:17.456 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.457 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.457 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:17.457 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x00
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.457 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.457 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:17.457 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x40
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.457 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.457 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0xffff0000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x04
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.457 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.457 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x0000ff08) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x0c
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.457 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.457 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x18050504) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x18
Dec 13 07:56:17.457 PCI: PCI bridge 4,1,0 -> pri: 04, sec: 05, sub: 05
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.457 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.457 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x02805f40) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x1c
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.457 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.457 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x48f04880) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x20
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.457 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.457 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x0001ff01) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x24
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.457 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.457 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x30
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.457 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.457 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x03030000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x3c
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.457 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.457 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x02000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x40
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.457 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.457 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x64
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.457 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.457 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x000001ff) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x68
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.457 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.457 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x00000147) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x04
Dec 13 07:56:17.457 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.457 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.513 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x00
Dec 13 07:56:17.513 CPU0: PCI: write request (data=0x00000006) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x04
Dec 13 07:56:17.513 CPU0: PCI: write request (data=0x480c0000) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x14
Dec 13 07:56:17.513 C7200-IO-FE(0): registers are mapped at 0x480c0000
Dec 13 07:56:17.513 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x0c
Dec 13 07:56:17.527 CPU0: JIT: flushing data structures (compiled pages=239)
Dec 13 07:56:17.536 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 07:56:17.541 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.541 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:17.541 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x00
Dec 13 07:56:17.541 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.541 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.541 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.541 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:17.541 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x00
Dec 13 07:56:17.541 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.541 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.541 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.541 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:17.541 CPU0: PCI: write request (data=0x00000006) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x04
Dec 13 07:56:17.541 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.541 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.541 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.541 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:17.541 CPU0: PCI: write request (data=0x48800000) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x14
Dec 13 07:56:17.541 PA-FE-TX(1): registers are mapped at 0x48800000
Dec 13 07:56:17.541 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.541 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.542 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.542 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:17.542 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x0c
Dec 13 07:56:17.542 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.542 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.549 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.549 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:17.549 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 07:56:17.549 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.549 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.550 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.550 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:17.550 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=1,function=0,reg=0x00
Dec 13 07:56:17.550 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=1,function=0,reg=0x00).
Dec 13 07:56:17.550 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.550 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.550 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.550 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:17.550 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=2,function=0,reg=0x00
Dec 13 07:56:17.550 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=2,function=0,reg=0x00).
Dec 13 07:56:17.550 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.550 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.550 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.550 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:17.550 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=3,function=0,reg=0x00
Dec 13 07:56:17.550 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=3,function=0,reg=0x00).
Dec 13 07:56:17.550 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.550 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.550 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.550 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:17.550 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=4,function=0,reg=0x00
Dec 13 07:56:17.550 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=4,function=0,reg=0x00).
Dec 13 07:56:17.550 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.550 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.550 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.550 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:17.550 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=5,function=0,reg=0x00
Dec 13 07:56:17.550 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=5,function=0,reg=0x00).
Dec 13 07:56:17.550 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.550 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.550 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.550 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:17.550 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=6,function=0,reg=0x00
Dec 13 07:56:17.550 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=6,function=0,reg=0x00).
Dec 13 07:56:17.550 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.550 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.550 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.550 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:17.550 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=7,function=0,reg=0x00
Dec 13 07:56:17.550 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=7,function=0,reg=0x00).
Dec 13 07:56:17.550 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.550 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.550 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.550 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:17.550 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=8,function=0,reg=0x00
Dec 13 07:56:17.550 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=8,function=0,reg=0x00).
Dec 13 07:56:17.550 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.550 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.550 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.550 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:17.550 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=9,function=0,reg=0x00
Dec 13 07:56:17.550 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=9,function=0,reg=0x00).
Dec 13 07:56:17.550 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.550 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.550 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.550 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:17.550 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=10,function=0,reg=0x00
Dec 13 07:56:17.550 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=10,function=0,reg=0x00).
Dec 13 07:56:17.550 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.550 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.550 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.550 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:17.550 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=11,function=0,reg=0x00
Dec 13 07:56:17.550 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=11,function=0,reg=0x00).
Dec 13 07:56:17.550 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.550 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.550 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.550 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:17.550 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=12,function=0,reg=0x00
Dec 13 07:56:17.550 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=12,function=0,reg=0x00).
Dec 13 07:56:17.550 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.550 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.550 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.550 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:17.550 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=13,function=0,reg=0x00
Dec 13 07:56:17.550 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=13,function=0,reg=0x00).
Dec 13 07:56:17.550 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.550 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.550 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.550 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:17.550 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=14,function=0,reg=0x00
Dec 13 07:56:17.550 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=14,function=0,reg=0x00).
Dec 13 07:56:17.550 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.550 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.550 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.550 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:17.550 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=15,function=0,reg=0x00
Dec 13 07:56:17.550 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=15,function=0,reg=0x00).
Dec 13 07:56:17.550 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.550 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.554 PA-FE-TX(1): unicast MAC address: ca:00:7d:04:00:1c
Dec 13 07:56:17.554 C7200-IO-FE(0): unicast MAC address: ca:00:7d:04:00:00
Dec 13 07:56:17.559 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 07:56:17.559 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.559 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:17.559 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 07:56:17.559 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.559 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.565 CPU0: JIT: partial JIT flush (count=190)
Dec 13 07:56:17.570 PA-FE-TX(1): unicast MAC address: ca:00:7d:04:00:1c
Dec 13 07:56:17.570 C7200-IO-FE(0): unicast MAC address: ca:00:7d:04:00:00
Dec 13 07:56:17.598 CPU0: JIT: flushing data structures (compiled pages=237)
Dec 13 07:56:17.646 CPU0: JIT: partial JIT flush (count=190)
Dec 13 07:56:17.682 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 07:56:17.685 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.685 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:17.685 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 07:56:17.685 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.685 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.687 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 13 07:56:17.695 PA-FE-TX(1): unicast MAC address: ca:00:7d:04:00:1c
Dec 13 07:56:17.695 C7200-IO-FE(0): unicast MAC address: ca:00:7d:04:00:00
Dec 13 07:56:17.730 CPU0: JIT: partial JIT flush (count=176)
Dec 13 07:56:17.736 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 07:56:17.740 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.740 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:17.740 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 07:56:17.740 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.740 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.741 C7200-IO-FE(0): unicast MAC address: ca:00:7d:04:00:00
Dec 13 07:56:17.748 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 07:56:17.748 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.748 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:17.748 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 07:56:17.748 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.748 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.756 PA-FE-TX(1): unicast MAC address: ca:00:7d:04:00:1c
Dec 13 07:56:17.756 C7200-IO-FE(0): unicast MAC address: ca:00:7d:04:00:00
Dec 13 07:56:17.867 CPU0: JIT: flushing data structures (compiled pages=238)
Dec 13 07:56:17.887 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 07:56:17.892 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.892 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:17.892 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 07:56:17.892 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.892 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.893 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 07:56:17.893 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.893 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:17.893 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 07:56:17.893 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:17.893 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:17.895 PA-FE-TX(1): unicast MAC address: ca:00:7d:04:00:1c
Dec 13 07:56:17.895 C7200-IO-FE(0): unicast MAC address: ca:00:7d:04:00:00
Dec 13 07:56:17.902 CPU0: JIT: partial JIT flush (count=198)
Dec 13 07:56:17.931 CPU0: JIT: flushing data structures (compiled pages=235)
Dec 13 07:56:17.965 CPU0: JIT: partial JIT flush (count=187)
Dec 13 07:56:17.993 CPU0: JIT: flushing data structures (compiled pages=233)
Dec 13 07:56:18.031 CPU0: JIT: partial JIT flush (count=192)
Dec 13 07:56:18.078 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 13 07:56:18.120 CPU0: JIT: partial JIT flush (count=204)
Dec 13 07:56:18.166 CPU0: JIT: flushing data structures (compiled pages=238)
Dec 13 07:56:18.196 CPU0: JIT: partial JIT flush (count=201)
Dec 13 07:56:18.230 CPU0: JIT: flushing data structures (compiled pages=245)
Dec 13 07:56:18.276 CPU0: JIT: partial JIT flush (count=191)
Dec 13 07:56:18.308 CPU0: JIT: flushing data structures (compiled pages=250)
Dec 13 07:56:18.356 CPU0: JIT: partial JIT flush (count=148)
Dec 13 07:56:18.432 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 13 07:56:18.482 CPU0: JIT: partial JIT flush (count=188)
Dec 13 07:56:18.629 CPU0: JIT: flushing data structures (compiled pages=243)
Dec 13 07:56:18.670 CPU0: JIT: partial JIT flush (count=184)
Dec 13 07:56:18.758 CPU0: JIT: flushing data structures (compiled pages=245)
Dec 13 07:56:18.866 CPU0: JIT: partial JIT flush (count=191)
Dec 13 07:56:18.911 CPU0: JIT: flushing data structures (compiled pages=247)
Dec 13 07:56:18.939 ROM: unhandled syscall 0x0000001a at pc=0x608487b0 (a1=0x6649abfc,a2=0x0000001c,a3=0x64dee2f8)
Dec 13 07:56:18.939 ROM: unhandled syscall 0x00000009 at pc=0x608487b0 (a1=0x6649abfc,a2=0x0000001c,a3=0x64dee2f8)
Dec 13 07:56:18.961 CPU0: JIT: partial JIT flush (count=180)
Dec 13 07:56:19.106 CPU0: JIT: flushing data structures (compiled pages=250)
Dec 13 07:56:19.138 CPU0: JIT: partial JIT flush (count=190)
Dec 13 07:56:19.162 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 13 07:56:19.190 CPU0: JIT: partial JIT flush (count=212)
Dec 13 07:56:19.220 CPU0: JIT: flushing data structures (compiled pages=243)
Dec 13 07:56:19.249 CPU0: JIT: partial JIT flush (count=191)
Dec 13 07:56:19.315 CPU0: JIT: flushing data structures (compiled pages=246)
Dec 13 07:56:19.355 CPU0: JIT: partial JIT flush (count=171)
Dec 13 07:56:19.383 CPU0: JIT: flushing data structures (compiled pages=247)
Dec 13 07:56:19.431 CPU0: JIT: partial JIT flush (count=174)
Dec 13 07:56:19.455 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 13 07:56:19.456 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 07:56:19.478 C7200-IO-FE(0): unicast MAC address: ca:00:7d:04:00:00
Dec 13 07:56:19.483 CPU0: JIT: partial JIT flush (count=213)
Dec 13 07:56:19.510 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 13 07:56:19.537 CPU0: JIT: partial JIT flush (count=210)
Dec 13 07:56:19.566 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 13 07:56:19.595 CPU0: JIT: partial JIT flush (count=194)
Dec 13 07:56:19.608 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:19.608 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:19.608 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 07:56:19.609 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:19.609 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:19.617 PA-FE-TX(1): unicast MAC address: ca:00:7d:04:00:1c
Dec 13 07:56:19.620 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 13 07:56:19.647 CPU0: JIT: partial JIT flush (count=210)
Dec 13 07:56:19.675 CPU0: JIT: flushing data structures (compiled pages=235)
Dec 13 07:56:19.707 CPU0: JIT: partial JIT flush (count=199)
Dec 13 07:56:19.755 CPU0: JIT: flushing data structures (compiled pages=239)
Dec 13 07:56:19.785 CPU0: JIT: partial JIT flush (count=201)
Dec 13 07:56:19.851 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 13 07:56:19.883 CPU0: JIT: partial JIT flush (count=181)
Dec 13 07:56:19.909 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 13 07:56:19.941 CPU0: JIT: partial JIT flush (count=191)
Dec 13 07:56:19.992 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 13 07:56:20.077 CPU0: JIT: flushing data structures (compiled pages=245)
Dec 13 07:56:20.124 CPU0: JIT: partial JIT flush (count=179)
Dec 13 07:56:20.150 CPU0: JIT: flushing data structures (compiled pages=249)
Dec 13 07:56:20.181 CPU0: JIT: partial JIT flush (count=193)
Dec 13 07:56:20.492 CPU0: JIT: flushing data structures (compiled pages=245)
Dec 13 07:56:20.506 ROM: trying to set bootvar 'BSI=0'
Dec 13 07:56:20.506 ROM: trying to read bootvar 'RET_2_RCALTS'
Dec 13 07:56:20.506 ROM: trying to set bootvar 'RET_2_RCALTS='
Dec 13 07:56:21.128 CPU0: JIT: partial JIT flush (count=176)
Dec 13 07:56:23.115 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 13 07:56:38.508 CPU0: JIT: partial JIT flush (count=161)
Dec 13 07:56:42.111 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 13 07:56:49.980 ROM: trying to set bootvar 'RANDOM_NUM=887813507'
Dec 13 07:57:09.195 CPU0: JIT: partial JIT flush (count=156)
Dec 13 07:57:18.990 CPU0: JIT: flushing data structures (compiled pages=243)
Dec 13 07:58:13.542 CPU0: JIT: partial JIT flush (count=138)
Dec 13 07:58:20.135 CPU0: JIT: flushing data structures (compiled pages=243)
Dec 13 07:59:13.535 CPU0: JIT: partial JIT flush (count=142)
Dec 13 08:00:13.566 CPU0: JIT: flushing data structures (compiled pages=245)
Dec 13 08:00:23.198 CPU0: JIT: partial JIT flush (count=172)
Dec 13 08:00:36.196 CPU0: JIT: flushing data structures (compiled pages=250)
Dec 13 08:00:45.135 CPU0: JIT: partial JIT flush (count=169)
Dec 13 08:00:46.103 CPU0: JIT: flushing data structures (compiled pages=246)
Dec 13 08:00:49.598 CPU0: JIT: partial JIT flush (count=171)
Dec 13 08:00:54.433 CPU0: JIT: flushing data structures (compiled pages=248)
Dec 13 08:01:00.949 CPU0: JIT: partial JIT flush (count=168)
Dec 13 08:01:02.060 CPU0: JIT: flushing data structures (compiled pages=246)
Dec 13 08:01:02.089 CPU0: JIT: partial JIT flush (count=213)
Dec 13 08:01:02.118 CPU0: JIT: flushing data structures (compiled pages=247)
Dec 13 08:01:02.432 CPU0: JIT: partial JIT flush (count=198)
Dec 13 08:01:09.243 CPU0: JIT: flushing data structures (compiled pages=246)
Dec 13 08:01:09.272 CPU0: JIT: partial JIT flush (count=199)
Dec 13 08:01:09.299 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 13 08:01:10.107 CPU0: JIT: partial JIT flush (count=191)
Dec 13 08:01:12.616 CPU0: JIT: flushing data structures (compiled pages=250)
Dec 13 08:01:12.687 CPU0: JIT: partial JIT flush (count=196)
Dec 13 08:01:15.100 CPU0: JIT: flushing data structures (compiled pages=250)
Dec 13 08:01:18.066 CPU0: JIT: partial JIT flush (count=170)
Dec 13 08:01:22.546 CPU0: JIT: flushing data structures (compiled pages=250)
Dec 13 08:01:23.202 CPU0: JIT: partial JIT flush (count=178)
Dec 13 08:02:13.559 CPU0: JIT: flushing data structures (compiled pages=256)
Dec 13 08:02:17.679 CPU0: JIT: partial JIT flush (count=168)
Dec 13 08:02:17.693 ROM: unhandled syscall 0x00000047 at pc=0x608487b0 (a1=0x00000001,a2=0x6095699c,a3=0x653edfc0)
Dec 13 08:02:17.694 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 13 08:02:17.694 ROM: trying to set bootvar 'WARM_REBOOT=FALSE'
Dec 13 08:02:17.707 CPU0: JIT: flushing data structures (compiled pages=262)
Dec 13 08:02:17.737 CPU0: JIT: partial JIT flush (count=197)
Dec 13 08:02:17.764 CPU0: JIT: flushing data structures (compiled pages=262)
Dec 13 08:02:17.788 CPU0: MP_FPGA: read from addr 0x0, pc=0x6093ceec
Dec 13 08:02:17.796 CPU0: JIT: partial JIT flush (count=194)
Dec 13 08:02:17.822 CPU0: JIT: flushing data structures (compiled pages=256)
Dec 13 08:02:17.851 CPU0: JIT: partial JIT flush (count=196)
Dec 13 08:02:17.881 CPU0: JIT: flushing data structures (compiled pages=266)
Dec 13 08:02:17.909 CPU0: JIT: partial JIT flush (count=198)
Dec 13 08:02:17.938 CPU0: JIT: flushing data structures (compiled pages=258)
Dec 13 08:02:17.968 CPU0: JIT: partial JIT flush (count=205)
Dec 13 08:02:17.995 CPU0: JIT: flushing data structures (compiled pages=261)
Dec 13 08:02:18.025 CPU0: JIT: partial JIT flush (count=199)
Dec 13 08:02:18.052 CPU0: JIT: flushing data structures (compiled pages=265)
Dec 13 08:02:18.082 CPU0: JIT: partial JIT flush (count=202)
Dec 13 08:02:18.109 CPU0: JIT: flushing data structures (compiled pages=264)
Dec 13 08:02:18.139 CPU0: JIT: partial JIT flush (count=190)
Dec 13 08:02:18.172 CPU0: JIT: flushing data structures (compiled pages=269)
Dec 13 08:02:22.056 CPU0: JIT: partial JIT flush (count=181)
Dec 13 08:03:13.548 CPU0: JIT: flushing data structures (compiled pages=269)
Dec 13 08:04:13.543 CPU0: JIT: partial JIT flush (count=129)
Dec 13 08:04:20.218 CPU0: JIT: flushing data structures (compiled pages=272)
Dec 13 08:05:13.550 CPU0: JIT: partial JIT flush (count=133)
Dec 13 08:06:13.571 CPU0: JIT: flushing data structures (compiled pages=272)
Dec 13 08:06:20.219 CPU0: JIT: partial JIT flush (count=180)
Dec 13 08:07:13.557 CPU0: JIT: flushing data structures (compiled pages=277)
Dec 13 08:07:36.151 CPU0: JIT: partial JIT flush (count=151)
Dec 13 08:07:39.753 CPU0: JIT: flushing data structures (compiled pages=276)
Dec 13 08:08:13.532 CPU0: JIT: partial JIT flush (count=144)
Dec 13 08:09:13.547 CPU0: JIT: flushing data structures (compiled pages=281)
Dec 13 08:09:21.250 CPU0: JIT: partial JIT flush (count=173)
Dec 13 08:10:13.558 CPU0: JIT: flushing data structures (compiled pages=284)
Dec 13 08:11:13.525 CPU0: JIT: partial JIT flush (count=132)
Dec 13 08:11:19.180 CPU0: JIT: flushing data structures (compiled pages=285)
Dec 13 08:12:13.533 CPU0: JIT: partial JIT flush (count=133)
Dec 13 08:13:13.495 CPU0: JIT: flushing data structures (compiled pages=288)
Dec 13 08:13:20.269 CPU0: JIT: partial JIT flush (count=175)
Dec 13 08:14:13.544 CPU0: JIT: flushing data structures (compiled pages=291)
Dec 13 08:15:13.518 CPU0: JIT: partial JIT flush (count=131)
Dec 13 08:15:20.294 CPU0: JIT: flushing data structures (compiled pages=291)
Dec 13 08:16:13.531 CPU0: JIT: partial JIT flush (count=135)
Dec 13 08:17:13.509 CPU0: JIT: flushing data structures (compiled pages=296)
Dec 13 08:17:20.333 CPU0: JIT: partial JIT flush (count=175)
Dec 13 08:17:37.329 CPU0: JIT: flushing data structures (compiled pages=296)
Dec 13 08:18:13.493 CPU0: JIT: partial JIT flush (count=143)
Dec 13 08:18:20.101 CPU0: JIT: flushing data structures (compiled pages=298)
Dec 13 08:19:13.534 CPU0: JIT: partial JIT flush (count=136)
Dec 13 08:20:13.539 CPU0: JIT: flushing data structures (compiled pages=300)
Dec 13 08:20:20.382 CPU0: JIT: partial JIT flush (count=179)
Dec 13 08:21:11.394 CPU0: JIT: flushing data structures (compiled pages=304)
Dec 13 08:21:13.662 CPU0: JIT: partial JIT flush (count=181)
Dec 13 08:21:19.663 CPU0: JIT: flushing data structures (compiled pages=306)
Dec 13 08:21:21.144 CPU0: JIT: partial JIT flush (count=175)
Dec 13 08:21:27.745 CPU0: JIT: flushing data structures (compiled pages=306)
Dec 13 08:21:30.797 CPU0: JIT: partial JIT flush (count=172)
Dec 13 08:21:31.799 CPU0: JIT: flushing data structures (compiled pages=304)
Dec 13 08:21:41.098 CPU0: JIT: partial JIT flush (count=163)
Dec 13 08:21:44.711 CPU0: JIT: flushing data structures (compiled pages=305)
Dec 13 08:21:47.847 CPU0: JIT: partial JIT flush (count=177)
Dec 13 08:21:47.859 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 13 08:21:47.874 CPU0: JIT: flushing data structures (compiled pages=312)
Dec 13 08:21:47.905 CPU0: JIT: partial JIT flush (count=197)
Dec 13 08:21:47.935 CPU0: JIT: flushing data structures (compiled pages=314)
Dec 13 08:21:47.949 CPU0: MP_FPGA: read from addr 0x0, pc=0x6093ceec
Dec 13 08:21:47.967 CPU0: JIT: partial JIT flush (count=201)
Dec 13 08:21:47.992 CPU0: JIT: flushing data structures (compiled pages=309)
Dec 13 08:21:48.022 CPU0: JIT: partial JIT flush (count=196)
Dec 13 08:21:48.050 CPU0: JIT: flushing data structures (compiled pages=320)
Dec 13 08:21:48.080 CPU0: JIT: partial JIT flush (count=197)
Dec 13 08:21:48.108 CPU0: JIT: flushing data structures (compiled pages=316)
Dec 13 08:21:48.139 CPU0: JIT: partial JIT flush (count=199)
Dec 13 08:21:48.168 CPU0: JIT: flushing data structures (compiled pages=316)
Dec 13 08:21:48.198 CPU0: JIT: partial JIT flush (count=199)
Dec 13 08:21:48.225 CPU0: JIT: flushing data structures (compiled pages=324)
Dec 13 08:21:48.257 CPU0: JIT: partial JIT flush (count=198)
Dec 13 08:21:48.283 CPU0: JIT: flushing data structures (compiled pages=316)
Dec 13 08:21:48.315 CPU0: JIT: partial JIT flush (count=191)
Dec 13 08:21:48.382 CPU0: JIT: flushing data structures (compiled pages=324)
