{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1426545902728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1426545902729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 16 15:45:02 2015 " "Processing started: Mon Mar 16 15:45:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1426545902729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1426545902729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off xillydemo -c xillydemo " "Command: quartus_map --read_settings_files=on --write_settings_files=off xillydemo -c xillydemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1426545902729 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1426545903625 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/svr_lt2_students.v " "Can't analyze file -- file src/svr_lt2_students.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1426545903830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "src/debouncer.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/src/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545903837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426545903837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/xillybus.v 1 1 " "Found 1 design units, including 1 entities, in source file src/xillybus.v" { { "Info" "ISGN_ENTITY_NAME" "1 xillybus " "Found entity 1: xillybus" {  } { { "src/xillybus.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillybus.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545903843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426545903843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/xillydemo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/xillydemo.v" { { "Info" "ISGN_ENTITY_NAME" "1 xillydemo " "Found entity 1: xillydemo" {  } { { "src/xillydemo.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545903853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426545903853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chicho/documents/github/iot_shield/rtl/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v 5 5 " "Found 5 design units, including 5 entities, in source file /users/chicho/documents/github/iot_shield/rtl/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_pipen1b " "Found entity 1: altpcie_hip_pipen1b" {  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545904622 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt4gxb_reset_controller " "Found entity 2: alt4gxb_reset_controller" {  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545904622 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_txcred_patch " "Found entity 3: altpcie_txcred_patch" {  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3397 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545904622 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_tl_cfg_pipe " "Found entity 4: altpcie_tl_cfg_pipe" {  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3800 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545904622 ""} { "Info" "ISGN_ENTITY_NAME" "5 altpcie_pcie_reconfig_bridge " "Found entity 5: altpcie_pcie_reconfig_bridge" {  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3914 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545904622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426545904622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chicho/documents/github/iot_shield/rtl/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v 3 3 " "Found 3 design units, including 3 entities, in source file /users/chicho/documents/github/iot_shield/rtl/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_reconfig_3cgx_alt_dprio_v5k " "Found entity 1: altpcie_reconfig_3cgx_alt_dprio_v5k" {  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545904707 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp " "Found entity 2: altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp" {  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545904707 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_reconfig_3cgx " "Found entity 3: altpcie_reconfig_3cgx" {  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 478 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545904707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426545904707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chicho/documents/github/iot_shield/rtl/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chicho/documents/github/iot_shield/rtl/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545904714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426545904714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chicho/documents/github/iot_shield/rtl/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_examples/chaining_dma/pcie_c4_1x_rs_hip.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chicho/documents/github/iot_shield/rtl/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_examples/chaining_dma/pcie_c4_1x_rs_hip.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_c4_1x_rs_hip " "Found entity 1: pcie_c4_1x_rs_hip" {  } { { "../pcie_core/pcie_c4_1x_examples/chaining_dma/pcie_c4_1x_rs_hip.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_examples/chaining_dma/pcie_c4_1x_rs_hip.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545904719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426545904719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chicho/documents/github/iot_shield/rtl/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_serdes.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/chicho/documents/github/iot_shield/rtl/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_c4_1x_serdes_alt_c3gxb_7cf8 " "Found entity 1: pcie_c4_1x_serdes_alt_c3gxb_7cf8" {  } { { "../pcie_core/pcie_c4_1x_serdes.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_serdes.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545904798 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_c4_1x_serdes " "Found entity 2: pcie_c4_1x_serdes" {  } { { "../pcie_core/pcie_c4_1x_serdes.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_serdes.v" 994 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545904798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426545904798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chicho/documents/github/iot_shield/rtl/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/core/xillybus_core.qxp 1 1 " "Found 1 design units, including 1 entities, in source file /users/chicho/documents/github/iot_shield/rtl/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/core/xillybus_core.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 xillybus_core " "Found entity 1: xillybus_core" {  } { { "../core/xillybus_core.qxp" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/core/xillybus_core.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545904962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426545904962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chicho/documents/github/iot_shield/rtl/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chicho/documents/github/iot_shield/rtl/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_c4_1x " "Found entity 1: pcie_c4_1x" {  } { { "../pcie_core/pcie_c4_1x.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545904969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426545904969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chicho/documents/github/iot_shield/rtl/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chicho/documents/github/iot_shield/rtl/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_c4_1x_core " "Found entity 1: pcie_c4_1x_core" {  } { { "../pcie_core/pcie_c4_1x_core.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_core.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545904976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426545904976 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "xillydemo " "Elaborating entity \"xillydemo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1426545905258 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_clk xillydemo.v(313) " "Verilog HDL or VHDL warning at xillydemo.v(313): object \"counter_clk\" assigned a value but never read" {  } { { "src/xillydemo.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.v" 313 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1426545905261 "|xillydemo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current xillydemo.v(314) " "Verilog HDL or VHDL warning at xillydemo.v(314): object \"current\" assigned a value but never read" {  } { { "src/xillydemo.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.v" 314 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1426545905261 "|xillydemo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 xillydemo.v(342) " "Verilog HDL assignment warning at xillydemo.v(342): truncated value with size 32 to match size of target (2)" {  } { { "src/xillydemo.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1426545905268 "|xillydemo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 xillydemo.v(354) " "Verilog HDL assignment warning at xillydemo.v(354): truncated value with size 32 to match size of target (2)" {  } { { "src/xillydemo.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1426545905268 "|xillydemo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 xillydemo.v(363) " "Verilog HDL assignment warning at xillydemo.v(363): truncated value with size 32 to match size of target (1)" {  } { { "src/xillydemo.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1426545905269 "|xillydemo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 xillydemo.v(365) " "Verilog HDL assignment warning at xillydemo.v(365): truncated value with size 32 to match size of target (4)" {  } { { "src/xillydemo.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1426545905270 "|xillydemo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 xillydemo.v(369) " "Verilog HDL assignment warning at xillydemo.v(369): truncated value with size 32 to match size of target (4)" {  } { { "src/xillydemo.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1426545905270 "|xillydemo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll:clkpll " "Elaborating entity \"altpll\" for hierarchy \"altpll:clkpll\"" {  } { { "src/xillydemo.v" "clkpll" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545905521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll:clkpll " "Elaborated megafunction instantiation \"altpll:clkpll\"" {  } { { "src/xillydemo.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.v" 147 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1426545905570 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll:clkpll " "Instantiated megafunction \"altpll:clkpll\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbout PORT_UNUSED " "Parameter \"port_fbout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk6 PORT_UNUSED " "Parameter \"port_clk6\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk7 PORT_UNUSED " "Parameter \"port_clk7\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk8 PORT_UNUSED " "Parameter \"port_clk8\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk9 PORT_UNUSED " "Parameter \"port_clk9\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "using_fbmimicbidir_port OFF " "Parameter \"using_fbmimicbidir_port\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 10 " "Parameter \"width_clock\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545905574 ""}  } { { "src/xillydemo.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.v" 147 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1426545905574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545905696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426545905696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll altpll:clkpll\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"altpll:clkpll\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545905700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xillybus xillybus:xillybus_ins " "Elaborating entity \"xillybus\" for hierarchy \"xillybus:xillybus_ins\"" {  } { { "src/xillydemo.v" "xillybus_ins" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545905724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_c4_1x xillybus:xillybus_ins\|pcie_c4_1x:pcie " "Elaborating entity \"pcie_c4_1x\" for hierarchy \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\"" {  } { { "src/xillybus.v" "pcie" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillybus.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545905773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_c4_1x_serdes xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes " "Elaborating entity \"pcie_c4_1x_serdes\" for hierarchy \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\"" {  } { { "../pcie_core/pcie_c4_1x.v" "serdes" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545905859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_c4_1x_serdes_alt_c3gxb_7cf8 xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component " "Elaborating entity \"pcie_c4_1x_serdes_alt_c3gxb_7cf8\" for hierarchy \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\"" {  } { { "../pcie_core/pcie_c4_1x_serdes.v" "pcie_c4_1x_serdes_alt_c3gxb_7cf8_component" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_serdes.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545905887 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_patterndetect\[0\] pcie_c4_1x_serdes.v(105) " "Output port \"rx_patterndetect\[0\]\" at pcie_c4_1x_serdes.v(105) has no driver" {  } { { "../pcie_core/pcie_c4_1x_serdes.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_serdes.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1426545906228 "|xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_syncstatus\[0\] pcie_c4_1x_serdes.v(106) " "Output port \"rx_syncstatus\[0\]\" at pcie_c4_1x_serdes.v(106) has no driver" {  } { { "../pcie_core/pcie_c4_1x_serdes.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_serdes.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1426545906228 "|xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|altpll:pll0 " "Elaborating entity \"altpll\" for hierarchy \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|altpll:pll0\"" {  } { { "../pcie_core/pcie_c4_1x_serdes.v" "pll0" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_serdes.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545907786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|altpll:pll0 " "Elaborated megafunction instantiation \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|altpll:pll0\"" {  } { { "../pcie_core/pcie_c4_1x_serdes.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_serdes.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1426545907828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|altpll:pll0 " "Instantiated megafunction \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|altpll:pll0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545907829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545907829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545907829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 10 " "Parameter \"clk1_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545907829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545907829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 10 " "Parameter \"clk2_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545907829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 20 " "Parameter \"clk2_duty_cycle\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545907829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 25 " "Parameter \"clk2_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545907829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_divide_by 2 " "Parameter \"dpa_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545907829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_multiply_by 25 " "Parameter \"dpa_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545907829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545907829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode no_compensation " "Parameter \"operation_mode\" = \"no_compensation\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545907829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545907829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545907829 ""}  } { { "../pcie_core/pcie_c4_1x_serdes.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_serdes.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1426545907829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_nn81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_nn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_nn81 " "Found entity 1: altpll_nn81" {  } { { "db/altpll_nn81.tdf" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/altpll_nn81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545907936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426545907936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_nn81 xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|altpll:pll0\|altpll_nn81:auto_generated " "Elaborating entity \"altpll_nn81\" for hierarchy \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|altpll:pll0\|altpll_nn81:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545907940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_rs_serdes xillybus:xillybus_ins\|pcie_c4_1x:pcie\|altpcie_rs_serdes:rs_serdes " "Elaborating entity \"altpcie_rs_serdes\" for hierarchy \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|altpcie_rs_serdes:rs_serdes\"" {  } { { "../pcie_core/pcie_c4_1x.v" "rs_serdes" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545907960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_c4_1x_core xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper " "Elaborating entity \"pcie_c4_1x_core\" for hierarchy \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\"" {  } { { "../pcie_core/pcie_c4_1x.v" "wrapper" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.v" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545908051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_hip_pipen1b xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst " "Elaborating entity \"altpcie_hip_pipen1b\" for hierarchy \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\"" {  } { { "../pcie_core/pcie_c4_1x_core.v" "altpcie_hip_pipen1b_inst" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_core.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545908202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pcie_reconfig_bridge xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0 " "Elaborating entity \"altpcie_pcie_reconfig_bridge\" for hierarchy \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\"" {  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" "altpcie_pcie_reconfig_bridge0" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 2549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545908446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_txcred_patch:txcred_patch0 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_txcred_patch:txcred_patch0\"" {  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" "txcred_patch0" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545908516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_tl_cfg_pipe xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst " "Elaborating entity \"altpcie_tl_cfg_pipe\" for hierarchy \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst\"" {  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" "altpcie_tl_cfg_pipe_inst" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545908566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_reconfig_3cgx xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig " "Elaborating entity \"altpcie_reconfig_3cgx\" for hierarchy \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\"" {  } { { "src/xillybus.v" "reconfig" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillybus.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545908614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component " "Elaborating entity \"altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp\" for hierarchy \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\"" {  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545908643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cal_c3gxb xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|alt_cal_c3gxb:calibration_c3gxb " "Elaborating entity \"alt_cal_c3gxb\" for hierarchy \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|alt_cal_c3gxb:calibration_c3gxb\"" {  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "calibration_c3gxb" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545908704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|alt_cal_c3gxb:calibration_c3gxb " "Elaborated megafunction instantiation \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|alt_cal_c3gxb:calibration_c3gxb\"" {  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 432 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1426545908757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|alt_cal_c3gxb:calibration_c3gxb " "Instantiated megafunction \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|alt_cal_c3gxb:calibration_c3gxb\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "channel_address_width 2 " "Parameter \"channel_address_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545908757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 4 " "Parameter \"number_of_channels\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545908757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_model_mode FALSE " "Parameter \"sim_model_mode\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545908757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type alt_cal_c3gxb " "Parameter \"lpm_type\" = \"alt_cal_c3gxb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545908757 ""}  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 432 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1426545908757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|alt_cal_c3gxb:calibration_c3gxb\|lpm_mux:alt_cal_mux_gen.testbus_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|alt_cal_c3gxb:calibration_c3gxb\|lpm_mux:alt_cal_mux_gen.testbus_mux\"" {  } { { "alt_cal_c3gxb.v" "alt_cal_mux_gen.testbus_mux" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/alt_cal_c3gxb.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545908798 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|alt_cal_c3gxb:calibration_c3gxb\|lpm_mux:alt_cal_mux_gen.testbus_mux xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|alt_cal_c3gxb:calibration_c3gxb " "Elaborated megafunction instantiation \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|alt_cal_c3gxb:calibration_c3gxb\|lpm_mux:alt_cal_mux_gen.testbus_mux\", which is child of megafunction instantiation \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|alt_cal_c3gxb:calibration_c3gxb\"" {  } { { "alt_cal_c3gxb.v" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/alt_cal_c3gxb.v" 103 0 0 } } { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 432 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1426545908811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4vc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4vc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4vc " "Found entity 1: mux_4vc" {  } { { "db/mux_4vc.tdf" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/mux_4vc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545908887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426545908887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4vc xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|alt_cal_c3gxb:calibration_c3gxb\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_4vc:auto_generated " "Elaborating entity \"mux_4vc\" for hierarchy \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|alt_cal_c3gxb:calibration_c3gxb\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_4vc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545908890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_reconfig_3cgx_alt_dprio_v5k xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio " "Elaborating entity \"altpcie_reconfig_3cgx_alt_dprio_v5k\" for hierarchy \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\"" {  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "dprio" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545908907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr " "Elaborating entity \"lpm_compare\" for hierarchy \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr\"" {  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "pre_amble_cmpr" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545908987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr " "Elaborated megafunction instantiation \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr\"" {  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 228 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1426545909003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr " "Instantiated megafunction \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545909003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545909003 ""}  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 228 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1426545909003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_87e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_87e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_87e " "Found entity 1: cmpr_87e" {  } { { "db/cmpr_87e.tdf" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/cmpr_87e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545909095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426545909095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_87e xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr\|cmpr_87e:auto_generated " "Elaborating entity \"cmpr_87e\" for hierarchy \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr\|cmpr_87e:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545909098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr " "Elaborating entity \"lpm_compare\" for hierarchy \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr\"" {  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "rd_data_output_cmpr" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545909135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr " "Elaborated megafunction instantiation \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr\"" {  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 252 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1426545909150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr " "Instantiated megafunction \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545909150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545909150 ""}  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 252 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1426545909150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kae " "Found entity 1: cmpr_kae" {  } { { "db/cmpr_kae.tdf" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/cmpr_kae.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545909243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426545909243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_kae xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr\|cmpr_kae:auto_generated " "Elaborating entity \"cmpr_kae\" for hierarchy \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr\|cmpr_kae:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545909247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr " "Elaborating entity \"lpm_compare\" for hierarchy \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr\"" {  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "state_mc_cmpr" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545909271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr " "Elaborated megafunction instantiation \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr\"" {  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 276 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1426545909292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr " "Instantiated megafunction \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545909292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545909292 ""}  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 276 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1426545909292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_usd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_usd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_usd " "Found entity 1: cmpr_usd" {  } { { "db/cmpr_usd.tdf" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/cmpr_usd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545909396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426545909396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_usd xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr\|cmpr_usd:auto_generated " "Elaborating entity \"cmpr_usd\" for hierarchy \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr\|cmpr_usd:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545909408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter " "Elaborating entity \"lpm_counter\" for hierarchy \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter\"" {  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "state_mc_counter" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545909491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter " "Elaborated megafunction instantiation \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter\"" {  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 304 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1426545909521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter " "Instantiated megafunction \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545909522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545909522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545909522 ""}  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 304 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1426545909522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_29h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_29h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_29h " "Found entity 1: cntr_29h" {  } { { "db/cntr_29h.tdf" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/cntr_29h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545909617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426545909617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_29h xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter\|cntr_29h:auto_generated " "Elaborating entity \"cntr_29h\" for hierarchy \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter\|cntr_29h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545909622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode " "Elaborating entity \"lpm_decode\" for hierarchy \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode\"" {  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "state_mc_decode" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545909690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode " "Elaborated megafunction instantiation \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode\"" {  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 324 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1426545909704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode " "Instantiated megafunction \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545909704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545909704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_decode " "Parameter \"lpm_type\" = \"lpm_decode\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545909704 ""}  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 324 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1426545909704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8ff.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8ff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8ff " "Found entity 1: decode_8ff" {  } { { "db/decode_8ff.tdf" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/decode_8ff.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545909809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426545909809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8ff xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode\|decode_8ff:auto_generated " "Elaborating entity \"decode_8ff\" for hierarchy \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode\|decode_8ff:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545909814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_c4_1x_rs_hip xillybus:xillybus_ins\|pcie_c4_1x_rs_hip:rs_hip " "Elaborating entity \"pcie_c4_1x_rs_hip\" for hierarchy \"xillybus:xillybus_ins\|pcie_c4_1x_rs_hip:rs_hip\"" {  } { { "src/xillybus.v" "rs_hip" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillybus.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545909846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xillybus_core xillybus:xillybus_ins\|xillybus_core:xillybus_core_ins " "Elaborating entity \"xillybus_core\" for hierarchy \"xillybus:xillybus_ins\|xillybus_core:xillybus_core_ins\"" {  } { { "src/xillybus.v" "xillybus_core_ins" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillybus.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545909875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:d1 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:d1\"" {  } { { "src/xillydemo.v" "d1" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545910057 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 debouncer.v(13) " "Verilog HDL assignment warning at debouncer.v(13): truncated value with size 32 to match size of target (20)" {  } { { "src/debouncer.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/src/debouncer.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1426545910058 "|xillydemo|debouncer:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 debouncer.v(16) " "Verilog HDL assignment warning at debouncer.v(16): truncated value with size 32 to match size of target (20)" {  } { { "src/debouncer.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/src/debouncer.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1426545910058 "|xillydemo|debouncer:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 debouncer.v(18) " "Verilog HDL assignment warning at debouncer.v(18): truncated value with size 32 to match size of target (20)" {  } { { "src/debouncer.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/src/debouncer.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1426545910058 "|xillydemo|debouncer:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo scfifo:fifo_32 " "Elaborating entity \"scfifo\" for hierarchy \"scfifo:fifo_32\"" {  } { { "src/xillydemo.v" "fifo_32" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.v" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545910217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scfifo:fifo_32 " "Elaborated megafunction instantiation \"scfifo:fifo_32\"" {  } { { "src/xillydemo.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.v" 798 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1426545910232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scfifo:fifo_32 " "Instantiated megafunction \"scfifo:fifo_32\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545910233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545910233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545910233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545910233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545910233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545910233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545910233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545910233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545910233 ""}  } { { "src/xillydemo.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.v" 798 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1426545910233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_hd11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_hd11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_hd11 " "Found entity 1: scfifo_hd11" {  } { { "db/scfifo_hd11.tdf" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/scfifo_hd11.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545910362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426545910362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_hd11 scfifo:fifo_32\|scfifo_hd11:auto_generated " "Elaborating entity \"scfifo_hd11\" for hierarchy \"scfifo:fifo_32\|scfifo_hd11:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545910367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_2vv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_2vv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_2vv " "Found entity 1: a_dpfifo_2vv" {  } { { "db/a_dpfifo_2vv.tdf" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/a_dpfifo_2vv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545910406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426545910406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_2vv scfifo:fifo_32\|scfifo_hd11:auto_generated\|a_dpfifo_2vv:dpfifo " "Elaborating entity \"a_dpfifo_2vv\" for hierarchy \"scfifo:fifo_32\|scfifo_hd11:auto_generated\|a_dpfifo_2vv:dpfifo\"" {  } { { "db/scfifo_hd11.tdf" "dpfifo" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/scfifo_hd11.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545910410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_t7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_t7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_t7e " "Found entity 1: a_fefifo_t7e" {  } { { "db/a_fefifo_t7e.tdf" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/a_fefifo_t7e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545910470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426545910470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_t7e scfifo:fifo_32\|scfifo_hd11:auto_generated\|a_dpfifo_2vv:dpfifo\|a_fefifo_t7e:fifo_state " "Elaborating entity \"a_fefifo_t7e\" for hierarchy \"scfifo:fifo_32\|scfifo_hd11:auto_generated\|a_dpfifo_2vv:dpfifo\|a_fefifo_t7e:fifo_state\"" {  } { { "db/a_dpfifo_2vv.tdf" "fifo_state" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/a_dpfifo_2vv.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545910475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_as7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_as7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_as7 " "Found entity 1: cntr_as7" {  } { { "db/cntr_as7.tdf" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/cntr_as7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545910621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426545910621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_as7 scfifo:fifo_32\|scfifo_hd11:auto_generated\|a_dpfifo_2vv:dpfifo\|a_fefifo_t7e:fifo_state\|cntr_as7:count_usedw " "Elaborating entity \"cntr_as7\" for hierarchy \"scfifo:fifo_32\|scfifo_hd11:auto_generated\|a_dpfifo_2vv:dpfifo\|a_fefifo_t7e:fifo_state\|cntr_as7:count_usedw\"" {  } { { "db/a_fefifo_t7e.tdf" "count_usedw" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/a_fefifo_t7e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545910625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_vrt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_vrt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_vrt " "Found entity 1: dpram_vrt" {  } { { "db/dpram_vrt.tdf" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/dpram_vrt.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545910745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426545910745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_vrt scfifo:fifo_32\|scfifo_hd11:auto_generated\|a_dpfifo_2vv:dpfifo\|dpram_vrt:FIFOram " "Elaborating entity \"dpram_vrt\" for hierarchy \"scfifo:fifo_32\|scfifo_hd11:auto_generated\|a_dpfifo_2vv:dpfifo\|dpram_vrt:FIFOram\"" {  } { { "db/a_dpfifo_2vv.tdf" "FIFOram" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/a_dpfifo_2vv.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545910750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m7k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m7k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m7k1 " "Found entity 1: altsyncram_m7k1" {  } { { "db/altsyncram_m7k1.tdf" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/altsyncram_m7k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545910913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426545910913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m7k1 scfifo:fifo_32\|scfifo_hd11:auto_generated\|a_dpfifo_2vv:dpfifo\|dpram_vrt:FIFOram\|altsyncram_m7k1:altsyncram1 " "Elaborating entity \"altsyncram_m7k1\" for hierarchy \"scfifo:fifo_32\|scfifo_hd11:auto_generated\|a_dpfifo_2vv:dpfifo\|dpram_vrt:FIFOram\|altsyncram_m7k1:altsyncram1\"" {  } { { "db/dpram_vrt.tdf" "altsyncram1" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/dpram_vrt.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545910917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_urb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_urb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_urb " "Found entity 1: cntr_urb" {  } { { "db/cntr_urb.tdf" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/cntr_urb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545911121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426545911121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_urb scfifo:fifo_32\|scfifo_hd11:auto_generated\|a_dpfifo_2vv:dpfifo\|cntr_urb:rd_ptr_count " "Elaborating entity \"cntr_urb\" for hierarchy \"scfifo:fifo_32\|scfifo_hd11:auto_generated\|a_dpfifo_2vv:dpfifo\|cntr_urb:rd_ptr_count\"" {  } { { "db/a_dpfifo_2vv.tdf" "rd_ptr_count" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/a_dpfifo_2vv.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545911124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo scfifo:fifo_8 " "Elaborating entity \"scfifo\" for hierarchy \"scfifo:fifo_8\"" {  } { { "src/xillydemo.v" "fifo_8" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.v" 825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545911196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scfifo:fifo_8 " "Elaborated megafunction instantiation \"scfifo:fifo_8\"" {  } { { "src/xillydemo.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.v" 825 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1426545911209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scfifo:fifo_8 " "Instantiated megafunction \"scfifo:fifo_8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545911209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545911209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545911209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545911209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545911209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545911209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545911209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545911209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1426545911209 ""}  } { { "src/xillydemo.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.v" 825 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1426545911209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1901.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1901.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1901 " "Found entity 1: scfifo_1901" {  } { { "db/scfifo_1901.tdf" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/scfifo_1901.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545911289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426545911289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1901 scfifo:fifo_8\|scfifo_1901:auto_generated " "Elaborating entity \"scfifo_1901\" for hierarchy \"scfifo:fifo_8\|scfifo_1901:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545911294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_k001.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_k001.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_k001 " "Found entity 1: a_dpfifo_k001" {  } { { "db/a_dpfifo_k001.tdf" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/a_dpfifo_k001.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545911356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426545911356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_k001 scfifo:fifo_8\|scfifo_1901:auto_generated\|a_dpfifo_k001:dpfifo " "Elaborating entity \"a_dpfifo_k001\" for hierarchy \"scfifo:fifo_8\|scfifo_1901:auto_generated\|a_dpfifo_k001:dpfifo\"" {  } { { "db/scfifo_1901.tdf" "dpfifo" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/scfifo_1901.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545911363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_sae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_sae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_sae " "Found entity 1: a_fefifo_sae" {  } { { "db/a_fefifo_sae.tdf" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/a_fefifo_sae.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545911525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426545911525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_sae scfifo:fifo_8\|scfifo_1901:auto_generated\|a_dpfifo_k001:dpfifo\|a_fefifo_sae:fifo_state " "Elaborating entity \"a_fefifo_sae\" for hierarchy \"scfifo:fifo_8\|scfifo_1901:auto_generated\|a_dpfifo_k001:dpfifo\|a_fefifo_sae:fifo_state\"" {  } { { "db/a_dpfifo_k001.tdf" "fifo_state" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/a_dpfifo_k001.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545911533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jt7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jt7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jt7 " "Found entity 1: cntr_jt7" {  } { { "db/cntr_jt7.tdf" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/cntr_jt7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545911681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426545911681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jt7 scfifo:fifo_8\|scfifo_1901:auto_generated\|a_dpfifo_k001:dpfifo\|a_fefifo_sae:fifo_state\|cntr_jt7:count_usedw " "Elaborating entity \"cntr_jt7\" for hierarchy \"scfifo:fifo_8\|scfifo_1901:auto_generated\|a_dpfifo_k001:dpfifo\|a_fefifo_sae:fifo_state\|cntr_jt7:count_usedw\"" {  } { { "db/a_fefifo_sae.tdf" "count_usedw" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/a_fefifo_sae.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545911685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_rrt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_rrt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_rrt " "Found entity 1: dpram_rrt" {  } { { "db/dpram_rrt.tdf" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/dpram_rrt.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545911831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426545911831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_rrt scfifo:fifo_8\|scfifo_1901:auto_generated\|a_dpfifo_k001:dpfifo\|dpram_rrt:FIFOram " "Elaborating entity \"dpram_rrt\" for hierarchy \"scfifo:fifo_8\|scfifo_1901:auto_generated\|a_dpfifo_k001:dpfifo\|dpram_rrt:FIFOram\"" {  } { { "db/a_dpfifo_k001.tdf" "FIFOram" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/a_dpfifo_k001.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545911836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_87k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_87k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_87k1 " "Found entity 1: altsyncram_87k1" {  } { { "db/altsyncram_87k1.tdf" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/altsyncram_87k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545911976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426545911976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_87k1 scfifo:fifo_8\|scfifo_1901:auto_generated\|a_dpfifo_k001:dpfifo\|dpram_rrt:FIFOram\|altsyncram_87k1:altsyncram1 " "Elaborating entity \"altsyncram_87k1\" for hierarchy \"scfifo:fifo_8\|scfifo_1901:auto_generated\|a_dpfifo_k001:dpfifo\|dpram_rrt:FIFOram\|altsyncram_87k1:altsyncram1\"" {  } { { "db/dpram_rrt.tdf" "altsyncram1" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/dpram_rrt.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545911981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7tb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7tb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7tb " "Found entity 1: cntr_7tb" {  } { { "db/cntr_7tb.tdf" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/cntr_7tb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426545912150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426545912150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7tb scfifo:fifo_8\|scfifo_1901:auto_generated\|a_dpfifo_k001:dpfifo\|cntr_7tb:rd_ptr_count " "Elaborating entity \"cntr_7tb\" for hierarchy \"scfifo:fifo_8\|scfifo_1901:auto_generated\|a_dpfifo_k001:dpfifo\|cntr_7tb:rd_ptr_count\"" {  } { { "db/a_dpfifo_k001.tdf" "rd_ptr_count" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/db/a_dpfifo_k001.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426545912154 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "CSI svr_lt2 " "Node instance \"CSI\" instantiates undefined entity \"svr_lt2\"" {  } { { "src/xillydemo.v" "CSI" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/current_csi_implementation/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.v" 301 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1 1426545912179 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  13 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "399 " "Peak virtual memory: 399 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1426545912926 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 16 15:45:12 2015 " "Processing ended: Mon Mar 16 15:45:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1426545912926 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1426545912926 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1426545912926 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1426545912926 ""}
