# -----------------------------------------------------------------------------------
# Copyright 2024, Gilles Zunino
# -----------------------------------------------------------------------------------

# FT4232HL dual channel breakout board

#
# FT4232HL Datasheet: https://www.ftdichip.com/Support/Documents/DataSheets/ICs/DS_FT4232H.pdf
#
adapter driver ftdi

# VID / PID for dual channel FT4232HL board
ftdi vid_pid 0x0403 0x6011

# ----------------------------------------------------------------------------
# Function assignment on the Aud FTDI board
#   Interface 0 - Channel A - [ADBUS] - JTAG on pin headers CN1
#   Interface 1 - Channel B - [BDBUS] - JTAG on 2x10 yellow connector and pin headers CN1
#   Interface 2 - Channel C - [CDBUS] - [UART] on pin headers CN2
#   Interface 3 - Channel D - [DDBUS] - [UART] on pin headers CN2
# ----------------------------------------------------------------------------

# JTAG connector on the quad channel board is wired to channel B - This could also be 0 for channel A
ftdi channel 1

# Configure the speed (in kHz):
#  * As high as 20MHz if CPU frequency is 80MHz
#  * As high as 26MHz if CPU frequency is 160MHz or 240MHz
adapter speed 140000


# ----------------------------------------------------------------------------
# FTDI Initial Layout - JTAG MPSSE engine is on ADBUSx / BDBUSx
# ----------------------------------------------------------------------------

# ----------------------------------------------------------------------------
# LEDs - THere are no LED connected to a GPIO pin on the FT4232HL
#
# LED1     - Power
# LED2     - DDBUS0 [TXD]
# LED3     - DDBUS1 [RXD]
# RGB LED4 - BDBUS1 [TDI]    => Blue
#            BDBUS0 [TCK]    => Red
#            ADBUS1 [TDI]    => Green
# RGB LED5 - ADBUS0 [TCK]    => Blue
#            CDBUS1 [RXD]    => Red
#            CDBUS0 [TXD]    => Green
# ----------------------------------------------------------------------------

# ----------------------------------------------------------------------------
#  4 Wires JTAG (TCK, TDI, TDO, TMS)
#                                                             O=1,I=0
#    A*BUS                                 Data              Direction
# ---B*BUS---------------------------CCCCCCCC|DDDDDDDD---CCCCCCCC|DDDDDDDD
# --------\__________________________76543210|76543210___76543210|76543210
#
# Signal       FT432H          I/O
# JTAG TCK   - BDBUS0          [O]           |xxxxxxx0           |xxxxxxx1
# JTAG TDI   - BDBUS1          [O]           |xxxxxx0x           |xxxxxx1x
# JTAG TDO   - BDBUS2          [I]           |xxxxx0xx           |xxxxx0xx
# JTAG TMS   - BDBUS3          [O]           |xxxx1xxx           |xxxx1xxx
# N/A        - BDBUS4 [GPIOL0] [I]           |xxx0xxxx           |xxx0xxxx
# N/A        - BDBUS5 [GPIOL1] [I]           |xx0xxxxx           |xx0xxxxx
# N/A        - BDBUS6 [GPIOL2] [O]           |x0xxxxxx           |x0xxxxxx
# N/A        - BDBUS7 [GPIOL3] [O]           |0xxxxxxx           |0xxxxxxx
#                                    -------------------------------------
#                                               0x08                0x0B
#
# ftdi_layout_init is a 16 bits value dependent on the FTDI channel in use
#
#                      Data / Direction Layout
#                           0x00 AD7…AD0
#                           0x00 BD7…BD0
#
# The following layout works for both options on FT4232HL
#   * Interface 0 - Channel A - [ADBUS]
#   * Interface 1 - Channel B - [BDBUS]
#
# With 4 wires, nTRST and nSRST are not used
reset_config none

# ESP32 uses 4 wires JTAG - No other function is enabled
ftdi layout_init 0x0008 0x000B

# ----------------------------------------------------------------------------

# Configure FTDI 4232HL to sample TDO on falling edge of TCK - This enhances reliability at high adapater speeds
ftdi tdo_sample_edge falling

# The ESP32 only supports JTAG
transport select jtag