Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Wed Apr  9 11:22:52 2014
| Host         : ee-boxer0 running 64-bit Ubuntu 10.04.4 LTS
| Command      : report_control_sets -verbose -file zynq_system_wrapper_control_sets_placed.rpt
| Design       : zynq_system_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    66 |
| Minimum Number of register sites lost to control set restrictions |    72 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1242 |          438 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             103 |           30 |
| Yes          | No                    | No                     |            1215 |          441 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             112 |           35 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                                               Enable Signal                                                              |                                                                                                        Set/Reset Signal                                                                                                        | Slice Load Count | Bel Load Count |
+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push   |                                                                                                                                                                                                                                |                1 |              2 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0_pp_1_reg_275[3]_i_1                                                                           |                                                                                                                                                                                                                                |                1 |              4 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1                                                  |                                                                                                                                                                                                                                |                2 |              4 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__0                                               | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[7]_i_1__0                                                                                                                                     |                1 |              4 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__0                                               |                                                                                                                                                                                                                                |                3 |              4 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__1                                               |                                                                                                                                                                                                                                |                2 |              4 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/inst/vivado_activity_thread_CORE_IO_if_U/ar_hs                                                    |                                                                                                                                                                                                                                |                3 |              5 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/rst_processing_system7_0_50M/U0/SEQ/seq_cnt_en                                                                             | zynq_system_i/rst_processing_system7_0_50M/U0/clear                                                                                                                                                                            |                1 |              6 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                          | zynq_system_i/vivado_activity_thread_0/inst/vivado_activity_thread_U/vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp_U2/vivado_activity_thread_ap_fmul_2_max_dsp_u/U0/i_synth/MULT.OP/EXP/state_dec[0]                      |                2 |              6 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0_tmp_pn_reg_146[31]_i_2                                                                        | zynq_system_i/vivado_activity_thread_0/n_0_tmp_pn_reg_146[29]_i_1                                                                                                                                                              |                2 |              7 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                          | zynq_system_i/vivado_activity_thread_0/inst/vivado_activity_thread_U/vivado_activity_thread_fdiv_32ns_32ns_32_16_U3/vivado_activity_thread_ap_fdiv_14_no_dsp_u/U0/i_synth/n_0_DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op[7]_i_1 |                2 |              7 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0                                                                                       |                2 |              8 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_incr[0]_i_1__0                                             |                                                                                                                                                                                                                                |                2 |              8 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_incr[0]_i_1                                                |                                                                                                                                                                                                                                |                2 |              8 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1                                    |                                                                                                                                                                                                                                |                3 |              8 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1__0                                 |                                                                                                                                                                                                                                |                3 |              8 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[7]_i_1                                                  |                                                                                                                                                                                                                                |                4 |              8 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                          | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_areset_d1_i_1                                                                                                                                           |                2 |              8 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1                                               |                                                                                                                                                                                                                                |                3 |              8 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1__0                                            |                                                                                                                                                                                                                                |                3 |              8 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/inst/vivado_activity_thread_CORE_IO_if_U/aw_hs                                                    |                                                                                                                                                                                                                                |                3 |              8 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                          | zynq_system_i/vivado_activity_thread_0/inst/sig_vivado_activity_thread_ap_rst                                                                                                                                                  |                5 |             11 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r     |                                                                                                                                                                                                                                |                4 |             13 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in        |                                                                                                                                                                                                                                |                3 |             14 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_bready                |                                                                                                                                                                                                                                |                4 |             14 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/b_push                      |                                                                                                                                                                                                                                |                3 |             20 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0_tmp_pn_reg_146[31]_i_2                                                                        | zynq_system_i/vivado_activity_thread_0/n_0_tmp_pn_reg_146[31]_i_1                                                                                                                                                              |                5 |             24 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/inst/vivado_activity_thread_CORE_IO_if_U/ar_hs                                                    | zynq_system_i/vivado_activity_thread_0/n_0_rdata[31]_i_1                                                                                                                                                                       |               15 |             27 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/p_1_in       |                                                                                                                                                                                                                                |               10 |             28 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/p_1_in       |                                                                                                                                                                                                                                |                6 |             28 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/s_axi_arready                                                         |                                                                                                                                                                                                                                |                5 |             28 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/s_axi_awready                                                         |                                                                                                                                                                                                                                |               11 |             28 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0_delta_time_0_reg_246[31]_i_1                                                                  |                                                                                                                                                                                                                                |                6 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0_temp_value_reg_296[31]_i_1                                                                    |                                                                                                                                                                                                                                |               13 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0__kernel_u_a_0_rfir[31]_i_1                                                                    |                                                                                                                                                                                                                                |               13 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0__kernel_u_a_0_current_price[31]_i_1                                                           |                                                                                                                                                                                                                                |               11 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/reg_2100                                                                                          |                                                                                                                                                                                                                                |                9 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0__kernel_u_a_0_volatility[31]_i_1                                                              |                                                                                                                                                                                                                                |               13 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0__kernel_u_a_0_initial_volatility[31]_i_1                                                      |                                                                                                                                                                                                                                |               13 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0__kernel_u_a_0_volatility_volatility[31]_i_1                                                   |                                                                                                                                                                                                                                |               13 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0__kernel_u_a_0_rho[31]_i_1                                                                     |                                                                                                                                                                                                                                |               12 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0__kernel_o_a_0_second_barrier[31]_i_1                                                          |                                                                                                                                                                                                                                |               14 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0__kernel_u_a_0_correlation_matrix_1_1[31]_i_1                                                  |                                                                                                                                                                                                                                |               12 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0__kernel_u_a_0_correlation_matrix_1_0[31]_i_1                                                  |                                                                                                                                                                                                                                |               14 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0__kernel_u_a_0_correlation_matrix_0_1[31]_i_1                                                  |                                                                                                                                                                                                                                |               12 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0__kernel_o_a_0_barrier[31]_i_1                                                                 |                                                                                                                                                                                                                                |               12 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0__kernel_o_a_0_call[31]_i_1                                                                    |                                                                                                                                                                                                                                |               11 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0__kernel_o_a_0_time_period[31]_i_1                                                             |                                                                                                                                                                                                                                |               13 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0__kernel_o_a_0_strike_price[31]_i_1                                                            |                                                                                                                                                                                                                                |                9 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0__kernel_o_a_0_down[31]_i_1                                                                    |                                                                                                                                                                                                                                |               12 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0__kernel_o_a_0_out[31]_i_1                                                                     |                                                                                                                                                                                                                                |               14 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0__kernel_u_a_0_kappa[31]_i_1                                                                   |                                                                                                                                                                                                                                |               13 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0__seed_0_s3[31]_i_1                                                                            |                                                                                                                                                                                                                                |               13 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/inst/vivado_activity_thread_CORE_IO_if_U/p_0_in0                                                  |                                                                                                                                                                                                                                |               10 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0__kernel_o_a_0_points[31]_i_1                                                                  |                                                                                                                                                                                                                                |               14 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0__kernel_u_a_0_theta[31]_i_1                                                                   |                                                                                                                                                                                                                                |               13 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0__kernel_u_a_0_correlation_matrix_0_0[31]_i_1                                                  |                                                                                                                                                                                                                                |               14 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0__seed_0_s1[31]_i_1                                                                            |                                                                                                                                                                                                                                |               13 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0__seed_0_s2[31]_i_1                                                                            |                                                                                                                                                                                                                                |               13 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0_u_v_0_gamma_reg_280[31]_i_1                                                                   |                                                                                                                                                                                                                                |               11 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/wr_en0       |                                                                                                                                                                                                                                |                9 |             34 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0_pp_reg_170[3]_i_2                                                                             | zynq_system_i/vivado_activity_thread_0/n_0_pp_reg_170[3]_i_1                                                                                                                                                                   |                9 |             36 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_rready                |                                                                                                                                                                                                                                |               14 |             47 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in        |                                                                                                                                                                                                                                |               14 |             47 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                          | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                         |               19 |             71 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                          |                                                                                                                                                                                                                                |              447 |           1269 |
+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


