
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.023681                       # Number of seconds simulated
sim_ticks                                 23680730000                       # Number of ticks simulated
final_tick                                23680730000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 198082                       # Simulator instruction rate (inst/s)
host_op_rate                                   220770                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              469072660                       # Simulator tick rate (ticks/s)
host_mem_usage                                 658960                       # Number of bytes of host memory used
host_seconds                                    50.48                       # Real time elapsed on the host
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      11145386                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst        28873600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1376832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30250432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst     28873600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      28873600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       440256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          440256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           451150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            21513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              472663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          6879                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6879                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst         1219286737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           58141451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1277428187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst    1219286737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1219286737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        18591319                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             18591319                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        18591319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst        1219286737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          58141451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1296019506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      472663                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6879                       # Number of write requests accepted
system.mem_ctrls.readBursts                    472663                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6879                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               29892352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  358080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  112192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30250432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               440256                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   5595                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5102                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           11                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            128791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             75562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            121186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             38493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            32863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            21556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   23680401000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                472663                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6879                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  425100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   40322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        74458                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    402.951248                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   244.696111                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   372.705012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        17340     23.29%     23.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19564     26.28%     49.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9213     12.37%     61.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4523      6.07%     68.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2866      3.85%     71.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2137      2.87%     74.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1674      2.25%     76.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2255      3.03%     80.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14886     19.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        74458                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          109                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    4267.082569                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   3817.672561                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2223.122179                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.92%      0.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            2      1.83%      2.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            4      3.67%      6.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           13     11.93%     18.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            9      8.26%     26.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           14     12.84%     39.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095           22     20.18%     59.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            9      8.26%     67.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            4      3.67%     71.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631           12     11.01%     82.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            5      4.59%     87.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            2      1.83%     88.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            3      2.75%     91.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            2      1.83%     93.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.92%     94.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.92%     95.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.92%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            2      1.83%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13824-14335            1      0.92%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14848-15359            1      0.92%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           109                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          109                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.082569                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.077280                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.433086                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              105     96.33%     96.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3      2.75%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.92%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           109                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2429861250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             11187386250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2335340000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      5202.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23952.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1262.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         4.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1277.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     18.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.81                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   392881                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1478                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.17                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      49381.29                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                430466400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                234877500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              3013654800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                7043760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1546530960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          16048479960                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            129333750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            21410387130                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            904.221829                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    125108000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     790660000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   22762492000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                132436080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 72261750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               629280600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4315680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           1546530960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          14481021285                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1504297500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            18370143855                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            775.823668                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   2419588000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     790660000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   20468309500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                 2275066                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1636277                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            114353                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1072190                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  971334                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             90.593458                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  248165                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              16033                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   31                       # Number of system calls
system.cpu.numCycles                         47361461                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           12453486                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12726724                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2275066                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1219499                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2896806                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  232452                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   67                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           313                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          128                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1906455                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 69387                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           15467026                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.922746                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.267420                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 12729598     82.30%     82.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   294278      1.90%     84.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   301661      1.95%     86.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   263264      1.70%     87.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   275427      1.78%     89.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   242287      1.57%     91.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   234379      1.52%     92.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   143724      0.93%     93.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   982408      6.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             15467026                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.048036                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.268715                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 11918284                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                862832                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2422848                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                154784                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 108278                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               376035                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  7982                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               13916632                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 22528                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 108278                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 12009277                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  227672                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         327201                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2485013                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                309585                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               13678680                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 283880                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   3317                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                    606                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            17592073                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              63236494                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         17761783                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                27                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              14080277                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  3511704                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              10336                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           5188                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    600591                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1701644                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1241390                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             71983                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           269353                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   13204794                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                9820                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  12135083                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4990                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2069180                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5991931                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             22                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      15467026                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.784578                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.423815                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10298645     66.58%     66.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2033165     13.15%     79.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1338487      8.65%     88.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              711637      4.60%     92.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              544199      3.52%     96.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              271832      1.76%     98.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              168929      1.09%     99.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               60553      0.39%     99.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               39579      0.26%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15467026                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   37376     36.19%     36.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     36.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     36.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     36.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     36.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     36.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     36.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     36.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     36.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     36.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     36.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     36.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     36.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     36.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     36.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     36.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     36.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     36.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     36.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     36.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     36.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     36.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     36.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     36.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     36.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     36.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     36.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     36.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     36.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  29838     28.89%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 36068     34.92%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9182031     75.67%     75.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                81511      0.67%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               1      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           6119      0.05%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1693853     13.96%     90.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1171566      9.65%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12135083                       # Type of FU issued
system.cpu.iq.rate                           0.256223                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      103282                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008511                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           39845402                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          15284254                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     11912185                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  60                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 44                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           26                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               12238333                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      32                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            79930                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       221590                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          759                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          512                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       122991                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        55804                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            28                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 108278                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  212175                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 10935                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            13214631                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             47620                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1701644                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1241390                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               5680                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    117                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 10712                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            512                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          71859                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        43272                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               115131                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              12022971                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1658200                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            112110                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            17                       # number of nop insts executed
system.cpu.iew.exec_refs                      2818544                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1923476                       # Number of branches executed
system.cpu.iew.exec_stores                    1160344                       # Number of stores executed
system.cpu.iew.exec_rate                     0.253856                       # Inst execution rate
system.cpu.iew.wb_sent                       11924767                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      11912211                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7101902                       # num instructions producing a value
system.cpu.iew.wb_consumers                  15549021                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.251517                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.456743                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         2069239                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            9798                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            106405                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     15149176                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.735709                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.559531                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     10462763     69.06%     69.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2307056     15.23%     84.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1019849      6.73%     91.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       376676      2.49%     93.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       322969      2.13%     95.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       187751      1.24%     96.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       137738      0.91%     97.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        63447      0.42%     98.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       270927      1.79%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     15149176                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             10000001                       # Number of instructions committed
system.cpu.commit.committedOps               11145386                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2598448                       # Number of memory references committed
system.cpu.commit.loads                       1480052                       # Number of loads committed
system.cpu.commit.membars                        4140                       # Number of memory barriers committed
system.cpu.commit.branches                    1804548                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   9843381                       # Number of committed integer instructions.
system.cpu.commit.function_calls               210314                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8467076     75.97%     75.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           73743      0.66%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         6119      0.05%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1480052     13.28%     89.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1118396     10.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11145386                       # Class of committed instruction
system.cpu.commit.bw_lim_events                270927                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     28090983                       # The number of ROB reads
system.cpu.rob.rob_writes                    26746164                       # The number of ROB writes
system.cpu.timesIdled                          435038                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        31894435                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      11145386                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.736146                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.736146                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.211142                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.211142                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 14450989                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7850981                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        22                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       10                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  40890485                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7078466                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2910675                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   9767                       # number of misc regfile writes
system.cpu.dcache.tags.replacements             21257                       # number of replacements
system.cpu.dcache.tags.tagsinuse           251.975691                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2513701                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             21513                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            116.845675                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3564679500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   251.975691                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.984280                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984280                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5110137                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5110137                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      1436692                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1436692                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1068674                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1068674                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         4142                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4142                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         4139                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4139                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       2505366                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2505366                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2505366                       # number of overall hits
system.cpu.dcache.overall_hits::total         2505366                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        23866                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         23866                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         6796                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         6796                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        30662                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          30662                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        30662                       # number of overall misses
system.cpu.dcache.overall_misses::total         30662                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1109615733                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1109615733                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    301717207                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    301717207                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       200250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       200250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1411332940                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1411332940                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1411332940                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1411332940                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1460558                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1460558                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1075470                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1075470                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         4145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         4139                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4139                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2536028                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2536028                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2536028                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2536028                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.016340                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016340                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006319                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006319                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000724                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000724                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.012091                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012091                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.012091                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012091                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 46493.578019                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46493.578019                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 44396.292966                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44396.292966                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        66750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        66750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 46028.730676                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46028.730676                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 46028.730676                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46028.730676                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          386                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.125000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         6879                       # number of writebacks
system.cpu.dcache.writebacks::total              6879                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         4606                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4606                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         4532                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4532                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         9138                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9138                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         9138                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9138                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        19260                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        19260                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         2264                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2264                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        21524                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        21524                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        21524                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        21524                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    921662250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    921662250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     99364008                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     99364008                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1021026258                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1021026258                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1021026258                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1021026258                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.013187                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013187                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002105                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002105                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.008487                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008487                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.008487                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008487                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 47853.699377                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47853.699377                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 43888.696113                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43888.696113                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 47436.640866                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47436.640866                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 47436.640866                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47436.640866                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            451086                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.992128                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1435344                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            451150                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.181523                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           8861250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.992128                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999877                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999877                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4264069                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4264069                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      1435344                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1435344                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1435344                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1435344                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1435344                       # number of overall hits
system.cpu.icache.overall_hits::total         1435344                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       471110                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        471110                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       471110                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         471110                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       471110                       # number of overall misses
system.cpu.icache.overall_misses::total        471110                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  23545104746                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  23545104746                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  23545104746                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  23545104746                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  23545104746                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  23545104746                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1906454                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1906454                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1906454                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1906454                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1906454                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1906454                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.247113                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.247113                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.247113                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.247113                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.247113                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.247113                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 49977.934550                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49977.934550                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 49977.934550                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49977.934550                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 49977.934550                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49977.934550                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1626                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                36                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    45.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        19949                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        19949                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        19949                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        19949                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        19949                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        19949                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       451161                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       451161                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       451161                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       451161                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       451161                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       451161                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  21691168748                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  21691168748                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  21691168748                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  21691168748                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  21691168748                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  21691168748                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.236649                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.236649                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.236649                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.236649                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.236649                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.236649                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48078.554547                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48078.554547                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48078.554547                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48078.554547                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48078.554547                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48078.554547                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              470421                       # Transaction distribution
system.membus.trans_dist::ReadResp             470421                       # Transaction distribution
system.membus.trans_dist::Writeback              6879                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              11                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2253                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2253                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       902311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        49927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 952238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     28873600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1817088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30690688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               11                       # Total snoops (count)
system.membus.snoop_fanout::samples            479564                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  479564    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              479564                       # Request fanout histogram
system.membus.reqLayer0.occupancy           253540499                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1230996000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           56496239                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
