verilog work "/home/delkov/mojo/SIMPLE/TDC_JAN2/work/planAhead/TDC_JAN2/TDC_JAN2.srcs/sources_1/imports/verilog/tdc_rom_11.v"
verilog work "/home/delkov/mojo/SIMPLE/TDC_JAN2/work/planAhead/TDC_JAN2/TDC_JAN2.srcs/sources_1/imports/verilog/spi_slave_8.v"
verilog work "/home/delkov/mojo/SIMPLE/TDC_JAN2/work/planAhead/TDC_JAN2/TDC_JAN2.srcs/sources_1/imports/verilog/serial_tx_10.v"
verilog work "/home/delkov/mojo/SIMPLE/TDC_JAN2/work/planAhead/TDC_JAN2/TDC_JAN2.srcs/sources_1/imports/verilog/serial_tx2_12.v"
verilog work "/home/delkov/mojo/SIMPLE/TDC_JAN2/work/planAhead/TDC_JAN2/TDC_JAN2.srcs/sources_1/imports/verilog/serial_rx_9.v"
verilog work "/home/delkov/mojo/SIMPLE/TDC_JAN2/work/planAhead/TDC_JAN2/TDC_JAN2.srcs/sources_1/imports/verilog/FIFO_13.v"
verilog work "/home/delkov/mojo/SIMPLE/TDC_JAN2/work/planAhead/TDC_JAN2/TDC_JAN2.srcs/sources_1/imports/verilog/cclk_detector_7.v"
verilog work "/home/delkov/mojo/SIMPLE/TDC_JAN2/work/planAhead/TDC_JAN2/TDC_JAN2.srcs/sources_1/imports/verilog/tdc_spi_master2_5.v"
verilog work "/home/delkov/mojo/SIMPLE/TDC_JAN2/work/planAhead/TDC_JAN2/TDC_JAN2.srcs/sources_1/imports/verilog/tdc_control_2.v"
verilog work "/home/delkov/mojo/SIMPLE/TDC_JAN2/work/planAhead/TDC_JAN2/TDC_JAN2.srcs/sources_1/imports/verilog/my_clk_6.v"
verilog work "/home/delkov/mojo/SIMPLE/TDC_JAN2/work/planAhead/TDC_JAN2/TDC_JAN2.srcs/sources_1/imports/verilog/main_control_3.v"
verilog work "/home/delkov/mojo/SIMPLE/TDC_JAN2/work/planAhead/TDC_JAN2/TDC_JAN2.srcs/sources_1/imports/verilog/fifo_manager_4.v"
verilog work "/home/delkov/mojo/SIMPLE/TDC_JAN2/work/planAhead/TDC_JAN2/TDC_JAN2.srcs/sources_1/imports/verilog/avr_interface_1.v"
verilog work "/home/delkov/mojo/SIMPLE/TDC_JAN2/work/planAhead/TDC_JAN2/TDC_JAN2.srcs/sources_1/imports/verilog/mojo_top_0.v"
