#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Jan 12 12:46:43 2018
# Process ID: 3888
# Current directory: C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.runs/system_vga_axi_0_0_synth_1
# Command line: vivado.exe -log system_vga_axi_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_vga_axi_0_0.tcl
# Log file: C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.runs/system_vga_axi_0_0_synth_1/system_vga_axi_0_0.vds
# Journal file: C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.runs/system_vga_axi_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_vga_axi_0_0.tcl -notrace
Command: synth_design -top system_vga_axi_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 996 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 351.969 ; gain = 86.762
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_vga_axi_0_0' [c:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/bd/system/ip/system_vga_axi_0_0/synth/system_vga_axi_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'vga_axi' [C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/imports/hdl/vga_axi_b_v1_0_S00_VGA_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/imports/hdl/vga_axi_b_v1_0_S00_VGA_AXI.v:296]
INFO: [Synth 8-226] default block is never used [C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/imports/hdl/vga_axi_b_v1_0_S00_VGA_AXI.v:661]
INFO: [Synth 8-638] synthesizing module 'vga_b' [C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/imports/hdl/vga_b.v:22]
	Parameter hpixels bound to: 800 - type: integer 
	Parameter vlines bound to: 525 - type: integer 
	Parameter vfp bound to: 490 - type: integer 
	Parameter vpulse bound to: 492 - type: integer 
	Parameter hfp bound to: 656 - type: integer 
	Parameter hpulse bound to: 752 - type: integer 
	Parameter background_border bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_b' (1#1) [C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/imports/hdl/vga_b.v:22]
WARNING: [Synth 8-6014] Unused sequential element slv_reg31_reg was removed.  [C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/imports/hdl/vga_axi_b_v1_0_S00_VGA_AXI.v:291]
WARNING: [Synth 8-6014] Unused sequential element byte_index was removed.  [C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/imports/hdl/vga_axi_b_v1_0_S00_VGA_AXI.v:258]
INFO: [Synth 8-256] done synthesizing module 'vga_axi' (2#1) [C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/imports/hdl/vga_axi_b_v1_0_S00_VGA_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_vga_axi_0_0' (3#1) [c:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/bd/system/ip/system_vga_axi_0_0/synth/system_vga_axi_0_0.v:57]
WARNING: [Synth 8-3331] design vga_b has unconnected port clr
WARNING: [Synth 8-3331] design vga_axi has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design vga_axi has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design vga_axi has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design vga_axi has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design vga_axi has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design vga_axi has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 406.430 ; gain = 141.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 406.430 ; gain = 141.223
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.221 . Memory (MB): peak = 735.547 ; gain = 1.664
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 735.547 ; gain = 470.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 735.547 ; gain = 470.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 735.547 ; gain = 470.340
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/imports/hdl/vga_b.v:92]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/imports/hdl/vga_b.v:94]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/imports/hdl/vga_b.v:102]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/imports/hdl/vga_b.v:104]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/imports/hdl/vga_b.v:92]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/imports/hdl/vga_b.v:94]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/imports/hdl/vga_b.v:102]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/imports/hdl/vga_b.v:104]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/imports/hdl/vga_b.v:92]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/imports/hdl/vga_b.v:94]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/imports/hdl/vga_b.v:102]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/imports/hdl/vga_b.v:104]
INFO: [Synth 8-5545] ROM "hc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element hc_reg was removed.  [C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/imports/hdl/vga_b.v:72]
WARNING: [Synth 8-6014] Unused sequential element vc_reg was removed.  [C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/imports/hdl/vga_b.v:77]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 735.547 ; gain = 470.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 32    
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 31    
	  32 Input     32 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_b 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module vga_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 31    
	  32 Input     32 Bit        Muxes := 31    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "hc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element hc_reg was removed.  [C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/imports/hdl/vga_b.v:72]
WARNING: [Synth 8-6014] Unused sequential element vc_reg was removed.  [C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/imports/hdl/vga_b.v:77]
WARNING: [Synth 8-3331] design vga_b has unconnected port clr
WARNING: [Synth 8-3331] design vga_axi has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design vga_axi has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design vga_axi has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design vga_axi has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design vga_axi has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design vga_axi has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'inst/axi_rresp_reg[0]' (FDRE) to 'inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/axi_bresp_reg[0]' (FDRE) to 'inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/vga/green_reg[0]' (FDR) to 'inst/vga/green_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/vga/green_reg[2]' (FDR) to 'inst/vga/green_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/vga/blue_reg[0]' (FDR) to 'inst/vga/blue_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/vga/blue_reg[2]' (FDR) to 'inst/vga/blue_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/vga/\blue_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/vga/red_reg[0]' (FDR) to 'inst/vga/red_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/vga/red_reg[2]' (FDR) to 'inst/vga/red_reg[3]'
WARNING: [Synth 8-3332] Sequential element (blue_reg[3]) is unused and will be removed from module vga_b.
WARNING: [Synth 8-3332] Sequential element (axi_bresp_reg[1]) is unused and will be removed from module vga_axi.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[1]) is unused and will be removed from module vga_axi.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[0]) is unused and will be removed from module vga_axi.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[1]) is unused and will be removed from module vga_axi.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[0]) is unused and will be removed from module vga_axi.
WARNING: [Synth 8-3332] Sequential element (axi_rresp_reg[1]) is unused and will be removed from module vga_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 735.547 ; gain = 470.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 736.012 ; gain = 470.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 737.199 ; gain = 471.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 761.777 ; gain = 496.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 761.777 ; gain = 496.570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 761.777 ; gain = 496.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 761.777 ; gain = 496.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 761.777 ; gain = 496.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 761.777 ; gain = 496.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 761.777 ; gain = 496.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    80|
|2     |LUT1   |    94|
|3     |LUT2   |   216|
|4     |LUT3   |     8|
|5     |LUT4   |    48|
|6     |LUT5   |    43|
|7     |LUT6   |   391|
|8     |MUXF7  |   128|
|9     |FDRE   |  1069|
|10    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |  2078|
|2     |  inst   |vga_axi |  2078|
|3     |    vga  |vga_b   |   466|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 761.777 ; gain = 496.570
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 761.777 ; gain = 167.453
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 761.777 ; gain = 496.570
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

43 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 761.777 ; gain = 500.063
INFO: [Common 17-1381] The checkpoint 'C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.runs/system_vga_axi_0_0_synth_1/system_vga_axi_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.runs/system_vga_axi_0_0_synth_1/system_vga_axi_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 761.777 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jan 12 12:47:29 2018...
