#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffeec2ee80 .scope module, "MAIN_tb" "MAIN_tb" 2 1;
 .timescale 0 0;
v0x7fffeec9dd00_0 .var "RW", 0 0;
v0x7fffeec9de10_0 .var "clk", 0 0;
v0x7fffeec9ded0_0 .var "dataIN", 31 0;
v0x7fffeec9dfc0_0 .var "en", 0 0;
v0x7fffeec9e060_0 .var "rst", 0 0;
S_0x7fffeec2de40 .scope module, "u_MAIN" "MAIN" 2 13, 3 1 0, S_0x7fffeec2ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "dataIN"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "en"
    .port_info 4 /INPUT 1 "RW"
v0x7fffeec9c600_0 .net "OpA", 31 0, L_0x7fffeecae7e0;  1 drivers
v0x7fffeec9c6e0_0 .net "OpB", 31 0, L_0x7fffeecae920;  1 drivers
v0x7fffeec9c7b0_0 .net "PC", 31 0, v0x7fffeec99f80_0;  1 drivers
v0x7fffeec9c8b0_0 .net "RW", 0 0, v0x7fffeec9dd00_0;  1 drivers
v0x7fffeec9c980_0 .net "aluOP", 5 0, v0x7fffeec98a80_0;  1 drivers
v0x7fffeec9ca70_0 .net "aluOut", 31 0, v0x7fffeec9c380_0;  1 drivers
v0x7fffeec9cb10_0 .net "clk", 0 0, v0x7fffeec9de10_0;  1 drivers
v0x7fffeec9cbb0_0 .net "counter_address", 4 0, L_0x7fffeecae160;  1 drivers
v0x7fffeec9cc80_0 .net "dataIN", 31 0, v0x7fffeec9ded0_0;  1 drivers
v0x7fffeec9cde0_0 .net "dataMemOUT", 31 0, v0x7fffeec9bd00_0;  1 drivers
v0x7fffeec9ce80_0 .net "en", 0 0, v0x7fffeec9dfc0_0;  1 drivers
v0x7fffeec9cf20_0 .net "imm_gen_inst", 31 0, v0x7fffeec98de0_0;  1 drivers
v0x7fffeec9cfe0_0 .net "instMemOUT", 31 0, v0x7fffeec9b500_0;  1 drivers
v0x7fffeec9d080_0 .net "load_write", 31 0, v0x7fffeec9ae00_0;  1 drivers
v0x7fffeec9d140_0 .net "memToReg", 0 0, v0x7fffeec99170_0;  1 drivers
v0x7fffeec9d210_0 .net "memWrite", 0 0, v0x7fffeec992c0_0;  1 drivers
v0x7fffeec9d300_0 .net "operandA", 0 0, v0x7fffeec99460_0;  1 drivers
v0x7fffeec9d4b0_0 .net "operandB", 0 0, v0x7fffeec99520_0;  1 drivers
v0x7fffeec9d580_0 .net "rd", 4 0, L_0x7fffeecae480;  1 drivers
v0x7fffeec9d670_0 .net "read_data1", 31 0, v0x7fffeec978a0_0;  1 drivers
v0x7fffeec9d710_0 .net "read_data2", 31 0, v0x7fffeec97980_0;  1 drivers
v0x7fffeec9d800_0 .net "regWrite", 0 0, v0x7fffeec996a0_0;  1 drivers
v0x7fffeec9d8f0_0 .net "rs1", 4 0, L_0x7fffeecae550;  1 drivers
v0x7fffeec9d9e0_0 .net "rs2", 4 0, L_0x7fffeecae5f0;  1 drivers
v0x7fffeec9dad0_0 .net "rst", 0 0, v0x7fffeec9e060_0;  1 drivers
v0x7fffeec9dbc0_0 .net "write_data", 31 0, L_0x7fffeecaee20;  1 drivers
L_0x7fffeecae160 .part v0x7fffeec99f80_0, 2, 5;
L_0x7fffeecae7e0 .functor MUXZ 32, v0x7fffeec978a0_0, v0x7fffeec99f80_0, v0x7fffeec99460_0, C4<>;
L_0x7fffeecae920 .functor MUXZ 32, v0x7fffeec97980_0, v0x7fffeec98de0_0, v0x7fffeec99520_0, C4<>;
L_0x7fffeecaeab0 .part v0x7fffeec9c380_0, 2, 5;
L_0x7fffeecaee20 .functor MUXZ 32, v0x7fffeec9c380_0, v0x7fffeec9ae00_0, v0x7fffeec99170_0, C4<>;
S_0x7fffeec78520 .scope module, "o_register" "register" 3 52, 4 1 0, S_0x7fffeec2de40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "regWrite"
    .port_info 3 /INPUT 32 "write_data"
    .port_info 4 /INPUT 5 "rd_data"
    .port_info 5 /INPUT 5 "rs1_data"
    .port_info 6 /INPUT 5 "rs2_data"
    .port_info 7 /OUTPUT 32 "read_data1"
    .port_info 8 /OUTPUT 32 "read_data2"
v0x7fffeec77370_0 .net "clk", 0 0, v0x7fffeec9de10_0;  alias, 1 drivers
v0x7fffeec394e0_0 .var/i "i", 31 0;
v0x7fffeec977e0_0 .net "rd_data", 4 0, L_0x7fffeecae480;  alias, 1 drivers
v0x7fffeec978a0_0 .var "read_data1", 31 0;
v0x7fffeec97980_0 .var "read_data2", 31 0;
v0x7fffeec97ab0_0 .net "regWrite", 0 0, v0x7fffeec996a0_0;  alias, 1 drivers
v0x7fffeec97b70 .array "registerf", 31 0, 31 0;
v0x7fffeec98030_0 .net "reset", 0 0, v0x7fffeec9e060_0;  alias, 1 drivers
v0x7fffeec980f0_0 .net "rs1_data", 4 0, L_0x7fffeecae550;  alias, 1 drivers
v0x7fffeec981d0_0 .net "rs2_data", 4 0, L_0x7fffeecae5f0;  alias, 1 drivers
v0x7fffeec982b0_0 .net "write_data", 31 0, L_0x7fffeecaee20;  alias, 1 drivers
v0x7fffeec97b70_0 .array/port v0x7fffeec97b70, 0;
v0x7fffeec97b70_1 .array/port v0x7fffeec97b70, 1;
v0x7fffeec97b70_2 .array/port v0x7fffeec97b70, 2;
E_0x7fffeec53100/0 .event edge, v0x7fffeec980f0_0, v0x7fffeec97b70_0, v0x7fffeec97b70_1, v0x7fffeec97b70_2;
v0x7fffeec97b70_3 .array/port v0x7fffeec97b70, 3;
v0x7fffeec97b70_4 .array/port v0x7fffeec97b70, 4;
v0x7fffeec97b70_5 .array/port v0x7fffeec97b70, 5;
v0x7fffeec97b70_6 .array/port v0x7fffeec97b70, 6;
E_0x7fffeec53100/1 .event edge, v0x7fffeec97b70_3, v0x7fffeec97b70_4, v0x7fffeec97b70_5, v0x7fffeec97b70_6;
v0x7fffeec97b70_7 .array/port v0x7fffeec97b70, 7;
v0x7fffeec97b70_8 .array/port v0x7fffeec97b70, 8;
v0x7fffeec97b70_9 .array/port v0x7fffeec97b70, 9;
v0x7fffeec97b70_10 .array/port v0x7fffeec97b70, 10;
E_0x7fffeec53100/2 .event edge, v0x7fffeec97b70_7, v0x7fffeec97b70_8, v0x7fffeec97b70_9, v0x7fffeec97b70_10;
v0x7fffeec97b70_11 .array/port v0x7fffeec97b70, 11;
v0x7fffeec97b70_12 .array/port v0x7fffeec97b70, 12;
v0x7fffeec97b70_13 .array/port v0x7fffeec97b70, 13;
v0x7fffeec97b70_14 .array/port v0x7fffeec97b70, 14;
E_0x7fffeec53100/3 .event edge, v0x7fffeec97b70_11, v0x7fffeec97b70_12, v0x7fffeec97b70_13, v0x7fffeec97b70_14;
v0x7fffeec97b70_15 .array/port v0x7fffeec97b70, 15;
v0x7fffeec97b70_16 .array/port v0x7fffeec97b70, 16;
v0x7fffeec97b70_17 .array/port v0x7fffeec97b70, 17;
v0x7fffeec97b70_18 .array/port v0x7fffeec97b70, 18;
E_0x7fffeec53100/4 .event edge, v0x7fffeec97b70_15, v0x7fffeec97b70_16, v0x7fffeec97b70_17, v0x7fffeec97b70_18;
v0x7fffeec97b70_19 .array/port v0x7fffeec97b70, 19;
v0x7fffeec97b70_20 .array/port v0x7fffeec97b70, 20;
v0x7fffeec97b70_21 .array/port v0x7fffeec97b70, 21;
v0x7fffeec97b70_22 .array/port v0x7fffeec97b70, 22;
E_0x7fffeec53100/5 .event edge, v0x7fffeec97b70_19, v0x7fffeec97b70_20, v0x7fffeec97b70_21, v0x7fffeec97b70_22;
v0x7fffeec97b70_23 .array/port v0x7fffeec97b70, 23;
v0x7fffeec97b70_24 .array/port v0x7fffeec97b70, 24;
v0x7fffeec97b70_25 .array/port v0x7fffeec97b70, 25;
v0x7fffeec97b70_26 .array/port v0x7fffeec97b70, 26;
E_0x7fffeec53100/6 .event edge, v0x7fffeec97b70_23, v0x7fffeec97b70_24, v0x7fffeec97b70_25, v0x7fffeec97b70_26;
v0x7fffeec97b70_27 .array/port v0x7fffeec97b70, 27;
v0x7fffeec97b70_28 .array/port v0x7fffeec97b70, 28;
v0x7fffeec97b70_29 .array/port v0x7fffeec97b70, 29;
v0x7fffeec97b70_30 .array/port v0x7fffeec97b70, 30;
E_0x7fffeec53100/7 .event edge, v0x7fffeec97b70_27, v0x7fffeec97b70_28, v0x7fffeec97b70_29, v0x7fffeec97b70_30;
v0x7fffeec97b70_31 .array/port v0x7fffeec97b70, 31;
E_0x7fffeec53100/8 .event edge, v0x7fffeec97b70_31, v0x7fffeec981d0_0;
E_0x7fffeec53100 .event/or E_0x7fffeec53100/0, E_0x7fffeec53100/1, E_0x7fffeec53100/2, E_0x7fffeec53100/3, E_0x7fffeec53100/4, E_0x7fffeec53100/5, E_0x7fffeec53100/6, E_0x7fffeec53100/7, E_0x7fffeec53100/8;
E_0x7fffeec52500 .event posedge, v0x7fffeec77370_0;
S_0x7fffeec984b0 .scope module, "u_ControlDecode" "ControlDecoder" 3 37, 5 1 0, S_0x7fffeec2de40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /OUTPUT 32 "imm_gen_inst"
    .port_info 2 /OUTPUT 5 "rs1"
    .port_info 3 /OUTPUT 5 "rs2"
    .port_info 4 /OUTPUT 5 "rd"
    .port_info 5 /OUTPUT 1 "regWrite"
    .port_info 6 /OUTPUT 1 "memToReg"
    .port_info 7 /OUTPUT 1 "memWrite"
    .port_info 8 /OUTPUT 1 "operandA"
    .port_info 9 /OUTPUT 1 "operandB"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 6 "aluOP"
    .port_info 12 /OUTPUT 1 "jalrEN"
    .port_info 13 /OUTPUT 1 "jalEN"
P_0x7fffeec7a760 .param/l "alu_Itype" 1 5 19, C4<0010011>;
P_0x7fffeec7a7a0 .param/l "alu_rtype" 1 5 21, C4<0110011>;
P_0x7fffeec7a7e0 .param/l "jalr_Itype" 1 5 20, C4<1100111>;
P_0x7fffeec7a820 .param/l "load_Itype" 1 5 18, C4<0000011>;
v0x7fffeec98a80_0 .var "aluOP", 5 0;
v0x7fffeec98b80_0 .var "branch", 0 0;
v0x7fffeec98c40_0 .net "func3", 2 0, L_0x7fffeecae340;  1 drivers
v0x7fffeec98d00_0 .net "func7", 6 0, L_0x7fffeecae3e0;  1 drivers
v0x7fffeec98de0_0 .var "imm_gen_inst", 31 0;
v0x7fffeec98f10_0 .net "instruction", 31 0, v0x7fffeec9b500_0;  alias, 1 drivers
v0x7fffeec98ff0_0 .var "jalEN", 0 0;
v0x7fffeec990b0_0 .var "jalrEN", 0 0;
v0x7fffeec99170_0 .var "memToReg", 0 0;
v0x7fffeec992c0_0 .var "memWrite", 0 0;
v0x7fffeec99380_0 .net "opcode", 6 0, L_0x7fffeecae2a0;  1 drivers
v0x7fffeec99460_0 .var "operandA", 0 0;
v0x7fffeec99520_0 .var "operandB", 0 0;
v0x7fffeec995e0_0 .net "rd", 4 0, L_0x7fffeecae480;  alias, 1 drivers
v0x7fffeec996a0_0 .var "regWrite", 0 0;
v0x7fffeec99740_0 .net "rs1", 4 0, L_0x7fffeecae550;  alias, 1 drivers
v0x7fffeec997e0_0 .net "rs2", 4 0, L_0x7fffeecae5f0;  alias, 1 drivers
E_0x7fffeec52780 .event edge, v0x7fffeec99380_0, v0x7fffeec98c40_0, v0x7fffeec98d00_0;
E_0x7fffeec51cd0 .event edge, v0x7fffeec99380_0, v0x7fffeec98f10_0;
L_0x7fffeecae2a0 .part v0x7fffeec9b500_0, 0, 7;
L_0x7fffeecae340 .part v0x7fffeec9b500_0, 12, 3;
L_0x7fffeecae3e0 .part v0x7fffeec9b500_0, 25, 7;
L_0x7fffeecae480 .part v0x7fffeec9b500_0, 7, 5;
L_0x7fffeecae550 .part v0x7fffeec9b500_0, 15, 5;
L_0x7fffeecae5f0 .part v0x7fffeec9b500_0, 20, 5;
S_0x7fffeec99b90 .scope module, "u_Counter" "Counter" 3 19, 6 1 0, S_0x7fffeec2de40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 32 "out"
v0x7fffeec99dd0_0 .net "clk", 0 0, v0x7fffeec9de10_0;  alias, 1 drivers
L_0x7f9168140018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffeec99ec0_0 .net "o", 31 0, L_0x7f9168140018;  1 drivers
v0x7fffeec99f80_0 .var "out", 31 0;
v0x7fffeec9a070_0 .net "rst", 0 0, v0x7fffeec9e060_0;  alias, 1 drivers
E_0x7fffeec520f0 .event posedge, v0x7fffeec98030_0, v0x7fffeec77370_0;
S_0x7fffeec9a1a0 .scope module, "u_DMI" "DMI" 3 86, 7 1 0, S_0x7fffeec2de40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "load"
    .port_info 1 /INPUT 6 "aluOP"
    .port_info 2 /OUTPUT 32 "load_data"
P_0x7fffeec9a370 .param/l "loadByte" 1 7 6, C4<000000>;
P_0x7fffeec9a3b0 .param/l "loadByteUnsigned" 1 7 8, C4<000011>;
P_0x7fffeec9a3f0 .param/l "loadHalf" 1 7 7, C4<000001>;
P_0x7fffeec9a430 .param/l "loadHalfUnsigned" 1 7 9, C4<000100>;
P_0x7fffeec9a470 .param/l "loadWord" 1 7 10, C4<000010>;
L_0x7fffeec61230 .functor BUFZ 32, v0x7fffeec9bd00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffeec9a7a0_0 .net "LB", 7 0, L_0x7fffeecaeba0;  1 drivers
v0x7fffeec9a8a0_0 .net "LBU", 7 0, L_0x7fffeecaece0;  1 drivers
v0x7fffeec9a980_0 .net "LH", 15 0, L_0x7fffeecaec40;  1 drivers
v0x7fffeec9aa70_0 .net "LHU", 15 0, L_0x7fffeecaed80;  1 drivers
v0x7fffeec9ab50_0 .net "LW", 31 0, L_0x7fffeec61230;  1 drivers
v0x7fffeec9ac80_0 .net "aluOP", 5 0, v0x7fffeec98a80_0;  alias, 1 drivers
v0x7fffeec9ad40_0 .net "load", 31 0, v0x7fffeec9bd00_0;  alias, 1 drivers
v0x7fffeec9ae00_0 .var "load_data", 31 0;
E_0x7fffeec7bb10/0 .event edge, v0x7fffeec98a80_0, v0x7fffeec9a7a0_0, v0x7fffeec9a980_0, v0x7fffeec9a8a0_0;
E_0x7fffeec7bb10/1 .event edge, v0x7fffeec9aa70_0, v0x7fffeec9ab50_0;
E_0x7fffeec7bb10 .event/or E_0x7fffeec7bb10/0, E_0x7fffeec7bb10/1;
L_0x7fffeecaeba0 .part v0x7fffeec9bd00_0, 0, 8;
L_0x7fffeecaec40 .part v0x7fffeec9bd00_0, 0, 16;
L_0x7fffeecaece0 .part v0x7fffeec9bd00_0, 0, 8;
L_0x7fffeecaed80 .part v0x7fffeec9bd00_0, 0, 16;
S_0x7fffeec9af60 .scope module, "u_RAM1" "RAM" 3 28, 8 1 0, S_0x7fffeec2de40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "dataIN"
    .port_info 2 /INPUT 5 "address"
    .port_info 3 /INPUT 1 "readWrite"
    .port_info 4 /OUTPUT 32 "dataOUT"
v0x7fffeec9b180 .array "RAM", 31 0, 31 0;
v0x7fffeec9b240_0 .net "address", 4 0, L_0x7fffeecae160;  alias, 1 drivers
v0x7fffeec9b320_0 .net "clk", 0 0, v0x7fffeec9de10_0;  alias, 1 drivers
v0x7fffeec9b440_0 .net "dataIN", 31 0, v0x7fffeec9ded0_0;  alias, 1 drivers
v0x7fffeec9b500_0 .var "dataOUT", 31 0;
v0x7fffeec9b610_0 .net "readWrite", 0 0, v0x7fffeec9dd00_0;  alias, 1 drivers
S_0x7fffeec9b750 .scope module, "u_RAM2" "RAM" 3 77, 8 1 0, S_0x7fffeec2de40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "dataIN"
    .port_info 2 /INPUT 5 "address"
    .port_info 3 /INPUT 1 "readWrite"
    .port_info 4 /OUTPUT 32 "dataOUT"
v0x7fffeec9b9a0 .array "RAM", 31 0, 31 0;
v0x7fffeec9ba80_0 .net "address", 4 0, L_0x7fffeecaeab0;  1 drivers
v0x7fffeec9bb60_0 .net "clk", 0 0, v0x7fffeec9de10_0;  alias, 1 drivers
v0x7fffeec9bc30_0 .net "dataIN", 31 0, v0x7fffeec97980_0;  alias, 1 drivers
v0x7fffeec9bd00_0 .var "dataOUT", 31 0;
v0x7fffeec9bdf0_0 .net "readWrite", 0 0, v0x7fffeec992c0_0;  alias, 1 drivers
S_0x7fffeec9bf50 .scope module, "u_alu" "alu" 3 69, 9 1 0, S_0x7fffeec2de40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 6 "opcode"
    .port_info 3 /OUTPUT 32 "c"
v0x7fffeec9c1a0_0 .net "a", 31 0, L_0x7fffeecae7e0;  alias, 1 drivers
v0x7fffeec9c2a0_0 .net "b", 31 0, L_0x7fffeecae920;  alias, 1 drivers
v0x7fffeec9c380_0 .var "c", 31 0;
v0x7fffeec9c470_0 .net "opcode", 5 0, v0x7fffeec98a80_0;  alias, 1 drivers
E_0x7fffeec9c120 .event edge, v0x7fffeec98a80_0, v0x7fffeec9c1a0_0, v0x7fffeec9c2a0_0;
    .scope S_0x7fffeec99b90;
T_0 ;
    %wait E_0x7fffeec520f0;
    %load/vec4 v0x7fffeec9a070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffeec99f80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffeec99f80_0;
    %load/vec4 v0x7fffeec99ec0_0;
    %add;
    %assign/vec4 v0x7fffeec99f80_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffeec9af60;
T_1 ;
    %wait E_0x7fffeec52500;
    %load/vec4 v0x7fffeec9b610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fffeec9b240_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffeec9b180, 4;
    %assign/vec4 v0x7fffeec9b500_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffeec9b440_0;
    %load/vec4 v0x7fffeec9b240_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffeec9b180, 0, 4;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffeec984b0;
T_2 ;
    %wait E_0x7fffeec51cd0;
    %load/vec4 v0x7fffeec99380_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeec98de0_0, 0, 32;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x7fffeec98f10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffeec98f10_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffeec98de0_0, 0, 32;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x7fffeec98f10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffeec98f10_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffeec98de0_0, 0, 32;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x7fffeec98f10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffeec98f10_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffeec98de0_0, 0, 32;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffeec984b0;
T_3 ;
    %wait E_0x7fffeec52780;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeec996a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeec99170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeec992c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeec99460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeec99520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeec98b80_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fffeec98a80_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeec990b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeec98ff0_0, 0, 1;
    %load/vec4 v0x7fffeec99380_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x7fffeec98c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.13;
T_3.5 ;
    %load/vec4 v0x7fffeec98d00_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 19, 0, 6;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 18, 0, 6;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %store/vec4 v0x7fffeec98a80_0, 0, 6;
    %jmp T_3.13;
T_3.6 ;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0x7fffeec98a80_0, 0, 6;
    %jmp T_3.13;
T_3.7 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v0x7fffeec98a80_0, 0, 6;
    %jmp T_3.13;
T_3.8 ;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0x7fffeec98a80_0, 0, 6;
    %jmp T_3.13;
T_3.9 ;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v0x7fffeec98a80_0, 0, 6;
    %jmp T_3.13;
T_3.10 ;
    %load/vec4 v0x7fffeec98d00_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 25, 0, 6;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 24, 0, 6;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %store/vec4 v0x7fffeec98a80_0, 0, 6;
    %jmp T_3.13;
T_3.11 ;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x7fffeec98a80_0, 0, 6;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x7fffeec98a80_0, 0, 6;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeec996a0_0, 0, 1;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x7fffeec98c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %jmp T_3.26;
T_3.18 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x7fffeec98a80_0, 0, 6;
    %jmp T_3.26;
T_3.19 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x7fffeec98a80_0, 0, 6;
    %jmp T_3.26;
T_3.20 ;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x7fffeec98a80_0, 0, 6;
    %jmp T_3.26;
T_3.21 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x7fffeec98a80_0, 0, 6;
    %jmp T_3.26;
T_3.22 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x7fffeec98a80_0, 0, 6;
    %jmp T_3.26;
T_3.23 ;
    %load/vec4 v0x7fffeec98d00_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_3.27, 8;
    %pushi/vec4 11, 0, 6;
    %jmp/1 T_3.28, 8;
T_3.27 ; End of true expr.
    %pushi/vec4 10, 0, 6;
    %jmp/0 T_3.28, 8;
 ; End of false expr.
    %blend;
T_3.28;
    %store/vec4 v0x7fffeec98a80_0, 0, 6;
    %jmp T_3.26;
T_3.24 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x7fffeec98a80_0, 0, 6;
    %jmp T_3.26;
T_3.25 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x7fffeec98a80_0, 0, 6;
    %jmp T_3.26;
T_3.26 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeec996a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeec99460_0, 0, 1;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x7fffeec98c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %jmp T_3.34;
T_3.29 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fffeec98a80_0, 0, 6;
    %jmp T_3.34;
T_3.30 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x7fffeec98a80_0, 0, 6;
    %jmp T_3.34;
T_3.31 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x7fffeec98a80_0, 0, 6;
    %jmp T_3.34;
T_3.32 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x7fffeec98a80_0, 0, 6;
    %jmp T_3.34;
T_3.33 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x7fffeec98a80_0, 0, 6;
    %jmp T_3.34;
T_3.34 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeec996a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeec99170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeec99460_0, 0, 1;
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x7fffeec98a80_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeec996a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeec99460_0, 0, 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fffeec78520;
T_4 ;
    %wait E_0x7fffeec52500;
    %load/vec4 v0x7fffeec98030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeec394e0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fffeec394e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffeec394e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffeec97b70, 0, 4;
    %load/vec4 v0x7fffeec394e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffeec394e0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fffeec97ab0_0;
    %load/vec4 v0x7fffeec977e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x7fffeec982b0_0;
    %load/vec4 v0x7fffeec977e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffeec97b70, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffeec78520;
T_5 ;
    %wait E_0x7fffeec53100;
    %load/vec4 v0x7fffeec980f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x7fffeec980f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffeec97b70, 4;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0x7fffeec978a0_0, 0, 32;
    %load/vec4 v0x7fffeec981d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %load/vec4 v0x7fffeec981d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffeec97b70, 4;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %store/vec4 v0x7fffeec97980_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffeec9bf50;
T_6 ;
    %wait E_0x7fffeec9c120;
    %load/vec4 v0x7fffeec9c470_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeec9c380_0, 0, 32;
    %jmp T_6.20;
T_6.0 ;
    %load/vec4 v0x7fffeec9c1a0_0;
    %load/vec4 v0x7fffeec9c2a0_0;
    %add;
    %store/vec4 v0x7fffeec9c380_0, 0, 32;
    %jmp T_6.20;
T_6.1 ;
    %load/vec4 v0x7fffeec9c1a0_0;
    %ix/getv 4, v0x7fffeec9c2a0_0;
    %shiftl 4;
    %store/vec4 v0x7fffeec9c380_0, 0, 32;
    %jmp T_6.20;
T_6.2 ;
    %load/vec4 v0x7fffeec9c1a0_0;
    %load/vec4 v0x7fffeec9c2a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.22, 8;
T_6.21 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.22, 8;
 ; End of false expr.
    %blend;
T_6.22;
    %store/vec4 v0x7fffeec9c380_0, 0, 32;
    %jmp T_6.20;
T_6.3 ;
    %load/vec4 v0x7fffeec9c1a0_0;
    %load/vec4 v0x7fffeec9c2a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.23, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.24, 8;
T_6.23 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.24, 8;
 ; End of false expr.
    %blend;
T_6.24;
    %store/vec4 v0x7fffeec9c380_0, 0, 32;
    %jmp T_6.20;
T_6.4 ;
    %load/vec4 v0x7fffeec9c1a0_0;
    %load/vec4 v0x7fffeec9c2a0_0;
    %xor;
    %store/vec4 v0x7fffeec9c380_0, 0, 32;
    %jmp T_6.20;
T_6.5 ;
    %load/vec4 v0x7fffeec9c1a0_0;
    %ix/getv 4, v0x7fffeec9c2a0_0;
    %shiftr 4;
    %store/vec4 v0x7fffeec9c380_0, 0, 32;
    %jmp T_6.20;
T_6.6 ;
    %load/vec4 v0x7fffeec9c1a0_0;
    %ix/getv 4, v0x7fffeec9c2a0_0;
    %shiftr 4;
    %store/vec4 v0x7fffeec9c380_0, 0, 32;
    %jmp T_6.20;
T_6.7 ;
    %load/vec4 v0x7fffeec9c1a0_0;
    %load/vec4 v0x7fffeec9c2a0_0;
    %or;
    %store/vec4 v0x7fffeec9c380_0, 0, 32;
    %jmp T_6.20;
T_6.8 ;
    %load/vec4 v0x7fffeec9c1a0_0;
    %load/vec4 v0x7fffeec9c2a0_0;
    %and;
    %store/vec4 v0x7fffeec9c380_0, 0, 32;
    %jmp T_6.20;
T_6.9 ;
    %load/vec4 v0x7fffeec9c1a0_0;
    %load/vec4 v0x7fffeec9c2a0_0;
    %add;
    %store/vec4 v0x7fffeec9c380_0, 0, 32;
    %jmp T_6.20;
T_6.10 ;
    %load/vec4 v0x7fffeec9c1a0_0;
    %load/vec4 v0x7fffeec9c2a0_0;
    %sub;
    %store/vec4 v0x7fffeec9c380_0, 0, 32;
    %jmp T_6.20;
T_6.11 ;
    %load/vec4 v0x7fffeec9c1a0_0;
    %ix/getv 4, v0x7fffeec9c2a0_0;
    %shiftl 4;
    %store/vec4 v0x7fffeec9c380_0, 0, 32;
    %jmp T_6.20;
T_6.12 ;
    %load/vec4 v0x7fffeec9c1a0_0;
    %load/vec4 v0x7fffeec9c2a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.25, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.26, 8;
T_6.25 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.26, 8;
 ; End of false expr.
    %blend;
T_6.26;
    %store/vec4 v0x7fffeec9c380_0, 0, 32;
    %jmp T_6.20;
T_6.13 ;
    %load/vec4 v0x7fffeec9c1a0_0;
    %load/vec4 v0x7fffeec9c2a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.27, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.28, 8;
T_6.27 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.28, 8;
 ; End of false expr.
    %blend;
T_6.28;
    %store/vec4 v0x7fffeec9c380_0, 0, 32;
    %jmp T_6.20;
T_6.14 ;
    %load/vec4 v0x7fffeec9c1a0_0;
    %load/vec4 v0x7fffeec9c2a0_0;
    %xor;
    %store/vec4 v0x7fffeec9c380_0, 0, 32;
    %jmp T_6.20;
T_6.15 ;
    %load/vec4 v0x7fffeec9c1a0_0;
    %ix/getv 4, v0x7fffeec9c2a0_0;
    %shiftr 4;
    %store/vec4 v0x7fffeec9c380_0, 0, 32;
    %jmp T_6.20;
T_6.16 ;
    %load/vec4 v0x7fffeec9c1a0_0;
    %ix/getv 4, v0x7fffeec9c2a0_0;
    %shiftr 4;
    %store/vec4 v0x7fffeec9c380_0, 0, 32;
    %jmp T_6.20;
T_6.17 ;
    %load/vec4 v0x7fffeec9c1a0_0;
    %load/vec4 v0x7fffeec9c2a0_0;
    %or;
    %store/vec4 v0x7fffeec9c380_0, 0, 32;
    %jmp T_6.20;
T_6.18 ;
    %load/vec4 v0x7fffeec9c1a0_0;
    %load/vec4 v0x7fffeec9c2a0_0;
    %and;
    %store/vec4 v0x7fffeec9c380_0, 0, 32;
    %jmp T_6.20;
T_6.20 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffeec9b750;
T_7 ;
    %wait E_0x7fffeec52500;
    %load/vec4 v0x7fffeec9bdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fffeec9ba80_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffeec9b9a0, 4;
    %assign/vec4 v0x7fffeec9bd00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffeec9bc30_0;
    %load/vec4 v0x7fffeec9ba80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffeec9b9a0, 0, 4;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffeec9a1a0;
T_8 ;
    %wait E_0x7fffeec7bb10;
    %load/vec4 v0x7fffeec9ac80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0x7fffeec9a7a0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x7fffeec9a7a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffeec9ae00_0, 0, 32;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0x7fffeec9a980_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7fffeec9a980_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffeec9ae00_0, 0, 32;
    %jmp T_8.5;
T_8.2 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7fffeec9a8a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffeec9ae00_0, 0, 32;
    %jmp T_8.5;
T_8.3 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fffeec9aa70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffeec9ae00_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x7fffeec9ab50_0;
    %store/vec4 v0x7fffeec9ae00_0, 0, 32;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffeec2ee80;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0x7fffeec9de10_0;
    %inv;
    %store/vec4 v0x7fffeec9de10_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffeec2ee80;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeec9de10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeec9e060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeec9dd00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeec9dfc0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeec9e060_0, 0, 1;
    %pushi/vec4 4194451, 0, 32;
    %store/vec4 v0x7fffeec9ded0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 5243155, 0, 32;
    %store/vec4 v0x7fffeec9ded0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1074856499, 0, 32;
    %store/vec4 v0x7fffeec9ded0_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeec9dd00_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x7fffeec2ee80;
T_11 ;
    %vpi_call 2 42 "$dumpfile", "temp/main.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffeec2ee80 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/tb/main_tb.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/main.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/registerfile.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/control_decode.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/counter.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/data_mem_intf.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/RAM.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/alu.v";
