# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../rtl/counter.v" \
"../../../../../rtl/main.v" \
"../../../../../rtl/register.v" \
"../../../../../tb/lab2_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
