info:
  cols: 1
  length: 1
  rows: 1
  type: ptap
  vlsir:
    l: 0.0
    model: ptap1
    port_map: {}
    port_order:
    - '1'
    - '2'
    spice_lib: resistors_mod.lib
    spice_type: SUBCKT
    w: 0.0
  width: 1
name: ptap1_W1_L1_R1_C1_LAActivdrawing_LPpSDdrawing_LCContdra_18266bb0
settings:
  cols: 1
  layer_activ: Activdrawing
  layer_cont: Contdrawing
  layer_metal1: Metal1drawing
  layer_psd: pSDdrawing
  length: 1
  rows: 1
  width: 1
