#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* SPI_miso_m */
SPI_miso_m__0__DM__MASK EQU 0x38
SPI_miso_m__0__DM__SHIFT EQU 3
SPI_miso_m__0__DR EQU CYREG_PRT4_DR
SPI_miso_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SPI_miso_m__0__HSIOM_MASK EQU 0x000000F0
SPI_miso_m__0__HSIOM_SHIFT EQU 4
SPI_miso_m__0__INTCFG EQU CYREG_PRT4_INTCFG
SPI_miso_m__0__INTSTAT EQU CYREG_PRT4_INTSTAT
SPI_miso_m__0__MASK EQU 0x02
SPI_miso_m__0__PC EQU CYREG_PRT4_PC
SPI_miso_m__0__PC2 EQU CYREG_PRT4_PC2
SPI_miso_m__0__PORT EQU 4
SPI_miso_m__0__PS EQU CYREG_PRT4_PS
SPI_miso_m__0__SHIFT EQU 1
SPI_miso_m__DR EQU CYREG_PRT4_DR
SPI_miso_m__INTCFG EQU CYREG_PRT4_INTCFG
SPI_miso_m__INTSTAT EQU CYREG_PRT4_INTSTAT
SPI_miso_m__MASK EQU 0x02
SPI_miso_m__PC EQU CYREG_PRT4_PC
SPI_miso_m__PC2 EQU CYREG_PRT4_PC2
SPI_miso_m__PORT EQU 4
SPI_miso_m__PS EQU CYREG_PRT4_PS
SPI_miso_m__SHIFT EQU 1

/* SPI_mosi_m */
SPI_mosi_m__0__DM__MASK EQU 0x07
SPI_mosi_m__0__DM__SHIFT EQU 0
SPI_mosi_m__0__DR EQU CYREG_PRT4_DR
SPI_mosi_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SPI_mosi_m__0__HSIOM_MASK EQU 0x0000000F
SPI_mosi_m__0__HSIOM_SHIFT EQU 0
SPI_mosi_m__0__INTCFG EQU CYREG_PRT4_INTCFG
SPI_mosi_m__0__INTSTAT EQU CYREG_PRT4_INTSTAT
SPI_mosi_m__0__MASK EQU 0x01
SPI_mosi_m__0__PC EQU CYREG_PRT4_PC
SPI_mosi_m__0__PC2 EQU CYREG_PRT4_PC2
SPI_mosi_m__0__PORT EQU 4
SPI_mosi_m__0__PS EQU CYREG_PRT4_PS
SPI_mosi_m__0__SHIFT EQU 0
SPI_mosi_m__DR EQU CYREG_PRT4_DR
SPI_mosi_m__INTCFG EQU CYREG_PRT4_INTCFG
SPI_mosi_m__INTSTAT EQU CYREG_PRT4_INTSTAT
SPI_mosi_m__MASK EQU 0x01
SPI_mosi_m__PC EQU CYREG_PRT4_PC
SPI_mosi_m__PC2 EQU CYREG_PRT4_PC2
SPI_mosi_m__PORT EQU 4
SPI_mosi_m__PS EQU CYREG_PRT4_PS
SPI_mosi_m__SHIFT EQU 0

/* SPI_SCB */
SPI_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
SPI_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
SPI_SCB__CTRL EQU CYREG_SCB0_CTRL
SPI_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
SPI_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
SPI_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
SPI_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
SPI_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
SPI_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
SPI_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
SPI_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
SPI_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
SPI_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
SPI_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
SPI_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
SPI_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
SPI_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
SPI_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
SPI_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
SPI_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
SPI_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
SPI_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
SPI_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
SPI_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
SPI_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
SPI_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
SPI_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
SPI_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
SPI_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
SPI_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
SPI_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
SPI_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
SPI_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
SPI_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
SPI_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
SPI_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
SPI_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
SPI_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
SPI_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
SPI_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
SPI_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
SPI_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
SPI_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
SPI_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
SPI_SCB__INTR_M EQU CYREG_SCB0_INTR_M
SPI_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
SPI_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
SPI_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
SPI_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
SPI_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
SPI_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
SPI_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
SPI_SCB__INTR_S EQU CYREG_SCB0_INTR_S
SPI_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
SPI_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
SPI_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
SPI_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
SPI_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
SPI_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
SPI_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
SPI_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
SPI_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
SPI_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
SPI_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
SPI_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
SPI_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
SPI_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
SPI_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
SPI_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
SPI_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
SPI_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
SPI_SCB__SS0_POSISTION EQU 0
SPI_SCB__SS1_POSISTION EQU 1
SPI_SCB__SS2_POSISTION EQU 2
SPI_SCB__SS3_POSISTION EQU 3
SPI_SCB__STATUS EQU CYREG_SCB0_STATUS
SPI_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
SPI_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
SPI_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
SPI_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
SPI_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
SPI_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
SPI_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
SPI_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* SPI_SCBCLK */
SPI_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
SPI_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
SPI_SCBCLK__ENABLE_MASK EQU 0x80000000
SPI_SCBCLK__MASK EQU 0x80000000
SPI_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* SPI_sclk_m */
SPI_sclk_m__0__DM__MASK EQU 0x1C0
SPI_sclk_m__0__DM__SHIFT EQU 6
SPI_sclk_m__0__DR EQU CYREG_PRT4_DR
SPI_sclk_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SPI_sclk_m__0__HSIOM_MASK EQU 0x00000F00
SPI_sclk_m__0__HSIOM_SHIFT EQU 8
SPI_sclk_m__0__INTCFG EQU CYREG_PRT4_INTCFG
SPI_sclk_m__0__INTSTAT EQU CYREG_PRT4_INTSTAT
SPI_sclk_m__0__MASK EQU 0x04
SPI_sclk_m__0__PC EQU CYREG_PRT4_PC
SPI_sclk_m__0__PC2 EQU CYREG_PRT4_PC2
SPI_sclk_m__0__PORT EQU 4
SPI_sclk_m__0__PS EQU CYREG_PRT4_PS
SPI_sclk_m__0__SHIFT EQU 2
SPI_sclk_m__DR EQU CYREG_PRT4_DR
SPI_sclk_m__INTCFG EQU CYREG_PRT4_INTCFG
SPI_sclk_m__INTSTAT EQU CYREG_PRT4_INTSTAT
SPI_sclk_m__MASK EQU 0x04
SPI_sclk_m__PC EQU CYREG_PRT4_PC
SPI_sclk_m__PC2 EQU CYREG_PRT4_PC2
SPI_sclk_m__PORT EQU 4
SPI_sclk_m__PS EQU CYREG_PRT4_PS
SPI_sclk_m__SHIFT EQU 2

/* SPI_ss0_m */
SPI_ss0_m__0__DM__MASK EQU 0xE00
SPI_ss0_m__0__DM__SHIFT EQU 9
SPI_ss0_m__0__DR EQU CYREG_PRT4_DR
SPI_ss0_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SPI_ss0_m__0__HSIOM_MASK EQU 0x0000F000
SPI_ss0_m__0__HSIOM_SHIFT EQU 12
SPI_ss0_m__0__INTCFG EQU CYREG_PRT4_INTCFG
SPI_ss0_m__0__INTSTAT EQU CYREG_PRT4_INTSTAT
SPI_ss0_m__0__MASK EQU 0x08
SPI_ss0_m__0__PC EQU CYREG_PRT4_PC
SPI_ss0_m__0__PC2 EQU CYREG_PRT4_PC2
SPI_ss0_m__0__PORT EQU 4
SPI_ss0_m__0__PS EQU CYREG_PRT4_PS
SPI_ss0_m__0__SHIFT EQU 3
SPI_ss0_m__DR EQU CYREG_PRT4_DR
SPI_ss0_m__INTCFG EQU CYREG_PRT4_INTCFG
SPI_ss0_m__INTSTAT EQU CYREG_PRT4_INTSTAT
SPI_ss0_m__MASK EQU 0x08
SPI_ss0_m__PC EQU CYREG_PRT4_PC
SPI_ss0_m__PC2 EQU CYREG_PRT4_PC2
SPI_ss0_m__PORT EQU 4
SPI_ss0_m__PS EQU CYREG_PRT4_PS
SPI_ss0_m__SHIFT EQU 3

/* UART_rx */
UART_rx__0__DM__MASK EQU 0x07
UART_rx__0__DM__SHIFT EQU 0
UART_rx__0__DR EQU CYREG_PRT3_DR
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__INTCFG EQU CYREG_PRT3_INTCFG
UART_rx__0__INTSTAT EQU CYREG_PRT3_INTSTAT
UART_rx__0__MASK EQU 0x01
UART_rx__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_rx__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_rx__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_rx__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_rx__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_rx__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_rx__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_rx__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_rx__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_rx__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_rx__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_rx__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_rx__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_rx__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_rx__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_rx__0__PC EQU CYREG_PRT3_PC
UART_rx__0__PC2 EQU CYREG_PRT3_PC2
UART_rx__0__PORT EQU 3
UART_rx__0__PS EQU CYREG_PRT3_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_PRT3_DR
UART_rx__INTCFG EQU CYREG_PRT3_INTCFG
UART_rx__INTSTAT EQU CYREG_PRT3_INTSTAT
UART_rx__MASK EQU 0x01
UART_rx__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_rx__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_rx__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_rx__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_rx__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_rx__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_rx__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_rx__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_rx__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_rx__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_rx__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_rx__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_rx__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_rx__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_rx__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_rx__PC EQU CYREG_PRT3_PC
UART_rx__PC2 EQU CYREG_PRT3_PC2
UART_rx__PORT EQU 3
UART_rx__PS EQU CYREG_PRT3_PS
UART_rx__SHIFT EQU 0

/* UART_SCB */
UART_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
UART_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
UART_SCB__CTRL EQU CYREG_SCB1_CTRL
UART_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
UART_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
UART_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
UART_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
UART_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
UART_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
UART_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
UART_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
UART_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
UART_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
UART_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
UART_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
UART_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
UART_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB1_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB1_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB1_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* UART_SCBCLK */
UART_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_C00
UART_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_SCBCLK__MASK EQU 0x80000000
UART_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_C00

/* UART_tx */
UART_tx__0__DM__MASK EQU 0x38
UART_tx__0__DM__SHIFT EQU 3
UART_tx__0__DR EQU CYREG_PRT3_DR
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__INTCFG EQU CYREG_PRT3_INTCFG
UART_tx__0__INTSTAT EQU CYREG_PRT3_INTSTAT
UART_tx__0__MASK EQU 0x02
UART_tx__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
UART_tx__0__OUT_SEL_SHIFT EQU 2
UART_tx__0__OUT_SEL_VAL EQU -1
UART_tx__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_tx__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_tx__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_tx__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_tx__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_tx__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_tx__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_tx__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_tx__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_tx__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_tx__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_tx__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_tx__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_tx__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_tx__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_tx__0__PC EQU CYREG_PRT3_PC
UART_tx__0__PC2 EQU CYREG_PRT3_PC2
UART_tx__0__PORT EQU 3
UART_tx__0__PS EQU CYREG_PRT3_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_PRT3_DR
UART_tx__INTCFG EQU CYREG_PRT3_INTCFG
UART_tx__INTSTAT EQU CYREG_PRT3_INTSTAT
UART_tx__MASK EQU 0x02
UART_tx__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_tx__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_tx__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_tx__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_tx__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_tx__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_tx__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_tx__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_tx__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_tx__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_tx__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_tx__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_tx__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_tx__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_tx__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_tx__PC EQU CYREG_PRT3_PC
UART_tx__PC2 EQU CYREG_PRT3_PC2
UART_tx__PORT EQU 3
UART_tx__PS EQU CYREG_PRT3_PS
UART_tx__SHIFT EQU 1

/* Clock */
Clock__DIVIDER_MASK EQU 0x0000FFFF
Clock__ENABLE EQU CYREG_CLK_DIVIDER_B00
Clock__ENABLE_MASK EQU 0x80000000
Clock__MASK EQU 0x80000000
Clock__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* Timer_cy_m0s8_tcpwm_1 */
Timer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* Button */
Button__0__DM__MASK EQU 0x07
Button__0__DM__SHIFT EQU 0
Button__0__DR EQU CYREG_PRT2_DR
Button__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Button__0__HSIOM_MASK EQU 0x0000000F
Button__0__HSIOM_SHIFT EQU 0
Button__0__INTCFG EQU CYREG_PRT2_INTCFG
Button__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Button__0__MASK EQU 0x01
Button__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Button__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Button__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Button__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Button__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Button__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Button__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Button__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Button__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Button__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Button__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Button__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Button__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Button__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Button__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Button__0__PC EQU CYREG_PRT2_PC
Button__0__PC2 EQU CYREG_PRT2_PC2
Button__0__PORT EQU 2
Button__0__PS EQU CYREG_PRT2_PS
Button__0__SHIFT EQU 0
Button__DR EQU CYREG_PRT2_DR
Button__INTCFG EQU CYREG_PRT2_INTCFG
Button__INTSTAT EQU CYREG_PRT2_INTSTAT
Button__MASK EQU 0x01
Button__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Button__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Button__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Button__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Button__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Button__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Button__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Button__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Button__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Button__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Button__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Button__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Button__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Button__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Button__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Button__PC EQU CYREG_PRT2_PC
Button__PC2 EQU CYREG_PRT2_PC2
Button__PORT EQU 2
Button__PS EQU CYREG_PRT2_PS
Button__SHIFT EQU 0

/* NRF_CE */
NRF_CE__0__DM__MASK EQU 0x07
NRF_CE__0__DM__SHIFT EQU 0
NRF_CE__0__DR EQU CYREG_PRT0_DR
NRF_CE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
NRF_CE__0__HSIOM_MASK EQU 0x0000000F
NRF_CE__0__HSIOM_SHIFT EQU 0
NRF_CE__0__INTCFG EQU CYREG_PRT0_INTCFG
NRF_CE__0__INTSTAT EQU CYREG_PRT0_INTSTAT
NRF_CE__0__MASK EQU 0x01
NRF_CE__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
NRF_CE__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
NRF_CE__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
NRF_CE__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
NRF_CE__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
NRF_CE__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
NRF_CE__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
NRF_CE__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
NRF_CE__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
NRF_CE__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
NRF_CE__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
NRF_CE__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
NRF_CE__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
NRF_CE__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
NRF_CE__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
NRF_CE__0__PC EQU CYREG_PRT0_PC
NRF_CE__0__PC2 EQU CYREG_PRT0_PC2
NRF_CE__0__PORT EQU 0
NRF_CE__0__PS EQU CYREG_PRT0_PS
NRF_CE__0__SHIFT EQU 0
NRF_CE__DR EQU CYREG_PRT0_DR
NRF_CE__INTCFG EQU CYREG_PRT0_INTCFG
NRF_CE__INTSTAT EQU CYREG_PRT0_INTSTAT
NRF_CE__MASK EQU 0x01
NRF_CE__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
NRF_CE__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
NRF_CE__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
NRF_CE__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
NRF_CE__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
NRF_CE__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
NRF_CE__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
NRF_CE__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
NRF_CE__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
NRF_CE__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
NRF_CE__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
NRF_CE__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
NRF_CE__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
NRF_CE__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
NRF_CE__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
NRF_CE__PC EQU CYREG_PRT0_PC
NRF_CE__PC2 EQU CYREG_PRT0_PC2
NRF_CE__PORT EQU 0
NRF_CE__PS EQU CYREG_PRT0_PS
NRF_CE__SHIFT EQU 0

/* NRF_IRQ */
NRF_IRQ__0__DM__MASK EQU 0xE00000
NRF_IRQ__0__DM__SHIFT EQU 21
NRF_IRQ__0__DR EQU CYREG_PRT0_DR
NRF_IRQ__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
NRF_IRQ__0__HSIOM_MASK EQU 0xF0000000
NRF_IRQ__0__HSIOM_SHIFT EQU 28
NRF_IRQ__0__INTCFG EQU CYREG_PRT0_INTCFG
NRF_IRQ__0__INTSTAT EQU CYREG_PRT0_INTSTAT
NRF_IRQ__0__MASK EQU 0x80
NRF_IRQ__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
NRF_IRQ__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
NRF_IRQ__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
NRF_IRQ__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
NRF_IRQ__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
NRF_IRQ__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
NRF_IRQ__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
NRF_IRQ__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
NRF_IRQ__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
NRF_IRQ__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
NRF_IRQ__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
NRF_IRQ__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
NRF_IRQ__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
NRF_IRQ__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
NRF_IRQ__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
NRF_IRQ__0__PC EQU CYREG_PRT0_PC
NRF_IRQ__0__PC2 EQU CYREG_PRT0_PC2
NRF_IRQ__0__PORT EQU 0
NRF_IRQ__0__PS EQU CYREG_PRT0_PS
NRF_IRQ__0__SHIFT EQU 7
NRF_IRQ__DR EQU CYREG_PRT0_DR
NRF_IRQ__INTCFG EQU CYREG_PRT0_INTCFG
NRF_IRQ__INTSTAT EQU CYREG_PRT0_INTSTAT
NRF_IRQ__MASK EQU 0x80
NRF_IRQ__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
NRF_IRQ__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
NRF_IRQ__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
NRF_IRQ__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
NRF_IRQ__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
NRF_IRQ__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
NRF_IRQ__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
NRF_IRQ__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
NRF_IRQ__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
NRF_IRQ__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
NRF_IRQ__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
NRF_IRQ__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
NRF_IRQ__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
NRF_IRQ__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
NRF_IRQ__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
NRF_IRQ__PC EQU CYREG_PRT0_PC
NRF_IRQ__PC2 EQU CYREG_PRT0_PC2
NRF_IRQ__PORT EQU 0
NRF_IRQ__PS EQU CYREG_PRT0_PS
NRF_IRQ__SHIFT EQU 7

/* SysClock_ISR */
SysClock_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
SysClock_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
SysClock_ISR__INTC_MASK EQU 0x04
SysClock_ISR__INTC_NUMBER EQU 2
SysClock_ISR__INTC_PRIOR_MASK EQU 0xC00000
SysClock_ISR__INTC_PRIOR_NUM EQU 3
SysClock_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
SysClock_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
SysClock_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* ExtInterrupt_Reg_Interrupt */
ExtInterrupt_Reg_Interrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ExtInterrupt_Reg_Interrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ExtInterrupt_Reg_Interrupt__INTC_MASK EQU 0x01
ExtInterrupt_Reg_Interrupt__INTC_NUMBER EQU 0
ExtInterrupt_Reg_Interrupt__INTC_PRIOR_MASK EQU 0xC0
ExtInterrupt_Reg_Interrupt__INTC_PRIOR_NUM EQU 3
ExtInterrupt_Reg_Interrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
ExtInterrupt_Reg_Interrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ExtInterrupt_Reg_Interrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
ExtInterrupt_Reg_sts_intr_sts_reg__0__MASK EQU 0x01
ExtInterrupt_Reg_sts_intr_sts_reg__0__POS EQU 0
ExtInterrupt_Reg_sts_intr_sts_reg__1__MASK EQU 0x02
ExtInterrupt_Reg_sts_intr_sts_reg__1__POS EQU 1
ExtInterrupt_Reg_sts_intr_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
ExtInterrupt_Reg_sts_intr_sts_reg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
ExtInterrupt_Reg_sts_intr_sts_reg__MASK EQU 0x03
ExtInterrupt_Reg_sts_intr_sts_reg__MASK_REG EQU CYREG_UDB_W8_MSK_01
ExtInterrupt_Reg_sts_intr_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
ExtInterrupt_Reg_sts_intr_sts_reg__STATUS_REG EQU CYREG_UDB_W8_ST_01

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04B61193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
