# Reading D:/MentorGraphics/tcl/vsim/pref.tcl 
# //  ModelSim SE 10.1b Apr 26 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# do {processor_test.fdo} 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE vlog 10.1b Compiler 2012.04 Apr 26 2012
# -- Compiling module mux_4_1
# 
# Top level modules:
# 	mux_4_1
# Model Technology ModelSim SE vlog 10.1b Compiler 2012.04 Apr 26 2012
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# Model Technology ModelSim SE vlog 10.1b Compiler 2012.04 Apr 26 2012
# -- Compiling module bfa_gate
# 
# Top level modules:
# 	bfa_gate
# Model Technology ModelSim SE vlog 10.1b Compiler 2012.04 Apr 26 2012
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# Model Technology ModelSim SE vlog 10.1b Compiler 2012.04 Apr 26 2012
# -- Compiling module pri_encoder_4_2
# 
# Top level modules:
# 	pri_encoder_4_2
# Model Technology ModelSim SE vlog 10.1b Compiler 2012.04 Apr 26 2012
# -- Compiling module ld_st_reg_4bit
# 
# Top level modules:
# 	ld_st_reg_4bit
# Model Technology ModelSim SE vlog 10.1b Compiler 2012.04 Apr 26 2012
# -- Compiling module alu_bitslice
# 
# Top level modules:
# 	alu_bitslice
# Model Technology ModelSim SE vlog 10.1b Compiler 2012.04 Apr 26 2012
# -- Compiling module stage1
# 
# Top level modules:
# 	stage1
# Model Technology ModelSim SE vlog 10.1b Compiler 2012.04 Apr 26 2012
# -- Compiling module stage0
# 
# Top level modules:
# 	stage0
# Model Technology ModelSim SE vlog 10.1b Compiler 2012.04 Apr 26 2012
# -- Compiling module stack
# 
# Top level modules:
# 	stack
# Model Technology ModelSim SE vlog 10.1b Compiler 2012.04 Apr 26 2012
# -- Compiling module LdStr_shifter
# 
# Top level modules:
# 	LdStr_shifter
# Model Technology ModelSim SE vlog 10.1b Compiler 2012.04 Apr 26 2012
# -- Compiling module nbit_pc
# 
# Top level modules:
# 	nbit_pc
# Model Technology ModelSim SE vlog 10.1b Compiler 2012.04 Apr 26 2012
# -- Compiling module mux_5_1
# 
# Top level modules:
# 	mux_5_1
# Model Technology ModelSim SE vlog 10.1b Compiler 2012.04 Apr 26 2012
# -- Compiling module mux_3_1
# 
# Top level modules:
# 	mux_3_1
# Model Technology ModelSim SE vlog 10.1b Compiler 2012.04 Apr 26 2012
# -- Compiling module MHVPIS
# 
# Top level modules:
# 	MHVPIS
# Model Technology ModelSim SE vlog 10.1b Compiler 2012.04 Apr 26 2012
# -- Compiling module ld_st_reg
# 
# Top level modules:
# 	ld_st_reg
# Model Technology ModelSim SE vlog 10.1b Compiler 2012.04 Apr 26 2012
# -- Compiling module iramFib
# 
# Top level modules:
# 	iramFib
# Model Technology ModelSim SE vlog 10.1b Compiler 2012.04 Apr 26 2012
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# Model Technology ModelSim SE vlog 10.1b Compiler 2012.04 Apr 26 2012
# -- Compiling module alu_nbit
# 
# Top level modules:
# 	alu_nbit
# Model Technology ModelSim SE vlog 10.1b Compiler 2012.04 Apr 26 2012
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# Model Technology ModelSim SE vlog 10.1b Compiler 2012.04 Apr 26 2012
# -- Compiling module processor_test
# 
# Top level modules:
# 	processor_test
# Model Technology ModelSim SE vlog 10.1b Compiler 2012.04 Apr 26 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# vsim -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip -lib work -voptargs=\"+acc\" -t 1ps work.processor_test glbl 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "cache(fast)".
# 
# Loading work.processor_test(fast)
# Loading work.processor(fast)
# Loading work.stage0(fast)
# Loading work.stage1(fast)
# Loading work.MHVPIS(fast)
# Loading work.ld_st_reg_4bit(fast)
# Loading work.pri_encoder_4_2(fast)
# Loading work.mux_4_1(fast)
# Loading work.alu_nbit(fast)
# Loading work.alu_bitslice(fast)
# Loading work.mux_2_1(fast)
# Loading work.bfa_gate(fast)
# Loading work.nbit_pc(fast)
# Loading work.cache(fast)
# Loading work.ram(fast)
# Loading work.stack(fast)
# Loading work.LdStr_shifter(fast)
# Loading work.ld_st_reg(fast)
# Loading work.iramFib(fast)
# Loading work.mux_3_1(fast)
# Loading work.mux_5_1(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) ../alu_bitslice.v(36): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i0'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[0]/ALU_slice/MUX_2x1_1
# ** Warning: (vsim-3015) ../alu_bitslice.v(36): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i1'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[0]/ALU_slice/MUX_2x1_1
# ** Warning: (vsim-3015) ../alu_bitslice.v(36): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[0]/ALU_slice/MUX_2x1_1
# ** Warning: (vsim-3015) ../alu_bitslice.v(50): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i0'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[0]/ALU_slice/MUX_2x1_2
# ** Warning: (vsim-3015) ../alu_bitslice.v(50): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i1'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[0]/ALU_slice/MUX_2x1_2
# ** Warning: (vsim-3015) ../alu_bitslice.v(50): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[0]/ALU_slice/MUX_2x1_2
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i0'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[0]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i1'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[0]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i2'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[0]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i3'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[0]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[0]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(36): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i0'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[1]/ALU_slice/MUX_2x1_1
# ** Warning: (vsim-3015) ../alu_bitslice.v(36): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i1'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[1]/ALU_slice/MUX_2x1_1
# ** Warning: (vsim-3015) ../alu_bitslice.v(36): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[1]/ALU_slice/MUX_2x1_1
# ** Warning: (vsim-3015) ../alu_bitslice.v(50): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i0'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[1]/ALU_slice/MUX_2x1_2
# ** Warning: (vsim-3015) ../alu_bitslice.v(50): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i1'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[1]/ALU_slice/MUX_2x1_2
# ** Warning: (vsim-3015) ../alu_bitslice.v(50): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[1]/ALU_slice/MUX_2x1_2
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i0'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[1]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i1'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[1]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i2'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[1]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i3'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[1]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[1]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(36): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i0'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[2]/ALU_slice/MUX_2x1_1
# ** Warning: (vsim-3015) ../alu_bitslice.v(36): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i1'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[2]/ALU_slice/MUX_2x1_1
# ** Warning: (vsim-3015) ../alu_bitslice.v(36): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[2]/ALU_slice/MUX_2x1_1
# ** Warning: (vsim-3015) ../alu_bitslice.v(50): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i0'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[2]/ALU_slice/MUX_2x1_2
# ** Warning: (vsim-3015) ../alu_bitslice.v(50): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i1'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[2]/ALU_slice/MUX_2x1_2
# ** Warning: (vsim-3015) ../alu_bitslice.v(50): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[2]/ALU_slice/MUX_2x1_2
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i0'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[2]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i1'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[2]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i2'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[2]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i3'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[2]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[2]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(36): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i0'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[3]/ALU_slice/MUX_2x1_1
# ** Warning: (vsim-3015) ../alu_bitslice.v(36): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i1'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[3]/ALU_slice/MUX_2x1_1
# ** Warning: (vsim-3015) ../alu_bitslice.v(36): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[3]/ALU_slice/MUX_2x1_1
# ** Warning: (vsim-3015) ../alu_bitslice.v(50): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i0'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[3]/ALU_slice/MUX_2x1_2
# ** Warning: (vsim-3015) ../alu_bitslice.v(50): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i1'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[3]/ALU_slice/MUX_2x1_2
# ** Warning: (vsim-3015) ../alu_bitslice.v(50): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[3]/ALU_slice/MUX_2x1_2
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i0'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[3]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i1'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[3]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i2'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[3]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i3'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[3]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[3]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(36): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i0'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[4]/ALU_slice/MUX_2x1_1
# ** Warning: (vsim-3015) ../alu_bitslice.v(36): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i1'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[4]/ALU_slice/MUX_2x1_1
# ** Warning: (vsim-3015) ../alu_bitslice.v(36): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[4]/ALU_slice/MUX_2x1_1
# ** Warning: (vsim-3015) ../alu_bitslice.v(50): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i0'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[4]/ALU_slice/MUX_2x1_2
# ** Warning: (vsim-3015) ../alu_bitslice.v(50): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i1'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[4]/ALU_slice/MUX_2x1_2
# ** Warning: (vsim-3015) ../alu_bitslice.v(50): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[4]/ALU_slice/MUX_2x1_2
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i0'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[4]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i1'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[4]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i2'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[4]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i3'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[4]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[4]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(36): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i0'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[5]/ALU_slice/MUX_2x1_1
# ** Warning: (vsim-3015) ../alu_bitslice.v(36): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i1'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[5]/ALU_slice/MUX_2x1_1
# ** Warning: (vsim-3015) ../alu_bitslice.v(36): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[5]/ALU_slice/MUX_2x1_1
# ** Warning: (vsim-3015) ../alu_bitslice.v(50): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i0'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[5]/ALU_slice/MUX_2x1_2
# ** Warning: (vsim-3015) ../alu_bitslice.v(50): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i1'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[5]/ALU_slice/MUX_2x1_2
# ** Warning: (vsim-3015) ../alu_bitslice.v(50): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[5]/ALU_slice/MUX_2x1_2
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i0'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[5]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i1'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[5]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i2'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[5]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i3'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[5]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[5]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(36): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i0'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[6]/ALU_slice/MUX_2x1_1
# ** Warning: (vsim-3015) ../alu_bitslice.v(36): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i1'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[6]/ALU_slice/MUX_2x1_1
# ** Warning: (vsim-3015) ../alu_bitslice.v(36): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[6]/ALU_slice/MUX_2x1_1
# ** Warning: (vsim-3015) ../alu_bitslice.v(50): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i0'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[6]/ALU_slice/MUX_2x1_2
# ** Warning: (vsim-3015) ../alu_bitslice.v(50): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i1'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[6]/ALU_slice/MUX_2x1_2
# ** Warning: (vsim-3015) ../alu_bitslice.v(50): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[6]/ALU_slice/MUX_2x1_2
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i0'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[6]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i1'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[6]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i2'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[6]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i3'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[6]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[6]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(36): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i0'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[7]/ALU_slice/MUX_2x1_1
# ** Warning: (vsim-3015) ../alu_bitslice.v(36): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i1'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[7]/ALU_slice/MUX_2x1_1
# ** Warning: (vsim-3015) ../alu_bitslice.v(36): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[7]/ALU_slice/MUX_2x1_1
# ** Warning: (vsim-3015) ../alu_bitslice.v(50): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i0'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[7]/ALU_slice/MUX_2x1_2
# ** Warning: (vsim-3015) ../alu_bitslice.v(50): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i1'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[7]/ALU_slice/MUX_2x1_2
# ** Warning: (vsim-3015) ../alu_bitslice.v(50): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: ../mux_2_1.v(14).
# 
#         Region: /processor_test/uut/ALU/submit[7]/ALU_slice/MUX_2x1_2
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i0'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[7]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i1'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[7]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i2'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[7]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'i3'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[7]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) ../alu_bitslice.v(54): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: ../mux_4_1.v(16).
# 
#         Region: /processor_test/uut/ALU/submit[7]/ALU_slice/MUX_4x1
# ** Warning: (vsim-3015) processor.v(229): [PCDPC] - Port size (9 or 9) does not match connection size (8) for port 'c_dataIN_out'. The port definition is at: ../cache.v(40).
# 
#         Region: /processor_test/uut/DATA_CACHE
# ** Warning: (vsim-3015) ../cache.v(180): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data_out'. The port definition is at: ../Ram.v(32).
# 
#         Region: /processor_test/uut/DATA_CACHE/DATA_RAM
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Hendren  Hostname: HENDRENDESKTOP  ProcessID: 2348
# 
#           Attempting to use alternate WLF file "./wlft1rkza8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft1rkza8
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
run
add wave -position 111  sim:/processor_test/ch_output
