Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Thu Aug 10 01:32:16 2017
| Host             : Sai-PC running 64-bit major release  (build 9200)
| Command          : 
| Design           : nbyn_full
| Device           : xc7vx690tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.115 |
| Dynamic (W)              | 1.769 |
| Device Static (W)        | 0.346 |
| Effective TJA (C/W)      | 1.1   |
| Max Ambient (C)          | 82.6  |
| Junction Temperature (C) | 27.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.219 |        3 |       --- |             --- |
| Slice Logic    |     0.513 |    48919 |       --- |             --- |
|   LUT as Logic |     0.488 |    25199 |    433200 |            5.82 |
|   Register     |     0.021 |    22169 |    866400 |            2.56 |
|   F7/F8 Muxes  |     0.004 |     1284 |    433200 |            0.30 |
|   CARRY4       |    <0.001 |       14 |    108300 |            0.01 |
|   Others       |     0.000 |      184 |       --- |             --- |
| Signals        |     0.852 |    30089 |       --- |             --- |
| Block RAM      |     0.025 |     29.5 |      1470 |            2.01 |
| I/O            |     0.160 |      517 |       850 |           60.82 |
| Static Power   |     0.346 |          |           |                 |
| Total          |     2.115 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.816 |       1.610 |      0.206 |
| Vccaux    |       1.800 |     0.066 |       0.013 |      0.053 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.076 |       0.075 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.008 |       0.002 |      0.006 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| Clk   | clk    |             4.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------+-----------+
| Name                                                  | Power (W) |
+-------------------------------------------------------+-----------+
| nbyn_full                                             |     1.769 |
|   xs[0].ys[0].instnce.nbyn_main_instance              |     0.875 |
|     main_pe                                           |     0.815 |
|       fifo                                            |     0.031 |
|         inst                                          |     0.031 |
|           gen_fifo_generator.fifo_generator_inst      |     0.031 |
|             inst_fifo_gen                             |     0.031 |
|               gaxis_fifo.gaxisf.axisf                 |     0.031 |
|                 grf.rf                                |     0.031 |
|                   gntv_or_sync_fifo.gl0.rd            |     0.002 |
|                     gr1.rfwft                         |    <0.001 |
|                     grss.rsts                         |    <0.001 |
|                       c1                              |    <0.001 |
|                       c2                              |    <0.001 |
|                     rpntr                             |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr            |     0.001 |
|                     gwss.wsts                         |    <0.001 |
|                       c0                              |    <0.001 |
|                       c1                              |    <0.001 |
|                     wpntr                             |    <0.001 |
|                   gntv_or_sync_fifo.mem               |     0.028 |
|                     gbm.gbmg.gbmga.ngecc.bmg          |     0.025 |
|                       inst_blk_mem_gen                |     0.025 |
|                         gnativebmg.native_blk_mem_gen |     0.025 |
|                           valid.cstr                  |     0.025 |
|                             ramloop[0].ram.r          |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|                             ramloop[10].ram.r         |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|                             ramloop[11].ram.r         |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|                             ramloop[12].ram.r         |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|                             ramloop[13].ram.r         |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|                             ramloop[14].ram.r         |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|                             ramloop[15].ram.r         |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|                             ramloop[16].ram.r         |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|                             ramloop[17].ram.r         |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|                             ramloop[18].ram.r         |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|                             ramloop[19].ram.r         |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|                             ramloop[1].ram.r          |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|                             ramloop[20].ram.r         |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|                             ramloop[21].ram.r         |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|                             ramloop[22].ram.r         |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|                             ramloop[23].ram.r         |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|                             ramloop[24].ram.r         |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|                             ramloop[25].ram.r         |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|                             ramloop[26].ram.r         |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|                             ramloop[27].ram.r         |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|                             ramloop[28].ram.r         |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|                             ramloop[29].ram.r         |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|                             ramloop[2].ram.r          |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|                             ramloop[3].ram.r          |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|                             ramloop[4].ram.r          |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|                             ramloop[5].ram.r          |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|                             ramloop[6].ram.r          |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|                             ramloop[7].ram.r          |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|                             ramloop[8].ram.r          |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|                             ramloop[9].ram.r          |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|                   rstblk                              |    <0.001 |
|       scheduler_inst                                  |     0.671 |
|     main_switch                                       |     0.060 |
|   xs[0].ys[1].instnce.nbyn_instance                   |     0.049 |
|     pe                                                |     0.003 |
|     switch                                            |     0.046 |
|   xs[0].ys[2].instnce.nbyn_instance                   |     0.052 |
|     pe                                                |     0.003 |
|     switch                                            |     0.047 |
|   xs[0].ys[3].instnce.nbyn_instance                   |     0.047 |
|     pe                                                |     0.003 |
|     switch                                            |     0.044 |
|   xs[1].ys[0].instnce.nbyn_instance                   |     0.047 |
|     pe                                                |     0.003 |
|     switch                                            |     0.042 |
|   xs[1].ys[1].instnce.nbyn_instance                   |     0.041 |
|     pe                                                |     0.003 |
|     switch                                            |     0.036 |
|   xs[1].ys[2].instnce.nbyn_instance                   |     0.050 |
|     pe                                                |     0.003 |
|     switch                                            |     0.046 |
|   xs[1].ys[3].instnce.nbyn_instance                   |     0.047 |
|     pe                                                |     0.003 |
|     switch                                            |     0.043 |
|   xs[2].ys[0].instnce.nbyn_instance                   |     0.049 |
|     pe                                                |     0.003 |
|     switch                                            |     0.045 |
|   xs[2].ys[1].instnce.nbyn_instance                   |     0.045 |
|     pe                                                |     0.003 |
|     switch                                            |     0.040 |
|   xs[2].ys[2].instnce.nbyn_instance                   |     0.052 |
|     pe                                                |     0.003 |
|     switch                                            |     0.048 |
|   xs[2].ys[3].instnce.nbyn_instance                   |     0.049 |
|     pe                                                |     0.003 |
|     switch                                            |     0.045 |
|   xs[3].ys[0].instnce.nbyn_instance                   |     0.063 |
|     pe                                                |     0.003 |
|     switch                                            |     0.060 |
|   xs[3].ys[1].instnce.nbyn_instance                   |     0.042 |
|     pe                                                |     0.003 |
|     switch                                            |     0.038 |
|   xs[3].ys[2].instnce.nbyn_instance                   |     0.046 |
|     pe                                                |     0.003 |
|     switch                                            |     0.042 |
|   xs[3].ys[3].instnce.nbyn_instance                   |     0.050 |
|     pe                                                |     0.003 |
|     switch                                            |     0.047 |
+-------------------------------------------------------+-----------+


