// Seed: 3933713681
module module_0 #(
    parameter id_15 = 32'd94
) (
    input  tri0  id_0,
    input  wor   id_1,
    output uwire id_2,
    input  uwire id_3,
    input  tri   id_4,
    input  wand  id_5,
    input  wire  id_6,
    output tri1  id_7,
    output uwire id_8
);
  logic [7:0]
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      _id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50,
      id_51,
      id_52,
      id_53,
      id_54,
      id_55,
      id_56,
      id_57,
      id_58,
      id_59;
  assign id_12[id_15] = -1 == 1;
  wire id_60;
  assign id_8 = id_6;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    input uwire id_2,
    input wire id_3,
    inout uwire id_4,
    output tri1 id_5,
    output tri id_6,
    output supply0 id_7
);
  assign id_5 = ~id_4;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_5,
      id_0,
      id_3,
      id_4,
      id_1,
      id_6,
      id_6
  );
  parameter id_9 = 1;
  logic id_10;
  ;
  assign id_6 = -1'd0;
endmodule
