/**
 * \file IfxDre_bf.h
 * \brief
 * \copyright Copyright (c) 2021 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_DRE/V0.1.1.1.11
 * Specification: latest @ 2021-08-22 instance sheet @ MC_A3G_TC49x : V9.1.6.1.0 
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Dre_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Dre_Registers
 * 
 */
#ifndef IFXDRE_BF_H
#define IFXDRE_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Dre_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_DRE_CLC_Bits.DISR */
#define IFX_DRE_CLC_DISR_LEN (1u)

/** \brief Mask for Ifx_DRE_CLC_Bits.DISR */
#define IFX_DRE_CLC_DISR_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CLC_Bits.DISR */
#define IFX_DRE_CLC_DISR_OFF (0u)

/** \brief Length for Ifx_DRE_CLC_Bits.DISS */
#define IFX_DRE_CLC_DISS_LEN (1u)

/** \brief Mask for Ifx_DRE_CLC_Bits.DISS */
#define IFX_DRE_CLC_DISS_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CLC_Bits.DISS */
#define IFX_DRE_CLC_DISS_OFF (1u)

/** \brief Length for Ifx_DRE_CLC_Bits.EDIS */
#define IFX_DRE_CLC_EDIS_LEN (1u)

/** \brief Mask for Ifx_DRE_CLC_Bits.EDIS */
#define IFX_DRE_CLC_EDIS_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CLC_Bits.EDIS */
#define IFX_DRE_CLC_EDIS_OFF (3u)

/** \brief Length for Ifx_DRE_ID_Bits.MOD_REV */
#define IFX_DRE_ID_MOD_REV_LEN (8u)

/** \brief Mask for Ifx_DRE_ID_Bits.MOD_REV */
#define IFX_DRE_ID_MOD_REV_MSK (0xffu)

/** \brief Offset for Ifx_DRE_ID_Bits.MOD_REV */
#define IFX_DRE_ID_MOD_REV_OFF (0u)

/** \brief Length for Ifx_DRE_ID_Bits.MOD_TYPE */
#define IFX_DRE_ID_MOD_TYPE_LEN (8u)

/** \brief Mask for Ifx_DRE_ID_Bits.MOD_TYPE */
#define IFX_DRE_ID_MOD_TYPE_MSK (0xffu)

/** \brief Offset for Ifx_DRE_ID_Bits.MOD_TYPE */
#define IFX_DRE_ID_MOD_TYPE_OFF (8u)

/** \brief Length for Ifx_DRE_ID_Bits.MOD_NUM */
#define IFX_DRE_ID_MOD_NUM_LEN (16u)

/** \brief Mask for Ifx_DRE_ID_Bits.MOD_NUM */
#define IFX_DRE_ID_MOD_NUM_MSK (0xffffu)

/** \brief Offset for Ifx_DRE_ID_Bits.MOD_NUM */
#define IFX_DRE_ID_MOD_NUM_OFF (16u)

/** \brief Length for Ifx_DRE_RST_CTRLA_Bits.KRST */
#define IFX_DRE_RST_CTRLA_KRST_LEN (1u)

/** \brief Mask for Ifx_DRE_RST_CTRLA_Bits.KRST */
#define IFX_DRE_RST_CTRLA_KRST_MSK (0x1u)

/** \brief Offset for Ifx_DRE_RST_CTRLA_Bits.KRST */
#define IFX_DRE_RST_CTRLA_KRST_OFF (0u)

/** \brief Length for Ifx_DRE_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_DRE_RST_CTRLA_GRSTEN0_LEN (1u)

/** \brief Mask for Ifx_DRE_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_DRE_RST_CTRLA_GRSTEN0_MSK (0x1u)

/** \brief Offset for Ifx_DRE_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_DRE_RST_CTRLA_GRSTEN0_OFF (8u)

/** \brief Length for Ifx_DRE_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_DRE_RST_CTRLA_GRSTEN1_LEN (1u)

/** \brief Mask for Ifx_DRE_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_DRE_RST_CTRLA_GRSTEN1_MSK (0x1u)

/** \brief Offset for Ifx_DRE_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_DRE_RST_CTRLA_GRSTEN1_OFF (9u)

/** \brief Length for Ifx_DRE_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_DRE_RST_CTRLA_GRSTEN2_LEN (1u)

/** \brief Mask for Ifx_DRE_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_DRE_RST_CTRLA_GRSTEN2_MSK (0x1u)

/** \brief Offset for Ifx_DRE_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_DRE_RST_CTRLA_GRSTEN2_OFF (10u)

/** \brief Length for Ifx_DRE_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_DRE_RST_CTRLA_GRSTEN3_LEN (1u)

/** \brief Mask for Ifx_DRE_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_DRE_RST_CTRLA_GRSTEN3_MSK (0x1u)

/** \brief Offset for Ifx_DRE_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_DRE_RST_CTRLA_GRSTEN3_OFF (11u)

/** \brief Length for Ifx_DRE_RST_CTRLB_Bits.KRST */
#define IFX_DRE_RST_CTRLB_KRST_LEN (1u)

/** \brief Mask for Ifx_DRE_RST_CTRLB_Bits.KRST */
#define IFX_DRE_RST_CTRLB_KRST_MSK (0x1u)

/** \brief Offset for Ifx_DRE_RST_CTRLB_Bits.KRST */
#define IFX_DRE_RST_CTRLB_KRST_OFF (0u)

/** \brief Length for Ifx_DRE_RST_CTRLB_Bits.STATCLR */
#define IFX_DRE_RST_CTRLB_STATCLR_LEN (1u)

/** \brief Mask for Ifx_DRE_RST_CTRLB_Bits.STATCLR */
#define IFX_DRE_RST_CTRLB_STATCLR_MSK (0x1u)

/** \brief Offset for Ifx_DRE_RST_CTRLB_Bits.STATCLR */
#define IFX_DRE_RST_CTRLB_STATCLR_OFF (31u)

/** \brief Length for Ifx_DRE_RST_STAT_Bits.KRST */
#define IFX_DRE_RST_STAT_KRST_LEN (1u)

/** \brief Mask for Ifx_DRE_RST_STAT_Bits.KRST */
#define IFX_DRE_RST_STAT_KRST_MSK (0x1u)

/** \brief Offset for Ifx_DRE_RST_STAT_Bits.KRST */
#define IFX_DRE_RST_STAT_KRST_OFF (0u)

/** \brief Length for Ifx_DRE_RST_STAT_Bits.GRST0 */
#define IFX_DRE_RST_STAT_GRST0_LEN (1u)

/** \brief Mask for Ifx_DRE_RST_STAT_Bits.GRST0 */
#define IFX_DRE_RST_STAT_GRST0_MSK (0x1u)

/** \brief Offset for Ifx_DRE_RST_STAT_Bits.GRST0 */
#define IFX_DRE_RST_STAT_GRST0_OFF (8u)

/** \brief Length for Ifx_DRE_RST_STAT_Bits.GRST1 */
#define IFX_DRE_RST_STAT_GRST1_LEN (1u)

/** \brief Mask for Ifx_DRE_RST_STAT_Bits.GRST1 */
#define IFX_DRE_RST_STAT_GRST1_MSK (0x1u)

/** \brief Offset for Ifx_DRE_RST_STAT_Bits.GRST1 */
#define IFX_DRE_RST_STAT_GRST1_OFF (9u)

/** \brief Length for Ifx_DRE_RST_STAT_Bits.GRST2 */
#define IFX_DRE_RST_STAT_GRST2_LEN (1u)

/** \brief Mask for Ifx_DRE_RST_STAT_Bits.GRST2 */
#define IFX_DRE_RST_STAT_GRST2_MSK (0x1u)

/** \brief Offset for Ifx_DRE_RST_STAT_Bits.GRST2 */
#define IFX_DRE_RST_STAT_GRST2_OFF (10u)

/** \brief Length for Ifx_DRE_RST_STAT_Bits.GRST3 */
#define IFX_DRE_RST_STAT_GRST3_LEN (1u)

/** \brief Mask for Ifx_DRE_RST_STAT_Bits.GRST3 */
#define IFX_DRE_RST_STAT_GRST3_MSK (0x1u)

/** \brief Offset for Ifx_DRE_RST_STAT_Bits.GRST3 */
#define IFX_DRE_RST_STAT_GRST3_OFF (11u)

/** \brief Length for Ifx_DRE_PROT_Bits.STATE */
#define IFX_DRE_PROT_STATE_LEN (3u)

/** \brief Mask for Ifx_DRE_PROT_Bits.STATE */
#define IFX_DRE_PROT_STATE_MSK (0x7u)

/** \brief Offset for Ifx_DRE_PROT_Bits.STATE */
#define IFX_DRE_PROT_STATE_OFF (0u)

/** \brief Length for Ifx_DRE_PROT_Bits.SWEN */
#define IFX_DRE_PROT_SWEN_LEN (1u)

/** \brief Mask for Ifx_DRE_PROT_Bits.SWEN */
#define IFX_DRE_PROT_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_DRE_PROT_Bits.SWEN */
#define IFX_DRE_PROT_SWEN_OFF (3u)

/** \brief Length for Ifx_DRE_PROT_Bits.VM */
#define IFX_DRE_PROT_VM_LEN (3u)

/** \brief Mask for Ifx_DRE_PROT_Bits.VM */
#define IFX_DRE_PROT_VM_MSK (0x7u)

/** \brief Offset for Ifx_DRE_PROT_Bits.VM */
#define IFX_DRE_PROT_VM_OFF (16u)

/** \brief Length for Ifx_DRE_PROT_Bits.VMEN */
#define IFX_DRE_PROT_VMEN_LEN (1u)

/** \brief Mask for Ifx_DRE_PROT_Bits.VMEN */
#define IFX_DRE_PROT_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_DRE_PROT_Bits.VMEN */
#define IFX_DRE_PROT_VMEN_OFF (19u)

/** \brief Length for Ifx_DRE_PROT_Bits.PRS */
#define IFX_DRE_PROT_PRS_LEN (3u)

/** \brief Mask for Ifx_DRE_PROT_Bits.PRS */
#define IFX_DRE_PROT_PRS_MSK (0x7u)

/** \brief Offset for Ifx_DRE_PROT_Bits.PRS */
#define IFX_DRE_PROT_PRS_OFF (20u)

/** \brief Length for Ifx_DRE_PROT_Bits.PRSEN */
#define IFX_DRE_PROT_PRSEN_LEN (1u)

/** \brief Mask for Ifx_DRE_PROT_Bits.PRSEN */
#define IFX_DRE_PROT_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_DRE_PROT_Bits.PRSEN */
#define IFX_DRE_PROT_PRSEN_OFF (23u)

/** \brief Length for Ifx_DRE_PROT_Bits.TAGID */
#define IFX_DRE_PROT_TAGID_LEN (6u)

/** \brief Mask for Ifx_DRE_PROT_Bits.TAGID */
#define IFX_DRE_PROT_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_PROT_Bits.TAGID */
#define IFX_DRE_PROT_TAGID_OFF (24u)

/** \brief Length for Ifx_DRE_PROT_Bits.ODEF */
#define IFX_DRE_PROT_ODEF_LEN (1u)

/** \brief Mask for Ifx_DRE_PROT_Bits.ODEF */
#define IFX_DRE_PROT_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_DRE_PROT_Bits.ODEF */
#define IFX_DRE_PROT_ODEF_OFF (30u)

/** \brief Length for Ifx_DRE_PROT_Bits.OWEN */
#define IFX_DRE_PROT_OWEN_LEN (1u)

/** \brief Mask for Ifx_DRE_PROT_Bits.OWEN */
#define IFX_DRE_PROT_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_DRE_PROT_Bits.OWEN */
#define IFX_DRE_PROT_OWEN_OFF (31u)

/** \brief Length for Ifx_DRE_ACCEN_WRA_Bits.EN00 */
#define IFX_DRE_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRA_Bits.EN00 */
#define IFX_DRE_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRA_Bits.EN00 */
#define IFX_DRE_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_DRE_ACCEN_WRA_Bits.EN01 */
#define IFX_DRE_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRA_Bits.EN01 */
#define IFX_DRE_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRA_Bits.EN01 */
#define IFX_DRE_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_DRE_ACCEN_WRA_Bits.EN02 */
#define IFX_DRE_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRA_Bits.EN02 */
#define IFX_DRE_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRA_Bits.EN02 */
#define IFX_DRE_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_DRE_ACCEN_WRA_Bits.EN03 */
#define IFX_DRE_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRA_Bits.EN03 */
#define IFX_DRE_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRA_Bits.EN03 */
#define IFX_DRE_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_DRE_ACCEN_WRA_Bits.EN04 */
#define IFX_DRE_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRA_Bits.EN04 */
#define IFX_DRE_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRA_Bits.EN04 */
#define IFX_DRE_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_DRE_ACCEN_WRA_Bits.EN05 */
#define IFX_DRE_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRA_Bits.EN05 */
#define IFX_DRE_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRA_Bits.EN05 */
#define IFX_DRE_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_DRE_ACCEN_WRA_Bits.EN06 */
#define IFX_DRE_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRA_Bits.EN06 */
#define IFX_DRE_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRA_Bits.EN06 */
#define IFX_DRE_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_DRE_ACCEN_WRA_Bits.EN07 */
#define IFX_DRE_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRA_Bits.EN07 */
#define IFX_DRE_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRA_Bits.EN07 */
#define IFX_DRE_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_DRE_ACCEN_WRA_Bits.EN08 */
#define IFX_DRE_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRA_Bits.EN08 */
#define IFX_DRE_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRA_Bits.EN08 */
#define IFX_DRE_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_DRE_ACCEN_WRA_Bits.EN09 */
#define IFX_DRE_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRA_Bits.EN09 */
#define IFX_DRE_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRA_Bits.EN09 */
#define IFX_DRE_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_DRE_ACCEN_WRA_Bits.EN10 */
#define IFX_DRE_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRA_Bits.EN10 */
#define IFX_DRE_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRA_Bits.EN10 */
#define IFX_DRE_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_DRE_ACCEN_WRA_Bits.EN11 */
#define IFX_DRE_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRA_Bits.EN11 */
#define IFX_DRE_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRA_Bits.EN11 */
#define IFX_DRE_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_DRE_ACCEN_WRA_Bits.EN12 */
#define IFX_DRE_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRA_Bits.EN12 */
#define IFX_DRE_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRA_Bits.EN12 */
#define IFX_DRE_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_DRE_ACCEN_WRA_Bits.EN13 */
#define IFX_DRE_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRA_Bits.EN13 */
#define IFX_DRE_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRA_Bits.EN13 */
#define IFX_DRE_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_DRE_ACCEN_WRA_Bits.EN14 */
#define IFX_DRE_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRA_Bits.EN14 */
#define IFX_DRE_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRA_Bits.EN14 */
#define IFX_DRE_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_DRE_ACCEN_WRA_Bits.EN15 */
#define IFX_DRE_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRA_Bits.EN15 */
#define IFX_DRE_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRA_Bits.EN15 */
#define IFX_DRE_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_DRE_ACCEN_WRA_Bits.EN16 */
#define IFX_DRE_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRA_Bits.EN16 */
#define IFX_DRE_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRA_Bits.EN16 */
#define IFX_DRE_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_DRE_ACCEN_WRA_Bits.EN17 */
#define IFX_DRE_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRA_Bits.EN17 */
#define IFX_DRE_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRA_Bits.EN17 */
#define IFX_DRE_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_DRE_ACCEN_WRA_Bits.EN18 */
#define IFX_DRE_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRA_Bits.EN18 */
#define IFX_DRE_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRA_Bits.EN18 */
#define IFX_DRE_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_DRE_ACCEN_WRA_Bits.EN19 */
#define IFX_DRE_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRA_Bits.EN19 */
#define IFX_DRE_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRA_Bits.EN19 */
#define IFX_DRE_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_DRE_ACCEN_WRA_Bits.EN20 */
#define IFX_DRE_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRA_Bits.EN20 */
#define IFX_DRE_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRA_Bits.EN20 */
#define IFX_DRE_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_DRE_ACCEN_WRA_Bits.EN21 */
#define IFX_DRE_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRA_Bits.EN21 */
#define IFX_DRE_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRA_Bits.EN21 */
#define IFX_DRE_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_DRE_ACCEN_WRA_Bits.EN22 */
#define IFX_DRE_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRA_Bits.EN22 */
#define IFX_DRE_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRA_Bits.EN22 */
#define IFX_DRE_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_DRE_ACCEN_WRA_Bits.EN23 */
#define IFX_DRE_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRA_Bits.EN23 */
#define IFX_DRE_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRA_Bits.EN23 */
#define IFX_DRE_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_DRE_ACCEN_WRA_Bits.EN24 */
#define IFX_DRE_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRA_Bits.EN24 */
#define IFX_DRE_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRA_Bits.EN24 */
#define IFX_DRE_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_DRE_ACCEN_WRA_Bits.EN25 */
#define IFX_DRE_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRA_Bits.EN25 */
#define IFX_DRE_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRA_Bits.EN25 */
#define IFX_DRE_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_DRE_ACCEN_WRA_Bits.EN26 */
#define IFX_DRE_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRA_Bits.EN26 */
#define IFX_DRE_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRA_Bits.EN26 */
#define IFX_DRE_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_DRE_ACCEN_WRA_Bits.EN27 */
#define IFX_DRE_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRA_Bits.EN27 */
#define IFX_DRE_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRA_Bits.EN27 */
#define IFX_DRE_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_DRE_ACCEN_WRA_Bits.EN28 */
#define IFX_DRE_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRA_Bits.EN28 */
#define IFX_DRE_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRA_Bits.EN28 */
#define IFX_DRE_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_DRE_ACCEN_WRA_Bits.EN29 */
#define IFX_DRE_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRA_Bits.EN29 */
#define IFX_DRE_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRA_Bits.EN29 */
#define IFX_DRE_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_DRE_ACCEN_WRA_Bits.EN30 */
#define IFX_DRE_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRA_Bits.EN30 */
#define IFX_DRE_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRA_Bits.EN30 */
#define IFX_DRE_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_DRE_ACCEN_WRA_Bits.EN31 */
#define IFX_DRE_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRA_Bits.EN31 */
#define IFX_DRE_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRA_Bits.EN31 */
#define IFX_DRE_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN32 */
#define IFX_DRE_ACCEN_WRB_SRI_EN32_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN32 */
#define IFX_DRE_ACCEN_WRB_SRI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN32 */
#define IFX_DRE_ACCEN_WRB_SRI_EN32_OFF (0u)

/** \brief Length for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN33 */
#define IFX_DRE_ACCEN_WRB_SRI_EN33_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN33 */
#define IFX_DRE_ACCEN_WRB_SRI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN33 */
#define IFX_DRE_ACCEN_WRB_SRI_EN33_OFF (1u)

/** \brief Length for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN34 */
#define IFX_DRE_ACCEN_WRB_SRI_EN34_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN34 */
#define IFX_DRE_ACCEN_WRB_SRI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN34 */
#define IFX_DRE_ACCEN_WRB_SRI_EN34_OFF (2u)

/** \brief Length for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN35 */
#define IFX_DRE_ACCEN_WRB_SRI_EN35_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN35 */
#define IFX_DRE_ACCEN_WRB_SRI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN35 */
#define IFX_DRE_ACCEN_WRB_SRI_EN35_OFF (3u)

/** \brief Length for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN36 */
#define IFX_DRE_ACCEN_WRB_SRI_EN36_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN36 */
#define IFX_DRE_ACCEN_WRB_SRI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN36 */
#define IFX_DRE_ACCEN_WRB_SRI_EN36_OFF (4u)

/** \brief Length for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN37 */
#define IFX_DRE_ACCEN_WRB_SRI_EN37_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN37 */
#define IFX_DRE_ACCEN_WRB_SRI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN37 */
#define IFX_DRE_ACCEN_WRB_SRI_EN37_OFF (5u)

/** \brief Length for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN38 */
#define IFX_DRE_ACCEN_WRB_SRI_EN38_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN38 */
#define IFX_DRE_ACCEN_WRB_SRI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN38 */
#define IFX_DRE_ACCEN_WRB_SRI_EN38_OFF (6u)

/** \brief Length for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN39 */
#define IFX_DRE_ACCEN_WRB_SRI_EN39_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN39 */
#define IFX_DRE_ACCEN_WRB_SRI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN39 */
#define IFX_DRE_ACCEN_WRB_SRI_EN39_OFF (7u)

/** \brief Length for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN40 */
#define IFX_DRE_ACCEN_WRB_SRI_EN40_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN40 */
#define IFX_DRE_ACCEN_WRB_SRI_EN40_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN40 */
#define IFX_DRE_ACCEN_WRB_SRI_EN40_OFF (8u)

/** \brief Length for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN41 */
#define IFX_DRE_ACCEN_WRB_SRI_EN41_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN41 */
#define IFX_DRE_ACCEN_WRB_SRI_EN41_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN41 */
#define IFX_DRE_ACCEN_WRB_SRI_EN41_OFF (9u)

/** \brief Length for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN42 */
#define IFX_DRE_ACCEN_WRB_SRI_EN42_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN42 */
#define IFX_DRE_ACCEN_WRB_SRI_EN42_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN42 */
#define IFX_DRE_ACCEN_WRB_SRI_EN42_OFF (10u)

/** \brief Length for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN43 */
#define IFX_DRE_ACCEN_WRB_SRI_EN43_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN43 */
#define IFX_DRE_ACCEN_WRB_SRI_EN43_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN43 */
#define IFX_DRE_ACCEN_WRB_SRI_EN43_OFF (11u)

/** \brief Length for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN44 */
#define IFX_DRE_ACCEN_WRB_SRI_EN44_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN44 */
#define IFX_DRE_ACCEN_WRB_SRI_EN44_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN44 */
#define IFX_DRE_ACCEN_WRB_SRI_EN44_OFF (12u)

/** \brief Length for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN45 */
#define IFX_DRE_ACCEN_WRB_SRI_EN45_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN45 */
#define IFX_DRE_ACCEN_WRB_SRI_EN45_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN45 */
#define IFX_DRE_ACCEN_WRB_SRI_EN45_OFF (13u)

/** \brief Length for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN46 */
#define IFX_DRE_ACCEN_WRB_SRI_EN46_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN46 */
#define IFX_DRE_ACCEN_WRB_SRI_EN46_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN46 */
#define IFX_DRE_ACCEN_WRB_SRI_EN46_OFF (14u)

/** \brief Length for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN47 */
#define IFX_DRE_ACCEN_WRB_SRI_EN47_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN47 */
#define IFX_DRE_ACCEN_WRB_SRI_EN47_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN47 */
#define IFX_DRE_ACCEN_WRB_SRI_EN47_OFF (15u)

/** \brief Length for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN48 */
#define IFX_DRE_ACCEN_WRB_SRI_EN48_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN48 */
#define IFX_DRE_ACCEN_WRB_SRI_EN48_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN48 */
#define IFX_DRE_ACCEN_WRB_SRI_EN48_OFF (16u)

/** \brief Length for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN49 */
#define IFX_DRE_ACCEN_WRB_SRI_EN49_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN49 */
#define IFX_DRE_ACCEN_WRB_SRI_EN49_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN49 */
#define IFX_DRE_ACCEN_WRB_SRI_EN49_OFF (17u)

/** \brief Length for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN50 */
#define IFX_DRE_ACCEN_WRB_SRI_EN50_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN50 */
#define IFX_DRE_ACCEN_WRB_SRI_EN50_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN50 */
#define IFX_DRE_ACCEN_WRB_SRI_EN50_OFF (18u)

/** \brief Length for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN51 */
#define IFX_DRE_ACCEN_WRB_SRI_EN51_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN51 */
#define IFX_DRE_ACCEN_WRB_SRI_EN51_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN51 */
#define IFX_DRE_ACCEN_WRB_SRI_EN51_OFF (19u)

/** \brief Length for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN52 */
#define IFX_DRE_ACCEN_WRB_SRI_EN52_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN52 */
#define IFX_DRE_ACCEN_WRB_SRI_EN52_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN52 */
#define IFX_DRE_ACCEN_WRB_SRI_EN52_OFF (20u)

/** \brief Length for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN53 */
#define IFX_DRE_ACCEN_WRB_SRI_EN53_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN53 */
#define IFX_DRE_ACCEN_WRB_SRI_EN53_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN53 */
#define IFX_DRE_ACCEN_WRB_SRI_EN53_OFF (21u)

/** \brief Length for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN54 */
#define IFX_DRE_ACCEN_WRB_SRI_EN54_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN54 */
#define IFX_DRE_ACCEN_WRB_SRI_EN54_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN54 */
#define IFX_DRE_ACCEN_WRB_SRI_EN54_OFF (22u)

/** \brief Length for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN55 */
#define IFX_DRE_ACCEN_WRB_SRI_EN55_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN55 */
#define IFX_DRE_ACCEN_WRB_SRI_EN55_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN55 */
#define IFX_DRE_ACCEN_WRB_SRI_EN55_OFF (23u)

/** \brief Length for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN56 */
#define IFX_DRE_ACCEN_WRB_SRI_EN56_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN56 */
#define IFX_DRE_ACCEN_WRB_SRI_EN56_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN56 */
#define IFX_DRE_ACCEN_WRB_SRI_EN56_OFF (24u)

/** \brief Length for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN57 */
#define IFX_DRE_ACCEN_WRB_SRI_EN57_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN57 */
#define IFX_DRE_ACCEN_WRB_SRI_EN57_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN57 */
#define IFX_DRE_ACCEN_WRB_SRI_EN57_OFF (25u)

/** \brief Length for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN58 */
#define IFX_DRE_ACCEN_WRB_SRI_EN58_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN58 */
#define IFX_DRE_ACCEN_WRB_SRI_EN58_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN58 */
#define IFX_DRE_ACCEN_WRB_SRI_EN58_OFF (26u)

/** \brief Length for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN59 */
#define IFX_DRE_ACCEN_WRB_SRI_EN59_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN59 */
#define IFX_DRE_ACCEN_WRB_SRI_EN59_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN59 */
#define IFX_DRE_ACCEN_WRB_SRI_EN59_OFF (27u)

/** \brief Length for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN60 */
#define IFX_DRE_ACCEN_WRB_SRI_EN60_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN60 */
#define IFX_DRE_ACCEN_WRB_SRI_EN60_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN60 */
#define IFX_DRE_ACCEN_WRB_SRI_EN60_OFF (28u)

/** \brief Length for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN61 */
#define IFX_DRE_ACCEN_WRB_SRI_EN61_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN61 */
#define IFX_DRE_ACCEN_WRB_SRI_EN61_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN61 */
#define IFX_DRE_ACCEN_WRB_SRI_EN61_OFF (29u)

/** \brief Length for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN62 */
#define IFX_DRE_ACCEN_WRB_SRI_EN62_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN62 */
#define IFX_DRE_ACCEN_WRB_SRI_EN62_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN62 */
#define IFX_DRE_ACCEN_WRB_SRI_EN62_OFF (30u)

/** \brief Length for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN63 */
#define IFX_DRE_ACCEN_WRB_SRI_EN63_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN63 */
#define IFX_DRE_ACCEN_WRB_SRI_EN63_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_WRB_SRI_Bits.EN63 */
#define IFX_DRE_ACCEN_WRB_SRI_EN63_OFF (31u)

/** \brief Length for Ifx_DRE_ACCEN_RDA_Bits.EN00 */
#define IFX_DRE_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDA_Bits.EN00 */
#define IFX_DRE_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDA_Bits.EN00 */
#define IFX_DRE_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_DRE_ACCEN_RDA_Bits.EN01 */
#define IFX_DRE_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDA_Bits.EN01 */
#define IFX_DRE_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDA_Bits.EN01 */
#define IFX_DRE_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_DRE_ACCEN_RDA_Bits.EN02 */
#define IFX_DRE_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDA_Bits.EN02 */
#define IFX_DRE_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDA_Bits.EN02 */
#define IFX_DRE_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_DRE_ACCEN_RDA_Bits.EN03 */
#define IFX_DRE_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDA_Bits.EN03 */
#define IFX_DRE_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDA_Bits.EN03 */
#define IFX_DRE_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_DRE_ACCEN_RDA_Bits.EN04 */
#define IFX_DRE_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDA_Bits.EN04 */
#define IFX_DRE_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDA_Bits.EN04 */
#define IFX_DRE_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_DRE_ACCEN_RDA_Bits.EN05 */
#define IFX_DRE_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDA_Bits.EN05 */
#define IFX_DRE_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDA_Bits.EN05 */
#define IFX_DRE_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_DRE_ACCEN_RDA_Bits.EN06 */
#define IFX_DRE_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDA_Bits.EN06 */
#define IFX_DRE_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDA_Bits.EN06 */
#define IFX_DRE_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_DRE_ACCEN_RDA_Bits.EN07 */
#define IFX_DRE_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDA_Bits.EN07 */
#define IFX_DRE_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDA_Bits.EN07 */
#define IFX_DRE_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_DRE_ACCEN_RDA_Bits.EN08 */
#define IFX_DRE_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDA_Bits.EN08 */
#define IFX_DRE_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDA_Bits.EN08 */
#define IFX_DRE_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_DRE_ACCEN_RDA_Bits.EN09 */
#define IFX_DRE_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDA_Bits.EN09 */
#define IFX_DRE_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDA_Bits.EN09 */
#define IFX_DRE_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_DRE_ACCEN_RDA_Bits.EN10 */
#define IFX_DRE_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDA_Bits.EN10 */
#define IFX_DRE_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDA_Bits.EN10 */
#define IFX_DRE_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_DRE_ACCEN_RDA_Bits.EN11 */
#define IFX_DRE_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDA_Bits.EN11 */
#define IFX_DRE_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDA_Bits.EN11 */
#define IFX_DRE_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_DRE_ACCEN_RDA_Bits.EN12 */
#define IFX_DRE_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDA_Bits.EN12 */
#define IFX_DRE_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDA_Bits.EN12 */
#define IFX_DRE_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_DRE_ACCEN_RDA_Bits.EN13 */
#define IFX_DRE_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDA_Bits.EN13 */
#define IFX_DRE_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDA_Bits.EN13 */
#define IFX_DRE_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_DRE_ACCEN_RDA_Bits.EN14 */
#define IFX_DRE_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDA_Bits.EN14 */
#define IFX_DRE_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDA_Bits.EN14 */
#define IFX_DRE_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_DRE_ACCEN_RDA_Bits.EN15 */
#define IFX_DRE_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDA_Bits.EN15 */
#define IFX_DRE_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDA_Bits.EN15 */
#define IFX_DRE_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_DRE_ACCEN_RDA_Bits.EN16 */
#define IFX_DRE_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDA_Bits.EN16 */
#define IFX_DRE_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDA_Bits.EN16 */
#define IFX_DRE_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_DRE_ACCEN_RDA_Bits.EN17 */
#define IFX_DRE_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDA_Bits.EN17 */
#define IFX_DRE_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDA_Bits.EN17 */
#define IFX_DRE_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_DRE_ACCEN_RDA_Bits.EN18 */
#define IFX_DRE_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDA_Bits.EN18 */
#define IFX_DRE_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDA_Bits.EN18 */
#define IFX_DRE_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_DRE_ACCEN_RDA_Bits.EN19 */
#define IFX_DRE_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDA_Bits.EN19 */
#define IFX_DRE_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDA_Bits.EN19 */
#define IFX_DRE_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_DRE_ACCEN_RDA_Bits.EN20 */
#define IFX_DRE_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDA_Bits.EN20 */
#define IFX_DRE_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDA_Bits.EN20 */
#define IFX_DRE_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_DRE_ACCEN_RDA_Bits.EN21 */
#define IFX_DRE_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDA_Bits.EN21 */
#define IFX_DRE_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDA_Bits.EN21 */
#define IFX_DRE_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_DRE_ACCEN_RDA_Bits.EN22 */
#define IFX_DRE_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDA_Bits.EN22 */
#define IFX_DRE_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDA_Bits.EN22 */
#define IFX_DRE_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_DRE_ACCEN_RDA_Bits.EN23 */
#define IFX_DRE_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDA_Bits.EN23 */
#define IFX_DRE_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDA_Bits.EN23 */
#define IFX_DRE_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_DRE_ACCEN_RDA_Bits.EN24 */
#define IFX_DRE_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDA_Bits.EN24 */
#define IFX_DRE_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDA_Bits.EN24 */
#define IFX_DRE_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_DRE_ACCEN_RDA_Bits.EN25 */
#define IFX_DRE_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDA_Bits.EN25 */
#define IFX_DRE_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDA_Bits.EN25 */
#define IFX_DRE_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_DRE_ACCEN_RDA_Bits.EN26 */
#define IFX_DRE_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDA_Bits.EN26 */
#define IFX_DRE_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDA_Bits.EN26 */
#define IFX_DRE_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_DRE_ACCEN_RDA_Bits.EN27 */
#define IFX_DRE_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDA_Bits.EN27 */
#define IFX_DRE_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDA_Bits.EN27 */
#define IFX_DRE_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_DRE_ACCEN_RDA_Bits.EN28 */
#define IFX_DRE_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDA_Bits.EN28 */
#define IFX_DRE_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDA_Bits.EN28 */
#define IFX_DRE_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_DRE_ACCEN_RDA_Bits.EN29 */
#define IFX_DRE_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDA_Bits.EN29 */
#define IFX_DRE_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDA_Bits.EN29 */
#define IFX_DRE_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_DRE_ACCEN_RDA_Bits.EN30 */
#define IFX_DRE_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDA_Bits.EN30 */
#define IFX_DRE_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDA_Bits.EN30 */
#define IFX_DRE_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_DRE_ACCEN_RDA_Bits.EN31 */
#define IFX_DRE_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDA_Bits.EN31 */
#define IFX_DRE_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDA_Bits.EN31 */
#define IFX_DRE_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN32 */
#define IFX_DRE_ACCEN_RDB_SRI_EN32_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN32 */
#define IFX_DRE_ACCEN_RDB_SRI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN32 */
#define IFX_DRE_ACCEN_RDB_SRI_EN32_OFF (0u)

/** \brief Length for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN33 */
#define IFX_DRE_ACCEN_RDB_SRI_EN33_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN33 */
#define IFX_DRE_ACCEN_RDB_SRI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN33 */
#define IFX_DRE_ACCEN_RDB_SRI_EN33_OFF (1u)

/** \brief Length for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN34 */
#define IFX_DRE_ACCEN_RDB_SRI_EN34_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN34 */
#define IFX_DRE_ACCEN_RDB_SRI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN34 */
#define IFX_DRE_ACCEN_RDB_SRI_EN34_OFF (2u)

/** \brief Length for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN35 */
#define IFX_DRE_ACCEN_RDB_SRI_EN35_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN35 */
#define IFX_DRE_ACCEN_RDB_SRI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN35 */
#define IFX_DRE_ACCEN_RDB_SRI_EN35_OFF (3u)

/** \brief Length for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN36 */
#define IFX_DRE_ACCEN_RDB_SRI_EN36_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN36 */
#define IFX_DRE_ACCEN_RDB_SRI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN36 */
#define IFX_DRE_ACCEN_RDB_SRI_EN36_OFF (4u)

/** \brief Length for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN37 */
#define IFX_DRE_ACCEN_RDB_SRI_EN37_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN37 */
#define IFX_DRE_ACCEN_RDB_SRI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN37 */
#define IFX_DRE_ACCEN_RDB_SRI_EN37_OFF (5u)

/** \brief Length for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN38 */
#define IFX_DRE_ACCEN_RDB_SRI_EN38_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN38 */
#define IFX_DRE_ACCEN_RDB_SRI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN38 */
#define IFX_DRE_ACCEN_RDB_SRI_EN38_OFF (6u)

/** \brief Length for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN39 */
#define IFX_DRE_ACCEN_RDB_SRI_EN39_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN39 */
#define IFX_DRE_ACCEN_RDB_SRI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN39 */
#define IFX_DRE_ACCEN_RDB_SRI_EN39_OFF (7u)

/** \brief Length for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN40 */
#define IFX_DRE_ACCEN_RDB_SRI_EN40_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN40 */
#define IFX_DRE_ACCEN_RDB_SRI_EN40_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN40 */
#define IFX_DRE_ACCEN_RDB_SRI_EN40_OFF (8u)

/** \brief Length for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN41 */
#define IFX_DRE_ACCEN_RDB_SRI_EN41_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN41 */
#define IFX_DRE_ACCEN_RDB_SRI_EN41_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN41 */
#define IFX_DRE_ACCEN_RDB_SRI_EN41_OFF (9u)

/** \brief Length for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN42 */
#define IFX_DRE_ACCEN_RDB_SRI_EN42_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN42 */
#define IFX_DRE_ACCEN_RDB_SRI_EN42_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN42 */
#define IFX_DRE_ACCEN_RDB_SRI_EN42_OFF (10u)

/** \brief Length for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN43 */
#define IFX_DRE_ACCEN_RDB_SRI_EN43_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN43 */
#define IFX_DRE_ACCEN_RDB_SRI_EN43_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN43 */
#define IFX_DRE_ACCEN_RDB_SRI_EN43_OFF (11u)

/** \brief Length for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN44 */
#define IFX_DRE_ACCEN_RDB_SRI_EN44_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN44 */
#define IFX_DRE_ACCEN_RDB_SRI_EN44_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN44 */
#define IFX_DRE_ACCEN_RDB_SRI_EN44_OFF (12u)

/** \brief Length for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN45 */
#define IFX_DRE_ACCEN_RDB_SRI_EN45_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN45 */
#define IFX_DRE_ACCEN_RDB_SRI_EN45_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN45 */
#define IFX_DRE_ACCEN_RDB_SRI_EN45_OFF (13u)

/** \brief Length for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN46 */
#define IFX_DRE_ACCEN_RDB_SRI_EN46_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN46 */
#define IFX_DRE_ACCEN_RDB_SRI_EN46_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN46 */
#define IFX_DRE_ACCEN_RDB_SRI_EN46_OFF (14u)

/** \brief Length for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN47 */
#define IFX_DRE_ACCEN_RDB_SRI_EN47_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN47 */
#define IFX_DRE_ACCEN_RDB_SRI_EN47_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN47 */
#define IFX_DRE_ACCEN_RDB_SRI_EN47_OFF (15u)

/** \brief Length for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN48 */
#define IFX_DRE_ACCEN_RDB_SRI_EN48_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN48 */
#define IFX_DRE_ACCEN_RDB_SRI_EN48_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN48 */
#define IFX_DRE_ACCEN_RDB_SRI_EN48_OFF (16u)

/** \brief Length for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN49 */
#define IFX_DRE_ACCEN_RDB_SRI_EN49_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN49 */
#define IFX_DRE_ACCEN_RDB_SRI_EN49_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN49 */
#define IFX_DRE_ACCEN_RDB_SRI_EN49_OFF (17u)

/** \brief Length for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN50 */
#define IFX_DRE_ACCEN_RDB_SRI_EN50_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN50 */
#define IFX_DRE_ACCEN_RDB_SRI_EN50_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN50 */
#define IFX_DRE_ACCEN_RDB_SRI_EN50_OFF (18u)

/** \brief Length for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN51 */
#define IFX_DRE_ACCEN_RDB_SRI_EN51_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN51 */
#define IFX_DRE_ACCEN_RDB_SRI_EN51_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN51 */
#define IFX_DRE_ACCEN_RDB_SRI_EN51_OFF (19u)

/** \brief Length for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN52 */
#define IFX_DRE_ACCEN_RDB_SRI_EN52_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN52 */
#define IFX_DRE_ACCEN_RDB_SRI_EN52_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN52 */
#define IFX_DRE_ACCEN_RDB_SRI_EN52_OFF (20u)

/** \brief Length for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN53 */
#define IFX_DRE_ACCEN_RDB_SRI_EN53_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN53 */
#define IFX_DRE_ACCEN_RDB_SRI_EN53_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN53 */
#define IFX_DRE_ACCEN_RDB_SRI_EN53_OFF (21u)

/** \brief Length for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN54 */
#define IFX_DRE_ACCEN_RDB_SRI_EN54_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN54 */
#define IFX_DRE_ACCEN_RDB_SRI_EN54_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN54 */
#define IFX_DRE_ACCEN_RDB_SRI_EN54_OFF (22u)

/** \brief Length for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN55 */
#define IFX_DRE_ACCEN_RDB_SRI_EN55_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN55 */
#define IFX_DRE_ACCEN_RDB_SRI_EN55_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN55 */
#define IFX_DRE_ACCEN_RDB_SRI_EN55_OFF (23u)

/** \brief Length for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN56 */
#define IFX_DRE_ACCEN_RDB_SRI_EN56_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN56 */
#define IFX_DRE_ACCEN_RDB_SRI_EN56_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN56 */
#define IFX_DRE_ACCEN_RDB_SRI_EN56_OFF (24u)

/** \brief Length for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN57 */
#define IFX_DRE_ACCEN_RDB_SRI_EN57_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN57 */
#define IFX_DRE_ACCEN_RDB_SRI_EN57_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN57 */
#define IFX_DRE_ACCEN_RDB_SRI_EN57_OFF (25u)

/** \brief Length for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN58 */
#define IFX_DRE_ACCEN_RDB_SRI_EN58_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN58 */
#define IFX_DRE_ACCEN_RDB_SRI_EN58_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN58 */
#define IFX_DRE_ACCEN_RDB_SRI_EN58_OFF (26u)

/** \brief Length for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN59 */
#define IFX_DRE_ACCEN_RDB_SRI_EN59_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN59 */
#define IFX_DRE_ACCEN_RDB_SRI_EN59_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN59 */
#define IFX_DRE_ACCEN_RDB_SRI_EN59_OFF (27u)

/** \brief Length for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN60 */
#define IFX_DRE_ACCEN_RDB_SRI_EN60_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN60 */
#define IFX_DRE_ACCEN_RDB_SRI_EN60_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN60 */
#define IFX_DRE_ACCEN_RDB_SRI_EN60_OFF (28u)

/** \brief Length for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN61 */
#define IFX_DRE_ACCEN_RDB_SRI_EN61_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN61 */
#define IFX_DRE_ACCEN_RDB_SRI_EN61_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN61 */
#define IFX_DRE_ACCEN_RDB_SRI_EN61_OFF (29u)

/** \brief Length for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN62 */
#define IFX_DRE_ACCEN_RDB_SRI_EN62_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN62 */
#define IFX_DRE_ACCEN_RDB_SRI_EN62_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN62 */
#define IFX_DRE_ACCEN_RDB_SRI_EN62_OFF (30u)

/** \brief Length for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN63 */
#define IFX_DRE_ACCEN_RDB_SRI_EN63_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN63 */
#define IFX_DRE_ACCEN_RDB_SRI_EN63_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_RDB_SRI_Bits.EN63 */
#define IFX_DRE_ACCEN_RDB_SRI_EN63_OFF (31u)

/** \brief Length for Ifx_DRE_ACCEN_VM_Bits.RD00 */
#define IFX_DRE_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_VM_Bits.RD00 */
#define IFX_DRE_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_VM_Bits.RD00 */
#define IFX_DRE_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_DRE_ACCEN_VM_Bits.RD01 */
#define IFX_DRE_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_VM_Bits.RD01 */
#define IFX_DRE_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_VM_Bits.RD01 */
#define IFX_DRE_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_DRE_ACCEN_VM_Bits.RD02 */
#define IFX_DRE_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_VM_Bits.RD02 */
#define IFX_DRE_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_VM_Bits.RD02 */
#define IFX_DRE_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_DRE_ACCEN_VM_Bits.RD03 */
#define IFX_DRE_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_VM_Bits.RD03 */
#define IFX_DRE_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_VM_Bits.RD03 */
#define IFX_DRE_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_DRE_ACCEN_VM_Bits.RD04 */
#define IFX_DRE_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_VM_Bits.RD04 */
#define IFX_DRE_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_VM_Bits.RD04 */
#define IFX_DRE_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_DRE_ACCEN_VM_Bits.RD05 */
#define IFX_DRE_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_VM_Bits.RD05 */
#define IFX_DRE_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_VM_Bits.RD05 */
#define IFX_DRE_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_DRE_ACCEN_VM_Bits.RD06 */
#define IFX_DRE_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_VM_Bits.RD06 */
#define IFX_DRE_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_VM_Bits.RD06 */
#define IFX_DRE_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_DRE_ACCEN_VM_Bits.RD07 */
#define IFX_DRE_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_VM_Bits.RD07 */
#define IFX_DRE_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_VM_Bits.RD07 */
#define IFX_DRE_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_DRE_ACCEN_VM_Bits.WR00 */
#define IFX_DRE_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_VM_Bits.WR00 */
#define IFX_DRE_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_VM_Bits.WR00 */
#define IFX_DRE_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_DRE_ACCEN_VM_Bits.WR01 */
#define IFX_DRE_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_VM_Bits.WR01 */
#define IFX_DRE_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_VM_Bits.WR01 */
#define IFX_DRE_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_DRE_ACCEN_VM_Bits.WR02 */
#define IFX_DRE_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_VM_Bits.WR02 */
#define IFX_DRE_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_VM_Bits.WR02 */
#define IFX_DRE_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_DRE_ACCEN_VM_Bits.WR03 */
#define IFX_DRE_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_VM_Bits.WR03 */
#define IFX_DRE_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_VM_Bits.WR03 */
#define IFX_DRE_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_DRE_ACCEN_VM_Bits.WR04 */
#define IFX_DRE_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_VM_Bits.WR04 */
#define IFX_DRE_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_VM_Bits.WR04 */
#define IFX_DRE_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_DRE_ACCEN_VM_Bits.WR05 */
#define IFX_DRE_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_VM_Bits.WR05 */
#define IFX_DRE_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_VM_Bits.WR05 */
#define IFX_DRE_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_DRE_ACCEN_VM_Bits.WR06 */
#define IFX_DRE_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_VM_Bits.WR06 */
#define IFX_DRE_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_VM_Bits.WR06 */
#define IFX_DRE_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_DRE_ACCEN_VM_Bits.WR07 */
#define IFX_DRE_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_VM_Bits.WR07 */
#define IFX_DRE_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_VM_Bits.WR07 */
#define IFX_DRE_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_DRE_ACCEN_PRS_Bits.RD00 */
#define IFX_DRE_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_PRS_Bits.RD00 */
#define IFX_DRE_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_PRS_Bits.RD00 */
#define IFX_DRE_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_DRE_ACCEN_PRS_Bits.RD01 */
#define IFX_DRE_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_PRS_Bits.RD01 */
#define IFX_DRE_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_PRS_Bits.RD01 */
#define IFX_DRE_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_DRE_ACCEN_PRS_Bits.RD02 */
#define IFX_DRE_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_PRS_Bits.RD02 */
#define IFX_DRE_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_PRS_Bits.RD02 */
#define IFX_DRE_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_DRE_ACCEN_PRS_Bits.RD03 */
#define IFX_DRE_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_PRS_Bits.RD03 */
#define IFX_DRE_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_PRS_Bits.RD03 */
#define IFX_DRE_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_DRE_ACCEN_PRS_Bits.RD04 */
#define IFX_DRE_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_PRS_Bits.RD04 */
#define IFX_DRE_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_PRS_Bits.RD04 */
#define IFX_DRE_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_DRE_ACCEN_PRS_Bits.RD05 */
#define IFX_DRE_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_PRS_Bits.RD05 */
#define IFX_DRE_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_PRS_Bits.RD05 */
#define IFX_DRE_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_DRE_ACCEN_PRS_Bits.RD06 */
#define IFX_DRE_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_PRS_Bits.RD06 */
#define IFX_DRE_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_PRS_Bits.RD06 */
#define IFX_DRE_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_DRE_ACCEN_PRS_Bits.RD07 */
#define IFX_DRE_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_PRS_Bits.RD07 */
#define IFX_DRE_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_PRS_Bits.RD07 */
#define IFX_DRE_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_DRE_ACCEN_PRS_Bits.WR00 */
#define IFX_DRE_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_PRS_Bits.WR00 */
#define IFX_DRE_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_PRS_Bits.WR00 */
#define IFX_DRE_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_DRE_ACCEN_PRS_Bits.WR01 */
#define IFX_DRE_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_PRS_Bits.WR01 */
#define IFX_DRE_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_PRS_Bits.WR01 */
#define IFX_DRE_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_DRE_ACCEN_PRS_Bits.WR02 */
#define IFX_DRE_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_PRS_Bits.WR02 */
#define IFX_DRE_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_PRS_Bits.WR02 */
#define IFX_DRE_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_DRE_ACCEN_PRS_Bits.WR03 */
#define IFX_DRE_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_PRS_Bits.WR03 */
#define IFX_DRE_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_PRS_Bits.WR03 */
#define IFX_DRE_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_DRE_ACCEN_PRS_Bits.WR04 */
#define IFX_DRE_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_PRS_Bits.WR04 */
#define IFX_DRE_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_PRS_Bits.WR04 */
#define IFX_DRE_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_DRE_ACCEN_PRS_Bits.WR05 */
#define IFX_DRE_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_PRS_Bits.WR05 */
#define IFX_DRE_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_PRS_Bits.WR05 */
#define IFX_DRE_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_DRE_ACCEN_PRS_Bits.WR06 */
#define IFX_DRE_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_PRS_Bits.WR06 */
#define IFX_DRE_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_PRS_Bits.WR06 */
#define IFX_DRE_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_DRE_ACCEN_PRS_Bits.WR07 */
#define IFX_DRE_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_DRE_ACCEN_PRS_Bits.WR07 */
#define IFX_DRE_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ACCEN_PRS_Bits.WR07 */
#define IFX_DRE_ACCEN_PRS_WR07_OFF (23u)

/** \brief Length for Ifx_DRE_ACCEN_RGNLA_Bits.ADDR */
#define IFX_DRE_ACCEN_RGNLA_ADDR_LEN (26u)

/** \brief Mask for Ifx_DRE_ACCEN_RGNLA_Bits.ADDR */
#define IFX_DRE_ACCEN_RGNLA_ADDR_MSK (0x3ffffffu)

/** \brief Offset for Ifx_DRE_ACCEN_RGNLA_Bits.ADDR */
#define IFX_DRE_ACCEN_RGNLA_ADDR_OFF (6u)

/** \brief Length for Ifx_DRE_ACCEN_RGNUA_Bits.ADDR */
#define IFX_DRE_ACCEN_RGNUA_ADDR_LEN (26u)

/** \brief Mask for Ifx_DRE_ACCEN_RGNUA_Bits.ADDR */
#define IFX_DRE_ACCEN_RGNUA_ADDR_MSK (0x3ffffffu)

/** \brief Offset for Ifx_DRE_ACCEN_RGNUA_Bits.ADDR */
#define IFX_DRE_ACCEN_RGNUA_ADDR_OFF (6u)

/** \brief Length for Ifx_DRE_RP_MODE_Bits.MODE */
#define IFX_DRE_RP_MODE_MODE_LEN (1u)

/** \brief Mask for Ifx_DRE_RP_MODE_Bits.MODE */
#define IFX_DRE_RP_MODE_MODE_MSK (0x1u)

/** \brief Offset for Ifx_DRE_RP_MODE_Bits.MODE */
#define IFX_DRE_RP_MODE_MODE_OFF (0u)

/** \brief Length for Ifx_DRE_RP_MODE_Bits.VM */
#define IFX_DRE_RP_MODE_VM_LEN (3u)

/** \brief Mask for Ifx_DRE_RP_MODE_Bits.VM */
#define IFX_DRE_RP_MODE_VM_MSK (0x7u)

/** \brief Offset for Ifx_DRE_RP_MODE_Bits.VM */
#define IFX_DRE_RP_MODE_VM_OFF (16u)

/** \brief Length for Ifx_DRE_RP_MODE_Bits.VMEN */
#define IFX_DRE_RP_MODE_VMEN_LEN (1u)

/** \brief Mask for Ifx_DRE_RP_MODE_Bits.VMEN */
#define IFX_DRE_RP_MODE_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_DRE_RP_MODE_Bits.VMEN */
#define IFX_DRE_RP_MODE_VMEN_OFF (19u)

/** \brief Length for Ifx_DRE_RP_MODE_Bits.PRS */
#define IFX_DRE_RP_MODE_PRS_LEN (3u)

/** \brief Mask for Ifx_DRE_RP_MODE_Bits.PRS */
#define IFX_DRE_RP_MODE_PRS_MSK (0x7u)

/** \brief Offset for Ifx_DRE_RP_MODE_Bits.PRS */
#define IFX_DRE_RP_MODE_PRS_OFF (20u)

/** \brief Length for Ifx_DRE_RP_MODE_Bits.PRSEN */
#define IFX_DRE_RP_MODE_PRSEN_LEN (1u)

/** \brief Mask for Ifx_DRE_RP_MODE_Bits.PRSEN */
#define IFX_DRE_RP_MODE_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_DRE_RP_MODE_Bits.PRSEN */
#define IFX_DRE_RP_MODE_PRSEN_OFF (23u)

/** \brief Length for Ifx_DRE_RP_MODE_Bits.TAGOFF */
#define IFX_DRE_RP_MODE_TAGOFF_LEN (1u)

/** \brief Mask for Ifx_DRE_RP_MODE_Bits.TAGOFF */
#define IFX_DRE_RP_MODE_TAGOFF_MSK (0x1u)

/** \brief Offset for Ifx_DRE_RP_MODE_Bits.TAGOFF */
#define IFX_DRE_RP_MODE_TAGOFF_OFF (24u)

/** \brief Length for Ifx_DRE_CAN_RP_Bits.RPI */
#define IFX_DRE_CAN_RP_RPI_LEN (3u)

/** \brief Mask for Ifx_DRE_CAN_RP_Bits.RPI */
#define IFX_DRE_CAN_RP_RPI_MSK (0x7u)

/** \brief Offset for Ifx_DRE_CAN_RP_Bits.RPI */
#define IFX_DRE_CAN_RP_RPI_OFF (0u)

/** \brief Length for Ifx_DRE_CIBL_SA_Bits.ADR */
#define IFX_DRE_CIBL_SA_ADR_LEN (16u)

/** \brief Mask for Ifx_DRE_CIBL_SA_Bits.ADR */
#define IFX_DRE_CIBL_SA_ADR_MSK (0xffffu)

/** \brief Offset for Ifx_DRE_CIBL_SA_Bits.ADR */
#define IFX_DRE_CIBL_SA_ADR_OFF (0u)

/** \brief Length for Ifx_DRE_CIBL_CONFIG_Bits.NCIB */
#define IFX_DRE_CIBL_CONFIG_NCIB_LEN (6u)

/** \brief Mask for Ifx_DRE_CIBL_CONFIG_Bits.NCIB */
#define IFX_DRE_CIBL_CONFIG_NCIB_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_CIBL_CONFIG_Bits.NCIB */
#define IFX_DRE_CIBL_CONFIG_NCIB_OFF (0u)

/** \brief Length for Ifx_DRE_CIBL_CONFIG_Bits.DFS */
#define IFX_DRE_CIBL_CONFIG_DFS_LEN (3u)

/** \brief Mask for Ifx_DRE_CIBL_CONFIG_Bits.DFS */
#define IFX_DRE_CIBL_CONFIG_DFS_MSK (0x7u)

/** \brief Offset for Ifx_DRE_CIBL_CONFIG_Bits.DFS */
#define IFX_DRE_CIBL_CONFIG_DFS_OFF (16u)

/** \brief Length for Ifx_DRE_CIBL_BPR_Bits.PR0 */
#define IFX_DRE_CIBL_BPR_PR0_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_BPR_Bits.PR0 */
#define IFX_DRE_CIBL_BPR_PR0_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_BPR_Bits.PR0 */
#define IFX_DRE_CIBL_BPR_PR0_OFF (0u)

/** \brief Length for Ifx_DRE_CIBL_BPR_Bits.PR1 */
#define IFX_DRE_CIBL_BPR_PR1_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_BPR_Bits.PR1 */
#define IFX_DRE_CIBL_BPR_PR1_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_BPR_Bits.PR1 */
#define IFX_DRE_CIBL_BPR_PR1_OFF (1u)

/** \brief Length for Ifx_DRE_CIBL_BPR_Bits.PR2 */
#define IFX_DRE_CIBL_BPR_PR2_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_BPR_Bits.PR2 */
#define IFX_DRE_CIBL_BPR_PR2_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_BPR_Bits.PR2 */
#define IFX_DRE_CIBL_BPR_PR2_OFF (2u)

/** \brief Length for Ifx_DRE_CIBL_BPR_Bits.PR3 */
#define IFX_DRE_CIBL_BPR_PR3_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_BPR_Bits.PR3 */
#define IFX_DRE_CIBL_BPR_PR3_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_BPR_Bits.PR3 */
#define IFX_DRE_CIBL_BPR_PR3_OFF (3u)

/** \brief Length for Ifx_DRE_CIBL_BPR_Bits.PR4 */
#define IFX_DRE_CIBL_BPR_PR4_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_BPR_Bits.PR4 */
#define IFX_DRE_CIBL_BPR_PR4_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_BPR_Bits.PR4 */
#define IFX_DRE_CIBL_BPR_PR4_OFF (4u)

/** \brief Length for Ifx_DRE_CIBL_BPR_Bits.PR5 */
#define IFX_DRE_CIBL_BPR_PR5_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_BPR_Bits.PR5 */
#define IFX_DRE_CIBL_BPR_PR5_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_BPR_Bits.PR5 */
#define IFX_DRE_CIBL_BPR_PR5_OFF (5u)

/** \brief Length for Ifx_DRE_CIBL_BPR_Bits.PR6 */
#define IFX_DRE_CIBL_BPR_PR6_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_BPR_Bits.PR6 */
#define IFX_DRE_CIBL_BPR_PR6_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_BPR_Bits.PR6 */
#define IFX_DRE_CIBL_BPR_PR6_OFF (6u)

/** \brief Length for Ifx_DRE_CIBL_BPR_Bits.PR7 */
#define IFX_DRE_CIBL_BPR_PR7_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_BPR_Bits.PR7 */
#define IFX_DRE_CIBL_BPR_PR7_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_BPR_Bits.PR7 */
#define IFX_DRE_CIBL_BPR_PR7_OFF (7u)

/** \brief Length for Ifx_DRE_CIBL_BPR_Bits.PR8 */
#define IFX_DRE_CIBL_BPR_PR8_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_BPR_Bits.PR8 */
#define IFX_DRE_CIBL_BPR_PR8_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_BPR_Bits.PR8 */
#define IFX_DRE_CIBL_BPR_PR8_OFF (8u)

/** \brief Length for Ifx_DRE_CIBL_BPR_Bits.PR9 */
#define IFX_DRE_CIBL_BPR_PR9_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_BPR_Bits.PR9 */
#define IFX_DRE_CIBL_BPR_PR9_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_BPR_Bits.PR9 */
#define IFX_DRE_CIBL_BPR_PR9_OFF (9u)

/** \brief Length for Ifx_DRE_CIBL_BPR_Bits.PR10 */
#define IFX_DRE_CIBL_BPR_PR10_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_BPR_Bits.PR10 */
#define IFX_DRE_CIBL_BPR_PR10_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_BPR_Bits.PR10 */
#define IFX_DRE_CIBL_BPR_PR10_OFF (10u)

/** \brief Length for Ifx_DRE_CIBL_BPR_Bits.PR11 */
#define IFX_DRE_CIBL_BPR_PR11_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_BPR_Bits.PR11 */
#define IFX_DRE_CIBL_BPR_PR11_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_BPR_Bits.PR11 */
#define IFX_DRE_CIBL_BPR_PR11_OFF (11u)

/** \brief Length for Ifx_DRE_CIBL_BPR_Bits.PR12 */
#define IFX_DRE_CIBL_BPR_PR12_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_BPR_Bits.PR12 */
#define IFX_DRE_CIBL_BPR_PR12_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_BPR_Bits.PR12 */
#define IFX_DRE_CIBL_BPR_PR12_OFF (12u)

/** \brief Length for Ifx_DRE_CIBL_BPR_Bits.PR13 */
#define IFX_DRE_CIBL_BPR_PR13_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_BPR_Bits.PR13 */
#define IFX_DRE_CIBL_BPR_PR13_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_BPR_Bits.PR13 */
#define IFX_DRE_CIBL_BPR_PR13_OFF (13u)

/** \brief Length for Ifx_DRE_CIBL_BPR_Bits.PR14 */
#define IFX_DRE_CIBL_BPR_PR14_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_BPR_Bits.PR14 */
#define IFX_DRE_CIBL_BPR_PR14_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_BPR_Bits.PR14 */
#define IFX_DRE_CIBL_BPR_PR14_OFF (14u)

/** \brief Length for Ifx_DRE_CIBL_BPR_Bits.PR15 */
#define IFX_DRE_CIBL_BPR_PR15_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_BPR_Bits.PR15 */
#define IFX_DRE_CIBL_BPR_PR15_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_BPR_Bits.PR15 */
#define IFX_DRE_CIBL_BPR_PR15_OFF (15u)

/** \brief Length for Ifx_DRE_CIBL_BPR_Bits.PR16 */
#define IFX_DRE_CIBL_BPR_PR16_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_BPR_Bits.PR16 */
#define IFX_DRE_CIBL_BPR_PR16_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_BPR_Bits.PR16 */
#define IFX_DRE_CIBL_BPR_PR16_OFF (16u)

/** \brief Length for Ifx_DRE_CIBL_BPR_Bits.PR17 */
#define IFX_DRE_CIBL_BPR_PR17_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_BPR_Bits.PR17 */
#define IFX_DRE_CIBL_BPR_PR17_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_BPR_Bits.PR17 */
#define IFX_DRE_CIBL_BPR_PR17_OFF (17u)

/** \brief Length for Ifx_DRE_CIBL_BPR_Bits.PR18 */
#define IFX_DRE_CIBL_BPR_PR18_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_BPR_Bits.PR18 */
#define IFX_DRE_CIBL_BPR_PR18_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_BPR_Bits.PR18 */
#define IFX_DRE_CIBL_BPR_PR18_OFF (18u)

/** \brief Length for Ifx_DRE_CIBL_BPR_Bits.PR19 */
#define IFX_DRE_CIBL_BPR_PR19_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_BPR_Bits.PR19 */
#define IFX_DRE_CIBL_BPR_PR19_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_BPR_Bits.PR19 */
#define IFX_DRE_CIBL_BPR_PR19_OFF (19u)

/** \brief Length for Ifx_DRE_CIBL_BPR_Bits.PR20 */
#define IFX_DRE_CIBL_BPR_PR20_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_BPR_Bits.PR20 */
#define IFX_DRE_CIBL_BPR_PR20_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_BPR_Bits.PR20 */
#define IFX_DRE_CIBL_BPR_PR20_OFF (20u)

/** \brief Length for Ifx_DRE_CIBL_BPR_Bits.PR21 */
#define IFX_DRE_CIBL_BPR_PR21_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_BPR_Bits.PR21 */
#define IFX_DRE_CIBL_BPR_PR21_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_BPR_Bits.PR21 */
#define IFX_DRE_CIBL_BPR_PR21_OFF (21u)

/** \brief Length for Ifx_DRE_CIBL_BPR_Bits.PR22 */
#define IFX_DRE_CIBL_BPR_PR22_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_BPR_Bits.PR22 */
#define IFX_DRE_CIBL_BPR_PR22_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_BPR_Bits.PR22 */
#define IFX_DRE_CIBL_BPR_PR22_OFF (22u)

/** \brief Length for Ifx_DRE_CIBL_BPR_Bits.PR23 */
#define IFX_DRE_CIBL_BPR_PR23_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_BPR_Bits.PR23 */
#define IFX_DRE_CIBL_BPR_PR23_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_BPR_Bits.PR23 */
#define IFX_DRE_CIBL_BPR_PR23_OFF (23u)

/** \brief Length for Ifx_DRE_CIBL_BPR_Bits.PR24 */
#define IFX_DRE_CIBL_BPR_PR24_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_BPR_Bits.PR24 */
#define IFX_DRE_CIBL_BPR_PR24_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_BPR_Bits.PR24 */
#define IFX_DRE_CIBL_BPR_PR24_OFF (24u)

/** \brief Length for Ifx_DRE_CIBL_BPR_Bits.PR25 */
#define IFX_DRE_CIBL_BPR_PR25_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_BPR_Bits.PR25 */
#define IFX_DRE_CIBL_BPR_PR25_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_BPR_Bits.PR25 */
#define IFX_DRE_CIBL_BPR_PR25_OFF (25u)

/** \brief Length for Ifx_DRE_CIBL_BPR_Bits.PR26 */
#define IFX_DRE_CIBL_BPR_PR26_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_BPR_Bits.PR26 */
#define IFX_DRE_CIBL_BPR_PR26_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_BPR_Bits.PR26 */
#define IFX_DRE_CIBL_BPR_PR26_OFF (26u)

/** \brief Length for Ifx_DRE_CIBL_BPR_Bits.PR27 */
#define IFX_DRE_CIBL_BPR_PR27_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_BPR_Bits.PR27 */
#define IFX_DRE_CIBL_BPR_PR27_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_BPR_Bits.PR27 */
#define IFX_DRE_CIBL_BPR_PR27_OFF (27u)

/** \brief Length for Ifx_DRE_CIBL_BPR_Bits.PR28 */
#define IFX_DRE_CIBL_BPR_PR28_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_BPR_Bits.PR28 */
#define IFX_DRE_CIBL_BPR_PR28_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_BPR_Bits.PR28 */
#define IFX_DRE_CIBL_BPR_PR28_OFF (28u)

/** \brief Length for Ifx_DRE_CIBL_BPR_Bits.PR29 */
#define IFX_DRE_CIBL_BPR_PR29_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_BPR_Bits.PR29 */
#define IFX_DRE_CIBL_BPR_PR29_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_BPR_Bits.PR29 */
#define IFX_DRE_CIBL_BPR_PR29_OFF (29u)

/** \brief Length for Ifx_DRE_CIBL_BPR_Bits.PR30 */
#define IFX_DRE_CIBL_BPR_PR30_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_BPR_Bits.PR30 */
#define IFX_DRE_CIBL_BPR_PR30_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_BPR_Bits.PR30 */
#define IFX_DRE_CIBL_BPR_PR30_OFF (30u)

/** \brief Length for Ifx_DRE_CIBL_BPR_Bits.PR31 */
#define IFX_DRE_CIBL_BPR_PR31_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_BPR_Bits.PR31 */
#define IFX_DRE_CIBL_BPR_PR31_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_BPR_Bits.PR31 */
#define IFX_DRE_CIBL_BPR_PR31_OFF (31u)

/** \brief Length for Ifx_DRE_CIBL_STATUS_Bits.PIDX */
#define IFX_DRE_CIBL_STATUS_PIDX_LEN (6u)

/** \brief Mask for Ifx_DRE_CIBL_STATUS_Bits.PIDX */
#define IFX_DRE_CIBL_STATUS_PIDX_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_CIBL_STATUS_Bits.PIDX */
#define IFX_DRE_CIBL_STATUS_PIDX_OFF (0u)

/** \brief Length for Ifx_DRE_CIBL_STATUS_Bits.CBI */
#define IFX_DRE_CIBL_STATUS_CBI_LEN (6u)

/** \brief Mask for Ifx_DRE_CIBL_STATUS_Bits.CBI */
#define IFX_DRE_CIBL_STATUS_CBI_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_CIBL_STATUS_Bits.CBI */
#define IFX_DRE_CIBL_STATUS_CBI_OFF (8u)

/** \brief Length for Ifx_DRE_CIBL_STATUS_Bits.BF */
#define IFX_DRE_CIBL_STATUS_BF_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_STATUS_Bits.BF */
#define IFX_DRE_CIBL_STATUS_BF_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_STATUS_Bits.BF */
#define IFX_DRE_CIBL_STATUS_BF_OFF (16u)

/** \brief Length for Ifx_DRE_CIBL_STATUS_Bits.BE */
#define IFX_DRE_CIBL_STATUS_BE_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBL_STATUS_Bits.BE */
#define IFX_DRE_CIBL_STATUS_BE_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBL_STATUS_Bits.BE */
#define IFX_DRE_CIBL_STATUS_BE_OFF (17u)

/** \brief Length for Ifx_DRE_COBL_SA_Bits.ADR */
#define IFX_DRE_COBL_SA_ADR_LEN (16u)

/** \brief Mask for Ifx_DRE_COBL_SA_Bits.ADR */
#define IFX_DRE_COBL_SA_ADR_MSK (0xffffu)

/** \brief Offset for Ifx_DRE_COBL_SA_Bits.ADR */
#define IFX_DRE_COBL_SA_ADR_OFF (0u)

/** \brief Length for Ifx_DRE_COBL_CONFIG_Bits.NCOB */
#define IFX_DRE_COBL_CONFIG_NCOB_LEN (7u)

/** \brief Mask for Ifx_DRE_COBL_CONFIG_Bits.NCOB */
#define IFX_DRE_COBL_CONFIG_NCOB_MSK (0x7fu)

/** \brief Offset for Ifx_DRE_COBL_CONFIG_Bits.NCOB */
#define IFX_DRE_COBL_CONFIG_NCOB_OFF (0u)

/** \brief Length for Ifx_DRE_COBL_CONFIG_Bits.DFS */
#define IFX_DRE_COBL_CONFIG_DFS_LEN (3u)

/** \brief Mask for Ifx_DRE_COBL_CONFIG_Bits.DFS */
#define IFX_DRE_COBL_CONFIG_DFS_MSK (0x7u)

/** \brief Offset for Ifx_DRE_COBL_CONFIG_Bits.DFS */
#define IFX_DRE_COBL_CONFIG_DFS_OFF (16u)

/** \brief Length for Ifx_DRE_COBL_BPR0_Bits.PR0 */
#define IFX_DRE_COBL_BPR0_PR0_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR0_Bits.PR0 */
#define IFX_DRE_COBL_BPR0_PR0_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR0_Bits.PR0 */
#define IFX_DRE_COBL_BPR0_PR0_OFF (0u)

/** \brief Length for Ifx_DRE_COBL_BPR0_Bits.PR1 */
#define IFX_DRE_COBL_BPR0_PR1_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR0_Bits.PR1 */
#define IFX_DRE_COBL_BPR0_PR1_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR0_Bits.PR1 */
#define IFX_DRE_COBL_BPR0_PR1_OFF (1u)

/** \brief Length for Ifx_DRE_COBL_BPR0_Bits.PR2 */
#define IFX_DRE_COBL_BPR0_PR2_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR0_Bits.PR2 */
#define IFX_DRE_COBL_BPR0_PR2_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR0_Bits.PR2 */
#define IFX_DRE_COBL_BPR0_PR2_OFF (2u)

/** \brief Length for Ifx_DRE_COBL_BPR0_Bits.PR3 */
#define IFX_DRE_COBL_BPR0_PR3_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR0_Bits.PR3 */
#define IFX_DRE_COBL_BPR0_PR3_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR0_Bits.PR3 */
#define IFX_DRE_COBL_BPR0_PR3_OFF (3u)

/** \brief Length for Ifx_DRE_COBL_BPR0_Bits.PR4 */
#define IFX_DRE_COBL_BPR0_PR4_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR0_Bits.PR4 */
#define IFX_DRE_COBL_BPR0_PR4_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR0_Bits.PR4 */
#define IFX_DRE_COBL_BPR0_PR4_OFF (4u)

/** \brief Length for Ifx_DRE_COBL_BPR0_Bits.PR5 */
#define IFX_DRE_COBL_BPR0_PR5_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR0_Bits.PR5 */
#define IFX_DRE_COBL_BPR0_PR5_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR0_Bits.PR5 */
#define IFX_DRE_COBL_BPR0_PR5_OFF (5u)

/** \brief Length for Ifx_DRE_COBL_BPR0_Bits.PR6 */
#define IFX_DRE_COBL_BPR0_PR6_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR0_Bits.PR6 */
#define IFX_DRE_COBL_BPR0_PR6_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR0_Bits.PR6 */
#define IFX_DRE_COBL_BPR0_PR6_OFF (6u)

/** \brief Length for Ifx_DRE_COBL_BPR0_Bits.PR7 */
#define IFX_DRE_COBL_BPR0_PR7_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR0_Bits.PR7 */
#define IFX_DRE_COBL_BPR0_PR7_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR0_Bits.PR7 */
#define IFX_DRE_COBL_BPR0_PR7_OFF (7u)

/** \brief Length for Ifx_DRE_COBL_BPR0_Bits.PR8 */
#define IFX_DRE_COBL_BPR0_PR8_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR0_Bits.PR8 */
#define IFX_DRE_COBL_BPR0_PR8_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR0_Bits.PR8 */
#define IFX_DRE_COBL_BPR0_PR8_OFF (8u)

/** \brief Length for Ifx_DRE_COBL_BPR0_Bits.PR9 */
#define IFX_DRE_COBL_BPR0_PR9_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR0_Bits.PR9 */
#define IFX_DRE_COBL_BPR0_PR9_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR0_Bits.PR9 */
#define IFX_DRE_COBL_BPR0_PR9_OFF (9u)

/** \brief Length for Ifx_DRE_COBL_BPR0_Bits.PR10 */
#define IFX_DRE_COBL_BPR0_PR10_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR0_Bits.PR10 */
#define IFX_DRE_COBL_BPR0_PR10_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR0_Bits.PR10 */
#define IFX_DRE_COBL_BPR0_PR10_OFF (10u)

/** \brief Length for Ifx_DRE_COBL_BPR0_Bits.PR11 */
#define IFX_DRE_COBL_BPR0_PR11_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR0_Bits.PR11 */
#define IFX_DRE_COBL_BPR0_PR11_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR0_Bits.PR11 */
#define IFX_DRE_COBL_BPR0_PR11_OFF (11u)

/** \brief Length for Ifx_DRE_COBL_BPR0_Bits.PR12 */
#define IFX_DRE_COBL_BPR0_PR12_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR0_Bits.PR12 */
#define IFX_DRE_COBL_BPR0_PR12_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR0_Bits.PR12 */
#define IFX_DRE_COBL_BPR0_PR12_OFF (12u)

/** \brief Length for Ifx_DRE_COBL_BPR0_Bits.PR13 */
#define IFX_DRE_COBL_BPR0_PR13_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR0_Bits.PR13 */
#define IFX_DRE_COBL_BPR0_PR13_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR0_Bits.PR13 */
#define IFX_DRE_COBL_BPR0_PR13_OFF (13u)

/** \brief Length for Ifx_DRE_COBL_BPR0_Bits.PR14 */
#define IFX_DRE_COBL_BPR0_PR14_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR0_Bits.PR14 */
#define IFX_DRE_COBL_BPR0_PR14_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR0_Bits.PR14 */
#define IFX_DRE_COBL_BPR0_PR14_OFF (14u)

/** \brief Length for Ifx_DRE_COBL_BPR0_Bits.PR15 */
#define IFX_DRE_COBL_BPR0_PR15_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR0_Bits.PR15 */
#define IFX_DRE_COBL_BPR0_PR15_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR0_Bits.PR15 */
#define IFX_DRE_COBL_BPR0_PR15_OFF (15u)

/** \brief Length for Ifx_DRE_COBL_BPR0_Bits.PR16 */
#define IFX_DRE_COBL_BPR0_PR16_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR0_Bits.PR16 */
#define IFX_DRE_COBL_BPR0_PR16_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR0_Bits.PR16 */
#define IFX_DRE_COBL_BPR0_PR16_OFF (16u)

/** \brief Length for Ifx_DRE_COBL_BPR0_Bits.PR17 */
#define IFX_DRE_COBL_BPR0_PR17_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR0_Bits.PR17 */
#define IFX_DRE_COBL_BPR0_PR17_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR0_Bits.PR17 */
#define IFX_DRE_COBL_BPR0_PR17_OFF (17u)

/** \brief Length for Ifx_DRE_COBL_BPR0_Bits.PR18 */
#define IFX_DRE_COBL_BPR0_PR18_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR0_Bits.PR18 */
#define IFX_DRE_COBL_BPR0_PR18_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR0_Bits.PR18 */
#define IFX_DRE_COBL_BPR0_PR18_OFF (18u)

/** \brief Length for Ifx_DRE_COBL_BPR0_Bits.PR19 */
#define IFX_DRE_COBL_BPR0_PR19_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR0_Bits.PR19 */
#define IFX_DRE_COBL_BPR0_PR19_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR0_Bits.PR19 */
#define IFX_DRE_COBL_BPR0_PR19_OFF (19u)

/** \brief Length for Ifx_DRE_COBL_BPR0_Bits.PR20 */
#define IFX_DRE_COBL_BPR0_PR20_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR0_Bits.PR20 */
#define IFX_DRE_COBL_BPR0_PR20_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR0_Bits.PR20 */
#define IFX_DRE_COBL_BPR0_PR20_OFF (20u)

/** \brief Length for Ifx_DRE_COBL_BPR0_Bits.PR21 */
#define IFX_DRE_COBL_BPR0_PR21_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR0_Bits.PR21 */
#define IFX_DRE_COBL_BPR0_PR21_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR0_Bits.PR21 */
#define IFX_DRE_COBL_BPR0_PR21_OFF (21u)

/** \brief Length for Ifx_DRE_COBL_BPR0_Bits.PR22 */
#define IFX_DRE_COBL_BPR0_PR22_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR0_Bits.PR22 */
#define IFX_DRE_COBL_BPR0_PR22_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR0_Bits.PR22 */
#define IFX_DRE_COBL_BPR0_PR22_OFF (22u)

/** \brief Length for Ifx_DRE_COBL_BPR0_Bits.PR23 */
#define IFX_DRE_COBL_BPR0_PR23_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR0_Bits.PR23 */
#define IFX_DRE_COBL_BPR0_PR23_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR0_Bits.PR23 */
#define IFX_DRE_COBL_BPR0_PR23_OFF (23u)

/** \brief Length for Ifx_DRE_COBL_BPR0_Bits.PR24 */
#define IFX_DRE_COBL_BPR0_PR24_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR0_Bits.PR24 */
#define IFX_DRE_COBL_BPR0_PR24_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR0_Bits.PR24 */
#define IFX_DRE_COBL_BPR0_PR24_OFF (24u)

/** \brief Length for Ifx_DRE_COBL_BPR0_Bits.PR25 */
#define IFX_DRE_COBL_BPR0_PR25_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR0_Bits.PR25 */
#define IFX_DRE_COBL_BPR0_PR25_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR0_Bits.PR25 */
#define IFX_DRE_COBL_BPR0_PR25_OFF (25u)

/** \brief Length for Ifx_DRE_COBL_BPR0_Bits.PR26 */
#define IFX_DRE_COBL_BPR0_PR26_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR0_Bits.PR26 */
#define IFX_DRE_COBL_BPR0_PR26_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR0_Bits.PR26 */
#define IFX_DRE_COBL_BPR0_PR26_OFF (26u)

/** \brief Length for Ifx_DRE_COBL_BPR0_Bits.PR27 */
#define IFX_DRE_COBL_BPR0_PR27_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR0_Bits.PR27 */
#define IFX_DRE_COBL_BPR0_PR27_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR0_Bits.PR27 */
#define IFX_DRE_COBL_BPR0_PR27_OFF (27u)

/** \brief Length for Ifx_DRE_COBL_BPR0_Bits.PR28 */
#define IFX_DRE_COBL_BPR0_PR28_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR0_Bits.PR28 */
#define IFX_DRE_COBL_BPR0_PR28_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR0_Bits.PR28 */
#define IFX_DRE_COBL_BPR0_PR28_OFF (28u)

/** \brief Length for Ifx_DRE_COBL_BPR0_Bits.PR29 */
#define IFX_DRE_COBL_BPR0_PR29_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR0_Bits.PR29 */
#define IFX_DRE_COBL_BPR0_PR29_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR0_Bits.PR29 */
#define IFX_DRE_COBL_BPR0_PR29_OFF (29u)

/** \brief Length for Ifx_DRE_COBL_BPR0_Bits.PR30 */
#define IFX_DRE_COBL_BPR0_PR30_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR0_Bits.PR30 */
#define IFX_DRE_COBL_BPR0_PR30_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR0_Bits.PR30 */
#define IFX_DRE_COBL_BPR0_PR30_OFF (30u)

/** \brief Length for Ifx_DRE_COBL_BPR0_Bits.PR31 */
#define IFX_DRE_COBL_BPR0_PR31_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR0_Bits.PR31 */
#define IFX_DRE_COBL_BPR0_PR31_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR0_Bits.PR31 */
#define IFX_DRE_COBL_BPR0_PR31_OFF (31u)

/** \brief Length for Ifx_DRE_COBL_BPR1_Bits.PR32 */
#define IFX_DRE_COBL_BPR1_PR32_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR1_Bits.PR32 */
#define IFX_DRE_COBL_BPR1_PR32_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR1_Bits.PR32 */
#define IFX_DRE_COBL_BPR1_PR32_OFF (0u)

/** \brief Length for Ifx_DRE_COBL_BPR1_Bits.PR33 */
#define IFX_DRE_COBL_BPR1_PR33_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR1_Bits.PR33 */
#define IFX_DRE_COBL_BPR1_PR33_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR1_Bits.PR33 */
#define IFX_DRE_COBL_BPR1_PR33_OFF (1u)

/** \brief Length for Ifx_DRE_COBL_BPR1_Bits.PR34 */
#define IFX_DRE_COBL_BPR1_PR34_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR1_Bits.PR34 */
#define IFX_DRE_COBL_BPR1_PR34_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR1_Bits.PR34 */
#define IFX_DRE_COBL_BPR1_PR34_OFF (2u)

/** \brief Length for Ifx_DRE_COBL_BPR1_Bits.PR35 */
#define IFX_DRE_COBL_BPR1_PR35_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR1_Bits.PR35 */
#define IFX_DRE_COBL_BPR1_PR35_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR1_Bits.PR35 */
#define IFX_DRE_COBL_BPR1_PR35_OFF (3u)

/** \brief Length for Ifx_DRE_COBL_BPR1_Bits.PR36 */
#define IFX_DRE_COBL_BPR1_PR36_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR1_Bits.PR36 */
#define IFX_DRE_COBL_BPR1_PR36_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR1_Bits.PR36 */
#define IFX_DRE_COBL_BPR1_PR36_OFF (4u)

/** \brief Length for Ifx_DRE_COBL_BPR1_Bits.PR37 */
#define IFX_DRE_COBL_BPR1_PR37_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR1_Bits.PR37 */
#define IFX_DRE_COBL_BPR1_PR37_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR1_Bits.PR37 */
#define IFX_DRE_COBL_BPR1_PR37_OFF (5u)

/** \brief Length for Ifx_DRE_COBL_BPR1_Bits.PR38 */
#define IFX_DRE_COBL_BPR1_PR38_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR1_Bits.PR38 */
#define IFX_DRE_COBL_BPR1_PR38_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR1_Bits.PR38 */
#define IFX_DRE_COBL_BPR1_PR38_OFF (6u)

/** \brief Length for Ifx_DRE_COBL_BPR1_Bits.PR39 */
#define IFX_DRE_COBL_BPR1_PR39_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR1_Bits.PR39 */
#define IFX_DRE_COBL_BPR1_PR39_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR1_Bits.PR39 */
#define IFX_DRE_COBL_BPR1_PR39_OFF (7u)

/** \brief Length for Ifx_DRE_COBL_BPR1_Bits.PR40 */
#define IFX_DRE_COBL_BPR1_PR40_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR1_Bits.PR40 */
#define IFX_DRE_COBL_BPR1_PR40_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR1_Bits.PR40 */
#define IFX_DRE_COBL_BPR1_PR40_OFF (8u)

/** \brief Length for Ifx_DRE_COBL_BPR1_Bits.PR41 */
#define IFX_DRE_COBL_BPR1_PR41_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR1_Bits.PR41 */
#define IFX_DRE_COBL_BPR1_PR41_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR1_Bits.PR41 */
#define IFX_DRE_COBL_BPR1_PR41_OFF (9u)

/** \brief Length for Ifx_DRE_COBL_BPR1_Bits.PR42 */
#define IFX_DRE_COBL_BPR1_PR42_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR1_Bits.PR42 */
#define IFX_DRE_COBL_BPR1_PR42_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR1_Bits.PR42 */
#define IFX_DRE_COBL_BPR1_PR42_OFF (10u)

/** \brief Length for Ifx_DRE_COBL_BPR1_Bits.PR43 */
#define IFX_DRE_COBL_BPR1_PR43_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR1_Bits.PR43 */
#define IFX_DRE_COBL_BPR1_PR43_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR1_Bits.PR43 */
#define IFX_DRE_COBL_BPR1_PR43_OFF (11u)

/** \brief Length for Ifx_DRE_COBL_BPR1_Bits.PR44 */
#define IFX_DRE_COBL_BPR1_PR44_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR1_Bits.PR44 */
#define IFX_DRE_COBL_BPR1_PR44_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR1_Bits.PR44 */
#define IFX_DRE_COBL_BPR1_PR44_OFF (12u)

/** \brief Length for Ifx_DRE_COBL_BPR1_Bits.PR45 */
#define IFX_DRE_COBL_BPR1_PR45_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR1_Bits.PR45 */
#define IFX_DRE_COBL_BPR1_PR45_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR1_Bits.PR45 */
#define IFX_DRE_COBL_BPR1_PR45_OFF (13u)

/** \brief Length for Ifx_DRE_COBL_BPR1_Bits.PR46 */
#define IFX_DRE_COBL_BPR1_PR46_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR1_Bits.PR46 */
#define IFX_DRE_COBL_BPR1_PR46_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR1_Bits.PR46 */
#define IFX_DRE_COBL_BPR1_PR46_OFF (14u)

/** \brief Length for Ifx_DRE_COBL_BPR1_Bits.PR47 */
#define IFX_DRE_COBL_BPR1_PR47_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR1_Bits.PR47 */
#define IFX_DRE_COBL_BPR1_PR47_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR1_Bits.PR47 */
#define IFX_DRE_COBL_BPR1_PR47_OFF (15u)

/** \brief Length for Ifx_DRE_COBL_BPR1_Bits.PR48 */
#define IFX_DRE_COBL_BPR1_PR48_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR1_Bits.PR48 */
#define IFX_DRE_COBL_BPR1_PR48_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR1_Bits.PR48 */
#define IFX_DRE_COBL_BPR1_PR48_OFF (16u)

/** \brief Length for Ifx_DRE_COBL_BPR1_Bits.PR49 */
#define IFX_DRE_COBL_BPR1_PR49_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR1_Bits.PR49 */
#define IFX_DRE_COBL_BPR1_PR49_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR1_Bits.PR49 */
#define IFX_DRE_COBL_BPR1_PR49_OFF (17u)

/** \brief Length for Ifx_DRE_COBL_BPR1_Bits.PR50 */
#define IFX_DRE_COBL_BPR1_PR50_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR1_Bits.PR50 */
#define IFX_DRE_COBL_BPR1_PR50_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR1_Bits.PR50 */
#define IFX_DRE_COBL_BPR1_PR50_OFF (18u)

/** \brief Length for Ifx_DRE_COBL_BPR1_Bits.PR51 */
#define IFX_DRE_COBL_BPR1_PR51_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR1_Bits.PR51 */
#define IFX_DRE_COBL_BPR1_PR51_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR1_Bits.PR51 */
#define IFX_DRE_COBL_BPR1_PR51_OFF (19u)

/** \brief Length for Ifx_DRE_COBL_BPR1_Bits.PR52 */
#define IFX_DRE_COBL_BPR1_PR52_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR1_Bits.PR52 */
#define IFX_DRE_COBL_BPR1_PR52_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR1_Bits.PR52 */
#define IFX_DRE_COBL_BPR1_PR52_OFF (20u)

/** \brief Length for Ifx_DRE_COBL_BPR1_Bits.PR53 */
#define IFX_DRE_COBL_BPR1_PR53_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR1_Bits.PR53 */
#define IFX_DRE_COBL_BPR1_PR53_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR1_Bits.PR53 */
#define IFX_DRE_COBL_BPR1_PR53_OFF (21u)

/** \brief Length for Ifx_DRE_COBL_BPR1_Bits.PR54 */
#define IFX_DRE_COBL_BPR1_PR54_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR1_Bits.PR54 */
#define IFX_DRE_COBL_BPR1_PR54_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR1_Bits.PR54 */
#define IFX_DRE_COBL_BPR1_PR54_OFF (22u)

/** \brief Length for Ifx_DRE_COBL_BPR1_Bits.PR55 */
#define IFX_DRE_COBL_BPR1_PR55_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR1_Bits.PR55 */
#define IFX_DRE_COBL_BPR1_PR55_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR1_Bits.PR55 */
#define IFX_DRE_COBL_BPR1_PR55_OFF (23u)

/** \brief Length for Ifx_DRE_COBL_BPR1_Bits.PR56 */
#define IFX_DRE_COBL_BPR1_PR56_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR1_Bits.PR56 */
#define IFX_DRE_COBL_BPR1_PR56_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR1_Bits.PR56 */
#define IFX_DRE_COBL_BPR1_PR56_OFF (24u)

/** \brief Length for Ifx_DRE_COBL_BPR1_Bits.PR57 */
#define IFX_DRE_COBL_BPR1_PR57_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR1_Bits.PR57 */
#define IFX_DRE_COBL_BPR1_PR57_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR1_Bits.PR57 */
#define IFX_DRE_COBL_BPR1_PR57_OFF (25u)

/** \brief Length for Ifx_DRE_COBL_BPR1_Bits.PR58 */
#define IFX_DRE_COBL_BPR1_PR58_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR1_Bits.PR58 */
#define IFX_DRE_COBL_BPR1_PR58_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR1_Bits.PR58 */
#define IFX_DRE_COBL_BPR1_PR58_OFF (26u)

/** \brief Length for Ifx_DRE_COBL_BPR1_Bits.PR59 */
#define IFX_DRE_COBL_BPR1_PR59_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR1_Bits.PR59 */
#define IFX_DRE_COBL_BPR1_PR59_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR1_Bits.PR59 */
#define IFX_DRE_COBL_BPR1_PR59_OFF (27u)

/** \brief Length for Ifx_DRE_COBL_BPR1_Bits.PR60 */
#define IFX_DRE_COBL_BPR1_PR60_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR1_Bits.PR60 */
#define IFX_DRE_COBL_BPR1_PR60_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR1_Bits.PR60 */
#define IFX_DRE_COBL_BPR1_PR60_OFF (28u)

/** \brief Length for Ifx_DRE_COBL_BPR1_Bits.PR61 */
#define IFX_DRE_COBL_BPR1_PR61_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR1_Bits.PR61 */
#define IFX_DRE_COBL_BPR1_PR61_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR1_Bits.PR61 */
#define IFX_DRE_COBL_BPR1_PR61_OFF (29u)

/** \brief Length for Ifx_DRE_COBL_BPR1_Bits.PR62 */
#define IFX_DRE_COBL_BPR1_PR62_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR1_Bits.PR62 */
#define IFX_DRE_COBL_BPR1_PR62_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR1_Bits.PR62 */
#define IFX_DRE_COBL_BPR1_PR62_OFF (30u)

/** \brief Length for Ifx_DRE_COBL_BPR1_Bits.PR63 */
#define IFX_DRE_COBL_BPR1_PR63_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_BPR1_Bits.PR63 */
#define IFX_DRE_COBL_BPR1_PR63_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_BPR1_Bits.PR63 */
#define IFX_DRE_COBL_BPR1_PR63_OFF (31u)

/** \brief Length for Ifx_DRE_COBL_STATUS_Bits.PIDX */
#define IFX_DRE_COBL_STATUS_PIDX_LEN (7u)

/** \brief Mask for Ifx_DRE_COBL_STATUS_Bits.PIDX */
#define IFX_DRE_COBL_STATUS_PIDX_MSK (0x7fu)

/** \brief Offset for Ifx_DRE_COBL_STATUS_Bits.PIDX */
#define IFX_DRE_COBL_STATUS_PIDX_OFF (0u)

/** \brief Length for Ifx_DRE_COBL_STATUS_Bits.BF */
#define IFX_DRE_COBL_STATUS_BF_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_STATUS_Bits.BF */
#define IFX_DRE_COBL_STATUS_BF_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_STATUS_Bits.BF */
#define IFX_DRE_COBL_STATUS_BF_OFF (16u)

/** \brief Length for Ifx_DRE_COBL_STATUS_Bits.BE */
#define IFX_DRE_COBL_STATUS_BE_LEN (1u)

/** \brief Mask for Ifx_DRE_COBL_STATUS_Bits.BE */
#define IFX_DRE_COBL_STATUS_BE_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBL_STATUS_Bits.BE */
#define IFX_DRE_COBL_STATUS_BE_OFF (17u)

/** \brief Length for Ifx_DRE_EIBUF_SA_Bits.ADR */
#define IFX_DRE_EIBUF_SA_ADR_LEN (16u)

/** \brief Mask for Ifx_DRE_EIBUF_SA_Bits.ADR */
#define IFX_DRE_EIBUF_SA_ADR_MSK (0xffffu)

/** \brief Offset for Ifx_DRE_EIBUF_SA_Bits.ADR */
#define IFX_DRE_EIBUF_SA_ADR_OFF (0u)

/** \brief Length for Ifx_DRE_EIBUF_CONFIG_Bits.NTSCF_SA */
#define IFX_DRE_EIBUF_CONFIG_NTSCF_SA_LEN (16u)

/** \brief Mask for Ifx_DRE_EIBUF_CONFIG_Bits.NTSCF_SA */
#define IFX_DRE_EIBUF_CONFIG_NTSCF_SA_MSK (0xffffu)

/** \brief Offset for Ifx_DRE_EIBUF_CONFIG_Bits.NTSCF_SA */
#define IFX_DRE_EIBUF_CONFIG_NTSCF_SA_OFF (0u)

/** \brief Length for Ifx_DRE_EIBUF_CONFIG_Bits.SIZE */
#define IFX_DRE_EIBUF_CONFIG_SIZE_LEN (11u)

/** \brief Mask for Ifx_DRE_EIBUF_CONFIG_Bits.SIZE */
#define IFX_DRE_EIBUF_CONFIG_SIZE_MSK (0x7ffu)

/** \brief Offset for Ifx_DRE_EIBUF_CONFIG_Bits.SIZE */
#define IFX_DRE_EIBUF_CONFIG_SIZE_OFF (16u)

/** \brief Length for Ifx_DRE_EIBUF_CONFIG_Bits.RRF */
#define IFX_DRE_EIBUF_CONFIG_RRF_LEN (1u)

/** \brief Mask for Ifx_DRE_EIBUF_CONFIG_Bits.RRF */
#define IFX_DRE_EIBUF_CONFIG_RRF_MSK (0x1u)

/** \brief Offset for Ifx_DRE_EIBUF_CONFIG_Bits.RRF */
#define IFX_DRE_EIBUF_CONFIG_RRF_OFF (28u)

/** \brief Length for Ifx_DRE_EIBUF_STATUS_Bits.LE_ACF_CAN_ADDR */
#define IFX_DRE_EIBUF_STATUS_LE_ACF_CAN_ADDR_LEN (9u)

/** \brief Mask for Ifx_DRE_EIBUF_STATUS_Bits.LE_ACF_CAN_ADDR */
#define IFX_DRE_EIBUF_STATUS_LE_ACF_CAN_ADDR_MSK (0x1ffu)

/** \brief Offset for Ifx_DRE_EIBUF_STATUS_Bits.LE_ACF_CAN_ADDR */
#define IFX_DRE_EIBUF_STATUS_LE_ACF_CAN_ADDR_OFF (0u)

/** \brief Length for Ifx_DRE_EIBUF_STATUS_Bits.FE */
#define IFX_DRE_EIBUF_STATUS_FE_LEN (1u)

/** \brief Mask for Ifx_DRE_EIBUF_STATUS_Bits.FE */
#define IFX_DRE_EIBUF_STATUS_FE_MSK (0x1u)

/** \brief Offset for Ifx_DRE_EIBUF_STATUS_Bits.FE */
#define IFX_DRE_EIBUF_STATUS_FE_OFF (9u)

/** \brief Length for Ifx_DRE_EIBUF_STATUS_Bits.IFT */
#define IFX_DRE_EIBUF_STATUS_IFT_LEN (1u)

/** \brief Mask for Ifx_DRE_EIBUF_STATUS_Bits.IFT */
#define IFX_DRE_EIBUF_STATUS_IFT_MSK (0x1u)

/** \brief Offset for Ifx_DRE_EIBUF_STATUS_Bits.IFT */
#define IFX_DRE_EIBUF_STATUS_IFT_OFF (10u)

/** \brief Length for Ifx_DRE_EIBUF_STATUS_Bits.ISID */
#define IFX_DRE_EIBUF_STATUS_ISID_LEN (1u)

/** \brief Mask for Ifx_DRE_EIBUF_STATUS_Bits.ISID */
#define IFX_DRE_EIBUF_STATUS_ISID_MSK (0x1u)

/** \brief Offset for Ifx_DRE_EIBUF_STATUS_Bits.ISID */
#define IFX_DRE_EIBUF_STATUS_ISID_OFF (11u)

/** \brief Length for Ifx_DRE_EIBUF_STATUS_Bits.LME */
#define IFX_DRE_EIBUF_STATUS_LME_LEN (1u)

/** \brief Mask for Ifx_DRE_EIBUF_STATUS_Bits.LME */
#define IFX_DRE_EIBUF_STATUS_LME_MSK (0x1u)

/** \brief Offset for Ifx_DRE_EIBUF_STATUS_Bits.LME */
#define IFX_DRE_EIBUF_STATUS_LME_OFF (12u)

/** \brief Length for Ifx_DRE_EIBUF_STATUS_Bits.CFE */
#define IFX_DRE_EIBUF_STATUS_CFE_LEN (1u)

/** \brief Mask for Ifx_DRE_EIBUF_STATUS_Bits.CFE */
#define IFX_DRE_EIBUF_STATUS_CFE_MSK (0x1u)

/** \brief Offset for Ifx_DRE_EIBUF_STATUS_Bits.CFE */
#define IFX_DRE_EIBUF_STATUS_CFE_OFF (13u)

/** \brief Length for Ifx_DRE_EIBUF_STATUS_Bits.RFE */
#define IFX_DRE_EIBUF_STATUS_RFE_LEN (1u)

/** \brief Mask for Ifx_DRE_EIBUF_STATUS_Bits.RFE */
#define IFX_DRE_EIBUF_STATUS_RFE_MSK (0x1u)

/** \brief Offset for Ifx_DRE_EIBUF_STATUS_Bits.RFE */
#define IFX_DRE_EIBUF_STATUS_RFE_OFF (14u)

/** \brief Length for Ifx_DRE_EIBUF_STATUS_Bits.FC */
#define IFX_DRE_EIBUF_STATUS_FC_LEN (1u)

/** \brief Mask for Ifx_DRE_EIBUF_STATUS_Bits.FC */
#define IFX_DRE_EIBUF_STATUS_FC_MSK (0x1u)

/** \brief Offset for Ifx_DRE_EIBUF_STATUS_Bits.FC */
#define IFX_DRE_EIBUF_STATUS_FC_OFF (15u)

/** \brief Length for Ifx_DRE_EIBUF_STATUS_Bits.ACF_CAN_ADDR */
#define IFX_DRE_EIBUF_STATUS_ACF_CAN_ADDR_LEN (9u)

/** \brief Mask for Ifx_DRE_EIBUF_STATUS_Bits.ACF_CAN_ADDR */
#define IFX_DRE_EIBUF_STATUS_ACF_CAN_ADDR_MSK (0x1ffu)

/** \brief Offset for Ifx_DRE_EIBUF_STATUS_Bits.ACF_CAN_ADDR */
#define IFX_DRE_EIBUF_STATUS_ACF_CAN_ADDR_OFF (16u)

/** \brief Length for Ifx_DRE_EIBUF_STATUS_Bits.MSFE */
#define IFX_DRE_EIBUF_STATUS_MSFE_LEN (4u)

/** \brief Mask for Ifx_DRE_EIBUF_STATUS_Bits.MSFE */
#define IFX_DRE_EIBUF_STATUS_MSFE_MSK (0xfu)

/** \brief Offset for Ifx_DRE_EIBUF_STATUS_Bits.MSFE */
#define IFX_DRE_EIBUF_STATUS_MSFE_OFF (25u)

/** \brief Length for Ifx_DRE_EIBUF_STATUS_Bits.BPRC */
#define IFX_DRE_EIBUF_STATUS_BPRC_LEN (1u)

/** \brief Mask for Ifx_DRE_EIBUF_STATUS_Bits.BPRC */
#define IFX_DRE_EIBUF_STATUS_BPRC_MSK (0x1u)

/** \brief Offset for Ifx_DRE_EIBUF_STATUS_Bits.BPRC */
#define IFX_DRE_EIBUF_STATUS_BPRC_OFF (30u)

/** \brief Length for Ifx_DRE_EIBUF_STATUS_Bits.BPR */
#define IFX_DRE_EIBUF_STATUS_BPR_LEN (1u)

/** \brief Mask for Ifx_DRE_EIBUF_STATUS_Bits.BPR */
#define IFX_DRE_EIBUF_STATUS_BPR_MSK (0x1u)

/** \brief Offset for Ifx_DRE_EIBUF_STATUS_Bits.BPR */
#define IFX_DRE_EIBUF_STATUS_BPR_OFF (31u)

/** \brief Length for Ifx_DRE_EOBUF_SA_Bits.ADR */
#define IFX_DRE_EOBUF_SA_ADR_LEN (16u)

/** \brief Mask for Ifx_DRE_EOBUF_SA_Bits.ADR */
#define IFX_DRE_EOBUF_SA_ADR_MSK (0xffffu)

/** \brief Offset for Ifx_DRE_EOBUF_SA_Bits.ADR */
#define IFX_DRE_EOBUF_SA_ADR_OFF (0u)

/** \brief Length for Ifx_DRE_EOBUF_CONFIG_Bits.PL */
#define IFX_DRE_EOBUF_CONFIG_PL_LEN (11u)

/** \brief Mask for Ifx_DRE_EOBUF_CONFIG_Bits.PL */
#define IFX_DRE_EOBUF_CONFIG_PL_MSK (0x7ffu)

/** \brief Offset for Ifx_DRE_EOBUF_CONFIG_Bits.PL */
#define IFX_DRE_EOBUF_CONFIG_PL_OFF (0u)

/** \brief Length for Ifx_DRE_EOBUF_CONFIG_Bits.DID */
#define IFX_DRE_EOBUF_CONFIG_DID_LEN (6u)

/** \brief Mask for Ifx_DRE_EOBUF_CONFIG_Bits.DID */
#define IFX_DRE_EOBUF_CONFIG_DID_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_EOBUF_CONFIG_Bits.DID */
#define IFX_DRE_EOBUF_CONFIG_DID_OFF (16u)

/** \brief Length for Ifx_DRE_EOBUF_CONFIG_Bits.HE */
#define IFX_DRE_EOBUF_CONFIG_HE_LEN (1u)

/** \brief Mask for Ifx_DRE_EOBUF_CONFIG_Bits.HE */
#define IFX_DRE_EOBUF_CONFIG_HE_MSK (0x1u)

/** \brief Offset for Ifx_DRE_EOBUF_CONFIG_Bits.HE */
#define IFX_DRE_EOBUF_CONFIG_HE_OFF (22u)

/** \brief Length for Ifx_DRE_EOBUF_CONFIG_Bits.TTM */
#define IFX_DRE_EOBUF_CONFIG_TTM_LEN (3u)

/** \brief Mask for Ifx_DRE_EOBUF_CONFIG_Bits.TTM */
#define IFX_DRE_EOBUF_CONFIG_TTM_MSK (0x7u)

/** \brief Offset for Ifx_DRE_EOBUF_CONFIG_Bits.TTM */
#define IFX_DRE_EOBUF_CONFIG_TTM_OFF (23u)

/** \brief Length for Ifx_DRE_EOBUF_MAC_H0_Bits.DA0 */
#define IFX_DRE_EOBUF_MAC_H0_DA0_LEN (8u)

/** \brief Mask for Ifx_DRE_EOBUF_MAC_H0_Bits.DA0 */
#define IFX_DRE_EOBUF_MAC_H0_DA0_MSK (0xffu)

/** \brief Offset for Ifx_DRE_EOBUF_MAC_H0_Bits.DA0 */
#define IFX_DRE_EOBUF_MAC_H0_DA0_OFF (16u)

/** \brief Length for Ifx_DRE_EOBUF_MAC_H0_Bits.DA1 */
#define IFX_DRE_EOBUF_MAC_H0_DA1_LEN (8u)

/** \brief Mask for Ifx_DRE_EOBUF_MAC_H0_Bits.DA1 */
#define IFX_DRE_EOBUF_MAC_H0_DA1_MSK (0xffu)

/** \brief Offset for Ifx_DRE_EOBUF_MAC_H0_Bits.DA1 */
#define IFX_DRE_EOBUF_MAC_H0_DA1_OFF (24u)

/** \brief Length for Ifx_DRE_EOBUF_MAC_H1_Bits.DA2 */
#define IFX_DRE_EOBUF_MAC_H1_DA2_LEN (8u)

/** \brief Mask for Ifx_DRE_EOBUF_MAC_H1_Bits.DA2 */
#define IFX_DRE_EOBUF_MAC_H1_DA2_MSK (0xffu)

/** \brief Offset for Ifx_DRE_EOBUF_MAC_H1_Bits.DA2 */
#define IFX_DRE_EOBUF_MAC_H1_DA2_OFF (0u)

/** \brief Length for Ifx_DRE_EOBUF_MAC_H1_Bits.DA3 */
#define IFX_DRE_EOBUF_MAC_H1_DA3_LEN (8u)

/** \brief Mask for Ifx_DRE_EOBUF_MAC_H1_Bits.DA3 */
#define IFX_DRE_EOBUF_MAC_H1_DA3_MSK (0xffu)

/** \brief Offset for Ifx_DRE_EOBUF_MAC_H1_Bits.DA3 */
#define IFX_DRE_EOBUF_MAC_H1_DA3_OFF (8u)

/** \brief Length for Ifx_DRE_EOBUF_MAC_H1_Bits.DA4 */
#define IFX_DRE_EOBUF_MAC_H1_DA4_LEN (8u)

/** \brief Mask for Ifx_DRE_EOBUF_MAC_H1_Bits.DA4 */
#define IFX_DRE_EOBUF_MAC_H1_DA4_MSK (0xffu)

/** \brief Offset for Ifx_DRE_EOBUF_MAC_H1_Bits.DA4 */
#define IFX_DRE_EOBUF_MAC_H1_DA4_OFF (16u)

/** \brief Length for Ifx_DRE_EOBUF_MAC_H1_Bits.DA5 */
#define IFX_DRE_EOBUF_MAC_H1_DA5_LEN (8u)

/** \brief Mask for Ifx_DRE_EOBUF_MAC_H1_Bits.DA5 */
#define IFX_DRE_EOBUF_MAC_H1_DA5_MSK (0xffu)

/** \brief Offset for Ifx_DRE_EOBUF_MAC_H1_Bits.DA5 */
#define IFX_DRE_EOBUF_MAC_H1_DA5_OFF (24u)

/** \brief Length for Ifx_DRE_EOBUF_MAC_H2_Bits.SA0 */
#define IFX_DRE_EOBUF_MAC_H2_SA0_LEN (8u)

/** \brief Mask for Ifx_DRE_EOBUF_MAC_H2_Bits.SA0 */
#define IFX_DRE_EOBUF_MAC_H2_SA0_MSK (0xffu)

/** \brief Offset for Ifx_DRE_EOBUF_MAC_H2_Bits.SA0 */
#define IFX_DRE_EOBUF_MAC_H2_SA0_OFF (0u)

/** \brief Length for Ifx_DRE_EOBUF_MAC_H2_Bits.SA1 */
#define IFX_DRE_EOBUF_MAC_H2_SA1_LEN (8u)

/** \brief Mask for Ifx_DRE_EOBUF_MAC_H2_Bits.SA1 */
#define IFX_DRE_EOBUF_MAC_H2_SA1_MSK (0xffu)

/** \brief Offset for Ifx_DRE_EOBUF_MAC_H2_Bits.SA1 */
#define IFX_DRE_EOBUF_MAC_H2_SA1_OFF (8u)

/** \brief Length for Ifx_DRE_EOBUF_MAC_H2_Bits.SA2 */
#define IFX_DRE_EOBUF_MAC_H2_SA2_LEN (8u)

/** \brief Mask for Ifx_DRE_EOBUF_MAC_H2_Bits.SA2 */
#define IFX_DRE_EOBUF_MAC_H2_SA2_MSK (0xffu)

/** \brief Offset for Ifx_DRE_EOBUF_MAC_H2_Bits.SA2 */
#define IFX_DRE_EOBUF_MAC_H2_SA2_OFF (16u)

/** \brief Length for Ifx_DRE_EOBUF_MAC_H2_Bits.SA3 */
#define IFX_DRE_EOBUF_MAC_H2_SA3_LEN (8u)

/** \brief Mask for Ifx_DRE_EOBUF_MAC_H2_Bits.SA3 */
#define IFX_DRE_EOBUF_MAC_H2_SA3_MSK (0xffu)

/** \brief Offset for Ifx_DRE_EOBUF_MAC_H2_Bits.SA3 */
#define IFX_DRE_EOBUF_MAC_H2_SA3_OFF (24u)

/** \brief Length for Ifx_DRE_EOBUF_MAC_H3_Bits.SA4 */
#define IFX_DRE_EOBUF_MAC_H3_SA4_LEN (8u)

/** \brief Mask for Ifx_DRE_EOBUF_MAC_H3_Bits.SA4 */
#define IFX_DRE_EOBUF_MAC_H3_SA4_MSK (0xffu)

/** \brief Offset for Ifx_DRE_EOBUF_MAC_H3_Bits.SA4 */
#define IFX_DRE_EOBUF_MAC_H3_SA4_OFF (0u)

/** \brief Length for Ifx_DRE_EOBUF_MAC_H3_Bits.SA5 */
#define IFX_DRE_EOBUF_MAC_H3_SA5_LEN (8u)

/** \brief Mask for Ifx_DRE_EOBUF_MAC_H3_Bits.SA5 */
#define IFX_DRE_EOBUF_MAC_H3_SA5_MSK (0xffu)

/** \brief Offset for Ifx_DRE_EOBUF_MAC_H3_Bits.SA5 */
#define IFX_DRE_EOBUF_MAC_H3_SA5_OFF (8u)

/** \brief Length for Ifx_DRE_EOBUF_MAC_H3_Bits.TPID_H */
#define IFX_DRE_EOBUF_MAC_H3_TPID_H_LEN (8u)

/** \brief Mask for Ifx_DRE_EOBUF_MAC_H3_Bits.TPID_H */
#define IFX_DRE_EOBUF_MAC_H3_TPID_H_MSK (0xffu)

/** \brief Offset for Ifx_DRE_EOBUF_MAC_H3_Bits.TPID_H */
#define IFX_DRE_EOBUF_MAC_H3_TPID_H_OFF (16u)

/** \brief Length for Ifx_DRE_EOBUF_MAC_H3_Bits.TPID_L */
#define IFX_DRE_EOBUF_MAC_H3_TPID_L_LEN (8u)

/** \brief Mask for Ifx_DRE_EOBUF_MAC_H3_Bits.TPID_L */
#define IFX_DRE_EOBUF_MAC_H3_TPID_L_MSK (0xffu)

/** \brief Offset for Ifx_DRE_EOBUF_MAC_H3_Bits.TPID_L */
#define IFX_DRE_EOBUF_MAC_H3_TPID_L_OFF (24u)

/** \brief Length for Ifx_DRE_EOBUF_MAC_H4_Bits.VTAG_H */
#define IFX_DRE_EOBUF_MAC_H4_VTAG_H_LEN (8u)

/** \brief Mask for Ifx_DRE_EOBUF_MAC_H4_Bits.VTAG_H */
#define IFX_DRE_EOBUF_MAC_H4_VTAG_H_MSK (0xffu)

/** \brief Offset for Ifx_DRE_EOBUF_MAC_H4_Bits.VTAG_H */
#define IFX_DRE_EOBUF_MAC_H4_VTAG_H_OFF (0u)

/** \brief Length for Ifx_DRE_EOBUF_MAC_H4_Bits.VTAG_L */
#define IFX_DRE_EOBUF_MAC_H4_VTAG_L_LEN (8u)

/** \brief Mask for Ifx_DRE_EOBUF_MAC_H4_Bits.VTAG_L */
#define IFX_DRE_EOBUF_MAC_H4_VTAG_L_MSK (0xffu)

/** \brief Offset for Ifx_DRE_EOBUF_MAC_H4_Bits.VTAG_L */
#define IFX_DRE_EOBUF_MAC_H4_VTAG_L_OFF (8u)

/** \brief Length for Ifx_DRE_EOBUF_MAC_H4_Bits.AVTPET_H */
#define IFX_DRE_EOBUF_MAC_H4_AVTPET_H_LEN (8u)

/** \brief Mask for Ifx_DRE_EOBUF_MAC_H4_Bits.AVTPET_H */
#define IFX_DRE_EOBUF_MAC_H4_AVTPET_H_MSK (0xffu)

/** \brief Offset for Ifx_DRE_EOBUF_MAC_H4_Bits.AVTPET_H */
#define IFX_DRE_EOBUF_MAC_H4_AVTPET_H_OFF (16u)

/** \brief Length for Ifx_DRE_EOBUF_MAC_H4_Bits.AVTPET_L */
#define IFX_DRE_EOBUF_MAC_H4_AVTPET_L_LEN (8u)

/** \brief Mask for Ifx_DRE_EOBUF_MAC_H4_Bits.AVTPET_L */
#define IFX_DRE_EOBUF_MAC_H4_AVTPET_L_MSK (0xffu)

/** \brief Offset for Ifx_DRE_EOBUF_MAC_H4_Bits.AVTPET_L */
#define IFX_DRE_EOBUF_MAC_H4_AVTPET_L_OFF (24u)

/** \brief Length for Ifx_DRE_EOBUF_NTSCF_H0_Bits.SUBTYPE */
#define IFX_DRE_EOBUF_NTSCF_H0_SUBTYPE_LEN (8u)

/** \brief Mask for Ifx_DRE_EOBUF_NTSCF_H0_Bits.SUBTYPE */
#define IFX_DRE_EOBUF_NTSCF_H0_SUBTYPE_MSK (0xffu)

/** \brief Offset for Ifx_DRE_EOBUF_NTSCF_H0_Bits.SUBTYPE */
#define IFX_DRE_EOBUF_NTSCF_H0_SUBTYPE_OFF (0u)

/** \brief Length for Ifx_DRE_EOBUF_NTSCF_H0_Bits.NTSCFDL_H */
#define IFX_DRE_EOBUF_NTSCF_H0_NTSCFDL_H_LEN (3u)

/** \brief Mask for Ifx_DRE_EOBUF_NTSCF_H0_Bits.NTSCFDL_H */
#define IFX_DRE_EOBUF_NTSCF_H0_NTSCFDL_H_MSK (0x7u)

/** \brief Offset for Ifx_DRE_EOBUF_NTSCF_H0_Bits.NTSCFDL_H */
#define IFX_DRE_EOBUF_NTSCF_H0_NTSCFDL_H_OFF (8u)

/** \brief Length for Ifx_DRE_EOBUF_NTSCF_H0_Bits.SV */
#define IFX_DRE_EOBUF_NTSCF_H0_SV_LEN (1u)

/** \brief Mask for Ifx_DRE_EOBUF_NTSCF_H0_Bits.SV */
#define IFX_DRE_EOBUF_NTSCF_H0_SV_MSK (0x1u)

/** \brief Offset for Ifx_DRE_EOBUF_NTSCF_H0_Bits.SV */
#define IFX_DRE_EOBUF_NTSCF_H0_SV_OFF (15u)

/** \brief Length for Ifx_DRE_EOBUF_NTSCF_H0_Bits.NTSCFDL_L */
#define IFX_DRE_EOBUF_NTSCF_H0_NTSCFDL_L_LEN (8u)

/** \brief Mask for Ifx_DRE_EOBUF_NTSCF_H0_Bits.NTSCFDL_L */
#define IFX_DRE_EOBUF_NTSCF_H0_NTSCFDL_L_MSK (0xffu)

/** \brief Offset for Ifx_DRE_EOBUF_NTSCF_H0_Bits.NTSCFDL_L */
#define IFX_DRE_EOBUF_NTSCF_H0_NTSCFDL_L_OFF (16u)

/** \brief Length for Ifx_DRE_EOBUF_NTSCF_H0_Bits.SN */
#define IFX_DRE_EOBUF_NTSCF_H0_SN_LEN (8u)

/** \brief Mask for Ifx_DRE_EOBUF_NTSCF_H0_Bits.SN */
#define IFX_DRE_EOBUF_NTSCF_H0_SN_MSK (0xffu)

/** \brief Offset for Ifx_DRE_EOBUF_NTSCF_H0_Bits.SN */
#define IFX_DRE_EOBUF_NTSCF_H0_SN_OFF (24u)

/** \brief Length for Ifx_DRE_EOBUF_NTSCF_STREAM0_ID_Bits.ID0 */
#define IFX_DRE_EOBUF_NTSCF_STREAM0_ID_ID0_LEN (8u)

/** \brief Mask for Ifx_DRE_EOBUF_NTSCF_STREAM0_ID_Bits.ID0 */
#define IFX_DRE_EOBUF_NTSCF_STREAM0_ID_ID0_MSK (0xffu)

/** \brief Offset for Ifx_DRE_EOBUF_NTSCF_STREAM0_ID_Bits.ID0 */
#define IFX_DRE_EOBUF_NTSCF_STREAM0_ID_ID0_OFF (0u)

/** \brief Length for Ifx_DRE_EOBUF_NTSCF_STREAM0_ID_Bits.ID1 */
#define IFX_DRE_EOBUF_NTSCF_STREAM0_ID_ID1_LEN (8u)

/** \brief Mask for Ifx_DRE_EOBUF_NTSCF_STREAM0_ID_Bits.ID1 */
#define IFX_DRE_EOBUF_NTSCF_STREAM0_ID_ID1_MSK (0xffu)

/** \brief Offset for Ifx_DRE_EOBUF_NTSCF_STREAM0_ID_Bits.ID1 */
#define IFX_DRE_EOBUF_NTSCF_STREAM0_ID_ID1_OFF (8u)

/** \brief Length for Ifx_DRE_EOBUF_NTSCF_STREAM0_ID_Bits.ID2 */
#define IFX_DRE_EOBUF_NTSCF_STREAM0_ID_ID2_LEN (8u)

/** \brief Mask for Ifx_DRE_EOBUF_NTSCF_STREAM0_ID_Bits.ID2 */
#define IFX_DRE_EOBUF_NTSCF_STREAM0_ID_ID2_MSK (0xffu)

/** \brief Offset for Ifx_DRE_EOBUF_NTSCF_STREAM0_ID_Bits.ID2 */
#define IFX_DRE_EOBUF_NTSCF_STREAM0_ID_ID2_OFF (16u)

/** \brief Length for Ifx_DRE_EOBUF_NTSCF_STREAM0_ID_Bits.ID3 */
#define IFX_DRE_EOBUF_NTSCF_STREAM0_ID_ID3_LEN (8u)

/** \brief Mask for Ifx_DRE_EOBUF_NTSCF_STREAM0_ID_Bits.ID3 */
#define IFX_DRE_EOBUF_NTSCF_STREAM0_ID_ID3_MSK (0xffu)

/** \brief Offset for Ifx_DRE_EOBUF_NTSCF_STREAM0_ID_Bits.ID3 */
#define IFX_DRE_EOBUF_NTSCF_STREAM0_ID_ID3_OFF (24u)

/** \brief Length for Ifx_DRE_EOBUF_NTSCF_STREAM1_ID_Bits.ID4 */
#define IFX_DRE_EOBUF_NTSCF_STREAM1_ID_ID4_LEN (8u)

/** \brief Mask for Ifx_DRE_EOBUF_NTSCF_STREAM1_ID_Bits.ID4 */
#define IFX_DRE_EOBUF_NTSCF_STREAM1_ID_ID4_MSK (0xffu)

/** \brief Offset for Ifx_DRE_EOBUF_NTSCF_STREAM1_ID_Bits.ID4 */
#define IFX_DRE_EOBUF_NTSCF_STREAM1_ID_ID4_OFF (0u)

/** \brief Length for Ifx_DRE_EOBUF_NTSCF_STREAM1_ID_Bits.ID5 */
#define IFX_DRE_EOBUF_NTSCF_STREAM1_ID_ID5_LEN (8u)

/** \brief Mask for Ifx_DRE_EOBUF_NTSCF_STREAM1_ID_Bits.ID5 */
#define IFX_DRE_EOBUF_NTSCF_STREAM1_ID_ID5_MSK (0xffu)

/** \brief Offset for Ifx_DRE_EOBUF_NTSCF_STREAM1_ID_Bits.ID5 */
#define IFX_DRE_EOBUF_NTSCF_STREAM1_ID_ID5_OFF (8u)

/** \brief Length for Ifx_DRE_EOBUF_NTSCF_STREAM1_ID_Bits.ID6 */
#define IFX_DRE_EOBUF_NTSCF_STREAM1_ID_ID6_LEN (8u)

/** \brief Mask for Ifx_DRE_EOBUF_NTSCF_STREAM1_ID_Bits.ID6 */
#define IFX_DRE_EOBUF_NTSCF_STREAM1_ID_ID6_MSK (0xffu)

/** \brief Offset for Ifx_DRE_EOBUF_NTSCF_STREAM1_ID_Bits.ID6 */
#define IFX_DRE_EOBUF_NTSCF_STREAM1_ID_ID6_OFF (16u)

/** \brief Length for Ifx_DRE_EOBUF_NTSCF_STREAM1_ID_Bits.ID7 */
#define IFX_DRE_EOBUF_NTSCF_STREAM1_ID_ID7_LEN (8u)

/** \brief Mask for Ifx_DRE_EOBUF_NTSCF_STREAM1_ID_Bits.ID7 */
#define IFX_DRE_EOBUF_NTSCF_STREAM1_ID_ID7_MSK (0xffu)

/** \brief Offset for Ifx_DRE_EOBUF_NTSCF_STREAM1_ID_Bits.ID7 */
#define IFX_DRE_EOBUF_NTSCF_STREAM1_ID_ID7_OFF (24u)

/** \brief Length for Ifx_DRE_EOBUF_STATUS_Bits.TXREQ */
#define IFX_DRE_EOBUF_STATUS_TXREQ_LEN (1u)

/** \brief Mask for Ifx_DRE_EOBUF_STATUS_Bits.TXREQ */
#define IFX_DRE_EOBUF_STATUS_TXREQ_MSK (0x1u)

/** \brief Offset for Ifx_DRE_EOBUF_STATUS_Bits.TXREQ */
#define IFX_DRE_EOBUF_STATUS_TXREQ_OFF (0u)

/** \brief Length for Ifx_DRE_EOBUF_STATUS_Bits.TXRDY */
#define IFX_DRE_EOBUF_STATUS_TXRDY_LEN (1u)

/** \brief Mask for Ifx_DRE_EOBUF_STATUS_Bits.TXRDY */
#define IFX_DRE_EOBUF_STATUS_TXRDY_MSK (0x1u)

/** \brief Offset for Ifx_DRE_EOBUF_STATUS_Bits.TXRDY */
#define IFX_DRE_EOBUF_STATUS_TXRDY_OFF (1u)

/** \brief Length for Ifx_DRE_EOBUF_STATUS_Bits.BF */
#define IFX_DRE_EOBUF_STATUS_BF_LEN (1u)

/** \brief Mask for Ifx_DRE_EOBUF_STATUS_Bits.BF */
#define IFX_DRE_EOBUF_STATUS_BF_MSK (0x1u)

/** \brief Offset for Ifx_DRE_EOBUF_STATUS_Bits.BF */
#define IFX_DRE_EOBUF_STATUS_BF_OFF (8u)

/** \brief Length for Ifx_DRE_EOBUF_STATUS_Bits.TTL */
#define IFX_DRE_EOBUF_STATUS_TTL_LEN (1u)

/** \brief Mask for Ifx_DRE_EOBUF_STATUS_Bits.TTL */
#define IFX_DRE_EOBUF_STATUS_TTL_MSK (0x1u)

/** \brief Offset for Ifx_DRE_EOBUF_STATUS_Bits.TTL */
#define IFX_DRE_EOBUF_STATUS_TTL_OFF (10u)

/** \brief Length for Ifx_DRE_EOBUF_STATUS_Bits.ACF_CAN_ADDR */
#define IFX_DRE_EOBUF_STATUS_ACF_CAN_ADDR_LEN (9u)

/** \brief Mask for Ifx_DRE_EOBUF_STATUS_Bits.ACF_CAN_ADDR */
#define IFX_DRE_EOBUF_STATUS_ACF_CAN_ADDR_MSK (0x1ffu)

/** \brief Offset for Ifx_DRE_EOBUF_STATUS_Bits.ACF_CAN_ADDR */
#define IFX_DRE_EOBUF_STATUS_ACF_CAN_ADDR_OFF (16u)

/** \brief Length for Ifx_DRE_EOBUF_STATUS_Bits.ACFL */
#define IFX_DRE_EOBUF_STATUS_ACFL_LEN (5u)

/** \brief Mask for Ifx_DRE_EOBUF_STATUS_Bits.ACFL */
#define IFX_DRE_EOBUF_STATUS_ACFL_MSK (0x1fu)

/** \brief Offset for Ifx_DRE_EOBUF_STATUS_Bits.ACFL */
#define IFX_DRE_EOBUF_STATUS_ACFL_OFF (25u)

/** \brief Length for Ifx_DRE_EOBUF_TTC_Bits.BUFT */
#define IFX_DRE_EOBUF_TTC_BUFT_LEN (11u)

/** \brief Mask for Ifx_DRE_EOBUF_TTC_Bits.BUFT */
#define IFX_DRE_EOBUF_TTC_BUFT_MSK (0x7ffu)

/** \brief Offset for Ifx_DRE_EOBUF_TTC_Bits.BUFT */
#define IFX_DRE_EOBUF_TTC_BUFT_OFF (0u)

/** \brief Length for Ifx_DRE_EOBUF_TTC_Bits.TFL */
#define IFX_DRE_EOBUF_TTC_TFL_LEN (5u)

/** \brief Mask for Ifx_DRE_EOBUF_TTC_Bits.TFL */
#define IFX_DRE_EOBUF_TTC_TFL_MSK (0x1fu)

/** \brief Offset for Ifx_DRE_EOBUF_TTC_Bits.TFL */
#define IFX_DRE_EOBUF_TTC_TFL_OFF (11u)

/** \brief Length for Ifx_DRE_EOBUF_TTC_Bits.CLKSEL */
#define IFX_DRE_EOBUF_TTC_CLKSEL_LEN (2u)

/** \brief Mask for Ifx_DRE_EOBUF_TTC_Bits.CLKSEL */
#define IFX_DRE_EOBUF_TTC_CLKSEL_MSK (0x3u)

/** \brief Offset for Ifx_DRE_EOBUF_TTC_Bits.CLKSEL */
#define IFX_DRE_EOBUF_TTC_CLKSEL_OFF (16u)

/** \brief Length for Ifx_DRE_EOBUF_TTC_Bits.TP */
#define IFX_DRE_EOBUF_TTC_TP_LEN (5u)

/** \brief Mask for Ifx_DRE_EOBUF_TTC_Bits.TP */
#define IFX_DRE_EOBUF_TTC_TP_MSK (0x1fu)

/** \brief Offset for Ifx_DRE_EOBUF_TTC_Bits.TP */
#define IFX_DRE_EOBUF_TTC_TP_OFF (24u)

/** \brief Length for Ifx_DRE_EOBUF_TTS_Bits.CTV */
#define IFX_DRE_EOBUF_TTS_CTV_LEN (16u)

/** \brief Mask for Ifx_DRE_EOBUF_TTS_Bits.CTV */
#define IFX_DRE_EOBUF_TTS_CTV_MSK (0xffffu)

/** \brief Offset for Ifx_DRE_EOBUF_TTS_Bits.CTV */
#define IFX_DRE_EOBUF_TTS_CTV_OFF (0u)

/** \brief Length for Ifx_DRE_EOBUF_TTS_Bits.TRV */
#define IFX_DRE_EOBUF_TTS_TRV_LEN (16u)

/** \brief Mask for Ifx_DRE_EOBUF_TTS_Bits.TRV */
#define IFX_DRE_EOBUF_TTS_TRV_MSK (0xffffu)

/** \brief Offset for Ifx_DRE_EOBUF_TTS_Bits.TRV */
#define IFX_DRE_EOBUF_TTS_TRV_OFF (16u)

/** \brief Length for Ifx_DRE_SIDF_FC_Bits.FE */
#define IFX_DRE_SIDF_FC_FE_LEN (1u)

/** \brief Mask for Ifx_DRE_SIDF_FC_Bits.FE */
#define IFX_DRE_SIDF_FC_FE_MSK (0x1u)

/** \brief Offset for Ifx_DRE_SIDF_FC_Bits.FE */
#define IFX_DRE_SIDF_FC_FE_OFF (0u)

/** \brief Length for Ifx_DRE_SIDF_FC_Bits.MODE */
#define IFX_DRE_SIDF_FC_MODE_LEN (2u)

/** \brief Mask for Ifx_DRE_SIDF_FC_Bits.MODE */
#define IFX_DRE_SIDF_FC_MODE_MSK (0x3u)

/** \brief Offset for Ifx_DRE_SIDF_FC_Bits.MODE */
#define IFX_DRE_SIDF_FC_MODE_OFF (1u)

/** \brief Length for Ifx_DRE_SIDF_FC_Bits.RTI */
#define IFX_DRE_SIDF_FC_RTI_LEN (3u)

/** \brief Mask for Ifx_DRE_SIDF_FC_Bits.RTI */
#define IFX_DRE_SIDF_FC_RTI_MSK (0x7u)

/** \brief Offset for Ifx_DRE_SIDF_FC_Bits.RTI */
#define IFX_DRE_SIDF_FC_RTI_OFF (4u)

/** \brief Length for Ifx_DRE_SIDF_FC_Bits.SID */
#define IFX_DRE_SIDF_FC_SID_LEN (6u)

/** \brief Mask for Ifx_DRE_SIDF_FC_Bits.SID */
#define IFX_DRE_SIDF_FC_SID_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_SIDF_FC_Bits.SID */
#define IFX_DRE_SIDF_FC_SID_OFF (8u)

/** \brief Length for Ifx_DRE_SIDF_FIL1_L_Bits.F1L */
#define IFX_DRE_SIDF_FIL1_L_F1L_LEN (32u)

/** \brief Mask for Ifx_DRE_SIDF_FIL1_L_Bits.F1L */
#define IFX_DRE_SIDF_FIL1_L_F1L_MSK (0xffffffffu)

/** \brief Offset for Ifx_DRE_SIDF_FIL1_L_Bits.F1L */
#define IFX_DRE_SIDF_FIL1_L_F1L_OFF (0u)

/** \brief Length for Ifx_DRE_SIDF_FIL1_H_Bits.F1H */
#define IFX_DRE_SIDF_FIL1_H_F1H_LEN (32u)

/** \brief Mask for Ifx_DRE_SIDF_FIL1_H_Bits.F1H */
#define IFX_DRE_SIDF_FIL1_H_F1H_MSK (0xffffffffu)

/** \brief Offset for Ifx_DRE_SIDF_FIL1_H_Bits.F1H */
#define IFX_DRE_SIDF_FIL1_H_F1H_OFF (0u)

/** \brief Length for Ifx_DRE_SIDF_FIL2_L_Bits.F2L */
#define IFX_DRE_SIDF_FIL2_L_F2L_LEN (32u)

/** \brief Mask for Ifx_DRE_SIDF_FIL2_L_Bits.F2L */
#define IFX_DRE_SIDF_FIL2_L_F2L_MSK (0xffffffffu)

/** \brief Offset for Ifx_DRE_SIDF_FIL2_L_Bits.F2L */
#define IFX_DRE_SIDF_FIL2_L_F2L_OFF (0u)

/** \brief Length for Ifx_DRE_SIDF_FIL2_H_Bits.F2H */
#define IFX_DRE_SIDF_FIL2_H_F2H_LEN (32u)

/** \brief Mask for Ifx_DRE_SIDF_FIL2_H_Bits.F2H */
#define IFX_DRE_SIDF_FIL2_H_F2H_MSK (0xffffffffu)

/** \brief Offset for Ifx_DRE_SIDF_FIL2_H_Bits.F2H */
#define IFX_DRE_SIDF_FIL2_H_F2H_OFF (0u)

/** \brief Length for Ifx_DRE_RT_SA_Bits.ADR */
#define IFX_DRE_RT_SA_ADR_LEN (16u)

/** \brief Mask for Ifx_DRE_RT_SA_Bits.ADR */
#define IFX_DRE_RT_SA_ADR_MSK (0xffffu)

/** \brief Offset for Ifx_DRE_RT_SA_Bits.ADR */
#define IFX_DRE_RT_SA_ADR_OFF (0u)

/** \brief Length for Ifx_DRE_RT_CONFIG_Bits.NRULES */
#define IFX_DRE_RT_CONFIG_NRULES_LEN (8u)

/** \brief Mask for Ifx_DRE_RT_CONFIG_Bits.NRULES */
#define IFX_DRE_RT_CONFIG_NRULES_MSK (0xffu)

/** \brief Offset for Ifx_DRE_RT_CONFIG_Bits.NRULES */
#define IFX_DRE_RT_CONFIG_NRULES_OFF (0u)

/** \brief Length for Ifx_DRE_RREQ_CONFIG_Bits.REQ */
#define IFX_DRE_RREQ_CONFIG_REQ_LEN (1u)

/** \brief Mask for Ifx_DRE_RREQ_CONFIG_Bits.REQ */
#define IFX_DRE_RREQ_CONFIG_REQ_MSK (0x1u)

/** \brief Offset for Ifx_DRE_RREQ_CONFIG_Bits.REQ */
#define IFX_DRE_RREQ_CONFIG_REQ_OFF (0u)

/** \brief Length for Ifx_DRE_RREQ_CONFIG_Bits.RTI */
#define IFX_DRE_RREQ_CONFIG_RTI_LEN (3u)

/** \brief Mask for Ifx_DRE_RREQ_CONFIG_Bits.RTI */
#define IFX_DRE_RREQ_CONFIG_RTI_MSK (0x7u)

/** \brief Offset for Ifx_DRE_RREQ_CONFIG_Bits.RTI */
#define IFX_DRE_RREQ_CONFIG_RTI_OFF (16u)

/** \brief Length for Ifx_DRE_RREQ_CID_Bits.ID */
#define IFX_DRE_RREQ_CID_ID_LEN (29u)

/** \brief Mask for Ifx_DRE_RREQ_CID_Bits.ID */
#define IFX_DRE_RREQ_CID_ID_MSK (0x1fffffffu)

/** \brief Offset for Ifx_DRE_RREQ_CID_Bits.ID */
#define IFX_DRE_RREQ_CID_ID_OFF (0u)

/** \brief Length for Ifx_DRE_RREQ_CID_Bits.XTD */
#define IFX_DRE_RREQ_CID_XTD_LEN (1u)

/** \brief Mask for Ifx_DRE_RREQ_CID_Bits.XTD */
#define IFX_DRE_RREQ_CID_XTD_MSK (0x1u)

/** \brief Offset for Ifx_DRE_RREQ_CID_Bits.XTD */
#define IFX_DRE_RREQ_CID_XTD_OFF (31u)

/** \brief Length for Ifx_DRE_UCRH_Bits.MODE */
#define IFX_DRE_UCRH_MODE_LEN (2u)

/** \brief Mask for Ifx_DRE_UCRH_Bits.MODE */
#define IFX_DRE_UCRH_MODE_MSK (0x3u)

/** \brief Offset for Ifx_DRE_UCRH_Bits.MODE */
#define IFX_DRE_UCRH_MODE_OFF (0u)

/** \brief Length for Ifx_DRE_UCRH_Bits.SID */
#define IFX_DRE_UCRH_SID_LEN (6u)

/** \brief Mask for Ifx_DRE_UCRH_Bits.SID */
#define IFX_DRE_UCRH_SID_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_UCRH_Bits.SID */
#define IFX_DRE_UCRH_SID_OFF (2u)

/** \brief Length for Ifx_DRE_UCRH_Bits.DID */
#define IFX_DRE_UCRH_DID_LEN (6u)

/** \brief Mask for Ifx_DRE_UCRH_Bits.DID */
#define IFX_DRE_UCRH_DID_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_UCRH_Bits.DID */
#define IFX_DRE_UCRH_DID_OFF (8u)

/** \brief Length for Ifx_DRE_MCRH_Bits.MODE */
#define IFX_DRE_MCRH_MODE_LEN (2u)

/** \brief Mask for Ifx_DRE_MCRH_Bits.MODE */
#define IFX_DRE_MCRH_MODE_MSK (0x3u)

/** \brief Offset for Ifx_DRE_MCRH_Bits.MODE */
#define IFX_DRE_MCRH_MODE_OFF (0u)

/** \brief Length for Ifx_DRE_MCRH_Bits.SID */
#define IFX_DRE_MCRH_SID_LEN (6u)

/** \brief Mask for Ifx_DRE_MCRH_Bits.SID */
#define IFX_DRE_MCRH_SID_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_MCRH_Bits.SID */
#define IFX_DRE_MCRH_SID_OFF (2u)

/** \brief Length for Ifx_DRE_MCRH_Bits.DID0 */
#define IFX_DRE_MCRH_DID0_LEN (6u)

/** \brief Mask for Ifx_DRE_MCRH_Bits.DID0 */
#define IFX_DRE_MCRH_DID0_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_MCRH_Bits.DID0 */
#define IFX_DRE_MCRH_DID0_OFF (8u)

/** \brief Length for Ifx_DRE_MCRH_Bits.DID1 */
#define IFX_DRE_MCRH_DID1_LEN (6u)

/** \brief Mask for Ifx_DRE_MCRH_Bits.DID1 */
#define IFX_DRE_MCRH_DID1_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_MCRH_Bits.DID1 */
#define IFX_DRE_MCRH_DID1_OFF (14u)

/** \brief Length for Ifx_DRE_MCRH_Bits.DID2 */
#define IFX_DRE_MCRH_DID2_LEN (6u)

/** \brief Mask for Ifx_DRE_MCRH_Bits.DID2 */
#define IFX_DRE_MCRH_DID2_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_MCRH_Bits.DID2 */
#define IFX_DRE_MCRH_DID2_OFF (20u)

/** \brief Length for Ifx_DRE_MCRH_Bits.DID3 */
#define IFX_DRE_MCRH_DID3_LEN (6u)

/** \brief Mask for Ifx_DRE_MCRH_Bits.DID3 */
#define IFX_DRE_MCRH_DID3_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_MCRH_Bits.DID3 */
#define IFX_DRE_MCRH_DID3_OFF (26u)

/** \brief Length for Ifx_DRE_RS_Bits.RE */
#define IFX_DRE_RS_RE_LEN (9u)

/** \brief Mask for Ifx_DRE_RS_Bits.RE */
#define IFX_DRE_RS_RE_MSK (0x1ffu)

/** \brief Offset for Ifx_DRE_RS_Bits.RE */
#define IFX_DRE_RS_RE_OFF (0u)

/** \brief Length for Ifx_DRE_RS_Bits.IRT */
#define IFX_DRE_RS_IRT_LEN (1u)

/** \brief Mask for Ifx_DRE_RS_Bits.IRT */
#define IFX_DRE_RS_IRT_MSK (0x1u)

/** \brief Offset for Ifx_DRE_RS_Bits.IRT */
#define IFX_DRE_RS_IRT_OFF (16u)

/** \brief Length for Ifx_DRE_RS_Bits.NMFE */
#define IFX_DRE_RS_NMFE_LEN (1u)

/** \brief Mask for Ifx_DRE_RS_Bits.NMFE */
#define IFX_DRE_RS_NMFE_MSK (0x1u)

/** \brief Offset for Ifx_DRE_RS_Bits.NMFE */
#define IFX_DRE_RS_NMFE_OFF (17u)

/** \brief Length for Ifx_DRE_CANRXR0_Bits.C0_RH0R */
#define IFX_DRE_CANRXR0_C0_RH0R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR0_Bits.C0_RH0R */
#define IFX_DRE_CANRXR0_C0_RH0R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR0_Bits.C0_RH0R */
#define IFX_DRE_CANRXR0_C0_RH0R_OFF (0u)

/** \brief Length for Ifx_DRE_CANRXR0_Bits.C0_RH1R */
#define IFX_DRE_CANRXR0_C0_RH1R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR0_Bits.C0_RH1R */
#define IFX_DRE_CANRXR0_C0_RH1R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR0_Bits.C0_RH1R */
#define IFX_DRE_CANRXR0_C0_RH1R_OFF (1u)

/** \brief Length for Ifx_DRE_CANRXR0_Bits.C1_RH0R */
#define IFX_DRE_CANRXR0_C1_RH0R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR0_Bits.C1_RH0R */
#define IFX_DRE_CANRXR0_C1_RH0R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR0_Bits.C1_RH0R */
#define IFX_DRE_CANRXR0_C1_RH0R_OFF (2u)

/** \brief Length for Ifx_DRE_CANRXR0_Bits.C1_RH1R */
#define IFX_DRE_CANRXR0_C1_RH1R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR0_Bits.C1_RH1R */
#define IFX_DRE_CANRXR0_C1_RH1R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR0_Bits.C1_RH1R */
#define IFX_DRE_CANRXR0_C1_RH1R_OFF (3u)

/** \brief Length for Ifx_DRE_CANRXR0_Bits.C2_RH0R */
#define IFX_DRE_CANRXR0_C2_RH0R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR0_Bits.C2_RH0R */
#define IFX_DRE_CANRXR0_C2_RH0R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR0_Bits.C2_RH0R */
#define IFX_DRE_CANRXR0_C2_RH0R_OFF (4u)

/** \brief Length for Ifx_DRE_CANRXR0_Bits.C2_RH1R */
#define IFX_DRE_CANRXR0_C2_RH1R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR0_Bits.C2_RH1R */
#define IFX_DRE_CANRXR0_C2_RH1R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR0_Bits.C2_RH1R */
#define IFX_DRE_CANRXR0_C2_RH1R_OFF (5u)

/** \brief Length for Ifx_DRE_CANRXR0_Bits.C3_RH0R */
#define IFX_DRE_CANRXR0_C3_RH0R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR0_Bits.C3_RH0R */
#define IFX_DRE_CANRXR0_C3_RH0R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR0_Bits.C3_RH0R */
#define IFX_DRE_CANRXR0_C3_RH0R_OFF (6u)

/** \brief Length for Ifx_DRE_CANRXR0_Bits.C3_RH1R */
#define IFX_DRE_CANRXR0_C3_RH1R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR0_Bits.C3_RH1R */
#define IFX_DRE_CANRXR0_C3_RH1R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR0_Bits.C3_RH1R */
#define IFX_DRE_CANRXR0_C3_RH1R_OFF (7u)

/** \brief Length for Ifx_DRE_CANRXR0_Bits.C4_RH0R */
#define IFX_DRE_CANRXR0_C4_RH0R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR0_Bits.C4_RH0R */
#define IFX_DRE_CANRXR0_C4_RH0R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR0_Bits.C4_RH0R */
#define IFX_DRE_CANRXR0_C4_RH0R_OFF (8u)

/** \brief Length for Ifx_DRE_CANRXR0_Bits.C4_RH1R */
#define IFX_DRE_CANRXR0_C4_RH1R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR0_Bits.C4_RH1R */
#define IFX_DRE_CANRXR0_C4_RH1R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR0_Bits.C4_RH1R */
#define IFX_DRE_CANRXR0_C4_RH1R_OFF (9u)

/** \brief Length for Ifx_DRE_CANRXR0_Bits.C5_RH0R */
#define IFX_DRE_CANRXR0_C5_RH0R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR0_Bits.C5_RH0R */
#define IFX_DRE_CANRXR0_C5_RH0R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR0_Bits.C5_RH0R */
#define IFX_DRE_CANRXR0_C5_RH0R_OFF (10u)

/** \brief Length for Ifx_DRE_CANRXR0_Bits.C5_RH1R */
#define IFX_DRE_CANRXR0_C5_RH1R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR0_Bits.C5_RH1R */
#define IFX_DRE_CANRXR0_C5_RH1R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR0_Bits.C5_RH1R */
#define IFX_DRE_CANRXR0_C5_RH1R_OFF (11u)

/** \brief Length for Ifx_DRE_CANRXR0_Bits.C6_RH0R */
#define IFX_DRE_CANRXR0_C6_RH0R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR0_Bits.C6_RH0R */
#define IFX_DRE_CANRXR0_C6_RH0R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR0_Bits.C6_RH0R */
#define IFX_DRE_CANRXR0_C6_RH0R_OFF (12u)

/** \brief Length for Ifx_DRE_CANRXR0_Bits.C6_RH1R */
#define IFX_DRE_CANRXR0_C6_RH1R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR0_Bits.C6_RH1R */
#define IFX_DRE_CANRXR0_C6_RH1R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR0_Bits.C6_RH1R */
#define IFX_DRE_CANRXR0_C6_RH1R_OFF (13u)

/** \brief Length for Ifx_DRE_CANRXR0_Bits.C7_RH0R */
#define IFX_DRE_CANRXR0_C7_RH0R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR0_Bits.C7_RH0R */
#define IFX_DRE_CANRXR0_C7_RH0R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR0_Bits.C7_RH0R */
#define IFX_DRE_CANRXR0_C7_RH0R_OFF (14u)

/** \brief Length for Ifx_DRE_CANRXR0_Bits.C7_RH1R */
#define IFX_DRE_CANRXR0_C7_RH1R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR0_Bits.C7_RH1R */
#define IFX_DRE_CANRXR0_C7_RH1R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR0_Bits.C7_RH1R */
#define IFX_DRE_CANRXR0_C7_RH1R_OFF (15u)

/** \brief Length for Ifx_DRE_CANRXR0_Bits.C8_RH0R */
#define IFX_DRE_CANRXR0_C8_RH0R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR0_Bits.C8_RH0R */
#define IFX_DRE_CANRXR0_C8_RH0R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR0_Bits.C8_RH0R */
#define IFX_DRE_CANRXR0_C8_RH0R_OFF (16u)

/** \brief Length for Ifx_DRE_CANRXR0_Bits.C8_RH1R */
#define IFX_DRE_CANRXR0_C8_RH1R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR0_Bits.C8_RH1R */
#define IFX_DRE_CANRXR0_C8_RH1R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR0_Bits.C8_RH1R */
#define IFX_DRE_CANRXR0_C8_RH1R_OFF (17u)

/** \brief Length for Ifx_DRE_CANRXR0_Bits.C9_RH0R */
#define IFX_DRE_CANRXR0_C9_RH0R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR0_Bits.C9_RH0R */
#define IFX_DRE_CANRXR0_C9_RH0R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR0_Bits.C9_RH0R */
#define IFX_DRE_CANRXR0_C9_RH0R_OFF (18u)

/** \brief Length for Ifx_DRE_CANRXR0_Bits.C9_RH1R */
#define IFX_DRE_CANRXR0_C9_RH1R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR0_Bits.C9_RH1R */
#define IFX_DRE_CANRXR0_C9_RH1R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR0_Bits.C9_RH1R */
#define IFX_DRE_CANRXR0_C9_RH1R_OFF (19u)

/** \brief Length for Ifx_DRE_CANRXR0_Bits.C10_RH0R */
#define IFX_DRE_CANRXR0_C10_RH0R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR0_Bits.C10_RH0R */
#define IFX_DRE_CANRXR0_C10_RH0R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR0_Bits.C10_RH0R */
#define IFX_DRE_CANRXR0_C10_RH0R_OFF (20u)

/** \brief Length for Ifx_DRE_CANRXR0_Bits.C10_RH1R */
#define IFX_DRE_CANRXR0_C10_RH1R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR0_Bits.C10_RH1R */
#define IFX_DRE_CANRXR0_C10_RH1R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR0_Bits.C10_RH1R */
#define IFX_DRE_CANRXR0_C10_RH1R_OFF (21u)

/** \brief Length for Ifx_DRE_CANRXR0_Bits.C11_RH0R */
#define IFX_DRE_CANRXR0_C11_RH0R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR0_Bits.C11_RH0R */
#define IFX_DRE_CANRXR0_C11_RH0R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR0_Bits.C11_RH0R */
#define IFX_DRE_CANRXR0_C11_RH0R_OFF (22u)

/** \brief Length for Ifx_DRE_CANRXR0_Bits.C11_RH1R */
#define IFX_DRE_CANRXR0_C11_RH1R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR0_Bits.C11_RH1R */
#define IFX_DRE_CANRXR0_C11_RH1R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR0_Bits.C11_RH1R */
#define IFX_DRE_CANRXR0_C11_RH1R_OFF (23u)

/** \brief Length for Ifx_DRE_CANRXR0_Bits.C12_RH0R */
#define IFX_DRE_CANRXR0_C12_RH0R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR0_Bits.C12_RH0R */
#define IFX_DRE_CANRXR0_C12_RH0R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR0_Bits.C12_RH0R */
#define IFX_DRE_CANRXR0_C12_RH0R_OFF (24u)

/** \brief Length for Ifx_DRE_CANRXR0_Bits.C12_RH1R */
#define IFX_DRE_CANRXR0_C12_RH1R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR0_Bits.C12_RH1R */
#define IFX_DRE_CANRXR0_C12_RH1R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR0_Bits.C12_RH1R */
#define IFX_DRE_CANRXR0_C12_RH1R_OFF (25u)

/** \brief Length for Ifx_DRE_CANRXR0_Bits.C13_RH0R */
#define IFX_DRE_CANRXR0_C13_RH0R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR0_Bits.C13_RH0R */
#define IFX_DRE_CANRXR0_C13_RH0R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR0_Bits.C13_RH0R */
#define IFX_DRE_CANRXR0_C13_RH0R_OFF (26u)

/** \brief Length for Ifx_DRE_CANRXR0_Bits.C13_RH1R */
#define IFX_DRE_CANRXR0_C13_RH1R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR0_Bits.C13_RH1R */
#define IFX_DRE_CANRXR0_C13_RH1R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR0_Bits.C13_RH1R */
#define IFX_DRE_CANRXR0_C13_RH1R_OFF (27u)

/** \brief Length for Ifx_DRE_CANRXR0_Bits.C14_RH0R */
#define IFX_DRE_CANRXR0_C14_RH0R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR0_Bits.C14_RH0R */
#define IFX_DRE_CANRXR0_C14_RH0R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR0_Bits.C14_RH0R */
#define IFX_DRE_CANRXR0_C14_RH0R_OFF (28u)

/** \brief Length for Ifx_DRE_CANRXR0_Bits.C14_RH1R */
#define IFX_DRE_CANRXR0_C14_RH1R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR0_Bits.C14_RH1R */
#define IFX_DRE_CANRXR0_C14_RH1R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR0_Bits.C14_RH1R */
#define IFX_DRE_CANRXR0_C14_RH1R_OFF (29u)

/** \brief Length for Ifx_DRE_CANRXR0_Bits.C15_RH0R */
#define IFX_DRE_CANRXR0_C15_RH0R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR0_Bits.C15_RH0R */
#define IFX_DRE_CANRXR0_C15_RH0R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR0_Bits.C15_RH0R */
#define IFX_DRE_CANRXR0_C15_RH0R_OFF (30u)

/** \brief Length for Ifx_DRE_CANRXR0_Bits.C15_RH1R */
#define IFX_DRE_CANRXR0_C15_RH1R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR0_Bits.C15_RH1R */
#define IFX_DRE_CANRXR0_C15_RH1R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR0_Bits.C15_RH1R */
#define IFX_DRE_CANRXR0_C15_RH1R_OFF (31u)

/** \brief Length for Ifx_DRE_CANRXR1_Bits.C16_RH0R */
#define IFX_DRE_CANRXR1_C16_RH0R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR1_Bits.C16_RH0R */
#define IFX_DRE_CANRXR1_C16_RH0R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR1_Bits.C16_RH0R */
#define IFX_DRE_CANRXR1_C16_RH0R_OFF (0u)

/** \brief Length for Ifx_DRE_CANRXR1_Bits.C16_RH1R */
#define IFX_DRE_CANRXR1_C16_RH1R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR1_Bits.C16_RH1R */
#define IFX_DRE_CANRXR1_C16_RH1R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR1_Bits.C16_RH1R */
#define IFX_DRE_CANRXR1_C16_RH1R_OFF (1u)

/** \brief Length for Ifx_DRE_CANRXR1_Bits.C17_RH0R */
#define IFX_DRE_CANRXR1_C17_RH0R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR1_Bits.C17_RH0R */
#define IFX_DRE_CANRXR1_C17_RH0R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR1_Bits.C17_RH0R */
#define IFX_DRE_CANRXR1_C17_RH0R_OFF (2u)

/** \brief Length for Ifx_DRE_CANRXR1_Bits.C17_RH1R */
#define IFX_DRE_CANRXR1_C17_RH1R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR1_Bits.C17_RH1R */
#define IFX_DRE_CANRXR1_C17_RH1R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR1_Bits.C17_RH1R */
#define IFX_DRE_CANRXR1_C17_RH1R_OFF (3u)

/** \brief Length for Ifx_DRE_CANRXR1_Bits.C18_RH0R */
#define IFX_DRE_CANRXR1_C18_RH0R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR1_Bits.C18_RH0R */
#define IFX_DRE_CANRXR1_C18_RH0R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR1_Bits.C18_RH0R */
#define IFX_DRE_CANRXR1_C18_RH0R_OFF (4u)

/** \brief Length for Ifx_DRE_CANRXR1_Bits.C18_RH1R */
#define IFX_DRE_CANRXR1_C18_RH1R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR1_Bits.C18_RH1R */
#define IFX_DRE_CANRXR1_C18_RH1R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR1_Bits.C18_RH1R */
#define IFX_DRE_CANRXR1_C18_RH1R_OFF (5u)

/** \brief Length for Ifx_DRE_CANRXR1_Bits.C19_RH0R */
#define IFX_DRE_CANRXR1_C19_RH0R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR1_Bits.C19_RH0R */
#define IFX_DRE_CANRXR1_C19_RH0R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR1_Bits.C19_RH0R */
#define IFX_DRE_CANRXR1_C19_RH0R_OFF (6u)

/** \brief Length for Ifx_DRE_CANRXR1_Bits.C19_RH1R */
#define IFX_DRE_CANRXR1_C19_RH1R_LEN (1u)

/** \brief Mask for Ifx_DRE_CANRXR1_Bits.C19_RH1R */
#define IFX_DRE_CANRXR1_C19_RH1R_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANRXR1_Bits.C19_RH1R */
#define IFX_DRE_CANRXR1_C19_RH1R_OFF (7u)

/** \brief Length for Ifx_DRE_CANTXR_Bits.C0_THR */
#define IFX_DRE_CANTXR_C0_THR_LEN (1u)

/** \brief Mask for Ifx_DRE_CANTXR_Bits.C0_THR */
#define IFX_DRE_CANTXR_C0_THR_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANTXR_Bits.C0_THR */
#define IFX_DRE_CANTXR_C0_THR_OFF (0u)

/** \brief Length for Ifx_DRE_CANTXR_Bits.C1_THR */
#define IFX_DRE_CANTXR_C1_THR_LEN (1u)

/** \brief Mask for Ifx_DRE_CANTXR_Bits.C1_THR */
#define IFX_DRE_CANTXR_C1_THR_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANTXR_Bits.C1_THR */
#define IFX_DRE_CANTXR_C1_THR_OFF (1u)

/** \brief Length for Ifx_DRE_CANTXR_Bits.C2_THR */
#define IFX_DRE_CANTXR_C2_THR_LEN (1u)

/** \brief Mask for Ifx_DRE_CANTXR_Bits.C2_THR */
#define IFX_DRE_CANTXR_C2_THR_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANTXR_Bits.C2_THR */
#define IFX_DRE_CANTXR_C2_THR_OFF (2u)

/** \brief Length for Ifx_DRE_CANTXR_Bits.C3_THR */
#define IFX_DRE_CANTXR_C3_THR_LEN (1u)

/** \brief Mask for Ifx_DRE_CANTXR_Bits.C3_THR */
#define IFX_DRE_CANTXR_C3_THR_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANTXR_Bits.C3_THR */
#define IFX_DRE_CANTXR_C3_THR_OFF (3u)

/** \brief Length for Ifx_DRE_CANTXR_Bits.C4_THR */
#define IFX_DRE_CANTXR_C4_THR_LEN (1u)

/** \brief Mask for Ifx_DRE_CANTXR_Bits.C4_THR */
#define IFX_DRE_CANTXR_C4_THR_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANTXR_Bits.C4_THR */
#define IFX_DRE_CANTXR_C4_THR_OFF (4u)

/** \brief Length for Ifx_DRE_CANTXR_Bits.C5_THR */
#define IFX_DRE_CANTXR_C5_THR_LEN (1u)

/** \brief Mask for Ifx_DRE_CANTXR_Bits.C5_THR */
#define IFX_DRE_CANTXR_C5_THR_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANTXR_Bits.C5_THR */
#define IFX_DRE_CANTXR_C5_THR_OFF (5u)

/** \brief Length for Ifx_DRE_CANTXR_Bits.C6_THR */
#define IFX_DRE_CANTXR_C6_THR_LEN (1u)

/** \brief Mask for Ifx_DRE_CANTXR_Bits.C6_THR */
#define IFX_DRE_CANTXR_C6_THR_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANTXR_Bits.C6_THR */
#define IFX_DRE_CANTXR_C6_THR_OFF (6u)

/** \brief Length for Ifx_DRE_CANTXR_Bits.C7_THR */
#define IFX_DRE_CANTXR_C7_THR_LEN (1u)

/** \brief Mask for Ifx_DRE_CANTXR_Bits.C7_THR */
#define IFX_DRE_CANTXR_C7_THR_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANTXR_Bits.C7_THR */
#define IFX_DRE_CANTXR_C7_THR_OFF (7u)

/** \brief Length for Ifx_DRE_CANTXR_Bits.C8_THR */
#define IFX_DRE_CANTXR_C8_THR_LEN (1u)

/** \brief Mask for Ifx_DRE_CANTXR_Bits.C8_THR */
#define IFX_DRE_CANTXR_C8_THR_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANTXR_Bits.C8_THR */
#define IFX_DRE_CANTXR_C8_THR_OFF (8u)

/** \brief Length for Ifx_DRE_CANTXR_Bits.C9_THR */
#define IFX_DRE_CANTXR_C9_THR_LEN (1u)

/** \brief Mask for Ifx_DRE_CANTXR_Bits.C9_THR */
#define IFX_DRE_CANTXR_C9_THR_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANTXR_Bits.C9_THR */
#define IFX_DRE_CANTXR_C9_THR_OFF (9u)

/** \brief Length for Ifx_DRE_CANTXR_Bits.C10_THR */
#define IFX_DRE_CANTXR_C10_THR_LEN (1u)

/** \brief Mask for Ifx_DRE_CANTXR_Bits.C10_THR */
#define IFX_DRE_CANTXR_C10_THR_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANTXR_Bits.C10_THR */
#define IFX_DRE_CANTXR_C10_THR_OFF (10u)

/** \brief Length for Ifx_DRE_CANTXR_Bits.C11_THR */
#define IFX_DRE_CANTXR_C11_THR_LEN (1u)

/** \brief Mask for Ifx_DRE_CANTXR_Bits.C11_THR */
#define IFX_DRE_CANTXR_C11_THR_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANTXR_Bits.C11_THR */
#define IFX_DRE_CANTXR_C11_THR_OFF (11u)

/** \brief Length for Ifx_DRE_CANTXR_Bits.C12_THR */
#define IFX_DRE_CANTXR_C12_THR_LEN (1u)

/** \brief Mask for Ifx_DRE_CANTXR_Bits.C12_THR */
#define IFX_DRE_CANTXR_C12_THR_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANTXR_Bits.C12_THR */
#define IFX_DRE_CANTXR_C12_THR_OFF (12u)

/** \brief Length for Ifx_DRE_CANTXR_Bits.C13_THR */
#define IFX_DRE_CANTXR_C13_THR_LEN (1u)

/** \brief Mask for Ifx_DRE_CANTXR_Bits.C13_THR */
#define IFX_DRE_CANTXR_C13_THR_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANTXR_Bits.C13_THR */
#define IFX_DRE_CANTXR_C13_THR_OFF (13u)

/** \brief Length for Ifx_DRE_CANTXR_Bits.C14_THR */
#define IFX_DRE_CANTXR_C14_THR_LEN (1u)

/** \brief Mask for Ifx_DRE_CANTXR_Bits.C14_THR */
#define IFX_DRE_CANTXR_C14_THR_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANTXR_Bits.C14_THR */
#define IFX_DRE_CANTXR_C14_THR_OFF (14u)

/** \brief Length for Ifx_DRE_CANTXR_Bits.C15_THR */
#define IFX_DRE_CANTXR_C15_THR_LEN (1u)

/** \brief Mask for Ifx_DRE_CANTXR_Bits.C15_THR */
#define IFX_DRE_CANTXR_C15_THR_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANTXR_Bits.C15_THR */
#define IFX_DRE_CANTXR_C15_THR_OFF (15u)

/** \brief Length for Ifx_DRE_CANTXR_Bits.C16_THR */
#define IFX_DRE_CANTXR_C16_THR_LEN (1u)

/** \brief Mask for Ifx_DRE_CANTXR_Bits.C16_THR */
#define IFX_DRE_CANTXR_C16_THR_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANTXR_Bits.C16_THR */
#define IFX_DRE_CANTXR_C16_THR_OFF (16u)

/** \brief Length for Ifx_DRE_CANTXR_Bits.C17_THR */
#define IFX_DRE_CANTXR_C17_THR_LEN (1u)

/** \brief Mask for Ifx_DRE_CANTXR_Bits.C17_THR */
#define IFX_DRE_CANTXR_C17_THR_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANTXR_Bits.C17_THR */
#define IFX_DRE_CANTXR_C17_THR_OFF (17u)

/** \brief Length for Ifx_DRE_CANTXR_Bits.C18_THR */
#define IFX_DRE_CANTXR_C18_THR_LEN (1u)

/** \brief Mask for Ifx_DRE_CANTXR_Bits.C18_THR */
#define IFX_DRE_CANTXR_C18_THR_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANTXR_Bits.C18_THR */
#define IFX_DRE_CANTXR_C18_THR_OFF (18u)

/** \brief Length for Ifx_DRE_CANTXR_Bits.C19_THR */
#define IFX_DRE_CANTXR_C19_THR_LEN (1u)

/** \brief Mask for Ifx_DRE_CANTXR_Bits.C19_THR */
#define IFX_DRE_CANTXR_C19_THR_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CANTXR_Bits.C19_THR */
#define IFX_DRE_CANTXR_C19_THR_OFF (19u)

/** \brief Length for Ifx_DRE_DMEM_SA_Bits.ADR */
#define IFX_DRE_DMEM_SA_ADR_LEN (32u)

/** \brief Mask for Ifx_DRE_DMEM_SA_Bits.ADR */
#define IFX_DRE_DMEM_SA_ADR_MSK (0xffffffffu)

/** \brief Offset for Ifx_DRE_DMEM_SA_Bits.ADR */
#define IFX_DRE_DMEM_SA_ADR_OFF (0u)

/** \brief Length for Ifx_DRE_DMEM_CONFIG_Bits.EN */
#define IFX_DRE_DMEM_CONFIG_EN_LEN (1u)

/** \brief Mask for Ifx_DRE_DMEM_CONFIG_Bits.EN */
#define IFX_DRE_DMEM_CONFIG_EN_MSK (0x1u)

/** \brief Offset for Ifx_DRE_DMEM_CONFIG_Bits.EN */
#define IFX_DRE_DMEM_CONFIG_EN_OFF (0u)

/** \brief Length for Ifx_DRE_DMEM_CONFIG_Bits.AST */
#define IFX_DRE_DMEM_CONFIG_AST_LEN (1u)

/** \brief Mask for Ifx_DRE_DMEM_CONFIG_Bits.AST */
#define IFX_DRE_DMEM_CONFIG_AST_MSK (0x1u)

/** \brief Offset for Ifx_DRE_DMEM_CONFIG_Bits.AST */
#define IFX_DRE_DMEM_CONFIG_AST_OFF (2u)

/** \brief Length for Ifx_DRE_DMEM_CONFIG_Bits.ATH */
#define IFX_DRE_DMEM_CONFIG_ATH_LEN (1u)

/** \brief Mask for Ifx_DRE_DMEM_CONFIG_Bits.ATH */
#define IFX_DRE_DMEM_CONFIG_ATH_MSK (0x1u)

/** \brief Offset for Ifx_DRE_DMEM_CONFIG_Bits.ATH */
#define IFX_DRE_DMEM_CONFIG_ATH_OFF (3u)

/** \brief Length for Ifx_DRE_DMEM_CONFIG_Bits.INP */
#define IFX_DRE_DMEM_CONFIG_INP_LEN (4u)

/** \brief Mask for Ifx_DRE_DMEM_CONFIG_Bits.INP */
#define IFX_DRE_DMEM_CONFIG_INP_MSK (0xfu)

/** \brief Offset for Ifx_DRE_DMEM_CONFIG_Bits.INP */
#define IFX_DRE_DMEM_CONFIG_INP_OFF (4u)

/** \brief Length for Ifx_DRE_DMEM_CONFIG_Bits.OA */
#define IFX_DRE_DMEM_CONFIG_OA_LEN (8u)

/** \brief Mask for Ifx_DRE_DMEM_CONFIG_Bits.OA */
#define IFX_DRE_DMEM_CONFIG_OA_MSK (0xffu)

/** \brief Offset for Ifx_DRE_DMEM_CONFIG_Bits.OA */
#define IFX_DRE_DMEM_CONFIG_OA_OFF (8u)

/** \brief Length for Ifx_DRE_DMEM_CONFIG_Bits.WML */
#define IFX_DRE_DMEM_CONFIG_WML_LEN (8u)

/** \brief Mask for Ifx_DRE_DMEM_CONFIG_Bits.WML */
#define IFX_DRE_DMEM_CONFIG_WML_MSK (0xffu)

/** \brief Offset for Ifx_DRE_DMEM_CONFIG_Bits.WML */
#define IFX_DRE_DMEM_CONFIG_WML_OFF (16u)

/** \brief Length for Ifx_DRE_DMEM_CONFIG_Bits.WAL */
#define IFX_DRE_DMEM_CONFIG_WAL_LEN (8u)

/** \brief Mask for Ifx_DRE_DMEM_CONFIG_Bits.WAL */
#define IFX_DRE_DMEM_CONFIG_WAL_MSK (0xffu)

/** \brief Offset for Ifx_DRE_DMEM_CONFIG_Bits.WAL */
#define IFX_DRE_DMEM_CONFIG_WAL_OFF (24u)

/** \brief Length for Ifx_DRE_DMEM_STATUS_Bits.NM */
#define IFX_DRE_DMEM_STATUS_NM_LEN (1u)

/** \brief Mask for Ifx_DRE_DMEM_STATUS_Bits.NM */
#define IFX_DRE_DMEM_STATUS_NM_MSK (0x1u)

/** \brief Offset for Ifx_DRE_DMEM_STATUS_Bits.NM */
#define IFX_DRE_DMEM_STATUS_NM_OFF (0u)

/** \brief Length for Ifx_DRE_DMEM_STATUS_Bits.SID */
#define IFX_DRE_DMEM_STATUS_SID_LEN (6u)

/** \brief Mask for Ifx_DRE_DMEM_STATUS_Bits.SID */
#define IFX_DRE_DMEM_STATUS_SID_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_DMEM_STATUS_Bits.SID */
#define IFX_DRE_DMEM_STATUS_SID_OFF (1u)

/** \brief Length for Ifx_DRE_DMEM_STATUS_Bits.BC */
#define IFX_DRE_DMEM_STATUS_BC_LEN (8u)

/** \brief Mask for Ifx_DRE_DMEM_STATUS_Bits.BC */
#define IFX_DRE_DMEM_STATUS_BC_MSK (0xffu)

/** \brief Offset for Ifx_DRE_DMEM_STATUS_Bits.BC */
#define IFX_DRE_DMEM_STATUS_BC_OFF (8u)

/** \brief Length for Ifx_DRE_DMEM_STATUS_Bits.WMF */
#define IFX_DRE_DMEM_STATUS_WMF_LEN (1u)

/** \brief Mask for Ifx_DRE_DMEM_STATUS_Bits.WMF */
#define IFX_DRE_DMEM_STATUS_WMF_MSK (0x1u)

/** \brief Offset for Ifx_DRE_DMEM_STATUS_Bits.WMF */
#define IFX_DRE_DMEM_STATUS_WMF_OFF (16u)

/** \brief Length for Ifx_DRE_DMEM_STATUS_Bits.WAF */
#define IFX_DRE_DMEM_STATUS_WAF_LEN (1u)

/** \brief Mask for Ifx_DRE_DMEM_STATUS_Bits.WAF */
#define IFX_DRE_DMEM_STATUS_WAF_MSK (0x1u)

/** \brief Offset for Ifx_DRE_DMEM_STATUS_Bits.WAF */
#define IFX_DRE_DMEM_STATUS_WAF_OFF (17u)

/** \brief Length for Ifx_DRE_DMEM_STATUS_Bits.MC */
#define IFX_DRE_DMEM_STATUS_MC_LEN (12u)

/** \brief Mask for Ifx_DRE_DMEM_STATUS_Bits.MC */
#define IFX_DRE_DMEM_STATUS_MC_MSK (0xfffu)

/** \brief Offset for Ifx_DRE_DMEM_STATUS_Bits.MC */
#define IFX_DRE_DMEM_STATUS_MC_OFF (20u)

/** \brief Length for Ifx_DRE_DMEM_RP_Bits.RPI */
#define IFX_DRE_DMEM_RP_RPI_LEN (3u)

/** \brief Mask for Ifx_DRE_DMEM_RP_Bits.RPI */
#define IFX_DRE_DMEM_RP_RPI_MSK (0x7u)

/** \brief Offset for Ifx_DRE_DMEM_RP_Bits.RPI */
#define IFX_DRE_DMEM_RP_RPI_OFF (0u)

/** \brief Length for Ifx_DRE_ME_SRCA_Bits.ADR */
#define IFX_DRE_ME_SRCA_ADR_LEN (32u)

/** \brief Mask for Ifx_DRE_ME_SRCA_Bits.ADR */
#define IFX_DRE_ME_SRCA_ADR_MSK (0xffffffffu)

/** \brief Offset for Ifx_DRE_ME_SRCA_Bits.ADR */
#define IFX_DRE_ME_SRCA_ADR_OFF (0u)

/** \brief Length for Ifx_DRE_ME_DESTA_Bits.ADR */
#define IFX_DRE_ME_DESTA_ADR_LEN (32u)

/** \brief Mask for Ifx_DRE_ME_DESTA_Bits.ADR */
#define IFX_DRE_ME_DESTA_ADR_MSK (0xffffffffu)

/** \brief Offset for Ifx_DRE_ME_DESTA_Bits.ADR */
#define IFX_DRE_ME_DESTA_ADR_OFF (0u)

/** \brief Length for Ifx_DRE_ME_STATE_Bits.SPBR */
#define IFX_DRE_ME_STATE_SPBR_LEN (1u)

/** \brief Mask for Ifx_DRE_ME_STATE_Bits.SPBR */
#define IFX_DRE_ME_STATE_SPBR_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ME_STATE_Bits.SPBR */
#define IFX_DRE_ME_STATE_SPBR_OFF (0u)

/** \brief Length for Ifx_DRE_ME_STATE_Bits.SPBW */
#define IFX_DRE_ME_STATE_SPBW_LEN (1u)

/** \brief Mask for Ifx_DRE_ME_STATE_Bits.SPBW */
#define IFX_DRE_ME_STATE_SPBW_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ME_STATE_Bits.SPBW */
#define IFX_DRE_ME_STATE_SPBW_OFF (1u)

/** \brief Length for Ifx_DRE_ME_STATE_Bits.SRIR */
#define IFX_DRE_ME_STATE_SRIR_LEN (1u)

/** \brief Mask for Ifx_DRE_ME_STATE_Bits.SRIR */
#define IFX_DRE_ME_STATE_SRIR_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ME_STATE_Bits.SRIR */
#define IFX_DRE_ME_STATE_SRIR_OFF (2u)

/** \brief Length for Ifx_DRE_ME_STATE_Bits.SRIW */
#define IFX_DRE_ME_STATE_SRIW_LEN (1u)

/** \brief Mask for Ifx_DRE_ME_STATE_Bits.SRIW */
#define IFX_DRE_ME_STATE_SRIW_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ME_STATE_Bits.SRIW */
#define IFX_DRE_ME_STATE_SRIW_OFF (3u)

/** \brief Length for Ifx_DRE_ME_STATE_Bits.SID */
#define IFX_DRE_ME_STATE_SID_LEN (6u)

/** \brief Mask for Ifx_DRE_ME_STATE_Bits.SID */
#define IFX_DRE_ME_STATE_SID_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_ME_STATE_Bits.SID */
#define IFX_DRE_ME_STATE_SID_OFF (4u)

/** \brief Length for Ifx_DRE_ME_STATE_Bits.DID */
#define IFX_DRE_ME_STATE_DID_LEN (6u)

/** \brief Mask for Ifx_DRE_ME_STATE_Bits.DID */
#define IFX_DRE_ME_STATE_DID_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_ME_STATE_Bits.DID */
#define IFX_DRE_ME_STATE_DID_OFF (10u)

/** \brief Length for Ifx_DRE_ME_STATE_Bits.SPBBE */
#define IFX_DRE_ME_STATE_SPBBE_LEN (1u)

/** \brief Mask for Ifx_DRE_ME_STATE_Bits.SPBBE */
#define IFX_DRE_ME_STATE_SPBBE_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ME_STATE_Bits.SPBBE */
#define IFX_DRE_ME_STATE_SPBBE_OFF (16u)

/** \brief Length for Ifx_DRE_ME_STATE_Bits.SRIBE */
#define IFX_DRE_ME_STATE_SRIBE_LEN (1u)

/** \brief Mask for Ifx_DRE_ME_STATE_Bits.SRIBE */
#define IFX_DRE_ME_STATE_SRIBE_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ME_STATE_Bits.SRIBE */
#define IFX_DRE_ME_STATE_SRIBE_OFF (17u)

/** \brief Length for Ifx_DRE_ME_STATE_Bits.DBOE */
#define IFX_DRE_ME_STATE_DBOE_LEN (1u)

/** \brief Mask for Ifx_DRE_ME_STATE_Bits.DBOE */
#define IFX_DRE_ME_STATE_DBOE_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ME_STATE_Bits.DBOE */
#define IFX_DRE_ME_STATE_DBOE_OFF (18u)

/** \brief Length for Ifx_DRE_ME_STATE_Bits.IRDE */
#define IFX_DRE_ME_STATE_IRDE_LEN (1u)

/** \brief Mask for Ifx_DRE_ME_STATE_Bits.IRDE */
#define IFX_DRE_ME_STATE_IRDE_MSK (0x1u)

/** \brief Offset for Ifx_DRE_ME_STATE_Bits.IRDE */
#define IFX_DRE_ME_STATE_IRDE_OFF (19u)

/** \brief Length for Ifx_DRE_ME_STATE_Bits.LESID */
#define IFX_DRE_ME_STATE_LESID_LEN (6u)

/** \brief Mask for Ifx_DRE_ME_STATE_Bits.LESID */
#define IFX_DRE_ME_STATE_LESID_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_ME_STATE_Bits.LESID */
#define IFX_DRE_ME_STATE_LESID_OFF (20u)

/** \brief Length for Ifx_DRE_ME_STATE_Bits.LEDID */
#define IFX_DRE_ME_STATE_LEDID_LEN (6u)

/** \brief Mask for Ifx_DRE_ME_STATE_Bits.LEDID */
#define IFX_DRE_ME_STATE_LEDID_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_ME_STATE_Bits.LEDID */
#define IFX_DRE_ME_STATE_LEDID_OFF (26u)

/** \brief Length for Ifx_DRE_ME_LESRCA_Bits.ADR */
#define IFX_DRE_ME_LESRCA_ADR_LEN (32u)

/** \brief Mask for Ifx_DRE_ME_LESRCA_Bits.ADR */
#define IFX_DRE_ME_LESRCA_ADR_MSK (0xffffffffu)

/** \brief Offset for Ifx_DRE_ME_LESRCA_Bits.ADR */
#define IFX_DRE_ME_LESRCA_ADR_OFF (0u)

/** \brief Length for Ifx_DRE_ME_LEDESTA_Bits.ADR */
#define IFX_DRE_ME_LEDESTA_ADR_LEN (32u)

/** \brief Mask for Ifx_DRE_ME_LEDESTA_Bits.ADR */
#define IFX_DRE_ME_LEDESTA_ADR_MSK (0xffffffffu)

/** \brief Offset for Ifx_DRE_ME_LEDESTA_Bits.ADR */
#define IFX_DRE_ME_LEDESTA_ADR_OFF (0u)

/** \brief Length for Ifx_DRE_INTSIG_Bits.INT0 */
#define IFX_DRE_INTSIG_INT0_LEN (1u)

/** \brief Mask for Ifx_DRE_INTSIG_Bits.INT0 */
#define IFX_DRE_INTSIG_INT0_MSK (0x1u)

/** \brief Offset for Ifx_DRE_INTSIG_Bits.INT0 */
#define IFX_DRE_INTSIG_INT0_OFF (0u)

/** \brief Length for Ifx_DRE_INTSIG_Bits.INT1 */
#define IFX_DRE_INTSIG_INT1_LEN (1u)

/** \brief Mask for Ifx_DRE_INTSIG_Bits.INT1 */
#define IFX_DRE_INTSIG_INT1_MSK (0x1u)

/** \brief Offset for Ifx_DRE_INTSIG_Bits.INT1 */
#define IFX_DRE_INTSIG_INT1_OFF (1u)

/** \brief Length for Ifx_DRE_INTSIG_Bits.INT2 */
#define IFX_DRE_INTSIG_INT2_LEN (1u)

/** \brief Mask for Ifx_DRE_INTSIG_Bits.INT2 */
#define IFX_DRE_INTSIG_INT2_MSK (0x1u)

/** \brief Offset for Ifx_DRE_INTSIG_Bits.INT2 */
#define IFX_DRE_INTSIG_INT2_OFF (2u)

/** \brief Length for Ifx_DRE_INTSIG_Bits.INT3 */
#define IFX_DRE_INTSIG_INT3_LEN (1u)

/** \brief Mask for Ifx_DRE_INTSIG_Bits.INT3 */
#define IFX_DRE_INTSIG_INT3_MSK (0x1u)

/** \brief Offset for Ifx_DRE_INTSIG_Bits.INT3 */
#define IFX_DRE_INTSIG_INT3_OFF (3u)

/** \brief Length for Ifx_DRE_INTSIG_Bits.INT4 */
#define IFX_DRE_INTSIG_INT4_LEN (1u)

/** \brief Mask for Ifx_DRE_INTSIG_Bits.INT4 */
#define IFX_DRE_INTSIG_INT4_MSK (0x1u)

/** \brief Offset for Ifx_DRE_INTSIG_Bits.INT4 */
#define IFX_DRE_INTSIG_INT4_OFF (4u)

/** \brief Length for Ifx_DRE_INTSIG_Bits.INT5 */
#define IFX_DRE_INTSIG_INT5_LEN (1u)

/** \brief Mask for Ifx_DRE_INTSIG_Bits.INT5 */
#define IFX_DRE_INTSIG_INT5_MSK (0x1u)

/** \brief Offset for Ifx_DRE_INTSIG_Bits.INT5 */
#define IFX_DRE_INTSIG_INT5_OFF (5u)

/** \brief Length for Ifx_DRE_INTSIG_Bits.INT6 */
#define IFX_DRE_INTSIG_INT6_LEN (1u)

/** \brief Mask for Ifx_DRE_INTSIG_Bits.INT6 */
#define IFX_DRE_INTSIG_INT6_MSK (0x1u)

/** \brief Offset for Ifx_DRE_INTSIG_Bits.INT6 */
#define IFX_DRE_INTSIG_INT6_OFF (6u)

/** \brief Length for Ifx_DRE_INTSIG_Bits.INT7 */
#define IFX_DRE_INTSIG_INT7_LEN (1u)

/** \brief Mask for Ifx_DRE_INTSIG_Bits.INT7 */
#define IFX_DRE_INTSIG_INT7_MSK (0x1u)

/** \brief Offset for Ifx_DRE_INTSIG_Bits.INT7 */
#define IFX_DRE_INTSIG_INT7_OFF (7u)

/** \brief Length for Ifx_DRE_INTSIG_Bits.INT8 */
#define IFX_DRE_INTSIG_INT8_LEN (1u)

/** \brief Mask for Ifx_DRE_INTSIG_Bits.INT8 */
#define IFX_DRE_INTSIG_INT8_MSK (0x1u)

/** \brief Offset for Ifx_DRE_INTSIG_Bits.INT8 */
#define IFX_DRE_INTSIG_INT8_OFF (8u)

/** \brief Length for Ifx_DRE_INTSIG_Bits.INT9 */
#define IFX_DRE_INTSIG_INT9_LEN (1u)

/** \brief Mask for Ifx_DRE_INTSIG_Bits.INT9 */
#define IFX_DRE_INTSIG_INT9_MSK (0x1u)

/** \brief Offset for Ifx_DRE_INTSIG_Bits.INT9 */
#define IFX_DRE_INTSIG_INT9_OFF (9u)

/** \brief Length for Ifx_DRE_INTSIG_Bits.INT10 */
#define IFX_DRE_INTSIG_INT10_LEN (1u)

/** \brief Mask for Ifx_DRE_INTSIG_Bits.INT10 */
#define IFX_DRE_INTSIG_INT10_MSK (0x1u)

/** \brief Offset for Ifx_DRE_INTSIG_Bits.INT10 */
#define IFX_DRE_INTSIG_INT10_OFF (10u)

/** \brief Length for Ifx_DRE_INTSIG_Bits.INT11 */
#define IFX_DRE_INTSIG_INT11_LEN (1u)

/** \brief Mask for Ifx_DRE_INTSIG_Bits.INT11 */
#define IFX_DRE_INTSIG_INT11_MSK (0x1u)

/** \brief Offset for Ifx_DRE_INTSIG_Bits.INT11 */
#define IFX_DRE_INTSIG_INT11_OFF (11u)

/** \brief Length for Ifx_DRE_INTSIG_Bits.INT12 */
#define IFX_DRE_INTSIG_INT12_LEN (1u)

/** \brief Mask for Ifx_DRE_INTSIG_Bits.INT12 */
#define IFX_DRE_INTSIG_INT12_MSK (0x1u)

/** \brief Offset for Ifx_DRE_INTSIG_Bits.INT12 */
#define IFX_DRE_INTSIG_INT12_OFF (12u)

/** \brief Length for Ifx_DRE_INTSIG_Bits.INT13 */
#define IFX_DRE_INTSIG_INT13_LEN (1u)

/** \brief Mask for Ifx_DRE_INTSIG_Bits.INT13 */
#define IFX_DRE_INTSIG_INT13_MSK (0x1u)

/** \brief Offset for Ifx_DRE_INTSIG_Bits.INT13 */
#define IFX_DRE_INTSIG_INT13_OFF (13u)

/** \brief Length for Ifx_DRE_INTSIG_Bits.INT14 */
#define IFX_DRE_INTSIG_INT14_LEN (1u)

/** \brief Mask for Ifx_DRE_INTSIG_Bits.INT14 */
#define IFX_DRE_INTSIG_INT14_MSK (0x1u)

/** \brief Offset for Ifx_DRE_INTSIG_Bits.INT14 */
#define IFX_DRE_INTSIG_INT14_OFF (14u)

/** \brief Length for Ifx_DRE_INTSIG_Bits.INT15 */
#define IFX_DRE_INTSIG_INT15_LEN (1u)

/** \brief Mask for Ifx_DRE_INTSIG_Bits.INT15 */
#define IFX_DRE_INTSIG_INT15_MSK (0x1u)

/** \brief Offset for Ifx_DRE_INTSIG_Bits.INT15 */
#define IFX_DRE_INTSIG_INT15_OFF (15u)

/** \brief Length for Ifx_DRE_IE_Bits.IE0 */
#define IFX_DRE_IE_IE0_LEN (1u)

/** \brief Mask for Ifx_DRE_IE_Bits.IE0 */
#define IFX_DRE_IE_IE0_MSK (0x1u)

/** \brief Offset for Ifx_DRE_IE_Bits.IE0 */
#define IFX_DRE_IE_IE0_OFF (0u)

/** \brief Length for Ifx_DRE_IE_Bits.IE1 */
#define IFX_DRE_IE_IE1_LEN (1u)

/** \brief Mask for Ifx_DRE_IE_Bits.IE1 */
#define IFX_DRE_IE_IE1_MSK (0x1u)

/** \brief Offset for Ifx_DRE_IE_Bits.IE1 */
#define IFX_DRE_IE_IE1_OFF (1u)

/** \brief Length for Ifx_DRE_IE_Bits.IE2 */
#define IFX_DRE_IE_IE2_LEN (1u)

/** \brief Mask for Ifx_DRE_IE_Bits.IE2 */
#define IFX_DRE_IE_IE2_MSK (0x1u)

/** \brief Offset for Ifx_DRE_IE_Bits.IE2 */
#define IFX_DRE_IE_IE2_OFF (2u)

/** \brief Length for Ifx_DRE_IE_Bits.IE3 */
#define IFX_DRE_IE_IE3_LEN (1u)

/** \brief Mask for Ifx_DRE_IE_Bits.IE3 */
#define IFX_DRE_IE_IE3_MSK (0x1u)

/** \brief Offset for Ifx_DRE_IE_Bits.IE3 */
#define IFX_DRE_IE_IE3_OFF (3u)

/** \brief Length for Ifx_DRE_IE_Bits.IE4 */
#define IFX_DRE_IE_IE4_LEN (1u)

/** \brief Mask for Ifx_DRE_IE_Bits.IE4 */
#define IFX_DRE_IE_IE4_MSK (0x1u)

/** \brief Offset for Ifx_DRE_IE_Bits.IE4 */
#define IFX_DRE_IE_IE4_OFF (4u)

/** \brief Length for Ifx_DRE_IE_Bits.IE5 */
#define IFX_DRE_IE_IE5_LEN (1u)

/** \brief Mask for Ifx_DRE_IE_Bits.IE5 */
#define IFX_DRE_IE_IE5_MSK (0x1u)

/** \brief Offset for Ifx_DRE_IE_Bits.IE5 */
#define IFX_DRE_IE_IE5_OFF (5u)

/** \brief Length for Ifx_DRE_IE_Bits.IE6 */
#define IFX_DRE_IE_IE6_LEN (1u)

/** \brief Mask for Ifx_DRE_IE_Bits.IE6 */
#define IFX_DRE_IE_IE6_MSK (0x1u)

/** \brief Offset for Ifx_DRE_IE_Bits.IE6 */
#define IFX_DRE_IE_IE6_OFF (6u)

/** \brief Length for Ifx_DRE_IE_Bits.IE7 */
#define IFX_DRE_IE_IE7_LEN (1u)

/** \brief Mask for Ifx_DRE_IE_Bits.IE7 */
#define IFX_DRE_IE_IE7_MSK (0x1u)

/** \brief Offset for Ifx_DRE_IE_Bits.IE7 */
#define IFX_DRE_IE_IE7_OFF (7u)

/** \brief Length for Ifx_DRE_IE_Bits.IE8 */
#define IFX_DRE_IE_IE8_LEN (1u)

/** \brief Mask for Ifx_DRE_IE_Bits.IE8 */
#define IFX_DRE_IE_IE8_MSK (0x1u)

/** \brief Offset for Ifx_DRE_IE_Bits.IE8 */
#define IFX_DRE_IE_IE8_OFF (8u)

/** \brief Length for Ifx_DRE_IE_Bits.IE9 */
#define IFX_DRE_IE_IE9_LEN (1u)

/** \brief Mask for Ifx_DRE_IE_Bits.IE9 */
#define IFX_DRE_IE_IE9_MSK (0x1u)

/** \brief Offset for Ifx_DRE_IE_Bits.IE9 */
#define IFX_DRE_IE_IE9_OFF (9u)

/** \brief Length for Ifx_DRE_IE_Bits.IE10 */
#define IFX_DRE_IE_IE10_LEN (1u)

/** \brief Mask for Ifx_DRE_IE_Bits.IE10 */
#define IFX_DRE_IE_IE10_MSK (0x1u)

/** \brief Offset for Ifx_DRE_IE_Bits.IE10 */
#define IFX_DRE_IE_IE10_OFF (10u)

/** \brief Length for Ifx_DRE_IE_Bits.IE11 */
#define IFX_DRE_IE_IE11_LEN (1u)

/** \brief Mask for Ifx_DRE_IE_Bits.IE11 */
#define IFX_DRE_IE_IE11_MSK (0x1u)

/** \brief Offset for Ifx_DRE_IE_Bits.IE11 */
#define IFX_DRE_IE_IE11_OFF (11u)

/** \brief Length for Ifx_DRE_IE_Bits.IE12 */
#define IFX_DRE_IE_IE12_LEN (1u)

/** \brief Mask for Ifx_DRE_IE_Bits.IE12 */
#define IFX_DRE_IE_IE12_MSK (0x1u)

/** \brief Offset for Ifx_DRE_IE_Bits.IE12 */
#define IFX_DRE_IE_IE12_OFF (12u)

/** \brief Length for Ifx_DRE_IE_Bits.IE13 */
#define IFX_DRE_IE_IE13_LEN (1u)

/** \brief Mask for Ifx_DRE_IE_Bits.IE13 */
#define IFX_DRE_IE_IE13_MSK (0x1u)

/** \brief Offset for Ifx_DRE_IE_Bits.IE13 */
#define IFX_DRE_IE_IE13_OFF (13u)

/** \brief Length for Ifx_DRE_IE_Bits.IE14 */
#define IFX_DRE_IE_IE14_LEN (1u)

/** \brief Mask for Ifx_DRE_IE_Bits.IE14 */
#define IFX_DRE_IE_IE14_MSK (0x1u)

/** \brief Offset for Ifx_DRE_IE_Bits.IE14 */
#define IFX_DRE_IE_IE14_OFF (14u)

/** \brief Length for Ifx_DRE_IE_Bits.IE15 */
#define IFX_DRE_IE_IE15_LEN (1u)

/** \brief Mask for Ifx_DRE_IE_Bits.IE15 */
#define IFX_DRE_IE_IE15_MSK (0x1u)

/** \brief Offset for Ifx_DRE_IE_Bits.IE15 */
#define IFX_DRE_IE_IE15_OFF (15u)

/** \brief Length for Ifx_DRE_CIBUF_RHEAD_Bits.SCBID */
#define IFX_DRE_CIBUF_RHEAD_SCBID_LEN (6u)

/** \brief Mask for Ifx_DRE_CIBUF_RHEAD_Bits.SCBID */
#define IFX_DRE_CIBUF_RHEAD_SCBID_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_CIBUF_RHEAD_Bits.SCBID */
#define IFX_DRE_CIBUF_RHEAD_SCBID_OFF (2u)

/** \brief Length for Ifx_DRE_CIBUF_RHEAD_Bits.ETHD0 */
#define IFX_DRE_CIBUF_RHEAD_ETHD0_LEN (6u)

/** \brief Mask for Ifx_DRE_CIBUF_RHEAD_Bits.ETHD0 */
#define IFX_DRE_CIBUF_RHEAD_ETHD0_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_CIBUF_RHEAD_Bits.ETHD0 */
#define IFX_DRE_CIBUF_RHEAD_ETHD0_OFF (8u)

/** \brief Length for Ifx_DRE_CIBUF_RHEAD_Bits.ETHD1 */
#define IFX_DRE_CIBUF_RHEAD_ETHD1_LEN (6u)

/** \brief Mask for Ifx_DRE_CIBUF_RHEAD_Bits.ETHD1 */
#define IFX_DRE_CIBUF_RHEAD_ETHD1_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_CIBUF_RHEAD_Bits.ETHD1 */
#define IFX_DRE_CIBUF_RHEAD_ETHD1_OFF (14u)

/** \brief Length for Ifx_DRE_CIBUF_R0_Bits.ID */
#define IFX_DRE_CIBUF_R0_ID_LEN (29u)

/** \brief Mask for Ifx_DRE_CIBUF_R0_Bits.ID */
#define IFX_DRE_CIBUF_R0_ID_MSK (0x1fffffffu)

/** \brief Offset for Ifx_DRE_CIBUF_R0_Bits.ID */
#define IFX_DRE_CIBUF_R0_ID_OFF (0u)

/** \brief Length for Ifx_DRE_CIBUF_R0_Bits.RTR */
#define IFX_DRE_CIBUF_R0_RTR_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBUF_R0_Bits.RTR */
#define IFX_DRE_CIBUF_R0_RTR_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBUF_R0_Bits.RTR */
#define IFX_DRE_CIBUF_R0_RTR_OFF (29u)

/** \brief Length for Ifx_DRE_CIBUF_R0_Bits.XTD */
#define IFX_DRE_CIBUF_R0_XTD_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBUF_R0_Bits.XTD */
#define IFX_DRE_CIBUF_R0_XTD_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBUF_R0_Bits.XTD */
#define IFX_DRE_CIBUF_R0_XTD_OFF (30u)

/** \brief Length for Ifx_DRE_CIBUF_R0_Bits.ESI */
#define IFX_DRE_CIBUF_R0_ESI_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBUF_R0_Bits.ESI */
#define IFX_DRE_CIBUF_R0_ESI_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBUF_R0_Bits.ESI */
#define IFX_DRE_CIBUF_R0_ESI_OFF (31u)

/** \brief Length for Ifx_DRE_CIBUF_R1_Bits.DLC */
#define IFX_DRE_CIBUF_R1_DLC_LEN (4u)

/** \brief Mask for Ifx_DRE_CIBUF_R1_Bits.DLC */
#define IFX_DRE_CIBUF_R1_DLC_MSK (0xfu)

/** \brief Offset for Ifx_DRE_CIBUF_R1_Bits.DLC */
#define IFX_DRE_CIBUF_R1_DLC_OFF (16u)

/** \brief Length for Ifx_DRE_CIBUF_R1_Bits.BRS */
#define IFX_DRE_CIBUF_R1_BRS_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBUF_R1_Bits.BRS */
#define IFX_DRE_CIBUF_R1_BRS_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBUF_R1_Bits.BRS */
#define IFX_DRE_CIBUF_R1_BRS_OFF (20u)

/** \brief Length for Ifx_DRE_CIBUF_R1_Bits.FDF */
#define IFX_DRE_CIBUF_R1_FDF_LEN (1u)

/** \brief Mask for Ifx_DRE_CIBUF_R1_Bits.FDF */
#define IFX_DRE_CIBUF_R1_FDF_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CIBUF_R1_Bits.FDF */
#define IFX_DRE_CIBUF_R1_FDF_OFF (21u)

/** \brief Length for Ifx_DRE_CIBUF_DB_Bits.DB */
#define IFX_DRE_CIBUF_DB_DB_LEN (8u)

/** \brief Mask for Ifx_DRE_CIBUF_DB_Bits.DB */
#define IFX_DRE_CIBUF_DB_DB_MSK (0xffu)

/** \brief Offset for Ifx_DRE_CIBUF_DB_Bits.DB */
#define IFX_DRE_CIBUF_DB_DB_OFF (0u)

/** \brief Length for Ifx_DRE_COBUF_UCRH_Bits.MODE */
#define IFX_DRE_COBUF_UCRH_MODE_LEN (2u)

/** \brief Mask for Ifx_DRE_COBUF_UCRH_Bits.MODE */
#define IFX_DRE_COBUF_UCRH_MODE_MSK (0x3u)

/** \brief Offset for Ifx_DRE_COBUF_UCRH_Bits.MODE */
#define IFX_DRE_COBUF_UCRH_MODE_OFF (0u)

/** \brief Length for Ifx_DRE_COBUF_UCRH_Bits.SID */
#define IFX_DRE_COBUF_UCRH_SID_LEN (6u)

/** \brief Mask for Ifx_DRE_COBUF_UCRH_Bits.SID */
#define IFX_DRE_COBUF_UCRH_SID_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_COBUF_UCRH_Bits.SID */
#define IFX_DRE_COBUF_UCRH_SID_OFF (2u)

/** \brief Length for Ifx_DRE_COBUF_UCRH_Bits.DID */
#define IFX_DRE_COBUF_UCRH_DID_LEN (6u)

/** \brief Mask for Ifx_DRE_COBUF_UCRH_Bits.DID */
#define IFX_DRE_COBUF_UCRH_DID_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_COBUF_UCRH_Bits.DID */
#define IFX_DRE_COBUF_UCRH_DID_OFF (8u)

/** \brief Length for Ifx_DRE_COBUF_MCRH_Bits.MODE */
#define IFX_DRE_COBUF_MCRH_MODE_LEN (2u)

/** \brief Mask for Ifx_DRE_COBUF_MCRH_Bits.MODE */
#define IFX_DRE_COBUF_MCRH_MODE_MSK (0x3u)

/** \brief Offset for Ifx_DRE_COBUF_MCRH_Bits.MODE */
#define IFX_DRE_COBUF_MCRH_MODE_OFF (0u)

/** \brief Length for Ifx_DRE_COBUF_MCRH_Bits.SID */
#define IFX_DRE_COBUF_MCRH_SID_LEN (6u)

/** \brief Mask for Ifx_DRE_COBUF_MCRH_Bits.SID */
#define IFX_DRE_COBUF_MCRH_SID_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_COBUF_MCRH_Bits.SID */
#define IFX_DRE_COBUF_MCRH_SID_OFF (2u)

/** \brief Length for Ifx_DRE_COBUF_MCRH_Bits.DID0 */
#define IFX_DRE_COBUF_MCRH_DID0_LEN (6u)

/** \brief Mask for Ifx_DRE_COBUF_MCRH_Bits.DID0 */
#define IFX_DRE_COBUF_MCRH_DID0_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_COBUF_MCRH_Bits.DID0 */
#define IFX_DRE_COBUF_MCRH_DID0_OFF (8u)

/** \brief Length for Ifx_DRE_COBUF_MCRH_Bits.DID1 */
#define IFX_DRE_COBUF_MCRH_DID1_LEN (6u)

/** \brief Mask for Ifx_DRE_COBUF_MCRH_Bits.DID1 */
#define IFX_DRE_COBUF_MCRH_DID1_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_COBUF_MCRH_Bits.DID1 */
#define IFX_DRE_COBUF_MCRH_DID1_OFF (14u)

/** \brief Length for Ifx_DRE_COBUF_MCRH_Bits.DID2 */
#define IFX_DRE_COBUF_MCRH_DID2_LEN (6u)

/** \brief Mask for Ifx_DRE_COBUF_MCRH_Bits.DID2 */
#define IFX_DRE_COBUF_MCRH_DID2_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_COBUF_MCRH_Bits.DID2 */
#define IFX_DRE_COBUF_MCRH_DID2_OFF (20u)

/** \brief Length for Ifx_DRE_COBUF_MCRH_Bits.DID3 */
#define IFX_DRE_COBUF_MCRH_DID3_LEN (6u)

/** \brief Mask for Ifx_DRE_COBUF_MCRH_Bits.DID3 */
#define IFX_DRE_COBUF_MCRH_DID3_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_COBUF_MCRH_Bits.DID3 */
#define IFX_DRE_COBUF_MCRH_DID3_OFF (26u)

/** \brief Length for Ifx_DRE_COBUF_R0_Bits.ID */
#define IFX_DRE_COBUF_R0_ID_LEN (29u)

/** \brief Mask for Ifx_DRE_COBUF_R0_Bits.ID */
#define IFX_DRE_COBUF_R0_ID_MSK (0x1fffffffu)

/** \brief Offset for Ifx_DRE_COBUF_R0_Bits.ID */
#define IFX_DRE_COBUF_R0_ID_OFF (0u)

/** \brief Length for Ifx_DRE_COBUF_R0_Bits.RTR */
#define IFX_DRE_COBUF_R0_RTR_LEN (1u)

/** \brief Mask for Ifx_DRE_COBUF_R0_Bits.RTR */
#define IFX_DRE_COBUF_R0_RTR_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBUF_R0_Bits.RTR */
#define IFX_DRE_COBUF_R0_RTR_OFF (29u)

/** \brief Length for Ifx_DRE_COBUF_R0_Bits.XTD */
#define IFX_DRE_COBUF_R0_XTD_LEN (1u)

/** \brief Mask for Ifx_DRE_COBUF_R0_Bits.XTD */
#define IFX_DRE_COBUF_R0_XTD_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBUF_R0_Bits.XTD */
#define IFX_DRE_COBUF_R0_XTD_OFF (30u)

/** \brief Length for Ifx_DRE_COBUF_R0_Bits.ESI */
#define IFX_DRE_COBUF_R0_ESI_LEN (1u)

/** \brief Mask for Ifx_DRE_COBUF_R0_Bits.ESI */
#define IFX_DRE_COBUF_R0_ESI_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBUF_R0_Bits.ESI */
#define IFX_DRE_COBUF_R0_ESI_OFF (31u)

/** \brief Length for Ifx_DRE_COBUF_R1_Bits.DLC */
#define IFX_DRE_COBUF_R1_DLC_LEN (4u)

/** \brief Mask for Ifx_DRE_COBUF_R1_Bits.DLC */
#define IFX_DRE_COBUF_R1_DLC_MSK (0xfu)

/** \brief Offset for Ifx_DRE_COBUF_R1_Bits.DLC */
#define IFX_DRE_COBUF_R1_DLC_OFF (16u)

/** \brief Length for Ifx_DRE_COBUF_R1_Bits.BRS */
#define IFX_DRE_COBUF_R1_BRS_LEN (1u)

/** \brief Mask for Ifx_DRE_COBUF_R1_Bits.BRS */
#define IFX_DRE_COBUF_R1_BRS_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBUF_R1_Bits.BRS */
#define IFX_DRE_COBUF_R1_BRS_OFF (20u)

/** \brief Length for Ifx_DRE_COBUF_R1_Bits.FDF */
#define IFX_DRE_COBUF_R1_FDF_LEN (1u)

/** \brief Mask for Ifx_DRE_COBUF_R1_Bits.FDF */
#define IFX_DRE_COBUF_R1_FDF_MSK (0x1u)

/** \brief Offset for Ifx_DRE_COBUF_R1_Bits.FDF */
#define IFX_DRE_COBUF_R1_FDF_OFF (21u)

/** \brief Length for Ifx_DRE_COBUF_DB_Bits.DB */
#define IFX_DRE_COBUF_DB_DB_LEN (8u)

/** \brief Mask for Ifx_DRE_COBUF_DB_Bits.DB */
#define IFX_DRE_COBUF_DB_DB_MSK (0xffu)

/** \brief Offset for Ifx_DRE_COBUF_DB_Bits.DB */
#define IFX_DRE_COBUF_DB_DB_OFF (0u)

/** \brief Length for Ifx_DRE_RT_RE_CIDFC_Bits.CANID1 */
#define IFX_DRE_RT_RE_CIDFC_CANID1_LEN (13u)

/** \brief Mask for Ifx_DRE_RT_RE_CIDFC_Bits.CANID1 */
#define IFX_DRE_RT_RE_CIDFC_CANID1_MSK (0x1fffu)

/** \brief Offset for Ifx_DRE_RT_RE_CIDFC_Bits.CANID1 */
#define IFX_DRE_RT_RE_CIDFC_CANID1_OFF (0u)

/** \brief Length for Ifx_DRE_RT_RE_CIDFC_Bits.IDS */
#define IFX_DRE_RT_RE_CIDFC_IDS_LEN (3u)

/** \brief Mask for Ifx_DRE_RT_RE_CIDFC_Bits.IDS */
#define IFX_DRE_RT_RE_CIDFC_IDS_MSK (0x7u)

/** \brief Offset for Ifx_DRE_RT_RE_CIDFC_Bits.IDS */
#define IFX_DRE_RT_RE_CIDFC_IDS_OFF (13u)

/** \brief Length for Ifx_DRE_RT_RE_CIDFC_Bits.CANID2 */
#define IFX_DRE_RT_RE_CIDFC_CANID2_LEN (13u)

/** \brief Mask for Ifx_DRE_RT_RE_CIDFC_Bits.CANID2 */
#define IFX_DRE_RT_RE_CIDFC_CANID2_MSK (0x1fffu)

/** \brief Offset for Ifx_DRE_RT_RE_CIDFC_Bits.CANID2 */
#define IFX_DRE_RT_RE_CIDFC_CANID2_OFF (16u)

/** \brief Length for Ifx_DRE_RT_RE_CIDFC_Bits.MODE */
#define IFX_DRE_RT_RE_CIDFC_MODE_LEN (2u)

/** \brief Mask for Ifx_DRE_RT_RE_CIDFC_Bits.MODE */
#define IFX_DRE_RT_RE_CIDFC_MODE_MSK (0x3u)

/** \brief Offset for Ifx_DRE_RT_RE_CIDFC_Bits.MODE */
#define IFX_DRE_RT_RE_CIDFC_MODE_OFF (29u)

/** \brief Length for Ifx_DRE_RT_RE_UCR_Bits.MODE */
#define IFX_DRE_RT_RE_UCR_MODE_LEN (2u)

/** \brief Mask for Ifx_DRE_RT_RE_UCR_Bits.MODE */
#define IFX_DRE_RT_RE_UCR_MODE_MSK (0x3u)

/** \brief Offset for Ifx_DRE_RT_RE_UCR_Bits.MODE */
#define IFX_DRE_RT_RE_UCR_MODE_OFF (0u)

/** \brief Length for Ifx_DRE_RT_RE_UCR_Bits.SID */
#define IFX_DRE_RT_RE_UCR_SID_LEN (6u)

/** \brief Mask for Ifx_DRE_RT_RE_UCR_Bits.SID */
#define IFX_DRE_RT_RE_UCR_SID_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_RT_RE_UCR_Bits.SID */
#define IFX_DRE_RT_RE_UCR_SID_OFF (2u)

/** \brief Length for Ifx_DRE_RT_RE_UCR_Bits.DID */
#define IFX_DRE_RT_RE_UCR_DID_LEN (6u)

/** \brief Mask for Ifx_DRE_RT_RE_UCR_Bits.DID */
#define IFX_DRE_RT_RE_UCR_DID_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_RT_RE_UCR_Bits.DID */
#define IFX_DRE_RT_RE_UCR_DID_OFF (8u)

/** \brief Length for Ifx_DRE_RT_RE_MCR_Bits.MODE */
#define IFX_DRE_RT_RE_MCR_MODE_LEN (2u)

/** \brief Mask for Ifx_DRE_RT_RE_MCR_Bits.MODE */
#define IFX_DRE_RT_RE_MCR_MODE_MSK (0x3u)

/** \brief Offset for Ifx_DRE_RT_RE_MCR_Bits.MODE */
#define IFX_DRE_RT_RE_MCR_MODE_OFF (0u)

/** \brief Length for Ifx_DRE_RT_RE_MCR_Bits.SID */
#define IFX_DRE_RT_RE_MCR_SID_LEN (6u)

/** \brief Mask for Ifx_DRE_RT_RE_MCR_Bits.SID */
#define IFX_DRE_RT_RE_MCR_SID_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_RT_RE_MCR_Bits.SID */
#define IFX_DRE_RT_RE_MCR_SID_OFF (2u)

/** \brief Length for Ifx_DRE_RT_RE_MCR_Bits.DID0 */
#define IFX_DRE_RT_RE_MCR_DID0_LEN (6u)

/** \brief Mask for Ifx_DRE_RT_RE_MCR_Bits.DID0 */
#define IFX_DRE_RT_RE_MCR_DID0_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_RT_RE_MCR_Bits.DID0 */
#define IFX_DRE_RT_RE_MCR_DID0_OFF (8u)

/** \brief Length for Ifx_DRE_RT_RE_MCR_Bits.DID1 */
#define IFX_DRE_RT_RE_MCR_DID1_LEN (6u)

/** \brief Mask for Ifx_DRE_RT_RE_MCR_Bits.DID1 */
#define IFX_DRE_RT_RE_MCR_DID1_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_RT_RE_MCR_Bits.DID1 */
#define IFX_DRE_RT_RE_MCR_DID1_OFF (14u)

/** \brief Length for Ifx_DRE_RT_RE_MCR_Bits.DID2 */
#define IFX_DRE_RT_RE_MCR_DID2_LEN (6u)

/** \brief Mask for Ifx_DRE_RT_RE_MCR_Bits.DID2 */
#define IFX_DRE_RT_RE_MCR_DID2_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_RT_RE_MCR_Bits.DID2 */
#define IFX_DRE_RT_RE_MCR_DID2_OFF (20u)

/** \brief Length for Ifx_DRE_RT_RE_MCR_Bits.DID3 */
#define IFX_DRE_RT_RE_MCR_DID3_LEN (6u)

/** \brief Mask for Ifx_DRE_RT_RE_MCR_Bits.DID3 */
#define IFX_DRE_RT_RE_MCR_DID3_MSK (0x3fu)

/** \brief Offset for Ifx_DRE_RT_RE_MCR_Bits.DID3 */
#define IFX_DRE_RT_RE_MCR_DID3_OFF (26u)

/** \brief Length for Ifx_DRE_CAD_CAN_CRESA_Bits.ADR */
#define IFX_DRE_CAD_CAN_CRESA_ADR_LEN (32u)

/** \brief Mask for Ifx_DRE_CAD_CAN_CRESA_Bits.ADR */
#define IFX_DRE_CAD_CAN_CRESA_ADR_MSK (0xffffffffu)

/** \brief Offset for Ifx_DRE_CAD_CAN_CRESA_Bits.ADR */
#define IFX_DRE_CAD_CAN_CRESA_ADR_OFF (0u)

/** \brief Length for Ifx_DRE_CAD_CAN_LC_Bits.RH0LM */
#define IFX_DRE_CAD_CAN_LC_RH0LM_LEN (1u)

/** \brief Mask for Ifx_DRE_CAD_CAN_LC_Bits.RH0LM */
#define IFX_DRE_CAD_CAN_LC_RH0LM_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CAD_CAN_LC_Bits.RH0LM */
#define IFX_DRE_CAD_CAN_LC_RH0LM_OFF (0u)

/** \brief Length for Ifx_DRE_CAD_CAN_LC_Bits.RH0S */
#define IFX_DRE_CAD_CAN_LC_RH0S_LEN (5u)

/** \brief Mask for Ifx_DRE_CAD_CAN_LC_Bits.RH0S */
#define IFX_DRE_CAD_CAN_LC_RH0S_MSK (0x1fu)

/** \brief Offset for Ifx_DRE_CAD_CAN_LC_Bits.RH0S */
#define IFX_DRE_CAD_CAN_LC_RH0S_OFF (1u)

/** \brief Length for Ifx_DRE_CAD_CAN_LC_Bits.RH1LM */
#define IFX_DRE_CAD_CAN_LC_RH1LM_LEN (1u)

/** \brief Mask for Ifx_DRE_CAD_CAN_LC_Bits.RH1LM */
#define IFX_DRE_CAD_CAN_LC_RH1LM_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CAD_CAN_LC_Bits.RH1LM */
#define IFX_DRE_CAD_CAN_LC_RH1LM_OFF (8u)

/** \brief Length for Ifx_DRE_CAD_CAN_LC_Bits.RH1S */
#define IFX_DRE_CAD_CAN_LC_RH1S_LEN (5u)

/** \brief Mask for Ifx_DRE_CAD_CAN_LC_Bits.RH1S */
#define IFX_DRE_CAD_CAN_LC_RH1S_MSK (0x1fu)

/** \brief Offset for Ifx_DRE_CAD_CAN_LC_Bits.RH1S */
#define IFX_DRE_CAD_CAN_LC_RH1S_OFF (9u)

/** \brief Length for Ifx_DRE_CAD_CAN_LC_Bits.THLM */
#define IFX_DRE_CAD_CAN_LC_THLM_LEN (1u)

/** \brief Mask for Ifx_DRE_CAD_CAN_LC_Bits.THLM */
#define IFX_DRE_CAD_CAN_LC_THLM_MSK (0x1u)

/** \brief Offset for Ifx_DRE_CAD_CAN_LC_Bits.THLM */
#define IFX_DRE_CAD_CAN_LC_THLM_OFF (16u)

/** \brief Length for Ifx_DRE_CAD_CAN_LC_Bits.THS */
#define IFX_DRE_CAD_CAN_LC_THS_LEN (5u)

/** \brief Mask for Ifx_DRE_CAD_CAN_LC_Bits.THS */
#define IFX_DRE_CAD_CAN_LC_THS_MSK (0x1fu)

/** \brief Offset for Ifx_DRE_CAD_CAN_LC_Bits.THS */
#define IFX_DRE_CAD_CAN_LC_THS_OFF (17u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXDRE_BF_H */
