# Reading C:/Users/home/Desktop/quartus_software/modelsim_ase/tcl/vsim/pref.tcl
# do or_gate_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/Users/home/Desktop/quartus_software/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/home/Desktop/quartus_verilog_github/or_gate {C:/Users/home/Desktop/quartus_verilog_github/or_gate/or_gate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:50 on Sep 11,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/home/Desktop/quartus_verilog_github/or_gate" C:/Users/home/Desktop/quartus_verilog_github/or_gate/or_gate.sv 
# -- Compiling module or_gate
# 
# Top level modules:
# 	or_gate
# End time: 01:43:50 on Sep 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/home/Desktop/quartus_verilog_github/or_gate {C:/Users/home/Desktop/quartus_verilog_github/or_gate/or_gate_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:51 on Sep 11,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/home/Desktop/quartus_verilog_github/or_gate" C:/Users/home/Desktop/quartus_verilog_github/or_gate/or_gate_tb.sv 
# -- Compiling module and_gate_tb
# 
# Top level modules:
# 	and_gate_tb
# End time: 01:43:51 on Sep 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  or_gate_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" or_gate_tb 
# Start time: 01:43:51 on Sep 11,2023
# ** Error: (vsim-3170) Could not find 'or_gate_tb'.
#         Searched libraries:
#             C:/Users/home/Desktop/quartus_software/modelsim_ase/altera/verilog/altera
#             C:/Users/home/Desktop/quartus_software/modelsim_ase/altera/verilog/220model
#             C:/Users/home/Desktop/quartus_software/modelsim_ase/altera/verilog/sgate
#             C:/Users/home/Desktop/quartus_software/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/home/Desktop/quartus_software/modelsim_ase/altera/verilog/altera_lnsim
#             C:/Users/home/Desktop/quartus_software/modelsim_ase/altera/verilog/cyclonev
#             C:/Users/home/Desktop/quartus_software/modelsim_ase/altera/verilog/cyclonev_hssi
#             C:/Users/home/Desktop/quartus_software/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             C:/Users/home/Desktop/quartus_verilog_github/or_gate/simulation/modelsim/rtl_work
#             C:/Users/home/Desktop/quartus_verilog_github/or_gate/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./or_gate_run_msim_rtl_verilog.do PAUSED at line 12
vsim work.and_gate_tb
# vsim work.and_gate_tb 
# Start time: 01:43:51 on Sep 11,2023
# Loading sv_std.std
# Loading work.and_gate_tb
# Loading work.or_gate
vsim work.and_gate_tb
# End time: 01:44:16 on Sep 11,2023, Elapsed time: 0:00:25
# Errors: 1, Warnings: 0
# vsim work.and_gate_tb 
# Start time: 01:44:16 on Sep 11,2023
# Loading sv_std.std
# Loading work.and_gate_tb
# Loading work.or_gate
vsim work.and_gate_tb
# End time: 01:45:55 on Sep 11,2023, Elapsed time: 0:01:39
# Errors: 0, Warnings: 0
# vsim work.and_gate_tb 
# Start time: 01:45:55 on Sep 11,2023
# Loading sv_std.std
# Loading work.and_gate_tb
# Loading work.or_gate
# End time: 01:46:36 on Sep 11,2023, Elapsed time: 0:00:41
# Errors: 0, Warnings: 0
