{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 18:18:58 2017 " "Info: Processing started: Wed Nov 01 18:18:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Processor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/pc_temp.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/memfilesprocessor/pc_temp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_temp-SYN " "Info: Found design unit 1: pc_temp-SYN" {  } { { "project/memFilesProcessor/PC_Temp.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/memFilesProcessor/PC_Temp.vhdl" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC_Temp " "Info: Found entity 1: PC_Temp" {  } { { "project/memFilesProcessor/PC_Temp.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/memFilesProcessor/PC_Temp.vhdl" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/pc.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/memfilesprocessor/pc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-SYN " "Info: Found design unit 1: pc-SYN" {  } { { "project/memFilesProcessor/PC.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/memFilesProcessor/PC.vhdl" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "project/memFilesProcessor/PC.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/memFilesProcessor/PC.vhdl" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/muxpc.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/memfilesprocessor/muxpc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxpc-SYN " "Info: Found design unit 1: muxpc-SYN" {  } { { "project/memFilesProcessor/MuxPC.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/memFilesProcessor/MuxPC.vhdl" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MuxPC " "Info: Found entity 1: MuxPC" {  } { { "project/memFilesProcessor/MuxPC.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/memFilesProcessor/MuxPC.vhdl" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/muxinc.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/memfilesprocessor/muxinc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxinc-SYN " "Info: Found design unit 1: muxinc-SYN" {  } { { "project/memFilesProcessor/MuxINC.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/memFilesProcessor/MuxINC.vhdl" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MuxINC " "Info: Found entity 1: MuxINC" {  } { { "project/memFilesProcessor/MuxINC.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/memFilesProcessor/MuxINC.vhdl" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/memoryinterface.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file project/memfilesprocessor/memoryinterface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryInterface " "Info: Found entity 1: MemoryInterface" {  } { { "project/memFilesProcessor/MemoryInterface.bdf" "" { Schematic "Z:/csce230/altera/Project/230project/project/memFilesProcessor/MemoryInterface.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/mainmemory.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/memfilesprocessor/mainmemory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainmemory-SYN " "Info: Found design unit 1: mainmemory-SYN" {  } { { "project/memFilesProcessor/MainMemory.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/memFilesProcessor/MainMemory.vhdl" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MainMemory " "Info: Found entity 1: MainMemory" {  } { { "project/memFilesProcessor/MainMemory.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/memFilesProcessor/MainMemory.vhdl" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/instructionaddressgenerator.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file project/memfilesprocessor/instructionaddressgenerator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionAddressGenerator " "Info: Found entity 1: InstructionAddressGenerator" {  } { { "project/memFilesProcessor/InstructionAddressGenerator.bdf" "" { Schematic "Z:/csce230/altera/Project/230project/project/memFilesProcessor/InstructionAddressGenerator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/const.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/memfilesprocessor/const.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const-SYN " "Info: Found design unit 1: const-SYN" {  } { { "project/memFilesProcessor/Const.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/memFilesProcessor/Const.vhdl" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Const " "Info: Found entity 1: Const" {  } { { "project/memFilesProcessor/Const.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/memFilesProcessor/Const.vhdl" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/adder.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/memfilesprocessor/adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-SYN " "Info: Found design unit 1: adder-SYN" {  } { { "project/memFilesProcessor/Adder.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/memFilesProcessor/Adder.vhdl" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Info: Found entity 1: Adder" {  } { { "project/memFilesProcessor/Adder.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/memFilesProcessor/Adder.vhdl" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/reg_16.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/reg_16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_16-SYN " "Info: Found design unit 1: reg_16-SYN" {  } { { "project/Reg_16.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/Reg_16.vhdl" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Reg_16 " "Info: Found entity 1: Reg_16" {  } { { "project/Reg_16.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/Reg_16.vhdl" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/mux2_1.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/mux2_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-SYN " "Info: Found design unit 1: mux2_1-SYN" {  } { { "project/MUX2_1.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/MUX2_1.vhdl" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Info: Found entity 1: MUX2_1" {  } { { "project/MUX2_1.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/MUX2_1.vhdl" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/io_memoryinterface.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file project/io_memoryinterface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IO_MemoryInterface " "Info: Found entity 1: IO_MemoryInterface" {  } { { "project/IO_MemoryInterface.bdf" "" { Schematic "Z:/csce230/altera/Project/230project/project/IO_MemoryInterface.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/rz.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/rz.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RZ-behavior " "Info: Found design unit 1: RZ-behavior" {  } { { "project/RZ.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/RZ.vhdl" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RZ " "Info: Found entity 1: RZ" {  } { { "project/RZ.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/RZ.vhdl" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/ry.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/ry.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RY-behavior " "Info: Found design unit 1: RY-behavior" {  } { { "project/RY.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/RY.vhdl" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RY " "Info: Found entity 1: RY" {  } { { "project/RY.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/RY.vhdl" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/rm.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/rm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RM-behavior " "Info: Found design unit 1: RM-behavior" {  } { { "project/RM.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/RM.vhdl" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RM " "Info: Found entity 1: RM" {  } { { "project/RM.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/RM.vhdl" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/rb.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/rb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RB-behavior " "Info: Found design unit 1: RB-behavior" {  } { { "project/RB.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/RB.vhdl" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RB " "Info: Found entity 1: RB" {  } { { "project/RB.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/RB.vhdl" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/ra.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/ra.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RA-behavior " "Info: Found design unit 1: RA-behavior" {  } { { "project/RA.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/RA.vhdl" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RA " "Info: Found entity 1: RA" {  } { { "project/RA.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/RA.vhdl" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/immediate.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/immediate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 immediate-arch " "Info: Found design unit 1: immediate-arch" {  } { { "project/immediate.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/immediate.vhdl" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 immediate " "Info: Found entity 1: immediate" {  } { { "project/immediate.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/immediate.vhdl" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/sixteenbitfa.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/sixteenbitfa.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIXTEENBITFA-FUADD " "Info: Found design unit 1: SIXTEENBITFA-FUADD" {  } { { "project/SIXTEENBITFA.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/SIXTEENBITFA.vhdl" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SIXTEENBITFA " "Info: Found entity 1: SIXTEENBITFA" {  } { { "project/SIXTEENBITFA.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/SIXTEENBITFA.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/registry.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/registry.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registry-LOGIC " "Info: Found design unit 1: Registry-LOGIC" {  } { { "project/Registry.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/Registry.vhdl" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registry " "Info: Found entity 1: Registry" {  } { { "project/Registry.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/Registry.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/reg16.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/reg16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg16-behavior " "Info: Found design unit 1: Reg16-behavior" {  } { { "project/reg16.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/reg16.vhdl" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Reg16 " "Info: Found entity 1: Reg16" {  } { { "project/reg16.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/reg16.vhdl" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/mux16.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/mux16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16-multiplex " "Info: Found design unit 1: mux16-multiplex" {  } { { "project/mux16.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/mux16.vhdl" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux16 " "Info: Found entity 1: mux16" {  } { { "project/mux16.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/mux16.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/mux4to1.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/mux4to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4TO1-Four21 " "Info: Found design unit 1: MUX4TO1-Four21" {  } { { "project/MUX4TO1.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/MUX4TO1.vhdl" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX4TO1 " "Info: Found entity 1: MUX4TO1" {  } { { "project/MUX4TO1.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/MUX4TO1.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX project/MUX.vhdl " "Warning: Entity \"MUX\" obtained from \"project/MUX.vhdl\" instead of from Quartus II megafunction library" {  } { { "project/MUX.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/MUX.vhdl" 5 -1 0 } }  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/mux.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-TwoTo1 " "Info: Found design unit 1: MUX-TwoTo1" {  } { { "project/MUX.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/MUX.vhdl" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Info: Found entity 1: MUX" {  } { { "project/MUX.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/MUX.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/flaglogic.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/flaglogic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FLAGLOGIC-LOGIC " "Info: Found design unit 1: FLAGLOGIC-LOGIC" {  } { { "project/FLAGLOGIC.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/FLAGLOGIC.vhdl" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FLAGLOGIC " "Info: Found entity 1: FLAGLOGIC" {  } { { "project/FLAGLOGIC.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/FLAGLOGIC.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/fa.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/fa.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-ADD " "Info: Found design unit 1: FA-ADD" {  } { { "project/FA.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/FA.vhdl" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Info: Found entity 1: FA" {  } { { "project/FA.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/FA.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/decoder16.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/decoder16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder16-decode " "Info: Found design unit 1: decoder16-decode" {  } { { "project/decoder16.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/decoder16.vhdl" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder16 " "Info: Found entity 1: decoder16" {  } { { "project/decoder16.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/decoder16.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/cu.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/cu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU-behavior " "Info: Found design unit 1: CU-behavior" {  } { { "project/CU.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/CU.vhdl" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CU " "Info: Found entity 1: CU" {  } { { "project/CU.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/CU.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/alu.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-LOGIC " "Info: Found design unit 1: ALU-LOGIC" {  } { { "project/ALU.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/ALU.vhdl" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "project/ALU.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/ALU.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/processor.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/processor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-LOGIC " "Info: Found design unit 1: processor-LOGIC" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Info: Found entity 1: processor" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/ps.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/ps.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PS-arch " "Info: Found design unit 1: PS-arch" {  } { { "project/PS.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/PS.vhdl" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PS " "Info: Found entity 1: PS" {  } { { "project/PS.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/PS.vhdl" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/ir.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/ir.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-arch " "Info: Found design unit 1: IR-arch" {  } { { "project/IR.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/IR.vhdl" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info: Found entity 1: IR" {  } { { "project/IR.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/IR.vhdl" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/muxb.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/muxb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUXB-MUX " "Info: Found design unit 1: MUXB-MUX" {  } { { "project/MUXB.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/MUXB.vhdl" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUXB " "Info: Found entity 1: MUXB" {  } { { "project/MUXB.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/MUXB.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/muxy.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/muxy.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUXY-MUX " "Info: Found design unit 1: MUXY-MUX" {  } { { "project/MUXY.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/MUXY.vhdl" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUXY " "Info: Found entity 1: MUXY" {  } { { "project/MUXY.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/MUXY.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/mux6to1.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file project/mux6to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX6TO1-mux " "Info: Found design unit 1: MUX6TO1-mux" {  } { { "project/MUX6TO1.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/MUX6TO1.vhdl" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX6TO1 " "Info: Found entity 1: MUX6TO1" {  } { { "project/MUX6TO1.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/MUX6TO1.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "c_select std_logic_vector processor.vhdl(162) " "Error (10476): VHDL error at processor.vhdl(162): type of identifier \"c_select\" does not agree with its usage as \"std_logic_vector\" type" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 162 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out alu_op processor.vhdl(162) " "Error (10558): VHDL error at processor.vhdl(162): cannot associate formal port \"alu_op\" of mode \"out\" with an expression" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 162 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "y_select std_logic_vector processor.vhdl(162) " "Error (10476): VHDL error at processor.vhdl(162): type of identifier \"y_select\" does not agree with its usage as \"std_logic_vector\" type" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 162 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out c_select processor.vhdl(162) " "Error (10558): VHDL error at processor.vhdl(162): cannot associate formal port \"c_select\" of mode \"out\" with an expression" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 162 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "rf_write std_logic_vector processor.vhdl(162) " "Error (10476): VHDL error at processor.vhdl(162): type of identifier \"rf_write\" does not agree with its usage as \"std_logic_vector\" type" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 162 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out y_select processor.vhdl(162) " "Error (10558): VHDL error at processor.vhdl(162): cannot associate formal port \"y_select\" of mode \"out\" with an expression" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 162 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "extend std_logic processor.vhdl(162) " "Error (10476): VHDL error at processor.vhdl(162): type of identifier \"extend\" does not agree with its usage as \"std_logic\" type" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 162 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out b_inv processor.vhdl(162) " "Error (10558): VHDL error at processor.vhdl(162): cannot associate formal port \"b_inv\" of mode \"out\" with an expression" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 162 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "ir_enable std_logic_vector processor.vhdl(162) " "Error (10476): VHDL error at processor.vhdl(162): type of identifier \"ir_enable\" does not agree with its usage as \"std_logic_vector\" type" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 162 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out extend processor.vhdl(162) " "Error (10558): VHDL error at processor.vhdl(162): cannot associate formal port \"extend\" of mode \"out\" with an expression" {  } { { "project/processor.vhdl" "" { Text "Z:/csce230/altera/Project/230project/project/processor.vhdl" 162 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 2 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 10 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "306 " "Error: Peak virtual memory: 306 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 01 18:19:01 2017 " "Error: Processing ended: Wed Nov 01 18:19:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Error: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 2 s " "Error: Quartus II Full Compilation was unsuccessful. 12 errors, 2 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
