#Timing report of worst 77 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: reg_b[9].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[9] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[9].C[0] (dffsre at (11,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[9].Q[0] (dffsre at (11,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].b[9] (RS_DSP2_MULTACC at (9,1))                           0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 2
Startpoint: reg_b[0].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[0] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[0].C[0] (dffsre at (11,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[0].Q[0] (dffsre at (11,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].b[0] (RS_DSP2_MULTACC at (9,1))                           0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 3
Startpoint: reg_b[1].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[1] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[1].C[0] (dffsre at (11,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[1].Q[0] (dffsre at (11,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].b[1] (RS_DSP2_MULTACC at (9,1))                           0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 4
Startpoint: reg_b[2].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[2] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[2].C[0] (dffsre at (11,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[2].Q[0] (dffsre at (11,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].b[2] (RS_DSP2_MULTACC at (9,1))                           0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 5
Startpoint: reg_b[3].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[3] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[3].C[0] (dffsre at (11,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[3].Q[0] (dffsre at (11,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].b[3] (RS_DSP2_MULTACC at (9,1))                           0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 6
Startpoint: reg_b[4].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[4] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[4].C[0] (dffsre at (11,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[4].Q[0] (dffsre at (11,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].b[4] (RS_DSP2_MULTACC at (9,1))                           0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 7
Startpoint: reg_b[5].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[5] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[5].C[0] (dffsre at (11,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[5].Q[0] (dffsre at (11,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].b[5] (RS_DSP2_MULTACC at (9,1))                           0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 8
Startpoint: reg_b[6].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[6] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[6].C[0] (dffsre at (11,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[6].Q[0] (dffsre at (11,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].b[6] (RS_DSP2_MULTACC at (9,1))                           0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 9
Startpoint: reg_b[7].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[7] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[7].C[0] (dffsre at (11,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[7].Q[0] (dffsre at (11,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].b[7] (RS_DSP2_MULTACC at (9,1))                           0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 10
Startpoint: reg_b[8].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[8] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[8].C[0] (dffsre at (11,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[8].Q[0] (dffsre at (11,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].b[8] (RS_DSP2_MULTACC at (9,1))                           0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 11
Startpoint: reg_a[19].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].a[19] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[19].C[0] (dffsre at (11,1))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[19].Q[0] (dffsre at (11,1)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].a[19] (RS_DSP2_MULTACC at (9,1))                          0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 12
Startpoint: reg_b[10].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[10] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[10].C[0] (dffsre at (11,1))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[10].Q[0] (dffsre at (11,1)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].b[10] (RS_DSP2_MULTACC at (9,1))                          0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 13
Startpoint: reg_b[11].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[11] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[11].C[0] (dffsre at (11,1))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[11].Q[0] (dffsre at (11,1)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].b[11] (RS_DSP2_MULTACC at (9,1))                          0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 14
Startpoint: reg_b[12].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[12] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[12].C[0] (dffsre at (11,1))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[12].Q[0] (dffsre at (11,1)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].b[12] (RS_DSP2_MULTACC at (9,1))                          0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 15
Startpoint: reg_b[13].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[13] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[13].C[0] (dffsre at (11,1))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[13].Q[0] (dffsre at (11,1)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].b[13] (RS_DSP2_MULTACC at (9,1))                          0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 16
Startpoint: reg_b[14].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[14] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[14].C[0] (dffsre at (11,1))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[14].Q[0] (dffsre at (11,1)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].b[14] (RS_DSP2_MULTACC at (9,1))                          0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 17
Startpoint: reg_b[15].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[15] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[15].C[0] (dffsre at (11,1))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[15].Q[0] (dffsre at (11,1)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].b[15] (RS_DSP2_MULTACC at (9,1))                          0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 18
Startpoint: reg_b[16].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[16] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[16].C[0] (dffsre at (11,1))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[16].Q[0] (dffsre at (11,1)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].b[16] (RS_DSP2_MULTACC at (9,1))                          0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 19
Startpoint: reg_b[17].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[17] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[17].C[0] (dffsre at (11,1))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[17].Q[0] (dffsre at (11,1)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].b[17] (RS_DSP2_MULTACC at (9,1))                          0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 20
Startpoint: reg_a[0].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[0] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[0].C[0] (dffsre at (8,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[0].Q[0] (dffsre at (8,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].a[0] (RS_DSP2_MULTACC at (9,1))                           0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 21
Startpoint: reg_a[10].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[10] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[10].C[0] (dffsre at (8,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[10].Q[0] (dffsre at (8,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].a[10] (RS_DSP2_MULTACC at (9,1))                          0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 22
Startpoint: reg_a[1].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[1] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[1].C[0] (dffsre at (8,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[1].Q[0] (dffsre at (8,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].a[1] (RS_DSP2_MULTACC at (9,1))                           0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 23
Startpoint: reg_a[2].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[2] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[2].C[0] (dffsre at (8,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[2].Q[0] (dffsre at (8,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].a[2] (RS_DSP2_MULTACC at (9,1))                           0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 24
Startpoint: reg_a[3].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[3] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[3].C[0] (dffsre at (8,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[3].Q[0] (dffsre at (8,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].a[3] (RS_DSP2_MULTACC at (9,1))                           0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 25
Startpoint: reg_a[4].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[4] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[4].C[0] (dffsre at (8,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[4].Q[0] (dffsre at (8,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].a[4] (RS_DSP2_MULTACC at (9,1))                           0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 26
Startpoint: reg_a[5].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[5] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[5].C[0] (dffsre at (8,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[5].Q[0] (dffsre at (8,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].a[5] (RS_DSP2_MULTACC at (9,1))                           0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 27
Startpoint: reg_a[6].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[6] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[6].C[0] (dffsre at (8,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[6].Q[0] (dffsre at (8,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].a[6] (RS_DSP2_MULTACC at (9,1))                           0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 28
Startpoint: reg_a[7].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[7] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[7].C[0] (dffsre at (8,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[7].Q[0] (dffsre at (8,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].a[7] (RS_DSP2_MULTACC at (9,1))                           0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 29
Startpoint: reg_a[8].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[8] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[8].C[0] (dffsre at (8,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[8].Q[0] (dffsre at (8,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].a[8] (RS_DSP2_MULTACC at (9,1))                           0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 30
Startpoint: reg_a[9].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[9] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[9].C[0] (dffsre at (8,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[9].Q[0] (dffsre at (8,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].a[9] (RS_DSP2_MULTACC at (9,1))                           0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 31
Startpoint: reg_a[11].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[11] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[11].C[0] (dffsre at (8,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[11].Q[0] (dffsre at (8,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].a[11] (RS_DSP2_MULTACC at (9,1))                          0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 32
Startpoint: reg_a[12].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[12] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[12].C[0] (dffsre at (8,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[12].Q[0] (dffsre at (8,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].a[12] (RS_DSP2_MULTACC at (9,1))                          0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 33
Startpoint: reg_a[13].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[13] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[13].C[0] (dffsre at (8,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[13].Q[0] (dffsre at (8,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].a[13] (RS_DSP2_MULTACC at (9,1))                          0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 34
Startpoint: reg_a[14].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[14] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[14].C[0] (dffsre at (8,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[14].Q[0] (dffsre at (8,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].a[14] (RS_DSP2_MULTACC at (9,1))                          0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 35
Startpoint: reg_a[15].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[15] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[15].C[0] (dffsre at (8,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[15].Q[0] (dffsre at (8,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].a[15] (RS_DSP2_MULTACC at (9,1))                          0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 36
Startpoint: reg_a[16].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[16] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[16].C[0] (dffsre at (8,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[16].Q[0] (dffsre at (8,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].a[16] (RS_DSP2_MULTACC at (9,1))                          0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 37
Startpoint: reg_a[17].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[17] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[17].C[0] (dffsre at (8,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[17].Q[0] (dffsre at (8,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].a[17] (RS_DSP2_MULTACC at (9,1))                          0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 38
Startpoint: reg_a[18].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[18] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[18].C[0] (dffsre at (8,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[18].Q[0] (dffsre at (8,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'dsp' routing)                                          0.000     3.235
z_w[0].a[18] (RS_DSP2_MULTACC at (9,1))                          0.000     3.235
data arrival time                                                          3.235

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.235
--------------------------------------------------------------------------------
slack (MET)                                                                3.465


#Path 39
Startpoint: z_w[0].z[0] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Endpoint  : out:z_out.outpad[0] (.output at (21,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'dsp' routing)                                          0.000     0.099
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.099
| (primitive 'RS_DSP2_MULTACC' Tcq_max)                          0.200     0.299
z_w[0].z[0] (RS_DSP2_MULTACC at (9,1)) [clock-to-output]         0.000     0.299
| (intra 'dsp' routing)                                          0.000     0.299
| (inter-block routing)                                          0.284     0.583
| (intra 'clb' routing)                                          0.208     0.791
z_out.in[0] (.names at (11,1))                                   0.000     0.791
| (primitive '.names' combinational delay)                       0.220     1.011
z_out.out[0] (.names at (11,1))                                  0.000     1.011
| (intra 'clb' routing)                                          0.149     1.160
| (inter-block routing)                                          0.644     1.803
| (intra 'io' routing)                                           0.118     1.921
out:z_out.outpad[0] (.output at (21,0))                          0.000     1.921
data arrival time                                                          1.921

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -1.921
--------------------------------------------------------------------------------
slack (MET)                                                                3.879


#Path 40
Startpoint: b[16].inpad[0] (.input at (20,0) clocked by clk)
Endpoint  : reg_b[16].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
b[16].inpad[0] (.input at (20,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (inter-block routing)                                                     0.644     1.743
| (intra 'clb' routing)                                                     0.208     1.951
$abc$1262$abc$741$li36_li36.in[0] (.names at (11,1))                        0.000     1.951
| (primitive '.names' combinational delay)                                  0.280     2.231
$abc$1262$abc$741$li36_li36.out[0] (.names at (11,1))                       0.000     2.231
| (intra 'clb' routing)                                                     0.000     2.231
reg_b[16].D[0] (dffsre at (11,1))                                           0.000     2.231
data arrival time                                                                     2.231

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing)                                                     0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[16].C[0] (dffsre at (11,1))                                           0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -2.231
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.605


#Path 41
Startpoint: b[17].inpad[0] (.input at (20,0) clocked by clk)
Endpoint  : reg_b[17].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
b[17].inpad[0] (.input at (20,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (inter-block routing)                                                     0.644     1.743
| (intra 'clb' routing)                                                     0.208     1.951
$abc$1262$abc$741$li37_li37.in[0] (.names at (11,1))                        0.000     1.951
| (primitive '.names' combinational delay)                                  0.220     2.171
$abc$1262$abc$741$li37_li37.out[0] (.names at (11,1))                       0.000     2.171
| (intra 'clb' routing)                                                     0.000     2.171
reg_b[17].D[0] (dffsre at (11,1))                                           0.000     2.171
data arrival time                                                                     2.171

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing)                                                     0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[17].C[0] (dffsre at (11,1))                                           0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -2.171
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.665


#Path 42
Startpoint: b[14].inpad[0] (.input at (19,0) clocked by clk)
Endpoint  : reg_b[14].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
b[14].inpad[0] (.input at (19,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (inter-block routing)                                                     0.524     1.623
| (intra 'clb' routing)                                                     0.208     1.831
$abc$1262$abc$741$li34_li34.in[0] (.names at (11,1))                        0.000     1.831
| (primitive '.names' combinational delay)                                  0.280     2.111
$abc$1262$abc$741$li34_li34.out[0] (.names at (11,1))                       0.000     2.111
| (intra 'clb' routing)                                                     0.000     2.111
reg_b[14].D[0] (dffsre at (11,1))                                           0.000     2.111
data arrival time                                                                     2.111

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing)                                                     0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[14].C[0] (dffsre at (11,1))                                           0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -2.111
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.725


#Path 43
Startpoint: b[11].inpad[0] (.input at (17,0) clocked by clk)
Endpoint  : reg_b[11].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
b[11].inpad[0] (.input at (17,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (inter-block routing)                                                     0.524     1.623
| (intra 'clb' routing)                                                     0.208     1.831
$abc$1262$abc$741$li31_li31.in[0] (.names at (11,1))                        0.000     1.831
| (primitive '.names' combinational delay)                                  0.280     2.111
$abc$1262$abc$741$li31_li31.out[0] (.names at (11,1))                       0.000     2.111
| (intra 'clb' routing)                                                     0.000     2.111
reg_b[11].D[0] (dffsre at (11,1))                                           0.000     2.111
data arrival time                                                                     2.111

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing)                                                     0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[11].C[0] (dffsre at (11,1))                                           0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -2.111
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.725


#Path 44
Startpoint: b[5].inpad[0] (.input at (14,0) clocked by clk)
Endpoint  : reg_b[5].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
b[5].inpad[0] (.input at (14,0))                                            0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (inter-block routing)                                                     0.500     1.599
| (intra 'clb' routing)                                                     0.208     1.807
$abc$1262$abc$741$li25_li25.in[0] (.names at (11,1))                        0.000     1.807
| (primitive '.names' combinational delay)                                  0.280     2.087
$abc$1262$abc$741$li25_li25.out[0] (.names at (11,1))                       0.000     2.087
| (intra 'clb' routing)                                                     0.000     2.087
reg_b[5].D[0] (dffsre at (11,1))                                            0.000     2.087
data arrival time                                                                     2.087

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing)                                                     0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[5].C[0] (dffsre at (11,1))                                            0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -2.087
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.749


#Path 45
Startpoint: a[8].inpad[0] (.input at (5,0) clocked by clk)
Endpoint  : reg_a[8].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
a[8].inpad[0] (.input at (5,0))                                            0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (inter-block routing)                                                    0.500     1.599
| (intra 'clb' routing)                                                    0.208     1.807
$abc$1262$abc$741$li08_li08.in[0] (.names at (8,1))                        0.000     1.807
| (primitive '.names' combinational delay)                                 0.280     2.087
$abc$1262$abc$741$li08_li08.out[0] (.names at (8,1))                       0.000     2.087
| (intra 'clb' routing)                                                    0.000     2.087
reg_a[8].D[0] (dffsre at (8,1))                                            0.000     2.087
data arrival time                                                                    2.087

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[8].C[0] (dffsre at (8,1))                                            0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -2.087
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.749


#Path 46
Startpoint: a[7].inpad[0] (.input at (5,0) clocked by clk)
Endpoint  : reg_a[7].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
a[7].inpad[0] (.input at (5,0))                                            0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (inter-block routing)                                                    0.500     1.599
| (intra 'clb' routing)                                                    0.208     1.807
$abc$1262$abc$741$li07_li07.in[0] (.names at (8,1))                        0.000     1.807
| (primitive '.names' combinational delay)                                 0.280     2.087
$abc$1262$abc$741$li07_li07.out[0] (.names at (8,1))                       0.000     2.087
| (intra 'clb' routing)                                                    0.000     2.087
reg_a[7].D[0] (dffsre at (8,1))                                            0.000     2.087
data arrival time                                                                    2.087

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[7].C[0] (dffsre at (8,1))                                            0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -2.087
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.749


#Path 47
Startpoint: b[10].inpad[0] (.input at (17,0) clocked by clk)
Endpoint  : reg_b[10].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
b[10].inpad[0] (.input at (17,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (inter-block routing)                                                     0.524     1.623
| (intra 'clb' routing)                                                     0.208     1.831
$abc$1262$abc$741$li30_li30.in[0] (.names at (11,1))                        0.000     1.831
| (primitive '.names' combinational delay)                                  0.220     2.051
$abc$1262$abc$741$li30_li30.out[0] (.names at (11,1))                       0.000     2.051
| (intra 'clb' routing)                                                     0.000     2.051
reg_b[10].D[0] (dffsre at (11,1))                                           0.000     2.051
data arrival time                                                                     2.051

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing)                                                     0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[10].C[0] (dffsre at (11,1))                                           0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -2.051
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.785


#Path 48
Startpoint: a[1].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : reg_a[1].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
a[1].inpad[0] (.input at (2,0))                                            0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (inter-block routing)                                                    0.524     1.623
| (intra 'clb' routing)                                                    0.208     1.831
$abc$1262$abc$741$li01_li01.in[0] (.names at (8,1))                        0.000     1.831
| (primitive '.names' combinational delay)                                 0.220     2.051
$abc$1262$abc$741$li01_li01.out[0] (.names at (8,1))                       0.000     2.051
| (intra 'clb' routing)                                                    0.000     2.051
reg_a[1].D[0] (dffsre at (8,1))                                            0.000     2.051
data arrival time                                                                    2.051

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[1].C[0] (dffsre at (8,1))                                            0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -2.051
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.785


#Path 49
Startpoint: a[0].inpad[0] (.input at (1,0) clocked by clk)
Endpoint  : reg_a[0].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
a[0].inpad[0] (.input at (1,0))                                            0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (inter-block routing)                                                    0.524     1.623
| (intra 'clb' routing)                                                    0.208     1.831
$abc$1262$abc$741$li00_li00.in[0] (.names at (8,1))                        0.000     1.831
| (primitive '.names' combinational delay)                                 0.220     2.051
$abc$1262$abc$741$li00_li00.out[0] (.names at (8,1))                       0.000     2.051
| (intra 'clb' routing)                                                    0.000     2.051
reg_a[0].D[0] (dffsre at (8,1))                                            0.000     2.051
data arrival time                                                                    2.051

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[0].C[0] (dffsre at (8,1))                                            0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -2.051
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.785


#Path 50
Startpoint: b[13].inpad[0] (.input at (18,0) clocked by clk)
Endpoint  : reg_b[13].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
b[13].inpad[0] (.input at (18,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (inter-block routing)                                                     0.524     1.623
| (intra 'clb' routing)                                                     0.208     1.831
$abc$1262$abc$741$li33_li33.in[0] (.names at (11,1))                        0.000     1.831
| (primitive '.names' combinational delay)                                  0.220     2.051
$abc$1262$abc$741$li33_li33.out[0] (.names at (11,1))                       0.000     2.051
| (intra 'clb' routing)                                                     0.000     2.051
reg_b[13].D[0] (dffsre at (11,1))                                           0.000     2.051
data arrival time                                                                     2.051

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing)                                                     0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[13].C[0] (dffsre at (11,1))                                           0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -2.051
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.785


#Path 51
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_a[4].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
reset.inpad[0] (.input at (12,0))                                          0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (inter-block routing)                                                    0.404     1.503
| (intra 'clb' routing)                                                    0.208     1.711
$abc$1262$abc$741$li04_li04.in[1] (.names at (8,1))                        0.000     1.711
| (primitive '.names' combinational delay)                                 0.280     1.991
$abc$1262$abc$741$li04_li04.out[0] (.names at (8,1))                       0.000     1.991
| (intra 'clb' routing)                                                    0.000     1.991
reg_a[4].D[0] (dffsre at (8,1))                                            0.000     1.991
data arrival time                                                                    1.991

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[4].C[0] (dffsre at (8,1))                                            0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -1.991
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.845


#Path 52
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_b[2].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
reset.inpad[0] (.input at (12,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (inter-block routing)                                                     0.404     1.503
| (intra 'clb' routing)                                                     0.208     1.711
$abc$1262$abc$741$li22_li22.in[1] (.names at (11,1))                        0.000     1.711
| (primitive '.names' combinational delay)                                  0.280     1.991
$abc$1262$abc$741$li22_li22.out[0] (.names at (11,1))                       0.000     1.991
| (intra 'clb' routing)                                                     0.000     1.991
reg_b[2].D[0] (dffsre at (11,1))                                            0.000     1.991
data arrival time                                                                     1.991

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing)                                                     0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[2].C[0] (dffsre at (11,1))                                            0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -1.991
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.845


#Path 53
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_a[5].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
reset.inpad[0] (.input at (12,0))                                          0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (inter-block routing)                                                    0.404     1.503
| (intra 'clb' routing)                                                    0.208     1.711
$abc$1262$abc$741$li05_li05.in[1] (.names at (8,1))                        0.000     1.711
| (primitive '.names' combinational delay)                                 0.280     1.991
$abc$1262$abc$741$li05_li05.out[0] (.names at (8,1))                       0.000     1.991
| (intra 'clb' routing)                                                    0.000     1.991
reg_a[5].D[0] (dffsre at (8,1))                                            0.000     1.991
data arrival time                                                                    1.991

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[5].C[0] (dffsre at (8,1))                                            0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -1.991
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.845


#Path 54
Startpoint: a[3].inpad[0] (.input at (3,0) clocked by clk)
Endpoint  : reg_a[3].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
a[3].inpad[0] (.input at (3,0))                                            0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (inter-block routing)                                                    0.404     1.503
| (intra 'clb' routing)                                                    0.208     1.711
$abc$1262$abc$741$li03_li03.in[0] (.names at (8,1))                        0.000     1.711
| (primitive '.names' combinational delay)                                 0.280     1.991
$abc$1262$abc$741$li03_li03.out[0] (.names at (8,1))                       0.000     1.991
| (intra 'clb' routing)                                                    0.000     1.991
reg_a[3].D[0] (dffsre at (8,1))                                            0.000     1.991
data arrival time                                                                    1.991

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[3].C[0] (dffsre at (8,1))                                            0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -1.991
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.845


#Path 55
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_a[14].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
reset.inpad[0] (.input at (12,0))                                          0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (inter-block routing)                                                    0.404     1.503
| (intra 'clb' routing)                                                    0.208     1.711
$abc$1262$abc$741$li14_li14.in[1] (.names at (8,1))                        0.000     1.711
| (primitive '.names' combinational delay)                                 0.280     1.991
$abc$1262$abc$741$li14_li14.out[0] (.names at (8,1))                       0.000     1.991
| (intra 'clb' routing)                                                    0.000     1.991
reg_a[14].D[0] (dffsre at (8,1))                                           0.000     1.991
data arrival time                                                                    1.991

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[14].C[0] (dffsre at (8,1))                                           0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -1.991
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.845


#Path 56
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_a[15].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
reset.inpad[0] (.input at (12,0))                                          0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (inter-block routing)                                                    0.404     1.503
| (intra 'clb' routing)                                                    0.208     1.711
$abc$1262$abc$741$li15_li15.in[1] (.names at (8,1))                        0.000     1.711
| (primitive '.names' combinational delay)                                 0.280     1.991
$abc$1262$abc$741$li15_li15.out[0] (.names at (8,1))                       0.000     1.991
| (intra 'clb' routing)                                                    0.000     1.991
reg_a[15].D[0] (dffsre at (8,1))                                           0.000     1.991
data arrival time                                                                    1.991

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[15].C[0] (dffsre at (8,1))                                           0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -1.991
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.845


#Path 57
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_a[19].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
reset.inpad[0] (.input at (12,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (inter-block routing)                                                     0.404     1.503
| (intra 'clb' routing)                                                     0.208     1.711
$abc$1262$abc$741$li19_li19.in[1] (.names at (11,1))                        0.000     1.711
| (primitive '.names' combinational delay)                                  0.280     1.991
$abc$1262$abc$741$li19_li19.out[0] (.names at (11,1))                       0.000     1.991
| (intra 'clb' routing)                                                     0.000     1.991
reg_a[19].D[0] (dffsre at (11,1))                                           0.000     1.991
data arrival time                                                                     1.991

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing)                                                     0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_a[19].C[0] (dffsre at (11,1))                                           0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -1.991
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.845


#Path 58
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_b[0].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
reset.inpad[0] (.input at (12,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (inter-block routing)                                                     0.404     1.503
| (intra 'clb' routing)                                                     0.208     1.711
$abc$1262$abc$741$li20_li20.in[1] (.names at (11,1))                        0.000     1.711
| (primitive '.names' combinational delay)                                  0.280     1.991
$abc$1262$abc$741$li20_li20.out[0] (.names at (11,1))                       0.000     1.991
| (intra 'clb' routing)                                                     0.000     1.991
reg_b[0].D[0] (dffsre at (11,1))                                            0.000     1.991
data arrival time                                                                     1.991

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing)                                                     0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[0].C[0] (dffsre at (11,1))                                            0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -1.991
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.845


#Path 59
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_b[1].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
reset.inpad[0] (.input at (12,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (inter-block routing)                                                     0.404     1.503
| (intra 'clb' routing)                                                     0.208     1.711
$abc$1262$abc$741$li21_li21.in[1] (.names at (11,1))                        0.000     1.711
| (primitive '.names' combinational delay)                                  0.280     1.991
$abc$1262$abc$741$li21_li21.out[0] (.names at (11,1))                       0.000     1.991
| (intra 'clb' routing)                                                     0.000     1.991
reg_b[1].D[0] (dffsre at (11,1))                                            0.000     1.991
data arrival time                                                                     1.991

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing)                                                     0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[1].C[0] (dffsre at (11,1))                                            0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -1.991
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.845


#Path 60
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_b[3].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
reset.inpad[0] (.input at (12,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (inter-block routing)                                                     0.404     1.503
| (intra 'clb' routing)                                                     0.208     1.711
$abc$1262$abc$741$li23_li23.in[1] (.names at (11,1))                        0.000     1.711
| (primitive '.names' combinational delay)                                  0.280     1.991
$abc$1262$abc$741$li23_li23.out[0] (.names at (11,1))                       0.000     1.991
| (intra 'clb' routing)                                                     0.000     1.991
reg_b[3].D[0] (dffsre at (11,1))                                            0.000     1.991
data arrival time                                                                     1.991

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing)                                                     0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[3].C[0] (dffsre at (11,1))                                            0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -1.991
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.845


#Path 61
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_b[4].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
reset.inpad[0] (.input at (12,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (inter-block routing)                                                     0.404     1.503
| (intra 'clb' routing)                                                     0.208     1.711
$abc$1262$abc$741$li24_li24.in[1] (.names at (11,1))                        0.000     1.711
| (primitive '.names' combinational delay)                                  0.280     1.991
$abc$1262$abc$741$li24_li24.out[0] (.names at (11,1))                       0.000     1.991
| (intra 'clb' routing)                                                     0.000     1.991
reg_b[4].D[0] (dffsre at (11,1))                                            0.000     1.991
data arrival time                                                                     1.991

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing)                                                     0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[4].C[0] (dffsre at (11,1))                                            0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -1.991
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.845


#Path 62
Startpoint: b[7].inpad[0] (.input at (15,0) clocked by clk)
Endpoint  : reg_b[7].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
b[7].inpad[0] (.input at (15,0))                                            0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (inter-block routing)                                                     0.404     1.503
| (intra 'clb' routing)                                                     0.208     1.711
$abc$1262$abc$741$li27_li27.in[0] (.names at (11,1))                        0.000     1.711
| (primitive '.names' combinational delay)                                  0.280     1.991
$abc$1262$abc$741$li27_li27.out[0] (.names at (11,1))                       0.000     1.991
| (intra 'clb' routing)                                                     0.000     1.991
reg_b[7].D[0] (dffsre at (11,1))                                            0.000     1.991
data arrival time                                                                     1.991

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing)                                                     0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[7].C[0] (dffsre at (11,1))                                            0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -1.991
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.845


#Path 63
Startpoint: b[15].inpad[0] (.input at (19,0) clocked by clk)
Endpoint  : reg_b[15].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
b[15].inpad[0] (.input at (19,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (inter-block routing)                                                     0.524     1.623
| (intra 'clb' routing)                                                     0.208     1.831
$abc$1262$abc$741$li35_li35.in[0] (.names at (11,1))                        0.000     1.831
| (primitive '.names' combinational delay)                                  0.120     1.951
$abc$1262$abc$741$li35_li35.out[0] (.names at (11,1))                       0.000     1.951
| (intra 'clb' routing)                                                     0.000     1.951
reg_b[15].D[0] (dffsre at (11,1))                                           0.000     1.951
data arrival time                                                                     1.951

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing)                                                     0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[15].C[0] (dffsre at (11,1))                                           0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -1.951
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.885


#Path 64
Startpoint: a[2].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : reg_a[2].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
a[2].inpad[0] (.input at (2,0))                                            0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (inter-block routing)                                                    0.524     1.623
| (intra 'clb' routing)                                                    0.208     1.831
$abc$1262$abc$741$li02_li02.in[0] (.names at (8,1))                        0.000     1.831
| (primitive '.names' combinational delay)                                 0.120     1.951
$abc$1262$abc$741$li02_li02.out[0] (.names at (8,1))                       0.000     1.951
| (intra 'clb' routing)                                                    0.000     1.951
reg_a[2].D[0] (dffsre at (8,1))                                            0.000     1.951
data arrival time                                                                    1.951

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[2].C[0] (dffsre at (8,1))                                            0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -1.951
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.885


#Path 65
Startpoint: b[9].inpad[0] (.input at (16,0) clocked by clk)
Endpoint  : reg_b[9].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
b[9].inpad[0] (.input at (16,0))                                            0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (inter-block routing)                                                     0.404     1.503
| (intra 'clb' routing)                                                     0.208     1.711
$abc$1262$abc$741$li29_li29.in[0] (.names at (11,1))                        0.000     1.711
| (primitive '.names' combinational delay)                                  0.220     1.931
$abc$1262$abc$741$li29_li29.out[0] (.names at (11,1))                       0.000     1.931
| (intra 'clb' routing)                                                     0.000     1.931
reg_b[9].D[0] (dffsre at (11,1))                                            0.000     1.931
data arrival time                                                                     1.931

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing)                                                     0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[9].C[0] (dffsre at (11,1))                                            0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -1.931
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.905


#Path 66
Startpoint: b[12].inpad[0] (.input at (18,0) clocked by clk)
Endpoint  : reg_b[12].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
b[12].inpad[0] (.input at (18,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (inter-block routing)                                                     0.524     1.623
| (intra 'clb' routing)                                                     0.208     1.831
$abc$1262$abc$741$li32_li32.in[0] (.names at (11,1))                        0.000     1.831
| (primitive '.names' combinational delay)                                  0.070     1.901
$abc$1262$abc$741$li32_li32.out[0] (.names at (11,1))                       0.000     1.901
| (intra 'clb' routing)                                                     0.000     1.901
reg_b[12].D[0] (dffsre at (11,1))                                           0.000     1.901
data arrival time                                                                     1.901

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing)                                                     0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[12].C[0] (dffsre at (11,1))                                           0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -1.901
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.935


#Path 67
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_a[6].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
reset.inpad[0] (.input at (12,0))                                          0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (inter-block routing)                                                    0.404     1.503
| (intra 'clb' routing)                                                    0.208     1.711
$abc$1262$abc$741$li06_li06.in[1] (.names at (8,1))                        0.000     1.711
| (primitive '.names' combinational delay)                                 0.170     1.881
$abc$1262$abc$741$li06_li06.out[0] (.names at (8,1))                       0.000     1.881
| (intra 'clb' routing)                                                    0.000     1.881
reg_a[6].D[0] (dffsre at (8,1))                                            0.000     1.881
data arrival time                                                                    1.881

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[6].C[0] (dffsre at (8,1))                                            0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -1.881
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.955


#Path 68
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_a[10].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
reset.inpad[0] (.input at (12,0))                                          0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (inter-block routing)                                                    0.404     1.503
| (intra 'clb' routing)                                                    0.208     1.711
$abc$1262$abc$741$li10_li10.in[1] (.names at (8,1))                        0.000     1.711
| (primitive '.names' combinational delay)                                 0.170     1.881
$abc$1262$abc$741$li10_li10.out[0] (.names at (8,1))                       0.000     1.881
| (intra 'clb' routing)                                                    0.000     1.881
reg_a[10].D[0] (dffsre at (8,1))                                           0.000     1.881
data arrival time                                                                    1.881

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[10].C[0] (dffsre at (8,1))                                           0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -1.881
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.955


#Path 69
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_a[11].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
reset.inpad[0] (.input at (12,0))                                          0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (inter-block routing)                                                    0.404     1.503
| (intra 'clb' routing)                                                    0.208     1.711
$abc$1262$abc$741$li11_li11.in[1] (.names at (8,1))                        0.000     1.711
| (primitive '.names' combinational delay)                                 0.170     1.881
$abc$1262$abc$741$li11_li11.out[0] (.names at (8,1))                       0.000     1.881
| (intra 'clb' routing)                                                    0.000     1.881
reg_a[11].D[0] (dffsre at (8,1))                                           0.000     1.881
data arrival time                                                                    1.881

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[11].C[0] (dffsre at (8,1))                                           0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -1.881
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.955


#Path 70
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_a[12].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
reset.inpad[0] (.input at (12,0))                                          0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (inter-block routing)                                                    0.404     1.503
| (intra 'clb' routing)                                                    0.208     1.711
$abc$1262$abc$741$li12_li12.in[1] (.names at (8,1))                        0.000     1.711
| (primitive '.names' combinational delay)                                 0.170     1.881
$abc$1262$abc$741$li12_li12.out[0] (.names at (8,1))                       0.000     1.881
| (intra 'clb' routing)                                                    0.000     1.881
reg_a[12].D[0] (dffsre at (8,1))                                           0.000     1.881
data arrival time                                                                    1.881

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[12].C[0] (dffsre at (8,1))                                           0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -1.881
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.955


#Path 71
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_a[13].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
reset.inpad[0] (.input at (12,0))                                          0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (inter-block routing)                                                    0.404     1.503
| (intra 'clb' routing)                                                    0.208     1.711
$abc$1262$abc$741$li13_li13.in[1] (.names at (8,1))                        0.000     1.711
| (primitive '.names' combinational delay)                                 0.170     1.881
$abc$1262$abc$741$li13_li13.out[0] (.names at (8,1))                       0.000     1.881
| (intra 'clb' routing)                                                    0.000     1.881
reg_a[13].D[0] (dffsre at (8,1))                                           0.000     1.881
data arrival time                                                                    1.881

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[13].C[0] (dffsre at (8,1))                                           0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -1.881
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.955


#Path 72
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_b[6].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
reset.inpad[0] (.input at (12,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (inter-block routing)                                                     0.404     1.503
| (intra 'clb' routing)                                                     0.208     1.711
$abc$1262$abc$741$li26_li26.in[1] (.names at (11,1))                        0.000     1.711
| (primitive '.names' combinational delay)                                  0.170     1.881
$abc$1262$abc$741$li26_li26.out[0] (.names at (11,1))                       0.000     1.881
| (intra 'clb' routing)                                                     0.000     1.881
reg_b[6].D[0] (dffsre at (11,1))                                            0.000     1.881
data arrival time                                                                     1.881

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing)                                                     0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[6].C[0] (dffsre at (11,1))                                            0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -1.881
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.955


#Path 73
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_a[16].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
reset.inpad[0] (.input at (12,0))                                          0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (inter-block routing)                                                    0.404     1.503
| (intra 'clb' routing)                                                    0.208     1.711
$abc$1262$abc$741$li16_li16.in[1] (.names at (8,1))                        0.000     1.711
| (primitive '.names' combinational delay)                                 0.170     1.881
$abc$1262$abc$741$li16_li16.out[0] (.names at (8,1))                       0.000     1.881
| (intra 'clb' routing)                                                    0.000     1.881
reg_a[16].D[0] (dffsre at (8,1))                                           0.000     1.881
data arrival time                                                                    1.881

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[16].C[0] (dffsre at (8,1))                                           0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -1.881
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.955


#Path 74
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_a[17].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
reset.inpad[0] (.input at (12,0))                                          0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (inter-block routing)                                                    0.404     1.503
| (intra 'clb' routing)                                                    0.208     1.711
$abc$1262$abc$741$li17_li17.in[1] (.names at (8,1))                        0.000     1.711
| (primitive '.names' combinational delay)                                 0.170     1.881
$abc$1262$abc$741$li17_li17.out[0] (.names at (8,1))                       0.000     1.881
| (intra 'clb' routing)                                                    0.000     1.881
reg_a[17].D[0] (dffsre at (8,1))                                           0.000     1.881
data arrival time                                                                    1.881

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[17].C[0] (dffsre at (8,1))                                           0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -1.881
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.955


#Path 75
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_a[18].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
reset.inpad[0] (.input at (12,0))                                          0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (inter-block routing)                                                    0.404     1.503
| (intra 'clb' routing)                                                    0.208     1.711
$abc$1262$abc$741$li18_li18.in[1] (.names at (8,1))                        0.000     1.711
| (primitive '.names' combinational delay)                                 0.170     1.881
$abc$1262$abc$741$li18_li18.out[0] (.names at (8,1))                       0.000     1.881
| (intra 'clb' routing)                                                    0.000     1.881
reg_a[18].D[0] (dffsre at (8,1))                                           0.000     1.881
data arrival time                                                                    1.881

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[18].C[0] (dffsre at (8,1))                                           0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -1.881
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.955


#Path 76
Startpoint: b[8].inpad[0] (.input at (16,0) clocked by clk)
Endpoint  : reg_b[8].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
b[8].inpad[0] (.input at (16,0))                                            0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (inter-block routing)                                                     0.404     1.503
| (intra 'clb' routing)                                                     0.208     1.711
$abc$1262$abc$741$li28_li28.in[0] (.names at (11,1))                        0.000     1.711
| (primitive '.names' combinational delay)                                  0.120     1.831
$abc$1262$abc$741$li28_li28.out[0] (.names at (11,1))                       0.000     1.831
| (intra 'clb' routing)                                                     0.000     1.831
reg_b[8].D[0] (dffsre at (11,1))                                            0.000     1.831
data arrival time                                                                     1.831

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing)                                                     0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[8].C[0] (dffsre at (11,1))                                            0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -1.831
-------------------------------------------------------------------------------------------
slack (MET)                                                                           7.005


#Path 77
Startpoint: a[9].inpad[0] (.input at (6,0) clocked by clk)
Endpoint  : reg_a[9].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
a[9].inpad[0] (.input at (6,0))                                            0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (inter-block routing)                                                    0.284     1.383
| (intra 'clb' routing)                                                    0.208     1.591
$abc$1262$abc$741$li09_li09.in[0] (.names at (8,1))                        0.000     1.591
| (primitive '.names' combinational delay)                                 0.220     1.811
$abc$1262$abc$741$li09_li09.out[0] (.names at (8,1))                       0.000     1.811
| (intra 'clb' routing)                                                    0.000     1.811
reg_a[9].D[0] (dffsre at (8,1))                                            0.000     1.811
data arrival time                                                                    1.811

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[9].C[0] (dffsre at (8,1))                                            0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -1.811
------------------------------------------------------------------------------------------
slack (MET)                                                                          7.025


#End of timing report
