// Seed: 4165621502
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1;
  assign module_1.id_4 = 0;
  supply1 id_5 = 1;
endmodule
program module_1 (
    output supply0 id_0,
    input uwire id_1,
    output supply0 id_2,
    input wand id_3,
    output tri id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
endprogram
module module_2 (
    input tri0 id_0,
    output tri id_1,
    input tri1 id_2,
    output wire id_3,
    output wire id_4,
    input tri1 id_5,
    output supply1 id_6,
    output tri id_7,
    input uwire id_8,
    output wor id_9,
    input tri id_10,
    input tri1 id_11
);
  always #1 begin : LABEL_0
    id_4 = 1'b0 - 1;
    id_7 = id_2;
  end
  integer id_13 = id_13 ^ 1;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13
  );
  assign modCall_1.id_5 = 0;
endmodule
