digraph "CFG for '_Z13uplo_erfc_inviiiPKfiiPfii' function" {
	label="CFG for '_Z13uplo_erfc_inviiiPKfiiPfii' function";

	Node0x5067730 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%9:\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %12 = getelementptr i8, i8 addrspace(4)* %11, i64 4\l  %13 = bitcast i8 addrspace(4)* %12 to i16 addrspace(4)*\l  %14 = load i16, i16 addrspace(4)* %13, align 4, !range !4, !invariant.load !5\l  %15 = zext i16 %14 to i32\l  %16 = mul i32 %10, %15\l  %17 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %18 = add i32 %16, %17\l  %19 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %20 = getelementptr i8, i8 addrspace(4)* %11, i64 6\l  %21 = bitcast i8 addrspace(4)* %20 to i16 addrspace(4)*\l  %22 = load i16, i16 addrspace(4)* %21, align 2, !range !4, !invariant.load !5\l  %23 = zext i16 %22 to i32\l  %24 = mul i32 %19, %23\l  %25 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %26 = add i32 %24, %25\l  %27 = icmp slt i32 %18, %0\l  %28 = icmp slt i32 %26, %0\l  %29 = select i1 %27, i1 %28, i1 false\l  br i1 %29, label %30, label %205\l|{<s0>T|<s1>F}}"];
	Node0x5067730:s0 -> Node0x506bcf0;
	Node0x5067730:s1 -> Node0x506bd80;
	Node0x506bcf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%30:\l30:                                               \l  %31 = icmp eq i32 %1, 132\l  %32 = mul nsw i32 %18, %2\l  %33 = mul nsw i32 %26, %2\l  %34 = icmp sgt i32 %32, %33\l  %35 = icmp sge i32 %32, %33\l  %36 = select i1 %31, i1 %34, i1 %35\l  br i1 %36, label %37, label %205\l|{<s0>T|<s1>F}}"];
	Node0x506bcf0:s0 -> Node0x5069d70;
	Node0x506bcf0:s1 -> Node0x506bd80;
	Node0x5069d70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%37:\l37:                                               \l  %38 = add nsw i32 %18, %4\l  %39 = mul nsw i32 %26, %5\l  %40 = add nsw i32 %38, %39\l  %41 = sext i32 %40 to i64\l  %42 = getelementptr inbounds float, float addrspace(1)* %3, i64 %41\l  %43 = load float, float addrspace(1)* %42, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %44 = fcmp ogt float %43, 6.250000e-01\l  br i1 %44, label %45, label %124\l|{<s0>T|<s1>F}}"];
	Node0x5069d70:s0 -> Node0x506d430;
	Node0x5069d70:s1 -> Node0x506d4c0;
	Node0x506d430 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%45:\l45:                                               \l  %46 = fsub float 1.000000e+00, %43\l  %47 = tail call float @llvm.fabs.f32(float %46)\l  %48 = fcmp olt float %47, 3.750000e-01\l  br i1 %48, label %49, label %57\l|{<s0>T|<s1>F}}"];
	Node0x506d430:s0 -> Node0x506d920;
	Node0x506d430:s1 -> Node0x506d9b0;
	Node0x506d920 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%49:\l49:                                               \l  %50 = fmul float %46, %46\l  %51 = tail call float @llvm.fmuladd.f32(float %50, float 0x3FC48B6CA0000000,\l... float 0xBF9A2930A0000000)\l  %52 = tail call float @llvm.fmuladd.f32(float %50, float %51, float\l... 0x3FB65B0B40000000)\l  %53 = tail call float @llvm.fmuladd.f32(float %50, float %52, float\l... 0x3FB5581AE0000000)\l  %54 = tail call float @llvm.fmuladd.f32(float %50, float %53, float\l... 0x3FC05AA560000000)\l  %55 = tail call float @llvm.fmuladd.f32(float %50, float %54, float\l... 0x3FCDB27480000000)\l  %56 = tail call float @llvm.fmuladd.f32(float %50, float %55, float\l... 0x3FEC5BF8A0000000)\l  br label %116\l}"];
	Node0x506d920 -> Node0x506e630;
	Node0x506d9b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%57:\l57:                                               \l  %58 = fneg float %47\l  %59 = tail call float @llvm.fma.f32(float %58, float %47, float 1.000000e+00)\l  %60 = tail call i1 @llvm.amdgcn.class.f32(float %59, i32 144)\l  %61 = select i1 %60, float 0x41F0000000000000, float 1.000000e+00\l  %62 = fmul float %59, %61\l  %63 = tail call float @llvm.log2.f32(float %62)\l  %64 = fmul float %63, 0x3FE62E42E0000000\l  %65 = tail call i1 @llvm.amdgcn.class.f32(float %63, i32 519)\l  %66 = fneg float %64\l  %67 = tail call float @llvm.fma.f32(float %63, float 0x3FE62E42E0000000,\l... float %66)\l  %68 = tail call float @llvm.fma.f32(float %63, float 0x3E6EFA39E0000000,\l... float %67)\l  %69 = fadd float %64, %68\l  %70 = select i1 %65, float %63, float %69\l  %71 = select i1 %60, float 0x40362E4300000000, float 0.000000e+00\l  %72 = fsub float %70, %71\l  %73 = fcmp ogt float %72, -5.000000e+00\l  br i1 %73, label %74, label %84\l|{<s0>T|<s1>F}}"];
	Node0x506d9b0:s0 -> Node0x506fad0;
	Node0x506d9b0:s1 -> Node0x506fb60;
	Node0x506fad0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%74:\l74:                                               \l  %75 = fsub float -2.500000e+00, %72\l  %76 = tail call float @llvm.fmuladd.f32(float %75, float 0x3E5E2CB100000000,\l... float 0x3E970966C0000000)\l  %77 = tail call float @llvm.fmuladd.f32(float %75, float %76, float\l... 0xBECD8E6AE0000000)\l  %78 = tail call float @llvm.fmuladd.f32(float %75, float %77, float\l... 0xBED26B5820000000)\l  %79 = tail call float @llvm.fmuladd.f32(float %75, float %78, float\l... 0x3F2CA65B60000000)\l  %80 = tail call float @llvm.fmuladd.f32(float %75, float %79, float\l... 0xBF548A8100000000)\l  %81 = tail call float @llvm.fmuladd.f32(float %75, float %80, float\l... 0xBF711C9DE0000000)\l  %82 = tail call float @llvm.fmuladd.f32(float %75, float %81, float\l... 0x3FCF91EC60000000)\l  %83 = tail call float @llvm.fmuladd.f32(float %75, float %82, float\l... 0x3FF805C5E0000000)\l  br label %116\l}"];
	Node0x506fad0 -> Node0x506e630;
	Node0x506fb60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%84:\l84:                                               \l  %85 = fneg float %72\l  %86 = fcmp ogt float %72, 0xB9F0000000000000\l  %87 = select i1 %86, float 0x41F0000000000000, float 1.000000e+00\l  %88 = fmul float %87, %85\l  %89 = tail call float @llvm.sqrt.f32(float %88)\l  %90 = bitcast float %89 to i32\l  %91 = add nsw i32 %90, -1\l  %92 = bitcast i32 %91 to float\l  %93 = add nsw i32 %90, 1\l  %94 = bitcast i32 %93 to float\l  %95 = fneg float %94\l  %96 = tail call float @llvm.fma.f32(float %95, float %89, float %88)\l  %97 = fcmp ogt float %96, 0.000000e+00\l  %98 = fneg float %92\l  %99 = tail call float @llvm.fma.f32(float %98, float %89, float %88)\l  %100 = fcmp ole float %99, 0.000000e+00\l  %101 = select i1 %100, float %92, float %89\l  %102 = select i1 %97, float %94, float %101\l  %103 = select i1 %86, float 0x3EF0000000000000, float 1.000000e+00\l  %104 = fmul float %103, %102\l  %105 = tail call i1 @llvm.amdgcn.class.f32(float %88, i32 608)\l  %106 = select i1 %105, float %88, float %104\l  %107 = fadd float %106, -3.000000e+00\l  %108 = tail call float @llvm.fmuladd.f32(float %107, float\l... 0xBF2A3E1360000000, float 0x3F1A76AD60000000)\l  %109 = tail call float @llvm.fmuladd.f32(float %107, float %108, float\l... 0x3F561B8E40000000)\l  %110 = tail call float @llvm.fmuladd.f32(float %107, float %109, float\l... 0xBF6E17BCE0000000)\l  %111 = tail call float @llvm.fmuladd.f32(float %107, float %110, float\l... 0x3F77824F60000000)\l  %112 = tail call float @llvm.fmuladd.f32(float %107, float %111, float\l... 0xBF7F38BAE0000000)\l  %113 = tail call float @llvm.fmuladd.f32(float %107, float %112, float\l... 0x3F8354AFC0000000)\l  %114 = tail call float @llvm.fmuladd.f32(float %107, float %113, float\l... 0x3FF006DB60000000)\l  %115 = tail call float @llvm.fmuladd.f32(float %107, float %114, float\l... 0x4006A9EFC0000000)\l  br label %116\l}"];
	Node0x506fb60 -> Node0x506e630;
	Node0x506e630 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%116:\l116:                                              \l  %117 = phi float [ %56, %49 ], [ %83, %74 ], [ %115, %84 ]\l  %118 = fmul float %47, %117\l  %119 = fcmp ogt float %47, 1.000000e+00\l  %120 = select i1 %119, float 0x7FF8000000000000, float %118\l  %121 = fcmp oeq float %47, 1.000000e+00\l  %122 = select i1 %121, float 0x7FF0000000000000, float %120\l  %123 = tail call float @llvm.copysign.f32(float %122, float %46)\l  br label %190\l}"];
	Node0x506e630 -> Node0x5072cd0;
	Node0x506d4c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%124:\l124:                                              \l  %125 = fcmp ogt float %43, 0x3F50000000000000\l  br i1 %125, label %126, label %155\l|{<s0>T|<s1>F}}"];
	Node0x506d4c0:s0 -> Node0x5072e60;
	Node0x506d4c0:s1 -> Node0x5072ef0;
	Node0x5072e60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%126:\l126:                                              \l  %127 = fsub float 2.000000e+00, %43\l  %128 = fmul float %43, %127\l  %129 = tail call i1 @llvm.amdgcn.class.f32(float %128, i32 144)\l  %130 = select i1 %129, float 0x41F0000000000000, float 1.000000e+00\l  %131 = fmul float %128, %130\l  %132 = tail call float @llvm.log2.f32(float %131)\l  %133 = fmul float %132, 0x3FE62E42E0000000\l  %134 = tail call i1 @llvm.amdgcn.class.f32(float %132, i32 519)\l  %135 = fneg float %133\l  %136 = tail call float @llvm.fma.f32(float %132, float 0x3FE62E42E0000000,\l... float %135)\l  %137 = tail call float @llvm.fma.f32(float %132, float 0x3E6EFA39E0000000,\l... float %136)\l  %138 = fadd float %133, %137\l  %139 = select i1 %134, float %132, float %138\l  %140 = select i1 %129, float 0x40362E4300000000, float 0.000000e+00\l  %141 = fsub float %140, %139\l  %142 = fadd float %141, -3.125000e+00\l  %143 = tail call float @llvm.fmuladd.f32(float %142, float\l... 0x3E07EE6620000000, float 0xBE33F5A800000000)\l  %144 = tail call float @llvm.fmuladd.f32(float %142, float %143, float\l... 0xBE5B638F00000000)\l  %145 = tail call float @llvm.fmuladd.f32(float %142, float %144, float\l... 0x3E9C9CCC60000000)\l  %146 = tail call float @llvm.fmuladd.f32(float %142, float %145, float\l... 0xBEB72F8AE0000000)\l  %147 = tail call float @llvm.fmuladd.f32(float %142, float %146, float\l... 0xBEED21AA60000000)\l  %148 = tail call float @llvm.fmuladd.f32(float %142, float %147, float\l... 0x3F287AEBC0000000)\l  %149 = tail call float @llvm.fmuladd.f32(float %142, float %148, float\l... 0xBF48455D40000000)\l  %150 = tail call float @llvm.fmuladd.f32(float %142, float %149, float\l... 0xBF78B6CA40000000)\l  %151 = tail call float @llvm.fmuladd.f32(float %142, float %150, float\l... 0x3FCEBD80C0000000)\l  %152 = tail call float @llvm.fmuladd.f32(float %142, float %151, float\l... 0x3FFA755E80000000)\l  %153 = fneg float %43\l  %154 = tail call float @llvm.fmuladd.f32(float %153, float %152, float %152)\l  br label %190\l}"];
	Node0x5072e60 -> Node0x5072cd0;
	Node0x5072ef0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%155:\l155:                                              \l  %156 = tail call i1 @llvm.amdgcn.class.f32(float %43, i32 144)\l  %157 = select i1 %156, float 0x41F0000000000000, float 1.000000e+00\l  %158 = fmul float %43, %157\l  %159 = tail call float @llvm.log2.f32(float %158)\l  %160 = fmul float %159, 0x3FE62E42E0000000\l  %161 = tail call i1 @llvm.amdgcn.class.f32(float %159, i32 519)\l  %162 = fneg float %160\l  %163 = tail call float @llvm.fma.f32(float %159, float 0x3FE62E42E0000000,\l... float %162)\l  %164 = tail call float @llvm.fma.f32(float %159, float 0x3E6EFA39E0000000,\l... float %163)\l  %165 = fadd float %160, %164\l  %166 = select i1 %161, float %159, float %165\l  %167 = select i1 %156, float 0x40362E4300000000, float 0.000000e+00\l  %168 = fsub float %166, %167\l  %169 = fneg float %168\l  %170 = tail call float @llvm.sqrt.f32(float %169)\l  %171 = tail call float @llvm.amdgcn.rcp.f32(float %170)\l  %172 = fcmp ogt float %43, 0x3D50000000000000\l  br i1 %172, label %173, label %180\l|{<s0>T|<s1>F}}"];
	Node0x5072ef0:s0 -> Node0x5076970;
	Node0x5072ef0:s1 -> Node0x5076a00;
	Node0x5076970 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%173:\l173:                                              \l  %174 = tail call float @llvm.fmuladd.f32(float %171, float\l... 0xBFF57221E0000000, float 0x4007F61440000000)\l  %175 = tail call float @llvm.fmuladd.f32(float %171, float %174, float\l... 0xC0098DD400000000)\l  %176 = tail call float @llvm.fmuladd.f32(float %171, float %175, float\l... 0x4002C90660000000)\l  %177 = tail call float @llvm.fmuladd.f32(float %171, float %176, float\l... 0xBFF3A07EA0000000)\l  %178 = tail call float @llvm.fmuladd.f32(float %171, float %177, float\l... 0xBFABA546C0000000)\l  %179 = tail call float @llvm.fmuladd.f32(float %171, float %178, float\l... 0x3FF004E660000000)\l  br label %187\l}"];
	Node0x5076970 -> Node0x5077490;
	Node0x5076a00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%180:\l180:                                              \l  %181 = tail call float @llvm.fmuladd.f32(float %171, float\l... 0xC03649C6A0000000, float 0x4038FA8FA0000000)\l  %182 = tail call float @llvm.fmuladd.f32(float %171, float %181, float\l... 0xC02A112D80000000)\l  %183 = tail call float @llvm.fmuladd.f32(float %171, float %182, float\l... 0x401309D980000000)\l  %184 = tail call float @llvm.fmuladd.f32(float %171, float %183, float\l... 0xBFF9194880000000)\l  %185 = tail call float @llvm.fmuladd.f32(float %171, float %184, float\l... 0xBF9C084EC0000000)\l  %186 = tail call float @llvm.fmuladd.f32(float %171, float %185, float\l... 0x3FF00143E0000000)\l  br label %187\l}"];
	Node0x5076a00 -> Node0x5077490;
	Node0x5077490 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%187:\l187:                                              \l  %188 = phi float [ %179, %173 ], [ %186, %180 ]\l  %189 = fmul float %170, %188\l  br label %190\l}"];
	Node0x5077490 -> Node0x5072cd0;
	Node0x5072cd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%190:\l190:                                              \l  %191 = phi float [ %123, %116 ], [ %154, %126 ], [ %189, %187 ]\l  %192 = fcmp oeq float %43, 2.000000e+00\l  %193 = fcmp oeq float %43, 0.000000e+00\l  %194 = fcmp olt float %43, 0.000000e+00\l  %195 = fcmp ogt float %43, 2.000000e+00\l  %196 = or i1 %194, %195\l  %197 = select i1 %196, float 0x7FF8000000000000, float %191\l  %198 = select i1 %193, float 0x7FF0000000000000, float %197\l  %199 = select i1 %192, float 0xFFF0000000000000, float %198\l  %200 = add nsw i32 %18, %7\l  %201 = mul nsw i32 %26, %8\l  %202 = add nsw i32 %200, %201\l  %203 = sext i32 %202 to i64\l  %204 = getelementptr inbounds float, float addrspace(1)* %6, i64 %203\l  store float %199, float addrspace(1)* %204, align 4, !tbaa !7\l  br label %205\l}"];
	Node0x5072cd0 -> Node0x506bd80;
	Node0x506bd80 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%205:\l205:                                              \l  ret void\l}"];
}
