# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../06_demo_all.srcs/clk_wiz_0/ip/clk_wiz_0" \
"../../../../06_demo_all.srcs/mem_oled_char_lib/ip/mem_oled_char_lib/sim/mem_oled_char_lib.v" \
"../../../../06_demo_all.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0.v" \
"../../../../06_demo_all.srcs/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../06_demo_all.srcs/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0.v" \

sv xil_defaultlib  --include "../../../../06_demo_all.srcs/clk_wiz_0/ip/clk_wiz_0" \
"../../../../06_demo_all.srcs/sim_1/imports/code_base/src_tb/bfm_i2c_slave.sv" \
"../../../../06_demo_all.srcs/sim_1/imports/code_base/src_tb/bfm_uart.sv" \
"../../../../06_demo_all.srcs/sim_1/imports/code_base/src_tb/tb_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
