-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity krnl_lstm_readVec2Stream_float_4u_141_W_hf_19_rom is 
    generic(
             DWIDTH     : integer := 32; 
             AWIDTH     : integer := 6; 
             MEM_SIZE    : integer := 64
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of krnl_lstm_readVec2Stream_float_4u_141_W_hf_19_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "10111101011111100010011011100010", 
    1 => "10111101100011110010011001001111", 
    2 => "10111101100110001000111010110100", 
    3 => "10111101100100110100010011010100", 
    4 => "10111101011110001101111110111001", 
    5 => "10111101101000111001010000000010", 
    6 => "10111101000101101000101101011110", 
    7 => "10111101100010000000001010111100", 
    8 => "10111101011100000011011011110110", 
    9 => "10111101100100100100001010111111", 
    10 => "10111101100010011001111111110111", 
    11 => "10111101011101100111010010000000", 
    12 => "10111101100110010000000011111110", 
    13 => "10111101001111100000011101101000", 
    14 => "10111101100001000011011011110011", 
    15 => "10111101001111100101010111000100", 
    16 => "10111101010111000110100111110001", 
    17 => "10111101100000110111100000000000", 
    18 => "10111101011010101110010100111000", 
    19 => "10111101100001101110010010010110", 
    20 => "10111101011001010101010100110000", 
    21 => "10111101100100010001010001001011", 
    22 => "10111101101100000110011000110000", 
    23 => "10111100111011010010110011001000", 
    24 => "10111101011101001000100001101111", 
    25 => "10111101100001110110111100101011", 
    26 => "10111101100010011100111101100110", 
    27 => "10111101100000100011000010011101", 
    28 => "10111101100010000101010110110101", 
    29 => "00111101011001101011101000001110", 
    30 => "10111101100001000101010011001010", 
    31 => "10111101100000100101111110100010", 
    32 => "10111101001100100011100000001010", 
    33 => "10111101100001011111000110111001", 
    34 => "10111101100100001010101010101001", 
    35 => "10111101100010110011101110000100", 
    36 => "10111100100111101011101010101000", 
    37 => "10111101100001001101110111000001", 
    38 => "10111101100001000100101010000000", 
    39 => "00111100000100111011110110111011", 
    40 => "10111101001011010001111110100010", 
    41 => "10111101100001001010100101001001", 
    42 => "10111101011110001011010100111010", 
    43 => "10111101100100100100110110011010", 
    44 => "10111101100010000010010001000101", 
    45 => "10111101011010010100001000000001", 
    46 => "10111101100100001100101011011010", 
    47 => "10111101100101111010111100101000", 
    48 => "10111101011111100000100110111000", 
    49 => "10111101100010011101111111010111", 
    50 => "10111100111011111101001010111011", 
    51 => "10111101011001100101101010000001", 
    52 => "10111101100001001011101110101001", 
    53 => "10111101100011110001011101101100", 
    54 => "10111101011000101110011111001100", 
    55 => "10111101100000111011000100011101", 
    56 => "10111101100000111010100001011000", 
    57 => "10111101100010111001111101000101", 
    58 => "10111101011101100000001001010101", 
    59 => "10111101000101100001100010110101", 
    60 => "10111101100000001010100111111110", 
    61 => "10111101100010000101110000011000", 
    62 => "10111101011100111011111000100100", 
    63 => "10111101100010001111100000110111" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity krnl_lstm_readVec2Stream_float_4u_141_W_hf_19 is
    generic (
        DataWidth : INTEGER := 32;
        AddressRange : INTEGER := 64;
        AddressWidth : INTEGER := 6);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of krnl_lstm_readVec2Stream_float_4u_141_W_hf_19 is
    component krnl_lstm_readVec2Stream_float_4u_141_W_hf_19_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    krnl_lstm_readVec2Stream_float_4u_141_W_hf_19_rom_U :  component krnl_lstm_readVec2Stream_float_4u_141_W_hf_19_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


