verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../lab0_vivado.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../lab0_vivado.gen/sources_1/bd/design_1/ipshared/b28c/hdl" --include "../../../../lab0_vivado.gen/sources_1/bd/design_1/ip/design_1_axil_macc_0_0/drivers/axil_macc_v1_0/src" \
"../../../bd/design_1/ip/design_1_processing_system7_0_1/sim/design_1_processing_system7_0_1.v" \
"../../../../lab0_vivado.gen/sources_1/bd/design_1/ipshared/c47b/hdl/verilog/axil_macc_BUS1_s_axi.v" \
"../../../../lab0_vivado.gen/sources_1/bd/design_1/ipshared/c47b/hdl/verilog/axil_macc_mul_32s_32s_32_2_1.v" \
"../../../../lab0_vivado.gen/sources_1/bd/design_1/ipshared/c47b/hdl/verilog/axil_macc.v" \
"../../../bd/design_1/ip/design_1_axil_macc_0_0/sim/design_1_axil_macc_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
