###############################################################
#  Generated by:      Cadence Encounter 14.26-s039_1
#  OS:                Linux x86_64(Host ID EEX109)
#  Generated on:      Wed May 16 11:40:22 2018
#  Design:            FIR
#  Command:           optDesign -postCTS -hold -outDir reports/postCTSTimingReports
###############################################################
Path 1: MET Setup Check with Pin MAC_inst_1/ac_sum_old_reg_9_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_9_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.393
- Setup                         0.091
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.301
- Arrival Time                  7.664
= Slack Time                   42.637
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.637 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   42.639 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   42.763 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.005 |   0.131 |   42.768 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.133 |   0.264 |   42.901 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.002 |   0.266 |   42.903 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.130 |   0.396 |   43.033 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.397 |   43.034 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.386 |   0.783 |   43.420 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.784 |   43.421 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.840 |   43.477 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.840 |   43.477 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.948 |   43.585 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.948 |   43.585 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.054 |   43.691 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.054 |   43.691 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.162 |   43.799 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.162 |   43.799 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.362 |   43.999 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.362 |   43.999 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.376 |   1.737 |   44.374 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.738 |   44.375 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.091 |   1.829 |   44.466 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.829 |   44.466 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.061 |   44.698 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.062 |   44.698 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.479 |   45.116 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.479 |   45.116 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.797 |   45.434 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.797 |   45.434 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   3.183 |   45.819 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.183 |   45.820 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.242 |   45.878 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.242 |   45.879 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.321 |   3.563 |   46.200 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.563 |   46.200 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.620 |   46.257 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.620 |   46.257 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.280 |   3.900 |   46.537 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.901 |   46.537 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.282 |   4.183 |   46.820 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.183 |   46.820 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.462 |   47.099 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.462 |   47.099 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.740 |   47.377 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.741 |   47.377 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.427 |   5.168 |   47.805 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.168 |   47.805 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.038 |   5.206 |   47.843 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.206 |   47.843 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   5.384 |   48.021 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.384 |   48.021 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.182 |   5.566 |   48.203 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.566 |   48.203 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.074 |   5.640 |   48.277 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.002 |   5.642 |   48.279 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.307 |   5.949 |   48.586 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.949 |   48.586 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.276 |   6.226 |   48.863 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.226 |   48.863 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.283 |   6.509 |   49.146 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.509 |   49.146 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.280 |   6.789 |   49.426 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.789 |   49.426 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_8/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.277 |   7.066 |   49.703 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_9/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.000 |   7.066 |   49.703 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_9/S   |   ^   | MAC_inst_1/ac_sum_new[9]                           | FA_X1     | 0.413 |   7.480 |   50.117 | 
     | MAC_inst_1/U111/A                            |   ^   | MAC_inst_1/ac_sum_new[9]                           | INV_X1    | 0.000 |   7.480 |   50.117 | 
     | MAC_inst_1/U111/ZN                           |   v   | MAC_inst_1/n2                                      | INV_X1    | 0.035 |   7.515 |   50.152 | 
     | MAC_inst_1/U28/B2                            |   v   | MAC_inst_1/n2                                      | OAI22_X1  | 0.000 |   7.515 |   50.152 | 
     | MAC_inst_1/U28/ZN                            |   ^   | MAC_inst_1/n103                                    | OAI22_X1  | 0.149 |   7.664 |   50.301 | 
     | MAC_inst_1/ac_sum_old_reg_9_/D               |   ^   | MAC_inst_1/n103                                    | DFF_X1    | 0.000 |   7.664 |   50.301 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -42.637 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -42.635 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -42.511 | 
     | clk__L2_I5/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.128 |  -42.509 | 
     | clk__L2_I5/Z                    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.133 |   0.261 |  -42.376 | 
     | clk__L3_I26/A                   |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.001 |   0.261 |  -42.376 | 
     | clk__L3_I26/Z                   |   ^   | clk__L3_N26 | CLKBUF_X3 | 0.130 |   0.392 |  -42.245 | 
     | MAC_inst_1/ac_sum_old_reg_9_/CK |   ^   | clk__L3_N26 | DFF_X1    | 0.001 |   0.393 |  -42.244 | 
     +------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin MAC_inst_4/ac_sum_old_reg_9_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_9_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.394
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.304
- Arrival Time                  7.665
= Slack Time                   42.639
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.639 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   42.641 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   42.765 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.005 |   0.131 |   42.770 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.133 |   0.263 |   42.902 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.264 |   42.903 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.131 |   0.395 |   43.034 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.395 |   43.034 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.387 |   0.782 |   43.421 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.783 |   43.422 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.840 |   43.479 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.840 |   43.479 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.948 |   43.587 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.948 |   43.587 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.053 |   43.692 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.053 |   43.692 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.162 |   43.801 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.163 |   43.801 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.201 |   1.363 |   44.002 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.363 |   44.002 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.376 |   1.740 |   44.379 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.741 |   44.380 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.831 |   44.470 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.831 |   44.470 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.062 |   44.701 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.062 |   44.701 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.478 |   45.117 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.479 |   45.117 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.798 |   45.436 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.798 |   45.437 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.396 |   3.194 |   45.833 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.194 |   45.833 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.254 |   45.893 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.254 |   45.893 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.325 |   3.579 |   46.218 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.579 |   46.218 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.061 |   3.640 |   46.279 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.640 |   46.279 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.918 |   46.557 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.918 |   46.557 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.280 |   4.198 |   46.836 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.198 |   46.837 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.476 |   47.115 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.476 |   47.115 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.755 |   47.394 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.755 |   47.394 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   5.034 |   47.673 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   5.034 |   47.673 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.436 |   5.470 |   48.109 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.470 |   48.109 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.043 |   5.513 |   48.152 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.513 |   48.152 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.179 |   5.692 |   48.331 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.693 |   48.331 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.177 |   5.869 |   48.508 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.870 |   48.509 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.058 |   5.928 |   48.567 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.001 |   5.929 |   48.567 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.305 |   6.233 |   48.872 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.233 |   48.872 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.281 |   6.514 |   49.153 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.514 |   49.153 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.280 |   6.794 |   49.433 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.795 |   49.434 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_8/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.280 |   7.074 |   49.713 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_9/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.000 |   7.074 |   49.713 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_9/S   |   ^   | MAC_inst_4/ac_sum_new[9]                           | FA_X1     | 0.412 |   7.486 |   50.125 | 
     | MAC_inst_4/U111/A                            |   ^   | MAC_inst_4/ac_sum_new[9]                           | INV_X1    | 0.000 |   7.486 |   50.125 | 
     | MAC_inst_4/U111/ZN                           |   v   | MAC_inst_4/n2                                      | INV_X1    | 0.033 |   7.519 |   50.158 | 
     | MAC_inst_4/U28/B2                            |   v   | MAC_inst_4/n2                                      | OAI22_X1  | 0.000 |   7.519 |   50.158 | 
     | MAC_inst_4/U28/ZN                            |   ^   | MAC_inst_4/n154                                    | OAI22_X1  | 0.146 |   7.665 |   50.304 | 
     | MAC_inst_4/ac_sum_old_reg_9_/D               |   ^   | MAC_inst_4/n154                                    | DFF_X1    | 0.000 |   7.665 |   50.304 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -42.639 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -42.637 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -42.513 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.127 |  -42.512 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.132 |   0.260 |  -42.379 | 
     | clk__L3_I21/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.260 |  -42.379 | 
     | clk__L3_I21/Z                   |   ^   | clk__L3_N21 | CLKBUF_X3 | 0.133 |   0.393 |  -42.246 | 
     | MAC_inst_4/ac_sum_old_reg_9_/CK |   ^   | clk__L3_N21 | DFF_X1    | 0.001 |   0.394 |  -42.245 | 
     +------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin MAC_inst_2/ac_sum_old_reg_9_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_9_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.390
- Setup                         0.093
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.296
- Arrival Time                  7.642
= Slack Time                   42.654
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.654 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   42.656 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   42.780 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.129 |   42.783 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.131 |   0.260 |   42.914 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.260 |   42.915 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.131 |   0.392 |   43.046 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.392 |   43.046 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.393 |   0.785 |   43.439 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.786 |   43.441 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.058 |   0.844 |   43.498 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.844 |   43.499 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.953 |   43.607 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.953 |   43.607 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   1.059 |   43.713 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.059 |   43.713 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.166 |   43.820 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.166 |   43.821 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.366 |   44.020 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.366 |   44.020 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.386 |   1.752 |   44.406 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.754 |   44.408 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.842 |   44.496 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.842 |   44.496 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.074 |   44.728 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.074 |   44.728 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.414 |   2.487 |   45.142 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.487 |   45.142 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.316 |   2.803 |   45.458 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.803 |   45.458 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.407 |   3.210 |   45.865 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.211 |   45.865 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.062 |   3.272 |   45.927 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.273 |   45.927 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.590 |   46.244 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.590 |   46.244 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.647 |   46.301 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.647 |   46.301 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.926 |   46.580 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.926 |   46.580 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   4.205 |   46.860 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.206 |   46.860 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.484 |   47.138 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.484 |   47.139 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.283 |   4.767 |   47.422 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.768 |   47.422 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   5.047 |   47.701 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   5.047 |   47.701 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.429 |   5.476 |   48.130 | 
     | MAC_inst_2/mac_operate_inst/U9/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.476 |   48.131 | 
     | MAC_inst_2/mac_operate_inst/U9/ZN            |   v   | MAC_inst_2/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.517 |   48.171 | 
     | MAC_inst_2/mac_operate_inst/U72/A            |   v   | MAC_inst_2/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.517 |   48.171 | 
     | MAC_inst_2/mac_operate_inst/U72/Z            |   v   | MAC_inst_2/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.695 |   48.350 | 
     | MAC_inst_2/mac_operate_inst/U45/B1           |   v   | MAC_inst_2/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.695 |   48.350 | 
     | MAC_inst_2/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n56                    | AOI22_X1  | 0.159 |   5.854 |   48.508 | 
     | MAC_inst_2/mac_operate_inst/U43/A            |   ^   | MAC_inst_2/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.854 |   48.508 | 
     | MAC_inst_2/mac_operate_inst/U43/ZN           |   v   | MAC_inst_2/mac_operate_inst/n27                    | INV_X1    | 0.052 |   5.906 |   48.560 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_2/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.906 |   48.561 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.299 |   6.205 |   48.860 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.205 |   48.860 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.282 |   6.487 |   49.141 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.487 |   49.142 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.280 |   6.767 |   49.421 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.767 |   49.421 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_8/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.276 |   7.043 |   49.698 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_9/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.000 |   7.043 |   49.698 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_9/S   |   ^   | MAC_inst_2/ac_sum_new[9]                           | FA_X1     | 0.412 |   7.455 |   50.109 | 
     | MAC_inst_2/U111/A                            |   ^   | MAC_inst_2/ac_sum_new[9]                           | INV_X1    | 0.000 |   7.455 |   50.109 | 
     | MAC_inst_2/U111/ZN                           |   v   | MAC_inst_2/n3                                      | INV_X1    | 0.033 |   7.488 |   50.142 | 
     | MAC_inst_2/U28/B2                            |   v   | MAC_inst_2/n3                                      | OAI22_X1  | 0.000 |   7.488 |   50.142 | 
     | MAC_inst_2/U28/ZN                            |   ^   | MAC_inst_2/n155                                    | OAI22_X1  | 0.154 |   7.642 |   50.296 | 
     | MAC_inst_2/ac_sum_old_reg_9_/D               |   ^   | MAC_inst_2/n155                                    | DFF_X1    | 0.000 |   7.642 |   50.296 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -42.654 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -42.652 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -42.529 | 
     | clk__L2_I6/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.128 |  -42.526 | 
     | clk__L2_I6/Z                    |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.131 |   0.259 |  -42.395 | 
     | clk__L3_I33/A                   |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.260 |  -42.394 | 
     | clk__L3_I33/Z                   |   ^   | clk__L3_N33 | CLKBUF_X3 | 0.129 |   0.389 |  -42.265 | 
     | MAC_inst_2/ac_sum_old_reg_9_/CK |   ^   | clk__L3_N33 | DFF_X1    | 0.001 |   0.390 |  -42.265 | 
     +------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin MAC_inst_3/ac_sum_old_reg_9_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_9_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.396
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.306
- Arrival Time                  7.625
= Slack Time                   42.681
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.681 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   42.684 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   42.807 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.129 |   42.810 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.131 |   0.260 |   42.941 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.260 |   42.942 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.131 |   0.391 |   43.072 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.392 |   43.073 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.407 |   0.799 |   43.480 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.002 |   0.801 |   43.482 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.857 |   43.539 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.858 |   43.539 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.110 |   0.967 |   43.649 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.968 |   43.649 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.073 |   43.754 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.073 |   43.754 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.182 |   43.863 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.182 |   43.863 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.382 |   44.064 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.383 |   44.064 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.392 |   1.775 |   44.456 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.777 |   44.458 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.866 |   44.547 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.866 |   44.547 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.098 |   44.779 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.098 |   44.779 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.514 |   45.195 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.514 |   45.195 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.833 |   45.514 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.833 |   45.514 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.382 |   3.215 |   45.897 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.215 |   45.897 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.275 |   45.957 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.276 |   45.957 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.587 |   46.268 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.587 |   46.268 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.644 |   46.325 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.644 |   46.325 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.920 |   46.601 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.920 |   46.601 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.196 |   46.878 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.196 |   46.878 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.427 |   4.623 |   47.305 | 
     | MAC_inst_3/mac_operate_inst/U5/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.624 |   47.305 | 
     | MAC_inst_3/mac_operate_inst/U5/ZN            |   v   | MAC_inst_3/mac_operate_inst/n3                     | INV_X1    | 0.038 |   4.661 |   47.343 | 
     | MAC_inst_3/mac_operate_inst/U78/A            |   v   | MAC_inst_3/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.662 |   47.343 | 
     | MAC_inst_3/mac_operate_inst/U78/Z            |   v   | MAC_inst_3/mac_operate_inst/N23                    | XOR2_X1   | 0.178 |   4.839 |   47.521 | 
     | MAC_inst_3/mac_operate_inst/U18/B1           |   v   | MAC_inst_3/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.839 |   47.521 | 
     | MAC_inst_3/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n35                    | AOI22_X1  | 0.162 |   5.002 |   47.683 | 
     | MAC_inst_3/mac_operate_inst/U17/A            |   ^   | MAC_inst_3/mac_operate_inst/n35                    | INV_X1    | 0.000 |   5.002 |   47.683 | 
     | MAC_inst_3/mac_operate_inst/U17/ZN           |   v   | MAC_inst_3/mac_operate_inst/n30                    | INV_X1    | 0.053 |   5.055 |   47.736 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_3/mac_operate_inst/n30                    | FA_X1     | 0.000 |   5.055 |   47.737 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.304 |   5.360 |   48.041 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   5.360 |   48.041 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.279 |   5.639 |   48.320 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.000 |   5.639 |   48.320 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.281 |   5.920 |   48.602 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.921 |   48.602 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.281 |   6.201 |   48.883 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.202 |   48.883 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.276 |   6.478 |   49.159 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.478 |   49.159 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.280 |   6.759 |   49.440 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.759 |   49.440 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_8/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.277 |   7.035 |   49.717 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_9/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.000 |   7.036 |   49.717 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_9/S   |   ^   | MAC_inst_3/ac_sum_new[9]                           | FA_X1     | 0.409 |   7.445 |   50.126 | 
     | MAC_inst_3/U111/A                            |   ^   | MAC_inst_3/ac_sum_new[9]                           | INV_X1    | 0.000 |   7.445 |   50.126 | 
     | MAC_inst_3/U111/ZN                           |   v   | MAC_inst_3/n2                                      | INV_X1    | 0.034 |   7.479 |   50.160 | 
     | MAC_inst_3/U28/B2                            |   v   | MAC_inst_3/n2                                      | OAI22_X1  | 0.000 |   7.479 |   50.160 | 
     | MAC_inst_3/U28/ZN                            |   ^   | MAC_inst_3/n154                                    | OAI22_X1  | 0.146 |   7.625 |   50.306 | 
     | MAC_inst_3/ac_sum_old_reg_9_/D               |   ^   | MAC_inst_3/n154                                    | DFF_X1    | 0.000 |   7.625 |   50.306 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -42.681 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -42.679 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -42.556 | 
     | clk__L2_I6/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.128 |  -42.553 | 
     | clk__L2_I6/Z                    |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.131 |   0.259 |  -42.422 | 
     | clk__L3_I30/A                   |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.260 |  -42.421 | 
     | clk__L3_I30/Z                   |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.134 |   0.394 |  -42.287 | 
     | MAC_inst_3/ac_sum_old_reg_9_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.002 |   0.396 |  -42.285 | 
     +------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin MAC_inst_1/data_out_reg_9_/CK 
Endpoint:   MAC_inst_1/data_out_reg_9_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.393
- Setup                         0.084
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.308
- Arrival Time                  7.625
= Slack Time                   42.684
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.684 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   42.686 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   42.809 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.005 |   0.131 |   42.814 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.133 |   0.264 |   42.948 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.002 |   0.266 |   42.949 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.130 |   0.396 |   43.079 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.397 |   43.081 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.386 |   0.783 |   43.467 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.784 |   43.468 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.840 |   43.524 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.840 |   43.524 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.948 |   43.632 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.948 |   43.632 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.054 |   43.737 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.054 |   43.737 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.162 |   43.845 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.162 |   43.845 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.362 |   44.045 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.362 |   44.045 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.376 |   1.737 |   44.421 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.738 |   44.421 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.091 |   1.829 |   44.512 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.829 |   44.513 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.061 |   44.745 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.062 |   44.745 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.479 |   45.162 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.479 |   45.163 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.797 |   45.480 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.797 |   45.480 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   3.183 |   45.866 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.183 |   45.866 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.242 |   45.925 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.242 |   45.925 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.321 |   3.563 |   46.246 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.563 |   46.247 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.620 |   46.303 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.620 |   46.303 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.280 |   3.900 |   46.584 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.901 |   46.584 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.282 |   4.183 |   46.866 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.183 |   46.867 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.462 |   47.146 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.462 |   47.146 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.740 |   47.424 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.741 |   47.424 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.427 |   5.168 |   47.851 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.168 |   47.852 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.038 |   5.206 |   47.889 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.206 |   47.889 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   5.384 |   48.067 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.384 |   48.067 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.182 |   5.566 |   48.249 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.566 |   48.250 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.074 |   5.640 |   48.324 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.002 |   5.642 |   48.325 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.307 |   5.949 |   48.633 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.949 |   48.633 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.276 |   6.226 |   48.909 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.226 |   48.909 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.283 |   6.509 |   49.192 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.509 |   49.193 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.280 |   6.789 |   49.472 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.789 |   49.472 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_8/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.277 |   7.066 |   49.750 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_9/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.000 |   7.066 |   49.750 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_9/S   |   ^   | MAC_inst_1/ac_sum_new[9]                           | FA_X1     | 0.413 |   7.480 |   50.163 | 
     | MAC_inst_1/U111/A                            |   ^   | MAC_inst_1/ac_sum_new[9]                           | INV_X1    | 0.000 |   7.480 |   50.163 | 
     | MAC_inst_1/U111/ZN                           |   v   | MAC_inst_1/n2                                      | INV_X1    | 0.035 |   7.515 |   50.199 | 
     | MAC_inst_1/U87/B2                            |   v   | MAC_inst_1/n2                                      | OAI21_X1  | 0.000 |   7.515 |   50.199 | 
     | MAC_inst_1/U87/ZN                            |   ^   | MAC_inst_1/n93                                     | OAI21_X1  | 0.109 |   7.625 |   50.308 | 
     | MAC_inst_1/data_out_reg_9_/D                 |   ^   | MAC_inst_1/n93                                     | DFF_X1    | 0.000 |   7.625 |   50.308 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -42.684 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -42.681 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -42.558 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.128 |  -42.556 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.133 |   0.261 |  -42.423 | 
     | clk__L3_I26/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.001 |   0.261 |  -42.422 | 
     | clk__L3_I26/Z                 |   ^   | clk__L3_N26 | CLKBUF_X3 | 0.130 |   0.392 |  -42.292 | 
     | MAC_inst_1/data_out_reg_9_/CK |   ^   | clk__L3_N26 | DFF_X1    | 0.001 |   0.393 |  -42.291 | 
     +----------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin MAC_inst_4/data_out_reg_9_/CK 
Endpoint:   MAC_inst_4/data_out_reg_9_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.393
- Setup                         0.082
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.311
- Arrival Time                  7.623
= Slack Time                   42.688
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.688 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   42.690 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   42.814 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.005 |   0.131 |   42.819 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.133 |   0.263 |   42.951 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.264 |   42.952 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.131 |   0.395 |   43.083 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.395 |   43.083 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.387 |   0.782 |   43.470 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.783 |   43.471 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.840 |   43.528 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.840 |   43.528 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.948 |   43.636 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.948 |   43.636 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.053 |   43.741 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.053 |   43.741 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.162 |   43.850 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.163 |   43.850 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.201 |   1.363 |   44.051 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.363 |   44.051 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.376 |   1.740 |   44.427 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.741 |   44.428 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.831 |   44.518 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.831 |   44.519 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.062 |   44.750 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.062 |   44.750 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.478 |   45.166 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.479 |   45.166 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.798 |   45.485 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.798 |   45.485 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.396 |   3.194 |   45.882 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.194 |   45.882 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.254 |   45.942 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.254 |   45.942 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.325 |   3.579 |   46.267 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.579 |   46.267 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.061 |   3.640 |   46.328 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.640 |   46.328 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.918 |   46.606 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.918 |   46.606 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.280 |   4.198 |   46.885 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.198 |   46.886 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.476 |   47.164 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.476 |   47.164 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.755 |   47.442 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.755 |   47.443 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   5.034 |   47.722 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   5.034 |   47.722 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.436 |   5.470 |   48.158 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.470 |   48.158 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.043 |   5.513 |   48.201 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.513 |   48.201 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.179 |   5.692 |   48.380 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.693 |   48.380 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.177 |   5.869 |   48.557 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.870 |   48.557 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.058 |   5.928 |   48.616 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.001 |   5.929 |   48.616 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.305 |   6.233 |   48.921 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.233 |   48.921 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.281 |   6.514 |   49.202 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.514 |   49.202 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.280 |   6.794 |   49.482 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.795 |   49.482 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_8/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.280 |   7.074 |   49.762 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_9/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.000 |   7.074 |   49.762 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_9/S   |   ^   | MAC_inst_4/ac_sum_new[9]                           | FA_X1     | 0.412 |   7.486 |   50.174 | 
     | MAC_inst_4/U111/A                            |   ^   | MAC_inst_4/ac_sum_new[9]                           | INV_X1    | 0.000 |   7.486 |   50.174 | 
     | MAC_inst_4/U111/ZN                           |   v   | MAC_inst_4/n2                                      | INV_X1    | 0.033 |   7.519 |   50.207 | 
     | MAC_inst_4/U87/B2                            |   v   | MAC_inst_4/n2                                      | OAI21_X1  | 0.000 |   7.519 |   50.207 | 
     | MAC_inst_4/U87/ZN                            |   ^   | MAC_inst_4/n164                                    | OAI21_X1  | 0.104 |   7.623 |   50.311 | 
     | MAC_inst_4/data_out_reg_9_/D                 |   ^   | MAC_inst_4/n164                                    | DFF_X1    | 0.000 |   7.623 |   50.311 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -42.688 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -42.686 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -42.562 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.128 |  -42.560 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.133 |   0.261 |  -42.427 | 
     | clk__L3_I26/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.001 |   0.261 |  -42.427 | 
     | clk__L3_I26/Z                 |   ^   | clk__L3_N26 | CLKBUF_X3 | 0.130 |   0.392 |  -42.296 | 
     | MAC_inst_4/data_out_reg_9_/CK |   ^   | clk__L3_N26 | DFF_X1    | 0.001 |   0.393 |  -42.295 | 
     +----------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin MAC_inst_2/data_out_reg_9_/CK 
Endpoint:   MAC_inst_2/data_out_reg_9_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.390
- Setup                         0.083
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.307
- Arrival Time                  7.599
= Slack Time                   42.708
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.708 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   42.710 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   42.834 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.129 |   42.837 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.131 |   0.260 |   42.968 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.260 |   42.968 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.131 |   0.392 |   43.099 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.392 |   43.100 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.393 |   0.785 |   43.493 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.786 |   43.494 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.058 |   0.844 |   43.552 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.844 |   43.552 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.953 |   43.660 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.953 |   43.661 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   1.059 |   43.767 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.059 |   43.767 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.166 |   43.874 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.166 |   43.874 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.366 |   44.074 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.366 |   44.074 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.386 |   1.752 |   44.460 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.754 |   44.461 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.842 |   44.550 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.842 |   44.550 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.074 |   44.782 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.074 |   44.782 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.414 |   2.487 |   45.195 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.487 |   45.195 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.316 |   2.803 |   45.511 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.803 |   45.511 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.407 |   3.210 |   45.918 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.211 |   45.919 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.062 |   3.272 |   45.980 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.273 |   45.980 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.590 |   46.298 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.590 |   46.298 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.647 |   46.354 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.647 |   46.355 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.926 |   46.634 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.926 |   46.634 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   4.205 |   46.913 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.206 |   46.913 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.484 |   47.192 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.484 |   47.192 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.283 |   4.767 |   47.475 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.768 |   47.476 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   5.047 |   47.755 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   5.047 |   47.755 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.429 |   5.476 |   48.184 | 
     | MAC_inst_2/mac_operate_inst/U9/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.476 |   48.184 | 
     | MAC_inst_2/mac_operate_inst/U9/ZN            |   v   | MAC_inst_2/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.517 |   48.225 | 
     | MAC_inst_2/mac_operate_inst/U72/A            |   v   | MAC_inst_2/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.517 |   48.225 | 
     | MAC_inst_2/mac_operate_inst/U72/Z            |   v   | MAC_inst_2/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.695 |   48.403 | 
     | MAC_inst_2/mac_operate_inst/U45/B1           |   v   | MAC_inst_2/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.695 |   48.403 | 
     | MAC_inst_2/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n56                    | AOI22_X1  | 0.159 |   5.854 |   48.562 | 
     | MAC_inst_2/mac_operate_inst/U43/A            |   ^   | MAC_inst_2/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.854 |   48.562 | 
     | MAC_inst_2/mac_operate_inst/U43/ZN           |   v   | MAC_inst_2/mac_operate_inst/n27                    | INV_X1    | 0.052 |   5.906 |   48.614 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_2/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.906 |   48.614 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.299 |   6.205 |   48.913 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.205 |   48.913 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.282 |   6.487 |   49.195 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.487 |   49.195 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.280 |   6.767 |   49.475 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.767 |   49.475 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_8/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.276 |   7.043 |   49.751 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_9/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.000 |   7.043 |   49.751 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_9/S   |   ^   | MAC_inst_2/ac_sum_new[9]                           | FA_X1     | 0.412 |   7.455 |   50.163 | 
     | MAC_inst_2/U111/A                            |   ^   | MAC_inst_2/ac_sum_new[9]                           | INV_X1    | 0.000 |   7.455 |   50.163 | 
     | MAC_inst_2/U111/ZN                           |   v   | MAC_inst_2/n3                                      | INV_X1    | 0.033 |   7.488 |   50.196 | 
     | MAC_inst_2/U87/B2                            |   v   | MAC_inst_2/n3                                      | OAI21_X1  | 0.000 |   7.488 |   50.196 | 
     | MAC_inst_2/U87/ZN                            |   ^   | MAC_inst_2/n165                                    | OAI21_X1  | 0.111 |   7.599 |   50.307 | 
     | MAC_inst_2/data_out_reg_9_/D                 |   ^   | MAC_inst_2/n165                                    | DFF_X1    | 0.000 |   7.599 |   50.307 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -42.708 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -42.706 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -42.582 | 
     | clk__L2_I6/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.128 |  -42.580 | 
     | clk__L2_I6/Z                  |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.131 |   0.259 |  -42.449 | 
     | clk__L3_I33/A                 |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.260 |  -42.448 | 
     | clk__L3_I33/Z                 |   ^   | clk__L3_N33 | CLKBUF_X3 | 0.129 |   0.389 |  -42.319 | 
     | MAC_inst_2/data_out_reg_9_/CK |   ^   | clk__L3_N33 | DFF_X1    | 0.001 |   0.390 |  -42.318 | 
     +----------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin MAC_inst_3/data_out_reg_9_/CK 
Endpoint:   MAC_inst_3/data_out_reg_9_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.395
- Setup                         0.084
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.312
- Arrival Time                  7.589
= Slack Time                   42.723
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.723 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   42.725 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   42.849 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.129 |   42.852 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.131 |   0.260 |   42.983 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.260 |   42.984 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.131 |   0.391 |   43.114 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.392 |   43.115 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.407 |   0.799 |   43.522 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.002 |   0.801 |   43.524 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.857 |   43.581 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.858 |   43.581 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.110 |   0.967 |   43.691 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.968 |   43.691 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.073 |   43.796 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.073 |   43.796 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.182 |   43.905 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.182 |   43.905 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.382 |   44.106 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.383 |   44.106 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.392 |   1.775 |   44.498 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.777 |   44.500 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.866 |   44.589 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.866 |   44.589 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.098 |   44.821 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.098 |   44.821 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.514 |   45.237 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.514 |   45.237 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.833 |   45.556 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.833 |   45.556 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.382 |   3.215 |   45.938 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.215 |   45.939 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.275 |   45.999 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.276 |   45.999 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.587 |   46.310 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.587 |   46.310 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.644 |   46.367 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.644 |   46.367 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.920 |   46.643 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.920 |   46.643 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.196 |   46.920 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.196 |   46.920 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.427 |   4.623 |   47.347 | 
     | MAC_inst_3/mac_operate_inst/U5/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.624 |   47.347 | 
     | MAC_inst_3/mac_operate_inst/U5/ZN            |   v   | MAC_inst_3/mac_operate_inst/n3                     | INV_X1    | 0.038 |   4.661 |   47.385 | 
     | MAC_inst_3/mac_operate_inst/U78/A            |   v   | MAC_inst_3/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.662 |   47.385 | 
     | MAC_inst_3/mac_operate_inst/U78/Z            |   v   | MAC_inst_3/mac_operate_inst/N23                    | XOR2_X1   | 0.178 |   4.839 |   47.563 | 
     | MAC_inst_3/mac_operate_inst/U18/B1           |   v   | MAC_inst_3/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.839 |   47.563 | 
     | MAC_inst_3/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n35                    | AOI22_X1  | 0.162 |   5.002 |   47.725 | 
     | MAC_inst_3/mac_operate_inst/U17/A            |   ^   | MAC_inst_3/mac_operate_inst/n35                    | INV_X1    | 0.000 |   5.002 |   47.725 | 
     | MAC_inst_3/mac_operate_inst/U17/ZN           |   v   | MAC_inst_3/mac_operate_inst/n30                    | INV_X1    | 0.053 |   5.055 |   47.778 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_3/mac_operate_inst/n30                    | FA_X1     | 0.000 |   5.055 |   47.778 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.304 |   5.360 |   48.083 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   5.360 |   48.083 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.279 |   5.639 |   48.362 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.000 |   5.639 |   48.362 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.281 |   5.920 |   48.644 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.921 |   48.644 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.281 |   6.201 |   48.925 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.202 |   48.925 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.276 |   6.478 |   49.201 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.478 |   49.201 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.280 |   6.759 |   49.482 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.759 |   49.482 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_8/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.277 |   7.035 |   49.759 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_9/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.000 |   7.036 |   49.759 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_9/S   |   ^   | MAC_inst_3/ac_sum_new[9]                           | FA_X1     | 0.409 |   7.445 |   50.168 | 
     | MAC_inst_3/U111/A                            |   ^   | MAC_inst_3/ac_sum_new[9]                           | INV_X1    | 0.000 |   7.445 |   50.168 | 
     | MAC_inst_3/U111/ZN                           |   v   | MAC_inst_3/n2                                      | INV_X1    | 0.034 |   7.479 |   50.202 | 
     | MAC_inst_3/U87/B2                            |   v   | MAC_inst_3/n2                                      | OAI21_X1  | 0.000 |   7.479 |   50.202 | 
     | MAC_inst_3/U87/ZN                            |   ^   | MAC_inst_3/n164                                    | OAI21_X1  | 0.110 |   7.589 |   50.312 | 
     | MAC_inst_3/data_out_reg_9_/D                 |   ^   | MAC_inst_3/n164                                    | DFF_X1    | 0.000 |   7.589 |   50.312 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -42.723 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -42.721 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -42.598 | 
     | clk__L2_I6/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.128 |  -42.595 | 
     | clk__L2_I6/Z                  |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.131 |   0.259 |  -42.464 | 
     | clk__L3_I30/A                 |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.260 |  -42.463 | 
     | clk__L3_I30/Z                 |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.134 |   0.394 |  -42.329 | 
     | MAC_inst_3/data_out_reg_9_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.001 |   0.396 |  -42.328 | 
     +----------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin MAC_inst_4/ac_sum_old_reg_8_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_8_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.394
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.304
- Arrival Time                  7.389
= Slack Time                   42.916
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.916 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   42.918 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   43.042 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.005 |   0.131 |   43.047 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.133 |   0.263 |   43.179 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.264 |   43.180 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.131 |   0.395 |   43.311 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.395 |   43.311 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.387 |   0.782 |   43.698 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.783 |   43.699 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.840 |   43.756 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.840 |   43.756 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.948 |   43.864 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.948 |   43.864 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.053 |   43.969 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.053 |   43.969 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.162 |   44.078 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.163 |   44.078 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.201 |   1.363 |   44.279 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.363 |   44.279 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.376 |   1.740 |   44.656 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.741 |   44.657 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.831 |   44.747 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.831 |   44.747 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.062 |   44.978 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.062 |   44.978 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.478 |   45.394 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.479 |   45.394 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.798 |   45.713 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.798 |   45.714 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.396 |   3.194 |   46.110 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.194 |   46.110 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.254 |   46.170 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.254 |   46.170 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.325 |   3.579 |   46.495 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.579 |   46.495 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.061 |   3.640 |   46.556 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.640 |   46.556 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.918 |   46.834 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.918 |   46.834 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.280 |   4.198 |   47.113 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.198 |   47.114 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.476 |   47.392 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.476 |   47.392 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.755 |   47.671 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.755 |   47.671 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   5.034 |   47.950 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   5.034 |   47.950 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.436 |   5.470 |   48.386 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.470 |   48.386 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.043 |   5.513 |   48.429 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.513 |   48.429 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.179 |   5.692 |   48.608 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.693 |   48.608 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.177 |   5.869 |   48.785 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.870 |   48.786 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.058 |   5.928 |   48.844 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.001 |   5.929 |   48.844 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.305 |   6.233 |   49.149 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.233 |   49.149 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.281 |   6.514 |   49.430 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.514 |   49.430 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.280 |   6.794 |   49.710 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.795 |   49.711 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_8/S   |   ^   | MAC_inst_4/ac_sum_new[8]                           | FA_X1     | 0.412 |   7.207 |   50.122 | 
     | MAC_inst_4/U17/A                             |   ^   | MAC_inst_4/ac_sum_new[8]                           | INV_X1    | 0.000 |   7.207 |   50.123 | 
     | MAC_inst_4/U17/ZN                            |   v   | MAC_inst_4/n3                                      | INV_X1    | 0.036 |   7.242 |   50.158 | 
     | MAC_inst_4/U29/B2                            |   v   | MAC_inst_4/n3                                      | OAI22_X1  | 0.000 |   7.242 |   50.158 | 
     | MAC_inst_4/U29/ZN                            |   ^   | MAC_inst_4/n153                                    | OAI22_X1  | 0.146 |   7.389 |   50.304 | 
     | MAC_inst_4/ac_sum_old_reg_8_/D               |   ^   | MAC_inst_4/n153                                    | DFF_X1    | 0.000 |   7.389 |   50.304 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -42.916 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -42.914 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -42.790 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.127 |  -42.789 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.132 |   0.260 |  -42.656 | 
     | clk__L3_I21/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.260 |  -42.656 | 
     | clk__L3_I21/Z                   |   ^   | clk__L3_N21 | CLKBUF_X3 | 0.133 |   0.393 |  -42.523 | 
     | MAC_inst_4/ac_sum_old_reg_8_/CK |   ^   | clk__L3_N21 | DFF_X1    | 0.001 |   0.394 |  -42.522 | 
     +------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin MAC_inst_1/ac_sum_old_reg_8_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_8_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.400
- Setup                         0.089
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.311
- Arrival Time                  7.386
= Slack Time                   42.926
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.926 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   42.928 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   43.052 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.005 |   0.131 |   43.057 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.133 |   0.264 |   43.190 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.002 |   0.266 |   43.192 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.130 |   0.396 |   43.322 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.397 |   43.323 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.386 |   0.783 |   43.709 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.784 |   43.710 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.840 |   43.766 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.840 |   43.766 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.948 |   43.874 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.948 |   43.874 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.054 |   43.979 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.054 |   43.980 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.162 |   44.088 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.162 |   44.088 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.362 |   44.288 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.362 |   44.288 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.376 |   1.737 |   44.663 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.738 |   44.664 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.091 |   1.829 |   44.755 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.829 |   44.755 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.061 |   44.987 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.062 |   44.987 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.479 |   45.405 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.479 |   45.405 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.797 |   45.722 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.797 |   45.723 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   3.183 |   46.108 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.183 |   46.108 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.242 |   46.167 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.242 |   46.167 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.321 |   3.563 |   46.489 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.563 |   46.489 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.620 |   46.546 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.620 |   46.546 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.280 |   3.900 |   46.826 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.901 |   46.826 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.282 |   4.183 |   47.109 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.183 |   47.109 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.462 |   47.388 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.462 |   47.388 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.740 |   47.666 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.741 |   47.666 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.427 |   5.168 |   48.094 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.168 |   48.094 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.038 |   5.206 |   48.132 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.206 |   48.132 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   5.384 |   48.310 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.384 |   48.310 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.182 |   5.566 |   48.492 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.566 |   48.492 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.074 |   5.640 |   48.566 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.002 |   5.642 |   48.568 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.307 |   5.949 |   48.875 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.949 |   48.875 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.276 |   6.226 |   49.152 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.226 |   49.152 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.283 |   6.509 |   49.435 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.509 |   49.435 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.280 |   6.789 |   49.715 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.789 |   49.715 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_8/S   |   ^   | MAC_inst_1/ac_sum_new[8]                           | FA_X1     | 0.412 |   7.201 |   50.126 | 
     | MAC_inst_1/U17/A                             |   ^   | MAC_inst_1/ac_sum_new[8]                           | INV_X1    | 0.000 |   7.201 |   50.126 | 
     | MAC_inst_1/U17/ZN                            |   v   | MAC_inst_1/n3                                      | INV_X1    | 0.036 |   7.237 |   50.163 | 
     | MAC_inst_1/U29/B2                            |   v   | MAC_inst_1/n3                                      | OAI22_X1  | 0.000 |   7.238 |   50.163 | 
     | MAC_inst_1/U29/ZN                            |   ^   | MAC_inst_1/n104                                    | OAI22_X1  | 0.148 |   7.386 |   50.311 | 
     | MAC_inst_1/ac_sum_old_reg_8_/D               |   ^   | MAC_inst_1/n104                                    | DFF_X1    | 0.000 |   7.386 |   50.311 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -42.926 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -42.924 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -42.800 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.127 |  -42.798 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.132 |   0.259 |  -42.666 | 
     | clk__L3_I22/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.001 |   0.260 |  -42.666 | 
     | clk__L3_I22/Z                   |   ^   | clk__L3_N22 | CLKBUF_X3 | 0.138 |   0.398 |  -42.528 | 
     | MAC_inst_1/ac_sum_old_reg_8_/CK |   ^   | clk__L3_N22 | DFF_X1    | 0.002 |   0.400 |  -42.525 | 
     +------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin MAC_inst_2/ac_sum_old_reg_8_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_8_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.392
- Setup                         0.091
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.302
- Arrival Time                  7.360
= Slack Time                   42.942
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.942 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   42.945 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   43.068 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.129 |   43.071 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.131 |   0.260 |   43.202 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.260 |   43.203 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.131 |   0.392 |   43.334 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.392 |   43.334 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.393 |   0.785 |   43.727 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.786 |   43.729 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.058 |   0.844 |   43.787 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.844 |   43.787 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.953 |   43.895 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.953 |   43.895 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   1.059 |   44.001 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.059 |   44.001 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.166 |   44.109 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.166 |   44.109 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.366 |   44.308 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.366 |   44.308 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.386 |   1.752 |   44.694 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.754 |   44.696 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.842 |   44.784 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.842 |   44.784 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.074 |   45.016 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.074 |   45.016 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.414 |   2.487 |   45.430 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.487 |   45.430 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.316 |   2.803 |   45.746 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.803 |   45.746 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.407 |   3.210 |   46.153 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.211 |   46.153 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.062 |   3.272 |   46.215 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.273 |   46.215 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.590 |   46.532 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.590 |   46.532 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.647 |   46.589 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.647 |   46.589 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.926 |   46.868 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.926 |   46.868 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   4.205 |   47.148 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.206 |   47.148 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.484 |   47.426 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.484 |   47.427 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.283 |   4.767 |   47.710 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.768 |   47.710 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   5.047 |   47.989 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   5.047 |   47.989 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.429 |   5.476 |   48.418 | 
     | MAC_inst_2/mac_operate_inst/U9/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.476 |   48.419 | 
     | MAC_inst_2/mac_operate_inst/U9/ZN            |   v   | MAC_inst_2/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.517 |   48.459 | 
     | MAC_inst_2/mac_operate_inst/U72/A            |   v   | MAC_inst_2/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.517 |   48.459 | 
     | MAC_inst_2/mac_operate_inst/U72/Z            |   v   | MAC_inst_2/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.695 |   48.638 | 
     | MAC_inst_2/mac_operate_inst/U45/B1           |   v   | MAC_inst_2/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.695 |   48.638 | 
     | MAC_inst_2/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n56                    | AOI22_X1  | 0.159 |   5.854 |   48.796 | 
     | MAC_inst_2/mac_operate_inst/U43/A            |   ^   | MAC_inst_2/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.854 |   48.796 | 
     | MAC_inst_2/mac_operate_inst/U43/ZN           |   v   | MAC_inst_2/mac_operate_inst/n27                    | INV_X1    | 0.052 |   5.906 |   48.848 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_2/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.906 |   48.849 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.299 |   6.205 |   49.148 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.205 |   49.148 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.282 |   6.487 |   49.429 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.487 |   49.430 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.280 |   6.767 |   49.709 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.767 |   49.709 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_8/S   |   ^   | MAC_inst_2/ac_sum_new[8]                           | FA_X1     | 0.411 |   7.178 |   50.120 | 
     | MAC_inst_2/U17/A                             |   ^   | MAC_inst_2/ac_sum_new[8]                           | INV_X1    | 0.000 |   7.178 |   50.120 | 
     | MAC_inst_2/U17/ZN                            |   v   | MAC_inst_2/n4                                      | INV_X1    | 0.034 |   7.212 |   50.155 | 
     | MAC_inst_2/U29/B2                            |   v   | MAC_inst_2/n4                                      | OAI22_X1  | 0.000 |   7.212 |   50.155 | 
     | MAC_inst_2/U29/ZN                            |   ^   | MAC_inst_2/n154                                    | OAI22_X1  | 0.147 |   7.359 |   50.302 | 
     | MAC_inst_2/ac_sum_old_reg_8_/D               |   ^   | MAC_inst_2/n154                                    | DFF_X1    | 0.000 |   7.360 |   50.302 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -42.942 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -42.940 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -42.817 | 
     | clk__L2_I6/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.128 |  -42.814 | 
     | clk__L2_I6/Z                    |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.131 |   0.259 |  -42.683 | 
     | clk__L3_I34/A                   |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.260 |  -42.682 | 
     | clk__L3_I34/Z                   |   ^   | clk__L3_N34 | CLKBUF_X3 | 0.131 |   0.390 |  -42.552 | 
     | MAC_inst_2/ac_sum_old_reg_8_/CK |   ^   | clk__L3_N34 | DFF_X1    | 0.002 |   0.392 |  -42.550 | 
     +------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin MAC_inst_3/ac_sum_old_reg_8_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_8_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.396
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.306
- Arrival Time                  7.348
= Slack Time                   42.959
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.959 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   42.961 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   43.084 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.129 |   43.088 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.131 |   0.260 |   43.219 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.260 |   43.219 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.131 |   0.391 |   43.350 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.392 |   43.350 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.407 |   0.799 |   43.757 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.002 |   0.801 |   43.759 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.857 |   43.816 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.858 |   43.816 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.110 |   0.967 |   43.926 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.968 |   43.926 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.073 |   44.031 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.073 |   44.031 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.182 |   44.140 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.182 |   44.141 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.382 |   44.341 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.383 |   44.341 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.392 |   1.775 |   44.733 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.777 |   44.735 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.866 |   44.824 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.866 |   44.825 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.098 |   45.056 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.098 |   45.057 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.514 |   45.472 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.514 |   45.473 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.833 |   45.791 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.833 |   45.791 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.382 |   3.215 |   46.174 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.215 |   46.174 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.275 |   46.234 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.276 |   46.234 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.587 |   46.546 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.587 |   46.546 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.644 |   46.602 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.644 |   46.602 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.920 |   46.878 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.920 |   46.879 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.196 |   47.155 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.196 |   47.155 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.427 |   4.623 |   47.582 | 
     | MAC_inst_3/mac_operate_inst/U5/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.624 |   47.582 | 
     | MAC_inst_3/mac_operate_inst/U5/ZN            |   v   | MAC_inst_3/mac_operate_inst/n3                     | INV_X1    | 0.038 |   4.661 |   47.620 | 
     | MAC_inst_3/mac_operate_inst/U78/A            |   v   | MAC_inst_3/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.661 |   47.620 | 
     | MAC_inst_3/mac_operate_inst/U78/Z            |   v   | MAC_inst_3/mac_operate_inst/N23                    | XOR2_X1   | 0.178 |   4.839 |   47.798 | 
     | MAC_inst_3/mac_operate_inst/U18/B1           |   v   | MAC_inst_3/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.839 |   47.798 | 
     | MAC_inst_3/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n35                    | AOI22_X1  | 0.162 |   5.002 |   47.960 | 
     | MAC_inst_3/mac_operate_inst/U17/A            |   ^   | MAC_inst_3/mac_operate_inst/n35                    | INV_X1    | 0.000 |   5.002 |   47.960 | 
     | MAC_inst_3/mac_operate_inst/U17/ZN           |   v   | MAC_inst_3/mac_operate_inst/n30                    | INV_X1    | 0.053 |   5.055 |   48.014 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_3/mac_operate_inst/n30                    | FA_X1     | 0.000 |   5.055 |   48.014 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.304 |   5.360 |   48.318 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   5.360 |   48.319 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.279 |   5.639 |   48.598 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.000 |   5.639 |   48.598 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.281 |   5.920 |   48.879 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.921 |   48.879 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.281 |   6.201 |   49.160 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.202 |   49.160 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.276 |   6.478 |   49.437 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.478 |   49.437 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.280 |   6.758 |   49.717 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.759 |   49.717 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_8/S   |   ^   | MAC_inst_3/ac_sum_new[8]                           | FA_X1     | 0.410 |   7.168 |   50.127 | 
     | MAC_inst_3/U17/A                             |   ^   | MAC_inst_3/ac_sum_new[8]                           | INV_X1    | 0.000 |   7.168 |   50.127 | 
     | MAC_inst_3/U17/ZN                            |   v   | MAC_inst_3/n3                                      | INV_X1    | 0.032 |   7.201 |   50.160 | 
     | MAC_inst_3/U29/B2                            |   v   | MAC_inst_3/n3                                      | OAI22_X1  | 0.000 |   7.201 |   50.160 | 
     | MAC_inst_3/U29/ZN                            |   ^   | MAC_inst_3/n153                                    | OAI22_X1  | 0.147 |   7.348 |   50.306 | 
     | MAC_inst_3/ac_sum_old_reg_8_/D               |   ^   | MAC_inst_3/n153                                    | DFF_X1    | 0.000 |   7.348 |   50.306 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -42.959 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -42.957 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -42.833 | 
     | clk__L2_I6/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.128 |  -42.830 | 
     | clk__L2_I6/Z                    |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.131 |   0.259 |  -42.699 | 
     | clk__L3_I30/A                   |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.260 |  -42.699 | 
     | clk__L3_I30/Z                   |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.134 |   0.394 |  -42.564 | 
     | MAC_inst_3/ac_sum_old_reg_8_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.002 |   0.396 |  -42.563 | 
     +------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin MAC_inst_1/data_out_reg_8_/CK 
Endpoint:   MAC_inst_1/data_out_reg_8_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.392
- Setup                         0.084
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.308
- Arrival Time                  7.346
= Slack Time                   42.963
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.963 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   42.965 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   43.089 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.005 |   0.131 |   43.094 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.133 |   0.264 |   43.227 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.002 |   0.266 |   43.229 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.130 |   0.396 |   43.359 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.397 |   43.360 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.386 |   0.783 |   43.746 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.784 |   43.747 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.840 |   43.803 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.840 |   43.803 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.948 |   43.911 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.948 |   43.911 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.054 |   44.017 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.054 |   44.017 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.162 |   44.125 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.162 |   44.125 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.362 |   44.325 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.362 |   44.325 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.376 |   1.737 |   44.700 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.738 |   44.701 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.091 |   1.829 |   44.792 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.829 |   44.792 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.061 |   45.024 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.062 |   45.024 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.479 |   45.442 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.479 |   45.442 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.797 |   45.760 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.797 |   45.760 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   3.183 |   46.145 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.183 |   46.146 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.242 |   46.204 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.242 |   46.205 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.321 |   3.563 |   46.526 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.563 |   46.526 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.620 |   46.583 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.620 |   46.583 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.280 |   3.900 |   46.863 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.901 |   46.863 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.282 |   4.183 |   47.146 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.183 |   47.146 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.462 |   47.425 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.462 |   47.425 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.740 |   47.703 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.741 |   47.703 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.427 |   5.168 |   48.131 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.168 |   48.131 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.038 |   5.206 |   48.169 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.206 |   48.169 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   5.384 |   48.347 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.384 |   48.347 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.182 |   5.566 |   48.529 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.566 |   48.529 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.074 |   5.640 |   48.603 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.002 |   5.642 |   48.605 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.307 |   5.949 |   48.912 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.949 |   48.912 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.276 |   6.226 |   49.189 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.226 |   49.189 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.283 |   6.509 |   49.472 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.509 |   49.472 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.280 |   6.789 |   49.752 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.789 |   49.752 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_8/S   |   ^   | MAC_inst_1/ac_sum_new[8]                           | FA_X1     | 0.412 |   7.201 |   50.164 | 
     | MAC_inst_1/U17/A                             |   ^   | MAC_inst_1/ac_sum_new[8]                           | INV_X1    | 0.000 |   7.201 |   50.164 | 
     | MAC_inst_1/U17/ZN                            |   v   | MAC_inst_1/n3                                      | INV_X1    | 0.036 |   7.237 |   50.200 | 
     | MAC_inst_1/U89/B2                            |   v   | MAC_inst_1/n3                                      | OAI21_X1  | 0.000 |   7.238 |   50.200 | 
     | MAC_inst_1/U89/ZN                            |   ^   | MAC_inst_1/n94                                     | OAI21_X1  | 0.108 |   7.345 |   50.308 | 
     | MAC_inst_1/data_out_reg_8_/D                 |   ^   | MAC_inst_1/n94                                     | DFF_X1    | 0.000 |   7.346 |   50.308 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -42.963 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -42.961 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -42.837 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.128 |  -42.835 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.133 |   0.261 |  -42.702 | 
     | clk__L3_I26/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.001 |   0.261 |  -42.702 | 
     | clk__L3_I26/Z                 |   ^   | clk__L3_N26 | CLKBUF_X3 | 0.130 |   0.392 |  -42.571 | 
     | MAC_inst_1/data_out_reg_8_/CK |   ^   | clk__L3_N26 | DFF_X1    | 0.001 |   0.392 |  -42.571 | 
     +----------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin MAC_inst_4/data_out_reg_8_/CK 
Endpoint:   MAC_inst_4/data_out_reg_8_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.393
- Setup                         0.082
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.311
- Arrival Time                  7.346
= Slack Time                   42.965
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.965 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   42.967 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   43.091 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.005 |   0.131 |   43.096 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.133 |   0.263 |   43.229 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.264 |   43.229 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.131 |   0.395 |   43.360 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.395 |   43.360 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.387 |   0.782 |   43.747 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.783 |   43.749 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.840 |   43.805 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.840 |   43.805 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.948 |   43.913 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.948 |   43.913 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.053 |   44.018 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.053 |   44.018 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.162 |   44.128 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.163 |   44.128 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.201 |   1.363 |   44.328 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.363 |   44.329 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.376 |   1.740 |   44.705 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.741 |   44.706 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.831 |   44.796 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.831 |   44.796 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.062 |   45.027 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.062 |   45.027 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.478 |   45.444 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.479 |   45.444 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.798 |   45.763 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.798 |   45.763 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.396 |   3.194 |   46.159 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.194 |   46.159 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.254 |   46.219 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.254 |   46.220 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.325 |   3.579 |   46.544 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.579 |   46.544 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.061 |   3.640 |   46.605 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.640 |   46.605 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.918 |   46.883 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.918 |   46.883 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.280 |   4.198 |   47.163 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.198 |   47.163 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.476 |   47.442 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.476 |   47.442 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.755 |   47.720 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.755 |   47.720 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   5.034 |   47.999 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   5.034 |   47.999 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.436 |   5.470 |   48.435 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.470 |   48.436 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.043 |   5.513 |   48.478 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.513 |   48.479 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.179 |   5.692 |   48.658 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.693 |   48.658 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.177 |   5.869 |   48.835 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.870 |   48.835 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.058 |   5.928 |   48.893 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.001 |   5.929 |   48.894 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.305 |   6.233 |   49.198 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.233 |   49.199 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.281 |   6.514 |   49.479 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.514 |   49.480 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.280 |   6.794 |   49.760 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.795 |   49.760 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_8/S   |   ^   | MAC_inst_4/ac_sum_new[8]                           | FA_X1     | 0.412 |   7.206 |   50.172 | 
     | MAC_inst_4/U17/A                             |   ^   | MAC_inst_4/ac_sum_new[8]                           | INV_X1    | 0.000 |   7.207 |   50.172 | 
     | MAC_inst_4/U17/ZN                            |   v   | MAC_inst_4/n3                                      | INV_X1    | 0.036 |   7.242 |   50.207 | 
     | MAC_inst_4/U89/B2                            |   v   | MAC_inst_4/n3                                      | OAI21_X1  | 0.000 |   7.242 |   50.208 | 
     | MAC_inst_4/U89/ZN                            |   ^   | MAC_inst_4/n163                                    | OAI21_X1  | 0.103 |   7.346 |   50.311 | 
     | MAC_inst_4/data_out_reg_8_/D                 |   ^   | MAC_inst_4/n163                                    | DFF_X1    | 0.000 |   7.346 |   50.311 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -42.965 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -42.963 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -42.840 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.128 |  -42.837 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.133 |   0.261 |  -42.705 | 
     | clk__L3_I26/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.001 |   0.261 |  -42.704 | 
     | clk__L3_I26/Z                 |   ^   | clk__L3_N26 | CLKBUF_X3 | 0.130 |   0.392 |  -42.574 | 
     | MAC_inst_4/data_out_reg_8_/CK |   ^   | clk__L3_N26 | DFF_X1    | 0.001 |   0.393 |  -42.573 | 
     +----------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin MAC_inst_2/data_out_reg_8_/CK 
Endpoint:   MAC_inst_2/data_out_reg_8_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.390
- Setup                         0.083
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.308
- Arrival Time                  7.321
= Slack Time                   42.987
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.987 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   42.989 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   43.113 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.129 |   43.116 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.131 |   0.260 |   43.247 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.260 |   43.247 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.131 |   0.392 |   43.378 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.392 |   43.379 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.393 |   0.785 |   43.772 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.786 |   43.773 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.058 |   0.844 |   43.831 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.844 |   43.831 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.953 |   43.939 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.953 |   43.940 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   1.059 |   44.046 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.059 |   44.046 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.166 |   44.153 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.166 |   44.153 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.366 |   44.353 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.366 |   44.353 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.386 |   1.752 |   44.739 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.754 |   44.740 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.842 |   44.829 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.842 |   44.829 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.074 |   45.061 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.074 |   45.061 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.414 |   2.487 |   45.474 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.487 |   45.474 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.316 |   2.803 |   45.790 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.803 |   45.790 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.407 |   3.210 |   46.197 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.211 |   46.198 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.062 |   3.272 |   46.259 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.273 |   46.259 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.590 |   46.577 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.590 |   46.577 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.647 |   46.633 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.647 |   46.634 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.926 |   46.913 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.926 |   46.913 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   4.205 |   47.192 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.206 |   47.192 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.484 |   47.471 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.484 |   47.471 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.283 |   4.767 |   47.754 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.768 |   47.755 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   5.047 |   48.034 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   5.047 |   48.034 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.429 |   5.476 |   48.463 | 
     | MAC_inst_2/mac_operate_inst/U9/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.476 |   48.463 | 
     | MAC_inst_2/mac_operate_inst/U9/ZN            |   v   | MAC_inst_2/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.517 |   48.504 | 
     | MAC_inst_2/mac_operate_inst/U72/A            |   v   | MAC_inst_2/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.517 |   48.504 | 
     | MAC_inst_2/mac_operate_inst/U72/Z            |   v   | MAC_inst_2/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.695 |   48.682 | 
     | MAC_inst_2/mac_operate_inst/U45/B1           |   v   | MAC_inst_2/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.695 |   48.682 | 
     | MAC_inst_2/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n56                    | AOI22_X1  | 0.159 |   5.854 |   48.841 | 
     | MAC_inst_2/mac_operate_inst/U43/A            |   ^   | MAC_inst_2/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.854 |   48.841 | 
     | MAC_inst_2/mac_operate_inst/U43/ZN           |   v   | MAC_inst_2/mac_operate_inst/n27                    | INV_X1    | 0.052 |   5.906 |   48.893 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_2/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.906 |   48.893 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.299 |   6.205 |   49.192 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.205 |   49.192 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.282 |   6.487 |   49.474 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.487 |   49.474 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.280 |   6.767 |   49.754 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.767 |   49.754 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_8/S   |   ^   | MAC_inst_2/ac_sum_new[8]                           | FA_X1     | 0.411 |   7.178 |   50.165 | 
     | MAC_inst_2/U17/A                             |   ^   | MAC_inst_2/ac_sum_new[8]                           | INV_X1    | 0.000 |   7.178 |   50.165 | 
     | MAC_inst_2/U17/ZN                            |   v   | MAC_inst_2/n4                                      | INV_X1    | 0.034 |   7.212 |   50.199 | 
     | MAC_inst_2/U89/B2                            |   v   | MAC_inst_2/n4                                      | OAI21_X1  | 0.000 |   7.212 |   50.199 | 
     | MAC_inst_2/U89/ZN                            |   ^   | MAC_inst_2/n164                                    | OAI21_X1  | 0.108 |   7.321 |   50.308 | 
     | MAC_inst_2/data_out_reg_8_/D                 |   ^   | MAC_inst_2/n164                                    | DFF_X1    | 0.000 |   7.321 |   50.308 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -42.987 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -42.985 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -42.861 | 
     | clk__L2_I6/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.128 |  -42.859 | 
     | clk__L2_I6/Z                  |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.131 |   0.259 |  -42.728 | 
     | clk__L3_I33/A                 |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.260 |  -42.727 | 
     | clk__L3_I33/Z                 |   ^   | clk__L3_N33 | CLKBUF_X3 | 0.129 |   0.389 |  -42.598 | 
     | MAC_inst_2/data_out_reg_8_/CK |   ^   | clk__L3_N33 | DFF_X1    | 0.001 |   0.390 |  -42.597 | 
     +----------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin MAC_inst_3/data_out_reg_8_/CK 
Endpoint:   MAC_inst_3/data_out_reg_8_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.395
- Setup                         0.084
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.311
- Arrival Time                  7.313
= Slack Time                   42.998
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.998 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   43.000 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   43.123 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.129 |   43.127 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.131 |   0.260 |   43.258 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.260 |   43.258 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.131 |   0.391 |   43.389 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.392 |   43.390 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.407 |   0.799 |   43.796 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.002 |   0.801 |   43.798 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.857 |   43.855 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.858 |   43.855 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.110 |   0.967 |   43.965 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.968 |   43.965 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.073 |   44.070 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.073 |   44.070 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.182 |   44.180 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.182 |   44.180 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.382 |   44.380 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.383 |   44.380 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.392 |   1.775 |   44.772 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.777 |   44.774 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.866 |   44.864 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.866 |   44.864 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.098 |   45.096 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.098 |   45.096 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.514 |   45.512 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.514 |   45.512 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.833 |   45.830 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.833 |   45.830 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.382 |   3.215 |   46.213 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.215 |   46.213 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.275 |   46.273 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.276 |   46.273 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.587 |   46.585 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.587 |   46.585 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.644 |   46.641 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.644 |   46.641 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.920 |   46.918 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.920 |   46.918 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.196 |   47.194 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.196 |   47.194 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.427 |   4.623 |   47.621 | 
     | MAC_inst_3/mac_operate_inst/U5/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.624 |   47.621 | 
     | MAC_inst_3/mac_operate_inst/U5/ZN            |   v   | MAC_inst_3/mac_operate_inst/n3                     | INV_X1    | 0.038 |   4.661 |   47.659 | 
     | MAC_inst_3/mac_operate_inst/U78/A            |   v   | MAC_inst_3/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.661 |   47.659 | 
     | MAC_inst_3/mac_operate_inst/U78/Z            |   v   | MAC_inst_3/mac_operate_inst/N23                    | XOR2_X1   | 0.178 |   4.839 |   47.837 | 
     | MAC_inst_3/mac_operate_inst/U18/B1           |   v   | MAC_inst_3/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.839 |   47.837 | 
     | MAC_inst_3/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n35                    | AOI22_X1  | 0.162 |   5.002 |   47.999 | 
     | MAC_inst_3/mac_operate_inst/U17/A            |   ^   | MAC_inst_3/mac_operate_inst/n35                    | INV_X1    | 0.000 |   5.002 |   47.999 | 
     | MAC_inst_3/mac_operate_inst/U17/ZN           |   v   | MAC_inst_3/mac_operate_inst/n30                    | INV_X1    | 0.053 |   5.055 |   48.053 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_3/mac_operate_inst/n30                    | FA_X1     | 0.000 |   5.055 |   48.053 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.304 |   5.360 |   48.357 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   5.360 |   48.358 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.279 |   5.639 |   48.637 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.000 |   5.639 |   48.637 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.281 |   5.920 |   48.918 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.921 |   48.918 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.281 |   6.201 |   49.199 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.202 |   49.199 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.276 |   6.478 |   49.476 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.478 |   49.476 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.280 |   6.758 |   49.756 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.759 |   49.757 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_8/S   |   ^   | MAC_inst_3/ac_sum_new[8]                           | FA_X1     | 0.410 |   7.168 |   50.166 | 
     | MAC_inst_3/U17/A                             |   ^   | MAC_inst_3/ac_sum_new[8]                           | INV_X1    | 0.000 |   7.168 |   50.166 | 
     | MAC_inst_3/U17/ZN                            |   v   | MAC_inst_3/n3                                      | INV_X1    | 0.032 |   7.201 |   50.199 | 
     | MAC_inst_3/U89/B2                            |   v   | MAC_inst_3/n3                                      | OAI21_X1  | 0.000 |   7.201 |   50.199 | 
     | MAC_inst_3/U89/ZN                            |   ^   | MAC_inst_3/n163                                    | OAI21_X1  | 0.112 |   7.313 |   50.311 | 
     | MAC_inst_3/data_out_reg_8_/D                 |   ^   | MAC_inst_3/n163                                    | DFF_X1    | 0.000 |   7.313 |   50.311 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -42.998 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -42.996 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -42.872 | 
     | clk__L2_I6/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.128 |  -42.869 | 
     | clk__L2_I6/Z                  |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.131 |   0.259 |  -42.738 | 
     | clk__L3_I30/A                 |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.260 |  -42.738 | 
     | clk__L3_I30/Z                 |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.134 |   0.394 |  -42.603 | 
     | MAC_inst_3/data_out_reg_8_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.001 |   0.395 |  -42.603 | 
     +----------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin MAC_inst_4/ac_sum_old_reg_7_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_7_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.394
- Setup                         0.091
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.304
- Arrival Time                  7.112
= Slack Time                   43.191
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.192 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   43.194 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   43.317 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.005 |   0.131 |   43.322 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.133 |   0.263 |   43.455 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.264 |   43.455 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.131 |   0.395 |   43.586 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.395 |   43.586 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.387 |   0.782 |   43.973 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.783 |   43.975 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.840 |   44.031 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.840 |   44.031 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.948 |   44.139 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.948 |   44.139 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.053 |   44.244 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.053 |   44.245 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.162 |   44.354 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.163 |   44.354 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.201 |   1.363 |   44.555 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.363 |   44.555 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.376 |   1.740 |   44.931 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.741 |   44.932 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.831 |   45.022 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.831 |   45.022 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.062 |   45.253 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.062 |   45.253 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.478 |   45.670 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.479 |   45.670 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.798 |   45.989 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.798 |   45.989 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.396 |   3.194 |   46.385 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.194 |   46.385 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.254 |   46.446 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.254 |   46.446 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.325 |   3.579 |   46.770 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.579 |   46.771 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.061 |   3.640 |   46.831 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.640 |   46.831 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.918 |   47.109 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.918 |   47.109 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.280 |   4.198 |   47.389 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.198 |   47.389 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.476 |   47.668 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.476 |   47.668 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.755 |   47.946 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.755 |   47.946 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   5.034 |   48.225 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   5.034 |   48.226 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.436 |   5.470 |   48.661 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.470 |   48.662 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.043 |   5.513 |   48.705 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.513 |   48.705 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.179 |   5.692 |   48.884 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.693 |   48.884 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.177 |   5.869 |   49.061 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.870 |   49.061 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.058 |   5.928 |   49.119 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.001 |   5.929 |   49.120 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.305 |   6.233 |   49.425 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.233 |   49.425 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.281 |   6.514 |   49.706 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.514 |   49.706 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/S   |   ^   | MAC_inst_4/ac_sum_new[7]                           | FA_X1     | 0.413 |   6.927 |   50.119 | 
     | MAC_inst_4/U18/A                             |   ^   | MAC_inst_4/ac_sum_new[7]                           | INV_X1    | 0.000 |   6.928 |   50.119 | 
     | MAC_inst_4/U18/ZN                            |   v   | MAC_inst_4/n4                                      | INV_X1    | 0.036 |   6.963 |   50.154 | 
     | MAC_inst_4/U30/B2                            |   v   | MAC_inst_4/n4                                      | OAI22_X1  | 0.000 |   6.963 |   50.155 | 
     | MAC_inst_4/U30/ZN                            |   ^   | MAC_inst_4/n152                                    | OAI22_X1  | 0.149 |   7.112 |   50.304 | 
     | MAC_inst_4/ac_sum_old_reg_7_/D               |   ^   | MAC_inst_4/n152                                    | DFF_X1    | 0.000 |   7.112 |   50.304 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.191 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -43.189 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -43.066 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.127 |  -43.064 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.132 |   0.259 |  -42.932 | 
     | clk__L3_I21/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.260 |  -42.931 | 
     | clk__L3_I21/Z                   |   ^   | clk__L3_N21 | CLKBUF_X3 | 0.133 |   0.393 |  -42.798 | 
     | MAC_inst_4/ac_sum_old_reg_7_/CK |   ^   | clk__L3_N21 | DFF_X1    | 0.001 |   0.394 |  -42.797 | 
     +------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin MAC_inst_1/ac_sum_old_reg_7_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_7_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.400
- Setup                         0.091
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.309
- Arrival Time                  7.111
= Slack Time                   43.198
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.198 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   43.200 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   43.324 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.005 |   0.131 |   43.329 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.133 |   0.264 |   43.462 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.002 |   0.266 |   43.464 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.130 |   0.396 |   43.594 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.397 |   43.595 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.386 |   0.783 |   43.982 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.784 |   43.983 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.840 |   44.038 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.840 |   44.039 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.948 |   44.146 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.948 |   44.146 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.054 |   44.252 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.054 |   44.252 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.162 |   44.360 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.162 |   44.360 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.362 |   44.560 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.362 |   44.560 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.376 |   1.737 |   44.936 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.738 |   44.936 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.091 |   1.829 |   45.027 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.829 |   45.027 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.061 |   45.260 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.062 |   45.260 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.479 |   45.677 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.479 |   45.677 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.797 |   45.995 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.797 |   45.995 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   3.183 |   46.381 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.183 |   46.381 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.242 |   46.440 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.242 |   46.440 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.321 |   3.563 |   46.761 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.563 |   46.761 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.620 |   46.818 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.620 |   46.818 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.280 |   3.900 |   47.098 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.901 |   47.099 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.282 |   4.183 |   47.381 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.183 |   47.381 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.462 |   47.660 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.462 |   47.661 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.740 |   47.939 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.741 |   47.939 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.427 |   5.168 |   48.366 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.168 |   48.366 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.038 |   5.206 |   48.404 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.206 |   48.404 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   5.384 |   48.582 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.384 |   48.582 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.182 |   5.566 |   48.764 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.566 |   48.764 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.074 |   5.640 |   48.838 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.002 |   5.642 |   48.840 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.307 |   5.949 |   49.147 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.949 |   49.147 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.276 |   6.226 |   49.424 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.226 |   49.424 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.283 |   6.509 |   49.707 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.509 |   49.707 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/S   |   ^   | MAC_inst_1/ac_sum_new[7]                           | FA_X1     | 0.413 |   6.922 |   50.120 | 
     | MAC_inst_1/U18/A                             |   ^   | MAC_inst_1/ac_sum_new[7]                           | INV_X1    | 0.000 |   6.922 |   50.120 | 
     | MAC_inst_1/U18/ZN                            |   v   | MAC_inst_1/n4                                      | INV_X1    | 0.036 |   6.958 |   50.156 | 
     | MAC_inst_1/U30/B2                            |   v   | MAC_inst_1/n4                                      | OAI22_X1  | 0.000 |   6.959 |   50.157 | 
     | MAC_inst_1/U30/ZN                            |   ^   | MAC_inst_1/n105                                    | OAI22_X1  | 0.153 |   7.111 |   50.309 | 
     | MAC_inst_1/ac_sum_old_reg_7_/D               |   ^   | MAC_inst_1/n105                                    | DFF_X1    | 0.000 |   7.111 |   50.309 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.198 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -43.196 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -43.073 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.127 |  -43.071 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.132 |   0.259 |  -42.939 | 
     | clk__L3_I22/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.001 |   0.260 |  -42.938 | 
     | clk__L3_I22/Z                   |   ^   | clk__L3_N22 | CLKBUF_X3 | 0.138 |   0.398 |  -42.800 | 
     | MAC_inst_1/ac_sum_old_reg_7_/CK |   ^   | clk__L3_N22 | DFF_X1    | 0.002 |   0.400 |  -42.798 | 
     +------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin MAC_inst_2/ac_sum_old_reg_7_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_7_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.390
- Setup                         0.091
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.299
- Arrival Time                  7.080
= Slack Time                   43.218
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.218 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   43.220 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   43.344 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.129 |   43.347 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.131 |   0.260 |   43.478 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.260 |   43.478 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.131 |   0.392 |   43.610 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.392 |   43.610 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.393 |   0.785 |   44.003 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.786 |   44.005 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.058 |   0.844 |   44.062 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.844 |   44.062 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.953 |   44.171 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.953 |   44.171 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   1.059 |   44.277 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.059 |   44.277 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.166 |   44.384 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.166 |   44.384 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.366 |   44.584 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.366 |   44.584 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.386 |   1.752 |   44.970 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.754 |   44.972 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.842 |   45.060 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.842 |   45.060 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.074 |   45.292 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.074 |   45.292 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.414 |   2.487 |   45.705 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.487 |   45.706 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.316 |   2.803 |   46.021 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.803 |   46.022 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.407 |   3.210 |   46.429 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.211 |   46.429 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.062 |   3.272 |   46.491 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.273 |   46.491 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.590 |   46.808 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.590 |   46.808 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.647 |   46.865 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.647 |   46.865 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.926 |   47.144 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.926 |   47.144 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   4.205 |   47.423 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.206 |   47.424 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.484 |   47.702 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.484 |   47.702 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.283 |   4.767 |   47.986 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.768 |   47.986 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   5.047 |   48.265 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   5.047 |   48.265 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.429 |   5.476 |   48.694 | 
     | MAC_inst_2/mac_operate_inst/U9/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.476 |   48.694 | 
     | MAC_inst_2/mac_operate_inst/U9/ZN            |   v   | MAC_inst_2/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.517 |   48.735 | 
     | MAC_inst_2/mac_operate_inst/U72/A            |   v   | MAC_inst_2/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.517 |   48.735 | 
     | MAC_inst_2/mac_operate_inst/U72/Z            |   v   | MAC_inst_2/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.695 |   48.913 | 
     | MAC_inst_2/mac_operate_inst/U45/B1           |   v   | MAC_inst_2/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.695 |   48.914 | 
     | MAC_inst_2/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n56                    | AOI22_X1  | 0.159 |   5.854 |   49.072 | 
     | MAC_inst_2/mac_operate_inst/U43/A            |   ^   | MAC_inst_2/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.854 |   49.072 | 
     | MAC_inst_2/mac_operate_inst/U43/ZN           |   v   | MAC_inst_2/mac_operate_inst/n27                    | INV_X1    | 0.052 |   5.906 |   49.124 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_2/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.906 |   49.124 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.299 |   6.205 |   49.423 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.205 |   49.424 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.282 |   6.487 |   49.705 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.487 |   49.705 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/S   |   ^   | MAC_inst_2/ac_sum_new[7]                           | FA_X1     | 0.412 |   6.899 |   50.117 | 
     | MAC_inst_2/U18/A                             |   ^   | MAC_inst_2/ac_sum_new[7]                           | INV_X1    | 0.000 |   6.899 |   50.118 | 
     | MAC_inst_2/U18/ZN                            |   v   | MAC_inst_2/n5                                      | INV_X1    | 0.033 |   6.932 |   50.150 | 
     | MAC_inst_2/U30/B2                            |   v   | MAC_inst_2/n5                                      | OAI22_X1  | 0.000 |   6.932 |   50.151 | 
     | MAC_inst_2/U30/ZN                            |   ^   | MAC_inst_2/n153                                    | OAI22_X1  | 0.148 |   7.080 |   50.298 | 
     | MAC_inst_2/ac_sum_old_reg_7_/D               |   ^   | MAC_inst_2/n153                                    | DFF_X1    | 0.000 |   7.080 |   50.299 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.218 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -43.216 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -43.092 | 
     | clk__L2_I6/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.128 |  -43.090 | 
     | clk__L2_I6/Z                    |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.131 |   0.259 |  -42.959 | 
     | clk__L3_I33/A                   |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.260 |  -42.958 | 
     | clk__L3_I33/Z                   |   ^   | clk__L3_N33 | CLKBUF_X3 | 0.129 |   0.389 |  -42.829 | 
     | MAC_inst_2/ac_sum_old_reg_7_/CK |   ^   | clk__L3_N33 | DFF_X1    | 0.001 |   0.390 |  -42.828 | 
     +------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin MAC_inst_3/ac_sum_old_reg_7_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_7_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.396
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.305
- Arrival Time                  7.073
= Slack Time                   43.232
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.232 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   43.234 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   43.358 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.129 |   43.361 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.131 |   0.260 |   43.492 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.260 |   43.492 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.131 |   0.391 |   43.623 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.392 |   43.624 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.407 |   0.799 |   44.031 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.002 |   0.801 |   44.033 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.857 |   44.089 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.858 |   44.090 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.110 |   0.967 |   44.200 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.968 |   44.200 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.073 |   44.305 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.073 |   44.305 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.182 |   44.414 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.182 |   44.414 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.382 |   44.615 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.383 |   44.615 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.392 |   1.775 |   45.007 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.777 |   45.009 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.866 |   45.098 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.866 |   45.098 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.098 |   45.330 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.098 |   45.330 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.514 |   45.746 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.514 |   45.746 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.833 |   46.065 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.833 |   46.065 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.382 |   3.215 |   46.447 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.215 |   46.447 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.275 |   46.508 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.276 |   46.508 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.587 |   46.819 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.587 |   46.819 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.644 |   46.876 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.644 |   46.876 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.920 |   47.152 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.920 |   47.152 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.196 |   47.428 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.196 |   47.429 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.427 |   4.623 |   47.855 | 
     | MAC_inst_3/mac_operate_inst/U5/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.624 |   47.856 | 
     | MAC_inst_3/mac_operate_inst/U5/ZN            |   v   | MAC_inst_3/mac_operate_inst/n3                     | INV_X1    | 0.038 |   4.661 |   47.894 | 
     | MAC_inst_3/mac_operate_inst/U78/A            |   v   | MAC_inst_3/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.662 |   47.894 | 
     | MAC_inst_3/mac_operate_inst/U78/Z            |   v   | MAC_inst_3/mac_operate_inst/N23                    | XOR2_X1   | 0.178 |   4.839 |   48.071 | 
     | MAC_inst_3/mac_operate_inst/U18/B1           |   v   | MAC_inst_3/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.839 |   48.072 | 
     | MAC_inst_3/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n35                    | AOI22_X1  | 0.162 |   5.002 |   48.234 | 
     | MAC_inst_3/mac_operate_inst/U17/A            |   ^   | MAC_inst_3/mac_operate_inst/n35                    | INV_X1    | 0.000 |   5.002 |   48.234 | 
     | MAC_inst_3/mac_operate_inst/U17/ZN           |   v   | MAC_inst_3/mac_operate_inst/n30                    | INV_X1    | 0.053 |   5.055 |   48.287 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_3/mac_operate_inst/n30                    | FA_X1     | 0.000 |   5.055 |   48.287 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.304 |   5.360 |   48.592 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   5.360 |   48.592 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.279 |   5.639 |   48.871 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.000 |   5.639 |   48.871 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.281 |   5.920 |   49.153 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.921 |   49.153 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.281 |   6.201 |   49.434 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.202 |   49.434 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.276 |   6.478 |   49.710 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.478 |   49.710 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/S   |   ^   | MAC_inst_3/ac_sum_new[7]                           | FA_X1     | 0.411 |   6.889 |   50.121 | 
     | MAC_inst_3/U18/A                             |   ^   | MAC_inst_3/ac_sum_new[7]                           | INV_X1    | 0.000 |   6.889 |   50.121 | 
     | MAC_inst_3/U18/ZN                            |   v   | MAC_inst_3/n4                                      | INV_X1    | 0.035 |   6.924 |   50.156 | 
     | MAC_inst_3/U30/B2                            |   v   | MAC_inst_3/n4                                      | OAI22_X1  | 0.000 |   6.924 |   50.156 | 
     | MAC_inst_3/U30/ZN                            |   ^   | MAC_inst_3/n152                                    | OAI22_X1  | 0.149 |   7.073 |   50.305 | 
     | MAC_inst_3/ac_sum_old_reg_7_/D               |   ^   | MAC_inst_3/n152                                    | DFF_X1    | 0.000 |   7.073 |   50.305 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.232 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -43.230 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -43.106 | 
     | clk__L2_I6/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.128 |  -43.104 | 
     | clk__L2_I6/Z                    |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.131 |   0.259 |  -42.973 | 
     | clk__L3_I30/A                   |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.260 |  -42.972 | 
     | clk__L3_I30/Z                   |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.134 |   0.394 |  -42.838 | 
     | MAC_inst_3/ac_sum_old_reg_7_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.002 |   0.396 |  -42.836 | 
     +------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin MAC_inst_1/data_out_reg_7_/CK 
Endpoint:   MAC_inst_1/data_out_reg_7_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.396
- Setup                         0.082
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.313
- Arrival Time                  7.064
= Slack Time                   43.249
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.249 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   43.251 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   43.375 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.005 |   0.131 |   43.380 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.133 |   0.264 |   43.513 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.002 |   0.266 |   43.515 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.130 |   0.396 |   43.645 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.397 |   43.646 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.386 |   0.783 |   44.032 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.784 |   44.033 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.840 |   44.089 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.840 |   44.089 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.948 |   44.197 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.948 |   44.197 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.054 |   44.302 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.054 |   44.303 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.162 |   44.411 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.162 |   44.411 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.362 |   44.611 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.362 |   44.611 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.376 |   1.737 |   44.986 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.738 |   44.987 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.091 |   1.829 |   45.078 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.829 |   45.078 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.061 |   45.310 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.062 |   45.310 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.479 |   45.728 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.479 |   45.728 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.797 |   46.045 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.797 |   46.046 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   3.183 |   46.431 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.183 |   46.431 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.242 |   46.490 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.242 |   46.490 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.321 |   3.563 |   46.812 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.563 |   46.812 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.620 |   46.868 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.620 |   46.869 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.280 |   3.900 |   47.149 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.901 |   47.149 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.282 |   4.183 |   47.431 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.183 |   47.432 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.462 |   47.711 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.462 |   47.711 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.740 |   47.989 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.741 |   47.989 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.427 |   5.168 |   48.417 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.168 |   48.417 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.038 |   5.206 |   48.455 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.206 |   48.455 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   5.384 |   48.632 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.384 |   48.633 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.182 |   5.566 |   48.815 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.566 |   48.815 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.074 |   5.640 |   48.889 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.002 |   5.642 |   48.890 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.307 |   5.949 |   49.198 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.949 |   49.198 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.276 |   6.226 |   49.474 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.226 |   49.475 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.283 |   6.509 |   49.757 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.509 |   49.758 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/S   |   ^   | MAC_inst_1/ac_sum_new[7]                           | FA_X1     | 0.413 |   6.922 |   50.171 | 
     | MAC_inst_1/U18/A                             |   ^   | MAC_inst_1/ac_sum_new[7]                           | INV_X1    | 0.000 |   6.922 |   50.171 | 
     | MAC_inst_1/U18/ZN                            |   v   | MAC_inst_1/n4                                      | INV_X1    | 0.036 |   6.958 |   50.207 | 
     | MAC_inst_1/U91/B2                            |   v   | MAC_inst_1/n4                                      | OAI21_X1  | 0.000 |   6.959 |   50.207 | 
     | MAC_inst_1/U91/ZN                            |   ^   | MAC_inst_1/n95                                     | OAI21_X1  | 0.106 |   7.064 |   50.313 | 
     | MAC_inst_1/data_out_reg_7_/D                 |   ^   | MAC_inst_1/n95                                     | DFF_X1    | 0.000 |   7.064 |   50.313 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.249 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -43.247 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -43.123 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.128 |  -43.121 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.133 |   0.261 |  -42.988 | 
     | clk__L3_I27/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.261 |  -42.988 | 
     | clk__L3_I27/Z                 |   ^   | clk__L3_N27 | CLKBUF_X3 | 0.134 |   0.395 |  -42.854 | 
     | MAC_inst_1/data_out_reg_7_/CK |   ^   | clk__L3_N27 | DFF_X1    | 0.001 |   0.396 |  -42.853 | 
     +----------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin MAC_inst_4/data_out_reg_7_/CK 
Endpoint:   MAC_inst_4/data_out_reg_7_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.399
- Setup                         0.080
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.319
- Arrival Time                  7.067
= Slack Time                   43.251
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.252 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   43.254 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   43.377 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.005 |   0.131 |   43.382 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.133 |   0.263 |   43.515 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.264 |   43.515 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.131 |   0.395 |   43.646 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.395 |   43.646 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.387 |   0.782 |   44.033 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.783 |   44.035 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.840 |   44.091 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.840 |   44.091 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.948 |   44.199 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.948 |   44.199 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.053 |   44.304 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.053 |   44.305 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.162 |   44.414 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.163 |   44.414 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.201 |   1.363 |   44.615 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.363 |   44.615 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.376 |   1.740 |   44.991 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.741 |   44.992 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.831 |   45.082 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.831 |   45.082 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.062 |   45.313 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.062 |   45.313 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.478 |   45.730 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.479 |   45.730 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.798 |   46.049 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.798 |   46.049 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.396 |   3.194 |   46.445 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.194 |   46.445 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.254 |   46.506 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.254 |   46.506 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.325 |   3.579 |   46.830 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.579 |   46.831 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.061 |   3.640 |   46.891 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.640 |   46.891 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.918 |   47.169 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.918 |   47.169 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.280 |   4.198 |   47.449 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.198 |   47.449 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.476 |   47.728 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.476 |   47.728 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.755 |   48.006 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.755 |   48.006 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   5.034 |   48.285 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   5.034 |   48.286 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.436 |   5.470 |   48.721 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.470 |   48.722 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.043 |   5.513 |   48.765 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.513 |   48.765 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.179 |   5.692 |   48.944 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.693 |   48.944 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.177 |   5.869 |   49.121 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.870 |   49.121 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.058 |   5.928 |   49.179 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.001 |   5.929 |   49.180 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.305 |   6.233 |   49.485 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.233 |   49.485 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.281 |   6.514 |   49.766 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.514 |   49.766 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/S   |   ^   | MAC_inst_4/ac_sum_new[7]                           | FA_X1     | 0.413 |   6.927 |   50.179 | 
     | MAC_inst_4/U18/A                             |   ^   | MAC_inst_4/ac_sum_new[7]                           | INV_X1    | 0.000 |   6.927 |   50.179 | 
     | MAC_inst_4/U18/ZN                            |   v   | MAC_inst_4/n4                                      | INV_X1    | 0.036 |   6.963 |   50.214 | 
     | MAC_inst_4/U91/B2                            |   v   | MAC_inst_4/n4                                      | OAI21_X1  | 0.000 |   6.963 |   50.215 | 
     | MAC_inst_4/U91/ZN                            |   ^   | MAC_inst_4/n162                                    | OAI21_X1  | 0.104 |   7.067 |   50.319 | 
     | MAC_inst_4/data_out_reg_7_/D                 |   ^   | MAC_inst_4/n162                                    | DFF_X1    | 0.000 |   7.067 |   50.319 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.251 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -43.249 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -43.126 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.128 |  -43.123 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.133 |   0.261 |  -42.991 | 
     | clk__L3_I25/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.001 |   0.261 |  -42.990 | 
     | clk__L3_I25/Z                 |   ^   | clk__L3_N25 | CLKBUF_X3 | 0.137 |   0.398 |  -42.853 | 
     | MAC_inst_4/data_out_reg_7_/CK |   ^   | clk__L3_N25 | DFF_X1    | 0.001 |   0.399 |  -42.853 | 
     +----------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin MAC_inst_2/data_out_reg_7_/CK 
Endpoint:   MAC_inst_2/data_out_reg_7_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.394
- Setup                         0.082
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.312
- Arrival Time                  7.041
= Slack Time                   43.271
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.271 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   43.273 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   43.397 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.129 |   43.400 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.131 |   0.260 |   43.531 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.260 |   43.531 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.131 |   0.392 |   43.663 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.392 |   43.663 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.393 |   0.785 |   44.056 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.786 |   44.058 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.058 |   0.844 |   44.115 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.844 |   44.115 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.953 |   44.224 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.953 |   44.224 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   1.059 |   44.330 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.059 |   44.330 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.166 |   44.437 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.166 |   44.437 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.366 |   44.637 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.366 |   44.637 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.386 |   1.752 |   45.023 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.754 |   45.025 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.842 |   45.113 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.842 |   45.113 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.074 |   45.345 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.074 |   45.345 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.414 |   2.487 |   45.758 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.487 |   45.759 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.316 |   2.803 |   46.074 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.803 |   46.075 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.407 |   3.210 |   46.482 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.211 |   46.482 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.062 |   3.272 |   46.544 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.273 |   46.544 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.590 |   46.861 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.590 |   46.861 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.647 |   46.918 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.647 |   46.918 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.926 |   47.197 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.926 |   47.197 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   4.205 |   47.476 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.206 |   47.477 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.484 |   47.755 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.484 |   47.755 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.283 |   4.767 |   48.039 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.768 |   48.039 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   5.047 |   48.318 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   5.047 |   48.318 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.429 |   5.476 |   48.747 | 
     | MAC_inst_2/mac_operate_inst/U9/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.476 |   48.747 | 
     | MAC_inst_2/mac_operate_inst/U9/ZN            |   v   | MAC_inst_2/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.517 |   48.788 | 
     | MAC_inst_2/mac_operate_inst/U72/A            |   v   | MAC_inst_2/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.517 |   48.788 | 
     | MAC_inst_2/mac_operate_inst/U72/Z            |   v   | MAC_inst_2/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.695 |   48.966 | 
     | MAC_inst_2/mac_operate_inst/U45/B1           |   v   | MAC_inst_2/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.695 |   48.967 | 
     | MAC_inst_2/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n56                    | AOI22_X1  | 0.159 |   5.854 |   49.125 | 
     | MAC_inst_2/mac_operate_inst/U43/A            |   ^   | MAC_inst_2/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.854 |   49.125 | 
     | MAC_inst_2/mac_operate_inst/U43/ZN           |   v   | MAC_inst_2/mac_operate_inst/n27                    | INV_X1    | 0.052 |   5.906 |   49.177 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_2/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.906 |   49.177 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.299 |   6.205 |   49.476 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.205 |   49.477 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.282 |   6.487 |   49.758 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.487 |   49.758 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/S   |   ^   | MAC_inst_2/ac_sum_new[7]                           | FA_X1     | 0.412 |   6.899 |   50.170 | 
     | MAC_inst_2/U18/A                             |   ^   | MAC_inst_2/ac_sum_new[7]                           | INV_X1    | 0.000 |   6.899 |   50.171 | 
     | MAC_inst_2/U18/ZN                            |   v   | MAC_inst_2/n5                                      | INV_X1    | 0.033 |   6.932 |   50.203 | 
     | MAC_inst_2/U91/B2                            |   v   | MAC_inst_2/n5                                      | OAI21_X1  | 0.000 |   6.932 |   50.204 | 
     | MAC_inst_2/U91/ZN                            |   ^   | MAC_inst_2/n163                                    | OAI21_X1  | 0.109 |   7.041 |   50.312 | 
     | MAC_inst_2/data_out_reg_7_/D                 |   ^   | MAC_inst_2/n163                                    | DFF_X1    | 0.000 |   7.041 |   50.312 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.271 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -43.269 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -43.146 | 
     | clk__L2_I6/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.128 |  -43.143 | 
     | clk__L2_I6/Z                  |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.131 |   0.259 |  -43.012 | 
     | clk__L3_I32/A                 |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.260 |  -43.011 | 
     | clk__L3_I32/Z                 |   ^   | clk__L3_N32 | CLKBUF_X3 | 0.134 |   0.394 |  -42.878 | 
     | MAC_inst_2/data_out_reg_7_/CK |   ^   | clk__L3_N32 | DFF_X1    | 0.001 |   0.394 |  -42.877 | 
     +----------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin MAC_inst_3/data_out_reg_7_/CK 
Endpoint:   MAC_inst_3/data_out_reg_7_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.396
- Setup                         0.084
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.311
- Arrival Time                  7.038
= Slack Time                   43.274
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.274 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   43.276 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   43.399 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.129 |   43.403 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.131 |   0.260 |   43.534 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.260 |   43.534 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.131 |   0.391 |   43.665 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.392 |   43.665 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.407 |   0.799 |   44.072 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.002 |   0.801 |   44.074 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.857 |   44.131 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.858 |   44.131 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.110 |   0.967 |   44.241 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.968 |   44.241 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.073 |   44.346 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.073 |   44.346 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.182 |   44.455 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.182 |   44.456 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.382 |   44.656 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.383 |   44.656 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.392 |   1.775 |   45.048 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.777 |   45.050 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.866 |   45.139 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.866 |   45.140 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.098 |   45.371 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.098 |   45.372 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.514 |   45.787 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.514 |   45.788 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.833 |   46.106 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.833 |   46.106 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.382 |   3.215 |   46.489 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.215 |   46.489 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.275 |   46.549 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.276 |   46.549 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.587 |   46.861 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.587 |   46.861 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.644 |   46.917 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.644 |   46.917 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.920 |   47.193 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.920 |   47.194 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.196 |   47.470 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.196 |   47.470 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.427 |   4.623 |   47.897 | 
     | MAC_inst_3/mac_operate_inst/U5/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.624 |   47.897 | 
     | MAC_inst_3/mac_operate_inst/U5/ZN            |   v   | MAC_inst_3/mac_operate_inst/n3                     | INV_X1    | 0.038 |   4.661 |   47.935 | 
     | MAC_inst_3/mac_operate_inst/U78/A            |   v   | MAC_inst_3/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.662 |   47.935 | 
     | MAC_inst_3/mac_operate_inst/U78/Z            |   v   | MAC_inst_3/mac_operate_inst/N23                    | XOR2_X1   | 0.178 |   4.839 |   48.113 | 
     | MAC_inst_3/mac_operate_inst/U18/B1           |   v   | MAC_inst_3/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.839 |   48.113 | 
     | MAC_inst_3/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n35                    | AOI22_X1  | 0.162 |   5.002 |   48.275 | 
     | MAC_inst_3/mac_operate_inst/U17/A            |   ^   | MAC_inst_3/mac_operate_inst/n35                    | INV_X1    | 0.000 |   5.002 |   48.275 | 
     | MAC_inst_3/mac_operate_inst/U17/ZN           |   v   | MAC_inst_3/mac_operate_inst/n30                    | INV_X1    | 0.053 |   5.055 |   48.329 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_3/mac_operate_inst/n30                    | FA_X1     | 0.000 |   5.055 |   48.329 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.304 |   5.360 |   48.633 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   5.360 |   48.634 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.279 |   5.639 |   48.913 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.000 |   5.639 |   48.913 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.281 |   5.920 |   49.194 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.921 |   49.194 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.281 |   6.201 |   49.475 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.202 |   49.475 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.276 |   6.478 |   49.752 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.478 |   49.752 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/S   |   ^   | MAC_inst_3/ac_sum_new[7]                           | FA_X1     | 0.411 |   6.889 |   50.163 | 
     | MAC_inst_3/U18/A                             |   ^   | MAC_inst_3/ac_sum_new[7]                           | INV_X1    | 0.000 |   6.889 |   50.163 | 
     | MAC_inst_3/U18/ZN                            |   v   | MAC_inst_3/n4                                      | INV_X1    | 0.035 |   6.924 |   50.197 | 
     | MAC_inst_3/U91/B2                            |   v   | MAC_inst_3/n4                                      | OAI21_X1  | 0.000 |   6.924 |   50.198 | 
     | MAC_inst_3/U91/ZN                            |   ^   | MAC_inst_3/n162                                    | OAI21_X1  | 0.113 |   7.037 |   50.311 | 
     | MAC_inst_3/data_out_reg_7_/D                 |   ^   | MAC_inst_3/n162                                    | DFF_X1    | 0.000 |   7.038 |   50.311 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.274 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -43.271 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -43.148 | 
     | clk__L2_I6/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.128 |  -43.145 | 
     | clk__L2_I6/Z                  |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.131 |   0.259 |  -43.014 | 
     | clk__L3_I30/A                 |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.260 |  -43.014 | 
     | clk__L3_I30/Z                 |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.134 |   0.394 |  -42.879 | 
     | MAC_inst_3/data_out_reg_7_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.001 |   0.396 |  -42.878 | 
     +----------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin MAC_inst_4/ac_sum_old_reg_6_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_6_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.394
- Setup                         0.092
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.302
- Arrival Time                  6.834
= Slack Time                   43.468
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.468 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   43.470 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   43.593 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.005 |   0.131 |   43.599 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.133 |   0.263 |   43.731 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.264 |   43.732 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.131 |   0.395 |   43.863 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.395 |   43.863 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.387 |   0.782 |   44.250 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.783 |   44.251 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.840 |   44.308 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.840 |   44.308 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.948 |   44.416 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.948 |   44.416 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.053 |   44.521 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.053 |   44.521 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.162 |   44.630 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.163 |   44.630 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.201 |   1.363 |   44.831 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.363 |   44.831 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.376 |   1.740 |   45.207 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.741 |   45.208 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.831 |   45.298 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.831 |   45.299 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.062 |   45.530 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.062 |   45.530 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.478 |   45.946 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.479 |   45.946 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.798 |   46.265 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.798 |   46.265 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.396 |   3.194 |   46.662 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.194 |   46.662 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.254 |   46.722 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.254 |   46.722 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.325 |   3.579 |   47.047 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.579 |   47.047 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.061 |   3.640 |   47.108 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.640 |   47.108 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.918 |   47.386 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.918 |   47.386 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.280 |   4.198 |   47.665 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.198 |   47.665 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.476 |   47.944 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.476 |   47.944 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.755 |   48.222 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.755 |   48.223 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   5.034 |   48.502 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   5.034 |   48.502 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.436 |   5.470 |   48.938 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.470 |   48.938 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.043 |   5.513 |   48.981 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.513 |   48.981 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.179 |   5.692 |   49.160 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.693 |   49.160 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.177 |   5.869 |   49.337 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.870 |   49.337 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.058 |   5.928 |   49.396 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.001 |   5.929 |   49.396 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.305 |   6.233 |   49.701 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.233 |   49.701 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/S   |   ^   | MAC_inst_4/ac_sum_new[6]                           | FA_X1     | 0.410 |   6.644 |   50.111 | 
     | MAC_inst_4/U19/A                             |   ^   | MAC_inst_4/ac_sum_new[6]                           | INV_X1    | 0.000 |   6.644 |   50.111 | 
     | MAC_inst_4/U19/ZN                            |   v   | MAC_inst_4/n5                                      | INV_X1    | 0.037 |   6.680 |   50.148 | 
     | MAC_inst_4/U31/B2                            |   v   | MAC_inst_4/n5                                      | OAI22_X1  | 0.000 |   6.681 |   50.149 | 
     | MAC_inst_4/U31/ZN                            |   ^   | MAC_inst_4/n151                                    | OAI22_X1  | 0.153 |   6.834 |   50.302 | 
     | MAC_inst_4/ac_sum_old_reg_6_/D               |   ^   | MAC_inst_4/n151                                    | DFF_X1    | 0.000 |   6.834 |   50.302 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.468 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -43.466 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -43.342 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.127 |  -43.340 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.132 |   0.259 |  -43.208 | 
     | clk__L3_I21/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.260 |  -43.208 | 
     | clk__L3_I21/Z                   |   ^   | clk__L3_N21 | CLKBUF_X3 | 0.133 |   0.393 |  -43.075 | 
     | MAC_inst_4/ac_sum_old_reg_6_/CK |   ^   | clk__L3_N21 | DFF_X1    | 0.001 |   0.394 |  -43.074 | 
     +------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin MAC_inst_1/ac_sum_old_reg_6_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_6_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.400
- Setup                         0.089
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.311
- Arrival Time                  6.817
= Slack Time                   43.495
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.495 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   43.497 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   43.620 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.005 |   0.131 |   43.626 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.133 |   0.264 |   43.759 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.002 |   0.266 |   43.761 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.130 |   0.396 |   43.890 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.397 |   43.892 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.386 |   0.783 |   44.278 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.784 |   44.279 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.840 |   44.335 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.840 |   44.335 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.948 |   44.443 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.948 |   44.443 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.054 |   44.548 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.054 |   44.548 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.162 |   44.656 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.162 |   44.657 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.362 |   44.856 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.362 |   44.857 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.376 |   1.737 |   45.232 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.738 |   45.233 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.091 |   1.829 |   45.324 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.829 |   45.324 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.061 |   45.556 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.062 |   45.556 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.479 |   45.974 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.479 |   45.974 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.797 |   46.291 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.797 |   46.291 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   3.183 |   46.677 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.183 |   46.677 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.242 |   46.736 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.242 |   46.736 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.321 |   3.563 |   47.058 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.563 |   47.058 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.620 |   47.114 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.620 |   47.115 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.280 |   3.900 |   47.395 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.901 |   47.395 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.282 |   4.183 |   47.677 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.183 |   47.678 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.462 |   47.957 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.462 |   47.957 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.740 |   48.235 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.741 |   48.235 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.427 |   5.168 |   48.663 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.168 |   48.663 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.038 |   5.206 |   48.701 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.206 |   48.701 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   5.384 |   48.878 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.384 |   48.879 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.182 |   5.566 |   49.061 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.566 |   49.061 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.074 |   5.640 |   49.135 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.002 |   5.642 |   49.136 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.307 |   5.949 |   49.444 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.949 |   49.444 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.276 |   6.226 |   49.720 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.226 |   49.721 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/S   |   ^   | MAC_inst_1/ac_sum_new[6]                           | FA_X1     | 0.412 |   6.637 |   50.132 | 
     | MAC_inst_1/U19/A                             |   ^   | MAC_inst_1/ac_sum_new[6]                           | INV_X1    | 0.000 |   6.637 |   50.132 | 
     | MAC_inst_1/U19/ZN                            |   v   | MAC_inst_1/n5                                      | INV_X1    | 0.033 |   6.670 |   50.165 | 
     | MAC_inst_1/U31/B2                            |   v   | MAC_inst_1/n5                                      | OAI22_X1  | 0.000 |   6.670 |   50.165 | 
     | MAC_inst_1/U31/ZN                            |   ^   | MAC_inst_1/n106                                    | OAI22_X1  | 0.146 |   6.817 |   50.311 | 
     | MAC_inst_1/ac_sum_old_reg_6_/D               |   ^   | MAC_inst_1/n106                                    | DFF_X1    | 0.000 |   6.817 |   50.311 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.495 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -43.493 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -43.369 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.127 |  -43.367 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.132 |   0.259 |  -43.235 | 
     | clk__L3_I22/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.001 |   0.260 |  -43.234 | 
     | clk__L3_I22/Z                   |   ^   | clk__L3_N22 | CLKBUF_X3 | 0.138 |   0.398 |  -43.097 | 
     | MAC_inst_1/ac_sum_old_reg_6_/CK |   ^   | clk__L3_N22 | DFF_X1    | 0.002 |   0.400 |  -43.095 | 
     +------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin MAC_inst_3/ac_sum_old_reg_6_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_6_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.396
- Setup                         0.089
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.307
- Arrival Time                  6.795
= Slack Time                   43.512
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.512 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   43.514 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   43.638 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.129 |   43.641 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.131 |   0.260 |   43.772 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.260 |   43.772 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.131 |   0.391 |   43.903 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.392 |   43.904 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.407 |   0.799 |   44.311 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.002 |   0.801 |   44.313 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.857 |   44.369 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.858 |   44.369 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.110 |   0.967 |   44.479 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.968 |   44.480 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.073 |   44.585 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.073 |   44.585 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.182 |   44.694 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.182 |   44.694 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.382 |   44.894 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.383 |   44.894 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.392 |   1.775 |   45.286 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.777 |   45.289 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.866 |   45.378 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.866 |   45.378 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.098 |   45.610 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.098 |   45.610 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.514 |   46.026 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.514 |   46.026 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.833 |   46.345 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.833 |   46.345 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.382 |   3.215 |   46.727 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.215 |   46.727 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.275 |   46.787 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.276 |   46.787 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.587 |   47.099 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.587 |   47.099 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.644 |   47.156 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.644 |   47.156 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.920 |   47.432 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.920 |   47.432 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.196 |   47.708 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.196 |   47.708 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.427 |   4.623 |   48.135 | 
     | MAC_inst_3/mac_operate_inst/U5/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.624 |   48.135 | 
     | MAC_inst_3/mac_operate_inst/U5/ZN            |   v   | MAC_inst_3/mac_operate_inst/n3                     | INV_X1    | 0.038 |   4.661 |   48.173 | 
     | MAC_inst_3/mac_operate_inst/U78/A            |   v   | MAC_inst_3/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.661 |   48.173 | 
     | MAC_inst_3/mac_operate_inst/U78/Z            |   v   | MAC_inst_3/mac_operate_inst/N23                    | XOR2_X1   | 0.178 |   4.839 |   48.351 | 
     | MAC_inst_3/mac_operate_inst/U18/B1           |   v   | MAC_inst_3/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.839 |   48.351 | 
     | MAC_inst_3/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n35                    | AOI22_X1  | 0.162 |   5.002 |   48.514 | 
     | MAC_inst_3/mac_operate_inst/U17/A            |   ^   | MAC_inst_3/mac_operate_inst/n35                    | INV_X1    | 0.000 |   5.002 |   48.514 | 
     | MAC_inst_3/mac_operate_inst/U17/ZN           |   v   | MAC_inst_3/mac_operate_inst/n30                    | INV_X1    | 0.053 |   5.055 |   48.567 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_3/mac_operate_inst/n30                    | FA_X1     | 0.000 |   5.055 |   48.567 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.304 |   5.360 |   48.872 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   5.360 |   48.872 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.279 |   5.639 |   49.151 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.000 |   5.639 |   49.151 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.281 |   5.920 |   49.432 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.921 |   49.433 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.281 |   6.201 |   49.713 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.202 |   49.714 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/S   |   ^   | MAC_inst_3/ac_sum_new[6]                           | FA_X1     | 0.414 |   6.615 |   50.127 | 
     | MAC_inst_3/U19/A                             |   ^   | MAC_inst_3/ac_sum_new[6]                           | INV_X1    | 0.000 |   6.615 |   50.127 | 
     | MAC_inst_3/U19/ZN                            |   v   | MAC_inst_3/n5                                      | INV_X1    | 0.034 |   6.649 |   50.161 | 
     | MAC_inst_3/U31/B2                            |   v   | MAC_inst_3/n5                                      | OAI22_X1  | 0.000 |   6.650 |   50.161 | 
     | MAC_inst_3/U31/ZN                            |   ^   | MAC_inst_3/n151                                    | OAI22_X1  | 0.145 |   6.795 |   50.307 | 
     | MAC_inst_3/ac_sum_old_reg_6_/D               |   ^   | MAC_inst_3/n151                                    | DFF_X1    | 0.000 |   6.795 |   50.307 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.512 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -43.510 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -43.386 | 
     | clk__L2_I6/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.128 |  -43.384 | 
     | clk__L2_I6/Z                    |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.131 |   0.259 |  -43.253 | 
     | clk__L3_I30/A                   |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.260 |  -43.252 | 
     | clk__L3_I30/Z                   |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.134 |   0.394 |  -43.118 | 
     | MAC_inst_3/ac_sum_old_reg_6_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.002 |   0.396 |  -43.116 | 
     +------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin MAC_inst_2/ac_sum_old_reg_6_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_6_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.398
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.309
- Arrival Time                  6.794
= Slack Time                   43.515
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.515 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   43.517 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   43.641 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.129 |   43.644 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.131 |   0.260 |   43.775 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.260 |   43.775 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.131 |   0.392 |   43.907 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.392 |   43.907 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.393 |   0.785 |   44.300 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.786 |   44.302 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.058 |   0.844 |   44.359 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.844 |   44.359 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.953 |   44.468 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.953 |   44.468 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   1.059 |   44.574 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.059 |   44.574 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.166 |   44.681 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.166 |   44.681 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.366 |   44.881 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.366 |   44.881 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.386 |   1.752 |   45.267 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.754 |   45.269 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.842 |   45.357 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.842 |   45.357 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.074 |   45.589 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.074 |   45.589 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.414 |   2.487 |   46.002 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.487 |   46.003 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.316 |   2.803 |   46.318 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.803 |   46.319 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.407 |   3.210 |   46.726 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.211 |   46.726 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.062 |   3.272 |   46.788 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.273 |   46.788 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.590 |   47.105 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.590 |   47.105 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.647 |   47.162 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.647 |   47.162 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.926 |   47.441 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.926 |   47.441 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   4.205 |   47.720 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.206 |   47.721 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.484 |   47.999 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.484 |   47.999 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.283 |   4.767 |   48.283 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.768 |   48.283 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   5.047 |   48.562 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   5.047 |   48.562 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.429 |   5.476 |   48.991 | 
     | MAC_inst_2/mac_operate_inst/U9/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.476 |   48.991 | 
     | MAC_inst_2/mac_operate_inst/U9/ZN            |   v   | MAC_inst_2/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.517 |   49.032 | 
     | MAC_inst_2/mac_operate_inst/U72/A            |   v   | MAC_inst_2/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.517 |   49.032 | 
     | MAC_inst_2/mac_operate_inst/U72/Z            |   v   | MAC_inst_2/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.695 |   49.210 | 
     | MAC_inst_2/mac_operate_inst/U45/B1           |   v   | MAC_inst_2/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.695 |   49.210 | 
     | MAC_inst_2/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n56                    | AOI22_X1  | 0.159 |   5.854 |   49.369 | 
     | MAC_inst_2/mac_operate_inst/U43/A            |   ^   | MAC_inst_2/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.854 |   49.369 | 
     | MAC_inst_2/mac_operate_inst/U43/ZN           |   v   | MAC_inst_2/mac_operate_inst/n27                    | INV_X1    | 0.052 |   5.906 |   49.421 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_2/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.906 |   49.421 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.299 |   6.205 |   49.720 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.205 |   49.720 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/S   |   ^   | MAC_inst_2/ac_sum_new[6]                           | FA_X1     | 0.408 |   6.614 |   50.129 | 
     | MAC_inst_2/U19/A                             |   ^   | MAC_inst_2/ac_sum_new[6]                           | INV_X1    | 0.000 |   6.614 |   50.129 | 
     | MAC_inst_2/U19/ZN                            |   v   | MAC_inst_2/n7                                      | INV_X1    | 0.033 |   6.647 |   50.162 | 
     | MAC_inst_2/U31/B2                            |   v   | MAC_inst_2/n7                                      | OAI22_X1  | 0.000 |   6.647 |   50.162 | 
     | MAC_inst_2/U31/ZN                            |   ^   | MAC_inst_2/n152                                    | OAI22_X1  | 0.147 |   6.794 |   50.309 | 
     | MAC_inst_2/ac_sum_old_reg_6_/D               |   ^   | MAC_inst_2/n152                                    | DFF_X1    | 0.000 |   6.794 |   50.309 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.515 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -43.513 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -43.389 | 
     | clk__L2_I5/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.128 |  -43.387 | 
     | clk__L2_I5/Z                    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.133 |   0.261 |  -43.254 | 
     | clk__L3_I29/A                   |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.001 |   0.261 |  -43.254 | 
     | clk__L3_I29/Z                   |   ^   | clk__L3_N29 | CLKBUF_X3 | 0.136 |   0.397 |  -43.118 | 
     | MAC_inst_2/ac_sum_old_reg_6_/CK |   ^   | clk__L3_N29 | DFF_X1    | 0.002 |   0.398 |  -43.117 | 
     +------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin MAC_inst_4/data_out_reg_6_/CK 
Endpoint:   MAC_inst_4/data_out_reg_6_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.392
- Setup                         0.082
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.311
- Arrival Time                  6.784
= Slack Time                   43.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.527 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   43.529 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   43.652 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.005 |   0.131 |   43.658 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.133 |   0.263 |   43.790 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.264 |   43.791 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.131 |   0.395 |   43.922 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.395 |   43.922 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.387 |   0.782 |   44.309 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.783 |   44.310 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.840 |   44.367 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.840 |   44.367 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.948 |   44.475 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.948 |   44.475 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.053 |   44.580 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.053 |   44.580 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.162 |   44.689 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.163 |   44.689 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.201 |   1.363 |   44.890 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.363 |   44.890 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.376 |   1.740 |   45.266 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.741 |   45.267 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.831 |   45.357 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.831 |   45.358 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.062 |   45.589 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.062 |   45.589 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.478 |   46.005 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.479 |   46.005 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.798 |   46.324 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.798 |   46.324 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.396 |   3.194 |   46.721 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.194 |   46.721 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.254 |   46.781 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.254 |   46.781 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.325 |   3.579 |   47.106 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.579 |   47.106 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.061 |   3.640 |   47.167 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.640 |   47.167 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.918 |   47.445 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.918 |   47.445 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.280 |   4.198 |   47.724 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.198 |   47.724 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.476 |   48.003 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.476 |   48.003 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.755 |   48.281 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.755 |   48.282 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   5.034 |   48.561 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   5.034 |   48.561 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.436 |   5.470 |   48.997 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.470 |   48.997 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.043 |   5.513 |   49.040 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.513 |   49.040 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.179 |   5.692 |   49.219 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.693 |   49.219 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.177 |   5.869 |   49.396 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.870 |   49.396 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.058 |   5.928 |   49.455 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.001 |   5.929 |   49.455 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.305 |   6.233 |   49.760 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.233 |   49.760 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/S   |   ^   | MAC_inst_4/ac_sum_new[6]                           | FA_X1     | 0.410 |   6.644 |   50.170 | 
     | MAC_inst_4/U19/A                             |   ^   | MAC_inst_4/ac_sum_new[6]                           | INV_X1    | 0.000 |   6.644 |   50.170 | 
     | MAC_inst_4/U19/ZN                            |   v   | MAC_inst_4/n5                                      | INV_X1    | 0.037 |   6.680 |   50.207 | 
     | MAC_inst_4/U93/B2                            |   v   | MAC_inst_4/n5                                      | OAI21_X1  | 0.000 |   6.681 |   50.208 | 
     | MAC_inst_4/U93/ZN                            |   ^   | MAC_inst_4/n161                                    | OAI21_X1  | 0.103 |   6.784 |   50.311 | 
     | MAC_inst_4/data_out_reg_6_/D                 |   ^   | MAC_inst_4/n161                                    | DFF_X1    | 0.000 |   6.784 |   50.311 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.527 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -43.525 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -43.401 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.128 |  -43.399 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.133 |   0.261 |  -43.266 | 
     | clk__L3_I26/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.001 |   0.261 |  -43.266 | 
     | clk__L3_I26/Z                 |   ^   | clk__L3_N26 | CLKBUF_X3 | 0.130 |   0.392 |  -43.135 | 
     | MAC_inst_4/data_out_reg_6_/CK |   ^   | clk__L3_N26 | DFF_X1    | 0.001 |   0.392 |  -43.134 | 
     +----------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin MAC_inst_1/data_out_reg_6_/CK 
Endpoint:   MAC_inst_1/data_out_reg_6_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.400
- Setup                         0.082
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.318
- Arrival Time                  6.777
= Slack Time                   43.542
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.542 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   43.544 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   43.667 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.005 |   0.131 |   43.672 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.133 |   0.264 |   43.806 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.002 |   0.266 |   43.807 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.130 |   0.396 |   43.937 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.397 |   43.939 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.386 |   0.783 |   44.325 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.784 |   44.326 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.840 |   44.382 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.840 |   44.382 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.948 |   44.490 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.948 |   44.490 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.054 |   44.595 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.054 |   44.595 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.162 |   44.703 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.162 |   44.704 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.362 |   44.903 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.362 |   44.903 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.376 |   1.737 |   45.279 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.738 |   45.280 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.091 |   1.829 |   45.371 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.829 |   45.371 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.061 |   45.603 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.062 |   45.603 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.479 |   46.020 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.479 |   46.021 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.797 |   46.338 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.797 |   46.338 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   3.183 |   46.724 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.183 |   46.724 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.242 |   46.783 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.242 |   46.783 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.321 |   3.563 |   47.104 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.563 |   47.105 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.620 |   47.161 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.620 |   47.161 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.280 |   3.900 |   47.442 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.901 |   47.442 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.282 |   4.183 |   47.724 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.183 |   47.725 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.462 |   48.004 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.462 |   48.004 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.740 |   48.282 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.741 |   48.282 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.427 |   5.168 |   48.710 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.168 |   48.710 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.038 |   5.206 |   48.747 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.206 |   48.748 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   5.384 |   48.925 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.384 |   48.925 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.182 |   5.566 |   49.108 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.566 |   49.108 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.074 |   5.640 |   49.182 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.002 |   5.642 |   49.183 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.307 |   5.949 |   49.491 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.949 |   49.491 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.276 |   6.226 |   49.767 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.226 |   49.767 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/S   |   ^   | MAC_inst_1/ac_sum_new[6]                           | FA_X1     | 0.412 |   6.637 |   50.179 | 
     | MAC_inst_1/U19/A                             |   ^   | MAC_inst_1/ac_sum_new[6]                           | INV_X1    | 0.000 |   6.637 |   50.179 | 
     | MAC_inst_1/U19/ZN                            |   v   | MAC_inst_1/n5                                      | INV_X1    | 0.033 |   6.670 |   50.212 | 
     | MAC_inst_1/U93/B2                            |   v   | MAC_inst_1/n5                                      | OAI21_X1  | 0.000 |   6.670 |   50.212 | 
     | MAC_inst_1/U93/ZN                            |   ^   | MAC_inst_1/n96                                     | OAI21_X1  | 0.106 |   6.777 |   50.318 | 
     | MAC_inst_1/data_out_reg_6_/D                 |   ^   | MAC_inst_1/n96                                     | DFF_X1    | 0.000 |   6.777 |   50.318 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.542 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -43.539 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -43.416 | 
     | clk__L2_I4/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.127 |  -43.414 | 
     | clk__L2_I4/Z                  |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.132 |   0.260 |  -43.282 | 
     | clk__L3_I22/A                 |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.001 |   0.260 |  -43.281 | 
     | clk__L3_I22/Z                 |   ^   | clk__L3_N22 | CLKBUF_X3 | 0.138 |   0.398 |  -43.144 | 
     | MAC_inst_1/data_out_reg_6_/CK |   ^   | clk__L3_N22 | DFF_X1    | 0.002 |   0.400 |  -43.141 | 
     +----------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin MAC_inst_3/data_out_reg_6_/CK 
Endpoint:   MAC_inst_3/data_out_reg_6_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.395
- Setup                         0.083
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.312
- Arrival Time                  6.756
= Slack Time                   43.556
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.556 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   43.558 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   43.682 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.129 |   43.685 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.131 |   0.260 |   43.816 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.260 |   43.816 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.131 |   0.391 |   43.947 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.392 |   43.948 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.407 |   0.799 |   44.354 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.002 |   0.801 |   44.356 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.857 |   44.413 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.858 |   44.413 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.110 |   0.967 |   44.523 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.968 |   44.523 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.073 |   44.628 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.073 |   44.629 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.182 |   44.738 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.182 |   44.738 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.382 |   44.938 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.383 |   44.938 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.392 |   1.775 |   45.330 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.777 |   45.332 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.866 |   45.422 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.866 |   45.422 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.098 |   45.654 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.098 |   45.654 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.514 |   46.070 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.514 |   46.070 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.833 |   46.388 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.833 |   46.389 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.382 |   3.215 |   46.771 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.215 |   46.771 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.275 |   46.831 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.276 |   46.831 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.587 |   47.143 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.587 |   47.143 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.644 |   47.199 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.644 |   47.200 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.920 |   47.476 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.920 |   47.476 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.196 |   47.752 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.196 |   47.752 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.427 |   4.623 |   48.179 | 
     | MAC_inst_3/mac_operate_inst/U5/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.624 |   48.179 | 
     | MAC_inst_3/mac_operate_inst/U5/ZN            |   v   | MAC_inst_3/mac_operate_inst/n3                     | INV_X1    | 0.038 |   4.661 |   48.217 | 
     | MAC_inst_3/mac_operate_inst/U78/A            |   v   | MAC_inst_3/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.661 |   48.217 | 
     | MAC_inst_3/mac_operate_inst/U78/Z            |   v   | MAC_inst_3/mac_operate_inst/N23                    | XOR2_X1   | 0.178 |   4.839 |   48.395 | 
     | MAC_inst_3/mac_operate_inst/U18/B1           |   v   | MAC_inst_3/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.839 |   48.395 | 
     | MAC_inst_3/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n35                    | AOI22_X1  | 0.162 |   5.002 |   48.557 | 
     | MAC_inst_3/mac_operate_inst/U17/A            |   ^   | MAC_inst_3/mac_operate_inst/n35                    | INV_X1    | 0.000 |   5.002 |   48.558 | 
     | MAC_inst_3/mac_operate_inst/U17/ZN           |   v   | MAC_inst_3/mac_operate_inst/n30                    | INV_X1    | 0.053 |   5.055 |   48.611 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_3/mac_operate_inst/n30                    | FA_X1     | 0.000 |   5.055 |   48.611 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.304 |   5.360 |   48.915 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   5.360 |   48.916 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.279 |   5.639 |   49.195 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.000 |   5.639 |   49.195 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.281 |   5.920 |   49.476 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.921 |   49.477 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.281 |   6.201 |   49.757 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.202 |   49.757 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/S   |   ^   | MAC_inst_3/ac_sum_new[6]                           | FA_X1     | 0.414 |   6.615 |   50.171 | 
     | MAC_inst_3/U19/A                             |   ^   | MAC_inst_3/ac_sum_new[6]                           | INV_X1    | 0.000 |   6.615 |   50.171 | 
     | MAC_inst_3/U19/ZN                            |   v   | MAC_inst_3/n5                                      | INV_X1    | 0.034 |   6.649 |   50.205 | 
     | MAC_inst_3/U93/B2                            |   v   | MAC_inst_3/n5                                      | OAI21_X1  | 0.000 |   6.650 |   50.205 | 
     | MAC_inst_3/U93/ZN                            |   ^   | MAC_inst_3/n161                                    | OAI21_X1  | 0.107 |   6.756 |   50.312 | 
     | MAC_inst_3/data_out_reg_6_/D                 |   ^   | MAC_inst_3/n161                                    | DFF_X1    | 0.000 |   6.756 |   50.312 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.556 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -43.554 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -43.430 | 
     | clk__L2_I6/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.128 |  -43.427 | 
     | clk__L2_I6/Z                  |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.131 |   0.259 |  -43.296 | 
     | clk__L3_I30/A                 |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.260 |  -43.296 | 
     | clk__L3_I30/Z                 |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.134 |   0.394 |  -43.162 | 
     | MAC_inst_3/data_out_reg_6_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.001 |   0.395 |  -43.161 | 
     +----------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin MAC_inst_2/data_out_reg_6_/CK 
Endpoint:   MAC_inst_2/data_out_reg_6_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.399
- Setup                         0.081
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.319
- Arrival Time                  6.753
= Slack Time                   43.566
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.566 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   43.568 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   43.691 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.129 |   43.695 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.131 |   0.260 |   43.826 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.260 |   43.826 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.131 |   0.392 |   43.957 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.392 |   43.958 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.393 |   0.785 |   44.351 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.786 |   44.352 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.058 |   0.844 |   44.410 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.844 |   44.410 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.953 |   44.518 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.953 |   44.518 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   1.059 |   44.624 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.059 |   44.625 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.166 |   44.732 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.166 |   44.732 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.366 |   44.932 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.366 |   44.932 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.386 |   1.752 |   45.317 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.754 |   45.319 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.842 |   45.407 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.842 |   45.407 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.074 |   45.639 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.074 |   45.639 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.414 |   2.487 |   46.053 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.487 |   46.053 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.316 |   2.803 |   46.369 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.803 |   46.369 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.407 |   3.210 |   46.776 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.211 |   46.776 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.062 |   3.272 |   46.838 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.273 |   46.838 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.590 |   47.156 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.590 |   47.156 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.647 |   47.212 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.647 |   47.212 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.926 |   47.491 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.926 |   47.492 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   4.205 |   47.771 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.206 |   47.771 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.484 |   48.050 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.484 |   48.050 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.283 |   4.767 |   48.333 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.768 |   48.334 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   5.047 |   48.613 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   5.047 |   48.613 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.429 |   5.476 |   49.042 | 
     | MAC_inst_2/mac_operate_inst/U9/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.476 |   49.042 | 
     | MAC_inst_2/mac_operate_inst/U9/ZN            |   v   | MAC_inst_2/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.517 |   49.083 | 
     | MAC_inst_2/mac_operate_inst/U72/A            |   v   | MAC_inst_2/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.517 |   49.083 | 
     | MAC_inst_2/mac_operate_inst/U72/Z            |   v   | MAC_inst_2/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.695 |   49.261 | 
     | MAC_inst_2/mac_operate_inst/U45/B1           |   v   | MAC_inst_2/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.695 |   49.261 | 
     | MAC_inst_2/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n56                    | AOI22_X1  | 0.159 |   5.854 |   49.420 | 
     | MAC_inst_2/mac_operate_inst/U43/A            |   ^   | MAC_inst_2/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.854 |   49.420 | 
     | MAC_inst_2/mac_operate_inst/U43/ZN           |   v   | MAC_inst_2/mac_operate_inst/n27                    | INV_X1    | 0.052 |   5.906 |   49.472 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_2/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.906 |   49.472 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.299 |   6.205 |   49.771 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.205 |   49.771 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/S   |   ^   | MAC_inst_2/ac_sum_new[6]                           | FA_X1     | 0.408 |   6.614 |   50.180 | 
     | MAC_inst_2/U19/A                             |   ^   | MAC_inst_2/ac_sum_new[6]                           | INV_X1    | 0.000 |   6.614 |   50.180 | 
     | MAC_inst_2/U19/ZN                            |   v   | MAC_inst_2/n7                                      | INV_X1    | 0.033 |   6.647 |   50.213 | 
     | MAC_inst_2/U93/B2                            |   v   | MAC_inst_2/n7                                      | OAI21_X1  | 0.000 |   6.647 |   50.213 | 
     | MAC_inst_2/U93/ZN                            |   ^   | MAC_inst_2/n162                                    | OAI21_X1  | 0.106 |   6.753 |   50.319 | 
     | MAC_inst_2/data_out_reg_6_/D                 |   ^   | MAC_inst_2/n162                                    | DFF_X1    | 0.000 |   6.753 |   50.319 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.566 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -43.564 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -43.440 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.128 |  -43.438 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.133 |   0.261 |  -43.305 | 
     | clk__L3_I28/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.001 |   0.261 |  -43.304 | 
     | clk__L3_I28/Z                 |   ^   | clk__L3_N28 | CLKBUF_X3 | 0.136 |   0.397 |  -43.168 | 
     | MAC_inst_2/data_out_reg_6_/CK |   ^   | clk__L3_N28 | DFF_X1    | 0.002 |   0.399 |  -43.167 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin MAC_inst_4/ac_sum_old_reg_5_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_5_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.399
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.310
- Arrival Time                  6.552
= Slack Time                   43.758
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.758 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   43.760 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   43.884 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.005 |   0.131 |   43.889 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.133 |   0.263 |   44.021 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.264 |   44.022 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.131 |   0.395 |   44.153 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.395 |   44.153 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.387 |   0.782 |   44.540 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.783 |   44.541 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.840 |   44.598 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.840 |   44.598 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.948 |   44.706 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.948 |   44.706 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.053 |   44.811 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.053 |   44.811 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.162 |   44.920 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.162 |   44.921 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.201 |   1.363 |   45.121 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.363 |   45.121 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.376 |   1.740 |   45.498 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.741 |   45.499 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.831 |   45.589 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.831 |   45.589 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.062 |   45.820 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.062 |   45.820 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.478 |   46.236 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.478 |   46.237 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.797 |   46.556 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.798 |   46.556 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.396 |   3.194 |   46.952 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.194 |   46.952 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.254 |   47.012 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.254 |   47.012 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.325 |   3.579 |   47.337 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.579 |   47.337 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.061 |   3.640 |   47.398 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.640 |   47.398 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.918 |   47.676 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.918 |   47.676 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.280 |   4.197 |   47.956 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.198 |   47.956 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.476 |   48.234 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.476 |   48.234 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.755 |   48.513 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.755 |   48.513 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   5.034 |   48.792 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   5.034 |   48.792 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.436 |   5.470 |   49.228 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.470 |   49.228 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.043 |   5.513 |   49.271 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.513 |   49.271 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.179 |   5.692 |   49.450 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.692 |   49.451 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.177 |   5.869 |   49.627 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.870 |   49.628 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.058 |   5.928 |   49.686 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.001 |   5.928 |   49.687 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/S   |   ^   | MAC_inst_4/ac_sum_new[5]                           | FA_X1     | 0.436 |   6.364 |   50.122 | 
     | MAC_inst_4/U20/A                             |   ^   | MAC_inst_4/ac_sum_new[5]                           | INV_X1    | 0.000 |   6.364 |   50.122 | 
     | MAC_inst_4/U20/ZN                            |   v   | MAC_inst_4/n7                                      | INV_X1    | 0.037 |   6.401 |   50.160 | 
     | MAC_inst_4/U32/B2                            |   v   | MAC_inst_4/n7                                      | OAI22_X1  | 0.000 |   6.402 |   50.160 | 
     | MAC_inst_4/U32/ZN                            |   ^   | MAC_inst_4/n150                                    | OAI22_X1  | 0.150 |   6.552 |   50.310 | 
     | MAC_inst_4/ac_sum_old_reg_5_/D               |   ^   | MAC_inst_4/n150                                    | DFF_X1    | 0.000 |   6.552 |   50.310 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.758 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -43.756 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -43.632 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.127 |  -43.631 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.132 |   0.259 |  -43.499 | 
     | clk__L3_I20/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.001 |   0.260 |  -43.498 | 
     | clk__L3_I20/Z                   |   ^   | clk__L3_N20 | CLKBUF_X3 | 0.138 |   0.398 |  -43.360 | 
     | MAC_inst_4/ac_sum_old_reg_5_/CK |   ^   | clk__L3_N20 | DFF_X1    | 0.001 |   0.399 |  -43.359 | 
     +------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin MAC_inst_1/ac_sum_old_reg_5_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_5_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.400
- Setup                         0.089
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.311
- Arrival Time                  6.553
= Slack Time                   43.759
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.759 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   43.761 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   43.884 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.005 |   0.131 |   43.889 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.133 |   0.264 |   44.023 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.002 |   0.266 |   44.024 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.130 |   0.396 |   44.154 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.397 |   44.156 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.386 |   0.783 |   44.542 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.784 |   44.543 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.840 |   44.599 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.840 |   44.599 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.948 |   44.707 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.948 |   44.707 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.054 |   44.812 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.054 |   44.812 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.162 |   44.920 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.162 |   44.921 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.362 |   45.120 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.362 |   45.120 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.376 |   1.737 |   45.496 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.738 |   45.497 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.091 |   1.829 |   45.588 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.829 |   45.588 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.061 |   45.820 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.062 |   45.820 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.479 |   46.237 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.479 |   46.238 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.797 |   46.555 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.797 |   46.555 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   3.183 |   46.941 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.183 |   46.941 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.242 |   47.000 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.242 |   47.000 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.321 |   3.563 |   47.321 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.563 |   47.322 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.620 |   47.378 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.620 |   47.378 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.280 |   3.900 |   47.659 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.901 |   47.659 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.282 |   4.183 |   47.941 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.183 |   47.942 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.462 |   48.221 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.462 |   48.221 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.740 |   48.499 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.741 |   48.499 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.427 |   5.168 |   48.927 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.168 |   48.927 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.038 |   5.206 |   48.964 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.206 |   48.965 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   5.384 |   49.142 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.384 |   49.142 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.182 |   5.566 |   49.325 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.566 |   49.325 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.074 |   5.640 |   49.399 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.002 |   5.642 |   49.400 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.307 |   5.949 |   49.708 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.949 |   49.708 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/S   |   ^   | MAC_inst_1/ac_sum_new[5]                           | FA_X1     | 0.412 |   6.362 |   50.120 | 
     | MAC_inst_1/U20/A                             |   ^   | MAC_inst_1/ac_sum_new[5]                           | INV_X1    | 0.000 |   6.362 |   50.121 | 
     | MAC_inst_1/U20/ZN                            |   v   | MAC_inst_1/n7                                      | INV_X1    | 0.040 |   6.402 |   50.161 | 
     | MAC_inst_1/U32/B2                            |   v   | MAC_inst_1/n7                                      | OAI22_X1  | 0.001 |   6.403 |   50.161 | 
     | MAC_inst_1/U32/ZN                            |   ^   | MAC_inst_1/n107                                    | OAI22_X1  | 0.150 |   6.552 |   50.311 | 
     | MAC_inst_1/ac_sum_old_reg_5_/D               |   ^   | MAC_inst_1/n107                                    | DFF_X1    | 0.000 |   6.553 |   50.311 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.759 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -43.757 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -43.633 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.127 |  -43.631 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.132 |   0.259 |  -43.499 | 
     | clk__L3_I22/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.001 |   0.260 |  -43.498 | 
     | clk__L3_I22/Z                   |   ^   | clk__L3_N22 | CLKBUF_X3 | 0.138 |   0.398 |  -43.361 | 
     | MAC_inst_1/ac_sum_old_reg_5_/CK |   ^   | clk__L3_N22 | DFF_X1    | 0.002 |   0.400 |  -43.358 | 
     +------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin MAC_inst_2/ac_sum_old_reg_5_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_5_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.398
- Setup                         0.091
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.307
- Arrival Time                  6.523
= Slack Time                   43.785
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.785 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   43.787 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   43.910 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.129 |   43.914 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.131 |   0.260 |   44.044 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.260 |   44.045 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.131 |   0.392 |   44.176 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.392 |   44.177 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.393 |   0.785 |   44.570 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.786 |   44.571 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.058 |   0.844 |   44.629 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.844 |   44.629 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.953 |   44.737 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.953 |   44.737 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   1.059 |   44.843 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.059 |   44.843 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.166 |   44.951 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.166 |   44.951 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.366 |   45.151 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.366 |   45.151 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.386 |   1.752 |   45.536 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.754 |   45.538 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.842 |   45.626 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.842 |   45.626 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.074 |   45.858 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.074 |   45.858 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.414 |   2.487 |   46.272 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.487 |   46.272 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.316 |   2.803 |   46.588 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.803 |   46.588 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.407 |   3.210 |   46.995 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.211 |   46.995 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.062 |   3.272 |   47.057 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.273 |   47.057 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.590 |   47.375 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.590 |   47.375 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.647 |   47.431 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.647 |   47.431 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.926 |   47.710 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.926 |   47.710 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   4.205 |   47.990 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.206 |   47.990 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.484 |   48.269 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.484 |   48.269 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.283 |   4.767 |   48.552 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.768 |   48.552 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.429 |   5.197 |   48.982 | 
     | MAC_inst_2/mac_operate_inst/U8/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.197 |   48.982 | 
     | MAC_inst_2/mac_operate_inst/U8/ZN            |   v   | MAC_inst_2/mac_operate_inst/n5                     | INV_X1    | 0.039 |   5.236 |   49.021 | 
     | MAC_inst_2/mac_operate_inst/U74/A            |   v   | MAC_inst_2/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.236 |   49.021 | 
     | MAC_inst_2/mac_operate_inst/U74/Z            |   v   | MAC_inst_2/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   5.415 |   49.199 | 
     | MAC_inst_2/mac_operate_inst/U42/B1           |   v   | MAC_inst_2/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.415 |   49.199 | 
     | MAC_inst_2/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n55                    | AOI22_X1  | 0.162 |   5.577 |   49.361 | 
     | MAC_inst_2/mac_operate_inst/U41/A            |   ^   | MAC_inst_2/mac_operate_inst/n55                    | INV_X1    | 0.000 |   5.577 |   49.361 | 
     | MAC_inst_2/mac_operate_inst/U41/ZN           |   v   | MAC_inst_2/mac_operate_inst/n28                    | INV_X1    | 0.051 |   5.628 |   49.413 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_2/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.628 |   49.413 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.300 |   5.929 |   49.713 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.929 |   49.713 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/S   |   ^   | MAC_inst_2/ac_sum_new[5]                           | FA_X1     | 0.410 |   6.339 |   50.123 | 
     | MAC_inst_2/U20/A                             |   ^   | MAC_inst_2/ac_sum_new[5]                           | INV_X1    | 0.000 |   6.339 |   50.123 | 
     | MAC_inst_2/U20/ZN                            |   v   | MAC_inst_2/n8                                      | INV_X1    | 0.033 |   6.372 |   50.156 | 
     | MAC_inst_2/U32/B2                            |   v   | MAC_inst_2/n8                                      | OAI22_X1  | 0.000 |   6.372 |   50.156 | 
     | MAC_inst_2/U32/ZN                            |   ^   | MAC_inst_2/n151                                    | OAI22_X1  | 0.151 |   6.523 |   50.307 | 
     | MAC_inst_2/ac_sum_old_reg_5_/D               |   ^   | MAC_inst_2/n151                                    | DFF_X1    | 0.000 |   6.523 |   50.307 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.785 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -43.782 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -43.659 | 
     | clk__L2_I5/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.128 |  -43.656 | 
     | clk__L2_I5/Z                    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.133 |   0.261 |  -43.524 | 
     | clk__L3_I29/A                   |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.001 |   0.261 |  -43.523 | 
     | clk__L3_I29/Z                   |   ^   | clk__L3_N29 | CLKBUF_X3 | 0.136 |   0.397 |  -43.388 | 
     | MAC_inst_2/ac_sum_old_reg_5_/CK |   ^   | clk__L3_N29 | DFF_X1    | 0.001 |   0.398 |  -43.386 | 
     +------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin MAC_inst_3/ac_sum_old_reg_5_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_5_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.396
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.306
- Arrival Time                  6.513
= Slack Time                   43.794
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.794 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   43.796 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   43.919 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.129 |   43.923 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.131 |   0.260 |   44.054 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.260 |   44.054 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.131 |   0.391 |   44.185 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.392 |   44.186 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.407 |   0.799 |   44.592 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.002 |   0.801 |   44.594 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.857 |   44.651 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.858 |   44.651 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.110 |   0.967 |   44.761 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.968 |   44.761 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.073 |   44.866 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.073 |   44.866 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.182 |   44.976 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.182 |   44.976 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.382 |   45.176 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.383 |   45.176 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.392 |   1.775 |   45.568 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.777 |   45.570 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.866 |   45.660 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.866 |   45.660 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.098 |   45.892 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.098 |   45.892 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.514 |   46.308 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.514 |   46.308 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.833 |   46.626 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.833 |   46.626 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.382 |   3.215 |   47.009 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.215 |   47.009 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.275 |   47.069 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.276 |   47.069 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.587 |   47.381 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.587 |   47.381 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.644 |   47.437 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.644 |   47.437 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.920 |   47.714 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.920 |   47.714 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.196 |   47.990 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.196 |   47.990 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.427 |   4.623 |   48.417 | 
     | MAC_inst_3/mac_operate_inst/U5/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.624 |   48.417 | 
     | MAC_inst_3/mac_operate_inst/U5/ZN            |   v   | MAC_inst_3/mac_operate_inst/n3                     | INV_X1    | 0.038 |   4.661 |   48.455 | 
     | MAC_inst_3/mac_operate_inst/U78/A            |   v   | MAC_inst_3/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.662 |   48.455 | 
     | MAC_inst_3/mac_operate_inst/U78/Z            |   v   | MAC_inst_3/mac_operate_inst/N23                    | XOR2_X1   | 0.178 |   4.839 |   48.633 | 
     | MAC_inst_3/mac_operate_inst/U18/B1           |   v   | MAC_inst_3/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.839 |   48.633 | 
     | MAC_inst_3/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n35                    | AOI22_X1  | 0.162 |   5.002 |   48.795 | 
     | MAC_inst_3/mac_operate_inst/U17/A            |   ^   | MAC_inst_3/mac_operate_inst/n35                    | INV_X1    | 0.000 |   5.002 |   48.796 | 
     | MAC_inst_3/mac_operate_inst/U17/ZN           |   v   | MAC_inst_3/mac_operate_inst/n30                    | INV_X1    | 0.053 |   5.055 |   48.849 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_3/mac_operate_inst/n30                    | FA_X1     | 0.000 |   5.055 |   48.849 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.304 |   5.360 |   49.153 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   5.360 |   49.154 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.279 |   5.639 |   49.433 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.000 |   5.639 |   49.433 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.281 |   5.920 |   49.714 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.921 |   49.714 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/S   |   ^   | MAC_inst_3/ac_sum_new[5]                           | FA_X1     | 0.410 |   6.330 |   50.124 | 
     | MAC_inst_3/U20/A                             |   ^   | MAC_inst_3/ac_sum_new[5]                           | INV_X1    | 0.000 |   6.331 |   50.124 | 
     | MAC_inst_3/U20/ZN                            |   v   | MAC_inst_3/n7                                      | INV_X1    | 0.034 |   6.365 |   50.158 | 
     | MAC_inst_3/U32/B2                            |   v   | MAC_inst_3/n7                                      | OAI22_X1  | 0.000 |   6.365 |   50.159 | 
     | MAC_inst_3/U32/ZN                            |   ^   | MAC_inst_3/n150                                    | OAI22_X1  | 0.147 |   6.512 |   50.306 | 
     | MAC_inst_3/ac_sum_old_reg_5_/D               |   ^   | MAC_inst_3/n150                                    | DFF_X1    | 0.000 |   6.513 |   50.306 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.794 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -43.792 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -43.668 | 
     | clk__L2_I6/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.128 |  -43.665 | 
     | clk__L2_I6/Z                    |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.131 |   0.259 |  -43.534 | 
     | clk__L3_I30/A                   |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.260 |  -43.534 | 
     | clk__L3_I30/Z                   |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.134 |   0.394 |  -43.399 | 
     | MAC_inst_3/ac_sum_old_reg_5_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.002 |   0.396 |  -43.398 | 
     +------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin MAC_inst_1/data_out_reg_5_/CK 
Endpoint:   MAC_inst_1/data_out_reg_5_/D (v) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.396
- Setup                         0.146
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.250
- Arrival Time                  6.450
= Slack Time                   43.800
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.800 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   43.803 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   43.926 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.005 |   0.131 |   43.931 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.133 |   0.264 |   44.064 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.002 |   0.266 |   44.066 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.130 |   0.396 |   44.196 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.397 |   44.197 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.386 |   0.784 |   44.584 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.785 |   44.585 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.840 |   44.641 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.840 |   44.641 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.948 |   44.748 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.948 |   44.749 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.054 |   44.854 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.054 |   44.854 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.162 |   44.962 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.162 |   44.962 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.362 |   45.162 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.362 |   45.162 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.376 |   1.738 |   45.538 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.738 |   45.538 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.091 |   1.829 |   45.629 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.829 |   45.630 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.061 |   45.862 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.062 |   45.862 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.479 |   46.279 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.479 |   46.279 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.797 |   46.597 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.797 |   46.597 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   3.183 |   46.983 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.183 |   46.983 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.242 |   47.042 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.242 |   47.042 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.321 |   3.563 |   47.363 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.563 |   47.363 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.620 |   47.420 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.620 |   47.420 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.280 |   3.900 |   47.701 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.901 |   47.701 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.282 |   4.183 |   47.983 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.183 |   47.983 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.462 |   48.263 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.463 |   48.263 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.740 |   48.541 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.741 |   48.541 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.427 |   5.168 |   48.968 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.168 |   48.968 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.038 |   5.206 |   49.006 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.206 |   49.006 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   5.384 |   49.184 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.384 |   49.184 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.182 |   5.566 |   49.366 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.566 |   49.367 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.074 |   5.640 |   49.441 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.002 |   5.642 |   49.442 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.307 |   5.949 |   49.749 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.949 |   49.750 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/S   |   v   | MAC_inst_1/ac_sum_new[5]                           | FA_X1     | 0.352 |   6.302 |   50.102 | 
     | MAC_inst_1/U20/A                             |   v   | MAC_inst_1/ac_sum_new[5]                           | INV_X1    | 0.000 |   6.302 |   50.102 | 
     | MAC_inst_1/U20/ZN                            |   ^   | MAC_inst_1/n7                                      | INV_X1    | 0.095 |   6.397 |   50.197 | 
     | MAC_inst_1/U95/B2                            |   ^   | MAC_inst_1/n7                                      | OAI21_X1  | 0.001 |   6.397 |   50.198 | 
     | MAC_inst_1/U95/ZN                            |   v   | MAC_inst_1/n97                                     | OAI21_X1  | 0.052 |   6.450 |   50.250 | 
     | MAC_inst_1/data_out_reg_5_/D                 |   v   | MAC_inst_1/n97                                     | DFF_X1    | 0.000 |   6.450 |   50.250 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.800 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -43.798 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -43.675 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.128 |  -43.672 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.133 |   0.261 |  -43.540 | 
     | clk__L3_I27/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.261 |  -43.539 | 
     | clk__L3_I27/Z                 |   ^   | clk__L3_N27 | CLKBUF_X3 | 0.134 |   0.395 |  -43.405 | 
     | MAC_inst_1/data_out_reg_5_/CK |   ^   | clk__L3_N27 | DFF_X1    | 0.001 |   0.396 |  -43.405 | 
     +----------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin MAC_inst_4/data_out_reg_5_/CK 
Endpoint:   MAC_inst_4/data_out_reg_5_/D (v) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.399
- Setup                         0.143
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.256
- Arrival Time                  6.445
= Slack Time                   43.811
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.811 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   43.813 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   43.936 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.005 |   0.131 |   43.942 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.133 |   0.263 |   44.074 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.264 |   44.075 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.131 |   0.395 |   44.205 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.395 |   44.206 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.387 |   0.782 |   44.593 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.783 |   44.594 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.840 |   44.651 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.840 |   44.651 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.948 |   44.758 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.948 |   44.759 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.053 |   44.864 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.053 |   44.864 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.162 |   44.973 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.163 |   44.973 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.201 |   1.363 |   45.174 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.363 |   45.174 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.376 |   1.740 |   45.550 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.741 |   45.551 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.831 |   45.641 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.831 |   45.641 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.062 |   45.872 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.062 |   45.873 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.478 |   46.289 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.479 |   46.289 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.798 |   46.608 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.798 |   46.608 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.396 |   3.194 |   47.004 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.194 |   47.005 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.254 |   47.065 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.254 |   47.065 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.325 |   3.579 |   47.390 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.579 |   47.390 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.061 |   3.640 |   47.450 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.640 |   47.451 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.918 |   47.728 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.918 |   47.729 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.280 |   4.198 |   48.008 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.198 |   48.008 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.476 |   48.287 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.476 |   48.287 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.755 |   48.565 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.755 |   48.565 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   5.034 |   48.845 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   5.034 |   48.845 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.436 |   5.470 |   49.280 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.470 |   49.281 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.043 |   5.513 |   49.324 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.513 |   49.324 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.179 |   5.692 |   49.503 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.692 |   49.503 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.177 |   5.869 |   49.680 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.870 |   49.680 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.058 |   5.928 |   49.739 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.001 |   5.928 |   49.739 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/S   |   v   | MAC_inst_4/ac_sum_new[5]                           | FA_X1     | 0.380 |   6.309 |   50.119 | 
     | MAC_inst_4/U20/A                             |   v   | MAC_inst_4/ac_sum_new[5]                           | INV_X1    | 0.000 |   6.309 |   50.119 | 
     | MAC_inst_4/U20/ZN                            |   ^   | MAC_inst_4/n7                                      | INV_X1    | 0.087 |   6.396 |   50.206 | 
     | MAC_inst_4/U95/B2                            |   ^   | MAC_inst_4/n7                                      | OAI21_X1  | 0.000 |   6.396 |   50.207 | 
     | MAC_inst_4/U95/ZN                            |   v   | MAC_inst_4/n160                                    | OAI21_X1  | 0.049 |   6.445 |   50.256 | 
     | MAC_inst_4/data_out_reg_5_/D                 |   v   | MAC_inst_4/n160                                    | DFF_X1    | 0.000 |   6.445 |   50.256 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.811 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -43.809 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -43.685 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.128 |  -43.683 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.133 |   0.261 |  -43.550 | 
     | clk__L3_I25/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.001 |   0.261 |  -43.549 | 
     | clk__L3_I25/Z                 |   ^   | clk__L3_N25 | CLKBUF_X3 | 0.137 |   0.398 |  -43.412 | 
     | MAC_inst_4/data_out_reg_5_/CK |   ^   | clk__L3_N25 | DFF_X1    | 0.001 |   0.399 |  -43.412 | 
     +----------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin MAC_inst_2/data_out_reg_5_/CK 
Endpoint:   MAC_inst_2/data_out_reg_5_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.398
- Setup                         0.080
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.318
- Arrival Time                  6.476
= Slack Time                   43.842
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.842 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   43.844 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   43.968 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.129 |   43.971 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.131 |   0.260 |   44.102 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.260 |   44.102 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.131 |   0.392 |   44.234 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.392 |   44.234 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.393 |   0.785 |   44.627 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.786 |   44.629 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.058 |   0.844 |   44.686 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.844 |   44.686 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.953 |   44.795 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.953 |   44.795 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   1.059 |   44.901 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.059 |   44.901 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.166 |   45.008 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.166 |   45.008 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.366 |   45.208 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.366 |   45.208 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.386 |   1.752 |   45.594 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.754 |   45.596 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.842 |   45.684 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.842 |   45.684 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.074 |   45.916 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.074 |   45.916 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.414 |   2.487 |   46.329 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.487 |   46.330 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.316 |   2.803 |   46.645 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.803 |   46.646 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.407 |   3.210 |   47.053 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.211 |   47.053 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.062 |   3.272 |   47.115 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.273 |   47.115 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.590 |   47.432 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.590 |   47.432 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.647 |   47.489 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.647 |   47.489 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.926 |   47.768 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.926 |   47.768 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   4.205 |   48.047 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.206 |   48.048 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.484 |   48.326 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.484 |   48.326 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.283 |   4.767 |   48.610 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.768 |   48.610 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.429 |   5.197 |   49.039 | 
     | MAC_inst_2/mac_operate_inst/U8/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.197 |   49.039 | 
     | MAC_inst_2/mac_operate_inst/U8/ZN            |   v   | MAC_inst_2/mac_operate_inst/n5                     | INV_X1    | 0.039 |   5.236 |   49.078 | 
     | MAC_inst_2/mac_operate_inst/U74/A            |   v   | MAC_inst_2/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.236 |   49.078 | 
     | MAC_inst_2/mac_operate_inst/U74/Z            |   v   | MAC_inst_2/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   5.415 |   49.257 | 
     | MAC_inst_2/mac_operate_inst/U42/B1           |   v   | MAC_inst_2/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.415 |   49.257 | 
     | MAC_inst_2/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n55                    | AOI22_X1  | 0.162 |   5.577 |   49.419 | 
     | MAC_inst_2/mac_operate_inst/U41/A            |   ^   | MAC_inst_2/mac_operate_inst/n55                    | INV_X1    | 0.000 |   5.577 |   49.419 | 
     | MAC_inst_2/mac_operate_inst/U41/ZN           |   v   | MAC_inst_2/mac_operate_inst/n28                    | INV_X1    | 0.051 |   5.628 |   49.470 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_2/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.628 |   49.471 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.300 |   5.929 |   49.771 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.929 |   49.771 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/S   |   ^   | MAC_inst_2/ac_sum_new[5]                           | FA_X1     | 0.410 |   6.339 |   50.181 | 
     | MAC_inst_2/U20/A                             |   ^   | MAC_inst_2/ac_sum_new[5]                           | INV_X1    | 0.000 |   6.339 |   50.181 | 
     | MAC_inst_2/U20/ZN                            |   v   | MAC_inst_2/n8                                      | INV_X1    | 0.033 |   6.371 |   50.214 | 
     | MAC_inst_2/U95/B2                            |   v   | MAC_inst_2/n8                                      | OAI21_X1  | 0.000 |   6.372 |   50.214 | 
     | MAC_inst_2/U95/ZN                            |   ^   | MAC_inst_2/n161                                    | OAI21_X1  | 0.105 |   6.476 |   50.318 | 
     | MAC_inst_2/data_out_reg_5_/D                 |   ^   | MAC_inst_2/n161                                    | DFF_X1    | 0.000 |   6.476 |   50.318 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.842 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -43.840 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -43.716 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.128 |  -43.714 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.133 |   0.261 |  -43.582 | 
     | clk__L3_I29/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.001 |   0.261 |  -43.581 | 
     | clk__L3_I29/Z                 |   ^   | clk__L3_N29 | CLKBUF_X3 | 0.136 |   0.397 |  -43.445 | 
     | MAC_inst_2/data_out_reg_5_/CK |   ^   | clk__L3_N29 | DFF_X1    | 0.002 |   0.398 |  -43.444 | 
     +----------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin MAC_inst_3/data_out_reg_5_/CK 
Endpoint:   MAC_inst_3/data_out_reg_5_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.395
- Setup                         0.082
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.313
- Arrival Time                  6.469
= Slack Time                   43.843
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.844 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   43.846 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   43.969 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.129 |   43.972 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.131 |   0.260 |   44.103 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.260 |   44.104 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.131 |   0.391 |   44.234 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.392 |   44.235 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.407 |   0.799 |   44.642 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.002 |   0.801 |   44.644 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.857 |   44.701 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.858 |   44.701 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.110 |   0.967 |   44.811 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.968 |   44.811 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.073 |   44.916 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.073 |   44.916 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.182 |   45.025 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.182 |   45.025 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.382 |   45.226 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.383 |   45.226 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.392 |   1.775 |   45.618 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.777 |   45.620 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.866 |   45.709 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.866 |   45.709 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.098 |   45.941 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.098 |   45.941 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.514 |   46.357 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.514 |   46.358 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.833 |   46.676 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.833 |   46.676 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.382 |   3.215 |   47.059 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.215 |   47.059 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.275 |   47.119 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.276 |   47.119 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.587 |   47.430 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.587 |   47.431 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.644 |   47.487 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.644 |   47.487 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.920 |   47.763 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.920 |   47.763 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.196 |   48.040 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.196 |   48.040 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.427 |   4.623 |   48.467 | 
     | MAC_inst_3/mac_operate_inst/U5/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.624 |   48.467 | 
     | MAC_inst_3/mac_operate_inst/U5/ZN            |   v   | MAC_inst_3/mac_operate_inst/n3                     | INV_X1    | 0.038 |   4.661 |   48.505 | 
     | MAC_inst_3/mac_operate_inst/U78/A            |   v   | MAC_inst_3/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.662 |   48.505 | 
     | MAC_inst_3/mac_operate_inst/U78/Z            |   v   | MAC_inst_3/mac_operate_inst/N23                    | XOR2_X1   | 0.178 |   4.839 |   48.683 | 
     | MAC_inst_3/mac_operate_inst/U18/B1           |   v   | MAC_inst_3/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.839 |   48.683 | 
     | MAC_inst_3/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n35                    | AOI22_X1  | 0.162 |   5.002 |   48.845 | 
     | MAC_inst_3/mac_operate_inst/U17/A            |   ^   | MAC_inst_3/mac_operate_inst/n35                    | INV_X1    | 0.000 |   5.002 |   48.845 | 
     | MAC_inst_3/mac_operate_inst/U17/ZN           |   v   | MAC_inst_3/mac_operate_inst/n30                    | INV_X1    | 0.053 |   5.055 |   48.898 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_3/mac_operate_inst/n30                    | FA_X1     | 0.000 |   5.055 |   48.899 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.304 |   5.360 |   49.203 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   5.360 |   49.203 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.279 |   5.639 |   49.482 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.000 |   5.639 |   49.483 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.281 |   5.920 |   49.764 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.921 |   49.764 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/S   |   ^   | MAC_inst_3/ac_sum_new[5]                           | FA_X1     | 0.410 |   6.330 |   50.174 | 
     | MAC_inst_3/U20/A                             |   ^   | MAC_inst_3/ac_sum_new[5]                           | INV_X1    | 0.000 |   6.331 |   50.174 | 
     | MAC_inst_3/U20/ZN                            |   v   | MAC_inst_3/n7                                      | INV_X1    | 0.034 |   6.365 |   50.208 | 
     | MAC_inst_3/U95/B2                            |   v   | MAC_inst_3/n7                                      | OAI21_X1  | 0.000 |   6.365 |   50.208 | 
     | MAC_inst_3/U95/ZN                            |   ^   | MAC_inst_3/n160                                    | OAI21_X1  | 0.104 |   6.469 |   50.313 | 
     | MAC_inst_3/data_out_reg_5_/D                 |   ^   | MAC_inst_3/n160                                    | DFF_X1    | 0.000 |   6.469 |   50.313 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.843 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -43.841 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -43.718 | 
     | clk__L2_I6/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.128 |  -43.715 | 
     | clk__L2_I6/Z                  |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.131 |   0.259 |  -43.584 | 
     | clk__L3_I30/A                 |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.260 |  -43.583 | 
     | clk__L3_I30/Z                 |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.134 |   0.394 |  -43.449 | 
     | MAC_inst_3/data_out_reg_5_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.001 |   0.395 |  -43.449 | 
     +----------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin MAC_inst_4/ac_sum_old_reg_4_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_4_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.399
- Setup                         0.089
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.311
- Arrival Time                  6.261
= Slack Time                   44.050
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.050 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   44.052 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   44.175 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.005 |   0.131 |   44.180 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.133 |   0.263 |   44.313 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.264 |   44.313 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.131 |   0.395 |   44.444 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.395 |   44.444 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.387 |   0.782 |   44.831 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.783 |   44.833 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.840 |   44.889 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.840 |   44.890 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.948 |   44.997 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.948 |   44.997 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.053 |   45.103 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.053 |   45.103 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.162 |   45.212 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.162 |   45.212 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.201 |   1.363 |   45.413 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.363 |   45.413 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.376 |   1.740 |   45.789 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.741 |   45.790 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.831 |   45.880 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.831 |   45.880 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.062 |   46.111 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.062 |   46.111 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.478 |   46.528 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.478 |   46.528 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.797 |   46.847 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.798 |   46.847 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.396 |   3.194 |   47.243 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.194 |   47.244 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.254 |   47.304 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.254 |   47.304 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.325 |   3.579 |   47.629 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.579 |   47.629 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.061 |   3.640 |   47.689 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.640 |   47.690 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.918 |   47.967 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.918 |   47.968 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.280 |   4.197 |   48.247 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.198 |   48.247 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.476 |   48.526 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.476 |   48.526 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.755 |   48.804 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.755 |   48.804 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.435 |   5.190 |   49.239 | 
     | MAC_inst_4/mac_operate_inst/U8/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.190 |   49.240 | 
     | MAC_inst_4/mac_operate_inst/U8/ZN            |   v   | MAC_inst_4/mac_operate_inst/n5                     | INV_X1    | 0.041 |   5.231 |   49.281 | 
     | MAC_inst_4/mac_operate_inst/U74/A            |   v   | MAC_inst_4/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.231 |   49.281 | 
     | MAC_inst_4/mac_operate_inst/U74/Z            |   v   | MAC_inst_4/mac_operate_inst/N25                    | XOR2_X1   | 0.179 |   5.410 |   49.460 | 
     | MAC_inst_4/mac_operate_inst/U42/B1           |   v   | MAC_inst_4/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.410 |   49.460 | 
     | MAC_inst_4/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n55                    | AOI22_X1  | 0.174 |   5.585 |   49.634 | 
     | MAC_inst_4/mac_operate_inst/U41/A            |   ^   | MAC_inst_4/mac_operate_inst/n55                    | INV_X1    | 0.000 |   5.585 |   49.634 | 
     | MAC_inst_4/mac_operate_inst/U41/ZN           |   v   | MAC_inst_4/mac_operate_inst/n28                    | INV_X1    | 0.055 |   5.640 |   49.690 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_4/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.641 |   49.690 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_4/S   |   ^   | MAC_inst_4/ac_sum_new[4]                           | FA_X1     | 0.432 |   6.073 |   50.122 | 
     | MAC_inst_4/U21/A                             |   ^   | MAC_inst_4/ac_sum_new[4]                           | INV_X1    | 0.000 |   6.073 |   50.122 | 
     | MAC_inst_4/U21/ZN                            |   v   | MAC_inst_4/n8                                      | INV_X1    | 0.039 |   6.112 |   50.162 | 
     | MAC_inst_4/U33/B2                            |   v   | MAC_inst_4/n8                                      | OAI22_X1  | 0.001 |   6.113 |   50.162 | 
     | MAC_inst_4/U33/ZN                            |   ^   | MAC_inst_4/n149                                    | OAI22_X1  | 0.148 |   6.261 |   50.311 | 
     | MAC_inst_4/ac_sum_old_reg_4_/D               |   ^   | MAC_inst_4/n149                                    | DFF_X1    | 0.000 |   6.261 |   50.311 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -44.050 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -44.048 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -43.924 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.127 |  -43.922 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.132 |   0.259 |  -43.790 | 
     | clk__L3_I20/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.001 |   0.260 |  -43.790 | 
     | clk__L3_I20/Z                   |   ^   | clk__L3_N20 | CLKBUF_X3 | 0.138 |   0.398 |  -43.651 | 
     | MAC_inst_4/ac_sum_old_reg_4_/CK |   ^   | clk__L3_N20 | DFF_X1    | 0.001 |   0.399 |  -43.650 | 
     +------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin MAC_inst_1/ac_sum_old_reg_4_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_4_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.400
- Setup                         0.089
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.312
- Arrival Time                  6.262
= Slack Time                   44.050
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.050 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   44.052 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   44.175 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.005 |   0.131 |   44.180 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.133 |   0.264 |   44.314 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.002 |   0.266 |   44.315 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.130 |   0.396 |   44.445 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.397 |   44.447 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.386 |   0.783 |   44.833 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.784 |   44.834 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.840 |   44.890 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.840 |   44.890 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.948 |   44.998 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.948 |   44.998 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.054 |   45.103 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.054 |   45.103 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.162 |   45.211 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.162 |   45.212 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.362 |   45.411 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.362 |   45.411 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.376 |   1.737 |   45.787 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.738 |   45.788 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.091 |   1.829 |   45.879 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.829 |   45.879 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.061 |   46.111 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.061 |   46.111 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.479 |   46.528 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.479 |   46.529 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.797 |   46.846 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.797 |   46.846 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   3.182 |   47.232 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.183 |   47.232 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.241 |   47.291 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.242 |   47.291 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.321 |   3.563 |   47.612 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.563 |   47.613 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.620 |   47.669 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.620 |   47.669 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.280 |   3.900 |   47.950 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.900 |   47.950 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.282 |   4.183 |   48.232 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.183 |   48.233 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.462 |   48.512 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.462 |   48.512 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.740 |   48.790 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.740 |   48.790 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.427 |   5.168 |   49.218 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.168 |   49.218 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.038 |   5.206 |   49.255 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.206 |   49.256 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   5.384 |   49.433 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.384 |   49.433 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.182 |   5.566 |   49.615 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.566 |   49.616 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.074 |   5.640 |   49.690 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.002 |   5.642 |   49.691 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/S   |   ^   | MAC_inst_1/ac_sum_new[4]                           | FA_X1     | 0.439 |   6.081 |   50.131 | 
     | MAC_inst_1/U21/A                             |   ^   | MAC_inst_1/ac_sum_new[4]                           | INV_X1    | 0.000 |   6.081 |   50.131 | 
     | MAC_inst_1/U21/ZN                            |   v   | MAC_inst_1/n8                                      | INV_X1    | 0.034 |   6.115 |   50.165 | 
     | MAC_inst_1/U33/B2                            |   v   | MAC_inst_1/n8                                      | OAI22_X1  | 0.000 |   6.116 |   50.165 | 
     | MAC_inst_1/U33/ZN                            |   ^   | MAC_inst_1/n108                                    | OAI22_X1  | 0.147 |   6.262 |   50.312 | 
     | MAC_inst_1/ac_sum_old_reg_4_/D               |   ^   | MAC_inst_1/n108                                    | DFF_X1    | 0.000 |   6.262 |   50.312 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -44.050 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -44.048 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -43.924 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.127 |  -43.922 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.132 |   0.259 |  -43.790 | 
     | clk__L3_I22/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.001 |   0.260 |  -43.789 | 
     | clk__L3_I22/Z                   |   ^   | clk__L3_N22 | CLKBUF_X3 | 0.138 |   0.398 |  -43.652 | 
     | MAC_inst_1/ac_sum_old_reg_4_/CK |   ^   | clk__L3_N22 | DFF_X1    | 0.002 |   0.400 |  -43.649 | 
     +------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin MAC_inst_2/ac_sum_old_reg_4_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_4_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.398
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.308
- Arrival Time                  6.242
= Slack Time                   44.066
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.066 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   44.068 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   44.191 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.129 |   44.195 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.131 |   0.260 |   44.326 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.260 |   44.326 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.131 |   0.391 |   44.457 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.392 |   44.458 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.393 |   0.785 |   44.851 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.786 |   44.852 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.058 |   0.844 |   44.910 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.844 |   44.910 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.952 |   45.018 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.953 |   45.018 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   1.059 |   45.124 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.059 |   45.125 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.166 |   45.232 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.166 |   45.232 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.366 |   45.432 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.366 |   45.432 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.386 |   1.752 |   45.817 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.753 |   45.819 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.842 |   45.907 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.842 |   45.907 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.074 |   46.139 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.074 |   46.139 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.414 |   2.487 |   46.553 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.487 |   46.553 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.316 |   2.803 |   46.869 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.803 |   46.869 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.407 |   3.210 |   47.276 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.211 |   47.276 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.062 |   3.272 |   47.338 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.272 |   47.338 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.590 |   47.656 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.590 |   47.656 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.646 |   47.712 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.647 |   47.712 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.926 |   47.991 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.926 |   47.992 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   4.205 |   48.271 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.205 |   48.271 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.484 |   48.550 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.484 |   48.550 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.283 |   4.767 |   48.833 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.768 |   48.834 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.429 |   5.197 |   49.263 | 
     | MAC_inst_2/mac_operate_inst/U8/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.197 |   49.263 | 
     | MAC_inst_2/mac_operate_inst/U8/ZN            |   v   | MAC_inst_2/mac_operate_inst/n5                     | INV_X1    | 0.039 |   5.236 |   49.302 | 
     | MAC_inst_2/mac_operate_inst/U74/A            |   v   | MAC_inst_2/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.236 |   49.302 | 
     | MAC_inst_2/mac_operate_inst/U74/Z            |   v   | MAC_inst_2/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   5.415 |   49.480 | 
     | MAC_inst_2/mac_operate_inst/U42/B1           |   v   | MAC_inst_2/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.415 |   49.480 | 
     | MAC_inst_2/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n55                    | AOI22_X1  | 0.162 |   5.577 |   49.642 | 
     | MAC_inst_2/mac_operate_inst/U41/A            |   ^   | MAC_inst_2/mac_operate_inst/n55                    | INV_X1    | 0.000 |   5.577 |   49.642 | 
     | MAC_inst_2/mac_operate_inst/U41/ZN           |   v   | MAC_inst_2/mac_operate_inst/n28                    | INV_X1    | 0.051 |   5.628 |   49.694 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_2/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.628 |   49.694 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/S   |   ^   | MAC_inst_2/ac_sum_new[4]                           | FA_X1     | 0.431 |   6.060 |   50.126 | 
     | MAC_inst_2/U21/A                             |   ^   | MAC_inst_2/ac_sum_new[4]                           | INV_X1    | 0.000 |   6.060 |   50.126 | 
     | MAC_inst_2/U21/ZN                            |   v   | MAC_inst_2/n21                                     | INV_X1    | 0.033 |   6.093 |   50.159 | 
     | MAC_inst_2/U33/B2                            |   v   | MAC_inst_2/n21                                     | OAI22_X1  | 0.000 |   6.093 |   50.159 | 
     | MAC_inst_2/U33/ZN                            |   ^   | MAC_inst_2/n150                                    | OAI22_X1  | 0.149 |   6.242 |   50.308 | 
     | MAC_inst_2/ac_sum_old_reg_4_/D               |   ^   | MAC_inst_2/n150                                    | DFF_X1    | 0.000 |   6.242 |   50.308 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -44.066 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -44.064 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -43.940 | 
     | clk__L2_I5/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.128 |  -43.938 | 
     | clk__L2_I5/Z                    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.133 |   0.261 |  -43.805 | 
     | clk__L3_I29/A                   |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.001 |   0.261 |  -43.805 | 
     | clk__L3_I29/Z                   |   ^   | clk__L3_N29 | CLKBUF_X3 | 0.136 |   0.397 |  -43.669 | 
     | MAC_inst_2/ac_sum_old_reg_4_/CK |   ^   | clk__L3_N29 | DFF_X1    | 0.002 |   0.398 |  -43.667 | 
     +------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin MAC_inst_3/ac_sum_old_reg_4_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_4_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.395
- Setup                         0.089
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.305
- Arrival Time                  6.228
= Slack Time                   44.077
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.077 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   44.079 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   44.203 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.129 |   44.206 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.131 |   0.260 |   44.337 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.260 |   44.338 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.131 |   0.391 |   44.468 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.392 |   44.469 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.407 |   0.799 |   44.876 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.002 |   0.801 |   44.878 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.857 |   44.935 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.858 |   44.935 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.110 |   0.967 |   45.045 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.968 |   45.045 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.073 |   45.150 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.073 |   45.150 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.182 |   45.259 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.182 |   45.259 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.382 |   45.460 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.383 |   45.460 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.392 |   1.775 |   45.852 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.777 |   45.854 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.866 |   45.943 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.866 |   45.943 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.098 |   46.175 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.098 |   46.175 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.514 |   46.591 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.514 |   46.591 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.833 |   46.910 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.833 |   46.910 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.382 |   3.215 |   47.292 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.215 |   47.293 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.275 |   47.353 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.276 |   47.353 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.587 |   47.664 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.587 |   47.664 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.644 |   47.721 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.644 |   47.721 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.920 |   47.997 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.920 |   47.997 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.196 |   48.274 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.196 |   48.274 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.427 |   4.623 |   48.701 | 
     | MAC_inst_3/mac_operate_inst/U5/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.624 |   48.701 | 
     | MAC_inst_3/mac_operate_inst/U5/ZN            |   v   | MAC_inst_3/mac_operate_inst/n3                     | INV_X1    | 0.038 |   4.661 |   48.739 | 
     | MAC_inst_3/mac_operate_inst/U78/A            |   v   | MAC_inst_3/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.662 |   48.739 | 
     | MAC_inst_3/mac_operate_inst/U78/Z            |   v   | MAC_inst_3/mac_operate_inst/N23                    | XOR2_X1   | 0.178 |   4.839 |   48.917 | 
     | MAC_inst_3/mac_operate_inst/U18/B1           |   v   | MAC_inst_3/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.839 |   48.917 | 
     | MAC_inst_3/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n35                    | AOI22_X1  | 0.162 |   5.002 |   49.079 | 
     | MAC_inst_3/mac_operate_inst/U17/A            |   ^   | MAC_inst_3/mac_operate_inst/n35                    | INV_X1    | 0.000 |   5.002 |   49.079 | 
     | MAC_inst_3/mac_operate_inst/U17/ZN           |   v   | MAC_inst_3/mac_operate_inst/n30                    | INV_X1    | 0.053 |   5.055 |   49.132 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_3/mac_operate_inst/n30                    | FA_X1     | 0.000 |   5.055 |   49.132 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.304 |   5.360 |   49.437 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   5.360 |   49.437 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.279 |   5.639 |   49.716 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.000 |   5.639 |   49.716 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/S   |   ^   | MAC_inst_3/ac_sum_new[4]                           | FA_X1     | 0.409 |   6.048 |   50.125 | 
     | MAC_inst_3/U21/A                             |   ^   | MAC_inst_3/ac_sum_new[4]                           | INV_X1    | 0.000 |   6.048 |   50.125 | 
     | MAC_inst_3/U21/ZN                            |   v   | MAC_inst_3/n8                                      | INV_X1    | 0.034 |   6.082 |   50.159 | 
     | MAC_inst_3/U33/B2                            |   v   | MAC_inst_3/n8                                      | OAI22_X1  | 0.000 |   6.082 |   50.159 | 
     | MAC_inst_3/U33/ZN                            |   ^   | MAC_inst_3/n149                                    | OAI22_X1  | 0.146 |   6.228 |   50.305 | 
     | MAC_inst_3/ac_sum_old_reg_4_/D               |   ^   | MAC_inst_3/n149                                    | DFF_X1    | 0.000 |   6.228 |   50.305 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -44.077 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -44.075 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -43.952 | 
     | clk__L2_I6/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.128 |  -43.949 | 
     | clk__L2_I6/Z                    |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.131 |   0.259 |  -43.818 | 
     | clk__L3_I30/A                   |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.260 |  -43.817 | 
     | clk__L3_I30/Z                   |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.134 |   0.394 |  -43.683 | 
     | MAC_inst_3/ac_sum_old_reg_4_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.000 |   0.395 |  -43.682 | 
     +------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin MAC_inst_4/data_out_reg_4_/CK 
Endpoint:   MAC_inst_4/data_out_reg_4_/D (v) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.399
- Setup                         0.144
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.255
- Arrival Time                  6.166
= Slack Time                   44.089
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.089 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   44.091 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   44.215 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.005 |   0.131 |   44.220 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.133 |   0.263 |   44.352 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.264 |   44.353 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.131 |   0.395 |   44.484 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.395 |   44.484 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.387 |   0.782 |   44.871 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.783 |   44.872 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.840 |   44.929 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.840 |   44.929 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.948 |   45.037 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.948 |   45.037 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.053 |   45.142 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.053 |   45.142 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.162 |   45.251 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.163 |   45.251 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.201 |   1.363 |   45.452 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.363 |   45.452 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.376 |   1.740 |   45.829 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.741 |   45.830 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.831 |   45.920 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.831 |   45.920 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.062 |   46.151 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.062 |   46.151 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.478 |   46.567 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.479 |   46.567 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.798 |   46.886 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.798 |   46.887 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.396 |   3.194 |   47.283 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.194 |   47.283 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.254 |   47.343 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.254 |   47.343 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.325 |   3.579 |   47.668 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.579 |   47.668 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.061 |   3.640 |   47.729 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.640 |   47.729 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.918 |   48.007 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.918 |   48.007 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.280 |   4.198 |   48.286 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.198 |   48.287 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.476 |   48.565 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.476 |   48.565 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.755 |   48.843 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.755 |   48.844 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.435 |   5.190 |   49.279 | 
     | MAC_inst_4/mac_operate_inst/U8/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.190 |   49.279 | 
     | MAC_inst_4/mac_operate_inst/U8/ZN            |   v   | MAC_inst_4/mac_operate_inst/n5                     | INV_X1    | 0.041 |   5.231 |   49.320 | 
     | MAC_inst_4/mac_operate_inst/U74/A            |   v   | MAC_inst_4/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.231 |   49.320 | 
     | MAC_inst_4/mac_operate_inst/U74/Z            |   v   | MAC_inst_4/mac_operate_inst/N25                    | XOR2_X1   | 0.179 |   5.410 |   49.499 | 
     | MAC_inst_4/mac_operate_inst/U42/B1           |   v   | MAC_inst_4/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.411 |   49.499 | 
     | MAC_inst_4/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n55                    | AOI22_X1  | 0.174 |   5.585 |   49.674 | 
     | MAC_inst_4/mac_operate_inst/U41/A            |   ^   | MAC_inst_4/mac_operate_inst/n55                    | INV_X1    | 0.000 |   5.585 |   49.674 | 
     | MAC_inst_4/mac_operate_inst/U41/ZN           |   v   | MAC_inst_4/mac_operate_inst/n28                    | INV_X1    | 0.055 |   5.640 |   49.729 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_4/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.641 |   49.729 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_4/S   |   v   | MAC_inst_4/ac_sum_new[4]                           | FA_X1     | 0.375 |   6.016 |   50.105 | 
     | MAC_inst_4/U21/A                             |   v   | MAC_inst_4/ac_sum_new[4]                           | INV_X1    | 0.000 |   6.016 |   50.105 | 
     | MAC_inst_4/U21/ZN                            |   ^   | MAC_inst_4/n8                                      | INV_X1    | 0.095 |   6.112 |   50.201 | 
     | MAC_inst_4/U97/B2                            |   ^   | MAC_inst_4/n8                                      | OAI21_X1  | 0.001 |   6.112 |   50.201 | 
     | MAC_inst_4/U97/ZN                            |   v   | MAC_inst_4/n159                                    | OAI21_X1  | 0.054 |   6.166 |   50.255 | 
     | MAC_inst_4/data_out_reg_4_/D                 |   v   | MAC_inst_4/n159                                    | DFF_X1    | 0.000 |   6.166 |   50.255 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -44.089 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -44.087 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -43.963 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.128 |  -43.961 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.133 |   0.261 |  -43.828 | 
     | clk__L3_I25/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.001 |   0.261 |  -43.828 | 
     | clk__L3_I25/Z                 |   ^   | clk__L3_N25 | CLKBUF_X3 | 0.137 |   0.398 |  -43.691 | 
     | MAC_inst_4/data_out_reg_4_/CK |   ^   | clk__L3_N25 | DFF_X1    | 0.001 |   0.399 |  -43.690 | 
     +----------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin MAC_inst_1/data_out_reg_4_/CK 
Endpoint:   MAC_inst_1/data_out_reg_4_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.396
- Setup                         0.082
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.313
- Arrival Time                  6.221
= Slack Time                   44.093
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.093 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   44.095 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   44.218 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.005 |   0.131 |   44.223 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.133 |   0.264 |   44.357 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.002 |   0.266 |   44.358 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.130 |   0.396 |   44.488 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.397 |   44.490 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.386 |   0.783 |   44.876 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.784 |   44.877 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.840 |   44.933 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.840 |   44.933 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.948 |   45.041 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.948 |   45.041 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.054 |   45.146 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.054 |   45.146 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.162 |   45.254 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.162 |   45.255 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.362 |   45.454 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.362 |   45.454 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.376 |   1.737 |   45.830 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.738 |   45.831 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.091 |   1.829 |   45.922 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.829 |   45.922 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.061 |   46.154 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.061 |   46.154 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.479 |   46.571 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.479 |   46.572 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.797 |   46.889 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.797 |   46.889 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   3.182 |   47.275 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.183 |   47.275 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.241 |   47.334 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.242 |   47.334 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.321 |   3.563 |   47.655 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.563 |   47.656 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.620 |   47.712 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.620 |   47.712 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.280 |   3.900 |   47.993 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.900 |   47.993 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.282 |   4.183 |   48.275 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.183 |   48.276 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.462 |   48.555 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.462 |   48.555 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.740 |   48.833 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.740 |   48.833 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.427 |   5.168 |   49.261 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.168 |   49.261 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.038 |   5.206 |   49.298 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.206 |   49.299 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   5.384 |   49.476 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.384 |   49.476 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.182 |   5.566 |   49.659 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.566 |   49.659 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.074 |   5.640 |   49.733 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.002 |   5.642 |   49.734 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/S   |   ^   | MAC_inst_1/ac_sum_new[4]                           | FA_X1     | 0.439 |   6.081 |   50.174 | 
     | MAC_inst_1/U21/A                             |   ^   | MAC_inst_1/ac_sum_new[4]                           | INV_X1    | 0.000 |   6.081 |   50.174 | 
     | MAC_inst_1/U21/ZN                            |   v   | MAC_inst_1/n8                                      | INV_X1    | 0.034 |   6.115 |   50.208 | 
     | MAC_inst_1/U97/B2                            |   v   | MAC_inst_1/n8                                      | OAI21_X1  | 0.000 |   6.116 |   50.208 | 
     | MAC_inst_1/U97/ZN                            |   ^   | MAC_inst_1/n98                                     | OAI21_X1  | 0.105 |   6.221 |   50.313 | 
     | MAC_inst_1/data_out_reg_4_/D                 |   ^   | MAC_inst_1/n98                                     | DFF_X1    | 0.000 |   6.221 |   50.313 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -44.093 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -44.091 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -43.967 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.128 |  -43.965 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.133 |   0.261 |  -43.832 | 
     | clk__L3_I27/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.261 |  -43.832 | 
     | clk__L3_I27/Z                 |   ^   | clk__L3_N27 | CLKBUF_X3 | 0.134 |   0.395 |  -43.698 | 
     | MAC_inst_1/data_out_reg_4_/CK |   ^   | clk__L3_N27 | DFF_X1    | 0.001 |   0.396 |  -43.697 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin MAC_inst_3/data_out_reg_4_/CK 
Endpoint:   MAC_inst_3/data_out_reg_4_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.391
- Setup                         0.084
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.307
- Arrival Time                  6.192
= Slack Time                   44.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.115 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   44.117 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   44.241 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.129 |   44.244 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.131 |   0.260 |   44.375 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.260 |   44.376 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.131 |   0.391 |   44.506 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.392 |   44.507 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.407 |   0.799 |   44.914 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.002 |   0.801 |   44.916 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.857 |   44.973 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.858 |   44.973 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.110 |   0.967 |   45.083 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.968 |   45.083 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.073 |   45.188 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.073 |   45.188 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.182 |   45.297 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.182 |   45.297 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.382 |   45.498 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.383 |   45.498 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.392 |   1.775 |   45.890 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.777 |   45.892 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.866 |   45.981 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.866 |   45.981 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.098 |   46.213 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.098 |   46.213 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.514 |   46.629 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.514 |   46.629 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.833 |   46.948 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.833 |   46.948 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.382 |   3.215 |   47.330 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.215 |   47.331 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.275 |   47.391 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.276 |   47.391 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.587 |   47.702 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.587 |   47.702 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.644 |   47.759 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.644 |   47.759 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.920 |   48.035 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.920 |   48.035 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.196 |   48.312 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.196 |   48.312 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.427 |   4.623 |   48.739 | 
     | MAC_inst_3/mac_operate_inst/U5/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.624 |   48.739 | 
     | MAC_inst_3/mac_operate_inst/U5/ZN            |   v   | MAC_inst_3/mac_operate_inst/n3                     | INV_X1    | 0.038 |   4.661 |   48.777 | 
     | MAC_inst_3/mac_operate_inst/U78/A            |   v   | MAC_inst_3/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.662 |   48.777 | 
     | MAC_inst_3/mac_operate_inst/U78/Z            |   v   | MAC_inst_3/mac_operate_inst/N23                    | XOR2_X1   | 0.178 |   4.839 |   48.955 | 
     | MAC_inst_3/mac_operate_inst/U18/B1           |   v   | MAC_inst_3/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.839 |   48.955 | 
     | MAC_inst_3/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n35                    | AOI22_X1  | 0.162 |   5.002 |   49.117 | 
     | MAC_inst_3/mac_operate_inst/U17/A            |   ^   | MAC_inst_3/mac_operate_inst/n35                    | INV_X1    | 0.000 |   5.002 |   49.117 | 
     | MAC_inst_3/mac_operate_inst/U17/ZN           |   v   | MAC_inst_3/mac_operate_inst/n30                    | INV_X1    | 0.053 |   5.055 |   49.170 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_3/mac_operate_inst/n30                    | FA_X1     | 0.000 |   5.055 |   49.170 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.304 |   5.360 |   49.475 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   5.360 |   49.475 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.279 |   5.639 |   49.754 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.000 |   5.639 |   49.754 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/S   |   ^   | MAC_inst_3/ac_sum_new[4]                           | FA_X1     | 0.409 |   6.048 |   50.163 | 
     | MAC_inst_3/U21/A                             |   ^   | MAC_inst_3/ac_sum_new[4]                           | INV_X1    | 0.000 |   6.048 |   50.163 | 
     | MAC_inst_3/U21/ZN                            |   v   | MAC_inst_3/n8                                      | INV_X1    | 0.034 |   6.082 |   50.197 | 
     | MAC_inst_3/U97/B2                            |   v   | MAC_inst_3/n8                                      | OAI21_X1  | 0.000 |   6.082 |   50.197 | 
     | MAC_inst_3/U97/ZN                            |   ^   | MAC_inst_3/n159                                    | OAI21_X1  | 0.109 |   6.192 |   50.307 | 
     | MAC_inst_3/data_out_reg_4_/D                 |   ^   | MAC_inst_3/n159                                    | DFF_X1    | 0.000 |   6.192 |   50.307 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -44.115 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -44.113 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -43.990 | 
     | clk__L2_I6/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.128 |  -43.987 | 
     | clk__L2_I6/Z                  |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.131 |   0.259 |  -43.856 | 
     | clk__L3_I31/A                 |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.260 |  -43.855 | 
     | clk__L3_I31/Z                 |   ^   | clk__L3_N31 | CLKBUF_X3 | 0.130 |   0.390 |  -43.725 | 
     | MAC_inst_3/data_out_reg_4_/CK |   ^   | clk__L3_N31 | DFF_X1    | 0.002 |   0.391 |  -43.724 | 
     +----------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin MAC_inst_2/data_out_reg_4_/CK 
Endpoint:   MAC_inst_2/data_out_reg_4_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.398
- Setup                         0.080
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.319
- Arrival Time                  6.195
= Slack Time                   44.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.123 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   44.125 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   44.249 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.129 |   44.252 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.131 |   0.260 |   44.383 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.260 |   44.384 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.131 |   0.391 |   44.515 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.392 |   44.515 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.393 |   0.785 |   44.908 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.786 |   44.910 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.058 |   0.844 |   44.967 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.844 |   44.968 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.952 |   45.076 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.953 |   45.076 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   1.059 |   45.182 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.059 |   45.182 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.166 |   45.289 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.166 |   45.290 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.366 |   45.489 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.366 |   45.489 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.386 |   1.752 |   45.875 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.753 |   45.877 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.842 |   45.965 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.842 |   45.965 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.074 |   46.197 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.074 |   46.197 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.414 |   2.487 |   46.611 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.487 |   46.611 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.316 |   2.803 |   46.927 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.803 |   46.927 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.407 |   3.210 |   47.334 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.211 |   47.334 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.062 |   3.272 |   47.396 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.272 |   47.396 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.590 |   47.713 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.590 |   47.713 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.646 |   47.770 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.647 |   47.770 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.926 |   48.049 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.926 |   48.049 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   4.205 |   48.329 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.205 |   48.329 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.484 |   48.607 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.484 |   48.608 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.283 |   4.767 |   48.891 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.768 |   48.891 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.429 |   5.197 |   49.320 | 
     | MAC_inst_2/mac_operate_inst/U8/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.197 |   49.321 | 
     | MAC_inst_2/mac_operate_inst/U8/ZN            |   v   | MAC_inst_2/mac_operate_inst/n5                     | INV_X1    | 0.039 |   5.236 |   49.359 | 
     | MAC_inst_2/mac_operate_inst/U74/A            |   v   | MAC_inst_2/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.236 |   49.360 | 
     | MAC_inst_2/mac_operate_inst/U74/Z            |   v   | MAC_inst_2/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   5.415 |   49.538 | 
     | MAC_inst_2/mac_operate_inst/U42/B1           |   v   | MAC_inst_2/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.415 |   49.538 | 
     | MAC_inst_2/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n55                    | AOI22_X1  | 0.162 |   5.577 |   49.700 | 
     | MAC_inst_2/mac_operate_inst/U41/A            |   ^   | MAC_inst_2/mac_operate_inst/n55                    | INV_X1    | 0.000 |   5.577 |   49.700 | 
     | MAC_inst_2/mac_operate_inst/U41/ZN           |   v   | MAC_inst_2/mac_operate_inst/n28                    | INV_X1    | 0.051 |   5.628 |   49.751 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_2/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.628 |   49.752 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/S   |   ^   | MAC_inst_2/ac_sum_new[4]                           | FA_X1     | 0.431 |   6.060 |   50.183 | 
     | MAC_inst_2/U21/A                             |   ^   | MAC_inst_2/ac_sum_new[4]                           | INV_X1    | 0.000 |   6.060 |   50.183 | 
     | MAC_inst_2/U21/ZN                            |   v   | MAC_inst_2/n21                                     | INV_X1    | 0.033 |   6.093 |   50.216 | 
     | MAC_inst_2/U97/B2                            |   v   | MAC_inst_2/n21                                     | OAI21_X1  | 0.000 |   6.093 |   50.216 | 
     | MAC_inst_2/U97/ZN                            |   ^   | MAC_inst_2/n160                                    | OAI21_X1  | 0.103 |   6.195 |   50.319 | 
     | MAC_inst_2/data_out_reg_4_/D                 |   ^   | MAC_inst_2/n160                                    | DFF_X1    | 0.000 |   6.195 |   50.319 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -44.123 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -44.121 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -43.998 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.128 |  -43.995 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.133 |   0.261 |  -43.863 | 
     | clk__L3_I29/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.001 |   0.261 |  -43.862 | 
     | clk__L3_I29/Z                 |   ^   | clk__L3_N29 | CLKBUF_X3 | 0.136 |   0.397 |  -43.726 | 
     | MAC_inst_2/data_out_reg_4_/CK |   ^   | clk__L3_N29 | DFF_X1    | 0.002 |   0.398 |  -43.725 | 
     +----------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin MAC_inst_1/ac_sum_old_reg_3_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_3_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.395
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.305
- Arrival Time                  5.979
= Slack Time                   44.325
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.325 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   44.327 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   44.451 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.005 |   0.131 |   44.456 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.133 |   0.264 |   44.589 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.002 |   0.266 |   44.591 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.130 |   0.396 |   44.721 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.397 |   44.722 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.386 |   0.783 |   45.109 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.784 |   45.110 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.840 |   45.165 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.840 |   45.166 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.948 |   45.273 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.948 |   45.273 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.054 |   45.379 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.054 |   45.379 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.162 |   45.487 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.162 |   45.487 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.362 |   45.687 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.362 |   45.687 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.376 |   1.737 |   46.063 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.738 |   46.063 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.091 |   1.829 |   46.154 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.829 |   46.154 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   2.061 |   46.387 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.061 |   46.387 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.479 |   46.804 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.479 |   46.804 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.797 |   47.122 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.797 |   47.122 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   3.182 |   47.508 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.183 |   47.508 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.241 |   47.567 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.242 |   47.567 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.321 |   3.563 |   47.888 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.563 |   47.888 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.620 |   47.945 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.620 |   47.945 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.280 |   3.900 |   48.225 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.900 |   48.226 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.282 |   4.183 |   48.508 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.183 |   48.508 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.462 |   48.787 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.462 |   48.788 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[10]           | FA_X1     | 0.427 |   4.889 |   49.215 | 
     | MAC_inst_1/mac_operate_inst/U6/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[10]           | INV_X1    | 0.000 |   4.890 |   49.215 | 
     | MAC_inst_1/mac_operate_inst/U6/ZN            |   v   | MAC_inst_1/mac_operate_inst/n4                     | INV_X1    | 0.038 |   4.927 |   49.253 | 
     | MAC_inst_1/mac_operate_inst/U76/A            |   v   | MAC_inst_1/mac_operate_inst/n4                     | XOR2_X1   | 0.000 |   4.928 |   49.253 | 
     | MAC_inst_1/mac_operate_inst/U76/Z            |   v   | MAC_inst_1/mac_operate_inst/N24                    | XOR2_X1   | 0.178 |   5.105 |   49.430 | 
     | MAC_inst_1/mac_operate_inst/U20/B1           |   v   | MAC_inst_1/mac_operate_inst/N24                    | AOI22_X1  | 0.000 |   5.105 |   49.431 | 
     | MAC_inst_1/mac_operate_inst/U20/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n53                    | AOI22_X1  | 0.184 |   5.290 |   49.615 | 
     | MAC_inst_1/mac_operate_inst/U19/A            |   ^   | MAC_inst_1/mac_operate_inst/n53                    | INV_X1    | 0.000 |   5.290 |   49.615 | 
     | MAC_inst_1/mac_operate_inst/U19/ZN           |   v   | MAC_inst_1/mac_operate_inst/n29                    | INV_X1    | 0.072 |   5.362 |   49.687 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_3/B   |   v   | MAC_inst_1/mac_operate_inst/n29                    | FA_X1     | 0.001 |   5.363 |   49.689 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_3/S   |   ^   | MAC_inst_1/ac_sum_new[3]                           | FA_X1     | 0.437 |   5.800 |   50.125 | 
     | MAC_inst_1/U22/A                             |   ^   | MAC_inst_1/ac_sum_new[3]                           | INV_X1    | 0.000 |   5.800 |   50.125 | 
     | MAC_inst_1/U22/ZN                            |   v   | MAC_inst_1/n21                                     | INV_X1    | 0.032 |   5.832 |   50.157 | 
     | MAC_inst_1/U34/B2                            |   v   | MAC_inst_1/n21                                     | OAI22_X1  | 0.000 |   5.832 |   50.158 | 
     | MAC_inst_1/U34/ZN                            |   ^   | MAC_inst_1/n109                                    | OAI22_X1  | 0.147 |   5.979 |   50.304 | 
     | MAC_inst_1/ac_sum_old_reg_3_/D               |   ^   | MAC_inst_1/n109                                    | DFF_X1    | 0.000 |   5.979 |   50.305 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -44.325 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -44.323 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -44.200 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.127 |  -44.198 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.132 |   0.260 |  -44.066 | 
     | clk__L3_I23/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.001 |   0.260 |  -44.065 | 
     | clk__L3_I23/Z                   |   ^   | clk__L3_N23 | CLKBUF_X3 | 0.133 |   0.393 |  -43.932 | 
     | MAC_inst_1/ac_sum_old_reg_3_/CK |   ^   | clk__L3_N23 | DFF_X1    | 0.001 |   0.395 |  -43.931 | 
     +------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin MAC_inst_4/ac_sum_old_reg_3_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_3_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.399
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.309
- Arrival Time                  5.982
= Slack Time                   44.327
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.328 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.002 |   0.002 |   44.330 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.123 |   0.126 |   44.453 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.005 |   0.131 |   44.458 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.133 |   0.263 |   44.591 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.264 |   44.591 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.131 |   0.395 |   44.722 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.395 |   44.722 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.387 |   0.782 |   45.109 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.783 |   45.111 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.840 |   45.167 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.840 |   45.167 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.948 |   45.275 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.948 |   45.275 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.053 |   45.380 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.053 |   45.381 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   1.162 |   45.490 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.163 |   45.490 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.201 |   1.363 |   45.691 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.363 |   45.691 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.376 |   1.740 |   46.067 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.741 |   46.068 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.831 |   46.158 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.831 |   46.158 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.062 |   46.389 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.062 |   46.389 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.478 |   46.806 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.479 |   46.806 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.798 |   47.125 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.798 |   47.125 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.396 |   3.194 |   47.521 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.194 |   47.521 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.254 |   47.582 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.254 |   47.582 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.325 |   3.579 |   47.906 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.579 |   47.907 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.061 |   3.640 |   47.967 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.640 |   47.967 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.918 |   48.245 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.918 |   48.245 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.280 |   4.198 |   48.525 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.198 |   48.525 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.437 |   4.635 |   48.962 | 
     | MAC_inst_4/mac_operate_inst/U5/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.635 |   48.962 | 
     | MAC_inst_4/mac_operate_inst/U5/ZN            |   v   | MAC_inst_4/mac_operate_inst/n3                     | INV_X1    | 0.041 |   4.676 |   49.003 | 
     | MAC_inst_4/mac_operate_inst/U78/A            |   v   | MAC_inst_4/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.676 |   49.003 | 
     | MAC_inst_4/mac_operate_inst/U78/Z            |   v   | MAC_inst_4/mac_operate_inst/N23                    | XOR2_X1   | 0.179 |   4.854 |   49.182 | 
     | MAC_inst_4/mac_operate_inst/U18/B1           |   v   | MAC_inst_4/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.855 |   49.182 | 
     | MAC_inst_4/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n35                    | AOI22_X1  | 0.168 |   5.022 |   49.349 | 
     | MAC_inst_4/mac_operate_inst/U17/A            |   ^   | MAC_inst_4/mac_operate_inst/n35                    | INV_X1    | 0.000 |   5.022 |   49.350 | 
     | MAC_inst_4/mac_operate_inst/U17/ZN           |   v   | MAC_inst_4/mac_operate_inst/n30                    | INV_X1    | 0.053 |   5.075 |   49.402 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_4/mac_operate_inst/n30                    | FA_X1     | 0.000 |   5.075 |   49.403 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.303 |   5.378 |   49.706 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   5.379 |   49.706 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_3/S   |   ^   | MAC_inst_4/ac_sum_new[3]                           | FA_X1     | 0.412 |   5.790 |   50.117 | 
     | MAC_inst_4/U22/A                             |   ^   | MAC_inst_4/ac_sum_new[3]                           | INV_X1    | 0.000 |   5.790 |   50.118 | 
     | MAC_inst_4/U22/ZN                            |   v   | MAC_inst_4/n21                                     | INV_X1    | 0.040 |   5.830 |   50.157 | 
     | MAC_inst_4/U34/B2                            |   v   | MAC_inst_4/n21                                     | OAI22_X1  | 0.001 |   5.831 |   50.158 | 
     | MAC_inst_4/U34/ZN                            |   ^   | MAC_inst_4/n148                                    | OAI22_X1  | 0.151 |   5.982 |   50.309 | 
     | MAC_inst_4/ac_sum_old_reg_3_/D               |   ^   | MAC_inst_4/n148                                    | DFF_X1    | 0.000 |   5.982 |   50.309 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -44.327 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -44.325 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -44.202 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.127 |  -44.200 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.132 |   0.259 |  -44.068 | 
     | clk__L3_I20/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.001 |   0.260 |  -44.067 | 
     | clk__L3_I20/Z                   |   ^   | clk__L3_N20 | CLKBUF_X3 | 0.138 |   0.398 |  -43.929 | 
     | MAC_inst_4/ac_sum_old_reg_3_/CK |   ^   | clk__L3_N20 | DFF_X1    | 0.001 |   0.399 |  -43.928 | 
     +------------------------------------------------------------------------------------------------+ 

