#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x556f97d1eaf0 .scope module, "tb_microwave" "tb_microwave" 2 3;
 .timescale -3 -9;
v0x556f97d72890_0 .var "clearn", 0 0;
v0x556f97d72950_0 .var "clk", 0 0;
v0x556f97d72a10_0 .var "door_closed", 0 0;
v0x556f97d72ab0_0 .var "key", 9 0;
v0x556f97d72b50_0 .net "mag", 0 0, v0x556f97d3c580_0;  1 drivers
v0x556f97d72d50_0 .net "mins", 6 0, v0x556f97d68c00_0;  1 drivers
v0x556f97d72df0_0 .net "ones", 6 0, v0x556f97d690d0_0;  1 drivers
v0x556f97d72eb0_0 .var "startn", 0 0;
v0x556f97d72f50_0 .var "stopn", 0 0;
v0x556f97d72ff0_0 .net "tens", 6 0, v0x556f97d695b0_0;  1 drivers
o0x7f0687f14cc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x556f97d730b0_0 .net "timer_done", 0 0, o0x7f0687f14cc8;  0 drivers
S_0x556f97d1ec70 .scope module, "m" "microwave" 2 14, 3 1 0, S_0x556f97d1eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "keypad"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "startn"
    .port_info 3 /INPUT 1 "stopn"
    .port_info 4 /INPUT 1 "clearn"
    .port_info 5 /INPUT 1 "door_closed"
    .port_info 6 /INPUT 1 "timer_done"
    .port_info 7 /OUTPUT 1 "mag"
    .port_info 8 /OUTPUT 7 "sec_ones_segs"
    .port_info 9 /OUTPUT 7 "sec_tens_segs"
    .port_info 10 /OUTPUT 7 "min_segs"
v0x556f97d71550_0 .net "clearn", 0 0, v0x556f97d72890_0;  1 drivers
v0x556f97d71610_0 .net "clk", 0 0, v0x556f97d72950_0;  1 drivers
o0x7f0687f140f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x556f97d71720_0 .net "clrn", 0 0, o0x7f0687f140f8;  0 drivers
v0x556f97d71850_0 .net "door_closed", 0 0, v0x556f97d72a10_0;  1 drivers
v0x556f97d718f0_0 .net "encoder_out", 3 0, v0x556f97d6a290_0;  1 drivers
v0x556f97d71a70_0 .net "keypad", 9 0, v0x556f97d72ab0_0;  1 drivers
v0x556f97d71b10_0 .net "loadn", 0 0, L_0x556f97d83610;  1 drivers
v0x556f97d71bb0_0 .net "mag", 0 0, v0x556f97d3c580_0;  alias, 1 drivers
v0x556f97d71c50_0 .net "min_segs", 6 0, v0x556f97d68c00_0;  alias, 1 drivers
v0x556f97d71da0_0 .net "mins", 3 0, v0x556f97d6db60_0;  1 drivers
v0x556f97d71ef0_0 .net "pgt_1hz", 0 0, L_0x556f97d83520;  1 drivers
v0x556f97d71f90_0 .net "sec_ones", 3 0, v0x556f97d6ef20_0;  1 drivers
v0x556f97d72050_0 .net "sec_ones_segs", 6 0, v0x556f97d690d0_0;  alias, 1 drivers
v0x556f97d72110_0 .net "sec_tens", 3 0, v0x556f97d70450_0;  1 drivers
v0x556f97d721d0_0 .net "sec_tens_segs", 6 0, v0x556f97d695b0_0;  alias, 1 drivers
v0x556f97d722e0_0 .net "startn", 0 0, v0x556f97d72eb0_0;  1 drivers
v0x556f97d723d0_0 .net "stopn", 0 0, v0x556f97d72f50_0;  1 drivers
v0x556f97d725d0_0 .net "timer_done", 0 0, o0x7f0687f14cc8;  alias, 0 drivers
v0x556f97d72690_0 .net "zero", 0 0, L_0x556f97d85960;  1 drivers
S_0x556f97d177d0 .scope module, "c" "control" 3 19, 4 3 0, S_0x556f97d1ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "startn"
    .port_info 1 /INPUT 1 "stopn"
    .port_info 2 /INPUT 1 "clearn"
    .port_info 3 /INPUT 1 "door_closed"
    .port_info 4 /INPUT 1 "timer_done"
    .port_info 5 /OUTPUT 1 "mag"
v0x556f97d67fb0_0 .net "R", 0 0, v0x556f97d679c0_0;  1 drivers
v0x556f97d680c0_0 .net "S", 0 0, v0x556f97d67a80_0;  1 drivers
v0x556f97d681d0_0 .net "clearn", 0 0, v0x556f97d72890_0;  alias, 1 drivers
v0x556f97d68270_0 .net "door_closed", 0 0, v0x556f97d72a10_0;  alias, 1 drivers
v0x556f97d68310_0 .net "mag", 0 0, v0x556f97d3c580_0;  alias, 1 drivers
v0x556f97d68400_0 .net "startn", 0 0, v0x556f97d72eb0_0;  alias, 1 drivers
v0x556f97d684a0_0 .net "stopn", 0 0, v0x556f97d72f50_0;  alias, 1 drivers
v0x556f97d68570_0 .net "timer_done", 0 0, L_0x556f97d85960;  alias, 1 drivers
S_0x556f97d17950 .scope module, "SR" "latch" 4 15, 5 3 0, S_0x556f97d177d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "R"
    .port_info 1 /INPUT 1 "S"
    .port_info 2 /OUTPUT 1 "mag"
v0x556f97d41340_0 .net "R", 0 0, v0x556f97d679c0_0;  alias, 1 drivers
v0x556f97d3c480_0 .net "S", 0 0, v0x556f97d67a80_0;  alias, 1 drivers
v0x556f97d3c580_0 .var "mag", 0 0;
E_0x556f97d1cf80 .event edge, v0x556f97d3c480_0, v0x556f97d41340_0;
S_0x556f97d67710 .scope module, "controle" "logic_control" 4 14, 6 3 0, S_0x556f97d177d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "startn"
    .port_info 1 /INPUT 1 "stopn"
    .port_info 2 /INPUT 1 "clearn"
    .port_info 3 /INPUT 1 "door_closed"
    .port_info 4 /INPUT 1 "timer_done"
    .port_info 5 /OUTPUT 1 "R"
    .port_info 6 /OUTPUT 1 "S"
v0x556f97d679c0_0 .var "R", 0 0;
v0x556f97d67a80_0 .var "S", 0 0;
v0x556f97d67b20_0 .net "clearn", 0 0, v0x556f97d72890_0;  alias, 1 drivers
v0x556f97d67bc0_0 .net "door_closed", 0 0, v0x556f97d72a10_0;  alias, 1 drivers
v0x556f97d67c60_0 .net "startn", 0 0, v0x556f97d72eb0_0;  alias, 1 drivers
v0x556f97d67d50_0 .net "stopn", 0 0, v0x556f97d72f50_0;  alias, 1 drivers
v0x556f97d67e10_0 .net "timer_done", 0 0, L_0x556f97d85960;  alias, 1 drivers
E_0x556f97d4c070/0 .event edge, v0x556f97d67e10_0, v0x556f97d67bc0_0, v0x556f97d67b20_0, v0x556f97d67d50_0;
E_0x556f97d4c070/1 .event edge, v0x556f97d67c60_0;
E_0x556f97d4c070 .event/or E_0x556f97d4c070/0, E_0x556f97d4c070/1;
S_0x556f97d68640 .scope module, "d" "decoder" 3 23, 7 3 0, S_0x556f97d1ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "sec_ones"
    .port_info 1 /INPUT 4 "sec_tens"
    .port_info 2 /INPUT 4 "min"
    .port_info 3 /OUTPUT 7 "sec_ones_segs"
    .port_info 4 /OUTPUT 7 "sec_tens_segs"
    .port_info 5 /OUTPUT 7 "min_segs"
v0x556f97d696f0_0 .net "min", 3 0, v0x556f97d6db60_0;  alias, 1 drivers
v0x556f97d697e0_0 .net "min_segs", 6 0, v0x556f97d68c00_0;  alias, 1 drivers
v0x556f97d698b0_0 .net "sec_ones", 3 0, v0x556f97d6ef20_0;  alias, 1 drivers
v0x556f97d699b0_0 .net "sec_ones_segs", 6 0, v0x556f97d690d0_0;  alias, 1 drivers
v0x556f97d69a80_0 .net "sec_tens", 3 0, v0x556f97d70450_0;  alias, 1 drivers
v0x556f97d69b70_0 .net "sec_tens_segs", 6 0, v0x556f97d695b0_0;  alias, 1 drivers
S_0x556f97d688b0 .scope module, "min_module" "bcd_seven" 7 16, 8 3 0, S_0x556f97d68640;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "bcd"
    .port_info 1 /OUTPUT 7 "seven"
v0x556f97d68b00_0 .net "bcd", 3 0, v0x556f97d6db60_0;  alias, 1 drivers
v0x556f97d68c00_0 .var "seven", 6 0;
E_0x556f97d68a80 .event edge, v0x556f97d68b00_0;
S_0x556f97d68d40 .scope module, "sec_ones_module" "bcd_seven" 7 12, 8 3 0, S_0x556f97d68640;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "bcd"
    .port_info 1 /OUTPUT 7 "seven"
v0x556f97d68fd0_0 .net "bcd", 3 0, v0x556f97d6ef20_0;  alias, 1 drivers
v0x556f97d690d0_0 .var "seven", 6 0;
E_0x556f97d68f50 .event edge, v0x556f97d68fd0_0;
S_0x556f97d69210 .scope module, "sec_tens_module" "bcd_seven" 7 14, 8 3 0, S_0x556f97d68640;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "bcd"
    .port_info 1 /OUTPUT 7 "seven"
v0x556f97d694b0_0 .net "bcd", 3 0, v0x556f97d70450_0;  alias, 1 drivers
v0x556f97d695b0_0 .var "seven", 6 0;
E_0x556f97d69450 .event edge, v0x556f97d694b0_0;
S_0x556f97d69d00 .scope module, "e" "encoder" 3 20, 9 1 0, S_0x556f97d1ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "Keypad"
    .port_info 1 /INPUT 1 "Clk"
    .port_info 2 /INPUT 1 "Enablen"
    .port_info 3 /OUTPUT 4 "D"
    .port_info 4 /OUTPUT 1 "loadn"
    .port_info 5 /OUTPUT 1 "pgt_1Hz"
L_0x556f97d83610 .functor BUFZ 1, v0x556f97d6a390_0, C4<0>, C4<0>, C4<0>;
v0x556f97d6bec0_0 .net "Clk", 0 0, v0x556f97d72950_0;  alias, 1 drivers
v0x556f97d6bf80_0 .net "D", 3 0, v0x556f97d6a290_0;  alias, 1 drivers
v0x556f97d6c050_0 .net "DataValid", 0 0, v0x556f97d6a390_0;  1 drivers
v0x556f97d6c170_0 .net "Enablen", 0 0, v0x556f97d3c580_0;  alias, 1 drivers
v0x556f97d6c210_0 .net "Keypad", 9 0, v0x556f97d72ab0_0;  alias, 1 drivers
o0x7f0687f13948 .functor BUFZ 1, C4<z>; HiZ drive
v0x556f97d6c2b0_0 .net "clk", 0 0, o0x7f0687f13948;  0 drivers
v0x556f97d6c350_0 .net "loadn", 0 0, L_0x556f97d83610;  alias, 1 drivers
v0x556f97d6c3f0_0 .net "outDebounce", 0 0, v0x556f97d6b440_0;  1 drivers
v0x556f97d6c4e0_0 .net "outFreq", 0 0, v0x556f97d6aa40_0;  1 drivers
v0x556f97d6c580_0 .net "pgt_1Hz", 0 0, L_0x556f97d83520;  alias, 1 drivers
S_0x556f97d69fa0 .scope module, "DUT1" "priority_encoder" 9 11, 10 1 0, S_0x556f97d69d00;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "keypad"
    .port_info 1 /INPUT 1 "enablen"
    .port_info 2 /OUTPUT 4 "bcd"
    .port_info 3 /OUTPUT 1 "data_valid"
v0x556f97d6a290_0 .var "bcd", 3 0;
v0x556f97d6a390_0 .var "data_valid", 0 0;
v0x556f97d6a450_0 .net "enablen", 0 0, v0x556f97d3c580_0;  alias, 1 drivers
v0x556f97d6a570_0 .net "keypad", 9 0, v0x556f97d72ab0_0;  alias, 1 drivers
E_0x556f97d6a210 .event edge, v0x556f97d3c580_0, v0x556f97d6a570_0;
S_0x556f97d6a6b0 .scope module, "Dut2" "DivideBy100" 9 13, 11 1 0, S_0x556f97d69d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "clkOut"
v0x556f97d6a960_0 .net "clk", 0 0, o0x7f0687f13948;  alias, 0 drivers
v0x556f97d6aa40_0 .var "clkOut", 0 0;
v0x556f97d6ab00_0 .var "cont", 6 0;
E_0x556f97d6a8e0 .event posedge, v0x556f97d6a960_0;
S_0x556f97d6ac20 .scope module, "Dut3" "Debounce" 9 15, 12 1 0, S_0x556f97d69d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /OUTPUT 1 "out"
L_0x556f97d731f0 .functor AND 1, v0x556f97d72950_0, L_0x556f97d73150, C4<1>, C4<1>;
L_0x556f97d73260 .functor AND 1, v0x556f97d72950_0, v0x556f97d6a390_0, C4<1>, C4<1>;
v0x556f97d6af30_0 .net *"_s2", 0 0, L_0x556f97d73150;  1 drivers
v0x556f97d6b010_0 .net *"_s3", 0 0, L_0x556f97d731f0;  1 drivers
v0x556f97d6b0d0_0 .net *"_s7", 0 0, L_0x556f97d73260;  1 drivers
v0x556f97d6b1a0_0 .net "clear", 0 0, v0x556f97d6a390_0;  alias, 1 drivers
v0x556f97d6b270_0 .net "clock", 0 0, v0x556f97d72950_0;  alias, 1 drivers
v0x556f97d6b360_0 .var "cont", 2 0;
v0x556f97d6b440_0 .var "out", 0 0;
E_0x556f97d6ae70 .event posedge, L_0x556f97d73260;
E_0x556f97d6aed0 .event posedge, L_0x556f97d731f0;
L_0x556f97d73150 .reduce/nor v0x556f97d6a390_0;
S_0x556f97d6b580 .scope module, "Dut4" "mux_2to1" 9 17, 13 1 0, S_0x556f97d69d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DelayIn"
    .port_info 1 /INPUT 1 "DivideBy100"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x556f97d6b7c0_0 .net "DelayIn", 0 0, v0x556f97d6b440_0;  alias, 1 drivers
v0x556f97d6b890_0 .net "DivideBy100", 0 0, v0x556f97d6aa40_0;  alias, 1 drivers
v0x556f97d6b960_0 .net *"_s0", 31 0, L_0x556f97d73380;  1 drivers
L_0x7f0687eca018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556f97d6ba30_0 .net *"_s3", 30 0, L_0x7f0687eca018;  1 drivers
L_0x7f0687eca060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556f97d6baf0_0 .net/2u *"_s4", 31 0, L_0x7f0687eca060;  1 drivers
v0x556f97d6bc20_0 .net *"_s6", 0 0, L_0x556f97d83430;  1 drivers
v0x556f97d6bce0_0 .net "out", 0 0, L_0x556f97d83520;  alias, 1 drivers
v0x556f97d6bda0_0 .net "sel", 0 0, v0x556f97d3c580_0;  alias, 1 drivers
L_0x556f97d73380 .concat [ 1 31 0 0], v0x556f97d3c580_0, L_0x7f0687eca018;
L_0x556f97d83430 .cmp/eq 32, L_0x556f97d73380, L_0x7f0687eca060;
L_0x556f97d83520 .functor MUXZ 1, v0x556f97d6aa40_0, v0x556f97d6b440_0, L_0x556f97d83430, C4<>;
S_0x556f97d6c6c0 .scope module, "t" "timer" 3 22, 14 1 0, S_0x556f97d1ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "data"
    .port_info 1 /INPUT 1 "loadn"
    .port_info 2 /INPUT 1 "clrn"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
    .port_info 5 /OUTPUT 4 "sec_ones"
    .port_info 6 /OUTPUT 4 "sec_tens"
    .port_info 7 /OUTPUT 4 "mins"
    .port_info 8 /OUTPUT 1 "zero"
L_0x556f97d85850 .functor AND 1, v0x556f97d6dd10_0, v0x556f97d6f200_0, C4<1>, C4<1>;
L_0x556f97d85960 .functor AND 1, L_0x556f97d85850, v0x556f97d706a0_0, C4<1>, C4<1>;
v0x556f97d70840_0 .net *"_s0", 0 0, L_0x556f97d85850;  1 drivers
v0x556f97d70940_0 .net "clk", 0 0, L_0x556f97d83520;  alias, 1 drivers
v0x556f97d70a00_0 .net "clrn", 0 0, o0x7f0687f140f8;  alias, 0 drivers
v0x556f97d70aa0_0 .net "data", 3 0, v0x556f97d6a290_0;  alias, 1 drivers
v0x556f97d70b40_0 .net "en", 0 0, v0x556f97d3c580_0;  alias, 1 drivers
v0x556f97d70be0_0 .net "loadn", 0 0, L_0x556f97d83610;  alias, 1 drivers
v0x556f97d70c80_0 .net "mins", 3 0, v0x556f97d6db60_0;  alias, 1 drivers
v0x556f97d70d20_0 .net "sec_ones", 3 0, v0x556f97d6ef20_0;  alias, 1 drivers
v0x556f97d70e70_0 .net "sec_tens", 3 0, v0x556f97d70450_0;  alias, 1 drivers
v0x556f97d71050_0 .net "tc_mins", 0 0, L_0x556f97d856a0;  1 drivers
v0x556f97d710f0_0 .net "tc_ones", 0 0, L_0x556f97d84060;  1 drivers
v0x556f97d71190_0 .net "tc_tens", 0 0, L_0x556f97d84b80;  1 drivers
v0x556f97d71230_0 .net "zero", 0 0, L_0x556f97d85960;  alias, 1 drivers
v0x556f97d712d0_0 .net "zero_mins", 0 0, v0x556f97d6dd10_0;  1 drivers
v0x556f97d71370_0 .net "zero_ones", 0 0, v0x556f97d6f200_0;  1 drivers
v0x556f97d71410_0 .net "zero_tens", 0 0, v0x556f97d706a0_0;  1 drivers
S_0x556f97d6c9c0 .scope module, "mins_module" "mod10" 14 13, 15 5 0, S_0x556f97d6c6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "data"
    .port_info 1 /INPUT 1 "loadn"
    .port_info 2 /INPUT 1 "clrn"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
    .port_info 5 /OUTPUT 4 "out"
    .port_info 6 /OUTPUT 1 "tc"
    .port_info 7 /OUTPUT 1 "zero"
L_0x556f97d84d80 .functor NOT 1, L_0x556f97d84ce0, C4<0>, C4<0>, C4<0>;
L_0x556f97d84e40 .functor AND 1, L_0x556f97d84b80, L_0x556f97d84d80, C4<1>, C4<1>;
L_0x556f97d84f50 .functor NOT 1, L_0x556f97d84eb0, C4<0>, C4<0>, C4<0>;
L_0x556f97d85010 .functor AND 1, L_0x556f97d84e40, L_0x556f97d84f50, C4<1>, C4<1>;
L_0x556f97d851f0 .functor NOT 1, L_0x556f97d85150, C4<0>, C4<0>, C4<0>;
L_0x556f97d852b0 .functor AND 1, L_0x556f97d85010, L_0x556f97d851f0, C4<1>, C4<1>;
L_0x556f97d855e0 .functor NOT 1, L_0x556f97d85400, C4<0>, C4<0>, C4<0>;
L_0x556f97d856a0 .functor AND 1, L_0x556f97d852b0, L_0x556f97d855e0, C4<1>, C4<1>;
v0x556f97d6cd10_0 .net *"_s1", 0 0, L_0x556f97d84ce0;  1 drivers
v0x556f97d6ce10_0 .net *"_s10", 0 0, L_0x556f97d85010;  1 drivers
v0x556f97d6cef0_0 .net *"_s13", 0 0, L_0x556f97d85150;  1 drivers
v0x556f97d6cfb0_0 .net *"_s14", 0 0, L_0x556f97d851f0;  1 drivers
v0x556f97d6d090_0 .net *"_s16", 0 0, L_0x556f97d852b0;  1 drivers
v0x556f97d6d1c0_0 .net *"_s19", 0 0, L_0x556f97d85400;  1 drivers
v0x556f97d6d2a0_0 .net *"_s2", 0 0, L_0x556f97d84d80;  1 drivers
v0x556f97d6d380_0 .net *"_s20", 0 0, L_0x556f97d855e0;  1 drivers
v0x556f97d6d460_0 .net *"_s4", 0 0, L_0x556f97d84e40;  1 drivers
v0x556f97d6d5d0_0 .net *"_s7", 0 0, L_0x556f97d84eb0;  1 drivers
v0x556f97d6d6b0_0 .net *"_s8", 0 0, L_0x556f97d84f50;  1 drivers
v0x556f97d6d790_0 .net "clk", 0 0, L_0x556f97d83520;  alias, 1 drivers
v0x556f97d6d830_0 .net "clrn", 0 0, o0x7f0687f140f8;  alias, 0 drivers
v0x556f97d6d8f0_0 .net "data", 3 0, v0x556f97d70450_0;  alias, 1 drivers
v0x556f97d6da00_0 .net "en", 0 0, L_0x556f97d84b80;  alias, 1 drivers
v0x556f97d6dac0_0 .net "loadn", 0 0, L_0x556f97d83610;  alias, 1 drivers
v0x556f97d6db60_0 .var "out", 3 0;
v0x556f97d6dc50_0 .net "tc", 0 0, L_0x556f97d856a0;  alias, 1 drivers
v0x556f97d6dd10_0 .var "zero", 0 0;
E_0x556f97d1c840/0 .event negedge, v0x556f97d6d830_0;
E_0x556f97d1c840/1 .event posedge, v0x556f97d6bce0_0;
E_0x556f97d1c840 .event/or E_0x556f97d1c840/0, E_0x556f97d1c840/1;
L_0x556f97d84ce0 .part v0x556f97d6db60_0, 0, 1;
L_0x556f97d84eb0 .part v0x556f97d6db60_0, 1, 1;
L_0x556f97d85150 .part v0x556f97d6db60_0, 2, 1;
L_0x556f97d85400 .part v0x556f97d6db60_0, 3, 1;
S_0x556f97d6df20 .scope module, "sec_ones_module" "mod10" 14 11, 15 5 0, S_0x556f97d6c6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "data"
    .port_info 1 /INPUT 1 "loadn"
    .port_info 2 /INPUT 1 "clrn"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
    .port_info 5 /OUTPUT 4 "out"
    .port_info 6 /OUTPUT 1 "tc"
    .port_info 7 /OUTPUT 1 "zero"
L_0x556f97d83720 .functor NOT 1, L_0x556f97d83680, C4<0>, C4<0>, C4<0>;
L_0x556f97d837e0 .functor AND 1, v0x556f97d3c580_0, L_0x556f97d83720, C4<1>, C4<1>;
L_0x556f97d83940 .functor NOT 1, L_0x556f97d838a0, C4<0>, C4<0>, C4<0>;
L_0x556f97d83a00 .functor AND 1, L_0x556f97d837e0, L_0x556f97d83940, C4<1>, C4<1>;
L_0x556f97d83cc0 .functor NOT 1, L_0x556f97d83b10, C4<0>, C4<0>, C4<0>;
L_0x556f97d83d80 .functor AND 1, L_0x556f97d83a00, L_0x556f97d83cc0, C4<1>, C4<1>;
L_0x556f97d83fa0 .functor NOT 1, L_0x556f97d83ed0, C4<0>, C4<0>, C4<0>;
L_0x556f97d84060 .functor AND 1, L_0x556f97d83d80, L_0x556f97d83fa0, C4<1>, C4<1>;
v0x556f97d6e1e0_0 .net *"_s1", 0 0, L_0x556f97d83680;  1 drivers
v0x556f97d6e2c0_0 .net *"_s10", 0 0, L_0x556f97d83a00;  1 drivers
v0x556f97d6e3a0_0 .net *"_s13", 0 0, L_0x556f97d83b10;  1 drivers
v0x556f97d6e460_0 .net *"_s14", 0 0, L_0x556f97d83cc0;  1 drivers
v0x556f97d6e540_0 .net *"_s16", 0 0, L_0x556f97d83d80;  1 drivers
v0x556f97d6e670_0 .net *"_s19", 0 0, L_0x556f97d83ed0;  1 drivers
v0x556f97d6e750_0 .net *"_s2", 0 0, L_0x556f97d83720;  1 drivers
v0x556f97d6e830_0 .net *"_s20", 0 0, L_0x556f97d83fa0;  1 drivers
v0x556f97d6e910_0 .net *"_s4", 0 0, L_0x556f97d837e0;  1 drivers
v0x556f97d6e9f0_0 .net *"_s7", 0 0, L_0x556f97d838a0;  1 drivers
v0x556f97d6ead0_0 .net *"_s8", 0 0, L_0x556f97d83940;  1 drivers
v0x556f97d6ebb0_0 .net "clk", 0 0, L_0x556f97d83520;  alias, 1 drivers
v0x556f97d6ec50_0 .net "clrn", 0 0, o0x7f0687f140f8;  alias, 0 drivers
v0x556f97d6ecf0_0 .net "data", 3 0, v0x556f97d6a290_0;  alias, 1 drivers
v0x556f97d6ed90_0 .net "en", 0 0, v0x556f97d3c580_0;  alias, 1 drivers
v0x556f97d6ee30_0 .net "loadn", 0 0, L_0x556f97d83610;  alias, 1 drivers
v0x556f97d6ef20_0 .var "out", 3 0;
v0x556f97d6f140_0 .net "tc", 0 0, L_0x556f97d84060;  alias, 1 drivers
v0x556f97d6f200_0 .var "zero", 0 0;
L_0x556f97d83680 .part v0x556f97d6ef20_0, 0, 1;
L_0x556f97d838a0 .part v0x556f97d6ef20_0, 1, 1;
L_0x556f97d83b10 .part v0x556f97d6ef20_0, 2, 1;
L_0x556f97d83ed0 .part v0x556f97d6ef20_0, 3, 1;
S_0x556f97d6f410 .scope module, "sec_tens_module" "mod6" 14 12, 16 5 0, S_0x556f97d6c6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "data"
    .port_info 1 /INPUT 1 "loadn"
    .port_info 2 /INPUT 1 "clrn"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
    .port_info 5 /OUTPUT 4 "out"
    .port_info 6 /OUTPUT 1 "tc"
    .port_info 7 /OUTPUT 1 "zero"
L_0x556f97d84260 .functor NOT 1, L_0x556f97d841c0, C4<0>, C4<0>, C4<0>;
L_0x556f97d84320 .functor AND 1, L_0x556f97d84060, L_0x556f97d84260, C4<1>, C4<1>;
L_0x556f97d84430 .functor NOT 1, L_0x556f97d84390, C4<0>, C4<0>, C4<0>;
L_0x556f97d844f0 .functor AND 1, L_0x556f97d84320, L_0x556f97d84430, C4<1>, C4<1>;
L_0x556f97d847e0 .functor NOT 1, L_0x556f97d84630, C4<0>, C4<0>, C4<0>;
L_0x556f97d848a0 .functor AND 1, L_0x556f97d844f0, L_0x556f97d847e0, C4<1>, C4<1>;
L_0x556f97d84ac0 .functor NOT 1, L_0x556f97d849f0, C4<0>, C4<0>, C4<0>;
L_0x556f97d84b80 .functor AND 1, L_0x556f97d848a0, L_0x556f97d84ac0, C4<1>, C4<1>;
v0x556f97d6f6b0_0 .net *"_s1", 0 0, L_0x556f97d841c0;  1 drivers
v0x556f97d6f790_0 .net *"_s10", 0 0, L_0x556f97d844f0;  1 drivers
v0x556f97d6f870_0 .net *"_s13", 0 0, L_0x556f97d84630;  1 drivers
v0x556f97d6f930_0 .net *"_s14", 0 0, L_0x556f97d847e0;  1 drivers
v0x556f97d6fa10_0 .net *"_s16", 0 0, L_0x556f97d848a0;  1 drivers
v0x556f97d6fb40_0 .net *"_s19", 0 0, L_0x556f97d849f0;  1 drivers
v0x556f97d6fc20_0 .net *"_s2", 0 0, L_0x556f97d84260;  1 drivers
v0x556f97d6fd00_0 .net *"_s20", 0 0, L_0x556f97d84ac0;  1 drivers
v0x556f97d6fde0_0 .net *"_s4", 0 0, L_0x556f97d84320;  1 drivers
v0x556f97d6fec0_0 .net *"_s7", 0 0, L_0x556f97d84390;  1 drivers
v0x556f97d6ffa0_0 .net *"_s8", 0 0, L_0x556f97d84430;  1 drivers
v0x556f97d70080_0 .net "clk", 0 0, L_0x556f97d83520;  alias, 1 drivers
v0x556f97d701b0_0 .net "clrn", 0 0, o0x7f0687f140f8;  alias, 0 drivers
v0x556f97d70250_0 .net "data", 3 0, v0x556f97d6ef20_0;  alias, 1 drivers
v0x556f97d70310_0 .net "en", 0 0, L_0x556f97d84060;  alias, 1 drivers
v0x556f97d703b0_0 .net "loadn", 0 0, L_0x556f97d83610;  alias, 1 drivers
v0x556f97d70450_0 .var "out", 3 0;
v0x556f97d70600_0 .net "tc", 0 0, L_0x556f97d84b80;  alias, 1 drivers
v0x556f97d706a0_0 .var "zero", 0 0;
L_0x556f97d841c0 .part v0x556f97d70450_0, 0, 1;
L_0x556f97d84390 .part v0x556f97d70450_0, 1, 1;
L_0x556f97d84630 .part v0x556f97d70450_0, 2, 1;
L_0x556f97d849f0 .part v0x556f97d70450_0, 3, 1;
    .scope S_0x556f97d67710;
T_0 ;
    %wait E_0x556f97d4c070;
    %load/vec4 v0x556f97d67b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x556f97d67d50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x556f97d67e10_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x556f97d67bc0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f97d67a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f97d679c0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x556f97d67c60_0;
    %nor/r;
    %load/vec4 v0x556f97d67bc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f97d67a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f97d679c0_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f97d67a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f97d679c0_0, 0, 1;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x556f97d17950;
T_1 ;
    %wait E_0x556f97d1cf80;
    %load/vec4 v0x556f97d41340_0;
    %load/vec4 v0x556f97d3c480_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556f97d3c580_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x556f97d3c480_0;
    %load/vec4 v0x556f97d41340_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556f97d3c580_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x556f97d69fa0;
T_2 ;
    %wait E_0x556f97d6a210;
    %load/vec4 v0x556f97d6a450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x556f97d6a570_0;
    %dup/vec4;
    %pushi/vec4 512, 0, 10;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 10;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 10;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 10;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 10;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %pushi/vec4 7, 7, 4;
    %store/vec4 v0x556f97d6a290_0, 0, 4;
    %jmp T_2.13;
T_2.2 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x556f97d6a290_0, 0, 4;
    %jmp T_2.13;
T_2.3 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x556f97d6a290_0, 0, 4;
    %jmp T_2.13;
T_2.4 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x556f97d6a290_0, 0, 4;
    %jmp T_2.13;
T_2.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x556f97d6a290_0, 0, 4;
    %jmp T_2.13;
T_2.6 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x556f97d6a290_0, 0, 4;
    %jmp T_2.13;
T_2.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x556f97d6a290_0, 0, 4;
    %jmp T_2.13;
T_2.8 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x556f97d6a290_0, 0, 4;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x556f97d6a290_0, 0, 4;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x556f97d6a290_0, 0, 4;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556f97d6a290_0, 0, 4;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
T_2.0 ;
    %load/vec4 v0x556f97d6a570_0;
    %cmpi/e 0, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_2.14, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %pad/s 1;
    %store/vec4 v0x556f97d6a390_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x556f97d6a6b0;
T_3 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0x556f97d6ab00_0, 0, 7;
    %end;
    .thread T_3;
    .scope S_0x556f97d6a6b0;
T_4 ;
    %wait E_0x556f97d6a8e0;
    %load/vec4 v0x556f97d6ab00_0;
    %cmpi/e 100, 0, 7;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 7;
    %assign/vec4 v0x556f97d6ab00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556f97d6aa40_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556f97d6aa40_0, 0;
    %load/vec4 v0x556f97d6ab00_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x556f97d6ab00_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x556f97d6ac20;
T_5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556f97d6b360_0, 0, 3;
    %end;
    .thread T_5;
    .scope S_0x556f97d6ac20;
T_6 ;
    %wait E_0x556f97d6aed0;
    %load/vec4 v0x556f97d6b360_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %load/vec4 v0x556f97d6b360_0;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x556f97d6b360_0;
    %addi 1, 0, 3;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %assign/vec4 v0x556f97d6b360_0, 0;
    %load/vec4 v0x556f97d6b360_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556f97d6b440_0, 0;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x556f97d6ac20;
T_7 ;
    %wait E_0x556f97d6ae70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556f97d6b440_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556f97d6b360_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x556f97d6df20;
T_8 ;
    %wait E_0x556f97d1c840;
    %load/vec4 v0x556f97d6ec50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556f97d6ef20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556f97d6f200_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x556f97d6ee30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x556f97d6ecf0_0;
    %assign/vec4 v0x556f97d6ef20_0, 0;
    %load/vec4 v0x556f97d6ecf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %pad/s 1;
    %assign/vec4 v0x556f97d6f200_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x556f97d6ed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x556f97d6ef20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x556f97d6ef20_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x556f97d6ef20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556f97d6f200_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x556f97d6ef20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x556f97d6ef20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556f97d6f200_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x556f97d6ef20_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x556f97d6ef20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556f97d6f200_0, 0;
T_8.11 ;
T_8.9 ;
T_8.6 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x556f97d6f410;
T_9 ;
    %wait E_0x556f97d1c840;
    %load/vec4 v0x556f97d701b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556f97d70450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556f97d706a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x556f97d703b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x556f97d70250_0;
    %assign/vec4 v0x556f97d70450_0, 0;
    %load/vec4 v0x556f97d70250_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.5, 8;
T_9.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.5, 8;
 ; End of false expr.
    %blend;
T_9.5;
    %pad/s 1;
    %assign/vec4 v0x556f97d706a0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x556f97d70310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x556f97d70450_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x556f97d70450_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x556f97d70450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556f97d706a0_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x556f97d70450_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x556f97d70450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556f97d706a0_0, 0;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v0x556f97d70450_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x556f97d70450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556f97d706a0_0, 0;
T_9.11 ;
T_9.9 ;
T_9.6 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x556f97d6c9c0;
T_10 ;
    %wait E_0x556f97d1c840;
    %load/vec4 v0x556f97d6d830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556f97d6db60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556f97d6dd10_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x556f97d6dac0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x556f97d6d8f0_0;
    %assign/vec4 v0x556f97d6db60_0, 0;
    %load/vec4 v0x556f97d6d8f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_10.5, 8;
T_10.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_10.5, 8;
 ; End of false expr.
    %blend;
T_10.5;
    %pad/s 1;
    %assign/vec4 v0x556f97d6dd10_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x556f97d6da00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x556f97d6db60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %load/vec4 v0x556f97d6db60_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x556f97d6db60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556f97d6dd10_0, 0;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0x556f97d6db60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x556f97d6db60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556f97d6dd10_0, 0;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0x556f97d6db60_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x556f97d6db60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556f97d6dd10_0, 0;
T_10.11 ;
T_10.9 ;
T_10.6 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x556f97d68d40;
T_11 ;
    %wait E_0x556f97d68f50;
    %load/vec4 v0x556f97d68fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x556f97d690d0_0, 0, 7;
    %jmp T_11.11;
T_11.0 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0x556f97d690d0_0, 0, 7;
    %jmp T_11.11;
T_11.1 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x556f97d690d0_0, 0, 7;
    %jmp T_11.11;
T_11.2 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v0x556f97d690d0_0, 0, 7;
    %jmp T_11.11;
T_11.3 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x556f97d690d0_0, 0, 7;
    %jmp T_11.11;
T_11.4 ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x556f97d690d0_0, 0, 7;
    %jmp T_11.11;
T_11.5 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v0x556f97d690d0_0, 0, 7;
    %jmp T_11.11;
T_11.6 ;
    %pushi/vec4 95, 0, 7;
    %store/vec4 v0x556f97d690d0_0, 0, 7;
    %jmp T_11.11;
T_11.7 ;
    %pushi/vec4 112, 0, 7;
    %store/vec4 v0x556f97d690d0_0, 0, 7;
    %jmp T_11.11;
T_11.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x556f97d690d0_0, 0, 7;
    %jmp T_11.11;
T_11.9 ;
    %pushi/vec4 123, 0, 7;
    %store/vec4 v0x556f97d690d0_0, 0, 7;
    %jmp T_11.11;
T_11.11 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x556f97d69210;
T_12 ;
    %wait E_0x556f97d69450;
    %load/vec4 v0x556f97d694b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x556f97d695b0_0, 0, 7;
    %jmp T_12.11;
T_12.0 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0x556f97d695b0_0, 0, 7;
    %jmp T_12.11;
T_12.1 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x556f97d695b0_0, 0, 7;
    %jmp T_12.11;
T_12.2 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v0x556f97d695b0_0, 0, 7;
    %jmp T_12.11;
T_12.3 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x556f97d695b0_0, 0, 7;
    %jmp T_12.11;
T_12.4 ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x556f97d695b0_0, 0, 7;
    %jmp T_12.11;
T_12.5 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v0x556f97d695b0_0, 0, 7;
    %jmp T_12.11;
T_12.6 ;
    %pushi/vec4 95, 0, 7;
    %store/vec4 v0x556f97d695b0_0, 0, 7;
    %jmp T_12.11;
T_12.7 ;
    %pushi/vec4 112, 0, 7;
    %store/vec4 v0x556f97d695b0_0, 0, 7;
    %jmp T_12.11;
T_12.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x556f97d695b0_0, 0, 7;
    %jmp T_12.11;
T_12.9 ;
    %pushi/vec4 123, 0, 7;
    %store/vec4 v0x556f97d695b0_0, 0, 7;
    %jmp T_12.11;
T_12.11 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x556f97d688b0;
T_13 ;
    %wait E_0x556f97d68a80;
    %load/vec4 v0x556f97d68b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x556f97d68c00_0, 0, 7;
    %jmp T_13.11;
T_13.0 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0x556f97d68c00_0, 0, 7;
    %jmp T_13.11;
T_13.1 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x556f97d68c00_0, 0, 7;
    %jmp T_13.11;
T_13.2 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v0x556f97d68c00_0, 0, 7;
    %jmp T_13.11;
T_13.3 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x556f97d68c00_0, 0, 7;
    %jmp T_13.11;
T_13.4 ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x556f97d68c00_0, 0, 7;
    %jmp T_13.11;
T_13.5 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v0x556f97d68c00_0, 0, 7;
    %jmp T_13.11;
T_13.6 ;
    %pushi/vec4 95, 0, 7;
    %store/vec4 v0x556f97d68c00_0, 0, 7;
    %jmp T_13.11;
T_13.7 ;
    %pushi/vec4 112, 0, 7;
    %store/vec4 v0x556f97d68c00_0, 0, 7;
    %jmp T_13.11;
T_13.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x556f97d68c00_0, 0, 7;
    %jmp T_13.11;
T_13.9 ;
    %pushi/vec4 123, 0, 7;
    %store/vec4 v0x556f97d68c00_0, 0, 7;
    %jmp T_13.11;
T_13.11 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x556f97d1eaf0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f97d72950_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x556f97d1eaf0;
T_15 ;
    %delay 1000000, 0;
    %load/vec4 v0x556f97d72950_0;
    %inv;
    %store/vec4 v0x556f97d72950_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x556f97d1eaf0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f97d72890_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f97d72890_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x556f97d1eaf0;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f97d72eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f97d72f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f97d72890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f97d72a10_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v0x556f97d72ab0_0, 0, 10;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x556f97d72ab0_0, 0, 10;
    %delay 1000000, 0;
    %pushi/vec4 8, 0, 10;
    %store/vec4 v0x556f97d72ab0_0, 0, 10;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x556f97d72ab0_0, 0, 10;
    %delay 1000000, 0;
    %pushi/vec4 16, 0, 10;
    %store/vec4 v0x556f97d72ab0_0, 0, 10;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x556f97d72ab0_0, 0, 10;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f97d72eb0_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x556f97d1eaf0;
T_18 ;
    %vpi_call 2 39 "$dumpfile", "vcd/microwave.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x556f97d1eaf0;
T_19 ;
    %delay 1000000, 0;
    %vpi_call 2 44 "$monitor", v0x556f97d72df0_0, v0x556f97d72ff0_0, v0x556f97d72d50_0 {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "testbenches/tb_microwave.v";
    "src/microwave.v";
    "src/control/control.v";
    "src/control/latch.v";
    "src/control/logic_control.v";
    "src/decoder/decoder.v";
    "src/decoder/bcd_seven.v";
    "src/encoder/encoder.v";
    "src/encoder/priority_encoder.v";
    "src/encoder/DivideBy100.v";
    "src/encoder/Debounce.v";
    "src/encoder/mux_2to1.v";
    "src/timer/timer.v";
    "src/timer/mod10.v";
    "src/timer/mod6.v";
