{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525331508673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525331508678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 03 02:11:48 2018 " "Processing started: Thu May 03 02:11:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525331508678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525331508678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab8 -c lab8 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525331508678 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab8_7_1200mv_85c_slow.vho C:/Users/Vignesh/Desktop/Final_Project/simulation/modelsim/ simulation " "Generated file lab8_7_1200mv_85c_slow.vho in folder \"C:/Users/Vignesh/Desktop/Final_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1525331518141 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab8_7_1200mv_0c_slow.vho C:/Users/Vignesh/Desktop/Final_Project/simulation/modelsim/ simulation " "Generated file lab8_7_1200mv_0c_slow.vho in folder \"C:/Users/Vignesh/Desktop/Final_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1525331523868 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab8_min_1200mv_0c_fast.vho C:/Users/Vignesh/Desktop/Final_Project/simulation/modelsim/ simulation " "Generated file lab8_min_1200mv_0c_fast.vho in folder \"C:/Users/Vignesh/Desktop/Final_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1525331529614 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab8.vho C:/Users/Vignesh/Desktop/Final_Project/simulation/modelsim/ simulation " "Generated file lab8.vho in folder \"C:/Users/Vignesh/Desktop/Final_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1525331535357 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab8_7_1200mv_85c_vhd_slow.sdo C:/Users/Vignesh/Desktop/Final_Project/simulation/modelsim/ simulation " "Generated file lab8_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Vignesh/Desktop/Final_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1525331539829 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab8_7_1200mv_0c_vhd_slow.sdo C:/Users/Vignesh/Desktop/Final_Project/simulation/modelsim/ simulation " "Generated file lab8_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Vignesh/Desktop/Final_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1525331544318 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab8_min_1200mv_0c_vhd_fast.sdo C:/Users/Vignesh/Desktop/Final_Project/simulation/modelsim/ simulation " "Generated file lab8_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Vignesh/Desktop/Final_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1525331548773 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab8_vhd.sdo C:/Users/Vignesh/Desktop/Final_Project/simulation/modelsim/ simulation " "Generated file lab8_vhd.sdo in folder \"C:/Users/Vignesh/Desktop/Final_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1525331553293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "973 " "Peak virtual memory: 973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525331553966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 03 02:12:33 2018 " "Processing ended: Thu May 03 02:12:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525331553966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525331553966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525331553966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525331553966 ""}
