      Lattice Mapping Report File for Design Module 'game_logic_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2.2.0.97.3
Mapped on: Thu May  6 20:38:07 2021

Design Information
------------------

Command line:   map game_logic_impl_1_syn.udb -o game_logic_impl_1_map.udb -mp
     game_logic_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers:  24 out of  5280 (<1%)
   Number of I/O registers:      1 out of   117 (1%)
   Number of LUT4s:            40 out of  5280 (1%)
      Number of logic LUT4s:              15
      Number of inserted feedthru LUT4s:   7
      Number of ripple logic:              9 (18 LUT4s)
   Number of IO sites used:   7 out of 39 (18%)
      Number of IO sites used for general PIOs: 7
      Number of IO sites used for I3Cs: 0 out of 2 (0%)
      Number of IO sites used for PIOs+I3Cs: 7 out of 36 (19%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  2
      Net cannon_controller.NESclk: 8 loads, 8 rising, 0 falling (Driver: Pin
     cannon_controller.counter_C.i_78__i9/Q)
      Net cannon_controller.clk_d: 9 loads, 9 rising, 0 falling (Driver: Pin
     cannon_controller.HSOSC_C/CLKHF)
   Number of Clock Enables:  2
      Net VCC_net: 1 loads, 0 SLICEs
      Net cannon_controller.temp_7__N_33: 8 loads, 7 SLICEs
   Number of LSRs:  0
   Top 10 highest fanout non-clock nets:
      Net cannon_controller.temp_7__N_33: 8 loads
      Net n165: 7 loads
      Net position_c_0: 6 loads
      Net position_c_1: 6 loads
      Net position_c_2: 5 loads
      Net position_c_3: 5 loads
      Net position_c_4: 4 loads
      Net position_4__N_20: 3 loads
      Net VCC_net: 3 loads
      Net move_right: 2 loads

                                    Page 1









   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| position[4]         | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| fire                | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| position[3]         | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| position[2]         | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| position[1]         | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| position[0]         | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data                | INPUT     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1 was optimized away.

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            cannon_controller/HSOSC_C
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     cannon_controller.clk_d
  DIV Setting:                                  00

ASIC Components
---------------

Instance Name: cannon_controller/temp__i1
         Type: IOLOGIC
Instance Name: cannon_controller/HSOSC_C
         Type: HFOSC




                                    Page 2





Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 5 hrs 59 mins 56 secs
   Peak Memory Usage: 165 MB






















































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor
     Corporation,  All rights reserved.
