<stg><name>exp<15, 7></name>


<trans_list>

<trans id="88" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:1  %x_V_read = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %x_V)

]]></Node>
<StgValue><ssdm name="x_V_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="23" op_0_bw="15">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:2  %x_l_V = sext i15 %x_V_read to i23

]]></Node>
<StgValue><ssdm name="x_l_V"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:3  %p_Result_15 = call i4 @_ssdm_op_PartSelect.i4.i15.i32.i32(i15 %x_V_read, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="15">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:4  %trunc_ln612 = trunc i15 %x_V_read to i8

]]></Node>
<StgValue><ssdm name="trunc_ln612"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:5  %p_Result_16 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %trunc_ln612, i3 0)

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:6  %tmp = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %x_V_read, i32 14)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:7  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 11)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:8  %xor_ln191 = xor i1 %tmp, %p_Result_s

]]></Node>
<StgValue><ssdm name="xor_ln191"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:9  %p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 12)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:10  %xor_ln191_1 = xor i1 %tmp, %p_Result_1

]]></Node>
<StgValue><ssdm name="xor_ln191_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:11  %p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 13)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:12  %xor_ln191_2 = xor i1 %tmp, %p_Result_2

]]></Node>
<StgValue><ssdm name="xor_ln191_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:13  %p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 14)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:14  %xor_ln191_3 = xor i1 %tmp, %p_Result_3

]]></Node>
<StgValue><ssdm name="xor_ln191_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:15  %p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:16  %xor_ln191_4 = xor i1 %tmp, %p_Result_4

]]></Node>
<StgValue><ssdm name="xor_ln191_4"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:17  %p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:18  %xor_ln191_5 = xor i1 %tmp, %p_Result_5

]]></Node>
<StgValue><ssdm name="xor_ln191_5"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:19  %p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:20  %xor_ln191_6 = xor i1 %tmp, %p_Result_6

]]></Node>
<StgValue><ssdm name="xor_ln191_6"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:21  %p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 18)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:22  %xor_ln191_7 = xor i1 %tmp, %p_Result_7

]]></Node>
<StgValue><ssdm name="xor_ln191_7"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:23  %icmp_ln1498 = icmp eq i4 %p_Result_15, 7

]]></Node>
<StgValue><ssdm name="icmp_ln1498"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:24  %icmp_ln1494 = icmp ugt i11 %p_Result_16, -768

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:25  %and_ln194 = and i1 %icmp_ln1498, %icmp_ln1494

]]></Node>
<StgValue><ssdm name="and_ln194"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:28  %p_Result_s_47 = call i4 @_ssdm_op_PartSelect.i4.i15.i32.i32(i15 %x_V_read, i32 7, i32 10)

]]></Node>
<StgValue><ssdm name="p_Result_s_47"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:30  %tmp_V = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %x_V_read, i32 2, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="15">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:31  %trunc_ln612_1 = trunc i15 %x_V_read to i2

]]></Node>
<StgValue><ssdm name="trunc_ln612_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:32  %tmp_V_1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln612_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:33  %zext_ln544 = zext i5 %tmp_V_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:34  %f_x_lsb_table_V_addr = getelementptr [32 x i11]* @f_x_lsb_table_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="f_x_lsb_table_V_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:35  %f_x_lsb_V = load i11* %f_x_lsb_table_V_addr, align 2

]]></Node>
<StgValue><ssdm name="f_x_lsb_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:37  %zext_ln544_1 = zext i5 %tmp_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:38  %exp_x_msb_2_m_1_tabl_1 = getelementptr [32 x i25]* @exp_x_msb_2_m_1_tabl, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="exp_x_msb_2_m_1_tabl_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="25" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:39  %exp_x_msb_2_m_1_V = load i25* %exp_x_msb_2_m_1_tabl_1, align 4

]]></Node>
<StgValue><ssdm name="exp_x_msb_2_m_1_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:59  %or_ln194 = or i1 %xor_ln191, %xor_ln191_1

]]></Node>
<StgValue><ssdm name="or_ln194"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:60  %or_ln194_1 = or i1 %xor_ln191_2, %xor_ln191_3

]]></Node>
<StgValue><ssdm name="or_ln194_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:61  %or_ln194_2 = or i1 %or_ln194_1, %or_ln194

]]></Node>
<StgValue><ssdm name="or_ln194_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:62  %or_ln194_3 = or i1 %xor_ln191_4, %xor_ln191_5

]]></Node>
<StgValue><ssdm name="or_ln194_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:63  %or_ln194_4 = or i1 %xor_ln191_7, %and_ln194

]]></Node>
<StgValue><ssdm name="or_ln194_4"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:64  %or_ln194_5 = or i1 %or_ln194_4, %xor_ln191_6

]]></Node>
<StgValue><ssdm name="or_ln194_5"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:65  %or_ln194_6 = or i1 %or_ln194_5, %or_ln194_3

]]></Node>
<StgValue><ssdm name="or_ln194_6"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:66  %or_ln194_7 = or i1 %or_ln194_6, %or_ln194_2

]]></Node>
<StgValue><ssdm name="or_ln194_7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:29  %p_Result_17 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %tmp, i4 %p_Result_s_47)

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:35  %f_x_lsb_V = load i11* %f_x_lsb_table_V_addr, align 2

]]></Node>
<StgValue><ssdm name="f_x_lsb_V"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="18" op_0_bw="18" op_1_bw="2" op_2_bw="5" op_3_bw="11">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:36  %p_Result_18 = call i18 @_ssdm_op_BitConcatenate.i18.i2.i5.i11(i2 %trunc_ln612_1, i5 0, i11 %f_x_lsb_V)

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="25" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:39  %exp_x_msb_2_m_1_V = load i25* %exp_x_msb_2_m_1_tabl_1, align 4

]]></Node>
<StgValue><ssdm name="exp_x_msb_2_m_1_V"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="43" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:40  %r_V = zext i25 %exp_x_msb_2_m_1_V to i43

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="43" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:41  %zext_ln1118 = zext i18 %p_Result_18 to i43

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:42  %r_V_5 = mul i43 %zext_ln1118, %r_V

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="19" op_0_bw="19" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:43  %f_x_msb_2_lsb_s_V = call i19 @_ssdm_op_PartSelect.i19.i43.i32.i32(i43 %r_V_5, i32 24, i32 42)

]]></Node>
<StgValue><ssdm name="f_x_msb_2_lsb_s_V"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="20" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:44  %lhs_V = zext i19 %f_x_msb_2_lsb_s_V to i20

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="19" op_0_bw="19" op_1_bw="2" op_2_bw="5" op_3_bw="11" op_4_bw="1">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:45  %rhs_V = call i19 @_ssdm_op_BitConcatenate.i19.i2.i5.i11.i1(i2 %trunc_ln612_1, i5 0, i11 %f_x_lsb_V, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="20" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:46  %zext_ln728 = zext i19 %rhs_V to i20

]]></Node>
<StgValue><ssdm name="zext_ln728"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:47  %ret_V = add i20 %lhs_V, %zext_ln728

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="25" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:48  %zext_ln703 = zext i20 %ret_V to i25

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:49  %exp_x_msb_2_lsb_m_1_s = add i25 %zext_ln703, %exp_x_msb_2_m_1_V

]]></Node>
<StgValue><ssdm name="exp_x_msb_2_lsb_m_1_s"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:50  %zext_ln544_2 = zext i5 %p_Result_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:51  %exp_x_msb_1_table_V_s = getelementptr [32 x i25]* @exp_x_msb_1_table_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="exp_x_msb_1_table_V_s"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:52  %exp_x_msb_1_V = load i25* %exp_x_msb_1_table_V_s, align 4

]]></Node>
<StgValue><ssdm name="exp_x_msb_1_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:0  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln41"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:26  %xor_ln195 = xor i1 %tmp, true

]]></Node>
<StgValue><ssdm name="xor_ln195"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:27  %select_ln195 = select i1 %xor_ln195, i22 -1, i22 0

]]></Node>
<StgValue><ssdm name="select_ln195"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:52  %exp_x_msb_1_V = load i25* %exp_x_msb_1_table_V_s, align 4

]]></Node>
<StgValue><ssdm name="exp_x_msb_1_V"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="50" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:53  %r_V_2 = zext i25 %exp_x_msb_1_V to i50

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="50" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:54  %zext_ln1118_1 = zext i25 %exp_x_msb_2_lsb_m_1_s to i50

]]></Node>
<StgValue><ssdm name="zext_ln1118_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:55  %r_V_6 = mul i50 %r_V_2, %zext_ln1118_1

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="25" op_0_bw="25" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:56  %y_lo_s_V = call i25 @_ssdm_op_PartSelect.i25.i50.i32.i32(i50 %r_V_6, i32 25, i32 49)

]]></Node>
<StgValue><ssdm name="y_lo_s_V"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:57  %y_l_V = add i25 %y_lo_s_V, %exp_x_msb_1_V

]]></Node>
<StgValue><ssdm name="y_l_V"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="22" op_0_bw="22" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:58  %y_V = call i22 @_ssdm_op_PartSelect.i22.i25.i32.i32(i25 %y_l_V, i32 3, i32 24)

]]></Node>
<StgValue><ssdm name="y_V"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:67  %p_Val2_14 = select i1 %or_ln194_7, i22 %select_ln195, i22 %y_V

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="2" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:68  %tmp_19 = call i2 @_ssdm_op_PartSelect.i2.i22.i32.i32(i22 %p_Val2_14, i32 20, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:69  %icmp_ln255 = icmp ne i2 %tmp_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln255"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:70  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %p_Val2_14, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:71  %or_ln255 = or i1 %icmp_ln255, %tmp_20

]]></Node>
<StgValue><ssdm name="or_ln255"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="2" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:72  %tmp_21 = call i2 @_ssdm_op_PartSelect.i2.i22.i32.i32(i22 %p_Val2_14, i32 17, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:73  %icmp_ln255_1 = icmp ne i2 %tmp_21, 0

]]></Node>
<StgValue><ssdm name="icmp_ln255_1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:74  %or_ln255_1 = or i1 %icmp_ln255_1, %or_ln255

]]></Node>
<StgValue><ssdm name="or_ln255_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="15" op_0_bw="15" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:75  %tmp_s = call i15 @_ssdm_op_PartSelect.i15.i22.i32.i32(i22 %p_Val2_14, i32 3, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:76  %r_V_4 = select i1 %or_ln255_1, i15 16383, i15 %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="15">
<![CDATA[
_ZN8ap_fixedILi23ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi7ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:77  ret i15 %r_V_4

]]></Node>
<StgValue><ssdm name="ret_ln867"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
