# Reading C:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do basicfunctions_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {basicfunctions.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:59 on Aug 30,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." basicfunctions.vo 
# -- Compiling module basicfunctions
# 
# Top level modules:
# 	basicfunctions
# End time: 11:35:59 on Aug 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.basicfunctions -L C:/intelFPGA/19.1/modelsim_ase/altera/verilog/maxv
# vsim -gui -l msim_transcript work.basicfunctions -L C:/intelFPGA/19.1/modelsim_ase/altera/verilog/maxv 
# Start time: 11:37:27 on Aug 30,2021
# Loading work.basicfunctions
# Loading C:/intelFPGA/19.1/modelsim_ase/altera/verilog/maxv.maxv_io
# Loading C:/intelFPGA/19.1/modelsim_ase/altera/verilog/maxv.maxv_lcell
# Loading C:/intelFPGA/19.1/modelsim_ase/altera/verilog/maxv.maxv_asynch_lcell
# Loading C:/intelFPGA/19.1/modelsim_ase/altera/verilog/maxv.maxv_lcell_register
add wave  \
sim:/basicfunctions/DSPCLKOUT
add wave -position end  sim:/basicfunctions/CLOCKPIN
add dataflow \
sim:/basicfunctions/CLOCKPIN 
# WARNING: No extended dataflow license exists
force -freeze sim:/basicfunctions/CLOCKPIN 1 0, 0 {20 ps} -r 41.67
vsim -gui -l msim_transcript -L C:/intelFPGA/19.1/modelsim_ase/altera/verilog/maxv work.basicfunctions
# End time: 11:40:12 on Aug 30,2021, Elapsed time: 0:02:45
# Errors: 0, Warnings: 1
# vsim -gui -l msim_transcript -L C:/intelFPGA/19.1/modelsim_ase/altera/verilog/maxv work.basicfunctions 
# Start time: 11:40:12 on Aug 30,2021
# Loading work.basicfunctions
# Loading C:/intelFPGA/19.1/modelsim_ase/altera/verilog/maxv.maxv_io
# Loading C:/intelFPGA/19.1/modelsim_ase/altera/verilog/maxv.maxv_lcell
# Loading C:/intelFPGA/19.1/modelsim_ase/altera/verilog/maxv.maxv_asynch_lcell
# Loading C:/intelFPGA/19.1/modelsim_ase/altera/verilog/maxv.maxv_lcell_register
add wave -position end  sim:/basicfunctions/CLOCKPIN
quit -sim
# End time: 11:41:17 on Aug 30,2021, Elapsed time: 0:01:05
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript -L C:/intelFPGA/19.1/modelsim_ase/altera/verilog/maxv work.basicfunctions
# vsim -gui -l msim_transcript -L C:/intelFPGA/19.1/modelsim_ase/altera/verilog/maxv work.basicfunctions 
# Start time: 11:41:39 on Aug 30,2021
# Loading work.basicfunctions
# Loading C:/intelFPGA/19.1/modelsim_ase/altera/verilog/maxv.maxv_io
# Loading C:/intelFPGA/19.1/modelsim_ase/altera/verilog/maxv.maxv_lcell
# Loading C:/intelFPGA/19.1/modelsim_ase/altera/verilog/maxv.maxv_asynch_lcell
# Loading C:/intelFPGA/19.1/modelsim_ase/altera/verilog/maxv.maxv_lcell_register
add wave -position end  sim:/basicfunctions/CLOCKPIN
add wave -position end  sim:/basicfunctions/DSP_RST
# End time: 12:10:30 on Aug 30,2021, Elapsed time: 0:28:51
# Errors: 0, Warnings: 0
