m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica1/simulation/modelsim
vaccumulator
Z1 !s110 1647777943
!i10b 1
!s100 PYFe7[3O3SOj?=2XAYPXl2
IQUaHlc43XDEmKYzH_NAUR3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1647710757
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica1/accumulator.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica1/accumulator.v
L0 26
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1647777943.000000
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica1/accumulator.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica1|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica1/accumulator.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica1
Z8 tCvgOpt 0
vDDS_test
R1
!i10b 1
!s100 ^PW1nFz[VBdEJa83bC4@d1
IQ21jViZhD@WooWd`l]Ii30
R2
R0
R3
Z9 8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica1/DDS_test.v
Z10 FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica1/DDS_test.v
L0 31
R4
r1
!s85 0
31
R5
Z11 !s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica1/DDS_test.v|
Z12 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica1|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica1/DDS_test.v|
!i113 1
R6
R7
R8
n@d@d@s_test
vDDS_test_wrap
R1
!i10b 1
!s100 =`k_AT=?XK:n??mdFhQ3>3
IPK:Gl6fV]DFm1aL0dC:?22
R2
R0
R3
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica1/DDS_test_wrap.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica1/DDS_test_wrap.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica1/DDS_test_wrap.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica1|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica1/DDS_test_wrap.v|
!i113 1
R6
R7
R8
n@d@d@s_test_wrap
vpostprocesado
R1
!i10b 1
!s100 5L50TgC[]lSLbjYW4<NW61
IR4]R<D^DSB9@iHP^eL0l30
R2
R0
Z13 w1647710759
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica1/postprocesado.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica1/postprocesado.v
L0 24
R4
r1
!s85 0
31
R5
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica1/postprocesado.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica1|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica1/postprocesado.v|
!i113 1
R6
R7
R8
vpreprocesado
R1
!i10b 1
!s100 >QTg3I]2<j`]0oXm9gjS?3
I_>EVe`eFMMA6ijM2;I^kU3
R2
R0
R13
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica1/preprocesado.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica1/preprocesado.v
L0 23
R4
r1
!s85 0
31
R5
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica1/preprocesado.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica1|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica1/preprocesado.v|
!i113 1
R6
R7
R8
vrom_mem
R1
!i10b 1
!s100 3zJgOzKHYfUmeKn3LC_l03
IgT0j@a2PJk`WTgSe<`[_73
R2
R0
R3
R9
R10
L0 115
R4
r1
!s85 0
31
R5
R11
R12
!i113 1
R6
R7
R8
vTB_DDS_test
R1
!i10b 1
!s100 PTKOcMbE1g<>zZ<VX<:J_3
I5b:l8][@IXkCZ6=iEl8EW2
R2
R0
R3
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica1/TB_DDS_test.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica1/TB_DDS_test.v
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica1/TB_DDS_test.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica1|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica1/TB_DDS_test.v|
!i113 1
R6
R7
R8
n@t@b_@d@d@s_test
