

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling7dd73ac28c5b68d46cbd80df75605162  /home/pars/Documents/sim_10/spmv_base
Extracting PTX file and ptxas options    1: spmv_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_10/spmv_base
self exe links to: /home/pars/Documents/sim_10/spmv_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_10/spmv_base
Running md5sum using "md5sum /home/pars/Documents/sim_10/spmv_base "
self exe links to: /home/pars/Documents/sim_10/spmv_base
Extracting specific PTX file named spmv_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15spmv_csr_scalariPKmPKiPKfS4_Pf : hostFun 0x0x5578805cadf6, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_base.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=0, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/higgs-twitter.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 456626 |E| 14855819
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (1784 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff242c632c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff242c6320..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff242c6318..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff242c6310..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff242c6308..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff242c6300..

GPGPU-Sim PTX: cudaLaunch for 0x0x5578805cadf6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (spmv_base.1.sm_75.ptx:44) @%p1 bra $L__BB0_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (spmv_base.1.sm_75.ptx:130) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (spmv_base.1.sm_75.ptx:56) @%p2 bra $L__BB0_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (spmv_base.1.sm_75.ptx:62) @%p3 bra $L__BB0_5;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base.1.sm_75.ptx:85) not.b32 %r18, %r2;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (spmv_base.1.sm_75.ptx:82) @%p4 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base.1.sm_75.ptx:85) not.b32 %r18, %r2;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (spmv_base.1.sm_75.ptx:88) @%p5 bra $L__BB0_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x298 (spmv_base.1.sm_75.ptx:124) @%p6 bra $L__BB0_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;

GPGPU-Sim PTX: ... end of reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' to stream 0, gridDim= (1784,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
Destroy streams for kernel 1: size 0
kernel_name = _Z15spmv_csr_scalariPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 21449970
gpu_sim_insn = 126727116
gpu_ipc =       5.9080
gpu_tot_sim_cycle = 21449970
gpu_tot_sim_insn = 126727116
gpu_tot_ipc =       5.9080
gpu_tot_issued_cta = 1784
gpu_occupancy = 35.0799% 
gpu_tot_occupancy = 35.0799% 
max_total_param_size = 0
gpu_stall_dramfull = 4989317
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.1404
partiton_level_parallism_total  =       1.1404
partiton_level_parallism_util =       4.4109
partiton_level_parallism_util_total  =       4.4109
L2_BW  =      49.8112 GB/Sec
L2_BW_total  =      49.8112 GB/Sec
gpu_total_sim_rate=2231

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2955963, Miss = 1411579, Miss_rate = 0.478, Pending_hits = 5896, Reservation_fails = 2540127
	L1D_cache_core[1]: Access = 2877204, Miss = 1493530, Miss_rate = 0.519, Pending_hits = 6416, Reservation_fails = 2645427
	L1D_cache_core[2]: Access = 1831720, Miss = 1037155, Miss_rate = 0.566, Pending_hits = 7120, Reservation_fails = 2736828
	L1D_cache_core[3]: Access = 1673692, Miss = 860228, Miss_rate = 0.514, Pending_hits = 6620, Reservation_fails = 2410674
	L1D_cache_core[4]: Access = 1421166, Miss = 769527, Miss_rate = 0.541, Pending_hits = 5319, Reservation_fails = 2682154
	L1D_cache_core[5]: Access = 1218467, Miss = 634559, Miss_rate = 0.521, Pending_hits = 4485, Reservation_fails = 2049473
	L1D_cache_core[6]: Access = 1321185, Miss = 801351, Miss_rate = 0.607, Pending_hits = 9155, Reservation_fails = 2221290
	L1D_cache_core[7]: Access = 1449561, Miss = 768974, Miss_rate = 0.530, Pending_hits = 5183, Reservation_fails = 2271521
	L1D_cache_core[8]: Access = 1641348, Miss = 925229, Miss_rate = 0.564, Pending_hits = 7816, Reservation_fails = 2493676
	L1D_cache_core[9]: Access = 1237282, Miss = 668061, Miss_rate = 0.540, Pending_hits = 4123, Reservation_fails = 2020854
	L1D_cache_core[10]: Access = 1400957, Miss = 772934, Miss_rate = 0.552, Pending_hits = 5515, Reservation_fails = 2229088
	L1D_cache_core[11]: Access = 1375595, Miss = 747089, Miss_rate = 0.543, Pending_hits = 7542, Reservation_fails = 2018122
	L1D_cache_core[12]: Access = 1235442, Miss = 711665, Miss_rate = 0.576, Pending_hits = 5870, Reservation_fails = 2344412
	L1D_cache_core[13]: Access = 1478948, Miss = 796850, Miss_rate = 0.539, Pending_hits = 7224, Reservation_fails = 2426173
	L1D_cache_core[14]: Access = 1196509, Miss = 690327, Miss_rate = 0.577, Pending_hits = 7250, Reservation_fails = 2019099
	L1D_cache_core[15]: Access = 1279207, Miss = 714909, Miss_rate = 0.559, Pending_hits = 7587, Reservation_fails = 2316826
	L1D_cache_core[16]: Access = 1396745, Miss = 763065, Miss_rate = 0.546, Pending_hits = 6985, Reservation_fails = 2093441
	L1D_cache_core[17]: Access = 1054815, Miss = 561235, Miss_rate = 0.532, Pending_hits = 6214, Reservation_fails = 2126151
	L1D_cache_core[18]: Access = 1377314, Miss = 787827, Miss_rate = 0.572, Pending_hits = 9342, Reservation_fails = 2607012
	L1D_cache_core[19]: Access = 1288427, Miss = 750390, Miss_rate = 0.582, Pending_hits = 8070, Reservation_fails = 2519697
	L1D_cache_core[20]: Access = 1265451, Miss = 746789, Miss_rate = 0.590, Pending_hits = 6428, Reservation_fails = 2205411
	L1D_cache_core[21]: Access = 1179286, Miss = 664221, Miss_rate = 0.563, Pending_hits = 6798, Reservation_fails = 2160844
	L1D_cache_core[22]: Access = 1298083, Miss = 768872, Miss_rate = 0.592, Pending_hits = 7840, Reservation_fails = 2526328
	L1D_cache_core[23]: Access = 1500933, Miss = 920598, Miss_rate = 0.613, Pending_hits = 7914, Reservation_fails = 2762054
	L1D_cache_core[24]: Access = 973603, Miss = 521951, Miss_rate = 0.536, Pending_hits = 5767, Reservation_fails = 2060389
	L1D_cache_core[25]: Access = 1560671, Miss = 949188, Miss_rate = 0.608, Pending_hits = 9366, Reservation_fails = 2023729
	L1D_cache_core[26]: Access = 1316275, Miss = 751831, Miss_rate = 0.571, Pending_hits = 6599, Reservation_fails = 1924168
	L1D_cache_core[27]: Access = 1498595, Miss = 813613, Miss_rate = 0.543, Pending_hits = 6273, Reservation_fails = 2193968
	L1D_cache_core[28]: Access = 1334985, Miss = 775372, Miss_rate = 0.581, Pending_hits = 7843, Reservation_fails = 2079309
	L1D_cache_core[29]: Access = 1573786, Miss = 876365, Miss_rate = 0.557, Pending_hits = 8371, Reservation_fails = 2354337
	L1D_total_cache_accesses = 44213215
	L1D_total_cache_misses = 24455284
	L1D_total_cache_miss_rate = 0.5531
	L1D_total_cache_pending_hits = 206931
	L1D_total_cache_reservation_fails = 69062582
	L1D_cache_data_port_util = 0.073
	L1D_cache_fill_port_util = 0.091
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19545465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 206931
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19936069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 69062467
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4467671
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 206931
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5535
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12886
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 38658
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44156136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57079

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6121928
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 62940539
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 115
ctas_completed 1784, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
232835, 107323, 327926, 16408, 320444, 58458, 351068, 42798, 60981, 11565, 16901, 52223, 7940, 1444, 15538, 89053, 13218, 14146, 58984, 14515, 13359, 14950, 14387, 15393, 23890, 29648, 37189, 18736, 24566, 31692, 25673, 24520, 
gpgpu_n_tot_thrd_icount = 943092000
gpgpu_n_tot_w_icount = 29471625
gpgpu_n_stall_shd_mem = 35721828
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24403740
gpgpu_n_mem_write_global = 57079
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 45937335
gpgpu_n_store_insn = 456626
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2740224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 34768211
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 953617
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27143150	W0_Idle:294915383	W0_Scoreboard:720700466	W1:13688270	W2:4572856	W3:2532662	W4:1632013	W5:1018547	W6:785820	W7:683939	W8:570504	W9:417876	W10:339086	W11:304912	W12:258502	W13:226892	W14:193853	W15:179701	W16:153879	W17:146539	W18:131282	W19:122210	W20:114065	W21:107187	W22:103621	W23:102802	W24:101774	W25:92886	W26:83833	W27:76272	W28:67453	W29:63228	W30:59778	W31:58769	W32:480614
single_issue_nums: WS0:7004637	WS1:7248954	WS2:8291292	WS3:6926742	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 195229920 {8:24403740,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2283160 {40:57079,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 976149600 {40:24403740,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 456632 {8:57079,}
maxmflatency = 9054 
max_icnt2mem_latency = 6759 
maxmrqlatency = 6755 
max_icnt2sh_latency = 262 
averagemflatency = 616 
avg_icnt2mem_latency = 243 
avg_mrq_latency = 106 
avg_icnt2sh_latency = 6 
mrq_lat_table:3948860 	53682 	113457 	242353 	376279 	360821 	542747 	912177 	1057875 	320586 	6631 	82 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11854585 	7813918 	879399 	2241295 	1304308 	367045 	269 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	17953344 	1817437 	622876 	702014 	1349441 	1481334 	463862 	70511 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	16316658 	3804362 	2210039 	1294296 	633202 	186439 	15819 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3022 	17202 	156 	326 	738 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        63        64        62        64        64        64        64        64        55        64        41        41        49        35 
dram[1]:        64        64        64        64        60        57        46        46        64        64        64        64        44        43        56        49 
dram[2]:        64        64        62        54        62        63        40        40        64        64        38        43        44        59        40        35 
dram[3]:        64        64        64        62        62        43        45        40        64        64        56        56        58        52        30        28 
dram[4]:        64        64        64        64        63        63        58        59        64        64        64        56        44        47        26        44 
dram[5]:        64        64        64        61        61        64        64        43        64        64        56        55        64        39        36        33 
dram[6]:        64        64        55        54        42        44        45        40        64        64        58        48        44        53        39        20 
dram[7]:        64        64        56        64        44        45        46        64        64        64        56        56        64        40        58        32 
dram[8]:        64        64        64        64        64        63        59        64        64        64        34        52        41        40        43        52 
dram[9]:        64        64        64        64        64        64        46        59        64        64        43        32        48        32        22        28 
dram[10]:        64        64        64        64        64        64        53        40        64        64        56        30        32        50        29        64 
dram[11]:        64        64        61        58        64        64        40        64        64        64        37        44        47        43        44        40 
maximum service time to same row:
dram[0]:   1462574   1462322    299047    311689    759536    758574   2559067   2562024    226083    226505    228722    485959    244398    247058    310219    312635 
dram[1]:   1462263   1462371    298793    315524    757592    757004   2564584   2567545    227534    228360    226073    224455    601194    250975    314690    316895 
dram[2]:   2565677   1461395    317726    608601    756601    756197   1529031   2572863    394061    230981    223844    222925    253631    256894    319566    321719 
dram[3]:   1459888   1244275    321449    323358    755572    973996   2575827   2579392    232835    233878    223314    222472    259757    263470    321672    322843 
dram[4]:    935941   1458592    325285    327012    717803    978681   2581745   2584082    233089    233330    221448    294196    266205    269668    323610    323981 
dram[5]:   1458297   1458405    329140    331243    981417    984171   2587252   1585406    322986    234614    297768    300345    273754    275588    324751    325526 
dram[6]:   1457907   1457201    332957    337008    987307    990652   2593688   2596393   1365407    235657    303955    307087    277440    279911    298906    326244 
dram[7]:   1457110   1455404    340035    342260    994192    997959   2599020   2601709    236501    237126    310473    314665    283784    287869    326600    291643 
dram[8]:   1763865   1762974    340578   1323396   1000914   1004078   2604703   1835444   1027817    235924    317630    320794    285392    285352    325474    321991 
dram[9]:    837966   1762185    344010    342632   1007434    865992   2611675   2614030    562568    936297    320925    319430    170711    170917    321206    298484 
dram[10]:   1761285   1760791    344533    343181   1014359   1016711   2617600   2621778    684315    234320    288478    292838    171928    172586    300301    302750 
dram[11]:   1760002   1759614    341991    343859   1020047   1022966   2624127   2626482    234503    234062    296542    439125    175923    179210    305765    290264 
average row accesses per activate:
dram[0]:  1.217810  1.203384  1.215946  1.211264  1.216463  1.213064  1.217052  1.225155  1.218008  1.209481  1.226593  1.207765  1.227145  1.228215  1.227168  1.210177 
dram[1]:  1.200586  1.199045  1.206057  1.212451  1.208375  1.216576  1.215528  1.209548  1.219915  1.221640  1.217091  1.226283  1.226008  1.220651  1.216539  1.208663 
dram[2]:  1.202973  1.212549  1.212064  1.220485  1.229265  1.222710  1.215009  1.220382  1.223289  1.216621  1.226616  1.223136  1.224095  1.224655  1.204335  1.204372 
dram[3]:  1.207812  1.210823  1.216168  1.213475  1.232121  1.224676  1.221452  1.223284  1.218078  1.219347  1.224907  1.227239  1.213884  1.217499  1.202290  1.204907 
dram[4]:  1.204823  1.201898  1.205148  1.203758  1.225069  1.219927  1.220252  1.216575  1.223760  1.220438  1.216965  1.220322  1.217717  1.213197  1.208970  1.205502 
dram[5]:  1.195421  1.201351  1.211206  1.212232  1.216377  1.221056  1.210290  1.208065  1.207501  1.208482  1.228907  1.238426  1.213549  1.223655  1.207327  1.204077 
dram[6]:  1.209496  1.207130  1.216496  1.224222  1.216556  1.205987  1.216440  1.218151  1.210483  1.222069  1.229264  1.224394  1.235924  1.212459  1.217026  1.209828 
dram[7]:  1.216065  1.211355  1.229908  1.222678  1.226018  1.224418  1.212113  1.210371  1.224054  1.221523  1.234823  1.224069  1.209570  1.215006  1.219867  1.221413 
dram[8]:  1.198030  1.204235  1.212226  1.209501  1.222995  1.231195  1.204098  1.205415  1.223774  1.224504  1.220946  1.208692  1.224864  1.214639  1.213449  1.217377 
dram[9]:  1.198967  1.193404  1.211272  1.219268  1.234826  1.231333  1.209988  1.213284  1.221682  1.219226  1.223219  1.209436  1.211522  1.213329  1.211920  1.201851 
dram[10]:  1.202137  1.210168  1.203274  1.214548  1.231406  1.224891  1.216113  1.215899  1.224172  1.229963  1.218064  1.223400  1.208849  1.218391  1.205031  1.210720 
dram[11]:  1.230385  1.222783  1.235835  1.207353  1.236148  1.214547  1.216044  1.205713  1.248212  1.214208  1.243901  1.218626  1.231963  1.225080  1.217415  1.207530 
average row locality = 7935580/6522647 = 1.216620
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     43329     41401     42401     40898     40899     39865     39731     39098     41828     40590     42852     41170     42357     41237     43136     41364 
dram[1]:     41343     40887     40747     40846     39713     40067     39280     38657     41341     41165     41878     42033     41484     41444     41319     41097 
dram[2]:     40730     41136     40617     41216     39849     40042     38098     38301     40932     40897     41582     42139     41320     41203     40887     40981 
dram[3]:     41248     41127     41284     41283     39943     39793     38855     39207     41359     41051     42510     42272     41351     41030     41201     41186 
dram[4]:     42700     40982     42677     41383     41712     40496     40857     39584     43235     41183     43334     41810     42512     41478     42366     40905 
dram[5]:     40823     41188     41756     41572     40103     39713     39793     39344     41324     40583     41999     42507     41342     41682     41858     41573 
dram[6]:     43265     41384     43643     41898     41671     39398     41667     39851     42828     40775     44723     42011     43476     41090     43867     41767 
dram[7]:     42159     41305     42654     41635     39757     39503     39847     39625     41566     41453     42777     42039     41206     40654     41886     41017 
dram[8]:     41419     41051     41413     41148     39671     39696     39117     39102     42057     42016     42426     41719     41603     41198     41294     41339 
dram[9]:     41250     40970     40977     41477     40405     40240     38930     38864     41638     40975     41644     41296     40410     40235     41094     40716 
dram[10]:     41120     41498     41459     40969     39937     39849     38337     38740     41073     41676     41350     41463     40363     40776     40419     40707 
dram[11]:     45945     42122     45098     41274     43582     40130     42456     38498     45637     41129     45810     41976     45108     41897     45208     41469 
total dram reads = 7921323
bank skew: 45945/38098 = 1.21
chip skew: 687339/649736 = 1.06
number of total write accesses:
dram[0]:       256       256       288       292       320       320       320       320       320       320       320       320       296       296       256       256 
dram[1]:       256       256       288       292       320       320       320       320       320       320       320       320       296       296       256       256 
dram[2]:       256       256       288       292       320       320       320       320       320       320       320       320       296       296       256       256 
dram[3]:       256       256       292       284       320       320       320       320       320       320       320       320       296       296       256       256 
dram[4]:       256       256       288       288       320       320       320       320       320       320       320       320       296       296       256       256 
dram[5]:       256       256       292       292       320       320       320       320       320       320       320       320       296       295       256       256 
dram[6]:       256       256       292       288       320       320       320       320       320       320       320       320       292       292       256       256 
dram[7]:       256       256       292       292       320       320       320       320       320       320       320       320       292       292       256       256 
dram[8]:       256       256       292       292       320       316       320       320       320       320       320       320       292       292       256       256 
dram[9]:       256       256       292       288       320       320       320       320       320       320       320       320       292       292       256       256 
dram[10]:       256       256       288       292       320       320       320       320       320       320       320       320       292       292       256       256 
dram[11]:       256       256       292       292       320       320       320       320       320       320       320       320       292       292       256       256 
total dram writes = 57027
bank skew: 320/256 = 1.25
chip skew: 4759/4748 = 1.00
average mf latency per bank:
dram[0]:       1850      1498      1805      1441      1810      1469      1755      1455      2232      1830      2307      1804      2143      1674      2058      1594
dram[1]:       1526      1615      1442      1572      1512      1608      1453      1522      1818      2039      1880      2095      1679      1813      1626      1693
dram[2]:       1526      1522      1478      1508      1562      1525      1434      1449      1771      1869      1973      1940      1716      1739      1592      1586
dram[3]:       1530      1527      1498      1462      1496      1532      1475      1485      1835      1801      1956      1934      1710      1709      1616      1606
dram[4]:       1526      1494      1480      1500      1525      1508      1479      1476      1861      1850      1903      2009      1728      1753      1566      1599
dram[5]:       1450      1439      1447      1416      1458      1505      1410      1410      1647      1769      1978      1824      1717      1677      1556      1585
dram[6]:       1708      2100      1696      2144      1710      2128      1643      2168      2144      3096      2200      3061      2009      2542      1867      2300
dram[7]:       1547      1582      1507      1518      1521      1535      1512      1482      1906      1876      1918      1986      1729      1737      1625      1601
dram[8]:       1667      2058      1657      2011      1669      2129      1655      2007      2094      2777      2108      2660      1916      2344      1775      2207
dram[9]:       1471      1482      1452      1474      1475      1495      1441      1408      1787      1828      1812      1857      1711      1706      1538      1530
dram[10]:       1568      1568      1509      1504      1563      1504      1465      1478      1994      1909      1921      1956      1752      1760      1646      1673
dram[11]:       3089      3176      3044      3063      3004      3117      2966      2909      4083      4590      3965      4273      3595      3843      3329      3390
maximum mf latency per bank:
dram[0]:       5539      3942      5224      4096      5340      4142      5097      4017      5725      4276      6113      4344      5573      4157      5887      4307
dram[1]:       4132      5338      3840      5217      4341      5196      3897      5274      4066      5530      4300      5753      4178      5095      4489      5155
dram[2]:       4204      3893      4300      4500      4134      3943      3841      4075      4111      4166      4208      4272      4073      4203      4094      4147
dram[3]:       4519      4539      4599      3917      4361      4245      4158      4101      4185      4129      4185      4517      4130      4233      4145      3924
dram[4]:       4427      4171      4840      4405      4298      4566      4330      4309      4322      4012      4459      4204      4440      4335      4435      4417
dram[5]:       3814      3980      4431      4065      3881      4199      4052      4293      3968      4312      4122      4176      4004      4227      4057      3926
dram[6]:       5936      7845      5676      7985      5496      7780      5812      8213      6124      7909      6515      7869      6153      8229      5735      7730
dram[7]:       4453      4716      4195      4782      4352      4283      4499      4510      4113      4864      4398      4531      4255      4890      4190      4671
dram[8]:       5845      6760      5453      6991      5418      6924      5857      6984      5787      6750      5642      6942      5586      6877      5539      6820
dram[9]:       3954      4160      4578      4010      4324      4582      4138      4246      4150      4160      4547      4113      4230      4170      4510      3973
dram[10]:       4192      4140      4426      4205      4334      4291      4186      4089      4193      4797      4561      4456      4179      4445      4116      4197
dram[11]:       8559      8622      8573      8450      8312      8714      8405      8477      9054      8925      8501      9026      8393      8716      8515      8591

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55007778 n_nop=53450170 n_act=544996 n_pre=544980 n_ref_event=0 n_req=663345 n_rd=662156 n_rd_L2_A=0 n_write=0 n_wr_bk=4756 bw_util=0.0485
n_activity=13595075 dram_eff=0.1962
bk0: 43329a 51057150i bk1: 41401a 51220228i bk2: 42401a 51131433i bk3: 40898a 51280777i bk4: 40899a 51192639i bk5: 39865a 51319436i bk6: 39731a 51377055i bk7: 39098a 51469517i bk8: 41828a 51145184i bk9: 40590a 51267668i bk10: 42852a 51042853i bk11: 41170a 51217132i bk12: 42357a 51070229i bk13: 41237a 51225488i bk14: 43136a 50998951i bk15: 41364a 51212620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.178429
Row_Buffer_Locality_read = 0.178544
Row_Buffer_Locality_write = 0.114382
Bank_Level_Parallism = 5.515775
Bank_Level_Parallism_Col = 1.613306
Bank_Level_Parallism_Ready = 1.017468
write_to_read_ratio_blp_rw_average = 0.005331
GrpLevelPara = 1.506711 

BW Util details:
bwutil = 0.048496 
total_CMD = 55007778 
util_bw = 2667648 
Wasted_Col = 6433523 
Wasted_Row = 2257005 
Idle = 43649602 

BW Util Bottlenecks: 
RCDc_limit = 9603876 
RCDWRc_limit = 11259 
WTRc_limit = 35727 
RTWc_limit = 27477 
CCDLc_limit = 469068 
rwq = 0 
CCDLc_limit_alone = 466177 
WTRc_limit_alone = 33959 
RTWc_limit_alone = 26354 

Commands details: 
total_CMD = 55007778 
n_nop = 53450170 
Read = 662156 
Write = 0 
L2_Alloc = 0 
L2_WB = 4756 
n_act = 544996 
n_pre = 544980 
n_ref = 0 
n_req = 663345 
total_req = 666912 

Dual Bus Interface Util: 
issued_total_row = 1089976 
issued_total_col = 666912 
Row_Bus_Util =  0.019815 
CoL_Bus_Util = 0.012124 
Either_Row_CoL_Bus_Util = 0.028316 
Issued_on_Two_Bus_Simul_Util = 0.003623 
issued_two_Eff = 0.127940 
queue_avg = 3.494746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.49475
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55007778 n_nop=53463446 n_act=539098 n_pre=539082 n_ref_event=0 n_req=654490 n_rd=653301 n_rd_L2_A=0 n_write=0 n_wr_bk=4756 bw_util=0.04785
n_activity=13538065 dram_eff=0.1944
bk0: 41343a 51318693i bk1: 40887a 51343570i bk2: 40747a 51364866i bk3: 40846a 51355648i bk4: 39713a 51374587i bk5: 40067a 51366740i bk6: 39280a 51495152i bk7: 38657a 51571497i bk8: 41341a 51304695i bk9: 41165a 51314956i bk10: 41878a 51247773i bk11: 42033a 51245085i bk12: 41484a 51251666i bk13: 41444a 51255472i bk14: 41319a 51299799i bk15: 41097a 51322497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176324
Row_Buffer_Locality_read = 0.176421
Row_Buffer_Locality_write = 0.122792
Bank_Level_Parallism = 5.346464
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.017160
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047852 
total_CMD = 55007778 
util_bw = 2632228 
Wasted_Col = 6409292 
Wasted_Row = 2253197 
Idle = 43713061 

BW Util Bottlenecks: 
RCDc_limit = 9544175 
RCDWRc_limit = 11236 
WTRc_limit = 36194 
RTWc_limit = 28763 
CCDLc_limit = 455838 
rwq = 0 
CCDLc_limit_alone = 452940 
WTRc_limit_alone = 34502 
RTWc_limit_alone = 27557 

Commands details: 
total_CMD = 55007778 
n_nop = 53463446 
Read = 653301 
Write = 0 
L2_Alloc = 0 
L2_WB = 4756 
n_act = 539098 
n_pre = 539082 
n_ref = 0 
n_req = 654490 
total_req = 658057 

Dual Bus Interface Util: 
issued_total_row = 1078180 
issued_total_col = 658057 
Row_Bus_Util =  0.019601 
CoL_Bus_Util = 0.011963 
Either_Row_CoL_Bus_Util = 0.028075 
Issued_on_Two_Bus_Simul_Util = 0.003489 
issued_two_Eff = 0.124264 
queue_avg = 3.059381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.05938
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55007778 n_nop=53468282 n_act=534760 n_pre=534744 n_ref_event=0 n_req=651119 n_rd=649930 n_rd_L2_A=0 n_write=0 n_wr_bk=4756 bw_util=0.04761
n_activity=13532583 dram_eff=0.1935
bk0: 40730a 51433911i bk1: 41136a 51404203i bk2: 40617a 51399302i bk3: 41216a 51349176i bk4: 39849a 51426609i bk5: 40042a 51412169i bk6: 38098a 51665854i bk7: 38301a 51631814i bk8: 40932a 51364155i bk9: 40897a 51368325i bk10: 41582a 51269593i bk11: 42139a 51244314i bk12: 41320a 51313460i bk13: 41203a 51326594i bk14: 40887a 51366730i bk15: 40981a 51346227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.178722
Row_Buffer_Locality_read = 0.178841
Row_Buffer_Locality_write = 0.113541
Bank_Level_Parallism = 5.264134
Bank_Level_Parallism_Col = 1.599028
Bank_Level_Parallism_Ready = 1.018585
write_to_read_ratio_blp_rw_average = 0.005417
GrpLevelPara = 1.493341 

BW Util details:
bwutil = 0.047607 
total_CMD = 55007778 
util_bw = 2618744 
Wasted_Col = 6409428 
Wasted_Row = 2270175 
Idle = 43709431 

BW Util Bottlenecks: 
RCDc_limit = 9492567 
RCDWRc_limit = 11142 
WTRc_limit = 35905 
RTWc_limit = 27806 
CCDLc_limit = 450233 
rwq = 0 
CCDLc_limit_alone = 447355 
WTRc_limit_alone = 34202 
RTWc_limit_alone = 26631 

Commands details: 
total_CMD = 55007778 
n_nop = 53468282 
Read = 649930 
Write = 0 
L2_Alloc = 0 
L2_WB = 4756 
n_act = 534760 
n_pre = 534744 
n_ref = 0 
n_req = 651119 
total_req = 654686 

Dual Bus Interface Util: 
issued_total_row = 1069504 
issued_total_col = 654686 
Row_Bus_Util =  0.019443 
CoL_Bus_Util = 0.011902 
Either_Row_CoL_Bus_Util = 0.027987 
Issued_on_Two_Bus_Simul_Util = 0.003358 
issued_two_Eff = 0.119970 
queue_avg = 3.044713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.04471
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55007778 n_nop=53458175 n_act=538827 n_pre=538811 n_ref_event=0 n_req=655888 n_rd=654700 n_rd_L2_A=0 n_write=0 n_wr_bk=4752 bw_util=0.04795
n_activity=13553848 dram_eff=0.1946
bk0: 41248a 51372852i bk1: 41127a 51354039i bk2: 41284a 51294743i bk3: 41283a 51295303i bk4: 39943a 51405102i bk5: 39793a 51393071i bk6: 38855a 51543991i bk7: 39207a 51491747i bk8: 41359a 51317560i bk9: 41051a 51333644i bk10: 42510a 51168072i bk11: 42272a 51197499i bk12: 41351a 51253848i bk13: 41030a 51291168i bk14: 41201a 51270655i bk15: 41186a 51317625i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.178492
Row_Buffer_Locality_read = 0.178621
Row_Buffer_Locality_write = 0.107744
Bank_Level_Parallism = 5.343966
Bank_Level_Parallism_Col = 1.602788
Bank_Level_Parallism_Ready = 1.017135
write_to_read_ratio_blp_rw_average = 0.005239
GrpLevelPara = 1.498059 

BW Util details:
bwutil = 0.047953 
total_CMD = 55007778 
util_bw = 2637808 
Wasted_Col = 6423304 
Wasted_Row = 2262953 
Idle = 43683713 

BW Util Bottlenecks: 
RCDc_limit = 9543879 
RCDWRc_limit = 11435 
WTRc_limit = 35148 
RTWc_limit = 26136 
CCDLc_limit = 455475 
rwq = 0 
CCDLc_limit_alone = 452526 
WTRc_limit_alone = 33272 
RTWc_limit_alone = 25063 

Commands details: 
total_CMD = 55007778 
n_nop = 53458175 
Read = 654700 
Write = 0 
L2_Alloc = 0 
L2_WB = 4752 
n_act = 538827 
n_pre = 538811 
n_ref = 0 
n_req = 655888 
total_req = 659452 

Dual Bus Interface Util: 
issued_total_row = 1077638 
issued_total_col = 659452 
Row_Bus_Util =  0.019591 
CoL_Bus_Util = 0.011988 
Either_Row_CoL_Bus_Util = 0.028171 
Issued_on_Two_Bus_Simul_Util = 0.003408 
issued_two_Eff = 0.120990 
queue_avg = 3.107205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.10721
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55007778 n_nop=53438735 n_act=550600 n_pre=550584 n_ref_event=0 n_req=668402 n_rd=667214 n_rd_L2_A=0 n_write=0 n_wr_bk=4752 bw_util=0.04886
n_activity=13598568 dram_eff=0.1977
bk0: 42700a 51083681i bk1: 40982a 51263488i bk2: 42677a 51020677i bk3: 41383a 51136783i bk4: 41712a 51106202i bk5: 40496a 51225578i bk6: 40857a 51247572i bk7: 39584a 51354804i bk8: 43235a 51023393i bk9: 41183a 51220357i bk10: 43334a 50997594i bk11: 41810a 51144560i bk12: 42512a 51048578i bk13: 41478a 51141003i bk14: 42366a 51118493i bk15: 40905a 51235421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176259
Row_Buffer_Locality_read = 0.176356
Row_Buffer_Locality_write = 0.122054
Bank_Level_Parallism = 5.584296
Bank_Level_Parallism_Col = 1.618846
Bank_Level_Parallism_Ready = 1.016402
write_to_read_ratio_blp_rw_average = 0.005519
GrpLevelPara = 1.510786 

BW Util details:
bwutil = 0.048863 
total_CMD = 55007778 
util_bw = 2687864 
Wasted_Col = 6459515 
Wasted_Row = 2227517 
Idle = 43632882 

BW Util Bottlenecks: 
RCDc_limit = 9687600 
RCDWRc_limit = 11418 
WTRc_limit = 34966 
RTWc_limit = 30288 
CCDLc_limit = 474890 
rwq = 0 
CCDLc_limit_alone = 471739 
WTRc_limit_alone = 33115 
RTWc_limit_alone = 28988 

Commands details: 
total_CMD = 55007778 
n_nop = 53438735 
Read = 667214 
Write = 0 
L2_Alloc = 0 
L2_WB = 4752 
n_act = 550600 
n_pre = 550584 
n_ref = 0 
n_req = 668402 
total_req = 671966 

Dual Bus Interface Util: 
issued_total_row = 1101184 
issued_total_col = 671966 
Row_Bus_Util =  0.020019 
CoL_Bus_Util = 0.012216 
Either_Row_CoL_Bus_Util = 0.028524 
Issued_on_Two_Bus_Simul_Util = 0.003711 
issued_two_Eff = 0.130084 
queue_avg = 3.318944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.31894
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55007778 n_nop=53450872 n_act=542764 n_pre=542748 n_ref_event=0 n_req=658350 n_rd=657160 n_rd_L2_A=0 n_write=0 n_wr_bk=4759 bw_util=0.04813
n_activity=13579372 dram_eff=0.195
bk0: 40823a 51347641i bk1: 41188a 51323714i bk2: 41756a 51198847i bk3: 41572a 51276257i bk4: 40103a 51359952i bk5: 39713a 51399096i bk6: 39793a 51391437i bk7: 39344a 51435253i bk8: 41324a 51320028i bk9: 40583a 51365364i bk10: 41999a 51211230i bk11: 42507a 51188189i bk12: 41342a 51232962i bk13: 41682a 51257491i bk14: 41858a 51197594i bk15: 41573a 51226038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.175584
Row_Buffer_Locality_read = 0.175674
Row_Buffer_Locality_write = 0.126050
Bank_Level_Parallism = 5.381608
Bank_Level_Parallism_Col = 1.606499
Bank_Level_Parallism_Ready = 1.016782
write_to_read_ratio_blp_rw_average = 0.005331
GrpLevelPara = 1.500256 

BW Util details:
bwutil = 0.048133 
total_CMD = 55007778 
util_bw = 2647676 
Wasted_Col = 6446803 
Wasted_Row = 2258791 
Idle = 43654508 

BW Util Bottlenecks: 
RCDc_limit = 9609048 
RCDWRc_limit = 11143 
WTRc_limit = 36543 
RTWc_limit = 27320 
CCDLc_limit = 456988 
rwq = 0 
CCDLc_limit_alone = 454193 
WTRc_limit_alone = 34826 
RTWc_limit_alone = 26242 

Commands details: 
total_CMD = 55007778 
n_nop = 53450872 
Read = 657160 
Write = 0 
L2_Alloc = 0 
L2_WB = 4759 
n_act = 542764 
n_pre = 542748 
n_ref = 0 
n_req = 658350 
total_req = 661919 

Dual Bus Interface Util: 
issued_total_row = 1085512 
issued_total_col = 661919 
Row_Bus_Util =  0.019734 
CoL_Bus_Util = 0.012033 
Either_Row_CoL_Bus_Util = 0.028303 
Issued_on_Two_Bus_Simul_Util = 0.003464 
issued_two_Eff = 0.122374 
queue_avg = 3.135256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.13526
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55007778 n_nop=53428125 n_act=554103 n_pre=554087 n_ref_event=0 n_req=674501 n_rd=673314 n_rd_L2_A=0 n_write=0 n_wr_bk=4748 bw_util=0.04931
n_activity=13590545 dram_eff=0.1996
bk0: 43265a 51030492i bk1: 41384a 51213126i bk2: 43643a 50933232i bk3: 41898a 51135001i bk4: 41671a 51096478i bk5: 39398a 51301450i bk6: 41667a 51111586i bk7: 39851a 51285396i bk8: 42828a 51016037i bk9: 40775a 51247808i bk10: 44723a 50819608i bk11: 42011a 51073149i bk12: 43476a 50967837i bk13: 41090a 51142897i bk14: 43867a 50901564i bk15: 41767a 51104337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.178514
Row_Buffer_Locality_read = 0.178624
Row_Buffer_Locality_write = 0.116259
Bank_Level_Parallism = 5.675063
Bank_Level_Parallism_Col = 1.627761
Bank_Level_Parallism_Ready = 1.017766
write_to_read_ratio_blp_rw_average = 0.005332
GrpLevelPara = 1.519051 

BW Util details:
bwutil = 0.049307 
total_CMD = 55007778 
util_bw = 2712248 
Wasted_Col = 6446569 
Wasted_Row = 2213532 
Idle = 43635429 

BW Util Bottlenecks: 
RCDc_limit = 9705338 
RCDWRc_limit = 11289 
WTRc_limit = 35374 
RTWc_limit = 27110 
CCDLc_limit = 482018 
rwq = 0 
CCDLc_limit_alone = 479369 
WTRc_limit_alone = 33784 
RTWc_limit_alone = 26051 

Commands details: 
total_CMD = 55007778 
n_nop = 53428125 
Read = 673314 
Write = 0 
L2_Alloc = 0 
L2_WB = 4748 
n_act = 554103 
n_pre = 554087 
n_ref = 0 
n_req = 674501 
total_req = 678062 

Dual Bus Interface Util: 
issued_total_row = 1108190 
issued_total_col = 678062 
Row_Bus_Util =  0.020146 
CoL_Bus_Util = 0.012327 
Either_Row_CoL_Bus_Util = 0.028717 
Issued_on_Two_Bus_Simul_Util = 0.003756 
issued_two_Eff = 0.130788 
queue_avg = 3.509372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.50937
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55007778 n_nop=53453455 n_act=541109 n_pre=541093 n_ref_event=0 n_req=660271 n_rd=659083 n_rd_L2_A=0 n_write=0 n_wr_bk=4752 bw_util=0.04827
n_activity=13567503 dram_eff=0.1957
bk0: 42159a 51236770i bk1: 41305a 51311825i bk2: 42654a 51173580i bk3: 41635a 51268251i bk4: 39757a 51419887i bk5: 39503a 51420909i bk6: 39847a 51363263i bk7: 39625a 51406871i bk8: 41566a 51272436i bk9: 41453a 51274218i bk10: 42777a 51130280i bk11: 42039a 51202604i bk12: 41206a 51246678i bk13: 40654a 51313210i bk14: 41886a 51225504i bk15: 41017a 51342491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.180490
Row_Buffer_Locality_read = 0.180587
Row_Buffer_Locality_write = 0.126263
Bank_Level_Parallism = 5.403960
Bank_Level_Parallism_Col = 1.608963
Bank_Level_Parallism_Ready = 1.017641
write_to_read_ratio_blp_rw_average = 0.005429
GrpLevelPara = 1.502743 

BW Util details:
bwutil = 0.048272 
total_CMD = 55007778 
util_bw = 2655340 
Wasted_Col = 6416348 
Wasted_Row = 2259982 
Idle = 43676108 

BW Util Bottlenecks: 
RCDc_limit = 9552949 
RCDWRc_limit = 11140 
WTRc_limit = 35172 
RTWc_limit = 27333 
CCDLc_limit = 463558 
rwq = 0 
CCDLc_limit_alone = 460653 
WTRc_limit_alone = 33438 
RTWc_limit_alone = 26162 

Commands details: 
total_CMD = 55007778 
n_nop = 53453455 
Read = 659083 
Write = 0 
L2_Alloc = 0 
L2_WB = 4752 
n_act = 541109 
n_pre = 541093 
n_ref = 0 
n_req = 660271 
total_req = 663835 

Dual Bus Interface Util: 
issued_total_row = 1082202 
issued_total_col = 663835 
Row_Bus_Util =  0.019674 
CoL_Bus_Util = 0.012068 
Either_Row_CoL_Bus_Util = 0.028256 
Issued_on_Two_Bus_Simul_Util = 0.003485 
issued_two_Eff = 0.123342 
queue_avg = 3.177763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.17776
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55007778 n_nop=53460001 n_act=541251 n_pre=541235 n_ref_event=0 n_req=657456 n_rd=656269 n_rd_L2_A=0 n_write=0 n_wr_bk=4748 bw_util=0.04807
n_activity=13562700 dram_eff=0.195
bk0: 41419a 51317017i bk1: 41051a 51342478i bk2: 41413a 51282709i bk3: 41148a 51286641i bk4: 39671a 51406135i bk5: 39696a 51404740i bk6: 39117a 51431418i bk7: 39102a 51413934i bk8: 42057a 51210574i bk9: 42016a 51235235i bk10: 42426a 51177062i bk11: 41719a 51228947i bk12: 41603a 51250205i bk13: 41198a 51292248i bk14: 41294a 51306103i bk15: 41339a 51281754i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176765
Row_Buffer_Locality_read = 0.176847
Row_Buffer_Locality_write = 0.131424
Bank_Level_Parallism = 5.376822
Bank_Level_Parallism_Col = 1.605348
Bank_Level_Parallism_Ready = 1.016689
write_to_read_ratio_blp_rw_average = 0.005427
GrpLevelPara = 1.498488 

BW Util details:
bwutil = 0.048067 
total_CMD = 55007778 
util_bw = 2644068 
Wasted_Col = 6435862 
Wasted_Row = 2257449 
Idle = 43670399 

BW Util Bottlenecks: 
RCDc_limit = 9579865 
RCDWRc_limit = 11111 
WTRc_limit = 35421 
RTWc_limit = 28859 
CCDLc_limit = 462405 
rwq = 0 
CCDLc_limit_alone = 459338 
WTRc_limit_alone = 33561 
RTWc_limit_alone = 27652 

Commands details: 
total_CMD = 55007778 
n_nop = 53460001 
Read = 656269 
Write = 0 
L2_Alloc = 0 
L2_WB = 4748 
n_act = 541251 
n_pre = 541235 
n_ref = 0 
n_req = 657456 
total_req = 661017 

Dual Bus Interface Util: 
issued_total_row = 1082486 
issued_total_col = 661017 
Row_Bus_Util =  0.019679 
CoL_Bus_Util = 0.012017 
Either_Row_CoL_Bus_Util = 0.028137 
Issued_on_Two_Bus_Simul_Util = 0.003558 
issued_two_Eff = 0.126456 
queue_avg = 3.151970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.15197
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55007778 n_nop=53465548 n_act=537358 n_pre=537342 n_ref_event=0 n_req=652308 n_rd=651121 n_rd_L2_A=0 n_write=0 n_wr_bk=4748 bw_util=0.04769
n_activity=13556269 dram_eff=0.1935
bk0: 41250a 51322548i bk1: 40970a 51324118i bk2: 40977a 51320187i bk3: 41477a 51293560i bk4: 40405a 51387759i bk5: 40240a 51392431i bk6: 38930a 51509744i bk7: 38864a 51561951i bk8: 41638a 51309250i bk9: 40975a 51345403i bk10: 41644a 51291119i bk11: 41296a 51301820i bk12: 40410a 51361694i bk13: 40235a 51391132i bk14: 41094a 51356117i bk15: 40716a 51374030i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176236
Row_Buffer_Locality_read = 0.176368
Row_Buffer_Locality_write = 0.103623
Bank_Level_Parallism = 5.298937
Bank_Level_Parallism_Col = 1.600930
Bank_Level_Parallism_Ready = 1.017873
write_to_read_ratio_blp_rw_average = 0.005385
GrpLevelPara = 1.495282 

BW Util details:
bwutil = 0.047693 
total_CMD = 55007778 
util_bw = 2623476 
Wasted_Col = 6421825 
Wasted_Row = 2270832 
Idle = 43691645 

BW Util Bottlenecks: 
RCDc_limit = 9535171 
RCDWRc_limit = 11516 
WTRc_limit = 35303 
RTWc_limit = 26691 
CCDLc_limit = 452565 
rwq = 0 
CCDLc_limit_alone = 449494 
WTRc_limit_alone = 33398 
RTWc_limit_alone = 25525 

Commands details: 
total_CMD = 55007778 
n_nop = 53465548 
Read = 651121 
Write = 0 
L2_Alloc = 0 
L2_WB = 4748 
n_act = 537358 
n_pre = 537342 
n_ref = 0 
n_req = 652308 
total_req = 655869 

Dual Bus Interface Util: 
issued_total_row = 1074700 
issued_total_col = 655869 
Row_Bus_Util =  0.019537 
CoL_Bus_Util = 0.011923 
Either_Row_CoL_Bus_Util = 0.028037 
Issued_on_Two_Bus_Simul_Util = 0.003424 
issued_two_Eff = 0.122121 
queue_avg = 3.012303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.0123
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55007778 n_nop=53469744 n_act=535315 n_pre=535299 n_ref_event=0 n_req=650923 n_rd=649736 n_rd_L2_A=0 n_write=0 n_wr_bk=4748 bw_util=0.04759
n_activity=13548361 dram_eff=0.1932
bk0: 41120a 51349980i bk1: 41498a 51354756i bk2: 41459a 51317659i bk3: 40969a 51395848i bk4: 39937a 51418257i bk5: 39849a 51433993i bk6: 38337a 51665150i bk7: 38740a 51593905i bk8: 41073a 51368899i bk9: 41676a 51309410i bk10: 41350a 51349828i bk11: 41463a 51326065i bk12: 40363a 51370710i bk13: 40776a 51345903i bk14: 40419a 51411632i bk15: 40707a 51379604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.177622
Row_Buffer_Locality_read = 0.177717
Row_Buffer_Locality_write = 0.125527
Bank_Level_Parallism = 5.252851
Bank_Level_Parallism_Col = 1.599288
Bank_Level_Parallism_Ready = 1.017989
write_to_read_ratio_blp_rw_average = 0.005293
GrpLevelPara = 1.493699 

BW Util details:
bwutil = 0.047592 
total_CMD = 55007778 
util_bw = 2617936 
Wasted_Col = 6409651 
Wasted_Row = 2280735 
Idle = 43699456 

BW Util Bottlenecks: 
RCDc_limit = 9500868 
RCDWRc_limit = 11324 
WTRc_limit = 36265 
RTWc_limit = 25531 
CCDLc_limit = 452130 
rwq = 0 
CCDLc_limit_alone = 449302 
WTRc_limit_alone = 34401 
RTWc_limit_alone = 24567 

Commands details: 
total_CMD = 55007778 
n_nop = 53469744 
Read = 649736 
Write = 0 
L2_Alloc = 0 
L2_WB = 4748 
n_act = 535315 
n_pre = 535299 
n_ref = 0 
n_req = 650923 
total_req = 654484 

Dual Bus Interface Util: 
issued_total_row = 1070614 
issued_total_col = 654484 
Row_Bus_Util =  0.019463 
CoL_Bus_Util = 0.011898 
Either_Row_CoL_Bus_Util = 0.027960 
Issued_on_Two_Bus_Simul_Util = 0.003401 
issued_two_Eff = 0.121625 
queue_avg = 3.041423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.04142
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55007778 n_nop=53414060 n_act=562587 n_pre=562571 n_ref_event=0 n_req=688527 n_rd=687339 n_rd_L2_A=0 n_write=0 n_wr_bk=4752 bw_util=0.05033
n_activity=13609675 dram_eff=0.2034
bk0: 45945a 50632460i bk1: 42122a 51046134i bk2: 45098a 50666472i bk3: 41274a 51038227i bk4: 43582a 50752973i bk5: 40130a 51102943i bk6: 42456a 50896766i bk7: 38498a 51315778i bk8: 45637a 50563504i bk9: 41129a 51005759i bk10: 45810a 50558915i bk11: 41976a 50943533i bk12: 45108a 50585152i bk13: 41897a 50956340i bk14: 45208a 50599040i bk15: 41469a 51014461i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.182927
Row_Buffer_Locality_read = 0.183044
Row_Buffer_Locality_write = 0.115320
Bank_Level_Parallism = 5.998105
Bank_Level_Parallism_Col = 1.648630
Bank_Level_Parallism_Ready = 1.018758
write_to_read_ratio_blp_rw_average = 0.006059
GrpLevelPara = 1.536924 

BW Util details:
bwutil = 0.050327 
total_CMD = 55007778 
util_bw = 2768364 
Wasted_Col = 6434906 
Wasted_Row = 2189852 
Idle = 43614656 

BW Util Bottlenecks: 
RCDc_limit = 9753506 
RCDWRc_limit = 11015 
WTRc_limit = 35015 
RTWc_limit = 41278 
CCDLc_limit = 510397 
rwq = 0 
CCDLc_limit_alone = 506864 
WTRc_limit_alone = 33264 
RTWc_limit_alone = 39496 

Commands details: 
total_CMD = 55007778 
n_nop = 53414060 
Read = 687339 
Write = 0 
L2_Alloc = 0 
L2_WB = 4752 
n_act = 562587 
n_pre = 562571 
n_ref = 0 
n_req = 688527 
total_req = 692091 

Dual Bus Interface Util: 
issued_total_row = 1125158 
issued_total_col = 692091 
Row_Bus_Util =  0.020455 
CoL_Bus_Util = 0.012582 
Either_Row_CoL_Bus_Util = 0.028973 
Issued_on_Two_Bus_Simul_Util = 0.004064 
issued_two_Eff = 0.140258 
queue_avg = 4.449862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.44986

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1019587, Miss = 337385, Miss_rate = 0.331, Pending_hits = 1156, Reservation_fails = 856
L2_cache_bank[1]: Access = 1020777, Miss = 326479, Miss_rate = 0.320, Pending_hits = 673, Reservation_fails = 1794
L2_cache_bank[2]: Access = 1018472, Miss = 327941, Miss_rate = 0.322, Pending_hits = 601, Reservation_fails = 678
L2_cache_bank[3]: Access = 1020782, Miss = 327044, Miss_rate = 0.320, Pending_hits = 658, Reservation_fails = 2469
L2_cache_bank[4]: Access = 1007352, Miss = 324871, Miss_rate = 0.322, Pending_hits = 686, Reservation_fails = 1451
L2_cache_bank[5]: Access = 1011059, Miss = 326751, Miss_rate = 0.323, Pending_hits = 644, Reservation_fails = 484
L2_cache_bank[6]: Access = 1023077, Miss = 328587, Miss_rate = 0.321, Pending_hits = 658, Reservation_fails = 827
L2_cache_bank[7]: Access = 1024106, Miss = 327789, Miss_rate = 0.320, Pending_hits = 640, Reservation_fails = 525
L2_cache_bank[8]: Access = 1026523, Miss = 340201, Miss_rate = 0.331, Pending_hits = 934, Reservation_fails = 3173
L2_cache_bank[9]: Access = 1014264, Miss = 328693, Miss_rate = 0.324, Pending_hits = 705, Reservation_fails = 2094
L2_cache_bank[10]: Access = 1018201, Miss = 329822, Miss_rate = 0.324, Pending_hits = 651, Reservation_fails = 501
L2_cache_bank[11]: Access = 1014325, Miss = 328998, Miss_rate = 0.324, Pending_hits = 682, Reservation_fails = 277
L2_cache_bank[12]: Access = 1019341, Miss = 345900, Miss_rate = 0.339, Pending_hits = 831, Reservation_fails = 1200
L2_cache_bank[13]: Access = 1017785, Miss = 328966, Miss_rate = 0.323, Pending_hits = 735, Reservation_fails = 609
L2_cache_bank[14]: Access = 1019953, Miss = 332688, Miss_rate = 0.326, Pending_hits = 691, Reservation_fails = 979
L2_cache_bank[15]: Access = 1023971, Miss = 328071, Miss_rate = 0.320, Pending_hits = 633, Reservation_fails = 1265
L2_cache_bank[16]: Access = 1026305, Miss = 329836, Miss_rate = 0.321, Pending_hits = 853, Reservation_fails = 140
L2_cache_bank[17]: Access = 999099, Miss = 328117, Miss_rate = 0.328, Pending_hits = 688, Reservation_fails = 467
L2_cache_bank[18]: Access = 1012663, Miss = 327136, Miss_rate = 0.323, Pending_hits = 636, Reservation_fails = 1630
L2_cache_bank[19]: Access = 1025078, Miss = 325601, Miss_rate = 0.318, Pending_hits = 628, Reservation_fails = 1393
L2_cache_bank[20]: Access = 1018232, Miss = 324866, Miss_rate = 0.319, Pending_hits = 640, Reservation_fails = 748
L2_cache_bank[21]: Access = 1024586, Miss = 326530, Miss_rate = 0.319, Pending_hits = 646, Reservation_fails = 1702
L2_cache_bank[22]: Access = 1036526, Miss = 359704, Miss_rate = 0.347, Pending_hits = 2248, Reservation_fails = 260070
L2_cache_bank[23]: Access = 1018755, Miss = 329327, Miss_rate = 0.323, Pending_hits = 1259, Reservation_fails = 4024
L2_total_cache_accesses = 24460819
L2_total_cache_misses = 7941303
L2_total_cache_miss_rate = 0.3247
L2_total_cache_pending_hits = 19176
L2_total_cache_reservation_fails = 289356
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16463241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4624654
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 289356
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3296669
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 19176
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37099
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4995
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 14985
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24403740
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57079
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2114
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 269132
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18110
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=24460819
icnt_total_pkts_simt_to_mem=24460819
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 24460819
Req_Network_cycles = 21449970
Req_Network_injected_packets_per_cycle =       1.1404 
Req_Network_conflicts_per_cycle =       1.2497
Req_Network_conflicts_per_cycle_util =       4.4709
Req_Bank_Level_Parallism =       4.0796
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.9354
Req_Network_out_buffer_full_per_cycle =       0.0404
Req_Network_out_buffer_avg_util =       2.7130

Reply_Network_injected_packets_num = 24460819
Reply_Network_cycles = 21449970
Reply_Network_injected_packets_per_cycle =        1.1404
Reply_Network_conflicts_per_cycle =        1.0415
Reply_Network_conflicts_per_cycle_util =       3.7348
Reply_Bank_Level_Parallism =       4.0893
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0380
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 15 hrs, 46 min, 26 sec (56786 sec)
gpgpu_simulation_rate = 2231 (inst/sec)
gpgpu_simulation_rate = 377 (cycle/sec)
gpgpu_silicon_slowdown = 3620689x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_base] = 56746617.1650 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 0.000000]
Verifying...
	runtime [serial] = 310.307000 ms.
	[max error  0.000000]
Correct
GPGPU-Sim: *** exit detected ***
