#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep 17 23:27:07 2023
# Process ID: 12068
# Current directory: D:/SMD/FPGA/signeddelay
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9244 D:\SMD\FPGA\signeddelay\signeddelay.xpr
# Log file: D:/SMD/FPGA/signeddelay/vivado.log
# Journal file: D:/SMD/FPGA/signeddelay\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SMD/FPGA/signeddelay/signeddelay.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/VERILOG/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:53 ; elapsed = 00:00:22 . Memory (MB): peak = 938.434 ; gain = 284.070
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 17 23:30:48 2023...
