#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x60e42607d2d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x60e42607d780 .scope module, "testbench" "testbench" 3 3;
 .timescale -9 -10;
v0x60e4260a8920_0 .var "clock", 0 0;
v0x60e4260a89e0_0 .net "data_out", 31 0, L_0x60e4260c24b0;  1 drivers
v0x60e4260a8ad0_0 .var "iact_in", 95 0;
L_0x779b89449600 .functor BUFT 1, C4<000000000000001000000000000000000000000000000011000000000000000000000000000010000000000000000000000000000000011000000000000000000000000000000010000000000000000000000000000001010000000000000000000000000000001000000000000000000000000000000011000000000000000000000000000000110000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60e4260a8c00_0 .net "iact_mat", 287 0, L_0x779b89449600;  1 drivers
v0x60e4260a8ca0_0 .var "in_valid", 2 0;
v0x60e4260a8d40_0 .net "out_valid", 0 0, L_0x60e4260c25a0;  1 drivers
v0x60e4260a8e10_0 .var "resetn", 0 0;
v0x60e4260a8eb0_0 .var "shift_acc", 0 0;
v0x60e4260a8f50_0 .var "weight_in", 95 0;
L_0x779b894495b8 .functor BUFT 1, C4<000000000000000100000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000010000000000000000000000000000000111100000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000001000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60e4260a9050_0 .net "weight_mat", 287 0, L_0x779b894495b8;  1 drivers
S_0x60e426069700 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 104, 3 104 0, S_0x60e42607d780;
 .timescale -9 -10;
v0x60e426061c80_0 .var/2s "i", 31 0;
E_0x60e426029cb0 .event negedge, v0x60e426097cc0_0;
S_0x60e426052770 .scope module, "dut" "pe_array_3x3" 3 13, 4 1 0, S_0x60e42607d780;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 96 "iact_in";
    .port_info 3 /INPUT 96 "weight_in";
    .port_info 4 /INPUT 3 "in_valid";
    .port_info 5 /INPUT 1 "shift_acc";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "out_valid";
L_0x60e4260c1630 .functor BUFZ 96, v0x60e4260a8f50_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60e4260c1bd0 .functor BUFZ 3, v0x60e4260a8ca0_0, C4<000>, C4<000>, C4<000>;
v0x60e4260a7850_0 .net *"_ivl_186", 95 0, L_0x60e4260c1630;  1 drivers
v0x60e4260a7950_0 .net *"_ivl_191", 2 0, L_0x60e4260c1bd0;  1 drivers
L_0x779b89449528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60e4260a7a30_0 .net/2u *"_ivl_195", 31 0, L_0x779b89449528;  1 drivers
L_0x779b89449570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60e4260a7af0_0 .net/2u *"_ivl_200", 0 0, L_0x779b89449570;  1 drivers
v0x60e4260a7bd0_0 .net "acc_internal", 319 0, L_0x60e4260c1c90;  1 drivers
v0x60e4260a7c90_0 .net "acc_valid_internal", 9 0, L_0x60e4260c1f90;  1 drivers
v0x60e4260a7d70_0 .net "clock", 0 0, v0x60e4260a8920_0;  1 drivers
v0x60e4260a7e10_0 .net "data_out", 31 0, L_0x60e4260c24b0;  alias, 1 drivers
v0x60e4260a7ef0_0 .net "iact_in", 95 0, v0x60e4260a8ad0_0;  1 drivers
v0x60e4260a7fe0_0 .net "iact_internal", 383 0, L_0x60e4260c0bd0;  1 drivers
v0x60e4260a80a0_0 .net "iact_valid_internal", 11 0, L_0x60e4260c0e90;  1 drivers
v0x60e4260a8190_0 .net "in_valid", 2 0, v0x60e4260a8ca0_0;  1 drivers
v0x60e4260a8270_0 .net "out_valid", 0 0, L_0x60e4260c25a0;  alias, 1 drivers
v0x60e4260a8330_0 .net "resetn", 0 0, v0x60e4260a8e10_0;  1 drivers
v0x60e4260a83d0_0 .net "shift_acc", 0 0, v0x60e4260a8eb0_0;  1 drivers
v0x60e4260a8470_0 .net "weight_in", 95 0, v0x60e4260a8f50_0;  1 drivers
v0x60e4260a8560_0 .net "weight_internal", 383 0, L_0x60e4260c13b0;  1 drivers
v0x60e4260a8730_0 .net "weight_valid_internal", 11 0, L_0x60e4260c1740;  1 drivers
L_0x60e4260a90f0 .part v0x60e4260a8ad0_0, 0, 32;
L_0x60e4260a91c0 .part v0x60e4260a8ca0_0, 0, 1;
L_0x60e4260a92b0 .part v0x60e4260a8ad0_0, 32, 32;
L_0x60e4260a9350 .part v0x60e4260a8ca0_0, 1, 1;
L_0x60e4260a9450 .part v0x60e4260a8ad0_0, 64, 32;
L_0x60e4260a9520 .part v0x60e4260a8ca0_0, 2, 1;
L_0x60e4260b99e0 .part L_0x60e4260c13b0, 0, 32;
L_0x60e4260b9ad0 .part L_0x60e4260c1740, 0, 1;
L_0x60e4260b9c10 .part L_0x60e4260c0bd0, 0, 32;
L_0x60e4260b9d00 .part L_0x60e4260c0e90, 0, 1;
L_0x60e4260b9e50 .part L_0x60e4260c1c90, 0, 32;
L_0x60e4260b9f50 .part L_0x60e4260c1f90, 0, 1;
L_0x60e4260ba4e0 .part L_0x60e4260c13b0, 32, 32;
L_0x60e4260ba620 .part L_0x60e4260c1740, 1, 1;
L_0x60e4260ba7e0 .part L_0x60e4260c0bd0, 32, 32;
L_0x60e4260ba920 .part L_0x60e4260c0e90, 1, 1;
L_0x60e4260baaf0 .part L_0x60e4260c1c90, 32, 32;
L_0x60e4260babe0 .part L_0x60e4260c1f90, 1, 1;
L_0x60e4260bb0e0 .part L_0x60e4260c13b0, 64, 32;
L_0x60e4260bb1d0 .part L_0x60e4260c1740, 2, 1;
L_0x60e4260bacd0 .part L_0x60e4260c0bd0, 64, 32;
L_0x60e4260bb3c0 .part L_0x60e4260c0e90, 2, 1;
L_0x60e4260bb570 .part L_0x60e4260c1c90, 64, 32;
L_0x60e4260bb610 .part L_0x60e4260c1f90, 2, 1;
L_0x60e4260bbad0 .part L_0x60e4260c13b0, 96, 32;
L_0x60e4260bbbc0 .part L_0x60e4260c1740, 3, 1;
L_0x60e4260bbd40 .part L_0x60e4260c0bd0, 128, 32;
L_0x60e4260bbe70 .part L_0x60e4260c0e90, 4, 1;
L_0x60e4260bc090 .part L_0x60e4260c1c90, 96, 32;
L_0x60e4260bc1c0 .part L_0x60e4260c1f90, 3, 1;
L_0x60e4260bc720 .part L_0x60e4260c13b0, 128, 32;
L_0x60e4260bc810 .part L_0x60e4260c1740, 4, 1;
L_0x60e4260bca10 .part L_0x60e4260c0bd0, 160, 32;
L_0x60e4260bcb00 .part L_0x60e4260c0e90, 5, 1;
L_0x60e4260bcd10 .part L_0x60e4260c1c90, 128, 32;
L_0x60e4260bcdb0 .part L_0x60e4260c1f90, 4, 1;
L_0x60e4260bd240 .part L_0x60e4260c13b0, 160, 32;
L_0x60e4260bd330 .part L_0x60e4260c1740, 5, 1;
L_0x60e4260bd560 .part L_0x60e4260c0bd0, 192, 32;
L_0x60e4260bd650 .part L_0x60e4260c0e90, 6, 1;
L_0x60e4260bd890 .part L_0x60e4260c1c90, 160, 32;
L_0x60e4260bd930 .part L_0x60e4260c1f90, 5, 1;
L_0x60e4260bdf10 .part L_0x60e4260c13b0, 192, 32;
L_0x60e4260be000 .part L_0x60e4260c1740, 6, 1;
L_0x60e4260be260 .part L_0x60e4260c0bd0, 256, 32;
L_0x60e4260be350 .part L_0x60e4260c0e90, 8, 1;
L_0x60e4260be5c0 .part L_0x60e4260c1c90, 192, 32;
L_0x60e4260be660 .part L_0x60e4260c1f90, 6, 1;
L_0x60e4260bec70 .part L_0x60e4260c13b0, 224, 32;
L_0x60e4260bed60 .part L_0x60e4260c1740, 7, 1;
L_0x60e4260bf100 .part L_0x60e4260c0bd0, 288, 32;
L_0x60e4260bf300 .part L_0x60e4260c0e90, 9, 1;
L_0x60e4260bf6b0 .part L_0x60e4260c1c90, 224, 32;
L_0x60e4260bf860 .part L_0x60e4260c1f90, 7, 1;
L_0x60e4260c0130 .part L_0x60e4260c13b0, 256, 32;
L_0x60e4260c0220 .part L_0x60e4260c1740, 8, 1;
L_0x60e4260c04e0 .part L_0x60e4260c0bd0, 320, 32;
L_0x60e4260c05d0 .part L_0x60e4260c0e90, 10, 1;
L_0x60e4260c08a0 .part L_0x60e4260c1c90, 256, 32;
L_0x60e4260c0940 .part L_0x60e4260c1f90, 8, 1;
LS_0x60e4260c0bd0_0_0 .concat8 [ 32 32 32 32], L_0x60e4260a90f0, v0x60e426097f20_0, v0x60e426099a50_0, v0x60e42609b5f0_0;
LS_0x60e4260c0bd0_0_4 .concat8 [ 32 32 32 32], L_0x60e4260a92b0, v0x60e42609d680_0, v0x60e42609f380_0, v0x60e4260a1090_0;
LS_0x60e4260c0bd0_0_8 .concat8 [ 32 32 32 32], L_0x60e4260a9450, v0x60e4260a3040_0, v0x60e4260a4d10_0, v0x60e4260a6b00_0;
L_0x60e4260c0bd0 .concat8 [ 128 128 128 0], LS_0x60e4260c0bd0_0_0, LS_0x60e4260c0bd0_0_4, LS_0x60e4260c0bd0_0_8;
LS_0x60e4260c0e90_0_0 .concat8 [ 1 1 1 1], L_0x60e4260a91c0, v0x60e426098000_0, v0x60e426099b30_0, v0x60e42609b6d0_0;
LS_0x60e4260c0e90_0_4 .concat8 [ 1 1 1 1], L_0x60e4260a9350, v0x60e42609d760_0, v0x60e42609f460_0, v0x60e4260a1170_0;
LS_0x60e4260c0e90_0_8 .concat8 [ 1 1 1 1], L_0x60e4260a9520, v0x60e4260a3120_0, v0x60e4260a4df0_0, v0x60e4260a6be0_0;
L_0x60e4260c0e90 .concat8 [ 4 4 4 0], LS_0x60e4260c0e90_0_0, LS_0x60e4260c0e90_0_4, LS_0x60e4260c0e90_0_8;
LS_0x60e4260c13b0_0_0 .concat8 [ 96 32 32 32], L_0x60e4260c1630, v0x60e426098580_0, v0x60e42609a090_0, v0x60e42609bdc0_0;
LS_0x60e4260c13b0_0_4 .concat8 [ 32 32 32 32], v0x60e42609ddb0_0, v0x60e42609fb40_0, v0x60e4260a17c0_0, v0x60e4260a3770_0;
LS_0x60e4260c13b0_0_8 .concat8 [ 32 32 0 0], v0x60e4260a5440_0, v0x60e4260a7450_0;
L_0x60e4260c13b0 .concat8 [ 192 128 64 0], LS_0x60e4260c13b0_0_0, LS_0x60e4260c13b0_0_4, LS_0x60e4260c13b0_0_8;
LS_0x60e4260c1740_0_0 .concat8 [ 3 1 1 1], L_0x60e4260c1bd0, v0x60e426098660_0, v0x60e42609a170_0, v0x60e42609bea0_0;
LS_0x60e4260c1740_0_4 .concat8 [ 1 1 1 1], v0x60e42609de90_0, v0x60e42609fc20_0, v0x60e4260a18a0_0, v0x60e4260a3850_0;
LS_0x60e4260c1740_0_8 .concat8 [ 1 1 0 0], v0x60e4260a5520_0, v0x60e4260a7530_0;
L_0x60e4260c1740 .concat8 [ 6 4 2 0], LS_0x60e4260c1740_0_0, LS_0x60e4260c1740_0_4, LS_0x60e4260c1740_0_8;
LS_0x60e4260c1c90_0_0 .concat8 [ 32 32 32 32], L_0x779b89449528, v0x60e426097b20_0, v0x60e426099690_0, v0x60e42609b210_0;
LS_0x60e4260c1c90_0_4 .concat8 [ 32 32 32 32], v0x60e42609d2a0_0, v0x60e42609ef10_0, v0x60e4260a0cb0_0, v0x60e4260a2c60_0;
LS_0x60e4260c1c90_0_8 .concat8 [ 32 32 0 0], v0x60e4260a4930_0, v0x60e4260a6610_0;
L_0x60e4260c1c90 .concat8 [ 128 128 64 0], LS_0x60e4260c1c90_0_0, LS_0x60e4260c1c90_0_4, LS_0x60e4260c1c90_0_8;
LS_0x60e4260c1f90_0_0 .concat8 [ 1 1 1 1], L_0x779b89449570, v0x60e426097c00_0, v0x60e426099770_0, v0x60e42609b2f0_0;
LS_0x60e4260c1f90_0_4 .concat8 [ 1 1 1 1], v0x60e42609d380_0, v0x60e42609eff0_0, v0x60e4260a0d90_0, v0x60e4260a2d40_0;
LS_0x60e4260c1f90_0_8 .concat8 [ 1 1 0 0], v0x60e4260a4a10_0, v0x60e4260a66f0_0;
L_0x60e4260c1f90 .concat8 [ 4 4 2 0], LS_0x60e4260c1f90_0_0, LS_0x60e4260c1f90_0_4, LS_0x60e4260c1f90_0_8;
L_0x60e4260c24b0 .part L_0x60e4260c1c90, 288, 32;
L_0x60e4260c25a0 .part L_0x60e4260c1f90, 9, 1;
S_0x60e4260960e0 .scope generate, "genblk1[0]" "genblk1[0]" 4 34, 4 34 0, S_0x60e426052770;
 .timescale -9 -10;
P_0x60e4260962e0 .param/l "i" 0 4 34, +C4<00>;
v0x60e42605be40_0 .net *"_ivl_0", 31 0, L_0x60e4260a90f0;  1 drivers
v0x60e42605bee0_0 .net *"_ivl_1", 0 0, L_0x60e4260a91c0;  1 drivers
S_0x60e426096440 .scope generate, "genblk1[1]" "genblk1[1]" 4 34, 4 34 0, S_0x60e426052770;
 .timescale -9 -10;
P_0x60e426096660 .param/l "i" 0 4 34, +C4<01>;
v0x60e426055d20_0 .net *"_ivl_0", 31 0, L_0x60e4260a92b0;  1 drivers
v0x60e426055dc0_0 .net *"_ivl_1", 0 0, L_0x60e4260a9350;  1 drivers
S_0x60e4260967a0 .scope generate, "genblk1[2]" "genblk1[2]" 4 34, 4 34 0, S_0x60e426052770;
 .timescale -9 -10;
P_0x60e4260969a0 .param/l "i" 0 4 34, +C4<010>;
v0x60e42604fc00_0 .net *"_ivl_0", 31 0, L_0x60e4260a9450;  1 drivers
v0x60e42604fca0_0 .net *"_ivl_1", 0 0, L_0x60e4260a9520;  1 drivers
S_0x60e426096ae0 .scope generate, "genblk2[0]" "genblk2[0]" 4 39, 4 39 0, S_0x60e426052770;
 .timescale -9 -10;
P_0x60e426096ce0 .param/l "i" 0 4 39, +C4<00>;
S_0x60e426096dc0 .scope generate, "genblk3[0]" "genblk3[0]" 4 40, 4 40 0, S_0x60e426096ae0;
 .timescale -9 -10;
P_0x60e426096fc0 .param/l "j" 0 4 40, +C4<00>;
S_0x60e4260970a0 .scope module, "pe_inst" "pe" 4 44, 5 1 0, S_0x60e426096dc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 32 "weight_in";
    .port_info 3 /INPUT 1 "weight_in_valid";
    .port_info 4 /INPUT 32 "iact_in";
    .port_info 5 /INPUT 1 "iact_in_valid";
    .port_info 6 /INPUT 1 "shift_acc";
    .port_info 7 /INPUT 32 "acc_in";
    .port_info 8 /INPUT 1 "acc_in_valid";
    .port_info 9 /OUTPUT 32 "weight_out";
    .port_info 10 /OUTPUT 1 "weight_out_valid";
    .port_info 11 /OUTPUT 32 "iact_out";
    .port_info 12 /OUTPUT 1 "iact_out_valid";
    .port_info 13 /OUTPUT 32 "acc_out";
    .port_info 14 /OUTPUT 1 "acc_out_valid";
P_0x60e4260856e0 .param/l "COL" 0 5 3, +C4<00000000000000000000000000000000>;
P_0x60e426085720 .param/l "ROW" 0 5 2, +C4<00000000000000000000000000000000>;
L_0x60e426073360 .functor AND 1, L_0x60e4260b9ad0, L_0x60e4260b9d00, C4<1>, C4<1>;
v0x60e4260974d0_0 .net *"_ivl_0", 63 0, L_0x60e4260a9630;  1 drivers
L_0x779b89449018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60e4260975d0_0 .net *"_ivl_3", 31 0, L_0x779b89449018;  1 drivers
v0x60e4260976b0_0 .net *"_ivl_4", 63 0, L_0x60e4260b9770;  1 drivers
L_0x779b89449060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60e426097770_0 .net *"_ivl_7", 31 0, L_0x779b89449060;  1 drivers
v0x60e426097850_0 .var "acc", 63 0;
v0x60e426097980_0 .net "acc_in", 31 0, L_0x60e4260b9e50;  1 drivers
v0x60e426097a60_0 .net "acc_in_valid", 0 0, L_0x60e4260b9f50;  1 drivers
v0x60e426097b20_0 .var "acc_out", 31 0;
v0x60e426097c00_0 .var "acc_out_valid", 0 0;
v0x60e426097cc0_0 .net "clock", 0 0, v0x60e4260a8920_0;  alias, 1 drivers
v0x60e426097d80_0 .net "iact_in", 31 0, L_0x60e4260b9c10;  1 drivers
v0x60e426097e60_0 .net "iact_in_valid", 0 0, L_0x60e4260b9d00;  1 drivers
v0x60e426097f20_0 .var "iact_out", 31 0;
v0x60e426098000_0 .var "iact_out_valid", 0 0;
v0x60e4260980c0_0 .net "product", 63 0, L_0x60e4260b9870;  1 drivers
v0x60e4260981a0_0 .net "resetn", 0 0, v0x60e4260a8e10_0;  alias, 1 drivers
v0x60e426098260_0 .net "shift_acc", 0 0, v0x60e4260a8eb0_0;  alias, 1 drivers
v0x60e426098320_0 .net "valid_in", 0 0, L_0x60e426073360;  1 drivers
v0x60e4260983e0_0 .net "weight_in", 31 0, L_0x60e4260b99e0;  1 drivers
v0x60e4260984c0_0 .net "weight_in_valid", 0 0, L_0x60e4260b9ad0;  1 drivers
v0x60e426098580_0 .var "weight_out", 31 0;
v0x60e426098660_0 .var "weight_out_valid", 0 0;
E_0x60e426029f70/0 .event negedge, v0x60e4260981a0_0;
E_0x60e426029f70/1 .event posedge, v0x60e426097cc0_0;
E_0x60e426029f70 .event/or E_0x60e426029f70/0, E_0x60e426029f70/1;
L_0x60e4260a9630 .concat [ 32 32 0 0], L_0x60e4260b99e0, L_0x779b89449018;
L_0x60e4260b9770 .concat [ 32 32 0 0], L_0x60e4260b9c10, L_0x779b89449060;
L_0x60e4260b9870 .arith/mult 64, L_0x60e4260a9630, L_0x60e4260b9770;
S_0x60e426098900 .scope generate, "genblk3[1]" "genblk3[1]" 4 40, 4 40 0, S_0x60e426096ae0;
 .timescale -9 -10;
P_0x60e426098ad0 .param/l "j" 0 4 40, +C4<01>;
S_0x60e426098b90 .scope module, "pe_inst" "pe" 4 44, 5 1 0, S_0x60e426098900;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 32 "weight_in";
    .port_info 3 /INPUT 1 "weight_in_valid";
    .port_info 4 /INPUT 32 "iact_in";
    .port_info 5 /INPUT 1 "iact_in_valid";
    .port_info 6 /INPUT 1 "shift_acc";
    .port_info 7 /INPUT 32 "acc_in";
    .port_info 8 /INPUT 1 "acc_in_valid";
    .port_info 9 /OUTPUT 32 "weight_out";
    .port_info 10 /OUTPUT 1 "weight_out_valid";
    .port_info 11 /OUTPUT 32 "iact_out";
    .port_info 12 /OUTPUT 1 "iact_out_valid";
    .port_info 13 /OUTPUT 32 "acc_out";
    .port_info 14 /OUTPUT 1 "acc_out_valid";
P_0x60e426085a60 .param/l "COL" 0 5 3, +C4<00000000000000000000000000000001>;
P_0x60e426085aa0 .param/l "ROW" 0 5 2, +C4<00000000000000000000000000000000>;
L_0x60e42606d5c0 .functor AND 1, L_0x60e4260ba620, L_0x60e4260ba920, C4<1>, C4<1>;
v0x60e426099010_0 .net *"_ivl_0", 63 0, L_0x60e4260ba0c0;  1 drivers
L_0x779b894490a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60e426099110_0 .net *"_ivl_3", 31 0, L_0x779b894490a8;  1 drivers
v0x60e4260991f0_0 .net *"_ivl_4", 63 0, L_0x60e4260ba1f0;  1 drivers
L_0x779b894490f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60e4260992e0_0 .net *"_ivl_7", 31 0, L_0x779b894490f0;  1 drivers
v0x60e4260993c0_0 .var "acc", 63 0;
v0x60e4260994f0_0 .net "acc_in", 31 0, L_0x60e4260baaf0;  1 drivers
v0x60e4260995d0_0 .net "acc_in_valid", 0 0, L_0x60e4260babe0;  1 drivers
v0x60e426099690_0 .var "acc_out", 31 0;
v0x60e426099770_0 .var "acc_out_valid", 0 0;
v0x60e426099830_0 .net "clock", 0 0, v0x60e4260a8920_0;  alias, 1 drivers
v0x60e4260998d0_0 .net "iact_in", 31 0, L_0x60e4260ba7e0;  1 drivers
v0x60e426099990_0 .net "iact_in_valid", 0 0, L_0x60e4260ba920;  1 drivers
v0x60e426099a50_0 .var "iact_out", 31 0;
v0x60e426099b30_0 .var "iact_out_valid", 0 0;
v0x60e426099bf0_0 .net "product", 63 0, L_0x60e4260ba370;  1 drivers
v0x60e426099cd0_0 .net "resetn", 0 0, v0x60e4260a8e10_0;  alias, 1 drivers
v0x60e426099da0_0 .net "shift_acc", 0 0, v0x60e4260a8eb0_0;  alias, 1 drivers
v0x60e426099e70_0 .net "valid_in", 0 0, L_0x60e42606d5c0;  1 drivers
v0x60e426099f10_0 .net "weight_in", 31 0, L_0x60e4260ba4e0;  1 drivers
v0x60e426099fd0_0 .net "weight_in_valid", 0 0, L_0x60e4260ba620;  1 drivers
v0x60e42609a090_0 .var "weight_out", 31 0;
v0x60e42609a170_0 .var "weight_out_valid", 0 0;
L_0x60e4260ba0c0 .concat [ 32 32 0 0], L_0x60e4260ba4e0, L_0x779b894490a8;
L_0x60e4260ba1f0 .concat [ 32 32 0 0], L_0x60e4260ba7e0, L_0x779b894490f0;
L_0x60e4260ba370 .arith/mult 64, L_0x60e4260ba0c0, L_0x60e4260ba1f0;
S_0x60e42609a410 .scope generate, "genblk3[2]" "genblk3[2]" 4 40, 4 40 0, S_0x60e426096ae0;
 .timescale -9 -10;
P_0x60e42609a5f0 .param/l "j" 0 4 40, +C4<010>;
S_0x60e42609a6b0 .scope module, "pe_inst" "pe" 4 44, 5 1 0, S_0x60e42609a410;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 32 "weight_in";
    .port_info 3 /INPUT 1 "weight_in_valid";
    .port_info 4 /INPUT 32 "iact_in";
    .port_info 5 /INPUT 1 "iact_in_valid";
    .port_info 6 /INPUT 1 "shift_acc";
    .port_info 7 /INPUT 32 "acc_in";
    .port_info 8 /INPUT 1 "acc_in_valid";
    .port_info 9 /OUTPUT 32 "weight_out";
    .port_info 10 /OUTPUT 1 "weight_out_valid";
    .port_info 11 /OUTPUT 32 "iact_out";
    .port_info 12 /OUTPUT 1 "iact_out_valid";
    .port_info 13 /OUTPUT 32 "acc_out";
    .port_info 14 /OUTPUT 1 "acc_out_valid";
P_0x60e426098dc0 .param/l "COL" 0 5 3, +C4<00000000000000000000000000000010>;
P_0x60e426098e00 .param/l "ROW" 0 5 2, +C4<00000000000000000000000000000000>;
L_0x60e4260ba050 .functor AND 1, L_0x60e4260bb1d0, L_0x60e4260bb3c0, C4<1>, C4<1>;
v0x60e42609ab90_0 .net *"_ivl_0", 63 0, L_0x60e4260bad70;  1 drivers
L_0x779b89449138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60e42609ac90_0 .net *"_ivl_3", 31 0, L_0x779b89449138;  1 drivers
v0x60e42609ad70_0 .net *"_ivl_4", 63 0, L_0x60e4260baeb0;  1 drivers
L_0x779b89449180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60e42609ae60_0 .net *"_ivl_7", 31 0, L_0x779b89449180;  1 drivers
v0x60e42609af40_0 .var "acc", 63 0;
v0x60e42609b070_0 .net "acc_in", 31 0, L_0x60e4260bb570;  1 drivers
v0x60e42609b150_0 .net "acc_in_valid", 0 0, L_0x60e4260bb610;  1 drivers
v0x60e42609b210_0 .var "acc_out", 31 0;
v0x60e42609b2f0_0 .var "acc_out_valid", 0 0;
v0x60e42609b3b0_0 .net "clock", 0 0, v0x60e4260a8920_0;  alias, 1 drivers
v0x60e42609b450_0 .net "iact_in", 31 0, L_0x60e4260bacd0;  1 drivers
v0x60e42609b530_0 .net "iact_in_valid", 0 0, L_0x60e4260bb3c0;  1 drivers
v0x60e42609b5f0_0 .var "iact_out", 31 0;
v0x60e42609b6d0_0 .var "iact_out_valid", 0 0;
v0x60e42609b790_0 .net "product", 63 0, L_0x60e4260bafa0;  1 drivers
v0x60e42609b870_0 .net "resetn", 0 0, v0x60e4260a8e10_0;  alias, 1 drivers
v0x60e42609b960_0 .net "shift_acc", 0 0, v0x60e4260a8eb0_0;  alias, 1 drivers
v0x60e42609bb60_0 .net "valid_in", 0 0, L_0x60e4260ba050;  1 drivers
v0x60e42609bc20_0 .net "weight_in", 31 0, L_0x60e4260bb0e0;  1 drivers
v0x60e42609bd00_0 .net "weight_in_valid", 0 0, L_0x60e4260bb1d0;  1 drivers
v0x60e42609bdc0_0 .var "weight_out", 31 0;
v0x60e42609bea0_0 .var "weight_out_valid", 0 0;
L_0x60e4260bad70 .concat [ 32 32 0 0], L_0x60e4260bb0e0, L_0x779b89449138;
L_0x60e4260baeb0 .concat [ 32 32 0 0], L_0x60e4260bacd0, L_0x779b89449180;
L_0x60e4260bafa0 .arith/mult 64, L_0x60e4260bad70, L_0x60e4260baeb0;
S_0x60e42609c1c0 .scope generate, "genblk2[1]" "genblk2[1]" 4 39, 4 39 0, S_0x60e426052770;
 .timescale -9 -10;
P_0x60e42609c410 .param/l "i" 0 4 39, +C4<01>;
S_0x60e42609c4f0 .scope generate, "genblk3[0]" "genblk3[0]" 4 40, 4 40 0, S_0x60e42609c1c0;
 .timescale -9 -10;
P_0x60e42609c6f0 .param/l "j" 0 4 40, +C4<00>;
S_0x60e42609c7d0 .scope module, "pe_inst" "pe" 4 44, 5 1 0, S_0x60e42609c4f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 32 "weight_in";
    .port_info 3 /INPUT 1 "weight_in_valid";
    .port_info 4 /INPUT 32 "iact_in";
    .port_info 5 /INPUT 1 "iact_in_valid";
    .port_info 6 /INPUT 1 "shift_acc";
    .port_info 7 /INPUT 32 "acc_in";
    .port_info 8 /INPUT 1 "acc_in_valid";
    .port_info 9 /OUTPUT 32 "weight_out";
    .port_info 10 /OUTPUT 1 "weight_out_valid";
    .port_info 11 /OUTPUT 32 "iact_out";
    .port_info 12 /OUTPUT 1 "iact_out_valid";
    .port_info 13 /OUTPUT 32 "acc_out";
    .port_info 14 /OUTPUT 1 "acc_out_valid";
P_0x60e42609a8e0 .param/l "COL" 0 5 3, +C4<00000000000000000000000000000000>;
P_0x60e42609a920 .param/l "ROW" 0 5 2, +C4<00000000000000000000000000000001>;
L_0x60e426067820 .functor AND 1, L_0x60e4260bbbc0, L_0x60e4260bbe70, C4<1>, C4<1>;
v0x60e42609cc50_0 .net *"_ivl_0", 63 0, L_0x60e4260bb780;  1 drivers
L_0x779b894491c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60e42609cd50_0 .net *"_ivl_3", 31 0, L_0x779b894491c8;  1 drivers
v0x60e42609ce30_0 .net *"_ivl_4", 63 0, L_0x60e4260bb870;  1 drivers
L_0x779b89449210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60e42609cef0_0 .net *"_ivl_7", 31 0, L_0x779b89449210;  1 drivers
v0x60e42609cfd0_0 .var "acc", 63 0;
v0x60e42609d100_0 .net "acc_in", 31 0, L_0x60e4260bc090;  1 drivers
v0x60e42609d1e0_0 .net "acc_in_valid", 0 0, L_0x60e4260bc1c0;  1 drivers
v0x60e42609d2a0_0 .var "acc_out", 31 0;
v0x60e42609d380_0 .var "acc_out_valid", 0 0;
v0x60e42609d440_0 .net "clock", 0 0, v0x60e4260a8920_0;  alias, 1 drivers
v0x60e42609d4e0_0 .net "iact_in", 31 0, L_0x60e4260bbd40;  1 drivers
v0x60e42609d5c0_0 .net "iact_in_valid", 0 0, L_0x60e4260bbe70;  1 drivers
v0x60e42609d680_0 .var "iact_out", 31 0;
v0x60e42609d760_0 .var "iact_out_valid", 0 0;
v0x60e42609d820_0 .net "product", 63 0, L_0x60e4260bb960;  1 drivers
v0x60e42609d900_0 .net "resetn", 0 0, v0x60e4260a8e10_0;  alias, 1 drivers
v0x60e42609d9a0_0 .net "shift_acc", 0 0, v0x60e4260a8eb0_0;  alias, 1 drivers
v0x60e42609db50_0 .net "valid_in", 0 0, L_0x60e426067820;  1 drivers
v0x60e42609dc10_0 .net "weight_in", 31 0, L_0x60e4260bbad0;  1 drivers
v0x60e42609dcf0_0 .net "weight_in_valid", 0 0, L_0x60e4260bbbc0;  1 drivers
v0x60e42609ddb0_0 .var "weight_out", 31 0;
v0x60e42609de90_0 .var "weight_out_valid", 0 0;
L_0x60e4260bb780 .concat [ 32 32 0 0], L_0x60e4260bbad0, L_0x779b894491c8;
L_0x60e4260bb870 .concat [ 32 32 0 0], L_0x60e4260bbd40, L_0x779b89449210;
L_0x60e4260bb960 .arith/mult 64, L_0x60e4260bb780, L_0x60e4260bb870;
S_0x60e42609e1b0 .scope generate, "genblk3[1]" "genblk3[1]" 4 40, 4 40 0, S_0x60e42609c1c0;
 .timescale -9 -10;
P_0x60e42609e380 .param/l "j" 0 4 40, +C4<01>;
S_0x60e42609e440 .scope module, "pe_inst" "pe" 4 44, 5 1 0, S_0x60e42609e1b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 32 "weight_in";
    .port_info 3 /INPUT 1 "weight_in_valid";
    .port_info 4 /INPUT 32 "iact_in";
    .port_info 5 /INPUT 1 "iact_in_valid";
    .port_info 6 /INPUT 1 "shift_acc";
    .port_info 7 /INPUT 32 "acc_in";
    .port_info 8 /INPUT 1 "acc_in_valid";
    .port_info 9 /OUTPUT 32 "weight_out";
    .port_info 10 /OUTPUT 1 "weight_out_valid";
    .port_info 11 /OUTPUT 32 "iact_out";
    .port_info 12 /OUTPUT 1 "iact_out_valid";
    .port_info 13 /OUTPUT 32 "acc_out";
    .port_info 14 /OUTPUT 1 "acc_out_valid";
P_0x60e42609ca00 .param/l "COL" 0 5 3, +C4<00000000000000000000000000000001>;
P_0x60e42609ca40 .param/l "ROW" 0 5 2, +C4<00000000000000000000000000000001>;
L_0x60e426061a80 .functor AND 1, L_0x60e4260bc810, L_0x60e4260bcb00, C4<1>, C4<1>;
v0x60e42609e8c0_0 .net *"_ivl_0", 63 0, L_0x60e4260bc3f0;  1 drivers
L_0x779b89449258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60e42609e9c0_0 .net *"_ivl_3", 31 0, L_0x779b89449258;  1 drivers
v0x60e42609eaa0_0 .net *"_ivl_4", 63 0, L_0x60e4260bc550;  1 drivers
L_0x779b894492a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60e42609eb60_0 .net *"_ivl_7", 31 0, L_0x779b894492a0;  1 drivers
v0x60e42609ec40_0 .var "acc", 63 0;
v0x60e42609ed70_0 .net "acc_in", 31 0, L_0x60e4260bcd10;  1 drivers
v0x60e42609ee50_0 .net "acc_in_valid", 0 0, L_0x60e4260bcdb0;  1 drivers
v0x60e42609ef10_0 .var "acc_out", 31 0;
v0x60e42609eff0_0 .var "acc_out_valid", 0 0;
v0x60e42609f0b0_0 .net "clock", 0 0, v0x60e4260a8920_0;  alias, 1 drivers
v0x60e42609f1e0_0 .net "iact_in", 31 0, L_0x60e4260bca10;  1 drivers
v0x60e42609f2c0_0 .net "iact_in_valid", 0 0, L_0x60e4260bcb00;  1 drivers
v0x60e42609f380_0 .var "iact_out", 31 0;
v0x60e42609f460_0 .var "iact_out_valid", 0 0;
v0x60e42609f520_0 .net "product", 63 0, L_0x60e4260bc650;  1 drivers
v0x60e42609f600_0 .net "resetn", 0 0, v0x60e4260a8e10_0;  alias, 1 drivers
v0x60e42609f730_0 .net "shift_acc", 0 0, v0x60e4260a8eb0_0;  alias, 1 drivers
v0x60e42609f8e0_0 .net "valid_in", 0 0, L_0x60e426061a80;  1 drivers
v0x60e42609f9a0_0 .net "weight_in", 31 0, L_0x60e4260bc720;  1 drivers
v0x60e42609fa80_0 .net "weight_in_valid", 0 0, L_0x60e4260bc810;  1 drivers
v0x60e42609fb40_0 .var "weight_out", 31 0;
v0x60e42609fc20_0 .var "weight_out_valid", 0 0;
L_0x60e4260bc3f0 .concat [ 32 32 0 0], L_0x60e4260bc720, L_0x779b89449258;
L_0x60e4260bc550 .concat [ 32 32 0 0], L_0x60e4260bca10, L_0x779b894492a0;
L_0x60e4260bc650 .arith/mult 64, L_0x60e4260bc3f0, L_0x60e4260bc550;
S_0x60e42609ff40 .scope generate, "genblk3[2]" "genblk3[2]" 4 40, 4 40 0, S_0x60e42609c1c0;
 .timescale -9 -10;
P_0x60e42609b910 .param/l "j" 0 4 40, +C4<010>;
S_0x60e4260a0160 .scope module, "pe_inst" "pe" 4 44, 5 1 0, S_0x60e42609ff40;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 32 "weight_in";
    .port_info 3 /INPUT 1 "weight_in_valid";
    .port_info 4 /INPUT 32 "iact_in";
    .port_info 5 /INPUT 1 "iact_in_valid";
    .port_info 6 /INPUT 1 "shift_acc";
    .port_info 7 /INPUT 32 "acc_in";
    .port_info 8 /INPUT 1 "acc_in_valid";
    .port_info 9 /OUTPUT 32 "weight_out";
    .port_info 10 /OUTPUT 1 "weight_out_valid";
    .port_info 11 /OUTPUT 32 "iact_out";
    .port_info 12 /OUTPUT 1 "iact_out_valid";
    .port_info 13 /OUTPUT 32 "acc_out";
    .port_info 14 /OUTPUT 1 "acc_out_valid";
P_0x60e4260a02f0 .param/l "COL" 0 5 3, +C4<00000000000000000000000000000010>;
P_0x60e4260a0330 .param/l "ROW" 0 5 2, +C4<00000000000000000000000000000001>;
L_0x60e42605bce0 .functor AND 1, L_0x60e4260bd330, L_0x60e4260bd650, C4<1>, C4<1>;
v0x60e4260a0680_0 .net *"_ivl_0", 63 0, L_0x60e4260bcbf0;  1 drivers
L_0x779b894492e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60e4260a0780_0 .net *"_ivl_3", 31 0, L_0x779b894492e8;  1 drivers
v0x60e4260a0860_0 .net *"_ivl_4", 63 0, L_0x60e4260bcf80;  1 drivers
L_0x779b89449330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60e4260a0950_0 .net *"_ivl_7", 31 0, L_0x779b89449330;  1 drivers
v0x60e4260a0a30_0 .var "acc", 63 0;
v0x60e4260a0b10_0 .net "acc_in", 31 0, L_0x60e4260bd890;  1 drivers
v0x60e4260a0bf0_0 .net "acc_in_valid", 0 0, L_0x60e4260bd930;  1 drivers
v0x60e4260a0cb0_0 .var "acc_out", 31 0;
v0x60e4260a0d90_0 .var "acc_out_valid", 0 0;
v0x60e4260a0e50_0 .net "clock", 0 0, v0x60e4260a8920_0;  alias, 1 drivers
v0x60e4260a0ef0_0 .net "iact_in", 31 0, L_0x60e4260bd560;  1 drivers
v0x60e4260a0fd0_0 .net "iact_in_valid", 0 0, L_0x60e4260bd650;  1 drivers
v0x60e4260a1090_0 .var "iact_out", 31 0;
v0x60e4260a1170_0 .var "iact_out_valid", 0 0;
v0x60e4260a1230_0 .net "product", 63 0, L_0x60e4260bd0d0;  1 drivers
v0x60e4260a1310_0 .net "resetn", 0 0, v0x60e4260a8e10_0;  alias, 1 drivers
v0x60e4260a13b0_0 .net "shift_acc", 0 0, v0x60e4260a8eb0_0;  alias, 1 drivers
v0x60e4260a1560_0 .net "valid_in", 0 0, L_0x60e42605bce0;  1 drivers
v0x60e4260a1620_0 .net "weight_in", 31 0, L_0x60e4260bd240;  1 drivers
v0x60e4260a1700_0 .net "weight_in_valid", 0 0, L_0x60e4260bd330;  1 drivers
v0x60e4260a17c0_0 .var "weight_out", 31 0;
v0x60e4260a18a0_0 .var "weight_out_valid", 0 0;
L_0x60e4260bcbf0 .concat [ 32 32 0 0], L_0x60e4260bd240, L_0x779b894492e8;
L_0x60e4260bcf80 .concat [ 32 32 0 0], L_0x60e4260bd560, L_0x779b89449330;
L_0x60e4260bd0d0 .arith/mult 64, L_0x60e4260bcbf0, L_0x60e4260bcf80;
S_0x60e4260a1bc0 .scope generate, "genblk2[2]" "genblk2[2]" 4 39, 4 39 0, S_0x60e426052770;
 .timescale -9 -10;
P_0x60e4260a1d70 .param/l "i" 0 4 39, +C4<010>;
S_0x60e4260a1e50 .scope generate, "genblk3[0]" "genblk3[0]" 4 40, 4 40 0, S_0x60e4260a1bc0;
 .timescale -9 -10;
P_0x60e4260a2050 .param/l "j" 0 4 40, +C4<00>;
S_0x60e4260a2130 .scope module, "pe_inst" "pe" 4 44, 5 1 0, S_0x60e4260a1e50;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 32 "weight_in";
    .port_info 3 /INPUT 1 "weight_in_valid";
    .port_info 4 /INPUT 32 "iact_in";
    .port_info 5 /INPUT 1 "iact_in_valid";
    .port_info 6 /INPUT 1 "shift_acc";
    .port_info 7 /INPUT 32 "acc_in";
    .port_info 8 /INPUT 1 "acc_in_valid";
    .port_info 9 /OUTPUT 32 "weight_out";
    .port_info 10 /OUTPUT 1 "weight_out_valid";
    .port_info 11 /OUTPUT 32 "iact_out";
    .port_info 12 /OUTPUT 1 "iact_out_valid";
    .port_info 13 /OUTPUT 32 "acc_out";
    .port_info 14 /OUTPUT 1 "acc_out_valid";
P_0x60e4260a03d0 .param/l "COL" 0 5 3, +C4<00000000000000000000000000000000>;
P_0x60e4260a0410 .param/l "ROW" 0 5 2, +C4<00000000000000000000000000000010>;
L_0x60e426055bc0 .functor AND 1, L_0x60e4260be000, L_0x60e4260be350, C4<1>, C4<1>;
v0x60e4260a25e0_0 .net *"_ivl_0", 63 0, L_0x60e4260bdb30;  1 drivers
L_0x779b89449378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60e4260a26e0_0 .net *"_ivl_3", 31 0, L_0x779b89449378;  1 drivers
v0x60e4260a27c0_0 .net *"_ivl_4", 63 0, L_0x60e4260bdc50;  1 drivers
L_0x779b894493c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60e4260a28b0_0 .net *"_ivl_7", 31 0, L_0x779b894493c0;  1 drivers
v0x60e4260a2990_0 .var "acc", 63 0;
v0x60e4260a2ac0_0 .net "acc_in", 31 0, L_0x60e4260be5c0;  1 drivers
v0x60e4260a2ba0_0 .net "acc_in_valid", 0 0, L_0x60e4260be660;  1 drivers
v0x60e4260a2c60_0 .var "acc_out", 31 0;
v0x60e4260a2d40_0 .var "acc_out_valid", 0 0;
v0x60e4260a2e00_0 .net "clock", 0 0, v0x60e4260a8920_0;  alias, 1 drivers
v0x60e4260a2ea0_0 .net "iact_in", 31 0, L_0x60e4260be260;  1 drivers
v0x60e4260a2f80_0 .net "iact_in_valid", 0 0, L_0x60e4260be350;  1 drivers
v0x60e4260a3040_0 .var "iact_out", 31 0;
v0x60e4260a3120_0 .var "iact_out_valid", 0 0;
v0x60e4260a31e0_0 .net "product", 63 0, L_0x60e4260bdda0;  1 drivers
v0x60e4260a32c0_0 .net "resetn", 0 0, v0x60e4260a8e10_0;  alias, 1 drivers
v0x60e4260a3360_0 .net "shift_acc", 0 0, v0x60e4260a8eb0_0;  alias, 1 drivers
v0x60e4260a3510_0 .net "valid_in", 0 0, L_0x60e426055bc0;  1 drivers
v0x60e4260a35d0_0 .net "weight_in", 31 0, L_0x60e4260bdf10;  1 drivers
v0x60e4260a36b0_0 .net "weight_in_valid", 0 0, L_0x60e4260be000;  1 drivers
v0x60e4260a3770_0 .var "weight_out", 31 0;
v0x60e4260a3850_0 .var "weight_out_valid", 0 0;
L_0x60e4260bdb30 .concat [ 32 32 0 0], L_0x60e4260bdf10, L_0x779b89449378;
L_0x60e4260bdc50 .concat [ 32 32 0 0], L_0x60e4260be260, L_0x779b894493c0;
L_0x60e4260bdda0 .arith/mult 64, L_0x60e4260bdb30, L_0x60e4260bdc50;
S_0x60e4260a3b70 .scope generate, "genblk3[1]" "genblk3[1]" 4 40, 4 40 0, S_0x60e4260a1bc0;
 .timescale -9 -10;
P_0x60e4260a3d40 .param/l "j" 0 4 40, +C4<01>;
S_0x60e4260a3e00 .scope module, "pe_inst" "pe" 4 44, 5 1 0, S_0x60e4260a3b70;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 32 "weight_in";
    .port_info 3 /INPUT 1 "weight_in_valid";
    .port_info 4 /INPUT 32 "iact_in";
    .port_info 5 /INPUT 1 "iact_in_valid";
    .port_info 6 /INPUT 1 "shift_acc";
    .port_info 7 /INPUT 32 "acc_in";
    .port_info 8 /INPUT 1 "acc_in_valid";
    .port_info 9 /OUTPUT 32 "weight_out";
    .port_info 10 /OUTPUT 1 "weight_out_valid";
    .port_info 11 /OUTPUT 32 "iact_out";
    .port_info 12 /OUTPUT 1 "iact_out_valid";
    .port_info 13 /OUTPUT 32 "acc_out";
    .port_info 14 /OUTPUT 1 "acc_out_valid";
P_0x60e4260a2360 .param/l "COL" 0 5 3, +C4<00000000000000000000000000000001>;
P_0x60e4260a23a0 .param/l "ROW" 0 5 2, +C4<00000000000000000000000000000010>;
L_0x60e42604faa0 .functor AND 1, L_0x60e4260bed60, L_0x60e4260bf300, C4<1>, C4<1>;
v0x60e4260a42b0_0 .net *"_ivl_0", 63 0, L_0x60e4260be890;  1 drivers
L_0x779b89449408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60e4260a43b0_0 .net *"_ivl_3", 31 0, L_0x779b89449408;  1 drivers
v0x60e4260a4490_0 .net *"_ivl_4", 63 0, L_0x60e4260be9b0;  1 drivers
L_0x779b89449450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60e4260a4580_0 .net *"_ivl_7", 31 0, L_0x779b89449450;  1 drivers
v0x60e4260a4660_0 .var "acc", 63 0;
v0x60e4260a4790_0 .net "acc_in", 31 0, L_0x60e4260bf6b0;  1 drivers
v0x60e4260a4870_0 .net "acc_in_valid", 0 0, L_0x60e4260bf860;  1 drivers
v0x60e4260a4930_0 .var "acc_out", 31 0;
v0x60e4260a4a10_0 .var "acc_out_valid", 0 0;
v0x60e4260a4ad0_0 .net "clock", 0 0, v0x60e4260a8920_0;  alias, 1 drivers
v0x60e4260a4b70_0 .net "iact_in", 31 0, L_0x60e4260bf100;  1 drivers
v0x60e4260a4c50_0 .net "iact_in_valid", 0 0, L_0x60e4260bf300;  1 drivers
v0x60e4260a4d10_0 .var "iact_out", 31 0;
v0x60e4260a4df0_0 .var "iact_out_valid", 0 0;
v0x60e4260a4eb0_0 .net "product", 63 0, L_0x60e4260beb00;  1 drivers
v0x60e4260a4f90_0 .net "resetn", 0 0, v0x60e4260a8e10_0;  alias, 1 drivers
v0x60e4260a5030_0 .net "shift_acc", 0 0, v0x60e4260a8eb0_0;  alias, 1 drivers
v0x60e4260a51e0_0 .net "valid_in", 0 0, L_0x60e42604faa0;  1 drivers
v0x60e4260a52a0_0 .net "weight_in", 31 0, L_0x60e4260bec70;  1 drivers
v0x60e4260a5380_0 .net "weight_in_valid", 0 0, L_0x60e4260bed60;  1 drivers
v0x60e4260a5440_0 .var "weight_out", 31 0;
v0x60e4260a5520_0 .var "weight_out_valid", 0 0;
L_0x60e4260be890 .concat [ 32 32 0 0], L_0x60e4260bec70, L_0x779b89449408;
L_0x60e4260be9b0 .concat [ 32 32 0 0], L_0x60e4260bf100, L_0x779b89449450;
L_0x60e4260beb00 .arith/mult 64, L_0x60e4260be890, L_0x60e4260be9b0;
S_0x60e4260a5840 .scope generate, "genblk3[2]" "genblk3[2]" 4 40, 4 40 0, S_0x60e4260a1bc0;
 .timescale -9 -10;
P_0x60e4260a59f0 .param/l "j" 0 4 40, +C4<010>;
S_0x60e4260a5ab0 .scope module, "pe_inst" "pe" 4 44, 5 1 0, S_0x60e4260a5840;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 32 "weight_in";
    .port_info 3 /INPUT 1 "weight_in_valid";
    .port_info 4 /INPUT 32 "iact_in";
    .port_info 5 /INPUT 1 "iact_in_valid";
    .port_info 6 /INPUT 1 "shift_acc";
    .port_info 7 /INPUT 32 "acc_in";
    .port_info 8 /INPUT 1 "acc_in_valid";
    .port_info 9 /OUTPUT 32 "weight_out";
    .port_info 10 /OUTPUT 1 "weight_out_valid";
    .port_info 11 /OUTPUT 32 "iact_out";
    .port_info 12 /OUTPUT 1 "iact_out_valid";
    .port_info 13 /OUTPUT 32 "acc_out";
    .port_info 14 /OUTPUT 1 "acc_out_valid";
P_0x60e4260a4030 .param/l "COL" 0 5 3, +C4<00000000000000000000000000000010>;
P_0x60e4260a4070 .param/l "ROW" 0 5 2, +C4<00000000000000000000000000000010>;
L_0x60e4260c0090 .functor AND 1, L_0x60e4260c0220, L_0x60e4260c05d0, C4<1>, C4<1>;
v0x60e4260a5f90_0 .net *"_ivl_0", 63 0, L_0x60e4260bfbd0;  1 drivers
L_0x779b89449498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60e4260a6090_0 .net *"_ivl_3", 31 0, L_0x779b89449498;  1 drivers
v0x60e4260a6170_0 .net *"_ivl_4", 63 0, L_0x60e4260bfe00;  1 drivers
L_0x779b894494e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60e4260a6260_0 .net *"_ivl_7", 31 0, L_0x779b894494e0;  1 drivers
v0x60e4260a6340_0 .var "acc", 63 0;
v0x60e4260a6470_0 .net "acc_in", 31 0, L_0x60e4260c08a0;  1 drivers
v0x60e4260a6550_0 .net "acc_in_valid", 0 0, L_0x60e4260c0940;  1 drivers
v0x60e4260a6610_0 .var "acc_out", 31 0;
v0x60e4260a66f0_0 .var "acc_out_valid", 0 0;
v0x60e4260a67b0_0 .net "clock", 0 0, v0x60e4260a8920_0;  alias, 1 drivers
v0x60e4260a6960_0 .net "iact_in", 31 0, L_0x60e4260c04e0;  1 drivers
v0x60e4260a6a40_0 .net "iact_in_valid", 0 0, L_0x60e4260c05d0;  1 drivers
v0x60e4260a6b00_0 .var "iact_out", 31 0;
v0x60e4260a6be0_0 .var "iact_out_valid", 0 0;
v0x60e4260a6ca0_0 .net "product", 63 0, L_0x60e4260bff50;  1 drivers
v0x60e4260a6d80_0 .net "resetn", 0 0, v0x60e4260a8e10_0;  alias, 1 drivers
v0x60e4260a6f30_0 .net "shift_acc", 0 0, v0x60e4260a8eb0_0;  alias, 1 drivers
v0x60e4260a71f0_0 .net "valid_in", 0 0, L_0x60e4260c0090;  1 drivers
v0x60e4260a72b0_0 .net "weight_in", 31 0, L_0x60e4260c0130;  1 drivers
v0x60e4260a7390_0 .net "weight_in_valid", 0 0, L_0x60e4260c0220;  1 drivers
v0x60e4260a7450_0 .var "weight_out", 31 0;
v0x60e4260a7530_0 .var "weight_out_valid", 0 0;
L_0x60e4260bfbd0 .concat [ 32 32 0 0], L_0x60e4260c0130, L_0x779b89449498;
L_0x60e4260bfe00 .concat [ 32 32 0 0], L_0x60e4260c04e0, L_0x779b894494e0;
L_0x60e4260bff50 .arith/mult 64, L_0x60e4260bfbd0, L_0x60e4260bfe00;
    .scope S_0x60e4260970a0;
T_0 ;
    %wait E_0x60e426029f70;
    %load/vec4 v0x60e4260981a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60e426098580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e426098660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60e426097f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e426098000_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x60e426097850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60e426097b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e426097c00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x60e4260983e0_0;
    %assign/vec4 v0x60e426098580_0, 0;
    %load/vec4 v0x60e4260984c0_0;
    %assign/vec4 v0x60e426098660_0, 0;
    %load/vec4 v0x60e426097d80_0;
    %assign/vec4 v0x60e426097f20_0, 0;
    %load/vec4 v0x60e426097e60_0;
    %assign/vec4 v0x60e426098000_0, 0;
    %load/vec4 v0x60e426098320_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0x60e426097850_0;
    %load/vec4 v0x60e4260980c0_0;
    %add;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x60e426097850_0;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v0x60e426097850_0, 0;
    %load/vec4 v0x60e426098260_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %load/vec4 v0x60e426097850_0;
    %parti/s 32, 16, 6;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %load/vec4 v0x60e426097980_0;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %assign/vec4 v0x60e426097b20_0, 0;
    %load/vec4 v0x60e426098260_0;
    %load/vec4 v0x60e426097a60_0;
    %or;
    %assign/vec4 v0x60e426097c00_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x60e426098b90;
T_1 ;
    %wait E_0x60e426029f70;
    %load/vec4 v0x60e426099cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60e42609a090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e42609a170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60e426099a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e426099b30_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x60e4260993c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60e426099690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e426099770_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x60e426099f10_0;
    %assign/vec4 v0x60e42609a090_0, 0;
    %load/vec4 v0x60e426099fd0_0;
    %assign/vec4 v0x60e42609a170_0, 0;
    %load/vec4 v0x60e4260998d0_0;
    %assign/vec4 v0x60e426099a50_0, 0;
    %load/vec4 v0x60e426099990_0;
    %assign/vec4 v0x60e426099b30_0, 0;
    %load/vec4 v0x60e426099e70_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %load/vec4 v0x60e4260993c0_0;
    %load/vec4 v0x60e426099bf0_0;
    %add;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x60e4260993c0_0;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %assign/vec4 v0x60e4260993c0_0, 0;
    %load/vec4 v0x60e426099da0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.4, 8;
    %load/vec4 v0x60e4260993c0_0;
    %parti/s 32, 16, 6;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %load/vec4 v0x60e4260994f0_0;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %assign/vec4 v0x60e426099690_0, 0;
    %load/vec4 v0x60e426099da0_0;
    %load/vec4 v0x60e4260995d0_0;
    %or;
    %assign/vec4 v0x60e426099770_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x60e42609a6b0;
T_2 ;
    %wait E_0x60e426029f70;
    %load/vec4 v0x60e42609b870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60e42609bdc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e42609bea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60e42609b5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e42609b6d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x60e42609af40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60e42609b210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e42609b2f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x60e42609bc20_0;
    %assign/vec4 v0x60e42609bdc0_0, 0;
    %load/vec4 v0x60e42609bd00_0;
    %assign/vec4 v0x60e42609bea0_0, 0;
    %load/vec4 v0x60e42609b450_0;
    %assign/vec4 v0x60e42609b5f0_0, 0;
    %load/vec4 v0x60e42609b530_0;
    %assign/vec4 v0x60e42609b6d0_0, 0;
    %load/vec4 v0x60e42609bb60_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v0x60e42609af40_0;
    %load/vec4 v0x60e42609b790_0;
    %add;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v0x60e42609af40_0;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %assign/vec4 v0x60e42609af40_0, 0;
    %load/vec4 v0x60e42609b960_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.4, 8;
    %load/vec4 v0x60e42609af40_0;
    %parti/s 32, 16, 6;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %load/vec4 v0x60e42609b070_0;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %assign/vec4 v0x60e42609b210_0, 0;
    %load/vec4 v0x60e42609b960_0;
    %load/vec4 v0x60e42609b150_0;
    %or;
    %assign/vec4 v0x60e42609b2f0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x60e42609c7d0;
T_3 ;
    %wait E_0x60e426029f70;
    %load/vec4 v0x60e42609d900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60e42609ddb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e42609de90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60e42609d680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e42609d760_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x60e42609cfd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60e42609d2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e42609d380_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x60e42609dc10_0;
    %assign/vec4 v0x60e42609ddb0_0, 0;
    %load/vec4 v0x60e42609dcf0_0;
    %assign/vec4 v0x60e42609de90_0, 0;
    %load/vec4 v0x60e42609d4e0_0;
    %assign/vec4 v0x60e42609d680_0, 0;
    %load/vec4 v0x60e42609d5c0_0;
    %assign/vec4 v0x60e42609d760_0, 0;
    %load/vec4 v0x60e42609db50_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.2, 8;
    %load/vec4 v0x60e42609cfd0_0;
    %load/vec4 v0x60e42609d820_0;
    %add;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %load/vec4 v0x60e42609cfd0_0;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %assign/vec4 v0x60e42609cfd0_0, 0;
    %load/vec4 v0x60e42609d9a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.4, 8;
    %load/vec4 v0x60e42609cfd0_0;
    %parti/s 32, 16, 6;
    %jmp/1 T_3.5, 8;
T_3.4 ; End of true expr.
    %load/vec4 v0x60e42609d100_0;
    %jmp/0 T_3.5, 8;
 ; End of false expr.
    %blend;
T_3.5;
    %assign/vec4 v0x60e42609d2a0_0, 0;
    %load/vec4 v0x60e42609d9a0_0;
    %load/vec4 v0x60e42609d1e0_0;
    %or;
    %assign/vec4 v0x60e42609d380_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x60e42609e440;
T_4 ;
    %wait E_0x60e426029f70;
    %load/vec4 v0x60e42609f600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60e42609fb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e42609fc20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60e42609f380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e42609f460_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x60e42609ec40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60e42609ef10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e42609eff0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x60e42609f9a0_0;
    %assign/vec4 v0x60e42609fb40_0, 0;
    %load/vec4 v0x60e42609fa80_0;
    %assign/vec4 v0x60e42609fc20_0, 0;
    %load/vec4 v0x60e42609f1e0_0;
    %assign/vec4 v0x60e42609f380_0, 0;
    %load/vec4 v0x60e42609f2c0_0;
    %assign/vec4 v0x60e42609f460_0, 0;
    %load/vec4 v0x60e42609f8e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.2, 8;
    %load/vec4 v0x60e42609ec40_0;
    %load/vec4 v0x60e42609f520_0;
    %add;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %load/vec4 v0x60e42609ec40_0;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %assign/vec4 v0x60e42609ec40_0, 0;
    %load/vec4 v0x60e42609f730_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.4, 8;
    %load/vec4 v0x60e42609ec40_0;
    %parti/s 32, 16, 6;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %load/vec4 v0x60e42609ed70_0;
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %assign/vec4 v0x60e42609ef10_0, 0;
    %load/vec4 v0x60e42609f730_0;
    %load/vec4 v0x60e42609ee50_0;
    %or;
    %assign/vec4 v0x60e42609eff0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x60e4260a0160;
T_5 ;
    %wait E_0x60e426029f70;
    %load/vec4 v0x60e4260a1310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60e4260a17c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e4260a18a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60e4260a1090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e4260a1170_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x60e4260a0a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60e4260a0cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e4260a0d90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x60e4260a1620_0;
    %assign/vec4 v0x60e4260a17c0_0, 0;
    %load/vec4 v0x60e4260a1700_0;
    %assign/vec4 v0x60e4260a18a0_0, 0;
    %load/vec4 v0x60e4260a0ef0_0;
    %assign/vec4 v0x60e4260a1090_0, 0;
    %load/vec4 v0x60e4260a0fd0_0;
    %assign/vec4 v0x60e4260a1170_0, 0;
    %load/vec4 v0x60e4260a1560_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.2, 8;
    %load/vec4 v0x60e4260a0a30_0;
    %load/vec4 v0x60e4260a1230_0;
    %add;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %load/vec4 v0x60e4260a0a30_0;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %assign/vec4 v0x60e4260a0a30_0, 0;
    %load/vec4 v0x60e4260a13b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.4, 8;
    %load/vec4 v0x60e4260a0a30_0;
    %parti/s 32, 16, 6;
    %jmp/1 T_5.5, 8;
T_5.4 ; End of true expr.
    %load/vec4 v0x60e4260a0b10_0;
    %jmp/0 T_5.5, 8;
 ; End of false expr.
    %blend;
T_5.5;
    %assign/vec4 v0x60e4260a0cb0_0, 0;
    %load/vec4 v0x60e4260a13b0_0;
    %load/vec4 v0x60e4260a0bf0_0;
    %or;
    %assign/vec4 v0x60e4260a0d90_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x60e4260a2130;
T_6 ;
    %wait E_0x60e426029f70;
    %load/vec4 v0x60e4260a32c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60e4260a3770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e4260a3850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60e4260a3040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e4260a3120_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x60e4260a2990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60e4260a2c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e4260a2d40_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x60e4260a35d0_0;
    %assign/vec4 v0x60e4260a3770_0, 0;
    %load/vec4 v0x60e4260a36b0_0;
    %assign/vec4 v0x60e4260a3850_0, 0;
    %load/vec4 v0x60e4260a2ea0_0;
    %assign/vec4 v0x60e4260a3040_0, 0;
    %load/vec4 v0x60e4260a2f80_0;
    %assign/vec4 v0x60e4260a3120_0, 0;
    %load/vec4 v0x60e4260a3510_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.2, 8;
    %load/vec4 v0x60e4260a2990_0;
    %load/vec4 v0x60e4260a31e0_0;
    %add;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %load/vec4 v0x60e4260a2990_0;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %assign/vec4 v0x60e4260a2990_0, 0;
    %load/vec4 v0x60e4260a3360_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.4, 8;
    %load/vec4 v0x60e4260a2990_0;
    %parti/s 32, 16, 6;
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %load/vec4 v0x60e4260a2ac0_0;
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
    %assign/vec4 v0x60e4260a2c60_0, 0;
    %load/vec4 v0x60e4260a3360_0;
    %load/vec4 v0x60e4260a2ba0_0;
    %or;
    %assign/vec4 v0x60e4260a2d40_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x60e4260a3e00;
T_7 ;
    %wait E_0x60e426029f70;
    %load/vec4 v0x60e4260a4f90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60e4260a5440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e4260a5520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60e4260a4d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e4260a4df0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x60e4260a4660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60e4260a4930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e4260a4a10_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x60e4260a52a0_0;
    %assign/vec4 v0x60e4260a5440_0, 0;
    %load/vec4 v0x60e4260a5380_0;
    %assign/vec4 v0x60e4260a5520_0, 0;
    %load/vec4 v0x60e4260a4b70_0;
    %assign/vec4 v0x60e4260a4d10_0, 0;
    %load/vec4 v0x60e4260a4c50_0;
    %assign/vec4 v0x60e4260a4df0_0, 0;
    %load/vec4 v0x60e4260a51e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x60e4260a4660_0;
    %load/vec4 v0x60e4260a4eb0_0;
    %add;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x60e4260a4660_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %assign/vec4 v0x60e4260a4660_0, 0;
    %load/vec4 v0x60e4260a5030_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.4, 8;
    %load/vec4 v0x60e4260a4660_0;
    %parti/s 32, 16, 6;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %load/vec4 v0x60e4260a4790_0;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %assign/vec4 v0x60e4260a4930_0, 0;
    %load/vec4 v0x60e4260a5030_0;
    %load/vec4 v0x60e4260a4870_0;
    %or;
    %assign/vec4 v0x60e4260a4a10_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x60e4260a5ab0;
T_8 ;
    %wait E_0x60e426029f70;
    %load/vec4 v0x60e4260a6d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60e4260a7450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e4260a7530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60e4260a6b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e4260a6be0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x60e4260a6340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60e4260a6610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e4260a66f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x60e4260a72b0_0;
    %assign/vec4 v0x60e4260a7450_0, 0;
    %load/vec4 v0x60e4260a7390_0;
    %assign/vec4 v0x60e4260a7530_0, 0;
    %load/vec4 v0x60e4260a6960_0;
    %assign/vec4 v0x60e4260a6b00_0, 0;
    %load/vec4 v0x60e4260a6a40_0;
    %assign/vec4 v0x60e4260a6be0_0, 0;
    %load/vec4 v0x60e4260a71f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.2, 8;
    %load/vec4 v0x60e4260a6340_0;
    %load/vec4 v0x60e4260a6ca0_0;
    %add;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %load/vec4 v0x60e4260a6340_0;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %assign/vec4 v0x60e4260a6340_0, 0;
    %load/vec4 v0x60e4260a6f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.4, 8;
    %load/vec4 v0x60e4260a6340_0;
    %parti/s 32, 16, 6;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %load/vec4 v0x60e4260a6470_0;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %assign/vec4 v0x60e4260a6610_0, 0;
    %load/vec4 v0x60e4260a6f30_0;
    %load/vec4 v0x60e4260a6550_0;
    %or;
    %assign/vec4 v0x60e4260a66f0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x60e42607d780;
T_9 ;
    %delay 100, 0;
    %load/vec4 v0x60e4260a8920_0;
    %inv;
    %store/vec4 v0x60e4260a8920_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x60e42607d780;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60e4260a8920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60e4260a8e10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x60e4260a8ca0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60e4260a8eb0_0, 0, 1;
    %pushi/vec4 0, 0, 96;
    %store/vec4 v0x60e4260a8f50_0, 0, 96;
    %pushi/vec4 0, 0, 96;
    %store/vec4 v0x60e4260a8ad0_0, 0, 96;
    %wait E_0x60e426029cb0;
    %wait E_0x60e426029cb0;
    %wait E_0x60e426029cb0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60e4260a8e10_0, 0, 1;
    %wait E_0x60e426029cb0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60e4260a8ca0_0, 4, 1;
    %load/vec4 v0x60e4260a9050_0;
    %parti/s 32, 256, 10;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60e4260a8f50_0, 4, 32;
    %load/vec4 v0x60e4260a8c00_0;
    %parti/s 32, 256, 10;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60e4260a8ad0_0, 4, 32;
    %wait E_0x60e426029cb0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60e4260a8ca0_0, 4, 1;
    %load/vec4 v0x60e4260a9050_0;
    %parti/s 32, 160, 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60e4260a8f50_0, 4, 32;
    %load/vec4 v0x60e4260a9050_0;
    %parti/s 32, 224, 9;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60e4260a8f50_0, 4, 32;
    %load/vec4 v0x60e4260a8c00_0;
    %parti/s 32, 224, 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60e4260a8ad0_0, 4, 32;
    %load/vec4 v0x60e4260a8c00_0;
    %parti/s 32, 160, 9;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60e4260a8ad0_0, 4, 32;
    %wait E_0x60e426029cb0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60e4260a8ca0_0, 4, 1;
    %load/vec4 v0x60e4260a9050_0;
    %parti/s 32, 64, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60e4260a8f50_0, 4, 32;
    %load/vec4 v0x60e4260a9050_0;
    %parti/s 32, 128, 9;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60e4260a8f50_0, 4, 32;
    %load/vec4 v0x60e4260a9050_0;
    %parti/s 32, 192, 9;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60e4260a8f50_0, 4, 32;
    %load/vec4 v0x60e4260a8c00_0;
    %parti/s 32, 192, 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60e4260a8ad0_0, 4, 32;
    %load/vec4 v0x60e4260a8c00_0;
    %parti/s 32, 128, 9;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60e4260a8ad0_0, 4, 32;
    %load/vec4 v0x60e4260a8c00_0;
    %parti/s 32, 64, 8;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60e4260a8ad0_0, 4, 32;
    %wait E_0x60e426029cb0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60e4260a8ca0_0, 4, 1;
    %load/vec4 v0x60e4260a9050_0;
    %parti/s 32, 32, 7;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60e4260a8f50_0, 4, 32;
    %load/vec4 v0x60e4260a9050_0;
    %parti/s 32, 96, 8;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60e4260a8f50_0, 4, 32;
    %load/vec4 v0x60e4260a8c00_0;
    %parti/s 32, 96, 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60e4260a8ad0_0, 4, 32;
    %load/vec4 v0x60e4260a8c00_0;
    %parti/s 32, 32, 7;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60e4260a8ad0_0, 4, 32;
    %wait E_0x60e426029cb0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60e4260a8ca0_0, 4, 1;
    %load/vec4 v0x60e4260a9050_0;
    %parti/s 32, 0, 2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60e4260a8f50_0, 4, 32;
    %load/vec4 v0x60e4260a8c00_0;
    %parti/s 32, 0, 2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60e4260a8ad0_0, 4, 32;
    %wait E_0x60e426029cb0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60e4260a8ca0_0, 4, 1;
    %wait E_0x60e426029cb0;
    %wait E_0x60e426029cb0;
    %wait E_0x60e426029cb0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60e4260a8eb0_0, 0, 1;
    %vpi_call/w 3 103 "$display", "note that values will be printed in the reverse order, first value is bottom right and last is top left" {0 0 0};
    %fork t_1, S_0x60e426069700;
    %jmp t_0;
    .scope S_0x60e426069700;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60e426061c80_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x60e426061c80_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_10.1, 5;
    %wait E_0x60e426029cb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60e4260a8eb0_0, 0, 1;
    %load/vec4 v0x60e4260a89e0_0;
    %cvt/rv;
    %pushi/real 1073741824, 4082; load=65536.0
    %div/wr;
    %vpi_call/w 3 107 "$display", "value: %f valid: %1d", W<0,r>, v0x60e4260a8d40_0 {0 1 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x60e426061c80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x60e426061c80_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .scope S_0x60e42607d780;
t_0 %join;
    %wait E_0x60e426029cb0;
    %wait E_0x60e426029cb0;
    %wait E_0x60e426029cb0;
    %wait E_0x60e426029cb0;
    %wait E_0x60e426029cb0;
    %vpi_call/w 3 117 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "test.sv";
    "pe_array_3x3.sv";
    "pe.sv";
