#-----------------------------------------------------------
# xsim v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Oct 19 11:01:16 2024
# Process ID: 21372
# Current directory: C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/accelerator/xsim_script.tcl}
# Log file: C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/sim/verilog/xsim.log
# Journal file: C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/sim/verilog\xsim.jou
# Running On        :RYN-B10-PC-13
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i7-11700 @ 2.50GHz
# CPU Frequency     :2496 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :68426 MB
# Swap memory       :10200 MB
# Total Virtual     :78627 MB
# Available Virtual :50583 MB
#-----------------------------------------------------------
source xsim.dir/accelerator/xsim_script.tcl
# xsim {accelerator} -autoloadwcfg -tclbatch {accelerator.tcl}
Time resolution is 1 ps
source accelerator.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [0.00%] @ "167000"
// RTL Simulation : 1 / 2 [100.00%] @ "1245375000"
// RTL Simulation : 2 / 2 [100.00%] @ "1248224000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1248405450 ps : File "C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/sim/verilog/accelerator.autotb.v" Line 484
## quit
INFO: [Common 17-206] Exiting xsim at Sat Oct 19 11:01:19 2024...
