Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 9E66456C833
	for <lists+qemu-devel@lfdr.de>; Sat,  9 Jul 2022 10:55:33 +0200 (CEST)
Received: from localhost ([::1]:58100 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1oA6FQ-0005Gm-Bf
	for lists+qemu-devel@lfdr.de; Sat, 09 Jul 2022 04:55:32 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:50054)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <liweiwei@iscas.ac.cn>)
 id 1oA6Cv-0004QD-RO; Sat, 09 Jul 2022 04:52:59 -0400
Received: from smtp21.cstnet.cn ([159.226.251.21]:59794 helo=cstnet.cn)
 by eggs.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <liweiwei@iscas.ac.cn>)
 id 1oA6Co-0007PT-9y; Sat, 09 Jul 2022 04:52:54 -0400
Received: from [192.168.0.104] (unknown [117.151.235.104])
 by APP-01 (Coremail) with SMTP id qwCowACHjg7YQcliBnEMDg--.40535S2;
 Sat, 09 Jul 2022 16:52:41 +0800 (CST)
Subject: Re: [PATCH] target/riscv: fix right shifts shamt value for rv128c
To: =?UTF-8?B?RnLDqWTDqXJpYyBQw6l0cm90?=
 <frederic.petrot@univ-grenoble-alpes.fr>, qemu-riscv@nongnu.org,
 qemu-devel@nongnu.org, palmer@dabbelt.com, Alistair.Francis@wdc.com,
 bin.meng@windriver.com
References: <20220708150038.216575-1-frederic.petrot@univ-grenoble-alpes.fr>
From: Weiwei Li <liweiwei@iscas.ac.cn>
Message-ID: <96d10e26-9ab2-593d-fda7-40b14d706056@iscas.ac.cn>
Date: Sat, 9 Jul 2022 16:52:40 +0800
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101
 Thunderbird/78.14.0
MIME-Version: 1.0
In-Reply-To: <20220708150038.216575-1-frederic.petrot@univ-grenoble-alpes.fr>
Content-Type: multipart/alternative;
 boundary="------------1C38AA5DBB16AB4D5097370A"
Content-Language: en-US
X-CM-TRANSID: qwCowACHjg7YQcliBnEMDg--.40535S2
X-Coremail-Antispam: 1UD129KBjvJXoWxWrW8tr1kWw18tF1fWFWUXFb_yoWruF1xpF
 4kCrWxWr10yF92vw1SkF45XF90q3yIgay0y3saqws7ArWUJayDJr18ArWa9FWDK39aqF4U
 ZF43ZrWUZ3yrAw7anT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU5nxnvy2
 9KBjDU0xBIdaVrnRJUUU9014x267AKxVW8JVW5JwAFc2x0x2IEx4CE42xK8VAvwI8IcIk0
 rVWrJVCq3wAFIxvE14AKwVWUJVWUGwA2ocxC64kIII0Yj41l84x0c7CEw4AK67xGY2AK02
 1l84ACjcxK6xIIjxv20xvE14v26r1j6r1xM28EF7xvwVC0I7IYx2IY6xkF7I0E14v26r4j
 6F4UM28EF7xvwVC2z280aVAFwI0_Gr1j6F4UJwA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_Gr
 1j6F4UJwAS0I0E0xvYzxvE52x082IY62kv0487McIj6xIIjxv20xvE14v26r1j6r18McIj
 6I8E87Iv67AKxVWUJVW8JwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IY64vIr41lF7I21c
 0EjII2zVCS5cI20VAGYxC7Mx8GjcxK6IxK0xIIj40E5I8CrwCYjI0SjxkI62AI1cAE67vI
 Y487MxkF7I0Ew4C26cxK6c8Ij28IcwCF04k20xvY0x0EwIxGrwCFx2IqxVCFs4IE7xkEbV
 WUJVW8JwC20s026c02F40E14v26r106r1rMI8I3I0E7480Y4vE14v26r106r1rMI8E67AF
 67kF1VAFwI0_JF0_Jw1lIxkGc2Ij64vIr41lIxAIcVC0I7IYx2IY67AKxVWUJVWUCwCI42
 IY6xIIjxv20xvEc7CjxVAFwI0_Jr0_Gr1lIxAIcVCF04k26cxKx2IYs7xG6rWUJVWrZr1U
 MIIF0xvEx4A2jsIE14v26r1j6r4UMIIF0xvEx4A2jsIEc7CjxVAFwI0_Gr0_Gr1UYxBIda
 VFxhVjvjDU0xZFpf9x0JUSsjbUUUUU=
X-Originating-IP: [117.151.235.104]
X-CM-SenderInfo: 5olzvxxzhlqxpvfd2hldfou0/
Received-SPF: pass client-ip=159.226.251.21; envelope-from=liweiwei@iscas.ac.cn;
 helo=cstnet.cn
X-Spam_score_int: -41
X-Spam_score: -4.2
X-Spam_bar: ----
X-Spam_report: (-4.2 / 5.0 requ) BAYES_00=-1.9, HTML_MESSAGE=0.001,
 NICE_REPLY_A=-0.001, RCVD_IN_DNSWL_MED=-2.3, SPF_HELO_PASS=-0.001,
 SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

This is a multi-part message in MIME format.
--------------1C38AA5DBB16AB4D5097370A
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Transfer-Encoding: 8bit


在 2022/7/8 下午11:00, Frédéric Pétrot 写道:
> For rv128c right shifts, the 6-bit shamt is sign extended to 7 bits.
>
> Signed-off-by: Frédéric Pétrot <frederic.petrot@univ-grenoble-alpes.fr>
> ---
>   target/riscv/insn16.decode |  7 ++++---
>   disas/riscv.c              | 27 +++++++++++++++++++++------
>   target/riscv/translate.c   | 12 +++++++++++-
>   3 files changed, 36 insertions(+), 10 deletions(-)
>
> diff --git a/target/riscv/insn16.decode b/target/riscv/insn16.decode
> index 02c8f61b48..ea3c5a0411 100644
> --- a/target/riscv/insn16.decode
> +++ b/target/riscv/insn16.decode
> @@ -31,7 +31,8 @@
>   %imm_cb        12:s1 5:2 2:1 10:2 3:2 !function=ex_shift_1
>   %imm_cj        12:s1 8:1 9:2 6:1 7:1 2:1 11:1 3:3 !function=ex_shift_1
>   
> -%shimm_6bit   12:1 2:5               !function=ex_rvc_shifti
> +%shlimm_6bit   12:1 2:5              !function=ex_rvc_shiftli
> +%shrimm_6bit   12:1 2:5              !function=ex_rvc_shiftri
>   %uimm_6bit_lq 2:4 12:1 6:1           !function=ex_shift_4
>   %uimm_6bit_ld 2:3 12:1 5:2           !function=ex_shift_3
>   %uimm_6bit_lw 2:2 12:1 4:3           !function=ex_shift_2

It's better to maintain the alignment here.

> @@ -82,9 +83,9 @@
>   @c_addi16sp     ... .  ..... ..... .. &i imm=%imm_addi16sp rs1=2 rd=2
>   
>   @c_shift        ... . .. ... ..... .. \
> -                &shift rd=%rs1_3 rs1=%rs1_3 shamt=%shimm_6bit
> +                &shift rd=%rs1_3 rs1=%rs1_3 shamt=%shrimm_6bit
>   @c_shift2       ... . .. ... ..... .. \
> -                &shift rd=%rd rs1=%rd shamt=%shimm_6bit
> +                &shift rd=%rd rs1=%rd shamt=%shlimm_6bit
>   
>   @c_andi         ... . .. ... ..... .. &i imm=%imm_ci rs1=%rs1_3 rd=%rs1_3
>   
> diff --git a/disas/riscv.c b/disas/riscv.c
> index 7af6afc8fa..489c2ae5e8 100644
> --- a/disas/riscv.c
> +++ b/disas/riscv.c
> @@ -2402,10 +2402,25 @@ static int32_t operand_sbimm12(rv_inst inst)
>           ((inst << 56) >> 63) << 11;
>   }
>   
> -static uint32_t operand_cimmsh6(rv_inst inst)
> +static uint32_t operand_cimmshl6(rv_inst inst, rv_isa isa)
>   {
> -    return ((inst << 51) >> 63) << 5 |
> +    int imm = ((inst << 51) >> 63) << 5 |
>           (inst << 57) >> 59;
> +    if (isa == rv128) {
> +        imm = imm ? imm : 64;
> +    }
> +    return imm;
> +}
> +
> +static uint32_t operand_cimmshr6(rv_inst inst, rv_isa isa)
> +{
> +    int imm = ((inst << 51) >> 63) << 5 |
> +        (inst << 57) >> 59;
> +    if (isa == rv128) {
> +        imm = imm | (imm & 32) << 1;
> +        imm = imm ? imm : 64;
> +    }
> +    return imm;
>   }
>   
>   static int32_t operand_cimmi(rv_inst inst)
> @@ -2529,7 +2544,7 @@ static uint32_t operand_rnum(rv_inst inst)
>   
>   /* decode operands */
>   
> -static void decode_inst_operands(rv_decode *dec)
> +static void decode_inst_operands(rv_decode *dec, rv_isa isa)
>   {
>       rv_inst inst = dec->inst;
>       dec->codec = opcode_data[dec->op].codec;
> @@ -2652,7 +2667,7 @@ static void decode_inst_operands(rv_decode *dec)
>       case rv_codec_cb_sh6:
>           dec->rd = dec->rs1 = operand_crs1rdq(inst) + 8;
>           dec->rs2 = rv_ireg_zero;
> -        dec->imm = operand_cimmsh6(inst);
> +        dec->imm = operand_cimmshr6(inst, isa);
>           break;
>       case rv_codec_ci:
>           dec->rd = dec->rs1 = operand_crs1rd(inst);
> @@ -2667,7 +2682,7 @@ static void decode_inst_operands(rv_decode *dec)
>       case rv_codec_ci_sh6:
>           dec->rd = dec->rs1 = operand_crs1rd(inst);
>           dec->rs2 = rv_ireg_zero;
> -        dec->imm = operand_cimmsh6(inst);
> +        dec->imm = operand_cimmshl6(inst, isa);
>           break;
>       case rv_codec_ci_16sp:
>           dec->rd = rv_ireg_sp;
> @@ -3193,7 +3208,7 @@ disasm_inst(char *buf, size_t buflen, rv_isa isa, uint64_t pc, rv_inst inst)
>       dec.pc = pc;
>       dec.inst = inst;
>       decode_inst_opcode(&dec, isa);
> -    decode_inst_operands(&dec);
> +    decode_inst_operands(&dec, isa);
>       decode_inst_decompress(&dec, isa);
>       decode_inst_lift_pseudo(&dec);
>       format_inst(buf, buflen, 16, &dec);
> diff --git a/target/riscv/translate.c b/target/riscv/translate.c
> index 63b04e8a94..af3a2cd68c 100644
> --- a/target/riscv/translate.c
> +++ b/target/riscv/translate.c
> @@ -705,12 +705,22 @@ static int ex_rvc_register(DisasContext *ctx, int reg)
>       return 8 + reg;
>   }
>   
> -static int ex_rvc_shifti(DisasContext *ctx, int imm)
> +static int ex_rvc_shiftli(DisasContext *ctx, int imm)
>   {
>       /* For RV128 a shamt of 0 means a shift by 64. */
>       return imm ? imm : 64;
>   }
>   
> +static int ex_rvc_shiftri(DisasContext *ctx, int imm)
> +{
> +    /*
> +     * For RV128 a shamt of 0 means a shift by 64, furthermore, for right
> +     * shifts, the shamt is sign-extended.
> +     */
> +    imm = imm | (imm & 32) << 1;
> +    return imm ? imm : 64;
> +}
> +

This calculation didn't add limitation for only working in RV128, and 
may trigger fault in RV32/RV64,

such as following check in gen_shift_imm_fn:

if (a->shamt >= max_len) {
return false;
}
Regards,
Weiwei Li
>   /* Include the auto-generated decoder for 32 bit insn */
>   #include "decode-insn32.c.inc"
>   

--------------1C38AA5DBB16AB4D5097370A
Content-Type: text/html; charset=utf-8
Content-Transfer-Encoding: 8bit

<html>
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  </head>
  <body>
    <p><br>
    </p>
    <div class="moz-cite-prefix">在 2022/7/8 下午11:00, Frédéric Pétrot 写道:<br>
    </div>
    <blockquote type="cite"
cite="mid:20220708150038.216575-1-frederic.petrot@univ-grenoble-alpes.fr">
      <pre class="moz-quote-pre" wrap="">For rv128c right shifts, the 6-bit shamt is sign extended to 7 bits.

Signed-off-by: Frédéric Pétrot <a class="moz-txt-link-rfc2396E" href="mailto:frederic.petrot@univ-grenoble-alpes.fr">&lt;frederic.petrot@univ-grenoble-alpes.fr&gt;</a>
---
 target/riscv/insn16.decode |  7 ++++---
 disas/riscv.c              | 27 +++++++++++++++++++++------
 target/riscv/translate.c   | 12 +++++++++++-
 3 files changed, 36 insertions(+), 10 deletions(-)

diff --git a/target/riscv/insn16.decode b/target/riscv/insn16.decode
index 02c8f61b48..ea3c5a0411 100644
--- a/target/riscv/insn16.decode
+++ b/target/riscv/insn16.decode
@@ -31,7 +31,8 @@
 %imm_cb        12:s1 5:2 2:1 10:2 3:2 !function=ex_shift_1
 %imm_cj        12:s1 8:1 9:2 6:1 7:1 2:1 11:1 3:3 !function=ex_shift_1
 
-%shimm_6bit   12:1 2:5               !function=ex_rvc_shifti
+%shlimm_6bit   12:1 2:5              !function=ex_rvc_shiftli
+%shrimm_6bit   12:1 2:5              !function=ex_rvc_shiftri
 %uimm_6bit_lq 2:4 12:1 6:1           !function=ex_shift_4
 %uimm_6bit_ld 2:3 12:1 5:2           !function=ex_shift_3
 %uimm_6bit_lw 2:2 12:1 4:3           !function=ex_shift_2</pre>
    </blockquote>
    <p>It's better to maintain the alignment here.</p>
    <blockquote type="cite"
cite="mid:20220708150038.216575-1-frederic.petrot@univ-grenoble-alpes.fr">
      <pre class="moz-quote-pre" wrap="">
@@ -82,9 +83,9 @@
 @c_addi16sp     ... .  ..... ..... .. &amp;i imm=%imm_addi16sp rs1=2 rd=2
 
 @c_shift        ... . .. ... ..... .. \
-                &amp;shift rd=%rs1_3 rs1=%rs1_3 shamt=%shimm_6bit
+                &amp;shift rd=%rs1_3 rs1=%rs1_3 shamt=%shrimm_6bit
 @c_shift2       ... . .. ... ..... .. \
-                &amp;shift rd=%rd rs1=%rd shamt=%shimm_6bit
+                &amp;shift rd=%rd rs1=%rd shamt=%shlimm_6bit
 
 @c_andi         ... . .. ... ..... .. &amp;i imm=%imm_ci rs1=%rs1_3 rd=%rs1_3
 
diff --git a/disas/riscv.c b/disas/riscv.c
index 7af6afc8fa..489c2ae5e8 100644
--- a/disas/riscv.c
+++ b/disas/riscv.c
@@ -2402,10 +2402,25 @@ static int32_t operand_sbimm12(rv_inst inst)
         ((inst &lt;&lt; 56) &gt;&gt; 63) &lt;&lt; 11;
 }
 
-static uint32_t operand_cimmsh6(rv_inst inst)
+static uint32_t operand_cimmshl6(rv_inst inst, rv_isa isa)
 {
-    return ((inst &lt;&lt; 51) &gt;&gt; 63) &lt;&lt; 5 |
+    int imm = ((inst &lt;&lt; 51) &gt;&gt; 63) &lt;&lt; 5 |
         (inst &lt;&lt; 57) &gt;&gt; 59;
+    if (isa == rv128) {
+        imm = imm ? imm : 64;
+    }
+    return imm;
+}
+
+static uint32_t operand_cimmshr6(rv_inst inst, rv_isa isa)
+{
+    int imm = ((inst &lt;&lt; 51) &gt;&gt; 63) &lt;&lt; 5 |
+        (inst &lt;&lt; 57) &gt;&gt; 59;
+    if (isa == rv128) {
+        imm = imm | (imm &amp; 32) &lt;&lt; 1;
+        imm = imm ? imm : 64;
+    }
+    return imm;
 }
 
 static int32_t operand_cimmi(rv_inst inst)
@@ -2529,7 +2544,7 @@ static uint32_t operand_rnum(rv_inst inst)
 
 /* decode operands */
 
-static void decode_inst_operands(rv_decode *dec)
+static void decode_inst_operands(rv_decode *dec, rv_isa isa)
 {
     rv_inst inst = dec-&gt;inst;
     dec-&gt;codec = opcode_data[dec-&gt;op].codec;
@@ -2652,7 +2667,7 @@ static void decode_inst_operands(rv_decode *dec)
     case rv_codec_cb_sh6:
         dec-&gt;rd = dec-&gt;rs1 = operand_crs1rdq(inst) + 8;
         dec-&gt;rs2 = rv_ireg_zero;
-        dec-&gt;imm = operand_cimmsh6(inst);
+        dec-&gt;imm = operand_cimmshr6(inst, isa);
         break;
     case rv_codec_ci:
         dec-&gt;rd = dec-&gt;rs1 = operand_crs1rd(inst);
@@ -2667,7 +2682,7 @@ static void decode_inst_operands(rv_decode *dec)
     case rv_codec_ci_sh6:
         dec-&gt;rd = dec-&gt;rs1 = operand_crs1rd(inst);
         dec-&gt;rs2 = rv_ireg_zero;
-        dec-&gt;imm = operand_cimmsh6(inst);
+        dec-&gt;imm = operand_cimmshl6(inst, isa);
         break;
     case rv_codec_ci_16sp:
         dec-&gt;rd = rv_ireg_sp;
@@ -3193,7 +3208,7 @@ disasm_inst(char *buf, size_t buflen, rv_isa isa, uint64_t pc, rv_inst inst)
     dec.pc = pc;
     dec.inst = inst;
     decode_inst_opcode(&amp;dec, isa);
-    decode_inst_operands(&amp;dec);
+    decode_inst_operands(&amp;dec, isa);
     decode_inst_decompress(&amp;dec, isa);
     decode_inst_lift_pseudo(&amp;dec);
     format_inst(buf, buflen, 16, &amp;dec);
diff --git a/target/riscv/translate.c b/target/riscv/translate.c
index 63b04e8a94..af3a2cd68c 100644
--- a/target/riscv/translate.c
+++ b/target/riscv/translate.c
@@ -705,12 +705,22 @@ static int ex_rvc_register(DisasContext *ctx, int reg)
     return 8 + reg;
 }
 
-static int ex_rvc_shifti(DisasContext *ctx, int imm)
+static int ex_rvc_shiftli(DisasContext *ctx, int imm)
 {
     /* For RV128 a shamt of 0 means a shift by 64. */
     return imm ? imm : 64;
 }
 
+static int ex_rvc_shiftri(DisasContext *ctx, int imm)
+{
+    /*
+     * For RV128 a shamt of 0 means a shift by 64, furthermore, for right
+     * shifts, the shamt is sign-extended.
+     */
+    imm = imm | (imm &amp; 32) &lt;&lt; 1;
+    return imm ? imm : 64;
+}
+</pre>
    </blockquote>
    <p>This calculation didn't add limitation for only working in RV128,
      and may trigger fault in RV32/RV64, <br>
    </p>
    <p>such as following check in gen_shift_imm_fn: <br>
    </p>
    <div style="background-color: rgb(255, 255, 255); font-family: &quot;Droid Sans Mono&quot;, &quot;monospace&quot;, monospace, &quot;Droid Sans Fallback&quot;; font-weight: normal; font-size: 16px; line-height: 22px; white-space: pre;"><div>    if (a-&gt;shamt &gt;= max_len) {</div><div>        return false;</div><div>    }</div><div>
</div><div>Regards,</div><div>Weiwei Li
</div></div>
    <blockquote type="cite"
cite="mid:20220708150038.216575-1-frederic.petrot@univ-grenoble-alpes.fr">
      <pre class="moz-quote-pre" wrap="">
 /* Include the auto-generated decoder for 32 bit insn */
 #include "decode-insn32.c.inc"
 
</pre>
    </blockquote>
  </body>
</html>

--------------1C38AA5DBB16AB4D5097370A--


