m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/sim_immgen
Ealu_cu
Z0 w1609846268
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/sim_ALU_CU
Z5 8C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/ALU_CU.vhd
Z6 FC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/ALU_CU.vhd
l0
L5
VGPlgONDH^FQQL3mKcX]DG2
!s100 bg?[]U[QQ`?g0ATG_4C5A2
Z7 OV;C;10.5b;63
32
Z8 !s110 1611045518
!i10b 1
Z9 !s108 1611045518.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/ALU_CU.vhd|
Z11 !s107 C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/ALU_CU.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Abehaviour
R1
R2
R3
DEx4 work 6 alu_cu 0 22 GPlgONDH^FQQL3mKcX]DG2
l14
L13
VRG6:VULBH_hfknVgFXVgk2
!s100 2fV:NiMSBF3I5NFC6T[f]3
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Etest_alu_cu
Z14 w1611045611
Z15 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z16 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
R2
R3
R4
Z17 8C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/sim_ALU_CU/test_ALU_CU.vhd
Z18 FC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/sim_ALU_CU/test_ALU_CU.vhd
l0
L6
VI2SO@oQA[YlN=]1b?hLIj0
!s100 ECcl>DB8]AjZAajP2m8eR3
R7
32
Z19 !s110 1611045615
!i10b 1
Z20 !s108 1611045615.000000
Z21 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/sim_ALU_CU/test_ALU_CU.vhd|
Z22 !s107 C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/sim_ALU_CU/test_ALU_CU.vhd|
!i113 1
R12
R13
Abehavior
R15
R16
R2
R3
DEx4 work 11 test_alu_cu 0 22 I2SO@oQA[YlN=]1b?hLIj0
l24
L10
V2C9zCU<zfa9V;;o3>866i2
!s100 1K@M6o>WGdYEhYROK<WJF1
R7
32
R19
!i10b 1
R20
R21
R22
!i113 1
R12
R13
