

================================================================
== Vivado HLS Report for 'multiply_a23'
================================================================
* Date:           Tue Oct 11 02:47:06 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        mp3a
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1270201|  3270201|  1270201|  3270201|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+---------------+-----------+-----------+------+----------+
        |                 |      Latency      |   Iteration   |  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- Loop 1         |  1270200|  3270200| 12702 ~ 32702 |          -|          -|   100|    no    |
        | + Loop 1.1      |    12700|    32700|   127 ~ 327   |          -|          -|   100|    no    |
        |  ++ Loop 1.1.1  |      125|      325|     5 ~ 13    |          -|          -|    25|    no    |
        +-----------------+---------+---------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      4|       -|      -|    -|
|Expression       |        -|      3|       0|    507|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    202|    -|
|Register         |        -|      -|     426|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      7|     426|    709|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      3|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |multiply_a23_mac_bkb_U1  |multiply_a23_mac_bkb  | i0 * i1 + i2 |
    |multiply_a23_mac_bkb_U2  |multiply_a23_mac_bkb  | i0 * i1 + i2 |
    |multiply_a23_mac_bkb_U3  |multiply_a23_mac_bkb  | i0 * i1 + i2 |
    |multiply_a23_mac_bkb_U4  |multiply_a23_mac_bkb  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |grp_fu_229_p2          |     *    |      3|  0|  20|          32|          32|
    |add_ln14_11_fu_480_p2  |     +    |      0|  0|  19|          14|          14|
    |add_ln14_1_fu_399_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln14_2_fu_447_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln14_3_fu_495_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln14_4_fu_297_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln14_5_fu_336_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln14_7_fu_384_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln14_9_fu_432_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln14_fu_351_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln4_fu_240_p2      |     +    |      0|  0|  19|          14|           7|
    |add_ln9_fu_500_p2      |     +    |      0|  0|  15|           7|           3|
    |i_fu_256_p2            |     +    |      0|  0|  15|           7|           1|
    |j_fu_277_p2            |     +    |      0|  0|  15|           7|           1|
    |and_ln13_1_fu_323_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln13_2_fu_371_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln13_3_fu_419_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln13_4_fu_467_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln13_fu_288_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_1_fu_283_p2  |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln13_2_fu_318_p2  |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln13_3_fu_366_p2  |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln13_4_fu_414_p2  |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln13_5_fu_462_p2  |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln13_fu_262_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln4_fu_250_p2     |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln8_fu_271_p2     |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln9_fu_312_p2     |   icmp   |      0|  0|  11|           7|           6|
    |or_ln9_1_fu_404_p2     |    or    |      0|  0|   7|           7|           2|
    |or_ln9_2_fu_452_p2     |    or    |      0|  0|   7|           7|           2|
    |or_ln9_fu_356_p2       |    or    |      0|  0|   7|           7|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      3|  0| 507|         504|         462|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |A_address0       |  27|          5|   14|         70|
    |B_address0       |  27|          5|   14|         70|
    |C_d0             |  27|          5|   32|        160|
    |ap_NS_fsm        |  85|         17|    1|         17|
    |i_0_reg_175      |   9|          2|    7|         14|
    |j_0_reg_198      |   9|          2|    7|         14|
    |k_0_0_reg_209    |   9|          2|    7|         14|
    |phi_mul_reg_186  |   9|          2|   14|         28|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 202|         40|   96|        387|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |C_addr_1_reg_598    |  14|   0|   14|          0|
    |C_load_1_reg_649    |  32|   0|   32|          0|
    |C_load_2_reg_673    |  32|   0|   32|          0|
    |C_load_3_reg_697    |  32|   0|   32|          0|
    |C_load_reg_625      |  32|   0|   32|          0|
    |add_ln4_reg_556     |  14|   0|   14|          0|
    |and_ln13_1_reg_606  |   1|   0|    1|          0|
    |and_ln13_2_reg_630  |   1|   0|    1|          0|
    |and_ln13_3_reg_654  |   1|   0|    1|          0|
    |and_ln13_4_reg_678  |   1|   0|    1|          0|
    |and_ln13_reg_582    |   1|   0|    1|          0|
    |ap_CS_fsm           |  16|   0|   16|          0|
    |i_0_reg_175         |   7|   0|    7|          0|
    |i_reg_564           |   7|   0|    7|          0|
    |icmp_ln13_reg_569   |   1|   0|    1|          0|
    |j_0_reg_198         |   7|   0|    7|          0|
    |j_reg_577           |   7|   0|    7|          0|
    |k_0_0_reg_209       |   7|   0|    7|          0|
    |mul_ln14_1_reg_644  |  32|   0|   32|          0|
    |mul_ln14_2_reg_668  |  32|   0|   32|          0|
    |mul_ln14_3_reg_692  |  32|   0|   32|          0|
    |mul_ln14_reg_620    |  32|   0|   32|          0|
    |phi_mul_reg_186     |  14|   0|   14|          0|
    |reg_221             |  32|   0|   32|          0|
    |reg_225             |  32|   0|   32|          0|
    |zext_ln14_reg_590   |   7|   0|   14|          7|
    +--------------------+----+----+-----+-----------+
    |Total               | 426|   0|  433|          7|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | multiply_a23 | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | multiply_a23 | return value |
|ap_start    |  in |    1| ap_ctrl_hs | multiply_a23 | return value |
|ap_done     | out |    1| ap_ctrl_hs | multiply_a23 | return value |
|ap_idle     | out |    1| ap_ctrl_hs | multiply_a23 | return value |
|ap_ready    | out |    1| ap_ctrl_hs | multiply_a23 | return value |
|A_address0  | out |   14|  ap_memory |       A      |     array    |
|A_ce0       | out |    1|  ap_memory |       A      |     array    |
|A_q0        |  in |   32|  ap_memory |       A      |     array    |
|B_address0  | out |   14|  ap_memory |       B      |     array    |
|B_ce0       | out |    1|  ap_memory |       B      |     array    |
|B_q0        |  in |   32|  ap_memory |       B      |     array    |
|C_address0  | out |   14|  ap_memory |       C      |     array    |
|C_ce0       | out |    1|  ap_memory |       C      |     array    |
|C_we0       | out |    1|  ap_memory |       C      |     array    |
|C_d0        | out |   32|  ap_memory |       C      |     array    |
|C_q0        |  in |   32|  ap_memory |       C      |     array    |
|mA          |  in |   32|   ap_none  |      mA      |    scalar    |
|nA          |  in |   32|   ap_none  |      nA      |    scalar    |
|mB          |  in |   32|   ap_none  |      mB      |    scalar    |
|nB          |  in |   32|   ap_none  |      nB      |    scalar    |
|mC          |  in |   32|   ap_none  |      mC      |    scalar    |
|nC          |  in |   32|   ap_none  |      nC      |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 7 3 
5 --> 6 
6 --> 7 
7 --> 8 10 
8 --> 9 
9 --> 10 
10 --> 11 13 
11 --> 12 
12 --> 13 
13 --> 14 16 
14 --> 15 
15 --> 16 
16 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %A) nounwind, !map !7"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %B) nounwind, !map !13"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %C) nounwind, !map !17"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mA) nounwind, !map !21"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nA) nounwind, !map !27"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mB) nounwind, !map !31"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nB) nounwind, !map !35"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mC) nounwind, !map !39"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nC) nounwind, !map !43"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @multiply_a23_str) nounwind"   --->   Operation 26 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%nC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nC) nounwind" [mp3a/multiply_partA2-3.c:3]   --->   Operation 27 'read' 'nC_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mC) nounwind" [mp3a/multiply_partA2-3.c:3]   --->   Operation 28 'read' 'mC_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%nA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nA) nounwind" [mp3a/multiply_partA2-3.c:3]   --->   Operation 29 'read' 'nA_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "br label %1" [mp3a/multiply_partA2-3.c:4]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %hls_label_0_end ]"   --->   Operation 31 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %0 ], [ %add_ln4, %hls_label_0_end ]" [mp3a/multiply_partA2-3.c:4]   --->   Operation 32 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln4_1 = zext i14 %phi_mul to i64" [mp3a/multiply_partA2-3.c:4]   --->   Operation 33 'zext' 'zext_ln4_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.81ns)   --->   "%add_ln4 = add i14 %phi_mul, 100" [mp3a/multiply_partA2-3.c:4]   --->   Operation 34 'add' 'add_ln4' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i7 %i_0 to i32" [mp3a/multiply_partA2-3.c:4]   --->   Operation 35 'zext' 'zext_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.48ns)   --->   "%icmp_ln4 = icmp eq i7 %i_0, -28" [mp3a/multiply_partA2-3.c:4]   --->   Operation 36 'icmp' 'icmp_ln4' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [mp3a/multiply_partA2-3.c:4]   --->   Operation 38 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln4, label %7, label %hls_label_0_begin" [mp3a/multiply_partA2-3.c:4]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [mp3a/multiply_partA2-3.c:4]   --->   Operation 40 'specregionbegin' 'tmp' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [10000 x i32]* %C, i64 0, i64 %zext_ln4_1" [mp3a/multiply_partA2-3.c:6]   --->   Operation 41 'getelementptr' 'C_addr' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %C_addr, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mp3a/multiply_partA2-3.c:6]   --->   Operation 42 'specinterface' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.47ns)   --->   "%icmp_ln13 = icmp slt i32 %zext_ln4, %mC_read" [mp3a/multiply_partA2-3.c:13]   --->   Operation 43 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln4)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.76ns)   --->   "br label %.loopexit" [mp3a/multiply_partA2-3.c:8]   --->   Operation 44 'br' <Predicate = (!icmp_ln4)> <Delay = 1.76>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "ret void" [mp3a/multiply_partA2-3.c:19]   --->   Operation 45 'ret' <Predicate = (icmp_ln4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.45>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ 0, %hls_label_0_begin ], [ %j, %.loopexit.loopexit ]"   --->   Operation 46 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i7 %j_0 to i32" [mp3a/multiply_partA2-3.c:8]   --->   Operation 47 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.48ns)   --->   "%icmp_ln8 = icmp eq i7 %j_0, -28" [mp3a/multiply_partA2-3.c:8]   --->   Operation 48 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 49 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.87ns)   --->   "%j = add i7 %j_0, 1" [mp3a/multiply_partA2-3.c:8]   --->   Operation 50 'add' 'j' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %hls_label_0_end, label %.preheader.preheader" [mp3a/multiply_partA2-3.c:8]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (2.47ns)   --->   "%icmp_ln13_1 = icmp slt i32 %zext_ln8, %nC_read" [mp3a/multiply_partA2-3.c:13]   --->   Operation 52 'icmp' 'icmp_ln13_1' <Predicate = (!icmp_ln8)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.97ns)   --->   "%and_ln13 = and i1 %icmp_ln13, %icmp_ln13_1" [mp3a/multiply_partA2-3.c:13]   --->   Operation 53 'and' 'and_ln13' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i7 %j_0 to i14" [mp3a/multiply_partA2-3.c:14]   --->   Operation 54 'zext' 'zext_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.81ns)   --->   "%add_ln14_4 = add i14 %phi_mul, %zext_ln14" [mp3a/multiply_partA2-3.c:14]   --->   Operation 55 'add' 'add_ln14_4' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i14 %add_ln14_4 to i64" [mp3a/multiply_partA2-3.c:14]   --->   Operation 56 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr [10000 x i32]* %C, i64 0, i64 %zext_ln14_1" [mp3a/multiply_partA2-3.c:14]   --->   Operation 57 'getelementptr' 'C_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.76ns)   --->   "br label %.preheader.0" [mp3a/multiply_partA2-3.c:9]   --->   Operation 58 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind" [mp3a/multiply_partA2-3.c:18]   --->   Operation 59 'specregionend' 'empty_4' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br label %1" [mp3a/multiply_partA2-3.c:4]   --->   Operation 60 'br' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 9.63>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%k_0_0 = phi i7 [ %add_ln9, %._crit_edge.3 ], [ 0, %.preheader.preheader ]" [mp3a/multiply_partA2-3.c:9]   --->   Operation 61 'phi' 'k_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%k_0_0_cast = zext i7 %k_0_0 to i32" [mp3a/multiply_partA2-3.c:9]   --->   Operation 62 'zext' 'k_0_0_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25) nounwind"   --->   Operation 63 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.48ns)   --->   "%icmp_ln9 = icmp eq i7 %k_0_0, -28" [mp3a/multiply_partA2-3.c:9]   --->   Operation 64 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %.loopexit.loopexit, label %2" [mp3a/multiply_partA2-3.c:9]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (2.47ns)   --->   "%icmp_ln13_2 = icmp slt i32 %k_0_0_cast, %nA_read" [mp3a/multiply_partA2-3.c:13]   --->   Operation 66 'icmp' 'icmp_ln13_2' <Predicate = (!icmp_ln9)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.97ns)   --->   "%and_ln13_1 = and i1 %and_ln13, %icmp_ln13_2" [mp3a/multiply_partA2-3.c:13]   --->   Operation 67 'and' 'and_ln13_1' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %and_ln13_1, label %3, label %._crit_edge.0" [mp3a/multiply_partA2-3.c:13]   --->   Operation 68 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i7 %k_0_0 to i14" [mp3a/multiply_partA2-3.c:14]   --->   Operation 69 'zext' 'zext_ln14_2' <Predicate = (!icmp_ln9 & and_ln13_1)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln14_3 = zext i7 %k_0_0 to i14" [mp3a/multiply_partA2-3.c:14]   --->   Operation 70 'zext' 'zext_ln14_3' <Predicate = (!icmp_ln9 & and_ln13_1)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.81ns)   --->   "%add_ln14_5 = add i14 %phi_mul, %zext_ln14_3" [mp3a/multiply_partA2-3.c:14]   --->   Operation 71 'add' 'add_ln14_5' <Predicate = (!icmp_ln9 & and_ln13_1)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i14 %add_ln14_5 to i64" [mp3a/multiply_partA2-3.c:14]   --->   Operation 72 'zext' 'zext_ln14_4' <Predicate = (!icmp_ln9 & and_ln13_1)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [10000 x i32]* %A, i64 0, i64 %zext_ln14_4" [mp3a/multiply_partA2-3.c:14]   --->   Operation 73 'getelementptr' 'A_addr' <Predicate = (!icmp_ln9 & and_ln13_1)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (3.36ns) (grouped into DSP with root node add_ln14_6)   --->   "%mul_ln14_4 = mul i14 %zext_ln14_2, 100" [mp3a/multiply_partA2-3.c:14]   --->   Operation 74 'mul' 'mul_ln14_4' <Predicate = (!icmp_ln9 & and_ln13_1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 75 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln14_6 = add i14 %mul_ln14_4, %zext_ln14" [mp3a/multiply_partA2-3.c:14]   --->   Operation 75 'add' 'add_ln14_6' <Predicate = (!icmp_ln9 & and_ln13_1)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln14_5 = zext i14 %add_ln14_6 to i64" [mp3a/multiply_partA2-3.c:14]   --->   Operation 76 'zext' 'zext_ln14_5' <Predicate = (!icmp_ln9 & and_ln13_1)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [10000 x i32]* %B, i64 0, i64 %zext_ln14_5" [mp3a/multiply_partA2-3.c:14]   --->   Operation 77 'getelementptr' 'B_addr' <Predicate = (!icmp_ln9 & and_ln13_1)> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (3.25ns)   --->   "%A_load = load i32* %A_addr, align 4" [mp3a/multiply_partA2-3.c:14]   --->   Operation 78 'load' 'A_load' <Predicate = (!icmp_ln9 & and_ln13_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 79 [2/2] (3.25ns)   --->   "%B_load = load i32* %B_addr, align 4" [mp3a/multiply_partA2-3.c:14]   --->   Operation 79 'load' 'B_load' <Predicate = (!icmp_ln9 & and_ln13_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 80 'br' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 81 [1/2] (3.25ns)   --->   "%A_load = load i32* %A_addr, align 4" [mp3a/multiply_partA2-3.c:14]   --->   Operation 81 'load' 'A_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 82 [1/2] (3.25ns)   --->   "%B_load = load i32* %B_addr, align 4" [mp3a/multiply_partA2-3.c:14]   --->   Operation 82 'load' 'B_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 83 [2/2] (3.25ns)   --->   "%C_load = load i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:14]   --->   Operation 83 'load' 'C_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 84 [1/1] (8.51ns)   --->   "%mul_ln14 = mul nsw i32 %B_load, %A_load" [mp3a/multiply_partA2-3.c:14]   --->   Operation 84 'mul' 'mul_ln14' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/2] (3.25ns)   --->   "%C_load = load i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:14]   --->   Operation 85 'load' 'C_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 7 <SV = 6> <Delay = 9.63>
ST_7 : Operation 86 [1/1] (2.55ns)   --->   "%add_ln14 = add nsw i32 %mul_ln14, %C_load" [mp3a/multiply_partA2-3.c:14]   --->   Operation 86 'add' 'add_ln14' <Predicate = (and_ln13_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (3.25ns)   --->   "store i32 %add_ln14, i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:14]   --->   Operation 87 'store' <Predicate = (and_ln13_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "br label %._crit_edge.0" [mp3a/multiply_partA2-3.c:15]   --->   Operation 88 'br' <Predicate = (and_ln13_1)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%or_ln9 = or i7 %k_0_0, 1" [mp3a/multiply_partA2-3.c:9]   --->   Operation 89 'or' 'or_ln9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i7 %or_ln9 to i32" [mp3a/multiply_partA2-3.c:9]   --->   Operation 90 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (2.47ns)   --->   "%icmp_ln13_3 = icmp slt i32 %zext_ln9, %nA_read" [mp3a/multiply_partA2-3.c:13]   --->   Operation 91 'icmp' 'icmp_ln13_3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.97ns)   --->   "%and_ln13_2 = and i1 %and_ln13, %icmp_ln13_3" [mp3a/multiply_partA2-3.c:13]   --->   Operation 92 'and' 'and_ln13_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %and_ln13_2, label %4, label %._crit_edge.1" [mp3a/multiply_partA2-3.c:13]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln14_6 = zext i7 %or_ln9 to i14" [mp3a/multiply_partA2-3.c:14]   --->   Operation 94 'zext' 'zext_ln14_6' <Predicate = (and_ln13_2)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln14_7 = zext i7 %or_ln9 to i14" [mp3a/multiply_partA2-3.c:14]   --->   Operation 95 'zext' 'zext_ln14_7' <Predicate = (and_ln13_2)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (1.81ns)   --->   "%add_ln14_7 = add i14 %phi_mul, %zext_ln14_7" [mp3a/multiply_partA2-3.c:14]   --->   Operation 96 'add' 'add_ln14_7' <Predicate = (and_ln13_2)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln14_8 = zext i14 %add_ln14_7 to i64" [mp3a/multiply_partA2-3.c:14]   --->   Operation 97 'zext' 'zext_ln14_8' <Predicate = (and_ln13_2)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [10000 x i32]* %A, i64 0, i64 %zext_ln14_8" [mp3a/multiply_partA2-3.c:14]   --->   Operation 98 'getelementptr' 'A_addr_1' <Predicate = (and_ln13_2)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (3.36ns) (grouped into DSP with root node add_ln14_8)   --->   "%mul_ln14_5 = mul i14 %zext_ln14_6, 100" [mp3a/multiply_partA2-3.c:14]   --->   Operation 99 'mul' 'mul_ln14_5' <Predicate = (and_ln13_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 100 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln14_8 = add i14 %mul_ln14_5, %zext_ln14" [mp3a/multiply_partA2-3.c:14]   --->   Operation 100 'add' 'add_ln14_8' <Predicate = (and_ln13_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln14_9 = zext i14 %add_ln14_8 to i64" [mp3a/multiply_partA2-3.c:14]   --->   Operation 101 'zext' 'zext_ln14_9' <Predicate = (and_ln13_2)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr [10000 x i32]* %B, i64 0, i64 %zext_ln14_9" [mp3a/multiply_partA2-3.c:14]   --->   Operation 102 'getelementptr' 'B_addr_1' <Predicate = (and_ln13_2)> <Delay = 0.00>
ST_7 : Operation 103 [2/2] (3.25ns)   --->   "%A_load_1 = load i32* %A_addr_1, align 4" [mp3a/multiply_partA2-3.c:14]   --->   Operation 103 'load' 'A_load_1' <Predicate = (and_ln13_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 104 [2/2] (3.25ns)   --->   "%B_load_1 = load i32* %B_addr_1, align 4" [mp3a/multiply_partA2-3.c:14]   --->   Operation 104 'load' 'B_load_1' <Predicate = (and_ln13_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 105 [1/2] (3.25ns)   --->   "%A_load_1 = load i32* %A_addr_1, align 4" [mp3a/multiply_partA2-3.c:14]   --->   Operation 105 'load' 'A_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 106 [1/2] (3.25ns)   --->   "%B_load_1 = load i32* %B_addr_1, align 4" [mp3a/multiply_partA2-3.c:14]   --->   Operation 106 'load' 'B_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 107 [2/2] (3.25ns)   --->   "%C_load_1 = load i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:14]   --->   Operation 107 'load' 'C_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 9 <SV = 8> <Delay = 8.51>
ST_9 : Operation 108 [1/1] (8.51ns)   --->   "%mul_ln14_1 = mul nsw i32 %B_load_1, %A_load_1" [mp3a/multiply_partA2-3.c:14]   --->   Operation 108 'mul' 'mul_ln14_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/2] (3.25ns)   --->   "%C_load_1 = load i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:14]   --->   Operation 109 'load' 'C_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 10 <SV = 9> <Delay = 9.63>
ST_10 : Operation 110 [1/1] (2.55ns)   --->   "%add_ln14_1 = add nsw i32 %mul_ln14_1, %C_load_1" [mp3a/multiply_partA2-3.c:14]   --->   Operation 110 'add' 'add_ln14_1' <Predicate = (and_ln13_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (3.25ns)   --->   "store i32 %add_ln14_1, i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:14]   --->   Operation 111 'store' <Predicate = (and_ln13_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "br label %._crit_edge.1" [mp3a/multiply_partA2-3.c:15]   --->   Operation 112 'br' <Predicate = (and_ln13_2)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%or_ln9_1 = or i7 %k_0_0, 2" [mp3a/multiply_partA2-3.c:9]   --->   Operation 113 'or' 'or_ln9_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i7 %or_ln9_1 to i32" [mp3a/multiply_partA2-3.c:9]   --->   Operation 114 'zext' 'zext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (2.47ns)   --->   "%icmp_ln13_4 = icmp slt i32 %zext_ln9_1, %nA_read" [mp3a/multiply_partA2-3.c:13]   --->   Operation 115 'icmp' 'icmp_ln13_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.97ns)   --->   "%and_ln13_3 = and i1 %and_ln13, %icmp_ln13_4" [mp3a/multiply_partA2-3.c:13]   --->   Operation 116 'and' 'and_ln13_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %and_ln13_3, label %5, label %._crit_edge.2" [mp3a/multiply_partA2-3.c:13]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln14_10 = zext i7 %or_ln9_1 to i14" [mp3a/multiply_partA2-3.c:14]   --->   Operation 118 'zext' 'zext_ln14_10' <Predicate = (and_ln13_3)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln14_11 = zext i7 %or_ln9_1 to i14" [mp3a/multiply_partA2-3.c:14]   --->   Operation 119 'zext' 'zext_ln14_11' <Predicate = (and_ln13_3)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (1.81ns)   --->   "%add_ln14_9 = add i14 %phi_mul, %zext_ln14_11" [mp3a/multiply_partA2-3.c:14]   --->   Operation 120 'add' 'add_ln14_9' <Predicate = (and_ln13_3)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln14_12 = zext i14 %add_ln14_9 to i64" [mp3a/multiply_partA2-3.c:14]   --->   Operation 121 'zext' 'zext_ln14_12' <Predicate = (and_ln13_3)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr [10000 x i32]* %A, i64 0, i64 %zext_ln14_12" [mp3a/multiply_partA2-3.c:14]   --->   Operation 122 'getelementptr' 'A_addr_2' <Predicate = (and_ln13_3)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (3.36ns) (grouped into DSP with root node add_ln14_10)   --->   "%mul_ln14_6 = mul i14 %zext_ln14_10, 100" [mp3a/multiply_partA2-3.c:14]   --->   Operation 123 'mul' 'mul_ln14_6' <Predicate = (and_ln13_3)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 124 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln14_10 = add i14 %mul_ln14_6, %zext_ln14" [mp3a/multiply_partA2-3.c:14]   --->   Operation 124 'add' 'add_ln14_10' <Predicate = (and_ln13_3)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln14_13 = zext i14 %add_ln14_10 to i64" [mp3a/multiply_partA2-3.c:14]   --->   Operation 125 'zext' 'zext_ln14_13' <Predicate = (and_ln13_3)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr [10000 x i32]* %B, i64 0, i64 %zext_ln14_13" [mp3a/multiply_partA2-3.c:14]   --->   Operation 126 'getelementptr' 'B_addr_2' <Predicate = (and_ln13_3)> <Delay = 0.00>
ST_10 : Operation 127 [2/2] (3.25ns)   --->   "%A_load_2 = load i32* %A_addr_2, align 4" [mp3a/multiply_partA2-3.c:14]   --->   Operation 127 'load' 'A_load_2' <Predicate = (and_ln13_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 128 [2/2] (3.25ns)   --->   "%B_load_2 = load i32* %B_addr_2, align 4" [mp3a/multiply_partA2-3.c:14]   --->   Operation 128 'load' 'B_load_2' <Predicate = (and_ln13_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 129 [1/2] (3.25ns)   --->   "%A_load_2 = load i32* %A_addr_2, align 4" [mp3a/multiply_partA2-3.c:14]   --->   Operation 129 'load' 'A_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 130 [1/2] (3.25ns)   --->   "%B_load_2 = load i32* %B_addr_2, align 4" [mp3a/multiply_partA2-3.c:14]   --->   Operation 130 'load' 'B_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 131 [2/2] (3.25ns)   --->   "%C_load_2 = load i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:14]   --->   Operation 131 'load' 'C_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 12 <SV = 11> <Delay = 8.51>
ST_12 : Operation 132 [1/1] (8.51ns)   --->   "%mul_ln14_2 = mul nsw i32 %B_load_2, %A_load_2" [mp3a/multiply_partA2-3.c:14]   --->   Operation 132 'mul' 'mul_ln14_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [1/2] (3.25ns)   --->   "%C_load_2 = load i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:14]   --->   Operation 133 'load' 'C_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 13 <SV = 12> <Delay = 9.63>
ST_13 : Operation 134 [1/1] (2.55ns)   --->   "%add_ln14_2 = add nsw i32 %mul_ln14_2, %C_load_2" [mp3a/multiply_partA2-3.c:14]   --->   Operation 134 'add' 'add_ln14_2' <Predicate = (and_ln13_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [1/1] (3.25ns)   --->   "store i32 %add_ln14_2, i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:14]   --->   Operation 135 'store' <Predicate = (and_ln13_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "br label %._crit_edge.2" [mp3a/multiply_partA2-3.c:15]   --->   Operation 136 'br' <Predicate = (and_ln13_3)> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%or_ln9_2 = or i7 %k_0_0, 3" [mp3a/multiply_partA2-3.c:9]   --->   Operation 137 'or' 'or_ln9_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln9_2 = zext i7 %or_ln9_2 to i32" [mp3a/multiply_partA2-3.c:9]   --->   Operation 138 'zext' 'zext_ln9_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (2.47ns)   --->   "%icmp_ln13_5 = icmp slt i32 %zext_ln9_2, %nA_read" [mp3a/multiply_partA2-3.c:13]   --->   Operation 139 'icmp' 'icmp_ln13_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 140 [1/1] (0.97ns)   --->   "%and_ln13_4 = and i1 %and_ln13, %icmp_ln13_5" [mp3a/multiply_partA2-3.c:13]   --->   Operation 140 'and' 'and_ln13_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %and_ln13_4, label %6, label %._crit_edge.3" [mp3a/multiply_partA2-3.c:13]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln14_14 = zext i7 %or_ln9_2 to i14" [mp3a/multiply_partA2-3.c:14]   --->   Operation 142 'zext' 'zext_ln14_14' <Predicate = (and_ln13_4)> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln14_15 = zext i7 %or_ln9_2 to i14" [mp3a/multiply_partA2-3.c:14]   --->   Operation 143 'zext' 'zext_ln14_15' <Predicate = (and_ln13_4)> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (1.81ns)   --->   "%add_ln14_11 = add i14 %phi_mul, %zext_ln14_15" [mp3a/multiply_partA2-3.c:14]   --->   Operation 144 'add' 'add_ln14_11' <Predicate = (and_ln13_4)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln14_16 = zext i14 %add_ln14_11 to i64" [mp3a/multiply_partA2-3.c:14]   --->   Operation 145 'zext' 'zext_ln14_16' <Predicate = (and_ln13_4)> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr [10000 x i32]* %A, i64 0, i64 %zext_ln14_16" [mp3a/multiply_partA2-3.c:14]   --->   Operation 146 'getelementptr' 'A_addr_3' <Predicate = (and_ln13_4)> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (3.36ns) (grouped into DSP with root node add_ln14_12)   --->   "%mul_ln14_7 = mul i14 %zext_ln14_14, 100" [mp3a/multiply_partA2-3.c:14]   --->   Operation 147 'mul' 'mul_ln14_7' <Predicate = (and_ln13_4)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 148 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln14_12 = add i14 %mul_ln14_7, %zext_ln14" [mp3a/multiply_partA2-3.c:14]   --->   Operation 148 'add' 'add_ln14_12' <Predicate = (and_ln13_4)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln14_17 = zext i14 %add_ln14_12 to i64" [mp3a/multiply_partA2-3.c:14]   --->   Operation 149 'zext' 'zext_ln14_17' <Predicate = (and_ln13_4)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%B_addr_3 = getelementptr [10000 x i32]* %B, i64 0, i64 %zext_ln14_17" [mp3a/multiply_partA2-3.c:14]   --->   Operation 150 'getelementptr' 'B_addr_3' <Predicate = (and_ln13_4)> <Delay = 0.00>
ST_13 : Operation 151 [2/2] (3.25ns)   --->   "%A_load_3 = load i32* %A_addr_3, align 4" [mp3a/multiply_partA2-3.c:14]   --->   Operation 151 'load' 'A_load_3' <Predicate = (and_ln13_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 152 [2/2] (3.25ns)   --->   "%B_load_3 = load i32* %B_addr_3, align 4" [mp3a/multiply_partA2-3.c:14]   --->   Operation 152 'load' 'B_load_3' <Predicate = (and_ln13_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 153 [1/2] (3.25ns)   --->   "%A_load_3 = load i32* %A_addr_3, align 4" [mp3a/multiply_partA2-3.c:14]   --->   Operation 153 'load' 'A_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 154 [1/2] (3.25ns)   --->   "%B_load_3 = load i32* %B_addr_3, align 4" [mp3a/multiply_partA2-3.c:14]   --->   Operation 154 'load' 'B_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 155 [2/2] (3.25ns)   --->   "%C_load_3 = load i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:14]   --->   Operation 155 'load' 'C_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 15 <SV = 14> <Delay = 8.51>
ST_15 : Operation 156 [1/1] (8.51ns)   --->   "%mul_ln14_3 = mul nsw i32 %B_load_3, %A_load_3" [mp3a/multiply_partA2-3.c:14]   --->   Operation 156 'mul' 'mul_ln14_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 157 [1/2] (3.25ns)   --->   "%C_load_3 = load i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:14]   --->   Operation 157 'load' 'C_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 16 <SV = 15> <Delay = 5.80>
ST_16 : Operation 158 [1/1] (2.55ns)   --->   "%add_ln14_3 = add nsw i32 %mul_ln14_3, %C_load_3" [mp3a/multiply_partA2-3.c:14]   --->   Operation 158 'add' 'add_ln14_3' <Predicate = (and_ln13_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 159 [1/1] (3.25ns)   --->   "store i32 %add_ln14_3, i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:14]   --->   Operation 159 'store' <Predicate = (and_ln13_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "br label %._crit_edge.3" [mp3a/multiply_partA2-3.c:15]   --->   Operation 160 'br' <Predicate = (and_ln13_4)> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (1.87ns)   --->   "%add_ln9 = add i7 %k_0_0, 4" [mp3a/multiply_partA2-3.c:9]   --->   Operation 161 'add' 'add_ln9' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "br label %.preheader.0" [mp3a/multiply_partA2-3.c:9]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ mA]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mB]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nB]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000000000000]
nC_read           (read             ) [ 00111111111111111]
mC_read           (read             ) [ 00111111111111111]
nA_read           (read             ) [ 00111111111111111]
br_ln4            (br               ) [ 01111111111111111]
i_0               (phi              ) [ 00100000000000000]
phi_mul           (phi              ) [ 00111111111111111]
zext_ln4_1        (zext             ) [ 00000000000000000]
add_ln4           (add              ) [ 01111111111111111]
zext_ln4          (zext             ) [ 00000000000000000]
icmp_ln4          (icmp             ) [ 00111111111111111]
empty             (speclooptripcount) [ 00000000000000000]
i                 (add              ) [ 01111111111111111]
br_ln4            (br               ) [ 00000000000000000]
tmp               (specregionbegin  ) [ 00011111111111111]
C_addr            (getelementptr    ) [ 00000000000000000]
specinterface_ln6 (specinterface    ) [ 00000000000000000]
icmp_ln13         (icmp             ) [ 00011111111111111]
br_ln8            (br               ) [ 00111111111111111]
ret_ln19          (ret              ) [ 00000000000000000]
j_0               (phi              ) [ 00010000000000000]
zext_ln8          (zext             ) [ 00000000000000000]
icmp_ln8          (icmp             ) [ 00111111111111111]
empty_2           (speclooptripcount) [ 00000000000000000]
j                 (add              ) [ 00111111111111111]
br_ln8            (br               ) [ 00000000000000000]
icmp_ln13_1       (icmp             ) [ 00000000000000000]
and_ln13          (and              ) [ 00001111111111111]
zext_ln14         (zext             ) [ 00001111111111111]
add_ln14_4        (add              ) [ 00000000000000000]
zext_ln14_1       (zext             ) [ 00000000000000000]
C_addr_1          (getelementptr    ) [ 00001111111111111]
br_ln9            (br               ) [ 00111111111111111]
empty_4           (specregionend    ) [ 00000000000000000]
br_ln4            (br               ) [ 01111111111111111]
k_0_0             (phi              ) [ 00001111111111111]
k_0_0_cast        (zext             ) [ 00000000000000000]
empty_3           (speclooptripcount) [ 00000000000000000]
icmp_ln9          (icmp             ) [ 00111111111111111]
br_ln9            (br               ) [ 00000000000000000]
icmp_ln13_2       (icmp             ) [ 00000000000000000]
and_ln13_1        (and              ) [ 00111111111111111]
br_ln13           (br               ) [ 00000000000000000]
zext_ln14_2       (zext             ) [ 00000000000000000]
zext_ln14_3       (zext             ) [ 00000000000000000]
add_ln14_5        (add              ) [ 00000000000000000]
zext_ln14_4       (zext             ) [ 00000000000000000]
A_addr            (getelementptr    ) [ 00000100000000000]
mul_ln14_4        (mul              ) [ 00000000000000000]
add_ln14_6        (add              ) [ 00000000000000000]
zext_ln14_5       (zext             ) [ 00000000000000000]
B_addr            (getelementptr    ) [ 00000100000000000]
br_ln0            (br               ) [ 00111111111111111]
A_load            (load             ) [ 00000010000000000]
B_load            (load             ) [ 00000010000000000]
mul_ln14          (mul              ) [ 00111001111111111]
C_load            (load             ) [ 00111001111111111]
add_ln14          (add              ) [ 00000000000000000]
store_ln14        (store            ) [ 00000000000000000]
br_ln15           (br               ) [ 00000000000000000]
or_ln9            (or               ) [ 00000000000000000]
zext_ln9          (zext             ) [ 00000000000000000]
icmp_ln13_3       (icmp             ) [ 00000000000000000]
and_ln13_2        (and              ) [ 00111111111111111]
br_ln13           (br               ) [ 00000000000000000]
zext_ln14_6       (zext             ) [ 00000000000000000]
zext_ln14_7       (zext             ) [ 00000000000000000]
add_ln14_7        (add              ) [ 00000000000000000]
zext_ln14_8       (zext             ) [ 00000000000000000]
A_addr_1          (getelementptr    ) [ 00000000100000000]
mul_ln14_5        (mul              ) [ 00000000000000000]
add_ln14_8        (add              ) [ 00000000000000000]
zext_ln14_9       (zext             ) [ 00000000000000000]
B_addr_1          (getelementptr    ) [ 00000000100000000]
A_load_1          (load             ) [ 00000000010000000]
B_load_1          (load             ) [ 00000000010000000]
mul_ln14_1        (mul              ) [ 00111111001111111]
C_load_1          (load             ) [ 00111111001111111]
add_ln14_1        (add              ) [ 00000000000000000]
store_ln14        (store            ) [ 00000000000000000]
br_ln15           (br               ) [ 00000000000000000]
or_ln9_1          (or               ) [ 00000000000000000]
zext_ln9_1        (zext             ) [ 00000000000000000]
icmp_ln13_4       (icmp             ) [ 00000000000000000]
and_ln13_3        (and              ) [ 00111111111111111]
br_ln13           (br               ) [ 00000000000000000]
zext_ln14_10      (zext             ) [ 00000000000000000]
zext_ln14_11      (zext             ) [ 00000000000000000]
add_ln14_9        (add              ) [ 00000000000000000]
zext_ln14_12      (zext             ) [ 00000000000000000]
A_addr_2          (getelementptr    ) [ 00000000000100000]
mul_ln14_6        (mul              ) [ 00000000000000000]
add_ln14_10       (add              ) [ 00000000000000000]
zext_ln14_13      (zext             ) [ 00000000000000000]
B_addr_2          (getelementptr    ) [ 00000000000100000]
A_load_2          (load             ) [ 00000000000010000]
B_load_2          (load             ) [ 00000000000010000]
mul_ln14_2        (mul              ) [ 00111111111001111]
C_load_2          (load             ) [ 00111111111001111]
add_ln14_2        (add              ) [ 00000000000000000]
store_ln14        (store            ) [ 00000000000000000]
br_ln15           (br               ) [ 00000000000000000]
or_ln9_2          (or               ) [ 00000000000000000]
zext_ln9_2        (zext             ) [ 00000000000000000]
icmp_ln13_5       (icmp             ) [ 00000000000000000]
and_ln13_4        (and              ) [ 00111111111111111]
br_ln13           (br               ) [ 00000000000000000]
zext_ln14_14      (zext             ) [ 00000000000000000]
zext_ln14_15      (zext             ) [ 00000000000000000]
add_ln14_11       (add              ) [ 00000000000000000]
zext_ln14_16      (zext             ) [ 00000000000000000]
A_addr_3          (getelementptr    ) [ 00000000000000100]
mul_ln14_7        (mul              ) [ 00000000000000000]
add_ln14_12       (add              ) [ 00000000000000000]
zext_ln14_17      (zext             ) [ 00000000000000000]
B_addr_3          (getelementptr    ) [ 00000000000000100]
A_load_3          (load             ) [ 00000000000000010]
B_load_3          (load             ) [ 00000000000000010]
mul_ln14_3        (mul              ) [ 00111111111111001]
C_load_3          (load             ) [ 00111111111111001]
add_ln14_3        (add              ) [ 00000000000000000]
store_ln14        (store            ) [ 00000000000000000]
br_ln15           (br               ) [ 00000000000000000]
add_ln9           (add              ) [ 00111111111111111]
br_ln9            (br               ) [ 00111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mA">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mA"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nA">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nA"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mB">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mB"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="nB">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nB"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mC">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mC"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="nC">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nC"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="multiply_a23_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="nC_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nC_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="mC_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mC_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="nA_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nA_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="C_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="14" slack="0"/>
<pin id="86" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="C_addr_1_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="14" slack="0"/>
<pin id="93" dir="1" index="3" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_1/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="A_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="14" slack="0"/>
<pin id="100" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="B_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="14" slack="0"/>
<pin id="107" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="14" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/4 A_load_1/7 A_load_2/10 A_load_3/13 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="14" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/4 B_load_1/7 B_load_2/10 B_load_3/13 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="14" slack="2"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_load/5 store_ln14/7 C_load_1/8 store_ln14/10 C_load_2/11 store_ln14/13 C_load_3/14 store_ln14/16 "/>
</bind>
</comp>

<comp id="127" class="1004" name="A_addr_1_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="14" slack="0"/>
<pin id="131" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/7 "/>
</bind>
</comp>

<comp id="134" class="1004" name="B_addr_1_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="14" slack="0"/>
<pin id="138" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1/7 "/>
</bind>
</comp>

<comp id="143" class="1004" name="A_addr_2_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="14" slack="0"/>
<pin id="147" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/10 "/>
</bind>
</comp>

<comp id="150" class="1004" name="B_addr_2_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="14" slack="0"/>
<pin id="154" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_2/10 "/>
</bind>
</comp>

<comp id="159" class="1004" name="A_addr_3_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="14" slack="0"/>
<pin id="163" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_3/13 "/>
</bind>
</comp>

<comp id="166" class="1004" name="B_addr_3_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="14" slack="0"/>
<pin id="170" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_3/13 "/>
</bind>
</comp>

<comp id="175" class="1005" name="i_0_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="1"/>
<pin id="177" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="i_0_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="7" slack="0"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="186" class="1005" name="phi_mul_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="14" slack="1"/>
<pin id="188" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="phi_mul_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="14" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="198" class="1005" name="j_0_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="1"/>
<pin id="200" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="j_0_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="7" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="209" class="1005" name="k_0_0_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="1"/>
<pin id="211" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k_0_0 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="k_0_0_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="1" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0_0/4 "/>
</bind>
</comp>

<comp id="221" class="1005" name="reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load A_load_1 A_load_2 A_load_3 "/>
</bind>
</comp>

<comp id="225" class="1005" name="reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load B_load_1 B_load_2 B_load_3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="0" index="1" bw="32" slack="1"/>
<pin id="232" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14/6 mul_ln14_1/9 mul_ln14_2/12 mul_ln14_3/15 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln4_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="14" slack="0"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4_1/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln4_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="14" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln4_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="7" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="icmp_ln4_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="7" slack="0"/>
<pin id="252" dir="0" index="1" bw="7" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="i_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="7" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln13_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="1"/>
<pin id="265" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln8_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="7" slack="0"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln8_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="7" slack="0"/>
<pin id="273" dir="0" index="1" bw="7" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="j_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="7" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln13_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="2"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_1/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="and_ln13_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln13/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln14_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="7" slack="0"/>
<pin id="295" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln14_4_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="14" slack="1"/>
<pin id="299" dir="0" index="1" bw="7" slack="0"/>
<pin id="300" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_4/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln14_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="14" slack="0"/>
<pin id="305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_1/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="k_0_0_cast_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="7" slack="0"/>
<pin id="310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_0_0_cast/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="icmp_ln9_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="0"/>
<pin id="314" dir="0" index="1" bw="7" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="icmp_ln13_2_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="3"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_2/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="and_ln13_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln13_1/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln14_2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="7" slack="0"/>
<pin id="330" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_2/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln14_3_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="7" slack="0"/>
<pin id="334" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_3/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln14_5_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="14" slack="2"/>
<pin id="338" dir="0" index="1" bw="7" slack="0"/>
<pin id="339" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_5/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln14_4_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="14" slack="0"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_4/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln14_5_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="14" slack="0"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_5/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln14_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="0" index="1" bw="32" slack="1"/>
<pin id="354" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/7 "/>
</bind>
</comp>

<comp id="356" class="1004" name="or_ln9_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="7" slack="3"/>
<pin id="358" dir="0" index="1" bw="7" slack="0"/>
<pin id="359" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln9/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln9_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="7" slack="0"/>
<pin id="364" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/7 "/>
</bind>
</comp>

<comp id="366" class="1004" name="icmp_ln13_3_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="6"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_3/7 "/>
</bind>
</comp>

<comp id="371" class="1004" name="and_ln13_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="4"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln13_2/7 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln14_6_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="7" slack="0"/>
<pin id="378" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_6/7 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln14_7_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="7" slack="0"/>
<pin id="382" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_7/7 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln14_7_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="14" slack="5"/>
<pin id="386" dir="0" index="1" bw="7" slack="0"/>
<pin id="387" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_7/7 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln14_8_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="14" slack="0"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_8/7 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln14_9_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="14" slack="0"/>
<pin id="397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_9/7 "/>
</bind>
</comp>

<comp id="399" class="1004" name="add_ln14_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="0" index="1" bw="32" slack="1"/>
<pin id="402" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/10 "/>
</bind>
</comp>

<comp id="404" class="1004" name="or_ln9_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="7" slack="6"/>
<pin id="406" dir="0" index="1" bw="7" slack="0"/>
<pin id="407" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln9_1/10 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln9_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="7" slack="0"/>
<pin id="412" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_1/10 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln13_4_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="9"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_4/10 "/>
</bind>
</comp>

<comp id="419" class="1004" name="and_ln13_3_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="7"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln13_3/10 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln14_10_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="7" slack="0"/>
<pin id="426" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_10/10 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln14_11_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="7" slack="0"/>
<pin id="430" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_11/10 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln14_9_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="14" slack="8"/>
<pin id="434" dir="0" index="1" bw="7" slack="0"/>
<pin id="435" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_9/10 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln14_12_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="14" slack="0"/>
<pin id="440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_12/10 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln14_13_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="14" slack="0"/>
<pin id="445" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_13/10 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln14_2_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="0" index="1" bw="32" slack="1"/>
<pin id="450" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_2/13 "/>
</bind>
</comp>

<comp id="452" class="1004" name="or_ln9_2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="7" slack="9"/>
<pin id="454" dir="0" index="1" bw="7" slack="0"/>
<pin id="455" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln9_2/13 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln9_2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="7" slack="0"/>
<pin id="460" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_2/13 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln13_5_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="12"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_5/13 "/>
</bind>
</comp>

<comp id="467" class="1004" name="and_ln13_4_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="10"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln13_4/13 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln14_14_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="7" slack="0"/>
<pin id="474" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_14/13 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln14_15_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="7" slack="0"/>
<pin id="478" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_15/13 "/>
</bind>
</comp>

<comp id="480" class="1004" name="add_ln14_11_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="14" slack="11"/>
<pin id="482" dir="0" index="1" bw="7" slack="0"/>
<pin id="483" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_11/13 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln14_16_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="14" slack="0"/>
<pin id="488" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_16/13 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln14_17_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="14" slack="0"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_17/13 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln14_3_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="0" index="1" bw="32" slack="1"/>
<pin id="498" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_3/16 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln9_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="7" slack="12"/>
<pin id="502" dir="0" index="1" bw="4" slack="0"/>
<pin id="503" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/16 "/>
</bind>
</comp>

<comp id="506" class="1007" name="grp_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="7" slack="0"/>
<pin id="508" dir="0" index="1" bw="14" slack="0"/>
<pin id="509" dir="0" index="2" bw="7" slack="2147483647"/>
<pin id="510" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln14_4/4 add_ln14_6/4 "/>
</bind>
</comp>

<comp id="514" class="1007" name="grp_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="7" slack="0"/>
<pin id="516" dir="0" index="1" bw="14" slack="0"/>
<pin id="517" dir="0" index="2" bw="7" slack="2147483647"/>
<pin id="518" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln14_5/7 add_ln14_8/7 "/>
</bind>
</comp>

<comp id="522" class="1007" name="grp_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="7" slack="0"/>
<pin id="524" dir="0" index="1" bw="14" slack="0"/>
<pin id="525" dir="0" index="2" bw="7" slack="2147483647"/>
<pin id="526" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln14_6/10 add_ln14_10/10 "/>
</bind>
</comp>

<comp id="530" class="1007" name="grp_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="7" slack="0"/>
<pin id="532" dir="0" index="1" bw="14" slack="0"/>
<pin id="533" dir="0" index="2" bw="7" slack="2147483647"/>
<pin id="534" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln14_7/13 add_ln14_12/13 "/>
</bind>
</comp>

<comp id="538" class="1005" name="nC_read_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="2"/>
<pin id="540" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="nC_read "/>
</bind>
</comp>

<comp id="543" class="1005" name="mC_read_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="1"/>
<pin id="545" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mC_read "/>
</bind>
</comp>

<comp id="548" class="1005" name="nA_read_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="3"/>
<pin id="550" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="nA_read "/>
</bind>
</comp>

<comp id="556" class="1005" name="add_ln4_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="14" slack="0"/>
<pin id="558" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln4 "/>
</bind>
</comp>

<comp id="564" class="1005" name="i_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="7" slack="0"/>
<pin id="566" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="569" class="1005" name="icmp_ln13_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="1"/>
<pin id="571" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="577" class="1005" name="j_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="7" slack="0"/>
<pin id="579" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="582" class="1005" name="and_ln13_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="1"/>
<pin id="584" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln13 "/>
</bind>
</comp>

<comp id="590" class="1005" name="zext_ln14_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="14" slack="1"/>
<pin id="592" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="598" class="1005" name="C_addr_1_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="14" slack="2"/>
<pin id="600" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="C_addr_1 "/>
</bind>
</comp>

<comp id="606" class="1005" name="and_ln13_1_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="3"/>
<pin id="608" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln13_1 "/>
</bind>
</comp>

<comp id="610" class="1005" name="A_addr_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="14" slack="1"/>
<pin id="612" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="615" class="1005" name="B_addr_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="14" slack="1"/>
<pin id="617" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="620" class="1005" name="mul_ln14_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="1"/>
<pin id="622" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14 "/>
</bind>
</comp>

<comp id="625" class="1005" name="C_load_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="1"/>
<pin id="627" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_load "/>
</bind>
</comp>

<comp id="630" class="1005" name="and_ln13_2_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="3"/>
<pin id="632" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln13_2 "/>
</bind>
</comp>

<comp id="634" class="1005" name="A_addr_1_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="14" slack="1"/>
<pin id="636" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="639" class="1005" name="B_addr_1_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="14" slack="1"/>
<pin id="641" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_1 "/>
</bind>
</comp>

<comp id="644" class="1005" name="mul_ln14_1_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14_1 "/>
</bind>
</comp>

<comp id="649" class="1005" name="C_load_1_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_load_1 "/>
</bind>
</comp>

<comp id="654" class="1005" name="and_ln13_3_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="3"/>
<pin id="656" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln13_3 "/>
</bind>
</comp>

<comp id="658" class="1005" name="A_addr_2_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="14" slack="1"/>
<pin id="660" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="663" class="1005" name="B_addr_2_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="14" slack="1"/>
<pin id="665" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_2 "/>
</bind>
</comp>

<comp id="668" class="1005" name="mul_ln14_2_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="1"/>
<pin id="670" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14_2 "/>
</bind>
</comp>

<comp id="673" class="1005" name="C_load_2_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="1"/>
<pin id="675" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_load_2 "/>
</bind>
</comp>

<comp id="678" class="1005" name="and_ln13_4_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="3"/>
<pin id="680" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln13_4 "/>
</bind>
</comp>

<comp id="682" class="1005" name="A_addr_3_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="14" slack="1"/>
<pin id="684" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_3 "/>
</bind>
</comp>

<comp id="687" class="1005" name="B_addr_3_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="14" slack="1"/>
<pin id="689" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_3 "/>
</bind>
</comp>

<comp id="692" class="1005" name="mul_ln14_3_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14_3 "/>
</bind>
</comp>

<comp id="697" class="1005" name="C_load_3_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="1"/>
<pin id="699" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_load_3 "/>
</bind>
</comp>

<comp id="702" class="1005" name="add_ln9_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="7" slack="1"/>
<pin id="704" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="24" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="44" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="44" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="44" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="44" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="96" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="103" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="44" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="44" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="127" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="142"><net_src comp="134" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="2" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="44" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="143" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="158"><net_src comp="150" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="44" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="44" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="159" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="174"><net_src comp="166" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="190" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="201"><net_src comp="26" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="26" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="220"><net_src comp="213" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="224"><net_src comp="110" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="116" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="221" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="190" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="244"><net_src comp="190" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="179" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="179" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="32" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="179" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="38" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="246" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="202" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="202" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="32" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="202" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="38" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="267" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="283" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="202" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="186" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="293" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="311"><net_src comp="213" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="213" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="32" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="308" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="318" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="213" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="213" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="186" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="332" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="350"><net_src comp="347" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="355"><net_src comp="351" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="360"><net_src comp="209" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="38" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="362" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="366" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="356" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="356" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="186" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="380" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="398"><net_src comp="395" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="403"><net_src comp="399" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="408"><net_src comp="209" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="58" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="404" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="410" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="414" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="427"><net_src comp="404" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="404" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="186" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="428" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="446"><net_src comp="443" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="451"><net_src comp="447" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="456"><net_src comp="209" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="60" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="458" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="462" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="475"><net_src comp="452" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="452" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="186" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="476" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="480" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="494"><net_src comp="491" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="499"><net_src comp="495" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="504"><net_src comp="209" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="62" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="511"><net_src comp="328" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="30" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="506" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="519"><net_src comp="376" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="30" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="514" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="527"><net_src comp="424" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="30" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="522" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="535"><net_src comp="472" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="30" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="530" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="541"><net_src comp="64" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="546"><net_src comp="70" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="551"><net_src comp="76" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="554"><net_src comp="548" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="555"><net_src comp="548" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="559"><net_src comp="240" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="567"><net_src comp="256" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="572"><net_src comp="262" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="580"><net_src comp="277" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="585"><net_src comp="288" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="588"><net_src comp="582" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="589"><net_src comp="582" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="593"><net_src comp="293" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="595"><net_src comp="590" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="596"><net_src comp="590" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="597"><net_src comp="590" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="601"><net_src comp="89" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="609"><net_src comp="323" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="96" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="618"><net_src comp="103" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="623"><net_src comp="229" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="628"><net_src comp="122" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="633"><net_src comp="371" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="127" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="642"><net_src comp="134" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="647"><net_src comp="229" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="652"><net_src comp="122" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="657"><net_src comp="419" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="143" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="666"><net_src comp="150" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="671"><net_src comp="229" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="676"><net_src comp="122" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="681"><net_src comp="467" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="159" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="690"><net_src comp="166" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="695"><net_src comp="229" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="700"><net_src comp="122" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="705"><net_src comp="500" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="213" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {7 10 13 16 }
 - Input state : 
	Port: multiply_a23 : A | {4 5 7 8 10 11 13 14 }
	Port: multiply_a23 : B | {4 5 7 8 10 11 13 14 }
	Port: multiply_a23 : C | {5 6 8 9 11 12 14 15 }
	Port: multiply_a23 : nA | {1 }
	Port: multiply_a23 : mC | {1 }
	Port: multiply_a23 : nC | {1 }
  - Chain level:
	State 1
	State 2
		zext_ln4_1 : 1
		add_ln4 : 1
		zext_ln4 : 1
		icmp_ln4 : 1
		i : 1
		br_ln4 : 2
		C_addr : 2
		specinterface_ln6 : 3
		icmp_ln13 : 2
	State 3
		zext_ln8 : 1
		icmp_ln8 : 1
		j : 1
		br_ln8 : 2
		icmp_ln13_1 : 2
		and_ln13 : 3
		zext_ln14 : 1
		add_ln14_4 : 2
		zext_ln14_1 : 3
		C_addr_1 : 4
	State 4
		k_0_0_cast : 1
		icmp_ln9 : 1
		br_ln9 : 2
		icmp_ln13_2 : 2
		and_ln13_1 : 3
		br_ln13 : 3
		zext_ln14_2 : 1
		zext_ln14_3 : 1
		add_ln14_5 : 2
		zext_ln14_4 : 3
		A_addr : 4
		mul_ln14_4 : 2
		add_ln14_6 : 3
		zext_ln14_5 : 4
		B_addr : 5
		A_load : 5
		B_load : 6
	State 5
	State 6
	State 7
		store_ln14 : 1
		icmp_ln13_3 : 1
		and_ln13_2 : 2
		br_ln13 : 2
		add_ln14_7 : 1
		zext_ln14_8 : 2
		A_addr_1 : 3
		mul_ln14_5 : 1
		add_ln14_8 : 2
		zext_ln14_9 : 3
		B_addr_1 : 4
		A_load_1 : 4
		B_load_1 : 5
	State 8
	State 9
	State 10
		store_ln14 : 1
		icmp_ln13_4 : 1
		and_ln13_3 : 2
		br_ln13 : 2
		add_ln14_9 : 1
		zext_ln14_12 : 2
		A_addr_2 : 3
		mul_ln14_6 : 1
		add_ln14_10 : 2
		zext_ln14_13 : 3
		B_addr_2 : 4
		A_load_2 : 4
		B_load_2 : 5
	State 11
	State 12
	State 13
		store_ln14 : 1
		icmp_ln13_5 : 1
		and_ln13_4 : 2
		br_ln13 : 2
		add_ln14_11 : 1
		zext_ln14_16 : 2
		A_addr_3 : 3
		mul_ln14_7 : 1
		add_ln14_12 : 2
		zext_ln14_17 : 3
		B_addr_3 : 4
		A_load_3 : 4
		B_load_3 : 5
	State 14
	State 15
	State 16
		store_ln14 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |    add_ln4_fu_240   |    0    |    0    |    19   |
|          |       i_fu_256      |    0    |    0    |    15   |
|          |       j_fu_277      |    0    |    0    |    15   |
|          |  add_ln14_4_fu_297  |    0    |    0    |    19   |
|          |  add_ln14_5_fu_336  |    0    |    0    |    19   |
|          |   add_ln14_fu_351   |    0    |    0    |    39   |
|    add   |  add_ln14_7_fu_384  |    0    |    0    |    19   |
|          |  add_ln14_1_fu_399  |    0    |    0    |    39   |
|          |  add_ln14_9_fu_432  |    0    |    0    |    19   |
|          |  add_ln14_2_fu_447  |    0    |    0    |    39   |
|          |  add_ln14_11_fu_480 |    0    |    0    |    19   |
|          |  add_ln14_3_fu_495  |    0    |    0    |    39   |
|          |    add_ln9_fu_500   |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln4_fu_250   |    0    |    0    |    11   |
|          |   icmp_ln13_fu_262  |    0    |    0    |    18   |
|          |   icmp_ln8_fu_271   |    0    |    0    |    11   |
|          |  icmp_ln13_1_fu_283 |    0    |    0    |    18   |
|   icmp   |   icmp_ln9_fu_312   |    0    |    0    |    11   |
|          |  icmp_ln13_2_fu_318 |    0    |    0    |    18   |
|          |  icmp_ln13_3_fu_366 |    0    |    0    |    18   |
|          |  icmp_ln13_4_fu_414 |    0    |    0    |    18   |
|          |  icmp_ln13_5_fu_462 |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|    mul   |      grp_fu_229     |    3    |    0    |    20   |
|----------|---------------------|---------|---------|---------|
|          |   and_ln13_fu_288   |    0    |    0    |    2    |
|          |  and_ln13_1_fu_323  |    0    |    0    |    2    |
|    and   |  and_ln13_2_fu_371  |    0    |    0    |    2    |
|          |  and_ln13_3_fu_419  |    0    |    0    |    2    |
|          |  and_ln13_4_fu_467  |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_506     |    1    |    0    |    0    |
|  muladd  |      grp_fu_514     |    1    |    0    |    0    |
|          |      grp_fu_522     |    1    |    0    |    0    |
|          |      grp_fu_530     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  nC_read_read_fu_64 |    0    |    0    |    0    |
|   read   |  mC_read_read_fu_70 |    0    |    0    |    0    |
|          |  nA_read_read_fu_76 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  zext_ln4_1_fu_235  |    0    |    0    |    0    |
|          |   zext_ln4_fu_246   |    0    |    0    |    0    |
|          |   zext_ln8_fu_267   |    0    |    0    |    0    |
|          |   zext_ln14_fu_293  |    0    |    0    |    0    |
|          |  zext_ln14_1_fu_303 |    0    |    0    |    0    |
|          |  k_0_0_cast_fu_308  |    0    |    0    |    0    |
|          |  zext_ln14_2_fu_328 |    0    |    0    |    0    |
|          |  zext_ln14_3_fu_332 |    0    |    0    |    0    |
|          |  zext_ln14_4_fu_342 |    0    |    0    |    0    |
|          |  zext_ln14_5_fu_347 |    0    |    0    |    0    |
|          |   zext_ln9_fu_362   |    0    |    0    |    0    |
|          |  zext_ln14_6_fu_376 |    0    |    0    |    0    |
|   zext   |  zext_ln14_7_fu_380 |    0    |    0    |    0    |
|          |  zext_ln14_8_fu_390 |    0    |    0    |    0    |
|          |  zext_ln14_9_fu_395 |    0    |    0    |    0    |
|          |  zext_ln9_1_fu_410  |    0    |    0    |    0    |
|          | zext_ln14_10_fu_424 |    0    |    0    |    0    |
|          | zext_ln14_11_fu_428 |    0    |    0    |    0    |
|          | zext_ln14_12_fu_438 |    0    |    0    |    0    |
|          | zext_ln14_13_fu_443 |    0    |    0    |    0    |
|          |  zext_ln9_2_fu_458  |    0    |    0    |    0    |
|          | zext_ln14_14_fu_472 |    0    |    0    |    0    |
|          | zext_ln14_15_fu_476 |    0    |    0    |    0    |
|          | zext_ln14_16_fu_486 |    0    |    0    |    0    |
|          | zext_ln14_17_fu_491 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    or_ln9_fu_356    |    0    |    0    |    0    |
|    or    |   or_ln9_1_fu_404   |    0    |    0    |    0    |
|          |   or_ln9_2_fu_452   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    7    |    0    |   486   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| A_addr_1_reg_634 |   14   |
| A_addr_2_reg_658 |   14   |
| A_addr_3_reg_682 |   14   |
|  A_addr_reg_610  |   14   |
| B_addr_1_reg_639 |   14   |
| B_addr_2_reg_663 |   14   |
| B_addr_3_reg_687 |   14   |
|  B_addr_reg_615  |   14   |
| C_addr_1_reg_598 |   14   |
| C_load_1_reg_649 |   32   |
| C_load_2_reg_673 |   32   |
| C_load_3_reg_697 |   32   |
|  C_load_reg_625  |   32   |
|  add_ln4_reg_556 |   14   |
|  add_ln9_reg_702 |    7   |
|and_ln13_1_reg_606|    1   |
|and_ln13_2_reg_630|    1   |
|and_ln13_3_reg_654|    1   |
|and_ln13_4_reg_678|    1   |
| and_ln13_reg_582 |    1   |
|    i_0_reg_175   |    7   |
|     i_reg_564    |    7   |
| icmp_ln13_reg_569|    1   |
|    j_0_reg_198   |    7   |
|     j_reg_577    |    7   |
|   k_0_0_reg_209  |    7   |
|  mC_read_reg_543 |   32   |
|mul_ln14_1_reg_644|   32   |
|mul_ln14_2_reg_668|   32   |
|mul_ln14_3_reg_692|   32   |
| mul_ln14_reg_620 |   32   |
|  nA_read_reg_548 |   32   |
|  nC_read_reg_538 |   32   |
|  phi_mul_reg_186 |   14   |
|      reg_221     |   32   |
|      reg_225     |   32   |
| zext_ln14_reg_590|   14   |
+------------------+--------+
|       Total      |   632  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_110 |  p0  |   8  |  14  |   112  ||    41   |
| grp_access_fu_116 |  p0  |   8  |  14  |   112  ||    41   |
| grp_access_fu_122 |  p1  |   4  |  32  |   128  ||    21   |
|  phi_mul_reg_186  |  p0  |   2  |  14  |   28   ||    9    |
|   k_0_0_reg_209   |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_506    |  p1  |   2  |  14  |   28   ||    9    |
|     grp_fu_514    |  p1  |   2  |  14  |   28   ||    9    |
|     grp_fu_522    |  p1  |   2  |  14  |   28   ||    9    |
|     grp_fu_530    |  p1  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   506  || 16.4773 ||   157   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    -   |    0   |   486  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   157  |
|  Register |    -   |    -   |   632  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |   16   |   632  |   643  |
+-----------+--------+--------+--------+--------+
