
SWD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000025a8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002730  08002730  00012730  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002768  08002768  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002768  08002768  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002768  08002768  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002768  08002768  00012768  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800276c  0800276c  0001276c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002770  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          000000ac  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200000b8  200000b8  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008432  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000011cd  00000000  00000000  0002846e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000608  00000000  00000000  00029640  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000005a0  00000000  00000000  00029c48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001969f  00000000  00000000  0002a1e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000802f  00000000  00000000  00043887  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000969b8  00000000  00000000  0004b8b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000e226e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001778  00000000  00000000  000e22c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002718 	.word	0x08002718

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08002718 	.word	0x08002718

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001cc:	f000 f988 	bl	80004e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d0:	f000 f816 	bl	8000200 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d4:	f000 f880 	bl	80002d8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80001d8:	f000 f84e 	bl	8000278 <MX_USART2_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  abc = abc + 1;
 80001dc:	4b07      	ldr	r3, [pc, #28]	; (80001fc <main+0x34>)
 80001de:	681b      	ldr	r3, [r3, #0]
 80001e0:	3301      	adds	r3, #1
 80001e2:	4a06      	ldr	r2, [pc, #24]	; (80001fc <main+0x34>)
 80001e4:	6013      	str	r3, [r2, #0]
	  if(abc>100){
 80001e6:	4b05      	ldr	r3, [pc, #20]	; (80001fc <main+0x34>)
 80001e8:	681b      	ldr	r3, [r3, #0]
 80001ea:	2b64      	cmp	r3, #100	; 0x64
 80001ec:	dd02      	ble.n	80001f4 <main+0x2c>
		  abc = 0;
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <main+0x34>)
 80001f0:	2200      	movs	r2, #0
 80001f2:	601a      	str	r2, [r3, #0]
	  }
	  HAL_Delay(250);
 80001f4:	20fa      	movs	r0, #250	; 0xfa
 80001f6:	f000 f9d9 	bl	80005ac <HAL_Delay>
	  abc = abc + 1;
 80001fa:	e7ef      	b.n	80001dc <main+0x14>
 80001fc:	200000b0 	.word	0x200000b0

08000200 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000200:	b580      	push	{r7, lr}
 8000202:	b090      	sub	sp, #64	; 0x40
 8000204:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000206:	f107 0318 	add.w	r3, r7, #24
 800020a:	2228      	movs	r2, #40	; 0x28
 800020c:	2100      	movs	r1, #0
 800020e:	4618      	mov	r0, r3
 8000210:	f002 fa7a 	bl	8002708 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000214:	1d3b      	adds	r3, r7, #4
 8000216:	2200      	movs	r2, #0
 8000218:	601a      	str	r2, [r3, #0]
 800021a:	605a      	str	r2, [r3, #4]
 800021c:	609a      	str	r2, [r3, #8]
 800021e:	60da      	str	r2, [r3, #12]
 8000220:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000222:	2302      	movs	r3, #2
 8000224:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000226:	2301      	movs	r3, #1
 8000228:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800022a:	2310      	movs	r3, #16
 800022c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800022e:	2300      	movs	r3, #0
 8000230:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000232:	f107 0318 	add.w	r3, r7, #24
 8000236:	4618      	mov	r0, r3
 8000238:	f000 fc34 	bl	8000aa4 <HAL_RCC_OscConfig>
 800023c:	4603      	mov	r3, r0
 800023e:	2b00      	cmp	r3, #0
 8000240:	d001      	beq.n	8000246 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000242:	f000 f879 	bl	8000338 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000246:	230f      	movs	r3, #15
 8000248:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800024a:	2300      	movs	r3, #0
 800024c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800024e:	2300      	movs	r3, #0
 8000250:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000252:	2300      	movs	r3, #0
 8000254:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000256:	2300      	movs	r3, #0
 8000258:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800025a:	1d3b      	adds	r3, r7, #4
 800025c:	2100      	movs	r1, #0
 800025e:	4618      	mov	r0, r3
 8000260:	f001 fc5e 	bl	8001b20 <HAL_RCC_ClockConfig>
 8000264:	4603      	mov	r3, r0
 8000266:	2b00      	cmp	r3, #0
 8000268:	d001      	beq.n	800026e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800026a:	f000 f865 	bl	8000338 <Error_Handler>
  }
}
 800026e:	bf00      	nop
 8000270:	3740      	adds	r7, #64	; 0x40
 8000272:	46bd      	mov	sp, r7
 8000274:	bd80      	pop	{r7, pc}
	...

08000278 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800027c:	4b14      	ldr	r3, [pc, #80]	; (80002d0 <MX_USART2_UART_Init+0x58>)
 800027e:	4a15      	ldr	r2, [pc, #84]	; (80002d4 <MX_USART2_UART_Init+0x5c>)
 8000280:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000282:	4b13      	ldr	r3, [pc, #76]	; (80002d0 <MX_USART2_UART_Init+0x58>)
 8000284:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000288:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800028a:	4b11      	ldr	r3, [pc, #68]	; (80002d0 <MX_USART2_UART_Init+0x58>)
 800028c:	2200      	movs	r2, #0
 800028e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000290:	4b0f      	ldr	r3, [pc, #60]	; (80002d0 <MX_USART2_UART_Init+0x58>)
 8000292:	2200      	movs	r2, #0
 8000294:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000296:	4b0e      	ldr	r3, [pc, #56]	; (80002d0 <MX_USART2_UART_Init+0x58>)
 8000298:	2200      	movs	r2, #0
 800029a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800029c:	4b0c      	ldr	r3, [pc, #48]	; (80002d0 <MX_USART2_UART_Init+0x58>)
 800029e:	220c      	movs	r2, #12
 80002a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80002a2:	4b0b      	ldr	r3, [pc, #44]	; (80002d0 <MX_USART2_UART_Init+0x58>)
 80002a4:	2200      	movs	r2, #0
 80002a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80002a8:	4b09      	ldr	r3, [pc, #36]	; (80002d0 <MX_USART2_UART_Init+0x58>)
 80002aa:	2200      	movs	r2, #0
 80002ac:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80002ae:	4b08      	ldr	r3, [pc, #32]	; (80002d0 <MX_USART2_UART_Init+0x58>)
 80002b0:	2200      	movs	r2, #0
 80002b2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80002b4:	4b06      	ldr	r3, [pc, #24]	; (80002d0 <MX_USART2_UART_Init+0x58>)
 80002b6:	2200      	movs	r2, #0
 80002b8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80002ba:	4805      	ldr	r0, [pc, #20]	; (80002d0 <MX_USART2_UART_Init+0x58>)
 80002bc:	f001 fe66 	bl	8001f8c <HAL_UART_Init>
 80002c0:	4603      	mov	r3, r0
 80002c2:	2b00      	cmp	r3, #0
 80002c4:	d001      	beq.n	80002ca <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80002c6:	f000 f837 	bl	8000338 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80002ca:	bf00      	nop
 80002cc:	bd80      	pop	{r7, pc}
 80002ce:	bf00      	nop
 80002d0:	20000028 	.word	0x20000028
 80002d4:	40004400 	.word	0x40004400

080002d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002d8:	b480      	push	{r7}
 80002da:	b085      	sub	sp, #20
 80002dc:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80002de:	4b15      	ldr	r3, [pc, #84]	; (8000334 <MX_GPIO_Init+0x5c>)
 80002e0:	695b      	ldr	r3, [r3, #20]
 80002e2:	4a14      	ldr	r2, [pc, #80]	; (8000334 <MX_GPIO_Init+0x5c>)
 80002e4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80002e8:	6153      	str	r3, [r2, #20]
 80002ea:	4b12      	ldr	r3, [pc, #72]	; (8000334 <MX_GPIO_Init+0x5c>)
 80002ec:	695b      	ldr	r3, [r3, #20]
 80002ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80002f2:	60fb      	str	r3, [r7, #12]
 80002f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002f6:	4b0f      	ldr	r3, [pc, #60]	; (8000334 <MX_GPIO_Init+0x5c>)
 80002f8:	695b      	ldr	r3, [r3, #20]
 80002fa:	4a0e      	ldr	r2, [pc, #56]	; (8000334 <MX_GPIO_Init+0x5c>)
 80002fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000300:	6153      	str	r3, [r2, #20]
 8000302:	4b0c      	ldr	r3, [pc, #48]	; (8000334 <MX_GPIO_Init+0x5c>)
 8000304:	695b      	ldr	r3, [r3, #20]
 8000306:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800030a:	60bb      	str	r3, [r7, #8]
 800030c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800030e:	4b09      	ldr	r3, [pc, #36]	; (8000334 <MX_GPIO_Init+0x5c>)
 8000310:	695b      	ldr	r3, [r3, #20]
 8000312:	4a08      	ldr	r2, [pc, #32]	; (8000334 <MX_GPIO_Init+0x5c>)
 8000314:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000318:	6153      	str	r3, [r2, #20]
 800031a:	4b06      	ldr	r3, [pc, #24]	; (8000334 <MX_GPIO_Init+0x5c>)
 800031c:	695b      	ldr	r3, [r3, #20]
 800031e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000322:	607b      	str	r3, [r7, #4]
 8000324:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000326:	bf00      	nop
 8000328:	3714      	adds	r7, #20
 800032a:	46bd      	mov	sp, r7
 800032c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000330:	4770      	bx	lr
 8000332:	bf00      	nop
 8000334:	40021000 	.word	0x40021000

08000338 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000338:	b480      	push	{r7}
 800033a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800033c:	b672      	cpsid	i
}
 800033e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000340:	e7fe      	b.n	8000340 <Error_Handler+0x8>
	...

08000344 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000344:	b480      	push	{r7}
 8000346:	b083      	sub	sp, #12
 8000348:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800034a:	4b0f      	ldr	r3, [pc, #60]	; (8000388 <HAL_MspInit+0x44>)
 800034c:	699b      	ldr	r3, [r3, #24]
 800034e:	4a0e      	ldr	r2, [pc, #56]	; (8000388 <HAL_MspInit+0x44>)
 8000350:	f043 0301 	orr.w	r3, r3, #1
 8000354:	6193      	str	r3, [r2, #24]
 8000356:	4b0c      	ldr	r3, [pc, #48]	; (8000388 <HAL_MspInit+0x44>)
 8000358:	699b      	ldr	r3, [r3, #24]
 800035a:	f003 0301 	and.w	r3, r3, #1
 800035e:	607b      	str	r3, [r7, #4]
 8000360:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000362:	4b09      	ldr	r3, [pc, #36]	; (8000388 <HAL_MspInit+0x44>)
 8000364:	69db      	ldr	r3, [r3, #28]
 8000366:	4a08      	ldr	r2, [pc, #32]	; (8000388 <HAL_MspInit+0x44>)
 8000368:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800036c:	61d3      	str	r3, [r2, #28]
 800036e:	4b06      	ldr	r3, [pc, #24]	; (8000388 <HAL_MspInit+0x44>)
 8000370:	69db      	ldr	r3, [r3, #28]
 8000372:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000376:	603b      	str	r3, [r7, #0]
 8000378:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800037a:	bf00      	nop
 800037c:	370c      	adds	r7, #12
 800037e:	46bd      	mov	sp, r7
 8000380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000384:	4770      	bx	lr
 8000386:	bf00      	nop
 8000388:	40021000 	.word	0x40021000

0800038c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	b08a      	sub	sp, #40	; 0x28
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000394:	f107 0314 	add.w	r3, r7, #20
 8000398:	2200      	movs	r2, #0
 800039a:	601a      	str	r2, [r3, #0]
 800039c:	605a      	str	r2, [r3, #4]
 800039e:	609a      	str	r2, [r3, #8]
 80003a0:	60da      	str	r2, [r3, #12]
 80003a2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	681b      	ldr	r3, [r3, #0]
 80003a8:	4a18      	ldr	r2, [pc, #96]	; (800040c <HAL_UART_MspInit+0x80>)
 80003aa:	4293      	cmp	r3, r2
 80003ac:	d129      	bne.n	8000402 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80003ae:	4b18      	ldr	r3, [pc, #96]	; (8000410 <HAL_UART_MspInit+0x84>)
 80003b0:	69db      	ldr	r3, [r3, #28]
 80003b2:	4a17      	ldr	r2, [pc, #92]	; (8000410 <HAL_UART_MspInit+0x84>)
 80003b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80003b8:	61d3      	str	r3, [r2, #28]
 80003ba:	4b15      	ldr	r3, [pc, #84]	; (8000410 <HAL_UART_MspInit+0x84>)
 80003bc:	69db      	ldr	r3, [r3, #28]
 80003be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80003c2:	613b      	str	r3, [r7, #16]
 80003c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80003c6:	4b12      	ldr	r3, [pc, #72]	; (8000410 <HAL_UART_MspInit+0x84>)
 80003c8:	695b      	ldr	r3, [r3, #20]
 80003ca:	4a11      	ldr	r2, [pc, #68]	; (8000410 <HAL_UART_MspInit+0x84>)
 80003cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80003d0:	6153      	str	r3, [r2, #20]
 80003d2:	4b0f      	ldr	r3, [pc, #60]	; (8000410 <HAL_UART_MspInit+0x84>)
 80003d4:	695b      	ldr	r3, [r3, #20]
 80003d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80003da:	60fb      	str	r3, [r7, #12]
 80003dc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 80003de:	f248 0304 	movw	r3, #32772	; 0x8004
 80003e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80003e4:	2302      	movs	r3, #2
 80003e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003e8:	2300      	movs	r3, #0
 80003ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80003ec:	2303      	movs	r3, #3
 80003ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80003f0:	2307      	movs	r3, #7
 80003f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003f4:	f107 0314 	add.w	r3, r7, #20
 80003f8:	4619      	mov	r1, r3
 80003fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003fe:	f000 f9df 	bl	80007c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000402:	bf00      	nop
 8000404:	3728      	adds	r7, #40	; 0x28
 8000406:	46bd      	mov	sp, r7
 8000408:	bd80      	pop	{r7, pc}
 800040a:	bf00      	nop
 800040c:	40004400 	.word	0x40004400
 8000410:	40021000 	.word	0x40021000

08000414 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000414:	b480      	push	{r7}
 8000416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000418:	e7fe      	b.n	8000418 <NMI_Handler+0x4>

0800041a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800041a:	b480      	push	{r7}
 800041c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800041e:	e7fe      	b.n	800041e <HardFault_Handler+0x4>

08000420 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000420:	b480      	push	{r7}
 8000422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000424:	e7fe      	b.n	8000424 <MemManage_Handler+0x4>

08000426 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000426:	b480      	push	{r7}
 8000428:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800042a:	e7fe      	b.n	800042a <BusFault_Handler+0x4>

0800042c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800042c:	b480      	push	{r7}
 800042e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000430:	e7fe      	b.n	8000430 <UsageFault_Handler+0x4>

08000432 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000432:	b480      	push	{r7}
 8000434:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000436:	bf00      	nop
 8000438:	46bd      	mov	sp, r7
 800043a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800043e:	4770      	bx	lr

08000440 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000440:	b480      	push	{r7}
 8000442:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000444:	bf00      	nop
 8000446:	46bd      	mov	sp, r7
 8000448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800044c:	4770      	bx	lr

0800044e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800044e:	b480      	push	{r7}
 8000450:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000452:	bf00      	nop
 8000454:	46bd      	mov	sp, r7
 8000456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045a:	4770      	bx	lr

0800045c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800045c:	b580      	push	{r7, lr}
 800045e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000460:	f000 f884 	bl	800056c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000464:	bf00      	nop
 8000466:	bd80      	pop	{r7, pc}

08000468 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000468:	b480      	push	{r7}
 800046a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800046c:	4b06      	ldr	r3, [pc, #24]	; (8000488 <SystemInit+0x20>)
 800046e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000472:	4a05      	ldr	r2, [pc, #20]	; (8000488 <SystemInit+0x20>)
 8000474:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000478:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800047c:	bf00      	nop
 800047e:	46bd      	mov	sp, r7
 8000480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000484:	4770      	bx	lr
 8000486:	bf00      	nop
 8000488:	e000ed00 	.word	0xe000ed00

0800048c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800048c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80004c4 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000490:	f7ff ffea 	bl	8000468 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000494:	480c      	ldr	r0, [pc, #48]	; (80004c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000496:	490d      	ldr	r1, [pc, #52]	; (80004cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000498:	4a0d      	ldr	r2, [pc, #52]	; (80004d0 <LoopForever+0xe>)
  movs r3, #0
 800049a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800049c:	e002      	b.n	80004a4 <LoopCopyDataInit>

0800049e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800049e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004a2:	3304      	adds	r3, #4

080004a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004a8:	d3f9      	bcc.n	800049e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004aa:	4a0a      	ldr	r2, [pc, #40]	; (80004d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80004ac:	4c0a      	ldr	r4, [pc, #40]	; (80004d8 <LoopForever+0x16>)
  movs r3, #0
 80004ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004b0:	e001      	b.n	80004b6 <LoopFillZerobss>

080004b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004b4:	3204      	adds	r2, #4

080004b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004b8:	d3fb      	bcc.n	80004b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80004ba:	f002 f901 	bl	80026c0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80004be:	f7ff fe83 	bl	80001c8 <main>

080004c2 <LoopForever>:

LoopForever:
    b LoopForever
 80004c2:	e7fe      	b.n	80004c2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80004c4:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 80004c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004cc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80004d0:	08002770 	.word	0x08002770
  ldr r2, =_sbss
 80004d4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80004d8:	200000b8 	.word	0x200000b8

080004dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80004dc:	e7fe      	b.n	80004dc <ADC1_2_IRQHandler>
	...

080004e0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004e4:	4b08      	ldr	r3, [pc, #32]	; (8000508 <HAL_Init+0x28>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	4a07      	ldr	r2, [pc, #28]	; (8000508 <HAL_Init+0x28>)
 80004ea:	f043 0310 	orr.w	r3, r3, #16
 80004ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004f0:	2003      	movs	r0, #3
 80004f2:	f000 f931 	bl	8000758 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80004f6:	2000      	movs	r0, #0
 80004f8:	f000 f808 	bl	800050c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004fc:	f7ff ff22 	bl	8000344 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000500:	2300      	movs	r3, #0
}
 8000502:	4618      	mov	r0, r3
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	40022000 	.word	0x40022000

0800050c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b082      	sub	sp, #8
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000514:	4b12      	ldr	r3, [pc, #72]	; (8000560 <HAL_InitTick+0x54>)
 8000516:	681a      	ldr	r2, [r3, #0]
 8000518:	4b12      	ldr	r3, [pc, #72]	; (8000564 <HAL_InitTick+0x58>)
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	4619      	mov	r1, r3
 800051e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000522:	fbb3 f3f1 	udiv	r3, r3, r1
 8000526:	fbb2 f3f3 	udiv	r3, r2, r3
 800052a:	4618      	mov	r0, r3
 800052c:	f000 f93b 	bl	80007a6 <HAL_SYSTICK_Config>
 8000530:	4603      	mov	r3, r0
 8000532:	2b00      	cmp	r3, #0
 8000534:	d001      	beq.n	800053a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000536:	2301      	movs	r3, #1
 8000538:	e00e      	b.n	8000558 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	2b0f      	cmp	r3, #15
 800053e:	d80a      	bhi.n	8000556 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000540:	2200      	movs	r2, #0
 8000542:	6879      	ldr	r1, [r7, #4]
 8000544:	f04f 30ff 	mov.w	r0, #4294967295
 8000548:	f000 f911 	bl	800076e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800054c:	4a06      	ldr	r2, [pc, #24]	; (8000568 <HAL_InitTick+0x5c>)
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000552:	2300      	movs	r3, #0
 8000554:	e000      	b.n	8000558 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000556:	2301      	movs	r3, #1
}
 8000558:	4618      	mov	r0, r3
 800055a:	3708      	adds	r7, #8
 800055c:	46bd      	mov	sp, r7
 800055e:	bd80      	pop	{r7, pc}
 8000560:	20000000 	.word	0x20000000
 8000564:	20000008 	.word	0x20000008
 8000568:	20000004 	.word	0x20000004

0800056c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800056c:	b480      	push	{r7}
 800056e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000570:	4b06      	ldr	r3, [pc, #24]	; (800058c <HAL_IncTick+0x20>)
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	461a      	mov	r2, r3
 8000576:	4b06      	ldr	r3, [pc, #24]	; (8000590 <HAL_IncTick+0x24>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	4413      	add	r3, r2
 800057c:	4a04      	ldr	r2, [pc, #16]	; (8000590 <HAL_IncTick+0x24>)
 800057e:	6013      	str	r3, [r2, #0]
}
 8000580:	bf00      	nop
 8000582:	46bd      	mov	sp, r7
 8000584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop
 800058c:	20000008 	.word	0x20000008
 8000590:	200000b4 	.word	0x200000b4

08000594 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0
  return uwTick;  
 8000598:	4b03      	ldr	r3, [pc, #12]	; (80005a8 <HAL_GetTick+0x14>)
 800059a:	681b      	ldr	r3, [r3, #0]
}
 800059c:	4618      	mov	r0, r3
 800059e:	46bd      	mov	sp, r7
 80005a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop
 80005a8:	200000b4 	.word	0x200000b4

080005ac <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80005b4:	f7ff ffee 	bl	8000594 <HAL_GetTick>
 80005b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005be:	68fb      	ldr	r3, [r7, #12]
 80005c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005c4:	d005      	beq.n	80005d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80005c6:	4b0a      	ldr	r3, [pc, #40]	; (80005f0 <HAL_Delay+0x44>)
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	461a      	mov	r2, r3
 80005cc:	68fb      	ldr	r3, [r7, #12]
 80005ce:	4413      	add	r3, r2
 80005d0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80005d2:	bf00      	nop
 80005d4:	f7ff ffde 	bl	8000594 <HAL_GetTick>
 80005d8:	4602      	mov	r2, r0
 80005da:	68bb      	ldr	r3, [r7, #8]
 80005dc:	1ad3      	subs	r3, r2, r3
 80005de:	68fa      	ldr	r2, [r7, #12]
 80005e0:	429a      	cmp	r2, r3
 80005e2:	d8f7      	bhi.n	80005d4 <HAL_Delay+0x28>
  {
  }
}
 80005e4:	bf00      	nop
 80005e6:	bf00      	nop
 80005e8:	3710      	adds	r7, #16
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	20000008 	.word	0x20000008

080005f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005f4:	b480      	push	{r7}
 80005f6:	b085      	sub	sp, #20
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	f003 0307 	and.w	r3, r3, #7
 8000602:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000604:	4b0c      	ldr	r3, [pc, #48]	; (8000638 <__NVIC_SetPriorityGrouping+0x44>)
 8000606:	68db      	ldr	r3, [r3, #12]
 8000608:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800060a:	68ba      	ldr	r2, [r7, #8]
 800060c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000610:	4013      	ands	r3, r2
 8000612:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000614:	68fb      	ldr	r3, [r7, #12]
 8000616:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000618:	68bb      	ldr	r3, [r7, #8]
 800061a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800061c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000620:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000624:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000626:	4a04      	ldr	r2, [pc, #16]	; (8000638 <__NVIC_SetPriorityGrouping+0x44>)
 8000628:	68bb      	ldr	r3, [r7, #8]
 800062a:	60d3      	str	r3, [r2, #12]
}
 800062c:	bf00      	nop
 800062e:	3714      	adds	r7, #20
 8000630:	46bd      	mov	sp, r7
 8000632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000636:	4770      	bx	lr
 8000638:	e000ed00 	.word	0xe000ed00

0800063c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000640:	4b04      	ldr	r3, [pc, #16]	; (8000654 <__NVIC_GetPriorityGrouping+0x18>)
 8000642:	68db      	ldr	r3, [r3, #12]
 8000644:	0a1b      	lsrs	r3, r3, #8
 8000646:	f003 0307 	and.w	r3, r3, #7
}
 800064a:	4618      	mov	r0, r3
 800064c:	46bd      	mov	sp, r7
 800064e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000652:	4770      	bx	lr
 8000654:	e000ed00 	.word	0xe000ed00

08000658 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000658:	b480      	push	{r7}
 800065a:	b083      	sub	sp, #12
 800065c:	af00      	add	r7, sp, #0
 800065e:	4603      	mov	r3, r0
 8000660:	6039      	str	r1, [r7, #0]
 8000662:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000664:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000668:	2b00      	cmp	r3, #0
 800066a:	db0a      	blt.n	8000682 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800066c:	683b      	ldr	r3, [r7, #0]
 800066e:	b2da      	uxtb	r2, r3
 8000670:	490c      	ldr	r1, [pc, #48]	; (80006a4 <__NVIC_SetPriority+0x4c>)
 8000672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000676:	0112      	lsls	r2, r2, #4
 8000678:	b2d2      	uxtb	r2, r2
 800067a:	440b      	add	r3, r1
 800067c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000680:	e00a      	b.n	8000698 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000682:	683b      	ldr	r3, [r7, #0]
 8000684:	b2da      	uxtb	r2, r3
 8000686:	4908      	ldr	r1, [pc, #32]	; (80006a8 <__NVIC_SetPriority+0x50>)
 8000688:	79fb      	ldrb	r3, [r7, #7]
 800068a:	f003 030f 	and.w	r3, r3, #15
 800068e:	3b04      	subs	r3, #4
 8000690:	0112      	lsls	r2, r2, #4
 8000692:	b2d2      	uxtb	r2, r2
 8000694:	440b      	add	r3, r1
 8000696:	761a      	strb	r2, [r3, #24]
}
 8000698:	bf00      	nop
 800069a:	370c      	adds	r7, #12
 800069c:	46bd      	mov	sp, r7
 800069e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a2:	4770      	bx	lr
 80006a4:	e000e100 	.word	0xe000e100
 80006a8:	e000ed00 	.word	0xe000ed00

080006ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006ac:	b480      	push	{r7}
 80006ae:	b089      	sub	sp, #36	; 0x24
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	60f8      	str	r0, [r7, #12]
 80006b4:	60b9      	str	r1, [r7, #8]
 80006b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	f003 0307 	and.w	r3, r3, #7
 80006be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006c0:	69fb      	ldr	r3, [r7, #28]
 80006c2:	f1c3 0307 	rsb	r3, r3, #7
 80006c6:	2b04      	cmp	r3, #4
 80006c8:	bf28      	it	cs
 80006ca:	2304      	movcs	r3, #4
 80006cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006ce:	69fb      	ldr	r3, [r7, #28]
 80006d0:	3304      	adds	r3, #4
 80006d2:	2b06      	cmp	r3, #6
 80006d4:	d902      	bls.n	80006dc <NVIC_EncodePriority+0x30>
 80006d6:	69fb      	ldr	r3, [r7, #28]
 80006d8:	3b03      	subs	r3, #3
 80006da:	e000      	b.n	80006de <NVIC_EncodePriority+0x32>
 80006dc:	2300      	movs	r3, #0
 80006de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006e0:	f04f 32ff 	mov.w	r2, #4294967295
 80006e4:	69bb      	ldr	r3, [r7, #24]
 80006e6:	fa02 f303 	lsl.w	r3, r2, r3
 80006ea:	43da      	mvns	r2, r3
 80006ec:	68bb      	ldr	r3, [r7, #8]
 80006ee:	401a      	ands	r2, r3
 80006f0:	697b      	ldr	r3, [r7, #20]
 80006f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006f4:	f04f 31ff 	mov.w	r1, #4294967295
 80006f8:	697b      	ldr	r3, [r7, #20]
 80006fa:	fa01 f303 	lsl.w	r3, r1, r3
 80006fe:	43d9      	mvns	r1, r3
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000704:	4313      	orrs	r3, r2
         );
}
 8000706:	4618      	mov	r0, r3
 8000708:	3724      	adds	r7, #36	; 0x24
 800070a:	46bd      	mov	sp, r7
 800070c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000710:	4770      	bx	lr
	...

08000714 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b082      	sub	sp, #8
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	3b01      	subs	r3, #1
 8000720:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000724:	d301      	bcc.n	800072a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000726:	2301      	movs	r3, #1
 8000728:	e00f      	b.n	800074a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800072a:	4a0a      	ldr	r2, [pc, #40]	; (8000754 <SysTick_Config+0x40>)
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	3b01      	subs	r3, #1
 8000730:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000732:	210f      	movs	r1, #15
 8000734:	f04f 30ff 	mov.w	r0, #4294967295
 8000738:	f7ff ff8e 	bl	8000658 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800073c:	4b05      	ldr	r3, [pc, #20]	; (8000754 <SysTick_Config+0x40>)
 800073e:	2200      	movs	r2, #0
 8000740:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000742:	4b04      	ldr	r3, [pc, #16]	; (8000754 <SysTick_Config+0x40>)
 8000744:	2207      	movs	r2, #7
 8000746:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000748:	2300      	movs	r3, #0
}
 800074a:	4618      	mov	r0, r3
 800074c:	3708      	adds	r7, #8
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}
 8000752:	bf00      	nop
 8000754:	e000e010 	.word	0xe000e010

08000758 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b082      	sub	sp, #8
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000760:	6878      	ldr	r0, [r7, #4]
 8000762:	f7ff ff47 	bl	80005f4 <__NVIC_SetPriorityGrouping>
}
 8000766:	bf00      	nop
 8000768:	3708      	adds	r7, #8
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}

0800076e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800076e:	b580      	push	{r7, lr}
 8000770:	b086      	sub	sp, #24
 8000772:	af00      	add	r7, sp, #0
 8000774:	4603      	mov	r3, r0
 8000776:	60b9      	str	r1, [r7, #8]
 8000778:	607a      	str	r2, [r7, #4]
 800077a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800077c:	2300      	movs	r3, #0
 800077e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000780:	f7ff ff5c 	bl	800063c <__NVIC_GetPriorityGrouping>
 8000784:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000786:	687a      	ldr	r2, [r7, #4]
 8000788:	68b9      	ldr	r1, [r7, #8]
 800078a:	6978      	ldr	r0, [r7, #20]
 800078c:	f7ff ff8e 	bl	80006ac <NVIC_EncodePriority>
 8000790:	4602      	mov	r2, r0
 8000792:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000796:	4611      	mov	r1, r2
 8000798:	4618      	mov	r0, r3
 800079a:	f7ff ff5d 	bl	8000658 <__NVIC_SetPriority>
}
 800079e:	bf00      	nop
 80007a0:	3718      	adds	r7, #24
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}

080007a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007a6:	b580      	push	{r7, lr}
 80007a8:	b082      	sub	sp, #8
 80007aa:	af00      	add	r7, sp, #0
 80007ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80007ae:	6878      	ldr	r0, [r7, #4]
 80007b0:	f7ff ffb0 	bl	8000714 <SysTick_Config>
 80007b4:	4603      	mov	r3, r0
}
 80007b6:	4618      	mov	r0, r3
 80007b8:	3708      	adds	r7, #8
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
	...

080007c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007c0:	b480      	push	{r7}
 80007c2:	b087      	sub	sp, #28
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
 80007c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80007ca:	2300      	movs	r3, #0
 80007cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007ce:	e14e      	b.n	8000a6e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80007d0:	683b      	ldr	r3, [r7, #0]
 80007d2:	681a      	ldr	r2, [r3, #0]
 80007d4:	2101      	movs	r1, #1
 80007d6:	697b      	ldr	r3, [r7, #20]
 80007d8:	fa01 f303 	lsl.w	r3, r1, r3
 80007dc:	4013      	ands	r3, r2
 80007de:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	f000 8140 	beq.w	8000a68 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80007e8:	683b      	ldr	r3, [r7, #0]
 80007ea:	685b      	ldr	r3, [r3, #4]
 80007ec:	f003 0303 	and.w	r3, r3, #3
 80007f0:	2b01      	cmp	r3, #1
 80007f2:	d005      	beq.n	8000800 <HAL_GPIO_Init+0x40>
 80007f4:	683b      	ldr	r3, [r7, #0]
 80007f6:	685b      	ldr	r3, [r3, #4]
 80007f8:	f003 0303 	and.w	r3, r3, #3
 80007fc:	2b02      	cmp	r3, #2
 80007fe:	d130      	bne.n	8000862 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	689b      	ldr	r3, [r3, #8]
 8000804:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000806:	697b      	ldr	r3, [r7, #20]
 8000808:	005b      	lsls	r3, r3, #1
 800080a:	2203      	movs	r2, #3
 800080c:	fa02 f303 	lsl.w	r3, r2, r3
 8000810:	43db      	mvns	r3, r3
 8000812:	693a      	ldr	r2, [r7, #16]
 8000814:	4013      	ands	r3, r2
 8000816:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000818:	683b      	ldr	r3, [r7, #0]
 800081a:	68da      	ldr	r2, [r3, #12]
 800081c:	697b      	ldr	r3, [r7, #20]
 800081e:	005b      	lsls	r3, r3, #1
 8000820:	fa02 f303 	lsl.w	r3, r2, r3
 8000824:	693a      	ldr	r2, [r7, #16]
 8000826:	4313      	orrs	r3, r2
 8000828:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	693a      	ldr	r2, [r7, #16]
 800082e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	685b      	ldr	r3, [r3, #4]
 8000834:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000836:	2201      	movs	r2, #1
 8000838:	697b      	ldr	r3, [r7, #20]
 800083a:	fa02 f303 	lsl.w	r3, r2, r3
 800083e:	43db      	mvns	r3, r3
 8000840:	693a      	ldr	r2, [r7, #16]
 8000842:	4013      	ands	r3, r2
 8000844:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000846:	683b      	ldr	r3, [r7, #0]
 8000848:	685b      	ldr	r3, [r3, #4]
 800084a:	091b      	lsrs	r3, r3, #4
 800084c:	f003 0201 	and.w	r2, r3, #1
 8000850:	697b      	ldr	r3, [r7, #20]
 8000852:	fa02 f303 	lsl.w	r3, r2, r3
 8000856:	693a      	ldr	r2, [r7, #16]
 8000858:	4313      	orrs	r3, r2
 800085a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	693a      	ldr	r2, [r7, #16]
 8000860:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	685b      	ldr	r3, [r3, #4]
 8000866:	f003 0303 	and.w	r3, r3, #3
 800086a:	2b03      	cmp	r3, #3
 800086c:	d017      	beq.n	800089e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	68db      	ldr	r3, [r3, #12]
 8000872:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000874:	697b      	ldr	r3, [r7, #20]
 8000876:	005b      	lsls	r3, r3, #1
 8000878:	2203      	movs	r2, #3
 800087a:	fa02 f303 	lsl.w	r3, r2, r3
 800087e:	43db      	mvns	r3, r3
 8000880:	693a      	ldr	r2, [r7, #16]
 8000882:	4013      	ands	r3, r2
 8000884:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000886:	683b      	ldr	r3, [r7, #0]
 8000888:	689a      	ldr	r2, [r3, #8]
 800088a:	697b      	ldr	r3, [r7, #20]
 800088c:	005b      	lsls	r3, r3, #1
 800088e:	fa02 f303 	lsl.w	r3, r2, r3
 8000892:	693a      	ldr	r2, [r7, #16]
 8000894:	4313      	orrs	r3, r2
 8000896:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	693a      	ldr	r2, [r7, #16]
 800089c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	685b      	ldr	r3, [r3, #4]
 80008a2:	f003 0303 	and.w	r3, r3, #3
 80008a6:	2b02      	cmp	r3, #2
 80008a8:	d123      	bne.n	80008f2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80008aa:	697b      	ldr	r3, [r7, #20]
 80008ac:	08da      	lsrs	r2, r3, #3
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	3208      	adds	r2, #8
 80008b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008b6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80008b8:	697b      	ldr	r3, [r7, #20]
 80008ba:	f003 0307 	and.w	r3, r3, #7
 80008be:	009b      	lsls	r3, r3, #2
 80008c0:	220f      	movs	r2, #15
 80008c2:	fa02 f303 	lsl.w	r3, r2, r3
 80008c6:	43db      	mvns	r3, r3
 80008c8:	693a      	ldr	r2, [r7, #16]
 80008ca:	4013      	ands	r3, r2
 80008cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80008ce:	683b      	ldr	r3, [r7, #0]
 80008d0:	691a      	ldr	r2, [r3, #16]
 80008d2:	697b      	ldr	r3, [r7, #20]
 80008d4:	f003 0307 	and.w	r3, r3, #7
 80008d8:	009b      	lsls	r3, r3, #2
 80008da:	fa02 f303 	lsl.w	r3, r2, r3
 80008de:	693a      	ldr	r2, [r7, #16]
 80008e0:	4313      	orrs	r3, r2
 80008e2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80008e4:	697b      	ldr	r3, [r7, #20]
 80008e6:	08da      	lsrs	r2, r3, #3
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	3208      	adds	r2, #8
 80008ec:	6939      	ldr	r1, [r7, #16]
 80008ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80008f8:	697b      	ldr	r3, [r7, #20]
 80008fa:	005b      	lsls	r3, r3, #1
 80008fc:	2203      	movs	r2, #3
 80008fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000902:	43db      	mvns	r3, r3
 8000904:	693a      	ldr	r2, [r7, #16]
 8000906:	4013      	ands	r3, r2
 8000908:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800090a:	683b      	ldr	r3, [r7, #0]
 800090c:	685b      	ldr	r3, [r3, #4]
 800090e:	f003 0203 	and.w	r2, r3, #3
 8000912:	697b      	ldr	r3, [r7, #20]
 8000914:	005b      	lsls	r3, r3, #1
 8000916:	fa02 f303 	lsl.w	r3, r2, r3
 800091a:	693a      	ldr	r2, [r7, #16]
 800091c:	4313      	orrs	r3, r2
 800091e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	693a      	ldr	r2, [r7, #16]
 8000924:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	685b      	ldr	r3, [r3, #4]
 800092a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800092e:	2b00      	cmp	r3, #0
 8000930:	f000 809a 	beq.w	8000a68 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000934:	4b55      	ldr	r3, [pc, #340]	; (8000a8c <HAL_GPIO_Init+0x2cc>)
 8000936:	699b      	ldr	r3, [r3, #24]
 8000938:	4a54      	ldr	r2, [pc, #336]	; (8000a8c <HAL_GPIO_Init+0x2cc>)
 800093a:	f043 0301 	orr.w	r3, r3, #1
 800093e:	6193      	str	r3, [r2, #24]
 8000940:	4b52      	ldr	r3, [pc, #328]	; (8000a8c <HAL_GPIO_Init+0x2cc>)
 8000942:	699b      	ldr	r3, [r3, #24]
 8000944:	f003 0301 	and.w	r3, r3, #1
 8000948:	60bb      	str	r3, [r7, #8]
 800094a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800094c:	4a50      	ldr	r2, [pc, #320]	; (8000a90 <HAL_GPIO_Init+0x2d0>)
 800094e:	697b      	ldr	r3, [r7, #20]
 8000950:	089b      	lsrs	r3, r3, #2
 8000952:	3302      	adds	r3, #2
 8000954:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000958:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800095a:	697b      	ldr	r3, [r7, #20]
 800095c:	f003 0303 	and.w	r3, r3, #3
 8000960:	009b      	lsls	r3, r3, #2
 8000962:	220f      	movs	r2, #15
 8000964:	fa02 f303 	lsl.w	r3, r2, r3
 8000968:	43db      	mvns	r3, r3
 800096a:	693a      	ldr	r2, [r7, #16]
 800096c:	4013      	ands	r3, r2
 800096e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000976:	d013      	beq.n	80009a0 <HAL_GPIO_Init+0x1e0>
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	4a46      	ldr	r2, [pc, #280]	; (8000a94 <HAL_GPIO_Init+0x2d4>)
 800097c:	4293      	cmp	r3, r2
 800097e:	d00d      	beq.n	800099c <HAL_GPIO_Init+0x1dc>
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	4a45      	ldr	r2, [pc, #276]	; (8000a98 <HAL_GPIO_Init+0x2d8>)
 8000984:	4293      	cmp	r3, r2
 8000986:	d007      	beq.n	8000998 <HAL_GPIO_Init+0x1d8>
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	4a44      	ldr	r2, [pc, #272]	; (8000a9c <HAL_GPIO_Init+0x2dc>)
 800098c:	4293      	cmp	r3, r2
 800098e:	d101      	bne.n	8000994 <HAL_GPIO_Init+0x1d4>
 8000990:	2303      	movs	r3, #3
 8000992:	e006      	b.n	80009a2 <HAL_GPIO_Init+0x1e2>
 8000994:	2305      	movs	r3, #5
 8000996:	e004      	b.n	80009a2 <HAL_GPIO_Init+0x1e2>
 8000998:	2302      	movs	r3, #2
 800099a:	e002      	b.n	80009a2 <HAL_GPIO_Init+0x1e2>
 800099c:	2301      	movs	r3, #1
 800099e:	e000      	b.n	80009a2 <HAL_GPIO_Init+0x1e2>
 80009a0:	2300      	movs	r3, #0
 80009a2:	697a      	ldr	r2, [r7, #20]
 80009a4:	f002 0203 	and.w	r2, r2, #3
 80009a8:	0092      	lsls	r2, r2, #2
 80009aa:	4093      	lsls	r3, r2
 80009ac:	693a      	ldr	r2, [r7, #16]
 80009ae:	4313      	orrs	r3, r2
 80009b0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80009b2:	4937      	ldr	r1, [pc, #220]	; (8000a90 <HAL_GPIO_Init+0x2d0>)
 80009b4:	697b      	ldr	r3, [r7, #20]
 80009b6:	089b      	lsrs	r3, r3, #2
 80009b8:	3302      	adds	r3, #2
 80009ba:	693a      	ldr	r2, [r7, #16]
 80009bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80009c0:	4b37      	ldr	r3, [pc, #220]	; (8000aa0 <HAL_GPIO_Init+0x2e0>)
 80009c2:	689b      	ldr	r3, [r3, #8]
 80009c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009c6:	68fb      	ldr	r3, [r7, #12]
 80009c8:	43db      	mvns	r3, r3
 80009ca:	693a      	ldr	r2, [r7, #16]
 80009cc:	4013      	ands	r3, r2
 80009ce:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	685b      	ldr	r3, [r3, #4]
 80009d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d003      	beq.n	80009e4 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80009dc:	693a      	ldr	r2, [r7, #16]
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	4313      	orrs	r3, r2
 80009e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80009e4:	4a2e      	ldr	r2, [pc, #184]	; (8000aa0 <HAL_GPIO_Init+0x2e0>)
 80009e6:	693b      	ldr	r3, [r7, #16]
 80009e8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80009ea:	4b2d      	ldr	r3, [pc, #180]	; (8000aa0 <HAL_GPIO_Init+0x2e0>)
 80009ec:	68db      	ldr	r3, [r3, #12]
 80009ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	43db      	mvns	r3, r3
 80009f4:	693a      	ldr	r2, [r7, #16]
 80009f6:	4013      	ands	r3, r2
 80009f8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80009fa:	683b      	ldr	r3, [r7, #0]
 80009fc:	685b      	ldr	r3, [r3, #4]
 80009fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d003      	beq.n	8000a0e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000a06:	693a      	ldr	r2, [r7, #16]
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	4313      	orrs	r3, r2
 8000a0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000a0e:	4a24      	ldr	r2, [pc, #144]	; (8000aa0 <HAL_GPIO_Init+0x2e0>)
 8000a10:	693b      	ldr	r3, [r7, #16]
 8000a12:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000a14:	4b22      	ldr	r3, [pc, #136]	; (8000aa0 <HAL_GPIO_Init+0x2e0>)
 8000a16:	685b      	ldr	r3, [r3, #4]
 8000a18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	43db      	mvns	r3, r3
 8000a1e:	693a      	ldr	r2, [r7, #16]
 8000a20:	4013      	ands	r3, r2
 8000a22:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000a24:	683b      	ldr	r3, [r7, #0]
 8000a26:	685b      	ldr	r3, [r3, #4]
 8000a28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d003      	beq.n	8000a38 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000a30:	693a      	ldr	r2, [r7, #16]
 8000a32:	68fb      	ldr	r3, [r7, #12]
 8000a34:	4313      	orrs	r3, r2
 8000a36:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000a38:	4a19      	ldr	r2, [pc, #100]	; (8000aa0 <HAL_GPIO_Init+0x2e0>)
 8000a3a:	693b      	ldr	r3, [r7, #16]
 8000a3c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a3e:	4b18      	ldr	r3, [pc, #96]	; (8000aa0 <HAL_GPIO_Init+0x2e0>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	43db      	mvns	r3, r3
 8000a48:	693a      	ldr	r2, [r7, #16]
 8000a4a:	4013      	ands	r3, r2
 8000a4c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	685b      	ldr	r3, [r3, #4]
 8000a52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d003      	beq.n	8000a62 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000a5a:	693a      	ldr	r2, [r7, #16]
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	4313      	orrs	r3, r2
 8000a60:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000a62:	4a0f      	ldr	r2, [pc, #60]	; (8000aa0 <HAL_GPIO_Init+0x2e0>)
 8000a64:	693b      	ldr	r3, [r7, #16]
 8000a66:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000a68:	697b      	ldr	r3, [r7, #20]
 8000a6a:	3301      	adds	r3, #1
 8000a6c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	681a      	ldr	r2, [r3, #0]
 8000a72:	697b      	ldr	r3, [r7, #20]
 8000a74:	fa22 f303 	lsr.w	r3, r2, r3
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	f47f aea9 	bne.w	80007d0 <HAL_GPIO_Init+0x10>
  }
}
 8000a7e:	bf00      	nop
 8000a80:	bf00      	nop
 8000a82:	371c      	adds	r7, #28
 8000a84:	46bd      	mov	sp, r7
 8000a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8a:	4770      	bx	lr
 8000a8c:	40021000 	.word	0x40021000
 8000a90:	40010000 	.word	0x40010000
 8000a94:	48000400 	.word	0x48000400
 8000a98:	48000800 	.word	0x48000800
 8000a9c:	48000c00 	.word	0x48000c00
 8000aa0:	40010400 	.word	0x40010400

08000aa4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000aaa:	af00      	add	r7, sp, #0
 8000aac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000ab0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000ab4:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000ab6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000aba:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d102      	bne.n	8000aca <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	f001 b823 	b.w	8001b10 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000aca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000ace:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	f003 0301 	and.w	r3, r3, #1
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	f000 817d 	beq.w	8000dda <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000ae0:	4bbc      	ldr	r3, [pc, #752]	; (8000dd4 <HAL_RCC_OscConfig+0x330>)
 8000ae2:	685b      	ldr	r3, [r3, #4]
 8000ae4:	f003 030c 	and.w	r3, r3, #12
 8000ae8:	2b04      	cmp	r3, #4
 8000aea:	d00c      	beq.n	8000b06 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000aec:	4bb9      	ldr	r3, [pc, #740]	; (8000dd4 <HAL_RCC_OscConfig+0x330>)
 8000aee:	685b      	ldr	r3, [r3, #4]
 8000af0:	f003 030c 	and.w	r3, r3, #12
 8000af4:	2b08      	cmp	r3, #8
 8000af6:	d15c      	bne.n	8000bb2 <HAL_RCC_OscConfig+0x10e>
 8000af8:	4bb6      	ldr	r3, [pc, #728]	; (8000dd4 <HAL_RCC_OscConfig+0x330>)
 8000afa:	685b      	ldr	r3, [r3, #4]
 8000afc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b04:	d155      	bne.n	8000bb2 <HAL_RCC_OscConfig+0x10e>
 8000b06:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b0a:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b0e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8000b12:	fa93 f3a3 	rbit	r3, r3
 8000b16:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000b1a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b1e:	fab3 f383 	clz	r3, r3
 8000b22:	b2db      	uxtb	r3, r3
 8000b24:	095b      	lsrs	r3, r3, #5
 8000b26:	b2db      	uxtb	r3, r3
 8000b28:	f043 0301 	orr.w	r3, r3, #1
 8000b2c:	b2db      	uxtb	r3, r3
 8000b2e:	2b01      	cmp	r3, #1
 8000b30:	d102      	bne.n	8000b38 <HAL_RCC_OscConfig+0x94>
 8000b32:	4ba8      	ldr	r3, [pc, #672]	; (8000dd4 <HAL_RCC_OscConfig+0x330>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	e015      	b.n	8000b64 <HAL_RCC_OscConfig+0xc0>
 8000b38:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b3c:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b40:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8000b44:	fa93 f3a3 	rbit	r3, r3
 8000b48:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000b4c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b50:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000b54:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8000b58:	fa93 f3a3 	rbit	r3, r3
 8000b5c:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8000b60:	4b9c      	ldr	r3, [pc, #624]	; (8000dd4 <HAL_RCC_OscConfig+0x330>)
 8000b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b64:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000b68:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8000b6c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000b70:	fa92 f2a2 	rbit	r2, r2
 8000b74:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8000b78:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8000b7c:	fab2 f282 	clz	r2, r2
 8000b80:	b2d2      	uxtb	r2, r2
 8000b82:	f042 0220 	orr.w	r2, r2, #32
 8000b86:	b2d2      	uxtb	r2, r2
 8000b88:	f002 021f 	and.w	r2, r2, #31
 8000b8c:	2101      	movs	r1, #1
 8000b8e:	fa01 f202 	lsl.w	r2, r1, r2
 8000b92:	4013      	ands	r3, r2
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	f000 811f 	beq.w	8000dd8 <HAL_RCC_OscConfig+0x334>
 8000b9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000b9e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	685b      	ldr	r3, [r3, #4]
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	f040 8116 	bne.w	8000dd8 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8000bac:	2301      	movs	r3, #1
 8000bae:	f000 bfaf 	b.w	8001b10 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000bb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000bb6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	685b      	ldr	r3, [r3, #4]
 8000bbe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000bc2:	d106      	bne.n	8000bd2 <HAL_RCC_OscConfig+0x12e>
 8000bc4:	4b83      	ldr	r3, [pc, #524]	; (8000dd4 <HAL_RCC_OscConfig+0x330>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4a82      	ldr	r2, [pc, #520]	; (8000dd4 <HAL_RCC_OscConfig+0x330>)
 8000bca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bce:	6013      	str	r3, [r2, #0]
 8000bd0:	e036      	b.n	8000c40 <HAL_RCC_OscConfig+0x19c>
 8000bd2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000bd6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	685b      	ldr	r3, [r3, #4]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d10c      	bne.n	8000bfc <HAL_RCC_OscConfig+0x158>
 8000be2:	4b7c      	ldr	r3, [pc, #496]	; (8000dd4 <HAL_RCC_OscConfig+0x330>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	4a7b      	ldr	r2, [pc, #492]	; (8000dd4 <HAL_RCC_OscConfig+0x330>)
 8000be8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000bec:	6013      	str	r3, [r2, #0]
 8000bee:	4b79      	ldr	r3, [pc, #484]	; (8000dd4 <HAL_RCC_OscConfig+0x330>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	4a78      	ldr	r2, [pc, #480]	; (8000dd4 <HAL_RCC_OscConfig+0x330>)
 8000bf4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000bf8:	6013      	str	r3, [r2, #0]
 8000bfa:	e021      	b.n	8000c40 <HAL_RCC_OscConfig+0x19c>
 8000bfc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000c00:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	685b      	ldr	r3, [r3, #4]
 8000c08:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c0c:	d10c      	bne.n	8000c28 <HAL_RCC_OscConfig+0x184>
 8000c0e:	4b71      	ldr	r3, [pc, #452]	; (8000dd4 <HAL_RCC_OscConfig+0x330>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	4a70      	ldr	r2, [pc, #448]	; (8000dd4 <HAL_RCC_OscConfig+0x330>)
 8000c14:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c18:	6013      	str	r3, [r2, #0]
 8000c1a:	4b6e      	ldr	r3, [pc, #440]	; (8000dd4 <HAL_RCC_OscConfig+0x330>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	4a6d      	ldr	r2, [pc, #436]	; (8000dd4 <HAL_RCC_OscConfig+0x330>)
 8000c20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c24:	6013      	str	r3, [r2, #0]
 8000c26:	e00b      	b.n	8000c40 <HAL_RCC_OscConfig+0x19c>
 8000c28:	4b6a      	ldr	r3, [pc, #424]	; (8000dd4 <HAL_RCC_OscConfig+0x330>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	4a69      	ldr	r2, [pc, #420]	; (8000dd4 <HAL_RCC_OscConfig+0x330>)
 8000c2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c32:	6013      	str	r3, [r2, #0]
 8000c34:	4b67      	ldr	r3, [pc, #412]	; (8000dd4 <HAL_RCC_OscConfig+0x330>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	4a66      	ldr	r2, [pc, #408]	; (8000dd4 <HAL_RCC_OscConfig+0x330>)
 8000c3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c3e:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000c40:	4b64      	ldr	r3, [pc, #400]	; (8000dd4 <HAL_RCC_OscConfig+0x330>)
 8000c42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c44:	f023 020f 	bic.w	r2, r3, #15
 8000c48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000c4c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	689b      	ldr	r3, [r3, #8]
 8000c54:	495f      	ldr	r1, [pc, #380]	; (8000dd4 <HAL_RCC_OscConfig+0x330>)
 8000c56:	4313      	orrs	r3, r2
 8000c58:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000c5e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	685b      	ldr	r3, [r3, #4]
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d059      	beq.n	8000d1e <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c6a:	f7ff fc93 	bl	8000594 <HAL_GetTick>
 8000c6e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c72:	e00a      	b.n	8000c8a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c74:	f7ff fc8e 	bl	8000594 <HAL_GetTick>
 8000c78:	4602      	mov	r2, r0
 8000c7a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000c7e:	1ad3      	subs	r3, r2, r3
 8000c80:	2b64      	cmp	r3, #100	; 0x64
 8000c82:	d902      	bls.n	8000c8a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8000c84:	2303      	movs	r3, #3
 8000c86:	f000 bf43 	b.w	8001b10 <HAL_RCC_OscConfig+0x106c>
 8000c8a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c8e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c92:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8000c96:	fa93 f3a3 	rbit	r3, r3
 8000c9a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8000c9e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ca2:	fab3 f383 	clz	r3, r3
 8000ca6:	b2db      	uxtb	r3, r3
 8000ca8:	095b      	lsrs	r3, r3, #5
 8000caa:	b2db      	uxtb	r3, r3
 8000cac:	f043 0301 	orr.w	r3, r3, #1
 8000cb0:	b2db      	uxtb	r3, r3
 8000cb2:	2b01      	cmp	r3, #1
 8000cb4:	d102      	bne.n	8000cbc <HAL_RCC_OscConfig+0x218>
 8000cb6:	4b47      	ldr	r3, [pc, #284]	; (8000dd4 <HAL_RCC_OscConfig+0x330>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	e015      	b.n	8000ce8 <HAL_RCC_OscConfig+0x244>
 8000cbc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000cc0:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cc4:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8000cc8:	fa93 f3a3 	rbit	r3, r3
 8000ccc:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000cd0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000cd4:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000cd8:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8000cdc:	fa93 f3a3 	rbit	r3, r3
 8000ce0:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8000ce4:	4b3b      	ldr	r3, [pc, #236]	; (8000dd4 <HAL_RCC_OscConfig+0x330>)
 8000ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ce8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000cec:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8000cf0:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000cf4:	fa92 f2a2 	rbit	r2, r2
 8000cf8:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8000cfc:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8000d00:	fab2 f282 	clz	r2, r2
 8000d04:	b2d2      	uxtb	r2, r2
 8000d06:	f042 0220 	orr.w	r2, r2, #32
 8000d0a:	b2d2      	uxtb	r2, r2
 8000d0c:	f002 021f 	and.w	r2, r2, #31
 8000d10:	2101      	movs	r1, #1
 8000d12:	fa01 f202 	lsl.w	r2, r1, r2
 8000d16:	4013      	ands	r3, r2
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d0ab      	beq.n	8000c74 <HAL_RCC_OscConfig+0x1d0>
 8000d1c:	e05d      	b.n	8000dda <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d1e:	f7ff fc39 	bl	8000594 <HAL_GetTick>
 8000d22:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d26:	e00a      	b.n	8000d3e <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d28:	f7ff fc34 	bl	8000594 <HAL_GetTick>
 8000d2c:	4602      	mov	r2, r0
 8000d2e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000d32:	1ad3      	subs	r3, r2, r3
 8000d34:	2b64      	cmp	r3, #100	; 0x64
 8000d36:	d902      	bls.n	8000d3e <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8000d38:	2303      	movs	r3, #3
 8000d3a:	f000 bee9 	b.w	8001b10 <HAL_RCC_OscConfig+0x106c>
 8000d3e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d42:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d46:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8000d4a:	fa93 f3a3 	rbit	r3, r3
 8000d4e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8000d52:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d56:	fab3 f383 	clz	r3, r3
 8000d5a:	b2db      	uxtb	r3, r3
 8000d5c:	095b      	lsrs	r3, r3, #5
 8000d5e:	b2db      	uxtb	r3, r3
 8000d60:	f043 0301 	orr.w	r3, r3, #1
 8000d64:	b2db      	uxtb	r3, r3
 8000d66:	2b01      	cmp	r3, #1
 8000d68:	d102      	bne.n	8000d70 <HAL_RCC_OscConfig+0x2cc>
 8000d6a:	4b1a      	ldr	r3, [pc, #104]	; (8000dd4 <HAL_RCC_OscConfig+0x330>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	e015      	b.n	8000d9c <HAL_RCC_OscConfig+0x2f8>
 8000d70:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d74:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d78:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8000d7c:	fa93 f3a3 	rbit	r3, r3
 8000d80:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000d84:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d88:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000d8c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8000d90:	fa93 f3a3 	rbit	r3, r3
 8000d94:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8000d98:	4b0e      	ldr	r3, [pc, #56]	; (8000dd4 <HAL_RCC_OscConfig+0x330>)
 8000d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d9c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000da0:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8000da4:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000da8:	fa92 f2a2 	rbit	r2, r2
 8000dac:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8000db0:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8000db4:	fab2 f282 	clz	r2, r2
 8000db8:	b2d2      	uxtb	r2, r2
 8000dba:	f042 0220 	orr.w	r2, r2, #32
 8000dbe:	b2d2      	uxtb	r2, r2
 8000dc0:	f002 021f 	and.w	r2, r2, #31
 8000dc4:	2101      	movs	r1, #1
 8000dc6:	fa01 f202 	lsl.w	r2, r1, r2
 8000dca:	4013      	ands	r3, r2
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d1ab      	bne.n	8000d28 <HAL_RCC_OscConfig+0x284>
 8000dd0:	e003      	b.n	8000dda <HAL_RCC_OscConfig+0x336>
 8000dd2:	bf00      	nop
 8000dd4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000dd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000dda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000dde:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	f003 0302 	and.w	r3, r3, #2
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	f000 817d 	beq.w	80010ea <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000df0:	4ba6      	ldr	r3, [pc, #664]	; (800108c <HAL_RCC_OscConfig+0x5e8>)
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	f003 030c 	and.w	r3, r3, #12
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d00b      	beq.n	8000e14 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000dfc:	4ba3      	ldr	r3, [pc, #652]	; (800108c <HAL_RCC_OscConfig+0x5e8>)
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	f003 030c 	and.w	r3, r3, #12
 8000e04:	2b08      	cmp	r3, #8
 8000e06:	d172      	bne.n	8000eee <HAL_RCC_OscConfig+0x44a>
 8000e08:	4ba0      	ldr	r3, [pc, #640]	; (800108c <HAL_RCC_OscConfig+0x5e8>)
 8000e0a:	685b      	ldr	r3, [r3, #4]
 8000e0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d16c      	bne.n	8000eee <HAL_RCC_OscConfig+0x44a>
 8000e14:	2302      	movs	r3, #2
 8000e16:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e1a:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8000e1e:	fa93 f3a3 	rbit	r3, r3
 8000e22:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8000e26:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e2a:	fab3 f383 	clz	r3, r3
 8000e2e:	b2db      	uxtb	r3, r3
 8000e30:	095b      	lsrs	r3, r3, #5
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	f043 0301 	orr.w	r3, r3, #1
 8000e38:	b2db      	uxtb	r3, r3
 8000e3a:	2b01      	cmp	r3, #1
 8000e3c:	d102      	bne.n	8000e44 <HAL_RCC_OscConfig+0x3a0>
 8000e3e:	4b93      	ldr	r3, [pc, #588]	; (800108c <HAL_RCC_OscConfig+0x5e8>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	e013      	b.n	8000e6c <HAL_RCC_OscConfig+0x3c8>
 8000e44:	2302      	movs	r3, #2
 8000e46:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e4a:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8000e4e:	fa93 f3a3 	rbit	r3, r3
 8000e52:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000e56:	2302      	movs	r3, #2
 8000e58:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000e5c:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8000e60:	fa93 f3a3 	rbit	r3, r3
 8000e64:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8000e68:	4b88      	ldr	r3, [pc, #544]	; (800108c <HAL_RCC_OscConfig+0x5e8>)
 8000e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e6c:	2202      	movs	r2, #2
 8000e6e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8000e72:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000e76:	fa92 f2a2 	rbit	r2, r2
 8000e7a:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8000e7e:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8000e82:	fab2 f282 	clz	r2, r2
 8000e86:	b2d2      	uxtb	r2, r2
 8000e88:	f042 0220 	orr.w	r2, r2, #32
 8000e8c:	b2d2      	uxtb	r2, r2
 8000e8e:	f002 021f 	and.w	r2, r2, #31
 8000e92:	2101      	movs	r1, #1
 8000e94:	fa01 f202 	lsl.w	r2, r1, r2
 8000e98:	4013      	ands	r3, r2
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d00a      	beq.n	8000eb4 <HAL_RCC_OscConfig+0x410>
 8000e9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000ea2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	691b      	ldr	r3, [r3, #16]
 8000eaa:	2b01      	cmp	r3, #1
 8000eac:	d002      	beq.n	8000eb4 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8000eae:	2301      	movs	r3, #1
 8000eb0:	f000 be2e 	b.w	8001b10 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eb4:	4b75      	ldr	r3, [pc, #468]	; (800108c <HAL_RCC_OscConfig+0x5e8>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000ebc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000ec0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	695b      	ldr	r3, [r3, #20]
 8000ec8:	21f8      	movs	r1, #248	; 0xf8
 8000eca:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ece:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8000ed2:	fa91 f1a1 	rbit	r1, r1
 8000ed6:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8000eda:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8000ede:	fab1 f181 	clz	r1, r1
 8000ee2:	b2c9      	uxtb	r1, r1
 8000ee4:	408b      	lsls	r3, r1
 8000ee6:	4969      	ldr	r1, [pc, #420]	; (800108c <HAL_RCC_OscConfig+0x5e8>)
 8000ee8:	4313      	orrs	r3, r2
 8000eea:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000eec:	e0fd      	b.n	80010ea <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000eee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000ef2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	691b      	ldr	r3, [r3, #16]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	f000 8088 	beq.w	8001010 <HAL_RCC_OscConfig+0x56c>
 8000f00:	2301      	movs	r3, #1
 8000f02:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f06:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8000f0a:	fa93 f3a3 	rbit	r3, r3
 8000f0e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8000f12:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f16:	fab3 f383 	clz	r3, r3
 8000f1a:	b2db      	uxtb	r3, r3
 8000f1c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000f20:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000f24:	009b      	lsls	r3, r3, #2
 8000f26:	461a      	mov	r2, r3
 8000f28:	2301      	movs	r3, #1
 8000f2a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f2c:	f7ff fb32 	bl	8000594 <HAL_GetTick>
 8000f30:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f34:	e00a      	b.n	8000f4c <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f36:	f7ff fb2d 	bl	8000594 <HAL_GetTick>
 8000f3a:	4602      	mov	r2, r0
 8000f3c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000f40:	1ad3      	subs	r3, r2, r3
 8000f42:	2b02      	cmp	r3, #2
 8000f44:	d902      	bls.n	8000f4c <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8000f46:	2303      	movs	r3, #3
 8000f48:	f000 bde2 	b.w	8001b10 <HAL_RCC_OscConfig+0x106c>
 8000f4c:	2302      	movs	r3, #2
 8000f4e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f52:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8000f56:	fa93 f3a3 	rbit	r3, r3
 8000f5a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8000f5e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f62:	fab3 f383 	clz	r3, r3
 8000f66:	b2db      	uxtb	r3, r3
 8000f68:	095b      	lsrs	r3, r3, #5
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	f043 0301 	orr.w	r3, r3, #1
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	2b01      	cmp	r3, #1
 8000f74:	d102      	bne.n	8000f7c <HAL_RCC_OscConfig+0x4d8>
 8000f76:	4b45      	ldr	r3, [pc, #276]	; (800108c <HAL_RCC_OscConfig+0x5e8>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	e013      	b.n	8000fa4 <HAL_RCC_OscConfig+0x500>
 8000f7c:	2302      	movs	r3, #2
 8000f7e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f82:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8000f86:	fa93 f3a3 	rbit	r3, r3
 8000f8a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8000f8e:	2302      	movs	r3, #2
 8000f90:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8000f94:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8000f98:	fa93 f3a3 	rbit	r3, r3
 8000f9c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8000fa0:	4b3a      	ldr	r3, [pc, #232]	; (800108c <HAL_RCC_OscConfig+0x5e8>)
 8000fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fa4:	2202      	movs	r2, #2
 8000fa6:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8000faa:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8000fae:	fa92 f2a2 	rbit	r2, r2
 8000fb2:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8000fb6:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8000fba:	fab2 f282 	clz	r2, r2
 8000fbe:	b2d2      	uxtb	r2, r2
 8000fc0:	f042 0220 	orr.w	r2, r2, #32
 8000fc4:	b2d2      	uxtb	r2, r2
 8000fc6:	f002 021f 	and.w	r2, r2, #31
 8000fca:	2101      	movs	r1, #1
 8000fcc:	fa01 f202 	lsl.w	r2, r1, r2
 8000fd0:	4013      	ands	r3, r2
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d0af      	beq.n	8000f36 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fd6:	4b2d      	ldr	r3, [pc, #180]	; (800108c <HAL_RCC_OscConfig+0x5e8>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000fde:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000fe2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	695b      	ldr	r3, [r3, #20]
 8000fea:	21f8      	movs	r1, #248	; 0xf8
 8000fec:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ff0:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8000ff4:	fa91 f1a1 	rbit	r1, r1
 8000ff8:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8000ffc:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8001000:	fab1 f181 	clz	r1, r1
 8001004:	b2c9      	uxtb	r1, r1
 8001006:	408b      	lsls	r3, r1
 8001008:	4920      	ldr	r1, [pc, #128]	; (800108c <HAL_RCC_OscConfig+0x5e8>)
 800100a:	4313      	orrs	r3, r2
 800100c:	600b      	str	r3, [r1, #0]
 800100e:	e06c      	b.n	80010ea <HAL_RCC_OscConfig+0x646>
 8001010:	2301      	movs	r3, #1
 8001012:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001016:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800101a:	fa93 f3a3 	rbit	r3, r3
 800101e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8001022:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001026:	fab3 f383 	clz	r3, r3
 800102a:	b2db      	uxtb	r3, r3
 800102c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001030:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001034:	009b      	lsls	r3, r3, #2
 8001036:	461a      	mov	r2, r3
 8001038:	2300      	movs	r3, #0
 800103a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800103c:	f7ff faaa 	bl	8000594 <HAL_GetTick>
 8001040:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001044:	e00a      	b.n	800105c <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001046:	f7ff faa5 	bl	8000594 <HAL_GetTick>
 800104a:	4602      	mov	r2, r0
 800104c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001050:	1ad3      	subs	r3, r2, r3
 8001052:	2b02      	cmp	r3, #2
 8001054:	d902      	bls.n	800105c <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8001056:	2303      	movs	r3, #3
 8001058:	f000 bd5a 	b.w	8001b10 <HAL_RCC_OscConfig+0x106c>
 800105c:	2302      	movs	r3, #2
 800105e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001062:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001066:	fa93 f3a3 	rbit	r3, r3
 800106a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 800106e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001072:	fab3 f383 	clz	r3, r3
 8001076:	b2db      	uxtb	r3, r3
 8001078:	095b      	lsrs	r3, r3, #5
 800107a:	b2db      	uxtb	r3, r3
 800107c:	f043 0301 	orr.w	r3, r3, #1
 8001080:	b2db      	uxtb	r3, r3
 8001082:	2b01      	cmp	r3, #1
 8001084:	d104      	bne.n	8001090 <HAL_RCC_OscConfig+0x5ec>
 8001086:	4b01      	ldr	r3, [pc, #4]	; (800108c <HAL_RCC_OscConfig+0x5e8>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	e015      	b.n	80010b8 <HAL_RCC_OscConfig+0x614>
 800108c:	40021000 	.word	0x40021000
 8001090:	2302      	movs	r3, #2
 8001092:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001096:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800109a:	fa93 f3a3 	rbit	r3, r3
 800109e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80010a2:	2302      	movs	r3, #2
 80010a4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80010a8:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80010ac:	fa93 f3a3 	rbit	r3, r3
 80010b0:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80010b4:	4bc8      	ldr	r3, [pc, #800]	; (80013d8 <HAL_RCC_OscConfig+0x934>)
 80010b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010b8:	2202      	movs	r2, #2
 80010ba:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80010be:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80010c2:	fa92 f2a2 	rbit	r2, r2
 80010c6:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80010ca:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80010ce:	fab2 f282 	clz	r2, r2
 80010d2:	b2d2      	uxtb	r2, r2
 80010d4:	f042 0220 	orr.w	r2, r2, #32
 80010d8:	b2d2      	uxtb	r2, r2
 80010da:	f002 021f 	and.w	r2, r2, #31
 80010de:	2101      	movs	r1, #1
 80010e0:	fa01 f202 	lsl.w	r2, r1, r2
 80010e4:	4013      	ands	r3, r2
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d1ad      	bne.n	8001046 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80010ee:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f003 0308 	and.w	r3, r3, #8
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	f000 8110 	beq.w	8001320 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001100:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001104:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	699b      	ldr	r3, [r3, #24]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d079      	beq.n	8001204 <HAL_RCC_OscConfig+0x760>
 8001110:	2301      	movs	r3, #1
 8001112:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001116:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800111a:	fa93 f3a3 	rbit	r3, r3
 800111e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8001122:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001126:	fab3 f383 	clz	r3, r3
 800112a:	b2db      	uxtb	r3, r3
 800112c:	461a      	mov	r2, r3
 800112e:	4bab      	ldr	r3, [pc, #684]	; (80013dc <HAL_RCC_OscConfig+0x938>)
 8001130:	4413      	add	r3, r2
 8001132:	009b      	lsls	r3, r3, #2
 8001134:	461a      	mov	r2, r3
 8001136:	2301      	movs	r3, #1
 8001138:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800113a:	f7ff fa2b 	bl	8000594 <HAL_GetTick>
 800113e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001142:	e00a      	b.n	800115a <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001144:	f7ff fa26 	bl	8000594 <HAL_GetTick>
 8001148:	4602      	mov	r2, r0
 800114a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800114e:	1ad3      	subs	r3, r2, r3
 8001150:	2b02      	cmp	r3, #2
 8001152:	d902      	bls.n	800115a <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8001154:	2303      	movs	r3, #3
 8001156:	f000 bcdb 	b.w	8001b10 <HAL_RCC_OscConfig+0x106c>
 800115a:	2302      	movs	r3, #2
 800115c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001160:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001164:	fa93 f3a3 	rbit	r3, r3
 8001168:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800116c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001170:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001174:	2202      	movs	r2, #2
 8001176:	601a      	str	r2, [r3, #0]
 8001178:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800117c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	fa93 f2a3 	rbit	r2, r3
 8001186:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800118a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800118e:	601a      	str	r2, [r3, #0]
 8001190:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001194:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001198:	2202      	movs	r2, #2
 800119a:	601a      	str	r2, [r3, #0]
 800119c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	fa93 f2a3 	rbit	r2, r3
 80011aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011ae:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80011b2:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011b4:	4b88      	ldr	r3, [pc, #544]	; (80013d8 <HAL_RCC_OscConfig+0x934>)
 80011b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80011b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011bc:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80011c0:	2102      	movs	r1, #2
 80011c2:	6019      	str	r1, [r3, #0]
 80011c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011c8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	fa93 f1a3 	rbit	r1, r3
 80011d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011d6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80011da:	6019      	str	r1, [r3, #0]
  return result;
 80011dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011e0:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	fab3 f383 	clz	r3, r3
 80011ea:	b2db      	uxtb	r3, r3
 80011ec:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	f003 031f 	and.w	r3, r3, #31
 80011f6:	2101      	movs	r1, #1
 80011f8:	fa01 f303 	lsl.w	r3, r1, r3
 80011fc:	4013      	ands	r3, r2
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d0a0      	beq.n	8001144 <HAL_RCC_OscConfig+0x6a0>
 8001202:	e08d      	b.n	8001320 <HAL_RCC_OscConfig+0x87c>
 8001204:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001208:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800120c:	2201      	movs	r2, #1
 800120e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001210:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001214:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	fa93 f2a3 	rbit	r2, r3
 800121e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001222:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001226:	601a      	str	r2, [r3, #0]
  return result;
 8001228:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800122c:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001230:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001232:	fab3 f383 	clz	r3, r3
 8001236:	b2db      	uxtb	r3, r3
 8001238:	461a      	mov	r2, r3
 800123a:	4b68      	ldr	r3, [pc, #416]	; (80013dc <HAL_RCC_OscConfig+0x938>)
 800123c:	4413      	add	r3, r2
 800123e:	009b      	lsls	r3, r3, #2
 8001240:	461a      	mov	r2, r3
 8001242:	2300      	movs	r3, #0
 8001244:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001246:	f7ff f9a5 	bl	8000594 <HAL_GetTick>
 800124a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800124e:	e00a      	b.n	8001266 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001250:	f7ff f9a0 	bl	8000594 <HAL_GetTick>
 8001254:	4602      	mov	r2, r0
 8001256:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800125a:	1ad3      	subs	r3, r2, r3
 800125c:	2b02      	cmp	r3, #2
 800125e:	d902      	bls.n	8001266 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8001260:	2303      	movs	r3, #3
 8001262:	f000 bc55 	b.w	8001b10 <HAL_RCC_OscConfig+0x106c>
 8001266:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800126a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800126e:	2202      	movs	r2, #2
 8001270:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001272:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001276:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	fa93 f2a3 	rbit	r2, r3
 8001280:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001284:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001288:	601a      	str	r2, [r3, #0]
 800128a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800128e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001292:	2202      	movs	r2, #2
 8001294:	601a      	str	r2, [r3, #0]
 8001296:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800129a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	fa93 f2a3 	rbit	r2, r3
 80012a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012a8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80012ac:	601a      	str	r2, [r3, #0]
 80012ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012b2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80012b6:	2202      	movs	r2, #2
 80012b8:	601a      	str	r2, [r3, #0]
 80012ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012be:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	fa93 f2a3 	rbit	r2, r3
 80012c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012cc:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80012d0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012d2:	4b41      	ldr	r3, [pc, #260]	; (80013d8 <HAL_RCC_OscConfig+0x934>)
 80012d4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80012d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012da:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80012de:	2102      	movs	r1, #2
 80012e0:	6019      	str	r1, [r3, #0]
 80012e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012e6:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	fa93 f1a3 	rbit	r1, r3
 80012f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012f4:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80012f8:	6019      	str	r1, [r3, #0]
  return result;
 80012fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012fe:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	fab3 f383 	clz	r3, r3
 8001308:	b2db      	uxtb	r3, r3
 800130a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800130e:	b2db      	uxtb	r3, r3
 8001310:	f003 031f 	and.w	r3, r3, #31
 8001314:	2101      	movs	r1, #1
 8001316:	fa01 f303 	lsl.w	r3, r1, r3
 800131a:	4013      	ands	r3, r2
 800131c:	2b00      	cmp	r3, #0
 800131e:	d197      	bne.n	8001250 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001320:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001324:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f003 0304 	and.w	r3, r3, #4
 8001330:	2b00      	cmp	r3, #0
 8001332:	f000 81a1 	beq.w	8001678 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001336:	2300      	movs	r3, #0
 8001338:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800133c:	4b26      	ldr	r3, [pc, #152]	; (80013d8 <HAL_RCC_OscConfig+0x934>)
 800133e:	69db      	ldr	r3, [r3, #28]
 8001340:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001344:	2b00      	cmp	r3, #0
 8001346:	d116      	bne.n	8001376 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001348:	4b23      	ldr	r3, [pc, #140]	; (80013d8 <HAL_RCC_OscConfig+0x934>)
 800134a:	69db      	ldr	r3, [r3, #28]
 800134c:	4a22      	ldr	r2, [pc, #136]	; (80013d8 <HAL_RCC_OscConfig+0x934>)
 800134e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001352:	61d3      	str	r3, [r2, #28]
 8001354:	4b20      	ldr	r3, [pc, #128]	; (80013d8 <HAL_RCC_OscConfig+0x934>)
 8001356:	69db      	ldr	r3, [r3, #28]
 8001358:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800135c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001360:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8001364:	601a      	str	r2, [r3, #0]
 8001366:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800136a:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800136e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001370:	2301      	movs	r3, #1
 8001372:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001376:	4b1a      	ldr	r3, [pc, #104]	; (80013e0 <HAL_RCC_OscConfig+0x93c>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800137e:	2b00      	cmp	r3, #0
 8001380:	d11a      	bne.n	80013b8 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001382:	4b17      	ldr	r3, [pc, #92]	; (80013e0 <HAL_RCC_OscConfig+0x93c>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4a16      	ldr	r2, [pc, #88]	; (80013e0 <HAL_RCC_OscConfig+0x93c>)
 8001388:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800138c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800138e:	f7ff f901 	bl	8000594 <HAL_GetTick>
 8001392:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001396:	e009      	b.n	80013ac <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001398:	f7ff f8fc 	bl	8000594 <HAL_GetTick>
 800139c:	4602      	mov	r2, r0
 800139e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80013a2:	1ad3      	subs	r3, r2, r3
 80013a4:	2b64      	cmp	r3, #100	; 0x64
 80013a6:	d901      	bls.n	80013ac <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80013a8:	2303      	movs	r3, #3
 80013aa:	e3b1      	b.n	8001b10 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013ac:	4b0c      	ldr	r3, [pc, #48]	; (80013e0 <HAL_RCC_OscConfig+0x93c>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d0ef      	beq.n	8001398 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013bc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	68db      	ldr	r3, [r3, #12]
 80013c4:	2b01      	cmp	r3, #1
 80013c6:	d10d      	bne.n	80013e4 <HAL_RCC_OscConfig+0x940>
 80013c8:	4b03      	ldr	r3, [pc, #12]	; (80013d8 <HAL_RCC_OscConfig+0x934>)
 80013ca:	6a1b      	ldr	r3, [r3, #32]
 80013cc:	4a02      	ldr	r2, [pc, #8]	; (80013d8 <HAL_RCC_OscConfig+0x934>)
 80013ce:	f043 0301 	orr.w	r3, r3, #1
 80013d2:	6213      	str	r3, [r2, #32]
 80013d4:	e03c      	b.n	8001450 <HAL_RCC_OscConfig+0x9ac>
 80013d6:	bf00      	nop
 80013d8:	40021000 	.word	0x40021000
 80013dc:	10908120 	.word	0x10908120
 80013e0:	40007000 	.word	0x40007000
 80013e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013e8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	68db      	ldr	r3, [r3, #12]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d10c      	bne.n	800140e <HAL_RCC_OscConfig+0x96a>
 80013f4:	4bc1      	ldr	r3, [pc, #772]	; (80016fc <HAL_RCC_OscConfig+0xc58>)
 80013f6:	6a1b      	ldr	r3, [r3, #32]
 80013f8:	4ac0      	ldr	r2, [pc, #768]	; (80016fc <HAL_RCC_OscConfig+0xc58>)
 80013fa:	f023 0301 	bic.w	r3, r3, #1
 80013fe:	6213      	str	r3, [r2, #32]
 8001400:	4bbe      	ldr	r3, [pc, #760]	; (80016fc <HAL_RCC_OscConfig+0xc58>)
 8001402:	6a1b      	ldr	r3, [r3, #32]
 8001404:	4abd      	ldr	r2, [pc, #756]	; (80016fc <HAL_RCC_OscConfig+0xc58>)
 8001406:	f023 0304 	bic.w	r3, r3, #4
 800140a:	6213      	str	r3, [r2, #32]
 800140c:	e020      	b.n	8001450 <HAL_RCC_OscConfig+0x9ac>
 800140e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001412:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	68db      	ldr	r3, [r3, #12]
 800141a:	2b05      	cmp	r3, #5
 800141c:	d10c      	bne.n	8001438 <HAL_RCC_OscConfig+0x994>
 800141e:	4bb7      	ldr	r3, [pc, #732]	; (80016fc <HAL_RCC_OscConfig+0xc58>)
 8001420:	6a1b      	ldr	r3, [r3, #32]
 8001422:	4ab6      	ldr	r2, [pc, #728]	; (80016fc <HAL_RCC_OscConfig+0xc58>)
 8001424:	f043 0304 	orr.w	r3, r3, #4
 8001428:	6213      	str	r3, [r2, #32]
 800142a:	4bb4      	ldr	r3, [pc, #720]	; (80016fc <HAL_RCC_OscConfig+0xc58>)
 800142c:	6a1b      	ldr	r3, [r3, #32]
 800142e:	4ab3      	ldr	r2, [pc, #716]	; (80016fc <HAL_RCC_OscConfig+0xc58>)
 8001430:	f043 0301 	orr.w	r3, r3, #1
 8001434:	6213      	str	r3, [r2, #32]
 8001436:	e00b      	b.n	8001450 <HAL_RCC_OscConfig+0x9ac>
 8001438:	4bb0      	ldr	r3, [pc, #704]	; (80016fc <HAL_RCC_OscConfig+0xc58>)
 800143a:	6a1b      	ldr	r3, [r3, #32]
 800143c:	4aaf      	ldr	r2, [pc, #700]	; (80016fc <HAL_RCC_OscConfig+0xc58>)
 800143e:	f023 0301 	bic.w	r3, r3, #1
 8001442:	6213      	str	r3, [r2, #32]
 8001444:	4bad      	ldr	r3, [pc, #692]	; (80016fc <HAL_RCC_OscConfig+0xc58>)
 8001446:	6a1b      	ldr	r3, [r3, #32]
 8001448:	4aac      	ldr	r2, [pc, #688]	; (80016fc <HAL_RCC_OscConfig+0xc58>)
 800144a:	f023 0304 	bic.w	r3, r3, #4
 800144e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001450:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001454:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	68db      	ldr	r3, [r3, #12]
 800145c:	2b00      	cmp	r3, #0
 800145e:	f000 8081 	beq.w	8001564 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001462:	f7ff f897 	bl	8000594 <HAL_GetTick>
 8001466:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800146a:	e00b      	b.n	8001484 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800146c:	f7ff f892 	bl	8000594 <HAL_GetTick>
 8001470:	4602      	mov	r2, r0
 8001472:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001476:	1ad3      	subs	r3, r2, r3
 8001478:	f241 3288 	movw	r2, #5000	; 0x1388
 800147c:	4293      	cmp	r3, r2
 800147e:	d901      	bls.n	8001484 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8001480:	2303      	movs	r3, #3
 8001482:	e345      	b.n	8001b10 <HAL_RCC_OscConfig+0x106c>
 8001484:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001488:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800148c:	2202      	movs	r2, #2
 800148e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001490:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001494:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	fa93 f2a3 	rbit	r2, r3
 800149e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014a2:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80014a6:	601a      	str	r2, [r3, #0]
 80014a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014ac:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80014b0:	2202      	movs	r2, #2
 80014b2:	601a      	str	r2, [r3, #0]
 80014b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014b8:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	fa93 f2a3 	rbit	r2, r3
 80014c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014c6:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80014ca:	601a      	str	r2, [r3, #0]
  return result;
 80014cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014d0:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80014d4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014d6:	fab3 f383 	clz	r3, r3
 80014da:	b2db      	uxtb	r3, r3
 80014dc:	095b      	lsrs	r3, r3, #5
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	f043 0302 	orr.w	r3, r3, #2
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	2b02      	cmp	r3, #2
 80014e8:	d102      	bne.n	80014f0 <HAL_RCC_OscConfig+0xa4c>
 80014ea:	4b84      	ldr	r3, [pc, #528]	; (80016fc <HAL_RCC_OscConfig+0xc58>)
 80014ec:	6a1b      	ldr	r3, [r3, #32]
 80014ee:	e013      	b.n	8001518 <HAL_RCC_OscConfig+0xa74>
 80014f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014f4:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80014f8:	2202      	movs	r2, #2
 80014fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001500:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	fa93 f2a3 	rbit	r2, r3
 800150a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800150e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8001512:	601a      	str	r2, [r3, #0]
 8001514:	4b79      	ldr	r3, [pc, #484]	; (80016fc <HAL_RCC_OscConfig+0xc58>)
 8001516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001518:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800151c:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8001520:	2102      	movs	r1, #2
 8001522:	6011      	str	r1, [r2, #0]
 8001524:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001528:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 800152c:	6812      	ldr	r2, [r2, #0]
 800152e:	fa92 f1a2 	rbit	r1, r2
 8001532:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001536:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800153a:	6011      	str	r1, [r2, #0]
  return result;
 800153c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001540:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8001544:	6812      	ldr	r2, [r2, #0]
 8001546:	fab2 f282 	clz	r2, r2
 800154a:	b2d2      	uxtb	r2, r2
 800154c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001550:	b2d2      	uxtb	r2, r2
 8001552:	f002 021f 	and.w	r2, r2, #31
 8001556:	2101      	movs	r1, #1
 8001558:	fa01 f202 	lsl.w	r2, r1, r2
 800155c:	4013      	ands	r3, r2
 800155e:	2b00      	cmp	r3, #0
 8001560:	d084      	beq.n	800146c <HAL_RCC_OscConfig+0x9c8>
 8001562:	e07f      	b.n	8001664 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001564:	f7ff f816 	bl	8000594 <HAL_GetTick>
 8001568:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800156c:	e00b      	b.n	8001586 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800156e:	f7ff f811 	bl	8000594 <HAL_GetTick>
 8001572:	4602      	mov	r2, r0
 8001574:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	f241 3288 	movw	r2, #5000	; 0x1388
 800157e:	4293      	cmp	r3, r2
 8001580:	d901      	bls.n	8001586 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8001582:	2303      	movs	r3, #3
 8001584:	e2c4      	b.n	8001b10 <HAL_RCC_OscConfig+0x106c>
 8001586:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800158a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800158e:	2202      	movs	r2, #2
 8001590:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001592:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001596:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	fa93 f2a3 	rbit	r2, r3
 80015a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015a4:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80015a8:	601a      	str	r2, [r3, #0]
 80015aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015ae:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80015b2:	2202      	movs	r2, #2
 80015b4:	601a      	str	r2, [r3, #0]
 80015b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015ba:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	fa93 f2a3 	rbit	r2, r3
 80015c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015c8:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80015cc:	601a      	str	r2, [r3, #0]
  return result;
 80015ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015d2:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80015d6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015d8:	fab3 f383 	clz	r3, r3
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	095b      	lsrs	r3, r3, #5
 80015e0:	b2db      	uxtb	r3, r3
 80015e2:	f043 0302 	orr.w	r3, r3, #2
 80015e6:	b2db      	uxtb	r3, r3
 80015e8:	2b02      	cmp	r3, #2
 80015ea:	d102      	bne.n	80015f2 <HAL_RCC_OscConfig+0xb4e>
 80015ec:	4b43      	ldr	r3, [pc, #268]	; (80016fc <HAL_RCC_OscConfig+0xc58>)
 80015ee:	6a1b      	ldr	r3, [r3, #32]
 80015f0:	e013      	b.n	800161a <HAL_RCC_OscConfig+0xb76>
 80015f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015f6:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80015fa:	2202      	movs	r2, #2
 80015fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001602:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	fa93 f2a3 	rbit	r2, r3
 800160c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001610:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8001614:	601a      	str	r2, [r3, #0]
 8001616:	4b39      	ldr	r3, [pc, #228]	; (80016fc <HAL_RCC_OscConfig+0xc58>)
 8001618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800161a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800161e:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8001622:	2102      	movs	r1, #2
 8001624:	6011      	str	r1, [r2, #0]
 8001626:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800162a:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800162e:	6812      	ldr	r2, [r2, #0]
 8001630:	fa92 f1a2 	rbit	r1, r2
 8001634:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001638:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800163c:	6011      	str	r1, [r2, #0]
  return result;
 800163e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001642:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8001646:	6812      	ldr	r2, [r2, #0]
 8001648:	fab2 f282 	clz	r2, r2
 800164c:	b2d2      	uxtb	r2, r2
 800164e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001652:	b2d2      	uxtb	r2, r2
 8001654:	f002 021f 	and.w	r2, r2, #31
 8001658:	2101      	movs	r1, #1
 800165a:	fa01 f202 	lsl.w	r2, r1, r2
 800165e:	4013      	ands	r3, r2
 8001660:	2b00      	cmp	r3, #0
 8001662:	d184      	bne.n	800156e <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001664:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001668:	2b01      	cmp	r3, #1
 800166a:	d105      	bne.n	8001678 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800166c:	4b23      	ldr	r3, [pc, #140]	; (80016fc <HAL_RCC_OscConfig+0xc58>)
 800166e:	69db      	ldr	r3, [r3, #28]
 8001670:	4a22      	ldr	r2, [pc, #136]	; (80016fc <HAL_RCC_OscConfig+0xc58>)
 8001672:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001676:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001678:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800167c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	69db      	ldr	r3, [r3, #28]
 8001684:	2b00      	cmp	r3, #0
 8001686:	f000 8242 	beq.w	8001b0e <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800168a:	4b1c      	ldr	r3, [pc, #112]	; (80016fc <HAL_RCC_OscConfig+0xc58>)
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	f003 030c 	and.w	r3, r3, #12
 8001692:	2b08      	cmp	r3, #8
 8001694:	f000 8213 	beq.w	8001abe <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001698:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800169c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	69db      	ldr	r3, [r3, #28]
 80016a4:	2b02      	cmp	r3, #2
 80016a6:	f040 8162 	bne.w	800196e <HAL_RCC_OscConfig+0xeca>
 80016aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016ae:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80016b2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80016b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016bc:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	fa93 f2a3 	rbit	r2, r3
 80016c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016ca:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80016ce:	601a      	str	r2, [r3, #0]
  return result;
 80016d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016d4:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80016d8:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016da:	fab3 f383 	clz	r3, r3
 80016de:	b2db      	uxtb	r3, r3
 80016e0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80016e4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80016e8:	009b      	lsls	r3, r3, #2
 80016ea:	461a      	mov	r2, r3
 80016ec:	2300      	movs	r3, #0
 80016ee:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016f0:	f7fe ff50 	bl	8000594 <HAL_GetTick>
 80016f4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016f8:	e00c      	b.n	8001714 <HAL_RCC_OscConfig+0xc70>
 80016fa:	bf00      	nop
 80016fc:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001700:	f7fe ff48 	bl	8000594 <HAL_GetTick>
 8001704:	4602      	mov	r2, r0
 8001706:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800170a:	1ad3      	subs	r3, r2, r3
 800170c:	2b02      	cmp	r3, #2
 800170e:	d901      	bls.n	8001714 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8001710:	2303      	movs	r3, #3
 8001712:	e1fd      	b.n	8001b10 <HAL_RCC_OscConfig+0x106c>
 8001714:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001718:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800171c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001720:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001722:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001726:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	fa93 f2a3 	rbit	r2, r3
 8001730:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001734:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001738:	601a      	str	r2, [r3, #0]
  return result;
 800173a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800173e:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001742:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001744:	fab3 f383 	clz	r3, r3
 8001748:	b2db      	uxtb	r3, r3
 800174a:	095b      	lsrs	r3, r3, #5
 800174c:	b2db      	uxtb	r3, r3
 800174e:	f043 0301 	orr.w	r3, r3, #1
 8001752:	b2db      	uxtb	r3, r3
 8001754:	2b01      	cmp	r3, #1
 8001756:	d102      	bne.n	800175e <HAL_RCC_OscConfig+0xcba>
 8001758:	4bb0      	ldr	r3, [pc, #704]	; (8001a1c <HAL_RCC_OscConfig+0xf78>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	e027      	b.n	80017ae <HAL_RCC_OscConfig+0xd0a>
 800175e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001762:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001766:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800176a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800176c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001770:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	fa93 f2a3 	rbit	r2, r3
 800177a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800177e:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001782:	601a      	str	r2, [r3, #0]
 8001784:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001788:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800178c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001790:	601a      	str	r2, [r3, #0]
 8001792:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001796:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	fa93 f2a3 	rbit	r2, r3
 80017a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017a4:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80017a8:	601a      	str	r2, [r3, #0]
 80017aa:	4b9c      	ldr	r3, [pc, #624]	; (8001a1c <HAL_RCC_OscConfig+0xf78>)
 80017ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ae:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80017b2:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80017b6:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80017ba:	6011      	str	r1, [r2, #0]
 80017bc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80017c0:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80017c4:	6812      	ldr	r2, [r2, #0]
 80017c6:	fa92 f1a2 	rbit	r1, r2
 80017ca:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80017ce:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80017d2:	6011      	str	r1, [r2, #0]
  return result;
 80017d4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80017d8:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80017dc:	6812      	ldr	r2, [r2, #0]
 80017de:	fab2 f282 	clz	r2, r2
 80017e2:	b2d2      	uxtb	r2, r2
 80017e4:	f042 0220 	orr.w	r2, r2, #32
 80017e8:	b2d2      	uxtb	r2, r2
 80017ea:	f002 021f 	and.w	r2, r2, #31
 80017ee:	2101      	movs	r1, #1
 80017f0:	fa01 f202 	lsl.w	r2, r1, r2
 80017f4:	4013      	ands	r3, r2
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d182      	bne.n	8001700 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80017fa:	4b88      	ldr	r3, [pc, #544]	; (8001a1c <HAL_RCC_OscConfig+0xf78>)
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001802:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001806:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800180e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001812:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	6a1b      	ldr	r3, [r3, #32]
 800181a:	430b      	orrs	r3, r1
 800181c:	497f      	ldr	r1, [pc, #508]	; (8001a1c <HAL_RCC_OscConfig+0xf78>)
 800181e:	4313      	orrs	r3, r2
 8001820:	604b      	str	r3, [r1, #4]
 8001822:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001826:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800182a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800182e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001830:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001834:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	fa93 f2a3 	rbit	r2, r3
 800183e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001842:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001846:	601a      	str	r2, [r3, #0]
  return result;
 8001848:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800184c:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001850:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001852:	fab3 f383 	clz	r3, r3
 8001856:	b2db      	uxtb	r3, r3
 8001858:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800185c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001860:	009b      	lsls	r3, r3, #2
 8001862:	461a      	mov	r2, r3
 8001864:	2301      	movs	r3, #1
 8001866:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001868:	f7fe fe94 	bl	8000594 <HAL_GetTick>
 800186c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001870:	e009      	b.n	8001886 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001872:	f7fe fe8f 	bl	8000594 <HAL_GetTick>
 8001876:	4602      	mov	r2, r0
 8001878:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800187c:	1ad3      	subs	r3, r2, r3
 800187e:	2b02      	cmp	r3, #2
 8001880:	d901      	bls.n	8001886 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8001882:	2303      	movs	r3, #3
 8001884:	e144      	b.n	8001b10 <HAL_RCC_OscConfig+0x106c>
 8001886:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800188a:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800188e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001892:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001894:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001898:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	fa93 f2a3 	rbit	r2, r3
 80018a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018a6:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80018aa:	601a      	str	r2, [r3, #0]
  return result;
 80018ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018b0:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80018b4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018b6:	fab3 f383 	clz	r3, r3
 80018ba:	b2db      	uxtb	r3, r3
 80018bc:	095b      	lsrs	r3, r3, #5
 80018be:	b2db      	uxtb	r3, r3
 80018c0:	f043 0301 	orr.w	r3, r3, #1
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	2b01      	cmp	r3, #1
 80018c8:	d102      	bne.n	80018d0 <HAL_RCC_OscConfig+0xe2c>
 80018ca:	4b54      	ldr	r3, [pc, #336]	; (8001a1c <HAL_RCC_OscConfig+0xf78>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	e027      	b.n	8001920 <HAL_RCC_OscConfig+0xe7c>
 80018d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018d4:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80018d8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018e2:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	fa93 f2a3 	rbit	r2, r3
 80018ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018f0:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80018f4:	601a      	str	r2, [r3, #0]
 80018f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018fa:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80018fe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001902:	601a      	str	r2, [r3, #0]
 8001904:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001908:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	fa93 f2a3 	rbit	r2, r3
 8001912:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001916:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800191a:	601a      	str	r2, [r3, #0]
 800191c:	4b3f      	ldr	r3, [pc, #252]	; (8001a1c <HAL_RCC_OscConfig+0xf78>)
 800191e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001920:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001924:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001928:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800192c:	6011      	str	r1, [r2, #0]
 800192e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001932:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001936:	6812      	ldr	r2, [r2, #0]
 8001938:	fa92 f1a2 	rbit	r1, r2
 800193c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001940:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001944:	6011      	str	r1, [r2, #0]
  return result;
 8001946:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800194a:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800194e:	6812      	ldr	r2, [r2, #0]
 8001950:	fab2 f282 	clz	r2, r2
 8001954:	b2d2      	uxtb	r2, r2
 8001956:	f042 0220 	orr.w	r2, r2, #32
 800195a:	b2d2      	uxtb	r2, r2
 800195c:	f002 021f 	and.w	r2, r2, #31
 8001960:	2101      	movs	r1, #1
 8001962:	fa01 f202 	lsl.w	r2, r1, r2
 8001966:	4013      	ands	r3, r2
 8001968:	2b00      	cmp	r3, #0
 800196a:	d082      	beq.n	8001872 <HAL_RCC_OscConfig+0xdce>
 800196c:	e0cf      	b.n	8001b0e <HAL_RCC_OscConfig+0x106a>
 800196e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001972:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001976:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800197a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800197c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001980:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	fa93 f2a3 	rbit	r2, r3
 800198a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800198e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001992:	601a      	str	r2, [r3, #0]
  return result;
 8001994:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001998:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800199c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800199e:	fab3 f383 	clz	r3, r3
 80019a2:	b2db      	uxtb	r3, r3
 80019a4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80019a8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80019ac:	009b      	lsls	r3, r3, #2
 80019ae:	461a      	mov	r2, r3
 80019b0:	2300      	movs	r3, #0
 80019b2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019b4:	f7fe fdee 	bl	8000594 <HAL_GetTick>
 80019b8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019bc:	e009      	b.n	80019d2 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019be:	f7fe fde9 	bl	8000594 <HAL_GetTick>
 80019c2:	4602      	mov	r2, r0
 80019c4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80019c8:	1ad3      	subs	r3, r2, r3
 80019ca:	2b02      	cmp	r3, #2
 80019cc:	d901      	bls.n	80019d2 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 80019ce:	2303      	movs	r3, #3
 80019d0:	e09e      	b.n	8001b10 <HAL_RCC_OscConfig+0x106c>
 80019d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019d6:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80019da:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019e4:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	fa93 f2a3 	rbit	r2, r3
 80019ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019f2:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80019f6:	601a      	str	r2, [r3, #0]
  return result;
 80019f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019fc:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001a00:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a02:	fab3 f383 	clz	r3, r3
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	095b      	lsrs	r3, r3, #5
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	f043 0301 	orr.w	r3, r3, #1
 8001a10:	b2db      	uxtb	r3, r3
 8001a12:	2b01      	cmp	r3, #1
 8001a14:	d104      	bne.n	8001a20 <HAL_RCC_OscConfig+0xf7c>
 8001a16:	4b01      	ldr	r3, [pc, #4]	; (8001a1c <HAL_RCC_OscConfig+0xf78>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	e029      	b.n	8001a70 <HAL_RCC_OscConfig+0xfcc>
 8001a1c:	40021000 	.word	0x40021000
 8001a20:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a24:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001a28:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a2c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a32:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	fa93 f2a3 	rbit	r2, r3
 8001a3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a40:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8001a44:	601a      	str	r2, [r3, #0]
 8001a46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a4a:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001a4e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a52:	601a      	str	r2, [r3, #0]
 8001a54:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a58:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	fa93 f2a3 	rbit	r2, r3
 8001a62:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a66:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8001a6a:	601a      	str	r2, [r3, #0]
 8001a6c:	4b2b      	ldr	r3, [pc, #172]	; (8001b1c <HAL_RCC_OscConfig+0x1078>)
 8001a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a70:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a74:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001a78:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001a7c:	6011      	str	r1, [r2, #0]
 8001a7e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a82:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001a86:	6812      	ldr	r2, [r2, #0]
 8001a88:	fa92 f1a2 	rbit	r1, r2
 8001a8c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a90:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001a94:	6011      	str	r1, [r2, #0]
  return result;
 8001a96:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a9a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001a9e:	6812      	ldr	r2, [r2, #0]
 8001aa0:	fab2 f282 	clz	r2, r2
 8001aa4:	b2d2      	uxtb	r2, r2
 8001aa6:	f042 0220 	orr.w	r2, r2, #32
 8001aaa:	b2d2      	uxtb	r2, r2
 8001aac:	f002 021f 	and.w	r2, r2, #31
 8001ab0:	2101      	movs	r1, #1
 8001ab2:	fa01 f202 	lsl.w	r2, r1, r2
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d180      	bne.n	80019be <HAL_RCC_OscConfig+0xf1a>
 8001abc:	e027      	b.n	8001b0e <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001abe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ac2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	69db      	ldr	r3, [r3, #28]
 8001aca:	2b01      	cmp	r3, #1
 8001acc:	d101      	bne.n	8001ad2 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	e01e      	b.n	8001b10 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001ad2:	4b12      	ldr	r3, [pc, #72]	; (8001b1c <HAL_RCC_OscConfig+0x1078>)
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001ada:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001ade:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001ae2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ae6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	6a1b      	ldr	r3, [r3, #32]
 8001aee:	429a      	cmp	r2, r3
 8001af0:	d10b      	bne.n	8001b0a <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001af2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001af6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001afa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001afe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001b06:	429a      	cmp	r2, r3
 8001b08:	d001      	beq.n	8001b0e <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e000      	b.n	8001b10 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8001b0e:	2300      	movs	r3, #0
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	40021000 	.word	0x40021000

08001b20 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b09e      	sub	sp, #120	; 0x78
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
 8001b28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d101      	bne.n	8001b38 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001b34:	2301      	movs	r3, #1
 8001b36:	e162      	b.n	8001dfe <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b38:	4b90      	ldr	r3, [pc, #576]	; (8001d7c <HAL_RCC_ClockConfig+0x25c>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f003 0307 	and.w	r3, r3, #7
 8001b40:	683a      	ldr	r2, [r7, #0]
 8001b42:	429a      	cmp	r2, r3
 8001b44:	d910      	bls.n	8001b68 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b46:	4b8d      	ldr	r3, [pc, #564]	; (8001d7c <HAL_RCC_ClockConfig+0x25c>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f023 0207 	bic.w	r2, r3, #7
 8001b4e:	498b      	ldr	r1, [pc, #556]	; (8001d7c <HAL_RCC_ClockConfig+0x25c>)
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	4313      	orrs	r3, r2
 8001b54:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b56:	4b89      	ldr	r3, [pc, #548]	; (8001d7c <HAL_RCC_ClockConfig+0x25c>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f003 0307 	and.w	r3, r3, #7
 8001b5e:	683a      	ldr	r2, [r7, #0]
 8001b60:	429a      	cmp	r2, r3
 8001b62:	d001      	beq.n	8001b68 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001b64:	2301      	movs	r3, #1
 8001b66:	e14a      	b.n	8001dfe <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f003 0302 	and.w	r3, r3, #2
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d008      	beq.n	8001b86 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b74:	4b82      	ldr	r3, [pc, #520]	; (8001d80 <HAL_RCC_ClockConfig+0x260>)
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	689b      	ldr	r3, [r3, #8]
 8001b80:	497f      	ldr	r1, [pc, #508]	; (8001d80 <HAL_RCC_ClockConfig+0x260>)
 8001b82:	4313      	orrs	r3, r2
 8001b84:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f003 0301 	and.w	r3, r3, #1
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	f000 80dc 	beq.w	8001d4c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	2b01      	cmp	r3, #1
 8001b9a:	d13c      	bne.n	8001c16 <HAL_RCC_ClockConfig+0xf6>
 8001b9c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ba0:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ba2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001ba4:	fa93 f3a3 	rbit	r3, r3
 8001ba8:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001baa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bac:	fab3 f383 	clz	r3, r3
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	095b      	lsrs	r3, r3, #5
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	f043 0301 	orr.w	r3, r3, #1
 8001bba:	b2db      	uxtb	r3, r3
 8001bbc:	2b01      	cmp	r3, #1
 8001bbe:	d102      	bne.n	8001bc6 <HAL_RCC_ClockConfig+0xa6>
 8001bc0:	4b6f      	ldr	r3, [pc, #444]	; (8001d80 <HAL_RCC_ClockConfig+0x260>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	e00f      	b.n	8001be6 <HAL_RCC_ClockConfig+0xc6>
 8001bc6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001bca:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bcc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001bce:	fa93 f3a3 	rbit	r3, r3
 8001bd2:	667b      	str	r3, [r7, #100]	; 0x64
 8001bd4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001bd8:	663b      	str	r3, [r7, #96]	; 0x60
 8001bda:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001bdc:	fa93 f3a3 	rbit	r3, r3
 8001be0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001be2:	4b67      	ldr	r3, [pc, #412]	; (8001d80 <HAL_RCC_ClockConfig+0x260>)
 8001be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001be6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001bea:	65ba      	str	r2, [r7, #88]	; 0x58
 8001bec:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001bee:	fa92 f2a2 	rbit	r2, r2
 8001bf2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001bf4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001bf6:	fab2 f282 	clz	r2, r2
 8001bfa:	b2d2      	uxtb	r2, r2
 8001bfc:	f042 0220 	orr.w	r2, r2, #32
 8001c00:	b2d2      	uxtb	r2, r2
 8001c02:	f002 021f 	and.w	r2, r2, #31
 8001c06:	2101      	movs	r1, #1
 8001c08:	fa01 f202 	lsl.w	r2, r1, r2
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d17b      	bne.n	8001d0a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001c12:	2301      	movs	r3, #1
 8001c14:	e0f3      	b.n	8001dfe <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	2b02      	cmp	r3, #2
 8001c1c:	d13c      	bne.n	8001c98 <HAL_RCC_ClockConfig+0x178>
 8001c1e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c22:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c24:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001c26:	fa93 f3a3 	rbit	r3, r3
 8001c2a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001c2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c2e:	fab3 f383 	clz	r3, r3
 8001c32:	b2db      	uxtb	r3, r3
 8001c34:	095b      	lsrs	r3, r3, #5
 8001c36:	b2db      	uxtb	r3, r3
 8001c38:	f043 0301 	orr.w	r3, r3, #1
 8001c3c:	b2db      	uxtb	r3, r3
 8001c3e:	2b01      	cmp	r3, #1
 8001c40:	d102      	bne.n	8001c48 <HAL_RCC_ClockConfig+0x128>
 8001c42:	4b4f      	ldr	r3, [pc, #316]	; (8001d80 <HAL_RCC_ClockConfig+0x260>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	e00f      	b.n	8001c68 <HAL_RCC_ClockConfig+0x148>
 8001c48:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c4c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c50:	fa93 f3a3 	rbit	r3, r3
 8001c54:	647b      	str	r3, [r7, #68]	; 0x44
 8001c56:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c5a:	643b      	str	r3, [r7, #64]	; 0x40
 8001c5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c5e:	fa93 f3a3 	rbit	r3, r3
 8001c62:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c64:	4b46      	ldr	r3, [pc, #280]	; (8001d80 <HAL_RCC_ClockConfig+0x260>)
 8001c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c68:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c6c:	63ba      	str	r2, [r7, #56]	; 0x38
 8001c6e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001c70:	fa92 f2a2 	rbit	r2, r2
 8001c74:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001c76:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001c78:	fab2 f282 	clz	r2, r2
 8001c7c:	b2d2      	uxtb	r2, r2
 8001c7e:	f042 0220 	orr.w	r2, r2, #32
 8001c82:	b2d2      	uxtb	r2, r2
 8001c84:	f002 021f 	and.w	r2, r2, #31
 8001c88:	2101      	movs	r1, #1
 8001c8a:	fa01 f202 	lsl.w	r2, r1, r2
 8001c8e:	4013      	ands	r3, r2
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d13a      	bne.n	8001d0a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001c94:	2301      	movs	r3, #1
 8001c96:	e0b2      	b.n	8001dfe <HAL_RCC_ClockConfig+0x2de>
 8001c98:	2302      	movs	r3, #2
 8001c9a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c9e:	fa93 f3a3 	rbit	r3, r3
 8001ca2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001ca4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ca6:	fab3 f383 	clz	r3, r3
 8001caa:	b2db      	uxtb	r3, r3
 8001cac:	095b      	lsrs	r3, r3, #5
 8001cae:	b2db      	uxtb	r3, r3
 8001cb0:	f043 0301 	orr.w	r3, r3, #1
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	2b01      	cmp	r3, #1
 8001cb8:	d102      	bne.n	8001cc0 <HAL_RCC_ClockConfig+0x1a0>
 8001cba:	4b31      	ldr	r3, [pc, #196]	; (8001d80 <HAL_RCC_ClockConfig+0x260>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	e00d      	b.n	8001cdc <HAL_RCC_ClockConfig+0x1bc>
 8001cc0:	2302      	movs	r3, #2
 8001cc2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cc6:	fa93 f3a3 	rbit	r3, r3
 8001cca:	627b      	str	r3, [r7, #36]	; 0x24
 8001ccc:	2302      	movs	r3, #2
 8001cce:	623b      	str	r3, [r7, #32]
 8001cd0:	6a3b      	ldr	r3, [r7, #32]
 8001cd2:	fa93 f3a3 	rbit	r3, r3
 8001cd6:	61fb      	str	r3, [r7, #28]
 8001cd8:	4b29      	ldr	r3, [pc, #164]	; (8001d80 <HAL_RCC_ClockConfig+0x260>)
 8001cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cdc:	2202      	movs	r2, #2
 8001cde:	61ba      	str	r2, [r7, #24]
 8001ce0:	69ba      	ldr	r2, [r7, #24]
 8001ce2:	fa92 f2a2 	rbit	r2, r2
 8001ce6:	617a      	str	r2, [r7, #20]
  return result;
 8001ce8:	697a      	ldr	r2, [r7, #20]
 8001cea:	fab2 f282 	clz	r2, r2
 8001cee:	b2d2      	uxtb	r2, r2
 8001cf0:	f042 0220 	orr.w	r2, r2, #32
 8001cf4:	b2d2      	uxtb	r2, r2
 8001cf6:	f002 021f 	and.w	r2, r2, #31
 8001cfa:	2101      	movs	r1, #1
 8001cfc:	fa01 f202 	lsl.w	r2, r1, r2
 8001d00:	4013      	ands	r3, r2
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d101      	bne.n	8001d0a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	e079      	b.n	8001dfe <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d0a:	4b1d      	ldr	r3, [pc, #116]	; (8001d80 <HAL_RCC_ClockConfig+0x260>)
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	f023 0203 	bic.w	r2, r3, #3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	491a      	ldr	r1, [pc, #104]	; (8001d80 <HAL_RCC_ClockConfig+0x260>)
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d1c:	f7fe fc3a 	bl	8000594 <HAL_GetTick>
 8001d20:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d22:	e00a      	b.n	8001d3a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d24:	f7fe fc36 	bl	8000594 <HAL_GetTick>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d901      	bls.n	8001d3a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001d36:	2303      	movs	r3, #3
 8001d38:	e061      	b.n	8001dfe <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d3a:	4b11      	ldr	r3, [pc, #68]	; (8001d80 <HAL_RCC_ClockConfig+0x260>)
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	f003 020c 	and.w	r2, r3, #12
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	009b      	lsls	r3, r3, #2
 8001d48:	429a      	cmp	r2, r3
 8001d4a:	d1eb      	bne.n	8001d24 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d4c:	4b0b      	ldr	r3, [pc, #44]	; (8001d7c <HAL_RCC_ClockConfig+0x25c>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f003 0307 	and.w	r3, r3, #7
 8001d54:	683a      	ldr	r2, [r7, #0]
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d214      	bcs.n	8001d84 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d5a:	4b08      	ldr	r3, [pc, #32]	; (8001d7c <HAL_RCC_ClockConfig+0x25c>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f023 0207 	bic.w	r2, r3, #7
 8001d62:	4906      	ldr	r1, [pc, #24]	; (8001d7c <HAL_RCC_ClockConfig+0x25c>)
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	4313      	orrs	r3, r2
 8001d68:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d6a:	4b04      	ldr	r3, [pc, #16]	; (8001d7c <HAL_RCC_ClockConfig+0x25c>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 0307 	and.w	r3, r3, #7
 8001d72:	683a      	ldr	r2, [r7, #0]
 8001d74:	429a      	cmp	r2, r3
 8001d76:	d005      	beq.n	8001d84 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	e040      	b.n	8001dfe <HAL_RCC_ClockConfig+0x2de>
 8001d7c:	40022000 	.word	0x40022000
 8001d80:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f003 0304 	and.w	r3, r3, #4
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d008      	beq.n	8001da2 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d90:	4b1d      	ldr	r3, [pc, #116]	; (8001e08 <HAL_RCC_ClockConfig+0x2e8>)
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	68db      	ldr	r3, [r3, #12]
 8001d9c:	491a      	ldr	r1, [pc, #104]	; (8001e08 <HAL_RCC_ClockConfig+0x2e8>)
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f003 0308 	and.w	r3, r3, #8
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d009      	beq.n	8001dc2 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001dae:	4b16      	ldr	r3, [pc, #88]	; (8001e08 <HAL_RCC_ClockConfig+0x2e8>)
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	691b      	ldr	r3, [r3, #16]
 8001dba:	00db      	lsls	r3, r3, #3
 8001dbc:	4912      	ldr	r1, [pc, #72]	; (8001e08 <HAL_RCC_ClockConfig+0x2e8>)
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001dc2:	f000 f829 	bl	8001e18 <HAL_RCC_GetSysClockFreq>
 8001dc6:	4601      	mov	r1, r0
 8001dc8:	4b0f      	ldr	r3, [pc, #60]	; (8001e08 <HAL_RCC_ClockConfig+0x2e8>)
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001dd0:	22f0      	movs	r2, #240	; 0xf0
 8001dd2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dd4:	693a      	ldr	r2, [r7, #16]
 8001dd6:	fa92 f2a2 	rbit	r2, r2
 8001dda:	60fa      	str	r2, [r7, #12]
  return result;
 8001ddc:	68fa      	ldr	r2, [r7, #12]
 8001dde:	fab2 f282 	clz	r2, r2
 8001de2:	b2d2      	uxtb	r2, r2
 8001de4:	40d3      	lsrs	r3, r2
 8001de6:	4a09      	ldr	r2, [pc, #36]	; (8001e0c <HAL_RCC_ClockConfig+0x2ec>)
 8001de8:	5cd3      	ldrb	r3, [r2, r3]
 8001dea:	fa21 f303 	lsr.w	r3, r1, r3
 8001dee:	4a08      	ldr	r2, [pc, #32]	; (8001e10 <HAL_RCC_ClockConfig+0x2f0>)
 8001df0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001df2:	4b08      	ldr	r3, [pc, #32]	; (8001e14 <HAL_RCC_ClockConfig+0x2f4>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4618      	mov	r0, r3
 8001df8:	f7fe fb88 	bl	800050c <HAL_InitTick>
  
  return HAL_OK;
 8001dfc:	2300      	movs	r3, #0
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	3778      	adds	r7, #120	; 0x78
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	40021000 	.word	0x40021000
 8001e0c:	08002730 	.word	0x08002730
 8001e10:	20000000 	.word	0x20000000
 8001e14:	20000004 	.word	0x20000004

08001e18 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b08b      	sub	sp, #44	; 0x2c
 8001e1c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	61fb      	str	r3, [r7, #28]
 8001e22:	2300      	movs	r3, #0
 8001e24:	61bb      	str	r3, [r7, #24]
 8001e26:	2300      	movs	r3, #0
 8001e28:	627b      	str	r3, [r7, #36]	; 0x24
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001e32:	4b29      	ldr	r3, [pc, #164]	; (8001ed8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e38:	69fb      	ldr	r3, [r7, #28]
 8001e3a:	f003 030c 	and.w	r3, r3, #12
 8001e3e:	2b04      	cmp	r3, #4
 8001e40:	d002      	beq.n	8001e48 <HAL_RCC_GetSysClockFreq+0x30>
 8001e42:	2b08      	cmp	r3, #8
 8001e44:	d003      	beq.n	8001e4e <HAL_RCC_GetSysClockFreq+0x36>
 8001e46:	e03c      	b.n	8001ec2 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e48:	4b24      	ldr	r3, [pc, #144]	; (8001edc <HAL_RCC_GetSysClockFreq+0xc4>)
 8001e4a:	623b      	str	r3, [r7, #32]
      break;
 8001e4c:	e03c      	b.n	8001ec8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001e4e:	69fb      	ldr	r3, [r7, #28]
 8001e50:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001e54:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001e58:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e5a:	68ba      	ldr	r2, [r7, #8]
 8001e5c:	fa92 f2a2 	rbit	r2, r2
 8001e60:	607a      	str	r2, [r7, #4]
  return result;
 8001e62:	687a      	ldr	r2, [r7, #4]
 8001e64:	fab2 f282 	clz	r2, r2
 8001e68:	b2d2      	uxtb	r2, r2
 8001e6a:	40d3      	lsrs	r3, r2
 8001e6c:	4a1c      	ldr	r2, [pc, #112]	; (8001ee0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001e6e:	5cd3      	ldrb	r3, [r2, r3]
 8001e70:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001e72:	4b19      	ldr	r3, [pc, #100]	; (8001ed8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001e74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e76:	f003 030f 	and.w	r3, r3, #15
 8001e7a:	220f      	movs	r2, #15
 8001e7c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e7e:	693a      	ldr	r2, [r7, #16]
 8001e80:	fa92 f2a2 	rbit	r2, r2
 8001e84:	60fa      	str	r2, [r7, #12]
  return result;
 8001e86:	68fa      	ldr	r2, [r7, #12]
 8001e88:	fab2 f282 	clz	r2, r2
 8001e8c:	b2d2      	uxtb	r2, r2
 8001e8e:	40d3      	lsrs	r3, r2
 8001e90:	4a14      	ldr	r2, [pc, #80]	; (8001ee4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001e92:	5cd3      	ldrb	r3, [r2, r3]
 8001e94:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001e96:	69fb      	ldr	r3, [r7, #28]
 8001e98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d008      	beq.n	8001eb2 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001ea0:	4a0e      	ldr	r2, [pc, #56]	; (8001edc <HAL_RCC_GetSysClockFreq+0xc4>)
 8001ea2:	69bb      	ldr	r3, [r7, #24]
 8001ea4:	fbb2 f2f3 	udiv	r2, r2, r3
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	fb02 f303 	mul.w	r3, r2, r3
 8001eae:	627b      	str	r3, [r7, #36]	; 0x24
 8001eb0:	e004      	b.n	8001ebc <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001eb2:	697b      	ldr	r3, [r7, #20]
 8001eb4:	4a0c      	ldr	r2, [pc, #48]	; (8001ee8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001eb6:	fb02 f303 	mul.w	r3, r2, r3
 8001eba:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ebe:	623b      	str	r3, [r7, #32]
      break;
 8001ec0:	e002      	b.n	8001ec8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001ec2:	4b06      	ldr	r3, [pc, #24]	; (8001edc <HAL_RCC_GetSysClockFreq+0xc4>)
 8001ec4:	623b      	str	r3, [r7, #32]
      break;
 8001ec6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ec8:	6a3b      	ldr	r3, [r7, #32]
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	372c      	adds	r7, #44	; 0x2c
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr
 8001ed6:	bf00      	nop
 8001ed8:	40021000 	.word	0x40021000
 8001edc:	007a1200 	.word	0x007a1200
 8001ee0:	08002748 	.word	0x08002748
 8001ee4:	08002758 	.word	0x08002758
 8001ee8:	003d0900 	.word	0x003d0900

08001eec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ef0:	4b03      	ldr	r3, [pc, #12]	; (8001f00 <HAL_RCC_GetHCLKFreq+0x14>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop
 8001f00:	20000000 	.word	0x20000000

08001f04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b082      	sub	sp, #8
 8001f08:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001f0a:	f7ff ffef 	bl	8001eec <HAL_RCC_GetHCLKFreq>
 8001f0e:	4601      	mov	r1, r0
 8001f10:	4b0b      	ldr	r3, [pc, #44]	; (8001f40 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001f18:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001f1c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f1e:	687a      	ldr	r2, [r7, #4]
 8001f20:	fa92 f2a2 	rbit	r2, r2
 8001f24:	603a      	str	r2, [r7, #0]
  return result;
 8001f26:	683a      	ldr	r2, [r7, #0]
 8001f28:	fab2 f282 	clz	r2, r2
 8001f2c:	b2d2      	uxtb	r2, r2
 8001f2e:	40d3      	lsrs	r3, r2
 8001f30:	4a04      	ldr	r2, [pc, #16]	; (8001f44 <HAL_RCC_GetPCLK1Freq+0x40>)
 8001f32:	5cd3      	ldrb	r3, [r2, r3]
 8001f34:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8001f38:	4618      	mov	r0, r3
 8001f3a:	3708      	adds	r7, #8
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	40021000 	.word	0x40021000
 8001f44:	08002740 	.word	0x08002740

08001f48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001f4e:	f7ff ffcd 	bl	8001eec <HAL_RCC_GetHCLKFreq>
 8001f52:	4601      	mov	r1, r0
 8001f54:	4b0b      	ldr	r3, [pc, #44]	; (8001f84 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001f5c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001f60:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f62:	687a      	ldr	r2, [r7, #4]
 8001f64:	fa92 f2a2 	rbit	r2, r2
 8001f68:	603a      	str	r2, [r7, #0]
  return result;
 8001f6a:	683a      	ldr	r2, [r7, #0]
 8001f6c:	fab2 f282 	clz	r2, r2
 8001f70:	b2d2      	uxtb	r2, r2
 8001f72:	40d3      	lsrs	r3, r2
 8001f74:	4a04      	ldr	r2, [pc, #16]	; (8001f88 <HAL_RCC_GetPCLK2Freq+0x40>)
 8001f76:	5cd3      	ldrb	r3, [r2, r3]
 8001f78:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	3708      	adds	r7, #8
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	40021000 	.word	0x40021000
 8001f88:	08002740 	.word	0x08002740

08001f8c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b082      	sub	sp, #8
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d101      	bne.n	8001f9e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e040      	b.n	8002020 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d106      	bne.n	8001fb4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2200      	movs	r2, #0
 8001faa:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001fae:	6878      	ldr	r0, [r7, #4]
 8001fb0:	f7fe f9ec 	bl	800038c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2224      	movs	r2, #36	; 0x24
 8001fb8:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f022 0201 	bic.w	r2, r2, #1
 8001fc8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001fca:	6878      	ldr	r0, [r7, #4]
 8001fcc:	f000 f82c 	bl	8002028 <UART_SetConfig>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b01      	cmp	r3, #1
 8001fd4:	d101      	bne.n	8001fda <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e022      	b.n	8002020 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d002      	beq.n	8001fe8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f000 f956 	bl	8002294 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	685a      	ldr	r2, [r3, #4]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001ff6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	689a      	ldr	r2, [r3, #8]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002006:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f042 0201 	orr.w	r2, r2, #1
 8002016:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002018:	6878      	ldr	r0, [r7, #4]
 800201a:	f000 f9dd 	bl	80023d8 <UART_CheckIdleState>
 800201e:	4603      	mov	r3, r0
}
 8002020:	4618      	mov	r0, r3
 8002022:	3708      	adds	r7, #8
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}

08002028 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b088      	sub	sp, #32
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002030:	2300      	movs	r3, #0
 8002032:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	689a      	ldr	r2, [r3, #8]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	691b      	ldr	r3, [r3, #16]
 800203c:	431a      	orrs	r2, r3
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	695b      	ldr	r3, [r3, #20]
 8002042:	431a      	orrs	r2, r3
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	69db      	ldr	r3, [r3, #28]
 8002048:	4313      	orrs	r3, r2
 800204a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	681a      	ldr	r2, [r3, #0]
 8002052:	4b8a      	ldr	r3, [pc, #552]	; (800227c <UART_SetConfig+0x254>)
 8002054:	4013      	ands	r3, r2
 8002056:	687a      	ldr	r2, [r7, #4]
 8002058:	6812      	ldr	r2, [r2, #0]
 800205a:	6979      	ldr	r1, [r7, #20]
 800205c:	430b      	orrs	r3, r1
 800205e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	68da      	ldr	r2, [r3, #12]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	430a      	orrs	r2, r1
 8002074:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	699b      	ldr	r3, [r3, #24]
 800207a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6a1b      	ldr	r3, [r3, #32]
 8002080:	697a      	ldr	r2, [r7, #20]
 8002082:	4313      	orrs	r3, r2
 8002084:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	689b      	ldr	r3, [r3, #8]
 800208c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	697a      	ldr	r2, [r7, #20]
 8002096:	430a      	orrs	r2, r1
 8002098:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4a78      	ldr	r2, [pc, #480]	; (8002280 <UART_SetConfig+0x258>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d120      	bne.n	80020e6 <UART_SetConfig+0xbe>
 80020a4:	4b77      	ldr	r3, [pc, #476]	; (8002284 <UART_SetConfig+0x25c>)
 80020a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a8:	f003 0303 	and.w	r3, r3, #3
 80020ac:	2b03      	cmp	r3, #3
 80020ae:	d817      	bhi.n	80020e0 <UART_SetConfig+0xb8>
 80020b0:	a201      	add	r2, pc, #4	; (adr r2, 80020b8 <UART_SetConfig+0x90>)
 80020b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020b6:	bf00      	nop
 80020b8:	080020c9 	.word	0x080020c9
 80020bc:	080020d5 	.word	0x080020d5
 80020c0:	080020db 	.word	0x080020db
 80020c4:	080020cf 	.word	0x080020cf
 80020c8:	2300      	movs	r3, #0
 80020ca:	77fb      	strb	r3, [r7, #31]
 80020cc:	e01d      	b.n	800210a <UART_SetConfig+0xe2>
 80020ce:	2302      	movs	r3, #2
 80020d0:	77fb      	strb	r3, [r7, #31]
 80020d2:	e01a      	b.n	800210a <UART_SetConfig+0xe2>
 80020d4:	2304      	movs	r3, #4
 80020d6:	77fb      	strb	r3, [r7, #31]
 80020d8:	e017      	b.n	800210a <UART_SetConfig+0xe2>
 80020da:	2308      	movs	r3, #8
 80020dc:	77fb      	strb	r3, [r7, #31]
 80020de:	e014      	b.n	800210a <UART_SetConfig+0xe2>
 80020e0:	2310      	movs	r3, #16
 80020e2:	77fb      	strb	r3, [r7, #31]
 80020e4:	e011      	b.n	800210a <UART_SetConfig+0xe2>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a67      	ldr	r2, [pc, #412]	; (8002288 <UART_SetConfig+0x260>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d102      	bne.n	80020f6 <UART_SetConfig+0xce>
 80020f0:	2300      	movs	r3, #0
 80020f2:	77fb      	strb	r3, [r7, #31]
 80020f4:	e009      	b.n	800210a <UART_SetConfig+0xe2>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4a64      	ldr	r2, [pc, #400]	; (800228c <UART_SetConfig+0x264>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d102      	bne.n	8002106 <UART_SetConfig+0xde>
 8002100:	2300      	movs	r3, #0
 8002102:	77fb      	strb	r3, [r7, #31]
 8002104:	e001      	b.n	800210a <UART_SetConfig+0xe2>
 8002106:	2310      	movs	r3, #16
 8002108:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	69db      	ldr	r3, [r3, #28]
 800210e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002112:	d15a      	bne.n	80021ca <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8002114:	7ffb      	ldrb	r3, [r7, #31]
 8002116:	2b08      	cmp	r3, #8
 8002118:	d827      	bhi.n	800216a <UART_SetConfig+0x142>
 800211a:	a201      	add	r2, pc, #4	; (adr r2, 8002120 <UART_SetConfig+0xf8>)
 800211c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002120:	08002145 	.word	0x08002145
 8002124:	0800214d 	.word	0x0800214d
 8002128:	08002155 	.word	0x08002155
 800212c:	0800216b 	.word	0x0800216b
 8002130:	0800215b 	.word	0x0800215b
 8002134:	0800216b 	.word	0x0800216b
 8002138:	0800216b 	.word	0x0800216b
 800213c:	0800216b 	.word	0x0800216b
 8002140:	08002163 	.word	0x08002163
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002144:	f7ff fede 	bl	8001f04 <HAL_RCC_GetPCLK1Freq>
 8002148:	61b8      	str	r0, [r7, #24]
        break;
 800214a:	e013      	b.n	8002174 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800214c:	f7ff fefc 	bl	8001f48 <HAL_RCC_GetPCLK2Freq>
 8002150:	61b8      	str	r0, [r7, #24]
        break;
 8002152:	e00f      	b.n	8002174 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002154:	4b4e      	ldr	r3, [pc, #312]	; (8002290 <UART_SetConfig+0x268>)
 8002156:	61bb      	str	r3, [r7, #24]
        break;
 8002158:	e00c      	b.n	8002174 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800215a:	f7ff fe5d 	bl	8001e18 <HAL_RCC_GetSysClockFreq>
 800215e:	61b8      	str	r0, [r7, #24]
        break;
 8002160:	e008      	b.n	8002174 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002162:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002166:	61bb      	str	r3, [r7, #24]
        break;
 8002168:	e004      	b.n	8002174 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 800216a:	2300      	movs	r3, #0
 800216c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	77bb      	strb	r3, [r7, #30]
        break;
 8002172:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002174:	69bb      	ldr	r3, [r7, #24]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d074      	beq.n	8002264 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800217a:	69bb      	ldr	r3, [r7, #24]
 800217c:	005a      	lsls	r2, r3, #1
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	085b      	lsrs	r3, r3, #1
 8002184:	441a      	add	r2, r3
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	fbb2 f3f3 	udiv	r3, r2, r3
 800218e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002190:	693b      	ldr	r3, [r7, #16]
 8002192:	2b0f      	cmp	r3, #15
 8002194:	d916      	bls.n	80021c4 <UART_SetConfig+0x19c>
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800219c:	d212      	bcs.n	80021c4 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800219e:	693b      	ldr	r3, [r7, #16]
 80021a0:	b29b      	uxth	r3, r3
 80021a2:	f023 030f 	bic.w	r3, r3, #15
 80021a6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	085b      	lsrs	r3, r3, #1
 80021ac:	b29b      	uxth	r3, r3
 80021ae:	f003 0307 	and.w	r3, r3, #7
 80021b2:	b29a      	uxth	r2, r3
 80021b4:	89fb      	ldrh	r3, [r7, #14]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	89fa      	ldrh	r2, [r7, #14]
 80021c0:	60da      	str	r2, [r3, #12]
 80021c2:	e04f      	b.n	8002264 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80021c4:	2301      	movs	r3, #1
 80021c6:	77bb      	strb	r3, [r7, #30]
 80021c8:	e04c      	b.n	8002264 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80021ca:	7ffb      	ldrb	r3, [r7, #31]
 80021cc:	2b08      	cmp	r3, #8
 80021ce:	d828      	bhi.n	8002222 <UART_SetConfig+0x1fa>
 80021d0:	a201      	add	r2, pc, #4	; (adr r2, 80021d8 <UART_SetConfig+0x1b0>)
 80021d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021d6:	bf00      	nop
 80021d8:	080021fd 	.word	0x080021fd
 80021dc:	08002205 	.word	0x08002205
 80021e0:	0800220d 	.word	0x0800220d
 80021e4:	08002223 	.word	0x08002223
 80021e8:	08002213 	.word	0x08002213
 80021ec:	08002223 	.word	0x08002223
 80021f0:	08002223 	.word	0x08002223
 80021f4:	08002223 	.word	0x08002223
 80021f8:	0800221b 	.word	0x0800221b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80021fc:	f7ff fe82 	bl	8001f04 <HAL_RCC_GetPCLK1Freq>
 8002200:	61b8      	str	r0, [r7, #24]
        break;
 8002202:	e013      	b.n	800222c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002204:	f7ff fea0 	bl	8001f48 <HAL_RCC_GetPCLK2Freq>
 8002208:	61b8      	str	r0, [r7, #24]
        break;
 800220a:	e00f      	b.n	800222c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800220c:	4b20      	ldr	r3, [pc, #128]	; (8002290 <UART_SetConfig+0x268>)
 800220e:	61bb      	str	r3, [r7, #24]
        break;
 8002210:	e00c      	b.n	800222c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002212:	f7ff fe01 	bl	8001e18 <HAL_RCC_GetSysClockFreq>
 8002216:	61b8      	str	r0, [r7, #24]
        break;
 8002218:	e008      	b.n	800222c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800221a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800221e:	61bb      	str	r3, [r7, #24]
        break;
 8002220:	e004      	b.n	800222c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8002222:	2300      	movs	r3, #0
 8002224:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	77bb      	strb	r3, [r7, #30]
        break;
 800222a:	bf00      	nop
    }

    if (pclk != 0U)
 800222c:	69bb      	ldr	r3, [r7, #24]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d018      	beq.n	8002264 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	085a      	lsrs	r2, r3, #1
 8002238:	69bb      	ldr	r3, [r7, #24]
 800223a:	441a      	add	r2, r3
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	fbb2 f3f3 	udiv	r3, r2, r3
 8002244:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	2b0f      	cmp	r3, #15
 800224a:	d909      	bls.n	8002260 <UART_SetConfig+0x238>
 800224c:	693b      	ldr	r3, [r7, #16]
 800224e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002252:	d205      	bcs.n	8002260 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	b29a      	uxth	r2, r3
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	60da      	str	r2, [r3, #12]
 800225e:	e001      	b.n	8002264 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8002260:	2301      	movs	r3, #1
 8002262:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2200      	movs	r2, #0
 8002268:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2200      	movs	r2, #0
 800226e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8002270:	7fbb      	ldrb	r3, [r7, #30]
}
 8002272:	4618      	mov	r0, r3
 8002274:	3720      	adds	r7, #32
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	efff69f3 	.word	0xefff69f3
 8002280:	40013800 	.word	0x40013800
 8002284:	40021000 	.word	0x40021000
 8002288:	40004400 	.word	0x40004400
 800228c:	40004800 	.word	0x40004800
 8002290:	007a1200 	.word	0x007a1200

08002294 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002294:	b480      	push	{r7}
 8002296:	b083      	sub	sp, #12
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a0:	f003 0301 	and.w	r3, r3, #1
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d00a      	beq.n	80022be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	430a      	orrs	r2, r1
 80022bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022c2:	f003 0302 	and.w	r3, r3, #2
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d00a      	beq.n	80022e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	430a      	orrs	r2, r1
 80022de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022e4:	f003 0304 	and.w	r3, r3, #4
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d00a      	beq.n	8002302 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	430a      	orrs	r2, r1
 8002300:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002306:	f003 0308 	and.w	r3, r3, #8
 800230a:	2b00      	cmp	r3, #0
 800230c:	d00a      	beq.n	8002324 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	430a      	orrs	r2, r1
 8002322:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002328:	f003 0310 	and.w	r3, r3, #16
 800232c:	2b00      	cmp	r3, #0
 800232e:	d00a      	beq.n	8002346 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	689b      	ldr	r3, [r3, #8]
 8002336:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	430a      	orrs	r2, r1
 8002344:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800234a:	f003 0320 	and.w	r3, r3, #32
 800234e:	2b00      	cmp	r3, #0
 8002350:	d00a      	beq.n	8002368 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	430a      	orrs	r2, r1
 8002366:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800236c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002370:	2b00      	cmp	r3, #0
 8002372:	d01a      	beq.n	80023aa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	430a      	orrs	r2, r1
 8002388:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002392:	d10a      	bne.n	80023aa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	430a      	orrs	r2, r1
 80023a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d00a      	beq.n	80023cc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	430a      	orrs	r2, r1
 80023ca:	605a      	str	r2, [r3, #4]
  }
}
 80023cc:	bf00      	nop
 80023ce:	370c      	adds	r7, #12
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr

080023d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b098      	sub	sp, #96	; 0x60
 80023dc:	af02      	add	r7, sp, #8
 80023de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2200      	movs	r2, #0
 80023e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80023e8:	f7fe f8d4 	bl	8000594 <HAL_GetTick>
 80023ec:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f003 0308 	and.w	r3, r3, #8
 80023f8:	2b08      	cmp	r3, #8
 80023fa:	d12e      	bne.n	800245a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80023fc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002400:	9300      	str	r3, [sp, #0]
 8002402:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002404:	2200      	movs	r2, #0
 8002406:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	f000 f88c 	bl	8002528 <UART_WaitOnFlagUntilTimeout>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d021      	beq.n	800245a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800241c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800241e:	e853 3f00 	ldrex	r3, [r3]
 8002422:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002424:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002426:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800242a:	653b      	str	r3, [r7, #80]	; 0x50
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	461a      	mov	r2, r3
 8002432:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002434:	647b      	str	r3, [r7, #68]	; 0x44
 8002436:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002438:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800243a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800243c:	e841 2300 	strex	r3, r2, [r1]
 8002440:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002442:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002444:	2b00      	cmp	r3, #0
 8002446:	d1e6      	bne.n	8002416 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2220      	movs	r2, #32
 800244c:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2200      	movs	r2, #0
 8002452:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002456:	2303      	movs	r3, #3
 8002458:	e062      	b.n	8002520 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f003 0304 	and.w	r3, r3, #4
 8002464:	2b04      	cmp	r3, #4
 8002466:	d149      	bne.n	80024fc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002468:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800246c:	9300      	str	r3, [sp, #0]
 800246e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002470:	2200      	movs	r2, #0
 8002472:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002476:	6878      	ldr	r0, [r7, #4]
 8002478:	f000 f856 	bl	8002528 <UART_WaitOnFlagUntilTimeout>
 800247c:	4603      	mov	r3, r0
 800247e:	2b00      	cmp	r3, #0
 8002480:	d03c      	beq.n	80024fc <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800248a:	e853 3f00 	ldrex	r3, [r3]
 800248e:	623b      	str	r3, [r7, #32]
   return(result);
 8002490:	6a3b      	ldr	r3, [r7, #32]
 8002492:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002496:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	461a      	mov	r2, r3
 800249e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80024a0:	633b      	str	r3, [r7, #48]	; 0x30
 80024a2:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024a4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80024a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80024a8:	e841 2300 	strex	r3, r2, [r1]
 80024ac:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80024ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d1e6      	bne.n	8002482 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	3308      	adds	r3, #8
 80024ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	e853 3f00 	ldrex	r3, [r3]
 80024c2:	60fb      	str	r3, [r7, #12]
   return(result);
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	f023 0301 	bic.w	r3, r3, #1
 80024ca:	64bb      	str	r3, [r7, #72]	; 0x48
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	3308      	adds	r3, #8
 80024d2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80024d4:	61fa      	str	r2, [r7, #28]
 80024d6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024d8:	69b9      	ldr	r1, [r7, #24]
 80024da:	69fa      	ldr	r2, [r7, #28]
 80024dc:	e841 2300 	strex	r3, r2, [r1]
 80024e0:	617b      	str	r3, [r7, #20]
   return(result);
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d1e5      	bne.n	80024b4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2220      	movs	r2, #32
 80024ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2200      	movs	r2, #0
 80024f4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80024f8:	2303      	movs	r3, #3
 80024fa:	e011      	b.n	8002520 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2220      	movs	r2, #32
 8002500:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2220      	movs	r2, #32
 8002506:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2200      	movs	r2, #0
 800250e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2200      	movs	r2, #0
 8002514:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2200      	movs	r2, #0
 800251a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800251e:	2300      	movs	r3, #0
}
 8002520:	4618      	mov	r0, r3
 8002522:	3758      	adds	r7, #88	; 0x58
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}

08002528 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af00      	add	r7, sp, #0
 800252e:	60f8      	str	r0, [r7, #12]
 8002530:	60b9      	str	r1, [r7, #8]
 8002532:	603b      	str	r3, [r7, #0]
 8002534:	4613      	mov	r3, r2
 8002536:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002538:	e049      	b.n	80025ce <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800253a:	69bb      	ldr	r3, [r7, #24]
 800253c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002540:	d045      	beq.n	80025ce <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002542:	f7fe f827 	bl	8000594 <HAL_GetTick>
 8002546:	4602      	mov	r2, r0
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	1ad3      	subs	r3, r2, r3
 800254c:	69ba      	ldr	r2, [r7, #24]
 800254e:	429a      	cmp	r2, r3
 8002550:	d302      	bcc.n	8002558 <UART_WaitOnFlagUntilTimeout+0x30>
 8002552:	69bb      	ldr	r3, [r7, #24]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d101      	bne.n	800255c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002558:	2303      	movs	r3, #3
 800255a:	e048      	b.n	80025ee <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f003 0304 	and.w	r3, r3, #4
 8002566:	2b00      	cmp	r3, #0
 8002568:	d031      	beq.n	80025ce <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	69db      	ldr	r3, [r3, #28]
 8002570:	f003 0308 	and.w	r3, r3, #8
 8002574:	2b08      	cmp	r3, #8
 8002576:	d110      	bne.n	800259a <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	2208      	movs	r2, #8
 800257e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8002580:	68f8      	ldr	r0, [r7, #12]
 8002582:	f000 f838 	bl	80025f6 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2208      	movs	r2, #8
 800258a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	2200      	movs	r2, #0
 8002592:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	e029      	b.n	80025ee <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	69db      	ldr	r3, [r3, #28]
 80025a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80025a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80025a8:	d111      	bne.n	80025ce <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80025b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80025b4:	68f8      	ldr	r0, [r7, #12]
 80025b6:	f000 f81e 	bl	80025f6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	2220      	movs	r2, #32
 80025be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2200      	movs	r2, #0
 80025c6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80025ca:	2303      	movs	r3, #3
 80025cc:	e00f      	b.n	80025ee <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	69da      	ldr	r2, [r3, #28]
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	4013      	ands	r3, r2
 80025d8:	68ba      	ldr	r2, [r7, #8]
 80025da:	429a      	cmp	r2, r3
 80025dc:	bf0c      	ite	eq
 80025de:	2301      	moveq	r3, #1
 80025e0:	2300      	movne	r3, #0
 80025e2:	b2db      	uxtb	r3, r3
 80025e4:	461a      	mov	r2, r3
 80025e6:	79fb      	ldrb	r3, [r7, #7]
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d0a6      	beq.n	800253a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80025ec:	2300      	movs	r3, #0
}
 80025ee:	4618      	mov	r0, r3
 80025f0:	3710      	adds	r7, #16
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}

080025f6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80025f6:	b480      	push	{r7}
 80025f8:	b095      	sub	sp, #84	; 0x54
 80025fa:	af00      	add	r7, sp, #0
 80025fc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002604:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002606:	e853 3f00 	ldrex	r3, [r3]
 800260a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800260c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800260e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002612:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	461a      	mov	r2, r3
 800261a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800261c:	643b      	str	r3, [r7, #64]	; 0x40
 800261e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002620:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002622:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002624:	e841 2300 	strex	r3, r2, [r1]
 8002628:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800262a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800262c:	2b00      	cmp	r3, #0
 800262e:	d1e6      	bne.n	80025fe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	3308      	adds	r3, #8
 8002636:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002638:	6a3b      	ldr	r3, [r7, #32]
 800263a:	e853 3f00 	ldrex	r3, [r3]
 800263e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002640:	69fb      	ldr	r3, [r7, #28]
 8002642:	f023 0301 	bic.w	r3, r3, #1
 8002646:	64bb      	str	r3, [r7, #72]	; 0x48
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	3308      	adds	r3, #8
 800264e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002650:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002652:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002654:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002656:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002658:	e841 2300 	strex	r3, r2, [r1]
 800265c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800265e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002660:	2b00      	cmp	r3, #0
 8002662:	d1e5      	bne.n	8002630 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002668:	2b01      	cmp	r3, #1
 800266a:	d118      	bne.n	800269e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	e853 3f00 	ldrex	r3, [r3]
 8002678:	60bb      	str	r3, [r7, #8]
   return(result);
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	f023 0310 	bic.w	r3, r3, #16
 8002680:	647b      	str	r3, [r7, #68]	; 0x44
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	461a      	mov	r2, r3
 8002688:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800268a:	61bb      	str	r3, [r7, #24]
 800268c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800268e:	6979      	ldr	r1, [r7, #20]
 8002690:	69ba      	ldr	r2, [r7, #24]
 8002692:	e841 2300 	strex	r3, r2, [r1]
 8002696:	613b      	str	r3, [r7, #16]
   return(result);
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d1e6      	bne.n	800266c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2220      	movs	r2, #32
 80026a2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2200      	movs	r2, #0
 80026aa:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2200      	movs	r2, #0
 80026b0:	669a      	str	r2, [r3, #104]	; 0x68
}
 80026b2:	bf00      	nop
 80026b4:	3754      	adds	r7, #84	; 0x54
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr
	...

080026c0 <__libc_init_array>:
 80026c0:	b570      	push	{r4, r5, r6, lr}
 80026c2:	4d0d      	ldr	r5, [pc, #52]	; (80026f8 <__libc_init_array+0x38>)
 80026c4:	4c0d      	ldr	r4, [pc, #52]	; (80026fc <__libc_init_array+0x3c>)
 80026c6:	1b64      	subs	r4, r4, r5
 80026c8:	10a4      	asrs	r4, r4, #2
 80026ca:	2600      	movs	r6, #0
 80026cc:	42a6      	cmp	r6, r4
 80026ce:	d109      	bne.n	80026e4 <__libc_init_array+0x24>
 80026d0:	4d0b      	ldr	r5, [pc, #44]	; (8002700 <__libc_init_array+0x40>)
 80026d2:	4c0c      	ldr	r4, [pc, #48]	; (8002704 <__libc_init_array+0x44>)
 80026d4:	f000 f820 	bl	8002718 <_init>
 80026d8:	1b64      	subs	r4, r4, r5
 80026da:	10a4      	asrs	r4, r4, #2
 80026dc:	2600      	movs	r6, #0
 80026de:	42a6      	cmp	r6, r4
 80026e0:	d105      	bne.n	80026ee <__libc_init_array+0x2e>
 80026e2:	bd70      	pop	{r4, r5, r6, pc}
 80026e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80026e8:	4798      	blx	r3
 80026ea:	3601      	adds	r6, #1
 80026ec:	e7ee      	b.n	80026cc <__libc_init_array+0xc>
 80026ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80026f2:	4798      	blx	r3
 80026f4:	3601      	adds	r6, #1
 80026f6:	e7f2      	b.n	80026de <__libc_init_array+0x1e>
 80026f8:	08002768 	.word	0x08002768
 80026fc:	08002768 	.word	0x08002768
 8002700:	08002768 	.word	0x08002768
 8002704:	0800276c 	.word	0x0800276c

08002708 <memset>:
 8002708:	4402      	add	r2, r0
 800270a:	4603      	mov	r3, r0
 800270c:	4293      	cmp	r3, r2
 800270e:	d100      	bne.n	8002712 <memset+0xa>
 8002710:	4770      	bx	lr
 8002712:	f803 1b01 	strb.w	r1, [r3], #1
 8002716:	e7f9      	b.n	800270c <memset+0x4>

08002718 <_init>:
 8002718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800271a:	bf00      	nop
 800271c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800271e:	bc08      	pop	{r3}
 8002720:	469e      	mov	lr, r3
 8002722:	4770      	bx	lr

08002724 <_fini>:
 8002724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002726:	bf00      	nop
 8002728:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800272a:	bc08      	pop	{r3}
 800272c:	469e      	mov	lr, r3
 800272e:	4770      	bx	lr
