{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651387108762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651387108769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 14:38:28 2022 " "Processing started: Sun May 01 14:38:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651387108769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387108769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wishbone -c wishbone " "Command: quartus_map --read_settings_files=on --write_settings_files=off wishbone -c wishbone" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387108769 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651387110776 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651387110776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openriscv_min_sopc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file openriscv_min_sopc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 openriscv_min_sopc_tb " "Found entity 1: openriscv_min_sopc_tb" {  } { { "openriscv_min_sopc_tb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openriscv_min_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file openriscv_min_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 openriscv_min_sopc " "Found entity 1: openriscv_min_sopc" {  } { { "openriscv_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openriscv.v 1 1 " "Found 1 design units, including 1 entities, in source file openriscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 openriscv " "Found entity 1: openriscv" {  } { { "openriscv.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wb " "Found entity 1: uart_wb" {  } { { "uart_wb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_wb.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "uart_transmitter.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_transmitter.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "uart_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_top.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tfifo " "Found entity 1: uart_tfifo" {  } { { "uart_tfifo.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_tfifo.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_sync_flops.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_sync_flops.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sync_flops " "Found entity 1: uart_sync_flops" {  } { { "uart_sync_flops.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_sync_flops.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rfifo " "Found entity 1: uart_rfifo" {  } { { "uart_rfifo.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_rfifo.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_regs " "Found entity 1: uart_regs" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "uart_receiver.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_receiver.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file uart_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_debug_if.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_debug_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_debug_if " "Found entity 1: uart_debug_if" {  } { { "uart_debug_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_debug_if.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raminfr.v 1 1 " "Found 1 design units, including 1 entities, in source file raminfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "raminfr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/raminfr.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wishbone_bus_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wishbone_bus_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone_bus_if " "Found entity 1: wishbone_bus_if" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_top.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_top " "Found entity 1: wb_conmax_top" {  } { { "wb_conmax_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_slave_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_slave_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_slave_if " "Found entity 1: wb_conmax_slave_if" {  } { { "wb_conmax_slave_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_slave_if.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120378 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(146) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(146)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 146 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120386 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(147) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(147)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 147 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120387 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(148) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(148)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 148 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120387 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(149) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(149)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 149 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120387 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(150) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(150)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 150 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120387 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(151) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(151)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 151 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120387 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(152) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(152)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 152 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120387 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(153) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(153)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 153 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120387 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(154) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(154)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 154 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120387 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(155) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(155)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 155 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120387 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(156) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(156)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 156 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120387 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(157) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(157)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 157 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120387 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(158) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(158)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 158 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120387 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(159) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(159)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 159 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120387 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(160) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(160)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 160 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120387 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(161) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(161)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 161 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_rf " "Found entity 1: wb_conmax_rf" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_pri_enc.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_pri_enc.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_pri_enc " "Found entity 1: wb_conmax_pri_enc" {  } { { "wb_conmax_pri_enc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_pri_enc.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_pri_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_pri_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_pri_dec " "Found entity 1: wb_conmax_pri_dec" {  } { { "wb_conmax_pri_dec.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_pri_dec.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_msel.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_msel.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_msel " "Found entity 1: wb_conmax_msel" {  } { { "wb_conmax_msel.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_msel.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_master_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_master_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_master_if " "Found entity 1: wb_conmax_master_if" {  } { { "wb_conmax_master_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_master_if.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file wb_conmax_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_arb.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_arb.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_arb " "Found entity 1: wb_conmax_arb" {  } { { "wb_conmax_arb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_arb.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/regfile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120491 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "openmips_min_sopc_tb.v " "Can't analyze file -- file openmips_min_sopc_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1651387120519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "mem_wb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem_wb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom " "Found entity 1: inst_rom" {  } { { "inst_rom.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/inst_rom.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 1 1 " "Found 1 design units, including 1 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 id " "Found entity 1: id" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio_top.v 1 1 " "Found 1 design units, including 1 entities, in source file gpio_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_top " "Found entity 1: gpio_top" {  } { { "gpio_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/gpio_top.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file gpio_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex.v 1 1 " "Found 1 design units, including 1 entities, in source file ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex " "Found entity 1: ex" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120669 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div.v(28) " "Verilog HDL information at div.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "div.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/div.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651387120681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/div.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "defines.v 0 0 " "Found 0 design units, including 0 entities, in source file defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file data_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_ram " "Found entity 1: data_ram" {  } { { "data_ram.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/data_ram.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csr.v 1 1 " "Found 1 design units, including 1 entities, in source file csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr " "Found entity 1: csr" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_rom_.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_rom_.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom_ " "Found entity 1: inst_rom_" {  } { { "inst_rom_.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/inst_rom_.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120762 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "priority plic.v(35) " "Verilog HDL Declaration warning at plic.v(35): \"priority\" is SystemVerilog-2005 keyword" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 35 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1651387120773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plic.v 1 1 " "Found 1 design units, including 1 entities, in source file plic.v" { { "Info" "ISGN_ENTITY_NAME" "1 plic " "Found entity 1: plic" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clint.v 1 1 " "Found 1 design units, including 1 entities, in source file clint.v" { { "Info" "ISGN_ENTITY_NAME" "1 clint " "Found entity 1: clint" {  } { { "clint.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_ip " "Found entity 1: rom_ip" {  } { { "rom_ip.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/rom_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_ip " "Found entity 1: ram_ip" {  } { { "ram_ip.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ram_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387120829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387120829 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_overrun uart_regs.v(400) " "Verilog HDL Implicit Net warning at uart_regs.v(400): created implicit net for \"rf_overrun\"" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 400 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387120830 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_push_pulse uart_regs.v(400) " "Verilog HDL Implicit Net warning at uart_regs.v(400): created implicit net for \"rf_push_pulse\"" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 400 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387120830 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "openriscv_min_sopc " "Elaborating entity \"openriscv_min_sopc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651387121464 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sdram_init_done openriscv_min_sopc.v(120) " "Verilog HDL warning at openriscv_min_sopc.v(120): object sdram_init_done used but never assigned" {  } { { "openriscv_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 120 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651387121466 "|openriscv_min_sopc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sdram_init_done 0 openriscv_min_sopc.v(120) " "Net \"sdram_init_done\" at openriscv_min_sopc.v(120) has no driver or initial value, using a default initial value '0'" {  } { { "openriscv_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 120 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651387121475 "|openriscv_min_sopc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "openriscv openriscv:openriscv0 " "Elaborating entity \"openriscv\" for hierarchy \"openriscv:openriscv0\"" {  } { { "openriscv_min_sopc.v" "openriscv0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387121509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg openriscv:openriscv0\|pc_reg:pc_reg0 " "Elaborating entity \"pc_reg\" for hierarchy \"openriscv:openriscv0\|pc_reg:pc_reg0\"" {  } { { "openriscv.v" "pc_reg0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387121520 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hold_branch_target_address pc_reg.v(28) " "Verilog HDL Always Construct warning at pc_reg.v(28): inferring latch(es) for variable \"hold_branch_target_address\", which holds its previous value in one or more paths through the always construct" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "need_branch pc_reg.v(28) " "Verilog HDL Always Construct warning at pc_reg.v(28): inferring latch(es) for variable \"need_branch\", which holds its previous value in one or more paths through the always construct" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "need_branch pc_reg.v(36) " "Inferred latch for \"need_branch\" at pc_reg.v(36)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[0\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[0\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[1\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[1\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[2\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[2\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[3\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[3\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[4\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[4\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[5\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[5\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[6\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[6\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[7\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[7\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[8\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[8\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[9\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[9\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[10\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[10\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[11\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[11\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[12\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[12\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[13\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[13\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[14\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[14\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[15\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[15\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[16\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[16\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[17\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[17\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[18\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[18\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[19\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[19\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[20\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[20\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[21\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[21\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[22\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[22\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[23\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[23\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[24\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[24\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[25\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[25\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[26\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[26\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[27\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[27\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[28\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[28\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[29\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[29\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[30\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[30\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[31\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[31\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121522 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id openriscv:openriscv0\|if_id:if_id0 " "Elaborating entity \"if_id\" for hierarchy \"openriscv:openriscv0\|if_id:if_id0\"" {  } { { "openriscv.v" "if_id0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387121531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id openriscv:openriscv0\|id:id0 " "Elaborating entity \"id\" for hierarchy \"openriscv:openriscv0\|id:id0\"" {  } { { "openriscv.v" "id0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387121541 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "id.v(579) " "Verilog HDL Case Statement warning at id.v(579): incomplete case statement has no default case item" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 579 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651387121546 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "id.v(669) " "Verilog HDL Case Statement warning at id.v(669): incomplete case statement has no default case item" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 669 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651387121546 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "excepttype_is_ecall id.v(100) " "Verilog HDL Always Construct warning at id.v(100): inferring latch(es) for variable \"excepttype_is_ecall\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651387121546 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "excepttype_is_mret id.v(100) " "Verilog HDL Always Construct warning at id.v(100): inferring latch(es) for variable \"excepttype_is_mret\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651387121546 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg1_o id.v(778) " "Verilog HDL Always Construct warning at id.v(778): inferring latch(es) for variable \"reg1_o\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651387121546 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg2_o id.v(804) " "Verilog HDL Always Construct warning at id.v(804): inferring latch(es) for variable \"reg2_o\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651387121546 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[0\] id.v(804) " "Inferred latch for \"reg2_o\[0\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121546 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[1\] id.v(804) " "Inferred latch for \"reg2_o\[1\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121546 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[2\] id.v(804) " "Inferred latch for \"reg2_o\[2\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121546 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[3\] id.v(804) " "Inferred latch for \"reg2_o\[3\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121546 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[4\] id.v(804) " "Inferred latch for \"reg2_o\[4\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121546 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[5\] id.v(804) " "Inferred latch for \"reg2_o\[5\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121546 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[6\] id.v(804) " "Inferred latch for \"reg2_o\[6\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121546 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[7\] id.v(804) " "Inferred latch for \"reg2_o\[7\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121546 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[8\] id.v(804) " "Inferred latch for \"reg2_o\[8\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[9\] id.v(804) " "Inferred latch for \"reg2_o\[9\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[10\] id.v(804) " "Inferred latch for \"reg2_o\[10\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[11\] id.v(804) " "Inferred latch for \"reg2_o\[11\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[12\] id.v(804) " "Inferred latch for \"reg2_o\[12\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[13\] id.v(804) " "Inferred latch for \"reg2_o\[13\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[14\] id.v(804) " "Inferred latch for \"reg2_o\[14\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[15\] id.v(804) " "Inferred latch for \"reg2_o\[15\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[16\] id.v(804) " "Inferred latch for \"reg2_o\[16\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[17\] id.v(804) " "Inferred latch for \"reg2_o\[17\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[18\] id.v(804) " "Inferred latch for \"reg2_o\[18\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[19\] id.v(804) " "Inferred latch for \"reg2_o\[19\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[20\] id.v(804) " "Inferred latch for \"reg2_o\[20\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[21\] id.v(804) " "Inferred latch for \"reg2_o\[21\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[22\] id.v(804) " "Inferred latch for \"reg2_o\[22\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[23\] id.v(804) " "Inferred latch for \"reg2_o\[23\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[24\] id.v(804) " "Inferred latch for \"reg2_o\[24\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[25\] id.v(804) " "Inferred latch for \"reg2_o\[25\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[26\] id.v(804) " "Inferred latch for \"reg2_o\[26\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[27\] id.v(804) " "Inferred latch for \"reg2_o\[27\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[28\] id.v(804) " "Inferred latch for \"reg2_o\[28\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[29\] id.v(804) " "Inferred latch for \"reg2_o\[29\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[30\] id.v(804) " "Inferred latch for \"reg2_o\[30\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[31\] id.v(804) " "Inferred latch for \"reg2_o\[31\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[0\] id.v(778) " "Inferred latch for \"reg1_o\[0\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[1\] id.v(778) " "Inferred latch for \"reg1_o\[1\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[2\] id.v(778) " "Inferred latch for \"reg1_o\[2\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[3\] id.v(778) " "Inferred latch for \"reg1_o\[3\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[4\] id.v(778) " "Inferred latch for \"reg1_o\[4\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[5\] id.v(778) " "Inferred latch for \"reg1_o\[5\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[6\] id.v(778) " "Inferred latch for \"reg1_o\[6\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[7\] id.v(778) " "Inferred latch for \"reg1_o\[7\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[8\] id.v(778) " "Inferred latch for \"reg1_o\[8\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[9\] id.v(778) " "Inferred latch for \"reg1_o\[9\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[10\] id.v(778) " "Inferred latch for \"reg1_o\[10\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[11\] id.v(778) " "Inferred latch for \"reg1_o\[11\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[12\] id.v(778) " "Inferred latch for \"reg1_o\[12\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[13\] id.v(778) " "Inferred latch for \"reg1_o\[13\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[14\] id.v(778) " "Inferred latch for \"reg1_o\[14\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[15\] id.v(778) " "Inferred latch for \"reg1_o\[15\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[16\] id.v(778) " "Inferred latch for \"reg1_o\[16\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121547 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[17\] id.v(778) " "Inferred latch for \"reg1_o\[17\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121548 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[18\] id.v(778) " "Inferred latch for \"reg1_o\[18\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121548 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[19\] id.v(778) " "Inferred latch for \"reg1_o\[19\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121548 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[20\] id.v(778) " "Inferred latch for \"reg1_o\[20\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121548 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[21\] id.v(778) " "Inferred latch for \"reg1_o\[21\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121548 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[22\] id.v(778) " "Inferred latch for \"reg1_o\[22\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121548 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[23\] id.v(778) " "Inferred latch for \"reg1_o\[23\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121548 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[24\] id.v(778) " "Inferred latch for \"reg1_o\[24\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121548 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[25\] id.v(778) " "Inferred latch for \"reg1_o\[25\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121548 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[26\] id.v(778) " "Inferred latch for \"reg1_o\[26\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121548 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[27\] id.v(778) " "Inferred latch for \"reg1_o\[27\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121548 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[28\] id.v(778) " "Inferred latch for \"reg1_o\[28\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121548 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[29\] id.v(778) " "Inferred latch for \"reg1_o\[29\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121548 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[30\] id.v(778) " "Inferred latch for \"reg1_o\[30\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121548 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[31\] id.v(778) " "Inferred latch for \"reg1_o\[31\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121548 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "excepttype_is_mret id.v(100) " "Inferred latch for \"excepttype_is_mret\" at id.v(100)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121548 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "excepttype_is_ecall id.v(100) " "Inferred latch for \"excepttype_is_ecall\" at id.v(100)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121548 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile openriscv:openriscv0\|regfile:regfile1 " "Elaborating entity \"regfile\" for hierarchy \"openriscv:openriscv0\|regfile:regfile1\"" {  } { { "openriscv.v" "regfile1" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387121557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex openriscv:openriscv0\|id_ex:id_ex0 " "Elaborating entity \"id_ex\" for hierarchy \"openriscv:openriscv0\|id_ex:id_ex0\"" {  } { { "openriscv.v" "id_ex0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387121568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex openriscv:openriscv0\|ex:ex0 " "Elaborating entity \"ex\" for hierarchy \"openriscv:openriscv0\|ex:ex0\"" {  } { { "openriscv.v" "ex0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387121581 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg1_i_not ex.v(68) " "Verilog HDL or VHDL warning at ex.v(68): object \"reg1_i_not\" assigned a value but never read" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651387121588 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ov_sum ex.v(70) " "Verilog HDL or VHDL warning at ex.v(70): object \"ov_sum\" assigned a value but never read" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651387121588 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "trapassert ex.v(118) " "Verilog HDL Always Construct warning at ex.v(118): inferring latch(es) for variable \"trapassert\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 118 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651387121588 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "logicout ex.v(127) " "Verilog HDL Always Construct warning at ex.v(127): inferring latch(es) for variable \"logicout\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651387121588 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "arithmeticres ex.v(127) " "Verilog HDL Always Construct warning at ex.v(127): inferring latch(es) for variable \"arithmeticres\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651387121588 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "moveres ex.v(258) " "Verilog HDL Always Construct warning at ex.v(258): inferring latch(es) for variable \"moveres\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651387121588 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "csr_reg_data_o ex.v(258) " "Verilog HDL Always Construct warning at ex.v(258): inferring latch(es) for variable \"csr_reg_data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651387121588 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "csr_reg_read_addr_o ex.v(258) " "Verilog HDL Always Construct warning at ex.v(258): inferring latch(es) for variable \"csr_reg_read_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651387121588 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ex.v(323) " "Verilog HDL Case Statement warning at ex.v(323): incomplete case statement has no default case item" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 323 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651387121588 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ex.v(339) " "Verilog HDL Case Statement warning at ex.v(339): incomplete case statement has no default case item" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 339 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651387121588 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ex.v(349) " "Verilog HDL Case Statement warning at ex.v(349): incomplete case statement has no default case item" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 349 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651387121588 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wdata_o ex.v(319) " "Verilog HDL Always Construct warning at ex.v(319): inferring latch(es) for variable \"wdata_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651387121588 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[0\] ex.v(319) " "Inferred latch for \"wdata_o\[0\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121588 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[1\] ex.v(319) " "Inferred latch for \"wdata_o\[1\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121588 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[2\] ex.v(319) " "Inferred latch for \"wdata_o\[2\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121588 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[3\] ex.v(319) " "Inferred latch for \"wdata_o\[3\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121588 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[4\] ex.v(319) " "Inferred latch for \"wdata_o\[4\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121588 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[5\] ex.v(319) " "Inferred latch for \"wdata_o\[5\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121588 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[6\] ex.v(319) " "Inferred latch for \"wdata_o\[6\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121588 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[7\] ex.v(319) " "Inferred latch for \"wdata_o\[7\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121588 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[8\] ex.v(319) " "Inferred latch for \"wdata_o\[8\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121588 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[9\] ex.v(319) " "Inferred latch for \"wdata_o\[9\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121588 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[10\] ex.v(319) " "Inferred latch for \"wdata_o\[10\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121588 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[11\] ex.v(319) " "Inferred latch for \"wdata_o\[11\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121588 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[12\] ex.v(319) " "Inferred latch for \"wdata_o\[12\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121588 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[13\] ex.v(319) " "Inferred latch for \"wdata_o\[13\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121588 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[14\] ex.v(319) " "Inferred latch for \"wdata_o\[14\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121588 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[15\] ex.v(319) " "Inferred latch for \"wdata_o\[15\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121588 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[16\] ex.v(319) " "Inferred latch for \"wdata_o\[16\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121588 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[17\] ex.v(319) " "Inferred latch for \"wdata_o\[17\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[18\] ex.v(319) " "Inferred latch for \"wdata_o\[18\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[19\] ex.v(319) " "Inferred latch for \"wdata_o\[19\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[20\] ex.v(319) " "Inferred latch for \"wdata_o\[20\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[21\] ex.v(319) " "Inferred latch for \"wdata_o\[21\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[22\] ex.v(319) " "Inferred latch for \"wdata_o\[22\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[23\] ex.v(319) " "Inferred latch for \"wdata_o\[23\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[24\] ex.v(319) " "Inferred latch for \"wdata_o\[24\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[25\] ex.v(319) " "Inferred latch for \"wdata_o\[25\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[26\] ex.v(319) " "Inferred latch for \"wdata_o\[26\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[27\] ex.v(319) " "Inferred latch for \"wdata_o\[27\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[28\] ex.v(319) " "Inferred latch for \"wdata_o\[28\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[29\] ex.v(319) " "Inferred latch for \"wdata_o\[29\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[30\] ex.v(319) " "Inferred latch for \"wdata_o\[30\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[31\] ex.v(319) " "Inferred latch for \"wdata_o\[31\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[0\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[0\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[1\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[1\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[2\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[2\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[3\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[3\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[4\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[4\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[5\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[5\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[6\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[6\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[7\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[7\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[8\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[8\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[9\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[9\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[10\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[10\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[11\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[11\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[0\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[0\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[1\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[1\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[2\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[2\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[3\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[3\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[4\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[4\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[5\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[5\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[6\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[6\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[7\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[7\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[8\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[8\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[9\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[9\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[10\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[10\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[11\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[11\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[12\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[12\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[13\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[13\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[14\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[14\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[15\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[15\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121589 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[16\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[16\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[17\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[17\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[18\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[18\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[19\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[19\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[20\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[20\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[21\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[21\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[22\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[22\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[23\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[23\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[24\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[24\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[25\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[25\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[26\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[26\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[27\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[27\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[28\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[28\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[29\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[29\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[30\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[30\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[31\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[31\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[0\] ex.v(258) " "Inferred latch for \"moveres\[0\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[1\] ex.v(258) " "Inferred latch for \"moveres\[1\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[2\] ex.v(258) " "Inferred latch for \"moveres\[2\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[3\] ex.v(258) " "Inferred latch for \"moveres\[3\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[4\] ex.v(258) " "Inferred latch for \"moveres\[4\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[5\] ex.v(258) " "Inferred latch for \"moveres\[5\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[6\] ex.v(258) " "Inferred latch for \"moveres\[6\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[7\] ex.v(258) " "Inferred latch for \"moveres\[7\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[8\] ex.v(258) " "Inferred latch for \"moveres\[8\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[9\] ex.v(258) " "Inferred latch for \"moveres\[9\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[10\] ex.v(258) " "Inferred latch for \"moveres\[10\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[11\] ex.v(258) " "Inferred latch for \"moveres\[11\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[12\] ex.v(258) " "Inferred latch for \"moveres\[12\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[13\] ex.v(258) " "Inferred latch for \"moveres\[13\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[14\] ex.v(258) " "Inferred latch for \"moveres\[14\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[15\] ex.v(258) " "Inferred latch for \"moveres\[15\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[16\] ex.v(258) " "Inferred latch for \"moveres\[16\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[17\] ex.v(258) " "Inferred latch for \"moveres\[17\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[18\] ex.v(258) " "Inferred latch for \"moveres\[18\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[19\] ex.v(258) " "Inferred latch for \"moveres\[19\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[20\] ex.v(258) " "Inferred latch for \"moveres\[20\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[21\] ex.v(258) " "Inferred latch for \"moveres\[21\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[22\] ex.v(258) " "Inferred latch for \"moveres\[22\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[23\] ex.v(258) " "Inferred latch for \"moveres\[23\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[24\] ex.v(258) " "Inferred latch for \"moveres\[24\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[25\] ex.v(258) " "Inferred latch for \"moveres\[25\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121590 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[26\] ex.v(258) " "Inferred latch for \"moveres\[26\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[27\] ex.v(258) " "Inferred latch for \"moveres\[27\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[28\] ex.v(258) " "Inferred latch for \"moveres\[28\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[29\] ex.v(258) " "Inferred latch for \"moveres\[29\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[30\] ex.v(258) " "Inferred latch for \"moveres\[30\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[31\] ex.v(258) " "Inferred latch for \"moveres\[31\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[0\] ex.v(127) " "Inferred latch for \"arithmeticres\[0\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[1\] ex.v(127) " "Inferred latch for \"arithmeticres\[1\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[2\] ex.v(127) " "Inferred latch for \"arithmeticres\[2\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[3\] ex.v(127) " "Inferred latch for \"arithmeticres\[3\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[4\] ex.v(127) " "Inferred latch for \"arithmeticres\[4\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[5\] ex.v(127) " "Inferred latch for \"arithmeticres\[5\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[6\] ex.v(127) " "Inferred latch for \"arithmeticres\[6\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[7\] ex.v(127) " "Inferred latch for \"arithmeticres\[7\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[8\] ex.v(127) " "Inferred latch for \"arithmeticres\[8\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[9\] ex.v(127) " "Inferred latch for \"arithmeticres\[9\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[10\] ex.v(127) " "Inferred latch for \"arithmeticres\[10\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[11\] ex.v(127) " "Inferred latch for \"arithmeticres\[11\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[12\] ex.v(127) " "Inferred latch for \"arithmeticres\[12\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[13\] ex.v(127) " "Inferred latch for \"arithmeticres\[13\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[14\] ex.v(127) " "Inferred latch for \"arithmeticres\[14\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[15\] ex.v(127) " "Inferred latch for \"arithmeticres\[15\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[16\] ex.v(127) " "Inferred latch for \"arithmeticres\[16\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[17\] ex.v(127) " "Inferred latch for \"arithmeticres\[17\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[18\] ex.v(127) " "Inferred latch for \"arithmeticres\[18\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[19\] ex.v(127) " "Inferred latch for \"arithmeticres\[19\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[20\] ex.v(127) " "Inferred latch for \"arithmeticres\[20\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[21\] ex.v(127) " "Inferred latch for \"arithmeticres\[21\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[22\] ex.v(127) " "Inferred latch for \"arithmeticres\[22\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[23\] ex.v(127) " "Inferred latch for \"arithmeticres\[23\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[24\] ex.v(127) " "Inferred latch for \"arithmeticres\[24\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[25\] ex.v(127) " "Inferred latch for \"arithmeticres\[25\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[26\] ex.v(127) " "Inferred latch for \"arithmeticres\[26\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[27\] ex.v(127) " "Inferred latch for \"arithmeticres\[27\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[28\] ex.v(127) " "Inferred latch for \"arithmeticres\[28\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[29\] ex.v(127) " "Inferred latch for \"arithmeticres\[29\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[30\] ex.v(127) " "Inferred latch for \"arithmeticres\[30\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[31\] ex.v(127) " "Inferred latch for \"arithmeticres\[31\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[0\] ex.v(127) " "Inferred latch for \"logicout\[0\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121591 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[1\] ex.v(127) " "Inferred latch for \"logicout\[1\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121592 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[2\] ex.v(127) " "Inferred latch for \"logicout\[2\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121592 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[3\] ex.v(127) " "Inferred latch for \"logicout\[3\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121592 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[4\] ex.v(127) " "Inferred latch for \"logicout\[4\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121592 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[5\] ex.v(127) " "Inferred latch for \"logicout\[5\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121592 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[6\] ex.v(127) " "Inferred latch for \"logicout\[6\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121592 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[7\] ex.v(127) " "Inferred latch for \"logicout\[7\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121592 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[8\] ex.v(127) " "Inferred latch for \"logicout\[8\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121592 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[9\] ex.v(127) " "Inferred latch for \"logicout\[9\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121592 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[10\] ex.v(127) " "Inferred latch for \"logicout\[10\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121592 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[11\] ex.v(127) " "Inferred latch for \"logicout\[11\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121592 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[12\] ex.v(127) " "Inferred latch for \"logicout\[12\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121592 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[13\] ex.v(127) " "Inferred latch for \"logicout\[13\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121592 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[14\] ex.v(127) " "Inferred latch for \"logicout\[14\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121592 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[15\] ex.v(127) " "Inferred latch for \"logicout\[15\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121592 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[16\] ex.v(127) " "Inferred latch for \"logicout\[16\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121592 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[17\] ex.v(127) " "Inferred latch for \"logicout\[17\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121592 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[18\] ex.v(127) " "Inferred latch for \"logicout\[18\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121592 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[19\] ex.v(127) " "Inferred latch for \"logicout\[19\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121592 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[20\] ex.v(127) " "Inferred latch for \"logicout\[20\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121592 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[21\] ex.v(127) " "Inferred latch for \"logicout\[21\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121592 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[22\] ex.v(127) " "Inferred latch for \"logicout\[22\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121592 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[23\] ex.v(127) " "Inferred latch for \"logicout\[23\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121592 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[24\] ex.v(127) " "Inferred latch for \"logicout\[24\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121592 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[25\] ex.v(127) " "Inferred latch for \"logicout\[25\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121592 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[26\] ex.v(127) " "Inferred latch for \"logicout\[26\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121592 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[27\] ex.v(127) " "Inferred latch for \"logicout\[27\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121592 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[28\] ex.v(127) " "Inferred latch for \"logicout\[28\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121592 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[29\] ex.v(127) " "Inferred latch for \"logicout\[29\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121592 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[30\] ex.v(127) " "Inferred latch for \"logicout\[30\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121592 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[31\] ex.v(127) " "Inferred latch for \"logicout\[31\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121592 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trapassert ex.v(118) " "Inferred latch for \"trapassert\" at ex.v(118)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121592 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem openriscv:openriscv0\|ex_mem:ex_mem0 " "Elaborating entity \"ex_mem\" for hierarchy \"openriscv:openriscv0\|ex_mem:ex_mem0\"" {  } { { "openriscv.v" "ex_mem0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387121602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem openriscv:openriscv0\|mem:mem0 " "Elaborating entity \"mem\" for hierarchy \"openriscv:openriscv0\|mem:mem0\"" {  } { { "openriscv.v" "mem0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387121614 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero32 mem.v(68) " "Verilog HDL or VHDL warning at mem.v(68): object \"zero32\" assigned a value but never read" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651387121618 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_mip mem.v(73) " "Verilog HDL or VHDL warning at mem.v(73): object \"csr_mip\" assigned a value but never read" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651387121618 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mem.v(118) " "Verilog HDL Case Statement warning at mem.v(118): incomplete case statement has no default case item" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 118 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651387121618 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_data_o mem.v(92) " "Verilog HDL Always Construct warning at mem.v(92): inferring latch(es) for variable \"mem_data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651387121618 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[0\] mem.v(92) " "Inferred latch for \"mem_data_o\[0\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121618 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[1\] mem.v(92) " "Inferred latch for \"mem_data_o\[1\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121618 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[2\] mem.v(92) " "Inferred latch for \"mem_data_o\[2\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121618 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[3\] mem.v(92) " "Inferred latch for \"mem_data_o\[3\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121618 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[4\] mem.v(92) " "Inferred latch for \"mem_data_o\[4\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121619 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[5\] mem.v(92) " "Inferred latch for \"mem_data_o\[5\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121619 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[6\] mem.v(92) " "Inferred latch for \"mem_data_o\[6\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121619 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[7\] mem.v(92) " "Inferred latch for \"mem_data_o\[7\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121619 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[8\] mem.v(92) " "Inferred latch for \"mem_data_o\[8\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121619 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[9\] mem.v(92) " "Inferred latch for \"mem_data_o\[9\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121619 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[10\] mem.v(92) " "Inferred latch for \"mem_data_o\[10\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121619 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[11\] mem.v(92) " "Inferred latch for \"mem_data_o\[11\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121619 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[12\] mem.v(92) " "Inferred latch for \"mem_data_o\[12\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121619 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[13\] mem.v(92) " "Inferred latch for \"mem_data_o\[13\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121619 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[14\] mem.v(92) " "Inferred latch for \"mem_data_o\[14\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121619 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[15\] mem.v(92) " "Inferred latch for \"mem_data_o\[15\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121619 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[16\] mem.v(92) " "Inferred latch for \"mem_data_o\[16\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121619 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[17\] mem.v(92) " "Inferred latch for \"mem_data_o\[17\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121619 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[18\] mem.v(92) " "Inferred latch for \"mem_data_o\[18\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121619 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[19\] mem.v(92) " "Inferred latch for \"mem_data_o\[19\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121619 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[20\] mem.v(92) " "Inferred latch for \"mem_data_o\[20\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121619 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[21\] mem.v(92) " "Inferred latch for \"mem_data_o\[21\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121619 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[22\] mem.v(92) " "Inferred latch for \"mem_data_o\[22\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121619 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[23\] mem.v(92) " "Inferred latch for \"mem_data_o\[23\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121619 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[24\] mem.v(92) " "Inferred latch for \"mem_data_o\[24\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121619 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[25\] mem.v(92) " "Inferred latch for \"mem_data_o\[25\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121619 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[26\] mem.v(92) " "Inferred latch for \"mem_data_o\[26\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121619 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[27\] mem.v(92) " "Inferred latch for \"mem_data_o\[27\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121619 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[28\] mem.v(92) " "Inferred latch for \"mem_data_o\[28\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121619 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[29\] mem.v(92) " "Inferred latch for \"mem_data_o\[29\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121619 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[30\] mem.v(92) " "Inferred latch for \"mem_data_o\[30\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121619 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[31\] mem.v(92) " "Inferred latch for \"mem_data_o\[31\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121619 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb openriscv:openriscv0\|mem_wb:mem_wb0 " "Elaborating entity \"mem_wb\" for hierarchy \"openriscv:openriscv0\|mem_wb:mem_wb0\"" {  } { { "openriscv.v" "mem_wb0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387121628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl openriscv:openriscv0\|ctrl:ctrl0 " "Elaborating entity \"ctrl\" for hierarchy \"openriscv:openriscv0\|ctrl:ctrl0\"" {  } { { "openriscv.v" "ctrl0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv.v" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387121639 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "new_pc ctrl.v(28) " "Verilog HDL Always Construct warning at ctrl.v(28): inferring latch(es) for variable \"new_pc\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651387121640 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[0\] ctrl.v(28) " "Inferred latch for \"new_pc\[0\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121640 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[1\] ctrl.v(28) " "Inferred latch for \"new_pc\[1\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121640 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[2\] ctrl.v(28) " "Inferred latch for \"new_pc\[2\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121640 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[3\] ctrl.v(28) " "Inferred latch for \"new_pc\[3\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121640 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[4\] ctrl.v(28) " "Inferred latch for \"new_pc\[4\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121640 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[5\] ctrl.v(28) " "Inferred latch for \"new_pc\[5\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121640 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[6\] ctrl.v(28) " "Inferred latch for \"new_pc\[6\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121640 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[7\] ctrl.v(28) " "Inferred latch for \"new_pc\[7\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121641 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[8\] ctrl.v(28) " "Inferred latch for \"new_pc\[8\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121641 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[9\] ctrl.v(28) " "Inferred latch for \"new_pc\[9\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121641 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[10\] ctrl.v(28) " "Inferred latch for \"new_pc\[10\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121641 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[11\] ctrl.v(28) " "Inferred latch for \"new_pc\[11\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121641 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[12\] ctrl.v(28) " "Inferred latch for \"new_pc\[12\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121641 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[13\] ctrl.v(28) " "Inferred latch for \"new_pc\[13\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121641 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[14\] ctrl.v(28) " "Inferred latch for \"new_pc\[14\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121641 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[15\] ctrl.v(28) " "Inferred latch for \"new_pc\[15\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121641 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[16\] ctrl.v(28) " "Inferred latch for \"new_pc\[16\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121641 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[17\] ctrl.v(28) " "Inferred latch for \"new_pc\[17\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121641 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[18\] ctrl.v(28) " "Inferred latch for \"new_pc\[18\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121641 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[19\] ctrl.v(28) " "Inferred latch for \"new_pc\[19\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121641 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[20\] ctrl.v(28) " "Inferred latch for \"new_pc\[20\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121641 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[21\] ctrl.v(28) " "Inferred latch for \"new_pc\[21\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121641 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[22\] ctrl.v(28) " "Inferred latch for \"new_pc\[22\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121641 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[23\] ctrl.v(28) " "Inferred latch for \"new_pc\[23\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121641 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[24\] ctrl.v(28) " "Inferred latch for \"new_pc\[24\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121641 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[25\] ctrl.v(28) " "Inferred latch for \"new_pc\[25\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121641 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[26\] ctrl.v(28) " "Inferred latch for \"new_pc\[26\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121641 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[27\] ctrl.v(28) " "Inferred latch for \"new_pc\[27\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121641 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[28\] ctrl.v(28) " "Inferred latch for \"new_pc\[28\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121641 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[29\] ctrl.v(28) " "Inferred latch for \"new_pc\[29\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121641 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[30\] ctrl.v(28) " "Inferred latch for \"new_pc\[30\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121641 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[31\] ctrl.v(28) " "Inferred latch for \"new_pc\[31\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121641 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div openriscv:openriscv0\|div:div0 " "Elaborating entity \"div\" for hierarchy \"openriscv:openriscv0\|div:div0\"" {  } { { "openriscv.v" "div0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387121650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr openriscv:openriscv0\|csr:csr0 " "Elaborating entity \"csr\" for hierarchy \"openriscv:openriscv0\|csr:csr0\"" {  } { { "openriscv.v" "csr0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv.v" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387121663 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_o csr.v(220) " "Verilog HDL Always Construct warning at csr.v(220): inferring latch(es) for variable \"data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651387121671 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[0\] csr.v(220) " "Inferred latch for \"data_o\[0\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121671 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[1\] csr.v(220) " "Inferred latch for \"data_o\[1\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121671 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[2\] csr.v(220) " "Inferred latch for \"data_o\[2\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121672 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[3\] csr.v(220) " "Inferred latch for \"data_o\[3\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121672 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[4\] csr.v(220) " "Inferred latch for \"data_o\[4\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121672 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[5\] csr.v(220) " "Inferred latch for \"data_o\[5\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121672 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[6\] csr.v(220) " "Inferred latch for \"data_o\[6\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121672 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[7\] csr.v(220) " "Inferred latch for \"data_o\[7\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121672 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[8\] csr.v(220) " "Inferred latch for \"data_o\[8\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121672 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[9\] csr.v(220) " "Inferred latch for \"data_o\[9\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121672 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[10\] csr.v(220) " "Inferred latch for \"data_o\[10\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121672 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[11\] csr.v(220) " "Inferred latch for \"data_o\[11\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121672 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[12\] csr.v(220) " "Inferred latch for \"data_o\[12\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121672 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[13\] csr.v(220) " "Inferred latch for \"data_o\[13\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121672 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[14\] csr.v(220) " "Inferred latch for \"data_o\[14\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121672 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[15\] csr.v(220) " "Inferred latch for \"data_o\[15\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121672 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[16\] csr.v(220) " "Inferred latch for \"data_o\[16\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121672 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[17\] csr.v(220) " "Inferred latch for \"data_o\[17\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121672 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[18\] csr.v(220) " "Inferred latch for \"data_o\[18\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121672 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[19\] csr.v(220) " "Inferred latch for \"data_o\[19\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121672 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[20\] csr.v(220) " "Inferred latch for \"data_o\[20\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121672 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[21\] csr.v(220) " "Inferred latch for \"data_o\[21\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121672 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[22\] csr.v(220) " "Inferred latch for \"data_o\[22\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121672 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[23\] csr.v(220) " "Inferred latch for \"data_o\[23\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121672 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[24\] csr.v(220) " "Inferred latch for \"data_o\[24\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121672 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[25\] csr.v(220) " "Inferred latch for \"data_o\[25\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121672 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[26\] csr.v(220) " "Inferred latch for \"data_o\[26\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121672 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[27\] csr.v(220) " "Inferred latch for \"data_o\[27\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121672 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[28\] csr.v(220) " "Inferred latch for \"data_o\[28\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121672 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[29\] csr.v(220) " "Inferred latch for \"data_o\[29\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121672 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[30\] csr.v(220) " "Inferred latch for \"data_o\[30\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121672 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[31\] csr.v(220) " "Inferred latch for \"data_o\[31\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121672 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_bus_if openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if " "Elaborating entity \"wishbone_bus_if\" for hierarchy \"openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\"" {  } { { "openriscv.v" "dwishbone_bus_if" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv.v" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387121680 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cpu_data_o wishbone_bus_if.v(112) " "Verilog HDL Always Construct warning at wishbone_bus_if.v(112): inferring latch(es) for variable \"cpu_data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651387121683 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[0\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[0\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121684 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[1\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[1\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121684 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[2\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[2\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121684 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[3\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[3\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121684 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[4\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[4\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121684 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[5\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[5\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121684 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[6\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[6\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121684 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[7\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[7\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121684 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[8\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[8\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121684 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[9\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[9\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121684 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[10\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[10\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121684 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[11\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[11\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121684 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[12\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[12\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121684 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[13\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[13\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121684 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[14\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[14\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121684 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[15\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[15\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121684 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[16\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[16\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121684 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[17\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[17\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121684 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[18\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[18\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121684 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[19\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[19\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121684 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[20\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[20\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121684 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[21\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[21\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121684 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[22\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[22\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121684 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[23\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[23\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121684 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[24\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[24\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121685 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[25\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[25\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121685 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[26\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[26\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121685 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[27\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[27\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121685 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[28\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[28\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121685 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[29\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[29\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121685 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[30\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[30\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121685 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[31\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[31\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387121685 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_rom_ inst_rom_:inst_rom_0 " "Elaborating entity \"inst_rom_\" for hierarchy \"inst_rom_:inst_rom_0\"" {  } { { "openriscv_min_sopc.v" "inst_rom_0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387121701 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wb_wr inst_rom_.v(28) " "Verilog HDL or VHDL warning at inst_rom_.v(28): object \"wb_wr\" assigned a value but never read" {  } { { "inst_rom_.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/inst_rom_.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651387121703 "|openriscv_min_sopc|inst_rom_:inst_rom_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wb_rd inst_rom_.v(29) " "Verilog HDL or VHDL warning at inst_rom_.v(29): object \"wb_rd\" assigned a value but never read" {  } { { "inst_rom_.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/inst_rom_.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651387121703 "|openriscv_min_sopc|inst_rom_:inst_rom_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_ip inst_rom_:inst_rom_0\|rom_ip:rom_ip_0 " "Elaborating entity \"rom_ip\" for hierarchy \"inst_rom_:inst_rom_0\|rom_ip:rom_ip_0\"" {  } { { "inst_rom_.v" "rom_ip_0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/inst_rom_.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387121717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram inst_rom_:inst_rom_0\|rom_ip:rom_ip_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"inst_rom_:inst_rom_0\|rom_ip:rom_ip_0\|altsyncram:altsyncram_component\"" {  } { { "rom_ip.v" "altsyncram_component" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/rom_ip.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387121959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "inst_rom_:inst_rom_0\|rom_ip:rom_ip_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"inst_rom_:inst_rom_0\|rom_ip:rom_ip_0\|altsyncram:altsyncram_component\"" {  } { { "rom_ip.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/rom_ip.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387121962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inst_rom_:inst_rom_0\|rom_ip:rom_ip_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"inst_rom_:inst_rom_0\|rom_ip:rom_ip_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387121963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387121963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387121963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom_init.mif " "Parameter \"init_file\" = \"rom_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387121963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387121963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387121963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387121963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387121963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387121963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387121963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387121963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387121963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387121963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387121963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387121963 ""}  } { { "rom_ip.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/rom_ip.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651387121963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bcb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bcb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bcb1 " "Found entity 1: altsyncram_bcb1" {  } { { "db/altsyncram_bcb1.tdf" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/db/altsyncram_bcb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387122082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bcb1 inst_rom_:inst_rom_0\|rom_ip:rom_ip_0\|altsyncram:altsyncram_component\|altsyncram_bcb1:auto_generated " "Elaborating entity \"altsyncram_bcb1\" for hierarchy \"inst_rom_:inst_rom_0\|rom_ip:rom_ip_0\|altsyncram:altsyncram_component\|altsyncram_bcb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387122088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_ram data_ram:data_ram_0 " "Elaborating entity \"data_ram\" for hierarchy \"data_ram:data_ram_0\"" {  } { { "openriscv_min_sopc.v" "data_ram_0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387122240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_ip data_ram:data_ram_0\|ram_ip:ram_ip_0 " "Elaborating entity \"ram_ip\" for hierarchy \"data_ram:data_ram_0\|ram_ip:ram_ip_0\"" {  } { { "data_ram.v" "ram_ip_0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/data_ram.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387122266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_ram:data_ram_0\|ram_ip:ram_ip_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_ram:data_ram_0\|ram_ip:ram_ip_0\|altsyncram:altsyncram_component\"" {  } { { "ram_ip.v" "altsyncram_component" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ram_ip.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387122332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_ram:data_ram_0\|ram_ip:ram_ip_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_ram:data_ram_0\|ram_ip:ram_ip_0\|altsyncram:altsyncram_component\"" {  } { { "ram_ip.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ram_ip.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387122350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_ram:data_ram_0\|ram_ip:ram_ip_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_ram:data_ram_0\|ram_ip:ram_ip_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387122351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387122351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387122351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387122351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387122351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387122351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387122351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387122351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387122351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387122351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387122351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387122351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387122351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387122351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387122351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387122351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387122351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387122351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387122351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651387122351 ""}  } { { "ram_ip.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ram_ip.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651387122351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8go1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8go1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8go1 " "Found entity 1: altsyncram_8go1" {  } { { "db/altsyncram_8go1.tdf" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/db/altsyncram_8go1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651387122467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8go1 data_ram:data_ram_0\|ram_ip:ram_ip_0\|altsyncram:altsyncram_component\|altsyncram_8go1:auto_generated " "Elaborating entity \"altsyncram_8go1\" for hierarchy \"data_ram:data_ram_0\|ram_ip:ram_ip_0\|altsyncram:altsyncram_component\|altsyncram_8go1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387122474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_top gpio_top:gpio_top0 " "Elaborating entity \"gpio_top\" for hierarchy \"gpio_top:gpio_top0\"" {  } { { "openriscv_min_sopc.v" "gpio_top0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387122527 ""}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "gpio_top.v(987) " "Verilog HDL Synthesis Attribute warning at gpio_top.v(987): ignoring full_case attribute on case statement with explicit default case item" {  } { { "gpio_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/gpio_top.v" 987 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1651387122530 "|openmips_min_sopc|gpio_top:gpio_top0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plic plic:plic0 " "Elaborating entity \"plic\" for hierarchy \"plic:plic0\"" {  } { { "openriscv_min_sopc.v" "plic0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387122540 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "irq plic.v(78) " "Verilog HDL Always Construct warning at plic.v(78): inferring latch(es) for variable \"irq\", which holds its previous value in one or more paths through the always construct" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651387122546 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[0\] plic.v(78) " "Inferred latch for \"irq\[0\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122546 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[1\] plic.v(78) " "Inferred latch for \"irq\[1\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122546 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[2\] plic.v(78) " "Inferred latch for \"irq\[2\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122546 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[3\] plic.v(78) " "Inferred latch for \"irq\[3\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122546 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[4\] plic.v(78) " "Inferred latch for \"irq\[4\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122546 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[5\] plic.v(78) " "Inferred latch for \"irq\[5\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122546 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[6\] plic.v(78) " "Inferred latch for \"irq\[6\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122546 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[7\] plic.v(78) " "Inferred latch for \"irq\[7\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122546 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[8\] plic.v(78) " "Inferred latch for \"irq\[8\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122546 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[9\] plic.v(78) " "Inferred latch for \"irq\[9\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122546 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[10\] plic.v(78) " "Inferred latch for \"irq\[10\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122547 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[11\] plic.v(78) " "Inferred latch for \"irq\[11\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122547 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[12\] plic.v(78) " "Inferred latch for \"irq\[12\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122547 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[13\] plic.v(78) " "Inferred latch for \"irq\[13\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122547 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[14\] plic.v(78) " "Inferred latch for \"irq\[14\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122547 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[15\] plic.v(78) " "Inferred latch for \"irq\[15\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122547 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[16\] plic.v(78) " "Inferred latch for \"irq\[16\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122547 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[17\] plic.v(78) " "Inferred latch for \"irq\[17\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122547 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[18\] plic.v(78) " "Inferred latch for \"irq\[18\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122547 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[19\] plic.v(78) " "Inferred latch for \"irq\[19\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122547 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[20\] plic.v(78) " "Inferred latch for \"irq\[20\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122547 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[21\] plic.v(78) " "Inferred latch for \"irq\[21\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122547 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[22\] plic.v(78) " "Inferred latch for \"irq\[22\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122547 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[23\] plic.v(78) " "Inferred latch for \"irq\[23\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122547 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[24\] plic.v(78) " "Inferred latch for \"irq\[24\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122547 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[25\] plic.v(78) " "Inferred latch for \"irq\[25\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122547 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[26\] plic.v(78) " "Inferred latch for \"irq\[26\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122547 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[27\] plic.v(78) " "Inferred latch for \"irq\[27\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122547 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[28\] plic.v(78) " "Inferred latch for \"irq\[28\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122547 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[29\] plic.v(78) " "Inferred latch for \"irq\[29\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122547 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[30\] plic.v(78) " "Inferred latch for \"irq\[30\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122547 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[31\] plic.v(78) " "Inferred latch for \"irq\[31\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122547 "|openmips_min_sopc|plic:plic0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clint clint:clint0 " "Elaborating entity \"clint\" for hierarchy \"clint:clint0\"" {  } { { "openriscv_min_sopc.v" "clint0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387122557 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "software_interrupt_already clint.v(72) " "Verilog HDL Always Construct warning at clint.v(72): inferring latch(es) for variable \"software_interrupt_already\", which holds its previous value in one or more paths through the always construct" {  } { { "clint.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651387122560 "|openmips_min_sopc|clint:clint0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "software_interrupt_already clint.v(72) " "Inferred latch for \"software_interrupt_already\" at clint.v(72)" {  } { { "clint.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122560 "|openmips_min_sopc|clint:clint0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top uart_top:uart_top0 " "Elaborating entity \"uart_top\" for hierarchy \"uart_top:uart_top0\"" {  } { { "openriscv_min_sopc.v" "uart_top0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387122571 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "(...\|uart_top) UART INFO: Data bus width is 32. Debug Interface present.\\n uart_top.v(329) " "Verilog HDL Display System Task info at uart_top.v(329): (...\|uart_top) UART INFO: Data bus width is 32. Debug Interface present.\\n" {  } { { "uart_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_top.v" 329 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122573 "|openmips_min_sopc|uart_top:uart_top0"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "(...\|uart_top) UART INFO: Doesn't have baudrate output\\n uart_top.v(334) " "Verilog HDL Display System Task info at uart_top.v(334): (...\|uart_top) UART INFO: Doesn't have baudrate output\\n" {  } { { "uart_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_top.v" 334 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387122573 "|openmips_min_sopc|uart_top:uart_top0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_wb uart_top:uart_top0\|uart_wb:wb_interface " "Elaborating entity \"uart_wb\" for hierarchy \"uart_top:uart_top0\|uart_wb:wb_interface\"" {  } { { "uart_top.v" "wb_interface" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_top.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387122576 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_wb.v(276) " "Verilog HDL Case Statement information at uart_wb.v(276): all case item expressions in this case statement are onehot" {  } { { "uart_wb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_wb.v" 276 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1651387122577 "|openmips_min_sopc|uart_top:uart_top0|uart_wb:wb_interface"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_wb.v(293) " "Verilog HDL Case Statement information at uart_wb.v(293): all case item expressions in this case statement are onehot" {  } { { "uart_wb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_wb.v" 293 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1651387122577 "|openmips_min_sopc|uart_top:uart_top0|uart_wb:wb_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_regs uart_top:uart_top0\|uart_regs:regs " "Elaborating entity \"uart_regs\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\"" {  } { { "uart_top.v" "regs" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_top.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387122582 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(611) " "Verilog HDL assignment warning at uart_regs.v(611): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651387122584 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(623) " "Verilog HDL assignment warning at uart_regs.v(623): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651387122584 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(634) " "Verilog HDL assignment warning at uart_regs.v(634): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651387122584 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(645) " "Verilog HDL assignment warning at uart_regs.v(645): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651387122584 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(656) " "Verilog HDL assignment warning at uart_regs.v(656): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651387122584 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(667) " "Verilog HDL assignment warning at uart_regs.v(667): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651387122584 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(678) " "Verilog HDL assignment warning at uart_regs.v(678): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651387122584 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(689) " "Verilog HDL assignment warning at uart_regs.v(689): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651387122584 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(698) " "Verilog HDL assignment warning at uart_regs.v(698): truncated value with size 32 to match size of target (16)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651387122584 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(700) " "Verilog HDL assignment warning at uart_regs.v(700): truncated value with size 32 to match size of target (16)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651387122585 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_regs.v(738) " "Verilog HDL assignment warning at uart_regs.v(738): truncated value with size 32 to match size of target (8)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651387122585 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(807) " "Verilog HDL assignment warning at uart_regs.v(807): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651387122585 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(814) " "Verilog HDL assignment warning at uart_regs.v(814): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651387122585 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(821) " "Verilog HDL assignment warning at uart_regs.v(821): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651387122585 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(828) " "Verilog HDL assignment warning at uart_regs.v(828): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651387122585 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(835) " "Verilog HDL assignment warning at uart_regs.v(835): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651387122585 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(846) " "Verilog HDL assignment warning at uart_regs.v(846): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651387122585 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter " "Elaborating entity \"uart_transmitter\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\"" {  } { { "uart_regs.v" "transmitter" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387122588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tfifo uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx " "Elaborating entity \"uart_tfifo\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\"" {  } { { "uart_transmitter.v" "fifo_tx" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_transmitter.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387122592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminfr uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo " "Elaborating entity \"raminfr\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\"" {  } { { "uart_tfifo.v" "tfifo" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_tfifo.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387122596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_sync_flops uart_top:uart_top0\|uart_regs:regs\|uart_sync_flops:i_uart_sync_flops " "Elaborating entity \"uart_sync_flops\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\|uart_sync_flops:i_uart_sync_flops\"" {  } { { "uart_regs.v" "i_uart_sync_flops" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387122602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver " "Elaborating entity \"uart_receiver\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\"" {  } { { "uart_regs.v" "receiver" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387122608 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rbit_in uart_receiver.v(225) " "Verilog HDL or VHDL warning at uart_receiver.v(225): object \"rbit_in\" assigned a value but never read" {  } { { "uart_receiver.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_receiver.v" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651387122610 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rcounter16_eq_1 uart_receiver.v(258) " "Verilog HDL or VHDL warning at uart_receiver.v(258): object \"rcounter16_eq_1\" assigned a value but never read" {  } { { "uart_receiver.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_receiver.v" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651387122610 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_receiver.v(463) " "Verilog HDL assignment warning at uart_receiver.v(463): truncated value with size 32 to match size of target (8)" {  } { { "uart_receiver.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_receiver.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651387122610 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_receiver.v(479) " "Verilog HDL assignment warning at uart_receiver.v(479): truncated value with size 32 to match size of target (10)" {  } { { "uart_receiver.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_receiver.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651387122610 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs|uart_receiver:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rfifo uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx " "Elaborating entity \"uart_rfifo\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\"" {  } { { "uart_receiver.v" "fifo_rx" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_receiver.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387122613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_debug_if uart_top:uart_top0\|uart_debug_if:dbg " "Elaborating entity \"uart_debug_if\" for hierarchy \"uart_top:uart_top0\|uart_debug_if:dbg\"" {  } { { "uart_top.v" "dbg" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_top.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387122624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_top wb_conmax_top:wb_conmax_top0 " "Elaborating entity \"wb_conmax_top\" for hierarchy \"wb_conmax_top:wb_conmax_top0\"" {  } { { "openriscv_min_sopc.v" "wb_conmax_top0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387122631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_master_if wb_conmax_top:wb_conmax_top0\|wb_conmax_master_if:m0 " "Elaborating entity \"wb_conmax_master_if\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_master_if:m0\"" {  } { { "wb_conmax_top.v" "m0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 1992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387122675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_slave_if wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0 " "Elaborating entity \"wb_conmax_slave_if\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\"" {  } { { "wb_conmax_top.v" "s0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387122714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_arb wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_arb:arb " "Elaborating entity \"wb_conmax_arb\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_arb:arb\"" {  } { { "wb_conmax_slave_if.v" "arb" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_slave_if.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387122722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_msel wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel " "Elaborating entity \"wb_conmax_msel\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\"" {  } { { "wb_conmax_slave_if.v" "msel" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_slave_if.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387122730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_pri_enc wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc " "Elaborating entity \"wb_conmax_pri_enc\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc\"" {  } { { "wb_conmax_msel.v" "pri_enc" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_msel.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387122737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_pri_dec wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc\|wb_conmax_pri_dec:pd0 " "Elaborating entity \"wb_conmax_pri_dec\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc\|wb_conmax_pri_dec:pd0\"" {  } { { "wb_conmax_pri_enc.v" "pd0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_pri_enc.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387122743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_rf wb_conmax_top:wb_conmax_top0\|wb_conmax_rf:rf " "Elaborating entity \"wb_conmax_rf\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_rf:rf\"" {  } { { "wb_conmax_top.v" "rf" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 4801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651387123761 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_data_o\[31\] clint:clint0\|wb_dat_i\[31\] " "Net \"s4_data_o\[31\]\", which fans out to \"clint:clint0\|wb_dat_i\[31\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_data_o\[31\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_data_o\[31\]\"" {  } { { "wb_conmax_top.v" "s5_data_o\[31\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 353 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125305 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_data_o\[31\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_data_o\[31\]\"" {  } { { "wb_conmax_top.v" "s4_data_o\[31\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 341 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125305 ""}  } { { "openriscv_min_sopc.v" "s4_data_o\[31\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 103 -1 0 } } { "clint.v" "wb_dat_i\[31\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125305 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_data_o\[30\] clint:clint0\|wb_dat_i\[30\] " "Net \"s4_data_o\[30\]\", which fans out to \"clint:clint0\|wb_dat_i\[30\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_data_o\[30\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_data_o\[30\]\"" {  } { { "wb_conmax_top.v" "s5_data_o\[30\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 353 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125305 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_data_o\[30\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_data_o\[30\]\"" {  } { { "wb_conmax_top.v" "s4_data_o\[30\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 341 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125305 ""}  } { { "openriscv_min_sopc.v" "s4_data_o\[30\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 103 -1 0 } } { "clint.v" "wb_dat_i\[30\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125305 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_data_o\[29\] clint:clint0\|wb_dat_i\[29\] " "Net \"s4_data_o\[29\]\", which fans out to \"clint:clint0\|wb_dat_i\[29\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_data_o\[29\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_data_o\[29\]\"" {  } { { "wb_conmax_top.v" "s5_data_o\[29\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 353 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125305 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_data_o\[29\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_data_o\[29\]\"" {  } { { "wb_conmax_top.v" "s4_data_o\[29\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 341 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125305 ""}  } { { "openriscv_min_sopc.v" "s4_data_o\[29\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 103 -1 0 } } { "clint.v" "wb_dat_i\[29\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125305 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_data_o\[28\] clint:clint0\|wb_dat_i\[28\] " "Net \"s4_data_o\[28\]\", which fans out to \"clint:clint0\|wb_dat_i\[28\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_data_o\[28\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_data_o\[28\]\"" {  } { { "wb_conmax_top.v" "s5_data_o\[28\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 353 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125305 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_data_o\[28\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_data_o\[28\]\"" {  } { { "wb_conmax_top.v" "s4_data_o\[28\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 341 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125305 ""}  } { { "openriscv_min_sopc.v" "s4_data_o\[28\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 103 -1 0 } } { "clint.v" "wb_dat_i\[28\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125305 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_data_o\[27\] clint:clint0\|wb_dat_i\[27\] " "Net \"s4_data_o\[27\]\", which fans out to \"clint:clint0\|wb_dat_i\[27\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_data_o\[27\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_data_o\[27\]\"" {  } { { "wb_conmax_top.v" "s5_data_o\[27\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 353 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125306 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_data_o\[27\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_data_o\[27\]\"" {  } { { "wb_conmax_top.v" "s4_data_o\[27\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 341 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125306 ""}  } { { "openriscv_min_sopc.v" "s4_data_o\[27\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 103 -1 0 } } { "clint.v" "wb_dat_i\[27\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125306 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_data_o\[26\] clint:clint0\|wb_dat_i\[26\] " "Net \"s4_data_o\[26\]\", which fans out to \"clint:clint0\|wb_dat_i\[26\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_data_o\[26\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_data_o\[26\]\"" {  } { { "wb_conmax_top.v" "s5_data_o\[26\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 353 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125306 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_data_o\[26\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_data_o\[26\]\"" {  } { { "wb_conmax_top.v" "s4_data_o\[26\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 341 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125306 ""}  } { { "openriscv_min_sopc.v" "s4_data_o\[26\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 103 -1 0 } } { "clint.v" "wb_dat_i\[26\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125306 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_data_o\[25\] clint:clint0\|wb_dat_i\[25\] " "Net \"s4_data_o\[25\]\", which fans out to \"clint:clint0\|wb_dat_i\[25\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_data_o\[25\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_data_o\[25\]\"" {  } { { "wb_conmax_top.v" "s5_data_o\[25\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 353 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125306 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_data_o\[25\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_data_o\[25\]\"" {  } { { "wb_conmax_top.v" "s4_data_o\[25\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 341 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125306 ""}  } { { "openriscv_min_sopc.v" "s4_data_o\[25\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 103 -1 0 } } { "clint.v" "wb_dat_i\[25\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125306 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_data_o\[24\] clint:clint0\|wb_dat_i\[24\] " "Net \"s4_data_o\[24\]\", which fans out to \"clint:clint0\|wb_dat_i\[24\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_data_o\[24\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_data_o\[24\]\"" {  } { { "wb_conmax_top.v" "s5_data_o\[24\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 353 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125306 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_data_o\[24\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_data_o\[24\]\"" {  } { { "wb_conmax_top.v" "s4_data_o\[24\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 341 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125306 ""}  } { { "openriscv_min_sopc.v" "s4_data_o\[24\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 103 -1 0 } } { "clint.v" "wb_dat_i\[24\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125306 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_data_o\[23\] clint:clint0\|wb_dat_i\[23\] " "Net \"s4_data_o\[23\]\", which fans out to \"clint:clint0\|wb_dat_i\[23\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_data_o\[23\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_data_o\[23\]\"" {  } { { "wb_conmax_top.v" "s5_data_o\[23\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 353 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125306 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_data_o\[23\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_data_o\[23\]\"" {  } { { "wb_conmax_top.v" "s4_data_o\[23\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 341 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125306 ""}  } { { "openriscv_min_sopc.v" "s4_data_o\[23\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 103 -1 0 } } { "clint.v" "wb_dat_i\[23\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125306 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_data_o\[22\] clint:clint0\|wb_dat_i\[22\] " "Net \"s4_data_o\[22\]\", which fans out to \"clint:clint0\|wb_dat_i\[22\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_data_o\[22\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_data_o\[22\]\"" {  } { { "wb_conmax_top.v" "s5_data_o\[22\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 353 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125306 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_data_o\[22\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_data_o\[22\]\"" {  } { { "wb_conmax_top.v" "s4_data_o\[22\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 341 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125306 ""}  } { { "openriscv_min_sopc.v" "s4_data_o\[22\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 103 -1 0 } } { "clint.v" "wb_dat_i\[22\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125306 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_data_o\[21\] clint:clint0\|wb_dat_i\[21\] " "Net \"s4_data_o\[21\]\", which fans out to \"clint:clint0\|wb_dat_i\[21\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_data_o\[21\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_data_o\[21\]\"" {  } { { "wb_conmax_top.v" "s5_data_o\[21\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 353 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125306 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_data_o\[21\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_data_o\[21\]\"" {  } { { "wb_conmax_top.v" "s4_data_o\[21\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 341 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125306 ""}  } { { "openriscv_min_sopc.v" "s4_data_o\[21\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 103 -1 0 } } { "clint.v" "wb_dat_i\[21\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125306 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_data_o\[20\] clint:clint0\|wb_dat_i\[20\] " "Net \"s4_data_o\[20\]\", which fans out to \"clint:clint0\|wb_dat_i\[20\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_data_o\[20\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_data_o\[20\]\"" {  } { { "wb_conmax_top.v" "s5_data_o\[20\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 353 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125306 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_data_o\[20\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_data_o\[20\]\"" {  } { { "wb_conmax_top.v" "s4_data_o\[20\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 341 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125306 ""}  } { { "openriscv_min_sopc.v" "s4_data_o\[20\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 103 -1 0 } } { "clint.v" "wb_dat_i\[20\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125306 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_data_o\[19\] clint:clint0\|wb_dat_i\[19\] " "Net \"s4_data_o\[19\]\", which fans out to \"clint:clint0\|wb_dat_i\[19\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_data_o\[19\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_data_o\[19\]\"" {  } { { "wb_conmax_top.v" "s5_data_o\[19\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 353 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125306 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_data_o\[19\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_data_o\[19\]\"" {  } { { "wb_conmax_top.v" "s4_data_o\[19\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 341 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125306 ""}  } { { "openriscv_min_sopc.v" "s4_data_o\[19\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 103 -1 0 } } { "clint.v" "wb_dat_i\[19\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125306 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_data_o\[18\] clint:clint0\|wb_dat_i\[18\] " "Net \"s4_data_o\[18\]\", which fans out to \"clint:clint0\|wb_dat_i\[18\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_data_o\[18\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_data_o\[18\]\"" {  } { { "wb_conmax_top.v" "s5_data_o\[18\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 353 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125306 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_data_o\[18\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_data_o\[18\]\"" {  } { { "wb_conmax_top.v" "s4_data_o\[18\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 341 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125306 ""}  } { { "openriscv_min_sopc.v" "s4_data_o\[18\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 103 -1 0 } } { "clint.v" "wb_dat_i\[18\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125306 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_data_o\[17\] clint:clint0\|wb_dat_i\[17\] " "Net \"s4_data_o\[17\]\", which fans out to \"clint:clint0\|wb_dat_i\[17\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_data_o\[17\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_data_o\[17\]\"" {  } { { "wb_conmax_top.v" "s5_data_o\[17\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 353 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125306 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_data_o\[17\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_data_o\[17\]\"" {  } { { "wb_conmax_top.v" "s4_data_o\[17\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 341 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125306 ""}  } { { "openriscv_min_sopc.v" "s4_data_o\[17\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 103 -1 0 } } { "clint.v" "wb_dat_i\[17\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125306 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_data_o\[16\] clint:clint0\|wb_dat_i\[16\] " "Net \"s4_data_o\[16\]\", which fans out to \"clint:clint0\|wb_dat_i\[16\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_data_o\[16\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_data_o\[16\]\"" {  } { { "wb_conmax_top.v" "s5_data_o\[16\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 353 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125306 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_data_o\[16\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_data_o\[16\]\"" {  } { { "wb_conmax_top.v" "s4_data_o\[16\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 341 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125306 ""}  } { { "openriscv_min_sopc.v" "s4_data_o\[16\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 103 -1 0 } } { "clint.v" "wb_dat_i\[16\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125306 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_data_o\[15\] clint:clint0\|wb_dat_i\[15\] " "Net \"s4_data_o\[15\]\", which fans out to \"clint:clint0\|wb_dat_i\[15\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_data_o\[15\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_data_o\[15\]\"" {  } { { "wb_conmax_top.v" "s5_data_o\[15\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 353 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125307 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_data_o\[15\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_data_o\[15\]\"" {  } { { "wb_conmax_top.v" "s4_data_o\[15\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 341 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125307 ""}  } { { "openriscv_min_sopc.v" "s4_data_o\[15\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 103 -1 0 } } { "clint.v" "wb_dat_i\[15\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125307 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_data_o\[14\] clint:clint0\|wb_dat_i\[14\] " "Net \"s4_data_o\[14\]\", which fans out to \"clint:clint0\|wb_dat_i\[14\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_data_o\[14\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_data_o\[14\]\"" {  } { { "wb_conmax_top.v" "s5_data_o\[14\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 353 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125307 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_data_o\[14\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_data_o\[14\]\"" {  } { { "wb_conmax_top.v" "s4_data_o\[14\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 341 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125307 ""}  } { { "openriscv_min_sopc.v" "s4_data_o\[14\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 103 -1 0 } } { "clint.v" "wb_dat_i\[14\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125307 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_data_o\[13\] clint:clint0\|wb_dat_i\[13\] " "Net \"s4_data_o\[13\]\", which fans out to \"clint:clint0\|wb_dat_i\[13\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_data_o\[13\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_data_o\[13\]\"" {  } { { "wb_conmax_top.v" "s5_data_o\[13\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 353 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125307 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_data_o\[13\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_data_o\[13\]\"" {  } { { "wb_conmax_top.v" "s4_data_o\[13\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 341 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125307 ""}  } { { "openriscv_min_sopc.v" "s4_data_o\[13\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 103 -1 0 } } { "clint.v" "wb_dat_i\[13\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125307 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_data_o\[12\] clint:clint0\|wb_dat_i\[12\] " "Net \"s4_data_o\[12\]\", which fans out to \"clint:clint0\|wb_dat_i\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_data_o\[12\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_data_o\[12\]\"" {  } { { "wb_conmax_top.v" "s5_data_o\[12\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 353 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125307 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_data_o\[12\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_data_o\[12\]\"" {  } { { "wb_conmax_top.v" "s4_data_o\[12\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 341 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125307 ""}  } { { "openriscv_min_sopc.v" "s4_data_o\[12\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 103 -1 0 } } { "clint.v" "wb_dat_i\[12\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125307 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_data_o\[11\] clint:clint0\|wb_dat_i\[11\] " "Net \"s4_data_o\[11\]\", which fans out to \"clint:clint0\|wb_dat_i\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_data_o\[11\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_data_o\[11\]\"" {  } { { "wb_conmax_top.v" "s5_data_o\[11\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 353 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125307 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_data_o\[11\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_data_o\[11\]\"" {  } { { "wb_conmax_top.v" "s4_data_o\[11\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 341 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125307 ""}  } { { "openriscv_min_sopc.v" "s4_data_o\[11\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 103 -1 0 } } { "clint.v" "wb_dat_i\[11\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125307 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_data_o\[10\] clint:clint0\|wb_dat_i\[10\] " "Net \"s4_data_o\[10\]\", which fans out to \"clint:clint0\|wb_dat_i\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_data_o\[10\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_data_o\[10\]\"" {  } { { "wb_conmax_top.v" "s5_data_o\[10\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 353 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125307 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_data_o\[10\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_data_o\[10\]\"" {  } { { "wb_conmax_top.v" "s4_data_o\[10\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 341 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125307 ""}  } { { "openriscv_min_sopc.v" "s4_data_o\[10\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 103 -1 0 } } { "clint.v" "wb_dat_i\[10\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125307 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_data_o\[9\] clint:clint0\|wb_dat_i\[9\] " "Net \"s4_data_o\[9\]\", which fans out to \"clint:clint0\|wb_dat_i\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_data_o\[9\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_data_o\[9\]\"" {  } { { "wb_conmax_top.v" "s5_data_o\[9\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 353 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125307 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_data_o\[9\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_data_o\[9\]\"" {  } { { "wb_conmax_top.v" "s4_data_o\[9\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 341 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125307 ""}  } { { "openriscv_min_sopc.v" "s4_data_o\[9\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 103 -1 0 } } { "clint.v" "wb_dat_i\[9\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125307 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_data_o\[8\] clint:clint0\|wb_dat_i\[8\] " "Net \"s4_data_o\[8\]\", which fans out to \"clint:clint0\|wb_dat_i\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_data_o\[8\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_data_o\[8\]\"" {  } { { "wb_conmax_top.v" "s5_data_o\[8\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 353 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125307 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_data_o\[8\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_data_o\[8\]\"" {  } { { "wb_conmax_top.v" "s4_data_o\[8\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 341 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125307 ""}  } { { "openriscv_min_sopc.v" "s4_data_o\[8\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 103 -1 0 } } { "clint.v" "wb_dat_i\[8\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125307 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_data_o\[7\] clint:clint0\|wb_dat_i\[7\] " "Net \"s4_data_o\[7\]\", which fans out to \"clint:clint0\|wb_dat_i\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_data_o\[7\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_data_o\[7\]\"" {  } { { "wb_conmax_top.v" "s5_data_o\[7\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 353 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125307 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_data_o\[7\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_data_o\[7\]\"" {  } { { "wb_conmax_top.v" "s4_data_o\[7\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 341 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125307 ""}  } { { "openriscv_min_sopc.v" "s4_data_o\[7\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 103 -1 0 } } { "clint.v" "wb_dat_i\[7\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125307 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_data_o\[6\] clint:clint0\|wb_dat_i\[6\] " "Net \"s4_data_o\[6\]\", which fans out to \"clint:clint0\|wb_dat_i\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_data_o\[6\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_data_o\[6\]\"" {  } { { "wb_conmax_top.v" "s5_data_o\[6\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 353 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125307 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_data_o\[6\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_data_o\[6\]\"" {  } { { "wb_conmax_top.v" "s4_data_o\[6\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 341 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125307 ""}  } { { "openriscv_min_sopc.v" "s4_data_o\[6\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 103 -1 0 } } { "clint.v" "wb_dat_i\[6\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125307 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_data_o\[5\] clint:clint0\|wb_dat_i\[5\] " "Net \"s4_data_o\[5\]\", which fans out to \"clint:clint0\|wb_dat_i\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_data_o\[5\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_data_o\[5\]\"" {  } { { "wb_conmax_top.v" "s5_data_o\[5\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 353 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125307 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_data_o\[5\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_data_o\[5\]\"" {  } { { "wb_conmax_top.v" "s4_data_o\[5\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 341 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125307 ""}  } { { "openriscv_min_sopc.v" "s4_data_o\[5\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 103 -1 0 } } { "clint.v" "wb_dat_i\[5\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125307 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_data_o\[4\] clint:clint0\|wb_dat_i\[4\] " "Net \"s4_data_o\[4\]\", which fans out to \"clint:clint0\|wb_dat_i\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_data_o\[4\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_data_o\[4\]\"" {  } { { "wb_conmax_top.v" "s5_data_o\[4\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 353 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125307 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_data_o\[4\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_data_o\[4\]\"" {  } { { "wb_conmax_top.v" "s4_data_o\[4\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 341 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125307 ""}  } { { "openriscv_min_sopc.v" "s4_data_o\[4\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 103 -1 0 } } { "clint.v" "wb_dat_i\[4\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125307 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_data_o\[3\] clint:clint0\|wb_dat_i\[3\] " "Net \"s4_data_o\[3\]\", which fans out to \"clint:clint0\|wb_dat_i\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_data_o\[3\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_data_o\[3\]\"" {  } { { "wb_conmax_top.v" "s5_data_o\[3\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 353 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125307 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_data_o\[3\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_data_o\[3\]\"" {  } { { "wb_conmax_top.v" "s4_data_o\[3\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 341 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125307 ""}  } { { "openriscv_min_sopc.v" "s4_data_o\[3\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 103 -1 0 } } { "clint.v" "wb_dat_i\[3\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125307 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_data_o\[2\] clint:clint0\|wb_dat_i\[2\] " "Net \"s4_data_o\[2\]\", which fans out to \"clint:clint0\|wb_dat_i\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_data_o\[2\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_data_o\[2\]\"" {  } { { "wb_conmax_top.v" "s5_data_o\[2\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 353 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125308 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_data_o\[2\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_data_o\[2\]\"" {  } { { "wb_conmax_top.v" "s4_data_o\[2\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 341 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125308 ""}  } { { "openriscv_min_sopc.v" "s4_data_o\[2\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 103 -1 0 } } { "clint.v" "wb_dat_i\[2\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125308 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_data_o\[1\] clint:clint0\|wb_dat_i\[1\] " "Net \"s4_data_o\[1\]\", which fans out to \"clint:clint0\|wb_dat_i\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_data_o\[1\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_data_o\[1\]\"" {  } { { "wb_conmax_top.v" "s5_data_o\[1\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 353 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125308 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_data_o\[1\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_data_o\[1\]\"" {  } { { "wb_conmax_top.v" "s4_data_o\[1\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 341 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125308 ""}  } { { "openriscv_min_sopc.v" "s4_data_o\[1\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 103 -1 0 } } { "clint.v" "wb_dat_i\[1\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125308 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_data_o\[0\] clint:clint0\|wb_dat_i\[0\] " "Net \"s4_data_o\[0\]\", which fans out to \"clint:clint0\|wb_dat_i\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_data_o\[0\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_data_o\[0\]\"" {  } { { "wb_conmax_top.v" "s5_data_o\[0\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 353 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125308 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_data_o\[0\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_data_o\[0\]\"" {  } { { "wb_conmax_top.v" "s4_data_o\[0\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 341 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125308 ""}  } { { "openriscv_min_sopc.v" "s4_data_o\[0\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 103 -1 0 } } { "clint.v" "wb_dat_i\[0\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125308 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_addr_o\[31\] clint:clint0\|wb_adr_i\[31\] " "Net \"s4_addr_o\[31\]\", which fans out to \"clint:clint0\|wb_adr_i\[31\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_addr_o\[31\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_addr_o\[31\]\"" {  } { { "wb_conmax_top.v" "s5_addr_o\[31\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 354 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125308 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_addr_o\[31\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_addr_o\[31\]\"" {  } { { "wb_conmax_top.v" "s4_addr_o\[31\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 342 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125308 ""}  } { { "openriscv_min_sopc.v" "s4_addr_o\[31\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 104 -1 0 } } { "clint.v" "wb_adr_i\[31\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125308 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_addr_o\[30\] clint:clint0\|wb_adr_i\[30\] " "Net \"s4_addr_o\[30\]\", which fans out to \"clint:clint0\|wb_adr_i\[30\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_addr_o\[30\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_addr_o\[30\]\"" {  } { { "wb_conmax_top.v" "s5_addr_o\[30\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 354 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125308 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_addr_o\[30\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_addr_o\[30\]\"" {  } { { "wb_conmax_top.v" "s4_addr_o\[30\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 342 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125308 ""}  } { { "openriscv_min_sopc.v" "s4_addr_o\[30\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 104 -1 0 } } { "clint.v" "wb_adr_i\[30\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125308 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_addr_o\[29\] clint:clint0\|wb_adr_i\[29\] " "Net \"s4_addr_o\[29\]\", which fans out to \"clint:clint0\|wb_adr_i\[29\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_addr_o\[29\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_addr_o\[29\]\"" {  } { { "wb_conmax_top.v" "s5_addr_o\[29\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 354 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125308 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_addr_o\[29\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_addr_o\[29\]\"" {  } { { "wb_conmax_top.v" "s4_addr_o\[29\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 342 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125308 ""}  } { { "openriscv_min_sopc.v" "s4_addr_o\[29\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 104 -1 0 } } { "clint.v" "wb_adr_i\[29\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125308 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_addr_o\[28\] clint:clint0\|wb_adr_i\[28\] " "Net \"s4_addr_o\[28\]\", which fans out to \"clint:clint0\|wb_adr_i\[28\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_addr_o\[28\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_addr_o\[28\]\"" {  } { { "wb_conmax_top.v" "s5_addr_o\[28\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 354 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125308 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_addr_o\[28\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_addr_o\[28\]\"" {  } { { "wb_conmax_top.v" "s4_addr_o\[28\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 342 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125308 ""}  } { { "openriscv_min_sopc.v" "s4_addr_o\[28\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 104 -1 0 } } { "clint.v" "wb_adr_i\[28\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125308 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_addr_o\[27\] clint:clint0\|wb_adr_i\[27\] " "Net \"s4_addr_o\[27\]\", which fans out to \"clint:clint0\|wb_adr_i\[27\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_addr_o\[27\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_addr_o\[27\]\"" {  } { { "wb_conmax_top.v" "s5_addr_o\[27\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 354 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125308 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_addr_o\[27\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_addr_o\[27\]\"" {  } { { "wb_conmax_top.v" "s4_addr_o\[27\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 342 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125308 ""}  } { { "openriscv_min_sopc.v" "s4_addr_o\[27\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 104 -1 0 } } { "clint.v" "wb_adr_i\[27\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125308 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_addr_o\[26\] clint:clint0\|wb_adr_i\[26\] " "Net \"s4_addr_o\[26\]\", which fans out to \"clint:clint0\|wb_adr_i\[26\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_addr_o\[26\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_addr_o\[26\]\"" {  } { { "wb_conmax_top.v" "s5_addr_o\[26\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 354 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125308 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_addr_o\[26\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_addr_o\[26\]\"" {  } { { "wb_conmax_top.v" "s4_addr_o\[26\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 342 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125308 ""}  } { { "openriscv_min_sopc.v" "s4_addr_o\[26\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 104 -1 0 } } { "clint.v" "wb_adr_i\[26\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125308 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_addr_o\[25\] clint:clint0\|wb_adr_i\[25\] " "Net \"s4_addr_o\[25\]\", which fans out to \"clint:clint0\|wb_adr_i\[25\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_addr_o\[25\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_addr_o\[25\]\"" {  } { { "wb_conmax_top.v" "s5_addr_o\[25\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 354 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125308 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_addr_o\[25\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_addr_o\[25\]\"" {  } { { "wb_conmax_top.v" "s4_addr_o\[25\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 342 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125308 ""}  } { { "openriscv_min_sopc.v" "s4_addr_o\[25\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 104 -1 0 } } { "clint.v" "wb_adr_i\[25\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125308 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_addr_o\[24\] clint:clint0\|wb_adr_i\[24\] " "Net \"s4_addr_o\[24\]\", which fans out to \"clint:clint0\|wb_adr_i\[24\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_addr_o\[24\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_addr_o\[24\]\"" {  } { { "wb_conmax_top.v" "s5_addr_o\[24\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 354 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125308 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_addr_o\[24\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_addr_o\[24\]\"" {  } { { "wb_conmax_top.v" "s4_addr_o\[24\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 342 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125308 ""}  } { { "openriscv_min_sopc.v" "s4_addr_o\[24\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 104 -1 0 } } { "clint.v" "wb_adr_i\[24\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125308 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_addr_o\[23\] clint:clint0\|wb_adr_i\[23\] " "Net \"s4_addr_o\[23\]\", which fans out to \"clint:clint0\|wb_adr_i\[23\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_addr_o\[23\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_addr_o\[23\]\"" {  } { { "wb_conmax_top.v" "s5_addr_o\[23\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 354 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125308 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_addr_o\[23\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_addr_o\[23\]\"" {  } { { "wb_conmax_top.v" "s4_addr_o\[23\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 342 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125308 ""}  } { { "openriscv_min_sopc.v" "s4_addr_o\[23\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 104 -1 0 } } { "clint.v" "wb_adr_i\[23\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125308 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_addr_o\[22\] clint:clint0\|wb_adr_i\[22\] " "Net \"s4_addr_o\[22\]\", which fans out to \"clint:clint0\|wb_adr_i\[22\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_addr_o\[22\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_addr_o\[22\]\"" {  } { { "wb_conmax_top.v" "s5_addr_o\[22\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 354 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125308 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_addr_o\[22\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_addr_o\[22\]\"" {  } { { "wb_conmax_top.v" "s4_addr_o\[22\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 342 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125308 ""}  } { { "openriscv_min_sopc.v" "s4_addr_o\[22\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 104 -1 0 } } { "clint.v" "wb_adr_i\[22\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125308 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_addr_o\[21\] clint:clint0\|wb_adr_i\[21\] " "Net \"s4_addr_o\[21\]\", which fans out to \"clint:clint0\|wb_adr_i\[21\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_addr_o\[21\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_addr_o\[21\]\"" {  } { { "wb_conmax_top.v" "s5_addr_o\[21\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 354 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125309 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_addr_o\[21\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_addr_o\[21\]\"" {  } { { "wb_conmax_top.v" "s4_addr_o\[21\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 342 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125309 ""}  } { { "openriscv_min_sopc.v" "s4_addr_o\[21\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 104 -1 0 } } { "clint.v" "wb_adr_i\[21\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125309 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_addr_o\[20\] clint:clint0\|wb_adr_i\[20\] " "Net \"s4_addr_o\[20\]\", which fans out to \"clint:clint0\|wb_adr_i\[20\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_addr_o\[20\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_addr_o\[20\]\"" {  } { { "wb_conmax_top.v" "s5_addr_o\[20\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 354 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125309 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_addr_o\[20\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_addr_o\[20\]\"" {  } { { "wb_conmax_top.v" "s4_addr_o\[20\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 342 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125309 ""}  } { { "openriscv_min_sopc.v" "s4_addr_o\[20\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 104 -1 0 } } { "clint.v" "wb_adr_i\[20\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125309 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_addr_o\[19\] clint:clint0\|wb_adr_i\[19\] " "Net \"s4_addr_o\[19\]\", which fans out to \"clint:clint0\|wb_adr_i\[19\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_addr_o\[19\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_addr_o\[19\]\"" {  } { { "wb_conmax_top.v" "s5_addr_o\[19\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 354 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125309 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_addr_o\[19\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_addr_o\[19\]\"" {  } { { "wb_conmax_top.v" "s4_addr_o\[19\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 342 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125309 ""}  } { { "openriscv_min_sopc.v" "s4_addr_o\[19\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 104 -1 0 } } { "clint.v" "wb_adr_i\[19\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125309 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_addr_o\[18\] clint:clint0\|wb_adr_i\[18\] " "Net \"s4_addr_o\[18\]\", which fans out to \"clint:clint0\|wb_adr_i\[18\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_addr_o\[18\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_addr_o\[18\]\"" {  } { { "wb_conmax_top.v" "s5_addr_o\[18\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 354 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125309 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_addr_o\[18\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_addr_o\[18\]\"" {  } { { "wb_conmax_top.v" "s4_addr_o\[18\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 342 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125309 ""}  } { { "openriscv_min_sopc.v" "s4_addr_o\[18\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 104 -1 0 } } { "clint.v" "wb_adr_i\[18\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125309 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_addr_o\[17\] clint:clint0\|wb_adr_i\[17\] " "Net \"s4_addr_o\[17\]\", which fans out to \"clint:clint0\|wb_adr_i\[17\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_addr_o\[17\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_addr_o\[17\]\"" {  } { { "wb_conmax_top.v" "s5_addr_o\[17\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 354 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125309 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_addr_o\[17\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_addr_o\[17\]\"" {  } { { "wb_conmax_top.v" "s4_addr_o\[17\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 342 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125309 ""}  } { { "openriscv_min_sopc.v" "s4_addr_o\[17\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 104 -1 0 } } { "clint.v" "wb_adr_i\[17\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125309 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_addr_o\[16\] clint:clint0\|wb_adr_i\[16\] " "Net \"s4_addr_o\[16\]\", which fans out to \"clint:clint0\|wb_adr_i\[16\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_addr_o\[16\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_addr_o\[16\]\"" {  } { { "wb_conmax_top.v" "s5_addr_o\[16\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 354 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125309 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_addr_o\[16\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_addr_o\[16\]\"" {  } { { "wb_conmax_top.v" "s4_addr_o\[16\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 342 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125309 ""}  } { { "openriscv_min_sopc.v" "s4_addr_o\[16\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 104 -1 0 } } { "clint.v" "wb_adr_i\[16\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125309 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_addr_o\[15\] clint:clint0\|wb_adr_i\[15\] " "Net \"s4_addr_o\[15\]\", which fans out to \"clint:clint0\|wb_adr_i\[15\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_addr_o\[15\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_addr_o\[15\]\"" {  } { { "wb_conmax_top.v" "s5_addr_o\[15\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 354 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125309 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_addr_o\[15\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_addr_o\[15\]\"" {  } { { "wb_conmax_top.v" "s4_addr_o\[15\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 342 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125309 ""}  } { { "openriscv_min_sopc.v" "s4_addr_o\[15\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 104 -1 0 } } { "clint.v" "wb_adr_i\[15\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125309 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_addr_o\[14\] clint:clint0\|wb_adr_i\[14\] " "Net \"s4_addr_o\[14\]\", which fans out to \"clint:clint0\|wb_adr_i\[14\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_addr_o\[14\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_addr_o\[14\]\"" {  } { { "wb_conmax_top.v" "s5_addr_o\[14\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 354 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125309 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_addr_o\[14\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_addr_o\[14\]\"" {  } { { "wb_conmax_top.v" "s4_addr_o\[14\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 342 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125309 ""}  } { { "openriscv_min_sopc.v" "s4_addr_o\[14\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 104 -1 0 } } { "clint.v" "wb_adr_i\[14\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125309 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_addr_o\[13\] clint:clint0\|wb_adr_i\[13\] " "Net \"s4_addr_o\[13\]\", which fans out to \"clint:clint0\|wb_adr_i\[13\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_addr_o\[13\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_addr_o\[13\]\"" {  } { { "wb_conmax_top.v" "s5_addr_o\[13\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 354 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125309 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_addr_o\[13\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_addr_o\[13\]\"" {  } { { "wb_conmax_top.v" "s4_addr_o\[13\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 342 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125309 ""}  } { { "openriscv_min_sopc.v" "s4_addr_o\[13\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 104 -1 0 } } { "clint.v" "wb_adr_i\[13\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125309 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_addr_o\[12\] clint:clint0\|wb_adr_i\[12\] " "Net \"s4_addr_o\[12\]\", which fans out to \"clint:clint0\|wb_adr_i\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_addr_o\[12\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_addr_o\[12\]\"" {  } { { "wb_conmax_top.v" "s5_addr_o\[12\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 354 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125309 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_addr_o\[12\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_addr_o\[12\]\"" {  } { { "wb_conmax_top.v" "s4_addr_o\[12\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 342 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125309 ""}  } { { "openriscv_min_sopc.v" "s4_addr_o\[12\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 104 -1 0 } } { "clint.v" "wb_adr_i\[12\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125309 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_addr_o\[11\] clint:clint0\|wb_adr_i\[11\] " "Net \"s4_addr_o\[11\]\", which fans out to \"clint:clint0\|wb_adr_i\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_addr_o\[11\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_addr_o\[11\]\"" {  } { { "wb_conmax_top.v" "s5_addr_o\[11\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 354 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125309 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_addr_o\[11\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_addr_o\[11\]\"" {  } { { "wb_conmax_top.v" "s4_addr_o\[11\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 342 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125309 ""}  } { { "openriscv_min_sopc.v" "s4_addr_o\[11\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 104 -1 0 } } { "clint.v" "wb_adr_i\[11\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125309 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_addr_o\[10\] clint:clint0\|wb_adr_i\[10\] " "Net \"s4_addr_o\[10\]\", which fans out to \"clint:clint0\|wb_adr_i\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_addr_o\[10\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_addr_o\[10\]\"" {  } { { "wb_conmax_top.v" "s5_addr_o\[10\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 354 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125309 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_addr_o\[10\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_addr_o\[10\]\"" {  } { { "wb_conmax_top.v" "s4_addr_o\[10\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 342 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125309 ""}  } { { "openriscv_min_sopc.v" "s4_addr_o\[10\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 104 -1 0 } } { "clint.v" "wb_adr_i\[10\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125309 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_addr_o\[9\] clint:clint0\|wb_adr_i\[9\] " "Net \"s4_addr_o\[9\]\", which fans out to \"clint:clint0\|wb_adr_i\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_addr_o\[9\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_addr_o\[9\]\"" {  } { { "wb_conmax_top.v" "s5_addr_o\[9\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 354 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125310 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_addr_o\[9\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_addr_o\[9\]\"" {  } { { "wb_conmax_top.v" "s4_addr_o\[9\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 342 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125310 ""}  } { { "openriscv_min_sopc.v" "s4_addr_o\[9\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 104 -1 0 } } { "clint.v" "wb_adr_i\[9\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125310 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_addr_o\[8\] clint:clint0\|wb_adr_i\[8\] " "Net \"s4_addr_o\[8\]\", which fans out to \"clint:clint0\|wb_adr_i\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_addr_o\[8\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_addr_o\[8\]\"" {  } { { "wb_conmax_top.v" "s5_addr_o\[8\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 354 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125310 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_addr_o\[8\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_addr_o\[8\]\"" {  } { { "wb_conmax_top.v" "s4_addr_o\[8\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 342 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125310 ""}  } { { "openriscv_min_sopc.v" "s4_addr_o\[8\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 104 -1 0 } } { "clint.v" "wb_adr_i\[8\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125310 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_addr_o\[7\] clint:clint0\|wb_adr_i\[7\] " "Net \"s4_addr_o\[7\]\", which fans out to \"clint:clint0\|wb_adr_i\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_addr_o\[7\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_addr_o\[7\]\"" {  } { { "wb_conmax_top.v" "s5_addr_o\[7\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 354 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125310 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_addr_o\[7\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_addr_o\[7\]\"" {  } { { "wb_conmax_top.v" "s4_addr_o\[7\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 342 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125310 ""}  } { { "openriscv_min_sopc.v" "s4_addr_o\[7\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 104 -1 0 } } { "clint.v" "wb_adr_i\[7\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125310 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_addr_o\[6\] clint:clint0\|wb_adr_i\[6\] " "Net \"s4_addr_o\[6\]\", which fans out to \"clint:clint0\|wb_adr_i\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_addr_o\[6\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_addr_o\[6\]\"" {  } { { "wb_conmax_top.v" "s5_addr_o\[6\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 354 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125310 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_addr_o\[6\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_addr_o\[6\]\"" {  } { { "wb_conmax_top.v" "s4_addr_o\[6\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 342 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125310 ""}  } { { "openriscv_min_sopc.v" "s4_addr_o\[6\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 104 -1 0 } } { "clint.v" "wb_adr_i\[6\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125310 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_addr_o\[5\] clint:clint0\|wb_adr_i\[5\] " "Net \"s4_addr_o\[5\]\", which fans out to \"clint:clint0\|wb_adr_i\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_addr_o\[5\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_addr_o\[5\]\"" {  } { { "wb_conmax_top.v" "s5_addr_o\[5\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 354 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125310 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_addr_o\[5\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_addr_o\[5\]\"" {  } { { "wb_conmax_top.v" "s4_addr_o\[5\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 342 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125310 ""}  } { { "openriscv_min_sopc.v" "s4_addr_o\[5\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 104 -1 0 } } { "clint.v" "wb_adr_i\[5\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125310 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_addr_o\[4\] clint:clint0\|wb_adr_i\[4\] " "Net \"s4_addr_o\[4\]\", which fans out to \"clint:clint0\|wb_adr_i\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_addr_o\[4\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_addr_o\[4\]\"" {  } { { "wb_conmax_top.v" "s5_addr_o\[4\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 354 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125310 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_addr_o\[4\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_addr_o\[4\]\"" {  } { { "wb_conmax_top.v" "s4_addr_o\[4\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 342 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125310 ""}  } { { "openriscv_min_sopc.v" "s4_addr_o\[4\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 104 -1 0 } } { "clint.v" "wb_adr_i\[4\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125310 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_addr_o\[3\] clint:clint0\|wb_adr_i\[3\] " "Net \"s4_addr_o\[3\]\", which fans out to \"clint:clint0\|wb_adr_i\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_addr_o\[3\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_addr_o\[3\]\"" {  } { { "wb_conmax_top.v" "s5_addr_o\[3\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 354 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125310 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_addr_o\[3\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_addr_o\[3\]\"" {  } { { "wb_conmax_top.v" "s4_addr_o\[3\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 342 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125310 ""}  } { { "openriscv_min_sopc.v" "s4_addr_o\[3\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 104 -1 0 } } { "clint.v" "wb_adr_i\[3\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125310 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_addr_o\[2\] clint:clint0\|wb_adr_i\[2\] " "Net \"s4_addr_o\[2\]\", which fans out to \"clint:clint0\|wb_adr_i\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_addr_o\[2\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_addr_o\[2\]\"" {  } { { "wb_conmax_top.v" "s5_addr_o\[2\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 354 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125310 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_addr_o\[2\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_addr_o\[2\]\"" {  } { { "wb_conmax_top.v" "s4_addr_o\[2\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 342 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125310 ""}  } { { "openriscv_min_sopc.v" "s4_addr_o\[2\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 104 -1 0 } } { "clint.v" "wb_adr_i\[2\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125310 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_addr_o\[1\] clint:clint0\|wb_adr_i\[1\] " "Net \"s4_addr_o\[1\]\", which fans out to \"clint:clint0\|wb_adr_i\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_addr_o\[1\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_addr_o\[1\]\"" {  } { { "wb_conmax_top.v" "s5_addr_o\[1\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 354 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125310 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_addr_o\[1\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_addr_o\[1\]\"" {  } { { "wb_conmax_top.v" "s4_addr_o\[1\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 342 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125310 ""}  } { { "openriscv_min_sopc.v" "s4_addr_o\[1\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 104 -1 0 } } { "clint.v" "wb_adr_i\[1\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125310 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_addr_o\[0\] clint:clint0\|wb_adr_i\[0\] " "Net \"s4_addr_o\[0\]\", which fans out to \"clint:clint0\|wb_adr_i\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_addr_o\[0\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_addr_o\[0\]\"" {  } { { "wb_conmax_top.v" "s5_addr_o\[0\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 354 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125310 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_addr_o\[0\] " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_addr_o\[0\]\"" {  } { { "wb_conmax_top.v" "s4_addr_o\[0\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 342 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125310 ""}  } { { "openriscv_min_sopc.v" "s4_addr_o\[0\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 104 -1 0 } } { "clint.v" "wb_adr_i\[0\]" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125310 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_we_o clint:clint0\|wb_we_i " "Net \"s4_we_o\", which fans out to \"clint:clint0\|wb_we_i\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_we_o " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_we_o\"" {  } { { "wb_conmax_top.v" "s5_we_o" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 356 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125311 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_we_o " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_we_o\"" {  } { { "wb_conmax_top.v" "s4_we_o" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 344 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125311 ""}  } { { "openriscv_min_sopc.v" "s4_we_o" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 106 -1 0 } } { "clint.v" "wb_we_i" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125311 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_cyc_o clint:clint0\|wb_cyc_i " "Net \"s4_cyc_o\", which fans out to \"clint:clint0\|wb_cyc_i\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_cyc_o " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_cyc_o\"" {  } { { "wb_conmax_top.v" "s5_cyc_o" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 357 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125311 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_cyc_o " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_cyc_o\"" {  } { { "wb_conmax_top.v" "s4_cyc_o" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 345 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125311 ""}  } { { "openriscv_min_sopc.v" "s4_cyc_o" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 107 -1 0 } } { "clint.v" "wb_cyc_i" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125311 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s4_stb_o clint:clint0\|wb_stb_i " "Net \"s4_stb_o\", which fans out to \"clint:clint0\|wb_stb_i\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s5_stb_o " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s5_stb_o\"" {  } { { "wb_conmax_top.v" "s5_stb_o" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 358 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125311 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "wb_conmax_top:wb_conmax_top0\|s4_stb_o " "Net is fed by \"wb_conmax_top:wb_conmax_top0\|s4_stb_o\"" {  } { { "wb_conmax_top.v" "s4_stb_o" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 346 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651387125311 ""}  } { { "openriscv_min_sopc.v" "s4_stb_o" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 108 -1 0 } } { "clint.v" "wb_stb_i" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651387125311 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651387125344 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/output_files/wishbone.map.smsg " "Generated suppressed messages file D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/output_files/wishbone.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387125487 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 201 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 201 errors, 77 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651387125680 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 01 14:38:45 2022 " "Processing ended: Sun May 01 14:38:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651387125680 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651387125680 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651387125680 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387125680 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 203 s 77 s " "Quartus Prime Full Compilation was unsuccessful. 203 errors, 77 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651387126360 ""}
