
*** Running vivado
    with args -log clock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clock.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source clock.tcl -notrace
Command: synth_design -top clock -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12720 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 362.965 ; gain = 73.191
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/bfwan/Brandon.Fong/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.srcs/sources_1/new/clock.v:22]
	Parameter n bound to: 2000000 - type: integer 
	Parameter m bound to: 200 - type: integer 
	Parameter sec bound to: 100000000 - type: integer 
	Parameter seg1 bound to: 0 - type: integer 
	Parameter seg2 bound to: 1 - type: integer 
	Parameter seg3 bound to: 2 - type: integer 
	Parameter seg4 bound to: 3 - type: integer 
	Parameter clock bound to: 4 - type: integer 
	Parameter seconds bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/bfwan/Brandon.Fong/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.srcs/sources_1/new/clock.v:82]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/bfwan/Brandon.Fong/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.srcs/sources_1/new/clock.v:112]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/bfwan/Brandon.Fong/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.srcs/sources_1/new/clock.v:79]
INFO: [Synth 8-6155] done synthesizing module 'clock' (1#1) [C:/Users/bfwan/Brandon.Fong/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.srcs/sources_1/new/clock.v:22]
WARNING: [Synth 8-3331] design clock has unconnected port btnC
WARNING: [Synth 8-3331] design clock has unconnected port sw[11]
WARNING: [Synth 8-3331] design clock has unconnected port sw[10]
WARNING: [Synth 8-3331] design clock has unconnected port sw[9]
WARNING: [Synth 8-3331] design clock has unconnected port sw[8]
WARNING: [Synth 8-3331] design clock has unconnected port sw[7]
WARNING: [Synth 8-3331] design clock has unconnected port sw[6]
WARNING: [Synth 8-3331] design clock has unconnected port sw[5]
WARNING: [Synth 8-3331] design clock has unconnected port sw[4]
WARNING: [Synth 8-3331] design clock has unconnected port sw[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 418.430 ; gain = 128.656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 418.430 ; gain = 128.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 418.430 ; gain = 128.656
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/bfwan/Brandon.Fong/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.srcs/constrs_1/new/clock.xdc]
Finished Parsing XDC File [C:/Users/bfwan/Brandon.Fong/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.srcs/constrs_1/new/clock.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/bfwan/Brandon.Fong/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.srcs/constrs_1/new/clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 754.563 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 754.563 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 754.563 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 754.563 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:43 . Memory (MB): peak = 754.563 ; gain = 464.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:43 . Memory (MB): peak = 754.563 ; gain = 464.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:43 . Memory (MB): peak = 754.563 ; gain = 464.789
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'anstate_reg' in module 'clock'
INFO: [Synth 8-802] inferred FSM for state register 'secstate_reg' in module 'clock'
INFO: [Synth 8-5545] ROM "ssdcounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "secdisplayL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "secdisplayR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hrdisplayL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hrdisplayR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mindisplayL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mindisplayR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "dpcounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "secR" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "secR" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seccounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "setcounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "minuteR" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "minuteL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "an" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "an" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    seg1 |                                0 | 00000000000000000000000000000000
                    seg2 |                                1 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'secstate_reg' using encoding 'sequential' in module 'clock'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    seg1 |                               00 | 00000000000000000000000000000000
                    seg2 |                               01 | 00000000000000000000000000000001
                    seg3 |                               10 | 00000000000000000000000000000010
                    seg4 |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'anstate_reg' using encoding 'sequential' in module 'clock'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:45 . Memory (MB): peak = 754.563 ; gain = 464.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 44    
	   3 Input     16 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 10    
	   7 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 30    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 44    
	   3 Input     16 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 10    
	   7 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 30    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "ssdcounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "setcounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dpcounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design clock has unconnected port btnC
WARNING: [Synth 8-3331] design clock has unconnected port sw[11]
WARNING: [Synth 8-3331] design clock has unconnected port sw[10]
WARNING: [Synth 8-3331] design clock has unconnected port sw[9]
WARNING: [Synth 8-3331] design clock has unconnected port sw[8]
WARNING: [Synth 8-3331] design clock has unconnected port sw[7]
WARNING: [Synth 8-3331] design clock has unconnected port sw[6]
WARNING: [Synth 8-3331] design clock has unconnected port sw[5]
WARNING: [Synth 8-3331] design clock has unconnected port sw[4]
WARNING: [Synth 8-3331] design clock has unconnected port sw[3]
INFO: [Synth 8-3886] merging instance 'hourL_reg[15]' (FDRE) to 'hourL_reg[14]'
INFO: [Synth 8-3886] merging instance 'hourL_reg[14]' (FDRE) to 'hourL_reg[13]'
INFO: [Synth 8-3886] merging instance 'hourL_reg[13]' (FDRE) to 'hourL_reg[12]'
INFO: [Synth 8-3886] merging instance 'hourL_reg[12]' (FDRE) to 'hourL_reg[11]'
INFO: [Synth 8-3886] merging instance 'hourL_reg[11]' (FDRE) to 'hourL_reg[10]'
INFO: [Synth 8-3886] merging instance 'hourL_reg[10]' (FDRE) to 'hourL_reg[9]'
INFO: [Synth 8-3886] merging instance 'hourL_reg[9]' (FDRE) to 'hourL_reg[8]'
INFO: [Synth 8-3886] merging instance 'hourL_reg[8]' (FDRE) to 'hourL_reg[7]'
INFO: [Synth 8-3886] merging instance 'hourL_reg[7]' (FDRE) to 'hourL_reg[6]'
INFO: [Synth 8-3886] merging instance 'hourL_reg[6]' (FDRE) to 'hourL_reg[5]'
INFO: [Synth 8-3886] merging instance 'hourL_reg[5]' (FDRE) to 'hourL_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hourL_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:51 . Memory (MB): peak = 754.563 ; gain = 464.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:01:00 . Memory (MB): peak = 754.563 ; gain = 464.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:01:01 . Memory (MB): peak = 784.137 ; gain = 494.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:01:02 . Memory (MB): peak = 793.164 ; gain = 503.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:01:03 . Memory (MB): peak = 793.164 ; gain = 503.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:01:03 . Memory (MB): peak = 793.164 ; gain = 503.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:01:03 . Memory (MB): peak = 793.164 ; gain = 503.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:01:03 . Memory (MB): peak = 793.164 ; gain = 503.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:01:03 . Memory (MB): peak = 793.164 ; gain = 503.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:01:03 . Memory (MB): peak = 793.164 ; gain = 503.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    68|
|3     |LUT1   |     4|
|4     |LUT2   |    52|
|5     |LUT3   |    61|
|6     |LUT4   |   105|
|7     |LUT5   |    55|
|8     |LUT6   |    59|
|9     |FDRE   |   259|
|10    |FDSE   |     2|
|11    |IBUF   |    12|
|12    |OBUF   |    14|
|13    |OBUFT  |    14|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   706|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:01:03 . Memory (MB): peak = 793.164 ; gain = 503.391
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 793.164 ; gain = 167.258
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:01:03 . Memory (MB): peak = 793.164 ; gain = 503.391
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 793.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:01:07 . Memory (MB): peak = 793.164 ; gain = 503.391
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 793.164 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/bfwan/Brandon.Fong/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.runs/synth_1/clock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clock_utilization_synth.rpt -pb clock_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 13 23:15:45 2019...
