#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000023633dc24d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000023633dc2660 .scope module, "config_mem_tb" "config_mem_tb" 3 3;
 .timescale -9 -12;
P_0000023633dc27f0 .param/l "NUM_INPUTS" 0 3 7, +C4<00000000000000000000000000001000>;
P_0000023633dc2828 .param/l "NUM_REGS" 0 3 6, +C4<00000000000000000000000000010000>;
P_0000023633dc2860 .param/l "WIDTH" 0 3 5, +C4<00000000000000000000000000010000>;
v0000023633dbbd30_0 .array/port v0000023633dbbd30, 0;
L_0000023633e1db60 .functor BUFZ 16, v0000023633dbbd30_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000023633dbbd30_1 .array/port v0000023633dbbd30, 1;
L_0000023633e1e110 .functor BUFZ 16, v0000023633dbbd30_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000023633dbbd30_2 .array/port v0000023633dbbd30, 2;
L_0000023633e1e340 .functor BUFZ 16, v0000023633dbbd30_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000023633dbbd30_3 .array/port v0000023633dbbd30, 3;
L_0000023633e1e500 .functor BUFZ 16, v0000023633dbbd30_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000023633dbbd30_4 .array/port v0000023633dbbd30, 4;
L_0000023633e1dd20 .functor BUFZ 16, v0000023633dbbd30_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000023633dbbd30_5 .array/port v0000023633dbbd30, 5;
L_0000023633e1dbd0 .functor BUFZ 16, v0000023633dbbd30_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000023633dbbd30_6 .array/port v0000023633dbbd30, 6;
L_0000023633e1e0a0 .functor BUFZ 16, v0000023633dbbd30_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000023633dbbd30_7 .array/port v0000023633dbbd30, 7;
L_0000023633e1d850 .functor BUFZ 16, v0000023633dbbd30_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000023633dbbd30_8 .array/port v0000023633dbbd30, 8;
L_0000023633e1dd90 .functor BUFZ 16, v0000023633dbbd30_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000023633e1b1b0_0 .var "clk", 0 0;
v0000023633e1b2f0_0 .var "on_off", 0 0;
v0000023633e1b250_0 .net "on_off_vec", 0 0, L_0000023633db8b30;  1 drivers
v0000023633e1a850 .array "r_data", 0 8;
v0000023633e1a850_0 .net v0000023633e1a850 0, 15 0, L_0000023633e1db60; 1 drivers
v0000023633e1a850_1 .net v0000023633e1a850 1, 15 0, L_0000023633e1e110; 1 drivers
v0000023633e1a850_2 .net v0000023633e1a850 2, 15 0, L_0000023633e1e340; 1 drivers
v0000023633e1a850_3 .net v0000023633e1a850 3, 15 0, L_0000023633e1e500; 1 drivers
v0000023633e1a850_4 .net v0000023633e1a850 4, 15 0, L_0000023633e1dd20; 1 drivers
v0000023633e1a850_5 .net v0000023633e1a850 5, 15 0, L_0000023633e1dbd0; 1 drivers
v0000023633e1a850_6 .net v0000023633e1a850 6, 15 0, L_0000023633e1e0a0; 1 drivers
v0000023633e1a850_7 .net v0000023633e1a850 7, 15 0, L_0000023633e1d850; 1 drivers
v0000023633e1a850_8 .net v0000023633e1a850 8, 15 0, L_0000023633e1dd90; 1 drivers
v0000023633e1b390_0 .var "reset", 0 0;
v0000023633e1a710 .array "w_data", 0 8, 15 0;
v0000023633e1a7b0_0 .net "w_rdy", 0 0, v0000023633e1aad0_0;  1 drivers
v0000023633e1b430_0 .var "wen", 0 0;
v0000023633e1a8f0_0 .net "wr_ack", 0 0, L_0000023633db8ba0;  1 drivers
E_0000023633dc7080 .event anyedge, v0000023633e1acb0_0;
S_0000023633dacf90 .scope module, "uut" "config_mem" 3 24, 4 10 0, S_0000023633dc2660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "on_off";
    .port_info 3 /INPUT 1 "write_en";
    .port_info 4 /OUTPUT 1 "write_rdy";
    .port_info 5 /INPUT 144 "w_data_in";
    .port_info 6 /OUTPUT 1 "write_ack";
    .port_info 7 /OUTPUT 144 "r_data_out";
    .port_info 8 /OUTPUT 1 "on_off_vector_fu";
P_0000023633d570f0 .param/l "num_inputs" 0 4 13, +C4<00000000000000000000000000001000>;
P_0000023633d57128 .param/l "num_regs" 0 4 12, +C4<00000000000000000000000000010000>;
P_0000023633d57160 .param/l "width" 0 4 11, +C4<00000000000000000000000000010000>;
L_0000023633db8ba0 .functor BUFZ 1, v0000023633e1af30_0, C4<0>, C4<0>, C4<0>;
L_0000023633db8b30 .functor AND 1, v0000023633e1b2f0_0, L_0000023633e1c4e0, C4<1>, C4<1>;
L_0000023633db95b0 .functor BUFZ 1, L_0000023633db8b30, C4<0>, C4<0>, C4<0>;
v0000023633e1a710_0 .array/port v0000023633e1a710, 0;
L_0000023633db9000 .functor BUFZ 16, v0000023633e1a710_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000023633e1a710_1 .array/port v0000023633e1a710, 1;
L_0000023633db8f90 .functor BUFZ 16, v0000023633e1a710_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000023633e1a710_2 .array/port v0000023633e1a710, 2;
L_0000023633db9070 .functor BUFZ 16, v0000023633e1a710_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000023633e1a710_3 .array/port v0000023633e1a710, 3;
L_0000023633db92a0 .functor BUFZ 16, v0000023633e1a710_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000023633e1a710_4 .array/port v0000023633e1a710, 4;
L_0000023633e1e180 .functor BUFZ 16, v0000023633e1a710_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000023633e1a710_5 .array/port v0000023633e1a710, 5;
L_0000023633e1d690 .functor BUFZ 16, v0000023633e1a710_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000023633e1a710_6 .array/port v0000023633e1a710, 6;
L_0000023633e1df50 .functor BUFZ 16, v0000023633e1a710_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000023633e1a710_7 .array/port v0000023633e1a710, 7;
L_0000023633e1d700 .functor BUFZ 16, v0000023633e1a710_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000023633e1a710_8 .array/port v0000023633e1a710, 8;
L_0000023633e1da80 .functor BUFZ 16, v0000023633e1a710_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000023633e1ad50_0 .net *"_ivl_3", 0 0, L_0000023633e1c4e0;  1 drivers
v0000023633e1afd0_0 .net "clk", 0 0, v0000023633e1b1b0_0;  1 drivers
v0000023633e1aa30_0 .net "on_off", 0 0, v0000023633e1b2f0_0;  1 drivers
v0000023633e1ac10_0 .net "on_off_vector_fu", 0 0, L_0000023633db8b30;  alias, 1 drivers
v0000023633e1a670 .array "r_data_out", 0 8;
v0000023633e1a670_0 .net v0000023633e1a670 0, 15 0, v0000023633dbbd30_0; 1 drivers
v0000023633e1a670_1 .net v0000023633e1a670 1, 15 0, v0000023633dbbd30_1; 1 drivers
v0000023633e1a670_2 .net v0000023633e1a670 2, 15 0, v0000023633dbbd30_2; 1 drivers
v0000023633e1a670_3 .net v0000023633e1a670 3, 15 0, v0000023633dbbd30_3; 1 drivers
v0000023633e1a670_4 .net v0000023633e1a670 4, 15 0, v0000023633dbbd30_4; 1 drivers
v0000023633e1a670_5 .net v0000023633e1a670 5, 15 0, v0000023633dbbd30_5; 1 drivers
v0000023633e1a670_6 .net v0000023633e1a670 6, 15 0, v0000023633dbbd30_6; 1 drivers
v0000023633e1a670_7 .net v0000023633e1a670 7, 15 0, v0000023633dbbd30_7; 1 drivers
v0000023633e1a670_8 .net v0000023633e1a670 8, 15 0, v0000023633dbbd30_8; 1 drivers
v0000023633e1b070_0 .net "read_reg_en", 0 0, L_0000023633db95b0;  1 drivers
v0000023633e1adf0_0 .net "reset", 0 0, v0000023633e1b390_0;  1 drivers
v0000023633e1b110 .array "w_data_in", 0 8;
v0000023633e1b110_0 .net v0000023633e1b110 0, 15 0, v0000023633e1a710_0; 1 drivers
v0000023633e1b110_1 .net v0000023633e1b110 1, 15 0, v0000023633e1a710_1; 1 drivers
v0000023633e1b110_2 .net v0000023633e1b110 2, 15 0, v0000023633e1a710_2; 1 drivers
v0000023633e1b110_3 .net v0000023633e1b110 3, 15 0, v0000023633e1a710_3; 1 drivers
v0000023633e1b110_4 .net v0000023633e1b110 4, 15 0, v0000023633e1a710_4; 1 drivers
v0000023633e1b110_5 .net v0000023633e1b110 5, 15 0, v0000023633e1a710_5; 1 drivers
v0000023633e1b110_6 .net v0000023633e1b110 6, 15 0, v0000023633e1a710_6; 1 drivers
v0000023633e1b110_7 .net v0000023633e1b110 7, 15 0, v0000023633e1a710_7; 1 drivers
v0000023633e1b110_8 .net v0000023633e1b110 8, 15 0, v0000023633e1a710_8; 1 drivers
v0000023633e1acb0_0 .net "write_ack", 0 0, L_0000023633db8ba0;  alias, 1 drivers
v0000023633e1ae90_0 .net "write_ack_wire", 0 0, v0000023633e1af30_0;  1 drivers
v0000023633e1a990_0 .net "write_en", 0 0, v0000023633e1b430_0;  1 drivers
v0000023633e1aad0_0 .var "write_rdy", 0 0;
v0000023633e1ab70_0 .var "write_reg_en", 0 0;
L_0000023633e1c4e0 .reduce/nor v0000023633e1b430_0;
S_0000023633dad120 .scope module, "regfile1" "regfile" 4 60, 5 1 0, S_0000023633dacf90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ren";
    .port_info 3 /OUTPUT 144 "r_data";
    .port_info 4 /INPUT 1 "wen";
    .port_info 5 /INPUT 144 "w_data";
    .port_info 6 /OUTPUT 1 "wr_ack";
P_0000023633d5bcd0 .param/l "num_inputs" 0 5 4, +C4<00000000000000000000000000001000>;
P_0000023633d5bd08 .param/l "num_regs" 0 5 3, +C4<00000000000000000000000000010000>;
P_0000023633d5bd40 .param/l "width" 0 5 2, +C4<00000000000000000000000000010000>;
v0000023633dbbc90_0 .net "clk", 0 0, v0000023633e1b1b0_0;  alias, 1 drivers
v0000023633dbbd30 .array "r_data", 0 8, 15 0;
v0000023633dad2b0 .array "registers", 15 0, 15 0;
v0000023633dad350_0 .net "ren", 0 0, L_0000023633db95b0;  alias, 1 drivers
v0000023633dc2f00_0 .net "reset", 0 0, v0000023633e1b390_0;  alias, 1 drivers
v0000023633e1b570 .array "w_data", 0 8;
v0000023633e1b570_0 .net v0000023633e1b570 0, 15 0, L_0000023633db9000; 1 drivers
v0000023633e1b570_1 .net v0000023633e1b570 1, 15 0, L_0000023633db8f90; 1 drivers
v0000023633e1b570_2 .net v0000023633e1b570 2, 15 0, L_0000023633db9070; 1 drivers
v0000023633e1b570_3 .net v0000023633e1b570 3, 15 0, L_0000023633db92a0; 1 drivers
v0000023633e1b570_4 .net v0000023633e1b570 4, 15 0, L_0000023633e1e180; 1 drivers
v0000023633e1b570_5 .net v0000023633e1b570 5, 15 0, L_0000023633e1d690; 1 drivers
v0000023633e1b570_6 .net v0000023633e1b570 6, 15 0, L_0000023633e1df50; 1 drivers
v0000023633e1b570_7 .net v0000023633e1b570 7, 15 0, L_0000023633e1d700; 1 drivers
v0000023633e1b570_8 .net v0000023633e1b570 8, 15 0, L_0000023633e1da80; 1 drivers
v0000023633e1b4d0_0 .net "wen", 0 0, v0000023633e1ab70_0;  1 drivers
v0000023633e1af30_0 .var "wr_ack", 0 0;
E_0000023633dc7280 .event posedge, v0000023633dbbc90_0;
v0000023633dad2b0_0 .array/port v0000023633dad2b0, 0;
v0000023633dad2b0_1 .array/port v0000023633dad2b0, 1;
v0000023633dad2b0_2 .array/port v0000023633dad2b0, 2;
E_0000023633dc6840/0 .event anyedge, v0000023633dad350_0, v0000023633dad2b0_0, v0000023633dad2b0_1, v0000023633dad2b0_2;
v0000023633dad2b0_3 .array/port v0000023633dad2b0, 3;
v0000023633dad2b0_4 .array/port v0000023633dad2b0, 4;
v0000023633dad2b0_5 .array/port v0000023633dad2b0, 5;
v0000023633dad2b0_6 .array/port v0000023633dad2b0, 6;
E_0000023633dc6840/1 .event anyedge, v0000023633dad2b0_3, v0000023633dad2b0_4, v0000023633dad2b0_5, v0000023633dad2b0_6;
v0000023633dad2b0_7 .array/port v0000023633dad2b0, 7;
v0000023633dad2b0_8 .array/port v0000023633dad2b0, 8;
v0000023633dad2b0_9 .array/port v0000023633dad2b0, 9;
v0000023633dad2b0_10 .array/port v0000023633dad2b0, 10;
E_0000023633dc6840/2 .event anyedge, v0000023633dad2b0_7, v0000023633dad2b0_8, v0000023633dad2b0_9, v0000023633dad2b0_10;
v0000023633dad2b0_11 .array/port v0000023633dad2b0, 11;
v0000023633dad2b0_12 .array/port v0000023633dad2b0, 12;
v0000023633dad2b0_13 .array/port v0000023633dad2b0, 13;
v0000023633dad2b0_14 .array/port v0000023633dad2b0, 14;
E_0000023633dc6840/3 .event anyedge, v0000023633dad2b0_11, v0000023633dad2b0_12, v0000023633dad2b0_13, v0000023633dad2b0_14;
v0000023633dad2b0_15 .array/port v0000023633dad2b0, 15;
E_0000023633dc6840/4 .event anyedge, v0000023633dad2b0_15;
E_0000023633dc6840 .event/or E_0000023633dc6840/0, E_0000023633dc6840/1, E_0000023633dc6840/2, E_0000023633dc6840/3, E_0000023633dc6840/4;
S_0000023633dbb970 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 26, 5 26 0, S_0000023633dad120;
 .timescale -9 -12;
v0000023633d57280_0 .var/2s "i", 31 0;
S_0000023633dbbb00 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 33, 5 33 0, S_0000023633dad120;
 .timescale -9 -12;
v0000023633dc4f40_0 .var/2s "i", 31 0;
S_0000023633d56b00 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 5 44, 5 44 0, S_0000023633dad120;
 .timescale -9 -12;
v0000023633da4440_0 .var/2s "i", 31 0;
S_0000023633d56c90 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 5 52, 5 52 0, S_0000023633dad120;
 .timescale -9 -12;
v0000023633da44e0_0 .var/2s "i", 31 0;
    .scope S_0000023633dad120;
T_0 ;
    %wait E_0000023633dc6840;
    %load/vec4 v0000023633dad350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %fork t_1, S_0000023633dbb970;
    %jmp t_0;
    .scope S_0000023633dbb970;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023633d57280_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000023633d57280_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %ix/getv/s 4, v0000023633d57280_0;
    %load/vec4a v0000023633dad2b0, 4;
    %ix/getv/s 4, v0000023633d57280_0;
    %store/vec4a v0000023633dbbd30, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023633d57280_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000023633d57280_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_0000023633dad120;
t_0 %join;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023633dad2b0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023633dbbd30, 4, 0;
    %jmp T_0.1;
T_0.0 ;
    %fork t_3, S_0000023633dbbb00;
    %jmp t_2;
    .scope S_0000023633dbbb00;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023633dc4f40_0, 0, 32;
T_0.4 ;
    %load/vec4 v0000023633dc4f40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0000023633dc4f40_0;
    %store/vec4a v0000023633dbbd30, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023633dc4f40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000023633dc4f40_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %end;
    .scope S_0000023633dad120;
t_2 %join;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023633dbbd30, 4, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000023633dad120;
T_1 ;
    %wait E_0000023633dc7280;
    %load/vec4 v0000023633dc2f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %fork t_5, S_0000023633d56b00;
    %jmp t_4;
    .scope S_0000023633d56b00;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023633da4440_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000023633da4440_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0000023633da4440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023633dad2b0, 0, 4;
    %load/vec4 v0000023633da4440_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000023633da4440_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0000023633dad120;
t_4 %join;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023633e1af30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000023633e1b4d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0000023633dad350_0;
    %nor/r;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %fork t_7, S_0000023633d56c90;
    %jmp t_6;
    .scope S_0000023633d56c90;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023633da44e0_0, 0, 32;
T_1.7 ;
    %load/vec4 v0000023633da44e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.8, 5;
    %ix/getv/s 4, v0000023633da44e0_0;
    %load/vec4a v0000023633e1b570, 4;
    %ix/getv/s 3, v0000023633da44e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023633dad2b0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023633da44e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000023633da44e0_0, 0, 32;
    %jmp T_1.7;
T_1.8 ;
    %end;
    .scope S_0000023633dad120;
t_6 %join;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023633e1b570, 4;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023633dad2b0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023633e1af30_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023633e1af30_0, 0;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023633dacf90;
T_2 ;
    %wait E_0000023633dc7280;
    %load/vec4 v0000023633e1adf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023633e1ab70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023633e1aad0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000023633e1a990_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000023633e1aa30_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023633e1aad0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023633e1aad0_0, 0;
T_2.3 ;
    %load/vec4 v0000023633e1a990_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.8, 10;
    %load/vec4 v0000023633e1aa30_0;
    %nor/r;
    %and;
T_2.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %load/vec4 v0000023633e1acb0_0;
    %nor/r;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023633e1ab70_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023633e1ab70_0, 0;
T_2.6 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000023633dc2660;
T_3 ;
    %wait E_0000023633dc7080;
    %vpi_call/w 3 39 "$display", "Write ack: %b", v0000023633e1a8f0_0 {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000023633dc2660;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023633e1b1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023633e1b390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023633e1b430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023633e1b2f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023633e1b390_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 55 "$display", "Write rdy signal: %h", v0000023633e1a7b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023633e1b430_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 58 "$display", "Write rdy signal: %h", v0000023633e1a7b0_0 {0 0 0};
    %pushi/vec4 4369, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023633e1a710, 4, 0;
    %pushi/vec4 8738, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023633e1a710, 4, 0;
    %pushi/vec4 13107, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023633e1a710, 4, 0;
    %pushi/vec4 17476, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023633e1a710, 4, 0;
    %pushi/vec4 21845, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023633e1a710, 4, 0;
    %pushi/vec4 26214, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023633e1a710, 4, 0;
    %pushi/vec4 30583, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023633e1a710, 4, 0;
    %pushi/vec4 34952, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023633e1a710, 4, 0;
    %pushi/vec4 39321, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023633e1a710, 4, 0;
    %delay 6000, 0;
    %vpi_call/w 3 70 "$display", "Just wrote some vals,wr_ack=%b", v0000023633e1a8f0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023633e1b430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023633e1b2f0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 79 "$display", "Read with on_off=1: r_data[8]=%h", v0000023633e1a850_8 {0 0 0};
    %vpi_call/w 3 80 "$display", "Output vec_on_off=%h", v0000023633e1b250_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023633e1b2f0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 85 "$display", "Read with on_off=0: r_data[8]=%h", v0000023633e1a850_8 {0 0 0};
    %vpi_call/w 3 86 "$display", "Output vec_on_off=%h", v0000023633e1b250_0 {0 0 0};
    %vpi_call/w 3 89 "$display", "Write rdy signal: %h", v0000023633e1a7b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023633e1b430_0, 0, 1;
    %pushi/vec4 43690, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023633e1a710, 4, 0;
    %pushi/vec4 48059, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023633e1a710, 4, 0;
    %pushi/vec4 52428, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023633e1a710, 4, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023633e1b430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023633e1b2f0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 101 "$display", "Read after partial write: r_data[8]=%h", v0000023633e1a850_8 {0 0 0};
    %vpi_call/w 3 106 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000023633dc2660;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v0000023633e1b1b0_0;
    %inv;
    %store/vec4 v0000023633e1b1b0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "config_mem_tb.sv";
    "../../src/config_mem/config_mem.sv";
    "./../../src/config_mem/regfile.sv";
