============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.13-s033_1
  Generated on:           Sep 08 2019  10:34:45 am
  Module:                 mtm_Alu
    Operating conditions: worst 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (994 ps) Setup Check with Pin u_mtm_Alu_core/CTL_out_reg[1]/CLK->D
           View: WC_av
          Group: clk
     Startpoint: (R) u_mtm_Alu_deserializer/A_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) u_mtm_Alu_core/CTL_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     202                  
       Uncertainty:-     300                  
     Required Time:=   19498                  
      Launch Clock:-       0                  
         Data Path:-   18504                  
             Slack:=     994                  

#---------------------------------------------------------------------------------------------------------
#            Timing Point             Flags     Arc     Edge    Cell      Fanout Load Trans Delay Arrival 
#                                                                                (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/A_reg[0]/CLK -       -         R     (arrival)      257    -     0     -       0 
  u_mtm_Alu_deserializer/A_reg[0]/NQ  -       CLK->NQ   R     UCL_DFF          1 16.6   201   497     497 
  u_mtm_Alu_deserializer/g9924/AUS    -       EIN->AUS  F     UCL_INV2         9 96.8   475   300     797 
  u_mtm_Alu_core/sub_79_20/g972/AUS   -       EIN->AUS  R     UCL_INV2         2 27.4   241   171     968 
  u_mtm_Alu_core/sub_79_20/g956/AUS   -       EIN1->AUS F     UCL_NAND2_2      2 22.5   198   123    1092 
  u_mtm_Alu_core/sub_79_20/g922/AUS   -       EIN1->AUS F     UCL_AON2B_2      2 28.0   291   276    1368 
  u_mtm_Alu_core/sub_79_20/g920/AUS   -       EIN1->AUS F     UCL_AON2B_2      1 18.0   237   254    1622 
  u_mtm_Alu_core/sub_79_20/g918/COUT  -       CIN->COUT F     UCL_FA           2 27.4   367   482    2104 
  u_mtm_Alu_core/sub_79_20/g917/AUS   -       EIN1->AUS R     UCL_NAND2        1 18.8   299   196    2300 
  u_mtm_Alu_core/sub_79_20/g916/AUS   -       EIN1->AUS F     UCL_NAND2_2      2 32.9   225   154    2454 
  u_mtm_Alu_core/sub_79_20/g914/AUS   -       EIN1->AUS R     UCL_NAND2_2      1 18.8   260   126    2579 
  u_mtm_Alu_core/sub_79_20/g913/AUS   -       EIN1->AUS F     UCL_NAND2_2      2 28.0   200   137    2716 
  u_mtm_Alu_core/sub_79_20/g911/AUS   -       EIN1->AUS F     UCL_AON2B_2      2 28.0   307   276    2993 
  u_mtm_Alu_core/sub_79_20/g909/AUS   -       EIN1->AUS F     UCL_AON2B_2      2 28.0   308   297    3290 
  u_mtm_Alu_core/sub_79_20/g907/AUS   -       EIN1->AUS F     UCL_AON2B_2      1 18.0   235   258    3547 
  u_mtm_Alu_core/sub_79_20/g905/COUT  -       CIN->COUT F     UCL_FA           2 28.0   372   485    4032 
  u_mtm_Alu_core/sub_79_20/g904/AUS   -       EIN1->AUS F     UCL_AON2B_2      2 28.0   303   309    4341 
  u_mtm_Alu_core/sub_79_20/g902/AUS   -       EIN1->AUS F     UCL_AON2B_2      2 28.0   303   296    4638 
  u_mtm_Alu_core/sub_79_20/g900/AUS   -       EIN1->AUS F     UCL_AON2B_2      1 18.0   232   257    4894 
  u_mtm_Alu_core/sub_79_20/g898/COUT  -       CIN->COUT F     UCL_FA           1 18.0   284   425    5319 
  u_mtm_Alu_core/sub_79_20/g897/COUT  -       CIN->COUT F     UCL_FA           1 18.0   284   438    5757 
  u_mtm_Alu_core/sub_79_20/g896/COUT  -       CIN->COUT F     UCL_FA           1 18.0   284   438    6196 
  u_mtm_Alu_core/sub_79_20/g895/COUT  -       CIN->COUT F     UCL_FA           1 18.0   284   438    6634 
  u_mtm_Alu_core/sub_79_20/g894/COUT  -       CIN->COUT F     UCL_FA           1 18.0   284   438    7072 
  u_mtm_Alu_core/sub_79_20/g893/COUT  -       CIN->COUT F     UCL_FA           1 18.0   284   438    7510 
  u_mtm_Alu_core/sub_79_20/g892/COUT  -       CIN->COUT F     UCL_FA           1 18.0   284   438    7948 
  u_mtm_Alu_core/sub_79_20/g891/COUT  -       CIN->COUT F     UCL_FA           1 18.0   284   438    8386 
  u_mtm_Alu_core/sub_79_20/g890/COUT  -       CIN->COUT F     UCL_FA           1 18.0   284   438    8824 
  u_mtm_Alu_core/sub_79_20/g889/COUT  -       CIN->COUT F     UCL_FA           1 18.0   284   438    9262 
  u_mtm_Alu_core/sub_79_20/g888/COUT  -       CIN->COUT F     UCL_FA           1 18.0   284   438    9700 
  u_mtm_Alu_core/sub_79_20/g887/COUT  -       CIN->COUT F     UCL_FA           1 18.0   284   438   10138 
  u_mtm_Alu_core/sub_79_20/g886/COUT  -       CIN->COUT F     UCL_FA           1 18.0   284   438   10576 
  u_mtm_Alu_core/sub_79_20/g885/COUT  -       CIN->COUT F     UCL_FA           1 18.0   284   438   11015 
  u_mtm_Alu_core/sub_79_20/g884/COUT  -       CIN->COUT F     UCL_FA           1 18.0   284   438   11453 
  u_mtm_Alu_core/sub_79_20/g883/COUT  -       CIN->COUT F     UCL_FA           1 18.0   284   438   11891 
  u_mtm_Alu_core/sub_79_20/g882/COUT  -       CIN->COUT F     UCL_FA           1 18.0   284   438   12329 
  u_mtm_Alu_core/sub_79_20/g881/COUT  -       CIN->COUT F     UCL_FA           1 18.0   284   438   12767 
  u_mtm_Alu_core/sub_79_20/g880/AUS   -       SEL->AUS  R     UCL_MUX2A        4 42.9   915   467   13234 
  u_mtm_Alu_core/g7942/AUS            -       EIN1->AUS F     UCL_NOR2         1 14.0   596   225   13460 
  u_mtm_Alu_core/g7819/AUS            -       EIN2->AUS R     UCL_NOR3         1 12.2   804   285   13745 
  u_mtm_Alu_core/g7798/AUS            -       EIN2->AUS F     UCL_OAI21        4 49.0  1147   570   14314 
  u_mtm_Alu_core/g7776/AUS            -       EIN2->AUS R     UCL_NAND3        1 16.6   533   417   14732 
  u_mtm_Alu_core/g7775/AUS            -       EIN->AUS  F     UCL_INV2         1 13.2   191   136   14868 
  u_mtm_Alu_core/g7664/AUS            -       EIN2->AUS R     UCL_NAND3        2 26.6   695   263   15131 
  u_mtm_Alu_core/g7663/AUS            -       SEL->AUS  F     UCL_MUX2A        2 32.6   740   466   15597 
  u_mtm_Alu_core/g7659/AUS            -       EIN0->AUS F     UCL_XOR          1 18.5   673   458   16056 
  u_mtm_Alu_core/g7658/AUS            -       EIN0->AUS F     UCL_XOR          1 18.5   612   451   16506 
  u_mtm_Alu_core/g7655/AUS            -       EIN0->AUS F     UCL_XOR          1 18.5   622   444   16950 
  u_mtm_Alu_core/g7654/AUS            -       EIN0->AUS F     UCL_XOR          1 18.5   633   445   17395 
  u_mtm_Alu_core/g7652/AUS            -       EIN0->AUS F     UCL_XOR          1 18.5   509   446   17841 
  u_mtm_Alu_core/g7649/AUS            -       EIN0->AUS F     UCL_XOR          1 13.0   424   389   18230 
  u_mtm_Alu_core/g7648/AUS            -       EIN1->AUS R     UCL_OAI21        1 13.2   420   273   18504 
  u_mtm_Alu_core/CTL_out_reg[1]/D     <<<     -         R     UCL_DFF          1    -     -     0   18504 
#---------------------------------------------------------------------------------------------------------

