// Seed: 153451932
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire [-1 : 1] id_5;
  always_ff @(posedge id_4 + id_4 or posedge id_1) disable id_6;
  wire id_7;
  always_comb @(posedge id_6) id_6 <= -1;
  assign id_5 = id_7;
  assign id_5 = id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd96
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_1
  );
  input wire _id_2;
  inout wire id_1;
  logic ["" : id_2] id_5;
  ;
endmodule
