INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Josh/Desktop/FPGA/TEST1/7SEG/7SEG.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3380] identifier 'ssd_select' is used before its declaration [C:/Users/Josh/Desktop/FPGA/TEST1/7SEG/7SEG.srcs/sources_1/new/top.v:40]
WARNING: [VRFC 10-3380] identifier 'ms_pulse' is used before its declaration [C:/Users/Josh/Desktop/FPGA/TEST1/7SEG/7SEG.srcs/sources_1/new/top.v:69]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Josh/Desktop/FPGA/TEST1/7SEG/7SEG.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
