<Results/membwl/dimm4/tcp_rx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4d03
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    39.94 --||-- Mem Ch  0: Reads (MB/s):  3236.29 --|
|--            Writes(MB/s):    17.00 --||--            Writes(MB/s):  3154.64 --|
|-- Mem Ch  1: Reads (MB/s):    32.66 --||-- Mem Ch  1: Reads (MB/s):  3232.15 --|
|--            Writes(MB/s):    12.90 --||--            Writes(MB/s):  3151.72 --|
|-- Mem Ch  2: Reads (MB/s):    37.19 --||-- Mem Ch  2: Reads (MB/s):  3239.82 --|
|--            Writes(MB/s):    16.81 --||--            Writes(MB/s):  3155.57 --|
|-- Mem Ch  3: Reads (MB/s):    32.44 --||-- Mem Ch  3: Reads (MB/s):  3236.36 --|
|--            Writes(MB/s):    12.69 --||--            Writes(MB/s):  3151.86 --|
|-- NODE 0 Mem Read (MB/s) :   142.22 --||-- NODE 1 Mem Read (MB/s) : 12944.63 --|
|-- NODE 0 Mem Write(MB/s) :    59.40 --||-- NODE 1 Mem Write(MB/s) : 12613.79 --|
|-- NODE 0 P. Write (T/s):     124337 --||-- NODE 1 P. Write (T/s):     179533 --|
|-- NODE 0 Memory (MB/s):      201.62 --||-- NODE 1 Memory (MB/s):    25558.43 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      13086.85                --|
            |--                System Write Throughput(MB/s):      12673.19                --|
            |--               System Memory Throughput(MB/s):      25760.05                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4dd8
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     952 K       751 K   705 K   459 K    197 M     0     108  
 1       0          12      37 M   253 M      0       0     898 K
-----------------------------------------------------------------------
 *     952 K       751 K    38 M   254 M    197 M     0     898 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.99        Core1: 32.19        
Core2: 26.94        Core3: 27.36        
Core4: 29.59        Core5: 32.47        
Core6: 30.09        Core7: 36.41        
Core8: 29.10        Core9: 21.90        
Core10: 28.55        Core11: 32.60        
Core12: 27.75        Core13: 32.04        
Core14: 30.04        Core15: 37.08        
Core16: 28.62        Core17: 37.45        
Core18: 29.02        Core19: 36.38        
Core20: 29.06        Core21: 33.25        
Core22: 28.05        Core23: 30.95        
Core24: 32.17        Core25: 35.67        
Core26: 31.69        Core27: 31.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.21
Socket1: 33.09
DDR read Latency(ns)
Socket0: 86826.68
Socket1: 849.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.85        Core1: 32.27        
Core2: 30.13        Core3: 27.77        
Core4: 29.92        Core5: 31.56        
Core6: 30.48        Core7: 36.28        
Core8: 30.44        Core9: 21.68        
Core10: 29.30        Core11: 34.07        
Core12: 28.48        Core13: 31.66        
Core14: 29.65        Core15: 37.46        
Core16: 32.72        Core17: 37.23        
Core18: 28.63        Core19: 36.39        
Core20: 30.72        Core21: 33.92        
Core22: 27.79        Core23: 31.33        
Core24: 29.73        Core25: 35.66        
Core26: 30.97        Core27: 32.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.90
Socket1: 33.27
DDR read Latency(ns)
Socket0: 89352.26
Socket1: 851.38
irq_total: 188593.549347593
cpu_total: 16.16
cpu_0: 0.86
cpu_1: 52.79
cpu_2: 0.07
cpu_3: 48.60
cpu_4: 0.07
cpu_5: 30.39
cpu_6: 0.07
cpu_7: 37.03
cpu_8: 0.07
cpu_9: 7.45
cpu_10: 0.07
cpu_11: 24.07
cpu_12: 0.07
cpu_13: 22.74
cpu_14: 0.07
cpu_15: 28.46
cpu_16: 0.07
cpu_17: 32.78
cpu_18: 0.13
cpu_19: 34.31
cpu_20: 0.07
cpu_21: 22.47
cpu_22: 0.07
cpu_23: 42.49
cpu_24: 0.07
cpu_25: 37.70
cpu_26: 0.13
cpu_27: 29.39
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 146058
Total_tx_packets: 146058
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12463082129
Total_rx_bytes_phy: 12463082129
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12408627877
Total_rx_bytes: 12408627877
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 10224188
Total_tx_bytes_phy: 10224188
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 146059
Total_tx_packets_phy: 146059
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1382043
Total_rx_packets: 1382043
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 9639879
Total_tx_bytes: 9639879
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1382023
Total_rx_packets_phy: 1382023


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.46        Core1: 32.05        
Core2: 29.39        Core3: 26.30        
Core4: 29.62        Core5: 34.13        
Core6: 30.89        Core7: 35.26        
Core8: 30.08        Core9: 21.62        
Core10: 29.82        Core11: 33.47        
Core12: 29.35        Core13: 31.96        
Core14: 22.46        Core15: 37.36        
Core16: 21.90        Core17: 37.54        
Core18: 20.91        Core19: 36.15        
Core20: 21.71        Core21: 34.01        
Core22: 22.31        Core23: 30.29        
Core24: 30.00        Core25: 36.68        
Core26: 30.27        Core27: 30.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.23
Socket1: 32.96
DDR read Latency(ns)
Socket0: 84691.46
Socket1: 852.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.65        Core1: 32.37        
Core2: 29.61        Core3: 25.99        
Core4: 29.59        Core5: 33.25        
Core6: 31.14        Core7: 36.46        
Core8: 31.78        Core9: 21.51        
Core10: 30.70        Core11: 33.11        
Core12: 29.43        Core13: 32.46        
Core14: 29.02        Core15: 35.53        
Core16: 29.77        Core17: 37.28        
Core18: 31.90        Core19: 35.95        
Core20: 29.91        Core21: 34.08        
Core22: 32.31        Core23: 30.90        
Core24: 31.84        Core25: 36.28        
Core26: 29.72        Core27: 33.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.58
Socket1: 33.02
DDR read Latency(ns)
Socket0: 86473.01
Socket1: 851.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.92        Core1: 32.21        
Core2: 29.36        Core3: 27.81        
Core4: 27.80        Core5: 31.19        
Core6: 31.36        Core7: 36.39        
Core8: 29.06        Core9: 21.37        
Core10: 28.95        Core11: 32.90        
Core12: 31.08        Core13: 32.12        
Core14: 29.62        Core15: 35.61        
Core16: 29.61        Core17: 37.39        
Core18: 31.49        Core19: 35.99        
Core20: 28.98        Core21: 34.09        
Core22: 30.31        Core23: 31.56        
Core24: 30.67        Core25: 35.44        
Core26: 30.07        Core27: 32.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.89
Socket1: 33.01
DDR read Latency(ns)
Socket0: 85385.42
Socket1: 851.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.64        Core1: 32.26        
Core2: 29.38        Core3: 27.87        
Core4: 29.42        Core5: 31.04        
Core6: 29.81        Core7: 36.40        
Core8: 29.24        Core9: 21.59        
Core10: 28.46        Core11: 32.64        
Core12: 28.25        Core13: 31.82        
Core14: 28.83        Core15: 35.94        
Core16: 26.77        Core17: 37.73        
Core18: 30.08        Core19: 35.92        
Core20: 29.95        Core21: 34.10        
Core22: 30.35        Core23: 31.75        
Core24: 32.85        Core25: 35.54        
Core26: 28.91        Core27: 32.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.54
Socket1: 33.04
DDR read Latency(ns)
Socket0: 84747.38
Socket1: 849.72
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 20343
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411072550; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411075938; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205600640; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205600640; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205606139; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205606139; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205610937; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205610937; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205615509; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205615509; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004721914; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4306452; Consumed Joules: 262.84; Watts: 43.78; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2329231; Consumed DRAM Joules: 35.64; DRAM Watts: 5.94
S1P0; QPIClocks: 14411187818; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411189726; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205676325; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205676325; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205676740; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205676740; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205677804; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205677804; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205678040; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205678040; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004715355; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5651935; Consumed Joules: 344.97; Watts: 57.46; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4566934; Consumed DRAM Joules: 69.87; DRAM Watts: 11.64
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 504b
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     262 K    834 K    0.69    0.08    0.01    0.02     6832        0       17     69
   1    1     0.13   0.20   0.67    1.20     144 M    169 M    0.15    0.16    0.11    0.13     9352    23751       96     59
   2    0     0.00   0.30   0.00    0.60    4312       32 K    0.87    0.12    0.00    0.02     1344        0        0     69
   3    1     0.31   0.55   0.56    1.11      72 M     94 M    0.23    0.28    0.02    0.03     2688     6730       22     60
   4    0     0.00   0.58   0.00    0.60      40 K     74 K    0.46    0.19    0.01    0.01     1960        1        3     69
   5    1     0.12   0.38   0.31    0.76      70 M     83 M    0.15    0.27    0.06    0.07     3360    11898       10     60
   6    0     0.00   0.32   0.00    0.60    7312       35 K    0.79    0.12    0.00    0.02      224        0        0     69
   7    1     0.11   0.33   0.31    0.77      88 M    102 M    0.13    0.15    0.08    0.10     2352     5960       64     60
   8    0     0.00   0.35   0.00    0.60    8946       40 K    0.78    0.14    0.00    0.02      168        0        0     68
   9    1     0.07   0.76   0.09    0.60    1308 K   3942 K    0.67    0.45    0.00    0.01      112       53       57     60
  10    0     0.00   0.31   0.00    0.60    4147       28 K    0.86    0.15    0.00    0.02     2912        0        0     68
  11    1     0.09   0.45   0.19    0.60      46 M     52 M    0.12    0.26    0.05    0.06     2296     7147       15     59
  12    0     0.00   0.32   0.00    0.60    4417       28 K    0.85    0.17    0.00    0.02      504        0        0     69
  13    1     0.11   0.53   0.21    0.63      45 M     53 M    0.14    0.25    0.04    0.05     2632     6387       17     59
  14    0     0.00   0.35   0.00    0.60    8021       35 K    0.77    0.17    0.00    0.02      168        0        0     69
  15    1     0.11   0.48   0.22    0.64      45 M     54 M    0.16    0.22    0.04    0.05     1456     3032       91     59
  16    0     0.00   0.33   0.00    0.60    4974       35 K    0.86    0.17    0.00    0.01      224        0        0     70
  17    1     0.17   0.67   0.25    0.69      50 M     60 M    0.18    0.17    0.03    0.04      168       88       23     60
  18    0     0.00   0.33   0.00    0.60    6924       35 K    0.81    0.13    0.00    0.02      280        0        0     70
  19    1     0.09   0.33   0.28    0.73      80 M     90 M    0.12    0.16    0.08    0.10     5432     7880       28     61
  20    0     0.00   0.32   0.00    0.60    7684       30 K    0.75    0.12    0.00    0.02       56        0        0     70
  21    1     0.07   0.41   0.16    0.60      44 M     50 M    0.12    0.24    0.07    0.07     2352     6595        8     61
  22    0     0.00   0.30   0.00    0.60    5589       29 K    0.81    0.11    0.00    0.02      112        0        0     70
  23    1     0.17   0.39   0.43    0.90      87 M    103 M    0.16    0.24    0.05    0.06     1064     4399      196     61
  24    0     0.00   0.31   0.00    0.60    5915       29 K    0.80    0.10    0.00    0.02      896        0        0     71
  25    1     0.11   0.48   0.22    0.64      46 M     56 M    0.17    0.22    0.04    0.05     1176     3299       17     60
  26    0     0.00   0.32   0.00    0.60    6652       33 K    0.80    0.11    0.00    0.02      336        0        0     69
  27    1     0.19   0.85   0.23    0.65      35 M     44 M    0.20    0.25    0.02    0.02      392       48       16     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.60     377 K   1303 K    0.71    0.10    0.01    0.02    16016        1       20     61
 SKT    1     0.13   0.44   0.30    0.79     860 M   1019 M    0.16    0.22    0.05    0.06    34832    87267      660     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.44   0.15    0.79     860 M   1020 M    0.16    0.22    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   41 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 18.69 %

 C1 core residency: 31.90 %; C3 core residency: 0.13 %; C6 core residency: 49.27 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.44 => corresponds to 11.06 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.64 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       46 G     46 G   |   47%    47%   
 SKT    1       10 G     10 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  114 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.72     0.31     219.25      29.70         135.04
 SKT   1    64.62    63.06     288.34      58.44         115.81
---------------------------------------------------------------------------------------------------------------
       *    65.33    63.36     507.60      88.14         115.81
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 512f
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    43.19 --||-- Mem Ch  0: Reads (MB/s):  3204.64 --|
|--            Writes(MB/s):    19.72 --||--            Writes(MB/s):  3148.54 --|
|-- Mem Ch  1: Reads (MB/s):    34.94 --||-- Mem Ch  1: Reads (MB/s):  3200.06 --|
|--            Writes(MB/s):    15.73 --||--            Writes(MB/s):  3144.68 --|
|-- Mem Ch  2: Reads (MB/s):    42.15 --||-- Mem Ch  2: Reads (MB/s):  3208.69 --|
|--            Writes(MB/s):    19.73 --||--            Writes(MB/s):  3148.45 --|
|-- Mem Ch  3: Reads (MB/s):    36.41 --||-- Mem Ch  3: Reads (MB/s):  3205.40 --|
|--            Writes(MB/s):    15.76 --||--            Writes(MB/s):  3144.76 --|
|-- NODE 0 Mem Read (MB/s) :   156.70 --||-- NODE 1 Mem Read (MB/s) : 12818.79 --|
|-- NODE 0 Mem Write(MB/s) :    70.92 --||-- NODE 1 Mem Write(MB/s) : 12586.43 --|
|-- NODE 0 P. Write (T/s):     124331 --||-- NODE 1 P. Write (T/s):     183915 --|
|-- NODE 0 Memory (MB/s):      227.62 --||-- NODE 1 Memory (MB/s):    25405.22 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      12975.49                --|
            |--                System Write Throughput(MB/s):      12657.35                --|
            |--               System Memory Throughput(MB/s):      25632.85                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5205
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    1085 K       712 K   895 K   417 K    196 M     0       0  
 1     492          24      40 M   259 M      0       0    1172 K
-----------------------------------------------------------------------
 *    1085 K       712 K    41 M   260 M    196 M     0    1172 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.51        Core1: 34.99        
Core2: 27.34        Core3: 26.96        
Core4: 29.71        Core5: 33.61        
Core6: 29.22        Core7: 33.07        
Core8: 28.37        Core9: 23.20        
Core10: 26.99        Core11: 30.95        
Core12: 28.33        Core13: 27.75        
Core14: 29.41        Core15: 35.20        
Core16: 26.93        Core17: 38.51        
Core18: 30.93        Core19: 34.85        
Core20: 30.76        Core21: 33.89        
Core22: 29.10        Core23: 32.83        
Core24: 27.57        Core25: 26.77        
Core26: 31.46        Core27: 31.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.70
Socket1: 32.43
DDR read Latency(ns)
Socket0: 76488.68
Socket1: 843.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.81        Core1: 35.26        
Core2: 27.63        Core3: 27.22        
Core4: 34.88        Core5: 32.56        
Core6: 29.52        Core7: 33.83        
Core8: 31.31        Core9: 23.25        
Core10: 29.73        Core11: 30.17        
Core12: 29.51        Core13: 28.21        
Core14: 30.40        Core15: 35.59        
Core16: 26.60        Core17: 38.35        
Core18: 30.92        Core19: 34.97        
Core20: 31.15        Core21: 33.90        
Core22: 30.27        Core23: 33.06        
Core24: 30.19        Core25: 27.00        
Core26: 31.11        Core27: 32.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.98
Socket1: 32.52
DDR read Latency(ns)
Socket0: 76510.93
Socket1: 841.89
irq_total: 238899.233431202
cpu_total: 17.23
cpu_0: 0.66
cpu_1: 50.07
cpu_2: 0.07
cpu_3: 59.84
cpu_4: 0.07
cpu_5: 35.04
cpu_6: 0.07
cpu_7: 26.06
cpu_8: 0.13
cpu_9: 17.95
cpu_10: 0.07
cpu_11: 21.41
cpu_12: 0.00
cpu_13: 33.18
cpu_14: 0.00
cpu_15: 37.57
cpu_16: 0.07
cpu_17: 39.56
cpu_18: 0.07
cpu_19: 31.05
cpu_20: 0.07
cpu_21: 35.97
cpu_22: 0.00
cpu_23: 27.06
cpu_24: 0.07
cpu_25: 44.55
cpu_26: 0.07
cpu_27: 21.48
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12444602294
Total_rx_bytes_phy: 12444602294
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 12530247
Total_tx_bytes_phy: 12530247
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1379971
Total_rx_packets: 1379971
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 11814073
Total_tx_bytes: 11814073
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12393052288
Total_rx_bytes: 12393052288
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 179003
Total_tx_packets_phy: 179003
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 179001
Total_tx_packets: 179001
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1379973
Total_rx_packets_phy: 1379973


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.73        Core1: 35.49        
Core2: 26.77        Core3: 27.27        
Core4: 30.53        Core5: 33.19        
Core6: 22.31        Core7: 33.25        
Core8: 22.51        Core9: 23.28        
Core10: 22.05        Core11: 31.54        
Core12: 22.00        Core13: 27.87        
Core14: 29.69        Core15: 36.14        
Core16: 27.90        Core17: 38.56        
Core18: 29.67        Core19: 35.32        
Core20: 29.44        Core21: 34.05        
Core22: 30.92        Core23: 33.73        
Core24: 30.69        Core25: 27.91        
Core26: 29.42        Core27: 31.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.60
Socket1: 32.81
DDR read Latency(ns)
Socket0: 74696.77
Socket1: 842.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.76        Core1: 35.77        
Core2: 28.05        Core3: 27.27        
Core4: 29.71        Core5: 33.43        
Core6: 29.42        Core7: 35.65        
Core8: 29.13        Core9: 23.67        
Core10: 28.84        Core11: 31.88        
Core12: 27.01        Core13: 26.46        
Core14: 30.10        Core15: 36.80        
Core16: 29.58        Core17: 38.70        
Core18: 29.23        Core19: 36.66        
Core20: 31.41        Core21: 34.89        
Core22: 30.85        Core23: 34.40        
Core24: 29.26        Core25: 28.80        
Core26: 31.12        Core27: 31.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.10
Socket1: 33.26
DDR read Latency(ns)
Socket0: 81563.99
Socket1: 845.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.18        Core1: 35.75        
Core2: 26.10        Core3: 27.20        
Core4: 29.52        Core5: 32.47        
Core6: 31.81        Core7: 36.17        
Core8: 29.41        Core9: 23.58        
Core10: 28.06        Core11: 30.95        
Core12: 27.46        Core13: 26.20        
Core14: 27.51        Core15: 36.78        
Core16: 28.58        Core17: 38.40        
Core18: 31.17        Core19: 36.20        
Core20: 28.48        Core21: 34.95        
Core22: 29.80        Core23: 34.35        
Core24: 28.89        Core25: 28.69        
Core26: 30.49        Core27: 32.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.48
Socket1: 33.05
DDR read Latency(ns)
Socket0: 79767.48
Socket1: 843.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.13        Core1: 35.50        
Core2: 27.08        Core3: 27.06        
Core4: 29.73        Core5: 32.50        
Core6: 28.68        Core7: 35.65        
Core8: 28.52        Core9: 23.46        
Core10: 29.29        Core11: 30.97        
Core12: 27.15        Core13: 26.04        
Core14: 29.03        Core15: 36.46        
Core16: 26.56        Core17: 38.24        
Core18: 29.49        Core19: 35.98        
Core20: 28.36        Core21: 34.93        
Core22: 29.38        Core23: 34.27        
Core24: 29.42        Core25: 28.85        
Core26: 30.43        Core27: 32.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.42
Socket1: 32.93
DDR read Latency(ns)
Socket0: 80129.51
Socket1: 844.91
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21412
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409981862; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409985630; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205063334; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205063334; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205065863; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205065863; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205068296; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205068296; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205070508; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205070508; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004258965; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4307429; Consumed Joules: 262.90; Watts: 43.79; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2324240; Consumed DRAM Joules: 35.56; DRAM Watts: 5.92
S1P0; QPIClocks: 14410076294; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410079334; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205123261; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205123261; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205123476; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205123476; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205123610; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205123610; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205123656; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205123656; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004279265; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5695498; Consumed Joules: 347.63; Watts: 57.90; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4538688; Consumed DRAM Joules: 69.44; DRAM Watts: 11.57
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5476
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.48   0.01    0.60     206 K    722 K    0.71    0.08    0.01    0.02     8288        2        4     69
   1    1     0.12   0.24   0.51    1.01     118 M    138 M    0.15    0.16    0.10    0.11       56       74       52     59
   2    0     0.00   0.34   0.00    0.60    5388       37 K    0.86    0.13    0.00    0.02     1232        0        0     68
   3    1     0.26   0.34   0.76    1.20     112 M    141 M    0.21    0.28    0.04    0.05     6272    19521       25     59
   4    0     0.00   0.40   0.00    0.60      10 K     40 K    0.75    0.17    0.00    0.02     1288        0        1     70
   5    1     0.10   0.34   0.29    0.74      69 M     80 M    0.14    0.23    0.07    0.08     4144    11461       19     61
   6    0     0.00   0.36   0.00    0.60    5952       34 K    0.83    0.15    0.00    0.02      224        0        0     69
   7    1     0.09   0.59   0.16    0.60      33 M     39 M    0.16    0.26    0.04    0.04     1736     5078       53     60
   8    0     0.00   0.34   0.00    0.60    7311       33 K    0.78    0.13    0.00    0.02      280        0        0     68
   9    1     0.13   1.08   0.12    0.60    3081 K   7391 K    0.58    0.36    0.00    0.01      448       71       14     60
  10    0     0.00   0.34   0.00    0.60      16 K     42 K    0.60    0.25    0.01    0.02     1624        2        0     68
  11    1     0.10   0.56   0.18    0.60      25 M     30 M    0.15    0.35    0.03    0.03     1344     3876       22     59
  12    0     0.00   0.33   0.00    0.60    4787       34 K    0.86    0.18    0.00    0.02      784        0        0     69
  13    1     0.18   0.58   0.32    0.77      32 M     44 M    0.26    0.34    0.02    0.02     2184     5158       38     60
  14    0     0.00   0.31   0.00    0.60    5455       27 K    0.80    0.18    0.00    0.02        0        0        0     69
  15    1     0.07   0.24   0.30    0.76      93 M    105 M    0.11    0.17    0.13    0.14     3752    11241       14     59
  16    0     0.00   0.32   0.00    0.61    4588       30 K    0.85    0.18    0.00    0.02     1008        0        0     69
  17    1     0.09   0.27   0.33    0.80      99 M    114 M    0.13    0.15    0.11    0.12      112       91       16     59
  18    0     0.00   0.29   0.00    0.60    6616       31 K    0.79    0.12    0.00    0.02      224        0        0     70
  19    1     0.13   0.55   0.23    0.66      48 M     58 M    0.16    0.21    0.04    0.05     2968     7610       48     61
  20    0     0.00   0.34   0.00    0.60    7474       35 K    0.79    0.14    0.00    0.02      112        0        0     70
  21    1     0.07   0.25   0.29    0.75      92 M    103 M    0.10    0.16    0.12    0.14     4592    15566       27     61
  22    0     0.00   0.34   0.00    0.60    8720       38 K    0.77    0.13    0.00    0.02      280        0        0     70
  23    1     0.12   0.51   0.23    0.66      50 M     60 M    0.16    0.21    0.04    0.05     1344     4387       63     61
  24    0     0.00   0.37   0.00    0.60    9280       39 K    0.76    0.15    0.00    0.01      224        0        0     70
  25    1     0.36   0.76   0.47    0.96      51 M     69 M    0.27    0.25    0.01    0.02     3192     7393       15     60
  26    0     0.00   0.36   0.00    0.60      13 K     51 K    0.74    0.13    0.00    0.02     1456        1        0     70
  27    1     0.06   0.51   0.12    0.60      24 M     28 M    0.14    0.31    0.04    0.04     1120     3951       10     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     311 K   1201 K    0.74    0.11    0.01    0.02    17024        5        5     61
 SKT    1     0.13   0.44   0.31    0.81     855 M   1022 M    0.16    0.22    0.05    0.05    33264    95478      416     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.44   0.15    0.81     855 M   1023 M    0.16    0.22    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   43 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 19.05 %

 C1 core residency: 32.20 %; C3 core residency: 0.07 %; C6 core residency: 48.68 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.44 => corresponds to 10.91 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.69 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       45 G     45 G   |   47%    47%   
 SKT    1       10 G     10 G   |   10%    10%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  112 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.74     0.32     221.70      29.85         133.67
 SKT   1    63.86    63.31     291.05      58.50         119.43
---------------------------------------------------------------------------------------------------------------
       *    64.60    63.64     512.75      88.35         119.40
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5559
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    36.90 --||-- Mem Ch  0: Reads (MB/s):  3163.28 --|
|--            Writes(MB/s):    16.45 --||--            Writes(MB/s):  3134.45 --|
|-- Mem Ch  1: Reads (MB/s):    29.42 --||-- Mem Ch  1: Reads (MB/s):  3159.59 --|
|--            Writes(MB/s):    12.40 --||--            Writes(MB/s):  3130.09 --|
|-- Mem Ch  2: Reads (MB/s):    34.22 --||-- Mem Ch  2: Reads (MB/s):  3166.83 --|
|--            Writes(MB/s):    16.35 --||--            Writes(MB/s):  3133.87 --|
|-- Mem Ch  3: Reads (MB/s):    30.43 --||-- Mem Ch  3: Reads (MB/s):  3163.07 --|
|--            Writes(MB/s):    12.35 --||--            Writes(MB/s):  3130.61 --|
|-- NODE 0 Mem Read (MB/s) :   130.97 --||-- NODE 1 Mem Read (MB/s) : 12652.77 --|
|-- NODE 0 Mem Write(MB/s) :    57.55 --||-- NODE 1 Mem Write(MB/s) : 12529.02 --|
|-- NODE 0 P. Write (T/s):     124325 --||-- NODE 1 P. Write (T/s):     161261 --|
|-- NODE 0 Memory (MB/s):      188.52 --||-- NODE 1 Memory (MB/s):    25181.79 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      12783.74                --|
            |--                System Write Throughput(MB/s):      12586.57                --|
            |--               System Memory Throughput(MB/s):      25370.31                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 562e
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     830 K       954 K   707 K   532 K    196 M     0     180  
 1     516          12      39 M   249 M    252       0     987 K
-----------------------------------------------------------------------
 *     830 K       954 K    40 M   249 M    196 M     0     987 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.20        Core1: 28.77        
Core2: 27.32        Core3: 32.31        
Core4: 28.80        Core5: 32.00        
Core6: 29.48        Core7: 31.73        
Core8: 29.50        Core9: 23.53        
Core10: 30.98        Core11: 32.59        
Core12: 29.50        Core13: 30.82        
Core14: 30.21        Core15: 31.56        
Core16: 27.22        Core17: 31.43        
Core18: 27.95        Core19: 37.03        
Core20: 28.45        Core21: 30.30        
Core22: 31.49        Core23: 34.22        
Core24: 30.13        Core25: 31.32        
Core26: 31.92        Core27: 32.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.46
Socket1: 31.92
DDR read Latency(ns)
Socket0: 94885.90
Socket1: 886.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.29        Core1: 30.08        
Core2: 30.32        Core3: 33.55        
Core4: 30.63        Core5: 33.29        
Core6: 29.85        Core7: 32.58        
Core8: 30.61        Core9: 23.89        
Core10: 31.46        Core11: 32.28        
Core12: 27.93        Core13: 30.95        
Core14: 28.96        Core15: 33.41        
Core16: 29.80        Core17: 31.48        
Core18: 28.86        Core19: 36.79        
Core20: 28.53        Core21: 30.63        
Core22: 32.54        Core23: 34.27        
Core24: 30.68        Core25: 32.03        
Core26: 31.20        Core27: 33.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.20
Socket1: 32.53
DDR read Latency(ns)
Socket0: 95348.53
Socket1: 886.52
irq_total: 216999.53426062
cpu_total: 15.58
cpu_0: 0.80
cpu_1: 43.09
cpu_2: 0.13
cpu_3: 30.65
cpu_4: 0.07
cpu_5: 55.19
cpu_6: 0.07
cpu_7: 19.55
cpu_8: 0.13
cpu_9: 12.17
cpu_10: 0.07
cpu_11: 29.06
cpu_12: 0.07
cpu_13: 35.57
cpu_14: 0.07
cpu_15: 14.69
cpu_16: 0.07
cpu_17: 45.01
cpu_18: 0.00
cpu_19: 25.27
cpu_20: 0.07
cpu_21: 29.59
cpu_22: 0.07
cpu_23: 45.88
cpu_24: 0.07
cpu_25: 25.20
cpu_26: 0.13
cpu_27: 23.87
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 9426704
Total_tx_bytes: 9426704
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1382454
Total_rx_packets: 1382454
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12397240712
Total_rx_bytes: 12397240712
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 9998016
Total_tx_bytes_phy: 9998016
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1382467
Total_rx_packets_phy: 1382467
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 142828
Total_tx_packets_phy: 142828
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12467085148
Total_rx_bytes_phy: 12467085148
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 142828
Total_tx_packets: 142828


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.32        Core1: 29.98        
Core2: 22.03        Core3: 31.73        
Core4: 20.79        Core5: 29.64        
Core6: 21.25        Core7: 33.99        
Core8: 18.43        Core9: 23.48        
Core10: 29.57        Core11: 32.54        
Core12: 28.79        Core13: 30.77        
Core14: 30.31        Core15: 32.77        
Core16: 28.06        Core17: 29.93        
Core18: 32.38        Core19: 36.41        
Core20: 29.40        Core21: 30.07        
Core22: 29.10        Core23: 33.10        
Core24: 29.11        Core25: 31.41        
Core26: 32.37        Core27: 32.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.44
Socket1: 31.63
DDR read Latency(ns)
Socket0: 86638.64
Socket1: 883.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.55        Core1: 30.06        
Core2: 30.87        Core3: 32.93        
Core4: 31.60        Core5: 31.07        
Core6: 30.28        Core7: 32.91        
Core8: 30.63        Core9: 23.55        
Core10: 32.67        Core11: 32.77        
Core12: 30.48        Core13: 30.63        
Core14: 29.22        Core15: 34.85        
Core16: 32.22        Core17: 29.82        
Core18: 30.57        Core19: 36.39        
Core20: 31.18        Core21: 29.72        
Core22: 30.36        Core23: 33.57        
Core24: 30.15        Core25: 30.74        
Core26: 31.07        Core27: 33.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.66
Socket1: 31.84
DDR read Latency(ns)
Socket0: 93804.07
Socket1: 885.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.87        Core1: 29.64        
Core2: 27.33        Core3: 31.72        
Core4: 32.99        Core5: 32.84        
Core6: 31.58        Core7: 33.06        
Core8: 30.47        Core9: 23.48        
Core10: 32.84        Core11: 32.52        
Core12: 29.25        Core13: 30.85        
Core14: 31.91        Core15: 35.47        
Core16: 28.28        Core17: 29.83        
Core18: 31.19        Core19: 36.31        
Core20: 31.50        Core21: 29.76        
Core22: 32.38        Core23: 33.57        
Core24: 29.72        Core25: 31.92        
Core26: 31.76        Core27: 32.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.25
Socket1: 31.85
DDR read Latency(ns)
Socket0: 94260.38
Socket1: 886.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.97        Core1: 29.73        
Core2: 28.48        Core3: 30.74        
Core4: 32.27        Core5: 32.86        
Core6: 31.01        Core7: 33.00        
Core8: 32.42        Core9: 23.25        
Core10: 31.98        Core11: 32.75        
Core12: 29.10        Core13: 31.24        
Core14: 29.02        Core15: 35.75        
Core16: 31.68        Core17: 30.00        
Core18: 32.62        Core19: 36.39        
Core20: 31.64        Core21: 30.43        
Core22: 33.72        Core23: 33.62        
Core24: 29.47        Core25: 31.58        
Core26: 31.53        Core27: 32.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.80
Socket1: 31.93
DDR read Latency(ns)
Socket0: 94683.62
Socket1: 885.91
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 22478
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409166154; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409170298; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204666604; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204666604; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204662005; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204662005; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204664652; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204664652; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204667416; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204667416; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6003927395; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4304801; Consumed Joules: 262.74; Watts: 43.76; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2327125; Consumed DRAM Joules: 35.61; DRAM Watts: 5.93
S1P0; QPIClocks: 14409276206; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409278566; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204724001; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204724001; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204724101; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204724101; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204724056; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204724056; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204723975; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204723975; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6003953765; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5621758; Consumed Joules: 343.12; Watts: 57.15; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4654407; Consumed DRAM Joules: 71.21; DRAM Watts: 11.86
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 58a3
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.60     231 K    711 K    0.68    0.08    0.01    0.02     9072        0        9     69
   1    1     0.18   0.36   0.49    0.98      88 M    107 M    0.18    0.26    0.05    0.06     4368    12155       87     60
   2    0     0.00   0.31   0.00    0.60    5580       34 K    0.84    0.12    0.00    0.02      224        0        0     68
   3    1     0.11   0.47   0.23    0.66      51 M     59 M    0.14    0.28    0.05    0.06     1512     6438       22     61
   4    0     0.00   0.30   0.00    0.60    5133       23 K    0.78    0.12    0.00    0.02      672        0        0     69
   5    1     0.18   0.52   0.35    0.82      54 M     70 M    0.21    0.28    0.03    0.04     2744     7148       92     61
   6    0     0.00   0.29   0.00    0.60    3974       21 K    0.82    0.12    0.00    0.02      280        0        0     68
   7    1     0.08   0.43   0.18    0.60      48 M     55 M    0.12    0.26    0.06    0.07     2072     5995       49     60
   8    0     0.00   0.30   0.00    0.60    6321       26 K    0.76    0.13    0.00    0.02      896        0        0     68
   9    1     0.10   0.80   0.12    0.60    1892 K   5781 K    0.67    0.43    0.00    0.01      224      250       25     60
  10    0     0.00   0.30   0.00    0.60    3973       24 K    0.84    0.15    0.00    0.02      784        0        0     68
  11    1     0.10   0.36   0.26    0.70      71 M     80 M    0.12    0.24    0.07    0.08     2800     9098        8     59
  12    0     0.00   0.33   0.00    0.60    5362       28 K    0.81    0.17    0.00    0.02      392        0        0     69
  13    1     0.16   0.45   0.36    0.82      70 M     84 M    0.16    0.23    0.04    0.05     2688     7943       27     59
  14    0     0.00   0.30   0.00    0.60    5994       24 K    0.76    0.17    0.00    0.02       56        0        0     69
  15    1     0.07   0.44   0.17    0.67      39 M     44 M    0.12    0.28    0.05    0.06     3192     4640       13     59
  16    0     0.00   0.30   0.00    0.60    3183       22 K    0.86    0.17    0.00    0.02      896        0        0     69
  17    1     0.16   0.26   0.63    1.19     126 M    152 M    0.17    0.17    0.08    0.09     5768    16436       21     59
  18    0     0.00   0.32   0.00    0.60    6272       26 K    0.77    0.11    0.00    0.02      224        0        0     69
  19    1     0.10   0.45   0.22    0.65      51 M     61 M    0.15    0.19    0.05    0.06     1064      904       21     61
  20    0     0.00   0.30   0.00    0.60    5609       25 K    0.78    0.11    0.00    0.02      336        0        0     70
  21    1     0.20   0.85   0.23    0.66      29 M     37 M    0.22    0.27    0.01    0.02     1568     3427       32     61
  22    0     0.00   0.57   0.00    0.60      73 K    107 K    0.31    0.22    0.01    0.02     2968        2        5     70
  23    1     0.12   0.26   0.45    0.93     116 M    134 M    0.13    0.15    0.10    0.12     2072     8090       70     61
  24    0     0.00   0.31   0.00    0.60    5683       25 K    0.78    0.11    0.00    0.02      336        0        0     70
  25    1     0.10   0.45   0.22    0.64      49 M     56 M    0.12    0.27    0.05    0.06     1848     6128       15     61
  26    0     0.00   0.30   0.00    0.60    6384       24 K    0.74    0.11    0.00    0.02     2016        0        1     69
  27    1     0.11   0.46   0.23    0.66      48 M     57 M    0.16    0.27    0.04    0.05     2408     6156       42     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.38   0.00    0.60     368 K   1127 K    0.67    0.11    0.01    0.02    19152        2       15     61
 SKT    1     0.13   0.42   0.30    0.79     848 M   1007 M    0.16    0.23    0.05    0.06    34328    94808      524     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.42   0.15    0.79     848 M   1008 M    0.16    0.23    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   41 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 18.80 %

 C1 core residency: 31.69 %; C3 core residency: 0.04 %; C6 core residency: 49.47 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.42 => corresponds to 10.62 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.58 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       44 G     44 G   |   46%    45%   
 SKT    1     9532 M   9398 M   |    9%     9%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  107 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.67     0.30     219.74      29.89         136.81
 SKT   1    63.44    63.04     289.95      59.92         111.21
---------------------------------------------------------------------------------------------------------------
       *    64.11    63.34     509.69      89.82         111.20
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5986
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    41.80 --||-- Mem Ch  0: Reads (MB/s):  3196.61 --|
|--            Writes(MB/s):    20.22 --||--            Writes(MB/s):  3142.15 --|
|-- Mem Ch  1: Reads (MB/s):    35.14 --||-- Mem Ch  1: Reads (MB/s):  3191.74 --|
|--            Writes(MB/s):    16.27 --||--            Writes(MB/s):  3137.93 --|
|-- Mem Ch  2: Reads (MB/s):    38.76 --||-- Mem Ch  2: Reads (MB/s):  3198.27 --|
|--            Writes(MB/s):    20.26 --||--            Writes(MB/s):  3142.01 --|
|-- Mem Ch  3: Reads (MB/s):    35.64 --||-- Mem Ch  3: Reads (MB/s):  3193.83 --|
|--            Writes(MB/s):    16.22 --||--            Writes(MB/s):  3137.60 --|
|-- NODE 0 Mem Read (MB/s) :   151.35 --||-- NODE 1 Mem Read (MB/s) : 12780.45 --|
|-- NODE 0 Mem Write(MB/s) :    72.96 --||-- NODE 1 Mem Write(MB/s) : 12559.70 --|
|-- NODE 0 P. Write (T/s):     124332 --||-- NODE 1 P. Write (T/s):     175270 --|
|-- NODE 0 Memory (MB/s):      224.31 --||-- NODE 1 Memory (MB/s):    25340.14 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      12931.79                --|
            |--                System Write Throughput(MB/s):      12632.66                --|
            |--               System Memory Throughput(MB/s):      25564.45                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5a5b
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     859 K       850 K   893 K   499 K    196 M     0      36  
 1       0           0      37 M   249 M    252      12     912 K
-----------------------------------------------------------------------
 *     859 K       850 K    38 M   250 M    196 M    12     912 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.50        Core1: 32.23        
Core2: 30.49        Core3: 33.54        
Core4: 27.91        Core5: 29.35        
Core6: 28.71        Core7: 33.49        
Core8: 28.91        Core9: 23.85        
Core10: 29.17        Core11: 31.75        
Core12: 26.16        Core13: 27.31        
Core14: 29.93        Core15: 29.52        
Core16: 28.73        Core17: 34.22        
Core18: 28.80        Core19: 37.23        
Core20: 28.82        Core21: 28.99        
Core22: 32.56        Core23: 35.11        
Core24: 29.70        Core25: 36.28        
Core26: 33.52        Core27: 38.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.48
Socket1: 32.59
DDR read Latency(ns)
Socket0: 81609.38
Socket1: 868.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.69        Core1: 32.15        
Core2: 30.05        Core3: 33.14        
Core4: 30.26        Core5: 29.39        
Core6: 31.49        Core7: 33.96        
Core8: 28.93        Core9: 23.85        
Core10: 28.39        Core11: 31.24        
Core12: 28.06        Core13: 27.88        
Core14: 28.99        Core15: 29.41        
Core16: 26.61        Core17: 33.85        
Core18: 29.94        Core19: 37.09        
Core20: 29.54        Core21: 29.09        
Core22: 30.56        Core23: 35.00        
Core24: 29.43        Core25: 36.40        
Core26: 30.64        Core27: 38.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.60
Socket1: 32.57
DDR read Latency(ns)
Socket0: 84036.95
Socket1: 871.24
irq_total: 200054.505695587
cpu_total: 15.47
cpu_0: 0.80
cpu_1: 50.27
cpu_2: 0.07
cpu_3: 42.49
cpu_4: 0.07
cpu_5: 51.99
cpu_6: 0.00
cpu_7: 14.76
cpu_8: 0.07
cpu_9: 2.93
cpu_10: 0.00
cpu_11: 28.66
cpu_12: 0.07
cpu_13: 32.18
cpu_14: 0.00
cpu_15: 23.34
cpu_16: 0.07
cpu_17: 21.08
cpu_18: 0.07
cpu_19: 28.46
cpu_20: 0.07
cpu_21: 30.85
cpu_22: 0.07
cpu_23: 43.42
cpu_24: 0.07
cpu_25: 40.03
cpu_26: 0.13
cpu_27: 21.41
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 9893863
Total_tx_bytes_phy: 9893863
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 141337
Total_tx_packets: 141337
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12466193723
Total_rx_bytes_phy: 12466193723
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 9328251
Total_tx_bytes: 9328251
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 141340
Total_tx_packets_phy: 141340
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1382368
Total_rx_packets_phy: 1382368
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1382339
Total_rx_packets: 1382339
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12405533298
Total_rx_bytes: 12405533298


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.42        Core1: 32.51        
Core2: 21.69        Core3: 33.43        
Core4: 27.95        Core5: 29.44        
Core6: 30.33        Core7: 34.21        
Core8: 30.65        Core9: 23.77        
Core10: 30.40        Core11: 30.50        
Core12: 29.88        Core13: 30.05        
Core14: 27.01        Core15: 30.15        
Core16: 27.00        Core17: 33.35        
Core18: 28.45        Core19: 37.13        
Core20: 29.90        Core21: 29.49        
Core22: 23.15        Core23: 35.22        
Core24: 25.16        Core25: 36.36        
Core26: 22.43        Core27: 38.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.22
Socket1: 32.86
DDR read Latency(ns)
Socket0: 79747.69
Socket1: 869.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.53        Core1: 33.19        
Core2: 28.39        Core3: 33.67        
Core4: 30.78        Core5: 29.85        
Core6: 32.85        Core7: 34.96        
Core8: 31.71        Core9: 24.36        
Core10: 29.36        Core11: 31.76        
Core12: 28.94        Core13: 31.29        
Core14: 28.47        Core15: 32.10        
Core16: 26.48        Core17: 34.51        
Core18: 29.50        Core19: 37.39        
Core20: 30.60        Core21: 31.40        
Core22: 29.83        Core23: 35.85        
Core24: 35.95        Core25: 36.88        
Core26: 32.03        Core27: 38.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.84
Socket1: 33.62
DDR read Latency(ns)
Socket0: 88929.99
Socket1: 869.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.55        Core1: 31.98        
Core2: 29.95        Core3: 32.91        
Core4: 31.93        Core5: 29.10        
Core6: 32.23        Core7: 31.46        
Core8: 30.51        Core9: 23.91        
Core10: 29.07        Core11: 32.07        
Core12: 26.52        Core13: 31.03        
Core14: 29.94        Core15: 34.92        
Core16: 29.41        Core17: 35.49        
Core18: 30.72        Core19: 37.09        
Core20: 31.26        Core21: 30.21        
Core22: 30.85        Core23: 35.51        
Core24: 31.38        Core25: 36.64        
Core26: 31.55        Core27: 38.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.85
Socket1: 33.17
DDR read Latency(ns)
Socket0: 80299.37
Socket1: 865.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.04        Core1: 32.27        
Core2: 29.17        Core3: 32.81        
Core4: 29.41        Core5: 28.84        
Core6: 30.53        Core7: 31.80        
Core8: 28.55        Core9: 23.90        
Core10: 29.11        Core11: 31.41        
Core12: 29.15        Core13: 29.81        
Core14: 29.52        Core15: 33.71        
Core16: 27.98        Core17: 33.64        
Core18: 29.88        Core19: 36.81        
Core20: 31.51        Core21: 29.38        
Core22: 28.79        Core23: 35.61        
Core24: 29.57        Core25: 36.41        
Core26: 30.58        Core27: 38.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.25
Socket1: 32.80
DDR read Latency(ns)
Socket0: 77347.07
Socket1: 862.28
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 23548
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411061802; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411066446; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205595761; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205595761; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205600648; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205600648; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205605086; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205605086; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205609359; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205609359; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004687069; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4325142; Consumed Joules: 263.99; Watts: 43.97; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2330837; Consumed DRAM Joules: 35.66; DRAM Watts: 5.94
S1P0; QPIClocks: 14411098726; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411100910; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205633751; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205633751; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205634017; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205634017; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205634396; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205634396; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205634991; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205634991; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004725084; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5637400; Consumed Joules: 344.08; Watts: 57.31; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4591658; Consumed DRAM Joules: 70.25; DRAM Watts: 11.70
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5cd0
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.47   0.01    0.60     217 K    740 K    0.71    0.08    0.01    0.02     7336        0       10     69
   1    1     0.26   0.57   0.46    0.94      72 M     89 M    0.19    0.22    0.03    0.03     2744     6774       14     60
   2    0     0.00   0.35   0.00    0.60    5457       36 K    0.85    0.13    0.00    0.02      504        0        1     69
   3    1     0.13   0.34   0.37    0.85      85 M    101 M    0.16    0.21    0.07    0.08     2688     7149       20     60
   4    0     0.00   0.39   0.00    0.60    9084       45 K    0.80    0.18    0.00    0.02      280        0        1     69
   5    1     0.22   0.32   0.68    1.20     111 M    138 M    0.19    0.24    0.05    0.06     8904    23043      135     60
   6    0     0.00   0.64   0.00    0.60      46 K     86 K    0.46    0.19    0.01    0.01     2408        1        3     68
   7    1     0.07   0.50   0.15    0.60      29 M     34 M    0.13    0.30    0.04    0.05     1848     4436       43     60
   8    0     0.00   0.34   0.00    0.60    8459       38 K    0.78    0.14    0.00    0.02      504        0        0     68
   9    1     0.04   0.64   0.06    0.60     820 K   1678 K    0.51    0.13    0.00    0.00        0       53       17     60
  10    0     0.00   0.31   0.00    0.60    4128       28 K    0.86    0.16    0.00    0.02      280        0        0     67
  11    1     0.16   0.65   0.24    0.68      33 M     43 M    0.24    0.27    0.02    0.03      448      233       22     59
  12    0     0.00   0.39   0.00    0.60    9309       46 K    0.80    0.20    0.00    0.01      560        0        2     69
  13    1     0.14   0.50   0.28    0.72      43 M     54 M    0.20    0.28    0.03    0.04     3192     7027       34     60
  14    0     0.00   0.33   0.00    0.60    8358       36 K    0.77    0.18    0.00    0.02      112        0        1     69
  15    1     0.11   0.50   0.22    0.64      44 M     53 M    0.16    0.27    0.04    0.05     2520     6367       87     59
  16    0     0.00   0.32   0.00    0.60    4526       29 K    0.85    0.18    0.00    0.02      616        0        0     69
  17    1     0.05   0.39   0.13    0.60      44 M     48 M    0.10    0.24    0.09    0.09     2128     6992        2     60
  18    0     0.00   0.31   0.00    0.60    7004       32 K    0.78    0.12    0.00    0.02      280        0        0     69
  19    1     0.12   0.34   0.37    0.84      90 M    105 M    0.14    0.17    0.07    0.08      336      125       21     60
  20    0     0.00   0.30   0.00    0.60    5870       30 K    0.81    0.11    0.00    0.02      112        0        0     70
  21    1     0.14   0.54   0.26    0.70      43 M     53 M    0.18    0.34    0.03    0.04     3304     7639       17     61
  22    0     0.00   0.30   0.00    0.60    6615       27 K    0.76    0.11    0.00    0.02     1512        0        0     70
  23    1     0.19   0.52   0.37    0.84      89 M    101 M    0.12    0.14    0.05    0.05     2800     6364       44     61
  24    0     0.00   0.30   0.00    0.60    5728       28 K    0.80    0.11    0.00    0.02     2744        0        0     70
  25    1     0.29   0.57   0.51    1.00      89 M    108 M    0.18    0.15    0.03    0.04     1680     4358       11     60
  26    0     0.00   0.33   0.00    0.60    6482       27 K    0.76    0.10    0.00    0.02     1232        0        1     69
  27    1     0.08   0.27   0.29    0.75      91 M    104 M    0.12    0.16    0.12    0.13      224       41       14     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.60     344 K   1234 K    0.72    0.11    0.01    0.02    18480        1       19     61
 SKT    1     0.14   0.46   0.31    0.83     869 M   1038 M    0.16    0.22    0.04    0.05    32816    80601      481     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.46   0.16    0.83     870 M   1039 M    0.16    0.22    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:   44 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 19.00 %

 C1 core residency: 32.23 %; C3 core residency: 0.01 %; C6 core residency: 48.76 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.46 => corresponds to 11.39 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.79 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       45 G     45 G   |   47%    47%   
 SKT    1       11 G     10 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  113 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.87     0.45     219.44      29.82         135.12
 SKT   1    65.32    63.05     291.51      58.21         116.12
---------------------------------------------------------------------------------------------------------------
       *    66.19    63.51     510.95      88.03         116.14
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5db4
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    36.27 --||-- Mem Ch  0: Reads (MB/s):  3149.97 --|
|--            Writes(MB/s):    15.14 --||--            Writes(MB/s):  3140.23 --|
|-- Mem Ch  1: Reads (MB/s):    28.42 --||-- Mem Ch  1: Reads (MB/s):  3145.59 --|
|--            Writes(MB/s):    11.16 --||--            Writes(MB/s):  3136.01 --|
|-- Mem Ch  2: Reads (MB/s):    34.08 --||-- Mem Ch  2: Reads (MB/s):  3152.91 --|
|--            Writes(MB/s):    15.12 --||--            Writes(MB/s):  3139.32 --|
|-- Mem Ch  3: Reads (MB/s):    29.42 --||-- Mem Ch  3: Reads (MB/s):  3149.56 --|
|--            Writes(MB/s):    11.15 --||--            Writes(MB/s):  3136.15 --|
|-- NODE 0 Mem Read (MB/s) :   128.19 --||-- NODE 1 Mem Read (MB/s) : 12598.04 --|
|-- NODE 0 Mem Write(MB/s) :    52.57 --||-- NODE 1 Mem Write(MB/s) : 12551.70 --|
|-- NODE 0 P. Write (T/s):     124326 --||-- NODE 1 P. Write (T/s):     172270 --|
|-- NODE 0 Memory (MB/s):      180.76 --||-- NODE 1 Memory (MB/s):    25149.74 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      12726.23                --|
            |--                System Write Throughput(MB/s):      12604.27                --|
            |--               System Memory Throughput(MB/s):      25330.50                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5e89
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     918 K       915 K   805 K   515 K    196 M     0      36  
 1     492          12      45 M   253 M      0     420    1088 K
-----------------------------------------------------------------------
 *     919 K       915 K    46 M   253 M    196 M   420    1088 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.67        Core1: 30.50        
Core2: 29.55        Core3: 32.35        
Core4: 30.08        Core5: 30.90        
Core6: 31.34        Core7: 41.65        
Core8: 31.26        Core9: 22.43        
Core10: 29.52        Core11: 34.33        
Core12: 30.69        Core13: 34.55        
Core14: 30.03        Core15: 33.84        
Core16: 28.93        Core17: 31.82        
Core18: 32.24        Core19: 29.80        
Core20: 32.80        Core21: 30.97        
Core22: 32.69        Core23: 33.39        
Core24: 31.95        Core25: 29.27        
Core26: 31.89        Core27: 33.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.67
Socket1: 32.47
DDR read Latency(ns)
Socket0: 94102.20
Socket1: 866.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.49        Core1: 30.15        
Core2: 27.01        Core3: 32.15        
Core4: 27.74        Core5: 31.03        
Core6: 26.49        Core7: 42.17        
Core8: 29.54        Core9: 22.33        
Core10: 28.38        Core11: 34.17        
Core12: 29.76        Core13: 34.76        
Core14: 29.49        Core15: 33.76        
Core16: 25.20        Core17: 31.29        
Core18: 28.91        Core19: 29.51        
Core20: 30.72        Core21: 30.57        
Core22: 32.60        Core23: 33.49        
Core24: 31.74        Core25: 29.20        
Core26: 32.28        Core27: 34.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.42
Socket1: 32.40
DDR read Latency(ns)
Socket0: 94896.53
Socket1: 866.28
irq_total: 223476.06086832
cpu_total: 16.13
cpu_0: 0.73
cpu_1: 40.09
cpu_2: 0.07
cpu_3: 43.48
cpu_4: 0.07
cpu_5: 59.84
cpu_6: 0.07
cpu_7: 20.41
cpu_8: 0.07
cpu_9: 16.09
cpu_10: 0.07
cpu_11: 29.79
cpu_12: 0.07
cpu_13: 42.29
cpu_14: 0.07
cpu_15: 31.05
cpu_16: 0.07
cpu_17: 24.80
cpu_18: 0.07
cpu_19: 43.22
cpu_20: 0.07
cpu_21: 27.33
cpu_22: 0.07
cpu_23: 39.76
cpu_24: 0.07
cpu_25: 15.96
cpu_26: 0.07
cpu_27: 15.96
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 10905956
Total_tx_bytes: 10905956
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1381144
Total_rx_packets_phy: 1381144
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 165241
Total_tx_packets: 165241
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12455158642
Total_rx_bytes_phy: 12455158642
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1381147
Total_rx_packets: 1381147
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 11567035
Total_tx_bytes_phy: 11567035
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12389377711
Total_rx_bytes: 12389377711
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 165243
Total_tx_packets_phy: 165243


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.82        Core1: 31.02        
Core2: 22.52        Core3: 31.93        
Core4: 23.73        Core5: 30.81        
Core6: 20.75        Core7: 40.11        
Core8: 31.24        Core9: 22.22        
Core10: 29.74        Core11: 33.43        
Core12: 28.77        Core13: 34.40        
Core14: 32.12        Core15: 33.72        
Core16: 24.05        Core17: 31.44        
Core18: 29.84        Core19: 29.69        
Core20: 24.39        Core21: 30.77        
Core22: 19.63        Core23: 33.55        
Core24: 29.32        Core25: 29.07        
Core26: 31.74        Core27: 33.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.77
Socket1: 32.22
DDR read Latency(ns)
Socket0: 92070.68
Socket1: 872.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.07        Core1: 31.64        
Core2: 28.30        Core3: 32.06        
Core4: 26.78        Core5: 30.70        
Core6: 33.86        Core7: 41.74        
Core8: 30.91        Core9: 22.30        
Core10: 31.83        Core11: 33.48        
Core12: 32.27        Core13: 34.80        
Core14: 29.96        Core15: 32.11        
Core16: 27.45        Core17: 31.84        
Core18: 28.39        Core19: 28.67        
Core20: 29.34        Core21: 30.57        
Core22: 31.04        Core23: 33.61        
Core24: 30.32        Core25: 29.39        
Core26: 32.06        Core27: 33.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.12
Socket1: 32.19
DDR read Latency(ns)
Socket0: 100757.97
Socket1: 875.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.83        Core1: 30.06        
Core2: 27.31        Core3: 32.20        
Core4: 29.50        Core5: 29.58        
Core6: 30.30        Core7: 39.68        
Core8: 31.82        Core9: 22.13        
Core10: 30.09        Core11: 31.65        
Core12: 30.90        Core13: 35.19        
Core14: 30.48        Core15: 31.68        
Core16: 25.28        Core17: 30.68        
Core18: 31.02        Core19: 28.92        
Core20: 32.04        Core21: 30.55        
Core22: 31.03        Core23: 34.33        
Core24: 30.81        Core25: 28.92        
Core26: 29.20        Core27: 27.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.66
Socket1: 31.26
DDR read Latency(ns)
Socket0: 94861.39
Socket1: 868.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.64        Core1: 28.82        
Core2: 28.86        Core3: 31.81        
Core4: 27.16        Core5: 29.75        
Core6: 31.82        Core7: 38.32        
Core8: 32.82        Core9: 19.34        
Core10: 30.04        Core11: 30.34        
Core12: 30.44        Core13: 37.19        
Core14: 30.19        Core15: 32.31        
Core16: 28.26        Core17: 29.22        
Core18: 29.87        Core19: 28.24        
Core20: 30.33        Core21: 28.39        
Core22: 32.60        Core23: 35.91        
Core24: 32.19        Core25: 27.14        
Core26: 31.86        Core27: 25.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.59
Socket1: 30.36
DDR read Latency(ns)
Socket0: 86214.20
Socket1: 847.84
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24616
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410970306; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410973818; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205551273; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205551273; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205556435; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205556435; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205560954; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205560954; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205565997; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205565997; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004679040; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4285403; Consumed Joules: 261.56; Watts: 43.56; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2327815; Consumed DRAM Joules: 35.62; DRAM Watts: 5.93
S1P0; QPIClocks: 14411087646; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411090834; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205628194; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205628194; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205628360; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205628360; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205628770; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205628770; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205629041; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205629041; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004706881; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5740585; Consumed Joules: 350.38; Watts: 58.36; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4580493; Consumed DRAM Joules: 70.08; DRAM Watts: 11.67
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 60fa
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     258 K    774 K    0.67    0.08    0.01    0.02     6832        0        8     69
   1    1     0.15   0.28   0.54    1.05     102 M    124 M    0.18    0.21    0.07    0.08     5768    19197       18     60
   2    0     0.00   0.36   0.00    0.60    8348       39 K    0.79    0.13    0.00    0.02     1064        0        0     68
   3    1     0.10   0.18   0.57    1.12     136 M    157 M    0.13    0.16    0.13    0.15     5152    24348       24     59
   4    0     0.00   0.32   0.00    0.60    5789       30 K    0.81    0.13    0.00    0.02      168        0        0     69
   5    1     0.17   0.29   0.59    1.14     104 M    128 M    0.19    0.21    0.06    0.08     4032    16997      101     60
   6    0     0.00   0.32   0.00    0.60    3977       28 K    0.86    0.12    0.00    0.02     1120        0        0     69
   7    1     0.04   0.31   0.12    0.60      32 M     39 M    0.16    0.14    0.09    0.11      448       21       53     60
   8    0     0.00   0.31   0.00    0.60    5105       29 K    0.83    0.12    0.00    0.02     1736        0        0     68
   9    1     0.14   0.76   0.18    0.60    2223 K   8691 K    0.74    0.49    0.00    0.01      224      250       88     60
  10    0     0.00   0.31   0.00    0.60    4200       28 K    0.85    0.14    0.00    0.02      280        0        0     68
  11    1     0.15   0.56   0.27    0.72      46 M     58 M    0.20    0.26    0.03    0.04     1624     4631       19     59
  12    0     0.00   0.30   0.00    0.60    4414       29 K    0.85    0.17    0.00    0.02      168        0        0     69
  13    1     0.13   0.36   0.36    0.82      88 M    102 M    0.14    0.17    0.07    0.08     2240     7082       20     59
  14    0     0.00   0.30   0.00    0.60    6371       25 K    0.75    0.17    0.00    0.02       56        0        0     69
  15    1     0.14   0.60   0.23    0.66      46 M     56 M    0.17    0.25    0.03    0.04     1960     6494       13     59
  16    0     0.00   0.62   0.00    0.61      43 K     74 K    0.42    0.20    0.01    0.01     2184        2        3     69
  17    1     0.11   0.56   0.20    0.61      46 M     53 M    0.14    0.30    0.04    0.05     2016     7371        4     60
  18    0     0.00   0.31   0.00    0.60    6629       28 K    0.77    0.11    0.00    0.02      224        0        0     70
  19    1     0.23   0.70   0.33    0.80      46 M     59 M    0.21    0.28    0.02    0.03     2128     7591       20     61
  20    0     0.00   0.28   0.00    0.60    5271       23 K    0.77    0.11    0.00    0.02     1848        0        0     69
  21    1     0.11   0.64   0.17    0.60      31 M     37 M    0.16    0.30    0.03    0.04     1736     4554        6     61
  22    0     0.00   0.29   0.00    0.60    5911       26 K    0.77    0.11    0.00    0.02      504        0        0     70
  23    1     0.11   0.32   0.34    0.81      84 M     97 M    0.14    0.18    0.08    0.09     4592    12653      145     61
  24    0     0.00   0.30   0.00    0.60    5798       24 K    0.76    0.11    0.00    0.02     1344        0        0     70
  25    1     0.09   0.56   0.16    0.60      28 M     33 M    0.14    0.36    0.03    0.04     1232     4567       10     61
  26    0     0.00   0.31   0.00    0.60    6171       24 K    0.75    0.11    0.00    0.02     1456        0        0     69
  27    1     0.06   0.46   0.13    0.60      28 M     32 M    0.13    0.25    0.05    0.05     1232     3876       12     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     370 K   1188 K    0.69    0.10    0.01    0.02    18984        2       11     61
 SKT    1     0.12   0.41   0.30    0.82     826 M    989 M    0.16    0.22    0.05    0.06    34384   119632      533     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.41   0.15    0.82     826 M    990 M    0.17    0.22    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   42 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 18.41 %

 C1 core residency: 31.61 %; C3 core residency: 0.56 %; C6 core residency: 49.41 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.41 => corresponds to 10.33 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.55 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       45 G     44 G   |   46%    46%   
 SKT    1       10 G     10 G   |   10%    10%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  110 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.59     0.25     218.79      29.56         133.87
 SKT   1    62.98    62.73     290.42      58.46         115.77
---------------------------------------------------------------------------------------------------------------
       *    63.58    62.98     509.22      88.02         115.67
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 61de
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    38.06 --||-- Mem Ch  0: Reads (MB/s):  3207.48 --|
|--            Writes(MB/s):    16.39 --||--            Writes(MB/s):  3141.18 --|
|-- Mem Ch  1: Reads (MB/s):    31.22 --||-- Mem Ch  1: Reads (MB/s):  3203.34 --|
|--            Writes(MB/s):    12.52 --||--            Writes(MB/s):  3137.19 --|
|-- Mem Ch  2: Reads (MB/s):    35.27 --||-- Mem Ch  2: Reads (MB/s):  3210.23 --|
|--            Writes(MB/s):    16.36 --||--            Writes(MB/s):  3141.13 --|
|-- Mem Ch  3: Reads (MB/s):    31.76 --||-- Mem Ch  3: Reads (MB/s):  3207.55 --|
|--            Writes(MB/s):    12.39 --||--            Writes(MB/s):  3137.60 --|
|-- NODE 0 Mem Read (MB/s) :   136.30 --||-- NODE 1 Mem Read (MB/s) : 12828.59 --|
|-- NODE 0 Mem Write(MB/s) :    57.65 --||-- NODE 1 Mem Write(MB/s) : 12557.11 --|
|-- NODE 0 P. Write (T/s):     124328 --||-- NODE 1 P. Write (T/s):     171168 --|
|-- NODE 0 Memory (MB/s):      193.95 --||-- NODE 1 Memory (MB/s):    25385.70 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      12964.89                --|
            |--                System Write Throughput(MB/s):      12614.76                --|
            |--               System Memory Throughput(MB/s):      25579.65                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 62b3
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     904 K       811 K   783 K   542 K    196 M     0      36  
 1       0          12      36 M   250 M    252      12     914 K
-----------------------------------------------------------------------
 *     904 K       811 K    37 M   251 M    196 M    12     914 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.42        Core1: 32.48        
Core2: 31.47        Core3: 34.37        
Core4: 29.53        Core5: 31.76        
Core6: 30.72        Core7: 32.95        
Core8: 31.14        Core9: 23.41        
Core10: 29.52        Core11: 29.08        
Core12: 29.50        Core13: 32.65        
Core14: 30.43        Core15: 38.83        
Core16: 28.68        Core17: 34.77        
Core18: 30.19        Core19: 32.24        
Core20: 30.64        Core21: 32.14        
Core22: 30.69        Core23: 36.14        
Core24: 30.02        Core25: 30.17        
Core26: 31.90        Core27: 31.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.82
Socket1: 32.84
DDR read Latency(ns)
Socket0: 87607.11
Socket1: 867.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.66        Core1: 32.45        
Core2: 31.84        Core3: 34.32        
Core4: 28.91        Core5: 31.69        
Core6: 29.47        Core7: 33.46        
Core8: 32.12        Core9: 23.28        
Core10: 29.93        Core11: 28.92        
Core12: 28.66        Core13: 32.45        
Core14: 30.28        Core15: 38.71        
Core16: 29.97        Core17: 34.95        
Core18: 30.36        Core19: 32.22        
Core20: 30.09        Core21: 31.85        
Core22: 29.97        Core23: 36.09        
Core24: 33.56        Core25: 30.37        
Core26: 32.75        Core27: 31.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.00
Socket1: 32.85
DDR read Latency(ns)
Socket0: 88685.03
Socket1: 868.73
irq_total: 185993.255527225
cpu_total: 15.86
cpu_0: 0.73
cpu_1: 48.14
cpu_2: 0.07
cpu_3: 44.95
cpu_4: 0.07
cpu_5: 34.91
cpu_6: 0.07
cpu_7: 30.39
cpu_8: 0.07
cpu_9: 15.82
cpu_10: 0.00
cpu_11: 39.69
cpu_12: 0.07
cpu_13: 20.01
cpu_14: 0.13
cpu_15: 30.19
cpu_16: 0.07
cpu_17: 23.94
cpu_18: 0.07
cpu_19: 31.78
cpu_20: 0.07
cpu_21: 20.81
cpu_22: 0.07
cpu_23: 34.11
cpu_24: 0.07
cpu_25: 47.41
cpu_26: 0.07
cpu_27: 20.28
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 10246448
Total_tx_bytes_phy: 10246448
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 146378
Total_tx_packets: 146378
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1380523
Total_rx_packets_phy: 1380523
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 9661000
Total_tx_bytes: 9661000
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 146377
Total_tx_packets_phy: 146377
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1380508
Total_rx_packets: 1380508
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12391179883
Total_rx_bytes: 12391179883
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12449561726
Total_rx_bytes_phy: 12449561726


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.70        Core1: 32.33        
Core2: 32.78        Core3: 34.26        
Core4: 23.14        Core5: 31.78        
Core6: 23.69        Core7: 33.31        
Core8: 23.58        Core9: 23.34        
Core10: 26.50        Core11: 29.31        
Core12: 21.86        Core13: 32.64        
Core14: 16.25        Core15: 38.73        
Core16: 28.81        Core17: 34.85        
Core18: 30.32        Core19: 32.66        
Core20: 30.10        Core21: 31.94        
Core22: 33.63        Core23: 36.10        
Core24: 31.53        Core25: 30.08        
Core26: 32.36        Core27: 31.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.61
Socket1: 32.86
DDR read Latency(ns)
Socket0: 85294.22
Socket1: 868.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.20        Core1: 32.40        
Core2: 28.80        Core3: 34.39        
Core4: 29.65        Core5: 31.72        
Core6: 29.58        Core7: 32.92        
Core8: 30.31        Core9: 23.40        
Core10: 29.95        Core11: 29.48        
Core12: 28.32        Core13: 32.51        
Core14: 29.47        Core15: 38.63        
Core16: 28.91        Core17: 34.85        
Core18: 30.22        Core19: 32.71        
Core20: 31.28        Core21: 32.40        
Core22: 31.03        Core23: 36.12        
Core24: 30.44        Core25: 30.29        
Core26: 31.78        Core27: 31.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.06
Socket1: 32.94
DDR read Latency(ns)
Socket0: 89952.42
Socket1: 869.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.25        Core1: 32.18        
Core2: 28.70        Core3: 34.33        
Core4: 30.20        Core5: 31.81        
Core6: 30.29        Core7: 33.43        
Core8: 29.64        Core9: 23.24        
Core10: 32.73        Core11: 28.82        
Core12: 29.77        Core13: 32.74        
Core14: 31.80        Core15: 38.50        
Core16: 30.66        Core17: 34.71        
Core18: 33.43        Core19: 32.60        
Core20: 31.99        Core21: 32.14        
Core22: 30.29        Core23: 36.04        
Core24: 32.20        Core25: 30.16        
Core26: 30.96        Core27: 31.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.86
Socket1: 32.81
DDR read Latency(ns)
Socket0: 89352.40
Socket1: 870.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.35        Core1: 32.16        
Core2: 29.87        Core3: 34.34        
Core4: 30.03        Core5: 31.46        
Core6: 29.98        Core7: 33.16        
Core8: 29.26        Core9: 23.32        
Core10: 30.96        Core11: 29.25        
Core12: 27.86        Core13: 32.67        
Core14: 30.47        Core15: 38.60        
Core16: 30.19        Core17: 34.61        
Core18: 29.54        Core19: 32.32        
Core20: 29.58        Core21: 31.88        
Core22: 31.67        Core23: 36.03        
Core24: 31.14        Core25: 30.05        
Core26: 30.60        Core27: 31.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.64
Socket1: 32.74
DDR read Latency(ns)
Socket0: 88989.68
Socket1: 870.77
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 25682
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410889358; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410893022; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205508754; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205508754; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205513112; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205513112; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205517846; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205517846; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205522144; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205522144; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004643882; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4292386; Consumed Joules: 261.99; Watts: 43.63; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2321394; Consumed DRAM Joules: 35.52; DRAM Watts: 5.91
S1P0; QPIClocks: 14411004494; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411006458; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205586448; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205586448; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205586801; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205586801; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205586666; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205586666; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205586846; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205586846; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004665943; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5612322; Consumed Joules: 342.55; Watts: 57.04; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 4643155; Consumed DRAM Joules: 71.04; DRAM Watts: 11.83
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6525
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.60     230 K    729 K    0.68    0.08    0.01    0.02     6888        0        9     70
   1    1     0.14   0.25   0.57    1.14     119 M    141 M    0.15    0.16    0.08    0.10     3472     9165       10     60
   2    0     0.00   0.31   0.00    0.60    5166       34 K    0.85    0.11    0.00    0.02      448        1        0     69
   3    1     0.08   0.20   0.41    0.89     127 M    143 M    0.11    0.16    0.16    0.17     3640     8584       37     60
   4    0     0.00   0.32   0.00    0.60    5416       26 K    0.80    0.11    0.00    0.02      672        0        0     69
   5    1     0.12   0.37   0.32    0.78      71 M     83 M    0.15    0.24    0.06    0.07     2744     7808       36     61
   6    0     0.00   0.34   0.00    0.60    5980       28 K    0.79    0.12    0.00    0.02     1064        0        0     69
   7    1     0.21   0.95   0.22    0.64      28 M     37 M    0.23    0.23    0.01    0.02      280       10       55     60
   8    0     0.00   0.29   0.00    0.60    5431       24 K    0.78    0.13    0.00    0.02      784        0        0     68
   9    1     0.12   0.88   0.14    0.60    2410 K   7659 K    0.69    0.39    0.00    0.01      336      277       25     60
  10    0     0.00   0.30   0.00    0.60    4122       23 K    0.82    0.15    0.00    0.02      560        0        0     67
  11    1     0.25   0.65   0.38    0.85      57 M     71 M    0.20    0.27    0.02    0.03     2408     7083       13     59
  12    0     0.00   0.31   0.00    0.60    4183       26 K    0.84    0.18    0.00    0.02      672        0        0     69
  13    1     0.07   0.46   0.16    0.60      37 M     43 M    0.12    0.27    0.05    0.06     1960     5635       15     59
  14    0     0.00   0.65   0.00    0.60      32 K     58 K    0.45    0.23    0.01    0.01     2184        2        2     69
  15    1     0.09   0.44   0.21    0.62      60 M     69 M    0.12    0.16    0.07    0.08      280       27      131     59
  16    0     0.00   0.30   0.00    0.60    3064       22 K    0.87    0.17    0.00    0.02      728        0        0     69
  17    1     0.05   0.33   0.16    0.60      55 M     62 M    0.10    0.20    0.10    0.11     2408     7895        5     60
  18    0     0.00   0.30   0.00    0.60    6147       25 K    0.76    0.11    0.00    0.02      224        0        0     70
  19    1     0.12   0.45   0.27    0.71      54 M     64 M    0.16    0.24    0.05    0.05     2464     6994       29     61
  20    0     0.00   0.34   0.00    0.60    9041       35 K    0.74    0.13    0.00    0.02      448        0        0     70
  21    1     0.10   0.62   0.16    0.60      24 M     30 M    0.20    0.31    0.02    0.03     1120     1855       16     61
  22    0     0.00   0.57   0.00    0.60      32 K     63 K    0.49    0.16    0.01    0.01     1120        2        1     70
  23    1     0.05   0.20   0.26    0.70      98 M    107 M    0.08    0.14    0.19    0.20     4928     8867       16     61
  24    0     0.00   0.34   0.00    0.60    5851       30 K    0.81    0.11    0.00    0.02      392        0        0     70
  25    1     0.20   0.37   0.53    1.05      99 M    122 M    0.19    0.19    0.05    0.06     7168    16518       23     61
  26    0     0.00   0.34   0.00    0.60    6081       29 K    0.79    0.13    0.00    0.02     4704        0        0     69
  27    1     0.10   0.59   0.16    0.60      23 M     29 M    0.21    0.30    0.02    0.03     1064     1936       25     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     356 K   1158 K    0.69    0.11    0.01    0.02    20888        5       11     61
 SKT    1     0.12   0.43   0.28    0.78     862 M   1014 M    0.15    0.21    0.05    0.06    34272    82654      436     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.43   0.14    0.78     862 M   1015 M    0.15    0.21    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   39 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 18.15 %

 C1 core residency: 31.92 %; C3 core residency: 0.44 %; C6 core residency: 49.49 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.43 => corresponds to 10.78 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.53 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       45 G     45 G   |   47%    47%   
 SKT    1       10 G     10 G   |   10%    10%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  112 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.68     0.29     220.38      29.83         135.13
 SKT   1    64.71    63.30     287.84      59.61         113.20
---------------------------------------------------------------------------------------------------------------
       *    65.39    63.59     508.22      89.44         113.26
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6609
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    42.21 --||-- Mem Ch  0: Reads (MB/s):  3342.47 --|
|--            Writes(MB/s):    19.54 --||--            Writes(MB/s):  3170.15 --|
|-- Mem Ch  1: Reads (MB/s):    35.67 --||-- Mem Ch  1: Reads (MB/s):  3337.86 --|
|--            Writes(MB/s):    15.64 --||--            Writes(MB/s):  3166.13 --|
|-- Mem Ch  2: Reads (MB/s):    40.30 --||-- Mem Ch  2: Reads (MB/s):  3343.45 --|
|--            Writes(MB/s):    19.44 --||--            Writes(MB/s):  3170.42 --|
|-- Mem Ch  3: Reads (MB/s):    36.51 --||-- Mem Ch  3: Reads (MB/s):  3338.30 --|
|--            Writes(MB/s):    15.42 --||--            Writes(MB/s):  3166.20 --|
|-- NODE 0 Mem Read (MB/s) :   154.68 --||-- NODE 1 Mem Read (MB/s) : 13362.08 --|
|-- NODE 0 Mem Write(MB/s) :    70.05 --||-- NODE 1 Mem Write(MB/s) : 12672.90 --|
|-- NODE 0 P. Write (T/s):     124340 --||-- NODE 1 P. Write (T/s):     192133 --|
|-- NODE 0 Memory (MB/s):      224.73 --||-- NODE 1 Memory (MB/s):    26034.98 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      13516.76                --|
            |--                System Write Throughput(MB/s):      12742.95                --|
            |--               System Memory Throughput(MB/s):      26259.70                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 66de
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     920 K       512 K   637 K   594 K    197 M     0      72  
 1     504           0      30 M   253 M    252       0     694 K
-----------------------------------------------------------------------
 *     921 K       512 K    30 M   254 M    197 M     0     694 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.73        Core1: 35.50        
Core2: 28.86        Core3: 34.87        
Core4: 27.11        Core5: 34.72        
Core6: 26.50        Core7: 32.16        
Core8: 27.71        Core9: 21.64        
Core10: 27.86        Core11: 37.75        
Core12: 26.63        Core13: 31.91        
Core14: 26.76        Core15: 38.25        
Core16: 27.59        Core17: 39.06        
Core18: 31.51        Core19: 30.06        
Core20: 26.27        Core21: 36.59        
Core22: 27.40        Core23: 36.63        
Core24: 28.30        Core25: 42.42        
Core26: 27.80        Core27: 30.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.24
Socket1: 35.52
DDR read Latency(ns)
Socket0: 77719.31
Socket1: 805.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.36        Core1: 35.35        
Core2: 25.88        Core3: 34.85        
Core4: 30.75        Core5: 34.56        
Core6: 28.87        Core7: 33.56        
Core8: 30.36        Core9: 21.74        
Core10: 29.01        Core11: 37.74        
Core12: 30.17        Core13: 32.44        
Core14: 29.28        Core15: 38.31        
Core16: 26.60        Core17: 39.20        
Core18: 28.29        Core19: 29.74        
Core20: 27.54        Core21: 36.61        
Core22: 29.87        Core23: 36.88        
Core24: 28.15        Core25: 42.51        
Core26: 27.27        Core27: 29.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.32
Socket1: 35.56
DDR read Latency(ns)
Socket0: 79443.16
Socket1: 806.63
irq_total: 141292.115921077
cpu_total: 15.60
cpu_0: 0.73
cpu_1: 58.58
cpu_2: 0.13
cpu_3: 56.91
cpu_4: 0.07
cpu_5: 40.62
cpu_6: 0.07
cpu_7: 19.68
cpu_8: 0.13
cpu_9: 10.77
cpu_10: 0.07
cpu_11: 21.28
cpu_12: 0.07
cpu_13: 20.81
cpu_14: 0.07
cpu_15: 27.46
cpu_16: 0.07
cpu_17: 32.65
cpu_18: 0.07
cpu_19: 19.75
cpu_20: 0.07
cpu_21: 32.85
cpu_22: 0.07
cpu_23: 40.69
cpu_24: 0.07
cpu_25: 19.08
cpu_26: 0.13
cpu_27: 33.64
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 8002012
Total_tx_bytes_phy: 8002012
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12457029182
Total_rx_bytes_phy: 12457029182
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 114314
Total_tx_packets_phy: 114314
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12416535081
Total_rx_bytes: 12416535081
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 114309
Total_tx_packets: 114309
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 7544437
Total_tx_bytes: 7544437
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1381328
Total_rx_packets: 1381328
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1381352
Total_rx_packets_phy: 1381352


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.03        Core1: 35.67        
Core2: 22.54        Core3: 35.17        
Core4: 25.18        Core5: 34.88        
Core6: 20.11        Core7: 32.83        
Core8: 32.03        Core9: 22.07        
Core10: 30.21        Core11: 37.77        
Core12: 28.76        Core13: 34.79        
Core14: 29.58        Core15: 38.03        
Core16: 28.01        Core17: 39.26        
Core18: 31.24        Core19: 31.72        
Core20: 27.63        Core21: 36.94        
Core22: 28.60        Core23: 36.87        
Core24: 28.71        Core25: 42.26        
Core26: 29.63        Core27: 30.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.14
Socket1: 35.88
DDR read Latency(ns)
Socket0: 76622.79
Socket1: 806.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.92        Core1: 35.46        
Core2: 26.63        Core3: 34.92        
Core4: 28.45        Core5: 36.13        
Core6: 29.75        Core7: 34.44        
Core8: 29.17        Core9: 21.82        
Core10: 27.95        Core11: 37.74        
Core12: 29.44        Core13: 35.16        
Core14: 29.40        Core15: 37.94        
Core16: 27.18        Core17: 39.04        
Core18: 31.11        Core19: 31.06        
Core20: 28.21        Core21: 36.82        
Core22: 28.72        Core23: 37.10        
Core24: 29.47        Core25: 42.59        
Core26: 30.13        Core27: 29.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.94
Socket1: 35.96
DDR read Latency(ns)
Socket0: 81502.52
Socket1: 806.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.99        Core1: 35.49        
Core2: 29.85        Core3: 34.98        
Core4: 29.73        Core5: 34.90        
Core6: 29.92        Core7: 34.75        
Core8: 30.05        Core9: 21.63        
Core10: 28.48        Core11: 37.92        
Core12: 26.87        Core13: 33.82        
Core14: 28.32        Core15: 38.24        
Core16: 28.09        Core17: 39.26        
Core18: 29.10        Core19: 30.50        
Core20: 25.87        Core21: 36.80        
Core22: 29.96        Core23: 37.09        
Core24: 29.35        Core25: 42.61        
Core26: 29.01        Core27: 29.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.90
Socket1: 35.82
DDR read Latency(ns)
Socket0: 80370.56
Socket1: 805.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.86        Core1: 35.84        
Core2: 29.12        Core3: 35.35        
Core4: 27.51        Core5: 35.15        
Core6: 28.15        Core7: 32.84        
Core8: 30.16        Core9: 21.78        
Core10: 29.12        Core11: 37.99        
Core12: 27.25        Core13: 33.45        
Core14: 30.63        Core15: 38.23        
Core16: 28.73        Core17: 39.17        
Core18: 30.11        Core19: 32.15        
Core20: 28.94        Core21: 37.12        
Core22: 30.30        Core23: 36.95        
Core24: 27.79        Core25: 42.49        
Core26: 30.06        Core27: 33.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.97
Socket1: 36.15
DDR read Latency(ns)
Socket0: 81323.62
Socket1: 803.82
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 26749
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410765390; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410769186; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205445334; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205445334; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205450605; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205450605; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205454832; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205454832; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205458952; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205458952; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004592555; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4297338; Consumed Joules: 262.29; Watts: 43.69; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2323329; Consumed DRAM Joules: 35.55; DRAM Watts: 5.92
S1P0; QPIClocks: 14410930922; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410934130; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205535123; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205535123; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205538416; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205538416; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205541748; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205541748; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205545037; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205545037; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004638442; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5577664; Consumed Joules: 340.43; Watts: 56.70; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 4537846; Consumed DRAM Joules: 69.43; DRAM Watts: 11.56
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6954
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     216 K    765 K    0.72    0.08    0.01    0.02     9576        0        5     69
   1    1     0.28   0.38   0.74    1.20     142 M    166 M    0.14    0.14    0.05    0.06      392       25       10     59
   2    0     0.00   0.40   0.00    0.60    8061       42 K    0.81    0.11    0.00    0.02      448        0        0     68
   3    1     0.23   0.32   0.72    1.20     142 M    167 M    0.15    0.15    0.06    0.07      112       30       10     59
   4    0     0.00   0.34   0.00    0.60    5571       31 K    0.82    0.13    0.00    0.02     2240        0        0     70
   5    1     0.11   0.33   0.35    0.82     103 M    114 M    0.10    0.18    0.09    0.10     8344    11721       88     61
   6    0     0.00   0.32   0.00    0.60    3623       29 K    0.88    0.12    0.00    0.02      504        0        0     68
   7    1     0.06   0.42   0.14    0.60      38 M     42 M    0.12    0.24    0.06    0.07     2800     5459       35     60
   8    0     0.00   0.38   0.00    0.60    7498       40 K    0.81    0.16    0.00    0.02      224        0        0     68
   9    1     0.10   0.95   0.11    0.60    2289 K   5110 K    0.55    0.37    0.00    0.01      448       40       34     60
  10    0     0.00   0.41   0.00    0.60    7274       43 K    0.83    0.21    0.00    0.01      168        0        0     67
  11    1     0.07   0.43   0.16    0.60      39 M     44 M    0.12    0.18    0.06    0.06      224       16       18     60
  12    0     0.00   0.38   0.00    0.60    6255       47 K    0.87    0.19    0.00    0.02      448        0        0     69
  13    1     0.10   0.54   0.18    0.60      35 M     42 M    0.17    0.23    0.04    0.04     1680     2640       21     60
  14    0     0.00   0.33   0.00    0.60    5839       36 K    0.84    0.17    0.00    0.02      560        0        0     69
  15    1     0.04   0.23   0.18    0.60      70 M     77 M    0.08    0.14    0.17    0.18     4872     7225       14     59
  16    0     0.00   0.33   0.00    0.60    3457       30 K    0.89    0.16    0.00    0.02      280        1        0     69
  17    1     0.08   0.34   0.23    0.65      77 M     86 M    0.11    0.13    0.10    0.11     2072     5157       13     60
  18    0     0.00   0.34   0.00    0.60    7527       36 K    0.80    0.13    0.00    0.02     1736        0        0     69
  19    1     0.10   0.57   0.18    0.61      34 M     41 M    0.16    0.29    0.03    0.04     3024     4998        9     61
  20    0     0.00   0.35   0.00    0.60    4251       39 K    0.89    0.11    0.00    0.02      336        0        0     70
  21    1     0.10   0.46   0.21    0.63      49 M     58 M    0.14    0.23    0.05    0.06     3136     7410       11     61
  22    0     0.00   0.33   0.00    0.60    7158       38 K    0.81    0.13    0.00    0.02     1344        1        0     70
  23    1     0.19   0.56   0.34    0.80      76 M     88 M    0.13    0.15    0.04    0.05     3920     5494      116     62
  24    0     0.00   0.35   0.00    0.60    6623       38 K    0.83    0.11    0.00    0.02      392        0        0     70
  25    1     0.03   0.21   0.13    0.60      40 M     45 M    0.13    0.13    0.14    0.16      224        7       25     61
  26    0     0.00   0.34   0.00    0.60    6799       33 K    0.80    0.12    0.00    0.02     2128        0        0     69
  27    1     0.24   0.86   0.28    0.73      38 M     50 M    0.22    0.21    0.02    0.02     2464     2591       10     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.60     296 K   1254 K    0.76    0.11    0.00    0.02    20384        2        3     61
 SKT    1     0.12   0.44   0.28    0.80     892 M   1032 M    0.14    0.17    0.05    0.06    33712    52813      414     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.44   0.14    0.80     892 M   1033 M    0.14    0.17    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   39 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 17.68 %

 C1 core residency: 32.42 %; C3 core residency: 1.68 %; C6 core residency: 48.22 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.44 => corresponds to 10.93 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.54 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       46 G     46 G   |   48%    48%   
 SKT    1       11 G     11 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  117 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.80     0.37     220.76      29.83         133.44
 SKT   1    67.27    63.52     286.74      58.09         118.32
---------------------------------------------------------------------------------------------------------------
       *    68.07    63.89     507.50      87.92         117.88
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6a38
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    41.57 --||-- Mem Ch  0: Reads (MB/s):  3211.68 --|
|--            Writes(MB/s):    20.24 --||--            Writes(MB/s):  3141.88 --|
|-- Mem Ch  1: Reads (MB/s):    35.58 --||-- Mem Ch  1: Reads (MB/s):  3207.50 --|
|--            Writes(MB/s):    16.37 --||--            Writes(MB/s):  3138.42 --|
|-- Mem Ch  2: Reads (MB/s):    40.34 --||-- Mem Ch  2: Reads (MB/s):  3213.51 --|
|--            Writes(MB/s):    20.27 --||--            Writes(MB/s):  3142.07 --|
|-- Mem Ch  3: Reads (MB/s):    35.68 --||-- Mem Ch  3: Reads (MB/s):  3209.97 --|
|--            Writes(MB/s):    16.18 --||--            Writes(MB/s):  3138.19 --|
|-- NODE 0 Mem Read (MB/s) :   153.16 --||-- NODE 1 Mem Read (MB/s) : 12842.65 --|
|-- NODE 0 Mem Write(MB/s) :    73.07 --||-- NODE 1 Mem Write(MB/s) : 12560.57 --|
|-- NODE 0 P. Write (T/s):     124343 --||-- NODE 1 P. Write (T/s):     171680 --|
|-- NODE 0 Memory (MB/s):      226.23 --||-- NODE 1 Memory (MB/s):    25403.22 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      12995.82                --|
            |--                System Write Throughput(MB/s):      12633.64                --|
            |--               System Memory Throughput(MB/s):      25629.45                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6b0d
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     878 K       890 K  1079 K   449 K    196 M     0       0  
 1       0          12      42 M   251 M    252      36    1108 K
-----------------------------------------------------------------------
 *     878 K       890 K    43 M   251 M    196 M    36    1108 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.56        Core1: 31.52        
Core2: 28.51        Core3: 28.12        
Core4: 27.81        Core5: 33.17        
Core6: 28.33        Core7: 35.85        
Core8: 30.27        Core9: 23.25        
Core10: 25.15        Core11: 35.90        
Core12: 27.96        Core13: 31.49        
Core14: 29.36        Core15: 34.70        
Core16: 25.66        Core17: 29.87        
Core18: 31.04        Core19: 31.25        
Core20: 28.29        Core21: 36.51        
Core22: 27.85        Core23: 38.13        
Core24: 29.06        Core25: 32.78        
Core26: 31.77        Core27: 31.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.11
Socket1: 32.08
DDR read Latency(ns)
Socket0: 77513.08
Socket1: 877.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.15        Core1: 32.28        
Core2: 26.93        Core3: 28.13        
Core4: 29.78        Core5: 33.07        
Core6: 29.58        Core7: 35.93        
Core8: 30.11        Core9: 23.68        
Core10: 29.25        Core11: 36.04        
Core12: 26.81        Core13: 31.98        
Core14: 28.61        Core15: 34.69        
Core16: 27.56        Core17: 31.03        
Core18: 31.09        Core19: 30.61        
Core20: 27.27        Core21: 36.32        
Core22: 28.27        Core23: 37.59        
Core24: 29.71        Core25: 32.24        
Core26: 30.96        Core27: 32.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.99
Socket1: 32.18
DDR read Latency(ns)
Socket0: 78636.24
Socket1: 879.05
irq_total: 211963.602716159
cpu_total: 15.49
cpu_0: 0.73
cpu_1: 50.93
cpu_2: 0.07
cpu_3: 57.11
cpu_4: 0.07
cpu_5: 48.27
cpu_6: 0.07
cpu_7: 23.07
cpu_8: 0.07
cpu_9: 4.19
cpu_10: 0.07
cpu_11: 33.18
cpu_12: 0.07
cpu_13: 26.60
cpu_14: 0.13
cpu_15: 28.46
cpu_16: 0.07
cpu_17: 19.35
cpu_18: 0.00
cpu_19: 36.97
cpu_20: 0.07
cpu_21: 26.13
cpu_22: 0.07
cpu_23: 14.03
cpu_24: 0.07
cpu_25: 30.45
cpu_26: 0.13
cpu_27: 33.44
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 139984
Total_tx_packets: 139984
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 9798733
Total_tx_bytes_phy: 9798733
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12391725128
Total_rx_bytes: 12391725128
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 9238965
Total_tx_bytes: 9238965
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 139981
Total_tx_packets_phy: 139981
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12453615972
Total_rx_bytes_phy: 12453615972
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1380959
Total_rx_packets: 1380959
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1380973
Total_rx_packets_phy: 1380973


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.71        Core1: 31.55        
Core2: 23.34        Core3: 27.92        
Core4: 29.38        Core5: 32.86        
Core6: 28.88        Core7: 36.13        
Core8: 23.85        Core9: 23.02        
Core10: 30.07        Core11: 36.27        
Core12: 22.59        Core13: 31.65        
Core14: 25.65        Core15: 33.85        
Core16: 22.27        Core17: 31.81        
Core18: 29.15        Core19: 30.52        
Core20: 26.98        Core21: 35.80        
Core22: 28.92        Core23: 37.75        
Core24: 29.40        Core25: 32.68        
Core26: 29.48        Core27: 32.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.21
Socket1: 32.05
DDR read Latency(ns)
Socket0: 71142.64
Socket1: 873.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.23        Core1: 32.36        
Core2: 27.09        Core3: 27.21        
Core4: 29.50        Core5: 33.04        
Core6: 29.01        Core7: 36.91        
Core8: 28.33        Core9: 23.42        
Core10: 30.26        Core11: 34.79        
Core12: 28.13        Core13: 33.21        
Core14: 28.65        Core15: 34.12        
Core16: 25.19        Core17: 30.46        
Core18: 29.62        Core19: 30.12        
Core20: 27.50        Core21: 34.64        
Core22: 29.16        Core23: 38.71        
Core24: 27.46        Core25: 32.47        
Core26: 30.19        Core27: 31.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.84
Socket1: 32.09
DDR read Latency(ns)
Socket0: 74745.51
Socket1: 867.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.71        Core1: 32.51        
Core2: 26.85        Core3: 27.25        
Core4: 30.03        Core5: 32.96        
Core6: 28.28        Core7: 36.55        
Core8: 31.15        Core9: 23.38        
Core10: 28.81        Core11: 34.68        
Core12: 28.25        Core13: 34.24        
Core14: 28.59        Core15: 34.40        
Core16: 25.95        Core17: 30.45        
Core18: 31.45        Core19: 30.07        
Core20: 27.55        Core21: 35.17        
Core22: 29.17        Core23: 38.53        
Core24: 28.93        Core25: 33.74        
Core26: 30.31        Core27: 31.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.75
Socket1: 32.20
DDR read Latency(ns)
Socket0: 75938.92
Socket1: 871.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.55        Core1: 33.15        
Core2: 28.81        Core3: 27.34        
Core4: 30.12        Core5: 32.98        
Core6: 29.95        Core7: 38.14        
Core8: 28.47        Core9: 23.62        
Core10: 28.32        Core11: 35.27        
Core12: 27.74        Core13: 35.94        
Core14: 28.80        Core15: 35.24        
Core16: 28.08        Core17: 30.97        
Core18: 30.87        Core19: 31.30        
Core20: 27.62        Core21: 37.41        
Core22: 30.24        Core23: 38.80        
Core24: 29.71        Core25: 34.76        
Core26: 29.06        Core27: 32.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.80
Socket1: 32.91
DDR read Latency(ns)
Socket0: 77850.93
Socket1: 863.01
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 27821
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410795394; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410786582; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205467271; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205467271; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205467258; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205467258; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205472014; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205472014; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205475778; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205475778; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004599037; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4297601; Consumed Joules: 262.30; Watts: 43.69; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2327139; Consumed DRAM Joules: 35.61; DRAM Watts: 5.93
S1P0; QPIClocks: 14410894542; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410896650; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205530434; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205530434; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205530353; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205530353; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205530454; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205530454; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205530505; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205530505; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004618827; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5696067; Consumed Joules: 347.66; Watts: 57.90; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4594108; Consumed DRAM Joules: 70.29; DRAM Watts: 11.71
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6d80
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.46   0.01    0.60     208 K    742 K    0.72    0.08    0.01    0.02     7616        1        1     70
   1    1     0.13   0.26   0.51    1.01     122 M    141 M    0.14    0.18    0.09    0.11     5208    12565       90     60
   2    0     0.00   0.31   0.00    0.60      46 K     83 K    0.45    0.24    0.02    0.03     3304        3        3     68
   3    1     0.27   0.40   0.68    1.20     110 M    135 M    0.18    0.19    0.04    0.05     6944    14887       25     59
   4    0     0.00   0.32   0.00    0.60    5994       28 K    0.79    0.11    0.00    0.02      224        0        0     69
   5    1     0.10   0.24   0.42    0.89     116 M    131 M    0.12    0.19    0.12    0.13     7000    14765       12     60
   6    0     0.00   0.34   0.00    0.60    7218       34 K    0.79    0.13    0.00    0.02      728        1        0     69
   7    1     0.15   0.39   0.39    0.86      89 M    105 M    0.16    0.17    0.06    0.07     1568     3271      106     60
   8    0     0.00   0.61   0.00    0.60      16 K     53 K    0.69    0.18    0.00    0.01     1064        0        1     67
   9    1     0.04   0.65   0.06    0.60     882 K   1883 K    0.53    0.14    0.00    0.01       56       60       36     60
  10    0     0.00   0.55   0.00    0.60      26 K     60 K    0.55    0.18    0.01    0.01     1680        1        1     67
  11    1     0.07   0.41   0.18    0.60      48 M     55 M    0.12    0.19    0.07    0.08      112       11       13     60
  12    0     0.00   0.31   0.00    0.60    3763       31 K    0.88    0.18    0.00    0.02      280        0        1     69
  13    1     0.10   0.53   0.20    0.62      45 M     51 M    0.12    0.27    0.04    0.05     2800     6374       18     60
  14    0     0.00   0.35   0.00    0.60    6933       33 K    0.79    0.20    0.00    0.02      336        0        0     69
  15    1     0.28   0.76   0.37    0.84      49 M     64 M    0.23    0.21    0.02    0.02     1064     3458       21     59
  16    0     0.00   0.33   0.00    0.60    7074       29 K    0.76    0.18    0.00    0.02      224        0        0     69
  17    1     0.11   0.53   0.20    0.62      45 M     53 M    0.15    0.29    0.04    0.05     2688     7889       10     59
  18    0     0.00   0.36   0.00    0.60    8244       33 K    0.75    0.13    0.00    0.02      896        0        1     69
  19    1     0.20   0.64   0.31    0.77      45 M     58 M    0.22    0.27    0.02    0.03     2856     7860       27     61
  20    0     0.00   0.30   0.00    0.60    2507       29 K    0.91    0.13    0.00    0.02      224        0        0     70
  21    1     0.06   0.38   0.16    0.60      46 M     53 M    0.12    0.20    0.08    0.09      896     3428       27     62
  22    0     0.00   0.31   0.00    0.60    8381       36 K    0.77    0.12    0.00    0.02      336        0        0     70
  23    1     0.06   0.38   0.17    0.60      48 M     54 M    0.12    0.20    0.08    0.09      280        5       54     62
  24    0     0.00   0.30   0.00    0.60    7043       32 K    0.78    0.11    0.00    0.02      728        0        0     70
  25    1     0.11   0.49   0.22    0.64      44 M     53 M    0.16    0.24    0.04    0.05     2240     7112       18     61
  26    0     0.00   0.33   0.00    0.60    6716       31 K    0.78    0.11    0.00    0.02     1568        0        0     69
  27    1     0.09   0.50   0.19    0.60      50 M     56 M    0.12    0.17    0.05    0.06      560       79       30     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     362 K   1259 K    0.71    0.12    0.01    0.02    19208        6        7     61
 SKT    1     0.13   0.44   0.29    0.80     864 M   1018 M    0.15    0.20    0.05    0.06    34272    81764      487     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.44   0.14    0.80     864 M   1019 M    0.15    0.20    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   40 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 18.18 %

 C1 core residency: 33.06 %; C3 core residency: 0.02 %; C6 core residency: 48.74 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.44 => corresponds to 10.97 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.59 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       46 G     46 G   |   47%    47%   
 SKT    1       11 G     11 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  114 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.79     0.39     219.03      29.71         136.61
 SKT   1    64.89    62.97     287.39      58.77         116.37
---------------------------------------------------------------------------------------------------------------
       *    65.67    63.36     506.42      88.48         116.35
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6e66
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    36.86 --||-- Mem Ch  0: Reads (MB/s):  3159.99 --|
|--            Writes(MB/s):    15.50 --||--            Writes(MB/s):  3136.03 --|
|-- Mem Ch  1: Reads (MB/s):    29.57 --||-- Mem Ch  1: Reads (MB/s):  3155.52 --|
|--            Writes(MB/s):    11.51 --||--            Writes(MB/s):  3132.19 --|
|-- Mem Ch  2: Reads (MB/s):    35.11 --||-- Mem Ch  2: Reads (MB/s):  3162.04 --|
|--            Writes(MB/s):    15.39 --||--            Writes(MB/s):  3135.91 --|
|-- Mem Ch  3: Reads (MB/s):    30.76 --||-- Mem Ch  3: Reads (MB/s):  3159.52 --|
|--            Writes(MB/s):    11.55 --||--            Writes(MB/s):  3132.75 --|
|-- NODE 0 Mem Read (MB/s) :   132.29 --||-- NODE 1 Mem Read (MB/s) : 12637.07 --|
|-- NODE 0 Mem Write(MB/s) :    53.96 --||-- NODE 1 Mem Write(MB/s) : 12536.89 --|
|-- NODE 0 P. Write (T/s):     124346 --||-- NODE 1 P. Write (T/s):     166477 --|
|-- NODE 0 Memory (MB/s):      186.25 --||-- NODE 1 Memory (MB/s):    25173.95 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      12769.36                --|
            |--                System Write Throughput(MB/s):      12590.84                --|
            |--               System Memory Throughput(MB/s):      25360.20                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6f3b
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     696 K      1009 K   741 K   377 K    196 M     0       0  
 1       0           0      35 M   241 M    504       0     757 K
-----------------------------------------------------------------------
 *     696 K      1009 K    36 M   241 M    196 M     0     757 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.39        Core1: 32.74        
Core2: 31.14        Core3: 35.86        
Core4: 28.92        Core5: 34.80        
Core6: 30.31        Core7: 33.84        
Core8: 27.85        Core9: 25.23        
Core10: 30.02        Core11: 32.76        
Core12: 28.92        Core13: 29.20        
Core14: 30.58        Core15: 37.47        
Core16: 30.98        Core17: 33.91        
Core18: 29.80        Core19: 32.72        
Core20: 28.65        Core21: 30.75        
Core22: 30.95        Core23: 38.09        
Core24: 29.41        Core25: 33.38        
Core26: 30.46        Core27: 33.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.17
Socket1: 33.81
DDR read Latency(ns)
Socket0: 105388.15
Socket1: 889.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.26        Core1: 32.57        
Core2: 30.95        Core3: 35.63        
Core4: 29.98        Core5: 34.59        
Core6: 28.34        Core7: 33.16        
Core8: 28.85        Core9: 25.20        
Core10: 31.29        Core11: 31.91        
Core12: 31.24        Core13: 28.70        
Core14: 28.00        Core15: 37.44        
Core16: 29.95        Core17: 33.94        
Core18: 28.82        Core19: 32.27        
Core20: 29.70        Core21: 30.51        
Core22: 31.64        Core23: 38.40        
Core24: 32.75        Core25: 32.34        
Core26: 31.64        Core27: 31.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.85
Socket1: 33.36
DDR read Latency(ns)
Socket0: 103235.30
Socket1: 889.91
irq_total: 202526.084511
cpu_total: 15.28
cpu_0: 0.86
cpu_1: 40.29
cpu_2: 0.00
cpu_3: 36.97
cpu_4: 0.00
cpu_5: 48.80
cpu_6: 0.07
cpu_7: 42.02
cpu_8: 0.07
cpu_9: 3.52
cpu_10: 0.13
cpu_11: 20.08
cpu_12: 0.07
cpu_13: 27.33
cpu_14: 0.13
cpu_15: 27.19
cpu_16: 0.07
cpu_17: 40.23
cpu_18: 0.07
cpu_19: 34.31
cpu_20: 0.00
cpu_21: 27.73
cpu_22: 0.00
cpu_23: 15.43
cpu_24: 0.07
cpu_25: 40.82
cpu_26: 0.07
cpu_27: 21.48
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1382444
Total_rx_packets_phy: 1382444
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 9379490
Total_tx_bytes_phy: 9379490
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12395530953
Total_rx_bytes: 12395530953
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12466881899
Total_rx_bytes_phy: 12466881899
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1382443
Total_rx_packets: 1382443
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 133992
Total_tx_packets_phy: 133992
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 8843201
Total_tx_bytes: 8843201
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 133987
Total_tx_packets: 133987


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.95        Core1: 32.61        
Core2: 31.46        Core3: 35.76        
Core4: 30.65        Core5: 34.66        
Core6: 27.81        Core7: 33.23        
Core8: 31.13        Core9: 25.30        
Core10: 21.40        Core11: 32.17        
Core12: 20.04        Core13: 28.96        
Core14: 16.24        Core15: 37.48        
Core16: 20.92        Core17: 33.92        
Core18: 29.93        Core19: 32.00        
Core20: 28.01        Core21: 30.29        
Core22: 31.96        Core23: 38.40        
Core24: 34.01        Core25: 32.45        
Core26: 31.35        Core27: 31.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.80
Socket1: 33.39
DDR read Latency(ns)
Socket0: 99138.96
Socket1: 889.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.89        Core1: 32.50        
Core2: 31.27        Core3: 35.66        
Core4: 31.08        Core5: 32.92        
Core6: 28.97        Core7: 33.32        
Core8: 30.64        Core9: 24.62        
Core10: 29.20        Core11: 32.25        
Core12: 29.23        Core13: 28.16        
Core14: 27.38        Core15: 37.82        
Core16: 30.24        Core17: 33.76        
Core18: 31.46        Core19: 32.19        
Core20: 27.99        Core21: 30.55        
Core22: 32.79        Core23: 37.22        
Core24: 31.61        Core25: 32.36        
Core26: 32.63        Core27: 31.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.07
Socket1: 33.18
DDR read Latency(ns)
Socket0: 90066.78
Socket1: 875.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.64        Core1: 32.61        
Core2: 30.76        Core3: 36.09        
Core4: 31.04        Core5: 32.77        
Core6: 30.51        Core7: 33.56        
Core8: 28.75        Core9: 25.17        
Core10: 30.83        Core11: 33.20        
Core12: 27.89        Core13: 28.53        
Core14: 28.99        Core15: 37.95        
Core16: 28.31        Core17: 33.75        
Core18: 31.92        Core19: 32.56        
Core20: 27.84        Core21: 30.99        
Core22: 31.58        Core23: 36.97        
Core24: 30.25        Core25: 31.80        
Core26: 30.84        Core27: 32.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.76
Socket1: 33.32
DDR read Latency(ns)
Socket0: 91136.25
Socket1: 874.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.60        Core1: 32.41        
Core2: 28.17        Core3: 36.43        
Core4: 31.52        Core5: 32.80        
Core6: 27.20        Core7: 33.97        
Core8: 28.57        Core9: 25.64        
Core10: 28.67        Core11: 34.03        
Core12: 28.08        Core13: 28.32        
Core14: 28.57        Core15: 38.06        
Core16: 28.89        Core17: 33.91        
Core18: 30.62        Core19: 32.98        
Core20: 27.31        Core21: 31.03        
Core22: 31.72        Core23: 37.11        
Core24: 28.94        Core25: 32.71        
Core26: 29.35        Core27: 33.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.36
Socket1: 33.58
DDR read Latency(ns)
Socket0: 91324.65
Socket1: 874.74
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28892
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409645294; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409648674; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204901307; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204901307; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204903693; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204903693; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204901395; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204901395; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204903883; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204903883; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004104902; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4301430; Consumed Joules: 262.54; Watts: 43.73; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2315542; Consumed DRAM Joules: 35.43; DRAM Watts: 5.90
S1P0; QPIClocks: 14409687238; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409689454; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204928683; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204928683; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204928795; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204928795; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204928483; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204928483; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204928531; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204928531; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004116024; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5548508; Consumed Joules: 338.65; Watts: 56.40; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4611856; Consumed DRAM Joules: 70.56; DRAM Watts: 11.75
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 71af
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     201 K    672 K    0.70    0.08    0.01    0.02     8008        0        1     69
   1    1     0.13   0.29   0.44    0.92      99 M    116 M    0.14    0.20    0.08    0.09     7056    11973       82     61
   2    0     0.00   0.30   0.00    0.60    3287       28 K    0.88    0.12    0.00    0.02     1624        0        0     69
   3    1     0.11   0.44   0.25    0.69      66 M     77 M    0.14    0.19    0.06    0.07     1624     3760       14     60
   4    0     0.00   0.32   0.00    0.60    5483       24 K    0.78    0.11    0.00    0.02       56        0        0     70
   5    1     0.27   0.36   0.75    1.20     148 M    174 M    0.15    0.14    0.05    0.06     5376    10837      441     60
   6    0     0.00   0.31   0.00    0.60    2751       24 K    0.89    0.11    0.00    0.02      784        0        0     69
   7    1     0.12   0.30   0.40    0.87     104 M    121 M    0.14    0.17    0.09    0.10     3528    11339       80     60
   8    0     0.00   0.32   0.00    0.60    6447       27 K    0.77    0.12    0.00    0.02      336        0        0     68
   9    1     0.03   0.64   0.05    0.60     783 K   1654 K    0.53    0.14    0.00    0.01      112       50       20     60
  10    0     0.00   0.64   0.00    0.60      40 K     71 K    0.43    0.19    0.01    0.01     2128        1        3     68
  11    1     0.07   0.37   0.19    0.60      55 M     61 M    0.11    0.21    0.08    0.09     2912     8248       11     59
  12    0     0.00   0.34   0.00    0.60    3841       30 K    0.88    0.18    0.00    0.02     1120        0        0     69
  13    1     0.15   0.63   0.24    0.66      29 M     38 M    0.24    0.35    0.02    0.03     1344     3560       24     60
  14    0     0.00   0.31   0.00    0.60    4721       22 K    0.79    0.16    0.00    0.02      896        0        0     69
  15    1     0.07   0.36   0.18    0.60      60 M     67 M    0.11    0.16    0.09    0.10      336       26       12     59
  16    0     0.00   0.31   0.00    0.61    5893       25 K    0.77    0.18    0.00    0.02      336        0        0     69
  17    1     0.11   0.32   0.35    0.82     103 M    117 M    0.12    0.16    0.09    0.11     4760    12254       19     60
  18    0     0.00   0.32   0.00    0.60    6430       27 K    0.77    0.12    0.00    0.02      168        0        0     69
  19    1     0.17   0.74   0.23    0.65      38 M     48 M    0.19    0.27    0.02    0.03      840     4346        6     61
  20    0     0.00   0.29   0.00    0.60    2837       24 K    0.88    0.10    0.00    0.02      392        0        0     70
  21    1     0.15   0.69   0.22    0.64      29 M     38 M    0.22    0.31    0.02    0.03     1456     3464       23     61
  22    0     0.00   0.31   0.00    0.60    6150       28 K    0.78    0.11    0.00    0.02      112        0        0     70
  23    1     0.05   0.43   0.11    0.60      28 M     32 M    0.12    0.22    0.06    0.07      784     2503       28     62
  24    0     0.00   0.31   0.00    0.60    5419       26 K    0.80    0.10    0.00    0.02     1624        0        0     70
  25    1     0.12   0.47   0.26    0.70      53 M     64 M    0.16    0.26    0.04    0.05     2632     8463       14     61
  26    0     0.00   0.32   0.00    0.60    6994       29 K    0.76    0.10    0.00    0.02     2072        0        0     69
  27    1     0.08   0.48   0.17    0.60      36 M     42 M    0.13    0.29    0.05    0.05     1848     4985       23     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.60     302 K   1064 K    0.72    0.10    0.01    0.02    19656        1        4     61
 SKT    1     0.12   0.42   0.27    0.78     856 M   1003 M    0.15    0.20    0.05    0.06    34608    85808      797     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.42   0.14    0.78     856 M   1004 M    0.15    0.20    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   38 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 17.69 %

 C1 core residency: 32.68 %; C3 core residency: 0.11 %; C6 core residency: 49.53 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.42 => corresponds to 10.57 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.45 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       45 G     45 G   |   47%    47%   
 SKT    1       10 G     10 G   |   10%    10%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  111 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.67     0.29     220.05      29.71         134.83
 SKT   1    64.20    62.87     284.11      59.08         112.66
---------------------------------------------------------------------------------------------------------------
       *    64.87    63.16     504.16      88.79         112.43
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7292
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    43.89 --||-- Mem Ch  0: Reads (MB/s):  3178.39 --|
|--            Writes(MB/s):    17.40 --||--            Writes(MB/s):  3149.94 --|
|-- Mem Ch  1: Reads (MB/s):    35.65 --||-- Mem Ch  1: Reads (MB/s):  3175.34 --|
|--            Writes(MB/s):    13.52 --||--            Writes(MB/s):  3145.87 --|
|-- Mem Ch  2: Reads (MB/s):    41.95 --||-- Mem Ch  2: Reads (MB/s):  3182.48 --|
|--            Writes(MB/s):    17.48 --||--            Writes(MB/s):  3149.66 --|
|-- Mem Ch  3: Reads (MB/s):    37.60 --||-- Mem Ch  3: Reads (MB/s):  3179.32 --|
|--            Writes(MB/s):    13.57 --||--            Writes(MB/s):  3145.94 --|
|-- NODE 0 Mem Read (MB/s) :   159.09 --||-- NODE 1 Mem Read (MB/s) : 12715.54 --|
|-- NODE 0 Mem Write(MB/s) :    61.97 --||-- NODE 1 Mem Write(MB/s) : 12591.41 --|
|-- NODE 0 P. Write (T/s):     124330 --||-- NODE 1 P. Write (T/s):     169587 --|
|-- NODE 0 Memory (MB/s):      221.06 --||-- NODE 1 Memory (MB/s):    25306.95 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      12874.63                --|
            |--                System Write Throughput(MB/s):      12653.38                --|
            |--               System Memory Throughput(MB/s):      25528.01                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7368
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     921 K       909 K   653 K   381 K    196 M     0      36  
 1       0          12      47 M   255 M    252       0    1008 K
-----------------------------------------------------------------------
 *     921 K       909 K    47 M   255 M    196 M     0    1008 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.57        Core1: 33.59        
Core2: 26.67        Core3: 30.57        
Core4: 29.76        Core5: 30.40        
Core6: 27.49        Core7: 28.78        
Core8: 33.85        Core9: 24.59        
Core10: 28.47        Core11: 31.42        
Core12: 26.74        Core13: 28.54        
Core14: 28.93        Core15: 30.15        
Core16: 29.09        Core17: 35.96        
Core18: 30.28        Core19: 34.72        
Core20: 29.39        Core21: 38.08        
Core22: 29.79        Core23: 31.63        
Core24: 30.57        Core25: 32.45        
Core26: 35.83        Core27: 34.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.13
Socket1: 32.09
DDR read Latency(ns)
Socket0: 85616.28
Socket1: 867.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.67        Core1: 34.48        
Core2: 26.46        Core3: 30.37        
Core4: 30.96        Core5: 30.55        
Core6: 28.96        Core7: 28.70        
Core8: 30.24        Core9: 25.54        
Core10: 28.10        Core11: 32.02        
Core12: 28.78        Core13: 28.51        
Core14: 29.23        Core15: 29.09        
Core16: 27.94        Core17: 35.86        
Core18: 30.17        Core19: 35.21        
Core20: 30.17        Core21: 38.05        
Core22: 31.43        Core23: 31.73        
Core24: 28.90        Core25: 32.28        
Core26: 31.86        Core27: 34.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.16
Socket1: 32.15
DDR read Latency(ns)
Socket0: 88149.48
Socket1: 868.34
irq_total: 239042.770606495
cpu_total: 16.81
cpu_0: 0.73
cpu_1: 39.49
cpu_2: 0.07
cpu_3: 45.68
cpu_4: 0.07
cpu_5: 48.54
cpu_6: 0.07
cpu_7: 59.64
cpu_8: 0.07
cpu_9: 3.66
cpu_10: 0.07
cpu_11: 27.73
cpu_12: 0.13
cpu_13: 31.25
cpu_14: 0.07
cpu_15: 31.52
cpu_16: 0.07
cpu_17: 28.52
cpu_18: 0.07
cpu_19: 33.05
cpu_20: 0.07
cpu_21: 25.47
cpu_22: 0.07
cpu_23: 28.92
cpu_24: 0.07
cpu_25: 26.00
cpu_26: 0.13
cpu_27: 39.63
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 176471
Total_tx_packets_phy: 176471
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 176466
Total_tx_packets: 176466
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1382024
Total_rx_packets_phy: 1382024
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12403045866
Total_rx_bytes: 12403045866
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 12352993
Total_tx_bytes_phy: 12352993
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1382015
Total_rx_packets: 1382015
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 11646806
Total_tx_bytes: 11646806
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12463092216
Total_rx_bytes_phy: 12463092216


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.05        Core1: 34.01        
Core2: 30.12        Core3: 31.02        
Core4: 25.86        Core5: 30.88        
Core6: 21.08        Core7: 28.59        
Core8: 22.18        Core9: 24.77        
Core10: 22.17        Core11: 31.29        
Core12: 25.60        Core13: 28.72        
Core14: 22.94        Core15: 29.55        
Core16: 28.88        Core17: 35.84        
Core18: 30.23        Core19: 35.42        
Core20: 29.29        Core21: 38.00        
Core22: 30.17        Core23: 31.75        
Core24: 30.59        Core25: 31.79        
Core26: 31.82        Core27: 34.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.33
Socket1: 32.17
DDR read Latency(ns)
Socket0: 83537.99
Socket1: 867.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.92        Core1: 34.05        
Core2: 28.57        Core3: 30.92        
Core4: 29.34        Core5: 31.08        
Core6: 30.48        Core7: 28.56        
Core8: 31.52        Core9: 25.14        
Core10: 31.35        Core11: 32.03        
Core12: 28.44        Core13: 28.74        
Core14: 28.25        Core15: 28.69        
Core16: 28.21        Core17: 35.89        
Core18: 29.19        Core19: 35.60        
Core20: 28.75        Core21: 38.42        
Core22: 31.83        Core23: 31.41        
Core24: 31.23        Core25: 32.07        
Core26: 31.36        Core27: 34.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.88
Socket1: 32.22
DDR read Latency(ns)
Socket0: 88318.87
Socket1: 869.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.19        Core1: 33.90        
Core2: 27.95        Core3: 30.80        
Core4: 30.55        Core5: 31.27        
Core6: 28.34        Core7: 28.69        
Core8: 30.40        Core9: 25.04        
Core10: 28.61        Core11: 31.83        
Core12: 28.12        Core13: 29.47        
Core14: 29.52        Core15: 29.48        
Core16: 28.27        Core17: 36.09        
Core18: 29.99        Core19: 35.55        
Core20: 30.53        Core21: 38.39        
Core22: 30.48        Core23: 32.25        
Core24: 30.82        Core25: 31.94        
Core26: 30.74        Core27: 34.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.94
Socket1: 32.34
DDR read Latency(ns)
Socket0: 88699.64
Socket1: 868.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.81        Core1: 34.86        
Core2: 28.61        Core3: 31.39        
Core4: 32.18        Core5: 31.10        
Core6: 30.83        Core7: 28.64        
Core8: 30.98        Core9: 25.53        
Core10: 29.55        Core11: 32.08        
Core12: 29.72        Core13: 29.20        
Core14: 28.88        Core15: 29.72        
Core16: 28.39        Core17: 35.90        
Core18: 29.76        Core19: 35.61        
Core20: 31.38        Core21: 38.33        
Core22: 31.15        Core23: 31.61        
Core24: 32.12        Core25: 31.64        
Core26: 30.62        Core27: 34.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.58
Socket1: 32.49
DDR read Latency(ns)
Socket0: 88226.34
Socket1: 867.96
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 29959
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409569698; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409573662; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204847385; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204847385; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204852210; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204852210; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204856896; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204856896; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204861575; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204861575; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004089448; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4290662; Consumed Joules: 261.88; Watts: 43.63; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2317295; Consumed DRAM Joules: 35.45; DRAM Watts: 5.91
S1P0; QPIClocks: 14409670150; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409671986; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204917605; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204917605; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204918109; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204918109; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204917941; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204917941; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204918209; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204918209; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004200364; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5675060; Consumed Joules: 346.38; Watts: 57.70; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4598161; Consumed DRAM Joules: 70.35; DRAM Watts: 11.72
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 75d9
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     248 K    720 K    0.66    0.08    0.01    0.02     8064        0       15     70
   1    1     0.12   0.32   0.37    0.85      93 M    108 M    0.14    0.19    0.08    0.09     3472     9678      141     60
   2    0     0.00   0.56   0.00    0.60      27 K     54 K    0.50    0.16    0.01    0.01     2184        1        1     69
   3    1     0.18   0.38   0.48    0.96      94 M    112 M    0.17    0.24    0.05    0.06     3248     7692       14     60
   4    0     0.00   0.31   0.00    0.60    5102       24 K    0.79    0.11    0.00    0.02     1456        0        0     69
   5    1     0.15   0.31   0.49    0.98     103 M    123 M    0.16    0.19    0.07    0.08     7840    12770       80     60
   6    0     0.00   0.66   0.00    0.60      26 K     58 K    0.55    0.23    0.01    0.01      616        1        1     69
   7    1     0.36   0.52   0.70    1.20      90 M    118 M    0.24    0.21    0.02    0.03     4928    13572       94     59
   8    0     0.00   0.31   0.00    0.60    6129       26 K    0.77    0.13    0.00    0.02      840        0        0     68
   9    1     0.03   0.65   0.05    0.60     748 K   1629 K    0.54    0.14    0.00    0.00      112       49       22     60
  10    0     0.00   0.32   0.00    0.60    4398       25 K    0.83    0.15    0.00    0.02     1624        0        0     68
  11    1     0.10   0.44   0.23    0.65      49 M     56 M    0.13    0.27    0.05    0.05     2240     7202       19     60
  12    0     0.00   0.31   0.00    0.60    4269       26 K    0.84    0.18    0.00    0.02      448        0        0     69
  13    1     0.15   0.65   0.23    0.66      26 M     36 M    0.27    0.35    0.02    0.02     1400     3461       25     60
  14    0     0.00   0.31   0.00    0.60    5027       22 K    0.78    0.18    0.00    0.02      504        0        1     69
  15    1     0.13   0.55   0.24    0.67      48 M     55 M    0.11    0.34    0.04    0.04     2408     8039       21     59
  16    0     0.00   0.31   0.00    0.60    7042       26 K    0.74    0.16    0.00    0.02      224        0        0     69
  17    1     0.10   0.49   0.19    0.61      53 M     62 M    0.13    0.20    0.06    0.06      448      117       21     60
  18    0     0.00   0.32   0.00    0.60    6759       25 K    0.74    0.11    0.00    0.02      224        0        0     69
  19    1     0.08   0.28   0.27    0.72      87 M     98 M    0.10    0.15    0.11    0.13     4312     7621       19     61
  20    0     0.00   0.31   0.00    0.60    2883       24 K    0.88    0.11    0.00    0.02      224        0        0     70
  21    1     0.06   0.33   0.17    0.60      51 M     58 M    0.11    0.16    0.09    0.10      448     2938       10     61
  22    0     0.00   0.30   0.00    0.60    5668       24 K    0.77    0.11    0.00    0.02      224        0        0     70
  23    1     0.15   0.76   0.20    0.62      27 M     35 M    0.21    0.28    0.02    0.02     1288     4087       52     62
  24    0     0.00   0.31   0.00    0.60    6190       26 K    0.77    0.10    0.00    0.02      224        0        0     70
  25    1     0.10   0.57   0.17    0.60      25 M     31 M    0.19    0.33    0.03    0.03     1512     3493       15     61
  26    0     0.00   0.31   0.00    0.60    6456       27 K    0.76    0.11    0.00    0.02     2800        0        0     69
  27    1     0.10   0.30   0.33    0.79      98 M    112 M    0.12    0.19    0.10    0.11     1344     3860        6     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     362 K   1114 K    0.68    0.11    0.01    0.02    19656        2       18     61
 SKT    1     0.13   0.44   0.29    0.80     852 M   1010 M    0.16    0.22    0.05    0.06    35000    84579      539     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.44   0.15    0.80     852 M   1011 M    0.16    0.22    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   41 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 18.52 %

 C1 core residency: 31.76 %; C3 core residency: 0.18 %; C6 core residency: 49.54 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.44 => corresponds to 10.98 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.62 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       45 G     45 G   |   47%    47%   
 SKT    1       10 G     10 G   |   11%    10%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  111 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.68     0.27     218.63      29.58         134.72
 SKT   1    63.89    63.00     288.13      58.66         114.97
---------------------------------------------------------------------------------------------------------------
       *    64.57    63.27     506.76      88.24         114.97
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
