<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="echo_server_mem_test_microblaze_0_0_synth_1" LaunchDir="/home/jack/VERILOG/4_29_onward/memory_test_mig/memory_test/memory_test.runs/echo_server_mem_test_microblaze_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="echo_server_mem_test_dlmb_v10_0_synth_1" LaunchDir="/home/jack/VERILOG/4_29_onward/memory_test_mig/memory_test/memory_test.runs/echo_server_mem_test_dlmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="echo_server_mem_test_ilmb_v10_0_synth_1" LaunchDir="/home/jack/VERILOG/4_29_onward/memory_test_mig/memory_test/memory_test.runs/echo_server_mem_test_ilmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="echo_server_mem_test_dlmb_v10_0_synth_1"/>
	</Run>
	<Run Id="echo_server_mem_test_dlmb_bram_if_cntlr_0_synth_1" LaunchDir="/home/jack/VERILOG/4_29_onward/memory_test_mig/memory_test/memory_test.runs/echo_server_mem_test_dlmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="echo_server_mem_test_ilmb_bram_if_cntlr_0_synth_1" LaunchDir="/home/jack/VERILOG/4_29_onward/memory_test_mig/memory_test/memory_test.runs/echo_server_mem_test_ilmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="echo_server_mem_test_lmb_bram_0_synth_1" LaunchDir="/home/jack/VERILOG/4_29_onward/memory_test_mig/memory_test/memory_test.runs/echo_server_mem_test_lmb_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="echo_server_mem_test_xbar_0_synth_1" LaunchDir="/home/jack/VERILOG/4_29_onward/memory_test_mig/memory_test/memory_test.runs/echo_server_mem_test_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="echo_server_mem_test_microblaze_0_axi_intc_0_synth_1" LaunchDir="/home/jack/VERILOG/4_29_onward/memory_test_mig/memory_test/memory_test.runs/echo_server_mem_test_microblaze_0_axi_intc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="echo_server_mem_test_mdm_1_0_synth_1" LaunchDir="/home/jack/VERILOG/4_29_onward/memory_test_mig/memory_test/memory_test.runs/echo_server_mem_test_mdm_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="echo_server_mem_test_clk_wiz_1_0_synth_1" LaunchDir="/home/jack/VERILOG/4_29_onward/memory_test_mig/memory_test/memory_test.runs/echo_server_mem_test_clk_wiz_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="echo_server_mem_test_rst_clk_wiz_1_100M_0_synth_1" LaunchDir="/home/jack/VERILOG/4_29_onward/memory_test_mig/memory_test/memory_test.runs/echo_server_mem_test_rst_clk_wiz_1_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="echo_server_mem_test_mig_7series_0_0_synth_1" LaunchDir="/home/jack/VERILOG/4_29_onward/memory_test_mig/memory_test/memory_test.runs/echo_server_mem_test_mig_7series_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="echo_server_mem_test_axi_ethernetlite_0_0_synth_1" LaunchDir="/home/jack/VERILOG/4_29_onward/memory_test_mig/memory_test/memory_test.runs/echo_server_mem_test_axi_ethernetlite_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="echo_server_mem_test_axi_timer_0_0_synth_1" LaunchDir="/home/jack/VERILOG/4_29_onward/memory_test_mig/memory_test/memory_test.runs/echo_server_mem_test_axi_timer_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="echo_server_mem_test_axi_uartlite_0_0_synth_1" LaunchDir="/home/jack/VERILOG/4_29_onward/memory_test_mig/memory_test/memory_test.runs/echo_server_mem_test_axi_uartlite_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="echo_server_mem_test_mii_to_rmii_0_0_synth_1" LaunchDir="/home/jack/VERILOG/4_29_onward/memory_test_mig/memory_test/memory_test.runs/echo_server_mem_test_mii_to_rmii_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="echo_server_mem_test_axi_smc_1_synth_1" LaunchDir="/home/jack/VERILOG/4_29_onward/memory_test_mig/memory_test/memory_test.runs/echo_server_mem_test_axi_smc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="echo_server_mem_test_rst_mig_7series_0_81M_2_synth_1" LaunchDir="/home/jack/VERILOG/4_29_onward/memory_test_mig/memory_test/memory_test.runs/echo_server_mem_test_rst_mig_7series_0_81M_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

