set_min_delay 4.0 -through adder1 -to port* -rise_to clk2 -ignore_clock_latency -probe
