<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Libsetila: LPS22HB CTRL_REG1 register description</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Libsetila
   &#160;<span id="projectnumber">v0.5.6</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">LPS22HB CTRL_REG1 register description<div class="ingroups"><a class="el" href="group__DEV__REG__CMD.html">Device Register Descriptors and Commands</a> &raquo; <a class="el" href="group__LPS22HB__DESC.html">LPS22HB</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for LPS22HB CTRL_REG1 register description:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__LPS22HB__CTRL__REG1__REG__DESC.png" border="0" alt="" usemap="#group____LPS22HB____CTRL____REG1____REG____DESC"/>
<map name="group____LPS22HB____CTRL____REG1____REG____DESC" id="group____LPS22HB____CTRL____REG1____REG____DESC">
<area shape="rect" id="node1" href="group__LPS22HB__DESC.html" title="LPS22HB" alt="" coords="5,13,85,39"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac5e1d3fe458e7fb21a5910525b089d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPS22HB__CTRL__REG1__REG__DESC.html#gac5e1d3fe458e7fb21a5910525b089d0e">LPS22HB_CTRL_REG1_ODR2</a>&#160;&#160;&#160;0x06</td></tr>
<tr class="memdesc:gac5e1d3fe458e7fb21a5910525b089d0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data rate selection, ODR2 bit of CTRL_REG1 register.  <a href="#gac5e1d3fe458e7fb21a5910525b089d0e">More...</a><br /></td></tr>
<tr class="separator:gac5e1d3fe458e7fb21a5910525b089d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf62497c07ef03987c1f69a786acef7dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPS22HB__CTRL__REG1__REG__DESC.html#gaf62497c07ef03987c1f69a786acef7dc">LPS22HB_CTRL_REG1_ODR1</a>&#160;&#160;&#160;0x05</td></tr>
<tr class="memdesc:gaf62497c07ef03987c1f69a786acef7dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data rate selection, ODR1 bit of CTRL_REG1 register.  <a href="#gaf62497c07ef03987c1f69a786acef7dc">More...</a><br /></td></tr>
<tr class="separator:gaf62497c07ef03987c1f69a786acef7dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1210b15a27e8c42a87151e9249823608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPS22HB__CTRL__REG1__REG__DESC.html#ga1210b15a27e8c42a87151e9249823608">LPS22HB_CTRL_REG1_ODR0</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:ga1210b15a27e8c42a87151e9249823608"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data rate selection, ODR0 bit of CTRL_REG1 register.  <a href="#ga1210b15a27e8c42a87151e9249823608">More...</a><br /></td></tr>
<tr class="separator:ga1210b15a27e8c42a87151e9249823608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71ca53cb05521a8d993cf3e3d73081e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPS22HB__CTRL__REG1__REG__DESC.html#ga71ca53cb05521a8d993cf3e3d73081e6">LPS22HB_CTRL_REG1_EN_LPFP</a>&#160;&#160;&#160;0x03</td></tr>
<tr class="memdesc:ga71ca53cb05521a8d993cf3e3d73081e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable low-pass filter on pressure data when Continuous mode is used, EN_LPFP bit of CTRL_REG1 register.  <a href="#ga71ca53cb05521a8d993cf3e3d73081e6">More...</a><br /></td></tr>
<tr class="separator:ga71ca53cb05521a8d993cf3e3d73081e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2402a05b4b980233f177a4d57bd49340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPS22HB__CTRL__REG1__REG__DESC.html#ga2402a05b4b980233f177a4d57bd49340">LPS22HB_CTRL_REG1_LPFP_CFG</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="memdesc:ga2402a05b4b980233f177a4d57bd49340"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low-pass configuration register, LPFP_CFG bit of CTRL_REG1 register.  <a href="#ga2402a05b4b980233f177a4d57bd49340">More...</a><br /></td></tr>
<tr class="separator:ga2402a05b4b980233f177a4d57bd49340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7d4f8c06bb2346e54d72fce1b7e6731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPS22HB__CTRL__REG1__REG__DESC.html#gab7d4f8c06bb2346e54d72fce1b7e6731">LPS22HB_CTRL_REG1_BDU</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:gab7d4f8c06bb2346e54d72fce1b7e6731"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block data update, BDU bit of CTRL_REG1 register.  <a href="#gab7d4f8c06bb2346e54d72fce1b7e6731">More...</a><br /></td></tr>
<tr class="separator:gab7d4f8c06bb2346e54d72fce1b7e6731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac68797fd1348d71f4dac8e1d321fb168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPS22HB__CTRL__REG1__REG__DESC.html#gac68797fd1348d71f4dac8e1d321fb168">LPS22HB_CTRL_REG1_SIM</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:gac68797fd1348d71f4dac8e1d321fb168"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespaceSPI.html" title="Namespace with functions that implement IO requests for SPI bus. Requests are triggered by the SPI sl...">SPI</a> Serial Interface Mode selection, SIM bit of CTRL_REG1 register.  <a href="#gac68797fd1348d71f4dac8e1d321fb168">More...</a><br /></td></tr>
<tr class="separator:gac68797fd1348d71f4dac8e1d321fb168"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gab7d4f8c06bb2346e54d72fce1b7e6731"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7d4f8c06bb2346e54d72fce1b7e6731">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG1_BDU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG1_BDU&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Block data update, BDU bit of CTRL_REG1 register. </p>

</div>
</div>
<a id="ga71ca53cb05521a8d993cf3e3d73081e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71ca53cb05521a8d993cf3e3d73081e6">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG1_EN_LPFP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG1_EN_LPFP&#160;&#160;&#160;0x03</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable low-pass filter on pressure data when Continuous mode is used, EN_LPFP bit of CTRL_REG1 register. </p>

</div>
</div>
<a id="ga2402a05b4b980233f177a4d57bd49340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2402a05b4b980233f177a4d57bd49340">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG1_LPFP_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG1_LPFP_CFG&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Low-pass configuration register, LPFP_CFG bit of CTRL_REG1 register. </p>

</div>
</div>
<a id="ga1210b15a27e8c42a87151e9249823608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1210b15a27e8c42a87151e9249823608">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG1_ODR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG1_ODR0&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output data rate selection, ODR0 bit of CTRL_REG1 register. </p>

</div>
</div>
<a id="gaf62497c07ef03987c1f69a786acef7dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf62497c07ef03987c1f69a786acef7dc">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG1_ODR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG1_ODR1&#160;&#160;&#160;0x05</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output data rate selection, ODR1 bit of CTRL_REG1 register. </p>

</div>
</div>
<a id="gac5e1d3fe458e7fb21a5910525b089d0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5e1d3fe458e7fb21a5910525b089d0e">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG1_ODR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG1_ODR2&#160;&#160;&#160;0x06</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output data rate selection, ODR2 bit of CTRL_REG1 register. </p>

</div>
</div>
<a id="gac68797fd1348d71f4dac8e1d321fb168"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac68797fd1348d71f4dac8e1d321fb168">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG1_SIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG1_SIM&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="namespaceSPI.html" title="Namespace with functions that implement IO requests for SPI bus. Requests are triggered by the SPI sl...">SPI</a> Serial Interface Mode selection, SIM bit of CTRL_REG1 register. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Nov 15 2021 18:41:15 for Libsetila by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
