--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: time_sim.vhd
-- /___/   /\     Timestamp: Mon Apr 21 12:03:19 2014
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -w -sim -ofmt vhdl -pcf vga_bsprite2a_top.pcf -tpw 0 -rpw 100 -s 5 -ar Structure -insert_pp_buffers true vga_bsprite2a_top.ncd time_sim.vhd 
-- Device	: 3s500efg320-5 (PRODUCTION 1.27 2013-10-13)
-- Input file	: vga_bsprite2a_top.ncd
-- Output file	: time_sim.vhd
-- # of Entities	: 1
-- Design Name	: vga_bsprite2a_top
-- Xilinx	: C:\Xilinx\14.7\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity vga_bsprite2a_top is
  port (
    vsync : out STD_LOGIC; 
    dp : out STD_LOGIC; 
    upBTN : in STD_LOGIC := 'X'; 
    aBTN : in STD_LOGIC := 'X'; 
    rightBTN : in STD_LOGIC := 'X'; 
    leftBTN : in STD_LOGIC := 'X'; 
    ja1 : in STD_LOGIC := 'X'; 
    ja2 : out STD_LOGIC; 
    ja3 : out STD_LOGIC; 
    downBTN : in STD_LOGIC := 'X'; 
    hsync : out STD_LOGIC; 
    mclk : in STD_LOGIC := 'X'; 
    an : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    blue : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    green : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    ld : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    a_to_g : out STD_LOGIC_VECTOR ( 6 downto 0 ); 
    red : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    btn : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
    hill1 : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    hill2 : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    hill3 : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    hill4 : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    hill5 : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    sw : in STD_LOGIC_VECTOR ( 7 downto 0 ) 
  );
end vga_bsprite2a_top;

architecture Structure of vga_bsprite2a_top is
  signal sig_gameUp : STD_LOGIC; 
  signal U3_tank1_angle_calc_not0001_0 : STD_LOGIC; 
  signal U3_tank1_angle_calc_and0000_0 : STD_LOGIC; 
  signal U3_N36_0 : STD_LOGIC; 
  signal N159_0 : STD_LOGIC; 
  signal ld_5_OBUF_0 : STD_LOGIC; 
  signal screenstate_present_state_FSM_FFd1_6150 : STD_LOGIC; 
  signal U3_Mcount_tank1_angle_calc_cy_1_Q : STD_LOGIC; 
  signal N134_0 : STD_LOGIC; 
  signal U3_tank1_angle_calc_cmp_eq0001_6154 : STD_LOGIC; 
  signal N169_0 : STD_LOGIC; 
  signal U3_Mcount_tank1_angle_calc_cy_3_Q : STD_LOGIC; 
  signal U3_Madd_tank1_angle_calc_addsub0000_cy_3_Q : STD_LOGIC; 
  signal N142_0 : STD_LOGIC; 
  signal U3_Madd_tank1_angle_calc_addsub0000_cy_5_0 : STD_LOGIC; 
  signal U3_tank1_angle_calc_mux0004_0_0 : STD_LOGIC; 
  signal U3_Madd_spriteon1_addsub0001_lut_7_0 : STD_LOGIC; 
  signal U3_Madd_spriteon1_addsub0000_cy_7_0 : STD_LOGIC; 
  signal U3_spriteon1_cmp_ge0000 : STD_LOGIC; 
  signal U3_spriteon2f_add0002_4_0 : STD_LOGIC; 
  signal U3_spriteon2_addsub0000_5_0 : STD_LOGIC; 
  signal U3_spriteon2_addsub0000_7_0 : STD_LOGIC; 
  signal U3_Madd_spriteon2_addsub0000_cy_7_Q : STD_LOGIC; 
  signal U3_spriteon2_addsub0000_9_0 : STD_LOGIC; 
  signal U3_spriteon2f_cmp_le0000 : STD_LOGIC; 
  signal U3_spriteonB2_cmp_ge0000 : STD_LOGIC; 
  signal U3_blue_and0002163_0 : STD_LOGIC; 
  signal U3_leftBTN_inv1_inv1_0 : STD_LOGIC; 
  signal U3_C1_not0001_0 : STD_LOGIC; 
  signal ld_7_OBUF_0 : STD_LOGIC; 
  signal U3_Mcount_C1_cy_1_Q : STD_LOGIC; 
  signal U3_Mcount_C1_cy_3_Q : STD_LOGIC; 
  signal U3_Mcount_C1_cy_5_Q : STD_LOGIC; 
  signal U3_C2_not0001_0 : STD_LOGIC; 
  signal U3_Mcount_C2_cy_1_Q : STD_LOGIC; 
  signal U3_Mcount_C2_cy_3_Q : STD_LOGIC; 
  signal U3_Mcount_C2_cy_5_Q : STD_LOGIC; 
  signal U3_tank2_angle_calc_not0001_0 : STD_LOGIC; 
  signal U3_tank2_angle_calc_and0000_0 : STD_LOGIC; 
  signal U3_N37_0 : STD_LOGIC; 
  signal N157_0 : STD_LOGIC; 
  signal U3_Mcount_tank2_angle_calc_cy_1_Q : STD_LOGIC; 
  signal N132_0 : STD_LOGIC; 
  signal U3_tank2_angle_calc_cmp_eq0001_6261 : STD_LOGIC; 
  signal N167_0 : STD_LOGIC; 
  signal U3_Mcount_tank2_angle_calc_cy_3_Q : STD_LOGIC; 
  signal U3_Madd_tank2_angle_calc_addsub0000_cy_3_Q : STD_LOGIC; 
  signal N140_0 : STD_LOGIC; 
  signal U3_Madd_tank2_angle_calc_addsub0000_cy_5_0 : STD_LOGIC; 
  signal U3_tank2_angle_calc_mux0004_0_0 : STD_LOGIC; 
  signal U3_Madd_spriteon2_addsub0000_lut_7_0 : STD_LOGIC; 
  signal U3_spriteon2_cmp_ge0000 : STD_LOGIC; 
  signal U3_spriteonB3_add0000_3_0 : STD_LOGIC; 
  signal U3_Madd_spriteonB3_add0000_cy_3_Q : STD_LOGIC; 
  signal U3_Madd_spriteonB3_add0000_cy_5_0 : STD_LOGIC; 
  signal U3_spriteonB3_cmp_ge0000 : STD_LOGIC; 
  signal N161_0 : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_1_Q : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_3_Q : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_5_Q : STD_LOGIC; 
  signal U3_Madd_spriteon1_addsub0001_cy_5_0 : STD_LOGIC; 
  signal mclk_BUFGP : STD_LOGIC; 
  signal btn_3_IBUF_6320 : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_1_Q : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_3_Q : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_5_Q : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_7_Q : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_9_Q : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_11_Q : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_13_Q : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_15_Q : STD_LOGIC; 
  signal U3_spriteonB4_add0000_3_0 : STD_LOGIC; 
  signal U3_Madd_spriteonB4_add0000_cy_3_Q : STD_LOGIC; 
  signal U3_Madd_spriteonB4_add0000_cy_5_0 : STD_LOGIC; 
  signal U3_spriteonB4_cmp_ge0000 : STD_LOGIC; 
  signal U2_N2_0 : STD_LOGIC; 
  signal U3_Madd_spriteonB5_add0000_cy_3_Q : STD_LOGIC; 
  signal U3_Madd_spriteonB5_add0000_cy_5_0 : STD_LOGIC; 
  signal U3_spriteonB5_cmp_ge0000 : STD_LOGIC; 
  signal U1_q_01 : STD_LOGIC; 
  signal U1_Mcount_q_cy_1_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_3_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_5_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_7_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_9_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_11_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_13_Q : STD_LOGIC; 
  signal U1_q_171 : STD_LOGIC; 
  signal U3_Madd_spriteon2_addsub0000_cy_5_0 : STD_LOGIC; 
  signal U3_Madd_spriteon2_addsub0000_lut_8_0 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_Q : STD_LOGIC; 
  signal U3_Madd_spriteon1_addsub0001_lut_6_0 : STD_LOGIC; 
  signal U3_Madd_spriteon1_addsub0001_cy_7_Q : STD_LOGIC; 
  signal U3_spriteon1_addsub0001_9_0 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_9_Q : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_9_Q : STD_LOGIC; 
  signal nes_Madd_scalar_next_addsub0000_cy_1_Q : STD_LOGIC; 
  signal nes_Madd_scalar_next_addsub0000_cy_3_Q : STD_LOGIC; 
  signal nes_Madd_scalar_next_addsub0000_cy_5_Q : STD_LOGIC; 
  signal U2_Result_0_1 : STD_LOGIC; 
  signal U2_Result_1_1 : STD_LOGIC; 
  signal U2_Mcount_hcs_cy_1_Q : STD_LOGIC; 
  signal U2_Result_2_1 : STD_LOGIC; 
  signal U2_Result_3_1 : STD_LOGIC; 
  signal U2_Mcount_hcs_cy_3_Q : STD_LOGIC; 
  signal U2_Result_4_1 : STD_LOGIC; 
  signal U2_Result_5_1 : STD_LOGIC; 
  signal U2_Mcount_hcs_cy_5_Q : STD_LOGIC; 
  signal U2_Result_6_1 : STD_LOGIC; 
  signal U2_Result_7_1 : STD_LOGIC; 
  signal U2_Result_8_1 : STD_LOGIC; 
  signal U2_Result_9_1 : STD_LOGIC; 
  signal U3_Madd_spriteonB1_add0000_cy_3_Q : STD_LOGIC; 
  signal U3_Madd_spriteonB1_add0000_cy_5_0 : STD_LOGIC; 
  signal U3_spriteonB1_cmp_ge0000 : STD_LOGIC; 
  signal screenstate_Mcount_sig_hill3_cy_1_Q : STD_LOGIC; 
  signal screenstate_Mcount_sig_hill3_cy_3_Q : STD_LOGIC; 
  signal nes_Mcount_counter_reg_cy_1_Q : STD_LOGIC; 
  signal nes_Mcount_counter_reg_cy_3_Q : STD_LOGIC; 
  signal nes_Mcount_counter_reg_cy_5_Q : STD_LOGIC; 
  signal U3_Q_0_6523 : STD_LOGIC; 
  signal U3_Q_1_6524 : STD_LOGIC; 
  signal U3_Mcount_q_cy_1_Q : STD_LOGIC; 
  signal U3_Q_2_6526 : STD_LOGIC; 
  signal U3_Q_3_6527 : STD_LOGIC; 
  signal U3_Mcount_q_cy_3_Q : STD_LOGIC; 
  signal U3_Q_4_6529 : STD_LOGIC; 
  signal U3_Q_5_6530 : STD_LOGIC; 
  signal U3_Mcount_q_cy_5_Q : STD_LOGIC; 
  signal U3_Q_6_6532 : STD_LOGIC; 
  signal U3_Q_7_6533 : STD_LOGIC; 
  signal U3_Mcount_q_cy_7_Q : STD_LOGIC; 
  signal U3_Q_8_6535 : STD_LOGIC; 
  signal U3_Q_9_6536 : STD_LOGIC; 
  signal U3_Mcount_q_cy_9_Q : STD_LOGIC; 
  signal U3_Q_10_6538 : STD_LOGIC; 
  signal U3_Q_11_6539 : STD_LOGIC; 
  signal U3_Mcount_q_cy_11_Q : STD_LOGIC; 
  signal U3_Q_12_6541 : STD_LOGIC; 
  signal U3_Q_13_6542 : STD_LOGIC; 
  signal U3_Mcount_q_cy_13_Q : STD_LOGIC; 
  signal U3_Q_14_6544 : STD_LOGIC; 
  signal U3_Q_15_6545 : STD_LOGIC; 
  signal U3_Q_16_6547 : STD_LOGIC; 
  signal U3_q_171 : STD_LOGIC; 
  signal M2a_30_Q : STD_LOGIC; 
  signal M2a_28_Q : STD_LOGIC; 
  signal M2a_29_Q : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_5_f5 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f5 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_4_f6 : STD_LOGIC; 
  signal M2a_26_Q : STD_LOGIC; 
  signal M2a_24_Q : STD_LOGIC; 
  signal M2a_24_2_0 : STD_LOGIC; 
  signal N329 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_5_f6 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_3_f7 : STD_LOGIC; 
  signal M2a_13_bdd1_0 : STD_LOGIC; 
  signal N331 : STD_LOGIC; 
  signal M2a_12_Q : STD_LOGIC; 
  signal M2a_13_Q : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f52 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_f51 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_5_f61 : STD_LOGIC; 
  signal M2a_10_Q : STD_LOGIC; 
  signal M2a_11_Q : STD_LOGIC; 
  signal M2a_8_Q : STD_LOGIC; 
  signal M2a_9_Q : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f6 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_4_f7 : STD_LOGIC; 
  signal M2a_22_Q : STD_LOGIC; 
  signal M2a_23_Q : STD_LOGIC; 
  signal M2a_20_Q : STD_LOGIC; 
  signal M2a_21_Q : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f51 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_f5 : STD_LOGIC; 
  signal M2a_18_Q : STD_LOGIC; 
  signal M2a_19_Q : STD_LOGIC; 
  signal M2a_16_Q : STD_LOGIC; 
  signal M2a_14_Q : STD_LOGIC; 
  signal U3_M2a_mux0000 : STD_LOGIC; 
  signal M2a_6_0 : STD_LOGIC; 
  signal M2a_7_Q : STD_LOGIC; 
  signal M2a_4_0 : STD_LOGIC; 
  signal M2a_5_Q : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_f52 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_8_f5 : STD_LOGIC; 
  signal M2a_2_0 : STD_LOGIC; 
  signal M2a_3_0 : STD_LOGIC; 
  signal M2a_1_0 : STD_LOGIC; 
  signal M2_30_Q : STD_LOGIC; 
  signal M1_0_0 : STD_LOGIC; 
  signal M2_28_Q : STD_LOGIC; 
  signal M2_29_Q : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_5_f5 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f5 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_4_f6 : STD_LOGIC; 
  signal M2_26_Q : STD_LOGIC; 
  signal M2_24_Q : STD_LOGIC; 
  signal M2_24_bdd1_0 : STD_LOGIC; 
  signal N257 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_5_f6 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_3_f7 : STD_LOGIC; 
  signal M2_13_11_0 : STD_LOGIC; 
  signal N259 : STD_LOGIC; 
  signal M2_12_Q : STD_LOGIC; 
  signal M2_13_Q : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f52 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_f51 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_5_f61 : STD_LOGIC; 
  signal M2_10_Q : STD_LOGIC; 
  signal M2_11_Q : STD_LOGIC; 
  signal M2_8_Q : STD_LOGIC; 
  signal M2_9_Q : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f6 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_4_f7 : STD_LOGIC; 
  signal M2_22_Q : STD_LOGIC; 
  signal M2_23_Q : STD_LOGIC; 
  signal M2_20_Q : STD_LOGIC; 
  signal M2_21_Q : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f51 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_f5 : STD_LOGIC; 
  signal M2_18_Q : STD_LOGIC; 
  signal M2_19_Q : STD_LOGIC; 
  signal M2_16_Q : STD_LOGIC; 
  signal M2_14_Q : STD_LOGIC; 
  signal U3_M2_mux0000 : STD_LOGIC; 
  signal M2_6_Q : STD_LOGIC; 
  signal M2_7_Q : STD_LOGIC; 
  signal M2_4_Q : STD_LOGIC; 
  signal M2_5_Q : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_f52 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_8_f5 : STD_LOGIC; 
  signal M2_2_Q : STD_LOGIC; 
  signal M2_3_Q : STD_LOGIC; 
  signal M2_0_0 : STD_LOGIC; 
  signal M2_1_Q : STD_LOGIC; 
  signal M1_30_0 : STD_LOGIC; 
  signal M1_31_Q : STD_LOGIC; 
  signal M1_28_0 : STD_LOGIC; 
  signal M1_29_0_6645 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_5_f5 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f5 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_4_f6 : STD_LOGIC; 
  signal M1_26_Q : STD_LOGIC; 
  signal M1_27_Q : STD_LOGIC; 
  signal M1_24_Q : STD_LOGIC; 
  signal M1_25_Q : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_5_f6 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_3_f7 : STD_LOGIC; 
  signal M1_14_bdd1_0 : STD_LOGIC; 
  signal N311 : STD_LOGIC; 
  signal M1_12_Q : STD_LOGIC; 
  signal M1_13_Q : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f52 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_f51 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_5_f61 : STD_LOGIC; 
  signal M1_10_Q : STD_LOGIC; 
  signal M1_11_Q : STD_LOGIC; 
  signal M1_8_Q : STD_LOGIC; 
  signal M1_9_Q : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f6 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_4_f7 : STD_LOGIC; 
  signal M1_22_0_6669 : STD_LOGIC; 
  signal M1_23_Q : STD_LOGIC; 
  signal M1_20_Q : STD_LOGIC; 
  signal M1_21_0 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f51 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_f5 : STD_LOGIC; 
  signal M1_18_Q : STD_LOGIC; 
  signal M1_19_Q : STD_LOGIC; 
  signal N261 : STD_LOGIC; 
  signal U3_M1_mux0000 : STD_LOGIC; 
  signal M1_4_bdd0_0 : STD_LOGIC; 
  signal N263 : STD_LOGIC; 
  signal N313 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_f52 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_8_f5 : STD_LOGIC; 
  signal M1_2_Q : STD_LOGIC; 
  signal M1_3_Q : STD_LOGIC; 
  signal M1_1_Q : STD_LOGIC; 
  signal M1a_29_51_0 : STD_LOGIC; 
  signal M1a_30_36_0 : STD_LOGIC; 
  signal M1a_28_Q : STD_LOGIC; 
  signal M1a_29_0 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_5_f5 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f5 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_4_f6 : STD_LOGIC; 
  signal M1a_26_Q : STD_LOGIC; 
  signal M1a_27_0 : STD_LOGIC; 
  signal M1a_24_Q : STD_LOGIC; 
  signal M1a_25_Q : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_5_f6 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_3_f7 : STD_LOGIC; 
  signal M1a_14_bdd0_0 : STD_LOGIC; 
  signal N325 : STD_LOGIC; 
  signal M1a_12_bdd1_0 : STD_LOGIC; 
  signal N203 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f52 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_f51 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_5_f61 : STD_LOGIC; 
  signal M1a_10_Q : STD_LOGIC; 
  signal M1a_11_Q : STD_LOGIC; 
  signal M1a_8_Q : STD_LOGIC; 
  signal M1a_9_Q : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f6 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_4_f7 : STD_LOGIC; 
  signal M1a_22_0 : STD_LOGIC; 
  signal M1a_23_Q : STD_LOGIC; 
  signal M1a_20_Q : STD_LOGIC; 
  signal M1a_21_Q : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f51 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_f5 : STD_LOGIC; 
  signal M1a_18_Q : STD_LOGIC; 
  signal M1a_19_Q : STD_LOGIC; 
  signal N323 : STD_LOGIC; 
  signal U3_M1a_mux0000 : STD_LOGIC; 
  signal M1a_4_bdd0_0 : STD_LOGIC; 
  signal N327 : STD_LOGIC; 
  signal N361 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_f52 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_8_f5 : STD_LOGIC; 
  signal M1a_2_Q : STD_LOGIC; 
  signal M1a_3_Q : STD_LOGIC; 
  signal M1a_1_8_0 : STD_LOGIC; 
  signal M1a_1_20_0 : STD_LOGIC; 
  signal title_rom_pix_1_0 : STD_LOGIC; 
  signal title_rom_pix_2_0 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_5_f5 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_6_f5 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_4_f6 : STD_LOGIC; 
  signal title_rom_pix_3_0 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_7 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_5_f6 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_3_f7 : STD_LOGIC; 
  signal sig_init_M_15_0 : STD_LOGIC; 
  signal sig_init_M_14_0 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_6_f52 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_7_f51 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_5_f61 : STD_LOGIC; 
  signal N177_0 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_6_f6 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_4_f7 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_6_f51 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_7_f5 : STD_LOGIC; 
  signal title_spriteon_0 : STD_LOGIC; 
  signal vidon_0 : STD_LOGIC; 
  signal sig_init_M_13_0 : STD_LOGIC; 
  signal N295_0 : STD_LOGIC; 
  signal title_B_6756 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_7_f52 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_8_f5 : STD_LOGIC; 
  signal ja1_IBUF_6759 : STD_LOGIC; 
  signal ld_0_OBUF_6776 : STD_LOGIC; 
  signal ld_2_OBUF_6778 : STD_LOGIC; 
  signal ld_6_OBUF_6781 : STD_LOGIC; 
  signal sw_0_IBUF_6782 : STD_LOGIC; 
  signal sw_1_IBUF_6783 : STD_LOGIC; 
  signal sw_2_IBUF_6784 : STD_LOGIC; 
  signal sw_3_IBUF_6785 : STD_LOGIC; 
  signal sw_4_IBUF_6786 : STD_LOGIC; 
  signal sw_5_IBUF_6787 : STD_LOGIC; 
  signal sw_6_IBUF_6788 : STD_LOGIC; 
  signal sw_7_IBUF_6789 : STD_LOGIC; 
  signal btn_0_IBUF_6792 : STD_LOGIC; 
  signal btn_1_IBUF_6793 : STD_LOGIC; 
  signal btn_2_IBUF_6794 : STD_LOGIC; 
  signal red_1_OBUF_6796 : STD_LOGIC; 
  signal U3_spriteonB2_and000028 : STD_LOGIC; 
  signal N243_0 : STD_LOGIC; 
  signal U3_spriteonB5_and000041 : STD_LOGIC; 
  signal M1_22_bdd9 : STD_LOGIC; 
  signal M1_21_bdd5_0 : STD_LOGIC; 
  signal N225 : STD_LOGIC; 
  signal M1a_26_13 : STD_LOGIC; 
  signal M1a_26_54 : STD_LOGIC; 
  signal M1_26_bdd0 : STD_LOGIC; 
  signal U3_spriteonB1_0 : STD_LOGIC; 
  signal U3_spriteonGrnd : STD_LOGIC; 
  signal N305_0 : STD_LOGIC; 
  signal N173_0 : STD_LOGIC; 
  signal U2_vidon_and000039_0 : STD_LOGIC; 
  signal U2_vidon_and0000117_6820 : STD_LOGIC; 
  signal M2_10_bdd11_0 : STD_LOGIC; 
  signal M1_21_bdd8 : STD_LOGIC; 
  signal N271 : STD_LOGIC; 
  signal M1_21_26 : STD_LOGIC; 
  signal M1a_24_bdd1_0 : STD_LOGIC; 
  signal M1_25_bdd1_0 : STD_LOGIC; 
  signal M1a_22_bdd0_0 : STD_LOGIC; 
  signal N215 : STD_LOGIC; 
  signal M1_24_bdd0_0 : STD_LOGIC; 
  signal N343_0 : STD_LOGIC; 
  signal U3_blue_and0003_0 : STD_LOGIC; 
  signal U3_N7_0 : STD_LOGIC; 
  signal N111_0 : STD_LOGIC; 
  signal U3_N6 : STD_LOGIC; 
  signal M1_25_75 : STD_LOGIC; 
  signal M1_26_58_0 : STD_LOGIC; 
  signal M1_26_30_0 : STD_LOGIC; 
  signal M1_27_115 : STD_LOGIC; 
  signal M1_27_bdd0 : STD_LOGIC; 
  signal M1_0_bdd2 : STD_LOGIC; 
  signal M1_29_126 : STD_LOGIC; 
  signal U3_blue_and0002117 : STD_LOGIC; 
  signal U2_vidon_and000026 : STD_LOGIC; 
  signal U2_vidon_and000018 : STD_LOGIC; 
  signal U2_vidon_and000065 : STD_LOGIC; 
  signal M1a_12_bdd0_0 : STD_LOGIC; 
  signal N337_0 : STD_LOGIC; 
  signal M1a_24_27 : STD_LOGIC; 
  signal M1a_23_10_0 : STD_LOGIC; 
  signal M1_23_bdd1_0 : STD_LOGIC; 
  signal M1_28_120 : STD_LOGIC; 
  signal N367_0 : STD_LOGIC; 
  signal M2_0_bdd13_0 : STD_LOGIC; 
  signal N199_0 : STD_LOGIC; 
  signal M2a_4_101 : STD_LOGIC; 
  signal M2_4_bdd0_0 : STD_LOGIC; 
  signal M2a_4_150 : STD_LOGIC; 
  signal M2a_5_54_0 : STD_LOGIC; 
  signal N289_0 : STD_LOGIC; 
  signal M2_5_bdd0_0 : STD_LOGIC; 
  signal selector_red_0_18_0 : STD_LOGIC; 
  signal M1_22_11_0 : STD_LOGIC; 
  signal M1_22_35 : STD_LOGIC; 
  signal M1_30_49 : STD_LOGIC; 
  signal M1_23_20_0 : STD_LOGIC; 
  signal M1_23_29_0 : STD_LOGIC; 
  signal M1_27_bdd4 : STD_LOGIC; 
  signal N219_0 : STD_LOGIC; 
  signal M1_23_bdd3_0 : STD_LOGIC; 
  signal M1_22_bdd12 : STD_LOGIC; 
  signal N255_0 : STD_LOGIC; 
  signal N363_0 : STD_LOGIC; 
  signal M2_10_bdd1_0 : STD_LOGIC; 
  signal M1_10_bdd4_0 : STD_LOGIC; 
  signal M2_21_bdd0_0 : STD_LOGIC; 
  signal M1_31_65_0 : STD_LOGIC; 
  signal M1_10_bdd7_0 : STD_LOGIC; 
  signal M2_19_6_0 : STD_LOGIC; 
  signal M2_1_bdd8 : STD_LOGIC; 
  signal N321_0 : STD_LOGIC; 
  signal N357_0 : STD_LOGIC; 
  signal M1_12_bdd3_0 : STD_LOGIC; 
  signal screenstate_sig_hill4_mux0001_4_bdd2_0 : STD_LOGIC; 
  signal screenstate_sig_hill1_and0001_0 : STD_LOGIC; 
  signal N309 : STD_LOGIC; 
  signal M1_0_bdd0_0 : STD_LOGIC; 
  signal M2_29_bdd0 : STD_LOGIC; 
  signal N171_0 : STD_LOGIC; 
  signal M2_3_20_0 : STD_LOGIC; 
  signal M2_3_38_0 : STD_LOGIC; 
  signal N229_0 : STD_LOGIC; 
  signal M2_4_91 : STD_LOGIC; 
  signal M1_26_140_0 : STD_LOGIC; 
  signal M2_5_29_0 : STD_LOGIC; 
  signal M2_5_62_0 : STD_LOGIC; 
  signal M2_9_bdd0_0 : STD_LOGIC; 
  signal N221 : STD_LOGIC; 
  signal N359_0 : STD_LOGIC; 
  signal M2_2_bdd5_0 : STD_LOGIC; 
  signal U3_spriteonB5_0 : STD_LOGIC; 
  signal U3_N3 : STD_LOGIC; 
  signal N293 : STD_LOGIC; 
  signal U3_spriteonGrnd_and000023 : STD_LOGIC; 
  signal U3_spriteonGrnd_and000047 : STD_LOGIC; 
  signal U3_spriteonB3_cmp_le0000128_6908 : STD_LOGIC; 
  signal N301 : STD_LOGIC; 
  signal M2a_7_17_0 : STD_LOGIC; 
  signal N285_0 : STD_LOGIC; 
  signal M2_7_bdd0_0 : STD_LOGIC; 
  signal M2_0_bdd7_0 : STD_LOGIC; 
  signal M2a_9_14 : STD_LOGIC; 
  signal N227 : STD_LOGIC; 
  signal M2_8_bdd0_0 : STD_LOGIC; 
  signal M2_13_bdd5_0 : STD_LOGIC; 
  signal M2_0_bdd5 : STD_LOGIC; 
  signal M2_6_31 : STD_LOGIC; 
  signal M2_6_bdd0 : STD_LOGIC; 
  signal M1_25_bdd0_0 : STD_LOGIC; 
  signal M2_7_35_0 : STD_LOGIC; 
  signal M1_11_bdd3_0 : STD_LOGIC; 
  signal M2_8_bdd1_0 : STD_LOGIC; 
  signal M2_8_16_0 : STD_LOGIC; 
  signal M2_8_25_0 : STD_LOGIC; 
  signal M2_0_bdd11 : STD_LOGIC; 
  signal N291 : STD_LOGIC; 
  signal N241 : STD_LOGIC; 
  signal U3_C1_not00015_0 : STD_LOGIC; 
  signal U3_C1_not000110_0 : STD_LOGIC; 
  signal U3_C1_not00014_O : STD_LOGIC; 
  signal U3_C1_not000127_0 : STD_LOGIC; 
  signal U3_C1_not000147_O : STD_LOGIC; 
  signal U3_C1_not000152_0 : STD_LOGIC; 
  signal screenstate_N3 : STD_LOGIC; 
  signal screenstate_N13 : STD_LOGIC; 
  signal who_present_state_FSM_FFd2_6938 : STD_LOGIC; 
  signal U3_C1_not0001105_0 : STD_LOGIC; 
  signal U3_C1_not000183_O : STD_LOGIC; 
  signal nes_scalar_next_cmp_eq0000 : STD_LOGIC; 
  signal nes_N11_0 : STD_LOGIC; 
  signal nes_scalar_next_cmp_eq000021_0 : STD_LOGIC; 
  signal nes_scalar_next_cmp_eq000010_0 : STD_LOGIC; 
  signal nes_counter_reg_not0001_0 : STD_LOGIC; 
  signal nes_counter_reg_cmp_eq0000125_6946 : STD_LOGIC; 
  signal nes_counter_reg_cmp_eq0000112_6947 : STD_LOGIC; 
  signal sig_gameRight : STD_LOGIC; 
  signal U3_C2_not000150_O : STD_LOGIC; 
  signal U3_C2_not000164_0 : STD_LOGIC; 
  signal U3_C2_not000123_O : STD_LOGIC; 
  signal U3_C2_not000113_0 : STD_LOGIC; 
  signal U3_C2_not00016_0 : STD_LOGIC; 
  signal U3_tank2_angle_calc_and000017_0 : STD_LOGIC; 
  signal U3_tank2_angle_calc_and00003_O : STD_LOGIC; 
  signal U3_spriteonGrnd_and0000104 : STD_LOGIC; 
  signal U2_hcs_cmp_eq00005_0 : STD_LOGIC; 
  signal U2_vsenable_6958 : STD_LOGIC; 
  signal U2_vcs_cmp_eq0000_6959 : STD_LOGIC; 
  signal N146_0 : STD_LOGIC; 
  signal U3_C2_not00011_O : STD_LOGIC; 
  signal screenstate_sig_hill4_mux0001_1_181_O : STD_LOGIC; 
  signal screenstate_sig_hill4_mux0001_1_115_0 : STD_LOGIC; 
  signal screenstate_sig_hill4_mux0001_1_128_0 : STD_LOGIC; 
  signal N155_0 : STD_LOGIC; 
  signal N154_0 : STD_LOGIC; 
  signal U3_tank1_angle_calc_and000021_0 : STD_LOGIC; 
  signal U3_tank1_angle_calc_and00003_O : STD_LOGIC; 
  signal screenstate_Mcount_sig_hill3_eqn_018_6969 : STD_LOGIC; 
  signal screenstate_Mcount_sig_hill3_eqn_0121_6970 : STD_LOGIC; 
  signal screenstate_sig_hill4_mux0001_0_bdd2 : STD_LOGIC; 
  signal N144_0 : STD_LOGIC; 
  signal U2_hcs_cmp_eq000010_6973 : STD_LOGIC; 
  signal nes_N0 : STD_LOGIC; 
  signal N4_0 : STD_LOGIC; 
  signal screenstate_N30 : STD_LOGIC; 
  signal screenstate_sig_hill4_mux0001_5_bdd0 : STD_LOGIC; 
  signal screenstate_sig_hill5_addsub0000_5_bdd0 : STD_LOGIC; 
  signal screenstate_present_state_FSM_FFd2_6980 : STD_LOGIC; 
  signal who_present_state_FSM_FFd1_6984 : STD_LOGIC; 
  signal U3_spriteonB3 : STD_LOGIC; 
  signal U3_spriteonB2_0 : STD_LOGIC; 
  signal U3_spriteonB4_0 : STD_LOGIC; 
  signal selector_green_0_17_0 : STD_LOGIC; 
  signal U3_spriteon1_0 : STD_LOGIC; 
  signal x7_an_1_mux000115_0 : STD_LOGIC; 
  signal x7_an_1_mux000128_0 : STD_LOGIC; 
  signal x7_an_1_mux000152_0 : STD_LOGIC; 
  signal x7_an_1_mux00012_6995 : STD_LOGIC; 
  signal N01 : STD_LOGIC; 
  signal sig_titleBlue_0_0 : STD_LOGIC; 
  signal N201 : STD_LOGIC; 
  signal U3_blue_and0002137_0 : STD_LOGIC; 
  signal U3_N42 : STD_LOGIC; 
  signal N126 : STD_LOGIC; 
  signal N119 : STD_LOGIC; 
  signal sig_gameDown : STD_LOGIC; 
  signal U3_spriteonB1_cmp_lt0000 : STD_LOGIC; 
  signal N239_0 : STD_LOGIC; 
  signal N297_0 : STD_LOGIC; 
  signal U3_spriteonGrnd_and0000134_0 : STD_LOGIC; 
  signal U3_spriteonB4_and000028_0 : STD_LOGIC; 
  signal U3_spriteonB4_and000041_0 : STD_LOGIC; 
  signal U3_spriteonB5_and000059_0 : STD_LOGIC; 
  signal U3_spriteonGrnd_and000087_7034 : STD_LOGIC; 
  signal N128_0 : STD_LOGIC; 
  signal x7_an_2_mux000128_7036 : STD_LOGIC; 
  signal N245_0 : STD_LOGIC; 
  signal U3_spriteonB3_cmp_le0000112_0 : STD_LOGIC; 
  signal N235 : STD_LOGIC; 
  signal nes_nes_clk31_0 : STD_LOGIC; 
  signal U2_vidon_and00006_0 : STD_LOGIC; 
  signal U2_vidon_and00000_7044 : STD_LOGIC; 
  signal N247_0 : STD_LOGIC; 
  signal M2a_1_bdd0_0 : STD_LOGIC; 
  signal N100 : STD_LOGIC; 
  signal M2_0_bdd3_0 : STD_LOGIC; 
  signal M2a_1_bdd4_0 : STD_LOGIC; 
  signal N121 : STD_LOGIC; 
  signal N299 : STD_LOGIC; 
  signal U3_spriteonGrnd_and000064_0 : STD_LOGIC; 
  signal nes_a_reg_7053 : STD_LOGIC; 
  signal nes_b_reg_7054 : STD_LOGIC; 
  signal M1_22_bdd4 : STD_LOGIC; 
  signal M1a_27_82_0 : STD_LOGIC; 
  signal nes_sel_reg_7057 : STD_LOGIC; 
  signal N113_0 : STD_LOGIC; 
  signal N114 : STD_LOGIC; 
  signal N335_0 : STD_LOGIC; 
  signal U2_vidon_and000080_7061 : STD_LOGIC; 
  signal nes_right_reg_7062 : STD_LOGIC; 
  signal N369_0 : STD_LOGIC; 
  signal N249 : STD_LOGIC; 
  signal N377_0 : STD_LOGIC; 
  signal M1a_27_52_0 : STD_LOGIC; 
  signal M1_22_bdd7 : STD_LOGIC; 
  signal M1_21_bdd3_0 : STD_LOGIC; 
  signal M1a_22_18_0 : STD_LOGIC; 
  signal M1a_10_bdd0 : STD_LOGIC; 
  signal M1a_29_30_7071 : STD_LOGIC; 
  signal M1_29_bdd5_0 : STD_LOGIC; 
  signal N365 : STD_LOGIC; 
  signal M1_28_12_0 : STD_LOGIC; 
  signal nes_start_reg_7076 : STD_LOGIC; 
  signal N283 : STD_LOGIC; 
  signal M1_28_65_0 : STD_LOGIC; 
  signal nes_left_reg_7079 : STD_LOGIC; 
  signal nes_down_reg_7080 : STD_LOGIC; 
  signal M1_22_0_0 : STD_LOGIC; 
  signal M1_10_bdd0 : STD_LOGIC; 
  signal M1_21_5_0 : STD_LOGIC; 
  signal M1_12_bdd0 : STD_LOGIC; 
  signal M1_22_bdd0 : STD_LOGIC; 
  signal M1_29_74_0 : STD_LOGIC; 
  signal M1_23_bdd6 : STD_LOGIC; 
  signal M1_30_111_0 : STD_LOGIC; 
  signal M1_24_39_7089 : STD_LOGIC; 
  signal M2_2_bdd8_0 : STD_LOGIC; 
  signal M2_10_bdd14 : STD_LOGIC; 
  signal M1_28_27_7092 : STD_LOGIC; 
  signal M1_29_0_0 : STD_LOGIC; 
  signal M1_29_14_7094 : STD_LOGIC; 
  signal M1_29_35_0 : STD_LOGIC; 
  signal M1_29_60_7096 : STD_LOGIC; 
  signal M2_0_bdd18 : STD_LOGIC; 
  signal title_N11 : STD_LOGIC; 
  signal title_blue_1_254_7099 : STD_LOGIC; 
  signal N237_0 : STD_LOGIC; 
  signal title_blue_1_256_7101 : STD_LOGIC; 
  signal M2_1_bdd4_0 : STD_LOGIC; 
  signal U3_spriteonB1_and000036_7103 : STD_LOGIC; 
  signal U3_spriteonB1_and000048_0 : STD_LOGIC; 
  signal U3_spriteonB1_and000063_7105 : STD_LOGIC; 
  signal nes_up_reg_7106 : STD_LOGIC; 
  signal U3_spriteonB3_and000020_0 : STD_LOGIC; 
  signal U3_spriteonB2_and000040_0 : STD_LOGIC; 
  signal N303 : STD_LOGIC; 
  signal M2a_2_32_0 : STD_LOGIC; 
  signal M2_3_bdd1_0 : STD_LOGIC; 
  signal M2a_3_19_7112 : STD_LOGIC; 
  signal N223 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal M2_1_bdd1_0 : STD_LOGIC; 
  signal M2_7_14_7116 : STD_LOGIC; 
  signal U2_vidon_and0000105_0 : STD_LOGIC; 
  signal N11 : STD_LOGIC; 
  signal selector_red_0_14_0 : STD_LOGIC; 
  signal N130 : STD_LOGIC; 
  signal N277 : STD_LOGIC; 
  signal N345 : STD_LOGIC; 
  signal U3_tank1_angle_calc_0_DXMUX_7170 : STD_LOGIC; 
  signal U3_tank1_angle_calc_0_XORF_7168 : STD_LOGIC; 
  signal U3_tank1_angle_calc_0_CYINIT_7167 : STD_LOGIC; 
  signal U3_tank1_angle_calc_0_CYSELF_7161 : STD_LOGIC; 
  signal U3_tank1_angle_calc_0_DYMUX_7153 : STD_LOGIC; 
  signal U3_tank1_angle_calc_0_XORG_7151 : STD_LOGIC; 
  signal U3_tank1_angle_calc_0_CYMUXG_7150 : STD_LOGIC; 
  signal U3_Mcount_tank1_angle_calc_cy_0_Q : STD_LOGIC; 
  signal U3_tank1_angle_calc_0_LOGIC_ONE_7148 : STD_LOGIC; 
  signal U3_tank1_angle_calc_0_CYSELG_7142 : STD_LOGIC; 
  signal U3_tank1_angle_calc_0_SRINV_7140 : STD_LOGIC; 
  signal U3_tank1_angle_calc_0_CLKINV_7139 : STD_LOGIC; 
  signal U3_tank1_angle_calc_0_CEINV_7138 : STD_LOGIC; 
  signal U3_tank1_angle_calc_2_DXMUX_7226 : STD_LOGIC; 
  signal U3_tank1_angle_calc_2_XORF_7224 : STD_LOGIC; 
  signal U3_tank1_angle_calc_2_CYINIT_7223 : STD_LOGIC; 
  signal U3_tank1_angle_calc_2_DYMUX_7211 : STD_LOGIC; 
  signal U3_tank1_angle_calc_2_XORG_7209 : STD_LOGIC; 
  signal U3_Mcount_tank1_angle_calc_cy_2_Q : STD_LOGIC; 
  signal U3_tank1_angle_calc_2_CYSELF_7207 : STD_LOGIC; 
  signal U3_tank1_angle_calc_2_CYMUXFAST_7206 : STD_LOGIC; 
  signal U3_tank1_angle_calc_2_CYAND_7205 : STD_LOGIC; 
  signal U3_tank1_angle_calc_2_FASTCARRY_7204 : STD_LOGIC; 
  signal U3_tank1_angle_calc_2_CYMUXG2_7203 : STD_LOGIC; 
  signal U3_tank1_angle_calc_2_CYMUXF2_7202 : STD_LOGIC; 
  signal U3_tank1_angle_calc_2_LOGIC_ONE_7201 : STD_LOGIC; 
  signal U3_tank1_angle_calc_2_CYSELG_7193 : STD_LOGIC; 
  signal U3_tank1_angle_calc_2_SRINV_7191 : STD_LOGIC; 
  signal U3_tank1_angle_calc_2_CLKINV_7190 : STD_LOGIC; 
  signal U3_tank1_angle_calc_2_CEINV_7189 : STD_LOGIC; 
  signal U3_tank1_angle_calc_4_DXMUX_7282 : STD_LOGIC; 
  signal U3_tank1_angle_calc_4_XORF_7280 : STD_LOGIC; 
  signal U3_tank1_angle_calc_4_CYINIT_7279 : STD_LOGIC; 
  signal U3_tank1_angle_calc_4_DYMUX_7267 : STD_LOGIC; 
  signal U3_tank1_angle_calc_4_XORG_7265 : STD_LOGIC; 
  signal U3_Mcount_tank1_angle_calc_cy_4_Q : STD_LOGIC; 
  signal U3_tank1_angle_calc_4_CYSELF_7263 : STD_LOGIC; 
  signal U3_tank1_angle_calc_4_CYMUXFAST_7262 : STD_LOGIC; 
  signal U3_tank1_angle_calc_4_CYAND_7261 : STD_LOGIC; 
  signal U3_tank1_angle_calc_4_FASTCARRY_7260 : STD_LOGIC; 
  signal U3_tank1_angle_calc_4_CYMUXG2_7259 : STD_LOGIC; 
  signal U3_tank1_angle_calc_4_CYMUXF2_7258 : STD_LOGIC; 
  signal U3_tank1_angle_calc_4_LOGIC_ONE_7257 : STD_LOGIC; 
  signal U3_tank1_angle_calc_4_CYSELG_7251 : STD_LOGIC; 
  signal U3_tank1_angle_calc_4_SRINV_7249 : STD_LOGIC; 
  signal U3_tank1_angle_calc_4_CLKINV_7248 : STD_LOGIC; 
  signal U3_tank1_angle_calc_4_CEINV_7247 : STD_LOGIC; 
  signal U3_tank1_angle_calc_6_DXMUX_7331 : STD_LOGIC; 
  signal U3_tank1_angle_calc_6_XORF_7329 : STD_LOGIC; 
  signal U3_tank1_angle_calc_6_LOGIC_ONE_7328 : STD_LOGIC; 
  signal U3_tank1_angle_calc_6_CYINIT_7327 : STD_LOGIC; 
  signal U3_tank1_angle_calc_6_CYSELF_7321 : STD_LOGIC; 
  signal U3_tank1_angle_calc_6_DYMUX_7314 : STD_LOGIC; 
  signal U3_tank1_angle_calc_6_XORG_7312 : STD_LOGIC; 
  signal U3_Mcount_tank1_angle_calc_cy_6_Q : STD_LOGIC; 
  signal U3_tank1_angle_calc_6_SRINV_7304 : STD_LOGIC; 
  signal U3_tank1_angle_calc_6_CLKINV_7303 : STD_LOGIC; 
  signal U3_tank1_angle_calc_6_CEINV_7302 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYINIT_7366 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CY0F_7365 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYSELF_7357 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_1_BXINV_7355 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYMUXG_7354 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CY0G_7352 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYSELG_7344 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CY0F_7397 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYSELF_7388 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXFAST_7387 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYAND_7386 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_3_FASTCARRY_7385 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXG2_7384 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXF2_7383 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CY0G_7382 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYSELG_7374 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CY0F_7428 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYSELF_7419 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXFAST_7418 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYAND_7417 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_5_FASTCARRY_7416 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXG2_7415 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXF2_7414 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CY0G_7413 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYSELG_7406 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CY0F_7459 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYSELF_7452 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXFAST_7451 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYAND_7450 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_7_FASTCARRY_7449 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXG2_7448 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXF2_7447 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CY0G_7446 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYSELG_7438 : STD_LOGIC; 
  signal U3_spriteon1_cmp_ge0000_CY0F_7490 : STD_LOGIC; 
  signal U3_spriteon1_cmp_ge0000_CYSELF_7482 : STD_LOGIC; 
  signal U3_spriteon1_cmp_ge0000_CYMUXFAST_7481 : STD_LOGIC; 
  signal U3_spriteon1_cmp_ge0000_CYAND_7480 : STD_LOGIC; 
  signal U3_spriteon1_cmp_ge0000_FASTCARRY_7479 : STD_LOGIC; 
  signal U3_spriteon1_cmp_ge0000_CYMUXG2_7478 : STD_LOGIC; 
  signal U3_spriteon1_cmp_ge0000_CYMUXF2_7477 : STD_LOGIC; 
  signal U3_spriteon1_cmp_ge0000_CY0G_7476 : STD_LOGIC; 
  signal U3_spriteon1_cmp_ge0000_CYSELG_7470 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYINIT_7520 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CY0F_7519 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYSELF_7511 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_1_BXINV_7509 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYMUXG_7508 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CY0G_7506 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYSELG_7498 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CY0F_7551 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYSELF_7542 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXFAST_7541 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYAND_7540 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_3_FASTCARRY_7539 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXG2_7538 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXF2_7537 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CY0G_7536 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYSELG_7528 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CY0F_7582 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYSELF_7574 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXFAST_7573 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYAND_7572 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_5_FASTCARRY_7571 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXG2_7570 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXF2_7569 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CY0G_7568 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYSELG_7562 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CY0F_7615 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYSELF_7607 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXFAST_7606 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYAND_7605 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_7_FASTCARRY_7604 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXG2_7603 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXF2_7602 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CY0G_7601 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYSELG_7593 : STD_LOGIC; 
  signal U3_spriteon2f_cmp_le0000_CY0F_7648 : STD_LOGIC; 
  signal U3_spriteon2f_cmp_le0000_CYSELF_7640 : STD_LOGIC; 
  signal U3_spriteon2f_cmp_le0000_CYMUXFAST_7639 : STD_LOGIC; 
  signal U3_spriteon2f_cmp_le0000_CYAND_7638 : STD_LOGIC; 
  signal U3_spriteon2f_cmp_le0000_FASTCARRY_7637 : STD_LOGIC; 
  signal U3_spriteon2f_cmp_le0000_CYMUXG2_7636 : STD_LOGIC; 
  signal U3_spriteon2f_cmp_le0000_CYMUXF2_7635 : STD_LOGIC; 
  signal U3_spriteon2f_cmp_le0000_CY0G_7634 : STD_LOGIC; 
  signal U3_spriteon2f_cmp_le0000_CYSELG_7626 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy_1_CYINIT_7677 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy_1_CYSELF_7668 : STD_LOGIC; 
  signal U2_vcs_0_rt_7667 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy_1_BXINV_7666 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy_1_CYMUXG_7665 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy_1_LOGIC_ZERO_7663 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy_1_CYSELG_7654 : STD_LOGIC; 
  signal U2_vcs_1_rt_7653 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CY0F_7708 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CYSELF_7699 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CYMUXFAST_7698 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CYAND_7697 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_FASTCARRY_7696 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CYMUXG2_7695 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CYMUXF2_7694 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CY0G_7693 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CYSELG_7685 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CY0F_7739 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CYSELF_7730 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CYMUXFAST_7729 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CYAND_7728 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_FASTCARRY_7727 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CYMUXG2_7726 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CYMUXF2_7725 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CY0G_7724 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CYSELG_7716 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CY0F_7770 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CYSELF_7761 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CYMUXFAST_7760 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CYAND_7759 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_FASTCARRY_7758 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CYMUXG2_7757 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CYMUXF2_7756 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CY0G_7755 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CYSELG_7747 : STD_LOGIC; 
  signal U3_blue_and0002163_LOGIC_ONE_7797 : STD_LOGIC; 
  signal U3_blue_and0002163_CYINIT_7796 : STD_LOGIC; 
  signal U3_blue_and0002163_CYSELF_7788 : STD_LOGIC; 
  signal U3_blue_and0002163_7784 : STD_LOGIC; 
  signal U3_C1_0_DXMUX_7843 : STD_LOGIC; 
  signal U3_C1_0_XORF_7841 : STD_LOGIC; 
  signal U3_C1_0_CYINIT_7840 : STD_LOGIC; 
  signal U3_C1_0_CY0F_7839 : STD_LOGIC; 
  signal U3_C1_0_CYSELF_7832 : STD_LOGIC; 
  signal U3_C1_0_DYMUX_7825 : STD_LOGIC; 
  signal U3_C1_0_XORG_7823 : STD_LOGIC; 
  signal U3_C1_0_CYMUXG_7822 : STD_LOGIC; 
  signal U3_Mcount_C1_cy_0_Q : STD_LOGIC; 
  signal U3_C1_0_CY0G_7820 : STD_LOGIC; 
  signal U3_C1_0_CYSELG_7813 : STD_LOGIC; 
  signal U3_C1_0_CLKINV_7811 : STD_LOGIC; 
  signal U3_C1_0_CEINV_7810 : STD_LOGIC; 
  signal U3_C1_2_DXMUX_7896 : STD_LOGIC; 
  signal U3_C1_2_XORF_7894 : STD_LOGIC; 
  signal U3_C1_2_CYINIT_7893 : STD_LOGIC; 
  signal U3_C1_2_CY0F_7892 : STD_LOGIC; 
  signal U3_C1_2_DYMUX_7880 : STD_LOGIC; 
  signal U3_C1_2_XORG_7878 : STD_LOGIC; 
  signal U3_Mcount_C1_cy_2_Q : STD_LOGIC; 
  signal U3_C1_2_CYSELF_7876 : STD_LOGIC; 
  signal U3_C1_2_CYMUXFAST_7875 : STD_LOGIC; 
  signal U3_C1_2_CYAND_7874 : STD_LOGIC; 
  signal U3_C1_2_FASTCARRY_7873 : STD_LOGIC; 
  signal U3_C1_2_CYMUXG2_7872 : STD_LOGIC; 
  signal U3_C1_2_CYMUXF2_7871 : STD_LOGIC; 
  signal U3_C1_2_CY0G_7870 : STD_LOGIC; 
  signal U3_C1_2_CYSELG_7863 : STD_LOGIC; 
  signal U3_C1_2_CLKINV_7861 : STD_LOGIC; 
  signal U3_C1_2_CEINV_7860 : STD_LOGIC; 
  signal U3_C1_4_DXMUX_7949 : STD_LOGIC; 
  signal U3_C1_4_XORF_7947 : STD_LOGIC; 
  signal U3_C1_4_CYINIT_7946 : STD_LOGIC; 
  signal U3_C1_4_CY0F_7945 : STD_LOGIC; 
  signal U3_C1_4_DYMUX_7933 : STD_LOGIC; 
  signal U3_C1_4_XORG_7931 : STD_LOGIC; 
  signal U3_Mcount_C1_cy_4_Q : STD_LOGIC; 
  signal U3_C1_4_CYSELF_7929 : STD_LOGIC; 
  signal U3_C1_4_CYMUXFAST_7928 : STD_LOGIC; 
  signal U3_C1_4_CYAND_7927 : STD_LOGIC; 
  signal U3_C1_4_FASTCARRY_7926 : STD_LOGIC; 
  signal U3_C1_4_CYMUXG2_7925 : STD_LOGIC; 
  signal U3_C1_4_CYMUXF2_7924 : STD_LOGIC; 
  signal U3_C1_4_CY0G_7923 : STD_LOGIC; 
  signal U3_C1_4_CYSELG_7916 : STD_LOGIC; 
  signal U3_C1_4_CLKINV_7914 : STD_LOGIC; 
  signal U3_C1_4_CEINV_7913 : STD_LOGIC; 
  signal U3_C1_6_DXMUX_8002 : STD_LOGIC; 
  signal U3_C1_6_XORF_8000 : STD_LOGIC; 
  signal U3_C1_6_CYINIT_7999 : STD_LOGIC; 
  signal U3_C1_6_CY0F_7998 : STD_LOGIC; 
  signal U3_C1_6_DYMUX_7986 : STD_LOGIC; 
  signal U3_C1_6_XORG_7984 : STD_LOGIC; 
  signal U3_Mcount_C1_cy_6_Q : STD_LOGIC; 
  signal U3_C1_6_CYSELF_7982 : STD_LOGIC; 
  signal U3_C1_6_CYMUXFAST_7981 : STD_LOGIC; 
  signal U3_C1_6_CYAND_7980 : STD_LOGIC; 
  signal U3_C1_6_FASTCARRY_7979 : STD_LOGIC; 
  signal U3_C1_6_CYMUXG2_7978 : STD_LOGIC; 
  signal U3_C1_6_CYMUXF2_7977 : STD_LOGIC; 
  signal U3_C1_6_CY0G_7976 : STD_LOGIC; 
  signal U3_C1_6_CYSELG_7969 : STD_LOGIC; 
  signal U3_C1_6_CLKINV_7967 : STD_LOGIC; 
  signal U3_C1_6_CEINV_7966 : STD_LOGIC; 
  signal U3_C1_8_DXMUX_8047 : STD_LOGIC; 
  signal U3_C1_8_XORF_8045 : STD_LOGIC; 
  signal U3_C1_8_CYINIT_8044 : STD_LOGIC; 
  signal U3_C1_8_CY0F_8043 : STD_LOGIC; 
  signal U3_C1_8_CYSELF_8036 : STD_LOGIC; 
  signal U3_C1_8_DYMUX_8030 : STD_LOGIC; 
  signal U3_C1_8_XORG_8028 : STD_LOGIC; 
  signal U3_Mcount_C1_cy_8_Q : STD_LOGIC; 
  signal U3_C1_8_CLKINV_8019 : STD_LOGIC; 
  signal U3_C1_8_CEINV_8018 : STD_LOGIC; 
  signal U3_C2_0_DXMUX_8097 : STD_LOGIC; 
  signal U3_C2_0_XORF_8095 : STD_LOGIC; 
  signal U3_C2_0_CYINIT_8094 : STD_LOGIC; 
  signal U3_C2_0_CY0F_8093 : STD_LOGIC; 
  signal U3_C2_0_CYSELF_8086 : STD_LOGIC; 
  signal U3_C2_0_DYMUX_8079 : STD_LOGIC; 
  signal U3_C2_0_XORG_8077 : STD_LOGIC; 
  signal U3_C2_0_CYMUXG_8076 : STD_LOGIC; 
  signal U3_Mcount_C2_cy_0_Q : STD_LOGIC; 
  signal U3_C2_0_CY0G_8074 : STD_LOGIC; 
  signal U3_C2_0_CYSELG_8067 : STD_LOGIC; 
  signal U3_C2_0_CLKINV_8065 : STD_LOGIC; 
  signal U3_C2_0_CEINV_8064 : STD_LOGIC; 
  signal U3_C2_2_DXMUX_8150 : STD_LOGIC; 
  signal U3_C2_2_XORF_8148 : STD_LOGIC; 
  signal U3_C2_2_CYINIT_8147 : STD_LOGIC; 
  signal U3_C2_2_CY0F_8146 : STD_LOGIC; 
  signal U3_C2_2_DYMUX_8134 : STD_LOGIC; 
  signal U3_C2_2_XORG_8132 : STD_LOGIC; 
  signal U3_Mcount_C2_cy_2_Q : STD_LOGIC; 
  signal U3_C2_2_CYSELF_8130 : STD_LOGIC; 
  signal U3_C2_2_CYMUXFAST_8129 : STD_LOGIC; 
  signal U3_C2_2_CYAND_8128 : STD_LOGIC; 
  signal U3_C2_2_FASTCARRY_8127 : STD_LOGIC; 
  signal U3_C2_2_CYMUXG2_8126 : STD_LOGIC; 
  signal U3_C2_2_CYMUXF2_8125 : STD_LOGIC; 
  signal U3_C2_2_CY0G_8124 : STD_LOGIC; 
  signal U3_C2_2_CYSELG_8117 : STD_LOGIC; 
  signal U3_C2_2_CLKINV_8115 : STD_LOGIC; 
  signal U3_C2_2_CEINV_8114 : STD_LOGIC; 
  signal U3_C2_4_DXMUX_8203 : STD_LOGIC; 
  signal U3_C2_4_XORF_8201 : STD_LOGIC; 
  signal U3_C2_4_CYINIT_8200 : STD_LOGIC; 
  signal U3_C2_4_CY0F_8199 : STD_LOGIC; 
  signal U3_C2_4_DYMUX_8187 : STD_LOGIC; 
  signal U3_C2_4_XORG_8185 : STD_LOGIC; 
  signal U3_Mcount_C2_cy_4_Q : STD_LOGIC; 
  signal U3_C2_4_CYSELF_8183 : STD_LOGIC; 
  signal U3_C2_4_CYMUXFAST_8182 : STD_LOGIC; 
  signal U3_C2_4_CYAND_8181 : STD_LOGIC; 
  signal U3_C2_4_FASTCARRY_8180 : STD_LOGIC; 
  signal U3_C2_4_CYMUXG2_8179 : STD_LOGIC; 
  signal U3_C2_4_CYMUXF2_8178 : STD_LOGIC; 
  signal U3_C2_4_CY0G_8177 : STD_LOGIC; 
  signal U3_C2_4_CYSELG_8170 : STD_LOGIC; 
  signal U3_C2_4_CLKINV_8168 : STD_LOGIC; 
  signal U3_C2_4_CEINV_8167 : STD_LOGIC; 
  signal U3_C2_6_DXMUX_8256 : STD_LOGIC; 
  signal U3_C2_6_XORF_8254 : STD_LOGIC; 
  signal U3_C2_6_CYINIT_8253 : STD_LOGIC; 
  signal U3_C2_6_CY0F_8252 : STD_LOGIC; 
  signal U3_C2_6_DYMUX_8240 : STD_LOGIC; 
  signal U3_C2_6_XORG_8238 : STD_LOGIC; 
  signal U3_Mcount_C2_cy_6_Q : STD_LOGIC; 
  signal U3_C2_6_CYSELF_8236 : STD_LOGIC; 
  signal U3_C2_6_CYMUXFAST_8235 : STD_LOGIC; 
  signal U3_C2_6_CYAND_8234 : STD_LOGIC; 
  signal U3_C2_6_FASTCARRY_8233 : STD_LOGIC; 
  signal U3_C2_6_CYMUXG2_8232 : STD_LOGIC; 
  signal U3_C2_6_CYMUXF2_8231 : STD_LOGIC; 
  signal U3_C2_6_CY0G_8230 : STD_LOGIC; 
  signal U3_C2_6_CYSELG_8223 : STD_LOGIC; 
  signal U3_C2_6_CLKINV_8221 : STD_LOGIC; 
  signal U3_C2_6_CEINV_8220 : STD_LOGIC; 
  signal U3_C2_8_DXMUX_8301 : STD_LOGIC; 
  signal U3_C2_8_XORF_8299 : STD_LOGIC; 
  signal U3_C2_8_CYINIT_8298 : STD_LOGIC; 
  signal U3_C2_8_CY0F_8297 : STD_LOGIC; 
  signal U3_C2_8_CYSELF_8290 : STD_LOGIC; 
  signal U3_C2_8_DYMUX_8284 : STD_LOGIC; 
  signal U3_C2_8_XORG_8282 : STD_LOGIC; 
  signal U3_Mcount_C2_cy_8_Q : STD_LOGIC; 
  signal U3_C2_8_CLKINV_8273 : STD_LOGIC; 
  signal U3_C2_8_CEINV_8272 : STD_LOGIC; 
  signal U3_tank2_angle_calc_0_DXMUX_8353 : STD_LOGIC; 
  signal U3_tank2_angle_calc_0_XORF_8351 : STD_LOGIC; 
  signal U3_tank2_angle_calc_0_CYINIT_8350 : STD_LOGIC; 
  signal U3_tank2_angle_calc_0_CYSELF_8344 : STD_LOGIC; 
  signal U3_tank2_angle_calc_0_DYMUX_8336 : STD_LOGIC; 
  signal U3_tank2_angle_calc_0_XORG_8334 : STD_LOGIC; 
  signal U3_tank2_angle_calc_0_CYMUXG_8333 : STD_LOGIC; 
  signal U3_Mcount_tank2_angle_calc_cy_0_Q : STD_LOGIC; 
  signal U3_tank2_angle_calc_0_LOGIC_ONE_8331 : STD_LOGIC; 
  signal U3_tank2_angle_calc_0_CYSELG_8325 : STD_LOGIC; 
  signal U3_tank2_angle_calc_0_SRINV_8323 : STD_LOGIC; 
  signal U3_tank2_angle_calc_0_CLKINV_8322 : STD_LOGIC; 
  signal U3_tank2_angle_calc_0_CEINV_8321 : STD_LOGIC; 
  signal U3_tank2_angle_calc_2_DXMUX_8409 : STD_LOGIC; 
  signal U3_tank2_angle_calc_2_XORF_8407 : STD_LOGIC; 
  signal U3_tank2_angle_calc_2_CYINIT_8406 : STD_LOGIC; 
  signal U3_tank2_angle_calc_2_DYMUX_8394 : STD_LOGIC; 
  signal U3_tank2_angle_calc_2_XORG_8392 : STD_LOGIC; 
  signal U3_Mcount_tank2_angle_calc_cy_2_Q : STD_LOGIC; 
  signal U3_tank2_angle_calc_2_CYSELF_8390 : STD_LOGIC; 
  signal U3_tank2_angle_calc_2_CYMUXFAST_8389 : STD_LOGIC; 
  signal U3_tank2_angle_calc_2_CYAND_8388 : STD_LOGIC; 
  signal U3_tank2_angle_calc_2_FASTCARRY_8387 : STD_LOGIC; 
  signal U3_tank2_angle_calc_2_CYMUXG2_8386 : STD_LOGIC; 
  signal U3_tank2_angle_calc_2_CYMUXF2_8385 : STD_LOGIC; 
  signal U3_tank2_angle_calc_2_LOGIC_ONE_8384 : STD_LOGIC; 
  signal U3_tank2_angle_calc_2_CYSELG_8376 : STD_LOGIC; 
  signal U3_tank2_angle_calc_2_SRINV_8374 : STD_LOGIC; 
  signal U3_tank2_angle_calc_2_CLKINV_8373 : STD_LOGIC; 
  signal U3_tank2_angle_calc_2_CEINV_8372 : STD_LOGIC; 
  signal U3_tank2_angle_calc_4_DXMUX_8465 : STD_LOGIC; 
  signal U3_tank2_angle_calc_4_XORF_8463 : STD_LOGIC; 
  signal U3_tank2_angle_calc_4_CYINIT_8462 : STD_LOGIC; 
  signal U3_tank2_angle_calc_4_DYMUX_8450 : STD_LOGIC; 
  signal U3_tank2_angle_calc_4_XORG_8448 : STD_LOGIC; 
  signal U3_Mcount_tank2_angle_calc_cy_4_Q : STD_LOGIC; 
  signal U3_tank2_angle_calc_4_CYSELF_8446 : STD_LOGIC; 
  signal U3_tank2_angle_calc_4_CYMUXFAST_8445 : STD_LOGIC; 
  signal U3_tank2_angle_calc_4_CYAND_8444 : STD_LOGIC; 
  signal U3_tank2_angle_calc_4_FASTCARRY_8443 : STD_LOGIC; 
  signal U3_tank2_angle_calc_4_CYMUXG2_8442 : STD_LOGIC; 
  signal U3_tank2_angle_calc_4_CYMUXF2_8441 : STD_LOGIC; 
  signal U3_tank2_angle_calc_4_LOGIC_ONE_8440 : STD_LOGIC; 
  signal U3_tank2_angle_calc_4_CYSELG_8434 : STD_LOGIC; 
  signal U3_tank2_angle_calc_4_SRINV_8432 : STD_LOGIC; 
  signal U3_tank2_angle_calc_4_CLKINV_8431 : STD_LOGIC; 
  signal U3_tank2_angle_calc_4_CEINV_8430 : STD_LOGIC; 
  signal U3_tank2_angle_calc_6_DXMUX_8514 : STD_LOGIC; 
  signal U3_tank2_angle_calc_6_XORF_8512 : STD_LOGIC; 
  signal U3_tank2_angle_calc_6_LOGIC_ONE_8511 : STD_LOGIC; 
  signal U3_tank2_angle_calc_6_CYINIT_8510 : STD_LOGIC; 
  signal U3_tank2_angle_calc_6_CYSELF_8504 : STD_LOGIC; 
  signal U3_tank2_angle_calc_6_DYMUX_8497 : STD_LOGIC; 
  signal U3_tank2_angle_calc_6_XORG_8495 : STD_LOGIC; 
  signal U3_Mcount_tank2_angle_calc_cy_6_Q : STD_LOGIC; 
  signal U3_tank2_angle_calc_6_SRINV_8487 : STD_LOGIC; 
  signal U3_tank2_angle_calc_6_CLKINV_8486 : STD_LOGIC; 
  signal U3_tank2_angle_calc_6_CEINV_8485 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYINIT_8549 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CY0F_8548 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYSELF_8540 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_1_BXINV_8538 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYMUXG_8537 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CY0G_8535 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYSELG_8527 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CY0F_8580 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYSELF_8571 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXFAST_8570 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYAND_8569 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_3_FASTCARRY_8568 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXG2_8567 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXF2_8566 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CY0G_8565 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYSELG_8557 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CY0F_8611 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYSELF_8602 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXFAST_8601 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYAND_8600 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_5_FASTCARRY_8599 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXG2_8598 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXF2_8597 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CY0G_8596 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYSELG_8589 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CY0F_8642 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYSELF_8635 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXFAST_8634 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYAND_8633 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_7_FASTCARRY_8632 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXG2_8631 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXF2_8630 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CY0G_8629 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYSELG_8621 : STD_LOGIC; 
  signal U3_spriteon2_cmp_ge0000_CY0F_8673 : STD_LOGIC; 
  signal U3_spriteon2_cmp_ge0000_CYSELF_8665 : STD_LOGIC; 
  signal U3_spriteon2_cmp_ge0000_CYMUXFAST_8664 : STD_LOGIC; 
  signal U3_spriteon2_cmp_ge0000_CYAND_8663 : STD_LOGIC; 
  signal U3_spriteon2_cmp_ge0000_FASTCARRY_8662 : STD_LOGIC; 
  signal U3_spriteon2_cmp_ge0000_CYMUXG2_8661 : STD_LOGIC; 
  signal U3_spriteon2_cmp_ge0000_CYMUXF2_8660 : STD_LOGIC; 
  signal U3_spriteon2_cmp_ge0000_CY0G_8659 : STD_LOGIC; 
  signal U3_spriteon2_cmp_ge0000_CYSELG_8653 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_1_CYINIT_8703 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_1_CY0F_8702 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_1_CYSELF_8694 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_1_BXINV_8692 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_1_CYMUXG_8691 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_1_CY0G_8689 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_1_CYSELG_8682 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CY0F_8734 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CYSELF_8727 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CYMUXFAST_8726 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CYAND_8725 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_FASTCARRY_8724 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CYMUXG2_8723 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CYMUXF2_8722 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CY0G_8721 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CYSELG_8713 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CY0F_8765 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CYSELF_8757 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CYMUXFAST_8756 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CYAND_8755 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_FASTCARRY_8754 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CYMUXG2_8753 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CYMUXF2_8752 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CY0G_8751 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CYSELG_8745 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CY0F_8796 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CYSELF_8788 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CYMUXFAST_8787 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CYAND_8786 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_FASTCARRY_8785 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CYMUXG2_8784 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CYMUXF2_8783 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CY0G_8782 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CYSELG_8776 : STD_LOGIC; 
  signal N161_LOGIC_ONE_8823 : STD_LOGIC; 
  signal N161_CYINIT_8822 : STD_LOGIC; 
  signal N161_CYSELF_8814 : STD_LOGIC; 
  signal N161 : STD_LOGIC; 
  signal U2_Result_0_XORF_8858 : STD_LOGIC; 
  signal U2_Result_0_LOGIC_ONE_8857 : STD_LOGIC; 
  signal U2_Result_0_CYINIT_8856 : STD_LOGIC; 
  signal U2_Result_0_CYSELF_8847 : STD_LOGIC; 
  signal U2_Result_0_BXINV_8845 : STD_LOGIC; 
  signal U2_Result_0_XORG_8843 : STD_LOGIC; 
  signal U2_Result_0_CYMUXG_8842 : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_0_Q : STD_LOGIC; 
  signal U2_Result_0_LOGIC_ZERO_8840 : STD_LOGIC; 
  signal U2_Result_0_CYSELG_8831 : STD_LOGIC; 
  signal U2_Result_0_G : STD_LOGIC; 
  signal U2_Result_2_XORF_8896 : STD_LOGIC; 
  signal U2_Result_2_CYINIT_8895 : STD_LOGIC; 
  signal U2_Result_2_F : STD_LOGIC; 
  signal U2_Result_2_XORG_8884 : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_2_Q : STD_LOGIC; 
  signal U2_Result_2_CYSELF_8882 : STD_LOGIC; 
  signal U2_Result_2_CYMUXFAST_8881 : STD_LOGIC; 
  signal U2_Result_2_CYAND_8880 : STD_LOGIC; 
  signal U2_Result_2_FASTCARRY_8879 : STD_LOGIC; 
  signal U2_Result_2_CYMUXG2_8878 : STD_LOGIC; 
  signal U2_Result_2_CYMUXF2_8877 : STD_LOGIC; 
  signal U2_Result_2_LOGIC_ZERO_8876 : STD_LOGIC; 
  signal U2_Result_2_CYSELG_8867 : STD_LOGIC; 
  signal U2_Result_2_G : STD_LOGIC; 
  signal U2_Result_4_XORF_8934 : STD_LOGIC; 
  signal U2_Result_4_CYINIT_8933 : STD_LOGIC; 
  signal U2_Result_4_F : STD_LOGIC; 
  signal U2_Result_4_XORG_8922 : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_4_Q : STD_LOGIC; 
  signal U2_Result_4_CYSELF_8920 : STD_LOGIC; 
  signal U2_Result_4_CYMUXFAST_8919 : STD_LOGIC; 
  signal U2_Result_4_CYAND_8918 : STD_LOGIC; 
  signal U2_Result_4_FASTCARRY_8917 : STD_LOGIC; 
  signal U2_Result_4_CYMUXG2_8916 : STD_LOGIC; 
  signal U2_Result_4_CYMUXF2_8915 : STD_LOGIC; 
  signal U2_Result_4_LOGIC_ZERO_8914 : STD_LOGIC; 
  signal U2_Result_4_CYSELG_8905 : STD_LOGIC; 
  signal U2_Result_4_G : STD_LOGIC; 
  signal U2_Result_6_XORF_8972 : STD_LOGIC; 
  signal U2_Result_6_CYINIT_8971 : STD_LOGIC; 
  signal U2_Result_6_F : STD_LOGIC; 
  signal U2_Result_6_XORG_8960 : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_6_Q : STD_LOGIC; 
  signal U2_Result_6_CYSELF_8958 : STD_LOGIC; 
  signal U2_Result_6_CYMUXFAST_8957 : STD_LOGIC; 
  signal U2_Result_6_CYAND_8956 : STD_LOGIC; 
  signal U2_Result_6_FASTCARRY_8955 : STD_LOGIC; 
  signal U2_Result_6_CYMUXG2_8954 : STD_LOGIC; 
  signal U2_Result_6_CYMUXF2_8953 : STD_LOGIC; 
  signal U2_Result_6_LOGIC_ZERO_8952 : STD_LOGIC; 
  signal U2_Result_6_CYSELG_8943 : STD_LOGIC; 
  signal U2_Result_6_G : STD_LOGIC; 
  signal U2_Result_8_XORF_9003 : STD_LOGIC; 
  signal U2_Result_8_LOGIC_ZERO_9002 : STD_LOGIC; 
  signal U2_Result_8_CYINIT_9001 : STD_LOGIC; 
  signal U2_Result_8_CYSELF_8992 : STD_LOGIC; 
  signal U2_Result_8_F : STD_LOGIC; 
  signal U2_Result_8_XORG_8989 : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_8_Q : STD_LOGIC; 
  signal U2_vcs_9_rt_8986 : STD_LOGIC; 
  signal U3_xpix1_0_XORF_9039 : STD_LOGIC; 
  signal U3_xpix1_0_CYINIT_9038 : STD_LOGIC; 
  signal U3_xpix1_0_CY0F_9037 : STD_LOGIC; 
  signal U3_xpix1_0_CYSELF_9029 : STD_LOGIC; 
  signal U3_xpix1_0_BXINV_9027 : STD_LOGIC; 
  signal U3_xpix1_0_XORG_9025 : STD_LOGIC; 
  signal U3_xpix1_0_CYMUXG_9024 : STD_LOGIC; 
  signal U3_xpix1_0_CY0G_9022 : STD_LOGIC; 
  signal U3_xpix1_0_CYSELG_9014 : STD_LOGIC; 
  signal U3_xpix1_2_XORF_9078 : STD_LOGIC; 
  signal U3_xpix1_2_CYINIT_9077 : STD_LOGIC; 
  signal U3_xpix1_2_CY0F_9076 : STD_LOGIC; 
  signal U3_xpix1_2_XORG_9066 : STD_LOGIC; 
  signal U3_xpix1_2_CYSELF_9064 : STD_LOGIC; 
  signal U3_xpix1_2_CYMUXFAST_9063 : STD_LOGIC; 
  signal U3_xpix1_2_CYAND_9062 : STD_LOGIC; 
  signal U3_xpix1_2_FASTCARRY_9061 : STD_LOGIC; 
  signal U3_xpix1_2_CYMUXG2_9060 : STD_LOGIC; 
  signal U3_xpix1_2_CYMUXF2_9059 : STD_LOGIC; 
  signal U3_xpix1_2_CY0G_9058 : STD_LOGIC; 
  signal U3_xpix1_2_CYSELG_9050 : STD_LOGIC; 
  signal U3_xpix1_4_XORF_9105 : STD_LOGIC; 
  signal U3_xpix1_4_CYINIT_9104 : STD_LOGIC; 
  signal U3_Madd_spriteon1_addsub0001_cy_5_Q : STD_LOGIC; 
  signal x7_clkdiv_0_DXMUX_9154 : STD_LOGIC; 
  signal x7_clkdiv_0_XORF_9152 : STD_LOGIC; 
  signal x7_clkdiv_0_LOGIC_ONE_9151 : STD_LOGIC; 
  signal x7_clkdiv_0_CYINIT_9150 : STD_LOGIC; 
  signal x7_clkdiv_0_CYSELF_9141 : STD_LOGIC; 
  signal x7_clkdiv_0_BXINV_9139 : STD_LOGIC; 
  signal x7_clkdiv_0_DYMUX_9132 : STD_LOGIC; 
  signal x7_clkdiv_0_XORG_9130 : STD_LOGIC; 
  signal x7_clkdiv_0_CYMUXG_9129 : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_0_Q : STD_LOGIC; 
  signal x7_clkdiv_0_LOGIC_ZERO_9127 : STD_LOGIC; 
  signal x7_clkdiv_0_CYSELG_9118 : STD_LOGIC; 
  signal x7_clkdiv_0_G : STD_LOGIC; 
  signal x7_clkdiv_0_SRINV_9116 : STD_LOGIC; 
  signal x7_clkdiv_0_CLKINV_9115 : STD_LOGIC; 
  signal x7_clkdiv_2_DXMUX_9210 : STD_LOGIC; 
  signal x7_clkdiv_2_XORF_9208 : STD_LOGIC; 
  signal x7_clkdiv_2_CYINIT_9207 : STD_LOGIC; 
  signal x7_clkdiv_2_F : STD_LOGIC; 
  signal x7_clkdiv_2_DYMUX_9191 : STD_LOGIC; 
  signal x7_clkdiv_2_XORG_9189 : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_2_Q : STD_LOGIC; 
  signal x7_clkdiv_2_CYSELF_9187 : STD_LOGIC; 
  signal x7_clkdiv_2_CYMUXFAST_9186 : STD_LOGIC; 
  signal x7_clkdiv_2_CYAND_9185 : STD_LOGIC; 
  signal x7_clkdiv_2_FASTCARRY_9184 : STD_LOGIC; 
  signal x7_clkdiv_2_CYMUXG2_9183 : STD_LOGIC; 
  signal x7_clkdiv_2_CYMUXF2_9182 : STD_LOGIC; 
  signal x7_clkdiv_2_LOGIC_ZERO_9181 : STD_LOGIC; 
  signal x7_clkdiv_2_CYSELG_9172 : STD_LOGIC; 
  signal x7_clkdiv_2_G : STD_LOGIC; 
  signal x7_clkdiv_2_SRINV_9170 : STD_LOGIC; 
  signal x7_clkdiv_2_CLKINV_9169 : STD_LOGIC; 
  signal x7_clkdiv_4_FFY_RST : STD_LOGIC; 
  signal x7_clkdiv_4_FFX_RST : STD_LOGIC; 
  signal x7_clkdiv_4_DXMUX_9266 : STD_LOGIC; 
  signal x7_clkdiv_4_XORF_9264 : STD_LOGIC; 
  signal x7_clkdiv_4_CYINIT_9263 : STD_LOGIC; 
  signal x7_clkdiv_4_F : STD_LOGIC; 
  signal x7_clkdiv_4_DYMUX_9247 : STD_LOGIC; 
  signal x7_clkdiv_4_XORG_9245 : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_4_Q : STD_LOGIC; 
  signal x7_clkdiv_4_CYSELF_9243 : STD_LOGIC; 
  signal x7_clkdiv_4_CYMUXFAST_9242 : STD_LOGIC; 
  signal x7_clkdiv_4_CYAND_9241 : STD_LOGIC; 
  signal x7_clkdiv_4_FASTCARRY_9240 : STD_LOGIC; 
  signal x7_clkdiv_4_CYMUXG2_9239 : STD_LOGIC; 
  signal x7_clkdiv_4_CYMUXF2_9238 : STD_LOGIC; 
  signal x7_clkdiv_4_LOGIC_ZERO_9237 : STD_LOGIC; 
  signal x7_clkdiv_4_CYSELG_9228 : STD_LOGIC; 
  signal x7_clkdiv_4_G : STD_LOGIC; 
  signal x7_clkdiv_4_SRINV_9226 : STD_LOGIC; 
  signal x7_clkdiv_4_CLKINV_9225 : STD_LOGIC; 
  signal x7_clkdiv_6_DXMUX_9322 : STD_LOGIC; 
  signal x7_clkdiv_6_XORF_9320 : STD_LOGIC; 
  signal x7_clkdiv_6_CYINIT_9319 : STD_LOGIC; 
  signal x7_clkdiv_6_F : STD_LOGIC; 
  signal x7_clkdiv_6_DYMUX_9303 : STD_LOGIC; 
  signal x7_clkdiv_6_XORG_9301 : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_6_Q : STD_LOGIC; 
  signal x7_clkdiv_6_CYSELF_9299 : STD_LOGIC; 
  signal x7_clkdiv_6_CYMUXFAST_9298 : STD_LOGIC; 
  signal x7_clkdiv_6_CYAND_9297 : STD_LOGIC; 
  signal x7_clkdiv_6_FASTCARRY_9296 : STD_LOGIC; 
  signal x7_clkdiv_6_CYMUXG2_9295 : STD_LOGIC; 
  signal x7_clkdiv_6_CYMUXF2_9294 : STD_LOGIC; 
  signal x7_clkdiv_6_LOGIC_ZERO_9293 : STD_LOGIC; 
  signal x7_clkdiv_6_CYSELG_9284 : STD_LOGIC; 
  signal x7_clkdiv_6_G : STD_LOGIC; 
  signal x7_clkdiv_6_SRINV_9282 : STD_LOGIC; 
  signal x7_clkdiv_6_CLKINV_9281 : STD_LOGIC; 
  signal x7_clkdiv_8_DXMUX_9378 : STD_LOGIC; 
  signal x7_clkdiv_8_XORF_9376 : STD_LOGIC; 
  signal x7_clkdiv_8_CYINIT_9375 : STD_LOGIC; 
  signal x7_clkdiv_8_F : STD_LOGIC; 
  signal x7_clkdiv_8_DYMUX_9359 : STD_LOGIC; 
  signal x7_clkdiv_8_XORG_9357 : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_8_Q : STD_LOGIC; 
  signal x7_clkdiv_8_CYSELF_9355 : STD_LOGIC; 
  signal x7_clkdiv_8_CYMUXFAST_9354 : STD_LOGIC; 
  signal x7_clkdiv_8_CYAND_9353 : STD_LOGIC; 
  signal x7_clkdiv_8_FASTCARRY_9352 : STD_LOGIC; 
  signal x7_clkdiv_8_CYMUXG2_9351 : STD_LOGIC; 
  signal x7_clkdiv_8_CYMUXF2_9350 : STD_LOGIC; 
  signal x7_clkdiv_8_LOGIC_ZERO_9349 : STD_LOGIC; 
  signal x7_clkdiv_8_CYSELG_9340 : STD_LOGIC; 
  signal x7_clkdiv_8_G : STD_LOGIC; 
  signal x7_clkdiv_8_SRINV_9338 : STD_LOGIC; 
  signal x7_clkdiv_8_CLKINV_9337 : STD_LOGIC; 
  signal x7_clkdiv_10_FFX_RST : STD_LOGIC; 
  signal x7_clkdiv_10_DXMUX_9434 : STD_LOGIC; 
  signal x7_clkdiv_10_XORF_9432 : STD_LOGIC; 
  signal x7_clkdiv_10_CYINIT_9431 : STD_LOGIC; 
  signal x7_clkdiv_10_F : STD_LOGIC; 
  signal x7_clkdiv_10_DYMUX_9415 : STD_LOGIC; 
  signal x7_clkdiv_10_XORG_9413 : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_10_Q : STD_LOGIC; 
  signal x7_clkdiv_10_CYSELF_9411 : STD_LOGIC; 
  signal x7_clkdiv_10_CYMUXFAST_9410 : STD_LOGIC; 
  signal x7_clkdiv_10_CYAND_9409 : STD_LOGIC; 
  signal x7_clkdiv_10_FASTCARRY_9408 : STD_LOGIC; 
  signal x7_clkdiv_10_CYMUXG2_9407 : STD_LOGIC; 
  signal x7_clkdiv_10_CYMUXF2_9406 : STD_LOGIC; 
  signal x7_clkdiv_10_LOGIC_ZERO_9405 : STD_LOGIC; 
  signal x7_clkdiv_10_CYSELG_9396 : STD_LOGIC; 
  signal x7_clkdiv_10_G : STD_LOGIC; 
  signal x7_clkdiv_10_SRINV_9394 : STD_LOGIC; 
  signal x7_clkdiv_10_CLKINV_9393 : STD_LOGIC; 
  signal x7_clkdiv_12_FFY_RST : STD_LOGIC; 
  signal x7_clkdiv_12_DXMUX_9490 : STD_LOGIC; 
  signal x7_clkdiv_12_XORF_9488 : STD_LOGIC; 
  signal x7_clkdiv_12_CYINIT_9487 : STD_LOGIC; 
  signal x7_clkdiv_12_F : STD_LOGIC; 
  signal x7_clkdiv_12_DYMUX_9471 : STD_LOGIC; 
  signal x7_clkdiv_12_XORG_9469 : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_12_Q : STD_LOGIC; 
  signal x7_clkdiv_12_CYSELF_9467 : STD_LOGIC; 
  signal x7_clkdiv_12_CYMUXFAST_9466 : STD_LOGIC; 
  signal x7_clkdiv_12_CYAND_9465 : STD_LOGIC; 
  signal x7_clkdiv_12_FASTCARRY_9464 : STD_LOGIC; 
  signal x7_clkdiv_12_CYMUXG2_9463 : STD_LOGIC; 
  signal x7_clkdiv_12_CYMUXF2_9462 : STD_LOGIC; 
  signal x7_clkdiv_12_LOGIC_ZERO_9461 : STD_LOGIC; 
  signal x7_clkdiv_12_CYSELG_9452 : STD_LOGIC; 
  signal x7_clkdiv_12_G : STD_LOGIC; 
  signal x7_clkdiv_12_SRINV_9450 : STD_LOGIC; 
  signal x7_clkdiv_12_CLKINV_9449 : STD_LOGIC; 
  signal x7_clkdiv_14_DXMUX_9546 : STD_LOGIC; 
  signal x7_clkdiv_14_XORF_9544 : STD_LOGIC; 
  signal x7_clkdiv_14_CYINIT_9543 : STD_LOGIC; 
  signal x7_clkdiv_14_F : STD_LOGIC; 
  signal x7_clkdiv_14_DYMUX_9527 : STD_LOGIC; 
  signal x7_clkdiv_14_XORG_9525 : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_14_Q : STD_LOGIC; 
  signal x7_clkdiv_14_CYSELF_9523 : STD_LOGIC; 
  signal x7_clkdiv_14_CYMUXFAST_9522 : STD_LOGIC; 
  signal x7_clkdiv_14_CYAND_9521 : STD_LOGIC; 
  signal x7_clkdiv_14_FASTCARRY_9520 : STD_LOGIC; 
  signal x7_clkdiv_14_CYMUXG2_9519 : STD_LOGIC; 
  signal x7_clkdiv_14_CYMUXF2_9518 : STD_LOGIC; 
  signal x7_clkdiv_14_LOGIC_ZERO_9517 : STD_LOGIC; 
  signal x7_clkdiv_14_CYSELG_9508 : STD_LOGIC; 
  signal x7_clkdiv_14_G : STD_LOGIC; 
  signal x7_clkdiv_14_SRINV_9506 : STD_LOGIC; 
  signal x7_clkdiv_14_CLKINV_9505 : STD_LOGIC; 
  signal x7_clkdiv_16_DXMUX_9602 : STD_LOGIC; 
  signal x7_clkdiv_16_XORF_9600 : STD_LOGIC; 
  signal x7_clkdiv_16_CYINIT_9599 : STD_LOGIC; 
  signal x7_clkdiv_16_F : STD_LOGIC; 
  signal x7_clkdiv_16_DYMUX_9583 : STD_LOGIC; 
  signal x7_clkdiv_16_XORG_9581 : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_16_Q : STD_LOGIC; 
  signal x7_clkdiv_16_CYSELF_9579 : STD_LOGIC; 
  signal x7_clkdiv_16_CYMUXFAST_9578 : STD_LOGIC; 
  signal x7_clkdiv_16_CYAND_9577 : STD_LOGIC; 
  signal x7_clkdiv_16_FASTCARRY_9576 : STD_LOGIC; 
  signal x7_clkdiv_16_CYMUXG2_9575 : STD_LOGIC; 
  signal x7_clkdiv_16_CYMUXF2_9574 : STD_LOGIC; 
  signal x7_clkdiv_16_LOGIC_ZERO_9573 : STD_LOGIC; 
  signal x7_clkdiv_16_CYSELG_9564 : STD_LOGIC; 
  signal x7_clkdiv_16_G : STD_LOGIC; 
  signal x7_clkdiv_16_SRINV_9562 : STD_LOGIC; 
  signal x7_clkdiv_16_CLKINV_9561 : STD_LOGIC; 
  signal x7_clkdiv_18_FFX_RST : STD_LOGIC; 
  signal x7_clkdiv_18_DXMUX_9651 : STD_LOGIC; 
  signal x7_clkdiv_18_XORF_9649 : STD_LOGIC; 
  signal x7_clkdiv_18_LOGIC_ZERO_9648 : STD_LOGIC; 
  signal x7_clkdiv_18_CYINIT_9647 : STD_LOGIC; 
  signal x7_clkdiv_18_CYSELF_9638 : STD_LOGIC; 
  signal x7_clkdiv_18_F : STD_LOGIC; 
  signal x7_clkdiv_18_DYMUX_9630 : STD_LOGIC; 
  signal x7_clkdiv_18_XORG_9628 : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_18_Q : STD_LOGIC; 
  signal x7_clkdiv_19_rt_9625 : STD_LOGIC; 
  signal x7_clkdiv_18_SRINV_9617 : STD_LOGIC; 
  signal x7_clkdiv_18_CLKINV_9616 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_1_CYINIT_9687 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_1_CY0F_9686 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_1_CYSELF_9678 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_1_BXINV_9676 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_1_CYMUXG_9675 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_1_CY0G_9673 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_1_CYSELG_9666 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CY0F_9718 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CYSELF_9711 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CYMUXFAST_9710 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CYAND_9709 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_FASTCARRY_9708 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CYMUXG2_9707 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CYMUXF2_9706 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CY0G_9705 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CYSELG_9697 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CY0F_9749 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CYSELF_9741 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CYMUXFAST_9740 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CYAND_9739 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_FASTCARRY_9738 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CYMUXG2_9737 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CYMUXF2_9736 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CY0G_9735 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CYSELG_9729 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CY0F_9780 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CYSELF_9772 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CYMUXFAST_9771 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CYAND_9770 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_FASTCARRY_9769 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CYMUXG2_9768 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CYMUXF2_9767 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CY0G_9766 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CYSELG_9760 : STD_LOGIC; 
  signal U2_N2_LOGIC_ONE_9807 : STD_LOGIC; 
  signal U2_N2_CYINIT_9806 : STD_LOGIC; 
  signal U2_N2_CYSELF_9798 : STD_LOGIC; 
  signal U2_N2 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_1_LOGIC_ZERO_9837 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_1_CYINIT_9836 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_1_CYSELF_9827 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_1_F : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_1_BXINV_9825 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_1_CYMUXG_9824 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_1_CY0G_9822 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_1_CYSELG_9814 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CY0F_9868 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CYSELF_9860 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CYMUXFAST_9859 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CYAND_9858 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_FASTCARRY_9857 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CYMUXG2_9856 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CYMUXF2_9855 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CY0G_9854 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CYSELG_9848 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CY0F_9899 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CYSELF_9891 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CYMUXFAST_9890 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CYAND_9889 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_FASTCARRY_9888 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CYMUXG2_9887 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CYMUXF2_9886 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CY0G_9885 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CYSELG_9879 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CY0F_9930 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CYSELF_9922 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CYMUXFAST_9921 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CYAND_9920 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_FASTCARRY_9919 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CYMUXG2_9918 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CYMUXF2_9917 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CY0G_9916 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CYSELG_9910 : STD_LOGIC; 
  signal U3_spriteonB5_cmp_ge0000_LOGIC_ONE_9945 : STD_LOGIC; 
  signal U3_spriteonB5_cmp_ge0000_CYINIT_9944 : STD_LOGIC; 
  signal U3_spriteonB5_cmp_ge0000_CYSELF_9936 : STD_LOGIC; 
  signal U1_q_01_FFY_RST : STD_LOGIC; 
  signal U1_q_01_DXMUX_9993 : STD_LOGIC; 
  signal U1_q_01_XORF_9991 : STD_LOGIC; 
  signal U1_q_01_LOGIC_ONE_9990 : STD_LOGIC; 
  signal U1_q_01_CYINIT_9989 : STD_LOGIC; 
  signal U1_q_01_CYSELF_9980 : STD_LOGIC; 
  signal U1_q_01_BXINV_9978 : STD_LOGIC; 
  signal U1_q_01_DYMUX_9971 : STD_LOGIC; 
  signal U1_q_01_XORG_9969 : STD_LOGIC; 
  signal U1_q_01_CYMUXG_9968 : STD_LOGIC; 
  signal U1_Mcount_q_cy_0_Q : STD_LOGIC; 
  signal U1_q_01_LOGIC_ZERO_9966 : STD_LOGIC; 
  signal U1_q_01_CYSELG_9957 : STD_LOGIC; 
  signal U1_q_01_G : STD_LOGIC; 
  signal U1_q_01_SRINV_9955 : STD_LOGIC; 
  signal U1_q_01_CLKINV_9954 : STD_LOGIC; 
  signal U1_q_2_DXMUX_10049 : STD_LOGIC; 
  signal U1_q_2_XORF_10047 : STD_LOGIC; 
  signal U1_q_2_CYINIT_10046 : STD_LOGIC; 
  signal U1_q_2_F : STD_LOGIC; 
  signal U1_q_2_DYMUX_10030 : STD_LOGIC; 
  signal U1_q_2_XORG_10028 : STD_LOGIC; 
  signal U1_Mcount_q_cy_2_Q : STD_LOGIC; 
  signal U1_q_2_CYSELF_10026 : STD_LOGIC; 
  signal U1_q_2_CYMUXFAST_10025 : STD_LOGIC; 
  signal U1_q_2_CYAND_10024 : STD_LOGIC; 
  signal U1_q_2_FASTCARRY_10023 : STD_LOGIC; 
  signal U1_q_2_CYMUXG2_10022 : STD_LOGIC; 
  signal U1_q_2_CYMUXF2_10021 : STD_LOGIC; 
  signal U1_q_2_LOGIC_ZERO_10020 : STD_LOGIC; 
  signal U1_q_2_CYSELG_10011 : STD_LOGIC; 
  signal U1_q_2_G : STD_LOGIC; 
  signal U1_q_2_SRINV_10009 : STD_LOGIC; 
  signal U1_q_2_CLKINV_10008 : STD_LOGIC; 
  signal U1_q_4_DXMUX_10105 : STD_LOGIC; 
  signal U1_q_4_XORF_10103 : STD_LOGIC; 
  signal U1_q_4_CYINIT_10102 : STD_LOGIC; 
  signal U1_q_4_F : STD_LOGIC; 
  signal U1_q_4_DYMUX_10086 : STD_LOGIC; 
  signal U1_q_4_XORG_10084 : STD_LOGIC; 
  signal U1_Mcount_q_cy_4_Q : STD_LOGIC; 
  signal U1_q_4_CYSELF_10082 : STD_LOGIC; 
  signal U1_q_4_CYMUXFAST_10081 : STD_LOGIC; 
  signal U1_q_4_CYAND_10080 : STD_LOGIC; 
  signal U1_q_4_FASTCARRY_10079 : STD_LOGIC; 
  signal U1_q_4_CYMUXG2_10078 : STD_LOGIC; 
  signal U1_q_4_CYMUXF2_10077 : STD_LOGIC; 
  signal U1_q_4_LOGIC_ZERO_10076 : STD_LOGIC; 
  signal U1_q_4_CYSELG_10067 : STD_LOGIC; 
  signal U1_q_4_G : STD_LOGIC; 
  signal U1_q_4_SRINV_10065 : STD_LOGIC; 
  signal U1_q_4_CLKINV_10064 : STD_LOGIC; 
  signal U1_q_6_FFY_RST : STD_LOGIC; 
  signal U1_q_6_FFX_RST : STD_LOGIC; 
  signal U1_q_6_DXMUX_10161 : STD_LOGIC; 
  signal U1_q_6_XORF_10159 : STD_LOGIC; 
  signal U1_q_6_CYINIT_10158 : STD_LOGIC; 
  signal U1_q_6_F : STD_LOGIC; 
  signal U1_q_6_DYMUX_10142 : STD_LOGIC; 
  signal U1_q_6_XORG_10140 : STD_LOGIC; 
  signal U1_Mcount_q_cy_6_Q : STD_LOGIC; 
  signal U1_q_6_CYSELF_10138 : STD_LOGIC; 
  signal U1_q_6_CYMUXFAST_10137 : STD_LOGIC; 
  signal U1_q_6_CYAND_10136 : STD_LOGIC; 
  signal U1_q_6_FASTCARRY_10135 : STD_LOGIC; 
  signal U1_q_6_CYMUXG2_10134 : STD_LOGIC; 
  signal U1_q_6_CYMUXF2_10133 : STD_LOGIC; 
  signal U1_q_6_LOGIC_ZERO_10132 : STD_LOGIC; 
  signal U1_q_6_CYSELG_10123 : STD_LOGIC; 
  signal U1_q_6_G : STD_LOGIC; 
  signal U1_q_6_SRINV_10121 : STD_LOGIC; 
  signal U1_q_6_CLKINV_10120 : STD_LOGIC; 
  signal U1_q_8_DXMUX_10217 : STD_LOGIC; 
  signal U1_q_8_XORF_10215 : STD_LOGIC; 
  signal U1_q_8_CYINIT_10214 : STD_LOGIC; 
  signal U1_q_8_F : STD_LOGIC; 
  signal U1_q_8_DYMUX_10198 : STD_LOGIC; 
  signal U1_q_8_XORG_10196 : STD_LOGIC; 
  signal U1_Mcount_q_cy_8_Q : STD_LOGIC; 
  signal U1_q_8_CYSELF_10194 : STD_LOGIC; 
  signal U1_q_8_CYMUXFAST_10193 : STD_LOGIC; 
  signal U1_q_8_CYAND_10192 : STD_LOGIC; 
  signal U1_q_8_FASTCARRY_10191 : STD_LOGIC; 
  signal U1_q_8_CYMUXG2_10190 : STD_LOGIC; 
  signal U1_q_8_CYMUXF2_10189 : STD_LOGIC; 
  signal U1_q_8_LOGIC_ZERO_10188 : STD_LOGIC; 
  signal U1_q_8_CYSELG_10179 : STD_LOGIC; 
  signal U1_q_8_G : STD_LOGIC; 
  signal U1_q_8_SRINV_10177 : STD_LOGIC; 
  signal U1_q_8_CLKINV_10176 : STD_LOGIC; 
  signal U1_q_10_DXMUX_10273 : STD_LOGIC; 
  signal U1_q_10_XORF_10271 : STD_LOGIC; 
  signal U1_q_10_CYINIT_10270 : STD_LOGIC; 
  signal U1_q_10_F : STD_LOGIC; 
  signal U1_q_10_DYMUX_10254 : STD_LOGIC; 
  signal U1_q_10_XORG_10252 : STD_LOGIC; 
  signal U1_Mcount_q_cy_10_Q : STD_LOGIC; 
  signal U1_q_10_CYSELF_10250 : STD_LOGIC; 
  signal U1_q_10_CYMUXFAST_10249 : STD_LOGIC; 
  signal U1_q_10_CYAND_10248 : STD_LOGIC; 
  signal U1_q_10_FASTCARRY_10247 : STD_LOGIC; 
  signal U1_q_10_CYMUXG2_10246 : STD_LOGIC; 
  signal U1_q_10_CYMUXF2_10245 : STD_LOGIC; 
  signal U1_q_10_LOGIC_ZERO_10244 : STD_LOGIC; 
  signal U1_q_10_CYSELG_10235 : STD_LOGIC; 
  signal U1_q_10_G : STD_LOGIC; 
  signal U1_q_10_SRINV_10233 : STD_LOGIC; 
  signal U1_q_10_CLKINV_10232 : STD_LOGIC; 
  signal U1_q_12_FFX_RST : STD_LOGIC; 
  signal U1_q_12_DXMUX_10329 : STD_LOGIC; 
  signal U1_q_12_XORF_10327 : STD_LOGIC; 
  signal U1_q_12_CYINIT_10326 : STD_LOGIC; 
  signal U1_q_12_F : STD_LOGIC; 
  signal U1_q_12_DYMUX_10310 : STD_LOGIC; 
  signal U1_q_12_XORG_10308 : STD_LOGIC; 
  signal U1_Mcount_q_cy_12_Q : STD_LOGIC; 
  signal U1_q_12_CYSELF_10306 : STD_LOGIC; 
  signal U1_q_12_CYMUXFAST_10305 : STD_LOGIC; 
  signal U1_q_12_CYAND_10304 : STD_LOGIC; 
  signal U1_q_12_FASTCARRY_10303 : STD_LOGIC; 
  signal U1_q_12_CYMUXG2_10302 : STD_LOGIC; 
  signal U1_q_12_CYMUXF2_10301 : STD_LOGIC; 
  signal U1_q_12_LOGIC_ZERO_10300 : STD_LOGIC; 
  signal U1_q_12_CYSELG_10291 : STD_LOGIC; 
  signal U1_q_12_G : STD_LOGIC; 
  signal U1_q_12_SRINV_10289 : STD_LOGIC; 
  signal U1_q_12_CLKINV_10288 : STD_LOGIC; 
  signal U1_q_14_FFY_RST : STD_LOGIC; 
  signal U1_q_14_FFX_RST : STD_LOGIC; 
  signal U1_q_14_DXMUX_10385 : STD_LOGIC; 
  signal U1_q_14_XORF_10383 : STD_LOGIC; 
  signal U1_q_14_CYINIT_10382 : STD_LOGIC; 
  signal U1_q_14_F : STD_LOGIC; 
  signal U1_q_14_DYMUX_10366 : STD_LOGIC; 
  signal U1_q_14_XORG_10364 : STD_LOGIC; 
  signal U1_Mcount_q_cy_14_Q : STD_LOGIC; 
  signal U1_q_14_CYSELF_10362 : STD_LOGIC; 
  signal U1_q_14_CYMUXFAST_10361 : STD_LOGIC; 
  signal U1_q_14_CYAND_10360 : STD_LOGIC; 
  signal U1_q_14_FASTCARRY_10359 : STD_LOGIC; 
  signal U1_q_14_CYMUXG2_10358 : STD_LOGIC; 
  signal U1_q_14_CYMUXF2_10357 : STD_LOGIC; 
  signal U1_q_14_LOGIC_ZERO_10356 : STD_LOGIC; 
  signal U1_q_14_CYSELG_10347 : STD_LOGIC; 
  signal U1_q_14_G : STD_LOGIC; 
  signal U1_q_14_SRINV_10345 : STD_LOGIC; 
  signal U1_q_14_CLKINV_10344 : STD_LOGIC; 
  signal U1_q_16_DXMUX_10434 : STD_LOGIC; 
  signal U1_q_16_XORF_10432 : STD_LOGIC; 
  signal U1_q_16_LOGIC_ZERO_10431 : STD_LOGIC; 
  signal U1_q_16_CYINIT_10430 : STD_LOGIC; 
  signal U1_q_16_CYSELF_10421 : STD_LOGIC; 
  signal U1_q_16_F : STD_LOGIC; 
  signal U1_q_16_DYMUX_10413 : STD_LOGIC; 
  signal U1_q_16_XORG_10411 : STD_LOGIC; 
  signal U1_Mcount_q_cy_16_Q : STD_LOGIC; 
  signal U1_q_171_rt_10408 : STD_LOGIC; 
  signal U1_q_16_SRINV_10400 : STD_LOGIC; 
  signal U1_q_16_CLKINV_10399 : STD_LOGIC; 
  signal U3_xpix2_0_XORF_10475 : STD_LOGIC; 
  signal U3_xpix2_0_CYINIT_10474 : STD_LOGIC; 
  signal U3_xpix2_0_CY0F_10473 : STD_LOGIC; 
  signal U3_xpix2_0_CYSELF_10465 : STD_LOGIC; 
  signal U3_xpix2_0_BXINV_10463 : STD_LOGIC; 
  signal U3_xpix2_0_XORG_10461 : STD_LOGIC; 
  signal U3_xpix2_0_CYMUXG_10460 : STD_LOGIC; 
  signal U3_xpix2_0_CY0G_10458 : STD_LOGIC; 
  signal U3_xpix2_0_CYSELG_10450 : STD_LOGIC; 
  signal U3_xpix2_2_XORF_10514 : STD_LOGIC; 
  signal U3_xpix2_2_CYINIT_10513 : STD_LOGIC; 
  signal U3_xpix2_2_CY0F_10512 : STD_LOGIC; 
  signal U3_xpix2_2_XORG_10502 : STD_LOGIC; 
  signal U3_xpix2_2_CYSELF_10500 : STD_LOGIC; 
  signal U3_xpix2_2_CYMUXFAST_10499 : STD_LOGIC; 
  signal U3_xpix2_2_CYAND_10498 : STD_LOGIC; 
  signal U3_xpix2_2_FASTCARRY_10497 : STD_LOGIC; 
  signal U3_xpix2_2_CYMUXG2_10496 : STD_LOGIC; 
  signal U3_xpix2_2_CYMUXF2_10495 : STD_LOGIC; 
  signal U3_xpix2_2_CY0G_10494 : STD_LOGIC; 
  signal U3_xpix2_2_CYSELG_10486 : STD_LOGIC; 
  signal U3_xpix2_4_XORF_10541 : STD_LOGIC; 
  signal U3_xpix2_4_CYINIT_10540 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYINIT_10572 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CY0F_10571 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYSELF_10563 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_BXINV_10561 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYMUXG_10560 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_0_Q : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CY0G_10558 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYSELG_10550 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CY0F_10603 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYSELF_10594 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXFAST_10593 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYAND_10592 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_FASTCARRY_10591 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXG2_10590 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXF2_10589 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CY0G_10588 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYSELG_10580 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CY0F_10634 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYSELF_10626 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXFAST_10625 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYAND_10624 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_FASTCARRY_10623 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXG2_10622 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXF2_10621 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CY0G_10620 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYSELG_10614 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CY0F_10667 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYSELF_10659 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXFAST_10658 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYAND_10657 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_FASTCARRY_10656 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXG2_10655 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXF2_10654 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CY0G_10653 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYSELG_10645 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CY0F_10700 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYSELF_10693 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXFAST_10692 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYAND_10691 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_FASTCARRY_10690 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXG2_10689 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXF2_10688 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CY0G_10687 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYSELG_10681 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYINIT_10730 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CY0F_10729 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYSELF_10721 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_1_BXINV_10719 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYMUXG_10718 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_0_Q : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CY0G_10716 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYSELG_10708 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CY0F_10761 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYSELF_10752 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXFAST_10751 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYAND_10750 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_3_FASTCARRY_10749 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXG2_10748 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXF2_10747 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CY0G_10746 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYSELG_10738 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CY0F_10792 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYSELF_10783 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXFAST_10782 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYAND_10781 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_5_FASTCARRY_10780 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXG2_10779 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXF2_10778 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CY0G_10777 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYSELG_10770 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CY0F_10823 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYSELF_10816 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXFAST_10815 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYAND_10814 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_7_FASTCARRY_10813 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXG2_10812 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXF2_10811 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CY0G_10810 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYSELG_10804 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CY0F_10854 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYSELF_10847 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXFAST_10846 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYAND_10845 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_9_FASTCARRY_10844 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXG2_10843 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXF2_10842 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CY0G_10841 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYSELG_10833 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYINIT_10884 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CY0F_10883 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYSELF_10875 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_1_BXINV_10873 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYMUXG_10872 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_0_Q : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CY0G_10870 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYSELG_10862 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CY0F_10915 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYSELF_10906 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXFAST_10905 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYAND_10904 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_3_FASTCARRY_10903 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXG2_10902 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXF2_10901 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CY0G_10900 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYSELG_10892 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CY0F_10946 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYSELF_10937 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXFAST_10936 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYAND_10935 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_5_FASTCARRY_10934 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXG2_10933 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXF2_10932 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CY0G_10931 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYSELG_10924 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CY0F_10977 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYSELF_10970 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXFAST_10969 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYAND_10968 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_7_FASTCARRY_10967 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXG2_10966 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXF2_10965 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CY0G_10964 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYSELG_10956 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CY0F_11008 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYSELF_11001 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXFAST_11000 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYAND_10999 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_9_FASTCARRY_10998 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXG2_10997 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXF2_10996 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CY0G_10995 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYSELG_10987 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_0_XORF_11043 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_0_LOGIC_ONE_11042 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_0_CYINIT_11041 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_0_CYSELF_11032 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_0_BXINV_11030 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_0_XORG_11028 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_0_CYMUXG_11027 : STD_LOGIC; 
  signal nes_Madd_scalar_next_addsub0000_cy_0_Q : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_0_LOGIC_ZERO_11025 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_0_CYSELG_11016 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_0_G : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_XORF_11081 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_CYINIT_11080 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_F : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_XORG_11069 : STD_LOGIC; 
  signal nes_Madd_scalar_next_addsub0000_cy_2_Q : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_CYSELF_11067 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_CYMUXFAST_11066 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_CYAND_11065 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_FASTCARRY_11064 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_CYMUXG2_11063 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_CYMUXF2_11062 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_LOGIC_ZERO_11061 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_CYSELG_11052 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_G : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_XORF_11119 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_CYINIT_11118 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_F : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_XORG_11107 : STD_LOGIC; 
  signal nes_Madd_scalar_next_addsub0000_cy_4_Q : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_CYSELF_11105 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_CYMUXFAST_11104 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_CYAND_11103 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_FASTCARRY_11102 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_CYMUXG2_11101 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_CYMUXF2_11100 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_LOGIC_ZERO_11099 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_CYSELG_11090 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_G : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_XORF_11157 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_CYINIT_11156 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_F : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_XORG_11145 : STD_LOGIC; 
  signal nes_Madd_scalar_next_addsub0000_cy_6_Q : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_CYSELF_11143 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_CYMUXFAST_11142 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_CYAND_11141 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_FASTCARRY_11140 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_CYMUXG2_11139 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_CYMUXF2_11138 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_LOGIC_ZERO_11137 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_CYSELG_11128 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_G : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_8_XORF_11188 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_8_LOGIC_ZERO_11187 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_8_CYINIT_11186 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_8_CYSELF_11177 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_8_F : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_8_XORG_11174 : STD_LOGIC; 
  signal nes_Madd_scalar_next_addsub0000_cy_8_Q : STD_LOGIC; 
  signal nes_scalar_reg_9_rt_11171 : STD_LOGIC; 
  signal U2_Result_0_1_XORF_11224 : STD_LOGIC; 
  signal U2_Result_0_1_LOGIC_ONE_11223 : STD_LOGIC; 
  signal U2_Result_0_1_CYINIT_11222 : STD_LOGIC; 
  signal U2_Result_0_1_CYSELF_11213 : STD_LOGIC; 
  signal U2_Mcount_hcs_lut_0_1 : STD_LOGIC; 
  signal U2_Result_0_1_BXINV_11211 : STD_LOGIC; 
  signal U2_Result_0_1_XORG_11209 : STD_LOGIC; 
  signal U2_Result_0_1_CYMUXG_11208 : STD_LOGIC; 
  signal U2_Mcount_hcs_cy_0_Q : STD_LOGIC; 
  signal U2_Result_0_1_LOGIC_ZERO_11206 : STD_LOGIC; 
  signal U2_Result_0_1_CYSELG_11197 : STD_LOGIC; 
  signal U2_Result_0_1_G : STD_LOGIC; 
  signal U2_Result_2_1_XORF_11262 : STD_LOGIC; 
  signal U2_Result_2_1_CYINIT_11261 : STD_LOGIC; 
  signal U2_Result_2_1_F : STD_LOGIC; 
  signal U2_Result_2_1_XORG_11250 : STD_LOGIC; 
  signal U2_Mcount_hcs_cy_2_Q : STD_LOGIC; 
  signal U2_Result_2_1_CYSELF_11248 : STD_LOGIC; 
  signal U2_Result_2_1_CYMUXFAST_11247 : STD_LOGIC; 
  signal U2_Result_2_1_CYAND_11246 : STD_LOGIC; 
  signal U2_Result_2_1_FASTCARRY_11245 : STD_LOGIC; 
  signal U2_Result_2_1_CYMUXG2_11244 : STD_LOGIC; 
  signal U2_Result_2_1_CYMUXF2_11243 : STD_LOGIC; 
  signal U2_Result_2_1_LOGIC_ZERO_11242 : STD_LOGIC; 
  signal U2_Result_2_1_CYSELG_11233 : STD_LOGIC; 
  signal U2_Result_2_1_G : STD_LOGIC; 
  signal U2_Result_4_1_XORF_11300 : STD_LOGIC; 
  signal U2_Result_4_1_CYINIT_11299 : STD_LOGIC; 
  signal U2_Result_4_1_F : STD_LOGIC; 
  signal U2_Result_4_1_XORG_11288 : STD_LOGIC; 
  signal U2_Mcount_hcs_cy_4_Q : STD_LOGIC; 
  signal U2_Result_4_1_CYSELF_11286 : STD_LOGIC; 
  signal U2_Result_4_1_CYMUXFAST_11285 : STD_LOGIC; 
  signal U2_Result_4_1_CYAND_11284 : STD_LOGIC; 
  signal U2_Result_4_1_FASTCARRY_11283 : STD_LOGIC; 
  signal U2_Result_4_1_CYMUXG2_11282 : STD_LOGIC; 
  signal U2_Result_4_1_CYMUXF2_11281 : STD_LOGIC; 
  signal U2_Result_4_1_LOGIC_ZERO_11280 : STD_LOGIC; 
  signal U2_Result_4_1_CYSELG_11271 : STD_LOGIC; 
  signal U2_Result_4_1_G : STD_LOGIC; 
  signal U2_Result_6_1_XORF_11338 : STD_LOGIC; 
  signal U2_Result_6_1_CYINIT_11337 : STD_LOGIC; 
  signal U2_Result_6_1_F : STD_LOGIC; 
  signal U2_Result_6_1_XORG_11326 : STD_LOGIC; 
  signal U2_Mcount_hcs_cy_6_Q : STD_LOGIC; 
  signal U2_Result_6_1_CYSELF_11324 : STD_LOGIC; 
  signal U2_Result_6_1_CYMUXFAST_11323 : STD_LOGIC; 
  signal U2_Result_6_1_CYAND_11322 : STD_LOGIC; 
  signal U2_Result_6_1_FASTCARRY_11321 : STD_LOGIC; 
  signal U2_Result_6_1_CYMUXG2_11320 : STD_LOGIC; 
  signal U2_Result_6_1_CYMUXF2_11319 : STD_LOGIC; 
  signal U2_Result_6_1_LOGIC_ZERO_11318 : STD_LOGIC; 
  signal U2_Result_6_1_CYSELG_11309 : STD_LOGIC; 
  signal U2_Result_6_1_G : STD_LOGIC; 
  signal U2_Result_8_1_XORF_11369 : STD_LOGIC; 
  signal U2_Result_8_1_LOGIC_ZERO_11368 : STD_LOGIC; 
  signal U2_Result_8_1_CYINIT_11367 : STD_LOGIC; 
  signal U2_Result_8_1_CYSELF_11358 : STD_LOGIC; 
  signal U2_Result_8_1_F : STD_LOGIC; 
  signal U2_Result_8_1_XORG_11355 : STD_LOGIC; 
  signal U2_Mcount_hcs_cy_8_Q : STD_LOGIC; 
  signal U2_hcs_9_rt_11352 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_1_LOGIC_ZERO_11400 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_1_CYINIT_11399 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_1_CYSELF_11390 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_1_F : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_1_BXINV_11388 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_1_CYMUXG_11387 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_1_CY0G_11385 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_1_CYSELG_11377 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CY0F_11431 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CYSELF_11423 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CYMUXFAST_11422 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CYAND_11421 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_FASTCARRY_11420 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CYMUXG2_11419 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CYMUXF2_11418 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CY0G_11417 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CYSELG_11411 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CY0F_11462 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CYSELF_11454 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CYMUXFAST_11453 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CYAND_11452 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_FASTCARRY_11451 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CYMUXG2_11450 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CYMUXF2_11449 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CY0G_11448 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CYSELG_11442 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CY0F_11493 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CYSELF_11485 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CYMUXFAST_11484 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CYAND_11483 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_FASTCARRY_11482 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CYMUXG2_11481 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CYMUXF2_11480 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CY0G_11479 : STD_LOGIC; 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CYSELG_11473 : STD_LOGIC; 
  signal U3_spriteonB1_cmp_ge0000_LOGIC_ONE_11508 : STD_LOGIC; 
  signal U3_spriteonB1_cmp_ge0000_CYINIT_11507 : STD_LOGIC; 
  signal U3_spriteonB1_cmp_ge0000_CYSELF_11499 : STD_LOGIC; 
  signal screenstate_Result_0_XORF_11543 : STD_LOGIC; 
  signal screenstate_Result_0_LOGIC_ONE_11542 : STD_LOGIC; 
  signal screenstate_Result_0_CYINIT_11541 : STD_LOGIC; 
  signal screenstate_Result_0_CYSELF_11532 : STD_LOGIC; 
  signal screenstate_Mcount_sig_hill3_lut_0_1 : STD_LOGIC; 
  signal screenstate_Result_0_BXINV_11530 : STD_LOGIC; 
  signal screenstate_Result_0_XORG_11528 : STD_LOGIC; 
  signal screenstate_Result_0_CYMUXG_11527 : STD_LOGIC; 
  signal screenstate_Mcount_sig_hill3_cy_0_Q : STD_LOGIC; 
  signal screenstate_Result_0_LOGIC_ZERO_11525 : STD_LOGIC; 
  signal screenstate_Result_0_CYSELG_11516 : STD_LOGIC; 
  signal screenstate_Result_0_G : STD_LOGIC; 
  signal screenstate_Result_2_XORF_11581 : STD_LOGIC; 
  signal screenstate_Result_2_CYINIT_11580 : STD_LOGIC; 
  signal screenstate_Result_2_F : STD_LOGIC; 
  signal screenstate_Result_2_XORG_11569 : STD_LOGIC; 
  signal screenstate_Mcount_sig_hill3_cy_2_Q : STD_LOGIC; 
  signal screenstate_Result_2_CYSELF_11567 : STD_LOGIC; 
  signal screenstate_Result_2_CYMUXFAST_11566 : STD_LOGIC; 
  signal screenstate_Result_2_CYAND_11565 : STD_LOGIC; 
  signal screenstate_Result_2_FASTCARRY_11564 : STD_LOGIC; 
  signal screenstate_Result_2_CYMUXG2_11563 : STD_LOGIC; 
  signal screenstate_Result_2_CYMUXF2_11562 : STD_LOGIC; 
  signal screenstate_Result_2_LOGIC_ZERO_11561 : STD_LOGIC; 
  signal screenstate_Result_2_CYSELG_11552 : STD_LOGIC; 
  signal screenstate_Result_2_G : STD_LOGIC; 
  signal screenstate_Result_4_XORF_11619 : STD_LOGIC; 
  signal screenstate_Result_4_CYINIT_11618 : STD_LOGIC; 
  signal screenstate_Result_4_F : STD_LOGIC; 
  signal screenstate_Result_4_XORG_11607 : STD_LOGIC; 
  signal screenstate_Mcount_sig_hill3_cy_4_Q : STD_LOGIC; 
  signal screenstate_Result_4_CYSELF_11605 : STD_LOGIC; 
  signal screenstate_Result_4_CYMUXFAST_11604 : STD_LOGIC; 
  signal screenstate_Result_4_CYAND_11603 : STD_LOGIC; 
  signal screenstate_Result_4_FASTCARRY_11602 : STD_LOGIC; 
  signal screenstate_Result_4_CYMUXG2_11601 : STD_LOGIC; 
  signal screenstate_Result_4_CYMUXF2_11600 : STD_LOGIC; 
  signal screenstate_Result_4_LOGIC_ZERO_11599 : STD_LOGIC; 
  signal screenstate_Result_4_CYSELG_11590 : STD_LOGIC; 
  signal screenstate_Result_4_G : STD_LOGIC; 
  signal screenstate_Result_6_XORF_11650 : STD_LOGIC; 
  signal screenstate_Result_6_LOGIC_ZERO_11649 : STD_LOGIC; 
  signal screenstate_Result_6_CYINIT_11648 : STD_LOGIC; 
  signal screenstate_Result_6_CYSELF_11639 : STD_LOGIC; 
  signal screenstate_Result_6_F : STD_LOGIC; 
  signal screenstate_Result_6_XORG_11636 : STD_LOGIC; 
  signal screenstate_Mcount_sig_hill3_cy_6_Q : STD_LOGIC; 
  signal screenstate_sig_hill3_7_rt_11633 : STD_LOGIC; 
  signal nes_Result_0_XORF_11686 : STD_LOGIC; 
  signal nes_Result_0_LOGIC_ONE_11685 : STD_LOGIC; 
  signal nes_Result_0_CYINIT_11684 : STD_LOGIC; 
  signal nes_Result_0_CYSELF_11675 : STD_LOGIC; 
  signal nes_Result_0_BXINV_11673 : STD_LOGIC; 
  signal nes_Result_0_XORG_11671 : STD_LOGIC; 
  signal nes_Result_0_CYMUXG_11670 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_cy_0_Q : STD_LOGIC; 
  signal nes_Result_0_LOGIC_ZERO_11668 : STD_LOGIC; 
  signal nes_Result_0_CYSELG_11659 : STD_LOGIC; 
  signal nes_Result_0_G : STD_LOGIC; 
  signal nes_Result_2_XORF_11724 : STD_LOGIC; 
  signal nes_Result_2_CYINIT_11723 : STD_LOGIC; 
  signal nes_Result_2_F : STD_LOGIC; 
  signal nes_Result_2_XORG_11712 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_cy_2_Q : STD_LOGIC; 
  signal nes_Result_2_CYSELF_11710 : STD_LOGIC; 
  signal nes_Result_2_CYMUXFAST_11709 : STD_LOGIC; 
  signal nes_Result_2_CYAND_11708 : STD_LOGIC; 
  signal nes_Result_2_FASTCARRY_11707 : STD_LOGIC; 
  signal nes_Result_2_CYMUXG2_11706 : STD_LOGIC; 
  signal nes_Result_2_CYMUXF2_11705 : STD_LOGIC; 
  signal nes_Result_2_LOGIC_ZERO_11704 : STD_LOGIC; 
  signal nes_Result_2_CYSELG_11695 : STD_LOGIC; 
  signal nes_Result_2_G : STD_LOGIC; 
  signal nes_Result_4_XORF_11762 : STD_LOGIC; 
  signal nes_Result_4_CYINIT_11761 : STD_LOGIC; 
  signal nes_Result_4_F : STD_LOGIC; 
  signal nes_Result_4_XORG_11750 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_cy_4_Q : STD_LOGIC; 
  signal nes_Result_4_CYSELF_11748 : STD_LOGIC; 
  signal nes_Result_4_CYMUXFAST_11747 : STD_LOGIC; 
  signal nes_Result_4_CYAND_11746 : STD_LOGIC; 
  signal nes_Result_4_FASTCARRY_11745 : STD_LOGIC; 
  signal nes_Result_4_CYMUXG2_11744 : STD_LOGIC; 
  signal nes_Result_4_CYMUXF2_11743 : STD_LOGIC; 
  signal nes_Result_4_LOGIC_ZERO_11742 : STD_LOGIC; 
  signal nes_Result_4_CYSELG_11733 : STD_LOGIC; 
  signal nes_Result_4_G : STD_LOGIC; 
  signal nes_Result_6_XORF_11800 : STD_LOGIC; 
  signal nes_Result_6_CYINIT_11799 : STD_LOGIC; 
  signal nes_Result_6_F : STD_LOGIC; 
  signal nes_Result_6_XORG_11788 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_cy_6_Q : STD_LOGIC; 
  signal nes_Result_6_CYSELF_11786 : STD_LOGIC; 
  signal nes_Result_6_CYMUXFAST_11785 : STD_LOGIC; 
  signal nes_Result_6_CYAND_11784 : STD_LOGIC; 
  signal nes_Result_6_FASTCARRY_11783 : STD_LOGIC; 
  signal nes_Result_6_CYMUXG2_11782 : STD_LOGIC; 
  signal nes_Result_6_CYMUXF2_11781 : STD_LOGIC; 
  signal nes_Result_6_LOGIC_ZERO_11780 : STD_LOGIC; 
  signal nes_Result_6_CYSELG_11771 : STD_LOGIC; 
  signal nes_Result_6_G : STD_LOGIC; 
  signal nes_Result_8_XORF_11831 : STD_LOGIC; 
  signal nes_Result_8_LOGIC_ZERO_11830 : STD_LOGIC; 
  signal nes_Result_8_CYINIT_11829 : STD_LOGIC; 
  signal nes_Result_8_CYSELF_11820 : STD_LOGIC; 
  signal nes_Result_8_F : STD_LOGIC; 
  signal nes_Result_8_XORG_11817 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_cy_8_Q : STD_LOGIC; 
  signal nes_counter_reg_9_rt_11814 : STD_LOGIC; 
  signal U3_Q_0_FFY_RST : STD_LOGIC; 
  signal U3_Q_0_DXMUX_11880 : STD_LOGIC; 
  signal U3_Q_0_XORF_11878 : STD_LOGIC; 
  signal U3_Q_0_LOGIC_ONE_11877 : STD_LOGIC; 
  signal U3_Q_0_CYINIT_11876 : STD_LOGIC; 
  signal U3_Q_0_CYSELF_11867 : STD_LOGIC; 
  signal U3_Q_0_BXINV_11865 : STD_LOGIC; 
  signal U3_Q_0_DYMUX_11858 : STD_LOGIC; 
  signal U3_Q_0_XORG_11856 : STD_LOGIC; 
  signal U3_Q_0_CYMUXG_11855 : STD_LOGIC; 
  signal U3_Mcount_q_cy_0_Q : STD_LOGIC; 
  signal U3_Q_0_LOGIC_ZERO_11853 : STD_LOGIC; 
  signal U3_Q_0_CYSELG_11844 : STD_LOGIC; 
  signal U3_Q_0_G : STD_LOGIC; 
  signal U3_Q_0_SRINV_11842 : STD_LOGIC; 
  signal U3_Q_0_CLKINV_11841 : STD_LOGIC; 
  signal U3_Q_2_DXMUX_11936 : STD_LOGIC; 
  signal U3_Q_2_XORF_11934 : STD_LOGIC; 
  signal U3_Q_2_CYINIT_11933 : STD_LOGIC; 
  signal U3_Q_2_F : STD_LOGIC; 
  signal U3_Q_2_DYMUX_11917 : STD_LOGIC; 
  signal U3_Q_2_XORG_11915 : STD_LOGIC; 
  signal U3_Mcount_q_cy_2_Q : STD_LOGIC; 
  signal U3_Q_2_CYSELF_11913 : STD_LOGIC; 
  signal U3_Q_2_CYMUXFAST_11912 : STD_LOGIC; 
  signal U3_Q_2_CYAND_11911 : STD_LOGIC; 
  signal U3_Q_2_FASTCARRY_11910 : STD_LOGIC; 
  signal U3_Q_2_CYMUXG2_11909 : STD_LOGIC; 
  signal U3_Q_2_CYMUXF2_11908 : STD_LOGIC; 
  signal U3_Q_2_LOGIC_ZERO_11907 : STD_LOGIC; 
  signal U3_Q_2_CYSELG_11898 : STD_LOGIC; 
  signal U3_Q_2_G : STD_LOGIC; 
  signal U3_Q_2_SRINV_11896 : STD_LOGIC; 
  signal U3_Q_2_CLKINV_11895 : STD_LOGIC; 
  signal U3_Q_4_DXMUX_11992 : STD_LOGIC; 
  signal U3_Q_4_XORF_11990 : STD_LOGIC; 
  signal U3_Q_4_CYINIT_11989 : STD_LOGIC; 
  signal U3_Q_4_F : STD_LOGIC; 
  signal U3_Q_4_DYMUX_11973 : STD_LOGIC; 
  signal U3_Q_4_XORG_11971 : STD_LOGIC; 
  signal U3_Mcount_q_cy_4_Q : STD_LOGIC; 
  signal U3_Q_4_CYSELF_11969 : STD_LOGIC; 
  signal U3_Q_4_CYMUXFAST_11968 : STD_LOGIC; 
  signal U3_Q_4_CYAND_11967 : STD_LOGIC; 
  signal U3_Q_4_FASTCARRY_11966 : STD_LOGIC; 
  signal U3_Q_4_CYMUXG2_11965 : STD_LOGIC; 
  signal U3_Q_4_CYMUXF2_11964 : STD_LOGIC; 
  signal U3_Q_4_LOGIC_ZERO_11963 : STD_LOGIC; 
  signal U3_Q_4_CYSELG_11954 : STD_LOGIC; 
  signal U3_Q_4_G : STD_LOGIC; 
  signal U3_Q_4_SRINV_11952 : STD_LOGIC; 
  signal U3_Q_4_CLKINV_11951 : STD_LOGIC; 
  signal U3_Q_6_FFX_RST : STD_LOGIC; 
  signal U3_Q_6_DXMUX_12048 : STD_LOGIC; 
  signal U3_Q_6_XORF_12046 : STD_LOGIC; 
  signal U3_Q_6_CYINIT_12045 : STD_LOGIC; 
  signal U3_Q_6_F : STD_LOGIC; 
  signal U3_Q_6_DYMUX_12029 : STD_LOGIC; 
  signal U3_Q_6_XORG_12027 : STD_LOGIC; 
  signal U3_Mcount_q_cy_6_Q : STD_LOGIC; 
  signal U3_Q_6_CYSELF_12025 : STD_LOGIC; 
  signal U3_Q_6_CYMUXFAST_12024 : STD_LOGIC; 
  signal U3_Q_6_CYAND_12023 : STD_LOGIC; 
  signal U3_Q_6_FASTCARRY_12022 : STD_LOGIC; 
  signal U3_Q_6_CYMUXG2_12021 : STD_LOGIC; 
  signal U3_Q_6_CYMUXF2_12020 : STD_LOGIC; 
  signal U3_Q_6_LOGIC_ZERO_12019 : STD_LOGIC; 
  signal U3_Q_6_CYSELG_12010 : STD_LOGIC; 
  signal U3_Q_6_G : STD_LOGIC; 
  signal U3_Q_6_SRINV_12008 : STD_LOGIC; 
  signal U3_Q_6_CLKINV_12007 : STD_LOGIC; 
  signal U3_Q_8_FFY_RST : STD_LOGIC; 
  signal U3_Q_8_DXMUX_12104 : STD_LOGIC; 
  signal U3_Q_8_XORF_12102 : STD_LOGIC; 
  signal U3_Q_8_CYINIT_12101 : STD_LOGIC; 
  signal U3_Q_8_F : STD_LOGIC; 
  signal U3_Q_8_DYMUX_12085 : STD_LOGIC; 
  signal U3_Q_8_XORG_12083 : STD_LOGIC; 
  signal U3_Mcount_q_cy_8_Q : STD_LOGIC; 
  signal U3_Q_8_CYSELF_12081 : STD_LOGIC; 
  signal U3_Q_8_CYMUXFAST_12080 : STD_LOGIC; 
  signal U3_Q_8_CYAND_12079 : STD_LOGIC; 
  signal U3_Q_8_FASTCARRY_12078 : STD_LOGIC; 
  signal U3_Q_8_CYMUXG2_12077 : STD_LOGIC; 
  signal U3_Q_8_CYMUXF2_12076 : STD_LOGIC; 
  signal U3_Q_8_LOGIC_ZERO_12075 : STD_LOGIC; 
  signal U3_Q_8_CYSELG_12066 : STD_LOGIC; 
  signal U3_Q_8_G : STD_LOGIC; 
  signal U3_Q_8_SRINV_12064 : STD_LOGIC; 
  signal U3_Q_8_CLKINV_12063 : STD_LOGIC; 
  signal U3_Q_10_DXMUX_12160 : STD_LOGIC; 
  signal U3_Q_10_XORF_12158 : STD_LOGIC; 
  signal U3_Q_10_CYINIT_12157 : STD_LOGIC; 
  signal U3_Q_10_F : STD_LOGIC; 
  signal U3_Q_10_DYMUX_12141 : STD_LOGIC; 
  signal U3_Q_10_XORG_12139 : STD_LOGIC; 
  signal U3_Mcount_q_cy_10_Q : STD_LOGIC; 
  signal U3_Q_10_CYSELF_12137 : STD_LOGIC; 
  signal U3_Q_10_CYMUXFAST_12136 : STD_LOGIC; 
  signal U3_Q_10_CYAND_12135 : STD_LOGIC; 
  signal U3_Q_10_FASTCARRY_12134 : STD_LOGIC; 
  signal U3_Q_10_CYMUXG2_12133 : STD_LOGIC; 
  signal U3_Q_10_CYMUXF2_12132 : STD_LOGIC; 
  signal U3_Q_10_LOGIC_ZERO_12131 : STD_LOGIC; 
  signal U3_Q_10_CYSELG_12122 : STD_LOGIC; 
  signal U3_Q_10_G : STD_LOGIC; 
  signal U3_Q_10_SRINV_12120 : STD_LOGIC; 
  signal U3_Q_10_CLKINV_12119 : STD_LOGIC; 
  signal U3_Q_12_DXMUX_12216 : STD_LOGIC; 
  signal U3_Q_12_XORF_12214 : STD_LOGIC; 
  signal U3_Q_12_CYINIT_12213 : STD_LOGIC; 
  signal U3_Q_12_F : STD_LOGIC; 
  signal U3_Q_12_DYMUX_12197 : STD_LOGIC; 
  signal U3_Q_12_XORG_12195 : STD_LOGIC; 
  signal U3_Mcount_q_cy_12_Q : STD_LOGIC; 
  signal U3_Q_12_CYSELF_12193 : STD_LOGIC; 
  signal U3_Q_12_CYMUXFAST_12192 : STD_LOGIC; 
  signal U3_Q_12_CYAND_12191 : STD_LOGIC; 
  signal U3_Q_12_FASTCARRY_12190 : STD_LOGIC; 
  signal U3_Q_12_CYMUXG2_12189 : STD_LOGIC; 
  signal U3_Q_12_CYMUXF2_12188 : STD_LOGIC; 
  signal U3_Q_12_LOGIC_ZERO_12187 : STD_LOGIC; 
  signal U3_Q_12_CYSELG_12178 : STD_LOGIC; 
  signal U3_Q_12_G : STD_LOGIC; 
  signal U3_Q_12_SRINV_12176 : STD_LOGIC; 
  signal U3_Q_12_CLKINV_12175 : STD_LOGIC; 
  signal U3_Q_14_FFY_RST : STD_LOGIC; 
  signal U3_Q_14_FFX_RST : STD_LOGIC; 
  signal U3_Q_14_DXMUX_12272 : STD_LOGIC; 
  signal U3_Q_14_XORF_12270 : STD_LOGIC; 
  signal U3_Q_14_CYINIT_12269 : STD_LOGIC; 
  signal U3_Q_14_F : STD_LOGIC; 
  signal U3_Q_14_DYMUX_12253 : STD_LOGIC; 
  signal U3_Q_14_XORG_12251 : STD_LOGIC; 
  signal U3_Mcount_q_cy_14_Q : STD_LOGIC; 
  signal U3_Q_14_CYSELF_12249 : STD_LOGIC; 
  signal U3_Q_14_CYMUXFAST_12248 : STD_LOGIC; 
  signal U3_Q_14_CYAND_12247 : STD_LOGIC; 
  signal U3_Q_14_FASTCARRY_12246 : STD_LOGIC; 
  signal U3_Q_14_CYMUXG2_12245 : STD_LOGIC; 
  signal U3_Q_14_CYMUXF2_12244 : STD_LOGIC; 
  signal U3_Q_14_LOGIC_ZERO_12243 : STD_LOGIC; 
  signal U3_Q_14_CYSELG_12234 : STD_LOGIC; 
  signal U3_Q_14_G : STD_LOGIC; 
  signal U3_Q_14_SRINV_12232 : STD_LOGIC; 
  signal U3_Q_14_CLKINV_12231 : STD_LOGIC; 
  signal U3_Q_16_DXMUX_12321 : STD_LOGIC; 
  signal U3_Q_16_XORF_12319 : STD_LOGIC; 
  signal U3_Q_16_LOGIC_ZERO_12318 : STD_LOGIC; 
  signal U3_Q_16_CYINIT_12317 : STD_LOGIC; 
  signal U3_Q_16_CYSELF_12308 : STD_LOGIC; 
  signal U3_Q_16_F : STD_LOGIC; 
  signal U3_Q_16_DYMUX_12300 : STD_LOGIC; 
  signal U3_Q_16_XORG_12298 : STD_LOGIC; 
  signal U3_Mcount_q_cy_16_Q : STD_LOGIC; 
  signal U3_q_171_rt_12295 : STD_LOGIC; 
  signal U3_Q_16_SRINV_12287 : STD_LOGIC; 
  signal U3_Q_16_CLKINV_12286 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_5_f5_F5MUX_12357 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_12355 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_5_f5_BXINV_12348 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_5_f5_F6MUX_12347 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_12345 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_5_f5_BYINV_12339 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f5_F5MUX_12387 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_71_12385 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f5_BXINV_12379 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f5_F6MUX_12378 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_8_12376 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f5_BYINV_12370 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f52_F5MUX_12417 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_73_12415 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f52_BXINV_12409 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f52_F6MUX_12408 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_83_12406 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f52_BYINV_12400 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_f51_F5MUX_12447 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_84_12445 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_f51_BXINV_12439 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_f51_F6MUX_12438 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_91_12436 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_f51_BYINV_12430 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f51_F5MUX_12477 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_72_12475 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f51_BXINV_12469 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f51_F6MUX_12468 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_81_12466 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f51_BYINV_12460 : STD_LOGIC; 
  signal U3_M2a_mux0000_F5MUX_12508 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_82_12506 : STD_LOGIC; 
  signal U3_M2a_mux0000_BXINV_12500 : STD_LOGIC; 
  signal U3_M2a_mux0000_F6MUX_12498 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_9_12496 : STD_LOGIC; 
  signal U3_M2a_mux0000_BYINV_12490 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_f52_F5MUX_12538 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_85_12536 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_f52_BXINV_12530 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_f52_F6MUX_12529 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_92_12527 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_f52_BYINV_12521 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_8_f5_F5MUX_12562 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_93_12560 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_8_f5_BXINV_12554 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_10_12552 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_5_f5_F5MUX_12592 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_12590 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_5_f5_BXINV_12584 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_5_f5_F6MUX_12583 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_12581 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_5_f5_BYINV_12575 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f5_F5MUX_12622 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_71_12620 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f5_BXINV_12614 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f5_F6MUX_12613 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_8_12611 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f5_BYINV_12605 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f52_F5MUX_12652 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_73_12650 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f52_BXINV_12644 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f52_F6MUX_12643 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_83_12641 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f52_BYINV_12635 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_f51_F5MUX_12682 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_84_12680 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_f51_BXINV_12674 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_f51_F6MUX_12673 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_91_12671 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_f51_BYINV_12665 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f51_F5MUX_12712 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_72_12710 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f51_BXINV_12704 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f51_F6MUX_12703 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_81_12701 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f51_BYINV_12695 : STD_LOGIC; 
  signal U3_M2_mux0000_F5MUX_12743 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_82_12741 : STD_LOGIC; 
  signal U3_M2_mux0000_BXINV_12735 : STD_LOGIC; 
  signal U3_M2_mux0000_F6MUX_12733 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_9_12731 : STD_LOGIC; 
  signal U3_M2_mux0000_BYINV_12725 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_f52_F5MUX_12773 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_85_12771 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_f52_BXINV_12765 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_f52_F6MUX_12764 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_92_12762 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_f52_BYINV_12756 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_8_f5_F5MUX_12797 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_93_12795 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_8_f5_BXINV_12789 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_10_12787 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_5_f5_F5MUX_12827 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_12825 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_5_f5_BXINV_12819 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_5_f5_F6MUX_12818 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_12816 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_5_f5_BYINV_12810 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f5_F5MUX_12857 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_71_12855 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f5_BXINV_12849 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f5_F6MUX_12848 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_8_12846 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f5_BYINV_12840 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f52_F5MUX_12887 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_73_12885 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f52_BXINV_12879 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f52_F6MUX_12878 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_83_12876 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f52_BYINV_12870 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_f51_F5MUX_12917 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_84_12915 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_f51_BXINV_12909 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_f51_F6MUX_12908 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_91_12906 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_f51_BYINV_12900 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f51_F5MUX_12947 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_72_12945 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f51_BXINV_12939 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f51_F6MUX_12938 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_81_12936 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f51_BYINV_12930 : STD_LOGIC; 
  signal U3_M1_mux0000_F5MUX_12978 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_82_12976 : STD_LOGIC; 
  signal U3_M1_mux0000_BXINV_12970 : STD_LOGIC; 
  signal U3_M1_mux0000_F6MUX_12968 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_9_12966 : STD_LOGIC; 
  signal U3_M1_mux0000_BYINV_12960 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_f52_F5MUX_13008 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_85_13006 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_f52_BXINV_13000 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_f52_F6MUX_12999 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_92_12997 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_f52_BYINV_12991 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_8_f5_F5MUX_13032 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_93_13030 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_8_f5_BXINV_13024 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_10_13022 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_5_f5_F5MUX_13062 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_13060 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_5_f5_BXINV_13055 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_5_f5_F6MUX_13054 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_13052 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_5_f5_BYINV_13046 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f5_F5MUX_13092 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_71_13090 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f5_BXINV_13084 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f5_F6MUX_13083 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_8_13081 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f5_BYINV_13075 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f52_F5MUX_13122 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_73_13120 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f52_BXINV_13114 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f52_F6MUX_13113 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_83_13111 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f52_BYINV_13105 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_f51_F5MUX_13152 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_84_13150 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_f51_BXINV_13144 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_f51_F6MUX_13143 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_91_13141 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_f51_BYINV_13135 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f51_F5MUX_13182 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_72_13180 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f51_BXINV_13174 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f51_F6MUX_13173 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_81_13171 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f51_BYINV_13165 : STD_LOGIC; 
  signal U3_M1a_mux0000_F5MUX_13213 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_82_13211 : STD_LOGIC; 
  signal U3_M1a_mux0000_BXINV_13205 : STD_LOGIC; 
  signal U3_M1a_mux0000_F6MUX_13203 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_9_13201 : STD_LOGIC; 
  signal U3_M1a_mux0000_BYINV_13195 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_f52_F5MUX_13243 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_85_13241 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_f52_BXINV_13235 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_f52_F6MUX_13234 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_92_13232 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_f52_BYINV_13226 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_8_f5_F5MUX_13267 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_93_13265 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_8_f5_BXINV_13259 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_10_13257 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_5_f5_F5MUX_13297 : STD_LOGIC; 
  signal U2_hcs_0_rt_13295 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_5_f5_BXINV_13287 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_5_f5_F6MUX_13286 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_5_f51_13284 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_5_f5_BYINV_13279 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_7_F5MUX_13329 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_7_rt_13327 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_7_BXINV_13319 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_7_F6MUX_13317 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_7_pack_1 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_7_BYINV_13310 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_6_f52_F5MUX_13359 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_73_13357 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_6_f52_BXINV_13351 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_6_f52_F6MUX_13350 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_83_13348 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_6_f52_BYINV_13343 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_7_f51_F5MUX_13389 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_84_13387 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_7_f51_BXINV_13381 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_7_f51_F6MUX_13380 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_91_13378 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_7_f51_BYINV_13373 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_6_f51_F5MUX_13419 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_72_13417 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_6_f51_BXINV_13410 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_6_f51_F6MUX_13409 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_6_f51_G : STD_LOGIC; 
  signal title_Mmux_M_mux0000_6_f51_BYINV_13399 : STD_LOGIC; 
  signal title_B_F5MUX_13459 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_82_13457 : STD_LOGIC; 
  signal title_B_BXINV_13451 : STD_LOGIC; 
  signal title_B_DYMUX_13446 : STD_LOGIC; 
  signal title_B_F6MUX_13444 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_9_13442 : STD_LOGIC; 
  signal title_B_BYINV_13437 : STD_LOGIC; 
  signal title_B_CLKINVNOT : STD_LOGIC; 
  signal title_B_CEINV_13435 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_7_f52_F5MUX_13489 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_85_13487 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_7_f52_BXINV_13482 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_7_f52_F6MUX_13481 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_7_f5_1 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_7_f52_BYINV_13474 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_8_f5_F5MUX_13513 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_92 : STD_LOGIC; 
  signal title_Mmux_M_mux0000_8_f5_BXINV_13506 : STD_LOGIC; 
  signal dp_O : STD_LOGIC; 
  signal ja1_INBUF : STD_LOGIC; 
  signal ja2_O : STD_LOGIC; 
  signal ja3_O : STD_LOGIC; 
  signal a_to_g_0_O : STD_LOGIC; 
  signal a_to_g_1_O : STD_LOGIC; 
  signal a_to_g_2_O : STD_LOGIC; 
  signal a_to_g_3_O : STD_LOGIC; 
  signal a_to_g_4_O : STD_LOGIC; 
  signal a_to_g_5_O : STD_LOGIC; 
  signal a_to_g_6_O : STD_LOGIC; 
  signal mclk_INBUF : STD_LOGIC; 
  signal blue_0_O : STD_LOGIC; 
  signal blue_1_O : STD_LOGIC; 
  signal an_0_O : STD_LOGIC; 
  signal an_1_O : STD_LOGIC; 
  signal an_2_O : STD_LOGIC; 
  signal an_3_O : STD_LOGIC; 
  signal ld_0_O : STD_LOGIC; 
  signal ld_1_O : STD_LOGIC; 
  signal ld_2_O : STD_LOGIC; 
  signal ld_3_O : STD_LOGIC; 
  signal ld_4_O : STD_LOGIC; 
  signal ld_5_O : STD_LOGIC; 
  signal ld_6_O : STD_LOGIC; 
  signal ld_7_O : STD_LOGIC; 
  signal sw_0_INBUF : STD_LOGIC; 
  signal sw_1_INBUF : STD_LOGIC; 
  signal sw_2_INBUF : STD_LOGIC; 
  signal sw_3_INBUF : STD_LOGIC; 
  signal sw_4_INBUF : STD_LOGIC; 
  signal sw_5_INBUF : STD_LOGIC; 
  signal sw_6_INBUF : STD_LOGIC; 
  signal sw_7_INBUF : STD_LOGIC; 
  signal hsync_O : STD_LOGIC; 
  signal vsync_O : STD_LOGIC; 
  signal btn_0_INBUF : STD_LOGIC; 
  signal btn_1_INBUF : STD_LOGIC; 
  signal btn_2_INBUF : STD_LOGIC; 
  signal btn_3_INBUF : STD_LOGIC; 
  signal red_0_O : STD_LOGIC; 
  signal red_1_O : STD_LOGIC; 
  signal red_2_O : STD_LOGIC; 
  signal green_0_O : STD_LOGIC; 
  signal green_1_O : STD_LOGIC; 
  signal green_2_O : STD_LOGIC; 
  signal U1_q_17_BUFG_S_INVNOT : STD_LOGIC; 
  signal U1_q_17_BUFG_I0_INV : STD_LOGIC; 
  signal mclk_BUFGP_BUFG_S_INVNOT : STD_LOGIC; 
  signal mclk_BUFGP_BUFG_I0_INV : STD_LOGIC; 
  signal U1_q_0_BUFG_S_INVNOT : STD_LOGIC; 
  signal U1_q_0_BUFG_I0_INV : STD_LOGIC; 
  signal U3_q_17_BUFG_S_INVNOT : STD_LOGIC; 
  signal U3_q_17_BUFG_I0_INV : STD_LOGIC; 
  signal x7_digit_1_F5MUX_13897 : STD_LOGIC; 
  signal x7_Mmux_digit_31_13895 : STD_LOGIC; 
  signal x7_digit_1_BXINV_13889 : STD_LOGIC; 
  signal x7_Mmux_digit_41_13887 : STD_LOGIC; 
  signal x7_digit_2_F5MUX_13922 : STD_LOGIC; 
  signal x7_Mmux_digit_32_13920 : STD_LOGIC; 
  signal x7_digit_2_BXINV_13914 : STD_LOGIC; 
  signal x7_Mmux_digit_42_13912 : STD_LOGIC; 
  signal x7_digit_3_F5MUX_13947 : STD_LOGIC; 
  signal x7_Mmux_digit_33_13945 : STD_LOGIC; 
  signal x7_digit_3_BXINV_13939 : STD_LOGIC; 
  signal x7_Mmux_digit_43_13937 : STD_LOGIC; 
  signal U3_spriteonB2_and000028_F5MUX_13972 : STD_LOGIC; 
  signal U3_spriteonB2_and0000281_13970 : STD_LOGIC; 
  signal U3_spriteonB2_and000028_BXINV_13963 : STD_LOGIC; 
  signal U3_spriteonB2_and0000282_13961 : STD_LOGIC; 
  signal N261_F5MUX_13997 : STD_LOGIC; 
  signal N542 : STD_LOGIC; 
  signal N261_BXINV_13990 : STD_LOGIC; 
  signal N541 : STD_LOGIC; 
  signal U3_spriteonB5_and000041_F5MUX_14022 : STD_LOGIC; 
  signal N396 : STD_LOGIC; 
  signal U3_spriteonB5_and000041_BXINV_14015 : STD_LOGIC; 
  signal N395 : STD_LOGIC; 
  signal N311_F5MUX_14047 : STD_LOGIC; 
  signal N522 : STD_LOGIC; 
  signal N311_BXINV_14040 : STD_LOGIC; 
  signal N521 : STD_LOGIC; 
  signal N313_F5MUX_14072 : STD_LOGIC; 
  signal N574 : STD_LOGIC; 
  signal N313_BXINV_14065 : STD_LOGIC; 
  signal N573 : STD_LOGIC; 
  signal N263_F5MUX_14097 : STD_LOGIC; 
  signal N454 : STD_LOGIC; 
  signal N263_BXINV_14089 : STD_LOGIC; 
  signal N453 : STD_LOGIC; 
  signal N225_F5MUX_14122 : STD_LOGIC; 
  signal M1_27_142_SW0 : STD_LOGIC; 
  signal N225_BXINV_14115 : STD_LOGIC; 
  signal N225_G : STD_LOGIC; 
  signal M1a_26_F5MUX_14147 : STD_LOGIC; 
  signal N460 : STD_LOGIC; 
  signal M1a_26_BXINV_14140 : STD_LOGIC; 
  signal N459 : STD_LOGIC; 
  signal N325_F5MUX_14172 : STD_LOGIC; 
  signal N596 : STD_LOGIC; 
  signal N325_BXINV_14165 : STD_LOGIC; 
  signal N595 : STD_LOGIC; 
  signal N203_F5MUX_14197 : STD_LOGIC; 
  signal N506 : STD_LOGIC; 
  signal N203_BXINV_14190 : STD_LOGIC; 
  signal N505 : STD_LOGIC; 
  signal N361_F5MUX_14222 : STD_LOGIC; 
  signal N548 : STD_LOGIC; 
  signal N361_BXINV_14215 : STD_LOGIC; 
  signal N547 : STD_LOGIC; 
  signal N327_F5MUX_14247 : STD_LOGIC; 
  signal N498 : STD_LOGIC; 
  signal N327_BXINV_14239 : STD_LOGIC; 
  signal N497 : STD_LOGIC; 
  signal blue_0_OBUF_F5MUX_14272 : STD_LOGIC; 
  signal N414 : STD_LOGIC; 
  signal blue_0_OBUF_BXINV_14265 : STD_LOGIC; 
  signal N413 : STD_LOGIC; 
  signal M2a_10_F5MUX_14297 : STD_LOGIC; 
  signal M2a_10_1 : STD_LOGIC; 
  signal M2a_10_BXINV_14290 : STD_LOGIC; 
  signal M2a_10_2_14288 : STD_LOGIC; 
  signal M2a_20_F5MUX_14322 : STD_LOGIC; 
  signal N592 : STD_LOGIC; 
  signal M2a_20_BXINV_14315 : STD_LOGIC; 
  signal N591 : STD_LOGIC; 
  signal M2a_24_F5MUX_14349 : STD_LOGIC; 
  signal M2a_24_1_14347 : STD_LOGIC; 
  signal M2a_24_BXINV_14342 : STD_LOGIC; 
  signal M2a_24_2 : STD_LOGIC; 
  signal M2a_16_F5MUX_14374 : STD_LOGIC; 
  signal M2a_16_1 : STD_LOGIC; 
  signal M2a_16_BXINV_14367 : STD_LOGIC; 
  signal M2a_16_2_14365 : STD_LOGIC; 
  signal M2a_26_F5MUX_14399 : STD_LOGIC; 
  signal M1a_5_21_14397 : STD_LOGIC; 
  signal M2a_26_BXINV_14392 : STD_LOGIC; 
  signal M2a_26_2_14390 : STD_LOGIC; 
  signal M1_8_F5MUX_14424 : STD_LOGIC; 
  signal N436 : STD_LOGIC; 
  signal M1_8_BXINV_14417 : STD_LOGIC; 
  signal N435 : STD_LOGIC; 
  signal N271_F5MUX_14449 : STD_LOGIC; 
  signal N410 : STD_LOGIC; 
  signal N271_BXINV_14442 : STD_LOGIC; 
  signal N409 : STD_LOGIC; 
  signal N323_F5MUX_14474 : STD_LOGIC; 
  signal N546 : STD_LOGIC; 
  signal N323_BXINV_14467 : STD_LOGIC; 
  signal N545 : STD_LOGIC; 
  signal M1_21_26_F5MUX_14499 : STD_LOGIC; 
  signal M1_21_26_F : STD_LOGIC; 
  signal M1_21_26_BXINV_14488 : STD_LOGIC; 
  signal M1_21_261_14486 : STD_LOGIC; 
  signal N215_F5MUX_14524 : STD_LOGIC; 
  signal N420 : STD_LOGIC; 
  signal N215_BXINV_14517 : STD_LOGIC; 
  signal N419 : STD_LOGIC; 
  signal M1_24_F5MUX_14549 : STD_LOGIC; 
  signal N544 : STD_LOGIC; 
  signal M1_24_BXINV_14542 : STD_LOGIC; 
  signal N543 : STD_LOGIC; 
  signal red_1_OBUF_F5MUX_14574 : STD_LOGIC; 
  signal N416 : STD_LOGIC; 
  signal red_1_OBUF_BXINV_14567 : STD_LOGIC; 
  signal N415 : STD_LOGIC; 
  signal M1_25_F5MUX_14599 : STD_LOGIC; 
  signal N516 : STD_LOGIC; 
  signal M1_25_BXINV_14592 : STD_LOGIC; 
  signal N515 : STD_LOGIC; 
  signal M1_26_F5MUX_14624 : STD_LOGIC; 
  signal N528 : STD_LOGIC; 
  signal M1_26_BXINV_14617 : STD_LOGIC; 
  signal N527 : STD_LOGIC; 
  signal M1_27_115_F5MUX_14649 : STD_LOGIC; 
  signal N408 : STD_LOGIC; 
  signal M1_27_115_BXINV_14642 : STD_LOGIC; 
  signal N407 : STD_LOGIC; 
  signal M1_27_F5MUX_14674 : STD_LOGIC; 
  signal N530 : STD_LOGIC; 
  signal M1_27_BXINV_14667 : STD_LOGIC; 
  signal N529 : STD_LOGIC; 
  signal M1_29_126_F5MUX_14699 : STD_LOGIC; 
  signal N466 : STD_LOGIC; 
  signal M1_29_126_BXINV_14692 : STD_LOGIC; 
  signal N465 : STD_LOGIC; 
  signal M1_10_F5MUX_14724 : STD_LOGIC; 
  signal N536 : STD_LOGIC; 
  signal M1_10_BXINV_14717 : STD_LOGIC; 
  signal N535 : STD_LOGIC; 
  signal M1a_11_F5MUX_14749 : STD_LOGIC; 
  signal N518 : STD_LOGIC; 
  signal M1a_11_BXINV_14742 : STD_LOGIC; 
  signal N517 : STD_LOGIC; 
  signal M2_11_F5MUX_14774 : STD_LOGIC; 
  signal N494 : STD_LOGIC; 
  signal M2_11_BXINV_14767 : STD_LOGIC; 
  signal N493 : STD_LOGIC; 
  signal M2_12_F5MUX_14799 : STD_LOGIC; 
  signal N590 : STD_LOGIC; 
  signal M2_12_BXINV_14792 : STD_LOGIC; 
  signal N589 : STD_LOGIC; 
  signal M2_20_F5MUX_14824 : STD_LOGIC; 
  signal N512 : STD_LOGIC; 
  signal M2_20_BXINV_14817 : STD_LOGIC; 
  signal N511 : STD_LOGIC; 
  signal M2_30_F5MUX_14849 : STD_LOGIC; 
  signal N510 : STD_LOGIC; 
  signal M2_30_BXINV_14842 : STD_LOGIC; 
  signal N509 : STD_LOGIC; 
  signal M2_22_F5MUX_14874 : STD_LOGIC; 
  signal N448 : STD_LOGIC; 
  signal M2_22_BXINV_14867 : STD_LOGIC; 
  signal N447 : STD_LOGIC; 
  signal M2_26_F5MUX_14899 : STD_LOGIC; 
  signal N594 : STD_LOGIC; 
  signal M2_26_BXINV_14892 : STD_LOGIC; 
  signal N593 : STD_LOGIC; 
  signal M2_29_F5MUX_14924 : STD_LOGIC; 
  signal N586 : STD_LOGIC; 
  signal M2_29_BXINV_14917 : STD_LOGIC; 
  signal N585 : STD_LOGIC; 
  signal N259_F5MUX_14949 : STD_LOGIC; 
  signal N566 : STD_LOGIC; 
  signal N259_BXINV_14942 : STD_LOGIC; 
  signal N565 : STD_LOGIC; 
  signal M1_11_F5MUX_14974 : STD_LOGIC; 
  signal N476 : STD_LOGIC; 
  signal M1_11_BXINV_14967 : STD_LOGIC; 
  signal N475 : STD_LOGIC; 
  signal M1_12_F5MUX_14999 : STD_LOGIC; 
  signal N540 : STD_LOGIC; 
  signal M1_12_BXINV_14992 : STD_LOGIC; 
  signal N539 : STD_LOGIC; 
  signal M1_20_F5MUX_15024 : STD_LOGIC; 
  signal N508 : STD_LOGIC; 
  signal M1_20_BXINV_15017 : STD_LOGIC; 
  signal N507 : STD_LOGIC; 
  signal M1_13_F5MUX_15049 : STD_LOGIC; 
  signal N504 : STD_LOGIC; 
  signal M1_13_BXINV_15042 : STD_LOGIC; 
  signal N503 : STD_LOGIC; 
  signal M1_18_F5MUX_15074 : STD_LOGIC; 
  signal N478 : STD_LOGIC; 
  signal M1_18_BXINV_15067 : STD_LOGIC; 
  signal N477 : STD_LOGIC; 
  signal M1_19_F5MUX_15099 : STD_LOGIC; 
  signal N500 : STD_LOGIC; 
  signal M1_19_BXINV_15092 : STD_LOGIC; 
  signal N499 : STD_LOGIC; 
  signal M1_2_F5MUX_15124 : STD_LOGIC; 
  signal N534 : STD_LOGIC; 
  signal M1_2_BXINV_15117 : STD_LOGIC; 
  signal N533 : STD_LOGIC; 
  signal M2_14_F5MUX_15149 : STD_LOGIC; 
  signal N564 : STD_LOGIC; 
  signal M2_14_BXINV_15142 : STD_LOGIC; 
  signal N563 : STD_LOGIC; 
  signal M2_23_F5MUX_15174 : STD_LOGIC; 
  signal N438 : STD_LOGIC; 
  signal M2_23_BXINV_15167 : STD_LOGIC; 
  signal N437 : STD_LOGIC; 
  signal M2_18_F5MUX_15199 : STD_LOGIC; 
  signal N502 : STD_LOGIC; 
  signal M2_18_BXINV_15192 : STD_LOGIC; 
  signal N501 : STD_LOGIC; 
  signal M2_28_F5MUX_15224 : STD_LOGIC; 
  signal N524 : STD_LOGIC; 
  signal M2_28_BXINV_15217 : STD_LOGIC; 
  signal N523 : STD_LOGIC; 
  signal M2a_19_F5MUX_15249 : STD_LOGIC; 
  signal N492 : STD_LOGIC; 
  signal M2a_19_BXINV_15242 : STD_LOGIC; 
  signal N491 : STD_LOGIC; 
  signal U3_blue_and0002117_F5MUX_15274 : STD_LOGIC; 
  signal U3_blue_and00021171_15272 : STD_LOGIC; 
  signal U3_blue_and0002117_BXINV_15267 : STD_LOGIC; 
  signal U3_blue_and0002117_G : STD_LOGIC; 
  signal M1a_2_F5MUX_15299 : STD_LOGIC; 
  signal N572 : STD_LOGIC; 
  signal M1a_2_BXINV_15292 : STD_LOGIC; 
  signal N571 : STD_LOGIC; 
  signal N329_F5MUX_15324 : STD_LOGIC; 
  signal N514 : STD_LOGIC; 
  signal N329_BXINV_15317 : STD_LOGIC; 
  signal N513 : STD_LOGIC; 
  signal U2_vidon_and000026_F5MUX_15349 : STD_LOGIC; 
  signal U2_vidon_and0000261_15347 : STD_LOGIC; 
  signal U2_vidon_and000026_BXINV_15342 : STD_LOGIC; 
  signal U2_vidon_and000026_G : STD_LOGIC; 
  signal U2_vidon_and000018_F5MUX_15374 : STD_LOGIC; 
  signal U2_vidon_and000018_F : STD_LOGIC; 
  signal U2_vidon_and000018_BXINV_15363 : STD_LOGIC; 
  signal U2_vidon_and0000181_15361 : STD_LOGIC; 
  signal U2_vidon_and000065_F5MUX_15399 : STD_LOGIC; 
  signal U2_vidon_and0000651_15397 : STD_LOGIC; 
  signal U2_vidon_and000065_BXINV_15392 : STD_LOGIC; 
  signal U2_vidon_and000065_G : STD_LOGIC; 
  signal M1a_10_F5MUX_15424 : STD_LOGIC; 
  signal N520 : STD_LOGIC; 
  signal M1a_10_BXINV_15417 : STD_LOGIC; 
  signal N519 : STD_LOGIC; 
  signal M1a_21_F5MUX_15449 : STD_LOGIC; 
  signal N462 : STD_LOGIC; 
  signal M1a_21_BXINV_15442 : STD_LOGIC; 
  signal N461 : STD_LOGIC; 
  signal M1a_24_27_F5MUX_15474 : STD_LOGIC; 
  signal N496 : STD_LOGIC; 
  signal M1a_24_27_BXINV_15467 : STD_LOGIC; 
  signal N495 : STD_LOGIC; 
  signal M1a_23_F5MUX_15499 : STD_LOGIC; 
  signal N442 : STD_LOGIC; 
  signal M1a_23_BXINV_15492 : STD_LOGIC; 
  signal N441 : STD_LOGIC; 
  signal M1a_24_F5MUX_15524 : STD_LOGIC; 
  signal N446 : STD_LOGIC; 
  signal M1a_24_BXINV_15517 : STD_LOGIC; 
  signal N445 : STD_LOGIC; 
  signal M1a_18_F5MUX_15549 : STD_LOGIC; 
  signal N538 : STD_LOGIC; 
  signal M1a_18_BXINV_15542 : STD_LOGIC; 
  signal N537 : STD_LOGIC; 
  signal M1a_19_F5MUX_15574 : STD_LOGIC; 
  signal N556 : STD_LOGIC; 
  signal M1a_19_BXINV_15567 : STD_LOGIC; 
  signal N555 : STD_LOGIC; 
  signal M1_28_120_F5MUX_15599 : STD_LOGIC; 
  signal M1_28_1201_15597 : STD_LOGIC; 
  signal M1_28_120_BXINV_15592 : STD_LOGIC; 
  signal M1_28_1202_15590 : STD_LOGIC; 
  signal M1a_28_F5MUX_15624 : STD_LOGIC; 
  signal N526 : STD_LOGIC; 
  signal M1a_28_BXINV_15617 : STD_LOGIC; 
  signal N525 : STD_LOGIC; 
  signal M2a_12_F5MUX_15649 : STD_LOGIC; 
  signal N554 : STD_LOGIC; 
  signal M2a_12_BXINV_15642 : STD_LOGIC; 
  signal N553 : STD_LOGIC; 
  signal M2a_21_F5MUX_15674 : STD_LOGIC; 
  signal N562 : STD_LOGIC; 
  signal M2a_21_BXINV_15667 : STD_LOGIC; 
  signal N561 : STD_LOGIC; 
  signal M2a_22_F5MUX_15699 : STD_LOGIC; 
  signal N424 : STD_LOGIC; 
  signal M2a_22_BXINV_15692 : STD_LOGIC; 
  signal N423 : STD_LOGIC; 
  signal M2a_18_F5MUX_15724 : STD_LOGIC; 
  signal N432 : STD_LOGIC; 
  signal M2a_18_BXINV_15717 : STD_LOGIC; 
  signal N431 : STD_LOGIC; 
  signal M2a_4_101_F5MUX_15749 : STD_LOGIC; 
  signal N394 : STD_LOGIC; 
  signal M2a_4_101_BXINV_15742 : STD_LOGIC; 
  signal N393 : STD_LOGIC; 
  signal M2a_4_150_F5MUX_15774 : STD_LOGIC; 
  signal N386 : STD_LOGIC; 
  signal M2a_4_150_BXINV_15767 : STD_LOGIC; 
  signal N385 : STD_LOGIC; 
  signal M2a_5_F5MUX_15799 : STD_LOGIC; 
  signal N482 : STD_LOGIC; 
  signal M2a_5_BXINV_15792 : STD_LOGIC; 
  signal N481 : STD_LOGIC; 
  signal M1a_3_F5MUX_15824 : STD_LOGIC; 
  signal N486 : STD_LOGIC; 
  signal M1a_3_BXINV_15817 : STD_LOGIC; 
  signal N485 : STD_LOGIC; 
  signal red_0_OBUF_F5MUX_15849 : STD_LOGIC; 
  signal N422 : STD_LOGIC; 
  signal red_0_OBUF_BXINV_15842 : STD_LOGIC; 
  signal N421 : STD_LOGIC; 
  signal M1a_25_F5MUX_15874 : STD_LOGIC; 
  signal M1a_25_36 : STD_LOGIC; 
  signal M1a_25_BXINV_15867 : STD_LOGIC; 
  signal M1a_25_361_15865 : STD_LOGIC; 
  signal M1a_26_13_F5MUX_15899 : STD_LOGIC; 
  signal M1a_26_13_F : STD_LOGIC; 
  signal M1a_26_13_BXINV_15888 : STD_LOGIC; 
  signal M1a_26_131_15886 : STD_LOGIC; 
  signal M1a_26_54_F5MUX_15924 : STD_LOGIC; 
  signal M1a_26_541_15922 : STD_LOGIC; 
  signal M1a_26_54_BXINV_15917 : STD_LOGIC; 
  signal M1a_26_542_15915 : STD_LOGIC; 
  signal M1_22_35_F5MUX_15949 : STD_LOGIC; 
  signal N456 : STD_LOGIC; 
  signal M1_22_35_BXINV_15941 : STD_LOGIC; 
  signal N455 : STD_LOGIC; 
  signal M1_30_49_F5MUX_15974 : STD_LOGIC; 
  signal N406 : STD_LOGIC; 
  signal M1_30_49_BXINV_15967 : STD_LOGIC; 
  signal N405 : STD_LOGIC; 
  signal M1_23_F5MUX_15999 : STD_LOGIC; 
  signal N560 : STD_LOGIC; 
  signal M1_23_BXINV_15992 : STD_LOGIC; 
  signal N559 : STD_LOGIC; 
  signal M1_31_F5MUX_16024 : STD_LOGIC; 
  signal N402 : STD_LOGIC; 
  signal M1_31_BXINV_16017 : STD_LOGIC; 
  signal N401 : STD_LOGIC; 
  signal M1_25_75_F5MUX_16049 : STD_LOGIC; 
  signal N418 : STD_LOGIC; 
  signal M1_25_75_BXINV_16042 : STD_LOGIC; 
  signal N417 : STD_LOGIC; 
  signal M2_10_F5MUX_16074 : STD_LOGIC; 
  signal N470 : STD_LOGIC; 
  signal M2_10_BXINV_16067 : STD_LOGIC; 
  signal N469 : STD_LOGIC; 
  signal M1_26_bdd0_F5MUX_16099 : STD_LOGIC; 
  signal M1_26_1 : STD_LOGIC; 
  signal M1_26_bdd0_BXINV_16092 : STD_LOGIC; 
  signal M1_26_11_16090 : STD_LOGIC; 
  signal M2_21_F5MUX_16124 : STD_LOGIC; 
  signal N398 : STD_LOGIC; 
  signal M2_21_BXINV_16117 : STD_LOGIC; 
  signal N397 : STD_LOGIC; 
  signal M2_16_F5MUX_16149 : STD_LOGIC; 
  signal N582 : STD_LOGIC; 
  signal M2_16_BXINV_16142 : STD_LOGIC; 
  signal N581 : STD_LOGIC; 
  signal M2_24_F5MUX_16174 : STD_LOGIC; 
  signal N480 : STD_LOGIC; 
  signal M2_24_BXINV_16167 : STD_LOGIC; 
  signal N479 : STD_LOGIC; 
  signal M2_1_F5MUX_16199 : STD_LOGIC; 
  signal N474 : STD_LOGIC; 
  signal M2_1_BXINV_16192 : STD_LOGIC; 
  signal N473 : STD_LOGIC; 
  signal M2_19_F5MUX_16224 : STD_LOGIC; 
  signal N458 : STD_LOGIC; 
  signal M2_19_BXINV_16217 : STD_LOGIC; 
  signal N457 : STD_LOGIC; 
  signal screenstate_sig_hill4_3_DXMUX_16255 : STD_LOGIC; 
  signal screenstate_sig_hill4_3_F5MUX_16253 : STD_LOGIC; 
  signal N380 : STD_LOGIC; 
  signal screenstate_sig_hill4_3_BXINV_16246 : STD_LOGIC; 
  signal N379 : STD_LOGIC; 
  signal screenstate_sig_hill4_3_CLKINV_16239 : STD_LOGIC; 
  signal screenstate_sig_hill4_3_CEINV_16238 : STD_LOGIC; 
  signal M2_2_F5MUX_16283 : STD_LOGIC; 
  signal N400 : STD_LOGIC; 
  signal M2_2_BXINV_16276 : STD_LOGIC; 
  signal N399 : STD_LOGIC; 
  signal M2_3_F5MUX_16308 : STD_LOGIC; 
  signal N484 : STD_LOGIC; 
  signal M2_3_BXINV_16301 : STD_LOGIC; 
  signal N483 : STD_LOGIC; 
  signal M2_13_F5MUX_16335 : STD_LOGIC; 
  signal M2_13_1 : STD_LOGIC; 
  signal M2_13_BXINV_16328 : STD_LOGIC; 
  signal M2_13_11 : STD_LOGIC; 
  signal M2_4_F5MUX_16360 : STD_LOGIC; 
  signal N558 : STD_LOGIC; 
  signal M2_4_BXINV_16353 : STD_LOGIC; 
  signal N557 : STD_LOGIC; 
  signal M2_5_F5MUX_16385 : STD_LOGIC; 
  signal N384 : STD_LOGIC; 
  signal M2_5_BXINV_16377 : STD_LOGIC; 
  signal N383 : STD_LOGIC; 
  signal M2_9_F5MUX_16410 : STD_LOGIC; 
  signal N440 : STD_LOGIC; 
  signal M2_9_BXINV_16403 : STD_LOGIC; 
  signal N439 : STD_LOGIC; 
  signal M1_3_F5MUX_16435 : STD_LOGIC; 
  signal N490 : STD_LOGIC; 
  signal M1_3_BXINV_16428 : STD_LOGIC; 
  signal N489 : STD_LOGIC; 
  signal M1_9_F5MUX_16460 : STD_LOGIC; 
  signal N488 : STD_LOGIC; 
  signal M1_9_BXINV_16453 : STD_LOGIC; 
  signal N487 : STD_LOGIC; 
  signal N331_F5MUX_16485 : STD_LOGIC; 
  signal N568 : STD_LOGIC; 
  signal N331_BXINV_16478 : STD_LOGIC; 
  signal N567 : STD_LOGIC; 
  signal N309_F5MUX_16510 : STD_LOGIC; 
  signal N430 : STD_LOGIC; 
  signal N309_BXINV_16503 : STD_LOGIC; 
  signal N429 : STD_LOGIC; 
  signal N293_F5MUX_16535 : STD_LOGIC; 
  signal selector_green_1_25_SW0 : STD_LOGIC; 
  signal N293_BXINV_16526 : STD_LOGIC; 
  signal selector_green_1_25_SW01_16524 : STD_LOGIC; 
  signal N257_F5MUX_16560 : STD_LOGIC; 
  signal N434 : STD_LOGIC; 
  signal N257_BXINV_16553 : STD_LOGIC; 
  signal N433 : STD_LOGIC; 
  signal x7_digit_0_F5MUX_16585 : STD_LOGIC; 
  signal x7_Mmux_digit_3_16583 : STD_LOGIC; 
  signal x7_digit_0_BXINV_16577 : STD_LOGIC; 
  signal x7_Mmux_digit_4_16575 : STD_LOGIC; 
  signal U3_spriteonGrnd_and000023_F5MUX_16610 : STD_LOGIC; 
  signal U3_spriteonGrnd_and0000231_16608 : STD_LOGIC; 
  signal U3_spriteonGrnd_and000023_BXINV_16603 : STD_LOGIC; 
  signal U3_spriteonGrnd_and0000232_16601 : STD_LOGIC; 
  signal U3_spriteonGrnd_and000047_F5MUX_16635 : STD_LOGIC; 
  signal U3_spriteonGrnd_and0000471_16633 : STD_LOGIC; 
  signal U3_spriteonGrnd_and000047_BXINV_16628 : STD_LOGIC; 
  signal U3_spriteonGrnd_and000047_G : STD_LOGIC; 
  signal N301_F5MUX_16660 : STD_LOGIC; 
  signal N412 : STD_LOGIC; 
  signal N301_BXINV_16653 : STD_LOGIC; 
  signal N411 : STD_LOGIC; 
  signal M1a_9_F5MUX_16685 : STD_LOGIC; 
  signal N426 : STD_LOGIC; 
  signal M1a_9_BXINV_16678 : STD_LOGIC; 
  signal N425 : STD_LOGIC; 
  signal M2a_7_F5MUX_16710 : STD_LOGIC; 
  signal N468 : STD_LOGIC; 
  signal M2a_7_BXINV_16703 : STD_LOGIC; 
  signal N467 : STD_LOGIC; 
  signal M2a_9_14_F5MUX_16735 : STD_LOGIC; 
  signal N452 : STD_LOGIC; 
  signal M2a_9_14_BXINV_16728 : STD_LOGIC; 
  signal N451 : STD_LOGIC; 
  signal M2a_8_F5MUX_16760 : STD_LOGIC; 
  signal N444 : STD_LOGIC; 
  signal M2a_8_BXINV_16753 : STD_LOGIC; 
  signal N443 : STD_LOGIC; 
  signal M2a_9_F5MUX_16785 : STD_LOGIC; 
  signal N388 : STD_LOGIC; 
  signal M2a_9_BXINV_16777 : STD_LOGIC; 
  signal N387 : STD_LOGIC; 
  signal M1_1_F5MUX_16810 : STD_LOGIC; 
  signal N472 : STD_LOGIC; 
  signal M1_1_BXINV_16803 : STD_LOGIC; 
  signal N471 : STD_LOGIC; 
  signal M2_4_91_F5MUX_16835 : STD_LOGIC; 
  signal N450 : STD_LOGIC; 
  signal M2_4_91_BXINV_16828 : STD_LOGIC; 
  signal N449 : STD_LOGIC; 
  signal M2_6_31_F5MUX_16860 : STD_LOGIC; 
  signal N404 : STD_LOGIC; 
  signal M2_6_31_BXINV_16852 : STD_LOGIC; 
  signal N403 : STD_LOGIC; 
  signal M2_6_F5MUX_16885 : STD_LOGIC; 
  signal N392 : STD_LOGIC; 
  signal M2_6_BXINV_16877 : STD_LOGIC; 
  signal N391 : STD_LOGIC; 
  signal M2_7_F5MUX_16910 : STD_LOGIC; 
  signal N390 : STD_LOGIC; 
  signal M2_7_BXINV_16902 : STD_LOGIC; 
  signal N389 : STD_LOGIC; 
  signal M2_8_F5MUX_16935 : STD_LOGIC; 
  signal N382 : STD_LOGIC; 
  signal M2_8_BXINV_16927 : STD_LOGIC; 
  signal N381 : STD_LOGIC; 
  signal N291_F5MUX_16960 : STD_LOGIC; 
  signal N428 : STD_LOGIC; 
  signal N291_BXINV_16953 : STD_LOGIC; 
  signal N427 : STD_LOGIC; 
  signal N221_F5MUX_16985 : STD_LOGIC; 
  signal N464 : STD_LOGIC; 
  signal N221_BXINV_16978 : STD_LOGIC; 
  signal N463 : STD_LOGIC; 
  signal M1a_20_F5MUX_17010 : STD_LOGIC; 
  signal N532 : STD_LOGIC; 
  signal M1a_20_BXINV_17003 : STD_LOGIC; 
  signal N531 : STD_LOGIC; 
  signal M2a_11_F5MUX_17035 : STD_LOGIC; 
  signal N584 : STD_LOGIC; 
  signal M2a_11_BXINV_17028 : STD_LOGIC; 
  signal N583 : STD_LOGIC; 
  signal M2a_13_F5MUX_17060 : STD_LOGIC; 
  signal N588 : STD_LOGIC; 
  signal M2a_13_BXINV_17053 : STD_LOGIC; 
  signal N587 : STD_LOGIC; 
  signal M2a_14_F5MUX_17085 : STD_LOGIC; 
  signal N578 : STD_LOGIC; 
  signal M2a_14_BXINV_17078 : STD_LOGIC; 
  signal N577 : STD_LOGIC; 
  signal M2a_30_F5MUX_17110 : STD_LOGIC; 
  signal N570 : STD_LOGIC; 
  signal M2a_30_BXINV_17103 : STD_LOGIC; 
  signal N569 : STD_LOGIC; 
  signal M2a_23_F5MUX_17135 : STD_LOGIC; 
  signal N552 : STD_LOGIC; 
  signal M2a_23_BXINV_17127 : STD_LOGIC; 
  signal N551 : STD_LOGIC; 
  signal M1a_8_F5MUX_17160 : STD_LOGIC; 
  signal N550 : STD_LOGIC; 
  signal M1a_8_BXINV_17152 : STD_LOGIC; 
  signal N549 : STD_LOGIC; 
  signal M2a_28_F5MUX_17185 : STD_LOGIC; 
  signal N580 : STD_LOGIC; 
  signal M2a_28_BXINV_17178 : STD_LOGIC; 
  signal N579 : STD_LOGIC; 
  signal M2a_29_F5MUX_17210 : STD_LOGIC; 
  signal N576 : STD_LOGIC; 
  signal M2a_29_BXINV_17203 : STD_LOGIC; 
  signal N575 : STD_LOGIC; 
  signal N241_F5MUX_17235 : STD_LOGIC; 
  signal U3_spriteonB4_and000028_SW0 : STD_LOGIC; 
  signal N241_BXINV_17228 : STD_LOGIC; 
  signal N241_G : STD_LOGIC; 
  signal U3_spriteonGrnd_and00007_F5MUX_17260 : STD_LOGIC; 
  signal U3_spriteonGrnd_and00007_F : STD_LOGIC; 
  signal U3_spriteonGrnd_and00007_BXINV_17249 : STD_LOGIC; 
  signal U3_spriteonGrnd_and000071_17247 : STD_LOGIC; 
  signal N227_F5MUX_17285 : STD_LOGIC; 
  signal M2a_8_21_SW0 : STD_LOGIC; 
  signal N227_BXINV_17277 : STD_LOGIC; 
  signal M2a_8_21_SW01_17275 : STD_LOGIC; 
  signal U3_C1_not000127_17308 : STD_LOGIC; 
  signal U3_C1_not00014_O_pack_1 : STD_LOGIC; 
  signal U3_C1_not000152_17332 : STD_LOGIC; 
  signal U3_C1_not000147_O_pack_1 : STD_LOGIC; 
  signal screenstate_sig_hill1_5_DXMUX_17363 : STD_LOGIC; 
  signal screenstate_N3_pack_2 : STD_LOGIC; 
  signal screenstate_sig_hill1_5_CLKINV_17346 : STD_LOGIC; 
  signal screenstate_sig_hill1_5_CEINV_17345 : STD_LOGIC; 
  signal screenstate_sig_hill1_6_DXMUX_17396 : STD_LOGIC; 
  signal screenstate_N13_pack_2 : STD_LOGIC; 
  signal screenstate_sig_hill1_6_CLKINV_17379 : STD_LOGIC; 
  signal screenstate_sig_hill1_6_CEINV_17378 : STD_LOGIC; 
  signal U3_C1_not0001 : STD_LOGIC; 
  signal U3_C1_not000183_O_pack_1 : STD_LOGIC; 
  signal nes_counter_reg_not0001 : STD_LOGIC; 
  signal nes_scalar_next_cmp_eq0000_pack_1 : STD_LOGIC; 
  signal nes_N11 : STD_LOGIC; 
  signal nes_counter_reg_cmp_eq0000112_pack_1 : STD_LOGIC; 
  signal U3_C2_not000164_17494 : STD_LOGIC; 
  signal U3_C2_not000150_O_pack_1 : STD_LOGIC; 
  signal U3_C2_not0001 : STD_LOGIC; 
  signal U3_C2_not000123_O_pack_1 : STD_LOGIC; 
  signal U3_tank2_angle_calc_and0000 : STD_LOGIC; 
  signal U3_tank2_angle_calc_and00003_O_pack_1 : STD_LOGIC; 
  signal U2_hcs_cmp_eq00005_17566 : STD_LOGIC; 
  signal U3_spriteonGrnd_and0000104_pack_1 : STD_LOGIC; 
  signal U2_vcs_5_DXMUX_17599 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_5 : STD_LOGIC; 
  signal U2_vcs_cmp_eq0000_pack_1 : STD_LOGIC; 
  signal U2_vcs_5_CLKINV_17581 : STD_LOGIC; 
  signal U2_vcs_5_CEINV_17580 : STD_LOGIC; 
  signal U3_tank1_angle_calc_cmp_eq0001_pack_1 : STD_LOGIC; 
  signal U3_C2_not00016_17652 : STD_LOGIC; 
  signal U3_C2_not00011_O_pack_1 : STD_LOGIC; 
  signal screenstate_sig_hill4_6_DXMUX_17683 : STD_LOGIC; 
  signal screenstate_sig_hill4_mux0001_1_Q : STD_LOGIC; 
  signal screenstate_sig_hill4_mux0001_1_181_O_pack_2 : STD_LOGIC; 
  signal screenstate_sig_hill4_6_CLKINV_17668 : STD_LOGIC; 
  signal screenstate_sig_hill4_6_CEINV_17667 : STD_LOGIC; 
  signal U3_tank1_angle_calc_and0000 : STD_LOGIC; 
  signal U3_tank1_angle_calc_and00003_O_pack_1 : STD_LOGIC; 
  signal screenstate_sig_hill3_2_DXMUX_17740 : STD_LOGIC; 
  signal screenstate_Mcount_sig_hill3_eqn_2 : STD_LOGIC; 
  signal screenstate_Mcount_sig_hill3_eqn_0121_pack_2 : STD_LOGIC; 
  signal screenstate_sig_hill3_2_CLKINV_17724 : STD_LOGIC; 
  signal screenstate_sig_hill3_2_CEINV_17723 : STD_LOGIC; 
  signal screenstate_sig_hill3_7_DXMUX_17773 : STD_LOGIC; 
  signal screenstate_Mcount_sig_hill3_eqn_7 : STD_LOGIC; 
  signal screenstate_Mcount_sig_hill3_eqn_018_pack_2 : STD_LOGIC; 
  signal screenstate_sig_hill3_7_CLKINV_17757 : STD_LOGIC; 
  signal screenstate_sig_hill3_7_CEINV_17756 : STD_LOGIC; 
  signal N155 : STD_LOGIC; 
  signal screenstate_sig_hill4_mux0001_0_bdd2_pack_1 : STD_LOGIC; 
  signal U3_tank2_angle_calc_cmp_eq0001_pack_1 : STD_LOGIC; 
  signal U2_vsenable_DXMUX_17854 : STD_LOGIC; 
  signal U2_hcs_cmp_eq0000 : STD_LOGIC; 
  signal U2_hcs_cmp_eq000010_pack_1 : STD_LOGIC; 
  signal U2_vsenable_CLKINV_17837 : STD_LOGIC; 
  signal U2_vsenable_CEINVNOT : STD_LOGIC; 
  signal U3_Madd_tank1_angle_calc_addsub0000_cy_5_Q : STD_LOGIC; 
  signal U3_Madd_tank1_angle_calc_addsub0000_cy_3_pack_1 : STD_LOGIC; 
  signal nes_up_reg_cmp_eq0000 : STD_LOGIC; 
  signal nes_N0_pack_1 : STD_LOGIC; 
  signal U3_Madd_tank2_angle_calc_addsub0000_cy_5_Q : STD_LOGIC; 
  signal U3_Madd_tank2_angle_calc_addsub0000_cy_3_pack_1 : STD_LOGIC; 
  signal nes_counter_reg_1_DXMUX_17969 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_eqn_1 : STD_LOGIC; 
  signal nes_counter_reg_1_DYMUX_17954 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_eqn_0 : STD_LOGIC; 
  signal nes_counter_reg_1_SRINV_17946 : STD_LOGIC; 
  signal nes_counter_reg_1_CLKINV_17945 : STD_LOGIC; 
  signal nes_counter_reg_1_CEINV_17944 : STD_LOGIC; 
  signal nes_counter_reg_3_DXMUX_18015 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_eqn_3 : STD_LOGIC; 
  signal nes_counter_reg_3_DYMUX_18000 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_eqn_2 : STD_LOGIC; 
  signal nes_counter_reg_3_SRINV_17992 : STD_LOGIC; 
  signal nes_counter_reg_3_CLKINV_17991 : STD_LOGIC; 
  signal nes_counter_reg_3_CEINV_17990 : STD_LOGIC; 
  signal nes_counter_reg_5_DXMUX_18061 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_eqn_5 : STD_LOGIC; 
  signal nes_counter_reg_5_DYMUX_18046 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_eqn_4 : STD_LOGIC; 
  signal nes_counter_reg_5_SRINV_18038 : STD_LOGIC; 
  signal nes_counter_reg_5_CLKINV_18037 : STD_LOGIC; 
  signal nes_counter_reg_5_CEINV_18036 : STD_LOGIC; 
  signal nes_counter_reg_7_FFY_RST : STD_LOGIC; 
  signal nes_counter_reg_7_FFX_RST : STD_LOGIC; 
  signal nes_counter_reg_7_DXMUX_18107 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_eqn_7 : STD_LOGIC; 
  signal nes_counter_reg_7_DYMUX_18092 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_eqn_6 : STD_LOGIC; 
  signal nes_counter_reg_7_SRINV_18084 : STD_LOGIC; 
  signal nes_counter_reg_7_CLKINV_18083 : STD_LOGIC; 
  signal nes_counter_reg_7_CEINV_18082 : STD_LOGIC; 
  signal nes_counter_reg_9_FFY_RST : STD_LOGIC; 
  signal nes_counter_reg_9_DXMUX_18153 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_eqn_9 : STD_LOGIC; 
  signal nes_counter_reg_9_DYMUX_18138 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_eqn_8 : STD_LOGIC; 
  signal nes_counter_reg_9_SRINV_18130 : STD_LOGIC; 
  signal nes_counter_reg_9_CLKINV_18129 : STD_LOGIC; 
  signal nes_counter_reg_9_CEINV_18128 : STD_LOGIC; 
  signal screenstate_sig_hill1_4_DXMUX_18194 : STD_LOGIC; 
  signal screenstate_sig_hill1_4_DYMUX_18182 : STD_LOGIC; 
  signal screenstate_sig_hill1_4_CLKINV_18173 : STD_LOGIC; 
  signal screenstate_sig_hill1_4_CEINV_18172 : STD_LOGIC; 
  signal screenstate_sig_hill1_7_DYMUX_18215 : STD_LOGIC; 
  signal screenstate_sig_hill1_7_CLKINV_18206 : STD_LOGIC; 
  signal screenstate_sig_hill1_7_CEINV_18205 : STD_LOGIC; 
  signal screenstate_sig_hill2_5_DXMUX_18253 : STD_LOGIC; 
  signal screenstate_sig_hill2_5_DYMUX_18241 : STD_LOGIC; 
  signal screenstate_sig_hill2_5_CLKINV_18232 : STD_LOGIC; 
  signal screenstate_sig_hill2_5_CEINV_18231 : STD_LOGIC; 
  signal screenstate_sig_hill3_1_DXMUX_18291 : STD_LOGIC; 
  signal screenstate_Mcount_sig_hill3_eqn_1 : STD_LOGIC; 
  signal screenstate_sig_hill3_1_DYMUX_18278 : STD_LOGIC; 
  signal screenstate_Mcount_sig_hill3_eqn_0 : STD_LOGIC; 
  signal screenstate_sig_hill3_1_CLKINV_18269 : STD_LOGIC; 
  signal screenstate_sig_hill3_1_CEINV_18268 : STD_LOGIC; 
  signal screenstate_sig_hill2_7_DYMUX_18312 : STD_LOGIC; 
  signal screenstate_sig_hill2_7_CLKINV_18304 : STD_LOGIC; 
  signal screenstate_sig_hill2_7_CEINV_18303 : STD_LOGIC; 
  signal screenstate_sig_hill3_6_DXMUX_18350 : STD_LOGIC; 
  signal screenstate_Mcount_sig_hill3_eqn_6 : STD_LOGIC; 
  signal screenstate_sig_hill3_6_DYMUX_18337 : STD_LOGIC; 
  signal screenstate_Mcount_sig_hill3_eqn_3 : STD_LOGIC; 
  signal screenstate_sig_hill3_6_CLKINV_18328 : STD_LOGIC; 
  signal screenstate_sig_hill3_6_CEINV_18327 : STD_LOGIC; 
  signal screenstate_sig_hill3_5_DXMUX_18388 : STD_LOGIC; 
  signal screenstate_Mcount_sig_hill3_eqn_5 : STD_LOGIC; 
  signal screenstate_sig_hill3_5_DYMUX_18375 : STD_LOGIC; 
  signal screenstate_Mcount_sig_hill3_eqn_4 : STD_LOGIC; 
  signal screenstate_sig_hill3_5_CLKINV_18366 : STD_LOGIC; 
  signal screenstate_sig_hill3_5_CEINV_18365 : STD_LOGIC; 
  signal screenstate_sig_hill4_2_DYMUX_18414 : STD_LOGIC; 
  signal screenstate_sig_hill4_mux0001_5_Q : STD_LOGIC; 
  signal screenstate_sig_hill4_2_CLKINV_18406 : STD_LOGIC; 
  signal screenstate_sig_hill4_2_CEINV_18405 : STD_LOGIC; 
  signal screenstate_sig_hill4_5_DXMUX_18459 : STD_LOGIC; 
  signal screenstate_sig_hill4_mux0001_2_Q : STD_LOGIC; 
  signal screenstate_sig_hill4_5_DYMUX_18446 : STD_LOGIC; 
  signal screenstate_sig_hill4_mux0001_3_Q : STD_LOGIC; 
  signal screenstate_sig_hill4_5_CLKINV_18436 : STD_LOGIC; 
  signal screenstate_sig_hill4_5_CEINV_18435 : STD_LOGIC; 
  signal screenstate_sig_hill5_4_DXMUX_18497 : STD_LOGIC; 
  signal screenstate_sig_hill5_4_DYMUX_18485 : STD_LOGIC; 
  signal screenstate_sig_hill5_4_CLKINV_18476 : STD_LOGIC; 
  signal screenstate_sig_hill5_4_CEINV_18475 : STD_LOGIC; 
  signal screenstate_sig_hill5_7_DXMUX_18535 : STD_LOGIC; 
  signal screenstate_sig_hill5_7_DYMUX_18523 : STD_LOGIC; 
  signal screenstate_sig_hill5_7_CLKINV_18514 : STD_LOGIC; 
  signal screenstate_sig_hill5_7_CEINV_18513 : STD_LOGIC; 
  signal screenstate_sig_hill1_and0001 : STD_LOGIC; 
  signal who_present_state_FSM_FFd1_DYMUX_18560 : STD_LOGIC; 
  signal sig_gameA : STD_LOGIC; 
  signal who_present_state_FSM_FFd1_CLKINV_18551 : STD_LOGIC; 
  signal U2_hcs_1_DXMUX_18610 : STD_LOGIC; 
  signal U2_Mcount_hcs_eqn_1 : STD_LOGIC; 
  signal U2_hcs_1_DYMUX_18595 : STD_LOGIC; 
  signal U2_Mcount_hcs_eqn_0 : STD_LOGIC; 
  signal U2_hcs_1_SRINV_18586 : STD_LOGIC; 
  signal U2_hcs_1_CLKINV_18585 : STD_LOGIC; 
  signal U2_hcs_3_FFX_RST : STD_LOGIC; 
  signal U2_hcs_3_DXMUX_18652 : STD_LOGIC; 
  signal U2_Mcount_hcs_eqn_3 : STD_LOGIC; 
  signal U2_hcs_3_DYMUX_18637 : STD_LOGIC; 
  signal U2_Mcount_hcs_eqn_2 : STD_LOGIC; 
  signal U2_hcs_3_SRINV_18628 : STD_LOGIC; 
  signal U2_hcs_3_CLKINV_18627 : STD_LOGIC; 
  signal U2_hcs_5_FFY_RST : STD_LOGIC; 
  signal U2_hcs_5_FFX_RST : STD_LOGIC; 
  signal U2_hcs_5_DXMUX_18694 : STD_LOGIC; 
  signal U2_Mcount_hcs_eqn_5 : STD_LOGIC; 
  signal U2_hcs_5_DYMUX_18679 : STD_LOGIC; 
  signal U2_Mcount_hcs_eqn_4 : STD_LOGIC; 
  signal U2_hcs_5_SRINV_18670 : STD_LOGIC; 
  signal U2_hcs_5_CLKINV_18669 : STD_LOGIC; 
  signal U2_hcs_7_DXMUX_18736 : STD_LOGIC; 
  signal U2_Mcount_hcs_eqn_7 : STD_LOGIC; 
  signal U2_hcs_7_DYMUX_18721 : STD_LOGIC; 
  signal U2_Mcount_hcs_eqn_6 : STD_LOGIC; 
  signal U2_hcs_7_SRINV_18712 : STD_LOGIC; 
  signal U2_hcs_7_CLKINV_18711 : STD_LOGIC; 
  signal U2_hcs_9_DXMUX_18778 : STD_LOGIC; 
  signal U2_Mcount_hcs_eqn_9 : STD_LOGIC; 
  signal U2_hcs_9_DYMUX_18763 : STD_LOGIC; 
  signal U2_Mcount_hcs_eqn_8 : STD_LOGIC; 
  signal U2_hcs_9_SRINV_18754 : STD_LOGIC; 
  signal U2_hcs_9_CLKINV_18753 : STD_LOGIC; 
  signal U2_vcs_1_DXMUX_18823 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_1 : STD_LOGIC; 
  signal U2_vcs_1_DYMUX_18806 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_0 : STD_LOGIC; 
  signal U2_vcs_1_SRINV_18796 : STD_LOGIC; 
  signal U2_vcs_1_CLKINV_18795 : STD_LOGIC; 
  signal U2_vcs_1_CEINV_18794 : STD_LOGIC; 
  signal U2_vcs_3_DXMUX_18869 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_3 : STD_LOGIC; 
  signal U2_vcs_3_DYMUX_18852 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_2 : STD_LOGIC; 
  signal U2_vcs_3_SRINV_18842 : STD_LOGIC; 
  signal U2_vcs_3_CLKINV_18841 : STD_LOGIC; 
  signal U2_vcs_3_CEINV_18840 : STD_LOGIC; 
  signal U2_vcs_4_DYMUX_18895 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_4 : STD_LOGIC; 
  signal U2_vcs_4_CLKINV_18884 : STD_LOGIC; 
  signal U2_vcs_4_CEINV_18883 : STD_LOGIC; 
  signal U2_vcs_7_DXMUX_18941 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_7 : STD_LOGIC; 
  signal U2_vcs_7_DYMUX_18924 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_6 : STD_LOGIC; 
  signal U2_vcs_7_SRINV_18914 : STD_LOGIC; 
  signal U2_vcs_7_CLKINV_18913 : STD_LOGIC; 
  signal U2_vcs_7_CEINV_18912 : STD_LOGIC; 
  signal U2_vcs_9_DXMUX_18987 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_9 : STD_LOGIC; 
  signal U2_vcs_9_DYMUX_18970 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_8 : STD_LOGIC; 
  signal U2_vcs_9_SRINV_18960 : STD_LOGIC; 
  signal U2_vcs_9_CLKINV_18959 : STD_LOGIC; 
  signal U2_vcs_9_CEINV_18958 : STD_LOGIC; 
  signal nes_scalar_reg_1_DXMUX_19030 : STD_LOGIC; 
  signal nes_scalar_reg_1_DYMUX_19014 : STD_LOGIC; 
  signal nes_scalar_reg_1_SRINV_19004 : STD_LOGIC; 
  signal nes_scalar_reg_1_CLKINV_19003 : STD_LOGIC; 
  signal nes_scalar_reg_3_DXMUX_19072 : STD_LOGIC; 
  signal nes_scalar_reg_3_DYMUX_19056 : STD_LOGIC; 
  signal nes_scalar_reg_3_SRINV_19046 : STD_LOGIC; 
  signal nes_scalar_reg_3_CLKINV_19045 : STD_LOGIC; 
  signal nes_scalar_reg_5_DXMUX_19114 : STD_LOGIC; 
  signal nes_scalar_reg_5_DYMUX_19098 : STD_LOGIC; 
  signal nes_scalar_reg_5_SRINV_19088 : STD_LOGIC; 
  signal nes_scalar_reg_5_CLKINV_19087 : STD_LOGIC; 
  signal nes_scalar_reg_7_DXMUX_19156 : STD_LOGIC; 
  signal nes_scalar_reg_7_DYMUX_19140 : STD_LOGIC; 
  signal nes_scalar_reg_7_SRINV_19130 : STD_LOGIC; 
  signal nes_scalar_reg_7_CLKINV_19129 : STD_LOGIC; 
  signal nes_scalar_reg_9_DXMUX_19198 : STD_LOGIC; 
  signal nes_scalar_reg_9_DYMUX_19182 : STD_LOGIC; 
  signal nes_scalar_reg_9_SRINV_19172 : STD_LOGIC; 
  signal nes_scalar_reg_9_CLKINV_19171 : STD_LOGIC; 
  signal selector_green_0_17_19226 : STD_LOGIC; 
  signal N173 : STD_LOGIC; 
  signal nes_a_reg_cmp_eq0000 : STD_LOGIC; 
  signal nes_left_reg_cmp_eq0000 : STD_LOGIC; 
  signal N305 : STD_LOGIC; 
  signal an_1_OBUF_19286 : STD_LOGIC; 
  signal x7_an_1_mux00012_pack_1 : STD_LOGIC; 
  signal U3_C1_not000110_19303 : STD_LOGIC; 
  signal who_present_state_FSM_FFd2_DXMUX_19341 : STD_LOGIC; 
  signal who_present_state_FSM_FFd2_In : STD_LOGIC; 
  signal ld_0_OBUF_pack_2 : STD_LOGIC; 
  signal who_present_state_FSM_FFd2_CLKINV_19324 : STD_LOGIC; 
  signal ld_1_OBUF_19356 : STD_LOGIC; 
  signal screenstate_present_state_FSM_FFd1_DXMUX_19396 : STD_LOGIC; 
  signal screenstate_present_state_FSM_FFd1_In : STD_LOGIC; 
  signal screenstate_present_state_FSM_FFd1_DYMUX_19382 : STD_LOGIC; 
  signal ld_2_OBUF_pack_3 : STD_LOGIC; 
  signal screenstate_present_state_FSM_FFd1_BYINV_19373 : STD_LOGIC; 
  signal screenstate_present_state_FSM_FFd1_SRINV_19372 : STD_LOGIC; 
  signal screenstate_present_state_FSM_FFd1_CLKINV_19371 : STD_LOGIC; 
  signal ld_3_OBUF_19412 : STD_LOGIC; 
  signal ld_4_OBUF_19424 : STD_LOGIC; 
  signal ld_5_OBUF_19436 : STD_LOGIC; 
  signal U3_tank2_angle_calc_not0001 : STD_LOGIC; 
  signal ld_6_OBUF_pack_1 : STD_LOGIC; 
  signal U3_leftBTN_inv1_inv1 : STD_LOGIC; 
  signal ld_7_OBUF_19477 : STD_LOGIC; 
  signal an_3_OBUF_19508 : STD_LOGIC; 
  signal N01_pack_1 : STD_LOGIC; 
  signal N154 : STD_LOGIC; 
  signal screenstate_sig_hill4_mux0001_4_bdd2 : STD_LOGIC; 
  signal N134 : STD_LOGIC; 
  signal x7_an_1_mux000115_19547 : STD_LOGIC; 
  signal N144 : STD_LOGIC; 
  signal x7_an_1_mux000152_19571 : STD_LOGIC; 
  signal nes_b_reg_cmp_eq0000 : STD_LOGIC; 
  signal nes_right_reg_cmp_eq0000 : STD_LOGIC; 
  signal green_2_OBUF_19628 : STD_LOGIC; 
  signal N201_pack_1 : STD_LOGIC; 
  signal U3_blue_and0002137_19652 : STD_LOGIC; 
  signal M2_29_bdd0_pack_1 : STD_LOGIC; 
  signal U3_spriteon1 : STD_LOGIC; 
  signal U3_N42_pack_1 : STD_LOGIC; 
  signal N295 : STD_LOGIC; 
  signal N243 : STD_LOGIC; 
  signal M2_0_bdd7 : STD_LOGIC; 
  signal N126_pack_1 : STD_LOGIC; 
  signal M2_0_bdd13 : STD_LOGIC; 
  signal N119_pack_1 : STD_LOGIC; 
  signal U3_tank2_angle_calc_and000017_19808 : STD_LOGIC; 
  signal sig_gameDown_pack_1 : STD_LOGIC; 
  signal U3_spriteonGrnd_and0000134_19832 : STD_LOGIC; 
  signal U3_spriteonB1_cmp_lt0000_pack_1 : STD_LOGIC; 
  signal U3_Madd_spriteon1_addsub0001_cy_7_pack_1 : STD_LOGIC; 
  signal ja2_OBUF_19880 : STD_LOGIC; 
  signal nes_counter_reg_cmp_eq0000125_pack_1 : STD_LOGIC; 
  signal U3_spriteonB4 : STD_LOGIC; 
  signal U3_spriteonB5 : STD_LOGIC; 
  signal hsync_OBUF_19928 : STD_LOGIC; 
  signal U3_spriteonB5_and000059_19920 : STD_LOGIC; 
  signal green_1_OBUF_19952 : STD_LOGIC; 
  signal U3_N6_pack_1 : STD_LOGIC; 
  signal N111 : STD_LOGIC; 
  signal U3_N3_pack_1 : STD_LOGIC; 
  signal N239 : STD_LOGIC; 
  signal U3_spriteonGrnd_and000087_pack_1 : STD_LOGIC; 
  signal U3_C2_not000113_20015 : STD_LOGIC; 
  signal N128 : STD_LOGIC; 
  signal x7_an_1_mux000128 : STD_LOGIC; 
  signal an_2_OBUF_20072 : STD_LOGIC; 
  signal x7_an_2_mux000128_pack_1 : STD_LOGIC; 
  signal N245 : STD_LOGIC; 
  signal U3_spriteonB3_cmp_le0000112_20089 : STD_LOGIC; 
  signal U3_spriteonB4_and000041_20120 : STD_LOGIC; 
  signal U3_spriteonB3_cmp_le0000128_pack_1 : STD_LOGIC; 
  signal ja3_OBUF_20144 : STD_LOGIC; 
  signal N235_pack_1 : STD_LOGIC; 
  signal nes_sel_reg_cmp_eq0000 : STD_LOGIC; 
  signal nes_down_reg_cmp_eq0000 : STD_LOGIC; 
  signal N337 : STD_LOGIC; 
  signal N367 : STD_LOGIC; 
  signal U3_Madd_spriteon2f_add0002_cy_7_pack_1 : STD_LOGIC; 
  signal U3_tank1_angle_calc_and000021_20240 : STD_LOGIC; 
  signal U3_tank1_angle_calc_not0001 : STD_LOGIC; 
  signal a_to_g_6_OBUF_20264 : STD_LOGIC; 
  signal a_to_g_0_OBUF_20257 : STD_LOGIC; 
  signal a_to_g_3_OBUF_20288 : STD_LOGIC; 
  signal a_to_g_2_OBUF_20281 : STD_LOGIC; 
  signal a_to_g_5_OBUF_20312 : STD_LOGIC; 
  signal a_to_g_4_OBUF_20305 : STD_LOGIC; 
  signal N157 : STD_LOGIC; 
  signal N140 : STD_LOGIC; 
  signal U2_vidon_and000039_20360 : STD_LOGIC; 
  signal U2_vidon_and00000_pack_1 : STD_LOGIC; 
  signal N247 : STD_LOGIC; 
  signal U2_vidon_and00006_20377 : STD_LOGIC; 
  signal U3_C1_not0001105_20408 : STD_LOGIC; 
  signal sig_gameRight_pack_1 : STD_LOGIC; 
  signal U3_Madd_spriteon2_addsub0000_cy_7_pack_1 : STD_LOGIC; 
  signal M2a_1_Q_20456 : STD_LOGIC; 
  signal N100_pack_1 : STD_LOGIC; 
  signal U3_N37 : STD_LOGIC; 
  signal N132 : STD_LOGIC; 
  signal M1_21_bdd5 : STD_LOGIC; 
  signal N121_pack_1 : STD_LOGIC; 
  signal U3_spriteonGrnd_and000064_20528 : STD_LOGIC; 
  signal N299_pack_1 : STD_LOGIC; 
  signal N167 : STD_LOGIC; 
  signal sig_gameUp_pack_1 : STD_LOGIC; 
  signal U3_Madd_spriteonB4_add0000_cy_5_Q : STD_LOGIC; 
  signal U3_Madd_spriteonB4_add0000_cy_3_pack_1 : STD_LOGIC; 
  signal nes_a_reg_DYMUX_20586 : STD_LOGIC; 
  signal nes_a_reg_CLKINV_20584 : STD_LOGIC; 
  signal nes_a_reg_CEINV_20583 : STD_LOGIC; 
  signal nes_b_reg_DYMUX_20598 : STD_LOGIC; 
  signal nes_b_reg_CLKINV_20596 : STD_LOGIC; 
  signal nes_b_reg_CEINV_20595 : STD_LOGIC; 
  signal M1a_27_82_20624 : STD_LOGIC; 
  signal M1_22_bdd4_pack_2 : STD_LOGIC; 
  signal N4 : STD_LOGIC; 
  signal nes_nes_clk31_20641 : STD_LOGIC; 
  signal screenstate_sig_hill2_6_DXMUX_20679 : STD_LOGIC; 
  signal screenstate_N30_pack_2 : STD_LOGIC; 
  signal screenstate_sig_hill2_6_CLKINV_20662 : STD_LOGIC; 
  signal screenstate_sig_hill2_6_CEINV_20661 : STD_LOGIC; 
  signal nes_sel_reg_DYMUX_20691 : STD_LOGIC; 
  signal nes_sel_reg_CLKINV_20689 : STD_LOGIC; 
  signal nes_sel_reg_CEINV_20688 : STD_LOGIC; 
  signal N169 : STD_LOGIC; 
  signal U3_N36 : STD_LOGIC; 
  signal M2_0_Q_20741 : STD_LOGIC; 
  signal N114_pack_1 : STD_LOGIC; 
  signal N199 : STD_LOGIC; 
  signal N357 : STD_LOGIC; 
  signal M2a_1_bdd4 : STD_LOGIC; 
  signal N359 : STD_LOGIC; 
  signal a_to_g_1_OBUF_20837 : STD_LOGIC; 
  signal N335 : STD_LOGIC; 
  signal N297 : STD_LOGIC; 
  signal U2_vidon_and000080_pack_1 : STD_LOGIC; 
  signal nes_right_reg_DYMUX_20883 : STD_LOGIC; 
  signal nes_right_reg_CLKINV_20881 : STD_LOGIC; 
  signal nes_right_reg_CEINV_20880 : STD_LOGIC; 
  signal N159 : STD_LOGIC; 
  signal N146 : STD_LOGIC; 
  signal U3_C1_not00015_20921 : STD_LOGIC; 
  signal U3_blue_and0003 : STD_LOGIC; 
  signal U3_Madd_spriteon2_addsub0000_cy_5_Q : STD_LOGIC; 
  signal M1a_27_Q : STD_LOGIC; 
  signal N249_pack_2 : STD_LOGIC; 
  signal N369 : STD_LOGIC; 
  signal M1_23_20_21077 : STD_LOGIC; 
  signal N219 : STD_LOGIC; 
  signal M1a_22_Q : STD_LOGIC; 
  signal M1a_10_bdd0_pack_1 : STD_LOGIC; 
  signal M1a_12_bdd0 : STD_LOGIC; 
  signal M1a_12_bdd1 : STD_LOGIC; 
  signal M1a_14_bdd0 : STD_LOGIC; 
  signal M1_24_bdd0 : STD_LOGIC; 
  signal M1a_22_bdd0 : STD_LOGIC; 
  signal M1_25_bdd1 : STD_LOGIC; 
  signal M1a_24_bdd1 : STD_LOGIC; 
  signal M1a_29_Q : STD_LOGIC; 
  signal M1a_29_30_pack_1 : STD_LOGIC; 
  signal N343 : STD_LOGIC; 
  signal N255 : STD_LOGIC; 
  signal N229 : STD_LOGIC; 
  signal N363 : STD_LOGIC; 
  signal M2_19_6 : STD_LOGIC; 
  signal M2a_13_bdd1 : STD_LOGIC; 
  signal M2a_4_Q : STD_LOGIC; 
  signal M1_28_12_21353 : STD_LOGIC; 
  signal N365_pack_2 : STD_LOGIC; 
  signal nes_start_reg_DYMUX_21363 : STD_LOGIC; 
  signal nes_start_reg_CLKINV_21361 : STD_LOGIC; 
  signal nes_start_reg_CEINV_21360 : STD_LOGIC; 
  signal M1_28_65_21389 : STD_LOGIC; 
  signal N283_pack_1 : STD_LOGIC; 
  signal U3_Madd_spriteonB1_add0000_cy_5_Q : STD_LOGIC; 
  signal U3_Madd_spriteonB1_add0000_cy_3_pack_1 : STD_LOGIC; 
  signal nes_left_reg_DYMUX_21423 : STD_LOGIC; 
  signal nes_left_reg_CLKINV_21421 : STD_LOGIC; 
  signal nes_left_reg_CEINV_21420 : STD_LOGIC; 
  signal nes_down_reg_DYMUX_21435 : STD_LOGIC; 
  signal nes_down_reg_CLKINV_21433 : STD_LOGIC; 
  signal nes_down_reg_CEINV_21432 : STD_LOGIC; 
  signal screenstate_sig_hill1_1_DXMUX_21464 : STD_LOGIC; 
  signal screenstate_sig_hill1_1_DYMUX_21458 : STD_LOGIC; 
  signal screenstate_sig_hill1_1_CLKINV_21448 : STD_LOGIC; 
  signal screenstate_sig_hill1_1_CEINV_21447 : STD_LOGIC; 
  signal screenstate_sig_hill2_2_DXMUX_21493 : STD_LOGIC; 
  signal screenstate_sig_hill2_2_DYMUX_21487 : STD_LOGIC; 
  signal screenstate_sig_hill2_2_CLKINV_21477 : STD_LOGIC; 
  signal screenstate_sig_hill2_2_CEINV_21476 : STD_LOGIC; 
  signal screenstate_sig_hill4_1_DXMUX_21534 : STD_LOGIC; 
  signal screenstate_sig_hill4_mux0001_6_Q : STD_LOGIC; 
  signal screenstate_sig_hill4_1_DYMUX_21522 : STD_LOGIC; 
  signal screenstate_sig_hill4_mux0001_5_bdd0_pack_4 : STD_LOGIC; 
  signal screenstate_sig_hill4_1_CLKINV_21511 : STD_LOGIC; 
  signal screenstate_sig_hill4_1_CEINV_21510 : STD_LOGIC; 
  signal screenstate_sig_hill5_1_DXMUX_21563 : STD_LOGIC; 
  signal screenstate_sig_hill5_1_DYMUX_21557 : STD_LOGIC; 
  signal screenstate_sig_hill5_1_CLKINV_21547 : STD_LOGIC; 
  signal screenstate_sig_hill5_1_CEINV_21546 : STD_LOGIC; 
  signal nes_scalar_next_cmp_eq000010_21577 : STD_LOGIC; 
  signal nes_scalar_next_cmp_eq000021_21589 : STD_LOGIC; 
  signal M1_22_Q : STD_LOGIC; 
  signal M1_10_bdd0_pack_1 : STD_LOGIC; 
  signal M1_10_bdd4 : STD_LOGIC; 
  signal M1_10_bdd7 : STD_LOGIC; 
  signal M1_11_bdd3 : STD_LOGIC; 
  signal M1_21_Q : STD_LOGIC; 
  signal M1_12_bdd0_pack_1 : STD_LOGIC; 
  signal M1_12_bdd3 : STD_LOGIC; 
  signal M1a_22_18_21709 : STD_LOGIC; 
  signal M1_22_bdd0_pack_3 : STD_LOGIC; 
  signal M1_21_5 : STD_LOGIC; 
  signal M1_29_74_21745 : STD_LOGIC; 
  signal M1_21_bdd8_pack_2 : STD_LOGIC; 
  signal M1_26_58_21769 : STD_LOGIC; 
  signal M1_21_bdd3 : STD_LOGIC; 
  signal M1_14_bdd1 : STD_LOGIC; 
  signal M1a_30_36_21805 : STD_LOGIC; 
  signal M1_22_bdd7_pack_2 : STD_LOGIC; 
  signal M1_22_11_21829 : STD_LOGIC; 
  signal M1_22_bdd12_pack_2 : STD_LOGIC; 
  signal M1_23_bdd1 : STD_LOGIC; 
  signal M1_23_bdd6_pack_3 : STD_LOGIC; 
  signal M1_23_29_21865 : STD_LOGIC; 
  signal M1_25_bdd0 : STD_LOGIC; 
  signal M1_30_Q : STD_LOGIC; 
  signal M1_24_39_pack_1 : STD_LOGIC; 
  signal M1_29_bdd5 : STD_LOGIC; 
  signal M1_26_30_21917 : STD_LOGIC; 
  signal M2_10_bdd1 : STD_LOGIC; 
  signal N377 : STD_LOGIC; 
  signal M1_27_bdd0_pack_3 : STD_LOGIC; 
  signal M1a_29_51_21985 : STD_LOGIC; 
  signal M1_27_bdd4_pack_2 : STD_LOGIC; 
  signal M2_2_bdd8 : STD_LOGIC; 
  signal M2_10_bdd11 : STD_LOGIC; 
  signal M2_8_16_22033 : STD_LOGIC; 
  signal M2_10_bdd14_pack_1 : STD_LOGIC; 
  signal M2_21_bdd0 : STD_LOGIC; 
  signal M1_28_Q : STD_LOGIC; 
  signal M1_28_27_pack_1 : STD_LOGIC; 
  signal M1_29_35_22093 : STD_LOGIC; 
  signal M1_29_14_pack_1 : STD_LOGIC; 
  signal M2_13_bdd5 : STD_LOGIC; 
  signal M1_29_Q : STD_LOGIC; 
  signal M1_29_60_pack_1 : STD_LOGIC; 
  signal M2_0_bdd3 : STD_LOGIC; 
  signal M2_0_bdd18_pack_1 : STD_LOGIC; 
  signal M2_24_bdd1 : STD_LOGIC; 
  signal M1_26_140 : STD_LOGIC; 
  signal title_N11_pack_1 : STD_LOGIC; 
  signal N237 : STD_LOGIC; 
  signal title_blue_1_254_pack_1 : STD_LOGIC; 
  signal title_spriteon : STD_LOGIC; 
  signal title_blue_1_256_pack_1 : STD_LOGIC; 
  signal M2_1_bdd4 : STD_LOGIC; 
  signal N321 : STD_LOGIC; 
  signal U3_spriteonB1_and000048_22309 : STD_LOGIC; 
  signal U3_spriteonB1_and000036_pack_1 : STD_LOGIC; 
  signal U3_spriteonB1 : STD_LOGIC; 
  signal U3_spriteonB1_and000063_pack_1 : STD_LOGIC; 
  signal nes_up_reg_DYMUX_22343 : STD_LOGIC; 
  signal nes_up_reg_CLKINV_22341 : STD_LOGIC; 
  signal nes_up_reg_CEINV_22340 : STD_LOGIC; 
  signal N289 : STD_LOGIC; 
  signal N171 : STD_LOGIC; 
  signal U3_Madd_spriteonB3_add0000_cy_5_Q : STD_LOGIC; 
  signal U3_Madd_spriteonB3_add0000_cy_3_pack_1 : STD_LOGIC; 
  signal screenstate_sig_hill5_5_DXMUX_22424 : STD_LOGIC; 
  signal screenstate_sig_hill5_addsub0000_5_bdd0_pack_2 : STD_LOGIC; 
  signal screenstate_sig_hill5_5_CLKINV_22407 : STD_LOGIC; 
  signal screenstate_sig_hill5_5_CEINV_22406 : STD_LOGIC; 
  signal N177 : STD_LOGIC; 
  signal M1_23_bdd3 : STD_LOGIC; 
  signal rom1_addr_2_pack_1 : STD_LOGIC; 
  signal M1a_23_10_22486 : STD_LOGIC; 
  signal rom1_addr_3_pack_2 : STD_LOGIC; 
  signal M2_8_25_22510 : STD_LOGIC; 
  signal rom1_addr_4_pack_2 : STD_LOGIC; 
  signal screenstate_sig_hill4_mux0001_1_128_22534 : STD_LOGIC; 
  signal screenstate_sig_hill4_mux0001_1_115_22527 : STD_LOGIC; 
  signal M1a_27_52_22558 : STD_LOGIC; 
  signal M1_22_bdd9_pack_1 : STD_LOGIC; 
  signal M1a_1_20_22570 : STD_LOGIC; 
  signal M1a_4_bdd0 : STD_LOGIC; 
  signal bounce_delay1_1_FFY_RST : STD_LOGIC; 
  signal bounce_delay1_1_FFX_RST : STD_LOGIC; 
  signal bounce_delay1_1_DXMUX_22602 : STD_LOGIC; 
  signal bounce_delay1_1_DYMUX_22594 : STD_LOGIC; 
  signal bounce_delay1_1_SRINV_22592 : STD_LOGIC; 
  signal bounce_delay1_1_CLKINV_22591 : STD_LOGIC; 
  signal M1_31_65 : STD_LOGIC; 
  signal bounce_delay1_3_FFY_RST : STD_LOGIC; 
  signal bounce_delay1_3_FFX_RST : STD_LOGIC; 
  signal bounce_delay1_3_DXMUX_22638 : STD_LOGIC; 
  signal bounce_delay1_3_DYMUX_22630 : STD_LOGIC; 
  signal bounce_delay1_3_SRINV_22628 : STD_LOGIC; 
  signal bounce_delay1_3_CLKINV_22627 : STD_LOGIC; 
  signal bounce_delay1_5_FFY_RST : STD_LOGIC; 
  signal bounce_delay1_5_FFX_RST : STD_LOGIC; 
  signal bounce_delay1_5_DXMUX_22662 : STD_LOGIC; 
  signal bounce_delay1_5_DYMUX_22654 : STD_LOGIC; 
  signal bounce_delay1_5_SRINV_22652 : STD_LOGIC; 
  signal bounce_delay1_5_CLKINV_22651 : STD_LOGIC; 
  signal bounce_delay2_1_FFY_RST : STD_LOGIC; 
  signal bounce_delay2_1_FFX_RST : STD_LOGIC; 
  signal bounce_delay2_1_DXMUX_22686 : STD_LOGIC; 
  signal bounce_delay2_1_DYMUX_22678 : STD_LOGIC; 
  signal bounce_delay2_1_SRINV_22676 : STD_LOGIC; 
  signal bounce_delay2_1_CLKINV_22675 : STD_LOGIC; 
  signal bounce_delay1_7_FFY_RST : STD_LOGIC; 
  signal bounce_delay1_7_FFX_RST : STD_LOGIC; 
  signal bounce_delay1_7_DXMUX_22710 : STD_LOGIC; 
  signal bounce_delay1_7_DYMUX_22702 : STD_LOGIC; 
  signal bounce_delay1_7_SRINV_22700 : STD_LOGIC; 
  signal bounce_delay1_7_CLKINV_22699 : STD_LOGIC; 
  signal bounce_delay2_3_FFY_RST : STD_LOGIC; 
  signal bounce_delay2_3_FFX_RST : STD_LOGIC; 
  signal bounce_delay2_3_DXMUX_22734 : STD_LOGIC; 
  signal bounce_delay2_3_DYMUX_22726 : STD_LOGIC; 
  signal bounce_delay2_3_SRINV_22724 : STD_LOGIC; 
  signal bounce_delay2_3_CLKINV_22723 : STD_LOGIC; 
  signal bounce_delay2_5_FFY_RST : STD_LOGIC; 
  signal bounce_delay2_5_FFX_RST : STD_LOGIC; 
  signal bounce_delay2_5_DXMUX_22758 : STD_LOGIC; 
  signal bounce_delay2_5_DYMUX_22750 : STD_LOGIC; 
  signal bounce_delay2_5_SRINV_22748 : STD_LOGIC; 
  signal bounce_delay2_5_CLKINV_22747 : STD_LOGIC; 
  signal bounce_delay3_1_FFY_RST : STD_LOGIC; 
  signal bounce_delay3_1_FFX_RST : STD_LOGIC; 
  signal bounce_delay3_1_DXMUX_22782 : STD_LOGIC; 
  signal bounce_delay3_1_DYMUX_22774 : STD_LOGIC; 
  signal bounce_delay3_1_SRINV_22772 : STD_LOGIC; 
  signal bounce_delay3_1_CLKINV_22771 : STD_LOGIC; 
  signal U3_spriteonB3_and000020_22810 : STD_LOGIC; 
  signal U3_spriteonB2_and000040_22803 : STD_LOGIC; 
  signal bounce_delay2_7_FFY_RST : STD_LOGIC; 
  signal bounce_delay2_7_FFX_RST : STD_LOGIC; 
  signal bounce_delay2_7_DXMUX_22830 : STD_LOGIC; 
  signal bounce_delay2_7_DYMUX_22822 : STD_LOGIC; 
  signal bounce_delay2_7_SRINV_22820 : STD_LOGIC; 
  signal bounce_delay2_7_CLKINV_22819 : STD_LOGIC; 
  signal bounce_delay3_3_FFY_RST : STD_LOGIC; 
  signal bounce_delay3_3_FFX_RST : STD_LOGIC; 
  signal bounce_delay3_3_DXMUX_22854 : STD_LOGIC; 
  signal bounce_delay3_3_DYMUX_22846 : STD_LOGIC; 
  signal bounce_delay3_3_SRINV_22844 : STD_LOGIC; 
  signal bounce_delay3_3_CLKINV_22843 : STD_LOGIC; 
  signal bounce_delay3_5_FFY_RST : STD_LOGIC; 
  signal bounce_delay3_5_FFX_RST : STD_LOGIC; 
  signal bounce_delay3_5_DXMUX_22878 : STD_LOGIC; 
  signal bounce_delay3_5_DYMUX_22870 : STD_LOGIC; 
  signal bounce_delay3_5_SRINV_22868 : STD_LOGIC; 
  signal bounce_delay3_5_CLKINV_22867 : STD_LOGIC; 
  signal bounce_delay3_7_FFY_RST : STD_LOGIC; 
  signal bounce_delay3_7_FFX_RST : STD_LOGIC; 
  signal bounce_delay3_7_DXMUX_22902 : STD_LOGIC; 
  signal bounce_delay3_7_DYMUX_22894 : STD_LOGIC; 
  signal bounce_delay3_7_SRINV_22892 : STD_LOGIC; 
  signal bounce_delay3_7_CLKINV_22891 : STD_LOGIC; 
  signal U3_spriteonB2 : STD_LOGIC; 
  signal M2_5_29_22942 : STD_LOGIC; 
  signal M2a_1_bdd0 : STD_LOGIC; 
  signal blue_1_OBUF_22966 : STD_LOGIC; 
  signal N303_pack_1 : STD_LOGIC; 
  signal M2_8_bdd0 : STD_LOGIC; 
  signal M2a_2_32_22983 : STD_LOGIC; 
  signal M2a_3_Q : STD_LOGIC; 
  signal M2a_3_19_pack_1 : STD_LOGIC; 
  signal M2a_7_17_23038 : STD_LOGIC; 
  signal M2a_5_54_23031 : STD_LOGIC; 
  signal M2a_2_Q : STD_LOGIC; 
  signal N223_pack_1 : STD_LOGIC; 
  signal U3_Madd_spriteonB5_add0000_cy_5_Q : STD_LOGIC; 
  signal U3_Madd_spriteonB5_add0000_cy_3_pack_1 : STD_LOGIC; 
  signal vsync_OBUF_23110 : STD_LOGIC; 
  signal N2_pack_1 : STD_LOGIC; 
  signal M1_22_0_23122 : STD_LOGIC; 
  signal M1_0_bdd0 : STD_LOGIC; 
  signal M1_0_Q : STD_LOGIC; 
  signal M1_0_bdd2_pack_2 : STD_LOGIC; 
  signal M1_29_0_23170 : STD_LOGIC; 
  signal M1_4_bdd0 : STD_LOGIC; 
  signal N113 : STD_LOGIC; 
  signal M2_0_bdd5_pack_1 : STD_LOGIC; 
  signal M2_5_bdd0 : STD_LOGIC; 
  signal M2_0_bdd11_pack_2 : STD_LOGIC; 
  signal M2_1_bdd1 : STD_LOGIC; 
  signal M2_1_bdd8_pack_1 : STD_LOGIC; 
  signal M2_4_bdd0 : STD_LOGIC; 
  signal M2_2_bdd5 : STD_LOGIC; 
  signal N142 : STD_LOGIC; 
  signal M2_3_38_23314 : STD_LOGIC; 
  signal M2_3_20_23307 : STD_LOGIC; 
  signal M2_3_bdd1 : STD_LOGIC; 
  signal M2a_6_Q : STD_LOGIC; 
  signal M2_6_bdd0_pack_1 : STD_LOGIC; 
  signal M2_9_bdd0 : STD_LOGIC; 
  signal M2_5_62_23367 : STD_LOGIC; 
  signal M2_7_bdd0 : STD_LOGIC; 
  signal M2_7_35_23410 : STD_LOGIC; 
  signal M2_7_14_pack_1 : STD_LOGIC; 
  signal M2_8_bdd1 : STD_LOGIC; 
  signal N285 : STD_LOGIC; 
  signal U3_spriteonB4_and000028_23458 : STD_LOGIC; 
  signal U2_vidon_and0000105_23451 : STD_LOGIC; 
  signal vidon : STD_LOGIC; 
  signal U2_vidon_and0000117_pack_1 : STD_LOGIC; 
  signal screenstate_sig_hill4_7_DXMUX_23513 : STD_LOGIC; 
  signal screenstate_sig_hill4_mux0001_0_Q : STD_LOGIC; 
  signal N11_pack_2 : STD_LOGIC; 
  signal screenstate_sig_hill4_7_CLKINV_23496 : STD_LOGIC; 
  signal screenstate_sig_hill4_7_CEINV_23495 : STD_LOGIC; 
  signal M1a_1_8_23527 : STD_LOGIC; 
  signal selector_red_0_18_23551 : STD_LOGIC; 
  signal U3_spriteonB3_pack_1 : STD_LOGIC; 
  signal selector_red_0_14_23575 : STD_LOGIC; 
  signal U3_spriteonGrnd_pack_1 : STD_LOGIC; 
  signal nes_start_reg_cmp_eq0000 : STD_LOGIC; 
  signal U3_N7 : STD_LOGIC; 
  signal N130_pack_1 : STD_LOGIC; 
  signal an_0_OBUF_23623 : STD_LOGIC; 
  signal green_0_OBUF_23647 : STD_LOGIC; 
  signal N277_pack_1 : STD_LOGIC; 
  signal M1_30_111_23671 : STD_LOGIC; 
  signal N345_pack_1 : STD_LOGIC; 
  signal U2_vcs_5_FFX_RSTAND_17605 : STD_LOGIC; 
  signal who_present_state_FSM_FFd1_FFY_RSTAND_18565 : STD_LOGIC; 
  signal U2_vcs_4_FFY_RSTAND_18901 : STD_LOGIC; 
  signal who_present_state_FSM_FFd2_FFX_SET : STD_LOGIC; 
  signal dp_OUTPUT_OFF_O1INV_13521 : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal NlwInverterSignal_title_B_CLK : STD_LOGIC; 
  signal U3_q : STD_LOGIC_VECTOR ( 17 downto 17 ); 
  signal U3_tank1_angle_calc : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U2_hcs : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_C1 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_C2 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Madd_spriteon2f_add0002_cy : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal U2_vcs : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal screenstate_sig_hill2 : STD_LOGIC_VECTOR ( 7 downto 2 ); 
  signal U3_tank2_angle_calc : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal screenstate_sig_hill3 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U2_Result : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_xpix1 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U3_Msub_xpix1_Madd_cy : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal x7_clkdiv : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal screenstate_sig_hill4 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal screenstate_sig_hill5 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal U1_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal U3_xpix2 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U3_Msub_xpix2_Madd_cy : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal nes_scalar_reg : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal nes_scalar_next_addsub0000 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal screenstate_sig_hill1 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal screenstate_Result : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal nes_counter_reg : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal nes_Result : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal rom1_addr : STD_LOGIC_VECTOR ( 4 downto 2 ); 
  signal x7_digit : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal bounce_delay3 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal bounce_delay2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal bounce_delay1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U3_Mcount_tank1_angle_calc_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U3_Mcompar_spriteon1_cmp_ge0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Mcompar_spriteon2f_cmp_le0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Mcompar_spriteonB2_cmp_ge0000_lut : STD_LOGIC_VECTOR ( 8 downto 2 ); 
  signal U3_Mcount_C1_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Mcount_C2_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Mcount_tank2_angle_calc_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U3_Mcompar_spriteon2_cmp_ge0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_lut : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal U3_Mcompar_spriteonB3_cmp_ge0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U2_Mcount_vcs_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Msub_xpix1_Madd_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal x7_Mcount_clkdiv_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_lut : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal U3_Mcompar_spriteonB4_cmp_ge0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Mcompar_spriteonB5_cmp_ge0000_lut : STD_LOGIC_VECTOR ( 8 downto 1 ); 
  signal U1_Mcount_q_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Msub_xpix2_Madd_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U3_spriteon2f_add0002 : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Mcompar_spriteon1_cmp_lt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Mcompar_spriteon2_cmp_lt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal nes_Madd_scalar_next_addsub0000_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Mcompar_spriteonB1_cmp_ge0000_lut : STD_LOGIC_VECTOR ( 8 downto 1 ); 
  signal nes_Mcount_counter_reg_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Mcount_q_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U2_Mcount_hcs_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal screenstate_sig_hill1_addsub0000 : STD_LOGIC_VECTOR ( 7 downto 2 ); 
  signal U3_tank1_angle_calc_mux0004 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_tank2_angle_calc_mux0004 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal screenstate_sig_hill2_addsub0000 : STD_LOGIC_VECTOR ( 7 downto 3 ); 
  signal U3_spriteonB4_add0000 : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal screenstate_sig_hill5_addsub0000 : STD_LOGIC_VECTOR ( 7 downto 2 ); 
  signal nes_scalar_next : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Madd_spriteon1_addsub0001_lut : STD_LOGIC_VECTOR ( 7 downto 6 ); 
  signal title_rom_pix : STD_LOGIC_VECTOR ( 4 downto 1 ); 
  signal U3_Madd_spriteon1_addsub0000_cy : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal U3_spriteon1_addsub0001 : STD_LOGIC_VECTOR ( 9 downto 9 ); 
  signal U3_Madd_spriteon2_addsub0000_lut : STD_LOGIC_VECTOR ( 9 downto 6 ); 
  signal U3_spriteon2_addsub0000 : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal sig_init_M : STD_LOGIC_VECTOR ( 15 downto 13 ); 
  signal U3_spriteonB3_add0000 : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal sig_titleBlue : STD_LOGIC_VECTOR ( 0 downto 0 ); 
begin
  U3_tank1_angle_calc_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X53Y60"
    )
    port map (
      O => U3_tank1_angle_calc_0_LOGIC_ONE_7148
    );
  U3_tank1_angle_calc_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1_angle_calc_0_XORF_7168,
      O => U3_tank1_angle_calc_0_DXMUX_7170
    );
  U3_tank1_angle_calc_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y60"
    )
    port map (
      I0 => U3_tank1_angle_calc_0_CYINIT_7167,
      I1 => U3_Mcount_tank1_angle_calc_lut(0),
      O => U3_tank1_angle_calc_0_XORF_7168
    );
  U3_tank1_angle_calc_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y60"
    )
    port map (
      IA => U3_tank1_angle_calc_0_LOGIC_ONE_7148,
      IB => U3_tank1_angle_calc_0_CYINIT_7167,
      SEL => U3_tank1_angle_calc_0_CYSELF_7161,
      O => U3_Mcount_tank1_angle_calc_cy_0_Q
    );
  U3_tank1_angle_calc_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_gameUp,
      O => U3_tank1_angle_calc_0_CYINIT_7167
    );
  U3_tank1_angle_calc_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_tank1_angle_calc_lut(0),
      O => U3_tank1_angle_calc_0_CYSELF_7161
    );
  U3_tank1_angle_calc_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1_angle_calc_0_XORG_7151,
      O => U3_tank1_angle_calc_0_DYMUX_7153
    );
  U3_tank1_angle_calc_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y60"
    )
    port map (
      I0 => U3_Mcount_tank1_angle_calc_cy_0_Q,
      I1 => U3_Mcount_tank1_angle_calc_lut(1),
      O => U3_tank1_angle_calc_0_XORG_7151
    );
  U3_tank1_angle_calc_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1_angle_calc_0_CYMUXG_7150,
      O => U3_Mcount_tank1_angle_calc_cy_1_Q
    );
  U3_tank1_angle_calc_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X53Y60"
    )
    port map (
      IA => U3_tank1_angle_calc_0_LOGIC_ONE_7148,
      IB => U3_Mcount_tank1_angle_calc_cy_0_Q,
      SEL => U3_tank1_angle_calc_0_CYSELG_7142,
      O => U3_tank1_angle_calc_0_CYMUXG_7150
    );
  U3_tank1_angle_calc_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_tank1_angle_calc_lut(1),
      O => U3_tank1_angle_calc_0_CYSELG_7142
    );
  U3_tank1_angle_calc_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1_angle_calc_and0000_0,
      O => U3_tank1_angle_calc_0_SRINV_7140
    );
  U3_tank1_angle_calc_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(17),
      O => U3_tank1_angle_calc_0_CLKINV_7139
    );
  U3_tank1_angle_calc_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1_angle_calc_not0001_0,
      O => U3_tank1_angle_calc_0_CEINV_7138
    );
  U3_tank1_angle_calc_2_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X53Y61"
    )
    port map (
      O => U3_tank1_angle_calc_2_LOGIC_ONE_7201
    );
  U3_tank1_angle_calc_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1_angle_calc_2_XORF_7224,
      O => U3_tank1_angle_calc_2_DXMUX_7226
    );
  U3_tank1_angle_calc_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y61"
    )
    port map (
      I0 => U3_tank1_angle_calc_2_CYINIT_7223,
      I1 => U3_Mcount_tank1_angle_calc_lut(2),
      O => U3_tank1_angle_calc_2_XORF_7224
    );
  U3_tank1_angle_calc_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y61"
    )
    port map (
      IA => U3_tank1_angle_calc_2_LOGIC_ONE_7201,
      IB => U3_tank1_angle_calc_2_CYINIT_7223,
      SEL => U3_tank1_angle_calc_2_CYSELF_7207,
      O => U3_Mcount_tank1_angle_calc_cy_2_Q
    );
  U3_tank1_angle_calc_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y61"
    )
    port map (
      IA => U3_tank1_angle_calc_2_LOGIC_ONE_7201,
      IB => U3_tank1_angle_calc_2_LOGIC_ONE_7201,
      SEL => U3_tank1_angle_calc_2_CYSELF_7207,
      O => U3_tank1_angle_calc_2_CYMUXF2_7202
    );
  U3_tank1_angle_calc_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_tank1_angle_calc_cy_1_Q,
      O => U3_tank1_angle_calc_2_CYINIT_7223
    );
  U3_tank1_angle_calc_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_tank1_angle_calc_lut(2),
      O => U3_tank1_angle_calc_2_CYSELF_7207
    );
  U3_tank1_angle_calc_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1_angle_calc_2_XORG_7209,
      O => U3_tank1_angle_calc_2_DYMUX_7211
    );
  U3_tank1_angle_calc_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y61"
    )
    port map (
      I0 => U3_Mcount_tank1_angle_calc_cy_2_Q,
      I1 => U3_Mcount_tank1_angle_calc_lut(3),
      O => U3_tank1_angle_calc_2_XORG_7209
    );
  U3_tank1_angle_calc_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1_angle_calc_2_CYMUXFAST_7206,
      O => U3_Mcount_tank1_angle_calc_cy_3_Q
    );
  U3_tank1_angle_calc_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_tank1_angle_calc_cy_1_Q,
      O => U3_tank1_angle_calc_2_FASTCARRY_7204
    );
  U3_tank1_angle_calc_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y61"
    )
    port map (
      I0 => U3_tank1_angle_calc_2_CYSELG_7193,
      I1 => U3_tank1_angle_calc_2_CYSELF_7207,
      O => U3_tank1_angle_calc_2_CYAND_7205
    );
  U3_tank1_angle_calc_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y61"
    )
    port map (
      IA => U3_tank1_angle_calc_2_CYMUXG2_7203,
      IB => U3_tank1_angle_calc_2_FASTCARRY_7204,
      SEL => U3_tank1_angle_calc_2_CYAND_7205,
      O => U3_tank1_angle_calc_2_CYMUXFAST_7206
    );
  U3_tank1_angle_calc_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y61"
    )
    port map (
      IA => U3_tank1_angle_calc_2_LOGIC_ONE_7201,
      IB => U3_tank1_angle_calc_2_CYMUXF2_7202,
      SEL => U3_tank1_angle_calc_2_CYSELG_7193,
      O => U3_tank1_angle_calc_2_CYMUXG2_7203
    );
  U3_tank1_angle_calc_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_tank1_angle_calc_lut(3),
      O => U3_tank1_angle_calc_2_CYSELG_7193
    );
  U3_tank1_angle_calc_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1_angle_calc_and0000_0,
      O => U3_tank1_angle_calc_2_SRINV_7191
    );
  U3_tank1_angle_calc_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(17),
      O => U3_tank1_angle_calc_2_CLKINV_7190
    );
  U3_tank1_angle_calc_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1_angle_calc_not0001_0,
      O => U3_tank1_angle_calc_2_CEINV_7189
    );
  U3_tank1_angle_calc_5 : X_SFF
    generic map(
      LOC => "SLICE_X53Y62",
      INIT => '0'
    )
    port map (
      I => U3_tank1_angle_calc_4_DYMUX_7267,
      CE => U3_tank1_angle_calc_4_CEINV_7247,
      CLK => U3_tank1_angle_calc_4_CLKINV_7248,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => U3_tank1_angle_calc_4_SRINV_7249,
      O => U3_tank1_angle_calc(5)
    );
  U3_Mcount_tank1_angle_calc_lut_4_Q : X_LUT4
    generic map(
      INIT => X"201F",
      LOC => "SLICE_X53Y62"
    )
    port map (
      ADR0 => U3_Madd_tank1_angle_calc_addsub0000_cy_3_Q,
      ADR1 => U3_tank1_angle_calc_cmp_eq0001_6154,
      ADR2 => sig_gameUp,
      ADR3 => U3_tank1_angle_calc(4),
      O => U3_Mcount_tank1_angle_calc_lut(4)
    );
  U3_tank1_angle_calc_4 : X_SFF
    generic map(
      LOC => "SLICE_X53Y62",
      INIT => '0'
    )
    port map (
      I => U3_tank1_angle_calc_4_DXMUX_7282,
      CE => U3_tank1_angle_calc_4_CEINV_7247,
      CLK => U3_tank1_angle_calc_4_CLKINV_7248,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => U3_tank1_angle_calc_4_SRINV_7249,
      O => U3_tank1_angle_calc(4)
    );
  U3_tank1_angle_calc_4_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X53Y62"
    )
    port map (
      O => U3_tank1_angle_calc_4_LOGIC_ONE_7257
    );
  U3_tank1_angle_calc_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1_angle_calc_4_XORF_7280,
      O => U3_tank1_angle_calc_4_DXMUX_7282
    );
  U3_tank1_angle_calc_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y62"
    )
    port map (
      I0 => U3_tank1_angle_calc_4_CYINIT_7279,
      I1 => U3_Mcount_tank1_angle_calc_lut(4),
      O => U3_tank1_angle_calc_4_XORF_7280
    );
  U3_tank1_angle_calc_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y62"
    )
    port map (
      IA => U3_tank1_angle_calc_4_LOGIC_ONE_7257,
      IB => U3_tank1_angle_calc_4_CYINIT_7279,
      SEL => U3_tank1_angle_calc_4_CYSELF_7263,
      O => U3_Mcount_tank1_angle_calc_cy_4_Q
    );
  U3_tank1_angle_calc_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y62"
    )
    port map (
      IA => U3_tank1_angle_calc_4_LOGIC_ONE_7257,
      IB => U3_tank1_angle_calc_4_LOGIC_ONE_7257,
      SEL => U3_tank1_angle_calc_4_CYSELF_7263,
      O => U3_tank1_angle_calc_4_CYMUXF2_7258
    );
  U3_tank1_angle_calc_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_tank1_angle_calc_cy_3_Q,
      O => U3_tank1_angle_calc_4_CYINIT_7279
    );
  U3_tank1_angle_calc_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_tank1_angle_calc_lut(4),
      O => U3_tank1_angle_calc_4_CYSELF_7263
    );
  U3_tank1_angle_calc_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1_angle_calc_4_XORG_7265,
      O => U3_tank1_angle_calc_4_DYMUX_7267
    );
  U3_tank1_angle_calc_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y62"
    )
    port map (
      I0 => U3_Mcount_tank1_angle_calc_cy_4_Q,
      I1 => U3_Mcount_tank1_angle_calc_lut(5),
      O => U3_tank1_angle_calc_4_XORG_7265
    );
  U3_tank1_angle_calc_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_tank1_angle_calc_cy_3_Q,
      O => U3_tank1_angle_calc_4_FASTCARRY_7260
    );
  U3_tank1_angle_calc_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y62"
    )
    port map (
      I0 => U3_tank1_angle_calc_4_CYSELG_7251,
      I1 => U3_tank1_angle_calc_4_CYSELF_7263,
      O => U3_tank1_angle_calc_4_CYAND_7261
    );
  U3_tank1_angle_calc_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y62"
    )
    port map (
      IA => U3_tank1_angle_calc_4_CYMUXG2_7259,
      IB => U3_tank1_angle_calc_4_FASTCARRY_7260,
      SEL => U3_tank1_angle_calc_4_CYAND_7261,
      O => U3_tank1_angle_calc_4_CYMUXFAST_7262
    );
  U3_tank1_angle_calc_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y62"
    )
    port map (
      IA => U3_tank1_angle_calc_4_LOGIC_ONE_7257,
      IB => U3_tank1_angle_calc_4_CYMUXF2_7258,
      SEL => U3_tank1_angle_calc_4_CYSELG_7251,
      O => U3_tank1_angle_calc_4_CYMUXG2_7259
    );
  U3_tank1_angle_calc_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_tank1_angle_calc_lut(5),
      O => U3_tank1_angle_calc_4_CYSELG_7251
    );
  U3_tank1_angle_calc_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1_angle_calc_and0000_0,
      O => U3_tank1_angle_calc_4_SRINV_7249
    );
  U3_tank1_angle_calc_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(17),
      O => U3_tank1_angle_calc_4_CLKINV_7248
    );
  U3_tank1_angle_calc_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1_angle_calc_not0001_0,
      O => U3_tank1_angle_calc_4_CEINV_7247
    );
  U3_Mcount_tank1_angle_calc_lut_5_Q : X_LUT4
    generic map(
      INIT => X"E0BF",
      LOC => "SLICE_X53Y62"
    )
    port map (
      ADR0 => U3_tank1_angle_calc_cmp_eq0001_6154,
      ADR1 => N142_0,
      ADR2 => sig_gameUp,
      ADR3 => U3_tank1_angle_calc(5),
      O => U3_Mcount_tank1_angle_calc_lut(5)
    );
  U3_tank1_angle_calc_7 : X_SFF
    generic map(
      LOC => "SLICE_X53Y63",
      INIT => '0'
    )
    port map (
      I => U3_tank1_angle_calc_6_DYMUX_7314,
      CE => U3_tank1_angle_calc_6_CEINV_7302,
      CLK => U3_tank1_angle_calc_6_CLKINV_7303,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => U3_tank1_angle_calc_6_SRINV_7304,
      O => U3_tank1_angle_calc(7)
    );
  U3_Mcount_tank1_angle_calc_lut_6_Q : X_LUT4
    generic map(
      INIT => X"2507",
      LOC => "SLICE_X53Y63"
    )
    port map (
      ADR0 => sig_gameUp,
      ADR1 => U3_tank1_angle_calc_cmp_eq0001_6154,
      ADR2 => U3_tank1_angle_calc(6),
      ADR3 => U3_Madd_tank1_angle_calc_addsub0000_cy_5_0,
      O => U3_Mcount_tank1_angle_calc_lut(6)
    );
  U3_tank1_angle_calc_6_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X53Y63"
    )
    port map (
      O => U3_tank1_angle_calc_6_LOGIC_ONE_7328
    );
  U3_tank1_angle_calc_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1_angle_calc_6_XORF_7329,
      O => U3_tank1_angle_calc_6_DXMUX_7331
    );
  U3_tank1_angle_calc_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y63"
    )
    port map (
      I0 => U3_tank1_angle_calc_6_CYINIT_7327,
      I1 => U3_Mcount_tank1_angle_calc_lut(6),
      O => U3_tank1_angle_calc_6_XORF_7329
    );
  U3_tank1_angle_calc_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y63"
    )
    port map (
      IA => U3_tank1_angle_calc_6_LOGIC_ONE_7328,
      IB => U3_tank1_angle_calc_6_CYINIT_7327,
      SEL => U3_tank1_angle_calc_6_CYSELF_7321,
      O => U3_Mcount_tank1_angle_calc_cy_6_Q
    );
  U3_tank1_angle_calc_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1_angle_calc_4_CYMUXFAST_7262,
      O => U3_tank1_angle_calc_6_CYINIT_7327
    );
  U3_tank1_angle_calc_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_tank1_angle_calc_lut(6),
      O => U3_tank1_angle_calc_6_CYSELF_7321
    );
  U3_tank1_angle_calc_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1_angle_calc_6_XORG_7312,
      O => U3_tank1_angle_calc_6_DYMUX_7314
    );
  U3_tank1_angle_calc_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y63"
    )
    port map (
      I0 => U3_Mcount_tank1_angle_calc_cy_6_Q,
      I1 => U3_Mcount_tank1_angle_calc_lut(7),
      O => U3_tank1_angle_calc_6_XORG_7312
    );
  U3_tank1_angle_calc_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1_angle_calc_and0000_0,
      O => U3_tank1_angle_calc_6_SRINV_7304
    );
  U3_tank1_angle_calc_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(17),
      O => U3_tank1_angle_calc_6_CLKINV_7303
    );
  U3_tank1_angle_calc_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1_angle_calc_not0001_0,
      O => U3_tank1_angle_calc_6_CEINV_7302
    );
  U3_Mcount_tank1_angle_calc_lut_7_Q : X_LUT4
    generic map(
      INIT => X"15D5",
      LOC => "SLICE_X53Y63"
    )
    port map (
      ADR0 => U3_tank1_angle_calc(7),
      ADR1 => ld_5_OBUF_0,
      ADR2 => screenstate_present_state_FSM_FFd1_6150,
      ADR3 => U3_tank1_angle_calc_mux0004_0_0,
      O => U3_Mcount_tank1_angle_calc_lut(7)
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y45"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CY0F_7365,
      IB => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYINIT_7366,
      SEL => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYSELF_7357,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy(0)
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_BXINV_7355,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYINIT_7366
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CY0F_7365
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_lut(0),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYSELF_7357
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_BXINV_7355
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X21Y45"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CY0G_7352,
      IB => U3_Mcompar_spriteon1_cmp_ge0000_cy(0),
      SEL => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYSELG_7344,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYMUXG_7354
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CY0G_7352
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_lut(1),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYSELG_7344
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y46"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CY0F_7397,
      IB => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CY0F_7397,
      SEL => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYSELF_7388,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXF2_7383
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(2),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CY0F_7397
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_lut(2),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYSELF_7388
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYMUXG_7354,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_FASTCARRY_7385
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y46"
    )
    port map (
      I0 => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYSELG_7374,
      I1 => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYSELF_7388,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYAND_7386
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y46"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXG2_7384,
      IB => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_FASTCARRY_7385,
      SEL => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYAND_7386,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXFAST_7387
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y46"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CY0G_7382,
      IB => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXF2_7383,
      SEL => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYSELG_7374,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXG2_7384
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(3),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CY0G_7382
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_lut(3),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYSELG_7374
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y47"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CY0F_7428,
      IB => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CY0F_7428,
      SEL => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYSELF_7419,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXF2_7414
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(4),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CY0F_7428
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_lut(4),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYSELF_7419
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXFAST_7387,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_FASTCARRY_7416
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y47"
    )
    port map (
      I0 => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYSELG_7406,
      I1 => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYSELF_7419,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYAND_7417
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y47"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXG2_7415,
      IB => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_FASTCARRY_7416,
      SEL => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYAND_7417,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXFAST_7418
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y47"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CY0G_7413,
      IB => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXF2_7414,
      SEL => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYSELG_7406,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXG2_7415
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(5),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CY0G_7413
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_lut(5),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYSELG_7406
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y48"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CY0F_7459,
      IB => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CY0F_7459,
      SEL => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYSELF_7452,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXF2_7447
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(6),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CY0F_7459
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_lut(6),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYSELF_7452
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXFAST_7418,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_FASTCARRY_7449
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y48"
    )
    port map (
      I0 => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYSELG_7438,
      I1 => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYSELF_7452,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYAND_7450
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y48"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXG2_7448,
      IB => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_FASTCARRY_7449,
      SEL => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYAND_7450,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXFAST_7451
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y48"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CY0G_7446,
      IB => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXF2_7447,
      SEL => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYSELG_7438,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXG2_7448
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(7),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CY0G_7446
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_lut(7),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYSELG_7438
    );
  U3_spriteon1_cmp_ge0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y49"
    )
    port map (
      IA => U3_spriteon1_cmp_ge0000_CY0F_7490,
      IB => U3_spriteon1_cmp_ge0000_CY0F_7490,
      SEL => U3_spriteon1_cmp_ge0000_CYSELF_7482,
      O => U3_spriteon1_cmp_ge0000_CYMUXF2_7477
    );
  U3_spriteon1_cmp_ge0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(8),
      O => U3_spriteon1_cmp_ge0000_CY0F_7490
    );
  U3_spriteon1_cmp_ge0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_lut(8),
      O => U3_spriteon1_cmp_ge0000_CYSELF_7482
    );
  U3_spriteon1_cmp_ge0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon1_cmp_ge0000_CYMUXFAST_7481,
      O => U3_spriteon1_cmp_ge0000
    );
  U3_spriteon1_cmp_ge0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXFAST_7451,
      O => U3_spriteon1_cmp_ge0000_FASTCARRY_7479
    );
  U3_spriteon1_cmp_ge0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y49"
    )
    port map (
      I0 => U3_spriteon1_cmp_ge0000_CYSELG_7470,
      I1 => U3_spriteon1_cmp_ge0000_CYSELF_7482,
      O => U3_spriteon1_cmp_ge0000_CYAND_7480
    );
  U3_spriteon1_cmp_ge0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y49"
    )
    port map (
      IA => U3_spriteon1_cmp_ge0000_CYMUXG2_7478,
      IB => U3_spriteon1_cmp_ge0000_FASTCARRY_7479,
      SEL => U3_spriteon1_cmp_ge0000_CYAND_7480,
      O => U3_spriteon1_cmp_ge0000_CYMUXFAST_7481
    );
  U3_spriteon1_cmp_ge0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y49"
    )
    port map (
      IA => U3_spriteon1_cmp_ge0000_CY0G_7476,
      IB => U3_spriteon1_cmp_ge0000_CYMUXF2_7477,
      SEL => U3_spriteon1_cmp_ge0000_CYSELG_7470,
      O => U3_spriteon1_cmp_ge0000_CYMUXG2_7478
    );
  U3_spriteon1_cmp_ge0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(9),
      O => U3_spriteon1_cmp_ge0000_CY0G_7476
    );
  U3_spriteon1_cmp_ge0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_lut(9),
      O => U3_spriteon1_cmp_ge0000_CYSELG_7470
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X17Y41"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CY0F_7519,
      IB => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYINIT_7520,
      SEL => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYSELF_7511,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy(0)
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_BXINV_7509,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYINIT_7520
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(0),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CY0F_7519
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_lut(0),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYSELF_7511
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_BXINV_7509
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X17Y41"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CY0G_7506,
      IB => U3_Mcompar_spriteon2f_cmp_le0000_cy(0),
      SEL => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYSELG_7498,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYMUXG_7508
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(1),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CY0G_7506
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_lut(1),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYSELG_7498
    );
  U3_Mcompar_spriteon2f_cmp_le0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X17Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_C2(2),
      ADR2 => VCC,
      ADR3 => U2_hcs(2),
      O => U3_Mcompar_spriteon2f_cmp_le0000_lut(2)
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y42"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CY0F_7551,
      IB => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CY0F_7551,
      SEL => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYSELF_7542,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXF2_7537
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(2),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CY0F_7551
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_lut(2),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYSELF_7542
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYMUXG_7508,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_FASTCARRY_7539
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y42"
    )
    port map (
      I0 => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYSELG_7528,
      I1 => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYSELF_7542,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYAND_7540
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y42"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXG2_7538,
      IB => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_FASTCARRY_7539,
      SEL => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYAND_7540,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXFAST_7541
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y42"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CY0G_7536,
      IB => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXF2_7537,
      SEL => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYSELG_7528,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXG2_7538
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(3),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CY0G_7536
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_lut(3),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYSELG_7528
    );
  U3_Mcompar_spriteon2f_cmp_le0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X17Y42"
    )
    port map (
      ADR0 => U2_hcs(3),
      ADR1 => U3_C2(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2f_cmp_le0000_lut(3)
    );
  U3_Mcompar_spriteon2f_cmp_le0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X17Y43"
    )
    port map (
      ADR0 => U3_spriteon2f_add0002_4_0,
      ADR1 => U3_C2(4),
      ADR2 => VCC,
      ADR3 => U2_hcs(4),
      O => U3_Mcompar_spriteon2f_cmp_le0000_lut(4)
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y43"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CY0F_7582,
      IB => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CY0F_7582,
      SEL => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYSELF_7574,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXF2_7569
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2f_add0002_4_0,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CY0F_7582
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_lut(4),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYSELF_7574
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXFAST_7541,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_FASTCARRY_7571
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y43"
    )
    port map (
      I0 => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYSELG_7562,
      I1 => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYSELF_7574,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYAND_7572
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y43"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXG2_7570,
      IB => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_FASTCARRY_7571,
      SEL => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYAND_7572,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXFAST_7573
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y43"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CY0G_7568,
      IB => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXF2_7569,
      SEL => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYSELG_7562,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXG2_7570
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2_addsub0000_5_0,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CY0G_7568
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_lut(5),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYSELG_7562
    );
  U3_Mcompar_spriteon2f_cmp_le0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"A55A",
      LOC => "SLICE_X17Y43"
    )
    port map (
      ADR0 => U3_C2(5),
      ADR1 => U3_spriteon2_addsub0000_5_0,
      ADR2 => U3_C2(4),
      ADR3 => U2_hcs(5),
      O => U3_Mcompar_spriteon2f_cmp_le0000_lut(5)
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y44"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CY0F_7615,
      IB => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CY0F_7615,
      SEL => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYSELF_7607,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXF2_7602
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2_addsub0000(6),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CY0F_7615
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_lut(6),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYSELF_7607
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXFAST_7573,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_FASTCARRY_7604
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y44"
    )
    port map (
      I0 => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYSELG_7593,
      I1 => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYSELF_7607,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYAND_7605
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y44"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXG2_7603,
      IB => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_FASTCARRY_7604,
      SEL => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYAND_7605,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXFAST_7606
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y44"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CY0G_7601,
      IB => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXF2_7602,
      SEL => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYSELG_7593,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXG2_7603
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2_addsub0000_7_0,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CY0G_7601
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_lut(7),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYSELG_7593
    );
  U3_spriteon2f_cmp_le0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y45"
    )
    port map (
      IA => U3_spriteon2f_cmp_le0000_CY0F_7648,
      IB => U3_spriteon2f_cmp_le0000_CY0F_7648,
      SEL => U3_spriteon2f_cmp_le0000_CYSELF_7640,
      O => U3_spriteon2f_cmp_le0000_CYMUXF2_7635
    );
  U3_spriteon2f_cmp_le0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2_addsub0000(8),
      O => U3_spriteon2f_cmp_le0000_CY0F_7648
    );
  U3_spriteon2f_cmp_le0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_lut(8),
      O => U3_spriteon2f_cmp_le0000_CYSELF_7640
    );
  U3_spriteon2f_cmp_le0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2f_cmp_le0000_CYMUXFAST_7639,
      O => U3_spriteon2f_cmp_le0000
    );
  U3_spriteon2f_cmp_le0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXFAST_7606,
      O => U3_spriteon2f_cmp_le0000_FASTCARRY_7637
    );
  U3_spriteon2f_cmp_le0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y45"
    )
    port map (
      I0 => U3_spriteon2f_cmp_le0000_CYSELG_7626,
      I1 => U3_spriteon2f_cmp_le0000_CYSELF_7640,
      O => U3_spriteon2f_cmp_le0000_CYAND_7638
    );
  U3_spriteon2f_cmp_le0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y45"
    )
    port map (
      IA => U3_spriteon2f_cmp_le0000_CYMUXG2_7636,
      IB => U3_spriteon2f_cmp_le0000_FASTCARRY_7637,
      SEL => U3_spriteon2f_cmp_le0000_CYAND_7638,
      O => U3_spriteon2f_cmp_le0000_CYMUXFAST_7639
    );
  U3_spriteon2f_cmp_le0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y45"
    )
    port map (
      IA => U3_spriteon2f_cmp_le0000_CY0G_7634,
      IB => U3_spriteon2f_cmp_le0000_CYMUXF2_7635,
      SEL => U3_spriteon2f_cmp_le0000_CYSELG_7626,
      O => U3_spriteon2f_cmp_le0000_CYMUXG2_7636
    );
  U3_spriteon2f_cmp_le0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2_addsub0000_9_0,
      O => U3_spriteon2f_cmp_le0000_CY0G_7634
    );
  U3_spriteon2f_cmp_le0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_lut(9),
      O => U3_spriteon2f_cmp_le0000_CYSELG_7626
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X21Y30"
    )
    port map (
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy_1_LOGIC_ZERO_7663
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y30"
    )
    port map (
      IA => U3_Mcompar_spriteonB2_cmp_ge0000_cy_1_LOGIC_ZERO_7663,
      IB => U3_Mcompar_spriteonB2_cmp_ge0000_cy_1_CYINIT_7677,
      SEL => U3_Mcompar_spriteonB2_cmp_ge0000_cy_1_CYSELF_7668,
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy(0)
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB2_cmp_ge0000_cy_1_BXINV_7666,
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy_1_CYINIT_7677
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs_0_rt_7667,
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy_1_CYSELF_7668
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy_1_BXINV_7666
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X21Y30"
    )
    port map (
      IA => U3_Mcompar_spriteonB2_cmp_ge0000_cy_1_LOGIC_ZERO_7663,
      IB => U3_Mcompar_spriteonB2_cmp_ge0000_cy(0),
      SEL => U3_Mcompar_spriteonB2_cmp_ge0000_cy_1_CYSELG_7654,
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy_1_CYMUXG_7665
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs_1_rt_7653,
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy_1_CYSELG_7654
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y31"
    )
    port map (
      IA => U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CY0F_7708,
      IB => U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CY0F_7708,
      SEL => U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CYSELF_7699,
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CYMUXF2_7694
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CY0F_7708
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB2_cmp_ge0000_lut(2),
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CYSELF_7699
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB2_cmp_ge0000_cy_1_CYMUXG_7665,
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_FASTCARRY_7696
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y31"
    )
    port map (
      I0 => U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CYSELG_7685,
      I1 => U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CYSELF_7699,
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CYAND_7697
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y31"
    )
    port map (
      IA => U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CYMUXG2_7695,
      IB => U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_FASTCARRY_7696,
      SEL => U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CYAND_7697,
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CYMUXFAST_7698
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y31"
    )
    port map (
      IA => U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CY0G_7693,
      IB => U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CYMUXF2_7694,
      SEL => U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CYSELG_7685,
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CYMUXG2_7695
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CY0G_7693
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB2_cmp_ge0000_lut(3),
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CYSELG_7685
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y32"
    )
    port map (
      IA => U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CY0F_7739,
      IB => U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CY0F_7739,
      SEL => U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CYSELF_7730,
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CYMUXF2_7725
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CY0F_7739
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB2_cmp_ge0000_lut(4),
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CYSELF_7730
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB2_cmp_ge0000_cy_3_CYMUXFAST_7698,
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_FASTCARRY_7727
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y32"
    )
    port map (
      I0 => U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CYSELG_7716,
      I1 => U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CYSELF_7730,
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CYAND_7728
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y32"
    )
    port map (
      IA => U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CYMUXG2_7726,
      IB => U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_FASTCARRY_7727,
      SEL => U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CYAND_7728,
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CYMUXFAST_7729
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y32"
    )
    port map (
      IA => U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CY0G_7724,
      IB => U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CYMUXF2_7725,
      SEL => U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CYSELG_7716,
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CYMUXG2_7726
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(5),
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CY0G_7724
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB2_cmp_ge0000_lut(5),
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CYSELG_7716
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y33"
    )
    port map (
      IA => U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CY0F_7770,
      IB => U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CY0F_7770,
      SEL => U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CYSELF_7761,
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CYMUXF2_7756
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(6),
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CY0F_7770
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB2_cmp_ge0000_lut(6),
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CYSELF_7761
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB2_cmp_ge0000_cy_5_CYMUXFAST_7729,
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_FASTCARRY_7758
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y33"
    )
    port map (
      I0 => U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CYSELG_7747,
      I1 => U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CYSELF_7761,
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CYAND_7759
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y33"
    )
    port map (
      IA => U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CYMUXG2_7757,
      IB => U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_FASTCARRY_7758,
      SEL => U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CYAND_7759,
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CYMUXFAST_7760
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y33"
    )
    port map (
      IA => U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CY0G_7755,
      IB => U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CYMUXF2_7756,
      SEL => U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CYSELG_7747,
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CYMUXG2_7757
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(7),
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CY0G_7755
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB2_cmp_ge0000_lut(7),
      O => U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CYSELG_7747
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X21Y33"
    )
    port map (
      ADR0 => screenstate_sig_hill2(6),
      ADR1 => U2_vcs(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonB2_cmp_ge0000_lut(6)
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"1111",
      LOC => "SLICE_X21Y34"
    )
    port map (
      ADR0 => U2_vcs(8),
      ADR1 => U2_vcs(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonB2_cmp_ge0000_lut(8)
    );
  U3_blue_and0002163_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X21Y34"
    )
    port map (
      O => U3_blue_and0002163_LOGIC_ONE_7797
    );
  U3_blue_and0002163_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y34"
    )
    port map (
      IA => U3_blue_and0002163_LOGIC_ONE_7797,
      IB => U3_blue_and0002163_CYINIT_7796,
      SEL => U3_blue_and0002163_CYSELF_7788,
      O => U3_spriteonB2_cmp_ge0000
    );
  U3_blue_and0002163_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB2_cmp_ge0000_cy_7_CYMUXFAST_7760,
      O => U3_blue_and0002163_CYINIT_7796
    );
  U3_blue_and0002163_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB2_cmp_ge0000_lut(8),
      O => U3_blue_and0002163_CYSELF_7788
    );
  U3_blue_and0002163_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_blue_and0002163_7784,
      O => U3_blue_and0002163_0
    );
  U3_blue_and0002163 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X21Y34"
    )
    port map (
      ADR0 => U2_vcs(8),
      ADR1 => U2_vcs(9),
      ADR2 => U2_vcs(7),
      ADR3 => U2_vcs(6),
      O => U3_blue_and0002163_7784
    );
  U3_C1_1 : X_FF
    generic map(
      LOC => "SLICE_X26Y49",
      INIT => '0'
    )
    port map (
      I => U3_C1_0_DYMUX_7825,
      CE => U3_C1_0_CEINV_7810,
      CLK => U3_C1_0_CLKINV_7811,
      SET => GND,
      RST => GND,
      O => U3_C1(1)
    );
  U3_Mcount_C1_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9393",
      LOC => "SLICE_X26Y49"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_6150,
      ADR1 => U3_C1(0),
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C1_lut(0)
    );
  U3_C1_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_0_XORF_7841,
      O => U3_C1_0_DXMUX_7843
    );
  U3_C1_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X26Y49"
    )
    port map (
      I0 => U3_C1_0_CYINIT_7840,
      I1 => U3_Mcount_C1_lut(0),
      O => U3_C1_0_XORF_7841
    );
  U3_C1_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X26Y49"
    )
    port map (
      IA => U3_C1_0_CY0F_7839,
      IB => U3_C1_0_CYINIT_7840,
      SEL => U3_C1_0_CYSELF_7832,
      O => U3_Mcount_C1_cy_0_Q
    );
  U3_C1_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X26Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_leftBTN_inv1_inv1_0,
      O => U3_C1_0_CYINIT_7840
    );
  U3_C1_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X26Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1(0),
      O => U3_C1_0_CY0F_7839
    );
  U3_C1_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X26Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_lut(0),
      O => U3_C1_0_CYSELF_7832
    );
  U3_C1_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_0_XORG_7823,
      O => U3_C1_0_DYMUX_7825
    );
  U3_C1_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X26Y49"
    )
    port map (
      I0 => U3_Mcount_C1_cy_0_Q,
      I1 => U3_Mcount_C1_lut(1),
      O => U3_C1_0_XORG_7823
    );
  U3_C1_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_0_CYMUXG_7822,
      O => U3_Mcount_C1_cy_1_Q
    );
  U3_C1_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X26Y49"
    )
    port map (
      IA => U3_C1_0_CY0G_7820,
      IB => U3_Mcount_C1_cy_0_Q,
      SEL => U3_C1_0_CYSELG_7813,
      O => U3_C1_0_CYMUXG_7822
    );
  U3_C1_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X26Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1(1),
      O => U3_C1_0_CY0G_7820
    );
  U3_C1_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X26Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_lut(1),
      O => U3_C1_0_CYSELG_7813
    );
  U3_C1_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(17),
      O => U3_C1_0_CLKINV_7811
    );
  U3_C1_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not0001_0,
      O => U3_C1_0_CEINV_7810
    );
  U3_Mcount_C1_lut_1_Q : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X26Y49"
    )
    port map (
      ADR0 => U3_C1(1),
      ADR1 => screenstate_present_state_FSM_FFd1_6150,
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C1_lut(1)
    );
  U3_C1_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_2_XORF_7894,
      O => U3_C1_2_DXMUX_7896
    );
  U3_C1_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X26Y50"
    )
    port map (
      I0 => U3_C1_2_CYINIT_7893,
      I1 => U3_Mcount_C1_lut(2),
      O => U3_C1_2_XORF_7894
    );
  U3_C1_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X26Y50"
    )
    port map (
      IA => U3_C1_2_CY0F_7892,
      IB => U3_C1_2_CYINIT_7893,
      SEL => U3_C1_2_CYSELF_7876,
      O => U3_Mcount_C1_cy_2_Q
    );
  U3_C1_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y50"
    )
    port map (
      IA => U3_C1_2_CY0F_7892,
      IB => U3_C1_2_CY0F_7892,
      SEL => U3_C1_2_CYSELF_7876,
      O => U3_C1_2_CYMUXF2_7871
    );
  U3_C1_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X26Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_cy_1_Q,
      O => U3_C1_2_CYINIT_7893
    );
  U3_C1_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X26Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1(2),
      O => U3_C1_2_CY0F_7892
    );
  U3_C1_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X26Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_lut(2),
      O => U3_C1_2_CYSELF_7876
    );
  U3_C1_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_2_XORG_7878,
      O => U3_C1_2_DYMUX_7880
    );
  U3_C1_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X26Y50"
    )
    port map (
      I0 => U3_Mcount_C1_cy_2_Q,
      I1 => U3_Mcount_C1_lut(3),
      O => U3_C1_2_XORG_7878
    );
  U3_C1_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_2_CYMUXFAST_7875,
      O => U3_Mcount_C1_cy_3_Q
    );
  U3_C1_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X26Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_cy_1_Q,
      O => U3_C1_2_FASTCARRY_7873
    );
  U3_C1_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X26Y50"
    )
    port map (
      I0 => U3_C1_2_CYSELG_7863,
      I1 => U3_C1_2_CYSELF_7876,
      O => U3_C1_2_CYAND_7874
    );
  U3_C1_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X26Y50"
    )
    port map (
      IA => U3_C1_2_CYMUXG2_7872,
      IB => U3_C1_2_FASTCARRY_7873,
      SEL => U3_C1_2_CYAND_7874,
      O => U3_C1_2_CYMUXFAST_7875
    );
  U3_C1_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y50"
    )
    port map (
      IA => U3_C1_2_CY0G_7870,
      IB => U3_C1_2_CYMUXF2_7871,
      SEL => U3_C1_2_CYSELG_7863,
      O => U3_C1_2_CYMUXG2_7872
    );
  U3_C1_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X26Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1(3),
      O => U3_C1_2_CY0G_7870
    );
  U3_C1_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X26Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_lut(3),
      O => U3_C1_2_CYSELG_7863
    );
  U3_C1_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(17),
      O => U3_C1_2_CLKINV_7861
    );
  U3_C1_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not0001_0,
      O => U3_C1_2_CEINV_7860
    );
  U3_C1_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_4_XORF_7947,
      O => U3_C1_4_DXMUX_7949
    );
  U3_C1_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X26Y51"
    )
    port map (
      I0 => U3_C1_4_CYINIT_7946,
      I1 => U3_Mcount_C1_lut(4),
      O => U3_C1_4_XORF_7947
    );
  U3_C1_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X26Y51"
    )
    port map (
      IA => U3_C1_4_CY0F_7945,
      IB => U3_C1_4_CYINIT_7946,
      SEL => U3_C1_4_CYSELF_7929,
      O => U3_Mcount_C1_cy_4_Q
    );
  U3_C1_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y51"
    )
    port map (
      IA => U3_C1_4_CY0F_7945,
      IB => U3_C1_4_CY0F_7945,
      SEL => U3_C1_4_CYSELF_7929,
      O => U3_C1_4_CYMUXF2_7924
    );
  U3_C1_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X26Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_cy_3_Q,
      O => U3_C1_4_CYINIT_7946
    );
  U3_C1_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X26Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1(4),
      O => U3_C1_4_CY0F_7945
    );
  U3_C1_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X26Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_lut(4),
      O => U3_C1_4_CYSELF_7929
    );
  U3_C1_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_4_XORG_7931,
      O => U3_C1_4_DYMUX_7933
    );
  U3_C1_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X26Y51"
    )
    port map (
      I0 => U3_Mcount_C1_cy_4_Q,
      I1 => U3_Mcount_C1_lut(5),
      O => U3_C1_4_XORG_7931
    );
  U3_C1_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_4_CYMUXFAST_7928,
      O => U3_Mcount_C1_cy_5_Q
    );
  U3_C1_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X26Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_cy_3_Q,
      O => U3_C1_4_FASTCARRY_7926
    );
  U3_C1_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X26Y51"
    )
    port map (
      I0 => U3_C1_4_CYSELG_7916,
      I1 => U3_C1_4_CYSELF_7929,
      O => U3_C1_4_CYAND_7927
    );
  U3_C1_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X26Y51"
    )
    port map (
      IA => U3_C1_4_CYMUXG2_7925,
      IB => U3_C1_4_FASTCARRY_7926,
      SEL => U3_C1_4_CYAND_7927,
      O => U3_C1_4_CYMUXFAST_7928
    );
  U3_C1_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y51"
    )
    port map (
      IA => U3_C1_4_CY0G_7923,
      IB => U3_C1_4_CYMUXF2_7924,
      SEL => U3_C1_4_CYSELG_7916,
      O => U3_C1_4_CYMUXG2_7925
    );
  U3_C1_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X26Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1(5),
      O => U3_C1_4_CY0G_7923
    );
  U3_C1_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X26Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_lut(5),
      O => U3_C1_4_CYSELG_7916
    );
  U3_C1_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(17),
      O => U3_C1_4_CLKINV_7914
    );
  U3_C1_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not0001_0,
      O => U3_C1_4_CEINV_7913
    );
  U3_C1_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_6_XORF_8000,
      O => U3_C1_6_DXMUX_8002
    );
  U3_C1_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X26Y52"
    )
    port map (
      I0 => U3_C1_6_CYINIT_7999,
      I1 => U3_Mcount_C1_lut(6),
      O => U3_C1_6_XORF_8000
    );
  U3_C1_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X26Y52"
    )
    port map (
      IA => U3_C1_6_CY0F_7998,
      IB => U3_C1_6_CYINIT_7999,
      SEL => U3_C1_6_CYSELF_7982,
      O => U3_Mcount_C1_cy_6_Q
    );
  U3_C1_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y52"
    )
    port map (
      IA => U3_C1_6_CY0F_7998,
      IB => U3_C1_6_CY0F_7998,
      SEL => U3_C1_6_CYSELF_7982,
      O => U3_C1_6_CYMUXF2_7977
    );
  U3_C1_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X26Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_cy_5_Q,
      O => U3_C1_6_CYINIT_7999
    );
  U3_C1_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X26Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1(6),
      O => U3_C1_6_CY0F_7998
    );
  U3_C1_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X26Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_lut(6),
      O => U3_C1_6_CYSELF_7982
    );
  U3_C1_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_6_XORG_7984,
      O => U3_C1_6_DYMUX_7986
    );
  U3_C1_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X26Y52"
    )
    port map (
      I0 => U3_Mcount_C1_cy_6_Q,
      I1 => U3_Mcount_C1_lut(7),
      O => U3_C1_6_XORG_7984
    );
  U3_C1_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X26Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_cy_5_Q,
      O => U3_C1_6_FASTCARRY_7979
    );
  U3_C1_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X26Y52"
    )
    port map (
      I0 => U3_C1_6_CYSELG_7969,
      I1 => U3_C1_6_CYSELF_7982,
      O => U3_C1_6_CYAND_7980
    );
  U3_C1_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X26Y52"
    )
    port map (
      IA => U3_C1_6_CYMUXG2_7978,
      IB => U3_C1_6_FASTCARRY_7979,
      SEL => U3_C1_6_CYAND_7980,
      O => U3_C1_6_CYMUXFAST_7981
    );
  U3_C1_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y52"
    )
    port map (
      IA => U3_C1_6_CY0G_7976,
      IB => U3_C1_6_CYMUXF2_7977,
      SEL => U3_C1_6_CYSELG_7969,
      O => U3_C1_6_CYMUXG2_7978
    );
  U3_C1_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X26Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1(7),
      O => U3_C1_6_CY0G_7976
    );
  U3_C1_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X26Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_lut(7),
      O => U3_C1_6_CYSELG_7969
    );
  U3_C1_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(17),
      O => U3_C1_6_CLKINV_7967
    );
  U3_C1_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not0001_0,
      O => U3_C1_6_CEINV_7966
    );
  U3_C1_6 : X_FF
    generic map(
      LOC => "SLICE_X26Y52",
      INIT => '1'
    )
    port map (
      I => U3_C1_6_DXMUX_8002,
      CE => U3_C1_6_CEINV_7966,
      CLK => U3_C1_6_CLKINV_7967,
      SET => GND,
      RST => GND,
      O => U3_C1(6)
    );
  U3_C1_9 : X_FF
    generic map(
      LOC => "SLICE_X26Y53",
      INIT => '0'
    )
    port map (
      I => U3_C1_8_DYMUX_8030,
      CE => U3_C1_8_CEINV_8018,
      CLK => U3_C1_8_CLKINV_8019,
      SET => GND,
      RST => GND,
      O => U3_C1(9)
    );
  U3_Mcount_C1_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X26Y53"
    )
    port map (
      ADR0 => U3_C1(8),
      ADR1 => screenstate_present_state_FSM_FFd1_6150,
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C1_lut(8)
    );
  U3_C1_8 : X_FF
    generic map(
      LOC => "SLICE_X26Y53",
      INIT => '0'
    )
    port map (
      I => U3_C1_8_DXMUX_8047,
      CE => U3_C1_8_CEINV_8018,
      CLK => U3_C1_8_CLKINV_8019,
      SET => GND,
      RST => GND,
      O => U3_C1(8)
    );
  U3_C1_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_8_XORF_8045,
      O => U3_C1_8_DXMUX_8047
    );
  U3_C1_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X26Y53"
    )
    port map (
      I0 => U3_C1_8_CYINIT_8044,
      I1 => U3_Mcount_C1_lut(8),
      O => U3_C1_8_XORF_8045
    );
  U3_C1_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X26Y53"
    )
    port map (
      IA => U3_C1_8_CY0F_8043,
      IB => U3_C1_8_CYINIT_8044,
      SEL => U3_C1_8_CYSELF_8036,
      O => U3_Mcount_C1_cy_8_Q
    );
  U3_C1_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X26Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_6_CYMUXFAST_7981,
      O => U3_C1_8_CYINIT_8044
    );
  U3_C1_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X26Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1(8),
      O => U3_C1_8_CY0F_8043
    );
  U3_C1_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X26Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_lut(8),
      O => U3_C1_8_CYSELF_8036
    );
  U3_C1_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_8_XORG_8028,
      O => U3_C1_8_DYMUX_8030
    );
  U3_C1_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X26Y53"
    )
    port map (
      I0 => U3_Mcount_C1_cy_8_Q,
      I1 => U3_Mcount_C1_lut(9),
      O => U3_C1_8_XORG_8028
    );
  U3_C1_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(17),
      O => U3_C1_8_CLKINV_8019
    );
  U3_C1_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not0001_0,
      O => U3_C1_8_CEINV_8018
    );
  U3_Mcount_C1_lut_9_Q : X_LUT4
    generic map(
      INIT => X"7788",
      LOC => "SLICE_X26Y53"
    )
    port map (
      ADR0 => ld_7_OBUF_0,
      ADR1 => screenstate_present_state_FSM_FFd1_6150,
      ADR2 => VCC,
      ADR3 => U3_C1(9),
      O => U3_Mcount_C1_lut(9)
    );
  U3_C2_1 : X_FF
    generic map(
      LOC => "SLICE_X20Y49",
      INIT => '0'
    )
    port map (
      I => U3_C2_0_DYMUX_8079,
      CE => U3_C2_0_CEINV_8064,
      CLK => U3_C2_0_CLKINV_8065,
      SET => GND,
      RST => GND,
      O => U3_C2(1)
    );
  U3_C2_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_0_XORF_8095,
      O => U3_C2_0_DXMUX_8097
    );
  U3_C2_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X20Y49"
    )
    port map (
      I0 => U3_C2_0_CYINIT_8094,
      I1 => U3_Mcount_C2_lut(0),
      O => U3_C2_0_XORF_8095
    );
  U3_C2_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X20Y49"
    )
    port map (
      IA => U3_C2_0_CY0F_8093,
      IB => U3_C2_0_CYINIT_8094,
      SEL => U3_C2_0_CYSELF_8086,
      O => U3_Mcount_C2_cy_0_Q
    );
  U3_C2_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X20Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_leftBTN_inv1_inv1_0,
      O => U3_C2_0_CYINIT_8094
    );
  U3_C2_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X20Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(0),
      O => U3_C2_0_CY0F_8093
    );
  U3_C2_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X20Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_lut(0),
      O => U3_C2_0_CYSELF_8086
    );
  U3_C2_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_0_XORG_8077,
      O => U3_C2_0_DYMUX_8079
    );
  U3_C2_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X20Y49"
    )
    port map (
      I0 => U3_Mcount_C2_cy_0_Q,
      I1 => U3_Mcount_C2_lut(1),
      O => U3_C2_0_XORG_8077
    );
  U3_C2_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_0_CYMUXG_8076,
      O => U3_Mcount_C2_cy_1_Q
    );
  U3_C2_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X20Y49"
    )
    port map (
      IA => U3_C2_0_CY0G_8074,
      IB => U3_Mcount_C2_cy_0_Q,
      SEL => U3_C2_0_CYSELG_8067,
      O => U3_C2_0_CYMUXG_8076
    );
  U3_C2_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X20Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(1),
      O => U3_C2_0_CY0G_8074
    );
  U3_C2_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X20Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_lut(1),
      O => U3_C2_0_CYSELG_8067
    );
  U3_C2_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(17),
      O => U3_C2_0_CLKINV_8065
    );
  U3_C2_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not0001_0,
      O => U3_C2_0_CEINV_8064
    );
  U3_Mcount_C2_lut_1_Q : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X20Y49"
    )
    port map (
      ADR0 => U3_C2(1),
      ADR1 => screenstate_present_state_FSM_FFd1_6150,
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C2_lut(1)
    );
  U3_C2_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_2_XORF_8148,
      O => U3_C2_2_DXMUX_8150
    );
  U3_C2_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X20Y50"
    )
    port map (
      I0 => U3_C2_2_CYINIT_8147,
      I1 => U3_Mcount_C2_lut(2),
      O => U3_C2_2_XORF_8148
    );
  U3_C2_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X20Y50"
    )
    port map (
      IA => U3_C2_2_CY0F_8146,
      IB => U3_C2_2_CYINIT_8147,
      SEL => U3_C2_2_CYSELF_8130,
      O => U3_Mcount_C2_cy_2_Q
    );
  U3_C2_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y50"
    )
    port map (
      IA => U3_C2_2_CY0F_8146,
      IB => U3_C2_2_CY0F_8146,
      SEL => U3_C2_2_CYSELF_8130,
      O => U3_C2_2_CYMUXF2_8125
    );
  U3_C2_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X20Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_cy_1_Q,
      O => U3_C2_2_CYINIT_8147
    );
  U3_C2_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X20Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(2),
      O => U3_C2_2_CY0F_8146
    );
  U3_C2_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X20Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_lut(2),
      O => U3_C2_2_CYSELF_8130
    );
  U3_C2_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_2_XORG_8132,
      O => U3_C2_2_DYMUX_8134
    );
  U3_C2_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X20Y50"
    )
    port map (
      I0 => U3_Mcount_C2_cy_2_Q,
      I1 => U3_Mcount_C2_lut(3),
      O => U3_C2_2_XORG_8132
    );
  U3_C2_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_2_CYMUXFAST_8129,
      O => U3_Mcount_C2_cy_3_Q
    );
  U3_C2_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X20Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_cy_1_Q,
      O => U3_C2_2_FASTCARRY_8127
    );
  U3_C2_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X20Y50"
    )
    port map (
      I0 => U3_C2_2_CYSELG_8117,
      I1 => U3_C2_2_CYSELF_8130,
      O => U3_C2_2_CYAND_8128
    );
  U3_C2_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X20Y50"
    )
    port map (
      IA => U3_C2_2_CYMUXG2_8126,
      IB => U3_C2_2_FASTCARRY_8127,
      SEL => U3_C2_2_CYAND_8128,
      O => U3_C2_2_CYMUXFAST_8129
    );
  U3_C2_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y50"
    )
    port map (
      IA => U3_C2_2_CY0G_8124,
      IB => U3_C2_2_CYMUXF2_8125,
      SEL => U3_C2_2_CYSELG_8117,
      O => U3_C2_2_CYMUXG2_8126
    );
  U3_C2_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X20Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(3),
      O => U3_C2_2_CY0G_8124
    );
  U3_C2_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X20Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_lut(3),
      O => U3_C2_2_CYSELG_8117
    );
  U3_C2_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(17),
      O => U3_C2_2_CLKINV_8115
    );
  U3_C2_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not0001_0,
      O => U3_C2_2_CEINV_8114
    );
  U3_C2_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_4_XORF_8201,
      O => U3_C2_4_DXMUX_8203
    );
  U3_C2_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X20Y51"
    )
    port map (
      I0 => U3_C2_4_CYINIT_8200,
      I1 => U3_Mcount_C2_lut(4),
      O => U3_C2_4_XORF_8201
    );
  U3_C2_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X20Y51"
    )
    port map (
      IA => U3_C2_4_CY0F_8199,
      IB => U3_C2_4_CYINIT_8200,
      SEL => U3_C2_4_CYSELF_8183,
      O => U3_Mcount_C2_cy_4_Q
    );
  U3_C2_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y51"
    )
    port map (
      IA => U3_C2_4_CY0F_8199,
      IB => U3_C2_4_CY0F_8199,
      SEL => U3_C2_4_CYSELF_8183,
      O => U3_C2_4_CYMUXF2_8178
    );
  U3_C2_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X20Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_cy_3_Q,
      O => U3_C2_4_CYINIT_8200
    );
  U3_C2_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X20Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(4),
      O => U3_C2_4_CY0F_8199
    );
  U3_C2_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X20Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_lut(4),
      O => U3_C2_4_CYSELF_8183
    );
  U3_C2_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_4_XORG_8185,
      O => U3_C2_4_DYMUX_8187
    );
  U3_C2_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X20Y51"
    )
    port map (
      I0 => U3_Mcount_C2_cy_4_Q,
      I1 => U3_Mcount_C2_lut(5),
      O => U3_C2_4_XORG_8185
    );
  U3_C2_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_4_CYMUXFAST_8182,
      O => U3_Mcount_C2_cy_5_Q
    );
  U3_C2_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X20Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_cy_3_Q,
      O => U3_C2_4_FASTCARRY_8180
    );
  U3_C2_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X20Y51"
    )
    port map (
      I0 => U3_C2_4_CYSELG_8170,
      I1 => U3_C2_4_CYSELF_8183,
      O => U3_C2_4_CYAND_8181
    );
  U3_C2_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X20Y51"
    )
    port map (
      IA => U3_C2_4_CYMUXG2_8179,
      IB => U3_C2_4_FASTCARRY_8180,
      SEL => U3_C2_4_CYAND_8181,
      O => U3_C2_4_CYMUXFAST_8182
    );
  U3_C2_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y51"
    )
    port map (
      IA => U3_C2_4_CY0G_8177,
      IB => U3_C2_4_CYMUXF2_8178,
      SEL => U3_C2_4_CYSELG_8170,
      O => U3_C2_4_CYMUXG2_8179
    );
  U3_C2_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X20Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(5),
      O => U3_C2_4_CY0G_8177
    );
  U3_C2_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X20Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_lut(5),
      O => U3_C2_4_CYSELG_8170
    );
  U3_C2_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(17),
      O => U3_C2_4_CLKINV_8168
    );
  U3_C2_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not0001_0,
      O => U3_C2_4_CEINV_8167
    );
  U3_C2_6 : X_FF
    generic map(
      LOC => "SLICE_X20Y52",
      INIT => '1'
    )
    port map (
      I => U3_C2_6_DXMUX_8256,
      CE => U3_C2_6_CEINV_8220,
      CLK => U3_C2_6_CLKINV_8221,
      SET => GND,
      RST => GND,
      O => U3_C2(6)
    );
  U3_C2_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_6_XORF_8254,
      O => U3_C2_6_DXMUX_8256
    );
  U3_C2_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X20Y52"
    )
    port map (
      I0 => U3_C2_6_CYINIT_8253,
      I1 => U3_Mcount_C2_lut(6),
      O => U3_C2_6_XORF_8254
    );
  U3_C2_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X20Y52"
    )
    port map (
      IA => U3_C2_6_CY0F_8252,
      IB => U3_C2_6_CYINIT_8253,
      SEL => U3_C2_6_CYSELF_8236,
      O => U3_Mcount_C2_cy_6_Q
    );
  U3_C2_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y52"
    )
    port map (
      IA => U3_C2_6_CY0F_8252,
      IB => U3_C2_6_CY0F_8252,
      SEL => U3_C2_6_CYSELF_8236,
      O => U3_C2_6_CYMUXF2_8231
    );
  U3_C2_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X20Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_cy_5_Q,
      O => U3_C2_6_CYINIT_8253
    );
  U3_C2_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X20Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(6),
      O => U3_C2_6_CY0F_8252
    );
  U3_C2_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X20Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_lut(6),
      O => U3_C2_6_CYSELF_8236
    );
  U3_C2_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_6_XORG_8238,
      O => U3_C2_6_DYMUX_8240
    );
  U3_C2_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X20Y52"
    )
    port map (
      I0 => U3_Mcount_C2_cy_6_Q,
      I1 => U3_Mcount_C2_lut(7),
      O => U3_C2_6_XORG_8238
    );
  U3_C2_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X20Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_cy_5_Q,
      O => U3_C2_6_FASTCARRY_8233
    );
  U3_C2_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X20Y52"
    )
    port map (
      I0 => U3_C2_6_CYSELG_8223,
      I1 => U3_C2_6_CYSELF_8236,
      O => U3_C2_6_CYAND_8234
    );
  U3_C2_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X20Y52"
    )
    port map (
      IA => U3_C2_6_CYMUXG2_8232,
      IB => U3_C2_6_FASTCARRY_8233,
      SEL => U3_C2_6_CYAND_8234,
      O => U3_C2_6_CYMUXFAST_8235
    );
  U3_C2_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y52"
    )
    port map (
      IA => U3_C2_6_CY0G_8230,
      IB => U3_C2_6_CYMUXF2_8231,
      SEL => U3_C2_6_CYSELG_8223,
      O => U3_C2_6_CYMUXG2_8232
    );
  U3_C2_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X20Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(7),
      O => U3_C2_6_CY0G_8230
    );
  U3_C2_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X20Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_lut(7),
      O => U3_C2_6_CYSELG_8223
    );
  U3_C2_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(17),
      O => U3_C2_6_CLKINV_8221
    );
  U3_C2_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not0001_0,
      O => U3_C2_6_CEINV_8220
    );
  U3_Mcount_C2_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X20Y52"
    )
    port map (
      ADR0 => U3_C2(6),
      ADR1 => screenstate_present_state_FSM_FFd1_6150,
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C2_lut(6)
    );
  U3_C2_7 : X_FF
    generic map(
      LOC => "SLICE_X20Y52",
      INIT => '1'
    )
    port map (
      I => U3_C2_6_DYMUX_8240,
      CE => U3_C2_6_CEINV_8220,
      CLK => U3_C2_6_CLKINV_8221,
      SET => GND,
      RST => GND,
      O => U3_C2(7)
    );
  U3_C2_9 : X_FF
    generic map(
      LOC => "SLICE_X20Y53",
      INIT => '0'
    )
    port map (
      I => U3_C2_8_DYMUX_8284,
      CE => U3_C2_8_CEINV_8272,
      CLK => U3_C2_8_CLKINV_8273,
      SET => GND,
      RST => GND,
      O => U3_C2(9)
    );
  U3_Mcount_C2_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X20Y53"
    )
    port map (
      ADR0 => U3_C2(8),
      ADR1 => screenstate_present_state_FSM_FFd1_6150,
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C2_lut(8)
    );
  U3_C2_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_8_XORF_8299,
      O => U3_C2_8_DXMUX_8301
    );
  U3_C2_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X20Y53"
    )
    port map (
      I0 => U3_C2_8_CYINIT_8298,
      I1 => U3_Mcount_C2_lut(8),
      O => U3_C2_8_XORF_8299
    );
  U3_C2_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X20Y53"
    )
    port map (
      IA => U3_C2_8_CY0F_8297,
      IB => U3_C2_8_CYINIT_8298,
      SEL => U3_C2_8_CYSELF_8290,
      O => U3_Mcount_C2_cy_8_Q
    );
  U3_C2_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X20Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_6_CYMUXFAST_8235,
      O => U3_C2_8_CYINIT_8298
    );
  U3_C2_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X20Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(8),
      O => U3_C2_8_CY0F_8297
    );
  U3_C2_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X20Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_lut(8),
      O => U3_C2_8_CYSELF_8290
    );
  U3_C2_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_8_XORG_8282,
      O => U3_C2_8_DYMUX_8284
    );
  U3_C2_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X20Y53"
    )
    port map (
      I0 => U3_Mcount_C2_cy_8_Q,
      I1 => U3_Mcount_C2_lut(9),
      O => U3_C2_8_XORG_8282
    );
  U3_C2_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(17),
      O => U3_C2_8_CLKINV_8273
    );
  U3_C2_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not0001_0,
      O => U3_C2_8_CEINV_8272
    );
  U3_Mcount_C2_lut_9_Q : X_LUT4
    generic map(
      INIT => X"7788",
      LOC => "SLICE_X20Y53"
    )
    port map (
      ADR0 => ld_7_OBUF_0,
      ADR1 => screenstate_present_state_FSM_FFd1_6150,
      ADR2 => VCC,
      ADR3 => U3_C2(9),
      O => U3_Mcount_C2_lut(9)
    );
  U3_tank2_angle_calc_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X51Y60"
    )
    port map (
      O => U3_tank2_angle_calc_0_LOGIC_ONE_8331
    );
  U3_tank2_angle_calc_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank2_angle_calc_0_XORF_8351,
      O => U3_tank2_angle_calc_0_DXMUX_8353
    );
  U3_tank2_angle_calc_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y60"
    )
    port map (
      I0 => U3_tank2_angle_calc_0_CYINIT_8350,
      I1 => U3_Mcount_tank2_angle_calc_lut(0),
      O => U3_tank2_angle_calc_0_XORF_8351
    );
  U3_tank2_angle_calc_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y60"
    )
    port map (
      IA => U3_tank2_angle_calc_0_LOGIC_ONE_8331,
      IB => U3_tank2_angle_calc_0_CYINIT_8350,
      SEL => U3_tank2_angle_calc_0_CYSELF_8344,
      O => U3_Mcount_tank2_angle_calc_cy_0_Q
    );
  U3_tank2_angle_calc_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_gameUp,
      O => U3_tank2_angle_calc_0_CYINIT_8350
    );
  U3_tank2_angle_calc_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_tank2_angle_calc_lut(0),
      O => U3_tank2_angle_calc_0_CYSELF_8344
    );
  U3_tank2_angle_calc_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank2_angle_calc_0_XORG_8334,
      O => U3_tank2_angle_calc_0_DYMUX_8336
    );
  U3_tank2_angle_calc_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y60"
    )
    port map (
      I0 => U3_Mcount_tank2_angle_calc_cy_0_Q,
      I1 => U3_Mcount_tank2_angle_calc_lut(1),
      O => U3_tank2_angle_calc_0_XORG_8334
    );
  U3_tank2_angle_calc_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank2_angle_calc_0_CYMUXG_8333,
      O => U3_Mcount_tank2_angle_calc_cy_1_Q
    );
  U3_tank2_angle_calc_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X51Y60"
    )
    port map (
      IA => U3_tank2_angle_calc_0_LOGIC_ONE_8331,
      IB => U3_Mcount_tank2_angle_calc_cy_0_Q,
      SEL => U3_tank2_angle_calc_0_CYSELG_8325,
      O => U3_tank2_angle_calc_0_CYMUXG_8333
    );
  U3_tank2_angle_calc_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_tank2_angle_calc_lut(1),
      O => U3_tank2_angle_calc_0_CYSELG_8325
    );
  U3_tank2_angle_calc_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank2_angle_calc_and0000_0,
      O => U3_tank2_angle_calc_0_SRINV_8323
    );
  U3_tank2_angle_calc_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(17),
      O => U3_tank2_angle_calc_0_CLKINV_8322
    );
  U3_tank2_angle_calc_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank2_angle_calc_not0001_0,
      O => U3_tank2_angle_calc_0_CEINV_8321
    );
  U3_tank2_angle_calc_2_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X51Y61"
    )
    port map (
      O => U3_tank2_angle_calc_2_LOGIC_ONE_8384
    );
  U3_tank2_angle_calc_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank2_angle_calc_2_XORF_8407,
      O => U3_tank2_angle_calc_2_DXMUX_8409
    );
  U3_tank2_angle_calc_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y61"
    )
    port map (
      I0 => U3_tank2_angle_calc_2_CYINIT_8406,
      I1 => U3_Mcount_tank2_angle_calc_lut(2),
      O => U3_tank2_angle_calc_2_XORF_8407
    );
  U3_tank2_angle_calc_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y61"
    )
    port map (
      IA => U3_tank2_angle_calc_2_LOGIC_ONE_8384,
      IB => U3_tank2_angle_calc_2_CYINIT_8406,
      SEL => U3_tank2_angle_calc_2_CYSELF_8390,
      O => U3_Mcount_tank2_angle_calc_cy_2_Q
    );
  U3_tank2_angle_calc_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y61"
    )
    port map (
      IA => U3_tank2_angle_calc_2_LOGIC_ONE_8384,
      IB => U3_tank2_angle_calc_2_LOGIC_ONE_8384,
      SEL => U3_tank2_angle_calc_2_CYSELF_8390,
      O => U3_tank2_angle_calc_2_CYMUXF2_8385
    );
  U3_tank2_angle_calc_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_tank2_angle_calc_cy_1_Q,
      O => U3_tank2_angle_calc_2_CYINIT_8406
    );
  U3_tank2_angle_calc_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_tank2_angle_calc_lut(2),
      O => U3_tank2_angle_calc_2_CYSELF_8390
    );
  U3_tank2_angle_calc_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank2_angle_calc_2_XORG_8392,
      O => U3_tank2_angle_calc_2_DYMUX_8394
    );
  U3_tank2_angle_calc_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y61"
    )
    port map (
      I0 => U3_Mcount_tank2_angle_calc_cy_2_Q,
      I1 => U3_Mcount_tank2_angle_calc_lut(3),
      O => U3_tank2_angle_calc_2_XORG_8392
    );
  U3_tank2_angle_calc_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank2_angle_calc_2_CYMUXFAST_8389,
      O => U3_Mcount_tank2_angle_calc_cy_3_Q
    );
  U3_tank2_angle_calc_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_tank2_angle_calc_cy_1_Q,
      O => U3_tank2_angle_calc_2_FASTCARRY_8387
    );
  U3_tank2_angle_calc_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y61"
    )
    port map (
      I0 => U3_tank2_angle_calc_2_CYSELG_8376,
      I1 => U3_tank2_angle_calc_2_CYSELF_8390,
      O => U3_tank2_angle_calc_2_CYAND_8388
    );
  U3_tank2_angle_calc_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y61"
    )
    port map (
      IA => U3_tank2_angle_calc_2_CYMUXG2_8386,
      IB => U3_tank2_angle_calc_2_FASTCARRY_8387,
      SEL => U3_tank2_angle_calc_2_CYAND_8388,
      O => U3_tank2_angle_calc_2_CYMUXFAST_8389
    );
  U3_tank2_angle_calc_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y61"
    )
    port map (
      IA => U3_tank2_angle_calc_2_LOGIC_ONE_8384,
      IB => U3_tank2_angle_calc_2_CYMUXF2_8385,
      SEL => U3_tank2_angle_calc_2_CYSELG_8376,
      O => U3_tank2_angle_calc_2_CYMUXG2_8386
    );
  U3_tank2_angle_calc_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_tank2_angle_calc_lut(3),
      O => U3_tank2_angle_calc_2_CYSELG_8376
    );
  U3_tank2_angle_calc_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank2_angle_calc_and0000_0,
      O => U3_tank2_angle_calc_2_SRINV_8374
    );
  U3_tank2_angle_calc_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(17),
      O => U3_tank2_angle_calc_2_CLKINV_8373
    );
  U3_tank2_angle_calc_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank2_angle_calc_not0001_0,
      O => U3_tank2_angle_calc_2_CEINV_8372
    );
  U3_tank2_angle_calc_4_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X51Y62"
    )
    port map (
      O => U3_tank2_angle_calc_4_LOGIC_ONE_8440
    );
  U3_tank2_angle_calc_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank2_angle_calc_4_XORF_8463,
      O => U3_tank2_angle_calc_4_DXMUX_8465
    );
  U3_tank2_angle_calc_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y62"
    )
    port map (
      I0 => U3_tank2_angle_calc_4_CYINIT_8462,
      I1 => U3_Mcount_tank2_angle_calc_lut(4),
      O => U3_tank2_angle_calc_4_XORF_8463
    );
  U3_tank2_angle_calc_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y62"
    )
    port map (
      IA => U3_tank2_angle_calc_4_LOGIC_ONE_8440,
      IB => U3_tank2_angle_calc_4_CYINIT_8462,
      SEL => U3_tank2_angle_calc_4_CYSELF_8446,
      O => U3_Mcount_tank2_angle_calc_cy_4_Q
    );
  U3_tank2_angle_calc_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y62"
    )
    port map (
      IA => U3_tank2_angle_calc_4_LOGIC_ONE_8440,
      IB => U3_tank2_angle_calc_4_LOGIC_ONE_8440,
      SEL => U3_tank2_angle_calc_4_CYSELF_8446,
      O => U3_tank2_angle_calc_4_CYMUXF2_8441
    );
  U3_tank2_angle_calc_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_tank2_angle_calc_cy_3_Q,
      O => U3_tank2_angle_calc_4_CYINIT_8462
    );
  U3_tank2_angle_calc_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_tank2_angle_calc_lut(4),
      O => U3_tank2_angle_calc_4_CYSELF_8446
    );
  U3_tank2_angle_calc_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank2_angle_calc_4_XORG_8448,
      O => U3_tank2_angle_calc_4_DYMUX_8450
    );
  U3_tank2_angle_calc_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y62"
    )
    port map (
      I0 => U3_Mcount_tank2_angle_calc_cy_4_Q,
      I1 => U3_Mcount_tank2_angle_calc_lut(5),
      O => U3_tank2_angle_calc_4_XORG_8448
    );
  U3_tank2_angle_calc_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_tank2_angle_calc_cy_3_Q,
      O => U3_tank2_angle_calc_4_FASTCARRY_8443
    );
  U3_tank2_angle_calc_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y62"
    )
    port map (
      I0 => U3_tank2_angle_calc_4_CYSELG_8434,
      I1 => U3_tank2_angle_calc_4_CYSELF_8446,
      O => U3_tank2_angle_calc_4_CYAND_8444
    );
  U3_tank2_angle_calc_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y62"
    )
    port map (
      IA => U3_tank2_angle_calc_4_CYMUXG2_8442,
      IB => U3_tank2_angle_calc_4_FASTCARRY_8443,
      SEL => U3_tank2_angle_calc_4_CYAND_8444,
      O => U3_tank2_angle_calc_4_CYMUXFAST_8445
    );
  U3_tank2_angle_calc_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y62"
    )
    port map (
      IA => U3_tank2_angle_calc_4_LOGIC_ONE_8440,
      IB => U3_tank2_angle_calc_4_CYMUXF2_8441,
      SEL => U3_tank2_angle_calc_4_CYSELG_8434,
      O => U3_tank2_angle_calc_4_CYMUXG2_8442
    );
  U3_tank2_angle_calc_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_tank2_angle_calc_lut(5),
      O => U3_tank2_angle_calc_4_CYSELG_8434
    );
  U3_tank2_angle_calc_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank2_angle_calc_and0000_0,
      O => U3_tank2_angle_calc_4_SRINV_8432
    );
  U3_tank2_angle_calc_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(17),
      O => U3_tank2_angle_calc_4_CLKINV_8431
    );
  U3_tank2_angle_calc_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank2_angle_calc_not0001_0,
      O => U3_tank2_angle_calc_4_CEINV_8430
    );
  U3_tank2_angle_calc_4 : X_SFF
    generic map(
      LOC => "SLICE_X51Y62",
      INIT => '0'
    )
    port map (
      I => U3_tank2_angle_calc_4_DXMUX_8465,
      CE => U3_tank2_angle_calc_4_CEINV_8430,
      CLK => U3_tank2_angle_calc_4_CLKINV_8431,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => U3_tank2_angle_calc_4_SRINV_8432,
      O => U3_tank2_angle_calc(4)
    );
  U3_tank2_angle_calc_7 : X_SFF
    generic map(
      LOC => "SLICE_X51Y63",
      INIT => '0'
    )
    port map (
      I => U3_tank2_angle_calc_6_DYMUX_8497,
      CE => U3_tank2_angle_calc_6_CEINV_8485,
      CLK => U3_tank2_angle_calc_6_CLKINV_8486,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => U3_tank2_angle_calc_6_SRINV_8487,
      O => U3_tank2_angle_calc(7)
    );
  U3_Mcount_tank2_angle_calc_lut_6_Q : X_LUT4
    generic map(
      INIT => X"401F",
      LOC => "SLICE_X51Y63"
    )
    port map (
      ADR0 => U3_tank2_angle_calc_cmp_eq0001_6261,
      ADR1 => U3_Madd_tank2_angle_calc_addsub0000_cy_5_0,
      ADR2 => sig_gameUp,
      ADR3 => U3_tank2_angle_calc(6),
      O => U3_Mcount_tank2_angle_calc_lut(6)
    );
  U3_tank2_angle_calc_6 : X_SFF
    generic map(
      LOC => "SLICE_X51Y63",
      INIT => '0'
    )
    port map (
      I => U3_tank2_angle_calc_6_DXMUX_8514,
      CE => U3_tank2_angle_calc_6_CEINV_8485,
      CLK => U3_tank2_angle_calc_6_CLKINV_8486,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => U3_tank2_angle_calc_6_SRINV_8487,
      O => U3_tank2_angle_calc(6)
    );
  U3_tank2_angle_calc_6_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X51Y63"
    )
    port map (
      O => U3_tank2_angle_calc_6_LOGIC_ONE_8511
    );
  U3_tank2_angle_calc_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank2_angle_calc_6_XORF_8512,
      O => U3_tank2_angle_calc_6_DXMUX_8514
    );
  U3_tank2_angle_calc_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y63"
    )
    port map (
      I0 => U3_tank2_angle_calc_6_CYINIT_8510,
      I1 => U3_Mcount_tank2_angle_calc_lut(6),
      O => U3_tank2_angle_calc_6_XORF_8512
    );
  U3_tank2_angle_calc_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y63"
    )
    port map (
      IA => U3_tank2_angle_calc_6_LOGIC_ONE_8511,
      IB => U3_tank2_angle_calc_6_CYINIT_8510,
      SEL => U3_tank2_angle_calc_6_CYSELF_8504,
      O => U3_Mcount_tank2_angle_calc_cy_6_Q
    );
  U3_tank2_angle_calc_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank2_angle_calc_4_CYMUXFAST_8445,
      O => U3_tank2_angle_calc_6_CYINIT_8510
    );
  U3_tank2_angle_calc_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_tank2_angle_calc_lut(6),
      O => U3_tank2_angle_calc_6_CYSELF_8504
    );
  U3_tank2_angle_calc_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank2_angle_calc_6_XORG_8495,
      O => U3_tank2_angle_calc_6_DYMUX_8497
    );
  U3_tank2_angle_calc_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y63"
    )
    port map (
      I0 => U3_Mcount_tank2_angle_calc_cy_6_Q,
      I1 => U3_Mcount_tank2_angle_calc_lut(7),
      O => U3_tank2_angle_calc_6_XORG_8495
    );
  U3_tank2_angle_calc_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank2_angle_calc_and0000_0,
      O => U3_tank2_angle_calc_6_SRINV_8487
    );
  U3_tank2_angle_calc_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(17),
      O => U3_tank2_angle_calc_6_CLKINV_8486
    );
  U3_tank2_angle_calc_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank2_angle_calc_not0001_0,
      O => U3_tank2_angle_calc_6_CEINV_8485
    );
  U3_Mcount_tank2_angle_calc_lut_7_Q : X_LUT4
    generic map(
      INIT => X"078F",
      LOC => "SLICE_X51Y63"
    )
    port map (
      ADR0 => ld_5_OBUF_0,
      ADR1 => screenstate_present_state_FSM_FFd1_6150,
      ADR2 => U3_tank2_angle_calc(7),
      ADR3 => U3_tank2_angle_calc_mux0004_0_0,
      O => U3_Mcount_tank2_angle_calc_lut(7)
    );
  U3_Mcompar_spriteon2_cmp_ge0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X23Y46"
    )
    port map (
      ADR0 => U2_hcs(0),
      ADR1 => U3_C2(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2_cmp_ge0000_lut(0)
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y46"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CY0F_8548,
      IB => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYINIT_8549,
      SEL => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYSELF_8540,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy(0)
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_BXINV_8538,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYINIT_8549
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CY0F_8548
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_lut(0),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYSELF_8540
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_BXINV_8538
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X23Y46"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CY0G_8535,
      IB => U3_Mcompar_spriteon2_cmp_ge0000_cy(0),
      SEL => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYSELG_8527,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYMUXG_8537
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CY0G_8535
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_lut(1),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYSELG_8527
    );
  U3_Mcompar_spriteon2_cmp_ge0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X23Y46"
    )
    port map (
      ADR0 => U2_hcs(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C2(1),
      O => U3_Mcompar_spriteon2_cmp_ge0000_lut(1)
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y47"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CY0F_8580,
      IB => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CY0F_8580,
      SEL => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYSELF_8571,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXF2_8566
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(2),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CY0F_8580
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_lut(2),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYSELF_8571
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYMUXG_8537,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_FASTCARRY_8568
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y47"
    )
    port map (
      I0 => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYSELG_8557,
      I1 => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYSELF_8571,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYAND_8569
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y47"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXG2_8567,
      IB => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_FASTCARRY_8568,
      SEL => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYAND_8569,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXFAST_8570
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y47"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CY0G_8565,
      IB => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXF2_8566,
      SEL => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYSELG_8557,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXG2_8567
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(3),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CY0G_8565
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_lut(3),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYSELG_8557
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y48"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CY0F_8611,
      IB => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CY0F_8611,
      SEL => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYSELF_8602,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXF2_8597
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(4),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CY0F_8611
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_lut(4),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYSELF_8602
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXFAST_8570,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_FASTCARRY_8599
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y48"
    )
    port map (
      I0 => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYSELG_8589,
      I1 => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYSELF_8602,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYAND_8600
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y48"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXG2_8598,
      IB => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_FASTCARRY_8599,
      SEL => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYAND_8600,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXFAST_8601
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y48"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CY0G_8596,
      IB => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXF2_8597,
      SEL => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYSELG_8589,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXG2_8598
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(5),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CY0G_8596
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_lut(5),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYSELG_8589
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y49"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CY0F_8642,
      IB => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CY0F_8642,
      SEL => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYSELF_8635,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXF2_8630
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(6),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CY0F_8642
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_lut(6),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYSELF_8635
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXFAST_8601,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_FASTCARRY_8632
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y49"
    )
    port map (
      I0 => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYSELG_8621,
      I1 => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYSELF_8635,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYAND_8633
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y49"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXG2_8631,
      IB => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_FASTCARRY_8632,
      SEL => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYAND_8633,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXFAST_8634
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y49"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CY0G_8629,
      IB => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXF2_8630,
      SEL => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYSELG_8621,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXG2_8631
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(7),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CY0G_8629
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_lut(7),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYSELG_8621
    );
  U3_spriteon2_cmp_ge0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y50"
    )
    port map (
      IA => U3_spriteon2_cmp_ge0000_CY0F_8673,
      IB => U3_spriteon2_cmp_ge0000_CY0F_8673,
      SEL => U3_spriteon2_cmp_ge0000_CYSELF_8665,
      O => U3_spriteon2_cmp_ge0000_CYMUXF2_8660
    );
  U3_spriteon2_cmp_ge0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(8),
      O => U3_spriteon2_cmp_ge0000_CY0F_8673
    );
  U3_spriteon2_cmp_ge0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_lut(8),
      O => U3_spriteon2_cmp_ge0000_CYSELF_8665
    );
  U3_spriteon2_cmp_ge0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2_cmp_ge0000_CYMUXFAST_8664,
      O => U3_spriteon2_cmp_ge0000
    );
  U3_spriteon2_cmp_ge0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXFAST_8634,
      O => U3_spriteon2_cmp_ge0000_FASTCARRY_8662
    );
  U3_spriteon2_cmp_ge0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y50"
    )
    port map (
      I0 => U3_spriteon2_cmp_ge0000_CYSELG_8653,
      I1 => U3_spriteon2_cmp_ge0000_CYSELF_8665,
      O => U3_spriteon2_cmp_ge0000_CYAND_8663
    );
  U3_spriteon2_cmp_ge0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y50"
    )
    port map (
      IA => U3_spriteon2_cmp_ge0000_CYMUXG2_8661,
      IB => U3_spriteon2_cmp_ge0000_FASTCARRY_8662,
      SEL => U3_spriteon2_cmp_ge0000_CYAND_8663,
      O => U3_spriteon2_cmp_ge0000_CYMUXFAST_8664
    );
  U3_spriteon2_cmp_ge0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y50"
    )
    port map (
      IA => U3_spriteon2_cmp_ge0000_CY0G_8659,
      IB => U3_spriteon2_cmp_ge0000_CYMUXF2_8660,
      SEL => U3_spriteon2_cmp_ge0000_CYSELG_8653,
      O => U3_spriteon2_cmp_ge0000_CYMUXG2_8661
    );
  U3_spriteon2_cmp_ge0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(9),
      O => U3_spriteon2_cmp_ge0000_CY0G_8659
    );
  U3_spriteon2_cmp_ge0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_lut(9),
      O => U3_spriteon2_cmp_ge0000_CYSELG_8653
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y25"
    )
    port map (
      IA => U3_Mcompar_spriteonB3_cmp_ge0000_cy_1_CY0F_8702,
      IB => U3_Mcompar_spriteonB3_cmp_ge0000_cy_1_CYINIT_8703,
      SEL => U3_Mcompar_spriteonB3_cmp_ge0000_cy_1_CYSELF_8694,
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy(0)
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB3_cmp_ge0000_cy_1_BXINV_8692,
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_1_CYINIT_8703
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X3Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(0),
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_1_CY0F_8702
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB3_cmp_ge0000_lut(0),
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_1_CYSELF_8694
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_1_BXINV_8692
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X3Y25"
    )
    port map (
      IA => U3_Mcompar_spriteonB3_cmp_ge0000_cy_1_CY0G_8689,
      IB => U3_Mcompar_spriteonB3_cmp_ge0000_cy(0),
      SEL => U3_Mcompar_spriteonB3_cmp_ge0000_cy_1_CYSELG_8682,
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_1_CYMUXG_8691
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X3Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_1_CY0G_8689
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB3_cmp_ge0000_lut(1),
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_1_CYSELG_8682
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y26"
    )
    port map (
      IA => U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CY0F_8734,
      IB => U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CY0F_8734,
      SEL => U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CYSELF_8727,
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CYMUXF2_8722
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X3Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CY0F_8734
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB3_cmp_ge0000_lut(2),
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CYSELF_8727
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB3_cmp_ge0000_cy_1_CYMUXG_8691,
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_FASTCARRY_8724
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y26"
    )
    port map (
      I0 => U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CYSELG_8713,
      I1 => U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CYSELF_8727,
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CYAND_8725
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y26"
    )
    port map (
      IA => U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CYMUXG2_8723,
      IB => U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_FASTCARRY_8724,
      SEL => U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CYAND_8725,
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CYMUXFAST_8726
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y26"
    )
    port map (
      IA => U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CY0G_8721,
      IB => U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CYMUXF2_8722,
      SEL => U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CYSELG_8713,
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CYMUXG2_8723
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X3Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CY0G_8721
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB3_cmp_ge0000_lut(3),
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CYSELG_8713
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6669",
      LOC => "SLICE_X3Y26"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => screenstate_sig_hill3(2),
      ADR2 => screenstate_sig_hill3(1),
      ADR3 => screenstate_sig_hill3(0),
      O => U3_Mcompar_spriteonB3_cmp_ge0000_lut(2)
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6699",
      LOC => "SLICE_X3Y27"
    )
    port map (
      ADR0 => screenstate_sig_hill3(4),
      ADR1 => U2_vcs(4),
      ADR2 => VCC,
      ADR3 => U3_Madd_spriteonB3_add0000_cy_3_Q,
      O => U3_Mcompar_spriteonB3_cmp_ge0000_lut(4)
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y27"
    )
    port map (
      IA => U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CY0F_8765,
      IB => U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CY0F_8765,
      SEL => U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CYSELF_8757,
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CYMUXF2_8752
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X3Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CY0F_8765
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB3_cmp_ge0000_lut(4),
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CYSELF_8757
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB3_cmp_ge0000_cy_3_CYMUXFAST_8726,
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_FASTCARRY_8754
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y27"
    )
    port map (
      I0 => U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CYSELG_8745,
      I1 => U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CYSELF_8757,
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CYAND_8755
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y27"
    )
    port map (
      IA => U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CYMUXG2_8753,
      IB => U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_FASTCARRY_8754,
      SEL => U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CYAND_8755,
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CYMUXFAST_8756
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y27"
    )
    port map (
      IA => U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CY0G_8751,
      IB => U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CYMUXF2_8752,
      SEL => U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CYSELG_8745,
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CYMUXG2_8753
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X3Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(5),
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CY0G_8751
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB3_cmp_ge0000_lut(5),
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CYSELG_8745
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"69C3",
      LOC => "SLICE_X3Y27"
    )
    port map (
      ADR0 => screenstate_sig_hill3(4),
      ADR1 => U2_vcs(5),
      ADR2 => screenstate_sig_hill3(5),
      ADR3 => U3_Madd_spriteonB3_add0000_cy_3_Q,
      O => U3_Mcompar_spriteonB3_cmp_ge0000_lut(5)
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6699",
      LOC => "SLICE_X3Y28"
    )
    port map (
      ADR0 => screenstate_sig_hill3(6),
      ADR1 => U2_vcs(6),
      ADR2 => VCC,
      ADR3 => U3_Madd_spriteonB3_add0000_cy_5_0,
      O => U3_Mcompar_spriteonB3_cmp_ge0000_lut(6)
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y28"
    )
    port map (
      IA => U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CY0F_8796,
      IB => U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CY0F_8796,
      SEL => U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CYSELF_8788,
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CYMUXF2_8783
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X3Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(6),
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CY0F_8796
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB3_cmp_ge0000_lut(6),
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CYSELF_8788
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB3_cmp_ge0000_cy_5_CYMUXFAST_8756,
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_FASTCARRY_8785
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y28"
    )
    port map (
      I0 => U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CYSELG_8776,
      I1 => U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CYSELF_8788,
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CYAND_8786
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y28"
    )
    port map (
      IA => U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CYMUXG2_8784,
      IB => U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_FASTCARRY_8785,
      SEL => U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CYAND_8786,
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CYMUXFAST_8787
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y28"
    )
    port map (
      IA => U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CY0G_8782,
      IB => U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CYMUXF2_8783,
      SEL => U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CYSELG_8776,
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CYMUXG2_8784
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X3Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(7),
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CY0G_8782
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB3_cmp_ge0000_lut(7),
      O => U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CYSELG_8776
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"965A",
      LOC => "SLICE_X3Y28"
    )
    port map (
      ADR0 => U2_vcs(7),
      ADR1 => screenstate_sig_hill3(6),
      ADR2 => screenstate_sig_hill3(7),
      ADR3 => U3_Madd_spriteonB3_add0000_cy_5_0,
      O => U3_Mcompar_spriteonB3_cmp_ge0000_lut(7)
    );
  N161_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X3Y29"
    )
    port map (
      O => N161_LOGIC_ONE_8823
    );
  N161_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y29"
    )
    port map (
      IA => N161_LOGIC_ONE_8823,
      IB => N161_CYINIT_8822,
      SEL => N161_CYSELF_8814,
      O => U3_spriteonB3_cmp_ge0000
    );
  N161_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB3_cmp_ge0000_cy_7_CYMUXFAST_8787,
      O => N161_CYINIT_8822
    );
  N161_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB3_cmp_ge0000_lut(8),
      O => N161_CYSELF_8814
    );
  N161_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => N161,
      O => N161_0
    );
  U2_Result_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X15Y22"
    )
    port map (
      O => U2_Result_0_LOGIC_ZERO_8840
    );
  U2_Result_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X15Y22"
    )
    port map (
      O => U2_Result_0_LOGIC_ONE_8857
    );
  U2_Result_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_XORF_8858,
      O => U2_Result(0)
    );
  U2_Result_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X15Y22"
    )
    port map (
      I0 => U2_Result_0_CYINIT_8856,
      I1 => U2_Mcount_vcs_lut(0),
      O => U2_Result_0_XORF_8858
    );
  U2_Result_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y22"
    )
    port map (
      IA => U2_Result_0_LOGIC_ONE_8857,
      IB => U2_Result_0_CYINIT_8856,
      SEL => U2_Result_0_CYSELF_8847,
      O => U2_Mcount_vcs_cy_0_Q
    );
  U2_Result_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_BXINV_8845,
      O => U2_Result_0_CYINIT_8856
    );
  U2_Result_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_lut(0),
      O => U2_Result_0_CYSELF_8847
    );
  U2_Result_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U2_Result_0_BXINV_8845
    );
  U2_Result_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_XORG_8843,
      O => U2_Result(1)
    );
  U2_Result_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X15Y22"
    )
    port map (
      I0 => U2_Mcount_vcs_cy_0_Q,
      I1 => U2_Result_0_G,
      O => U2_Result_0_XORG_8843
    );
  U2_Result_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_CYMUXG_8842,
      O => U2_Mcount_vcs_cy_1_Q
    );
  U2_Result_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X15Y22"
    )
    port map (
      IA => U2_Result_0_LOGIC_ZERO_8840,
      IB => U2_Mcount_vcs_cy_0_Q,
      SEL => U2_Result_0_CYSELG_8831,
      O => U2_Result_0_CYMUXG_8842
    );
  U2_Result_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_G,
      O => U2_Result_0_CYSELG_8831
    );
  U2_Result_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X15Y23"
    )
    port map (
      O => U2_Result_2_LOGIC_ZERO_8876
    );
  U2_Result_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_XORF_8896,
      O => U2_Result(2)
    );
  U2_Result_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X15Y23"
    )
    port map (
      I0 => U2_Result_2_CYINIT_8895,
      I1 => U2_Result_2_F,
      O => U2_Result_2_XORF_8896
    );
  U2_Result_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y23"
    )
    port map (
      IA => U2_Result_2_LOGIC_ZERO_8876,
      IB => U2_Result_2_CYINIT_8895,
      SEL => U2_Result_2_CYSELF_8882,
      O => U2_Mcount_vcs_cy_2_Q
    );
  U2_Result_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y23"
    )
    port map (
      IA => U2_Result_2_LOGIC_ZERO_8876,
      IB => U2_Result_2_LOGIC_ZERO_8876,
      SEL => U2_Result_2_CYSELF_8882,
      O => U2_Result_2_CYMUXF2_8877
    );
  U2_Result_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_1_Q,
      O => U2_Result_2_CYINIT_8895
    );
  U2_Result_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_F,
      O => U2_Result_2_CYSELF_8882
    );
  U2_Result_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_XORG_8884,
      O => U2_Result(3)
    );
  U2_Result_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X15Y23"
    )
    port map (
      I0 => U2_Mcount_vcs_cy_2_Q,
      I1 => U2_Result_2_G,
      O => U2_Result_2_XORG_8884
    );
  U2_Result_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_CYMUXFAST_8881,
      O => U2_Mcount_vcs_cy_3_Q
    );
  U2_Result_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X15Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_1_Q,
      O => U2_Result_2_FASTCARRY_8879
    );
  U2_Result_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X15Y23"
    )
    port map (
      I0 => U2_Result_2_CYSELG_8867,
      I1 => U2_Result_2_CYSELF_8882,
      O => U2_Result_2_CYAND_8880
    );
  U2_Result_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X15Y23"
    )
    port map (
      IA => U2_Result_2_CYMUXG2_8878,
      IB => U2_Result_2_FASTCARRY_8879,
      SEL => U2_Result_2_CYAND_8880,
      O => U2_Result_2_CYMUXFAST_8881
    );
  U2_Result_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y23"
    )
    port map (
      IA => U2_Result_2_LOGIC_ZERO_8876,
      IB => U2_Result_2_CYMUXF2_8877,
      SEL => U2_Result_2_CYSELG_8867,
      O => U2_Result_2_CYMUXG2_8878
    );
  U2_Result_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_G,
      O => U2_Result_2_CYSELG_8867
    );
  U2_Result_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X15Y24"
    )
    port map (
      O => U2_Result_4_LOGIC_ZERO_8914
    );
  U2_Result_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_XORF_8934,
      O => U2_Result(4)
    );
  U2_Result_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X15Y24"
    )
    port map (
      I0 => U2_Result_4_CYINIT_8933,
      I1 => U2_Result_4_F,
      O => U2_Result_4_XORF_8934
    );
  U2_Result_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y24"
    )
    port map (
      IA => U2_Result_4_LOGIC_ZERO_8914,
      IB => U2_Result_4_CYINIT_8933,
      SEL => U2_Result_4_CYSELF_8920,
      O => U2_Mcount_vcs_cy_4_Q
    );
  U2_Result_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y24"
    )
    port map (
      IA => U2_Result_4_LOGIC_ZERO_8914,
      IB => U2_Result_4_LOGIC_ZERO_8914,
      SEL => U2_Result_4_CYSELF_8920,
      O => U2_Result_4_CYMUXF2_8915
    );
  U2_Result_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_3_Q,
      O => U2_Result_4_CYINIT_8933
    );
  U2_Result_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_F,
      O => U2_Result_4_CYSELF_8920
    );
  U2_Result_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_XORG_8922,
      O => U2_Result(5)
    );
  U2_Result_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X15Y24"
    )
    port map (
      I0 => U2_Mcount_vcs_cy_4_Q,
      I1 => U2_Result_4_G,
      O => U2_Result_4_XORG_8922
    );
  U2_Result_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_CYMUXFAST_8919,
      O => U2_Mcount_vcs_cy_5_Q
    );
  U2_Result_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X15Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_3_Q,
      O => U2_Result_4_FASTCARRY_8917
    );
  U2_Result_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X15Y24"
    )
    port map (
      I0 => U2_Result_4_CYSELG_8905,
      I1 => U2_Result_4_CYSELF_8920,
      O => U2_Result_4_CYAND_8918
    );
  U2_Result_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X15Y24"
    )
    port map (
      IA => U2_Result_4_CYMUXG2_8916,
      IB => U2_Result_4_FASTCARRY_8917,
      SEL => U2_Result_4_CYAND_8918,
      O => U2_Result_4_CYMUXFAST_8919
    );
  U2_Result_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y24"
    )
    port map (
      IA => U2_Result_4_LOGIC_ZERO_8914,
      IB => U2_Result_4_CYMUXF2_8915,
      SEL => U2_Result_4_CYSELG_8905,
      O => U2_Result_4_CYMUXG2_8916
    );
  U2_Result_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_G,
      O => U2_Result_4_CYSELG_8905
    );
  U2_Result_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X15Y25"
    )
    port map (
      O => U2_Result_6_LOGIC_ZERO_8952
    );
  U2_Result_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_XORF_8972,
      O => U2_Result(6)
    );
  U2_Result_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X15Y25"
    )
    port map (
      I0 => U2_Result_6_CYINIT_8971,
      I1 => U2_Result_6_F,
      O => U2_Result_6_XORF_8972
    );
  U2_Result_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y25"
    )
    port map (
      IA => U2_Result_6_LOGIC_ZERO_8952,
      IB => U2_Result_6_CYINIT_8971,
      SEL => U2_Result_6_CYSELF_8958,
      O => U2_Mcount_vcs_cy_6_Q
    );
  U2_Result_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y25"
    )
    port map (
      IA => U2_Result_6_LOGIC_ZERO_8952,
      IB => U2_Result_6_LOGIC_ZERO_8952,
      SEL => U2_Result_6_CYSELF_8958,
      O => U2_Result_6_CYMUXF2_8953
    );
  U2_Result_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_5_Q,
      O => U2_Result_6_CYINIT_8971
    );
  U2_Result_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_F,
      O => U2_Result_6_CYSELF_8958
    );
  U2_Result_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_XORG_8960,
      O => U2_Result(7)
    );
  U2_Result_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X15Y25"
    )
    port map (
      I0 => U2_Mcount_vcs_cy_6_Q,
      I1 => U2_Result_6_G,
      O => U2_Result_6_XORG_8960
    );
  U2_Result_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X15Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_5_Q,
      O => U2_Result_6_FASTCARRY_8955
    );
  U2_Result_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X15Y25"
    )
    port map (
      I0 => U2_Result_6_CYSELG_8943,
      I1 => U2_Result_6_CYSELF_8958,
      O => U2_Result_6_CYAND_8956
    );
  U2_Result_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X15Y25"
    )
    port map (
      IA => U2_Result_6_CYMUXG2_8954,
      IB => U2_Result_6_FASTCARRY_8955,
      SEL => U2_Result_6_CYAND_8956,
      O => U2_Result_6_CYMUXFAST_8957
    );
  U2_Result_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y25"
    )
    port map (
      IA => U2_Result_6_LOGIC_ZERO_8952,
      IB => U2_Result_6_CYMUXF2_8953,
      SEL => U2_Result_6_CYSELG_8943,
      O => U2_Result_6_CYMUXG2_8954
    );
  U2_Result_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_G,
      O => U2_Result_6_CYSELG_8943
    );
  U2_Result_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X15Y26"
    )
    port map (
      O => U2_Result_8_LOGIC_ZERO_9002
    );
  U2_Result_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_XORF_9003,
      O => U2_Result(8)
    );
  U2_Result_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X15Y26"
    )
    port map (
      I0 => U2_Result_8_CYINIT_9001,
      I1 => U2_Result_8_F,
      O => U2_Result_8_XORF_9003
    );
  U2_Result_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y26"
    )
    port map (
      IA => U2_Result_8_LOGIC_ZERO_9002,
      IB => U2_Result_8_CYINIT_9001,
      SEL => U2_Result_8_CYSELF_8992,
      O => U2_Mcount_vcs_cy_8_Q
    );
  U2_Result_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_CYMUXFAST_8957,
      O => U2_Result_8_CYINIT_9001
    );
  U2_Result_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_F,
      O => U2_Result_8_CYSELF_8992
    );
  U2_Result_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_XORG_8989,
      O => U2_Result(9)
    );
  U2_Result_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X15Y26"
    )
    port map (
      I0 => U2_Mcount_vcs_cy_8_Q,
      I1 => U2_vcs_9_rt_8986,
      O => U2_Result_8_XORG_8989
    );
  U2_vcs_9_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X15Y26"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_vcs_9_rt_8986
    );
  U3_Msub_xpix1_Madd_lut_0_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X31Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(0),
      ADR2 => VCC,
      ADR3 => U3_C1(0),
      O => U3_Msub_xpix1_Madd_lut(0)
    );
  U3_xpix1_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1_0_XORF_9039,
      O => U3_xpix1(0)
    );
  U3_xpix1_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y41"
    )
    port map (
      I0 => U3_xpix1_0_CYINIT_9038,
      I1 => U3_Msub_xpix1_Madd_lut(0),
      O => U3_xpix1_0_XORF_9039
    );
  U3_xpix1_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y41"
    )
    port map (
      IA => U3_xpix1_0_CY0F_9037,
      IB => U3_xpix1_0_CYINIT_9038,
      SEL => U3_xpix1_0_CYSELF_9029,
      O => U3_Msub_xpix1_Madd_cy(0)
    );
  U3_xpix1_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1_0_BXINV_9027,
      O => U3_xpix1_0_CYINIT_9038
    );
  U3_xpix1_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => U3_xpix1_0_CY0F_9037
    );
  U3_xpix1_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_xpix1_Madd_lut(0),
      O => U3_xpix1_0_CYSELF_9029
    );
  U3_xpix1_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_xpix1_0_BXINV_9027
    );
  U3_xpix1_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1_0_XORG_9025,
      O => U3_xpix1(1)
    );
  U3_xpix1_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y41"
    )
    port map (
      I0 => U3_Msub_xpix1_Madd_cy(0),
      I1 => U3_Msub_xpix1_Madd_lut(1),
      O => U3_xpix1_0_XORG_9025
    );
  U3_xpix1_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1_0_CYMUXG_9024,
      O => U3_Msub_xpix1_Madd_cy(1)
    );
  U3_xpix1_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X31Y41"
    )
    port map (
      IA => U3_xpix1_0_CY0G_9022,
      IB => U3_Msub_xpix1_Madd_cy(0),
      SEL => U3_xpix1_0_CYSELG_9014,
      O => U3_xpix1_0_CYMUXG_9024
    );
  U3_xpix1_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => U3_xpix1_0_CY0G_9022
    );
  U3_xpix1_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_xpix1_Madd_lut(1),
      O => U3_xpix1_0_CYSELG_9014
    );
  U3_Msub_xpix1_Madd_lut_1_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X31Y41"
    )
    port map (
      ADR0 => U2_hcs(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C1(1),
      O => U3_Msub_xpix1_Madd_lut(1)
    );
  U3_xpix1_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1_2_XORF_9078,
      O => U3_xpix1(2)
    );
  U3_xpix1_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y42"
    )
    port map (
      I0 => U3_xpix1_2_CYINIT_9077,
      I1 => U3_Msub_xpix1_Madd_lut(2),
      O => U3_xpix1_2_XORF_9078
    );
  U3_xpix1_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y42"
    )
    port map (
      IA => U3_xpix1_2_CY0F_9076,
      IB => U3_xpix1_2_CYINIT_9077,
      SEL => U3_xpix1_2_CYSELF_9064,
      O => U3_Msub_xpix1_Madd_cy(2)
    );
  U3_xpix1_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y42"
    )
    port map (
      IA => U3_xpix1_2_CY0F_9076,
      IB => U3_xpix1_2_CY0F_9076,
      SEL => U3_xpix1_2_CYSELF_9064,
      O => U3_xpix1_2_CYMUXF2_9059
    );
  U3_xpix1_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_xpix1_Madd_cy(1),
      O => U3_xpix1_2_CYINIT_9077
    );
  U3_xpix1_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(2),
      O => U3_xpix1_2_CY0F_9076
    );
  U3_xpix1_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_xpix1_Madd_lut(2),
      O => U3_xpix1_2_CYSELF_9064
    );
  U3_xpix1_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1_2_XORG_9066,
      O => U3_xpix1(3)
    );
  U3_xpix1_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y42"
    )
    port map (
      I0 => U3_Msub_xpix1_Madd_cy(2),
      I1 => U3_Msub_xpix1_Madd_lut(3),
      O => U3_xpix1_2_XORG_9066
    );
  U3_xpix1_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_xpix1_Madd_cy(1),
      O => U3_xpix1_2_FASTCARRY_9061
    );
  U3_xpix1_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y42"
    )
    port map (
      I0 => U3_xpix1_2_CYSELG_9050,
      I1 => U3_xpix1_2_CYSELF_9064,
      O => U3_xpix1_2_CYAND_9062
    );
  U3_xpix1_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y42"
    )
    port map (
      IA => U3_xpix1_2_CYMUXG2_9060,
      IB => U3_xpix1_2_FASTCARRY_9061,
      SEL => U3_xpix1_2_CYAND_9062,
      O => U3_xpix1_2_CYMUXFAST_9063
    );
  U3_xpix1_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y42"
    )
    port map (
      IA => U3_xpix1_2_CY0G_9058,
      IB => U3_xpix1_2_CYMUXF2_9059,
      SEL => U3_xpix1_2_CYSELG_9050,
      O => U3_xpix1_2_CYMUXG2_9060
    );
  U3_xpix1_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(3),
      O => U3_xpix1_2_CY0G_9058
    );
  U3_xpix1_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_xpix1_Madd_lut(3),
      O => U3_xpix1_2_CYSELG_9050
    );
  U3_xpix1_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1_4_XORF_9105,
      O => U3_xpix1(4)
    );
  U3_xpix1_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y43"
    )
    port map (
      I0 => U3_xpix1_4_CYINIT_9104,
      I1 => U3_Msub_xpix1_Madd_lut(4),
      O => U3_xpix1_4_XORF_9105
    );
  U3_xpix1_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1_2_CYMUXFAST_9063,
      O => U3_xpix1_4_CYINIT_9104
    );
  U3_xpix1_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon1_addsub0001_cy_5_Q,
      O => U3_Madd_spriteon1_addsub0001_cy_5_0
    );
  x7_clkdiv_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y70"
    )
    port map (
      O => x7_clkdiv_0_LOGIC_ZERO_9127
    );
  x7_clkdiv_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X67Y70"
    )
    port map (
      O => x7_clkdiv_0_LOGIC_ONE_9151
    );
  x7_clkdiv_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_0_XORF_9152,
      O => x7_clkdiv_0_DXMUX_9154
    );
  x7_clkdiv_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y70"
    )
    port map (
      I0 => x7_clkdiv_0_CYINIT_9150,
      I1 => x7_Mcount_clkdiv_lut(0),
      O => x7_clkdiv_0_XORF_9152
    );
  x7_clkdiv_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y70"
    )
    port map (
      IA => x7_clkdiv_0_LOGIC_ONE_9151,
      IB => x7_clkdiv_0_CYINIT_9150,
      SEL => x7_clkdiv_0_CYSELF_9141,
      O => x7_Mcount_clkdiv_cy_0_Q
    );
  x7_clkdiv_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_0_BXINV_9139,
      O => x7_clkdiv_0_CYINIT_9150
    );
  x7_clkdiv_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_lut(0),
      O => x7_clkdiv_0_CYSELF_9141
    );
  x7_clkdiv_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => x7_clkdiv_0_BXINV_9139
    );
  x7_clkdiv_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_0_XORG_9130,
      O => x7_clkdiv_0_DYMUX_9132
    );
  x7_clkdiv_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y70"
    )
    port map (
      I0 => x7_Mcount_clkdiv_cy_0_Q,
      I1 => x7_clkdiv_0_G,
      O => x7_clkdiv_0_XORG_9130
    );
  x7_clkdiv_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_0_CYMUXG_9129,
      O => x7_Mcount_clkdiv_cy_1_Q
    );
  x7_clkdiv_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X67Y70"
    )
    port map (
      IA => x7_clkdiv_0_LOGIC_ZERO_9127,
      IB => x7_Mcount_clkdiv_cy_0_Q,
      SEL => x7_clkdiv_0_CYSELG_9118,
      O => x7_clkdiv_0_CYMUXG_9129
    );
  x7_clkdiv_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_0_G,
      O => x7_clkdiv_0_CYSELG_9118
    );
  x7_clkdiv_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => x7_clkdiv_0_SRINV_9116
    );
  x7_clkdiv_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => x7_clkdiv_0_CLKINV_9115
    );
  x7_clkdiv_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y71"
    )
    port map (
      O => x7_clkdiv_2_LOGIC_ZERO_9181
    );
  x7_clkdiv_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_2_XORF_9208,
      O => x7_clkdiv_2_DXMUX_9210
    );
  x7_clkdiv_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y71"
    )
    port map (
      I0 => x7_clkdiv_2_CYINIT_9207,
      I1 => x7_clkdiv_2_F,
      O => x7_clkdiv_2_XORF_9208
    );
  x7_clkdiv_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y71"
    )
    port map (
      IA => x7_clkdiv_2_LOGIC_ZERO_9181,
      IB => x7_clkdiv_2_CYINIT_9207,
      SEL => x7_clkdiv_2_CYSELF_9187,
      O => x7_Mcount_clkdiv_cy_2_Q
    );
  x7_clkdiv_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y71"
    )
    port map (
      IA => x7_clkdiv_2_LOGIC_ZERO_9181,
      IB => x7_clkdiv_2_LOGIC_ZERO_9181,
      SEL => x7_clkdiv_2_CYSELF_9187,
      O => x7_clkdiv_2_CYMUXF2_9182
    );
  x7_clkdiv_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_1_Q,
      O => x7_clkdiv_2_CYINIT_9207
    );
  x7_clkdiv_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_2_F,
      O => x7_clkdiv_2_CYSELF_9187
    );
  x7_clkdiv_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_2_XORG_9189,
      O => x7_clkdiv_2_DYMUX_9191
    );
  x7_clkdiv_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y71"
    )
    port map (
      I0 => x7_Mcount_clkdiv_cy_2_Q,
      I1 => x7_clkdiv_2_G,
      O => x7_clkdiv_2_XORG_9189
    );
  x7_clkdiv_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_2_CYMUXFAST_9186,
      O => x7_Mcount_clkdiv_cy_3_Q
    );
  x7_clkdiv_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X67Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_1_Q,
      O => x7_clkdiv_2_FASTCARRY_9184
    );
  x7_clkdiv_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X67Y71"
    )
    port map (
      I0 => x7_clkdiv_2_CYSELG_9172,
      I1 => x7_clkdiv_2_CYSELF_9187,
      O => x7_clkdiv_2_CYAND_9185
    );
  x7_clkdiv_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X67Y71"
    )
    port map (
      IA => x7_clkdiv_2_CYMUXG2_9183,
      IB => x7_clkdiv_2_FASTCARRY_9184,
      SEL => x7_clkdiv_2_CYAND_9185,
      O => x7_clkdiv_2_CYMUXFAST_9186
    );
  x7_clkdiv_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y71"
    )
    port map (
      IA => x7_clkdiv_2_LOGIC_ZERO_9181,
      IB => x7_clkdiv_2_CYMUXF2_9182,
      SEL => x7_clkdiv_2_CYSELG_9172,
      O => x7_clkdiv_2_CYMUXG2_9183
    );
  x7_clkdiv_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_2_G,
      O => x7_clkdiv_2_CYSELG_9172
    );
  x7_clkdiv_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => x7_clkdiv_2_SRINV_9170
    );
  x7_clkdiv_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => x7_clkdiv_2_CLKINV_9169
    );
  x7_clkdiv_2 : X_FF
    generic map(
      LOC => "SLICE_X67Y71",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_2_DXMUX_9210,
      CE => VCC,
      CLK => x7_clkdiv_2_CLKINV_9169,
      SET => GND,
      RST => x7_clkdiv_2_SRINV_9170,
      O => x7_clkdiv(2)
    );
  x7_clkdiv_4_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X67Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_4_SRINV_9226,
      O => x7_clkdiv_4_FFY_RST
    );
  x7_clkdiv_5 : X_FF
    generic map(
      LOC => "SLICE_X67Y72",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_4_DYMUX_9247,
      CE => VCC,
      CLK => x7_clkdiv_4_CLKINV_9225,
      SET => GND,
      RST => x7_clkdiv_4_FFY_RST,
      O => x7_clkdiv(5)
    );
  x7_clkdiv_4_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X67Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_4_SRINV_9226,
      O => x7_clkdiv_4_FFX_RST
    );
  x7_clkdiv_4 : X_FF
    generic map(
      LOC => "SLICE_X67Y72",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_4_DXMUX_9266,
      CE => VCC,
      CLK => x7_clkdiv_4_CLKINV_9225,
      SET => GND,
      RST => x7_clkdiv_4_FFX_RST,
      O => x7_clkdiv(4)
    );
  x7_clkdiv_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y72"
    )
    port map (
      O => x7_clkdiv_4_LOGIC_ZERO_9237
    );
  x7_clkdiv_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_4_XORF_9264,
      O => x7_clkdiv_4_DXMUX_9266
    );
  x7_clkdiv_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y72"
    )
    port map (
      I0 => x7_clkdiv_4_CYINIT_9263,
      I1 => x7_clkdiv_4_F,
      O => x7_clkdiv_4_XORF_9264
    );
  x7_clkdiv_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y72"
    )
    port map (
      IA => x7_clkdiv_4_LOGIC_ZERO_9237,
      IB => x7_clkdiv_4_CYINIT_9263,
      SEL => x7_clkdiv_4_CYSELF_9243,
      O => x7_Mcount_clkdiv_cy_4_Q
    );
  x7_clkdiv_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y72"
    )
    port map (
      IA => x7_clkdiv_4_LOGIC_ZERO_9237,
      IB => x7_clkdiv_4_LOGIC_ZERO_9237,
      SEL => x7_clkdiv_4_CYSELF_9243,
      O => x7_clkdiv_4_CYMUXF2_9238
    );
  x7_clkdiv_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_3_Q,
      O => x7_clkdiv_4_CYINIT_9263
    );
  x7_clkdiv_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_4_F,
      O => x7_clkdiv_4_CYSELF_9243
    );
  x7_clkdiv_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_4_XORG_9245,
      O => x7_clkdiv_4_DYMUX_9247
    );
  x7_clkdiv_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y72"
    )
    port map (
      I0 => x7_Mcount_clkdiv_cy_4_Q,
      I1 => x7_clkdiv_4_G,
      O => x7_clkdiv_4_XORG_9245
    );
  x7_clkdiv_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_4_CYMUXFAST_9242,
      O => x7_Mcount_clkdiv_cy_5_Q
    );
  x7_clkdiv_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X67Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_3_Q,
      O => x7_clkdiv_4_FASTCARRY_9240
    );
  x7_clkdiv_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X67Y72"
    )
    port map (
      I0 => x7_clkdiv_4_CYSELG_9228,
      I1 => x7_clkdiv_4_CYSELF_9243,
      O => x7_clkdiv_4_CYAND_9241
    );
  x7_clkdiv_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X67Y72"
    )
    port map (
      IA => x7_clkdiv_4_CYMUXG2_9239,
      IB => x7_clkdiv_4_FASTCARRY_9240,
      SEL => x7_clkdiv_4_CYAND_9241,
      O => x7_clkdiv_4_CYMUXFAST_9242
    );
  x7_clkdiv_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y72"
    )
    port map (
      IA => x7_clkdiv_4_LOGIC_ZERO_9237,
      IB => x7_clkdiv_4_CYMUXF2_9238,
      SEL => x7_clkdiv_4_CYSELG_9228,
      O => x7_clkdiv_4_CYMUXG2_9239
    );
  x7_clkdiv_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_4_G,
      O => x7_clkdiv_4_CYSELG_9228
    );
  x7_clkdiv_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => x7_clkdiv_4_SRINV_9226
    );
  x7_clkdiv_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => x7_clkdiv_4_CLKINV_9225
    );
  x7_clkdiv_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y73"
    )
    port map (
      O => x7_clkdiv_6_LOGIC_ZERO_9293
    );
  x7_clkdiv_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_6_XORF_9320,
      O => x7_clkdiv_6_DXMUX_9322
    );
  x7_clkdiv_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y73"
    )
    port map (
      I0 => x7_clkdiv_6_CYINIT_9319,
      I1 => x7_clkdiv_6_F,
      O => x7_clkdiv_6_XORF_9320
    );
  x7_clkdiv_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y73"
    )
    port map (
      IA => x7_clkdiv_6_LOGIC_ZERO_9293,
      IB => x7_clkdiv_6_CYINIT_9319,
      SEL => x7_clkdiv_6_CYSELF_9299,
      O => x7_Mcount_clkdiv_cy_6_Q
    );
  x7_clkdiv_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y73"
    )
    port map (
      IA => x7_clkdiv_6_LOGIC_ZERO_9293,
      IB => x7_clkdiv_6_LOGIC_ZERO_9293,
      SEL => x7_clkdiv_6_CYSELF_9299,
      O => x7_clkdiv_6_CYMUXF2_9294
    );
  x7_clkdiv_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_5_Q,
      O => x7_clkdiv_6_CYINIT_9319
    );
  x7_clkdiv_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_6_F,
      O => x7_clkdiv_6_CYSELF_9299
    );
  x7_clkdiv_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_6_XORG_9301,
      O => x7_clkdiv_6_DYMUX_9303
    );
  x7_clkdiv_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y73"
    )
    port map (
      I0 => x7_Mcount_clkdiv_cy_6_Q,
      I1 => x7_clkdiv_6_G,
      O => x7_clkdiv_6_XORG_9301
    );
  x7_clkdiv_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_6_CYMUXFAST_9298,
      O => x7_Mcount_clkdiv_cy_7_Q
    );
  x7_clkdiv_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X67Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_5_Q,
      O => x7_clkdiv_6_FASTCARRY_9296
    );
  x7_clkdiv_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X67Y73"
    )
    port map (
      I0 => x7_clkdiv_6_CYSELG_9284,
      I1 => x7_clkdiv_6_CYSELF_9299,
      O => x7_clkdiv_6_CYAND_9297
    );
  x7_clkdiv_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X67Y73"
    )
    port map (
      IA => x7_clkdiv_6_CYMUXG2_9295,
      IB => x7_clkdiv_6_FASTCARRY_9296,
      SEL => x7_clkdiv_6_CYAND_9297,
      O => x7_clkdiv_6_CYMUXFAST_9298
    );
  x7_clkdiv_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y73"
    )
    port map (
      IA => x7_clkdiv_6_LOGIC_ZERO_9293,
      IB => x7_clkdiv_6_CYMUXF2_9294,
      SEL => x7_clkdiv_6_CYSELG_9284,
      O => x7_clkdiv_6_CYMUXG2_9295
    );
  x7_clkdiv_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_6_G,
      O => x7_clkdiv_6_CYSELG_9284
    );
  x7_clkdiv_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => x7_clkdiv_6_SRINV_9282
    );
  x7_clkdiv_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => x7_clkdiv_6_CLKINV_9281
    );
  x7_clkdiv_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y74"
    )
    port map (
      O => x7_clkdiv_8_LOGIC_ZERO_9349
    );
  x7_clkdiv_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_8_XORF_9376,
      O => x7_clkdiv_8_DXMUX_9378
    );
  x7_clkdiv_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y74"
    )
    port map (
      I0 => x7_clkdiv_8_CYINIT_9375,
      I1 => x7_clkdiv_8_F,
      O => x7_clkdiv_8_XORF_9376
    );
  x7_clkdiv_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y74"
    )
    port map (
      IA => x7_clkdiv_8_LOGIC_ZERO_9349,
      IB => x7_clkdiv_8_CYINIT_9375,
      SEL => x7_clkdiv_8_CYSELF_9355,
      O => x7_Mcount_clkdiv_cy_8_Q
    );
  x7_clkdiv_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y74"
    )
    port map (
      IA => x7_clkdiv_8_LOGIC_ZERO_9349,
      IB => x7_clkdiv_8_LOGIC_ZERO_9349,
      SEL => x7_clkdiv_8_CYSELF_9355,
      O => x7_clkdiv_8_CYMUXF2_9350
    );
  x7_clkdiv_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_7_Q,
      O => x7_clkdiv_8_CYINIT_9375
    );
  x7_clkdiv_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_8_F,
      O => x7_clkdiv_8_CYSELF_9355
    );
  x7_clkdiv_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_8_XORG_9357,
      O => x7_clkdiv_8_DYMUX_9359
    );
  x7_clkdiv_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y74"
    )
    port map (
      I0 => x7_Mcount_clkdiv_cy_8_Q,
      I1 => x7_clkdiv_8_G,
      O => x7_clkdiv_8_XORG_9357
    );
  x7_clkdiv_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_8_CYMUXFAST_9354,
      O => x7_Mcount_clkdiv_cy_9_Q
    );
  x7_clkdiv_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X67Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_7_Q,
      O => x7_clkdiv_8_FASTCARRY_9352
    );
  x7_clkdiv_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X67Y74"
    )
    port map (
      I0 => x7_clkdiv_8_CYSELG_9340,
      I1 => x7_clkdiv_8_CYSELF_9355,
      O => x7_clkdiv_8_CYAND_9353
    );
  x7_clkdiv_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X67Y74"
    )
    port map (
      IA => x7_clkdiv_8_CYMUXG2_9351,
      IB => x7_clkdiv_8_FASTCARRY_9352,
      SEL => x7_clkdiv_8_CYAND_9353,
      O => x7_clkdiv_8_CYMUXFAST_9354
    );
  x7_clkdiv_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y74"
    )
    port map (
      IA => x7_clkdiv_8_LOGIC_ZERO_9349,
      IB => x7_clkdiv_8_CYMUXF2_9350,
      SEL => x7_clkdiv_8_CYSELG_9340,
      O => x7_clkdiv_8_CYMUXG2_9351
    );
  x7_clkdiv_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_8_G,
      O => x7_clkdiv_8_CYSELG_9340
    );
  x7_clkdiv_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => x7_clkdiv_8_SRINV_9338
    );
  x7_clkdiv_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => x7_clkdiv_8_CLKINV_9337
    );
  x7_clkdiv_10_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X67Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_10_SRINV_9394,
      O => x7_clkdiv_10_FFX_RST
    );
  x7_clkdiv_10 : X_FF
    generic map(
      LOC => "SLICE_X67Y75",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_10_DXMUX_9434,
      CE => VCC,
      CLK => x7_clkdiv_10_CLKINV_9393,
      SET => GND,
      RST => x7_clkdiv_10_FFX_RST,
      O => x7_clkdiv(10)
    );
  x7_clkdiv_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y75"
    )
    port map (
      O => x7_clkdiv_10_LOGIC_ZERO_9405
    );
  x7_clkdiv_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_10_XORF_9432,
      O => x7_clkdiv_10_DXMUX_9434
    );
  x7_clkdiv_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y75"
    )
    port map (
      I0 => x7_clkdiv_10_CYINIT_9431,
      I1 => x7_clkdiv_10_F,
      O => x7_clkdiv_10_XORF_9432
    );
  x7_clkdiv_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y75"
    )
    port map (
      IA => x7_clkdiv_10_LOGIC_ZERO_9405,
      IB => x7_clkdiv_10_CYINIT_9431,
      SEL => x7_clkdiv_10_CYSELF_9411,
      O => x7_Mcount_clkdiv_cy_10_Q
    );
  x7_clkdiv_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y75"
    )
    port map (
      IA => x7_clkdiv_10_LOGIC_ZERO_9405,
      IB => x7_clkdiv_10_LOGIC_ZERO_9405,
      SEL => x7_clkdiv_10_CYSELF_9411,
      O => x7_clkdiv_10_CYMUXF2_9406
    );
  x7_clkdiv_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_9_Q,
      O => x7_clkdiv_10_CYINIT_9431
    );
  x7_clkdiv_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_10_F,
      O => x7_clkdiv_10_CYSELF_9411
    );
  x7_clkdiv_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_10_XORG_9413,
      O => x7_clkdiv_10_DYMUX_9415
    );
  x7_clkdiv_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y75"
    )
    port map (
      I0 => x7_Mcount_clkdiv_cy_10_Q,
      I1 => x7_clkdiv_10_G,
      O => x7_clkdiv_10_XORG_9413
    );
  x7_clkdiv_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_10_CYMUXFAST_9410,
      O => x7_Mcount_clkdiv_cy_11_Q
    );
  x7_clkdiv_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X67Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_9_Q,
      O => x7_clkdiv_10_FASTCARRY_9408
    );
  x7_clkdiv_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X67Y75"
    )
    port map (
      I0 => x7_clkdiv_10_CYSELG_9396,
      I1 => x7_clkdiv_10_CYSELF_9411,
      O => x7_clkdiv_10_CYAND_9409
    );
  x7_clkdiv_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X67Y75"
    )
    port map (
      IA => x7_clkdiv_10_CYMUXG2_9407,
      IB => x7_clkdiv_10_FASTCARRY_9408,
      SEL => x7_clkdiv_10_CYAND_9409,
      O => x7_clkdiv_10_CYMUXFAST_9410
    );
  x7_clkdiv_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y75"
    )
    port map (
      IA => x7_clkdiv_10_LOGIC_ZERO_9405,
      IB => x7_clkdiv_10_CYMUXF2_9406,
      SEL => x7_clkdiv_10_CYSELG_9396,
      O => x7_clkdiv_10_CYMUXG2_9407
    );
  x7_clkdiv_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_10_G,
      O => x7_clkdiv_10_CYSELG_9396
    );
  x7_clkdiv_10_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => x7_clkdiv_10_SRINV_9394
    );
  x7_clkdiv_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => x7_clkdiv_10_CLKINV_9393
    );
  x7_clkdiv_11 : X_FF
    generic map(
      LOC => "SLICE_X67Y75",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_10_DYMUX_9415,
      CE => VCC,
      CLK => x7_clkdiv_10_CLKINV_9393,
      SET => GND,
      RST => x7_clkdiv_10_SRINV_9394,
      O => x7_clkdiv(11)
    );
  x7_clkdiv_12_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X67Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_12_SRINV_9450,
      O => x7_clkdiv_12_FFY_RST
    );
  x7_clkdiv_13 : X_FF
    generic map(
      LOC => "SLICE_X67Y76",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_12_DYMUX_9471,
      CE => VCC,
      CLK => x7_clkdiv_12_CLKINV_9449,
      SET => GND,
      RST => x7_clkdiv_12_FFY_RST,
      O => x7_clkdiv(13)
    );
  x7_clkdiv_12_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y76"
    )
    port map (
      O => x7_clkdiv_12_LOGIC_ZERO_9461
    );
  x7_clkdiv_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_12_XORF_9488,
      O => x7_clkdiv_12_DXMUX_9490
    );
  x7_clkdiv_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y76"
    )
    port map (
      I0 => x7_clkdiv_12_CYINIT_9487,
      I1 => x7_clkdiv_12_F,
      O => x7_clkdiv_12_XORF_9488
    );
  x7_clkdiv_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y76"
    )
    port map (
      IA => x7_clkdiv_12_LOGIC_ZERO_9461,
      IB => x7_clkdiv_12_CYINIT_9487,
      SEL => x7_clkdiv_12_CYSELF_9467,
      O => x7_Mcount_clkdiv_cy_12_Q
    );
  x7_clkdiv_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y76"
    )
    port map (
      IA => x7_clkdiv_12_LOGIC_ZERO_9461,
      IB => x7_clkdiv_12_LOGIC_ZERO_9461,
      SEL => x7_clkdiv_12_CYSELF_9467,
      O => x7_clkdiv_12_CYMUXF2_9462
    );
  x7_clkdiv_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_11_Q,
      O => x7_clkdiv_12_CYINIT_9487
    );
  x7_clkdiv_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_12_F,
      O => x7_clkdiv_12_CYSELF_9467
    );
  x7_clkdiv_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_12_XORG_9469,
      O => x7_clkdiv_12_DYMUX_9471
    );
  x7_clkdiv_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y76"
    )
    port map (
      I0 => x7_Mcount_clkdiv_cy_12_Q,
      I1 => x7_clkdiv_12_G,
      O => x7_clkdiv_12_XORG_9469
    );
  x7_clkdiv_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_12_CYMUXFAST_9466,
      O => x7_Mcount_clkdiv_cy_13_Q
    );
  x7_clkdiv_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X67Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_11_Q,
      O => x7_clkdiv_12_FASTCARRY_9464
    );
  x7_clkdiv_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X67Y76"
    )
    port map (
      I0 => x7_clkdiv_12_CYSELG_9452,
      I1 => x7_clkdiv_12_CYSELF_9467,
      O => x7_clkdiv_12_CYAND_9465
    );
  x7_clkdiv_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X67Y76"
    )
    port map (
      IA => x7_clkdiv_12_CYMUXG2_9463,
      IB => x7_clkdiv_12_FASTCARRY_9464,
      SEL => x7_clkdiv_12_CYAND_9465,
      O => x7_clkdiv_12_CYMUXFAST_9466
    );
  x7_clkdiv_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y76"
    )
    port map (
      IA => x7_clkdiv_12_LOGIC_ZERO_9461,
      IB => x7_clkdiv_12_CYMUXF2_9462,
      SEL => x7_clkdiv_12_CYSELG_9452,
      O => x7_clkdiv_12_CYMUXG2_9463
    );
  x7_clkdiv_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_12_G,
      O => x7_clkdiv_12_CYSELG_9452
    );
  x7_clkdiv_12_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => x7_clkdiv_12_SRINV_9450
    );
  x7_clkdiv_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => x7_clkdiv_12_CLKINV_9449
    );
  x7_clkdiv_14_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y77"
    )
    port map (
      O => x7_clkdiv_14_LOGIC_ZERO_9517
    );
  x7_clkdiv_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_14_XORF_9544,
      O => x7_clkdiv_14_DXMUX_9546
    );
  x7_clkdiv_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y77"
    )
    port map (
      I0 => x7_clkdiv_14_CYINIT_9543,
      I1 => x7_clkdiv_14_F,
      O => x7_clkdiv_14_XORF_9544
    );
  x7_clkdiv_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y77"
    )
    port map (
      IA => x7_clkdiv_14_LOGIC_ZERO_9517,
      IB => x7_clkdiv_14_CYINIT_9543,
      SEL => x7_clkdiv_14_CYSELF_9523,
      O => x7_Mcount_clkdiv_cy_14_Q
    );
  x7_clkdiv_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y77"
    )
    port map (
      IA => x7_clkdiv_14_LOGIC_ZERO_9517,
      IB => x7_clkdiv_14_LOGIC_ZERO_9517,
      SEL => x7_clkdiv_14_CYSELF_9523,
      O => x7_clkdiv_14_CYMUXF2_9518
    );
  x7_clkdiv_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_13_Q,
      O => x7_clkdiv_14_CYINIT_9543
    );
  x7_clkdiv_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_14_F,
      O => x7_clkdiv_14_CYSELF_9523
    );
  x7_clkdiv_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_14_XORG_9525,
      O => x7_clkdiv_14_DYMUX_9527
    );
  x7_clkdiv_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y77"
    )
    port map (
      I0 => x7_Mcount_clkdiv_cy_14_Q,
      I1 => x7_clkdiv_14_G,
      O => x7_clkdiv_14_XORG_9525
    );
  x7_clkdiv_14_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_14_CYMUXFAST_9522,
      O => x7_Mcount_clkdiv_cy_15_Q
    );
  x7_clkdiv_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X67Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_13_Q,
      O => x7_clkdiv_14_FASTCARRY_9520
    );
  x7_clkdiv_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X67Y77"
    )
    port map (
      I0 => x7_clkdiv_14_CYSELG_9508,
      I1 => x7_clkdiv_14_CYSELF_9523,
      O => x7_clkdiv_14_CYAND_9521
    );
  x7_clkdiv_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X67Y77"
    )
    port map (
      IA => x7_clkdiv_14_CYMUXG2_9519,
      IB => x7_clkdiv_14_FASTCARRY_9520,
      SEL => x7_clkdiv_14_CYAND_9521,
      O => x7_clkdiv_14_CYMUXFAST_9522
    );
  x7_clkdiv_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y77"
    )
    port map (
      IA => x7_clkdiv_14_LOGIC_ZERO_9517,
      IB => x7_clkdiv_14_CYMUXF2_9518,
      SEL => x7_clkdiv_14_CYSELG_9508,
      O => x7_clkdiv_14_CYMUXG2_9519
    );
  x7_clkdiv_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_14_G,
      O => x7_clkdiv_14_CYSELG_9508
    );
  x7_clkdiv_14_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => x7_clkdiv_14_SRINV_9506
    );
  x7_clkdiv_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => x7_clkdiv_14_CLKINV_9505
    );
  x7_clkdiv_16_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y78"
    )
    port map (
      O => x7_clkdiv_16_LOGIC_ZERO_9573
    );
  x7_clkdiv_16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_16_XORF_9600,
      O => x7_clkdiv_16_DXMUX_9602
    );
  x7_clkdiv_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y78"
    )
    port map (
      I0 => x7_clkdiv_16_CYINIT_9599,
      I1 => x7_clkdiv_16_F,
      O => x7_clkdiv_16_XORF_9600
    );
  x7_clkdiv_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y78"
    )
    port map (
      IA => x7_clkdiv_16_LOGIC_ZERO_9573,
      IB => x7_clkdiv_16_CYINIT_9599,
      SEL => x7_clkdiv_16_CYSELF_9579,
      O => x7_Mcount_clkdiv_cy_16_Q
    );
  x7_clkdiv_16_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y78"
    )
    port map (
      IA => x7_clkdiv_16_LOGIC_ZERO_9573,
      IB => x7_clkdiv_16_LOGIC_ZERO_9573,
      SEL => x7_clkdiv_16_CYSELF_9579,
      O => x7_clkdiv_16_CYMUXF2_9574
    );
  x7_clkdiv_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_15_Q,
      O => x7_clkdiv_16_CYINIT_9599
    );
  x7_clkdiv_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_16_F,
      O => x7_clkdiv_16_CYSELF_9579
    );
  x7_clkdiv_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_16_XORG_9581,
      O => x7_clkdiv_16_DYMUX_9583
    );
  x7_clkdiv_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y78"
    )
    port map (
      I0 => x7_Mcount_clkdiv_cy_16_Q,
      I1 => x7_clkdiv_16_G,
      O => x7_clkdiv_16_XORG_9581
    );
  x7_clkdiv_16_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X67Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_15_Q,
      O => x7_clkdiv_16_FASTCARRY_9576
    );
  x7_clkdiv_16_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X67Y78"
    )
    port map (
      I0 => x7_clkdiv_16_CYSELG_9564,
      I1 => x7_clkdiv_16_CYSELF_9579,
      O => x7_clkdiv_16_CYAND_9577
    );
  x7_clkdiv_16_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X67Y78"
    )
    port map (
      IA => x7_clkdiv_16_CYMUXG2_9575,
      IB => x7_clkdiv_16_FASTCARRY_9576,
      SEL => x7_clkdiv_16_CYAND_9577,
      O => x7_clkdiv_16_CYMUXFAST_9578
    );
  x7_clkdiv_16_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y78"
    )
    port map (
      IA => x7_clkdiv_16_LOGIC_ZERO_9573,
      IB => x7_clkdiv_16_CYMUXF2_9574,
      SEL => x7_clkdiv_16_CYSELG_9564,
      O => x7_clkdiv_16_CYMUXG2_9575
    );
  x7_clkdiv_16_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_16_G,
      O => x7_clkdiv_16_CYSELG_9564
    );
  x7_clkdiv_16_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => x7_clkdiv_16_SRINV_9562
    );
  x7_clkdiv_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => x7_clkdiv_16_CLKINV_9561
    );
  x7_clkdiv_18_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X67Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_18_SRINV_9617,
      O => x7_clkdiv_18_FFX_RST
    );
  x7_clkdiv_18 : X_FF
    generic map(
      LOC => "SLICE_X67Y79",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_18_DXMUX_9651,
      CE => VCC,
      CLK => x7_clkdiv_18_CLKINV_9616,
      SET => GND,
      RST => x7_clkdiv_18_FFX_RST,
      O => x7_clkdiv(18)
    );
  x7_clkdiv_18_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y79"
    )
    port map (
      O => x7_clkdiv_18_LOGIC_ZERO_9648
    );
  x7_clkdiv_18_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_18_XORF_9649,
      O => x7_clkdiv_18_DXMUX_9651
    );
  x7_clkdiv_18_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y79"
    )
    port map (
      I0 => x7_clkdiv_18_CYINIT_9647,
      I1 => x7_clkdiv_18_F,
      O => x7_clkdiv_18_XORF_9649
    );
  x7_clkdiv_18_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y79"
    )
    port map (
      IA => x7_clkdiv_18_LOGIC_ZERO_9648,
      IB => x7_clkdiv_18_CYINIT_9647,
      SEL => x7_clkdiv_18_CYSELF_9638,
      O => x7_Mcount_clkdiv_cy_18_Q
    );
  x7_clkdiv_18_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_16_CYMUXFAST_9578,
      O => x7_clkdiv_18_CYINIT_9647
    );
  x7_clkdiv_18_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_18_F,
      O => x7_clkdiv_18_CYSELF_9638
    );
  x7_clkdiv_18_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_18_XORG_9628,
      O => x7_clkdiv_18_DYMUX_9630
    );
  x7_clkdiv_18_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y79"
    )
    port map (
      I0 => x7_Mcount_clkdiv_cy_18_Q,
      I1 => x7_clkdiv_19_rt_9625,
      O => x7_clkdiv_18_XORG_9628
    );
  x7_clkdiv_18_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => x7_clkdiv_18_SRINV_9617
    );
  x7_clkdiv_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => x7_clkdiv_18_CLKINV_9616
    );
  x7_clkdiv_19 : X_FF
    generic map(
      LOC => "SLICE_X67Y79",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_18_DYMUX_9630,
      CE => VCC,
      CLK => x7_clkdiv_18_CLKINV_9616,
      SET => GND,
      RST => x7_clkdiv_18_SRINV_9617,
      O => x7_clkdiv(19)
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X15Y31"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => screenstate_sig_hill4(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonB4_cmp_ge0000_lut(0)
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y31"
    )
    port map (
      IA => U3_Mcompar_spriteonB4_cmp_ge0000_cy_1_CY0F_9686,
      IB => U3_Mcompar_spriteonB4_cmp_ge0000_cy_1_CYINIT_9687,
      SEL => U3_Mcompar_spriteonB4_cmp_ge0000_cy_1_CYSELF_9678,
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy(0)
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB4_cmp_ge0000_cy_1_BXINV_9676,
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_1_CYINIT_9687
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X15Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(0),
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_1_CY0F_9686
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB4_cmp_ge0000_lut(0),
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_1_CYSELF_9678
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_1_BXINV_9676
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X15Y31"
    )
    port map (
      IA => U3_Mcompar_spriteonB4_cmp_ge0000_cy_1_CY0G_9673,
      IB => U3_Mcompar_spriteonB4_cmp_ge0000_cy(0),
      SEL => U3_Mcompar_spriteonB4_cmp_ge0000_cy_1_CYSELG_9666,
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_1_CYMUXG_9675
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X15Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_1_CY0G_9673
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB4_cmp_ge0000_lut(1),
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_1_CYSELG_9666
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9966",
      LOC => "SLICE_X15Y31"
    )
    port map (
      ADR0 => screenstate_sig_hill4(1),
      ADR1 => U2_vcs(1),
      ADR2 => VCC,
      ADR3 => screenstate_sig_hill4(0),
      O => U3_Mcompar_spriteonB4_cmp_ge0000_lut(1)
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y32"
    )
    port map (
      IA => U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CY0F_9718,
      IB => U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CY0F_9718,
      SEL => U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CYSELF_9711,
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CYMUXF2_9706
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X15Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CY0F_9718
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB4_cmp_ge0000_lut(2),
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CYSELF_9711
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X15Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB4_cmp_ge0000_cy_1_CYMUXG_9675,
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_FASTCARRY_9708
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X15Y32"
    )
    port map (
      I0 => U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CYSELG_9697,
      I1 => U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CYSELF_9711,
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CYAND_9709
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X15Y32"
    )
    port map (
      IA => U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CYMUXG2_9707,
      IB => U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_FASTCARRY_9708,
      SEL => U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CYAND_9709,
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CYMUXFAST_9710
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y32"
    )
    port map (
      IA => U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CY0G_9705,
      IB => U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CYMUXF2_9706,
      SEL => U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CYSELG_9697,
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CYMUXG2_9707
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X15Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CY0G_9705
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB4_cmp_ge0000_lut(3),
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CYSELG_9697
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X15Y32"
    )
    port map (
      ADR0 => U3_spriteonB4_add0000_3_0,
      ADR1 => U2_vcs(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonB4_cmp_ge0000_lut(3)
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y33"
    )
    port map (
      IA => U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CY0F_9749,
      IB => U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CY0F_9749,
      SEL => U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CYSELF_9741,
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CYMUXF2_9736
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X15Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CY0F_9749
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB4_cmp_ge0000_lut(4),
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CYSELF_9741
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X15Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB4_cmp_ge0000_cy_3_CYMUXFAST_9710,
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_FASTCARRY_9738
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X15Y33"
    )
    port map (
      I0 => U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CYSELG_9729,
      I1 => U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CYSELF_9741,
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CYAND_9739
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X15Y33"
    )
    port map (
      IA => U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CYMUXG2_9737,
      IB => U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_FASTCARRY_9738,
      SEL => U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CYAND_9739,
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CYMUXFAST_9740
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y33"
    )
    port map (
      IA => U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CY0G_9735,
      IB => U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CYMUXF2_9736,
      SEL => U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CYSELG_9729,
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CYMUXG2_9737
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X15Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(5),
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CY0G_9735
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB4_cmp_ge0000_lut(5),
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CYSELG_9729
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y34"
    )
    port map (
      IA => U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CY0F_9780,
      IB => U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CY0F_9780,
      SEL => U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CYSELF_9772,
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CYMUXF2_9767
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X15Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(6),
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CY0F_9780
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB4_cmp_ge0000_lut(6),
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CYSELF_9772
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X15Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB4_cmp_ge0000_cy_5_CYMUXFAST_9740,
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_FASTCARRY_9769
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X15Y34"
    )
    port map (
      I0 => U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CYSELG_9760,
      I1 => U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CYSELF_9772,
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CYAND_9770
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X15Y34"
    )
    port map (
      IA => U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CYMUXG2_9768,
      IB => U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_FASTCARRY_9769,
      SEL => U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CYAND_9770,
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CYMUXFAST_9771
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y34"
    )
    port map (
      IA => U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CY0G_9766,
      IB => U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CYMUXF2_9767,
      SEL => U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CYSELG_9760,
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CYMUXG2_9768
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X15Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(7),
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CY0G_9766
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB4_cmp_ge0000_lut(7),
      O => U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CYSELG_9760
    );
  U2_N2_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X15Y35"
    )
    port map (
      O => U2_N2_LOGIC_ONE_9807
    );
  U2_N2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y35"
    )
    port map (
      IA => U2_N2_LOGIC_ONE_9807,
      IB => U2_N2_CYINIT_9806,
      SEL => U2_N2_CYSELF_9798,
      O => U3_spriteonB4_cmp_ge0000
    );
  U2_N2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB4_cmp_ge0000_cy_7_CYMUXFAST_9771,
      O => U2_N2_CYINIT_9806
    );
  U2_N2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB4_cmp_ge0000_lut(8),
      O => U2_N2_CYSELF_9798
    );
  U2_N2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_N2,
      O => U2_N2_0
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X3Y30"
    )
    port map (
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_1_LOGIC_ZERO_9837
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y30"
    )
    port map (
      IA => U3_Mcompar_spriteonB5_cmp_ge0000_cy_1_LOGIC_ZERO_9837,
      IB => U3_Mcompar_spriteonB5_cmp_ge0000_cy_1_CYINIT_9836,
      SEL => U3_Mcompar_spriteonB5_cmp_ge0000_cy_1_CYSELF_9827,
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy(0)
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB5_cmp_ge0000_cy_1_BXINV_9825,
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_1_CYINIT_9836
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB5_cmp_ge0000_cy_1_F,
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_1_CYSELF_9827
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_1_BXINV_9825
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X3Y30"
    )
    port map (
      IA => U3_Mcompar_spriteonB5_cmp_ge0000_cy_1_CY0G_9822,
      IB => U3_Mcompar_spriteonB5_cmp_ge0000_cy(0),
      SEL => U3_Mcompar_spriteonB5_cmp_ge0000_cy_1_CYSELG_9814,
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_1_CYMUXG_9824
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X3Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_1_CY0G_9822
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB5_cmp_ge0000_lut(1),
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_1_CYSELG_9814
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y31"
    )
    port map (
      IA => U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CY0F_9868,
      IB => U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CY0F_9868,
      SEL => U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CYSELF_9860,
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CYMUXF2_9855
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X3Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CY0F_9868
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB5_cmp_ge0000_lut(2),
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CYSELF_9860
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB5_cmp_ge0000_cy_1_CYMUXG_9824,
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_FASTCARRY_9857
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y31"
    )
    port map (
      I0 => U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CYSELG_9848,
      I1 => U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CYSELF_9860,
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CYAND_9858
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y31"
    )
    port map (
      IA => U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CYMUXG2_9856,
      IB => U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_FASTCARRY_9857,
      SEL => U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CYAND_9858,
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CYMUXFAST_9859
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y31"
    )
    port map (
      IA => U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CY0G_9854,
      IB => U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CYMUXF2_9855,
      SEL => U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CYSELG_9848,
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CYMUXG2_9856
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X3Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CY0G_9854
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB5_cmp_ge0000_lut(3),
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CYSELG_9848
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y32"
    )
    port map (
      IA => U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CY0F_9899,
      IB => U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CY0F_9899,
      SEL => U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CYSELF_9891,
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CYMUXF2_9886
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X3Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CY0F_9899
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB5_cmp_ge0000_lut(4),
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CYSELF_9891
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB5_cmp_ge0000_cy_3_CYMUXFAST_9859,
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_FASTCARRY_9888
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y32"
    )
    port map (
      I0 => U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CYSELG_9879,
      I1 => U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CYSELF_9891,
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CYAND_9889
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y32"
    )
    port map (
      IA => U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CYMUXG2_9887,
      IB => U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_FASTCARRY_9888,
      SEL => U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CYAND_9889,
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CYMUXFAST_9890
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y32"
    )
    port map (
      IA => U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CY0G_9885,
      IB => U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CYMUXF2_9886,
      SEL => U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CYSELG_9879,
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CYMUXG2_9887
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X3Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(5),
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CY0G_9885
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB5_cmp_ge0000_lut(5),
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CYSELG_9879
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6969",
      LOC => "SLICE_X3Y32"
    )
    port map (
      ADR0 => screenstate_sig_hill5(4),
      ADR1 => U2_vcs(4),
      ADR2 => U3_Madd_spriteonB5_add0000_cy_3_Q,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonB5_cmp_ge0000_lut(4)
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6699",
      LOC => "SLICE_X3Y33"
    )
    port map (
      ADR0 => screenstate_sig_hill5(6),
      ADR1 => U2_vcs(6),
      ADR2 => VCC,
      ADR3 => U3_Madd_spriteonB5_add0000_cy_5_0,
      O => U3_Mcompar_spriteonB5_cmp_ge0000_lut(6)
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y33"
    )
    port map (
      IA => U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CY0F_9930,
      IB => U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CY0F_9930,
      SEL => U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CYSELF_9922,
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CYMUXF2_9917
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X3Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(6),
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CY0F_9930
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB5_cmp_ge0000_lut(6),
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CYSELF_9922
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB5_cmp_ge0000_cy_5_CYMUXFAST_9890,
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_FASTCARRY_9919
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y33"
    )
    port map (
      I0 => U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CYSELG_9910,
      I1 => U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CYSELF_9922,
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CYAND_9920
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y33"
    )
    port map (
      IA => U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CYMUXG2_9918,
      IB => U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_FASTCARRY_9919,
      SEL => U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CYAND_9920,
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CYMUXFAST_9921
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y33"
    )
    port map (
      IA => U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CY0G_9916,
      IB => U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CYMUXF2_9917,
      SEL => U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CYSELG_9910,
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CYMUXG2_9918
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X3Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(7),
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CY0G_9916
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB5_cmp_ge0000_lut(7),
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CYSELG_9910
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"965A",
      LOC => "SLICE_X3Y33"
    )
    port map (
      ADR0 => U2_vcs(7),
      ADR1 => screenstate_sig_hill5(6),
      ADR2 => screenstate_sig_hill5(7),
      ADR3 => U3_Madd_spriteonB5_add0000_cy_5_0,
      O => U3_Mcompar_spriteonB5_cmp_ge0000_lut(7)
    );
  U3_spriteonB5_cmp_ge0000_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X3Y34"
    )
    port map (
      O => U3_spriteonB5_cmp_ge0000_LOGIC_ONE_9945
    );
  U3_spriteonB5_cmp_ge0000_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y34"
    )
    port map (
      IA => U3_spriteonB5_cmp_ge0000_LOGIC_ONE_9945,
      IB => U3_spriteonB5_cmp_ge0000_CYINIT_9944,
      SEL => U3_spriteonB5_cmp_ge0000_CYSELF_9936,
      O => U3_spriteonB5_cmp_ge0000
    );
  U3_spriteonB5_cmp_ge0000_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB5_cmp_ge0000_cy_7_CYMUXFAST_9921,
      O => U3_spriteonB5_cmp_ge0000_CYINIT_9944
    );
  U3_spriteonB5_cmp_ge0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB5_cmp_ge0000_lut(8),
      O => U3_spriteonB5_cmp_ge0000_CYSELF_9936
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"1111",
      LOC => "SLICE_X3Y34"
    )
    port map (
      ADR0 => U2_vcs(8),
      ADR1 => U2_vcs(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonB5_cmp_ge0000_lut(8)
    );
  U1_q_01_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X45Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01_SRINV_9955,
      O => U1_q_01_FFY_RST
    );
  U1_q_1 : X_FF
    generic map(
      LOC => "SLICE_X45Y3",
      INIT => '0'
    )
    port map (
      I => U1_q_01_DYMUX_9971,
      CE => VCC,
      CLK => U1_q_01_CLKINV_9954,
      SET => GND,
      RST => U1_q_01_FFY_RST,
      O => U1_q(1)
    );
  U1_q_01_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X45Y3"
    )
    port map (
      O => U1_q_01_LOGIC_ZERO_9966
    );
  U1_q_01_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X45Y3"
    )
    port map (
      O => U1_q_01_LOGIC_ONE_9990
    );
  U1_q_01_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01_XORF_9991,
      O => U1_q_01_DXMUX_9993
    );
  U1_q_01_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y3"
    )
    port map (
      I0 => U1_q_01_CYINIT_9989,
      I1 => U1_Mcount_q_lut(0),
      O => U1_q_01_XORF_9991
    );
  U1_q_01_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y3"
    )
    port map (
      IA => U1_q_01_LOGIC_ONE_9990,
      IB => U1_q_01_CYINIT_9989,
      SEL => U1_q_01_CYSELF_9980,
      O => U1_Mcount_q_cy_0_Q
    );
  U1_q_01_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01_BXINV_9978,
      O => U1_q_01_CYINIT_9989
    );
  U1_q_01_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_lut(0),
      O => U1_q_01_CYSELF_9980
    );
  U1_q_01_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U1_q_01_BXINV_9978
    );
  U1_q_01_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01_XORG_9969,
      O => U1_q_01_DYMUX_9971
    );
  U1_q_01_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y3"
    )
    port map (
      I0 => U1_Mcount_q_cy_0_Q,
      I1 => U1_q_01_G,
      O => U1_q_01_XORG_9969
    );
  U1_q_01_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01_CYMUXG_9968,
      O => U1_Mcount_q_cy_1_Q
    );
  U1_q_01_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X45Y3"
    )
    port map (
      IA => U1_q_01_LOGIC_ZERO_9966,
      IB => U1_Mcount_q_cy_0_Q,
      SEL => U1_q_01_CYSELG_9957,
      O => U1_q_01_CYMUXG_9968
    );
  U1_q_01_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01_G,
      O => U1_q_01_CYSELG_9957
    );
  U1_q_01_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => U1_q_01_SRINV_9955
    );
  U1_q_01_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_01_CLKINV_9954
    );
  U1_q_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X45Y4"
    )
    port map (
      O => U1_q_2_LOGIC_ZERO_10020
    );
  U1_q_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_2_XORF_10047,
      O => U1_q_2_DXMUX_10049
    );
  U1_q_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y4"
    )
    port map (
      I0 => U1_q_2_CYINIT_10046,
      I1 => U1_q_2_F,
      O => U1_q_2_XORF_10047
    );
  U1_q_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y4"
    )
    port map (
      IA => U1_q_2_LOGIC_ZERO_10020,
      IB => U1_q_2_CYINIT_10046,
      SEL => U1_q_2_CYSELF_10026,
      O => U1_Mcount_q_cy_2_Q
    );
  U1_q_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y4"
    )
    port map (
      IA => U1_q_2_LOGIC_ZERO_10020,
      IB => U1_q_2_LOGIC_ZERO_10020,
      SEL => U1_q_2_CYSELF_10026,
      O => U1_q_2_CYMUXF2_10021
    );
  U1_q_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_1_Q,
      O => U1_q_2_CYINIT_10046
    );
  U1_q_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_2_F,
      O => U1_q_2_CYSELF_10026
    );
  U1_q_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_2_XORG_10028,
      O => U1_q_2_DYMUX_10030
    );
  U1_q_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y4"
    )
    port map (
      I0 => U1_Mcount_q_cy_2_Q,
      I1 => U1_q_2_G,
      O => U1_q_2_XORG_10028
    );
  U1_q_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_2_CYMUXFAST_10025,
      O => U1_Mcount_q_cy_3_Q
    );
  U1_q_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_1_Q,
      O => U1_q_2_FASTCARRY_10023
    );
  U1_q_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y4"
    )
    port map (
      I0 => U1_q_2_CYSELG_10011,
      I1 => U1_q_2_CYSELF_10026,
      O => U1_q_2_CYAND_10024
    );
  U1_q_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y4"
    )
    port map (
      IA => U1_q_2_CYMUXG2_10022,
      IB => U1_q_2_FASTCARRY_10023,
      SEL => U1_q_2_CYAND_10024,
      O => U1_q_2_CYMUXFAST_10025
    );
  U1_q_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y4"
    )
    port map (
      IA => U1_q_2_LOGIC_ZERO_10020,
      IB => U1_q_2_CYMUXF2_10021,
      SEL => U1_q_2_CYSELG_10011,
      O => U1_q_2_CYMUXG2_10022
    );
  U1_q_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_2_G,
      O => U1_q_2_CYSELG_10011
    );
  U1_q_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => U1_q_2_SRINV_10009
    );
  U1_q_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_2_CLKINV_10008
    );
  U1_q_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X45Y5"
    )
    port map (
      O => U1_q_4_LOGIC_ZERO_10076
    );
  U1_q_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_4_XORF_10103,
      O => U1_q_4_DXMUX_10105
    );
  U1_q_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y5"
    )
    port map (
      I0 => U1_q_4_CYINIT_10102,
      I1 => U1_q_4_F,
      O => U1_q_4_XORF_10103
    );
  U1_q_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y5"
    )
    port map (
      IA => U1_q_4_LOGIC_ZERO_10076,
      IB => U1_q_4_CYINIT_10102,
      SEL => U1_q_4_CYSELF_10082,
      O => U1_Mcount_q_cy_4_Q
    );
  U1_q_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y5"
    )
    port map (
      IA => U1_q_4_LOGIC_ZERO_10076,
      IB => U1_q_4_LOGIC_ZERO_10076,
      SEL => U1_q_4_CYSELF_10082,
      O => U1_q_4_CYMUXF2_10077
    );
  U1_q_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_3_Q,
      O => U1_q_4_CYINIT_10102
    );
  U1_q_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_4_F,
      O => U1_q_4_CYSELF_10082
    );
  U1_q_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_4_XORG_10084,
      O => U1_q_4_DYMUX_10086
    );
  U1_q_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y5"
    )
    port map (
      I0 => U1_Mcount_q_cy_4_Q,
      I1 => U1_q_4_G,
      O => U1_q_4_XORG_10084
    );
  U1_q_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_4_CYMUXFAST_10081,
      O => U1_Mcount_q_cy_5_Q
    );
  U1_q_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_3_Q,
      O => U1_q_4_FASTCARRY_10079
    );
  U1_q_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y5"
    )
    port map (
      I0 => U1_q_4_CYSELG_10067,
      I1 => U1_q_4_CYSELF_10082,
      O => U1_q_4_CYAND_10080
    );
  U1_q_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y5"
    )
    port map (
      IA => U1_q_4_CYMUXG2_10078,
      IB => U1_q_4_FASTCARRY_10079,
      SEL => U1_q_4_CYAND_10080,
      O => U1_q_4_CYMUXFAST_10081
    );
  U1_q_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y5"
    )
    port map (
      IA => U1_q_4_LOGIC_ZERO_10076,
      IB => U1_q_4_CYMUXF2_10077,
      SEL => U1_q_4_CYSELG_10067,
      O => U1_q_4_CYMUXG2_10078
    );
  U1_q_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_4_G,
      O => U1_q_4_CYSELG_10067
    );
  U1_q_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => U1_q_4_SRINV_10065
    );
  U1_q_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_4_CLKINV_10064
    );
  U1_q_6_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X45Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_SRINV_10121,
      O => U1_q_6_FFY_RST
    );
  U1_q_7 : X_FF
    generic map(
      LOC => "SLICE_X45Y6",
      INIT => '0'
    )
    port map (
      I => U1_q_6_DYMUX_10142,
      CE => VCC,
      CLK => U1_q_6_CLKINV_10120,
      SET => GND,
      RST => U1_q_6_FFY_RST,
      O => U1_q(7)
    );
  U1_q_6_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X45Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_SRINV_10121,
      O => U1_q_6_FFX_RST
    );
  U1_q_6 : X_FF
    generic map(
      LOC => "SLICE_X45Y6",
      INIT => '0'
    )
    port map (
      I => U1_q_6_DXMUX_10161,
      CE => VCC,
      CLK => U1_q_6_CLKINV_10120,
      SET => GND,
      RST => U1_q_6_FFX_RST,
      O => U1_q(6)
    );
  U1_q_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X45Y6"
    )
    port map (
      O => U1_q_6_LOGIC_ZERO_10132
    );
  U1_q_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_XORF_10159,
      O => U1_q_6_DXMUX_10161
    );
  U1_q_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y6"
    )
    port map (
      I0 => U1_q_6_CYINIT_10158,
      I1 => U1_q_6_F,
      O => U1_q_6_XORF_10159
    );
  U1_q_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y6"
    )
    port map (
      IA => U1_q_6_LOGIC_ZERO_10132,
      IB => U1_q_6_CYINIT_10158,
      SEL => U1_q_6_CYSELF_10138,
      O => U1_Mcount_q_cy_6_Q
    );
  U1_q_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y6"
    )
    port map (
      IA => U1_q_6_LOGIC_ZERO_10132,
      IB => U1_q_6_LOGIC_ZERO_10132,
      SEL => U1_q_6_CYSELF_10138,
      O => U1_q_6_CYMUXF2_10133
    );
  U1_q_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_5_Q,
      O => U1_q_6_CYINIT_10158
    );
  U1_q_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_F,
      O => U1_q_6_CYSELF_10138
    );
  U1_q_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_XORG_10140,
      O => U1_q_6_DYMUX_10142
    );
  U1_q_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y6"
    )
    port map (
      I0 => U1_Mcount_q_cy_6_Q,
      I1 => U1_q_6_G,
      O => U1_q_6_XORG_10140
    );
  U1_q_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_CYMUXFAST_10137,
      O => U1_Mcount_q_cy_7_Q
    );
  U1_q_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_5_Q,
      O => U1_q_6_FASTCARRY_10135
    );
  U1_q_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y6"
    )
    port map (
      I0 => U1_q_6_CYSELG_10123,
      I1 => U1_q_6_CYSELF_10138,
      O => U1_q_6_CYAND_10136
    );
  U1_q_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y6"
    )
    port map (
      IA => U1_q_6_CYMUXG2_10134,
      IB => U1_q_6_FASTCARRY_10135,
      SEL => U1_q_6_CYAND_10136,
      O => U1_q_6_CYMUXFAST_10137
    );
  U1_q_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y6"
    )
    port map (
      IA => U1_q_6_LOGIC_ZERO_10132,
      IB => U1_q_6_CYMUXF2_10133,
      SEL => U1_q_6_CYSELG_10123,
      O => U1_q_6_CYMUXG2_10134
    );
  U1_q_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_G,
      O => U1_q_6_CYSELG_10123
    );
  U1_q_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => U1_q_6_SRINV_10121
    );
  U1_q_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_6_CLKINV_10120
    );
  U1_q_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X45Y7"
    )
    port map (
      O => U1_q_8_LOGIC_ZERO_10188
    );
  U1_q_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_8_XORF_10215,
      O => U1_q_8_DXMUX_10217
    );
  U1_q_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y7"
    )
    port map (
      I0 => U1_q_8_CYINIT_10214,
      I1 => U1_q_8_F,
      O => U1_q_8_XORF_10215
    );
  U1_q_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y7"
    )
    port map (
      IA => U1_q_8_LOGIC_ZERO_10188,
      IB => U1_q_8_CYINIT_10214,
      SEL => U1_q_8_CYSELF_10194,
      O => U1_Mcount_q_cy_8_Q
    );
  U1_q_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y7"
    )
    port map (
      IA => U1_q_8_LOGIC_ZERO_10188,
      IB => U1_q_8_LOGIC_ZERO_10188,
      SEL => U1_q_8_CYSELF_10194,
      O => U1_q_8_CYMUXF2_10189
    );
  U1_q_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_7_Q,
      O => U1_q_8_CYINIT_10214
    );
  U1_q_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_8_F,
      O => U1_q_8_CYSELF_10194
    );
  U1_q_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_8_XORG_10196,
      O => U1_q_8_DYMUX_10198
    );
  U1_q_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y7"
    )
    port map (
      I0 => U1_Mcount_q_cy_8_Q,
      I1 => U1_q_8_G,
      O => U1_q_8_XORG_10196
    );
  U1_q_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_8_CYMUXFAST_10193,
      O => U1_Mcount_q_cy_9_Q
    );
  U1_q_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_7_Q,
      O => U1_q_8_FASTCARRY_10191
    );
  U1_q_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y7"
    )
    port map (
      I0 => U1_q_8_CYSELG_10179,
      I1 => U1_q_8_CYSELF_10194,
      O => U1_q_8_CYAND_10192
    );
  U1_q_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y7"
    )
    port map (
      IA => U1_q_8_CYMUXG2_10190,
      IB => U1_q_8_FASTCARRY_10191,
      SEL => U1_q_8_CYAND_10192,
      O => U1_q_8_CYMUXFAST_10193
    );
  U1_q_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y7"
    )
    port map (
      IA => U1_q_8_LOGIC_ZERO_10188,
      IB => U1_q_8_CYMUXF2_10189,
      SEL => U1_q_8_CYSELG_10179,
      O => U1_q_8_CYMUXG2_10190
    );
  U1_q_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_8_G,
      O => U1_q_8_CYSELG_10179
    );
  U1_q_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => U1_q_8_SRINV_10177
    );
  U1_q_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_8_CLKINV_10176
    );
  U1_q_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X45Y8"
    )
    port map (
      O => U1_q_10_LOGIC_ZERO_10244
    );
  U1_q_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_10_XORF_10271,
      O => U1_q_10_DXMUX_10273
    );
  U1_q_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y8"
    )
    port map (
      I0 => U1_q_10_CYINIT_10270,
      I1 => U1_q_10_F,
      O => U1_q_10_XORF_10271
    );
  U1_q_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y8"
    )
    port map (
      IA => U1_q_10_LOGIC_ZERO_10244,
      IB => U1_q_10_CYINIT_10270,
      SEL => U1_q_10_CYSELF_10250,
      O => U1_Mcount_q_cy_10_Q
    );
  U1_q_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y8"
    )
    port map (
      IA => U1_q_10_LOGIC_ZERO_10244,
      IB => U1_q_10_LOGIC_ZERO_10244,
      SEL => U1_q_10_CYSELF_10250,
      O => U1_q_10_CYMUXF2_10245
    );
  U1_q_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_9_Q,
      O => U1_q_10_CYINIT_10270
    );
  U1_q_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_10_F,
      O => U1_q_10_CYSELF_10250
    );
  U1_q_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_10_XORG_10252,
      O => U1_q_10_DYMUX_10254
    );
  U1_q_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y8"
    )
    port map (
      I0 => U1_Mcount_q_cy_10_Q,
      I1 => U1_q_10_G,
      O => U1_q_10_XORG_10252
    );
  U1_q_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_10_CYMUXFAST_10249,
      O => U1_Mcount_q_cy_11_Q
    );
  U1_q_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_9_Q,
      O => U1_q_10_FASTCARRY_10247
    );
  U1_q_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y8"
    )
    port map (
      I0 => U1_q_10_CYSELG_10235,
      I1 => U1_q_10_CYSELF_10250,
      O => U1_q_10_CYAND_10248
    );
  U1_q_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y8"
    )
    port map (
      IA => U1_q_10_CYMUXG2_10246,
      IB => U1_q_10_FASTCARRY_10247,
      SEL => U1_q_10_CYAND_10248,
      O => U1_q_10_CYMUXFAST_10249
    );
  U1_q_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y8"
    )
    port map (
      IA => U1_q_10_LOGIC_ZERO_10244,
      IB => U1_q_10_CYMUXF2_10245,
      SEL => U1_q_10_CYSELG_10235,
      O => U1_q_10_CYMUXG2_10246
    );
  U1_q_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_10_G,
      O => U1_q_10_CYSELG_10235
    );
  U1_q_10_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => U1_q_10_SRINV_10233
    );
  U1_q_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_10_CLKINV_10232
    );
  U1_q_12_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X45Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_12_SRINV_10289,
      O => U1_q_12_FFX_RST
    );
  U1_q_12 : X_FF
    generic map(
      LOC => "SLICE_X45Y9",
      INIT => '0'
    )
    port map (
      I => U1_q_12_DXMUX_10329,
      CE => VCC,
      CLK => U1_q_12_CLKINV_10288,
      SET => GND,
      RST => U1_q_12_FFX_RST,
      O => U1_q(12)
    );
  U1_q_12_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X45Y9"
    )
    port map (
      O => U1_q_12_LOGIC_ZERO_10300
    );
  U1_q_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_12_XORF_10327,
      O => U1_q_12_DXMUX_10329
    );
  U1_q_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y9"
    )
    port map (
      I0 => U1_q_12_CYINIT_10326,
      I1 => U1_q_12_F,
      O => U1_q_12_XORF_10327
    );
  U1_q_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y9"
    )
    port map (
      IA => U1_q_12_LOGIC_ZERO_10300,
      IB => U1_q_12_CYINIT_10326,
      SEL => U1_q_12_CYSELF_10306,
      O => U1_Mcount_q_cy_12_Q
    );
  U1_q_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y9"
    )
    port map (
      IA => U1_q_12_LOGIC_ZERO_10300,
      IB => U1_q_12_LOGIC_ZERO_10300,
      SEL => U1_q_12_CYSELF_10306,
      O => U1_q_12_CYMUXF2_10301
    );
  U1_q_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_11_Q,
      O => U1_q_12_CYINIT_10326
    );
  U1_q_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_12_F,
      O => U1_q_12_CYSELF_10306
    );
  U1_q_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_12_XORG_10308,
      O => U1_q_12_DYMUX_10310
    );
  U1_q_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y9"
    )
    port map (
      I0 => U1_Mcount_q_cy_12_Q,
      I1 => U1_q_12_G,
      O => U1_q_12_XORG_10308
    );
  U1_q_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_12_CYMUXFAST_10305,
      O => U1_Mcount_q_cy_13_Q
    );
  U1_q_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_11_Q,
      O => U1_q_12_FASTCARRY_10303
    );
  U1_q_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y9"
    )
    port map (
      I0 => U1_q_12_CYSELG_10291,
      I1 => U1_q_12_CYSELF_10306,
      O => U1_q_12_CYAND_10304
    );
  U1_q_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y9"
    )
    port map (
      IA => U1_q_12_CYMUXG2_10302,
      IB => U1_q_12_FASTCARRY_10303,
      SEL => U1_q_12_CYAND_10304,
      O => U1_q_12_CYMUXFAST_10305
    );
  U1_q_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y9"
    )
    port map (
      IA => U1_q_12_LOGIC_ZERO_10300,
      IB => U1_q_12_CYMUXF2_10301,
      SEL => U1_q_12_CYSELG_10291,
      O => U1_q_12_CYMUXG2_10302
    );
  U1_q_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_12_G,
      O => U1_q_12_CYSELG_10291
    );
  U1_q_12_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => U1_q_12_SRINV_10289
    );
  U1_q_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_12_CLKINV_10288
    );
  U1_q_14_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X45Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_SRINV_10345,
      O => U1_q_14_FFY_RST
    );
  U1_q_15 : X_FF
    generic map(
      LOC => "SLICE_X45Y10",
      INIT => '0'
    )
    port map (
      I => U1_q_14_DYMUX_10366,
      CE => VCC,
      CLK => U1_q_14_CLKINV_10344,
      SET => GND,
      RST => U1_q_14_FFY_RST,
      O => U1_q(15)
    );
  U1_q_14_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X45Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_SRINV_10345,
      O => U1_q_14_FFX_RST
    );
  U1_q_14 : X_FF
    generic map(
      LOC => "SLICE_X45Y10",
      INIT => '0'
    )
    port map (
      I => U1_q_14_DXMUX_10385,
      CE => VCC,
      CLK => U1_q_14_CLKINV_10344,
      SET => GND,
      RST => U1_q_14_FFX_RST,
      O => U1_q(14)
    );
  U1_q_14_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X45Y10"
    )
    port map (
      O => U1_q_14_LOGIC_ZERO_10356
    );
  U1_q_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_XORF_10383,
      O => U1_q_14_DXMUX_10385
    );
  U1_q_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y10"
    )
    port map (
      I0 => U1_q_14_CYINIT_10382,
      I1 => U1_q_14_F,
      O => U1_q_14_XORF_10383
    );
  U1_q_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y10"
    )
    port map (
      IA => U1_q_14_LOGIC_ZERO_10356,
      IB => U1_q_14_CYINIT_10382,
      SEL => U1_q_14_CYSELF_10362,
      O => U1_Mcount_q_cy_14_Q
    );
  U1_q_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y10"
    )
    port map (
      IA => U1_q_14_LOGIC_ZERO_10356,
      IB => U1_q_14_LOGIC_ZERO_10356,
      SEL => U1_q_14_CYSELF_10362,
      O => U1_q_14_CYMUXF2_10357
    );
  U1_q_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_13_Q,
      O => U1_q_14_CYINIT_10382
    );
  U1_q_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_F,
      O => U1_q_14_CYSELF_10362
    );
  U1_q_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_XORG_10364,
      O => U1_q_14_DYMUX_10366
    );
  U1_q_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y10"
    )
    port map (
      I0 => U1_Mcount_q_cy_14_Q,
      I1 => U1_q_14_G,
      O => U1_q_14_XORG_10364
    );
  U1_q_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_13_Q,
      O => U1_q_14_FASTCARRY_10359
    );
  U1_q_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y10"
    )
    port map (
      I0 => U1_q_14_CYSELG_10347,
      I1 => U1_q_14_CYSELF_10362,
      O => U1_q_14_CYAND_10360
    );
  U1_q_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y10"
    )
    port map (
      IA => U1_q_14_CYMUXG2_10358,
      IB => U1_q_14_FASTCARRY_10359,
      SEL => U1_q_14_CYAND_10360,
      O => U1_q_14_CYMUXFAST_10361
    );
  U1_q_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y10"
    )
    port map (
      IA => U1_q_14_LOGIC_ZERO_10356,
      IB => U1_q_14_CYMUXF2_10357,
      SEL => U1_q_14_CYSELG_10347,
      O => U1_q_14_CYMUXG2_10358
    );
  U1_q_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_G,
      O => U1_q_14_CYSELG_10347
    );
  U1_q_14_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => U1_q_14_SRINV_10345
    );
  U1_q_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_14_CLKINV_10344
    );
  U1_q_16_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X45Y11"
    )
    port map (
      O => U1_q_16_LOGIC_ZERO_10431
    );
  U1_q_16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_16_XORF_10432,
      O => U1_q_16_DXMUX_10434
    );
  U1_q_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y11"
    )
    port map (
      I0 => U1_q_16_CYINIT_10430,
      I1 => U1_q_16_F,
      O => U1_q_16_XORF_10432
    );
  U1_q_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y11"
    )
    port map (
      IA => U1_q_16_LOGIC_ZERO_10431,
      IB => U1_q_16_CYINIT_10430,
      SEL => U1_q_16_CYSELF_10421,
      O => U1_Mcount_q_cy_16_Q
    );
  U1_q_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_CYMUXFAST_10361,
      O => U1_q_16_CYINIT_10430
    );
  U1_q_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_16_F,
      O => U1_q_16_CYSELF_10421
    );
  U1_q_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_16_XORG_10411,
      O => U1_q_16_DYMUX_10413
    );
  U1_q_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y11"
    )
    port map (
      I0 => U1_Mcount_q_cy_16_Q,
      I1 => U1_q_171_rt_10408,
      O => U1_q_16_XORG_10411
    );
  U1_q_16_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => U1_q_16_SRINV_10400
    );
  U1_q_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_16_CLKINV_10399
    );
  U3_xpix2_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2_0_XORF_10475,
      O => U3_xpix2(0)
    );
  U3_xpix2_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y46"
    )
    port map (
      I0 => U3_xpix2_0_CYINIT_10474,
      I1 => U3_Msub_xpix2_Madd_lut(0),
      O => U3_xpix2_0_XORF_10475
    );
  U3_xpix2_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y46"
    )
    port map (
      IA => U3_xpix2_0_CY0F_10473,
      IB => U3_xpix2_0_CYINIT_10474,
      SEL => U3_xpix2_0_CYSELF_10465,
      O => U3_Msub_xpix2_Madd_cy(0)
    );
  U3_xpix2_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2_0_BXINV_10463,
      O => U3_xpix2_0_CYINIT_10474
    );
  U3_xpix2_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => U3_xpix2_0_CY0F_10473
    );
  U3_xpix2_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_xpix2_Madd_lut(0),
      O => U3_xpix2_0_CYSELF_10465
    );
  U3_xpix2_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_xpix2_0_BXINV_10463
    );
  U3_xpix2_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2_0_XORG_10461,
      O => U3_xpix2(1)
    );
  U3_xpix2_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y46"
    )
    port map (
      I0 => U3_Msub_xpix2_Madd_cy(0),
      I1 => U3_Msub_xpix2_Madd_lut(1),
      O => U3_xpix2_0_XORG_10461
    );
  U3_xpix2_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2_0_CYMUXG_10460,
      O => U3_Msub_xpix2_Madd_cy(1)
    );
  U3_xpix2_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X31Y46"
    )
    port map (
      IA => U3_xpix2_0_CY0G_10458,
      IB => U3_Msub_xpix2_Madd_cy(0),
      SEL => U3_xpix2_0_CYSELG_10450,
      O => U3_xpix2_0_CYMUXG_10460
    );
  U3_xpix2_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => U3_xpix2_0_CY0G_10458
    );
  U3_xpix2_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_xpix2_Madd_lut(1),
      O => U3_xpix2_0_CYSELG_10450
    );
  U3_xpix2_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2_2_XORF_10514,
      O => U3_xpix2(2)
    );
  U3_xpix2_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y47"
    )
    port map (
      I0 => U3_xpix2_2_CYINIT_10513,
      I1 => U3_Msub_xpix2_Madd_lut(2),
      O => U3_xpix2_2_XORF_10514
    );
  U3_xpix2_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y47"
    )
    port map (
      IA => U3_xpix2_2_CY0F_10512,
      IB => U3_xpix2_2_CYINIT_10513,
      SEL => U3_xpix2_2_CYSELF_10500,
      O => U3_Msub_xpix2_Madd_cy(2)
    );
  U3_xpix2_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y47"
    )
    port map (
      IA => U3_xpix2_2_CY0F_10512,
      IB => U3_xpix2_2_CY0F_10512,
      SEL => U3_xpix2_2_CYSELF_10500,
      O => U3_xpix2_2_CYMUXF2_10495
    );
  U3_xpix2_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_xpix2_Madd_cy(1),
      O => U3_xpix2_2_CYINIT_10513
    );
  U3_xpix2_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(2),
      O => U3_xpix2_2_CY0F_10512
    );
  U3_xpix2_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_xpix2_Madd_lut(2),
      O => U3_xpix2_2_CYSELF_10500
    );
  U3_xpix2_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2_2_XORG_10502,
      O => U3_xpix2(3)
    );
  U3_xpix2_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y47"
    )
    port map (
      I0 => U3_Msub_xpix2_Madd_cy(2),
      I1 => U3_Msub_xpix2_Madd_lut(3),
      O => U3_xpix2_2_XORG_10502
    );
  U3_xpix2_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_xpix2_Madd_cy(1),
      O => U3_xpix2_2_FASTCARRY_10497
    );
  U3_xpix2_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y47"
    )
    port map (
      I0 => U3_xpix2_2_CYSELG_10486,
      I1 => U3_xpix2_2_CYSELF_10500,
      O => U3_xpix2_2_CYAND_10498
    );
  U3_xpix2_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y47"
    )
    port map (
      IA => U3_xpix2_2_CYMUXG2_10496,
      IB => U3_xpix2_2_FASTCARRY_10497,
      SEL => U3_xpix2_2_CYAND_10498,
      O => U3_xpix2_2_CYMUXFAST_10499
    );
  U3_xpix2_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y47"
    )
    port map (
      IA => U3_xpix2_2_CY0G_10494,
      IB => U3_xpix2_2_CYMUXF2_10495,
      SEL => U3_xpix2_2_CYSELG_10486,
      O => U3_xpix2_2_CYMUXG2_10496
    );
  U3_xpix2_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(3),
      O => U3_xpix2_2_CY0G_10494
    );
  U3_xpix2_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_xpix2_Madd_lut(3),
      O => U3_xpix2_2_CYSELG_10486
    );
  U3_xpix2_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2_4_XORF_10541,
      O => U3_xpix2(4)
    );
  U3_xpix2_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y48"
    )
    port map (
      I0 => U3_xpix2_4_CYINIT_10540,
      I1 => U3_Msub_xpix2_Madd_lut(4),
      O => U3_xpix2_4_XORF_10541
    );
  U3_xpix2_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2_2_CYMUXFAST_10499,
      O => U3_xpix2_4_CYINIT_10540
    );
  U3_xpix2_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2f_add0002(4),
      O => U3_spriteon2f_add0002_4_0
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X17Y48"
    )
    port map (
      ADR0 => U3_C2(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_hcs(0),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_lut(0)
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X17Y48"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CY0F_10571,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYINIT_10572,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYSELF_10563,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_0_Q
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_BXINV_10561,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYINIT_10572
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(0),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CY0F_10571
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_lut(0),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYSELF_10563
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_BXINV_10561
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X17Y48"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CY0G_10558,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_0_Q,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYSELG_10550,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYMUXG_10560
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(1),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CY0G_10558
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_lut(1),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYSELG_10550
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X17Y48"
    )
    port map (
      ADR0 => U3_C2(1),
      ADR1 => VCC,
      ADR2 => U2_hcs(1),
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_lut(1)
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X17Y49"
    )
    port map (
      ADR0 => U2_hcs(2),
      ADR1 => U3_C2(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_lut(2)
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y49"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CY0F_10603,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CY0F_10603,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYSELF_10594,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXF2_10589
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(2),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CY0F_10603
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_lut(2),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYSELF_10594
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYMUXG_10560,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_FASTCARRY_10591
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y49"
    )
    port map (
      I0 => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYSELG_10580,
      I1 => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYSELF_10594,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYAND_10592
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y49"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXG2_10590,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_FASTCARRY_10591,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYAND_10592,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXFAST_10593
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y49"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CY0G_10588,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXF2_10589,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYSELG_10580,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXG2_10590
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(3),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CY0G_10588
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_lut(3),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYSELG_10580
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X17Y49"
    )
    port map (
      ADR0 => U3_C2(3),
      ADR1 => U2_hcs(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_lut(3)
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y50"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CY0F_10634,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CY0F_10634,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYSELF_10626,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXF2_10621
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2f_add0002_4_0,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CY0F_10634
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_lut(4),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYSELF_10626
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXFAST_10593,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_FASTCARRY_10623
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y50"
    )
    port map (
      I0 => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYSELG_10614,
      I1 => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYSELF_10626,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYAND_10624
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y50"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXG2_10622,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_FASTCARRY_10623,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYAND_10624,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXFAST_10625
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y50"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CY0G_10620,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXF2_10621,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYSELG_10614,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXG2_10622
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon2_addsub0000_cy_5_0,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CY0G_10620
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_lut(5),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYSELG_10614
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"3CC3",
      LOC => "SLICE_X17Y50"
    )
    port map (
      ADR0 => U3_Madd_spriteon2_addsub0000_cy_5_0,
      ADR1 => U3_C2(5),
      ADR2 => U2_hcs(5),
      ADR3 => U3_C2(4),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_lut(5)
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y51"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CY0F_10667,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CY0F_10667,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYSELF_10659,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXF2_10654
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon2_addsub0000_lut(6),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CY0F_10667
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_lut(6),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYSELF_10659
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXFAST_10625,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_FASTCARRY_10656
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y51"
    )
    port map (
      I0 => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYSELG_10645,
      I1 => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYSELF_10659,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYAND_10657
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y51"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXG2_10655,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_FASTCARRY_10656,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYAND_10657,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXFAST_10658
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y51"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CY0G_10653,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXF2_10654,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYSELG_10645,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXG2_10655
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon2_addsub0000_lut_7_0,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CY0G_10653
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_lut(7),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYSELG_10645
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y52"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CY0F_10700,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CY0F_10700,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYSELF_10693,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXF2_10688
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon2_addsub0000_lut_8_0,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CY0F_10700
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_lut(8),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYSELF_10693
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXFAST_10692,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_Q
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXFAST_10658,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_FASTCARRY_10690
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y52"
    )
    port map (
      I0 => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYSELG_10681,
      I1 => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYSELF_10693,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYAND_10691
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y52"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXG2_10689,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_FASTCARRY_10690,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYAND_10691,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXFAST_10692
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y52"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CY0G_10687,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXF2_10688,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYSELG_10681,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXG2_10689
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon2_addsub0000_lut(9),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CY0G_10687
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_lut(9),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYSELG_10681
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y43"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CY0F_10729,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYINIT_10730,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYSELF_10721,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_0_Q
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_BXINV_10719,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYINIT_10730
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CY0F_10729
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_lut(0),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYSELF_10721
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_BXINV_10719
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X27Y43"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CY0G_10716,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_0_Q,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYSELG_10708,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYMUXG_10718
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CY0G_10716
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_lut(1),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYSELG_10708
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y44"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CY0F_10761,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CY0F_10761,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYSELF_10752,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXF2_10747
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(2),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CY0F_10761
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_lut(2),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYSELF_10752
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYMUXG_10718,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_FASTCARRY_10749
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y44"
    )
    port map (
      I0 => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYSELG_10738,
      I1 => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYSELF_10752,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYAND_10750
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y44"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXG2_10748,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_FASTCARRY_10749,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYAND_10750,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXFAST_10751
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y44"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CY0G_10746,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXF2_10747,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYSELG_10738,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXG2_10748
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(3),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CY0G_10746
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_lut(3),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYSELG_10738
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y45"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CY0F_10792,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CY0F_10792,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYSELF_10783,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXF2_10778
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(4),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CY0F_10792
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_lut(4),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYSELF_10783
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXFAST_10751,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_FASTCARRY_10780
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y45"
    )
    port map (
      I0 => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYSELG_10770,
      I1 => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYSELF_10783,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYAND_10781
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y45"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXG2_10779,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_FASTCARRY_10780,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYAND_10781,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXFAST_10782
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y45"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CY0G_10777,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXF2_10778,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYSELG_10770,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXG2_10779
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(5),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CY0G_10777
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_lut(5),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYSELG_10770
    );
  U3_Mcompar_spriteon1_cmp_lt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6669",
      LOC => "SLICE_X27Y46"
    )
    port map (
      ADR0 => U2_hcs(6),
      ADR1 => U3_C1(6),
      ADR2 => U3_C1(5),
      ADR3 => U3_C1(4),
      O => U3_Mcompar_spriteon1_cmp_lt0000_lut(6)
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y46"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CY0F_10823,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CY0F_10823,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYSELF_10816,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXF2_10811
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(6),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CY0F_10823
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_lut(6),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYSELF_10816
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXFAST_10782,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_FASTCARRY_10813
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y46"
    )
    port map (
      I0 => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYSELG_10804,
      I1 => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYSELF_10816,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYAND_10814
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y46"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXG2_10812,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_FASTCARRY_10813,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYAND_10814,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXFAST_10815
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y46"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CY0G_10810,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXF2_10811,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYSELG_10804,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXG2_10812
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(7),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CY0G_10810
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_lut(7),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYSELG_10804
    );
  U3_Mcompar_spriteon1_cmp_lt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9669",
      LOC => "SLICE_X27Y47"
    )
    port map (
      ADR0 => U2_hcs(8),
      ADR1 => U3_C1(8),
      ADR2 => U3_Madd_spriteon1_addsub0000_cy_7_0,
      ADR3 => U3_Madd_spriteon1_addsub0001_cy_7_Q,
      O => U3_Mcompar_spriteon1_cmp_lt0000_lut(8)
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y47"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CY0F_10854,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CY0F_10854,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYSELF_10847,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXF2_10842
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(8),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CY0F_10854
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_lut(8),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYSELF_10847
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXFAST_10846,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_Q
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXFAST_10815,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_FASTCARRY_10844
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y47"
    )
    port map (
      I0 => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYSELG_10833,
      I1 => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYSELF_10847,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYAND_10845
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y47"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXG2_10843,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_FASTCARRY_10844,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYAND_10845,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXFAST_10846
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y47"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CY0G_10841,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXF2_10842,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYSELG_10833,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXG2_10843
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(9),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CY0G_10841
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_lut(9),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYSELG_10833
    );
  U3_Mcompar_spriteon1_cmp_lt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X27Y47"
    )
    port map (
      ADR0 => U3_spriteon1_addsub0001_9_0,
      ADR1 => U2_hcs(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon1_cmp_lt0000_lut(9)
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y41"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CY0F_10883,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYINIT_10884,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYSELF_10875,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_0_Q
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_BXINV_10873,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYINIT_10884
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CY0F_10883
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_lut(0),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYSELF_10875
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_BXINV_10873
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X19Y41"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CY0G_10870,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_0_Q,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYSELG_10862,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYMUXG_10872
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CY0G_10870
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_lut(1),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYSELG_10862
    );
  U3_Mcompar_spriteon2_cmp_lt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X19Y41"
    )
    port map (
      ADR0 => U2_hcs(1),
      ADR1 => U3_C2(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2_cmp_lt0000_lut(1)
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y42"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CY0F_10915,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CY0F_10915,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYSELF_10906,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXF2_10901
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(2),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CY0F_10915
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_lut(2),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYSELF_10906
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYMUXG_10872,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_FASTCARRY_10903
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y42"
    )
    port map (
      I0 => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYSELG_10892,
      I1 => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYSELF_10906,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYAND_10904
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y42"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXG2_10902,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_FASTCARRY_10903,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYAND_10904,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXFAST_10905
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y42"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CY0G_10900,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXF2_10901,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYSELG_10892,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXG2_10902
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(3),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CY0G_10900
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_lut(3),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYSELG_10892
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y43"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CY0F_10946,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CY0F_10946,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYSELF_10937,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXF2_10932
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(4),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CY0F_10946
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_lut(4),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYSELF_10937
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXFAST_10905,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_FASTCARRY_10934
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y43"
    )
    port map (
      I0 => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYSELG_10924,
      I1 => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYSELF_10937,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYAND_10935
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y43"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXG2_10933,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_FASTCARRY_10934,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYAND_10935,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXFAST_10936
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y43"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CY0G_10931,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXF2_10932,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYSELG_10924,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXG2_10933
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(5),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CY0G_10931
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_lut(5),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYSELG_10924
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y44"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CY0F_10977,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CY0F_10977,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYSELF_10970,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXF2_10965
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(6),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CY0F_10977
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_lut(6),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYSELF_10970
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXFAST_10936,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_FASTCARRY_10967
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y44"
    )
    port map (
      I0 => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYSELG_10956,
      I1 => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYSELF_10970,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYAND_10968
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y44"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXG2_10966,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_FASTCARRY_10967,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYAND_10968,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXFAST_10969
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y44"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CY0G_10964,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXF2_10965,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYSELG_10956,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXG2_10966
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(7),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CY0G_10964
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_lut(7),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYSELG_10956
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y45"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CY0F_11008,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CY0F_11008,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYSELF_11001,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXF2_10996
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(8),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CY0F_11008
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_lut(8),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYSELF_11001
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXFAST_11000,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_Q
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXFAST_10969,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_FASTCARRY_10998
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y45"
    )
    port map (
      I0 => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYSELG_10987,
      I1 => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYSELF_11001,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYAND_10999
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y45"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXG2_10997,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_FASTCARRY_10998,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYAND_10999,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXFAST_11000
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y45"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CY0G_10995,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXF2_10996,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYSELG_10987,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXG2_10997
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(9),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CY0G_10995
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_lut(9),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYSELG_10987
    );
  nes_scalar_next_addsub0000_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y0"
    )
    port map (
      O => nes_scalar_next_addsub0000_0_LOGIC_ZERO_11025
    );
  nes_scalar_next_addsub0000_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X47Y0"
    )
    port map (
      O => nes_scalar_next_addsub0000_0_LOGIC_ONE_11042
    );
  nes_scalar_next_addsub0000_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_0_XORF_11043,
      O => nes_scalar_next_addsub0000(0)
    );
  nes_scalar_next_addsub0000_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y0"
    )
    port map (
      I0 => nes_scalar_next_addsub0000_0_CYINIT_11041,
      I1 => nes_Madd_scalar_next_addsub0000_lut(0),
      O => nes_scalar_next_addsub0000_0_XORF_11043
    );
  nes_scalar_next_addsub0000_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y0"
    )
    port map (
      IA => nes_scalar_next_addsub0000_0_LOGIC_ONE_11042,
      IB => nes_scalar_next_addsub0000_0_CYINIT_11041,
      SEL => nes_scalar_next_addsub0000_0_CYSELF_11032,
      O => nes_Madd_scalar_next_addsub0000_cy_0_Q
    );
  nes_scalar_next_addsub0000_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_0_BXINV_11030,
      O => nes_scalar_next_addsub0000_0_CYINIT_11041
    );
  nes_scalar_next_addsub0000_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Madd_scalar_next_addsub0000_lut(0),
      O => nes_scalar_next_addsub0000_0_CYSELF_11032
    );
  nes_scalar_next_addsub0000_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => nes_scalar_next_addsub0000_0_BXINV_11030
    );
  nes_scalar_next_addsub0000_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_0_XORG_11028,
      O => nes_scalar_next_addsub0000(1)
    );
  nes_scalar_next_addsub0000_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y0"
    )
    port map (
      I0 => nes_Madd_scalar_next_addsub0000_cy_0_Q,
      I1 => nes_scalar_next_addsub0000_0_G,
      O => nes_scalar_next_addsub0000_0_XORG_11028
    );
  nes_scalar_next_addsub0000_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_0_CYMUXG_11027,
      O => nes_Madd_scalar_next_addsub0000_cy_1_Q
    );
  nes_scalar_next_addsub0000_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X47Y0"
    )
    port map (
      IA => nes_scalar_next_addsub0000_0_LOGIC_ZERO_11025,
      IB => nes_Madd_scalar_next_addsub0000_cy_0_Q,
      SEL => nes_scalar_next_addsub0000_0_CYSELG_11016,
      O => nes_scalar_next_addsub0000_0_CYMUXG_11027
    );
  nes_scalar_next_addsub0000_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_0_G,
      O => nes_scalar_next_addsub0000_0_CYSELG_11016
    );
  nes_scalar_next_addsub0000_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y1"
    )
    port map (
      O => nes_scalar_next_addsub0000_2_LOGIC_ZERO_11061
    );
  nes_scalar_next_addsub0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_2_XORF_11081,
      O => nes_scalar_next_addsub0000(2)
    );
  nes_scalar_next_addsub0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y1"
    )
    port map (
      I0 => nes_scalar_next_addsub0000_2_CYINIT_11080,
      I1 => nes_scalar_next_addsub0000_2_F,
      O => nes_scalar_next_addsub0000_2_XORF_11081
    );
  nes_scalar_next_addsub0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y1"
    )
    port map (
      IA => nes_scalar_next_addsub0000_2_LOGIC_ZERO_11061,
      IB => nes_scalar_next_addsub0000_2_CYINIT_11080,
      SEL => nes_scalar_next_addsub0000_2_CYSELF_11067,
      O => nes_Madd_scalar_next_addsub0000_cy_2_Q
    );
  nes_scalar_next_addsub0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y1"
    )
    port map (
      IA => nes_scalar_next_addsub0000_2_LOGIC_ZERO_11061,
      IB => nes_scalar_next_addsub0000_2_LOGIC_ZERO_11061,
      SEL => nes_scalar_next_addsub0000_2_CYSELF_11067,
      O => nes_scalar_next_addsub0000_2_CYMUXF2_11062
    );
  nes_scalar_next_addsub0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Madd_scalar_next_addsub0000_cy_1_Q,
      O => nes_scalar_next_addsub0000_2_CYINIT_11080
    );
  nes_scalar_next_addsub0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_2_F,
      O => nes_scalar_next_addsub0000_2_CYSELF_11067
    );
  nes_scalar_next_addsub0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_2_XORG_11069,
      O => nes_scalar_next_addsub0000(3)
    );
  nes_scalar_next_addsub0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y1"
    )
    port map (
      I0 => nes_Madd_scalar_next_addsub0000_cy_2_Q,
      I1 => nes_scalar_next_addsub0000_2_G,
      O => nes_scalar_next_addsub0000_2_XORG_11069
    );
  nes_scalar_next_addsub0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_2_CYMUXFAST_11066,
      O => nes_Madd_scalar_next_addsub0000_cy_3_Q
    );
  nes_scalar_next_addsub0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Madd_scalar_next_addsub0000_cy_1_Q,
      O => nes_scalar_next_addsub0000_2_FASTCARRY_11064
    );
  nes_scalar_next_addsub0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y1"
    )
    port map (
      I0 => nes_scalar_next_addsub0000_2_CYSELG_11052,
      I1 => nes_scalar_next_addsub0000_2_CYSELF_11067,
      O => nes_scalar_next_addsub0000_2_CYAND_11065
    );
  nes_scalar_next_addsub0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y1"
    )
    port map (
      IA => nes_scalar_next_addsub0000_2_CYMUXG2_11063,
      IB => nes_scalar_next_addsub0000_2_FASTCARRY_11064,
      SEL => nes_scalar_next_addsub0000_2_CYAND_11065,
      O => nes_scalar_next_addsub0000_2_CYMUXFAST_11066
    );
  nes_scalar_next_addsub0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y1"
    )
    port map (
      IA => nes_scalar_next_addsub0000_2_LOGIC_ZERO_11061,
      IB => nes_scalar_next_addsub0000_2_CYMUXF2_11062,
      SEL => nes_scalar_next_addsub0000_2_CYSELG_11052,
      O => nes_scalar_next_addsub0000_2_CYMUXG2_11063
    );
  nes_scalar_next_addsub0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_2_G,
      O => nes_scalar_next_addsub0000_2_CYSELG_11052
    );
  nes_scalar_next_addsub0000_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y2"
    )
    port map (
      O => nes_scalar_next_addsub0000_4_LOGIC_ZERO_11099
    );
  nes_scalar_next_addsub0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_4_XORF_11119,
      O => nes_scalar_next_addsub0000(4)
    );
  nes_scalar_next_addsub0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y2"
    )
    port map (
      I0 => nes_scalar_next_addsub0000_4_CYINIT_11118,
      I1 => nes_scalar_next_addsub0000_4_F,
      O => nes_scalar_next_addsub0000_4_XORF_11119
    );
  nes_scalar_next_addsub0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y2"
    )
    port map (
      IA => nes_scalar_next_addsub0000_4_LOGIC_ZERO_11099,
      IB => nes_scalar_next_addsub0000_4_CYINIT_11118,
      SEL => nes_scalar_next_addsub0000_4_CYSELF_11105,
      O => nes_Madd_scalar_next_addsub0000_cy_4_Q
    );
  nes_scalar_next_addsub0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y2"
    )
    port map (
      IA => nes_scalar_next_addsub0000_4_LOGIC_ZERO_11099,
      IB => nes_scalar_next_addsub0000_4_LOGIC_ZERO_11099,
      SEL => nes_scalar_next_addsub0000_4_CYSELF_11105,
      O => nes_scalar_next_addsub0000_4_CYMUXF2_11100
    );
  nes_scalar_next_addsub0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Madd_scalar_next_addsub0000_cy_3_Q,
      O => nes_scalar_next_addsub0000_4_CYINIT_11118
    );
  nes_scalar_next_addsub0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_4_F,
      O => nes_scalar_next_addsub0000_4_CYSELF_11105
    );
  nes_scalar_next_addsub0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_4_XORG_11107,
      O => nes_scalar_next_addsub0000(5)
    );
  nes_scalar_next_addsub0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y2"
    )
    port map (
      I0 => nes_Madd_scalar_next_addsub0000_cy_4_Q,
      I1 => nes_scalar_next_addsub0000_4_G,
      O => nes_scalar_next_addsub0000_4_XORG_11107
    );
  nes_scalar_next_addsub0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_4_CYMUXFAST_11104,
      O => nes_Madd_scalar_next_addsub0000_cy_5_Q
    );
  nes_scalar_next_addsub0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Madd_scalar_next_addsub0000_cy_3_Q,
      O => nes_scalar_next_addsub0000_4_FASTCARRY_11102
    );
  nes_scalar_next_addsub0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y2"
    )
    port map (
      I0 => nes_scalar_next_addsub0000_4_CYSELG_11090,
      I1 => nes_scalar_next_addsub0000_4_CYSELF_11105,
      O => nes_scalar_next_addsub0000_4_CYAND_11103
    );
  nes_scalar_next_addsub0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y2"
    )
    port map (
      IA => nes_scalar_next_addsub0000_4_CYMUXG2_11101,
      IB => nes_scalar_next_addsub0000_4_FASTCARRY_11102,
      SEL => nes_scalar_next_addsub0000_4_CYAND_11103,
      O => nes_scalar_next_addsub0000_4_CYMUXFAST_11104
    );
  nes_scalar_next_addsub0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y2"
    )
    port map (
      IA => nes_scalar_next_addsub0000_4_LOGIC_ZERO_11099,
      IB => nes_scalar_next_addsub0000_4_CYMUXF2_11100,
      SEL => nes_scalar_next_addsub0000_4_CYSELG_11090,
      O => nes_scalar_next_addsub0000_4_CYMUXG2_11101
    );
  nes_scalar_next_addsub0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_4_G,
      O => nes_scalar_next_addsub0000_4_CYSELG_11090
    );
  nes_scalar_next_addsub0000_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y3"
    )
    port map (
      O => nes_scalar_next_addsub0000_6_LOGIC_ZERO_11137
    );
  nes_scalar_next_addsub0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_6_XORF_11157,
      O => nes_scalar_next_addsub0000(6)
    );
  nes_scalar_next_addsub0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y3"
    )
    port map (
      I0 => nes_scalar_next_addsub0000_6_CYINIT_11156,
      I1 => nes_scalar_next_addsub0000_6_F,
      O => nes_scalar_next_addsub0000_6_XORF_11157
    );
  nes_scalar_next_addsub0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y3"
    )
    port map (
      IA => nes_scalar_next_addsub0000_6_LOGIC_ZERO_11137,
      IB => nes_scalar_next_addsub0000_6_CYINIT_11156,
      SEL => nes_scalar_next_addsub0000_6_CYSELF_11143,
      O => nes_Madd_scalar_next_addsub0000_cy_6_Q
    );
  nes_scalar_next_addsub0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y3"
    )
    port map (
      IA => nes_scalar_next_addsub0000_6_LOGIC_ZERO_11137,
      IB => nes_scalar_next_addsub0000_6_LOGIC_ZERO_11137,
      SEL => nes_scalar_next_addsub0000_6_CYSELF_11143,
      O => nes_scalar_next_addsub0000_6_CYMUXF2_11138
    );
  nes_scalar_next_addsub0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Madd_scalar_next_addsub0000_cy_5_Q,
      O => nes_scalar_next_addsub0000_6_CYINIT_11156
    );
  nes_scalar_next_addsub0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_6_F,
      O => nes_scalar_next_addsub0000_6_CYSELF_11143
    );
  nes_scalar_next_addsub0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_6_XORG_11145,
      O => nes_scalar_next_addsub0000(7)
    );
  nes_scalar_next_addsub0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y3"
    )
    port map (
      I0 => nes_Madd_scalar_next_addsub0000_cy_6_Q,
      I1 => nes_scalar_next_addsub0000_6_G,
      O => nes_scalar_next_addsub0000_6_XORG_11145
    );
  nes_scalar_next_addsub0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Madd_scalar_next_addsub0000_cy_5_Q,
      O => nes_scalar_next_addsub0000_6_FASTCARRY_11140
    );
  nes_scalar_next_addsub0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y3"
    )
    port map (
      I0 => nes_scalar_next_addsub0000_6_CYSELG_11128,
      I1 => nes_scalar_next_addsub0000_6_CYSELF_11143,
      O => nes_scalar_next_addsub0000_6_CYAND_11141
    );
  nes_scalar_next_addsub0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y3"
    )
    port map (
      IA => nes_scalar_next_addsub0000_6_CYMUXG2_11139,
      IB => nes_scalar_next_addsub0000_6_FASTCARRY_11140,
      SEL => nes_scalar_next_addsub0000_6_CYAND_11141,
      O => nes_scalar_next_addsub0000_6_CYMUXFAST_11142
    );
  nes_scalar_next_addsub0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y3"
    )
    port map (
      IA => nes_scalar_next_addsub0000_6_LOGIC_ZERO_11137,
      IB => nes_scalar_next_addsub0000_6_CYMUXF2_11138,
      SEL => nes_scalar_next_addsub0000_6_CYSELG_11128,
      O => nes_scalar_next_addsub0000_6_CYMUXG2_11139
    );
  nes_scalar_next_addsub0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_6_G,
      O => nes_scalar_next_addsub0000_6_CYSELG_11128
    );
  nes_scalar_next_addsub0000_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y4"
    )
    port map (
      O => nes_scalar_next_addsub0000_8_LOGIC_ZERO_11187
    );
  nes_scalar_next_addsub0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_8_XORF_11188,
      O => nes_scalar_next_addsub0000(8)
    );
  nes_scalar_next_addsub0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y4"
    )
    port map (
      I0 => nes_scalar_next_addsub0000_8_CYINIT_11186,
      I1 => nes_scalar_next_addsub0000_8_F,
      O => nes_scalar_next_addsub0000_8_XORF_11188
    );
  nes_scalar_next_addsub0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y4"
    )
    port map (
      IA => nes_scalar_next_addsub0000_8_LOGIC_ZERO_11187,
      IB => nes_scalar_next_addsub0000_8_CYINIT_11186,
      SEL => nes_scalar_next_addsub0000_8_CYSELF_11177,
      O => nes_Madd_scalar_next_addsub0000_cy_8_Q
    );
  nes_scalar_next_addsub0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_6_CYMUXFAST_11142,
      O => nes_scalar_next_addsub0000_8_CYINIT_11186
    );
  nes_scalar_next_addsub0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_8_F,
      O => nes_scalar_next_addsub0000_8_CYSELF_11177
    );
  nes_scalar_next_addsub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_8_XORG_11174,
      O => nes_scalar_next_addsub0000(9)
    );
  nes_scalar_next_addsub0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y4"
    )
    port map (
      I0 => nes_Madd_scalar_next_addsub0000_cy_8_Q,
      I1 => nes_scalar_reg_9_rt_11171,
      O => nes_scalar_next_addsub0000_8_XORG_11174
    );
  U2_Result_0_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X19Y20"
    )
    port map (
      O => U2_Result_0_1_LOGIC_ZERO_11206
    );
  U2_Result_0_1_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X19Y20"
    )
    port map (
      O => U2_Result_0_1_LOGIC_ONE_11223
    );
  U2_Result_0_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_1_XORF_11224,
      O => U2_Result_0_1
    );
  U2_Result_0_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y20"
    )
    port map (
      I0 => U2_Result_0_1_CYINIT_11222,
      I1 => U2_Mcount_hcs_lut_0_1,
      O => U2_Result_0_1_XORF_11224
    );
  U2_Result_0_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y20"
    )
    port map (
      IA => U2_Result_0_1_LOGIC_ONE_11223,
      IB => U2_Result_0_1_CYINIT_11222,
      SEL => U2_Result_0_1_CYSELF_11213,
      O => U2_Mcount_hcs_cy_0_Q
    );
  U2_Result_0_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_1_BXINV_11211,
      O => U2_Result_0_1_CYINIT_11222
    );
  U2_Result_0_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_lut_0_1,
      O => U2_Result_0_1_CYSELF_11213
    );
  U2_Result_0_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U2_Result_0_1_BXINV_11211
    );
  U2_Result_0_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_1_XORG_11209,
      O => U2_Result_1_1
    );
  U2_Result_0_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y20"
    )
    port map (
      I0 => U2_Mcount_hcs_cy_0_Q,
      I1 => U2_Result_0_1_G,
      O => U2_Result_0_1_XORG_11209
    );
  U2_Result_0_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_1_CYMUXG_11208,
      O => U2_Mcount_hcs_cy_1_Q
    );
  U2_Result_0_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X19Y20"
    )
    port map (
      IA => U2_Result_0_1_LOGIC_ZERO_11206,
      IB => U2_Mcount_hcs_cy_0_Q,
      SEL => U2_Result_0_1_CYSELG_11197,
      O => U2_Result_0_1_CYMUXG_11208
    );
  U2_Result_0_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_1_G,
      O => U2_Result_0_1_CYSELG_11197
    );
  U2_Result_2_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X19Y21"
    )
    port map (
      O => U2_Result_2_1_LOGIC_ZERO_11242
    );
  U2_Result_2_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_1_XORF_11262,
      O => U2_Result_2_1
    );
  U2_Result_2_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y21"
    )
    port map (
      I0 => U2_Result_2_1_CYINIT_11261,
      I1 => U2_Result_2_1_F,
      O => U2_Result_2_1_XORF_11262
    );
  U2_Result_2_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y21"
    )
    port map (
      IA => U2_Result_2_1_LOGIC_ZERO_11242,
      IB => U2_Result_2_1_CYINIT_11261,
      SEL => U2_Result_2_1_CYSELF_11248,
      O => U2_Mcount_hcs_cy_2_Q
    );
  U2_Result_2_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y21"
    )
    port map (
      IA => U2_Result_2_1_LOGIC_ZERO_11242,
      IB => U2_Result_2_1_LOGIC_ZERO_11242,
      SEL => U2_Result_2_1_CYSELF_11248,
      O => U2_Result_2_1_CYMUXF2_11243
    );
  U2_Result_2_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_cy_1_Q,
      O => U2_Result_2_1_CYINIT_11261
    );
  U2_Result_2_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_1_F,
      O => U2_Result_2_1_CYSELF_11248
    );
  U2_Result_2_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_1_XORG_11250,
      O => U2_Result_3_1
    );
  U2_Result_2_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y21"
    )
    port map (
      I0 => U2_Mcount_hcs_cy_2_Q,
      I1 => U2_Result_2_1_G,
      O => U2_Result_2_1_XORG_11250
    );
  U2_Result_2_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_1_CYMUXFAST_11247,
      O => U2_Mcount_hcs_cy_3_Q
    );
  U2_Result_2_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_cy_1_Q,
      O => U2_Result_2_1_FASTCARRY_11245
    );
  U2_Result_2_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y21"
    )
    port map (
      I0 => U2_Result_2_1_CYSELG_11233,
      I1 => U2_Result_2_1_CYSELF_11248,
      O => U2_Result_2_1_CYAND_11246
    );
  U2_Result_2_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y21"
    )
    port map (
      IA => U2_Result_2_1_CYMUXG2_11244,
      IB => U2_Result_2_1_FASTCARRY_11245,
      SEL => U2_Result_2_1_CYAND_11246,
      O => U2_Result_2_1_CYMUXFAST_11247
    );
  U2_Result_2_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y21"
    )
    port map (
      IA => U2_Result_2_1_LOGIC_ZERO_11242,
      IB => U2_Result_2_1_CYMUXF2_11243,
      SEL => U2_Result_2_1_CYSELG_11233,
      O => U2_Result_2_1_CYMUXG2_11244
    );
  U2_Result_2_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_1_G,
      O => U2_Result_2_1_CYSELG_11233
    );
  U2_Result_4_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X19Y22"
    )
    port map (
      O => U2_Result_4_1_LOGIC_ZERO_11280
    );
  U2_Result_4_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_1_XORF_11300,
      O => U2_Result_4_1
    );
  U2_Result_4_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y22"
    )
    port map (
      I0 => U2_Result_4_1_CYINIT_11299,
      I1 => U2_Result_4_1_F,
      O => U2_Result_4_1_XORF_11300
    );
  U2_Result_4_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y22"
    )
    port map (
      IA => U2_Result_4_1_LOGIC_ZERO_11280,
      IB => U2_Result_4_1_CYINIT_11299,
      SEL => U2_Result_4_1_CYSELF_11286,
      O => U2_Mcount_hcs_cy_4_Q
    );
  U2_Result_4_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y22"
    )
    port map (
      IA => U2_Result_4_1_LOGIC_ZERO_11280,
      IB => U2_Result_4_1_LOGIC_ZERO_11280,
      SEL => U2_Result_4_1_CYSELF_11286,
      O => U2_Result_4_1_CYMUXF2_11281
    );
  U2_Result_4_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_cy_3_Q,
      O => U2_Result_4_1_CYINIT_11299
    );
  U2_Result_4_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_1_F,
      O => U2_Result_4_1_CYSELF_11286
    );
  U2_Result_4_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_1_XORG_11288,
      O => U2_Result_5_1
    );
  U2_Result_4_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y22"
    )
    port map (
      I0 => U2_Mcount_hcs_cy_4_Q,
      I1 => U2_Result_4_1_G,
      O => U2_Result_4_1_XORG_11288
    );
  U2_Result_4_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_1_CYMUXFAST_11285,
      O => U2_Mcount_hcs_cy_5_Q
    );
  U2_Result_4_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_cy_3_Q,
      O => U2_Result_4_1_FASTCARRY_11283
    );
  U2_Result_4_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y22"
    )
    port map (
      I0 => U2_Result_4_1_CYSELG_11271,
      I1 => U2_Result_4_1_CYSELF_11286,
      O => U2_Result_4_1_CYAND_11284
    );
  U2_Result_4_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y22"
    )
    port map (
      IA => U2_Result_4_1_CYMUXG2_11282,
      IB => U2_Result_4_1_FASTCARRY_11283,
      SEL => U2_Result_4_1_CYAND_11284,
      O => U2_Result_4_1_CYMUXFAST_11285
    );
  U2_Result_4_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y22"
    )
    port map (
      IA => U2_Result_4_1_LOGIC_ZERO_11280,
      IB => U2_Result_4_1_CYMUXF2_11281,
      SEL => U2_Result_4_1_CYSELG_11271,
      O => U2_Result_4_1_CYMUXG2_11282
    );
  U2_Result_4_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_1_G,
      O => U2_Result_4_1_CYSELG_11271
    );
  U2_Result_6_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X19Y23"
    )
    port map (
      O => U2_Result_6_1_LOGIC_ZERO_11318
    );
  U2_Result_6_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_1_XORF_11338,
      O => U2_Result_6_1
    );
  U2_Result_6_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y23"
    )
    port map (
      I0 => U2_Result_6_1_CYINIT_11337,
      I1 => U2_Result_6_1_F,
      O => U2_Result_6_1_XORF_11338
    );
  U2_Result_6_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y23"
    )
    port map (
      IA => U2_Result_6_1_LOGIC_ZERO_11318,
      IB => U2_Result_6_1_CYINIT_11337,
      SEL => U2_Result_6_1_CYSELF_11324,
      O => U2_Mcount_hcs_cy_6_Q
    );
  U2_Result_6_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y23"
    )
    port map (
      IA => U2_Result_6_1_LOGIC_ZERO_11318,
      IB => U2_Result_6_1_LOGIC_ZERO_11318,
      SEL => U2_Result_6_1_CYSELF_11324,
      O => U2_Result_6_1_CYMUXF2_11319
    );
  U2_Result_6_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_cy_5_Q,
      O => U2_Result_6_1_CYINIT_11337
    );
  U2_Result_6_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_1_F,
      O => U2_Result_6_1_CYSELF_11324
    );
  U2_Result_6_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_1_XORG_11326,
      O => U2_Result_7_1
    );
  U2_Result_6_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y23"
    )
    port map (
      I0 => U2_Mcount_hcs_cy_6_Q,
      I1 => U2_Result_6_1_G,
      O => U2_Result_6_1_XORG_11326
    );
  U2_Result_6_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_cy_5_Q,
      O => U2_Result_6_1_FASTCARRY_11321
    );
  U2_Result_6_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y23"
    )
    port map (
      I0 => U2_Result_6_1_CYSELG_11309,
      I1 => U2_Result_6_1_CYSELF_11324,
      O => U2_Result_6_1_CYAND_11322
    );
  U2_Result_6_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y23"
    )
    port map (
      IA => U2_Result_6_1_CYMUXG2_11320,
      IB => U2_Result_6_1_FASTCARRY_11321,
      SEL => U2_Result_6_1_CYAND_11322,
      O => U2_Result_6_1_CYMUXFAST_11323
    );
  U2_Result_6_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y23"
    )
    port map (
      IA => U2_Result_6_1_LOGIC_ZERO_11318,
      IB => U2_Result_6_1_CYMUXF2_11319,
      SEL => U2_Result_6_1_CYSELG_11309,
      O => U2_Result_6_1_CYMUXG2_11320
    );
  U2_Result_6_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_1_G,
      O => U2_Result_6_1_CYSELG_11309
    );
  U2_Result_8_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X19Y24"
    )
    port map (
      O => U2_Result_8_1_LOGIC_ZERO_11368
    );
  U2_Result_8_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_1_XORF_11369,
      O => U2_Result_8_1
    );
  U2_Result_8_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y24"
    )
    port map (
      I0 => U2_Result_8_1_CYINIT_11367,
      I1 => U2_Result_8_1_F,
      O => U2_Result_8_1_XORF_11369
    );
  U2_Result_8_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y24"
    )
    port map (
      IA => U2_Result_8_1_LOGIC_ZERO_11368,
      IB => U2_Result_8_1_CYINIT_11367,
      SEL => U2_Result_8_1_CYSELF_11358,
      O => U2_Mcount_hcs_cy_8_Q
    );
  U2_Result_8_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_1_CYMUXFAST_11323,
      O => U2_Result_8_1_CYINIT_11367
    );
  U2_Result_8_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_1_F,
      O => U2_Result_8_1_CYSELF_11358
    );
  U2_Result_8_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_1_XORG_11355,
      O => U2_Result_9_1
    );
  U2_Result_8_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y24"
    )
    port map (
      I0 => U2_Mcount_hcs_cy_8_Q,
      I1 => U2_hcs_9_rt_11352,
      O => U2_Result_8_1_XORG_11355
    );
  U2_hcs_9_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X19Y24"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_hcs_9_rt_11352
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X15Y63"
    )
    port map (
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_1_LOGIC_ZERO_11400
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y63"
    )
    port map (
      IA => U3_Mcompar_spriteonB1_cmp_ge0000_cy_1_LOGIC_ZERO_11400,
      IB => U3_Mcompar_spriteonB1_cmp_ge0000_cy_1_CYINIT_11399,
      SEL => U3_Mcompar_spriteonB1_cmp_ge0000_cy_1_CYSELF_11390,
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy(0)
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB1_cmp_ge0000_cy_1_BXINV_11388,
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_1_CYINIT_11399
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB1_cmp_ge0000_cy_1_F,
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_1_CYSELF_11390
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_1_BXINV_11388
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X15Y63"
    )
    port map (
      IA => U3_Mcompar_spriteonB1_cmp_ge0000_cy_1_CY0G_11385,
      IB => U3_Mcompar_spriteonB1_cmp_ge0000_cy(0),
      SEL => U3_Mcompar_spriteonB1_cmp_ge0000_cy_1_CYSELG_11377,
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_1_CYMUXG_11387
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X15Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_1_CY0G_11385
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB1_cmp_ge0000_lut(1),
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_1_CYSELG_11377
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y64"
    )
    port map (
      IA => U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CY0F_11431,
      IB => U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CY0F_11431,
      SEL => U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CYSELF_11423,
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CYMUXF2_11418
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X15Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CY0F_11431
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB1_cmp_ge0000_lut(2),
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CYSELF_11423
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X15Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB1_cmp_ge0000_cy_1_CYMUXG_11387,
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_FASTCARRY_11420
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X15Y64"
    )
    port map (
      I0 => U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CYSELG_11411,
      I1 => U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CYSELF_11423,
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CYAND_11421
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X15Y64"
    )
    port map (
      IA => U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CYMUXG2_11419,
      IB => U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_FASTCARRY_11420,
      SEL => U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CYAND_11421,
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CYMUXFAST_11422
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y64"
    )
    port map (
      IA => U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CY0G_11417,
      IB => U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CYMUXF2_11418,
      SEL => U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CYSELG_11411,
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CYMUXG2_11419
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X15Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CY0G_11417
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB1_cmp_ge0000_lut(3),
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CYSELG_11411
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y65"
    )
    port map (
      IA => U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CY0F_11462,
      IB => U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CY0F_11462,
      SEL => U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CYSELF_11454,
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CYMUXF2_11449
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X15Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CY0F_11462
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB1_cmp_ge0000_lut(4),
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CYSELF_11454
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X15Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB1_cmp_ge0000_cy_3_CYMUXFAST_11422,
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_FASTCARRY_11451
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X15Y65"
    )
    port map (
      I0 => U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CYSELG_11442,
      I1 => U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CYSELF_11454,
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CYAND_11452
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X15Y65"
    )
    port map (
      IA => U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CYMUXG2_11450,
      IB => U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_FASTCARRY_11451,
      SEL => U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CYAND_11452,
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CYMUXFAST_11453
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y65"
    )
    port map (
      IA => U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CY0G_11448,
      IB => U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CYMUXF2_11449,
      SEL => U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CYSELG_11442,
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CYMUXG2_11450
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X15Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(5),
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CY0G_11448
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB1_cmp_ge0000_lut(5),
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CYSELG_11442
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y66"
    )
    port map (
      IA => U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CY0F_11493,
      IB => U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CY0F_11493,
      SEL => U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CYSELF_11485,
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CYMUXF2_11480
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X15Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(6),
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CY0F_11493
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB1_cmp_ge0000_lut(6),
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CYSELF_11485
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X15Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB1_cmp_ge0000_cy_5_CYMUXFAST_11453,
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_FASTCARRY_11482
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X15Y66"
    )
    port map (
      I0 => U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CYSELG_11473,
      I1 => U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CYSELF_11485,
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CYAND_11483
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X15Y66"
    )
    port map (
      IA => U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CYMUXG2_11481,
      IB => U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_FASTCARRY_11482,
      SEL => U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CYAND_11483,
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CYMUXFAST_11484
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y66"
    )
    port map (
      IA => U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CY0G_11479,
      IB => U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CYMUXF2_11480,
      SEL => U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CYSELG_11473,
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CYMUXG2_11481
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X15Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(7),
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CY0G_11479
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB1_cmp_ge0000_lut(7),
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CYSELG_11473
    );
  U3_spriteonB1_cmp_ge0000_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X15Y67"
    )
    port map (
      O => U3_spriteonB1_cmp_ge0000_LOGIC_ONE_11508
    );
  U3_spriteonB1_cmp_ge0000_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y67"
    )
    port map (
      IA => U3_spriteonB1_cmp_ge0000_LOGIC_ONE_11508,
      IB => U3_spriteonB1_cmp_ge0000_CYINIT_11507,
      SEL => U3_spriteonB1_cmp_ge0000_CYSELF_11499,
      O => U3_spriteonB1_cmp_ge0000
    );
  U3_spriteonB1_cmp_ge0000_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB1_cmp_ge0000_cy_7_CYMUXFAST_11484,
      O => U3_spriteonB1_cmp_ge0000_CYINIT_11507
    );
  U3_spriteonB1_cmp_ge0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonB1_cmp_ge0000_lut(8),
      O => U3_spriteonB1_cmp_ge0000_CYSELF_11499
    );
  screenstate_Result_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X3Y14"
    )
    port map (
      O => screenstate_Result_0_LOGIC_ZERO_11525
    );
  screenstate_Result_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X3Y14"
    )
    port map (
      O => screenstate_Result_0_LOGIC_ONE_11542
    );
  screenstate_Result_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_Result_0_XORF_11543,
      O => screenstate_Result(0)
    );
  screenstate_Result_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y14"
    )
    port map (
      I0 => screenstate_Result_0_CYINIT_11541,
      I1 => screenstate_Mcount_sig_hill3_lut_0_1,
      O => screenstate_Result_0_XORF_11543
    );
  screenstate_Result_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y14"
    )
    port map (
      IA => screenstate_Result_0_LOGIC_ONE_11542,
      IB => screenstate_Result_0_CYINIT_11541,
      SEL => screenstate_Result_0_CYSELF_11532,
      O => screenstate_Mcount_sig_hill3_cy_0_Q
    );
  screenstate_Result_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_Result_0_BXINV_11530,
      O => screenstate_Result_0_CYINIT_11541
    );
  screenstate_Result_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_Mcount_sig_hill3_lut_0_1,
      O => screenstate_Result_0_CYSELF_11532
    );
  screenstate_Result_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => screenstate_Result_0_BXINV_11530
    );
  screenstate_Result_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_Result_0_XORG_11528,
      O => screenstate_Result(1)
    );
  screenstate_Result_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y14"
    )
    port map (
      I0 => screenstate_Mcount_sig_hill3_cy_0_Q,
      I1 => screenstate_Result_0_G,
      O => screenstate_Result_0_XORG_11528
    );
  screenstate_Result_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_Result_0_CYMUXG_11527,
      O => screenstate_Mcount_sig_hill3_cy_1_Q
    );
  screenstate_Result_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X3Y14"
    )
    port map (
      IA => screenstate_Result_0_LOGIC_ZERO_11525,
      IB => screenstate_Mcount_sig_hill3_cy_0_Q,
      SEL => screenstate_Result_0_CYSELG_11516,
      O => screenstate_Result_0_CYMUXG_11527
    );
  screenstate_Result_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_Result_0_G,
      O => screenstate_Result_0_CYSELG_11516
    );
  screenstate_Result_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X3Y15"
    )
    port map (
      O => screenstate_Result_2_LOGIC_ZERO_11561
    );
  screenstate_Result_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_Result_2_XORF_11581,
      O => screenstate_Result(2)
    );
  screenstate_Result_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y15"
    )
    port map (
      I0 => screenstate_Result_2_CYINIT_11580,
      I1 => screenstate_Result_2_F,
      O => screenstate_Result_2_XORF_11581
    );
  screenstate_Result_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y15"
    )
    port map (
      IA => screenstate_Result_2_LOGIC_ZERO_11561,
      IB => screenstate_Result_2_CYINIT_11580,
      SEL => screenstate_Result_2_CYSELF_11567,
      O => screenstate_Mcount_sig_hill3_cy_2_Q
    );
  screenstate_Result_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y15"
    )
    port map (
      IA => screenstate_Result_2_LOGIC_ZERO_11561,
      IB => screenstate_Result_2_LOGIC_ZERO_11561,
      SEL => screenstate_Result_2_CYSELF_11567,
      O => screenstate_Result_2_CYMUXF2_11562
    );
  screenstate_Result_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_Mcount_sig_hill3_cy_1_Q,
      O => screenstate_Result_2_CYINIT_11580
    );
  screenstate_Result_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_Result_2_F,
      O => screenstate_Result_2_CYSELF_11567
    );
  screenstate_Result_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_Result_2_XORG_11569,
      O => screenstate_Result(3)
    );
  screenstate_Result_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y15"
    )
    port map (
      I0 => screenstate_Mcount_sig_hill3_cy_2_Q,
      I1 => screenstate_Result_2_G,
      O => screenstate_Result_2_XORG_11569
    );
  screenstate_Result_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_Result_2_CYMUXFAST_11566,
      O => screenstate_Mcount_sig_hill3_cy_3_Q
    );
  screenstate_Result_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_Mcount_sig_hill3_cy_1_Q,
      O => screenstate_Result_2_FASTCARRY_11564
    );
  screenstate_Result_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y15"
    )
    port map (
      I0 => screenstate_Result_2_CYSELG_11552,
      I1 => screenstate_Result_2_CYSELF_11567,
      O => screenstate_Result_2_CYAND_11565
    );
  screenstate_Result_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y15"
    )
    port map (
      IA => screenstate_Result_2_CYMUXG2_11563,
      IB => screenstate_Result_2_FASTCARRY_11564,
      SEL => screenstate_Result_2_CYAND_11565,
      O => screenstate_Result_2_CYMUXFAST_11566
    );
  screenstate_Result_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y15"
    )
    port map (
      IA => screenstate_Result_2_LOGIC_ZERO_11561,
      IB => screenstate_Result_2_CYMUXF2_11562,
      SEL => screenstate_Result_2_CYSELG_11552,
      O => screenstate_Result_2_CYMUXG2_11563
    );
  screenstate_Result_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_Result_2_G,
      O => screenstate_Result_2_CYSELG_11552
    );
  screenstate_Result_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X3Y16"
    )
    port map (
      O => screenstate_Result_4_LOGIC_ZERO_11599
    );
  screenstate_Result_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_Result_4_XORF_11619,
      O => screenstate_Result(4)
    );
  screenstate_Result_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y16"
    )
    port map (
      I0 => screenstate_Result_4_CYINIT_11618,
      I1 => screenstate_Result_4_F,
      O => screenstate_Result_4_XORF_11619
    );
  screenstate_Result_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y16"
    )
    port map (
      IA => screenstate_Result_4_LOGIC_ZERO_11599,
      IB => screenstate_Result_4_CYINIT_11618,
      SEL => screenstate_Result_4_CYSELF_11605,
      O => screenstate_Mcount_sig_hill3_cy_4_Q
    );
  screenstate_Result_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y16"
    )
    port map (
      IA => screenstate_Result_4_LOGIC_ZERO_11599,
      IB => screenstate_Result_4_LOGIC_ZERO_11599,
      SEL => screenstate_Result_4_CYSELF_11605,
      O => screenstate_Result_4_CYMUXF2_11600
    );
  screenstate_Result_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_Mcount_sig_hill3_cy_3_Q,
      O => screenstate_Result_4_CYINIT_11618
    );
  screenstate_Result_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_Result_4_F,
      O => screenstate_Result_4_CYSELF_11605
    );
  screenstate_Result_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_Result_4_XORG_11607,
      O => screenstate_Result(5)
    );
  screenstate_Result_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y16"
    )
    port map (
      I0 => screenstate_Mcount_sig_hill3_cy_4_Q,
      I1 => screenstate_Result_4_G,
      O => screenstate_Result_4_XORG_11607
    );
  screenstate_Result_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_Mcount_sig_hill3_cy_3_Q,
      O => screenstate_Result_4_FASTCARRY_11602
    );
  screenstate_Result_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y16"
    )
    port map (
      I0 => screenstate_Result_4_CYSELG_11590,
      I1 => screenstate_Result_4_CYSELF_11605,
      O => screenstate_Result_4_CYAND_11603
    );
  screenstate_Result_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y16"
    )
    port map (
      IA => screenstate_Result_4_CYMUXG2_11601,
      IB => screenstate_Result_4_FASTCARRY_11602,
      SEL => screenstate_Result_4_CYAND_11603,
      O => screenstate_Result_4_CYMUXFAST_11604
    );
  screenstate_Result_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y16"
    )
    port map (
      IA => screenstate_Result_4_LOGIC_ZERO_11599,
      IB => screenstate_Result_4_CYMUXF2_11600,
      SEL => screenstate_Result_4_CYSELG_11590,
      O => screenstate_Result_4_CYMUXG2_11601
    );
  screenstate_Result_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_Result_4_G,
      O => screenstate_Result_4_CYSELG_11590
    );
  screenstate_Result_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X3Y17"
    )
    port map (
      O => screenstate_Result_6_LOGIC_ZERO_11649
    );
  screenstate_Result_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_Result_6_XORF_11650,
      O => screenstate_Result(6)
    );
  screenstate_Result_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y17"
    )
    port map (
      I0 => screenstate_Result_6_CYINIT_11648,
      I1 => screenstate_Result_6_F,
      O => screenstate_Result_6_XORF_11650
    );
  screenstate_Result_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y17"
    )
    port map (
      IA => screenstate_Result_6_LOGIC_ZERO_11649,
      IB => screenstate_Result_6_CYINIT_11648,
      SEL => screenstate_Result_6_CYSELF_11639,
      O => screenstate_Mcount_sig_hill3_cy_6_Q
    );
  screenstate_Result_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_Result_4_CYMUXFAST_11604,
      O => screenstate_Result_6_CYINIT_11648
    );
  screenstate_Result_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_Result_6_F,
      O => screenstate_Result_6_CYSELF_11639
    );
  screenstate_Result_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_Result_6_XORG_11636,
      O => screenstate_Result(7)
    );
  screenstate_Result_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y17"
    )
    port map (
      I0 => screenstate_Mcount_sig_hill3_cy_6_Q,
      I1 => screenstate_sig_hill3_7_rt_11633,
      O => screenstate_Result_6_XORG_11636
    );
  nes_Result_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y6"
    )
    port map (
      O => nes_Result_0_LOGIC_ZERO_11668
    );
  nes_Result_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X67Y6"
    )
    port map (
      O => nes_Result_0_LOGIC_ONE_11685
    );
  nes_Result_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_0_XORF_11686,
      O => nes_Result(0)
    );
  nes_Result_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y6"
    )
    port map (
      I0 => nes_Result_0_CYINIT_11684,
      I1 => nes_Mcount_counter_reg_lut(0),
      O => nes_Result_0_XORF_11686
    );
  nes_Result_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y6"
    )
    port map (
      IA => nes_Result_0_LOGIC_ONE_11685,
      IB => nes_Result_0_CYINIT_11684,
      SEL => nes_Result_0_CYSELF_11675,
      O => nes_Mcount_counter_reg_cy_0_Q
    );
  nes_Result_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_0_BXINV_11673,
      O => nes_Result_0_CYINIT_11684
    );
  nes_Result_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_lut(0),
      O => nes_Result_0_CYSELF_11675
    );
  nes_Result_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => nes_Result_0_BXINV_11673
    );
  nes_Result_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_0_XORG_11671,
      O => nes_Result(1)
    );
  nes_Result_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y6"
    )
    port map (
      I0 => nes_Mcount_counter_reg_cy_0_Q,
      I1 => nes_Result_0_G,
      O => nes_Result_0_XORG_11671
    );
  nes_Result_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_0_CYMUXG_11670,
      O => nes_Mcount_counter_reg_cy_1_Q
    );
  nes_Result_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X67Y6"
    )
    port map (
      IA => nes_Result_0_LOGIC_ZERO_11668,
      IB => nes_Mcount_counter_reg_cy_0_Q,
      SEL => nes_Result_0_CYSELG_11659,
      O => nes_Result_0_CYMUXG_11670
    );
  nes_Result_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_0_G,
      O => nes_Result_0_CYSELG_11659
    );
  nes_Result_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y7"
    )
    port map (
      O => nes_Result_2_LOGIC_ZERO_11704
    );
  nes_Result_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_2_XORF_11724,
      O => nes_Result(2)
    );
  nes_Result_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y7"
    )
    port map (
      I0 => nes_Result_2_CYINIT_11723,
      I1 => nes_Result_2_F,
      O => nes_Result_2_XORF_11724
    );
  nes_Result_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y7"
    )
    port map (
      IA => nes_Result_2_LOGIC_ZERO_11704,
      IB => nes_Result_2_CYINIT_11723,
      SEL => nes_Result_2_CYSELF_11710,
      O => nes_Mcount_counter_reg_cy_2_Q
    );
  nes_Result_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y7"
    )
    port map (
      IA => nes_Result_2_LOGIC_ZERO_11704,
      IB => nes_Result_2_LOGIC_ZERO_11704,
      SEL => nes_Result_2_CYSELF_11710,
      O => nes_Result_2_CYMUXF2_11705
    );
  nes_Result_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_cy_1_Q,
      O => nes_Result_2_CYINIT_11723
    );
  nes_Result_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_2_F,
      O => nes_Result_2_CYSELF_11710
    );
  nes_Result_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_2_XORG_11712,
      O => nes_Result(3)
    );
  nes_Result_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y7"
    )
    port map (
      I0 => nes_Mcount_counter_reg_cy_2_Q,
      I1 => nes_Result_2_G,
      O => nes_Result_2_XORG_11712
    );
  nes_Result_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_2_CYMUXFAST_11709,
      O => nes_Mcount_counter_reg_cy_3_Q
    );
  nes_Result_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X67Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_cy_1_Q,
      O => nes_Result_2_FASTCARRY_11707
    );
  nes_Result_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X67Y7"
    )
    port map (
      I0 => nes_Result_2_CYSELG_11695,
      I1 => nes_Result_2_CYSELF_11710,
      O => nes_Result_2_CYAND_11708
    );
  nes_Result_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X67Y7"
    )
    port map (
      IA => nes_Result_2_CYMUXG2_11706,
      IB => nes_Result_2_FASTCARRY_11707,
      SEL => nes_Result_2_CYAND_11708,
      O => nes_Result_2_CYMUXFAST_11709
    );
  nes_Result_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y7"
    )
    port map (
      IA => nes_Result_2_LOGIC_ZERO_11704,
      IB => nes_Result_2_CYMUXF2_11705,
      SEL => nes_Result_2_CYSELG_11695,
      O => nes_Result_2_CYMUXG2_11706
    );
  nes_Result_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_2_G,
      O => nes_Result_2_CYSELG_11695
    );
  nes_Result_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y8"
    )
    port map (
      O => nes_Result_4_LOGIC_ZERO_11742
    );
  nes_Result_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_4_XORF_11762,
      O => nes_Result(4)
    );
  nes_Result_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y8"
    )
    port map (
      I0 => nes_Result_4_CYINIT_11761,
      I1 => nes_Result_4_F,
      O => nes_Result_4_XORF_11762
    );
  nes_Result_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y8"
    )
    port map (
      IA => nes_Result_4_LOGIC_ZERO_11742,
      IB => nes_Result_4_CYINIT_11761,
      SEL => nes_Result_4_CYSELF_11748,
      O => nes_Mcount_counter_reg_cy_4_Q
    );
  nes_Result_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y8"
    )
    port map (
      IA => nes_Result_4_LOGIC_ZERO_11742,
      IB => nes_Result_4_LOGIC_ZERO_11742,
      SEL => nes_Result_4_CYSELF_11748,
      O => nes_Result_4_CYMUXF2_11743
    );
  nes_Result_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_cy_3_Q,
      O => nes_Result_4_CYINIT_11761
    );
  nes_Result_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_4_F,
      O => nes_Result_4_CYSELF_11748
    );
  nes_Result_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_4_XORG_11750,
      O => nes_Result(5)
    );
  nes_Result_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y8"
    )
    port map (
      I0 => nes_Mcount_counter_reg_cy_4_Q,
      I1 => nes_Result_4_G,
      O => nes_Result_4_XORG_11750
    );
  nes_Result_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_4_CYMUXFAST_11747,
      O => nes_Mcount_counter_reg_cy_5_Q
    );
  nes_Result_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X67Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_cy_3_Q,
      O => nes_Result_4_FASTCARRY_11745
    );
  nes_Result_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X67Y8"
    )
    port map (
      I0 => nes_Result_4_CYSELG_11733,
      I1 => nes_Result_4_CYSELF_11748,
      O => nes_Result_4_CYAND_11746
    );
  nes_Result_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X67Y8"
    )
    port map (
      IA => nes_Result_4_CYMUXG2_11744,
      IB => nes_Result_4_FASTCARRY_11745,
      SEL => nes_Result_4_CYAND_11746,
      O => nes_Result_4_CYMUXFAST_11747
    );
  nes_Result_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y8"
    )
    port map (
      IA => nes_Result_4_LOGIC_ZERO_11742,
      IB => nes_Result_4_CYMUXF2_11743,
      SEL => nes_Result_4_CYSELG_11733,
      O => nes_Result_4_CYMUXG2_11744
    );
  nes_Result_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_4_G,
      O => nes_Result_4_CYSELG_11733
    );
  nes_Result_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y9"
    )
    port map (
      O => nes_Result_6_LOGIC_ZERO_11780
    );
  nes_Result_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_6_XORF_11800,
      O => nes_Result(6)
    );
  nes_Result_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y9"
    )
    port map (
      I0 => nes_Result_6_CYINIT_11799,
      I1 => nes_Result_6_F,
      O => nes_Result_6_XORF_11800
    );
  nes_Result_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y9"
    )
    port map (
      IA => nes_Result_6_LOGIC_ZERO_11780,
      IB => nes_Result_6_CYINIT_11799,
      SEL => nes_Result_6_CYSELF_11786,
      O => nes_Mcount_counter_reg_cy_6_Q
    );
  nes_Result_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y9"
    )
    port map (
      IA => nes_Result_6_LOGIC_ZERO_11780,
      IB => nes_Result_6_LOGIC_ZERO_11780,
      SEL => nes_Result_6_CYSELF_11786,
      O => nes_Result_6_CYMUXF2_11781
    );
  nes_Result_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_cy_5_Q,
      O => nes_Result_6_CYINIT_11799
    );
  nes_Result_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_6_F,
      O => nes_Result_6_CYSELF_11786
    );
  nes_Result_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_6_XORG_11788,
      O => nes_Result(7)
    );
  nes_Result_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y9"
    )
    port map (
      I0 => nes_Mcount_counter_reg_cy_6_Q,
      I1 => nes_Result_6_G,
      O => nes_Result_6_XORG_11788
    );
  nes_Result_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X67Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_cy_5_Q,
      O => nes_Result_6_FASTCARRY_11783
    );
  nes_Result_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X67Y9"
    )
    port map (
      I0 => nes_Result_6_CYSELG_11771,
      I1 => nes_Result_6_CYSELF_11786,
      O => nes_Result_6_CYAND_11784
    );
  nes_Result_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X67Y9"
    )
    port map (
      IA => nes_Result_6_CYMUXG2_11782,
      IB => nes_Result_6_FASTCARRY_11783,
      SEL => nes_Result_6_CYAND_11784,
      O => nes_Result_6_CYMUXFAST_11785
    );
  nes_Result_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y9"
    )
    port map (
      IA => nes_Result_6_LOGIC_ZERO_11780,
      IB => nes_Result_6_CYMUXF2_11781,
      SEL => nes_Result_6_CYSELG_11771,
      O => nes_Result_6_CYMUXG2_11782
    );
  nes_Result_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_6_G,
      O => nes_Result_6_CYSELG_11771
    );
  nes_Result_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y10"
    )
    port map (
      O => nes_Result_8_LOGIC_ZERO_11830
    );
  nes_Result_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_8_XORF_11831,
      O => nes_Result(8)
    );
  nes_Result_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y10"
    )
    port map (
      I0 => nes_Result_8_CYINIT_11829,
      I1 => nes_Result_8_F,
      O => nes_Result_8_XORF_11831
    );
  nes_Result_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y10"
    )
    port map (
      IA => nes_Result_8_LOGIC_ZERO_11830,
      IB => nes_Result_8_CYINIT_11829,
      SEL => nes_Result_8_CYSELF_11820,
      O => nes_Mcount_counter_reg_cy_8_Q
    );
  nes_Result_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_6_CYMUXFAST_11785,
      O => nes_Result_8_CYINIT_11829
    );
  nes_Result_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_8_F,
      O => nes_Result_8_CYSELF_11820
    );
  nes_Result_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_8_XORG_11817,
      O => nes_Result(9)
    );
  nes_Result_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y10"
    )
    port map (
      I0 => nes_Mcount_counter_reg_cy_8_Q,
      I1 => nes_counter_reg_9_rt_11814,
      O => nes_Result_8_XORG_11817
    );
  nes_counter_reg_9_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y10"
    )
    port map (
      ADR0 => nes_counter_reg(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_counter_reg_9_rt_11814
    );
  U3_Q_0_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X25Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_0_SRINV_11842,
      O => U3_Q_0_FFY_RST
    );
  U3_q_1 : X_FF
    generic map(
      LOC => "SLICE_X25Y83",
      INIT => '0'
    )
    port map (
      I => U3_Q_0_DYMUX_11858,
      CE => VCC,
      CLK => U3_Q_0_CLKINV_11841,
      SET => GND,
      RST => U3_Q_0_FFY_RST,
      O => U3_Q_1_6524
    );
  U3_Mcount_q_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X25Y83"
    )
    port map (
      ADR0 => U3_Q_0_6523,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcount_q_lut(0)
    );
  U3_Q_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y83"
    )
    port map (
      O => U3_Q_0_LOGIC_ZERO_11853
    );
  U3_Q_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X25Y83"
    )
    port map (
      O => U3_Q_0_LOGIC_ONE_11877
    );
  U3_Q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_0_XORF_11878,
      O => U3_Q_0_DXMUX_11880
    );
  U3_Q_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y83"
    )
    port map (
      I0 => U3_Q_0_CYINIT_11876,
      I1 => U3_Mcount_q_lut(0),
      O => U3_Q_0_XORF_11878
    );
  U3_Q_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y83"
    )
    port map (
      IA => U3_Q_0_LOGIC_ONE_11877,
      IB => U3_Q_0_CYINIT_11876,
      SEL => U3_Q_0_CYSELF_11867,
      O => U3_Mcount_q_cy_0_Q
    );
  U3_Q_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_0_BXINV_11865,
      O => U3_Q_0_CYINIT_11876
    );
  U3_Q_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_lut(0),
      O => U3_Q_0_CYSELF_11867
    );
  U3_Q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U3_Q_0_BXINV_11865
    );
  U3_Q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_0_XORG_11856,
      O => U3_Q_0_DYMUX_11858
    );
  U3_Q_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y83"
    )
    port map (
      I0 => U3_Mcount_q_cy_0_Q,
      I1 => U3_Q_0_G,
      O => U3_Q_0_XORG_11856
    );
  U3_Q_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_0_CYMUXG_11855,
      O => U3_Mcount_q_cy_1_Q
    );
  U3_Q_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X25Y83"
    )
    port map (
      IA => U3_Q_0_LOGIC_ZERO_11853,
      IB => U3_Mcount_q_cy_0_Q,
      SEL => U3_Q_0_CYSELG_11844,
      O => U3_Q_0_CYMUXG_11855
    );
  U3_Q_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_0_G,
      O => U3_Q_0_CYSELG_11844
    );
  U3_Q_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => U3_Q_0_SRINV_11842
    );
  U3_Q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U3_Q_0_CLKINV_11841
    );
  U3_Q_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y84"
    )
    port map (
      O => U3_Q_2_LOGIC_ZERO_11907
    );
  U3_Q_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_2_XORF_11934,
      O => U3_Q_2_DXMUX_11936
    );
  U3_Q_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y84"
    )
    port map (
      I0 => U3_Q_2_CYINIT_11933,
      I1 => U3_Q_2_F,
      O => U3_Q_2_XORF_11934
    );
  U3_Q_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y84"
    )
    port map (
      IA => U3_Q_2_LOGIC_ZERO_11907,
      IB => U3_Q_2_CYINIT_11933,
      SEL => U3_Q_2_CYSELF_11913,
      O => U3_Mcount_q_cy_2_Q
    );
  U3_Q_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y84"
    )
    port map (
      IA => U3_Q_2_LOGIC_ZERO_11907,
      IB => U3_Q_2_LOGIC_ZERO_11907,
      SEL => U3_Q_2_CYSELF_11913,
      O => U3_Q_2_CYMUXF2_11908
    );
  U3_Q_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy_1_Q,
      O => U3_Q_2_CYINIT_11933
    );
  U3_Q_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_2_F,
      O => U3_Q_2_CYSELF_11913
    );
  U3_Q_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_2_XORG_11915,
      O => U3_Q_2_DYMUX_11917
    );
  U3_Q_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y84"
    )
    port map (
      I0 => U3_Mcount_q_cy_2_Q,
      I1 => U3_Q_2_G,
      O => U3_Q_2_XORG_11915
    );
  U3_Q_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_2_CYMUXFAST_11912,
      O => U3_Mcount_q_cy_3_Q
    );
  U3_Q_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy_1_Q,
      O => U3_Q_2_FASTCARRY_11910
    );
  U3_Q_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y84"
    )
    port map (
      I0 => U3_Q_2_CYSELG_11898,
      I1 => U3_Q_2_CYSELF_11913,
      O => U3_Q_2_CYAND_11911
    );
  U3_Q_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y84"
    )
    port map (
      IA => U3_Q_2_CYMUXG2_11909,
      IB => U3_Q_2_FASTCARRY_11910,
      SEL => U3_Q_2_CYAND_11911,
      O => U3_Q_2_CYMUXFAST_11912
    );
  U3_Q_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y84"
    )
    port map (
      IA => U3_Q_2_LOGIC_ZERO_11907,
      IB => U3_Q_2_CYMUXF2_11908,
      SEL => U3_Q_2_CYSELG_11898,
      O => U3_Q_2_CYMUXG2_11909
    );
  U3_Q_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_2_G,
      O => U3_Q_2_CYSELG_11898
    );
  U3_Q_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => U3_Q_2_SRINV_11896
    );
  U3_Q_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U3_Q_2_CLKINV_11895
    );
  U3_Q_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y85"
    )
    port map (
      O => U3_Q_4_LOGIC_ZERO_11963
    );
  U3_Q_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_4_XORF_11990,
      O => U3_Q_4_DXMUX_11992
    );
  U3_Q_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y85"
    )
    port map (
      I0 => U3_Q_4_CYINIT_11989,
      I1 => U3_Q_4_F,
      O => U3_Q_4_XORF_11990
    );
  U3_Q_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y85"
    )
    port map (
      IA => U3_Q_4_LOGIC_ZERO_11963,
      IB => U3_Q_4_CYINIT_11989,
      SEL => U3_Q_4_CYSELF_11969,
      O => U3_Mcount_q_cy_4_Q
    );
  U3_Q_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y85"
    )
    port map (
      IA => U3_Q_4_LOGIC_ZERO_11963,
      IB => U3_Q_4_LOGIC_ZERO_11963,
      SEL => U3_Q_4_CYSELF_11969,
      O => U3_Q_4_CYMUXF2_11964
    );
  U3_Q_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy_3_Q,
      O => U3_Q_4_CYINIT_11989
    );
  U3_Q_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_4_F,
      O => U3_Q_4_CYSELF_11969
    );
  U3_Q_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_4_XORG_11971,
      O => U3_Q_4_DYMUX_11973
    );
  U3_Q_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y85"
    )
    port map (
      I0 => U3_Mcount_q_cy_4_Q,
      I1 => U3_Q_4_G,
      O => U3_Q_4_XORG_11971
    );
  U3_Q_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_4_CYMUXFAST_11968,
      O => U3_Mcount_q_cy_5_Q
    );
  U3_Q_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy_3_Q,
      O => U3_Q_4_FASTCARRY_11966
    );
  U3_Q_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y85"
    )
    port map (
      I0 => U3_Q_4_CYSELG_11954,
      I1 => U3_Q_4_CYSELF_11969,
      O => U3_Q_4_CYAND_11967
    );
  U3_Q_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y85"
    )
    port map (
      IA => U3_Q_4_CYMUXG2_11965,
      IB => U3_Q_4_FASTCARRY_11966,
      SEL => U3_Q_4_CYAND_11967,
      O => U3_Q_4_CYMUXFAST_11968
    );
  U3_Q_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y85"
    )
    port map (
      IA => U3_Q_4_LOGIC_ZERO_11963,
      IB => U3_Q_4_CYMUXF2_11964,
      SEL => U3_Q_4_CYSELG_11954,
      O => U3_Q_4_CYMUXG2_11965
    );
  U3_Q_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_4_G,
      O => U3_Q_4_CYSELG_11954
    );
  U3_Q_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => U3_Q_4_SRINV_11952
    );
  U3_Q_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U3_Q_4_CLKINV_11951
    );
  U3_Q_6_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X25Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_6_SRINV_12008,
      O => U3_Q_6_FFX_RST
    );
  U3_q_6 : X_FF
    generic map(
      LOC => "SLICE_X25Y86",
      INIT => '0'
    )
    port map (
      I => U3_Q_6_DXMUX_12048,
      CE => VCC,
      CLK => U3_Q_6_CLKINV_12007,
      SET => GND,
      RST => U3_Q_6_FFX_RST,
      O => U3_Q_6_6532
    );
  U3_Q_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y86"
    )
    port map (
      O => U3_Q_6_LOGIC_ZERO_12019
    );
  U3_Q_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_6_XORF_12046,
      O => U3_Q_6_DXMUX_12048
    );
  U3_Q_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y86"
    )
    port map (
      I0 => U3_Q_6_CYINIT_12045,
      I1 => U3_Q_6_F,
      O => U3_Q_6_XORF_12046
    );
  U3_Q_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y86"
    )
    port map (
      IA => U3_Q_6_LOGIC_ZERO_12019,
      IB => U3_Q_6_CYINIT_12045,
      SEL => U3_Q_6_CYSELF_12025,
      O => U3_Mcount_q_cy_6_Q
    );
  U3_Q_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y86"
    )
    port map (
      IA => U3_Q_6_LOGIC_ZERO_12019,
      IB => U3_Q_6_LOGIC_ZERO_12019,
      SEL => U3_Q_6_CYSELF_12025,
      O => U3_Q_6_CYMUXF2_12020
    );
  U3_Q_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy_5_Q,
      O => U3_Q_6_CYINIT_12045
    );
  U3_Q_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_6_F,
      O => U3_Q_6_CYSELF_12025
    );
  U3_Q_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_6_XORG_12027,
      O => U3_Q_6_DYMUX_12029
    );
  U3_Q_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y86"
    )
    port map (
      I0 => U3_Mcount_q_cy_6_Q,
      I1 => U3_Q_6_G,
      O => U3_Q_6_XORG_12027
    );
  U3_Q_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_6_CYMUXFAST_12024,
      O => U3_Mcount_q_cy_7_Q
    );
  U3_Q_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy_5_Q,
      O => U3_Q_6_FASTCARRY_12022
    );
  U3_Q_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y86"
    )
    port map (
      I0 => U3_Q_6_CYSELG_12010,
      I1 => U3_Q_6_CYSELF_12025,
      O => U3_Q_6_CYAND_12023
    );
  U3_Q_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y86"
    )
    port map (
      IA => U3_Q_6_CYMUXG2_12021,
      IB => U3_Q_6_FASTCARRY_12022,
      SEL => U3_Q_6_CYAND_12023,
      O => U3_Q_6_CYMUXFAST_12024
    );
  U3_Q_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y86"
    )
    port map (
      IA => U3_Q_6_LOGIC_ZERO_12019,
      IB => U3_Q_6_CYMUXF2_12020,
      SEL => U3_Q_6_CYSELG_12010,
      O => U3_Q_6_CYMUXG2_12021
    );
  U3_Q_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_6_G,
      O => U3_Q_6_CYSELG_12010
    );
  U3_Q_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => U3_Q_6_SRINV_12008
    );
  U3_Q_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U3_Q_6_CLKINV_12007
    );
  U3_q_7 : X_FF
    generic map(
      LOC => "SLICE_X25Y86",
      INIT => '0'
    )
    port map (
      I => U3_Q_6_DYMUX_12029,
      CE => VCC,
      CLK => U3_Q_6_CLKINV_12007,
      SET => GND,
      RST => U3_Q_6_SRINV_12008,
      O => U3_Q_7_6533
    );
  U3_Q_8_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X25Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_8_SRINV_12064,
      O => U3_Q_8_FFY_RST
    );
  U3_q_9 : X_FF
    generic map(
      LOC => "SLICE_X25Y87",
      INIT => '0'
    )
    port map (
      I => U3_Q_8_DYMUX_12085,
      CE => VCC,
      CLK => U3_Q_8_CLKINV_12063,
      SET => GND,
      RST => U3_Q_8_FFY_RST,
      O => U3_Q_9_6536
    );
  U3_Q_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y87"
    )
    port map (
      O => U3_Q_8_LOGIC_ZERO_12075
    );
  U3_Q_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_8_XORF_12102,
      O => U3_Q_8_DXMUX_12104
    );
  U3_Q_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y87"
    )
    port map (
      I0 => U3_Q_8_CYINIT_12101,
      I1 => U3_Q_8_F,
      O => U3_Q_8_XORF_12102
    );
  U3_Q_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y87"
    )
    port map (
      IA => U3_Q_8_LOGIC_ZERO_12075,
      IB => U3_Q_8_CYINIT_12101,
      SEL => U3_Q_8_CYSELF_12081,
      O => U3_Mcount_q_cy_8_Q
    );
  U3_Q_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y87"
    )
    port map (
      IA => U3_Q_8_LOGIC_ZERO_12075,
      IB => U3_Q_8_LOGIC_ZERO_12075,
      SEL => U3_Q_8_CYSELF_12081,
      O => U3_Q_8_CYMUXF2_12076
    );
  U3_Q_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy_7_Q,
      O => U3_Q_8_CYINIT_12101
    );
  U3_Q_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_8_F,
      O => U3_Q_8_CYSELF_12081
    );
  U3_Q_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_8_XORG_12083,
      O => U3_Q_8_DYMUX_12085
    );
  U3_Q_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y87"
    )
    port map (
      I0 => U3_Mcount_q_cy_8_Q,
      I1 => U3_Q_8_G,
      O => U3_Q_8_XORG_12083
    );
  U3_Q_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_8_CYMUXFAST_12080,
      O => U3_Mcount_q_cy_9_Q
    );
  U3_Q_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy_7_Q,
      O => U3_Q_8_FASTCARRY_12078
    );
  U3_Q_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y87"
    )
    port map (
      I0 => U3_Q_8_CYSELG_12066,
      I1 => U3_Q_8_CYSELF_12081,
      O => U3_Q_8_CYAND_12079
    );
  U3_Q_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y87"
    )
    port map (
      IA => U3_Q_8_CYMUXG2_12077,
      IB => U3_Q_8_FASTCARRY_12078,
      SEL => U3_Q_8_CYAND_12079,
      O => U3_Q_8_CYMUXFAST_12080
    );
  U3_Q_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y87"
    )
    port map (
      IA => U3_Q_8_LOGIC_ZERO_12075,
      IB => U3_Q_8_CYMUXF2_12076,
      SEL => U3_Q_8_CYSELG_12066,
      O => U3_Q_8_CYMUXG2_12077
    );
  U3_Q_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_8_G,
      O => U3_Q_8_CYSELG_12066
    );
  U3_Q_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => U3_Q_8_SRINV_12064
    );
  U3_Q_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U3_Q_8_CLKINV_12063
    );
  U3_Q_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y88"
    )
    port map (
      O => U3_Q_10_LOGIC_ZERO_12131
    );
  U3_Q_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_10_XORF_12158,
      O => U3_Q_10_DXMUX_12160
    );
  U3_Q_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y88"
    )
    port map (
      I0 => U3_Q_10_CYINIT_12157,
      I1 => U3_Q_10_F,
      O => U3_Q_10_XORF_12158
    );
  U3_Q_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y88"
    )
    port map (
      IA => U3_Q_10_LOGIC_ZERO_12131,
      IB => U3_Q_10_CYINIT_12157,
      SEL => U3_Q_10_CYSELF_12137,
      O => U3_Mcount_q_cy_10_Q
    );
  U3_Q_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y88"
    )
    port map (
      IA => U3_Q_10_LOGIC_ZERO_12131,
      IB => U3_Q_10_LOGIC_ZERO_12131,
      SEL => U3_Q_10_CYSELF_12137,
      O => U3_Q_10_CYMUXF2_12132
    );
  U3_Q_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy_9_Q,
      O => U3_Q_10_CYINIT_12157
    );
  U3_Q_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_10_F,
      O => U3_Q_10_CYSELF_12137
    );
  U3_Q_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_10_XORG_12139,
      O => U3_Q_10_DYMUX_12141
    );
  U3_Q_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y88"
    )
    port map (
      I0 => U3_Mcount_q_cy_10_Q,
      I1 => U3_Q_10_G,
      O => U3_Q_10_XORG_12139
    );
  U3_Q_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_10_CYMUXFAST_12136,
      O => U3_Mcount_q_cy_11_Q
    );
  U3_Q_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy_9_Q,
      O => U3_Q_10_FASTCARRY_12134
    );
  U3_Q_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y88"
    )
    port map (
      I0 => U3_Q_10_CYSELG_12122,
      I1 => U3_Q_10_CYSELF_12137,
      O => U3_Q_10_CYAND_12135
    );
  U3_Q_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y88"
    )
    port map (
      IA => U3_Q_10_CYMUXG2_12133,
      IB => U3_Q_10_FASTCARRY_12134,
      SEL => U3_Q_10_CYAND_12135,
      O => U3_Q_10_CYMUXFAST_12136
    );
  U3_Q_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y88"
    )
    port map (
      IA => U3_Q_10_LOGIC_ZERO_12131,
      IB => U3_Q_10_CYMUXF2_12132,
      SEL => U3_Q_10_CYSELG_12122,
      O => U3_Q_10_CYMUXG2_12133
    );
  U3_Q_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_10_G,
      O => U3_Q_10_CYSELG_12122
    );
  U3_Q_10_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => U3_Q_10_SRINV_12120
    );
  U3_Q_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U3_Q_10_CLKINV_12119
    );
  U3_Q_12_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y89"
    )
    port map (
      O => U3_Q_12_LOGIC_ZERO_12187
    );
  U3_Q_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_12_XORF_12214,
      O => U3_Q_12_DXMUX_12216
    );
  U3_Q_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y89"
    )
    port map (
      I0 => U3_Q_12_CYINIT_12213,
      I1 => U3_Q_12_F,
      O => U3_Q_12_XORF_12214
    );
  U3_Q_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y89"
    )
    port map (
      IA => U3_Q_12_LOGIC_ZERO_12187,
      IB => U3_Q_12_CYINIT_12213,
      SEL => U3_Q_12_CYSELF_12193,
      O => U3_Mcount_q_cy_12_Q
    );
  U3_Q_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y89"
    )
    port map (
      IA => U3_Q_12_LOGIC_ZERO_12187,
      IB => U3_Q_12_LOGIC_ZERO_12187,
      SEL => U3_Q_12_CYSELF_12193,
      O => U3_Q_12_CYMUXF2_12188
    );
  U3_Q_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy_11_Q,
      O => U3_Q_12_CYINIT_12213
    );
  U3_Q_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_12_F,
      O => U3_Q_12_CYSELF_12193
    );
  U3_Q_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_12_XORG_12195,
      O => U3_Q_12_DYMUX_12197
    );
  U3_Q_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y89"
    )
    port map (
      I0 => U3_Mcount_q_cy_12_Q,
      I1 => U3_Q_12_G,
      O => U3_Q_12_XORG_12195
    );
  U3_Q_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_12_CYMUXFAST_12192,
      O => U3_Mcount_q_cy_13_Q
    );
  U3_Q_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy_11_Q,
      O => U3_Q_12_FASTCARRY_12190
    );
  U3_Q_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y89"
    )
    port map (
      I0 => U3_Q_12_CYSELG_12178,
      I1 => U3_Q_12_CYSELF_12193,
      O => U3_Q_12_CYAND_12191
    );
  U3_Q_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y89"
    )
    port map (
      IA => U3_Q_12_CYMUXG2_12189,
      IB => U3_Q_12_FASTCARRY_12190,
      SEL => U3_Q_12_CYAND_12191,
      O => U3_Q_12_CYMUXFAST_12192
    );
  U3_Q_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y89"
    )
    port map (
      IA => U3_Q_12_LOGIC_ZERO_12187,
      IB => U3_Q_12_CYMUXF2_12188,
      SEL => U3_Q_12_CYSELG_12178,
      O => U3_Q_12_CYMUXG2_12189
    );
  U3_Q_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_12_G,
      O => U3_Q_12_CYSELG_12178
    );
  U3_Q_12_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => U3_Q_12_SRINV_12176
    );
  U3_Q_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U3_Q_12_CLKINV_12175
    );
  U3_Q_14_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X25Y90",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_14_SRINV_12232,
      O => U3_Q_14_FFY_RST
    );
  U3_q_15 : X_FF
    generic map(
      LOC => "SLICE_X25Y90",
      INIT => '0'
    )
    port map (
      I => U3_Q_14_DYMUX_12253,
      CE => VCC,
      CLK => U3_Q_14_CLKINV_12231,
      SET => GND,
      RST => U3_Q_14_FFY_RST,
      O => U3_Q_15_6545
    );
  U3_Q_14_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X25Y90",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_14_SRINV_12232,
      O => U3_Q_14_FFX_RST
    );
  U3_q_14 : X_FF
    generic map(
      LOC => "SLICE_X25Y90",
      INIT => '0'
    )
    port map (
      I => U3_Q_14_DXMUX_12272,
      CE => VCC,
      CLK => U3_Q_14_CLKINV_12231,
      SET => GND,
      RST => U3_Q_14_FFX_RST,
      O => U3_Q_14_6544
    );
  U3_Q_14_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y90"
    )
    port map (
      O => U3_Q_14_LOGIC_ZERO_12243
    );
  U3_Q_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y90",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_14_XORF_12270,
      O => U3_Q_14_DXMUX_12272
    );
  U3_Q_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y90"
    )
    port map (
      I0 => U3_Q_14_CYINIT_12269,
      I1 => U3_Q_14_F,
      O => U3_Q_14_XORF_12270
    );
  U3_Q_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y90"
    )
    port map (
      IA => U3_Q_14_LOGIC_ZERO_12243,
      IB => U3_Q_14_CYINIT_12269,
      SEL => U3_Q_14_CYSELF_12249,
      O => U3_Mcount_q_cy_14_Q
    );
  U3_Q_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y90"
    )
    port map (
      IA => U3_Q_14_LOGIC_ZERO_12243,
      IB => U3_Q_14_LOGIC_ZERO_12243,
      SEL => U3_Q_14_CYSELF_12249,
      O => U3_Q_14_CYMUXF2_12244
    );
  U3_Q_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y90",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy_13_Q,
      O => U3_Q_14_CYINIT_12269
    );
  U3_Q_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y90",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_14_F,
      O => U3_Q_14_CYSELF_12249
    );
  U3_Q_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y90",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_14_XORG_12251,
      O => U3_Q_14_DYMUX_12253
    );
  U3_Q_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y90"
    )
    port map (
      I0 => U3_Mcount_q_cy_14_Q,
      I1 => U3_Q_14_G,
      O => U3_Q_14_XORG_12251
    );
  U3_Q_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y90",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy_13_Q,
      O => U3_Q_14_FASTCARRY_12246
    );
  U3_Q_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y90"
    )
    port map (
      I0 => U3_Q_14_CYSELG_12234,
      I1 => U3_Q_14_CYSELF_12249,
      O => U3_Q_14_CYAND_12247
    );
  U3_Q_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y90"
    )
    port map (
      IA => U3_Q_14_CYMUXG2_12245,
      IB => U3_Q_14_FASTCARRY_12246,
      SEL => U3_Q_14_CYAND_12247,
      O => U3_Q_14_CYMUXFAST_12248
    );
  U3_Q_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y90"
    )
    port map (
      IA => U3_Q_14_LOGIC_ZERO_12243,
      IB => U3_Q_14_CYMUXF2_12244,
      SEL => U3_Q_14_CYSELG_12234,
      O => U3_Q_14_CYMUXG2_12245
    );
  U3_Q_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y90",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_14_G,
      O => U3_Q_14_CYSELG_12234
    );
  U3_Q_14_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y90",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => U3_Q_14_SRINV_12232
    );
  U3_Q_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y90",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U3_Q_14_CLKINV_12231
    );
  U3_Q_16_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y91"
    )
    port map (
      O => U3_Q_16_LOGIC_ZERO_12318
    );
  U3_Q_16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y91",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_16_XORF_12319,
      O => U3_Q_16_DXMUX_12321
    );
  U3_Q_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y91"
    )
    port map (
      I0 => U3_Q_16_CYINIT_12317,
      I1 => U3_Q_16_F,
      O => U3_Q_16_XORF_12319
    );
  U3_Q_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y91"
    )
    port map (
      IA => U3_Q_16_LOGIC_ZERO_12318,
      IB => U3_Q_16_CYINIT_12317,
      SEL => U3_Q_16_CYSELF_12308,
      O => U3_Mcount_q_cy_16_Q
    );
  U3_Q_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y91",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_14_CYMUXFAST_12248,
      O => U3_Q_16_CYINIT_12317
    );
  U3_Q_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y91",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_16_F,
      O => U3_Q_16_CYSELF_12308
    );
  U3_Q_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y91",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_16_XORG_12298,
      O => U3_Q_16_DYMUX_12300
    );
  U3_Q_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y91"
    )
    port map (
      I0 => U3_Mcount_q_cy_16_Q,
      I1 => U3_q_171_rt_12295,
      O => U3_Q_16_XORG_12298
    );
  U3_Q_16_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y91",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => U3_Q_16_SRINV_12287
    );
  U3_Q_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y91",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U3_Q_16_CLKINV_12286
    );
  U3_Mmux_M2a_mux0000_5_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X28Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_5_f5_F5MUX_12357,
      O => U3_Mmux_M2a_mux0000_5_f5
    );
  U3_Mmux_M2a_mux0000_5_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y72"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_7_12345,
      IB => U3_Mmux_M2a_mux0000_6_12355,
      SEL => U3_Mmux_M2a_mux0000_5_f5_BXINV_12348,
      O => U3_Mmux_M2a_mux0000_5_f5_F5MUX_12357
    );
  U3_Mmux_M2a_mux0000_5_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2(1),
      O => U3_Mmux_M2a_mux0000_5_f5_BXINV_12348
    );
  U3_Mmux_M2a_mux0000_5_f5_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_5_f5_F6MUX_12347,
      O => U3_Mmux_M2a_mux0000_4_f6
    );
  U3_Mmux_M2a_mux0000_5_f5_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y72"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_6_f5,
      IB => U3_Mmux_M2a_mux0000_5_f5,
      SEL => U3_Mmux_M2a_mux0000_5_f5_BYINV_12339,
      O => U3_Mmux_M2a_mux0000_5_f5_F6MUX_12347
    );
  U3_Mmux_M2a_mux0000_5_f5_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2(2),
      O => U3_Mmux_M2a_mux0000_5_f5_BYINV_12339
    );
  U3_Mmux_M2a_mux0000_6_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X28Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_6_f5_F5MUX_12387,
      O => U3_Mmux_M2a_mux0000_6_f5
    );
  U3_Mmux_M2a_mux0000_6_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y73"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_8_12376,
      IB => U3_Mmux_M2a_mux0000_71_12385,
      SEL => U3_Mmux_M2a_mux0000_6_f5_BXINV_12379,
      O => U3_Mmux_M2a_mux0000_6_f5_F5MUX_12387
    );
  U3_Mmux_M2a_mux0000_6_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2(1),
      O => U3_Mmux_M2a_mux0000_6_f5_BXINV_12379
    );
  U3_Mmux_M2a_mux0000_6_f5_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_6_f5_F6MUX_12378,
      O => U3_Mmux_M2a_mux0000_3_f7
    );
  U3_Mmux_M2a_mux0000_6_f5_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y73"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_5_f6,
      IB => U3_Mmux_M2a_mux0000_4_f6,
      SEL => U3_Mmux_M2a_mux0000_6_f5_BYINV_12370,
      O => U3_Mmux_M2a_mux0000_6_f5_F6MUX_12378
    );
  U3_Mmux_M2a_mux0000_6_f5_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2(3),
      O => U3_Mmux_M2a_mux0000_6_f5_BYINV_12370
    );
  U3_Mmux_M2a_mux0000_6_f52_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X28Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_6_f52_F5MUX_12417,
      O => U3_Mmux_M2a_mux0000_6_f52
    );
  U3_Mmux_M2a_mux0000_6_f52_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y74"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_83_12406,
      IB => U3_Mmux_M2a_mux0000_73_12415,
      SEL => U3_Mmux_M2a_mux0000_6_f52_BXINV_12409,
      O => U3_Mmux_M2a_mux0000_6_f52_F5MUX_12417
    );
  U3_Mmux_M2a_mux0000_6_f52_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2(1),
      O => U3_Mmux_M2a_mux0000_6_f52_BXINV_12409
    );
  U3_Mmux_M2a_mux0000_6_f52_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_6_f52_F6MUX_12408,
      O => U3_Mmux_M2a_mux0000_5_f61
    );
  U3_Mmux_M2a_mux0000_6_f52_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y74"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_7_f51,
      IB => U3_Mmux_M2a_mux0000_6_f52,
      SEL => U3_Mmux_M2a_mux0000_6_f52_BYINV_12400,
      O => U3_Mmux_M2a_mux0000_6_f52_F6MUX_12408
    );
  U3_Mmux_M2a_mux0000_6_f52_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2(2),
      O => U3_Mmux_M2a_mux0000_6_f52_BYINV_12400
    );
  U3_Mmux_M2a_mux0000_7_f51_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X28Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_7_f51_F5MUX_12447,
      O => U3_Mmux_M2a_mux0000_7_f51
    );
  U3_Mmux_M2a_mux0000_7_f51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y75"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_91_12436,
      IB => U3_Mmux_M2a_mux0000_84_12445,
      SEL => U3_Mmux_M2a_mux0000_7_f51_BXINV_12439,
      O => U3_Mmux_M2a_mux0000_7_f51_F5MUX_12447
    );
  U3_Mmux_M2a_mux0000_7_f51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2(1),
      O => U3_Mmux_M2a_mux0000_7_f51_BXINV_12439
    );
  U3_Mmux_M2a_mux0000_7_f51_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_7_f51_F6MUX_12438,
      O => U3_Mmux_M2a_mux0000_4_f7
    );
  U3_Mmux_M2a_mux0000_7_f51_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y75"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_6_f6,
      IB => U3_Mmux_M2a_mux0000_5_f61,
      SEL => U3_Mmux_M2a_mux0000_7_f51_BYINV_12430,
      O => U3_Mmux_M2a_mux0000_7_f51_F6MUX_12438
    );
  U3_Mmux_M2a_mux0000_7_f51_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2(3),
      O => U3_Mmux_M2a_mux0000_7_f51_BYINV_12430
    );
  U3_Mmux_M2a_mux0000_6_f51_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X29Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_6_f51_F5MUX_12477,
      O => U3_Mmux_M2a_mux0000_6_f51
    );
  U3_Mmux_M2a_mux0000_6_f51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y72"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_81_12466,
      IB => U3_Mmux_M2a_mux0000_72_12475,
      SEL => U3_Mmux_M2a_mux0000_6_f51_BXINV_12469,
      O => U3_Mmux_M2a_mux0000_6_f51_F5MUX_12477
    );
  U3_Mmux_M2a_mux0000_6_f51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2(1),
      O => U3_Mmux_M2a_mux0000_6_f51_BXINV_12469
    );
  U3_Mmux_M2a_mux0000_6_f51_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_6_f51_F6MUX_12468,
      O => U3_Mmux_M2a_mux0000_5_f6
    );
  U3_Mmux_M2a_mux0000_6_f51_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y72"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_7_f5,
      IB => U3_Mmux_M2a_mux0000_6_f51,
      SEL => U3_Mmux_M2a_mux0000_6_f51_BYINV_12460,
      O => U3_Mmux_M2a_mux0000_6_f51_F6MUX_12468
    );
  U3_Mmux_M2a_mux0000_6_f51_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2(2),
      O => U3_Mmux_M2a_mux0000_6_f51_BYINV_12460
    );
  U3_M2a_mux0000_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X29Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_M2a_mux0000_F5MUX_12508,
      O => U3_Mmux_M2a_mux0000_7_f5
    );
  U3_M2a_mux0000_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y73"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_9_12496,
      IB => U3_Mmux_M2a_mux0000_82_12506,
      SEL => U3_M2a_mux0000_BXINV_12500,
      O => U3_M2a_mux0000_F5MUX_12508
    );
  U3_M2a_mux0000_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2(1),
      O => U3_M2a_mux0000_BXINV_12500
    );
  U3_M2a_mux0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_M2a_mux0000_F6MUX_12498,
      O => U3_M2a_mux0000
    );
  U3_M2a_mux0000_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y73"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_4_f7,
      IB => U3_Mmux_M2a_mux0000_3_f7,
      SEL => U3_M2a_mux0000_BYINV_12490,
      O => U3_M2a_mux0000_F6MUX_12498
    );
  U3_M2a_mux0000_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2(4),
      O => U3_M2a_mux0000_BYINV_12490
    );
  U3_Mmux_M2a_mux0000_82 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X29Y73"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M2a_18_Q,
      ADR2 => M2a_19_Q,
      ADR3 => U3_xpix2(0),
      O => U3_Mmux_M2a_mux0000_82_12506
    );
  U3_Mmux_M2a_mux0000_85 : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X29Y74"
    )
    port map (
      ADR0 => M2a_6_0,
      ADR1 => M2a_7_Q,
      ADR2 => VCC,
      ADR3 => U3_xpix2(0),
      O => U3_Mmux_M2a_mux0000_85_12536
    );
  U3_Mmux_M2a_mux0000_7_f52_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X29Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_7_f52_F5MUX_12538,
      O => U3_Mmux_M2a_mux0000_7_f52
    );
  U3_Mmux_M2a_mux0000_7_f52_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y74"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_92_12527,
      IB => U3_Mmux_M2a_mux0000_85_12536,
      SEL => U3_Mmux_M2a_mux0000_7_f52_BXINV_12530,
      O => U3_Mmux_M2a_mux0000_7_f52_F5MUX_12538
    );
  U3_Mmux_M2a_mux0000_7_f52_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2(1),
      O => U3_Mmux_M2a_mux0000_7_f52_BXINV_12530
    );
  U3_Mmux_M2a_mux0000_7_f52_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_7_f52_F6MUX_12529,
      O => U3_Mmux_M2a_mux0000_6_f6
    );
  U3_Mmux_M2a_mux0000_7_f52_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y74"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_8_f5,
      IB => U3_Mmux_M2a_mux0000_7_f52,
      SEL => U3_Mmux_M2a_mux0000_7_f52_BYINV_12521,
      O => U3_Mmux_M2a_mux0000_7_f52_F6MUX_12529
    );
  U3_Mmux_M2a_mux0000_7_f52_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2(2),
      O => U3_Mmux_M2a_mux0000_7_f52_BYINV_12521
    );
  U3_Mmux_M2a_mux0000_92 : X_LUT4
    generic map(
      INIT => X"AAF0",
      LOC => "SLICE_X29Y74"
    )
    port map (
      ADR0 => M2a_5_Q,
      ADR1 => VCC,
      ADR2 => M2a_4_0,
      ADR3 => U3_xpix2(0),
      O => U3_Mmux_M2a_mux0000_92_12527
    );
  U3_Mmux_M2a_mux0000_93 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X29Y75"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M2a_2_0,
      ADR2 => M2a_3_0,
      ADR3 => U3_xpix2(0),
      O => U3_Mmux_M2a_mux0000_93_12560
    );
  U3_Mmux_M2a_mux0000_8_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X29Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_8_f5_F5MUX_12562,
      O => U3_Mmux_M2a_mux0000_8_f5
    );
  U3_Mmux_M2a_mux0000_8_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y75"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_10_12552,
      IB => U3_Mmux_M2a_mux0000_93_12560,
      SEL => U3_Mmux_M2a_mux0000_8_f5_BXINV_12554,
      O => U3_Mmux_M2a_mux0000_8_f5_F5MUX_12562
    );
  U3_Mmux_M2a_mux0000_8_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2(1),
      O => U3_Mmux_M2a_mux0000_8_f5_BXINV_12554
    );
  U3_Mmux_M2a_mux0000_10 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X29Y75"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M2a_1_0,
      ADR2 => VCC,
      ADR3 => U3_xpix2(0),
      O => U3_Mmux_M2a_mux0000_10_12552
    );
  U3_Mmux_M2_mux0000_6 : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X40Y62"
    )
    port map (
      ADR0 => U3_xpix2(0),
      ADR1 => M1_0_0,
      ADR2 => M2_30_Q,
      ADR3 => VCC,
      O => U3_Mmux_M2_mux0000_6_12590
    );
  U3_Mmux_M2_mux0000_5_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X40Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_5_f5_F5MUX_12592,
      O => U3_Mmux_M2_mux0000_5_f5
    );
  U3_Mmux_M2_mux0000_5_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X40Y62"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_7_12581,
      IB => U3_Mmux_M2_mux0000_6_12590,
      SEL => U3_Mmux_M2_mux0000_5_f5_BXINV_12584,
      O => U3_Mmux_M2_mux0000_5_f5_F5MUX_12592
    );
  U3_Mmux_M2_mux0000_5_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2(1),
      O => U3_Mmux_M2_mux0000_5_f5_BXINV_12584
    );
  U3_Mmux_M2_mux0000_5_f5_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_5_f5_F6MUX_12583,
      O => U3_Mmux_M2_mux0000_4_f6
    );
  U3_Mmux_M2_mux0000_5_f5_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X40Y62"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_6_f5,
      IB => U3_Mmux_M2_mux0000_5_f5,
      SEL => U3_Mmux_M2_mux0000_5_f5_BYINV_12575,
      O => U3_Mmux_M2_mux0000_5_f5_F6MUX_12583
    );
  U3_Mmux_M2_mux0000_5_f5_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2(2),
      O => U3_Mmux_M2_mux0000_5_f5_BYINV_12575
    );
  U3_Mmux_M2_mux0000_7 : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X40Y62"
    )
    port map (
      ADR0 => U3_xpix2(0),
      ADR1 => VCC,
      ADR2 => M2_28_Q,
      ADR3 => M2_29_Q,
      O => U3_Mmux_M2_mux0000_7_12581
    );
  U3_Mmux_M2_mux0000_71 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X40Y63"
    )
    port map (
      ADR0 => U3_xpix2(0),
      ADR1 => M2_26_Q,
      ADR2 => VCC,
      ADR3 => M2_24_Q,
      O => U3_Mmux_M2_mux0000_71_12620
    );
  U3_Mmux_M2_mux0000_6_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X40Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_6_f5_F5MUX_12622,
      O => U3_Mmux_M2_mux0000_6_f5
    );
  U3_Mmux_M2_mux0000_6_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X40Y63"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_8_12611,
      IB => U3_Mmux_M2_mux0000_71_12620,
      SEL => U3_Mmux_M2_mux0000_6_f5_BXINV_12614,
      O => U3_Mmux_M2_mux0000_6_f5_F5MUX_12622
    );
  U3_Mmux_M2_mux0000_6_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2(1),
      O => U3_Mmux_M2_mux0000_6_f5_BXINV_12614
    );
  U3_Mmux_M2_mux0000_6_f5_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_6_f5_F6MUX_12613,
      O => U3_Mmux_M2_mux0000_3_f7
    );
  U3_Mmux_M2_mux0000_6_f5_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X40Y63"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_5_f6,
      IB => U3_Mmux_M2_mux0000_4_f6,
      SEL => U3_Mmux_M2_mux0000_6_f5_BYINV_12605,
      O => U3_Mmux_M2_mux0000_6_f5_F6MUX_12613
    );
  U3_Mmux_M2_mux0000_6_f5_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2(3),
      O => U3_Mmux_M2_mux0000_6_f5_BYINV_12605
    );
  U3_Mmux_M2_mux0000_8 : X_LUT4
    generic map(
      INIT => X"BB11",
      LOC => "SLICE_X40Y63"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => M2_24_bdd1_0,
      ADR2 => VCC,
      ADR3 => N257,
      O => U3_Mmux_M2_mux0000_8_12611
    );
  U3_Mmux_M2_mux0000_73 : X_LUT4
    generic map(
      INIT => X"4E4E",
      LOC => "SLICE_X40Y64"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => M2_13_11_0,
      ADR2 => N259,
      ADR3 => VCC,
      O => U3_Mmux_M2_mux0000_73_12650
    );
  U3_Mmux_M2_mux0000_6_f52_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X40Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_6_f52_F5MUX_12652,
      O => U3_Mmux_M2_mux0000_6_f52
    );
  U3_Mmux_M2_mux0000_6_f52_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X40Y64"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_83_12641,
      IB => U3_Mmux_M2_mux0000_73_12650,
      SEL => U3_Mmux_M2_mux0000_6_f52_BXINV_12644,
      O => U3_Mmux_M2_mux0000_6_f52_F5MUX_12652
    );
  U3_Mmux_M2_mux0000_6_f52_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2(1),
      O => U3_Mmux_M2_mux0000_6_f52_BXINV_12644
    );
  U3_Mmux_M2_mux0000_6_f52_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_6_f52_F6MUX_12643,
      O => U3_Mmux_M2_mux0000_5_f61
    );
  U3_Mmux_M2_mux0000_6_f52_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X40Y64"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_7_f51,
      IB => U3_Mmux_M2_mux0000_6_f52,
      SEL => U3_Mmux_M2_mux0000_6_f52_BYINV_12635,
      O => U3_Mmux_M2_mux0000_6_f52_F6MUX_12643
    );
  U3_Mmux_M2_mux0000_6_f52_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2(2),
      O => U3_Mmux_M2_mux0000_6_f52_BYINV_12635
    );
  U3_Mmux_M2_mux0000_83 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X40Y64"
    )
    port map (
      ADR0 => U3_xpix2(0),
      ADR1 => M2_12_Q,
      ADR2 => VCC,
      ADR3 => M2_13_Q,
      O => U3_Mmux_M2_mux0000_83_12641
    );
  U3_Mmux_M2_mux0000_7_f51_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X40Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_7_f51_F5MUX_12682,
      O => U3_Mmux_M2_mux0000_7_f51
    );
  U3_Mmux_M2_mux0000_7_f51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X40Y65"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_91_12671,
      IB => U3_Mmux_M2_mux0000_84_12680,
      SEL => U3_Mmux_M2_mux0000_7_f51_BXINV_12674,
      O => U3_Mmux_M2_mux0000_7_f51_F5MUX_12682
    );
  U3_Mmux_M2_mux0000_7_f51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2(1),
      O => U3_Mmux_M2_mux0000_7_f51_BXINV_12674
    );
  U3_Mmux_M2_mux0000_7_f51_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_7_f51_F6MUX_12673,
      O => U3_Mmux_M2_mux0000_4_f7
    );
  U3_Mmux_M2_mux0000_7_f51_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X40Y65"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_6_f6,
      IB => U3_Mmux_M2_mux0000_5_f61,
      SEL => U3_Mmux_M2_mux0000_7_f51_BYINV_12665,
      O => U3_Mmux_M2_mux0000_7_f51_F6MUX_12673
    );
  U3_Mmux_M2_mux0000_7_f51_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2(3),
      O => U3_Mmux_M2_mux0000_7_f51_BYINV_12665
    );
  U3_Mmux_M2_mux0000_6_f51_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X41Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_6_f51_F5MUX_12712,
      O => U3_Mmux_M2_mux0000_6_f51
    );
  U3_Mmux_M2_mux0000_6_f51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y62"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_81_12701,
      IB => U3_Mmux_M2_mux0000_72_12710,
      SEL => U3_Mmux_M2_mux0000_6_f51_BXINV_12704,
      O => U3_Mmux_M2_mux0000_6_f51_F5MUX_12712
    );
  U3_Mmux_M2_mux0000_6_f51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2(1),
      O => U3_Mmux_M2_mux0000_6_f51_BXINV_12704
    );
  U3_Mmux_M2_mux0000_6_f51_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_6_f51_F6MUX_12703,
      O => U3_Mmux_M2_mux0000_5_f6
    );
  U3_Mmux_M2_mux0000_6_f51_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y62"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_7_f5,
      IB => U3_Mmux_M2_mux0000_6_f51,
      SEL => U3_Mmux_M2_mux0000_6_f51_BYINV_12695,
      O => U3_Mmux_M2_mux0000_6_f51_F6MUX_12703
    );
  U3_Mmux_M2_mux0000_6_f51_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2(2),
      O => U3_Mmux_M2_mux0000_6_f51_BYINV_12695
    );
  U3_M2_mux0000_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X41Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_M2_mux0000_F5MUX_12743,
      O => U3_Mmux_M2_mux0000_7_f5
    );
  U3_M2_mux0000_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y63"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_9_12731,
      IB => U3_Mmux_M2_mux0000_82_12741,
      SEL => U3_M2_mux0000_BXINV_12735,
      O => U3_M2_mux0000_F5MUX_12743
    );
  U3_M2_mux0000_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2(1),
      O => U3_M2_mux0000_BXINV_12735
    );
  U3_M2_mux0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_M2_mux0000_F6MUX_12733,
      O => U3_M2_mux0000
    );
  U3_M2_mux0000_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y63"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_4_f7,
      IB => U3_Mmux_M2_mux0000_3_f7,
      SEL => U3_M2_mux0000_BYINV_12725,
      O => U3_M2_mux0000_F6MUX_12733
    );
  U3_M2_mux0000_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2(4),
      O => U3_M2_mux0000_BYINV_12725
    );
  U3_Mmux_M2_mux0000_7_f52_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X41Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_7_f52_F5MUX_12773,
      O => U3_Mmux_M2_mux0000_7_f52
    );
  U3_Mmux_M2_mux0000_7_f52_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y64"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_92_12762,
      IB => U3_Mmux_M2_mux0000_85_12771,
      SEL => U3_Mmux_M2_mux0000_7_f52_BXINV_12765,
      O => U3_Mmux_M2_mux0000_7_f52_F5MUX_12773
    );
  U3_Mmux_M2_mux0000_7_f52_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2(1),
      O => U3_Mmux_M2_mux0000_7_f52_BXINV_12765
    );
  U3_Mmux_M2_mux0000_7_f52_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_7_f52_F6MUX_12764,
      O => U3_Mmux_M2_mux0000_6_f6
    );
  U3_Mmux_M2_mux0000_7_f52_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y64"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_8_f5,
      IB => U3_Mmux_M2_mux0000_7_f52,
      SEL => U3_Mmux_M2_mux0000_7_f52_BYINV_12756,
      O => U3_Mmux_M2_mux0000_7_f52_F6MUX_12764
    );
  U3_Mmux_M2_mux0000_7_f52_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2(2),
      O => U3_Mmux_M2_mux0000_7_f52_BYINV_12756
    );
  U3_Mmux_M2_mux0000_8_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X41Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_8_f5_F5MUX_12797,
      O => U3_Mmux_M2_mux0000_8_f5
    );
  U3_Mmux_M2_mux0000_8_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y65"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_10_12787,
      IB => U3_Mmux_M2_mux0000_93_12795,
      SEL => U3_Mmux_M2_mux0000_8_f5_BXINV_12789,
      O => U3_Mmux_M2_mux0000_8_f5_F5MUX_12797
    );
  U3_Mmux_M2_mux0000_8_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix2(1),
      O => U3_Mmux_M2_mux0000_8_f5_BXINV_12789
    );
  U3_Mmux_M1_mux0000_5_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X42Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_5_f5_F5MUX_12827,
      O => U3_Mmux_M1_mux0000_5_f5
    );
  U3_Mmux_M1_mux0000_5_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X42Y24"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_7_12816,
      IB => U3_Mmux_M1_mux0000_6_12825,
      SEL => U3_Mmux_M1_mux0000_5_f5_BXINV_12819,
      O => U3_Mmux_M1_mux0000_5_f5_F5MUX_12827
    );
  U3_Mmux_M1_mux0000_5_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1(1),
      O => U3_Mmux_M1_mux0000_5_f5_BXINV_12819
    );
  U3_Mmux_M1_mux0000_5_f5_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_5_f5_F6MUX_12818,
      O => U3_Mmux_M1_mux0000_4_f6
    );
  U3_Mmux_M1_mux0000_5_f5_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X42Y24"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_6_f5,
      IB => U3_Mmux_M1_mux0000_5_f5,
      SEL => U3_Mmux_M1_mux0000_5_f5_BYINV_12810,
      O => U3_Mmux_M1_mux0000_5_f5_F6MUX_12818
    );
  U3_Mmux_M1_mux0000_5_f5_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1(2),
      O => U3_Mmux_M1_mux0000_5_f5_BYINV_12810
    );
  U3_Mmux_M1_mux0000_6_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X42Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_6_f5_F5MUX_12857,
      O => U3_Mmux_M1_mux0000_6_f5
    );
  U3_Mmux_M1_mux0000_6_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X42Y25"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_8_12846,
      IB => U3_Mmux_M1_mux0000_71_12855,
      SEL => U3_Mmux_M1_mux0000_6_f5_BXINV_12849,
      O => U3_Mmux_M1_mux0000_6_f5_F5MUX_12857
    );
  U3_Mmux_M1_mux0000_6_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1(1),
      O => U3_Mmux_M1_mux0000_6_f5_BXINV_12849
    );
  U3_Mmux_M1_mux0000_6_f5_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_6_f5_F6MUX_12848,
      O => U3_Mmux_M1_mux0000_3_f7
    );
  U3_Mmux_M1_mux0000_6_f5_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X42Y25"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_5_f6,
      IB => U3_Mmux_M1_mux0000_4_f6,
      SEL => U3_Mmux_M1_mux0000_6_f5_BYINV_12840,
      O => U3_Mmux_M1_mux0000_6_f5_F6MUX_12848
    );
  U3_Mmux_M1_mux0000_6_f5_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1(3),
      O => U3_Mmux_M1_mux0000_6_f5_BYINV_12840
    );
  U3_Mmux_M1_mux0000_6_f52_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X42Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_6_f52_F5MUX_12887,
      O => U3_Mmux_M1_mux0000_6_f52
    );
  U3_Mmux_M1_mux0000_6_f52_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X42Y26"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_83_12876,
      IB => U3_Mmux_M1_mux0000_73_12885,
      SEL => U3_Mmux_M1_mux0000_6_f52_BXINV_12879,
      O => U3_Mmux_M1_mux0000_6_f52_F5MUX_12887
    );
  U3_Mmux_M1_mux0000_6_f52_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1(1),
      O => U3_Mmux_M1_mux0000_6_f52_BXINV_12879
    );
  U3_Mmux_M1_mux0000_6_f52_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_6_f52_F6MUX_12878,
      O => U3_Mmux_M1_mux0000_5_f61
    );
  U3_Mmux_M1_mux0000_6_f52_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X42Y26"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_7_f51,
      IB => U3_Mmux_M1_mux0000_6_f52,
      SEL => U3_Mmux_M1_mux0000_6_f52_BYINV_12870,
      O => U3_Mmux_M1_mux0000_6_f52_F6MUX_12878
    );
  U3_Mmux_M1_mux0000_6_f52_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1(2),
      O => U3_Mmux_M1_mux0000_6_f52_BYINV_12870
    );
  U3_Mmux_M1_mux0000_84 : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X42Y27"
    )
    port map (
      ADR0 => M1_10_Q,
      ADR1 => M1_11_Q,
      ADR2 => VCC,
      ADR3 => U3_xpix1(0),
      O => U3_Mmux_M1_mux0000_84_12915
    );
  U3_Mmux_M1_mux0000_7_f51_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X42Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_7_f51_F5MUX_12917,
      O => U3_Mmux_M1_mux0000_7_f51
    );
  U3_Mmux_M1_mux0000_7_f51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X42Y27"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_91_12906,
      IB => U3_Mmux_M1_mux0000_84_12915,
      SEL => U3_Mmux_M1_mux0000_7_f51_BXINV_12909,
      O => U3_Mmux_M1_mux0000_7_f51_F5MUX_12917
    );
  U3_Mmux_M1_mux0000_7_f51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1(1),
      O => U3_Mmux_M1_mux0000_7_f51_BXINV_12909
    );
  U3_Mmux_M1_mux0000_7_f51_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_7_f51_F6MUX_12908,
      O => U3_Mmux_M1_mux0000_4_f7
    );
  U3_Mmux_M1_mux0000_7_f51_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X42Y27"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_6_f6,
      IB => U3_Mmux_M1_mux0000_5_f61,
      SEL => U3_Mmux_M1_mux0000_7_f51_BYINV_12900,
      O => U3_Mmux_M1_mux0000_7_f51_F6MUX_12908
    );
  U3_Mmux_M1_mux0000_7_f51_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1(3),
      O => U3_Mmux_M1_mux0000_7_f51_BYINV_12900
    );
  U3_Mmux_M1_mux0000_91 : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X42Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M1_9_Q,
      ADR2 => M1_8_Q,
      ADR3 => U3_xpix1(0),
      O => U3_Mmux_M1_mux0000_91_12906
    );
  U3_Mmux_M1_mux0000_72 : X_LUT4
    generic map(
      INIT => X"F5A0",
      LOC => "SLICE_X43Y24"
    )
    port map (
      ADR0 => U3_xpix1(0),
      ADR1 => VCC,
      ADR2 => M1_23_Q,
      ADR3 => M1_22_0_6669,
      O => U3_Mmux_M1_mux0000_72_12945
    );
  U3_Mmux_M1_mux0000_6_f51_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X43Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_6_f51_F5MUX_12947,
      O => U3_Mmux_M1_mux0000_6_f51
    );
  U3_Mmux_M1_mux0000_6_f51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X43Y24"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_81_12936,
      IB => U3_Mmux_M1_mux0000_72_12945,
      SEL => U3_Mmux_M1_mux0000_6_f51_BXINV_12939,
      O => U3_Mmux_M1_mux0000_6_f51_F5MUX_12947
    );
  U3_Mmux_M1_mux0000_6_f51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1(1),
      O => U3_Mmux_M1_mux0000_6_f51_BXINV_12939
    );
  U3_Mmux_M1_mux0000_6_f51_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_6_f51_F6MUX_12938,
      O => U3_Mmux_M1_mux0000_5_f6
    );
  U3_Mmux_M1_mux0000_6_f51_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X43Y24"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_7_f5,
      IB => U3_Mmux_M1_mux0000_6_f51,
      SEL => U3_Mmux_M1_mux0000_6_f51_BYINV_12930,
      O => U3_Mmux_M1_mux0000_6_f51_F6MUX_12938
    );
  U3_Mmux_M1_mux0000_6_f51_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1(2),
      O => U3_Mmux_M1_mux0000_6_f51_BYINV_12930
    );
  U3_Mmux_M1_mux0000_81 : X_LUT4
    generic map(
      INIT => X"DD88",
      LOC => "SLICE_X43Y24"
    )
    port map (
      ADR0 => U3_xpix1(0),
      ADR1 => M1_21_0,
      ADR2 => VCC,
      ADR3 => M1_20_Q,
      O => U3_Mmux_M1_mux0000_81_12936
    );
  U3_Mmux_M1_mux0000_82 : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X43Y25"
    )
    port map (
      ADR0 => U3_xpix1(0),
      ADR1 => VCC,
      ADR2 => M1_18_Q,
      ADR3 => M1_19_Q,
      O => U3_Mmux_M1_mux0000_82_12976
    );
  U3_M1_mux0000_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X43Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_M1_mux0000_F5MUX_12978,
      O => U3_Mmux_M1_mux0000_7_f5
    );
  U3_M1_mux0000_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X43Y25"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_9_12966,
      IB => U3_Mmux_M1_mux0000_82_12976,
      SEL => U3_M1_mux0000_BXINV_12970,
      O => U3_M1_mux0000_F5MUX_12978
    );
  U3_M1_mux0000_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1(1),
      O => U3_M1_mux0000_BXINV_12970
    );
  U3_M1_mux0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_M1_mux0000_F6MUX_12968,
      O => U3_M1_mux0000
    );
  U3_M1_mux0000_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X43Y25"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_4_f7,
      IB => U3_Mmux_M1_mux0000_3_f7,
      SEL => U3_M1_mux0000_BYINV_12960,
      O => U3_M1_mux0000_F6MUX_12968
    );
  U3_M1_mux0000_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1(4),
      O => U3_M1_mux0000_BYINV_12960
    );
  U3_Mmux_M1_mux0000_9 : X_LUT4
    generic map(
      INIT => X"2727",
      LOC => "SLICE_X43Y25"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => N261,
      ADR2 => M1_14_bdd1_0,
      ADR3 => VCC,
      O => U3_Mmux_M1_mux0000_9_12966
    );
  U3_Mmux_M1_mux0000_85 : X_LUT4
    generic map(
      INIT => X"11BB",
      LOC => "SLICE_X43Y26"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => M1_4_bdd0_0,
      ADR2 => VCC,
      ADR3 => N263,
      O => U3_Mmux_M1_mux0000_85_13006
    );
  U3_Mmux_M1_mux0000_7_f52_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X43Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_7_f52_F5MUX_13008,
      O => U3_Mmux_M1_mux0000_7_f52
    );
  U3_Mmux_M1_mux0000_7_f52_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X43Y26"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_92_12997,
      IB => U3_Mmux_M1_mux0000_85_13006,
      SEL => U3_Mmux_M1_mux0000_7_f52_BXINV_13000,
      O => U3_Mmux_M1_mux0000_7_f52_F5MUX_13008
    );
  U3_Mmux_M1_mux0000_7_f52_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1(1),
      O => U3_Mmux_M1_mux0000_7_f52_BXINV_13000
    );
  U3_Mmux_M1_mux0000_7_f52_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_7_f52_F6MUX_12999,
      O => U3_Mmux_M1_mux0000_6_f6
    );
  U3_Mmux_M1_mux0000_7_f52_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X43Y26"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_8_f5,
      IB => U3_Mmux_M1_mux0000_7_f52,
      SEL => U3_Mmux_M1_mux0000_7_f52_BYINV_12991,
      O => U3_Mmux_M1_mux0000_7_f52_F6MUX_12999
    );
  U3_Mmux_M1_mux0000_7_f52_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1(2),
      O => U3_Mmux_M1_mux0000_7_f52_BYINV_12991
    );
  U3_Mmux_M1_mux0000_92 : X_LUT4
    generic map(
      INIT => X"0F55",
      LOC => "SLICE_X43Y26"
    )
    port map (
      ADR0 => M1_4_bdd0_0,
      ADR1 => VCC,
      ADR2 => N313,
      ADR3 => rom1_addr(4),
      O => U3_Mmux_M1_mux0000_92_12997
    );
  U3_Mmux_M1_mux0000_93 : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X43Y27"
    )
    port map (
      ADR0 => U3_xpix1(0),
      ADR1 => M1_3_Q,
      ADR2 => M1_2_Q,
      ADR3 => VCC,
      O => U3_Mmux_M1_mux0000_93_13030
    );
  U3_Mmux_M1_mux0000_8_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X43Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_8_f5_F5MUX_13032,
      O => U3_Mmux_M1_mux0000_8_f5
    );
  U3_Mmux_M1_mux0000_8_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X43Y27"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_10_13022,
      IB => U3_Mmux_M1_mux0000_93_13030,
      SEL => U3_Mmux_M1_mux0000_8_f5_BXINV_13024,
      O => U3_Mmux_M1_mux0000_8_f5_F5MUX_13032
    );
  U3_Mmux_M1_mux0000_8_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1(1),
      O => U3_Mmux_M1_mux0000_8_f5_BXINV_13024
    );
  U3_Mmux_M1_mux0000_10 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X43Y27"
    )
    port map (
      ADR0 => U3_xpix1(0),
      ADR1 => M1_0_0,
      ADR2 => VCC,
      ADR3 => M1_1_Q,
      O => U3_Mmux_M1_mux0000_10_13022
    );
  U3_Mmux_M1a_mux0000_5_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X30Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_5_f5_F5MUX_13062,
      O => U3_Mmux_M1a_mux0000_5_f5
    );
  U3_Mmux_M1a_mux0000_5_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y26"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_7_13052,
      IB => U3_Mmux_M1a_mux0000_6_13060,
      SEL => U3_Mmux_M1a_mux0000_5_f5_BXINV_13055,
      O => U3_Mmux_M1a_mux0000_5_f5_F5MUX_13062
    );
  U3_Mmux_M1a_mux0000_5_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1(1),
      O => U3_Mmux_M1a_mux0000_5_f5_BXINV_13055
    );
  U3_Mmux_M1a_mux0000_5_f5_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_5_f5_F6MUX_13054,
      O => U3_Mmux_M1a_mux0000_4_f6
    );
  U3_Mmux_M1a_mux0000_5_f5_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y26"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_6_f5,
      IB => U3_Mmux_M1a_mux0000_5_f5,
      SEL => U3_Mmux_M1a_mux0000_5_f5_BYINV_13046,
      O => U3_Mmux_M1a_mux0000_5_f5_F6MUX_13054
    );
  U3_Mmux_M1a_mux0000_5_f5_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1(2),
      O => U3_Mmux_M1a_mux0000_5_f5_BYINV_13046
    );
  U3_Mmux_M1a_mux0000_6_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X30Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_6_f5_F5MUX_13092,
      O => U3_Mmux_M1a_mux0000_6_f5
    );
  U3_Mmux_M1a_mux0000_6_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y27"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_8_13081,
      IB => U3_Mmux_M1a_mux0000_71_13090,
      SEL => U3_Mmux_M1a_mux0000_6_f5_BXINV_13084,
      O => U3_Mmux_M1a_mux0000_6_f5_F5MUX_13092
    );
  U3_Mmux_M1a_mux0000_6_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1(1),
      O => U3_Mmux_M1a_mux0000_6_f5_BXINV_13084
    );
  U3_Mmux_M1a_mux0000_6_f5_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_6_f5_F6MUX_13083,
      O => U3_Mmux_M1a_mux0000_3_f7
    );
  U3_Mmux_M1a_mux0000_6_f5_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y27"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_5_f6,
      IB => U3_Mmux_M1a_mux0000_4_f6,
      SEL => U3_Mmux_M1a_mux0000_6_f5_BYINV_13075,
      O => U3_Mmux_M1a_mux0000_6_f5_F6MUX_13083
    );
  U3_Mmux_M1a_mux0000_6_f5_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1(3),
      O => U3_Mmux_M1a_mux0000_6_f5_BYINV_13075
    );
  U3_Mmux_M1a_mux0000_6_f52_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X30Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_6_f52_F5MUX_13122,
      O => U3_Mmux_M1a_mux0000_6_f52
    );
  U3_Mmux_M1a_mux0000_6_f52_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y28"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_83_13111,
      IB => U3_Mmux_M1a_mux0000_73_13120,
      SEL => U3_Mmux_M1a_mux0000_6_f52_BXINV_13114,
      O => U3_Mmux_M1a_mux0000_6_f52_F5MUX_13122
    );
  U3_Mmux_M1a_mux0000_6_f52_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1(1),
      O => U3_Mmux_M1a_mux0000_6_f52_BXINV_13114
    );
  U3_Mmux_M1a_mux0000_6_f52_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_6_f52_F6MUX_13113,
      O => U3_Mmux_M1a_mux0000_5_f61
    );
  U3_Mmux_M1a_mux0000_6_f52_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y28"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_7_f51,
      IB => U3_Mmux_M1a_mux0000_6_f52,
      SEL => U3_Mmux_M1a_mux0000_6_f52_BYINV_13105,
      O => U3_Mmux_M1a_mux0000_6_f52_F6MUX_13113
    );
  U3_Mmux_M1a_mux0000_6_f52_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1(2),
      O => U3_Mmux_M1a_mux0000_6_f52_BYINV_13105
    );
  U3_Mmux_M1a_mux0000_7_f51_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X30Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_7_f51_F5MUX_13152,
      O => U3_Mmux_M1a_mux0000_7_f51
    );
  U3_Mmux_M1a_mux0000_7_f51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y29"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_91_13141,
      IB => U3_Mmux_M1a_mux0000_84_13150,
      SEL => U3_Mmux_M1a_mux0000_7_f51_BXINV_13144,
      O => U3_Mmux_M1a_mux0000_7_f51_F5MUX_13152
    );
  U3_Mmux_M1a_mux0000_7_f51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1(1),
      O => U3_Mmux_M1a_mux0000_7_f51_BXINV_13144
    );
  U3_Mmux_M1a_mux0000_7_f51_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_7_f51_F6MUX_13143,
      O => U3_Mmux_M1a_mux0000_4_f7
    );
  U3_Mmux_M1a_mux0000_7_f51_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y29"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_6_f6,
      IB => U3_Mmux_M1a_mux0000_5_f61,
      SEL => U3_Mmux_M1a_mux0000_7_f51_BYINV_13135,
      O => U3_Mmux_M1a_mux0000_7_f51_F6MUX_13143
    );
  U3_Mmux_M1a_mux0000_7_f51_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1(3),
      O => U3_Mmux_M1a_mux0000_7_f51_BYINV_13135
    );
  U3_Mmux_M1a_mux0000_6_f51_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X31Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_6_f51_F5MUX_13182,
      O => U3_Mmux_M1a_mux0000_6_f51
    );
  U3_Mmux_M1a_mux0000_6_f51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y26"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_81_13171,
      IB => U3_Mmux_M1a_mux0000_72_13180,
      SEL => U3_Mmux_M1a_mux0000_6_f51_BXINV_13174,
      O => U3_Mmux_M1a_mux0000_6_f51_F5MUX_13182
    );
  U3_Mmux_M1a_mux0000_6_f51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1(1),
      O => U3_Mmux_M1a_mux0000_6_f51_BXINV_13174
    );
  U3_Mmux_M1a_mux0000_6_f51_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_6_f51_F6MUX_13173,
      O => U3_Mmux_M1a_mux0000_5_f6
    );
  U3_Mmux_M1a_mux0000_6_f51_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y26"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_7_f5,
      IB => U3_Mmux_M1a_mux0000_6_f51,
      SEL => U3_Mmux_M1a_mux0000_6_f51_BYINV_13165,
      O => U3_Mmux_M1a_mux0000_6_f51_F6MUX_13173
    );
  U3_Mmux_M1a_mux0000_6_f51_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1(2),
      O => U3_Mmux_M1a_mux0000_6_f51_BYINV_13165
    );
  U3_M1a_mux0000_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X31Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_M1a_mux0000_F5MUX_13213,
      O => U3_Mmux_M1a_mux0000_7_f5
    );
  U3_M1a_mux0000_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y27"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_9_13201,
      IB => U3_Mmux_M1a_mux0000_82_13211,
      SEL => U3_M1a_mux0000_BXINV_13205,
      O => U3_M1a_mux0000_F5MUX_13213
    );
  U3_M1a_mux0000_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1(1),
      O => U3_M1a_mux0000_BXINV_13205
    );
  U3_M1a_mux0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_M1a_mux0000_F6MUX_13203,
      O => U3_M1a_mux0000
    );
  U3_M1a_mux0000_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y27"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_4_f7,
      IB => U3_Mmux_M1a_mux0000_3_f7,
      SEL => U3_M1a_mux0000_BYINV_13195,
      O => U3_M1a_mux0000_F6MUX_13203
    );
  U3_M1a_mux0000_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1(4),
      O => U3_M1a_mux0000_BYINV_13195
    );
  U3_Mmux_M1a_mux0000_7_f52_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X31Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_7_f52_F5MUX_13243,
      O => U3_Mmux_M1a_mux0000_7_f52
    );
  U3_Mmux_M1a_mux0000_7_f52_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y28"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_92_13232,
      IB => U3_Mmux_M1a_mux0000_85_13241,
      SEL => U3_Mmux_M1a_mux0000_7_f52_BXINV_13235,
      O => U3_Mmux_M1a_mux0000_7_f52_F5MUX_13243
    );
  U3_Mmux_M1a_mux0000_7_f52_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1(1),
      O => U3_Mmux_M1a_mux0000_7_f52_BXINV_13235
    );
  U3_Mmux_M1a_mux0000_7_f52_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_7_f52_F6MUX_13234,
      O => U3_Mmux_M1a_mux0000_6_f6
    );
  U3_Mmux_M1a_mux0000_7_f52_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y28"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_8_f5,
      IB => U3_Mmux_M1a_mux0000_7_f52,
      SEL => U3_Mmux_M1a_mux0000_7_f52_BYINV_13226,
      O => U3_Mmux_M1a_mux0000_7_f52_F6MUX_13234
    );
  U3_Mmux_M1a_mux0000_7_f52_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1(2),
      O => U3_Mmux_M1a_mux0000_7_f52_BYINV_13226
    );
  U3_Mmux_M1a_mux0000_8_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X31Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_8_f5_F5MUX_13267,
      O => U3_Mmux_M1a_mux0000_8_f5
    );
  U3_Mmux_M1a_mux0000_8_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y29"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_10_13257,
      IB => U3_Mmux_M1a_mux0000_93_13265,
      SEL => U3_Mmux_M1a_mux0000_8_f5_BXINV_13259,
      O => U3_Mmux_M1a_mux0000_8_f5_F5MUX_13267
    );
  U3_Mmux_M1a_mux0000_8_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1(1),
      O => U3_Mmux_M1a_mux0000_8_f5_BXINV_13259
    );
  U2_hcs_0_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X18Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_hcs(0),
      O => U2_hcs_0_rt_13295
    );
  title_Mmux_M_mux0000_5_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X18Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Mmux_M_mux0000_5_f5_F5MUX_13297,
      O => title_Mmux_M_mux0000_5_f5
    );
  title_Mmux_M_mux0000_5_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X18Y10"
    )
    port map (
      IA => title_Mmux_M_mux0000_5_f51_13284,
      IB => U2_hcs_0_rt_13295,
      SEL => title_Mmux_M_mux0000_5_f5_BXINV_13287,
      O => title_Mmux_M_mux0000_5_f5_F5MUX_13297
    );
  title_Mmux_M_mux0000_5_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_pix_1_0,
      O => title_Mmux_M_mux0000_5_f5_BXINV_13287
    );
  title_Mmux_M_mux0000_5_f5_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Mmux_M_mux0000_5_f5_F6MUX_13286,
      O => title_Mmux_M_mux0000_4_f6
    );
  title_Mmux_M_mux0000_5_f5_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X18Y10"
    )
    port map (
      IA => title_Mmux_M_mux0000_6_f5,
      IB => title_Mmux_M_mux0000_5_f5,
      SEL => title_Mmux_M_mux0000_5_f5_BYINV_13279,
      O => title_Mmux_M_mux0000_5_f5_F6MUX_13286
    );
  title_Mmux_M_mux0000_5_f5_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_pix_2_0,
      O => title_Mmux_M_mux0000_5_f5_BYINV_13279
    );
  title_Mmux_M_mux0000_5_f51 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X18Y10"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(2),
      O => title_Mmux_M_mux0000_5_f51_13284
    );
  sig_init_M_23_1 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X18Y11"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(2),
      O => title_Mmux_M_mux0000_7_pack_1
    );
  title_Mmux_M_mux0000_7_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X18Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => title_Mmux_M_mux0000_7,
      ADR3 => VCC,
      O => title_Mmux_M_mux0000_7_rt_13327
    );
  title_Mmux_M_mux0000_7_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X18Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Mmux_M_mux0000_7_F5MUX_13329,
      O => title_Mmux_M_mux0000_6_f5
    );
  title_Mmux_M_mux0000_7_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X18Y11"
    )
    port map (
      IA => title_Mmux_M_mux0000_7_pack_1,
      IB => title_Mmux_M_mux0000_7_rt_13327,
      SEL => title_Mmux_M_mux0000_7_BXINV_13319,
      O => title_Mmux_M_mux0000_7_F5MUX_13329
    );
  title_Mmux_M_mux0000_7_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_pix_1_0,
      O => title_Mmux_M_mux0000_7_BXINV_13319
    );
  title_Mmux_M_mux0000_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Mmux_M_mux0000_7_pack_1,
      O => title_Mmux_M_mux0000_7
    );
  title_Mmux_M_mux0000_7_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Mmux_M_mux0000_7_F6MUX_13317,
      O => title_Mmux_M_mux0000_3_f7
    );
  title_Mmux_M_mux0000_7_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X18Y11"
    )
    port map (
      IA => title_Mmux_M_mux0000_5_f6,
      IB => title_Mmux_M_mux0000_4_f6,
      SEL => title_Mmux_M_mux0000_7_BYINV_13310,
      O => title_Mmux_M_mux0000_7_F6MUX_13317
    );
  title_Mmux_M_mux0000_7_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_pix_3_0,
      O => title_Mmux_M_mux0000_7_BYINV_13310
    );
  title_Mmux_M_mux0000_83 : X_LUT4
    generic map(
      INIT => X"CCCD",
      LOC => "SLICE_X18Y12"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_hcs(0),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(2),
      O => title_Mmux_M_mux0000_83_13348
    );
  title_Mmux_M_mux0000_73 : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X18Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_init_M_14_0,
      ADR2 => sig_init_M_15_0,
      ADR3 => U2_hcs(0),
      O => title_Mmux_M_mux0000_73_13357
    );
  title_Mmux_M_mux0000_6_f52_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X18Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Mmux_M_mux0000_6_f52_F5MUX_13359,
      O => title_Mmux_M_mux0000_6_f52
    );
  title_Mmux_M_mux0000_6_f52_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X18Y12"
    )
    port map (
      IA => title_Mmux_M_mux0000_83_13348,
      IB => title_Mmux_M_mux0000_73_13357,
      SEL => title_Mmux_M_mux0000_6_f52_BXINV_13351,
      O => title_Mmux_M_mux0000_6_f52_F5MUX_13359
    );
  title_Mmux_M_mux0000_6_f52_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_pix_1_0,
      O => title_Mmux_M_mux0000_6_f52_BXINV_13351
    );
  title_Mmux_M_mux0000_6_f52_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Mmux_M_mux0000_6_f52_F6MUX_13350,
      O => title_Mmux_M_mux0000_5_f61
    );
  title_Mmux_M_mux0000_6_f52_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X18Y12"
    )
    port map (
      IA => title_Mmux_M_mux0000_7_f51,
      IB => title_Mmux_M_mux0000_6_f52,
      SEL => title_Mmux_M_mux0000_6_f52_BYINV_13343,
      O => title_Mmux_M_mux0000_6_f52_F6MUX_13350
    );
  title_Mmux_M_mux0000_6_f52_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_pix_2_0,
      O => title_Mmux_M_mux0000_6_f52_BYINV_13343
    );
  title_Mmux_M_mux0000_91 : X_LUT4
    generic map(
      INIT => X"0810",
      LOC => "SLICE_X18Y13"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => N177_0,
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(2),
      O => title_Mmux_M_mux0000_91_13378
    );
  title_Mmux_M_mux0000_7_f51_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X18Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Mmux_M_mux0000_7_f51_F5MUX_13389,
      O => title_Mmux_M_mux0000_7_f51
    );
  title_Mmux_M_mux0000_7_f51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X18Y13"
    )
    port map (
      IA => title_Mmux_M_mux0000_91_13378,
      IB => title_Mmux_M_mux0000_84_13387,
      SEL => title_Mmux_M_mux0000_7_f51_BXINV_13381,
      O => title_Mmux_M_mux0000_7_f51_F5MUX_13389
    );
  title_Mmux_M_mux0000_7_f51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_pix_1_0,
      O => title_Mmux_M_mux0000_7_f51_BXINV_13381
    );
  title_Mmux_M_mux0000_7_f51_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Mmux_M_mux0000_7_f51_F6MUX_13380,
      O => title_Mmux_M_mux0000_4_f7
    );
  title_Mmux_M_mux0000_7_f51_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X18Y13"
    )
    port map (
      IA => title_Mmux_M_mux0000_6_f6,
      IB => title_Mmux_M_mux0000_5_f61,
      SEL => title_Mmux_M_mux0000_7_f51_BYINV_13373,
      O => title_Mmux_M_mux0000_7_f51_F6MUX_13380
    );
  title_Mmux_M_mux0000_7_f51_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_pix_3_0,
      O => title_Mmux_M_mux0000_7_f51_BYINV_13373
    );
  title_Mmux_M_mux0000_72 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X19Y10"
    )
    port map (
      ADR0 => U2_hcs(0),
      ADR1 => title_Mmux_M_mux0000_7,
      ADR2 => VCC,
      ADR3 => VCC,
      O => title_Mmux_M_mux0000_72_13417
    );
  title_Mmux_M_mux0000_6_f51_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X19Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Mmux_M_mux0000_6_f51_F5MUX_13419,
      O => title_Mmux_M_mux0000_6_f51
    );
  title_Mmux_M_mux0000_6_f51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X19Y10"
    )
    port map (
      IA => title_Mmux_M_mux0000_6_f51_G,
      IB => title_Mmux_M_mux0000_72_13417,
      SEL => title_Mmux_M_mux0000_6_f51_BXINV_13410,
      O => title_Mmux_M_mux0000_6_f51_F5MUX_13419
    );
  title_Mmux_M_mux0000_6_f51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_pix_1_0,
      O => title_Mmux_M_mux0000_6_f51_BXINV_13410
    );
  title_Mmux_M_mux0000_6_f51_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Mmux_M_mux0000_6_f51_F6MUX_13409,
      O => title_Mmux_M_mux0000_5_f6
    );
  title_Mmux_M_mux0000_6_f51_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X19Y10"
    )
    port map (
      IA => title_Mmux_M_mux0000_7_f5,
      IB => title_Mmux_M_mux0000_6_f51,
      SEL => title_Mmux_M_mux0000_6_f51_BYINV_13399,
      O => title_Mmux_M_mux0000_6_f51_F6MUX_13409
    );
  title_Mmux_M_mux0000_6_f51_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_pix_2_0,
      O => title_Mmux_M_mux0000_6_f51_BYINV_13399
    );
  U2_hcs_0_rt_1 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X19Y10"
    )
    port map (
      ADR0 => U2_hcs(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => title_Mmux_M_mux0000_6_f51_G
    );
  title_B : X_LATCHE
    generic map(
      LOC => "SLICE_X19Y11",
      INIT => '0'
    )
    port map (
      I => title_B_DYMUX_13446,
      GE => title_B_CEINV_13435,
      CLK => NlwInverterSignal_title_B_CLK,
      SET => GND,
      RST => GND,
      O => title_B_6756
    );
  title_B_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X19Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_B_F5MUX_13459,
      O => title_Mmux_M_mux0000_7_f5
    );
  title_B_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X19Y11"
    )
    port map (
      IA => title_Mmux_M_mux0000_9_13442,
      IB => title_Mmux_M_mux0000_82_13457,
      SEL => title_B_BXINV_13451,
      O => title_B_F5MUX_13459
    );
  title_B_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_pix_1_0,
      O => title_B_BXINV_13451
    );
  title_B_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_B_F6MUX_13444,
      O => title_B_DYMUX_13446
    );
  title_B_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X19Y11"
    )
    port map (
      IA => title_Mmux_M_mux0000_4_f7,
      IB => title_Mmux_M_mux0000_3_f7,
      SEL => title_B_BYINV_13437,
      O => title_B_F6MUX_13444
    );
  title_B_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_pix(4),
      O => title_B_BYINV_13437
    );
  title_B_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X19Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => vidon_0,
      O => title_B_CLKINVNOT
    );
  title_B_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_spriteon_0,
      O => title_B_CEINV_13435
    );
  title_Mmux_M_mux0000_9 : X_LUT4
    generic map(
      INIT => X"1F10",
      LOC => "SLICE_X19Y11"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => N295_0,
      ADR2 => U2_hcs(0),
      ADR3 => sig_init_M_15_0,
      O => title_Mmux_M_mux0000_9_13442
    );
  title_Mmux_M_mux0000_7_f52_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X19Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Mmux_M_mux0000_7_f52_F5MUX_13489,
      O => title_Mmux_M_mux0000_7_f52
    );
  title_Mmux_M_mux0000_7_f52_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X19Y12"
    )
    port map (
      IA => title_Mmux_M_mux0000_7_f5_1,
      IB => title_Mmux_M_mux0000_85_13487,
      SEL => title_Mmux_M_mux0000_7_f52_BXINV_13482,
      O => title_Mmux_M_mux0000_7_f52_F5MUX_13489
    );
  title_Mmux_M_mux0000_7_f52_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_pix_1_0,
      O => title_Mmux_M_mux0000_7_f52_BXINV_13482
    );
  title_Mmux_M_mux0000_7_f52_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Mmux_M_mux0000_7_f52_F6MUX_13481,
      O => title_Mmux_M_mux0000_6_f6
    );
  title_Mmux_M_mux0000_7_f52_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X19Y12"
    )
    port map (
      IA => title_Mmux_M_mux0000_8_f5,
      IB => title_Mmux_M_mux0000_7_f52,
      SEL => title_Mmux_M_mux0000_7_f52_BYINV_13474,
      O => title_Mmux_M_mux0000_7_f52_F6MUX_13481
    );
  title_Mmux_M_mux0000_7_f52_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_pix_2_0,
      O => title_Mmux_M_mux0000_7_f52_BYINV_13474
    );
  title_Mmux_M_mux0000_8_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X19Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Mmux_M_mux0000_8_f5_F5MUX_13513,
      O => title_Mmux_M_mux0000_8_f5
    );
  title_Mmux_M_mux0000_8_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X19Y13"
    )
    port map (
      IA => U2_Mcount_hcs_lut(0),
      IB => title_Mmux_M_mux0000_92,
      SEL => title_Mmux_M_mux0000_8_f5_BXINV_13506,
      O => title_Mmux_M_mux0000_8_f5_F5MUX_13513
    );
  title_Mmux_M_mux0000_8_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_pix_1_0,
      O => title_Mmux_M_mux0000_8_f5_BXINV_13506
    );
  dp_OBUF : X_OBUF
    generic map(
      LOC => "PAD60"
    )
    port map (
      I => dp_O,
      O => dp
    );
  ja1_IBUF : X_BUF
    generic map(
      LOC => "PAD96",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja1,
      O => ja1_INBUF
    );
  ja2_OBUF : X_OBUF
    generic map(
      LOC => "PAD91"
    )
    port map (
      I => ja2_O,
      O => ja2
    );
  ja3_OBUF : X_OBUF
    generic map(
      LOC => "PAD94"
    )
    port map (
      I => ja3_O,
      O => ja3
    );
  a_to_g_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD77"
    )
    port map (
      I => a_to_g_0_O,
      O => a_to_g(0)
    );
  a_to_g_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD87"
    )
    port map (
      I => a_to_g_1_O,
      O => a_to_g(1)
    );
  a_to_g_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD70"
    )
    port map (
      I => a_to_g_2_O,
      O => a_to_g(2)
    );
  a_to_g_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD62"
    )
    port map (
      I => a_to_g_3_O,
      O => a_to_g(3)
    );
  a_to_g_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD63"
    )
    port map (
      I => a_to_g_4_O,
      O => a_to_g(4)
    );
  a_to_g_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD72"
    )
    port map (
      I => a_to_g_5_O,
      O => a_to_g(5)
    );
  a_to_g_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD95"
    )
    port map (
      I => a_to_g_6_O,
      O => a_to_g(6)
    );
  mclk_BUFGP_IBUFG : X_BUF
    generic map(
      LOC => "IPAD29",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk,
      O => mclk_INBUF
    );
  blue_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD167"
    )
    port map (
      I => blue_0_O,
      O => blue(0)
    );
  blue_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD169"
    )
    port map (
      I => blue_1_O,
      O => blue(1)
    );
  an_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD71"
    )
    port map (
      I => an_0_O,
      O => an(0)
    );
  an_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD79"
    )
    port map (
      I => an_1_O,
      O => an(1)
    );
  an_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD61"
    )
    port map (
      I => an_2_O,
      O => an(2)
    );
  an_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD67"
    )
    port map (
      I => an_3_O,
      O => an(3)
    );
  ld_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD84"
    )
    port map (
      I => ld_0_O,
      O => ld(0)
    );
  ld_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD85"
    )
    port map (
      I => ld_1_O,
      O => ld(1)
    );
  ld_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD90"
    )
    port map (
      I => ld_2_O,
      O => ld(2)
    );
  ld_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD89"
    )
    port map (
      I => ld_3_O,
      O => ld(3)
    );
  ld_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD65"
    )
    port map (
      I => ld_4_O,
      O => ld(4)
    );
  ld_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD109"
    )
    port map (
      I => ld_5_O,
      O => ld(5)
    );
  ld_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD225"
    )
    port map (
      I => ld_6_O,
      O => ld(6)
    );
  ld_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD181"
    )
    port map (
      I => ld_7_O,
      O => ld(7)
    );
  sw_0_IBUF : X_BUF
    generic map(
      LOC => "IPAD78",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw(0),
      O => sw_0_INBUF
    );
  sw_1_IBUF : X_BUF
    generic map(
      LOC => "IPAD83",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw(1),
      O => sw_1_INBUF
    );
  sw_2_IBUF : X_BUF
    generic map(
      LOC => "IPAD88",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw(2),
      O => sw_2_INBUF
    );
  sw_3_IBUF : X_BUF
    generic map(
      LOC => "IPAD93",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw(3),
      O => sw_3_INBUF
    );
  sw_4_IBUF : X_BUF
    generic map(
      LOC => "IPAD103",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw(4),
      O => sw_4_INBUF
    );
  sw_4_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD103",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw_4_INBUF,
      O => sw_4_IBUF_6786
    );
  sw_5_IBUF : X_BUF
    generic map(
      LOC => "IPAD98",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw(5),
      O => sw_5_INBUF
    );
  sw_5_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD98",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw_5_INBUF,
      O => sw_5_IBUF_6787
    );
  sw_6_IBUF : X_BUF
    generic map(
      LOC => "IPAD108",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw(6),
      O => sw_6_INBUF
    );
  sw_6_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD108",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw_6_INBUF,
      O => sw_6_IBUF_6788
    );
  sw_7_IBUF : X_BUF
    generic map(
      LOC => "IPAD112",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw(7),
      O => sw_7_INBUF
    );
  sw_7_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD112",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw_7_INBUF,
      O => sw_7_IBUF_6789
    );
  hsync_OBUF : X_OBUF
    generic map(
      LOC => "PAD168"
    )
    port map (
      I => hsync_O,
      O => hsync
    );
  vsync_OBUF : X_OBUF
    generic map(
      LOC => "PAD173"
    )
    port map (
      I => vsync_O,
      O => vsync
    );
  btn_0_IBUF : X_BUF
    generic map(
      LOC => "IPAD59",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn(0),
      O => btn_0_INBUF
    );
  btn_0_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD59",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_0_INBUF,
      O => btn_0_IBUF_6792
    );
  btn_1_IBUF : X_BUF
    generic map(
      LOC => "IPAD64",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn(1),
      O => btn_1_INBUF
    );
  btn_1_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD64",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_1_INBUF,
      O => btn_1_IBUF_6793
    );
  btn_2_IBUF : X_BUF
    generic map(
      LOC => "IPAD68",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn(2),
      O => btn_2_INBUF
    );
  btn_3_IBUF : X_BUF
    generic map(
      LOC => "IPAD73",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn(3),
      O => btn_3_INBUF
    );
  red_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD148"
    )
    port map (
      I => red_0_O,
      O => red(0)
    );
  red_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD153"
    )
    port map (
      I => red_1_O,
      O => red(1)
    );
  red_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD154"
    )
    port map (
      I => red_2_O,
      O => red(2)
    );
  green_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD156"
    )
    port map (
      I => green_0_O,
      O => green(0)
    );
  green_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD157"
    )
    port map (
      I => green_1_O,
      O => green(1)
    );
  green_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD163"
    )
    port map (
      I => green_2_O,
      O => green(2)
    );
  U1_q_17_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X2Y1"
    )
    port map (
      I0 => U1_q_17_BUFG_I0_INV,
      I1 => GND,
      S => U1_q_17_BUFG_S_INVNOT,
      O => U1_q(17)
    );
  U1_q_17_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X2Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U1_q_17_BUFG_S_INVNOT
    );
  U1_q_17_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X2Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_171,
      O => U1_q_17_BUFG_I0_INV
    );
  mclk_BUFGP_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X2Y11"
    )
    port map (
      I0 => mclk_BUFGP_BUFG_I0_INV,
      I1 => GND,
      S => mclk_BUFGP_BUFG_S_INVNOT,
      O => mclk_BUFGP
    );
  mclk_BUFGP_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X2Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => mclk_BUFGP_BUFG_S_INVNOT
    );
  mclk_BUFGP_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X2Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_INBUF,
      O => mclk_BUFGP_BUFG_I0_INV
    );
  U1_q_0_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X1Y0"
    )
    port map (
      I0 => U1_q_0_BUFG_I0_INV,
      I1 => GND,
      S => U1_q_0_BUFG_S_INVNOT,
      O => U1_q(0)
    );
  U1_q_0_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X1Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U1_q_0_BUFG_S_INVNOT
    );
  U1_q_0_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X1Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01,
      O => U1_q_0_BUFG_I0_INV
    );
  U3_q_17_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X1Y10"
    )
    port map (
      I0 => U3_q_17_BUFG_I0_INV,
      I1 => GND,
      S => U3_q_17_BUFG_S_INVNOT,
      O => U3_q(17)
    );
  U3_q_17_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X1Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_q_17_BUFG_S_INVNOT
    );
  U3_q_17_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X1Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q_171,
      O => U3_q_17_BUFG_I0_INV
    );
  x7_digit_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_digit_1_F5MUX_13897,
      O => x7_digit(1)
    );
  x7_digit_1_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X64Y63"
    )
    port map (
      IA => x7_Mmux_digit_41_13887,
      IB => x7_Mmux_digit_31_13895,
      SEL => x7_digit_1_BXINV_13889,
      O => x7_digit_1_F5MUX_13897
    );
  x7_digit_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv(19),
      O => x7_digit_1_BXINV_13889
    );
  x7_digit_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_digit_2_F5MUX_13922,
      O => x7_digit(2)
    );
  x7_digit_2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X65Y61"
    )
    port map (
      IA => x7_Mmux_digit_42_13912,
      IB => x7_Mmux_digit_32_13920,
      SEL => x7_digit_2_BXINV_13914,
      O => x7_digit_2_F5MUX_13922
    );
  x7_digit_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv(19),
      O => x7_digit_2_BXINV_13914
    );
  x7_Mmux_digit_33 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X64Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_tank1_angle_calc(7),
      ADR2 => x7_clkdiv(18),
      ADR3 => U3_tank1_angle_calc(3),
      O => x7_Mmux_digit_33_13945
    );
  x7_digit_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_digit_3_F5MUX_13947,
      O => x7_digit(3)
    );
  x7_digit_3_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X64Y61"
    )
    port map (
      IA => x7_Mmux_digit_43_13937,
      IB => x7_Mmux_digit_33_13945,
      SEL => x7_digit_3_BXINV_13939,
      O => x7_digit_3_F5MUX_13947
    );
  x7_digit_3_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv(19),
      O => x7_digit_3_BXINV_13939
    );
  x7_Mmux_digit_43 : X_LUT4
    generic map(
      INIT => X"AAF0",
      LOC => "SLICE_X64Y61"
    )
    port map (
      ADR0 => U3_tank2_angle_calc(7),
      ADR1 => VCC,
      ADR2 => U3_tank2_angle_calc(3),
      ADR3 => x7_clkdiv(18),
      O => x7_Mmux_digit_43_13937
    );
  U3_spriteonB2_and0000281 : X_LUT4
    generic map(
      INIT => X"33FF",
      LOC => "SLICE_X17Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(4),
      ADR2 => VCC,
      ADR3 => U2_hcs(3),
      O => U3_spriteonB2_and0000281_13970
    );
  U3_spriteonB2_and000028_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB2_and000028_F5MUX_13972,
      O => U3_spriteonB2_and000028
    );
  U3_spriteonB2_and000028_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X17Y28"
    )
    port map (
      IA => U3_spriteonB2_and0000282_13961,
      IB => U3_spriteonB2_and0000281_13970,
      SEL => U3_spriteonB2_and000028_BXINV_13963,
      O => U3_spriteonB2_and000028_F5MUX_13972
    );
  U3_spriteonB2_and000028_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(5),
      O => U3_spriteonB2_and000028_BXINV_13963
    );
  U3_spriteonB2_and0000282 : X_LUT4
    generic map(
      INIT => X"FFEC",
      LOC => "SLICE_X17Y28"
    )
    port map (
      ADR0 => U2_hcs(1),
      ADR1 => U2_hcs(4),
      ADR2 => U2_hcs(2),
      ADR3 => U2_hcs(3),
      O => U3_spriteonB2_and0000282_13961
    );
  U3_Mmux_M1_mux0000_9_SW0_G : X_LUT4
    generic map(
      INIT => X"3CFB",
      LOC => "SLICE_X47Y24"
    )
    port map (
      ADR0 => U3_xpix1(0),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(1),
      O => N542
    );
  N261_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => N261_F5MUX_13997,
      O => N261
    );
  N261_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X47Y24"
    )
    port map (
      IA => N541,
      IB => N542,
      SEL => N261_BXINV_13990,
      O => N261_F5MUX_13997
    );
  N261_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => N261_BXINV_13990
    );
  U3_Mmux_M1_mux0000_9_SW0_F : X_LUT4
    generic map(
      INIT => X"1B1B",
      LOC => "SLICE_X47Y24"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(2),
      ADR3 => VCC,
      O => N541
    );
  U3_spriteonB5_and000041_G : X_LUT4
    generic map(
      INIT => X"0F08",
      LOC => "SLICE_X16Y21"
    )
    port map (
      ADR0 => U2_hcs(3),
      ADR1 => U2_hcs(2),
      ADR2 => U2_hcs(6),
      ADR3 => U2_hcs(5),
      O => N396
    );
  U3_spriteonB5_and000041_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB5_and000041_F5MUX_14022,
      O => U3_spriteonB5_and000041
    );
  U3_spriteonB5_and000041_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X16Y21"
    )
    port map (
      IA => N395,
      IB => N396,
      SEL => U3_spriteonB5_and000041_BXINV_14015,
      O => U3_spriteonB5_and000041_F5MUX_14022
    );
  U3_spriteonB5_and000041_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(4),
      O => U3_spriteonB5_and000041_BXINV_14015
    );
  U3_spriteonB5_and000041_F : X_LUT4
    generic map(
      INIT => X"1A1A",
      LOC => "SLICE_X16Y21"
    )
    port map (
      ADR0 => U2_hcs(5),
      ADR1 => N243_0,
      ADR2 => U2_hcs(6),
      ADR3 => VCC,
      O => N395
    );
  U3_Mmux_M1_mux0000_73_SW0_G : X_LUT4
    generic map(
      INIT => X"F171",
      LOC => "SLICE_X40Y27"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(3),
      ADR3 => U3_xpix1(0),
      O => N522
    );
  N311_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => N311_F5MUX_14047,
      O => N311
    );
  N311_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X40Y27"
    )
    port map (
      IA => N521,
      IB => N522,
      SEL => N311_BXINV_14040,
      O => N311_F5MUX_14047
    );
  N311_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => N311_BXINV_14040
    );
  U3_Mmux_M1_mux0000_73_SW0_F : X_LUT4
    generic map(
      INIT => X"ACBD",
      LOC => "SLICE_X40Y27"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(3),
      ADR3 => U3_xpix1(0),
      O => N521
    );
  U3_Mmux_M1_mux0000_92_SW0_G : X_LUT4
    generic map(
      INIT => X"CCCD",
      LOC => "SLICE_X43Y28"
    )
    port map (
      ADR0 => U3_xpix1(0),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(0),
      O => N574
    );
  N313_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => N313_F5MUX_14072,
      O => N313
    );
  N313_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X43Y28"
    )
    port map (
      IA => N573,
      IB => N574,
      SEL => N313_BXINV_14065,
      O => N313_F5MUX_14072
    );
  N313_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => N313_BXINV_14065
    );
  U3_Mmux_M1_mux0000_92_SW0_F : X_LUT4
    generic map(
      INIT => X"D91E",
      LOC => "SLICE_X43Y28"
    )
    port map (
      ADR0 => U3_xpix1(0),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(0),
      O => N573
    );
  N263_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => N263_F5MUX_14097,
      O => N263
    );
  N263_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X51Y26"
    )
    port map (
      IA => N453,
      IB => N454,
      SEL => N263_BXINV_14089,
      O => N263_F5MUX_14097
    );
  N263_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => N263_BXINV_14089
    );
  N225_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => N225_F5MUX_14122,
      O => N225
    );
  N225_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X51Y34"
    )
    port map (
      IA => N225_G,
      IB => M1_27_142_SW0,
      SEL => N225_BXINV_14115,
      O => N225_F5MUX_14122
    );
  N225_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => N225_BXINV_14115
    );
  M1a_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_26_F5MUX_14147,
      O => M1a_26_Q
    );
  M1a_26_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X34Y35"
    )
    port map (
      IA => N459,
      IB => N460,
      SEL => M1a_26_BXINV_14140,
      O => M1a_26_F5MUX_14147
    );
  M1a_26_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M1a_26_BXINV_14140
    );
  N325_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => N325_F5MUX_14172,
      O => N325
    );
  N325_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y30"
    )
    port map (
      IA => N595,
      IB => N596,
      SEL => N325_BXINV_14165,
      O => N325_F5MUX_14172
    );
  N325_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => N325_BXINV_14165
    );
  N203_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => N203_F5MUX_14197,
      O => N203
    );
  N203_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y30"
    )
    port map (
      IA => N505,
      IB => N506,
      SEL => N203_BXINV_14190,
      O => N203_F5MUX_14197
    );
  N203_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => N203_BXINV_14190
    );
  N361_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => N361_F5MUX_14222,
      O => N361
    );
  N361_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y31"
    )
    port map (
      IA => N547,
      IB => N548,
      SEL => N361_BXINV_14215,
      O => N361_F5MUX_14222
    );
  N361_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => N361_BXINV_14215
    );
  N327_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => N327_F5MUX_14247,
      O => N327
    );
  N327_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y31"
    )
    port map (
      IA => N497,
      IB => N498,
      SEL => N327_BXINV_14239,
      O => N327_F5MUX_14247
    );
  N327_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => N327_BXINV_14239
    );
  blue_0_OBUF_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X19Y18"
    )
    port map (
      IA => N413,
      IB => N414,
      SEL => blue_0_OBUF_BXINV_14265,
      O => blue_0_OBUF_F5MUX_14272
    );
  blue_0_OBUF_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_present_state_FSM_FFd1_6150,
      O => blue_0_OBUF_BXINV_14265
    );
  M2a_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_10_F5MUX_14297,
      O => M2a_10_Q
    );
  M2a_10_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y74"
    )
    port map (
      IA => M2a_10_2_14288,
      IB => M2a_10_1,
      SEL => M2a_10_BXINV_14290,
      O => M2a_10_F5MUX_14297
    );
  M2a_10_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M2a_10_BXINV_14290
    );
  M2a_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_20_F5MUX_14322,
      O => M2a_20_Q
    );
  M2a_20_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y72"
    )
    port map (
      IA => N591,
      IB => N592,
      SEL => M2a_20_BXINV_14315,
      O => M2a_20_F5MUX_14322
    );
  M2a_20_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => M2a_20_BXINV_14315
    );
  M2a_24_1 : X_LUT4
    generic map(
      INIT => X"2027",
      LOC => "SLICE_X31Y72"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => rom1_addr(4),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(2),
      O => M2a_24_1_14347
    );
  M2a_24_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_24_F5MUX_14349,
      O => M2a_24_Q
    );
  M2a_24_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y72"
    )
    port map (
      IA => M2a_24_2,
      IB => M2a_24_1_14347,
      SEL => M2a_24_BXINV_14342,
      O => M2a_24_F5MUX_14349
    );
  M2a_24_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(3),
      O => M2a_24_BXINV_14342
    );
  M2a_24_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_24_2,
      O => M2a_24_2_0
    );
  M2a_24_11 : X_LUT4
    generic map(
      INIT => X"C6C8",
      LOC => "SLICE_X31Y72"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => rom1_addr(4),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(2),
      O => M2a_24_2
    );
  M1a_15_SW0 : X_LUT4
    generic map(
      INIT => X"8962",
      LOC => "SLICE_X28Y71"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(2),
      O => M2a_16_1
    );
  M2a_16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_16_F5MUX_14374,
      O => M2a_16_Q
    );
  M2a_16_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y71"
    )
    port map (
      IA => M2a_16_2_14365,
      IB => M2a_16_1,
      SEL => M2a_16_BXINV_14367,
      O => M2a_16_F5MUX_14374
    );
  M2a_16_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M2a_16_BXINV_14367
    );
  M2a_16_2 : X_LUT4
    generic map(
      INIT => X"35FE",
      LOC => "SLICE_X28Y71"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(2),
      O => M2a_16_2_14365
    );
  M1a_5_21 : X_LUT4
    generic map(
      INIT => X"8845",
      LOC => "SLICE_X27Y71"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(1),
      O => M1a_5_21_14397
    );
  M2a_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_26_F5MUX_14399,
      O => M2a_26_Q
    );
  M2a_26_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X27Y71"
    )
    port map (
      IA => M2a_26_2_14390,
      IB => M1a_5_21_14397,
      SEL => M2a_26_BXINV_14392,
      O => M2a_26_F5MUX_14399
    );
  M2a_26_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M2a_26_BXINV_14392
    );
  M2a_26_2 : X_LUT4
    generic map(
      INIT => X"4858",
      LOC => "SLICE_X27Y71"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(1),
      O => M2a_26_2_14390
    );
  M1_8_G : X_LUT4
    generic map(
      INIT => X"11FB",
      LOC => "SLICE_X44Y26"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(3),
      O => N436
    );
  M1_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_8_F5MUX_14424,
      O => M1_8_Q
    );
  M1_8_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X44Y26"
    )
    port map (
      IA => N435,
      IB => N436,
      SEL => M1_8_BXINV_14417,
      O => M1_8_F5MUX_14424
    );
  M1_8_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => M1_8_BXINV_14417
    );
  M1_8_F : X_LUT4
    generic map(
      INIT => X"3B24",
      LOC => "SLICE_X44Y26"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(3),
      O => N435
    );
  M1a_22_44_SW0_G : X_LUT4
    generic map(
      INIT => X"D5EA",
      LOC => "SLICE_X37Y37"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(0),
      ADR2 => M1_21_bdd8,
      ADR3 => U2_vcs(3),
      O => N410
    );
  N271_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => N271_F5MUX_14449,
      O => N271
    );
  N271_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X37Y37"
    )
    port map (
      IA => N409,
      IB => N410,
      SEL => N271_BXINV_14442,
      O => N271_F5MUX_14449
    );
  N271_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => N271_BXINV_14442
    );
  M1a_22_44_SW0_F : X_LUT4
    generic map(
      INIT => X"FFA8",
      LOC => "SLICE_X37Y37"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(0),
      ADR2 => M1_22_bdd9,
      ADR3 => U2_vcs(3),
      O => N409
    );
  U3_Mmux_M1a_mux0000_9_SW0_G : X_LUT4
    generic map(
      INIT => X"BCE2",
      LOC => "SLICE_X32Y26"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(1),
      O => N546
    );
  N323_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => N323_F5MUX_14474,
      O => N323
    );
  N323_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X32Y26"
    )
    port map (
      IA => N545,
      IB => N546,
      SEL => N323_BXINV_14467,
      O => N323_F5MUX_14474
    );
  N323_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_xpix1(0),
      O => N323_BXINV_14467
    );
  U3_Mmux_M1a_mux0000_9_SW0_F : X_LUT4
    generic map(
      INIT => X"BCEA",
      LOC => "SLICE_X32Y26"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(1),
      O => N545
    );
  M1_21_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_21_26_F5MUX_14499,
      O => M1_21_26
    );
  M1_21_26_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X55Y22"
    )
    port map (
      IA => M1_21_261_14486,
      IB => M1_21_26_F,
      SEL => M1_21_26_BXINV_14488,
      O => M1_21_26_F5MUX_14499
    );
  M1_21_26_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => M1_21_26_BXINV_14488
    );
  N215_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N215_F5MUX_14524,
      O => N215
    );
  N215_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X38Y32"
    )
    port map (
      IA => N419,
      IB => N420,
      SEL => N215_BXINV_14517,
      O => N215_F5MUX_14524
    );
  N215_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => N215_BXINV_14517
    );
  M1_24_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_24_F5MUX_14549,
      O => M1_24_Q
    );
  M1_24_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X45Y31"
    )
    port map (
      IA => N543,
      IB => N544,
      SEL => M1_24_BXINV_14542,
      O => M1_24_F5MUX_14549
    );
  M1_24_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M1_24_BXINV_14542
    );
  red_1_OBUF_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => red_1_OBUF_F5MUX_14574,
      O => red_1_OBUF_6796
    );
  red_1_OBUF_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X21Y16"
    )
    port map (
      IA => N415,
      IB => N416,
      SEL => red_1_OBUF_BXINV_14567,
      O => red_1_OBUF_F5MUX_14574
    );
  red_1_OBUF_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_present_state_FSM_FFd1_6150,
      O => red_1_OBUF_BXINV_14567
    );
  M1_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_25_F5MUX_14599,
      O => M1_25_Q
    );
  M1_25_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X45Y33"
    )
    port map (
      IA => N515,
      IB => N516,
      SEL => M1_25_BXINV_14592,
      O => M1_25_F5MUX_14599
    );
  M1_25_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M1_25_BXINV_14592
    );
  M1_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_26_F5MUX_14624,
      O => M1_26_Q
    );
  M1_26_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y32"
    )
    port map (
      IA => N527,
      IB => N528,
      SEL => M1_26_BXINV_14617,
      O => M1_26_F5MUX_14624
    );
  M1_26_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M1_26_BXINV_14617
    );
  M1_27_115_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_27_115_F5MUX_14649,
      O => M1_27_115
    );
  M1_27_115_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X45Y35"
    )
    port map (
      IA => N407,
      IB => N408,
      SEL => M1_27_115_BXINV_14642,
      O => M1_27_115_F5MUX_14649
    );
  M1_27_115_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(0),
      O => M1_27_115_BXINV_14642
    );
  M1_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_27_F5MUX_14674,
      O => M1_27_Q
    );
  M1_27_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X45Y34"
    )
    port map (
      IA => N529,
      IB => N530,
      SEL => M1_27_BXINV_14667,
      O => M1_27_F5MUX_14674
    );
  M1_27_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M1_27_BXINV_14667
    );
  M1_29_126_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_29_126_F5MUX_14699,
      O => M1_29_126
    );
  M1_29_126_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X39Y43"
    )
    port map (
      IA => N465,
      IB => N466,
      SEL => M1_29_126_BXINV_14692,
      O => M1_29_126_F5MUX_14699
    );
  M1_29_126_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => M1_29_126_BXINV_14692
    );
  M1_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_10_F5MUX_14724,
      O => M1_10_Q
    );
  M1_10_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X45Y27"
    )
    port map (
      IA => N535,
      IB => N536,
      SEL => M1_10_BXINV_14717,
      O => M1_10_F5MUX_14724
    );
  M1_10_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => M1_10_BXINV_14717
    );
  M1a_11_f51_G : X_LUT4
    generic map(
      INIT => X"0917",
      LOC => "SLICE_X27Y29"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(0),
      O => N518
    );
  M1a_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_11_F5MUX_14749,
      O => M1a_11_Q
    );
  M1a_11_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X27Y29"
    )
    port map (
      IA => N517,
      IB => N518,
      SEL => M1a_11_BXINV_14742,
      O => M1a_11_F5MUX_14749
    );
  M1a_11_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => M1a_11_BXINV_14742
    );
  M1a_11_f51_F : X_LUT4
    generic map(
      INIT => X"5FBA",
      LOC => "SLICE_X27Y29"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(3),
      O => N517
    );
  M2_11_f5_G : X_LUT4
    generic map(
      INIT => X"3775",
      LOC => "SLICE_X45Y64"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(1),
      O => N494
    );
  M2_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_11_F5MUX_14774,
      O => M2_11_Q
    );
  M2_11_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X45Y64"
    )
    port map (
      IA => N493,
      IB => N494,
      SEL => M2_11_BXINV_14767,
      O => M2_11_F5MUX_14774
    );
  M2_11_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => M2_11_BXINV_14767
    );
  M2_11_f5_F : X_LUT4
    generic map(
      INIT => X"1920",
      LOC => "SLICE_X45Y64"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(1),
      O => N493
    );
  M2_12_f5_G : X_LUT4
    generic map(
      INIT => X"0EE4",
      LOC => "SLICE_X46Y65"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(4),
      O => N590
    );
  M2_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_12_F5MUX_14799,
      O => M2_12_Q
    );
  M2_12_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X46Y65"
    )
    port map (
      IA => N589,
      IB => N590,
      SEL => M2_12_BXINV_14792,
      O => M2_12_F5MUX_14799
    );
  M2_12_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => M2_12_BXINV_14792
    );
  M2_12_f5_F : X_LUT4
    generic map(
      INIT => X"6302",
      LOC => "SLICE_X46Y65"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(4),
      O => N589
    );
  M2_20_f5_G : X_LUT4
    generic map(
      INIT => X"3268",
      LOC => "SLICE_X54Y63"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(4),
      O => N512
    );
  M2_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_20_F5MUX_14824,
      O => M2_20_Q
    );
  M2_20_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X54Y63"
    )
    port map (
      IA => N511,
      IB => N512,
      SEL => M2_20_BXINV_14817,
      O => M2_20_F5MUX_14824
    );
  M2_20_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => M2_20_BXINV_14817
    );
  M2_20_f5_F : X_LUT4
    generic map(
      INIT => X"4202",
      LOC => "SLICE_X54Y63"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(4),
      O => N511
    );
  M2_30_f5_G : X_LUT4
    generic map(
      INIT => X"0B10",
      LOC => "SLICE_X47Y63"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(0),
      O => N510
    );
  M2_30_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_30_F5MUX_14849,
      O => M2_30_Q
    );
  M2_30_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X47Y63"
    )
    port map (
      IA => N509,
      IB => N510,
      SEL => M2_30_BXINV_14842,
      O => M2_30_F5MUX_14849
    );
  M2_30_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => M2_30_BXINV_14842
    );
  M2_30_f5_F : X_LUT4
    generic map(
      INIT => X"70F8",
      LOC => "SLICE_X47Y63"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(1),
      O => N509
    );
  M2_22_f5_G : X_LUT4
    generic map(
      INIT => X"32CC",
      LOC => "SLICE_X42Y62"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(4),
      O => N448
    );
  M2_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_22_F5MUX_14874,
      O => M2_22_Q
    );
  M2_22_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X42Y62"
    )
    port map (
      IA => N447,
      IB => N448,
      SEL => M2_22_BXINV_14867,
      O => M2_22_F5MUX_14874
    );
  M2_22_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => M2_22_BXINV_14867
    );
  M2_22_f5_F : X_LUT4
    generic map(
      INIT => X"4514",
      LOC => "SLICE_X42Y62"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(4),
      O => N447
    );
  M2_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_26_F5MUX_14899,
      O => M2_26_Q
    );
  M2_26_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X47Y62"
    )
    port map (
      IA => N593,
      IB => N594,
      SEL => M2_26_BXINV_14892,
      O => M2_26_F5MUX_14899
    );
  M2_26_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => M2_26_BXINV_14892
    );
  M2_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_29_F5MUX_14924,
      O => M2_29_Q
    );
  M2_29_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X43Y62"
    )
    port map (
      IA => N585,
      IB => N586,
      SEL => M2_29_BXINV_14917,
      O => M2_29_F5MUX_14924
    );
  M2_29_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => M2_29_BXINV_14917
    );
  N259_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => N259_F5MUX_14949,
      O => N259
    );
  N259_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X45Y67"
    )
    port map (
      IA => N565,
      IB => N566,
      SEL => N259_BXINV_14942,
      O => N259_F5MUX_14949
    );
  N259_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => N259_BXINV_14942
    );
  M1_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_11_F5MUX_14974,
      O => M1_11_Q
    );
  M1_11_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X45Y26"
    )
    port map (
      IA => N475,
      IB => N476,
      SEL => M1_11_BXINV_14967,
      O => M1_11_F5MUX_14974
    );
  M1_11_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => M1_11_BXINV_14967
    );
  M1_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_12_F5MUX_14999,
      O => M1_12_Q
    );
  M1_12_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y26"
    )
    port map (
      IA => N539,
      IB => N540,
      SEL => M1_12_BXINV_14992,
      O => M1_12_F5MUX_14999
    );
  M1_12_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => M1_12_BXINV_14992
    );
  M1_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_20_F5MUX_15024,
      O => M1_20_Q
    );
  M1_20_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X51Y24"
    )
    port map (
      IA => N507,
      IB => N508,
      SEL => M1_20_BXINV_15017,
      O => M1_20_F5MUX_15024
    );
  M1_20_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(0),
      O => M1_20_BXINV_15017
    );
  M1_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_13_F5MUX_15049,
      O => M1_13_Q
    );
  M1_13_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X40Y26"
    )
    port map (
      IA => N503,
      IB => N504,
      SEL => M1_13_BXINV_15042,
      O => M1_13_F5MUX_15049
    );
  M1_13_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => M1_13_BXINV_15042
    );
  M1_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_18_F5MUX_15074,
      O => M1_18_Q
    );
  M1_18_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X50Y25"
    )
    port map (
      IA => N477,
      IB => N478,
      SEL => M1_18_BXINV_15067,
      O => M1_18_F5MUX_15074
    );
  M1_18_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => M1_18_BXINV_15067
    );
  M1_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_19_F5MUX_15099,
      O => M1_19_Q
    );
  M1_19_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X42Y22"
    )
    port map (
      IA => N499,
      IB => N500,
      SEL => M1_19_BXINV_15092,
      O => M1_19_F5MUX_15099
    );
  M1_19_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => M1_19_BXINV_15092
    );
  M1_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_2_F5MUX_15124,
      O => M1_2_Q
    );
  M1_2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X51Y27"
    )
    port map (
      IA => N533,
      IB => N534,
      SEL => M1_2_BXINV_15117,
      O => M1_2_F5MUX_15124
    );
  M1_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => M1_2_BXINV_15117
    );
  M2_14_G : X_LUT4
    generic map(
      INIT => X"1088",
      LOC => "SLICE_X38Y63"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(4),
      O => N564
    );
  M2_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_14_F5MUX_15149,
      O => M2_14_Q
    );
  M2_14_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X38Y63"
    )
    port map (
      IA => N563,
      IB => N564,
      SEL => M2_14_BXINV_15142,
      O => M2_14_F5MUX_15149
    );
  M2_14_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => M2_14_BXINV_15142
    );
  M2_14_F : X_LUT4
    generic map(
      INIT => X"CA41",
      LOC => "SLICE_X38Y63"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(4),
      O => N563
    );
  M2_23_G : X_LUT4
    generic map(
      INIT => X"1F1D",
      LOC => "SLICE_X43Y63"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(0),
      O => N438
    );
  M2_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_23_F5MUX_15174,
      O => M2_23_Q
    );
  M2_23_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X43Y63"
    )
    port map (
      IA => N437,
      IB => N438,
      SEL => M2_23_BXINV_15167,
      O => M2_23_F5MUX_15174
    );
  M2_23_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => M2_23_BXINV_15167
    );
  M2_23_F : X_LUT4
    generic map(
      INIT => X"54D2",
      LOC => "SLICE_X43Y63"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(0),
      O => N437
    );
  M2_18_G : X_LUT4
    generic map(
      INIT => X"06E3",
      LOC => "SLICE_X39Y62"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(3),
      O => N502
    );
  M2_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_18_F5MUX_15199,
      O => M2_18_Q
    );
  M2_18_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X39Y62"
    )
    port map (
      IA => N501,
      IB => N502,
      SEL => M2_18_BXINV_15192,
      O => M2_18_F5MUX_15199
    );
  M2_18_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => M2_18_BXINV_15192
    );
  M2_18_F : X_LUT4
    generic map(
      INIT => X"C451",
      LOC => "SLICE_X39Y62"
    )
    port map (
      ADR0 => M1_0_bdd2,
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(3),
      O => N501
    );
  M2_28_G : X_LUT4
    generic map(
      INIT => X"0757",
      LOC => "SLICE_X45Y62"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(0),
      O => N524
    );
  M2_28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_28_F5MUX_15224,
      O => M2_28_Q
    );
  M2_28_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X45Y62"
    )
    port map (
      IA => N523,
      IB => N524,
      SEL => M2_28_BXINV_15217,
      O => M2_28_F5MUX_15224
    );
  M2_28_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => M2_28_BXINV_15217
    );
  M2_28_F : X_LUT4
    generic map(
      INIT => X"A892",
      LOC => "SLICE_X45Y62"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(0),
      O => N523
    );
  M2a_19_f51_G : X_LUT4
    generic map(
      INIT => X"0A1F",
      LOC => "SLICE_X27Y73"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(1),
      O => N492
    );
  M2a_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_19_F5MUX_15249,
      O => M2a_19_Q
    );
  M2a_19_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X27Y73"
    )
    port map (
      IA => N491,
      IB => N492,
      SEL => M2a_19_BXINV_15242,
      O => M2a_19_F5MUX_15249
    );
  M2a_19_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => M2a_19_BXINV_15242
    );
  M2a_19_f51_F : X_LUT4
    generic map(
      INIT => X"3F9E",
      LOC => "SLICE_X27Y73"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(1),
      O => N491
    );
  U3_blue_and00021171 : X_LUT4
    generic map(
      INIT => X"13FF",
      LOC => "SLICE_X21Y39"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(3),
      O => U3_blue_and00021171_15272
    );
  U3_blue_and0002117_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_blue_and0002117_F5MUX_15274,
      O => U3_blue_and0002117
    );
  U3_blue_and0002117_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X21Y39"
    )
    port map (
      IA => U3_blue_and0002117_G,
      IB => U3_blue_and00021171_15272,
      SEL => U3_blue_and0002117_BXINV_15267,
      O => U3_blue_and0002117_F5MUX_15274
    );
  U3_blue_and0002117_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => U3_blue_and0002117_BXINV_15267
    );
  M1a_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_2_F5MUX_15299,
      O => M1a_2_Q
    );
  M1a_2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y29"
    )
    port map (
      IA => N571,
      IB => N572,
      SEL => M1a_2_BXINV_15292,
      O => M1a_2_F5MUX_15299
    );
  M1a_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => M1a_2_BXINV_15292
    );
  N329_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => N329_F5MUX_15324,
      O => N329
    );
  N329_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y76"
    )
    port map (
      IA => N513,
      IB => N514,
      SEL => N329_BXINV_15317,
      O => N329_F5MUX_15324
    );
  N329_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => N329_BXINV_15317
    );
  U2_vidon_and000026_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and000026_F5MUX_15349,
      O => U2_vidon_and000026
    );
  U2_vidon_and000026_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X20Y25"
    )
    port map (
      IA => U2_vidon_and000026_G,
      IB => U2_vidon_and0000261_15347,
      SEL => U2_vidon_and000026_BXINV_15342,
      O => U2_vidon_and000026_F5MUX_15349
    );
  U2_vidon_and000026_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => U2_vidon_and000026_BXINV_15342
    );
  U2_vidon_and000018_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and000018_F5MUX_15374,
      O => U2_vidon_and000018
    );
  U2_vidon_and000018_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X18Y25"
    )
    port map (
      IA => U2_vidon_and0000181_15361,
      IB => U2_vidon_and000018_F,
      SEL => U2_vidon_and000018_BXINV_15363,
      O => U2_vidon_and000018_F5MUX_15374
    );
  U2_vidon_and000018_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(9),
      O => U2_vidon_and000018_BXINV_15363
    );
  U2_vidon_and000065_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and000065_F5MUX_15399,
      O => U2_vidon_and000065
    );
  U2_vidon_and000065_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X23Y22"
    )
    port map (
      IA => U2_vidon_and000065_G,
      IB => U2_vidon_and0000651_15397,
      SEL => U2_vidon_and000065_BXINV_15392,
      O => U2_vidon_and000065_F5MUX_15399
    );
  U2_vidon_and000065_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(8),
      O => U2_vidon_and000065_BXINV_15392
    );
  M1a_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_10_F5MUX_15424,
      O => M1a_10_Q
    );
  M1a_10_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y29"
    )
    port map (
      IA => N519,
      IB => N520,
      SEL => M1a_10_BXINV_15417,
      O => M1a_10_F5MUX_15424
    );
  M1a_10_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => M1a_10_BXINV_15417
    );
  M1a_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_21_F5MUX_15449,
      O => M1a_21_Q
    );
  M1a_21_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y21"
    )
    port map (
      IA => N461,
      IB => N462,
      SEL => M1a_21_BXINV_15442,
      O => M1a_21_F5MUX_15449
    );
  M1a_21_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => M1a_21_BXINV_15442
    );
  M1a_24_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_24_27_F5MUX_15474,
      O => M1a_24_27
    );
  M1a_24_27_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X37Y36"
    )
    port map (
      IA => N495,
      IB => N496,
      SEL => M1a_24_27_BXINV_15467,
      O => M1a_24_27_F5MUX_15474
    );
  M1a_24_27_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => M1a_24_27_BXINV_15467
    );
  M1a_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_23_F5MUX_15499,
      O => M1a_23_Q
    );
  M1a_23_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X36Y35"
    )
    port map (
      IA => N441,
      IB => N442,
      SEL => M1a_23_BXINV_15492,
      O => M1a_23_F5MUX_15499
    );
  M1a_23_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M1a_23_BXINV_15492
    );
  M1a_24_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_24_F5MUX_15524,
      O => M1a_24_Q
    );
  M1a_24_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X36Y37"
    )
    port map (
      IA => N445,
      IB => N446,
      SEL => M1a_24_BXINV_15517,
      O => M1a_24_F5MUX_15524
    );
  M1a_24_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M1a_24_BXINV_15517
    );
  M1a_18_31_G : X_LUT4
    generic map(
      INIT => X"0617",
      LOC => "SLICE_X32Y27"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(1),
      O => N538
    );
  M1a_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_18_F5MUX_15549,
      O => M1a_18_Q
    );
  M1a_18_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X32Y27"
    )
    port map (
      IA => N537,
      IB => N538,
      SEL => M1a_18_BXINV_15542,
      O => M1a_18_F5MUX_15549
    );
  M1a_18_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => M1a_18_BXINV_15542
    );
  M1a_18_31_F : X_LUT4
    generic map(
      INIT => X"3F9E",
      LOC => "SLICE_X32Y27"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(1),
      O => N537
    );
  M1a_19_32_G : X_LUT4
    generic map(
      INIT => X"0147",
      LOC => "SLICE_X30Y25"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(4),
      O => N556
    );
  M1a_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_19_F5MUX_15574,
      O => M1a_19_Q
    );
  M1a_19_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y25"
    )
    port map (
      IA => N555,
      IB => N556,
      SEL => M1a_19_BXINV_15567,
      O => M1a_19_F5MUX_15574
    );
  M1a_19_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => M1a_19_BXINV_15567
    );
  M1a_19_32_F : X_LUT4
    generic map(
      INIT => X"52FA",
      LOC => "SLICE_X30Y25"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(4),
      O => N555
    );
  M1_28_1201 : X_LUT4
    generic map(
      INIT => X"FF5D",
      LOC => "SLICE_X43Y34"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => U2_vcs(0),
      ADR2 => rom1_addr(3),
      ADR3 => U2_vcs(1),
      O => M1_28_1201_15597
    );
  M1_28_120_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_28_120_F5MUX_15599,
      O => M1_28_120
    );
  M1_28_120_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X43Y34"
    )
    port map (
      IA => M1_28_1202_15590,
      IB => M1_28_1201_15597,
      SEL => M1_28_120_BXINV_15592,
      O => M1_28_120_F5MUX_15599
    );
  M1_28_120_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => M1_28_120_BXINV_15592
    );
  M1_28_1202 : X_LUT4
    generic map(
      INIT => X"5775",
      LOC => "SLICE_X43Y34"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => U2_vcs(0),
      ADR2 => rom1_addr(3),
      ADR3 => U2_vcs(1),
      O => M1_28_1202_15590
    );
  M1a_28_70_G : X_LUT4
    generic map(
      INIT => X"001D",
      LOC => "SLICE_X31Y21"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(3),
      O => N526
    );
  M1a_28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_28_F5MUX_15624,
      O => M1a_28_Q
    );
  M1a_28_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y21"
    )
    port map (
      IA => N525,
      IB => N526,
      SEL => M1a_28_BXINV_15617,
      O => M1a_28_F5MUX_15624
    );
  M1a_28_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => M1a_28_BXINV_15617
    );
  M1a_28_70_F : X_LUT4
    generic map(
      INIT => X"0005",
      LOC => "SLICE_X31Y21"
    )
    port map (
      ADR0 => N367_0,
      ADR1 => VCC,
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(3),
      O => N525
    );
  M2a_12_33_G : X_LUT4
    generic map(
      INIT => X"0317",
      LOC => "SLICE_X31Y77"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(1),
      O => N554
    );
  M2a_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_12_F5MUX_15649,
      O => M2a_12_Q
    );
  M2a_12_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y77"
    )
    port map (
      IA => N553,
      IB => N554,
      SEL => M2a_12_BXINV_15642,
      O => M2a_12_F5MUX_15649
    );
  M2a_12_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => M2a_12_BXINV_15642
    );
  M2a_12_33_F : X_LUT4
    generic map(
      INIT => X"3B4C",
      LOC => "SLICE_X31Y77"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(1),
      O => N553
    );
  M2a_21_30_G : X_LUT4
    generic map(
      INIT => X"0D15",
      LOC => "SLICE_X29Y71"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(1),
      O => N562
    );
  M2a_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_21_F5MUX_15674,
      O => M2a_21_Q
    );
  M2a_21_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y71"
    )
    port map (
      IA => N561,
      IB => N562,
      SEL => M2a_21_BXINV_15667,
      O => M2a_21_F5MUX_15674
    );
  M2a_21_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => M2a_21_BXINV_15667
    );
  M2a_21_30_F : X_LUT4
    generic map(
      INIT => X"573A",
      LOC => "SLICE_X29Y71"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(1),
      O => N561
    );
  M2a_22_48_F : X_LUT4
    generic map(
      INIT => X"5E6A",
      LOC => "SLICE_X29Y70"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(1),
      O => N423
    );
  M2a_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_22_F5MUX_15699,
      O => M2a_22_Q
    );
  M2a_22_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y70"
    )
    port map (
      IA => N423,
      IB => N424,
      SEL => M2a_22_BXINV_15692,
      O => M2a_22_F5MUX_15699
    );
  M2a_22_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => M2a_22_BXINV_15692
    );
  M2a_22_48_G : X_LUT4
    generic map(
      INIT => X"0544",
      LOC => "SLICE_X29Y70"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(1),
      O => N424
    );
  M2a_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_18_F5MUX_15724,
      O => M2a_18_Q
    );
  M2a_18_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y70"
    )
    port map (
      IA => N431,
      IB => N432,
      SEL => M2a_18_BXINV_15717,
      O => M2a_18_F5MUX_15724
    );
  M2a_18_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => M2a_18_BXINV_15717
    );
  M2a_4_101_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_4_101_F5MUX_15749,
      O => M2a_4_101
    );
  M2a_4_101_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X37Y66"
    )
    port map (
      IA => N393,
      IB => N394,
      SEL => M2a_4_101_BXINV_15742,
      O => M2a_4_101_F5MUX_15749
    );
  M2a_4_101_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => M2a_4_101_BXINV_15742
    );
  M2a_4_150_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_4_150_F5MUX_15774,
      O => M2a_4_150
    );
  M2a_4_150_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X34Y67"
    )
    port map (
      IA => N385,
      IB => N386,
      SEL => M2a_4_150_BXINV_15767,
      O => M2a_4_150_F5MUX_15774
    );
  M2a_4_150_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => M2a_4_150_BXINV_15767
    );
  M2a_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_5_F5MUX_15799,
      O => M2a_5_Q
    );
  M2a_5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X32Y68"
    )
    port map (
      IA => N481,
      IB => N482,
      SEL => M2a_5_BXINV_15792,
      O => M2a_5_F5MUX_15799
    );
  M2a_5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M2a_5_BXINV_15792
    );
  M1a_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_3_F5MUX_15824,
      O => M1a_3_Q
    );
  M1a_3_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X33Y28"
    )
    port map (
      IA => N485,
      IB => N486,
      SEL => M1a_3_BXINV_15817,
      O => M1a_3_F5MUX_15824
    );
  M1a_3_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => M1a_3_BXINV_15817
    );
  red_0_OBUF_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X23Y17"
    )
    port map (
      IA => N421,
      IB => N422,
      SEL => red_0_OBUF_BXINV_15842,
      O => red_0_OBUF_F5MUX_15849
    );
  red_0_OBUF_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_present_state_FSM_FFd1_6150,
      O => red_0_OBUF_BXINV_15842
    );
  M1a_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_25_F5MUX_15874,
      O => M1a_25_Q
    );
  M1a_25_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X33Y30"
    )
    port map (
      IA => M1a_25_361_15865,
      IB => M1a_25_36,
      SEL => M1a_25_BXINV_15867,
      O => M1a_25_F5MUX_15874
    );
  M1a_25_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M1a_25_BXINV_15867
    );
  M1a_26_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_26_13_F5MUX_15899,
      O => M1a_26_13
    );
  M1a_26_13_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X34Y34"
    )
    port map (
      IA => M1a_26_131_15886,
      IB => M1a_26_13_F,
      SEL => M1a_26_13_BXINV_15888,
      O => M1a_26_13_F5MUX_15899
    );
  M1a_26_13_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => M1a_26_13_BXINV_15888
    );
  M1a_26_54_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_26_54_F5MUX_15924,
      O => M1a_26_54
    );
  M1a_26_54_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X37Y34"
    )
    port map (
      IA => M1a_26_542_15915,
      IB => M1a_26_541_15922,
      SEL => M1a_26_54_BXINV_15917,
      O => M1a_26_54_F5MUX_15924
    );
  M1a_26_54_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => M1a_26_54_BXINV_15917
    );
  M1_22_35_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_22_35_F5MUX_15949,
      O => M1_22_35
    );
  M1_22_35_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X39Y30"
    )
    port map (
      IA => N455,
      IB => N456,
      SEL => M1_22_35_BXINV_15941,
      O => M1_22_35_F5MUX_15949
    );
  M1_22_35_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => M1_22_35_BXINV_15941
    );
  M1_30_49_G : X_LUT4
    generic map(
      INIT => X"F6FE",
      LOC => "SLICE_X42Y31"
    )
    port map (
      ADR0 => M1_21_bdd5_0,
      ADR1 => M1_22_bdd9,
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(2),
      O => N406
    );
  M1_30_49_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_30_49_F5MUX_15974,
      O => M1_30_49
    );
  M1_30_49_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X42Y31"
    )
    port map (
      IA => N405,
      IB => N406,
      SEL => M1_30_49_BXINV_15967,
      O => M1_30_49_F5MUX_15974
    );
  M1_30_49_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(0),
      O => M1_30_49_BXINV_15967
    );
  M1_30_49_F : X_LUT4
    generic map(
      INIT => X"F2F2",
      LOC => "SLICE_X42Y31"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => M1_22_bdd9,
      ADR2 => U2_vcs(1),
      ADR3 => VCC,
      O => N405
    );
  M1_23_77_G : X_LUT4
    generic map(
      INIT => X"92F2",
      LOC => "SLICE_X39Y35"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => rom1_addr(3),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(0),
      O => N560
    );
  M1_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_23_F5MUX_15999,
      O => M1_23_Q
    );
  M1_23_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X39Y35"
    )
    port map (
      IA => N559,
      IB => N560,
      SEL => M1_23_BXINV_15992,
      O => M1_23_F5MUX_15999
    );
  M1_23_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M1_23_BXINV_15992
    );
  M1_23_77_F : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X39Y35"
    )
    port map (
      ADR0 => M1_23_29_0,
      ADR1 => rom1_addr(3),
      ADR2 => M1_23_bdd1_0,
      ADR3 => M1_23_20_0,
      O => N559
    );
  M1_31_78_G : X_LUT4
    generic map(
      INIT => X"008C",
      LOC => "SLICE_X40Y32"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => M1_27_bdd4,
      ADR2 => U2_vcs(0),
      ADR3 => rom1_addr(4),
      O => N402
    );
  M1_31_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_31_F5MUX_16024,
      O => M1_31_Q
    );
  M1_31_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X40Y32"
    )
    port map (
      IA => N401,
      IB => N402,
      SEL => M1_31_BXINV_16017,
      O => M1_31_F5MUX_16024
    );
  M1_31_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(3),
      O => M1_31_BXINV_16017
    );
  M1_31_78_F : X_LUT4
    generic map(
      INIT => X"001B",
      LOC => "SLICE_X40Y32"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => N219_0,
      ADR2 => M1_23_bdd3_0,
      ADR3 => rom1_addr(4),
      O => N401
    );
  M1_25_75_G : X_LUT4
    generic map(
      INIT => X"F0F4",
      LOC => "SLICE_X44Y32"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => M1_21_bdd5_0,
      ADR2 => rom1_addr(3),
      ADR3 => rom1_addr(2),
      O => N418
    );
  M1_25_75_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_25_75_F5MUX_16049,
      O => M1_25_75
    );
  M1_25_75_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X44Y32"
    )
    port map (
      IA => N417,
      IB => N418,
      SEL => M1_25_75_BXINV_16042,
      O => M1_25_75_F5MUX_16049
    );
  M1_25_75_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(0),
      O => M1_25_75_BXINV_16042
    );
  M1_25_75_F : X_LUT4
    generic map(
      INIT => X"F2F7",
      LOC => "SLICE_X44Y32"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => M1_22_bdd12,
      ADR2 => rom1_addr(3),
      ADR3 => N255_0,
      O => N417
    );
  M2_10_59_G : X_LUT4
    generic map(
      INIT => X"25B5",
      LOC => "SLICE_X40Y68"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(0),
      ADR2 => rom1_addr(4),
      ADR3 => rom1_addr(2),
      O => N470
    );
  M2_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_10_F5MUX_16074,
      O => M2_10_Q
    );
  M2_10_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X40Y68"
    )
    port map (
      IA => N469,
      IB => N470,
      SEL => M2_10_BXINV_16067,
      O => M2_10_F5MUX_16074
    );
  M2_10_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(3),
      O => M2_10_BXINV_16067
    );
  M2_10_59_F : X_LUT4
    generic map(
      INIT => X"C0D5",
      LOC => "SLICE_X40Y68"
    )
    port map (
      ADR0 => N363_0,
      ADR1 => M2_10_bdd1_0,
      ADR2 => rom1_addr(4),
      ADR3 => U2_vcs(4),
      O => N469
    );
  M1_26_11 : X_LUT4
    generic map(
      INIT => X"B0B5",
      LOC => "SLICE_X40Y34"
    )
    port map (
      ADR0 => rom1_addr(2),
      ADR1 => M1_22_bdd9,
      ADR2 => U2_vcs(0),
      ADR3 => M1_21_bdd5_0,
      O => M1_26_1
    );
  M1_26_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_26_bdd0_F5MUX_16099,
      O => M1_26_bdd0
    );
  M1_26_bdd0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X40Y34"
    )
    port map (
      IA => M1_26_11_16090,
      IB => M1_26_1,
      SEL => M1_26_bdd0_BXINV_16092,
      O => M1_26_bdd0_F5MUX_16099
    );
  M1_26_bdd0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => M1_26_bdd0_BXINV_16092
    );
  M1_26_12 : X_LUT4
    generic map(
      INIT => X"FF0F",
      LOC => "SLICE_X40Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(2),
      O => M1_26_11_16090
    );
  M2_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_21_F5MUX_16124,
      O => M2_21_Q
    );
  M2_21_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y58"
    )
    port map (
      IA => N397,
      IB => N398,
      SEL => M2_21_BXINV_16117,
      O => M2_21_F5MUX_16124
    );
  M2_21_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(3),
      O => M2_21_BXINV_16117
    );
  M2_16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_16_F5MUX_16149,
      O => M2_16_Q
    );
  M2_16_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y66"
    )
    port map (
      IA => N581,
      IB => N582,
      SEL => M2_16_BXINV_16142,
      O => M2_16_F5MUX_16149
    );
  M2_16_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => M2_16_BXINV_16142
    );
  M2_24_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_24_F5MUX_16174,
      O => M2_24_Q
    );
  M2_24_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X44Y62"
    )
    port map (
      IA => N479,
      IB => N480,
      SEL => M2_24_BXINV_16167,
      O => M2_24_F5MUX_16174
    );
  M2_24_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => M2_24_BXINV_16167
    );
  M2_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_1_F5MUX_16199,
      O => M2_1_Q
    );
  M2_1_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X39Y65"
    )
    port map (
      IA => N473,
      IB => N474,
      SEL => M2_1_BXINV_16192,
      O => M2_1_F5MUX_16199
    );
  M2_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => M2_1_BXINV_16192
    );
  M2_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_19_F5MUX_16224,
      O => M2_19_Q
    );
  M2_19_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X38Y65"
    )
    port map (
      IA => N457,
      IB => N458,
      SEL => M2_19_BXINV_16217,
      O => M2_19_F5MUX_16224
    );
  M2_19_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(3),
      O => M2_19_BXINV_16217
    );
  screenstate_sig_hill4_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill4_3_F5MUX_16253,
      O => screenstate_sig_hill4_3_DXMUX_16255
    );
  screenstate_sig_hill4_3_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X2Y39"
    )
    port map (
      IA => N379,
      IB => N380,
      SEL => screenstate_sig_hill4_3_BXINV_16246,
      O => screenstate_sig_hill4_3_F5MUX_16253
    );
  screenstate_sig_hill4_3_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill4_mux0001_4_bdd2_0,
      O => screenstate_sig_hill4_3_BXINV_16246
    );
  screenstate_sig_hill4_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => screenstate_sig_hill4_3_CLKINV_16239
    );
  screenstate_sig_hill4_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill1_and0001_0,
      O => screenstate_sig_hill4_3_CEINV_16238
    );
  M2_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_2_F5MUX_16283,
      O => M2_2_Q
    );
  M2_2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X34Y62"
    )
    port map (
      IA => N399,
      IB => N400,
      SEL => M2_2_BXINV_16276,
      O => M2_2_F5MUX_16283
    );
  M2_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M2_2_BXINV_16276
    );
  M2_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_3_F5MUX_16308,
      O => M2_3_Q
    );
  M2_3_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y67"
    )
    port map (
      IA => N483,
      IB => N484,
      SEL => M2_3_BXINV_16301,
      O => M2_3_F5MUX_16308
    );
  M2_3_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M2_3_BXINV_16301
    );
  M2_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_13_F5MUX_16335,
      O => M2_13_Q
    );
  M2_13_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X38Y64"
    )
    port map (
      IA => M2_13_11,
      IB => M2_13_1,
      SEL => M2_13_BXINV_16328,
      O => M2_13_F5MUX_16335
    );
  M2_13_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(3),
      O => M2_13_BXINV_16328
    );
  M2_13_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_13_11,
      O => M2_13_11_0
    );
  M2_4_190_G : X_LUT4
    generic map(
      INIT => X"07C2",
      LOC => "SLICE_X38Y67"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(0),
      O => N558
    );
  M2_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_4_F5MUX_16360,
      O => M2_4_Q
    );
  M2_4_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X38Y67"
    )
    port map (
      IA => N557,
      IB => N558,
      SEL => M2_4_BXINV_16353,
      O => M2_4_F5MUX_16360
    );
  M2_4_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M2_4_BXINV_16353
    );
  M2_4_190_F : X_LUT4
    generic map(
      INIT => X"7272",
      LOC => "SLICE_X38Y67"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => M2_4_bdd0_0,
      ADR2 => M2_4_91,
      ADR3 => VCC,
      O => N557
    );
  M2_5_154_G : X_LUT4
    generic map(
      INIT => X"8B8B",
      LOC => "SLICE_X37Y70"
    )
    port map (
      ADR0 => M1_26_140_0,
      ADR1 => rom1_addr(4),
      ADR2 => M2_5_bdd0_0,
      ADR3 => VCC,
      O => N384
    );
  M2_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_5_F5MUX_16385,
      O => M2_5_Q
    );
  M2_5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X37Y70"
    )
    port map (
      IA => N383,
      IB => N384,
      SEL => M2_5_BXINV_16377,
      O => M2_5_F5MUX_16385
    );
  M2_5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(3),
      O => M2_5_BXINV_16377
    );
  M2_5_154_F : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X37Y70"
    )
    port map (
      ADR0 => M2_5_62_0,
      ADR1 => rom1_addr(4),
      ADR2 => M2_5_29_0,
      ADR3 => M2_10_bdd1_0,
      O => N383
    );
  M2_9_109_G : X_LUT4
    generic map(
      INIT => X"42DA",
      LOC => "SLICE_X43Y67"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => rom1_addr(3),
      ADR2 => U2_vcs(1),
      ADR3 => rom1_addr(2),
      O => N440
    );
  M2_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_9_F5MUX_16410,
      O => M2_9_Q
    );
  M2_9_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X43Y67"
    )
    port map (
      IA => N439,
      IB => N440,
      SEL => M2_9_BXINV_16403,
      O => M2_9_F5MUX_16410
    );
  M2_9_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M2_9_BXINV_16403
    );
  M2_9_109_F : X_LUT4
    generic map(
      INIT => X"7474",
      LOC => "SLICE_X43Y67"
    )
    port map (
      ADR0 => M2_9_bdd0_0,
      ADR1 => rom1_addr(3),
      ADR2 => N221,
      ADR3 => VCC,
      O => N439
    );
  M1_3_f5_G : X_LUT4
    generic map(
      INIT => X"5463",
      LOC => "SLICE_X50Y27"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(1),
      O => N490
    );
  M1_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_3_F5MUX_16435,
      O => M1_3_Q
    );
  M1_3_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X50Y27"
    )
    port map (
      IA => N489,
      IB => N490,
      SEL => M1_3_BXINV_16428,
      O => M1_3_F5MUX_16435
    );
  M1_3_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => M1_3_BXINV_16428
    );
  M1_3_f5_F : X_LUT4
    generic map(
      INIT => X"2A2E",
      LOC => "SLICE_X50Y27"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(1),
      O => N489
    );
  M1_9_f5_G : X_LUT4
    generic map(
      INIT => X"6662",
      LOC => "SLICE_X41Y27"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(0),
      O => N488
    );
  M1_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_9_F5MUX_16460,
      O => M1_9_Q
    );
  M1_9_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y27"
    )
    port map (
      IA => N487,
      IB => N488,
      SEL => M1_9_BXINV_16453,
      O => M1_9_F5MUX_16460
    );
  M1_9_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => M1_9_BXINV_16453
    );
  M1_9_f5_F : X_LUT4
    generic map(
      INIT => X"009E",
      LOC => "SLICE_X41Y27"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(0),
      O => N487
    );
  N331_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => N331_F5MUX_16485,
      O => N331
    );
  N331_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y76"
    )
    port map (
      IA => N567,
      IB => N568,
      SEL => N331_BXINV_16478,
      O => N331_F5MUX_16485
    );
  N331_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => N331_BXINV_16478
    );
  N309_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => N309_F5MUX_16510,
      O => N309
    );
  N309_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X32Y70"
    )
    port map (
      IA => N429,
      IB => N430,
      SEL => N309_BXINV_16503,
      O => N309_F5MUX_16510
    );
  N309_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => N309_BXINV_16503
    );
  N293_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => N293_F5MUX_16535,
      O => N293
    );
  N293_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X17Y19"
    )
    port map (
      IA => selector_green_1_25_SW01_16524,
      IB => selector_green_1_25_SW0,
      SEL => N293_BXINV_16526,
      O => N293_F5MUX_16535
    );
  N293_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonGrnd,
      O => N293_BXINV_16526
    );
  N257_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => N257_F5MUX_16560,
      O => N257
    );
  N257_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X44Y60"
    )
    port map (
      IA => N433,
      IB => N434,
      SEL => N257_BXINV_16553,
      O => N257_F5MUX_16560
    );
  N257_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => N257_BXINV_16553
    );
  x7_digit_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_digit_0_F5MUX_16585,
      O => x7_digit(0)
    );
  x7_digit_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X64Y62"
    )
    port map (
      IA => x7_Mmux_digit_4_16575,
      IB => x7_Mmux_digit_3_16583,
      SEL => x7_digit_0_BXINV_16577,
      O => x7_digit_0_F5MUX_16585
    );
  x7_digit_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv(19),
      O => x7_digit_0_BXINV_16577
    );
  U3_spriteonGrnd_and000023_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonGrnd_and000023_F5MUX_16610,
      O => U3_spriteonGrnd_and000023
    );
  U3_spriteonGrnd_and000023_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X16Y26"
    )
    port map (
      IA => U3_spriteonGrnd_and0000232_16601,
      IB => U3_spriteonGrnd_and0000231_16608,
      SEL => U3_spriteonGrnd_and000023_BXINV_16603,
      O => U3_spriteonGrnd_and000023_F5MUX_16610
    );
  U3_spriteonGrnd_and000023_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonGrnd_and00007_F5MUX_17260,
      O => U3_spriteonGrnd_and000023_BXINV_16603
    );
  U3_spriteonGrnd_and000047_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonGrnd_and000047_F5MUX_16635,
      O => U3_spriteonGrnd_and000047
    );
  U3_spriteonGrnd_and000047_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y30"
    )
    port map (
      IA => U3_spriteonGrnd_and000047_G,
      IB => U3_spriteonGrnd_and0000471_16633,
      SEL => U3_spriteonGrnd_and000047_BXINV_16628,
      O => U3_spriteonGrnd_and000047_F5MUX_16635
    );
  U3_spriteonGrnd_and000047_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(4),
      O => U3_spriteonGrnd_and000047_BXINV_16628
    );
  N301_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => N301_F5MUX_16660,
      O => N301
    );
  N301_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X14Y26"
    )
    port map (
      IA => N411,
      IB => N412,
      SEL => N301_BXINV_16653,
      O => N301_F5MUX_16660
    );
  N301_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(6),
      O => N301_BXINV_16653
    );
  M1a_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_9_F5MUX_16685,
      O => M1a_9_Q
    );
  M1a_9_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y28"
    )
    port map (
      IA => N425,
      IB => N426,
      SEL => M1a_9_BXINV_16678,
      O => M1a_9_F5MUX_16685
    );
  M1a_9_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => M1a_9_BXINV_16678
    );
  M2a_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_7_F5MUX_16710,
      O => M2a_7_Q
    );
  M2a_7_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X32Y71"
    )
    port map (
      IA => N467,
      IB => N468,
      SEL => M2a_7_BXINV_16703,
      O => M2a_7_F5MUX_16710
    );
  M2a_7_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M2a_7_BXINV_16703
    );
  M2a_9_14_G : X_LUT4
    generic map(
      INIT => X"CCFE",
      LOC => "SLICE_X33Y74"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => rom1_addr(4),
      ADR2 => M2_0_bdd7_0,
      ADR3 => U2_vcs(1),
      O => N452
    );
  M2a_9_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_9_14_F5MUX_16735,
      O => M2a_9_14
    );
  M2a_9_14_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X33Y74"
    )
    port map (
      IA => N451,
      IB => N452,
      SEL => M2a_9_14_BXINV_16728,
      O => M2a_9_14_F5MUX_16735
    );
  M2a_9_14_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => M2a_9_14_BXINV_16728
    );
  M2a_9_14_F : X_LUT4
    generic map(
      INIT => X"ECCC",
      LOC => "SLICE_X33Y74"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => rom1_addr(4),
      ADR2 => U2_vcs(1),
      ADR3 => M2_0_bdd13_0,
      O => N451
    );
  M2a_8_64_G : X_LUT4
    generic map(
      INIT => X"200F",
      LOC => "SLICE_X31Y74"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => rom1_addr(3),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(2),
      O => N444
    );
  M2a_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_8_F5MUX_16760,
      O => M2a_8_Q
    );
  M2a_8_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y74"
    )
    port map (
      IA => N443,
      IB => N444,
      SEL => M2a_8_BXINV_16753,
      O => M2a_8_F5MUX_16760
    );
  M2a_8_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M2a_8_BXINV_16753
    );
  M2a_8_64_F : X_LUT4
    generic map(
      INIT => X"CC55",
      LOC => "SLICE_X31Y74"
    )
    port map (
      ADR0 => N227,
      ADR1 => M2_8_bdd0_0,
      ADR2 => VCC,
      ADR3 => rom1_addr(3),
      O => N443
    );
  M2a_9_55_G : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X32Y75"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M2_9_bdd0_0,
      ADR2 => M2_13_bdd5_0,
      ADR3 => rom1_addr(4),
      O => N388
    );
  M2a_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_9_F5MUX_16785,
      O => M2a_9_Q
    );
  M2a_9_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X32Y75"
    )
    port map (
      IA => N387,
      IB => N388,
      SEL => M2a_9_BXINV_16777,
      O => M2a_9_F5MUX_16785
    );
  M2a_9_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(3),
      O => M2a_9_BXINV_16777
    );
  M2a_9_55_F : X_LUT4
    generic map(
      INIT => X"50F0",
      LOC => "SLICE_X32Y75"
    )
    port map (
      ADR0 => M2_10_bdd1_0,
      ADR1 => VCC,
      ADR2 => M2a_9_14,
      ADR3 => rom1_addr(4),
      O => N387
    );
  M1_1_74_G : X_LUT4
    generic map(
      INIT => X"1337",
      LOC => "SLICE_X50Y26"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(1),
      O => N472
    );
  M1_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_1_F5MUX_16810,
      O => M1_1_Q
    );
  M1_1_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X50Y26"
    )
    port map (
      IA => N471,
      IB => N472,
      SEL => M1_1_BXINV_16803,
      O => M1_1_F5MUX_16810
    );
  M1_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => M1_1_BXINV_16803
    );
  M1_1_74_F : X_LUT4
    generic map(
      INIT => X"80E0",
      LOC => "SLICE_X50Y26"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(1),
      O => N471
    );
  M2_4_91_G : X_LUT4
    generic map(
      INIT => X"5C0C",
      LOC => "SLICE_X39Y66"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => M2_0_bdd7_0,
      ADR2 => U2_vcs(2),
      ADR3 => M2_0_bdd13_0,
      O => N450
    );
  M2_4_91_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_4_91_F5MUX_16835,
      O => M2_4_91
    );
  M2_4_91_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X39Y66"
    )
    port map (
      IA => N449,
      IB => N450,
      SEL => M2_4_91_BXINV_16828,
      O => M2_4_91_F5MUX_16835
    );
  M2_4_91_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => M2_4_91_BXINV_16828
    );
  M2_4_91_F : X_LUT4
    generic map(
      INIT => X"8218",
      LOC => "SLICE_X39Y66"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => M2_0_bdd7_0,
      ADR2 => U2_vcs(2),
      ADR3 => M2_0_bdd13_0,
      O => N449
    );
  M2_6_31_G : X_LUT4
    generic map(
      INIT => X"0005",
      LOC => "SLICE_X33Y68"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => VCC,
      ADR2 => M2_1_bdd8,
      ADR3 => U2_vcs(2),
      O => N404
    );
  M2_6_31_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_6_31_F5MUX_16860,
      O => M2_6_31
    );
  M2_6_31_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X33Y68"
    )
    port map (
      IA => N403,
      IB => N404,
      SEL => M2_6_31_BXINV_16852,
      O => M2_6_31_F5MUX_16860
    );
  M2_6_31_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => M2_6_31_BXINV_16852
    );
  M2_6_31_F : X_LUT4
    generic map(
      INIT => X"1150",
      LOC => "SLICE_X33Y68"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => M2_0_bdd5,
      ADR2 => M2_0_bdd13_0,
      ADR3 => U2_vcs(2),
      O => N403
    );
  M2_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_6_F5MUX_16885,
      O => M2_6_Q
    );
  M2_6_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X33Y75"
    )
    port map (
      IA => N391,
      IB => N392,
      SEL => M2_6_BXINV_16877,
      O => M2_6_F5MUX_16885
    );
  M2_6_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(3),
      O => M2_6_BXINV_16877
    );
  M2_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_7_F5MUX_16910,
      O => M2_7_Q
    );
  M2_7_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X38Y68"
    )
    port map (
      IA => N389,
      IB => N390,
      SEL => M2_7_BXINV_16902,
      O => M2_7_F5MUX_16910
    );
  M2_7_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(3),
      O => M2_7_BXINV_16902
    );
  M2_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_8_F5MUX_16935,
      O => M2_8_Q
    );
  M2_8_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X33Y64"
    )
    port map (
      IA => N381,
      IB => N382,
      SEL => M2_8_BXINV_16927,
      O => M2_8_F5MUX_16935
    );
  M2_8_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(3),
      O => M2_8_BXINV_16927
    );
  N291_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => N291_F5MUX_16960,
      O => N291
    );
  N291_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X33Y72"
    )
    port map (
      IA => N427,
      IB => N428,
      SEL => N291_BXINV_16953,
      O => N291_F5MUX_16960
    );
  N291_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => N291_BXINV_16953
    );
  N221_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => N221_F5MUX_16985,
      O => N221
    );
  N221_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X42Y67"
    )
    port map (
      IA => N463,
      IB => N464,
      SEL => N221_BXINV_16978,
      O => N221_F5MUX_16985
    );
  N221_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => N221_BXINV_16978
    );
  M1a_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_20_F5MUX_17010,
      O => M1a_20_Q
    );
  M1a_20_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y24"
    )
    port map (
      IA => N531,
      IB => N532,
      SEL => M1a_20_BXINV_17003,
      O => M1a_20_F5MUX_17010
    );
  M1a_20_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => M1a_20_BXINV_17003
    );
  M2a_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_11_F5MUX_17035,
      O => M2a_11_Q
    );
  M2a_11_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y75"
    )
    port map (
      IA => N583,
      IB => N584,
      SEL => M2a_11_BXINV_17028,
      O => M2a_11_F5MUX_17035
    );
  M2a_11_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => M2a_11_BXINV_17028
    );
  M2a_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_13_F5MUX_17060,
      O => M2a_13_Q
    );
  M2a_13_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y76"
    )
    port map (
      IA => N587,
      IB => N588,
      SEL => M2a_13_BXINV_17053,
      O => M2a_13_F5MUX_17060
    );
  M2a_13_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => M2a_13_BXINV_17053
    );
  M2a_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_14_F5MUX_17085,
      O => M2a_14_Q
    );
  M2a_14_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y73"
    )
    port map (
      IA => N577,
      IB => N578,
      SEL => M2a_14_BXINV_17078,
      O => M2a_14_F5MUX_17085
    );
  M2a_14_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => M2a_14_BXINV_17078
    );
  M2a_30_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_30_F5MUX_17110,
      O => M2a_30_Q
    );
  M2a_30_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y70"
    )
    port map (
      IA => N569,
      IB => N570,
      SEL => M2a_30_BXINV_17103,
      O => M2a_30_F5MUX_17110
    );
  M2a_30_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => M2a_30_BXINV_17103
    );
  M2a_23_G : X_LUT4
    generic map(
      INIT => X"2244",
      LOC => "SLICE_X30Y72"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(4),
      ADR2 => VCC,
      ADR3 => U2_vcs(1),
      O => N552
    );
  M2a_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_23_F5MUX_17135,
      O => M2a_23_Q
    );
  M2a_23_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y72"
    )
    port map (
      IA => N551,
      IB => N552,
      SEL => M2a_23_BXINV_17127,
      O => M2a_23_F5MUX_17135
    );
  M2a_23_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => M2a_23_BXINV_17127
    );
  M2a_23_F : X_LUT4
    generic map(
      INIT => X"4448",
      LOC => "SLICE_X30Y72"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(1),
      O => N551
    );
  M1a_8_1_G : X_LUT4
    generic map(
      INIT => X"0C30",
      LOC => "SLICE_X28Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(1),
      O => N550
    );
  M1a_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_8_F5MUX_17160,
      O => M1a_8_Q
    );
  M1a_8_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y28"
    )
    port map (
      IA => N549,
      IB => N550,
      SEL => M1a_8_BXINV_17152,
      O => M1a_8_F5MUX_17160
    );
  M1a_8_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => M1a_8_BXINV_17152
    );
  M1a_8_1_F : X_LUT4
    generic map(
      INIT => X"3060",
      LOC => "SLICE_X28Y28"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(1),
      O => N549
    );
  M2a_28_G : X_LUT4
    generic map(
      INIT => X"2126",
      LOC => "SLICE_X26Y73"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(0),
      O => N580
    );
  M2a_28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_28_F5MUX_17185,
      O => M2a_28_Q
    );
  M2a_28_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y73"
    )
    port map (
      IA => N579,
      IB => N580,
      SEL => M2a_28_BXINV_17178,
      O => M2a_28_F5MUX_17185
    );
  M2a_28_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => M2a_28_BXINV_17178
    );
  M2a_28_F : X_LUT4
    generic map(
      INIT => X"4C08",
      LOC => "SLICE_X26Y73"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(0),
      O => N579
    );
  M2a_29_G : X_LUT4
    generic map(
      INIT => X"0B10",
      LOC => "SLICE_X27Y72"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(1),
      O => N576
    );
  M2a_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_29_F5MUX_17210,
      O => M2a_29_Q
    );
  M2a_29_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X27Y72"
    )
    port map (
      IA => N575,
      IB => N576,
      SEL => M2a_29_BXINV_17203,
      O => M2a_29_F5MUX_17210
    );
  M2a_29_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => M2a_29_BXINV_17203
    );
  M2a_29_F : X_LUT4
    generic map(
      INIT => X"3070",
      LOC => "SLICE_X27Y72"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(1),
      O => N575
    );
  U3_spriteonB4_and000028_SW01 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X17Y22"
    )
    port map (
      ADR0 => U2_hcs(7),
      ADR1 => U2_hcs(8),
      ADR2 => U2_hcs(5),
      ADR3 => U2_hcs(6),
      O => U3_spriteonB4_and000028_SW0
    );
  N241_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => N241_F5MUX_17235,
      O => N241
    );
  N241_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X17Y22"
    )
    port map (
      IA => N241_G,
      IB => U3_spriteonB4_and000028_SW0,
      SEL => N241_BXINV_17228,
      O => N241_F5MUX_17235
    );
  N241_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(9),
      O => N241_BXINV_17228
    );
  U3_spriteonGrnd_and00007_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X20Y27"
    )
    port map (
      IA => U3_spriteonGrnd_and000071_17247,
      IB => U3_spriteonGrnd_and00007_F,
      SEL => U3_spriteonGrnd_and00007_BXINV_17249,
      O => U3_spriteonGrnd_and00007_F5MUX_17260
    );
  U3_spriteonGrnd_and00007_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => U3_spriteonGrnd_and00007_BXINV_17249
    );
  U3_spriteonGrnd_and000071 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X20Y27"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(0),
      O => U3_spriteonGrnd_and000071_17247
    );
  N227_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => N227_F5MUX_17285,
      O => N227
    );
  N227_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y75"
    )
    port map (
      IA => M2a_8_21_SW01_17275,
      IB => M2a_8_21_SW0,
      SEL => N227_BXINV_17277,
      O => N227_F5MUX_17285
    );
  N227_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => N227_BXINV_17277
    );
  U3_C1_not000127_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not000127_17308,
      O => U3_C1_not000127_0
    );
  U3_C1_not000127_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not00014_O_pack_1,
      O => U3_C1_not00014_O
    );
  U3_C1_not000152_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not000152_17332,
      O => U3_C1_not000152_0
    );
  U3_C1_not000152_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not000147_O_pack_1,
      O => U3_C1_not000147_O
    );
  screenstate_sig_hill1_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill1_addsub0000(5),
      O => screenstate_sig_hill1_5_DXMUX_17363
    );
  screenstate_sig_hill1_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_N3_pack_2,
      O => screenstate_N3
    );
  screenstate_sig_hill1_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => screenstate_sig_hill1_5_CLKINV_17346
    );
  screenstate_sig_hill1_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill1_and0001_0,
      O => screenstate_sig_hill1_5_CEINV_17345
    );
  screenstate_sig_hill1_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill1_addsub0000(6),
      O => screenstate_sig_hill1_6_DXMUX_17396
    );
  screenstate_sig_hill1_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_N13_pack_2,
      O => screenstate_N13
    );
  screenstate_sig_hill1_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => screenstate_sig_hill1_6_CLKINV_17379
    );
  screenstate_sig_hill1_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill1_and0001_0,
      O => screenstate_sig_hill1_6_CEINV_17378
    );
  U3_C1_not0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not0001,
      O => U3_C1_not0001_0
    );
  U3_C1_not0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not000183_O_pack_1,
      O => U3_C1_not000183_O
    );
  nes_counter_reg_not0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_not0001,
      O => nes_counter_reg_not0001_0
    );
  nes_counter_reg_not0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_cmp_eq0000_pack_1,
      O => nes_scalar_next_cmp_eq0000
    );
  nes_N11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_N11,
      O => nes_N11_0
    );
  nes_N11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_cmp_eq0000112_pack_1,
      O => nes_counter_reg_cmp_eq0000112_6947
    );
  U3_C2_not000164_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not000164_17494,
      O => U3_C2_not000164_0
    );
  U3_C2_not000164_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not000150_O_pack_1,
      O => U3_C2_not000150_O
    );
  U3_C2_not000186 : X_LUT4
    generic map(
      INIT => X"C888",
      LOC => "SLICE_X21Y50"
    )
    port map (
      ADR0 => U3_C2_not000164_0,
      ADR1 => who_present_state_FSM_FFd2_6938,
      ADR2 => U3_C2_not000123_O,
      ADR3 => U3_leftBTN_inv1_inv1_0,
      O => U3_C2_not0001
    );
  U3_C2_not0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not0001,
      O => U3_C2_not0001_0
    );
  U3_C2_not0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not000123_O_pack_1,
      O => U3_C2_not000123_O
    );
  U3_C2_not000123 : X_LUT4
    generic map(
      INIT => X"FFC8",
      LOC => "SLICE_X21Y50"
    )
    port map (
      ADR0 => U3_C2_not00016_0,
      ADR1 => U3_C2_not000113_0,
      ADR2 => U3_C2(6),
      ADR3 => U3_C2(9),
      O => U3_C2_not000123_O_pack_1
    );
  U3_tank2_angle_calc_and000029 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X50Y60"
    )
    port map (
      ADR0 => U3_tank2_angle_calc_and000017_0,
      ADR1 => U3_N37_0,
      ADR2 => U3_tank2_angle_calc(6),
      ADR3 => U3_tank2_angle_calc_and00003_O,
      O => U3_tank2_angle_calc_and0000
    );
  U3_tank2_angle_calc_and0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank2_angle_calc_and0000,
      O => U3_tank2_angle_calc_and0000_0
    );
  U3_tank2_angle_calc_and0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank2_angle_calc_and00003_O_pack_1,
      O => U3_tank2_angle_calc_and00003_O
    );
  U3_tank2_angle_calc_and00003 : X_LUT4
    generic map(
      INIT => X"0055",
      LOC => "SLICE_X50Y60"
    )
    port map (
      ADR0 => U3_tank2_angle_calc(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_tank2_angle_calc(3),
      O => U3_tank2_angle_calc_and00003_O_pack_1
    );
  U2_hcs_cmp_eq00005 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X17Y25"
    )
    port map (
      ADR0 => U2_hcs(1),
      ADR1 => U2_hcs(0),
      ADR2 => U2_hcs(9),
      ADR3 => U3_spriteonGrnd_and0000104,
      O => U2_hcs_cmp_eq00005_17566
    );
  U2_hcs_cmp_eq00005_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs_cmp_eq00005_17566,
      O => U2_hcs_cmp_eq00005_0
    );
  U2_hcs_cmp_eq00005_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonGrnd_and0000104_pack_1,
      O => U3_spriteonGrnd_and0000104
    );
  U2_hcs_cmp_eq000014 : X_LUT4
    generic map(
      INIT => X"0005",
      LOC => "SLICE_X17Y25"
    )
    port map (
      ADR0 => U2_hcs(5),
      ADR1 => VCC,
      ADR2 => U2_hcs(7),
      ADR3 => U2_hcs(6),
      O => U3_spriteonGrnd_and0000104_pack_1
    );
  U2_vcs_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_5,
      O => U2_vcs_5_DXMUX_17599
    );
  U2_vcs_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs_cmp_eq0000_pack_1,
      O => U2_vcs_cmp_eq0000_6959
    );
  U2_vcs_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_5_CLKINV_17581
    );
  U2_vcs_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vsenable_6958,
      O => U2_vcs_5_CEINV_17580
    );
  U3_tank1_angle_calc_mux0004_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1_angle_calc_mux0004(0),
      O => U3_tank1_angle_calc_mux0004_0_0
    );
  U3_tank1_angle_calc_mux0004_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1_angle_calc_cmp_eq0001_pack_1,
      O => U3_tank1_angle_calc_cmp_eq0001_6154
    );
  U3_C2_not00016_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not00016_17652,
      O => U3_C2_not00016_0
    );
  U3_C2_not00016_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not00011_O_pack_1,
      O => U3_C2_not00011_O
    );
  screenstate_sig_hill4_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill4_mux0001_1_Q,
      O => screenstate_sig_hill4_6_DXMUX_17683
    );
  screenstate_sig_hill4_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill4_mux0001_1_181_O_pack_2,
      O => screenstate_sig_hill4_mux0001_1_181_O
    );
  screenstate_sig_hill4_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => screenstate_sig_hill4_6_CLKINV_17668
    );
  screenstate_sig_hill4_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill1_and0001_0,
      O => screenstate_sig_hill4_6_CEINV_17667
    );
  U3_tank1_angle_calc_and0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1_angle_calc_and0000,
      O => U3_tank1_angle_calc_and0000_0
    );
  U3_tank1_angle_calc_and0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1_angle_calc_and00003_O_pack_1,
      O => U3_tank1_angle_calc_and00003_O
    );
  screenstate_sig_hill3_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_Mcount_sig_hill3_eqn_2,
      O => screenstate_sig_hill3_2_DXMUX_17740
    );
  screenstate_sig_hill3_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_Mcount_sig_hill3_eqn_0121_pack_2,
      O => screenstate_Mcount_sig_hill3_eqn_0121_6970
    );
  screenstate_sig_hill3_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => screenstate_sig_hill3_2_CLKINV_17724
    );
  screenstate_sig_hill3_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill1_and0001_0,
      O => screenstate_sig_hill3_2_CEINV_17723
    );
  screenstate_sig_hill3_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_Mcount_sig_hill3_eqn_7,
      O => screenstate_sig_hill3_7_DXMUX_17773
    );
  screenstate_sig_hill3_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_Mcount_sig_hill3_eqn_018_pack_2,
      O => screenstate_Mcount_sig_hill3_eqn_018_6969
    );
  screenstate_sig_hill3_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => screenstate_sig_hill3_7_CLKINV_17757
    );
  screenstate_sig_hill3_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill1_and0001_0,
      O => screenstate_sig_hill3_7_CEINV_17756
    );
  N155_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => N155,
      O => N155_0
    );
  N155_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill4_mux0001_0_bdd2_pack_1,
      O => screenstate_sig_hill4_mux0001_0_bdd2
    );
  screenstate_sig_hill4_mux0001_1_181_SW1 : X_LUT4
    generic map(
      INIT => X"B5FF",
      LOC => "SLICE_X3Y38"
    )
    port map (
      ADR0 => screenstate_sig_hill4(6),
      ADR1 => screenstate_sig_hill4(7),
      ADR2 => screenstate_sig_hill4_mux0001_0_bdd2,
      ADR3 => screenstate_sig_hill4(5),
      O => N155
    );
  U3_tank2_angle_calc_mux0004_0_1 : X_LUT4
    generic map(
      INIT => X"006C",
      LOC => "SLICE_X50Y62"
    )
    port map (
      ADR0 => U3_tank2_angle_calc(6),
      ADR1 => U3_tank2_angle_calc(7),
      ADR2 => U3_Madd_tank2_angle_calc_addsub0000_cy_5_0,
      ADR3 => U3_tank2_angle_calc_cmp_eq0001_6261,
      O => U3_tank2_angle_calc_mux0004(0)
    );
  U3_tank2_angle_calc_mux0004_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank2_angle_calc_mux0004(0),
      O => U3_tank2_angle_calc_mux0004_0_0
    );
  U3_tank2_angle_calc_mux0004_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank2_angle_calc_cmp_eq0001_pack_1,
      O => U3_tank2_angle_calc_cmp_eq0001_6261
    );
  U3_tank2_angle_calc_cmp_eq0001 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X50Y62"
    )
    port map (
      ADR0 => U3_tank2_angle_calc(1),
      ADR1 => N144_0,
      ADR2 => U3_tank2_angle_calc(3),
      ADR3 => U3_N37_0,
      O => U3_tank2_angle_calc_cmp_eq0001_pack_1
    );
  U2_hcs_cmp_eq0000111 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X18Y23"
    )
    port map (
      ADR0 => U2_hcs_cmp_eq00005_0,
      ADR1 => VCC,
      ADR2 => U2_hcs_cmp_eq000010_6973,
      ADR3 => VCC,
      O => U2_hcs_cmp_eq0000
    );
  U2_vsenable : X_FF
    generic map(
      LOC => "SLICE_X18Y23",
      INIT => '0'
    )
    port map (
      I => U2_vsenable_DXMUX_17854,
      CE => U2_vsenable_CEINVNOT,
      CLK => U2_vsenable_CLKINV_17837,
      SET => GND,
      RST => GND,
      O => U2_vsenable_6958
    );
  U2_vsenable_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs_cmp_eq0000,
      O => U2_vsenable_DXMUX_17854
    );
  U2_vsenable_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs_cmp_eq000010_pack_1,
      O => U2_hcs_cmp_eq000010_6973
    );
  U2_vsenable_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vsenable_CLKINV_17837
    );
  U2_vsenable_CEINV : X_INV
    generic map(
      LOC => "SLICE_X18Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => U2_vsenable_CEINVNOT
    );
  U2_hcs_cmp_eq000010 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X18Y23"
    )
    port map (
      ADR0 => U2_hcs(2),
      ADR1 => U2_hcs(8),
      ADR2 => U2_hcs(3),
      ADR3 => U2_hcs(4),
      O => U2_hcs_cmp_eq000010_pack_1
    );
  U3_Madd_tank1_angle_calc_addsub0000_cy_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1_angle_calc_addsub0000_cy_5_Q,
      O => U3_Madd_tank1_angle_calc_addsub0000_cy_5_0
    );
  U3_Madd_tank1_angle_calc_addsub0000_cy_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1_angle_calc_addsub0000_cy_3_pack_1,
      O => U3_Madd_tank1_angle_calc_addsub0000_cy_3_Q
    );
  nes_up_reg_cmp_eq0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_N0_pack_1,
      O => nes_N0
    );
  U3_Madd_tank2_angle_calc_addsub0000_cy_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank2_angle_calc_addsub0000_cy_5_Q,
      O => U3_Madd_tank2_angle_calc_addsub0000_cy_5_0
    );
  U3_Madd_tank2_angle_calc_addsub0000_cy_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank2_angle_calc_addsub0000_cy_3_pack_1,
      O => U3_Madd_tank2_angle_calc_addsub0000_cy_3_Q
    );
  nes_counter_reg_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_eqn_1,
      O => nes_counter_reg_1_DXMUX_17969
    );
  nes_counter_reg_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_eqn_0,
      O => nes_counter_reg_1_DYMUX_17954
    );
  nes_counter_reg_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => nes_counter_reg_1_SRINV_17946
    );
  nes_counter_reg_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_counter_reg_1_CLKINV_17945
    );
  nes_counter_reg_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_not0001_0,
      O => nes_counter_reg_1_CEINV_17944
    );
  nes_counter_reg_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_eqn_3,
      O => nes_counter_reg_3_DXMUX_18015
    );
  nes_counter_reg_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_eqn_2,
      O => nes_counter_reg_3_DYMUX_18000
    );
  nes_counter_reg_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => nes_counter_reg_3_SRINV_17992
    );
  nes_counter_reg_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_counter_reg_3_CLKINV_17991
    );
  nes_counter_reg_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_not0001_0,
      O => nes_counter_reg_3_CEINV_17990
    );
  U3_tank1_angle_calc_6 : X_SFF
    generic map(
      LOC => "SLICE_X53Y63",
      INIT => '0'
    )
    port map (
      I => U3_tank1_angle_calc_6_DXMUX_7331,
      CE => U3_tank1_angle_calc_6_CEINV_7302,
      CLK => U3_tank1_angle_calc_6_CLKINV_7303,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => U3_tank1_angle_calc_6_SRINV_7304,
      O => U3_tank1_angle_calc(6)
    );
  nes_counter_reg_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_eqn_5,
      O => nes_counter_reg_5_DXMUX_18061
    );
  nes_counter_reg_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_eqn_4,
      O => nes_counter_reg_5_DYMUX_18046
    );
  nes_counter_reg_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => nes_counter_reg_5_SRINV_18038
    );
  nes_counter_reg_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_counter_reg_5_CLKINV_18037
    );
  nes_counter_reg_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_not0001_0,
      O => nes_counter_reg_5_CEINV_18036
    );
  nes_counter_reg_7_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X66Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_7_SRINV_18084,
      O => nes_counter_reg_7_FFY_RST
    );
  nes_counter_reg_6 : X_FF
    generic map(
      LOC => "SLICE_X66Y8",
      INIT => '0'
    )
    port map (
      I => nes_counter_reg_7_DYMUX_18092,
      CE => nes_counter_reg_7_CEINV_18082,
      CLK => nes_counter_reg_7_CLKINV_18083,
      SET => GND,
      RST => nes_counter_reg_7_FFY_RST,
      O => nes_counter_reg(6)
    );
  nes_Mcount_counter_reg_eqn_71 : X_LUT4
    generic map(
      INIT => X"2AAA",
      LOC => "SLICE_X66Y8"
    )
    port map (
      ADR0 => nes_Result(7),
      ADR1 => nes_N11_0,
      ADR2 => nes_counter_reg(4),
      ADR3 => nes_counter_reg(2),
      O => nes_Mcount_counter_reg_eqn_7
    );
  nes_counter_reg_7_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X66Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_7_SRINV_18084,
      O => nes_counter_reg_7_FFX_RST
    );
  nes_counter_reg_7 : X_FF
    generic map(
      LOC => "SLICE_X66Y8",
      INIT => '0'
    )
    port map (
      I => nes_counter_reg_7_DXMUX_18107,
      CE => nes_counter_reg_7_CEINV_18082,
      CLK => nes_counter_reg_7_CLKINV_18083,
      SET => GND,
      RST => nes_counter_reg_7_FFX_RST,
      O => nes_counter_reg(7)
    );
  nes_counter_reg_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_eqn_7,
      O => nes_counter_reg_7_DXMUX_18107
    );
  nes_counter_reg_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_eqn_6,
      O => nes_counter_reg_7_DYMUX_18092
    );
  nes_counter_reg_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => nes_counter_reg_7_SRINV_18084
    );
  nes_counter_reg_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_counter_reg_7_CLKINV_18083
    );
  nes_counter_reg_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_not0001_0,
      O => nes_counter_reg_7_CEINV_18082
    );
  U3_C1_0 : X_FF
    generic map(
      LOC => "SLICE_X26Y49",
      INIT => '0'
    )
    port map (
      I => U3_C1_0_DXMUX_7843,
      CE => U3_C1_0_CEINV_7810,
      CLK => U3_C1_0_CLKINV_7811,
      SET => GND,
      RST => GND,
      O => U3_C1(0)
    );
  nes_Mcount_counter_reg_eqn_61 : X_LUT4
    generic map(
      INIT => X"7F00",
      LOC => "SLICE_X66Y8"
    )
    port map (
      ADR0 => nes_counter_reg(2),
      ADR1 => nes_N11_0,
      ADR2 => nes_counter_reg(4),
      ADR3 => nes_Result(6),
      O => nes_Mcount_counter_reg_eqn_6
    );
  nes_counter_reg_9_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X67Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_9_SRINV_18130,
      O => nes_counter_reg_9_FFY_RST
    );
  nes_counter_reg_8 : X_FF
    generic map(
      LOC => "SLICE_X67Y11",
      INIT => '0'
    )
    port map (
      I => nes_counter_reg_9_DYMUX_18138,
      CE => nes_counter_reg_9_CEINV_18128,
      CLK => nes_counter_reg_9_CLKINV_18129,
      SET => GND,
      RST => nes_counter_reg_9_FFY_RST,
      O => nes_counter_reg(8)
    );
  nes_counter_reg_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_eqn_9,
      O => nes_counter_reg_9_DXMUX_18153
    );
  nes_counter_reg_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_eqn_8,
      O => nes_counter_reg_9_DYMUX_18138
    );
  nes_counter_reg_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => nes_counter_reg_9_SRINV_18130
    );
  nes_counter_reg_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_counter_reg_9_CLKINV_18129
    );
  nes_counter_reg_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_not0001_0,
      O => nes_counter_reg_9_CEINV_18128
    );
  nes_Mcount_counter_reg_eqn_81 : X_LUT4
    generic map(
      INIT => X"4CCC",
      LOC => "SLICE_X67Y11"
    )
    port map (
      ADR0 => nes_N11_0,
      ADR1 => nes_Result(8),
      ADR2 => nes_counter_reg(2),
      ADR3 => nes_counter_reg(4),
      O => nes_Mcount_counter_reg_eqn_8
    );
  screenstate_sig_hill1_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill1_addsub0000(4),
      O => screenstate_sig_hill1_4_DXMUX_18194
    );
  screenstate_sig_hill1_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill1_addsub0000(3),
      O => screenstate_sig_hill1_4_DYMUX_18182
    );
  screenstate_sig_hill1_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => screenstate_sig_hill1_4_CLKINV_18173
    );
  screenstate_sig_hill1_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill1_and0001_0,
      O => screenstate_sig_hill1_4_CEINV_18172
    );
  screenstate_sig_hill1_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill1_addsub0000(7),
      O => screenstate_sig_hill1_7_DYMUX_18215
    );
  screenstate_sig_hill1_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => screenstate_sig_hill1_7_CLKINV_18206
    );
  screenstate_sig_hill1_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill1_and0001_0,
      O => screenstate_sig_hill1_7_CEINV_18205
    );
  screenstate_sig_hill2_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill2_addsub0000(5),
      O => screenstate_sig_hill2_5_DXMUX_18253
    );
  screenstate_sig_hill2_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill2_addsub0000(4),
      O => screenstate_sig_hill2_5_DYMUX_18241
    );
  screenstate_sig_hill2_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => screenstate_sig_hill2_5_CLKINV_18232
    );
  screenstate_sig_hill2_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill1_and0001_0,
      O => screenstate_sig_hill2_5_CEINV_18231
    );
  screenstate_sig_hill3_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_Mcount_sig_hill3_eqn_1,
      O => screenstate_sig_hill3_1_DXMUX_18291
    );
  screenstate_sig_hill3_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_Mcount_sig_hill3_eqn_0,
      O => screenstate_sig_hill3_1_DYMUX_18278
    );
  screenstate_sig_hill3_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => screenstate_sig_hill3_1_CLKINV_18269
    );
  screenstate_sig_hill3_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill1_and0001_0,
      O => screenstate_sig_hill3_1_CEINV_18268
    );
  screenstate_sig_hill2_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill2_addsub0000(7),
      O => screenstate_sig_hill2_7_DYMUX_18312
    );
  screenstate_sig_hill2_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => screenstate_sig_hill2_7_CLKINV_18304
    );
  screenstate_sig_hill2_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill1_and0001_0,
      O => screenstate_sig_hill2_7_CEINV_18303
    );
  screenstate_sig_hill3_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_Mcount_sig_hill3_eqn_6,
      O => screenstate_sig_hill3_6_DXMUX_18350
    );
  screenstate_sig_hill3_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_Mcount_sig_hill3_eqn_3,
      O => screenstate_sig_hill3_6_DYMUX_18337
    );
  screenstate_sig_hill3_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => screenstate_sig_hill3_6_CLKINV_18328
    );
  screenstate_sig_hill3_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill1_and0001_0,
      O => screenstate_sig_hill3_6_CEINV_18327
    );
  screenstate_sig_hill3_6 : X_FF
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill3_6_DXMUX_18350,
      CE => screenstate_sig_hill3_6_CEINV_18327,
      CLK => screenstate_sig_hill3_6_CLKINV_18328,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill3(6)
    );
  screenstate_sig_hill3_4 : X_FF
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill3_5_DYMUX_18375,
      CE => screenstate_sig_hill3_5_CEINV_18365,
      CLK => screenstate_sig_hill3_5_CLKINV_18366,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill3(4)
    );
  screenstate_Mcount_sig_hill3_eqn_51 : X_LUT4
    generic map(
      INIT => X"F0A0",
      LOC => "SLICE_X2Y18"
    )
    port map (
      ADR0 => screenstate_Mcount_sig_hill3_eqn_0121_6970,
      ADR1 => VCC,
      ADR2 => screenstate_Result(5),
      ADR3 => screenstate_Mcount_sig_hill3_eqn_018_6969,
      O => screenstate_Mcount_sig_hill3_eqn_5
    );
  screenstate_sig_hill3_5 : X_FF
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill3_5_DXMUX_18388,
      CE => screenstate_sig_hill3_5_CEINV_18365,
      CLK => screenstate_sig_hill3_5_CLKINV_18366,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill3(5)
    );
  screenstate_sig_hill3_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_Mcount_sig_hill3_eqn_5,
      O => screenstate_sig_hill3_5_DXMUX_18388
    );
  screenstate_sig_hill3_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_Mcount_sig_hill3_eqn_4,
      O => screenstate_sig_hill3_5_DYMUX_18375
    );
  screenstate_sig_hill3_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => screenstate_sig_hill3_5_CLKINV_18366
    );
  screenstate_sig_hill3_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill1_and0001_0,
      O => screenstate_sig_hill3_5_CEINV_18365
    );
  screenstate_Mcount_sig_hill3_eqn_41 : X_LUT4
    generic map(
      INIT => X"AA88",
      LOC => "SLICE_X2Y18"
    )
    port map (
      ADR0 => screenstate_Result(4),
      ADR1 => screenstate_Mcount_sig_hill3_eqn_0121_6970,
      ADR2 => VCC,
      ADR3 => screenstate_Mcount_sig_hill3_eqn_018_6969,
      O => screenstate_Mcount_sig_hill3_eqn_4
    );
  screenstate_sig_hill4_2 : X_FF
    generic map(
      LOC => "SLICE_X2Y36",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill4_2_DYMUX_18414,
      CE => screenstate_sig_hill4_2_CEINV_18405,
      CLK => screenstate_sig_hill4_2_CLKINV_18406,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill4(2)
    );
  U3_Madd_spriteonB4_add0000_xor_3_11 : X_LUT4
    generic map(
      INIT => X"36CC",
      LOC => "SLICE_X2Y36"
    )
    port map (
      ADR0 => screenstate_sig_hill4(1),
      ADR1 => screenstate_sig_hill4(3),
      ADR2 => screenstate_sig_hill4(0),
      ADR3 => screenstate_sig_hill4(2),
      O => U3_spriteonB4_add0000(3)
    );
  screenstate_sig_hill4_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB4_add0000(3),
      O => U3_spriteonB4_add0000_3_0
    );
  screenstate_sig_hill4_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill4_mux0001_5_Q,
      O => screenstate_sig_hill4_2_DYMUX_18414
    );
  screenstate_sig_hill4_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => screenstate_sig_hill4_2_CLKINV_18406
    );
  screenstate_sig_hill4_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill1_and0001_0,
      O => screenstate_sig_hill4_2_CEINV_18405
    );
  screenstate_sig_hill4_mux0001_5_11 : X_LUT4
    generic map(
      INIT => X"BC03",
      LOC => "SLICE_X2Y36"
    )
    port map (
      ADR0 => screenstate_sig_hill4_mux0001_5_bdd0,
      ADR1 => screenstate_sig_hill4(1),
      ADR2 => screenstate_sig_hill4(0),
      ADR3 => screenstate_sig_hill4(2),
      O => screenstate_sig_hill4_mux0001_5_Q
    );
  screenstate_sig_hill4_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill4_mux0001_2_Q,
      O => screenstate_sig_hill4_5_DXMUX_18459
    );
  screenstate_sig_hill4_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill4_mux0001_3_Q,
      O => screenstate_sig_hill4_5_DYMUX_18446
    );
  screenstate_sig_hill4_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => screenstate_sig_hill4_5_CLKINV_18436
    );
  screenstate_sig_hill4_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill1_and0001_0,
      O => screenstate_sig_hill4_5_CEINV_18435
    );
  screenstate_sig_hill5_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill5_addsub0000(4),
      O => screenstate_sig_hill5_4_DXMUX_18497
    );
  screenstate_sig_hill5_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill5_addsub0000(3),
      O => screenstate_sig_hill5_4_DYMUX_18485
    );
  screenstate_sig_hill5_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => screenstate_sig_hill5_4_CLKINV_18476
    );
  screenstate_sig_hill5_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill1_and0001_0,
      O => screenstate_sig_hill5_4_CEINV_18475
    );
  screenstate_sig_hill5_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill5_addsub0000(7),
      O => screenstate_sig_hill5_7_DXMUX_18535
    );
  screenstate_sig_hill5_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill5_addsub0000(6),
      O => screenstate_sig_hill5_7_DYMUX_18523
    );
  screenstate_sig_hill5_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => screenstate_sig_hill5_7_CLKINV_18514
    );
  screenstate_sig_hill5_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill1_and0001_0,
      O => screenstate_sig_hill5_7_CEINV_18513
    );
  who_present_state_FSM_FFd1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill1_and0001,
      O => screenstate_sig_hill1_and0001_0
    );
  who_present_state_FSM_FFd1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_gameA,
      O => who_present_state_FSM_FFd1_DYMUX_18560
    );
  who_present_state_FSM_FFd1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => who_present_state_FSM_FFd1_CLKINV_18551
    );
  U2_hcs_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_eqn_1,
      O => U2_hcs_1_DXMUX_18610
    );
  U2_hcs_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_eqn_0,
      O => U2_hcs_1_DYMUX_18595
    );
  U2_hcs_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => U2_hcs_1_SRINV_18586
    );
  U2_hcs_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_hcs_1_CLKINV_18585
    );
  U2_Mcount_hcs_eqn_31 : X_LUT4
    generic map(
      INIT => X"0AAA",
      LOC => "SLICE_X18Y21"
    )
    port map (
      ADR0 => U2_Result_3_1,
      ADR1 => VCC,
      ADR2 => U2_hcs_cmp_eq00005_0,
      ADR3 => U2_hcs_cmp_eq000010_6973,
      O => U2_Mcount_hcs_eqn_3
    );
  U2_hcs_3_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X18Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs_3_SRINV_18628,
      O => U2_hcs_3_FFX_RST
    );
  U2_hcs_3 : X_FF
    generic map(
      LOC => "SLICE_X18Y21",
      INIT => '0'
    )
    port map (
      I => U2_hcs_3_DXMUX_18652,
      CE => VCC,
      CLK => U2_hcs_3_CLKINV_18627,
      SET => GND,
      RST => U2_hcs_3_FFX_RST,
      O => U2_hcs(3)
    );
  U2_hcs_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_eqn_3,
      O => U2_hcs_3_DXMUX_18652
    );
  U2_hcs_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_eqn_2,
      O => U2_hcs_3_DYMUX_18637
    );
  U2_hcs_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => U2_hcs_3_SRINV_18628
    );
  U2_hcs_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_hcs_3_CLKINV_18627
    );
  U2_hcs_2 : X_FF
    generic map(
      LOC => "SLICE_X18Y21",
      INIT => '0'
    )
    port map (
      I => U2_hcs_3_DYMUX_18637,
      CE => VCC,
      CLK => U2_hcs_3_CLKINV_18627,
      SET => GND,
      RST => U2_hcs_3_SRINV_18628,
      O => U2_hcs(2)
    );
  U2_hcs_5_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X18Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs_5_SRINV_18670,
      O => U2_hcs_5_FFY_RST
    );
  U2_hcs_4 : X_FF
    generic map(
      LOC => "SLICE_X18Y22",
      INIT => '0'
    )
    port map (
      I => U2_hcs_5_DYMUX_18679,
      CE => VCC,
      CLK => U2_hcs_5_CLKINV_18669,
      SET => GND,
      RST => U2_hcs_5_FFY_RST,
      O => U2_hcs(4)
    );
  U2_Mcount_hcs_eqn_51 : X_LUT4
    generic map(
      INIT => X"4C4C",
      LOC => "SLICE_X18Y22"
    )
    port map (
      ADR0 => U2_hcs_cmp_eq00005_0,
      ADR1 => U2_Result_5_1,
      ADR2 => U2_hcs_cmp_eq000010_6973,
      ADR3 => VCC,
      O => U2_Mcount_hcs_eqn_5
    );
  U2_hcs_5_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X18Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs_5_SRINV_18670,
      O => U2_hcs_5_FFX_RST
    );
  U2_hcs_5 : X_FF
    generic map(
      LOC => "SLICE_X18Y22",
      INIT => '0'
    )
    port map (
      I => U2_hcs_5_DXMUX_18694,
      CE => VCC,
      CLK => U2_hcs_5_CLKINV_18669,
      SET => GND,
      RST => U2_hcs_5_FFX_RST,
      O => U2_hcs(5)
    );
  U2_hcs_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_eqn_5,
      O => U2_hcs_5_DXMUX_18694
    );
  U2_hcs_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_eqn_4,
      O => U2_hcs_5_DYMUX_18679
    );
  U2_hcs_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => U2_hcs_5_SRINV_18670
    );
  U2_hcs_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_hcs_5_CLKINV_18669
    );
  U2_Mcount_hcs_eqn_41 : X_LUT4
    generic map(
      INIT => X"7070",
      LOC => "SLICE_X18Y22"
    )
    port map (
      ADR0 => U2_hcs_cmp_eq00005_0,
      ADR1 => U2_hcs_cmp_eq000010_6973,
      ADR2 => U2_Result_4_1,
      ADR3 => VCC,
      O => U2_Mcount_hcs_eqn_4
    );
  U2_hcs_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_eqn_7,
      O => U2_hcs_7_DXMUX_18736
    );
  U2_hcs_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_eqn_6,
      O => U2_hcs_7_DYMUX_18721
    );
  U2_hcs_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => U2_hcs_7_SRINV_18712
    );
  U2_hcs_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_hcs_7_CLKINV_18711
    );
  U2_hcs_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_eqn_9,
      O => U2_hcs_9_DXMUX_18778
    );
  U2_hcs_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_eqn_8,
      O => U2_hcs_9_DYMUX_18763
    );
  U2_hcs_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => U2_hcs_9_SRINV_18754
    );
  U2_hcs_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_hcs_9_CLKINV_18753
    );
  U2_vcs_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_1,
      O => U2_vcs_1_DXMUX_18823
    );
  U2_vcs_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_0,
      O => U2_vcs_1_DYMUX_18806
    );
  U2_vcs_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => U2_vcs_1_SRINV_18796
    );
  U2_vcs_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_1_CLKINV_18795
    );
  U2_vcs_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vsenable_6958,
      O => U2_vcs_1_CEINV_18794
    );
  U2_vcs_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_3,
      O => U2_vcs_3_DXMUX_18869
    );
  U2_vcs_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_2,
      O => U2_vcs_3_DYMUX_18852
    );
  U2_vcs_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => U2_vcs_3_SRINV_18842
    );
  U2_vcs_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_3_CLKINV_18841
    );
  U2_vcs_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vsenable_6958,
      O => U2_vcs_3_CEINV_18840
    );
  U2_vcs_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_4,
      O => U2_vcs_4_DYMUX_18895
    );
  U2_vcs_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_4_CLKINV_18884
    );
  U2_vcs_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vsenable_6958,
      O => U2_vcs_4_CEINV_18883
    );
  U2_vcs_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_7,
      O => U2_vcs_7_DXMUX_18941
    );
  U2_vcs_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_6,
      O => U2_vcs_7_DYMUX_18924
    );
  U2_vcs_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => U2_vcs_7_SRINV_18914
    );
  U2_vcs_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_7_CLKINV_18913
    );
  U2_vcs_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vsenable_6958,
      O => U2_vcs_7_CEINV_18912
    );
  U2_vcs_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_9,
      O => U2_vcs_9_DXMUX_18987
    );
  U2_vcs_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_8,
      O => U2_vcs_9_DYMUX_18970
    );
  U2_vcs_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => U2_vcs_9_SRINV_18960
    );
  U2_vcs_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_9_CLKINV_18959
    );
  U2_vcs_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vsenable_6958,
      O => U2_vcs_9_CEINV_18958
    );
  nes_scalar_reg_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next(1),
      O => nes_scalar_reg_1_DXMUX_19030
    );
  nes_scalar_reg_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next(0),
      O => nes_scalar_reg_1_DYMUX_19014
    );
  nes_scalar_reg_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => nes_scalar_reg_1_SRINV_19004
    );
  nes_scalar_reg_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_scalar_reg_1_CLKINV_19003
    );
  nes_scalar_reg_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X63Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next(3),
      O => nes_scalar_reg_3_DXMUX_19072
    );
  nes_scalar_reg_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X63Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next(2),
      O => nes_scalar_reg_3_DYMUX_19056
    );
  nes_scalar_reg_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X63Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => nes_scalar_reg_3_SRINV_19046
    );
  nes_scalar_reg_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X63Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_scalar_reg_3_CLKINV_19045
    );
  nes_scalar_reg_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next(5),
      O => nes_scalar_reg_5_DXMUX_19114
    );
  nes_scalar_reg_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next(4),
      O => nes_scalar_reg_5_DYMUX_19098
    );
  nes_scalar_reg_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => nes_scalar_reg_5_SRINV_19088
    );
  nes_scalar_reg_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_scalar_reg_5_CLKINV_19087
    );
  nes_scalar_reg_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next(7),
      O => nes_scalar_reg_7_DXMUX_19156
    );
  nes_scalar_reg_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next(6),
      O => nes_scalar_reg_7_DYMUX_19140
    );
  nes_scalar_reg_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => nes_scalar_reg_7_SRINV_19130
    );
  nes_scalar_reg_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_scalar_reg_7_CLKINV_19129
    );
  nes_scalar_reg_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next(9),
      O => nes_scalar_reg_9_DXMUX_19198
    );
  nes_scalar_reg_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next(8),
      O => nes_scalar_reg_9_DYMUX_19182
    );
  nes_scalar_reg_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => nes_scalar_reg_9_SRINV_19172
    );
  nes_scalar_reg_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_scalar_reg_9_CLKINV_19171
    );
  selector_green_0_17_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_green_0_17_19226,
      O => selector_green_0_17_0
    );
  selector_green_0_17_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => N173,
      O => N173_0
    );
  N305_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => N305,
      O => N305_0
    );
  an_1_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_an_1_mux00012_pack_1,
      O => x7_an_1_mux00012_6995
    );
  U3_Madd_spriteon1_addsub0001_lut_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon1_addsub0001_lut(7),
      O => U3_Madd_spriteon1_addsub0001_lut_7_0
    );
  U3_Madd_spriteon1_addsub0001_lut_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not000110_19303,
      O => U3_C1_not000110_0
    );
  who_present_state_FSM_FFd2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => who_present_state_FSM_FFd2_In,
      O => who_present_state_FSM_FFd2_DXMUX_19341
    );
  who_present_state_FSM_FFd2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_0_OBUF_pack_2,
      O => ld_0_OBUF_6776
    );
  who_present_state_FSM_FFd2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => who_present_state_FSM_FFd2_CLKINV_19324
    );
  screenstate_present_state_FSM_FFd1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_present_state_FSM_FFd1_In,
      O => screenstate_present_state_FSM_FFd1_DXMUX_19396
    );
  screenstate_present_state_FSM_FFd1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_present_state_FSM_FFd1_BYINV_19373,
      O => screenstate_present_state_FSM_FFd1_DYMUX_19382
    );
  screenstate_present_state_FSM_FFd1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_2_OBUF_pack_3,
      O => ld_2_OBUF_6778
    );
  screenstate_present_state_FSM_FFd1_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => screenstate_present_state_FSM_FFd1_BYINV_19373
    );
  screenstate_present_state_FSM_FFd1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => screenstate_present_state_FSM_FFd1_SRINV_19372
    );
  screenstate_present_state_FSM_FFd1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => screenstate_present_state_FSM_FFd1_CLKINV_19371
    );
  ld_5_OBUF_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_5_OBUF_19436,
      O => ld_5_OBUF_0
    );
  U3_tank2_angle_calc_not0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank2_angle_calc_not0001,
      O => U3_tank2_angle_calc_not0001_0
    );
  U3_tank2_angle_calc_not0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_6_OBUF_pack_1,
      O => ld_6_OBUF_6781
    );
  U3_leftBTN_inv1_inv1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_leftBTN_inv1_inv1,
      O => U3_leftBTN_inv1_inv1_0
    );
  U3_leftBTN_inv1_inv1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_7_OBUF_19477,
      O => ld_7_OBUF_0
    );
  an_3_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => N01_pack_1,
      O => N01
    );
  N154_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => N154,
      O => N154_0
    );
  N154_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill4_mux0001_4_bdd2,
      O => screenstate_sig_hill4_mux0001_4_bdd2_0
    );
  N134_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => N134,
      O => N134_0
    );
  N134_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_an_1_mux000115_19547,
      O => x7_an_1_mux000115_0
    );
  N144_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => N144,
      O => N144_0
    );
  N144_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_an_1_mux000152_19571,
      O => x7_an_1_mux000152_0
    );
  green_2_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => N201_pack_1,
      O => N201
    );
  U3_blue_and0002137_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_blue_and0002137_19652,
      O => U3_blue_and0002137_0
    );
  U3_blue_and0002137_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_29_bdd0_pack_1,
      O => M2_29_bdd0
    );
  U3_spriteon1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon1,
      O => U3_spriteon1_0
    );
  U3_spriteon1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N42_pack_1,
      O => U3_N42
    );
  N295_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => N295,
      O => N295_0
    );
  title_rom_pix_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_pix(3),
      O => title_rom_pix_3_0
    );
  title_rom_pix_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => N243,
      O => N243_0
    );
  M2_0_bdd7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_0_bdd7,
      O => M2_0_bdd7_0
    );
  M2_0_bdd7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => N126_pack_1,
      O => N126
    );
  M2_0_bdd13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_0_bdd13,
      O => M2_0_bdd13_0
    );
  M2_0_bdd13_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => N119_pack_1,
      O => N119
    );
  U3_Madd_spriteon1_addsub0001_lut_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon1_addsub0001_lut(6),
      O => U3_Madd_spriteon1_addsub0001_lut_6_0
    );
  U3_Madd_spriteon1_addsub0001_lut_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon1_addsub0000_cy(7),
      O => U3_Madd_spriteon1_addsub0000_cy_7_0
    );
  U3_tank2_angle_calc_and000017_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank2_angle_calc_and000017_19808,
      O => U3_tank2_angle_calc_and000017_0
    );
  U3_tank2_angle_calc_and000017_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_gameDown_pack_1,
      O => sig_gameDown
    );
  U3_spriteonGrnd_and0000134_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonGrnd_and0000134_19832,
      O => U3_spriteonGrnd_and0000134_0
    );
  U3_spriteonGrnd_and0000134_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB1_cmp_lt0000_pack_1,
      O => U3_spriteonB1_cmp_lt0000
    );
  U3_spriteon1_addsub0001_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon1_addsub0001(9),
      O => U3_spriteon1_addsub0001_9_0
    );
  U3_spriteon1_addsub0001_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon1_addsub0001_cy_7_pack_1,
      O => U3_Madd_spriteon1_addsub0001_cy_7_Q
    );
  ja2_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_cmp_eq0000125_pack_1,
      O => nes_counter_reg_cmp_eq0000125_6946
    );
  U3_spriteonB4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB4,
      O => U3_spriteonB4_0
    );
  U3_spriteonB4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB5,
      O => U3_spriteonB5_0
    );
  hsync_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB5_and000059_19920,
      O => U3_spriteonB5_and000059_0
    );
  green_1_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N6_pack_1,
      O => U3_N6
    );
  N111_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => N111,
      O => N111_0
    );
  N111_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N3_pack_1,
      O => U3_N3
    );
  N239_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => N239,
      O => N239_0
    );
  N239_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonGrnd_and000087_pack_1,
      O => U3_spriteonGrnd_and000087_7034
    );
  U3_Madd_spriteon2_addsub0000_lut_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon2_addsub0000_lut(8),
      O => U3_Madd_spriteon2_addsub0000_lut_8_0
    );
  U3_Madd_spriteon2_addsub0000_lut_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not000113_20015,
      O => U3_C2_not000113_0
    );
  N128_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => N128,
      O => N128_0
    );
  N128_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_an_1_mux000128,
      O => x7_an_1_mux000128_0
    );
  an_2_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_an_2_mux000128_pack_1,
      O => x7_an_2_mux000128_7036
    );
  N245_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => N245,
      O => N245_0
    );
  N245_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB3_cmp_le0000112_20089,
      O => U3_spriteonB3_cmp_le0000112_0
    );
  U3_spriteonB4_and000041_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB4_and000041_20120,
      O => U3_spriteonB4_and000041_0
    );
  U3_spriteonB4_and000041_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB3_cmp_le0000128_pack_1,
      O => U3_spriteonB3_cmp_le0000128_6908
    );
  ja3_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => N235_pack_1,
      O => N235
    );
  N337_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => N337,
      O => N337_0
    );
  N337_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => N367,
      O => N367_0
    );
  U3_Madd_spriteon2_addsub0000_lut_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon2f_add0002_cy_7_pack_1,
      O => U3_Madd_spriteon2f_add0002_cy(7)
    );
  U3_tank1_angle_calc_and000021_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1_angle_calc_and000021_20240,
      O => U3_tank1_angle_calc_and000021_0
    );
  U3_tank1_angle_calc_and000021_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1_angle_calc_not0001,
      O => U3_tank1_angle_calc_not0001_0
    );
  N157_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => N157,
      O => N157_0
    );
  N157_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => N140,
      O => N140_0
    );
  U2_vidon_and000039_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and000039_20360,
      O => U2_vidon_and000039_0
    );
  U2_vidon_and000039_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and00000_pack_1,
      O => U2_vidon_and00000_7044
    );
  N247_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => N247,
      O => N247_0
    );
  N247_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and00006_20377,
      O => U2_vidon_and00006_0
    );
  U3_C1_not0001105_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not0001105_20408,
      O => U3_C1_not0001105_0
    );
  U3_C1_not0001105_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_gameRight_pack_1,
      O => sig_gameRight
    );
  U3_spriteon2_addsub0000_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2_addsub0000(9),
      O => U3_spriteon2_addsub0000_9_0
    );
  U3_spriteon2_addsub0000_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon2_addsub0000_cy_7_pack_1,
      O => U3_Madd_spriteon2_addsub0000_cy_7_Q
    );
  M2a_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_1_Q_20456,
      O => M2a_1_0
    );
  M2a_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => N100_pack_1,
      O => N100
    );
  U3_N37_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N37,
      O => U3_N37_0
    );
  U3_N37_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => N132,
      O => N132_0
    );
  M1_21_bdd5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_21_bdd5,
      O => M1_21_bdd5_0
    );
  M1_21_bdd5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => N121_pack_1,
      O => N121
    );
  U3_spriteonGrnd_and000064_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonGrnd_and000064_20528,
      O => U3_spriteonGrnd_and000064_0
    );
  U3_spriteonGrnd_and000064_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => N299_pack_1,
      O => N299
    );
  N167_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => N167,
      O => N167_0
    );
  N167_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_gameUp_pack_1,
      O => sig_gameUp
    );
  U3_Madd_spriteonB4_add0000_cy_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonB4_add0000_cy_5_Q,
      O => U3_Madd_spriteonB4_add0000_cy_5_0
    );
  U3_Madd_spriteonB4_add0000_cy_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonB4_add0000_cy_3_pack_1,
      O => U3_Madd_spriteonB4_add0000_cy_3_Q
    );
  nes_a_reg_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X54Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja1_IBUF_6759,
      O => nes_a_reg_DYMUX_20586
    );
  nes_a_reg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_a_reg_CLKINV_20584
    );
  nes_a_reg_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_a_reg_cmp_eq0000,
      O => nes_a_reg_CEINV_20583
    );
  nes_b_reg_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X54Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja1_IBUF_6759,
      O => nes_b_reg_DYMUX_20598
    );
  nes_b_reg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_b_reg_CLKINV_20596
    );
  nes_b_reg_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_b_reg_cmp_eq0000,
      O => nes_b_reg_CEINV_20595
    );
  M1a_27_82_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_27_82_20624,
      O => M1a_27_82_0
    );
  M1a_27_82_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_22_bdd4_pack_2,
      O => M1_22_bdd4
    );
  N4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => N4,
      O => N4_0
    );
  N4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_nes_clk31_20641,
      O => nes_nes_clk31_0
    );
  screenstate_sig_hill2_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill2_addsub0000(6),
      O => screenstate_sig_hill2_6_DXMUX_20679
    );
  screenstate_sig_hill2_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_N30_pack_2,
      O => screenstate_N30
    );
  screenstate_sig_hill2_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => screenstate_sig_hill2_6_CLKINV_20662
    );
  screenstate_sig_hill2_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill1_and0001_0,
      O => screenstate_sig_hill2_6_CEINV_20661
    );
  nes_sel_reg_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X52Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja1_IBUF_6759,
      O => nes_sel_reg_DYMUX_20691
    );
  nes_sel_reg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_sel_reg_CLKINV_20689
    );
  nes_sel_reg_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_sel_reg_cmp_eq0000,
      O => nes_sel_reg_CEINV_20688
    );
  N169_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => N169,
      O => N169_0
    );
  N169_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N36,
      O => U3_N36_0
    );
  M2_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_0_Q_20741,
      O => M2_0_0
    );
  M2_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => N114_pack_1,
      O => N114
    );
  N199_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => N199,
      O => N199_0
    );
  N199_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => N357,
      O => N357_0
    );
  M2a_1_bdd4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_1_bdd4,
      O => M2a_1_bdd4_0
    );
  M2a_1_bdd4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => N359,
      O => N359_0
    );
  sig_init_M_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_init_M(14),
      O => sig_init_M_14_0
    );
  sig_init_M_15_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_init_M(15),
      O => sig_init_M_15_0
    );
  sig_init_M_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_init_M(13),
      O => sig_init_M_13_0
    );
  N335_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => N335,
      O => N335_0
    );
  N297_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => N297,
      O => N297_0
    );
  N297_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and000080_pack_1,
      O => U2_vidon_and000080_7061
    );
  nes_right_reg_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X54Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja1_IBUF_6759,
      O => nes_right_reg_DYMUX_20883
    );
  nes_right_reg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_right_reg_CLKINV_20881
    );
  nes_right_reg_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_right_reg_cmp_eq0000,
      O => nes_right_reg_CEINV_20880
    );
  N159_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => N159,
      O => N159_0
    );
  N159_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => N146,
      O => N146_0
    );
  U3_C1_not00015_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not00015_20921,
      O => U3_C1_not00015_0
    );
  U3_blue_and0003_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_blue_and0003,
      O => U3_blue_and0003_0
    );
  U3_spriteon2_addsub0000_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2_addsub0000(5),
      O => U3_spriteon2_addsub0000_5_0
    );
  U3_spriteon2_addsub0000_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon2_addsub0000_cy_5_Q,
      O => U3_Madd_spriteon2_addsub0000_cy_5_0
    );
  U3_spriteon2_addsub0000_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2_addsub0000(7),
      O => U3_spriteon2_addsub0000_7_0
    );
  U3_spriteon2_addsub0000_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon2_addsub0000_lut(7),
      O => U3_Madd_spriteon2_addsub0000_lut_7_0
    );
  M1a_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_27_Q,
      O => M1a_27_0
    );
  M1a_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => N249_pack_2,
      O => N249
    );
  N369_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => N369,
      O => N369_0
    );
  M1_23_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_23_20_21077,
      O => M1_23_20_0
    );
  M1_23_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => N219,
      O => N219_0
    );
  U3_spriteonB3_add0000_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB3_add0000(3),
      O => U3_spriteonB3_add0000_3_0
    );
  title_rom_pix_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_pix(2),
      O => title_rom_pix_2_0
    );
  title_rom_pix_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_pix(1),
      O => title_rom_pix_1_0
    );
  M1a_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_22_Q,
      O => M1a_22_0
    );
  M1a_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_10_bdd0_pack_1,
      O => M1a_10_bdd0
    );
  M1a_12_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_12_bdd0,
      O => M1a_12_bdd0_0
    );
  M1a_12_bdd1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_12_bdd1,
      O => M1a_12_bdd1_0
    );
  M1a_14_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_14_bdd0,
      O => M1a_14_bdd0_0
    );
  M1_24_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_24_bdd0,
      O => M1_24_bdd0_0
    );
  M1_24_bdd0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_22_bdd0,
      O => M1a_22_bdd0_0
    );
  M1_25_bdd1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_25_bdd1,
      O => M1_25_bdd1_0
    );
  M1_25_bdd1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_24_bdd1,
      O => M1a_24_bdd1_0
    );
  M1a_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_29_Q,
      O => M1a_29_0
    );
  M1a_29_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_29_30_pack_1,
      O => M1a_29_30_7071
    );
  N343_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => N343,
      O => N343_0
    );
  N343_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => N255,
      O => N255_0
    );
  N229_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => N229,
      O => N229_0
    );
  N229_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => N363,
      O => N363_0
    );
  M2_19_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_19_6,
      O => M2_19_6_0
    );
  M2_19_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_13_bdd1,
      O => M2a_13_bdd1_0
    );
  M2a_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_4_Q,
      O => M2a_4_0
    );
  M1_28_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_28_12_21353,
      O => M1_28_12_0
    );
  M1_28_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => N365_pack_2,
      O => N365
    );
  nes_start_reg_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X54Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja1_IBUF_6759,
      O => nes_start_reg_DYMUX_21363
    );
  nes_start_reg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_start_reg_CLKINV_21361
    );
  nes_start_reg_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_start_reg_cmp_eq0000,
      O => nes_start_reg_CEINV_21360
    );
  M1_28_65_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_28_65_21389,
      O => M1_28_65_0
    );
  M1_28_65_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => N283_pack_1,
      O => N283
    );
  U3_Madd_spriteonB1_add0000_cy_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonB1_add0000_cy_5_Q,
      O => U3_Madd_spriteonB1_add0000_cy_5_0
    );
  U3_Madd_spriteonB1_add0000_cy_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonB1_add0000_cy_3_pack_1,
      O => U3_Madd_spriteonB1_add0000_cy_3_Q
    );
  nes_left_reg_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X55Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja1_IBUF_6759,
      O => nes_left_reg_DYMUX_21423
    );
  nes_left_reg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_left_reg_CLKINV_21421
    );
  nes_left_reg_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_left_reg_cmp_eq0000,
      O => nes_left_reg_CEINV_21420
    );
  nes_down_reg_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X53Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja1_IBUF_6759,
      O => nes_down_reg_DYMUX_21435
    );
  nes_down_reg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_down_reg_CLKINV_21433
    );
  nes_down_reg_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_down_reg_cmp_eq0000,
      O => nes_down_reg_CEINV_21432
    );
  screenstate_sig_hill1_1_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X13Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill1(1),
      O => screenstate_sig_hill1_1_DXMUX_21464
    );
  screenstate_sig_hill1_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill1_addsub0000(2),
      O => screenstate_sig_hill1_1_DYMUX_21458
    );
  screenstate_sig_hill1_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => screenstate_sig_hill1_1_CLKINV_21448
    );
  screenstate_sig_hill1_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill1_and0001_0,
      O => screenstate_sig_hill1_1_CEINV_21447
    );
  screenstate_sig_hill2_2_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X19Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill2(2),
      O => screenstate_sig_hill2_2_DXMUX_21493
    );
  screenstate_sig_hill2_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill2_addsub0000(3),
      O => screenstate_sig_hill2_2_DYMUX_21487
    );
  screenstate_sig_hill2_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => screenstate_sig_hill2_2_CLKINV_21477
    );
  screenstate_sig_hill2_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill1_and0001_0,
      O => screenstate_sig_hill2_2_CEINV_21476
    );
  screenstate_sig_hill4_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill4_mux0001_6_Q,
      O => screenstate_sig_hill4_1_DXMUX_21534
    );
  screenstate_sig_hill4_1_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X3Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill4(0),
      O => screenstate_sig_hill4_1_DYMUX_21522
    );
  screenstate_sig_hill4_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill4_mux0001_5_bdd0_pack_4,
      O => screenstate_sig_hill4_mux0001_5_bdd0
    );
  screenstate_sig_hill4_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => screenstate_sig_hill4_1_CLKINV_21511
    );
  screenstate_sig_hill4_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill1_and0001_0,
      O => screenstate_sig_hill4_1_CEINV_21510
    );
  screenstate_sig_hill5_1_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X3Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill5(1),
      O => screenstate_sig_hill5_1_DXMUX_21563
    );
  screenstate_sig_hill5_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill5_addsub0000(2),
      O => screenstate_sig_hill5_1_DYMUX_21557
    );
  screenstate_sig_hill5_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => screenstate_sig_hill5_1_CLKINV_21547
    );
  screenstate_sig_hill5_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill1_and0001_0,
      O => screenstate_sig_hill5_1_CEINV_21546
    );
  nes_scalar_next_cmp_eq000010_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_cmp_eq000010_21577,
      O => nes_scalar_next_cmp_eq000010_0
    );
  nes_scalar_next_cmp_eq000021_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_cmp_eq000021_21589,
      O => nes_scalar_next_cmp_eq000021_0
    );
  M1_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_22_Q,
      O => M1_22_0_6669
    );
  M1_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_10_bdd0_pack_1,
      O => M1_10_bdd0
    );
  M1_10_bdd4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_10_bdd4,
      O => M1_10_bdd4_0
    );
  M1_10_bdd7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_10_bdd7,
      O => M1_10_bdd7_0
    );
  M1_11_bdd3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_11_bdd3,
      O => M1_11_bdd3_0
    );
  M1_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_21_Q,
      O => M1_21_0
    );
  M1_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_12_bdd0_pack_1,
      O => M1_12_bdd0
    );
  M1_12_bdd3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_12_bdd3,
      O => M1_12_bdd3_0
    );
  M1a_22_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_22_18_21709,
      O => M1a_22_18_0
    );
  M1a_22_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_22_bdd0_pack_3,
      O => M1_22_bdd0
    );
  M1_21_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_21_5,
      O => M1_21_5_0
    );
  M1_29_74_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_29_74_21745,
      O => M1_29_74_0
    );
  M1_29_74_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_21_bdd8_pack_2,
      O => M1_21_bdd8
    );
  M1_26_58_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_26_58_21769,
      O => M1_26_58_0
    );
  M1_26_58_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_21_bdd3,
      O => M1_21_bdd3_0
    );
  M1_14_bdd1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_14_bdd1,
      O => M1_14_bdd1_0
    );
  M1a_30_36_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_30_36_21805,
      O => M1a_30_36_0
    );
  M1a_30_36_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_22_bdd7_pack_2,
      O => M1_22_bdd7
    );
  M1_22_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_22_11_21829,
      O => M1_22_11_0
    );
  M1_22_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_22_bdd12_pack_2,
      O => M1_22_bdd12
    );
  M1_23_bdd1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_23_bdd1,
      O => M1_23_bdd1_0
    );
  M1_23_bdd1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_23_bdd6_pack_3,
      O => M1_23_bdd6
    );
  M1_23_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_23_29_21865,
      O => M1_23_29_0
    );
  M1_25_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_25_bdd0,
      O => M1_25_bdd0_0
    );
  M1_30_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_30_Q,
      O => M1_30_0
    );
  M1_30_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_24_39_pack_1,
      O => M1_24_39_7089
    );
  M1_29_bdd5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_29_bdd5,
      O => M1_29_bdd5_0
    );
  M1_29_bdd5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_26_30_21917,
      O => M1_26_30_0
    );
  M2_10_bdd1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_10_bdd1,
      O => M2_10_bdd1_0
    );
  N377_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => N377,
      O => N377_0
    );
  N377_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_27_bdd0_pack_3,
      O => M1_27_bdd0
    );
  M1a_29_51_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_29_51_21985,
      O => M1a_29_51_0
    );
  M1a_29_51_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_27_bdd4_pack_2,
      O => M1_27_bdd4
    );
  M2_2_bdd8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_2_bdd8,
      O => M2_2_bdd8_0
    );
  M2_2_bdd8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_10_bdd11,
      O => M2_10_bdd11_0
    );
  M2_8_16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_8_16_22033,
      O => M2_8_16_0
    );
  M2_8_16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_10_bdd14_pack_1,
      O => M2_10_bdd14
    );
  M2_21_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_21_bdd0,
      O => M2_21_bdd0_0
    );
  M1_28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_28_Q,
      O => M1_28_0
    );
  M1_28_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_28_27_pack_1,
      O => M1_28_27_7092
    );
  M1_29_35_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_29_35_22093,
      O => M1_29_35_0
    );
  M1_29_35_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_29_14_pack_1,
      O => M1_29_14_7094
    );
  M2_13_bdd5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_13_bdd5,
      O => M2_13_bdd5_0
    );
  M1_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_29_Q,
      O => M1_29_0_6645
    );
  M1_29_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_29_60_pack_1,
      O => M1_29_60_7096
    );
  M2_0_bdd3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_0_bdd3,
      O => M2_0_bdd3_0
    );
  M2_0_bdd3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_0_bdd18_pack_1,
      O => M2_0_bdd18
    );
  M2_24_bdd1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_24_bdd1,
      O => M2_24_bdd1_0
    );
  sig_titleBlue_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_titleBlue(0),
      O => sig_titleBlue_0_0
    );
  M1_26_140_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_26_140,
      O => M1_26_140_0
    );
  title_rom_pix_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_N11_pack_1,
      O => title_N11
    );
  N237_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => N237,
      O => N237_0
    );
  N237_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_blue_1_254_pack_1,
      O => title_blue_1_254_7099
    );
  title_blue_1_269 : X_LUT4
    generic map(
      INIT => X"7800",
      LOC => "SLICE_X17Y21"
    )
    port map (
      ADR0 => title_N11,
      ADR1 => U2_hcs(4),
      ADR2 => U2_hcs(5),
      ADR3 => title_blue_1_256_7101,
      O => title_spriteon
    );
  title_spriteon_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_spriteon,
      O => title_spriteon_0
    );
  title_spriteon_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_blue_1_256_pack_1,
      O => title_blue_1_256_7101
    );
  title_blue_1_256 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X17Y21"
    )
    port map (
      ADR0 => U2_hcs(8),
      ADR1 => U2_hcs(6),
      ADR2 => N237_0,
      ADR3 => U2_hcs(7),
      O => title_blue_1_256_pack_1
    );
  M2_1_32 : X_LUT4
    generic map(
      INIT => X"7777",
      LOC => "SLICE_X39Y64"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => M2_0_bdd7_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => M2_1_bdd4
    );
  M2_1_bdd4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_1_bdd4,
      O => M2_1_bdd4_0
    );
  M2_1_bdd4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => N321,
      O => N321_0
    );
  M2_1_134_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X39Y64"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => M2_0_bdd7_0,
      ADR2 => U2_vcs(0),
      ADR3 => rom1_addr(2),
      O => N321
    );
  U3_spriteonB1_and000048 : X_LUT4
    generic map(
      INIT => X"CECC",
      LOC => "SLICE_X17Y29"
    )
    port map (
      ADR0 => N247_0,
      ADR1 => U3_spriteonB1_and000036_7103,
      ADR2 => U2_hcs(7),
      ADR3 => U2_hcs(6),
      O => U3_spriteonB1_and000048_22309
    );
  U3_spriteonB1_and000048_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB1_and000048_22309,
      O => U3_spriteonB1_and000048_0
    );
  U3_spriteonB1_and000048_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB1_and000036_pack_1,
      O => U3_spriteonB1_and000036_7103
    );
  U3_spriteonB1_and000036 : X_LUT4
    generic map(
      INIT => X"0013",
      LOC => "SLICE_X17Y29"
    )
    port map (
      ADR0 => U2_hcs(1),
      ADR1 => U2_hcs(4),
      ADR2 => U2_hcs(2),
      ADR3 => N245_0,
      O => U3_spriteonB1_and000036_pack_1
    );
  U3_spriteonB1_and000082 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X17Y27"
    )
    port map (
      ADR0 => U3_spriteonB1_cmp_ge0000,
      ADR1 => U3_spriteonB1_cmp_lt0000,
      ADR2 => U3_spriteonB1_and000048_0,
      ADR3 => U3_spriteonB1_and000063_7105,
      O => U3_spriteonB1
    );
  U3_spriteonB1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB1,
      O => U3_spriteonB1_0
    );
  U3_spriteonB1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB1_and000063_pack_1,
      O => U3_spriteonB1_and000063_7105
    );
  U3_spriteonB1_and000063 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X17Y27"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => VCC,
      ADR2 => U2_hcs(8),
      ADR3 => VCC,
      O => U3_spriteonB1_and000063_pack_1
    );
  nes_up_reg : X_FF
    generic map(
      LOC => "SLICE_X55Y28",
      INIT => '0'
    )
    port map (
      I => nes_up_reg_DYMUX_22343,
      CE => nes_up_reg_CEINV_22340,
      CLK => nes_up_reg_CLKINV_22341,
      SET => GND,
      RST => GND,
      O => nes_up_reg_7106
    );
  nes_up_reg_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X55Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja1_IBUF_6759,
      O => nes_up_reg_DYMUX_22343
    );
  nes_up_reg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_up_reg_CLKINV_22341
    );
  nes_up_reg_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_up_reg_cmp_eq0000,
      O => nes_up_reg_CEINV_22340
    );
  M2a_5_75_SW0 : X_LUT4
    generic map(
      INIT => X"E060",
      LOC => "SLICE_X35Y62"
    )
    port map (
      ADR0 => M2_0_bdd13_0,
      ADR1 => M2_0_bdd7_0,
      ADR2 => M1_29_0_0,
      ADR3 => U2_vcs(0),
      O => N289
    );
  N289_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => N289,
      O => N289_0
    );
  N289_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => N171,
      O => N171_0
    );
  M2_2_139_SW0 : X_LUT4
    generic map(
      INIT => X"0F09",
      LOC => "SLICE_X35Y62"
    )
    port map (
      ADR0 => M2_0_bdd13_0,
      ADR1 => M2_0_bdd7_0,
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(0),
      O => N171
    );
  U3_Madd_spriteonB3_add0000_cy_5_11 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X2Y26"
    )
    port map (
      ADR0 => U3_Madd_spriteonB3_add0000_cy_3_Q,
      ADR1 => screenstate_sig_hill3(5),
      ADR2 => VCC,
      ADR3 => screenstate_sig_hill3(4),
      O => U3_Madd_spriteonB3_add0000_cy_5_Q
    );
  U3_Madd_spriteonB3_add0000_cy_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonB3_add0000_cy_5_Q,
      O => U3_Madd_spriteonB3_add0000_cy_5_0
    );
  U3_Madd_spriteonB3_add0000_cy_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonB3_add0000_cy_3_pack_1,
      O => U3_Madd_spriteonB3_add0000_cy_3_Q
    );
  U3_Madd_spriteonB3_add0000_cy_3_11 : X_LUT4
    generic map(
      INIT => X"C080",
      LOC => "SLICE_X2Y26"
    )
    port map (
      ADR0 => screenstate_sig_hill3(1),
      ADR1 => screenstate_sig_hill3(3),
      ADR2 => screenstate_sig_hill3(2),
      ADR3 => screenstate_sig_hill3(0),
      O => U3_Madd_spriteonB3_add0000_cy_3_pack_1
    );
  screenstate_sig_hill5_addsub0000_5_2 : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X2Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => screenstate_sig_hill5(5),
      ADR2 => screenstate_sig_hill5_addsub0000_5_bdd0,
      ADR3 => VCC,
      O => screenstate_sig_hill5_addsub0000(5)
    );
  screenstate_sig_hill5_5 : X_FF
    generic map(
      LOC => "SLICE_X2Y37",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill5_5_DXMUX_22424,
      CE => screenstate_sig_hill5_5_CEINV_22406,
      CLK => screenstate_sig_hill5_5_CLKINV_22407,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill5(5)
    );
  screenstate_sig_hill5_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill5_addsub0000(5),
      O => screenstate_sig_hill5_5_DXMUX_22424
    );
  screenstate_sig_hill5_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill5_addsub0000_5_bdd0_pack_2,
      O => screenstate_sig_hill5_addsub0000_5_bdd0
    );
  screenstate_sig_hill5_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => screenstate_sig_hill5_5_CLKINV_22407
    );
  screenstate_sig_hill5_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill1_and0001_0,
      O => screenstate_sig_hill5_5_CEINV_22406
    );
  screenstate_sig_hill5_addsub0000_5_11 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X2Y37"
    )
    port map (
      ADR0 => screenstate_sig_hill5(4),
      ADR1 => screenstate_sig_hill5(1),
      ADR2 => screenstate_sig_hill5(2),
      ADR3 => screenstate_sig_hill5(3),
      O => screenstate_sig_hill5_addsub0000_5_bdd0_pack_2
    );
  N177_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => N177,
      O => N177_0
    );
  title_Mmux_M_mux0000_91_SW0 : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X20Y13"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_hcs(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => N177
    );
  M1_23_51 : X_LUT4
    generic map(
      INIT => X"DF7F",
      LOC => "SLICE_X40Y35"
    )
    port map (
      ADR0 => rom1_addr(2),
      ADR1 => M1_22_bdd9,
      ADR2 => U2_vcs(0),
      ADR3 => M1_21_bdd5_0,
      O => M1_23_bdd3
    );
  M1_23_bdd3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_23_bdd3,
      O => M1_23_bdd3_0
    );
  M1_23_bdd3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_2_pack_1,
      O => rom1_addr(2)
    );
  U3_ypix1_2_1 : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X40Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(2),
      ADR3 => VCC,
      O => rom1_addr_2_pack_1
    );
  M1a_23_10 : X_LUT4
    generic map(
      INIT => X"FFE2",
      LOC => "SLICE_X36Y36"
    )
    port map (
      ADR0 => M1a_22_bdd0_0,
      ADR1 => U2_vcs(1),
      ADR2 => M1_21_bdd8,
      ADR3 => rom1_addr(3),
      O => M1a_23_10_22486
    );
  M1a_23_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_23_10_22486,
      O => M1a_23_10_0
    );
  M1a_23_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_3_pack_2,
      O => rom1_addr(3)
    );
  U3_ypix1_3_1 : X_LUT4
    generic map(
      INIT => X"66AA",
      LOC => "SLICE_X36Y36"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(1),
      ADR2 => VCC,
      ADR3 => U2_vcs(2),
      O => rom1_addr_3_pack_2
    );
  M2_8_25 : X_LUT4
    generic map(
      INIT => X"030F",
      LOC => "SLICE_X35Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M2_0_bdd3_0,
      ADR2 => rom1_addr(4),
      ADR3 => U2_vcs(1),
      O => M2_8_25_22510
    );
  M2_8_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_8_25_22510,
      O => M2_8_25_0
    );
  M2_8_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_4_pack_2,
      O => rom1_addr(4)
    );
  U3_ypix1_4_1 : X_LUT4
    generic map(
      INIT => X"6AAA",
      LOC => "SLICE_X35Y64"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(2),
      O => rom1_addr_4_pack_2
    );
  screenstate_sig_hill4_mux0001_1_128 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X3Y39"
    )
    port map (
      ADR0 => screenstate_sig_hill4(3),
      ADR1 => screenstate_sig_hill4(0),
      ADR2 => screenstate_sig_hill4(1),
      ADR3 => screenstate_sig_hill4(2),
      O => screenstate_sig_hill4_mux0001_1_128_22534
    );
  screenstate_sig_hill4_mux0001_1_128_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill4_mux0001_1_128_22534,
      O => screenstate_sig_hill4_mux0001_1_128_0
    );
  screenstate_sig_hill4_mux0001_1_128_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill4_mux0001_1_115_22527,
      O => screenstate_sig_hill4_mux0001_1_115_0
    );
  screenstate_sig_hill4_mux0001_1_115 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X3Y39"
    )
    port map (
      ADR0 => screenstate_sig_hill4(3),
      ADR1 => screenstate_sig_hill4(0),
      ADR2 => screenstate_sig_hill4(1),
      ADR3 => screenstate_sig_hill4(2),
      O => screenstate_sig_hill4_mux0001_1_115_22527
    );
  M1a_27_52 : X_LUT4
    generic map(
      INIT => X"7CE0",
      LOC => "SLICE_X53Y57"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => M1_21_bdd5_0,
      ADR2 => rom1_addr(2),
      ADR3 => M1_22_bdd9,
      O => M1a_27_52_22558
    );
  U3_tank1Angle_1_Q : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X53Y57"
    )
    port map (
      ADR0 => U3_tank1_angle_calc(7),
      ADR1 => U3_tank1_angle_calc(5),
      ADR2 => U3_tank1_angle_calc(6),
      ADR3 => N128_0,
      O => M1_22_bdd9_pack_1
    );
  M1a_27_52_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_27_52_22558,
      O => M1a_27_52_0
    );
  M1a_27_52_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_22_bdd9_pack_1,
      O => M1_22_bdd9
    );
  M1a_1_20 : X_LUT4
    generic map(
      INIT => X"8077",
      LOC => "SLICE_X32Y28"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(3),
      O => M1a_1_20_22570
    );
  M1a_1_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_1_20_22570,
      O => M1a_1_20_0
    );
  M1a_4_11 : X_LUT4
    generic map(
      INIT => X"DD73",
      LOC => "SLICE_X32Y29"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(2),
      O => M1a_4_bdd0
    );
  M1a_4_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_4_bdd0,
      O => M1a_4_bdd0_0
    );
  bounce_delay1_1_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X52Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1_1_SRINV_22592,
      O => bounce_delay1_1_FFY_RST
    );
  bounce_delay1_0 : X_FF
    generic map(
      LOC => "SLICE_X52Y36",
      INIT => '0'
    )
    port map (
      I => bounce_delay1_1_DYMUX_22594,
      CE => VCC,
      CLK => bounce_delay1_1_CLKINV_22591,
      SET => GND,
      RST => bounce_delay1_1_FFY_RST,
      O => bounce_delay1(0)
    );
  bounce_delay1_1_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X52Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1_1_SRINV_22592,
      O => bounce_delay1_1_FFX_RST
    );
  bounce_delay1_1 : X_FF
    generic map(
      LOC => "SLICE_X52Y36",
      INIT => '0'
    )
    port map (
      I => bounce_delay1_1_DXMUX_22602,
      CE => VCC,
      CLK => bounce_delay1_1_CLKINV_22591,
      SET => GND,
      RST => bounce_delay1_1_FFX_RST,
      O => bounce_delay1(1)
    );
  bounce_delay1_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_b_reg_7054,
      O => bounce_delay1_1_DXMUX_22602
    );
  bounce_delay1_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_a_reg_7053,
      O => bounce_delay1_1_DYMUX_22594
    );
  bounce_delay1_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => bounce_delay1_1_SRINV_22592
    );
  bounce_delay1_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay1_1_CLKINV_22591
    );
  M1a_5_22 : X_LUT4
    generic map(
      INIT => X"9555",
      LOC => "SLICE_X27Y59"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(2),
      O => M1_31_65
    );
  M1_31_65_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_31_65,
      O => M1_31_65_0
    );
  bounce_delay1_3_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X52Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1_3_SRINV_22628,
      O => bounce_delay1_3_FFY_RST
    );
  bounce_delay1_2 : X_FF
    generic map(
      LOC => "SLICE_X52Y35",
      INIT => '0'
    )
    port map (
      I => bounce_delay1_3_DYMUX_22630,
      CE => VCC,
      CLK => bounce_delay1_3_CLKINV_22627,
      SET => GND,
      RST => bounce_delay1_3_FFY_RST,
      O => bounce_delay1(2)
    );
  bounce_delay1_3_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X52Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1_3_SRINV_22628,
      O => bounce_delay1_3_FFX_RST
    );
  bounce_delay1_3 : X_FF
    generic map(
      LOC => "SLICE_X52Y35",
      INIT => '0'
    )
    port map (
      I => bounce_delay1_3_DXMUX_22638,
      CE => VCC,
      CLK => bounce_delay1_3_CLKINV_22627,
      SET => GND,
      RST => bounce_delay1_3_FFX_RST,
      O => bounce_delay1(3)
    );
  bounce_delay1_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_sel_reg_7057,
      O => bounce_delay1_3_DXMUX_22638
    );
  bounce_delay1_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_start_reg_7076,
      O => bounce_delay1_3_DYMUX_22630
    );
  bounce_delay1_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => bounce_delay1_3_SRINV_22628
    );
  bounce_delay1_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay1_3_CLKINV_22627
    );
  bounce_delay1_5_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X54Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1_5_SRINV_22652,
      O => bounce_delay1_5_FFY_RST
    );
  bounce_delay1_4 : X_FF
    generic map(
      LOC => "SLICE_X54Y51",
      INIT => '0'
    )
    port map (
      I => bounce_delay1_5_DYMUX_22654,
      CE => VCC,
      CLK => bounce_delay1_5_CLKINV_22651,
      SET => GND,
      RST => bounce_delay1_5_FFY_RST,
      O => bounce_delay1(4)
    );
  bounce_delay1_5_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X54Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1_5_SRINV_22652,
      O => bounce_delay1_5_FFX_RST
    );
  bounce_delay1_5 : X_FF
    generic map(
      LOC => "SLICE_X54Y51",
      INIT => '0'
    )
    port map (
      I => bounce_delay1_5_DXMUX_22662,
      CE => VCC,
      CLK => bounce_delay1_5_CLKINV_22651,
      SET => GND,
      RST => bounce_delay1_5_FFX_RST,
      O => bounce_delay1(5)
    );
  bounce_delay1_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_up_reg_7106,
      O => bounce_delay1_5_DXMUX_22662
    );
  bounce_delay1_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_right_reg_7062,
      O => bounce_delay1_5_DYMUX_22654
    );
  bounce_delay1_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => bounce_delay1_5_SRINV_22652
    );
  bounce_delay1_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay1_5_CLKINV_22651
    );
  bounce_delay2_1_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X44Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2_1_SRINV_22676,
      O => bounce_delay2_1_FFY_RST
    );
  bounce_delay2_0 : X_FF
    generic map(
      LOC => "SLICE_X44Y39",
      INIT => '0'
    )
    port map (
      I => bounce_delay2_1_DYMUX_22678,
      CE => VCC,
      CLK => bounce_delay2_1_CLKINV_22675,
      SET => GND,
      RST => bounce_delay2_1_FFY_RST,
      O => bounce_delay2(0)
    );
  bounce_delay2_1_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X44Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2_1_SRINV_22676,
      O => bounce_delay2_1_FFX_RST
    );
  bounce_delay2_1 : X_FF
    generic map(
      LOC => "SLICE_X44Y39",
      INIT => '0'
    )
    port map (
      I => bounce_delay2_1_DXMUX_22686,
      CE => VCC,
      CLK => bounce_delay2_1_CLKINV_22675,
      SET => GND,
      RST => bounce_delay2_1_FFX_RST,
      O => bounce_delay2(1)
    );
  bounce_delay2_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1(1),
      O => bounce_delay2_1_DXMUX_22686
    );
  bounce_delay2_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1(0),
      O => bounce_delay2_1_DYMUX_22678
    );
  bounce_delay2_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => bounce_delay2_1_SRINV_22676
    );
  bounce_delay2_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay2_1_CLKINV_22675
    );
  bounce_delay1_7_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1_7_SRINV_22700,
      O => bounce_delay1_7_FFY_RST
    );
  bounce_delay1_6 : X_FF
    generic map(
      LOC => "SLICE_X45Y48",
      INIT => '0'
    )
    port map (
      I => bounce_delay1_7_DYMUX_22702,
      CE => VCC,
      CLK => bounce_delay1_7_CLKINV_22699,
      SET => GND,
      RST => bounce_delay1_7_FFY_RST,
      O => bounce_delay1(6)
    );
  bounce_delay1_7_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1_7_SRINV_22700,
      O => bounce_delay1_7_FFX_RST
    );
  bounce_delay1_7 : X_FF
    generic map(
      LOC => "SLICE_X45Y48",
      INIT => '0'
    )
    port map (
      I => bounce_delay1_7_DXMUX_22710,
      CE => VCC,
      CLK => bounce_delay1_7_CLKINV_22699,
      SET => GND,
      RST => bounce_delay1_7_FFX_RST,
      O => bounce_delay1(7)
    );
  bounce_delay1_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_left_reg_7079,
      O => bounce_delay1_7_DXMUX_22710
    );
  bounce_delay1_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_down_reg_7080,
      O => bounce_delay1_7_DYMUX_22702
    );
  bounce_delay1_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => bounce_delay1_7_SRINV_22700
    );
  bounce_delay1_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay1_7_CLKINV_22699
    );
  bounce_delay2_3_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X53Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2_3_SRINV_22724,
      O => bounce_delay2_3_FFY_RST
    );
  bounce_delay2_2 : X_FF
    generic map(
      LOC => "SLICE_X53Y34",
      INIT => '0'
    )
    port map (
      I => bounce_delay2_3_DYMUX_22726,
      CE => VCC,
      CLK => bounce_delay2_3_CLKINV_22723,
      SET => GND,
      RST => bounce_delay2_3_FFY_RST,
      O => bounce_delay2(2)
    );
  bounce_delay2_3_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X53Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2_3_SRINV_22724,
      O => bounce_delay2_3_FFX_RST
    );
  bounce_delay2_3 : X_FF
    generic map(
      LOC => "SLICE_X53Y34",
      INIT => '0'
    )
    port map (
      I => bounce_delay2_3_DXMUX_22734,
      CE => VCC,
      CLK => bounce_delay2_3_CLKINV_22723,
      SET => GND,
      RST => bounce_delay2_3_FFX_RST,
      O => bounce_delay2(3)
    );
  bounce_delay2_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1(3),
      O => bounce_delay2_3_DXMUX_22734
    );
  bounce_delay2_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1(2),
      O => bounce_delay2_3_DYMUX_22726
    );
  bounce_delay2_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => bounce_delay2_3_SRINV_22724
    );
  bounce_delay2_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay2_3_CLKINV_22723
    );
  bounce_delay2_5_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X51Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2_5_SRINV_22748,
      O => bounce_delay2_5_FFY_RST
    );
  bounce_delay2_4 : X_FF
    generic map(
      LOC => "SLICE_X51Y51",
      INIT => '0'
    )
    port map (
      I => bounce_delay2_5_DYMUX_22750,
      CE => VCC,
      CLK => bounce_delay2_5_CLKINV_22747,
      SET => GND,
      RST => bounce_delay2_5_FFY_RST,
      O => bounce_delay2(4)
    );
  bounce_delay2_5_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X51Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2_5_SRINV_22748,
      O => bounce_delay2_5_FFX_RST
    );
  bounce_delay2_5 : X_FF
    generic map(
      LOC => "SLICE_X51Y51",
      INIT => '0'
    )
    port map (
      I => bounce_delay2_5_DXMUX_22758,
      CE => VCC,
      CLK => bounce_delay2_5_CLKINV_22747,
      SET => GND,
      RST => bounce_delay2_5_FFX_RST,
      O => bounce_delay2(5)
    );
  bounce_delay2_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1(5),
      O => bounce_delay2_5_DXMUX_22758
    );
  bounce_delay2_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1(4),
      O => bounce_delay2_5_DYMUX_22750
    );
  bounce_delay2_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => bounce_delay2_5_SRINV_22748
    );
  bounce_delay2_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay2_5_CLKINV_22747
    );
  bounce_delay3_1_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X45Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay3_1_SRINV_22772,
      O => bounce_delay3_1_FFY_RST
    );
  bounce_delay3_0 : X_FF
    generic map(
      LOC => "SLICE_X45Y39",
      INIT => '0'
    )
    port map (
      I => bounce_delay3_1_DYMUX_22774,
      CE => VCC,
      CLK => bounce_delay3_1_CLKINV_22771,
      SET => GND,
      RST => bounce_delay3_1_FFY_RST,
      O => bounce_delay3(0)
    );
  bounce_delay3_1_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X45Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay3_1_SRINV_22772,
      O => bounce_delay3_1_FFX_RST
    );
  bounce_delay3_1 : X_FF
    generic map(
      LOC => "SLICE_X45Y39",
      INIT => '0'
    )
    port map (
      I => bounce_delay3_1_DXMUX_22782,
      CE => VCC,
      CLK => bounce_delay3_1_CLKINV_22771,
      SET => GND,
      RST => bounce_delay3_1_FFX_RST,
      O => bounce_delay3(1)
    );
  bounce_delay3_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2(1),
      O => bounce_delay3_1_DXMUX_22782
    );
  bounce_delay3_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2(0),
      O => bounce_delay3_1_DYMUX_22774
    );
  bounce_delay3_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => bounce_delay3_1_SRINV_22772
    );
  bounce_delay3_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay3_1_CLKINV_22771
    );
  U3_spriteonB2_and000040 : X_LUT4
    generic map(
      INIT => X"0040",
      LOC => "SLICE_X17Y26"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => U2_hcs(8),
      ADR2 => U2_hcs(7),
      ADR3 => U2_hcs(6),
      O => U3_spriteonB2_and000040_22803
    );
  U3_spriteonB3_and000020 : X_LUT4
    generic map(
      INIT => X"1000",
      LOC => "SLICE_X17Y26"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => N301,
      ADR2 => U2_hcs(7),
      ADR3 => U2_hcs(8),
      O => U3_spriteonB3_and000020_22810
    );
  U3_spriteonB3_and000020_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB3_and000020_22810,
      O => U3_spriteonB3_and000020_0
    );
  U3_spriteonB3_and000020_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB2_and000040_22803,
      O => U3_spriteonB2_and000040_0
    );
  bounce_delay2_7_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X42Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2_7_SRINV_22820,
      O => bounce_delay2_7_FFY_RST
    );
  bounce_delay2_6 : X_FF
    generic map(
      LOC => "SLICE_X42Y48",
      INIT => '0'
    )
    port map (
      I => bounce_delay2_7_DYMUX_22822,
      CE => VCC,
      CLK => bounce_delay2_7_CLKINV_22819,
      SET => GND,
      RST => bounce_delay2_7_FFY_RST,
      O => bounce_delay2(6)
    );
  bounce_delay2_7_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X42Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2_7_SRINV_22820,
      O => bounce_delay2_7_FFX_RST
    );
  bounce_delay2_7 : X_FF
    generic map(
      LOC => "SLICE_X42Y48",
      INIT => '0'
    )
    port map (
      I => bounce_delay2_7_DXMUX_22830,
      CE => VCC,
      CLK => bounce_delay2_7_CLKINV_22819,
      SET => GND,
      RST => bounce_delay2_7_FFX_RST,
      O => bounce_delay2(7)
    );
  bounce_delay2_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1(7),
      O => bounce_delay2_7_DXMUX_22830
    );
  bounce_delay2_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1(6),
      O => bounce_delay2_7_DYMUX_22822
    );
  bounce_delay2_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => bounce_delay2_7_SRINV_22820
    );
  bounce_delay2_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay2_7_CLKINV_22819
    );
  bounce_delay3_3_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X52Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay3_3_SRINV_22844,
      O => bounce_delay3_3_FFY_RST
    );
  bounce_delay3_2 : X_FF
    generic map(
      LOC => "SLICE_X52Y34",
      INIT => '0'
    )
    port map (
      I => bounce_delay3_3_DYMUX_22846,
      CE => VCC,
      CLK => bounce_delay3_3_CLKINV_22843,
      SET => GND,
      RST => bounce_delay3_3_FFY_RST,
      O => bounce_delay3(2)
    );
  bounce_delay3_3_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X52Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay3_3_SRINV_22844,
      O => bounce_delay3_3_FFX_RST
    );
  bounce_delay3_3 : X_FF
    generic map(
      LOC => "SLICE_X52Y34",
      INIT => '0'
    )
    port map (
      I => bounce_delay3_3_DXMUX_22854,
      CE => VCC,
      CLK => bounce_delay3_3_CLKINV_22843,
      SET => GND,
      RST => bounce_delay3_3_FFX_RST,
      O => bounce_delay3(3)
    );
  bounce_delay3_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2(3),
      O => bounce_delay3_3_DXMUX_22854
    );
  bounce_delay3_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2(2),
      O => bounce_delay3_3_DYMUX_22846
    );
  bounce_delay3_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => bounce_delay3_3_SRINV_22844
    );
  bounce_delay3_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay3_3_CLKINV_22843
    );
  bounce_delay3_5_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X50Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay3_5_SRINV_22868,
      O => bounce_delay3_5_FFY_RST
    );
  bounce_delay3_4 : X_FF
    generic map(
      LOC => "SLICE_X50Y55",
      INIT => '0'
    )
    port map (
      I => bounce_delay3_5_DYMUX_22870,
      CE => VCC,
      CLK => bounce_delay3_5_CLKINV_22867,
      SET => GND,
      RST => bounce_delay3_5_FFY_RST,
      O => bounce_delay3(4)
    );
  bounce_delay3_5_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X50Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay3_5_SRINV_22868,
      O => bounce_delay3_5_FFX_RST
    );
  bounce_delay3_5 : X_FF
    generic map(
      LOC => "SLICE_X50Y55",
      INIT => '0'
    )
    port map (
      I => bounce_delay3_5_DXMUX_22878,
      CE => VCC,
      CLK => bounce_delay3_5_CLKINV_22867,
      SET => GND,
      RST => bounce_delay3_5_FFX_RST,
      O => bounce_delay3(5)
    );
  bounce_delay3_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2(5),
      O => bounce_delay3_5_DXMUX_22878
    );
  bounce_delay3_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2(4),
      O => bounce_delay3_5_DYMUX_22870
    );
  bounce_delay3_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => bounce_delay3_5_SRINV_22868
    );
  bounce_delay3_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay3_5_CLKINV_22867
    );
  bounce_delay3_7_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay3_7_SRINV_22892,
      O => bounce_delay3_7_FFY_RST
    );
  bounce_delay3_6 : X_FF
    generic map(
      LOC => "SLICE_X43Y48",
      INIT => '0'
    )
    port map (
      I => bounce_delay3_7_DYMUX_22894,
      CE => VCC,
      CLK => bounce_delay3_7_CLKINV_22891,
      SET => GND,
      RST => bounce_delay3_7_FFY_RST,
      O => bounce_delay3(6)
    );
  bounce_delay3_7_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay3_7_SRINV_22892,
      O => bounce_delay3_7_FFX_RST
    );
  bounce_delay3_7 : X_FF
    generic map(
      LOC => "SLICE_X43Y48",
      INIT => '0'
    )
    port map (
      I => bounce_delay3_7_DXMUX_22902,
      CE => VCC,
      CLK => bounce_delay3_7_CLKINV_22891,
      SET => GND,
      RST => bounce_delay3_7_FFX_RST,
      O => bounce_delay3(7)
    );
  bounce_delay3_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2(7),
      O => bounce_delay3_7_DXMUX_22902
    );
  bounce_delay3_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2(6),
      O => bounce_delay3_7_DYMUX_22894
    );
  bounce_delay3_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => bounce_delay3_7_SRINV_22892
    );
  bounce_delay3_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay3_7_CLKINV_22891
    );
  U3_spriteonB2_and000059 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X16Y29"
    )
    port map (
      ADR0 => U3_spriteonB2_and000040_0,
      ADR1 => U3_spriteonB1_cmp_lt0000,
      ADR2 => U3_spriteonB2_and000028,
      ADR3 => U3_spriteonB2_cmp_ge0000,
      O => U3_spriteonB2
    );
  U3_spriteonB2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB2,
      O => U3_spriteonB2_0
    );
  M2a_1_11 : X_LUT4
    generic map(
      INIT => X"FFDF",
      LOC => "SLICE_X34Y71"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => rom1_addr(4),
      ADR2 => U2_vcs(1),
      ADR3 => M2_0_bdd7_0,
      O => M2a_1_bdd0
    );
  M2_5_29 : X_LUT4
    generic map(
      INIT => X"FF42",
      LOC => "SLICE_X34Y71"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => M2_0_bdd7_0,
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(1),
      O => M2_5_29_22942
    );
  M2_5_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_5_29_22942,
      O => M2_5_29_0
    );
  M2_5_29_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_1_bdd0,
      O => M2a_1_bdd0_0
    );
  selector_blue_1_SW1 : X_LUT4
    generic map(
      INIT => X"FEFC",
      LOC => "SLICE_X18Y18"
    )
    port map (
      ADR0 => U3_spriteon1_0,
      ADR1 => U3_blue_and0003_0,
      ADR2 => U3_spriteonGrnd,
      ADR3 => U3_M1a_mux0000,
      O => N303_pack_1
    );
  selector_blue_1_Q : X_LUT4
    generic map(
      INIT => X"44E4",
      LOC => "SLICE_X18Y18"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_6150,
      ADR1 => sig_titleBlue_0_0,
      ADR2 => U3_N7_0,
      ADR3 => N303,
      O => blue_1_OBUF_22966
    );
  blue_1_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => N303_pack_1,
      O => N303
    );
  M2a_2_32 : X_LUT4
    generic map(
      INIT => X"0155",
      LOC => "SLICE_X30Y71"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => M2_0_bdd18,
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(1),
      O => M2a_2_32_22983
    );
  M2_8_11 : X_LUT4
    generic map(
      INIT => X"A0A4",
      LOC => "SLICE_X30Y71"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => M2_0_bdd18,
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(0),
      O => M2_8_bdd0
    );
  M2_8_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_8_bdd0,
      O => M2_8_bdd0_0
    );
  M2_8_bdd0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_2_32_22983,
      O => M2a_2_32_0
    );
  M2a_3_19 : X_LUT4
    generic map(
      INIT => X"002E",
      LOC => "SLICE_X33Y70"
    )
    port map (
      ADR0 => M2_0_bdd11,
      ADR1 => U2_vcs(1),
      ADR2 => M2_2_bdd5_0,
      ADR3 => U2_vcs(2),
      O => M2a_3_19_pack_1
    );
  M2a_3_41 : X_LUT4
    generic map(
      INIT => X"0074",
      LOC => "SLICE_X33Y70"
    )
    port map (
      ADR0 => M2_3_bdd1_0,
      ADR1 => rom1_addr(4),
      ADR2 => M2a_3_19_7112,
      ADR3 => rom1_addr(3),
      O => M2a_3_Q
    );
  M2a_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_3_Q,
      O => M2a_3_0
    );
  M2a_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_3_19_pack_1,
      O => M2a_3_19_7112
    );
  M2a_7_17 : X_LUT4
    generic map(
      INIT => X"2230",
      LOC => "SLICE_X33Y69"
    )
    port map (
      ADR0 => M2_0_bdd5,
      ADR1 => U2_vcs(1),
      ADR2 => M2_10_bdd14,
      ADR3 => U2_vcs(2),
      O => M2a_7_17_23038
    );
  M2a_7_17_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_7_17_23038,
      O => M2a_7_17_0
    );
  M2a_7_17_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_5_54_23031,
      O => M2a_5_54_0
    );
  M2a_5_54 : X_LUT4
    generic map(
      INIT => X"2203",
      LOC => "SLICE_X33Y69"
    )
    port map (
      ADR0 => M2_0_bdd5,
      ADR1 => U2_vcs(1),
      ADR2 => M2_2_bdd8_0,
      ADR3 => U2_vcs(2),
      O => M2a_5_54_23031
    );
  M2a_2_66 : X_LUT4
    generic map(
      INIT => X"5C50",
      LOC => "SLICE_X31Y71"
    )
    port map (
      ADR0 => M2a_1_bdd0_0,
      ADR1 => M2a_2_32_0,
      ADR2 => rom1_addr(3),
      ADR3 => N223,
      O => M2a_2_Q
    );
  M2a_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_2_Q,
      O => M2a_2_0
    );
  M2a_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => N223_pack_1,
      O => N223
    );
  M2a_2_66_SW0 : X_LUT4
    generic map(
      INIT => X"F1FB",
      LOC => "SLICE_X31Y71"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => M2_1_bdd4_0,
      ADR2 => U2_vcs(1),
      ADR3 => M2a_1_bdd4_0,
      O => N223_pack_1
    );
  U3_Madd_spriteonB5_add0000_cy_5_11 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X2Y32"
    )
    port map (
      ADR0 => screenstate_sig_hill5(4),
      ADR1 => screenstate_sig_hill5(5),
      ADR2 => VCC,
      ADR3 => U3_Madd_spriteonB5_add0000_cy_3_Q,
      O => U3_Madd_spriteonB5_add0000_cy_5_Q
    );
  U3_Madd_spriteonB5_add0000_cy_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonB5_add0000_cy_5_Q,
      O => U3_Madd_spriteonB5_add0000_cy_5_0
    );
  U3_Madd_spriteonB5_add0000_cy_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonB5_add0000_cy_3_pack_1,
      O => U3_Madd_spriteonB5_add0000_cy_3_Q
    );
  U3_Madd_spriteonB5_add0000_cy_3_11 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X2Y32"
    )
    port map (
      ADR0 => screenstate_sig_hill5(1),
      ADR1 => VCC,
      ADR2 => screenstate_sig_hill5(2),
      ADR3 => screenstate_sig_hill5(3),
      O => U3_Madd_spriteonB5_add0000_cy_3_pack_1
    );
  U2_vsync : X_LUT4
    generic map(
      INIT => X"FFFB",
      LOC => "SLICE_X3Y23"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_N2_0,
      ADR2 => U2_vcs(1),
      ADR3 => N2,
      O => vsync_OBUF_23110
    );
  vsync_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => N2_pack_1,
      O => N2
    );
  U2_vsync_SW0 : X_LUT4
    generic map(
      INIT => X"FFEE",
      LOC => "SLICE_X3Y23"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => U2_vcs(9),
      ADR2 => VCC,
      ADR3 => U2_vcs(3),
      O => N2_pack_1
    );
  M1_22_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_22_0_23122,
      O => M1_22_0_0
    );
  M1_22_0 : X_LUT4
    generic map(
      INIT => X"48C0",
      LOC => "SLICE_X38Y28"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => M1_22_bdd0,
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(1),
      O => M1_22_0_23122
    );
  M1_0_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_0_bdd0,
      O => M1_0_bdd0_0
    );
  M1_0_11 : X_LUT4
    generic map(
      INIT => X"FF77",
      LOC => "SLICE_X34Y63"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(2),
      ADR2 => VCC,
      ADR3 => U2_vcs(0),
      O => M1_0_bdd0
    );
  M1_0_3 : X_LUT4
    generic map(
      INIT => X"5DAA",
      LOC => "SLICE_X40Y61"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => U2_vcs(1),
      ADR2 => M1_0_bdd2,
      ADR3 => rom1_addr(4),
      O => M1_0_Q
    );
  M1_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_0_Q,
      O => M1_0_0
    );
  M1_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_0_bdd2_pack_2,
      O => M1_0_bdd2
    );
  M1_0_21 : X_LUT4
    generic map(
      INIT => X"BBEE",
      LOC => "SLICE_X40Y61"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(2),
      ADR2 => VCC,
      ADR3 => U2_vcs(1),
      O => M1_0_bdd2_pack_2
    );
  M1_29_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_29_0_23170,
      O => M1_29_0_0
    );
  M1_29_0 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X37Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(1),
      ADR2 => VCC,
      ADR3 => U2_vcs(2),
      O => M1_29_0_23170
    );
  M1_4_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_4_bdd0,
      O => M1_4_bdd0_0
    );
  M1_4_11 : X_LUT4
    generic map(
      INIT => X"EB3B",
      LOC => "SLICE_X42Y28"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(1),
      O => M1_4_bdd0
    );
  N113_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => N113,
      O => N113_0
    );
  N113_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_0_bdd5_pack_1,
      O => M2_0_bdd5
    );
  M2_5_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_5_bdd0,
      O => M2_5_bdd0_0
    );
  M2_5_bdd0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_0_bdd11_pack_2,
      O => M2_0_bdd11
    );
  M2_1_bdd1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_1_bdd1,
      O => M2_1_bdd1_0
    );
  M2_1_bdd1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_1_bdd8_pack_1,
      O => M2_1_bdd8
    );
  M2_4_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_4_bdd0,
      O => M2_4_bdd0_0
    );
  M2_4_bdd0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_2_bdd5,
      O => M2_2_bdd5_0
    );
  N142_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => N142,
      O => N142_0
    );
  M2_3_38_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_3_38_23314,
      O => M2_3_38_0
    );
  M2_3_38_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_3_20_23307,
      O => M2_3_20_0
    );
  M2_3_bdd1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_3_bdd1,
      O => M2_3_bdd1_0
    );
  M2a_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_6_Q,
      O => M2a_6_0
    );
  M2a_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_6_bdd0_pack_1,
      O => M2_6_bdd0
    );
  M2_9_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_9_bdd0,
      O => M2_9_bdd0_0
    );
  M2_9_bdd0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_5_62_23367,
      O => M2_5_62_0
    );
  M2_7_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_7_bdd0,
      O => M2_7_bdd0_0
    );
  M2_7_35_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_7_35_23410,
      O => M2_7_35_0
    );
  M2_7_35_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_7_14_pack_1,
      O => M2_7_14_7116
    );
  M2_8_bdd1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_8_bdd1,
      O => M2_8_bdd1_0
    );
  N285_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => N285,
      O => N285_0
    );
  U3_spriteonB4_and000028_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB4_and000028_23458,
      O => U3_spriteonB4_and000028_0
    );
  U3_spriteonB4_and000028_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and0000105_23451,
      O => U2_vidon_and0000105_0
    );
  vidon_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => vidon,
      O => vidon_0
    );
  vidon_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and0000117_pack_1,
      O => U2_vidon_and0000117_6820
    );
  screenstate_sig_hill4_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill4_mux0001_0_Q,
      O => screenstate_sig_hill4_7_DXMUX_23513
    );
  screenstate_sig_hill4_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => N11_pack_2,
      O => N11
    );
  screenstate_sig_hill4_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => screenstate_sig_hill4_7_CLKINV_23496
    );
  screenstate_sig_hill4_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_sig_hill1_and0001_0,
      O => screenstate_sig_hill4_7_CEINV_23495
    );
  M1a_1_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_1_8_23527,
      O => M1a_1_8_0
    );
  selector_red_0_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_red_0_18_23551,
      O => selector_red_0_18_0
    );
  selector_red_0_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB3_pack_1,
      O => U3_spriteonB3
    );
  selector_red_0_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_red_0_14_23575,
      O => selector_red_0_14_0
    );
  selector_red_0_14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonGrnd_pack_1,
      O => U3_spriteonGrnd
    );
  U3_N7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N7,
      O => U3_N7_0
    );
  U3_N7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => N130_pack_1,
      O => N130
    );
  green_0_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => N277_pack_1,
      O => N277
    );
  M1_30_111_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_30_111_23671,
      O => M1_30_111_0
    );
  M1_30_111_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => N345_pack_1,
      O => N345
    );
  U3_tank1_angle_calc_1 : X_SFF
    generic map(
      LOC => "SLICE_X53Y60",
      INIT => '0'
    )
    port map (
      I => U3_tank1_angle_calc_0_DYMUX_7153,
      CE => U3_tank1_angle_calc_0_CEINV_7138,
      CLK => U3_tank1_angle_calc_0_CLKINV_7139,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => U3_tank1_angle_calc_0_SRINV_7140,
      O => U3_tank1_angle_calc(1)
    );
  U3_Mcount_tank1_angle_calc_lut_1_Q : X_LUT4
    generic map(
      INIT => X"807F",
      LOC => "SLICE_X53Y60"
    )
    port map (
      ADR0 => U3_tank1_angle_calc(0),
      ADR1 => screenstate_present_state_FSM_FFd1_6150,
      ADR2 => ld_5_OBUF_0,
      ADR3 => U3_tank1_angle_calc(1),
      O => U3_Mcount_tank1_angle_calc_lut(1)
    );
  U3_tank1_angle_calc_0 : X_SFF
    generic map(
      LOC => "SLICE_X53Y60",
      INIT => '0'
    )
    port map (
      I => U3_tank1_angle_calc_0_DXMUX_7170,
      CE => U3_tank1_angle_calc_0_CEINV_7138,
      CLK => U3_tank1_angle_calc_0_CLKINV_7139,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => U3_tank1_angle_calc_0_SRINV_7140,
      O => U3_tank1_angle_calc(0)
    );
  U3_Mcount_tank1_angle_calc_lut_3_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X53Y61"
    )
    port map (
      ADR0 => U3_tank1_angle_calc(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => N169_0,
      O => U3_Mcount_tank1_angle_calc_lut(3)
    );
  U3_Mcount_tank1_angle_calc_lut_0_Q : X_LUT4
    generic map(
      INIT => X"ADA5",
      LOC => "SLICE_X53Y60"
    )
    port map (
      ADR0 => sig_gameUp,
      ADR1 => U3_N36_0,
      ADR2 => U3_tank1_angle_calc(0),
      ADR3 => N159_0,
      O => U3_Mcount_tank1_angle_calc_lut(0)
    );
  U3_tank1_angle_calc_3 : X_SFF
    generic map(
      LOC => "SLICE_X53Y61",
      INIT => '0'
    )
    port map (
      I => U3_tank1_angle_calc_2_DYMUX_7211,
      CE => U3_tank1_angle_calc_2_CEINV_7189,
      CLK => U3_tank1_angle_calc_2_CLKINV_7190,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => U3_tank1_angle_calc_2_SRINV_7191,
      O => U3_tank1_angle_calc(3)
    );
  U3_Mcount_tank1_angle_calc_lut_2_Q : X_LUT4
    generic map(
      INIT => X"E0BF",
      LOC => "SLICE_X53Y61"
    )
    port map (
      ADR0 => U3_tank1_angle_calc_cmp_eq0001_6154,
      ADR1 => N134_0,
      ADR2 => sig_gameUp,
      ADR3 => U3_tank1_angle_calc(2),
      O => U3_Mcount_tank1_angle_calc_lut(2)
    );
  U3_tank1_angle_calc_2 : X_SFF
    generic map(
      LOC => "SLICE_X53Y61",
      INIT => '0'
    )
    port map (
      I => U3_tank1_angle_calc_2_DXMUX_7226,
      CE => U3_tank1_angle_calc_2_CEINV_7189,
      CLK => U3_tank1_angle_calc_2_CLKINV_7190,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => U3_tank1_angle_calc_2_SRINV_7191,
      O => U3_tank1_angle_calc(2)
    );
  U3_Mcompar_spriteon1_cmp_ge0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X21Y45"
    )
    port map (
      ADR0 => U2_hcs(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C1(1),
      O => U3_Mcompar_spriteon1_cmp_ge0000_lut(1)
    );
  U3_Mcompar_spriteon1_cmp_ge0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X21Y45"
    )
    port map (
      ADR0 => U3_C1(0),
      ADR1 => U2_hcs(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon1_cmp_ge0000_lut(0)
    );
  U3_Mcompar_spriteon1_cmp_ge0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X21Y46"
    )
    port map (
      ADR0 => U2_hcs(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C1(3),
      O => U3_Mcompar_spriteon1_cmp_ge0000_lut(3)
    );
  U3_Mcompar_spriteon1_cmp_ge0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X21Y46"
    )
    port map (
      ADR0 => U3_C1(2),
      ADR1 => U2_hcs(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon1_cmp_ge0000_lut(2)
    );
  U3_Mcompar_spriteon1_cmp_ge0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6699",
      LOC => "SLICE_X21Y47"
    )
    port map (
      ADR0 => U2_hcs(5),
      ADR1 => U3_C1(5),
      ADR2 => VCC,
      ADR3 => U3_C1(4),
      O => U3_Mcompar_spriteon1_cmp_ge0000_lut(5)
    );
  U3_Mcompar_spriteon1_cmp_ge0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X21Y47"
    )
    port map (
      ADR0 => U2_hcs(4),
      ADR1 => U3_C1(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon1_cmp_ge0000_lut(4)
    );
  U3_Mcompar_spriteon1_cmp_ge0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X21Y48"
    )
    port map (
      ADR0 => U2_hcs(7),
      ADR1 => U3_Madd_spriteon1_addsub0001_lut_7_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon1_cmp_ge0000_lut(7)
    );
  U3_Mcompar_spriteon1_cmp_ge0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6A95",
      LOC => "SLICE_X21Y48"
    )
    port map (
      ADR0 => U2_hcs(6),
      ADR1 => U3_C1(4),
      ADR2 => U3_C1(5),
      ADR3 => U3_C1(6),
      O => U3_Mcompar_spriteon1_cmp_ge0000_lut(6)
    );
  U3_Mcompar_spriteon1_cmp_ge0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6C93",
      LOC => "SLICE_X21Y49"
    )
    port map (
      ADR0 => U3_C1(8),
      ADR1 => U2_hcs(9),
      ADR2 => U3_Madd_spriteon1_addsub0000_cy_7_0,
      ADR3 => U3_C1(9),
      O => U3_Mcompar_spriteon1_cmp_ge0000_lut(9)
    );
  U3_Mcompar_spriteon1_cmp_ge0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6969",
      LOC => "SLICE_X21Y49"
    )
    port map (
      ADR0 => U3_C1(8),
      ADR1 => U2_hcs(8),
      ADR2 => U3_Madd_spriteon1_addsub0000_cy_7_0,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon1_cmp_ge0000_lut(8)
    );
  U3_Mcompar_spriteon2f_cmp_le0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X17Y41"
    )
    port map (
      ADR0 => U2_hcs(1),
      ADR1 => U3_C2(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2f_cmp_le0000_lut(1)
    );
  U3_Mcompar_spriteon2f_cmp_le0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X17Y41"
    )
    port map (
      ADR0 => U2_hcs(0),
      ADR1 => U3_C2(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2f_cmp_le0000_lut(0)
    );
  U3_Mcompar_spriteon2f_cmp_le0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X17Y44"
    )
    port map (
      ADR0 => U2_hcs(7),
      ADR1 => U3_spriteon2_addsub0000_7_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2f_cmp_le0000_lut(7)
    );
  U3_Mcompar_spriteon2f_cmp_le0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"1EE1",
      LOC => "SLICE_X17Y44"
    )
    port map (
      ADR0 => U3_C2(4),
      ADR1 => U3_C2(5),
      ADR2 => U3_C2(6),
      ADR3 => U2_hcs(6),
      O => U3_Mcompar_spriteon2f_cmp_le0000_lut(6)
    );
  U3_Mcompar_spriteon2f_cmp_le0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X17Y45"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => U3_spriteon2_addsub0000_9_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2f_cmp_le0000_lut(9)
    );
  U3_Mcompar_spriteon2f_cmp_le0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9669",
      LOC => "SLICE_X17Y45"
    )
    port map (
      ADR0 => U2_hcs(8),
      ADR1 => U3_C2(8),
      ADR2 => U3_Madd_spriteon2f_add0002_cy(7),
      ADR3 => U3_Madd_spriteon2_addsub0000_cy_7_Q,
      O => U3_Mcompar_spriteon2f_cmp_le0000_lut(8)
    );
  U2_vcs_1_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X21Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs(1),
      ADR3 => VCC,
      O => U2_vcs_1_rt_7653
    );
  U2_vcs_0_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X21Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_vcs_0_rt_7667
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X21Y31"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => screenstate_sig_hill2(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonB2_cmp_ge0000_lut(3)
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X21Y31"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => screenstate_sig_hill2(2),
      O => U3_Mcompar_spriteonB2_cmp_ge0000_lut(2)
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X21Y32"
    )
    port map (
      ADR0 => U2_vcs(5),
      ADR1 => screenstate_sig_hill2(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonB2_cmp_ge0000_lut(5)
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X21Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(4),
      ADR2 => screenstate_sig_hill2(4),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonB2_cmp_ge0000_lut(4)
    );
  U3_Mcompar_spriteonB2_cmp_ge0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X21Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(7),
      ADR2 => VCC,
      ADR3 => screenstate_sig_hill2(7),
      O => U3_Mcompar_spriteonB2_cmp_ge0000_lut(7)
    );
  U3_Mcount_C1_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6C6C",
      LOC => "SLICE_X26Y50"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_6150,
      ADR1 => U3_C1(3),
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C1_lut(3)
    );
  U3_C1_3 : X_FF
    generic map(
      LOC => "SLICE_X26Y50",
      INIT => '0'
    )
    port map (
      I => U3_C1_2_DYMUX_7880,
      CE => U3_C1_2_CEINV_7860,
      CLK => U3_C1_2_CLKINV_7861,
      SET => GND,
      RST => GND,
      O => U3_C1(3)
    );
  U3_Mcount_C1_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6C6C",
      LOC => "SLICE_X26Y50"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_6150,
      ADR1 => U3_C1(2),
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C1_lut(2)
    );
  U3_C1_2 : X_FF
    generic map(
      LOC => "SLICE_X26Y50",
      INIT => '1'
    )
    port map (
      I => U3_C1_2_DXMUX_7896,
      CE => U3_C1_2_CEINV_7860,
      CLK => U3_C1_2_CLKINV_7861,
      SET => GND,
      RST => GND,
      O => U3_C1(2)
    );
  U3_Mcount_C1_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X26Y51"
    )
    port map (
      ADR0 => U3_C1(5),
      ADR1 => screenstate_present_state_FSM_FFd1_6150,
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C1_lut(5)
    );
  U3_C1_5 : X_FF
    generic map(
      LOC => "SLICE_X26Y51",
      INIT => '0'
    )
    port map (
      I => U3_C1_4_DYMUX_7933,
      CE => U3_C1_4_CEINV_7913,
      CLK => U3_C1_4_CLKINV_7914,
      SET => GND,
      RST => GND,
      O => U3_C1(5)
    );
  U3_Mcount_C1_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X26Y51"
    )
    port map (
      ADR0 => U3_C1(4),
      ADR1 => screenstate_present_state_FSM_FFd1_6150,
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C1_lut(4)
    );
  U3_C1_4 : X_FF
    generic map(
      LOC => "SLICE_X26Y51",
      INIT => '1'
    )
    port map (
      I => U3_C1_4_DXMUX_7949,
      CE => U3_C1_4_CEINV_7913,
      CLK => U3_C1_4_CLKINV_7914,
      SET => GND,
      RST => GND,
      O => U3_C1(4)
    );
  U3_Mcount_C1_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6C6C",
      LOC => "SLICE_X26Y52"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_6150,
      ADR1 => U3_C1(7),
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C1_lut(7)
    );
  U3_C1_7 : X_FF
    generic map(
      LOC => "SLICE_X26Y52",
      INIT => '0'
    )
    port map (
      I => U3_C1_6_DYMUX_7986,
      CE => U3_C1_6_CEINV_7966,
      CLK => U3_C1_6_CLKINV_7967,
      SET => GND,
      RST => GND,
      O => U3_C1(7)
    );
  U3_Mcount_C1_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X26Y52"
    )
    port map (
      ADR0 => U3_C1(6),
      ADR1 => screenstate_present_state_FSM_FFd1_6150,
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C1_lut(6)
    );
  U3_Mcount_C2_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9595",
      LOC => "SLICE_X20Y49"
    )
    port map (
      ADR0 => U3_C2(0),
      ADR1 => screenstate_present_state_FSM_FFd1_6150,
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C2_lut(0)
    );
  U3_C2_0 : X_FF
    generic map(
      LOC => "SLICE_X20Y49",
      INIT => '0'
    )
    port map (
      I => U3_C2_0_DXMUX_8097,
      CE => U3_C2_0_CEINV_8064,
      CLK => U3_C2_0_CLKINV_8065,
      SET => GND,
      RST => GND,
      O => U3_C2(0)
    );
  U3_Mcount_C2_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6C6C",
      LOC => "SLICE_X20Y50"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_6150,
      ADR1 => U3_C2(3),
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C2_lut(3)
    );
  U3_C2_3 : X_FF
    generic map(
      LOC => "SLICE_X20Y50",
      INIT => '0'
    )
    port map (
      I => U3_C2_2_DYMUX_8134,
      CE => U3_C2_2_CEINV_8114,
      CLK => U3_C2_2_CLKINV_8115,
      SET => GND,
      RST => GND,
      O => U3_C2(3)
    );
  U3_Mcount_C2_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6C6C",
      LOC => "SLICE_X20Y50"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_6150,
      ADR1 => U3_C2(2),
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C2_lut(2)
    );
  U3_C2_2 : X_FF
    generic map(
      LOC => "SLICE_X20Y50",
      INIT => '1'
    )
    port map (
      I => U3_C2_2_DXMUX_8150,
      CE => U3_C2_2_CEINV_8114,
      CLK => U3_C2_2_CLKINV_8115,
      SET => GND,
      RST => GND,
      O => U3_C2(2)
    );
  U3_Mcount_C2_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X20Y51"
    )
    port map (
      ADR0 => U3_C2(5),
      ADR1 => screenstate_present_state_FSM_FFd1_6150,
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C2_lut(5)
    );
  U3_C2_5 : X_FF
    generic map(
      LOC => "SLICE_X20Y51",
      INIT => '1'
    )
    port map (
      I => U3_C2_4_DYMUX_8187,
      CE => U3_C2_4_CEINV_8167,
      CLK => U3_C2_4_CLKINV_8168,
      SET => GND,
      RST => GND,
      O => U3_C2(5)
    );
  U3_Mcount_C2_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X20Y51"
    )
    port map (
      ADR0 => U3_C2(4),
      ADR1 => screenstate_present_state_FSM_FFd1_6150,
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C2_lut(4)
    );
  U3_C2_4 : X_FF
    generic map(
      LOC => "SLICE_X20Y51",
      INIT => '1'
    )
    port map (
      I => U3_C2_4_DXMUX_8203,
      CE => U3_C2_4_CEINV_8167,
      CLK => U3_C2_4_CLKINV_8168,
      SET => GND,
      RST => GND,
      O => U3_C2(4)
    );
  U3_Mcount_C2_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X20Y52"
    )
    port map (
      ADR0 => U3_C2(7),
      ADR1 => screenstate_present_state_FSM_FFd1_6150,
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C2_lut(7)
    );
  U3_C2_8 : X_FF
    generic map(
      LOC => "SLICE_X20Y53",
      INIT => '1'
    )
    port map (
      I => U3_C2_8_DXMUX_8301,
      CE => U3_C2_8_CEINV_8272,
      CLK => U3_C2_8_CLKINV_8273,
      SET => GND,
      RST => GND,
      O => U3_C2(8)
    );
  U3_Mcount_tank2_angle_calc_lut_1_Q : X_LUT4
    generic map(
      INIT => X"807F",
      LOC => "SLICE_X51Y60"
    )
    port map (
      ADR0 => U3_tank2_angle_calc(0),
      ADR1 => screenstate_present_state_FSM_FFd1_6150,
      ADR2 => ld_5_OBUF_0,
      ADR3 => U3_tank2_angle_calc(1),
      O => U3_Mcount_tank2_angle_calc_lut(1)
    );
  U3_tank2_angle_calc_1 : X_SFF
    generic map(
      LOC => "SLICE_X51Y60",
      INIT => '0'
    )
    port map (
      I => U3_tank2_angle_calc_0_DYMUX_8336,
      CE => U3_tank2_angle_calc_0_CEINV_8321,
      CLK => U3_tank2_angle_calc_0_CLKINV_8322,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => U3_tank2_angle_calc_0_SRINV_8323,
      O => U3_tank2_angle_calc(1)
    );
  U3_Mcount_tank2_angle_calc_lut_0_Q : X_LUT4
    generic map(
      INIT => X"D999",
      LOC => "SLICE_X51Y60"
    )
    port map (
      ADR0 => U3_tank2_angle_calc(0),
      ADR1 => sig_gameUp,
      ADR2 => N157_0,
      ADR3 => U3_N37_0,
      O => U3_Mcount_tank2_angle_calc_lut(0)
    );
  U3_tank2_angle_calc_0 : X_SFF
    generic map(
      LOC => "SLICE_X51Y60",
      INIT => '0'
    )
    port map (
      I => U3_tank2_angle_calc_0_DXMUX_8353,
      CE => U3_tank2_angle_calc_0_CEINV_8321,
      CLK => U3_tank2_angle_calc_0_CLKINV_8322,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => U3_tank2_angle_calc_0_SRINV_8323,
      O => U3_tank2_angle_calc(0)
    );
  U3_Mcount_tank2_angle_calc_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X51Y61"
    )
    port map (
      ADR0 => U3_tank2_angle_calc(3),
      ADR1 => N167_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcount_tank2_angle_calc_lut(3)
    );
  U3_tank2_angle_calc_3 : X_SFF
    generic map(
      LOC => "SLICE_X51Y61",
      INIT => '0'
    )
    port map (
      I => U3_tank2_angle_calc_2_DYMUX_8394,
      CE => U3_tank2_angle_calc_2_CEINV_8372,
      CLK => U3_tank2_angle_calc_2_CLKINV_8373,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => U3_tank2_angle_calc_2_SRINV_8374,
      O => U3_tank2_angle_calc(3)
    );
  U3_Mcount_tank2_angle_calc_lut_2_Q : X_LUT4
    generic map(
      INIT => X"E0BF",
      LOC => "SLICE_X51Y61"
    )
    port map (
      ADR0 => U3_tank2_angle_calc_cmp_eq0001_6261,
      ADR1 => N132_0,
      ADR2 => sig_gameUp,
      ADR3 => U3_tank2_angle_calc(2),
      O => U3_Mcount_tank2_angle_calc_lut(2)
    );
  U3_tank2_angle_calc_2 : X_SFF
    generic map(
      LOC => "SLICE_X51Y61",
      INIT => '0'
    )
    port map (
      I => U3_tank2_angle_calc_2_DXMUX_8409,
      CE => U3_tank2_angle_calc_2_CEINV_8372,
      CLK => U3_tank2_angle_calc_2_CLKINV_8373,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => U3_tank2_angle_calc_2_SRINV_8374,
      O => U3_tank2_angle_calc(2)
    );
  U3_Mcount_tank2_angle_calc_lut_5_Q : X_LUT4
    generic map(
      INIT => X"E0BF",
      LOC => "SLICE_X51Y62"
    )
    port map (
      ADR0 => U3_tank2_angle_calc_cmp_eq0001_6261,
      ADR1 => N140_0,
      ADR2 => sig_gameUp,
      ADR3 => U3_tank2_angle_calc(5),
      O => U3_Mcount_tank2_angle_calc_lut(5)
    );
  U3_tank2_angle_calc_5 : X_SFF
    generic map(
      LOC => "SLICE_X51Y62",
      INIT => '0'
    )
    port map (
      I => U3_tank2_angle_calc_4_DYMUX_8450,
      CE => U3_tank2_angle_calc_4_CEINV_8430,
      CLK => U3_tank2_angle_calc_4_CLKINV_8431,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => U3_tank2_angle_calc_4_SRINV_8432,
      O => U3_tank2_angle_calc(5)
    );
  U3_Mcount_tank2_angle_calc_lut_4_Q : X_LUT4
    generic map(
      INIT => X"4313",
      LOC => "SLICE_X51Y62"
    )
    port map (
      ADR0 => U3_tank2_angle_calc_cmp_eq0001_6261,
      ADR1 => U3_tank2_angle_calc(4),
      ADR2 => sig_gameUp,
      ADR3 => U3_Madd_tank2_angle_calc_addsub0000_cy_3_Q,
      O => U3_Mcount_tank2_angle_calc_lut(4)
    );
  U3_Mcompar_spriteon2_cmp_ge0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X23Y47"
    )
    port map (
      ADR0 => U2_hcs(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C2(3),
      O => U3_Mcompar_spriteon2_cmp_ge0000_lut(3)
    );
  U3_Mcompar_spriteon2_cmp_ge0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X23Y47"
    )
    port map (
      ADR0 => U3_C2(2),
      ADR1 => U2_hcs(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2_cmp_ge0000_lut(2)
    );
  U3_Mcompar_spriteon2_cmp_ge0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6699",
      LOC => "SLICE_X23Y48"
    )
    port map (
      ADR0 => U2_hcs(5),
      ADR1 => U3_C2(5),
      ADR2 => VCC,
      ADR3 => U3_C2(4),
      O => U3_Mcompar_spriteon2_cmp_ge0000_lut(5)
    );
  U3_Mcompar_spriteon2_cmp_ge0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X23Y48"
    )
    port map (
      ADR0 => U2_hcs(4),
      ADR1 => U3_C2(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2_cmp_ge0000_lut(4)
    );
  U3_Mcompar_spriteon2_cmp_ge0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X23Y49"
    )
    port map (
      ADR0 => U2_hcs(7),
      ADR1 => U3_Madd_spriteon2_addsub0000_lut_7_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2_cmp_ge0000_lut(7)
    );
  U3_Mcompar_spriteon2_cmp_ge0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"69A5",
      LOC => "SLICE_X23Y49"
    )
    port map (
      ADR0 => U2_hcs(6),
      ADR1 => U3_C2(4),
      ADR2 => U3_C2(6),
      ADR3 => U3_C2(5),
      O => U3_Mcompar_spriteon2_cmp_ge0000_lut(6)
    );
  U3_Mcompar_spriteon2_cmp_ge0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6A95",
      LOC => "SLICE_X23Y50"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => U3_C2(8),
      ADR2 => U3_Madd_spriteon2f_add0002_cy(7),
      ADR3 => U3_C2(9),
      O => U3_Mcompar_spriteon2_cmp_ge0000_lut(9)
    );
  U3_Mcompar_spriteon2_cmp_ge0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6699",
      LOC => "SLICE_X23Y50"
    )
    port map (
      ADR0 => U2_hcs(8),
      ADR1 => U3_C2(8),
      ADR2 => VCC,
      ADR3 => U3_Madd_spriteon2f_add0002_cy(7),
      O => U3_Mcompar_spriteon2_cmp_ge0000_lut(8)
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X3Y25"
    )
    port map (
      ADR0 => screenstate_sig_hill3(1),
      ADR1 => U2_vcs(1),
      ADR2 => screenstate_sig_hill3(0),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonB3_cmp_ge0000_lut(1)
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X3Y25"
    )
    port map (
      ADR0 => screenstate_sig_hill3(0),
      ADR1 => U2_vcs(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonB3_cmp_ge0000_lut(0)
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X3Y26"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U3_spriteonB3_add0000_3_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonB3_cmp_ge0000_lut(3)
    );
  U2_vcs_cmp_eq0000_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FFF7",
      LOC => "SLICE_X3Y29"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(9),
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(4),
      O => N161
    );
  U3_Mcompar_spriteonB3_cmp_ge0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"000F",
      LOC => "SLICE_X3Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs(9),
      ADR3 => U2_vcs(8),
      O => U3_Mcompar_spriteonB3_cmp_ge0000_lut(8)
    );
  U2_Mcount_vcs_lut_0_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X15Y22"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Mcount_vcs_lut(0)
    );
  U3_Msub_xpix1_Madd_lut_3_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X31Y42"
    )
    port map (
      ADR0 => U2_hcs(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C1(3),
      O => U3_Msub_xpix1_Madd_lut(3)
    );
  U3_Msub_xpix1_Madd_lut_2_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X31Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(2),
      ADR2 => VCC,
      ADR3 => U3_C1(2),
      O => U3_Msub_xpix1_Madd_lut(2)
    );
  U3_Madd_spriteon1_addsub0000_xor_5_11 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X31Y43"
    )
    port map (
      ADR0 => U3_C1(5),
      ADR1 => U3_C1(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Madd_spriteon1_addsub0001_cy_5_Q
    );
  U3_Msub_xpix1_Madd_lut_4_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X31Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_C1(4),
      ADR2 => VCC,
      ADR3 => U2_hcs(4),
      O => U3_Msub_xpix1_Madd_lut(4)
    );
  x7_clkdiv_1 : X_FF
    generic map(
      LOC => "SLICE_X67Y70",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_0_DYMUX_9132,
      CE => VCC,
      CLK => x7_clkdiv_0_CLKINV_9115,
      SET => GND,
      RST => x7_clkdiv_0_SRINV_9116,
      O => x7_clkdiv(1)
    );
  x7_Mcount_clkdiv_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X67Y70"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => x7_clkdiv(0),
      ADR3 => VCC,
      O => x7_Mcount_clkdiv_lut(0)
    );
  x7_clkdiv_0 : X_FF
    generic map(
      LOC => "SLICE_X67Y70",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_0_DXMUX_9154,
      CE => VCC,
      CLK => x7_clkdiv_0_CLKINV_9115,
      SET => GND,
      RST => x7_clkdiv_0_SRINV_9116,
      O => x7_clkdiv(0)
    );
  x7_clkdiv_3 : X_FF
    generic map(
      LOC => "SLICE_X67Y71",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_2_DYMUX_9191,
      CE => VCC,
      CLK => x7_clkdiv_2_CLKINV_9169,
      SET => GND,
      RST => x7_clkdiv_2_SRINV_9170,
      O => x7_clkdiv(3)
    );
  x7_clkdiv_7 : X_FF
    generic map(
      LOC => "SLICE_X67Y73",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_6_DYMUX_9303,
      CE => VCC,
      CLK => x7_clkdiv_6_CLKINV_9281,
      SET => GND,
      RST => x7_clkdiv_6_SRINV_9282,
      O => x7_clkdiv(7)
    );
  x7_clkdiv_6 : X_FF
    generic map(
      LOC => "SLICE_X67Y73",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_6_DXMUX_9322,
      CE => VCC,
      CLK => x7_clkdiv_6_CLKINV_9281,
      SET => GND,
      RST => x7_clkdiv_6_SRINV_9282,
      O => x7_clkdiv(6)
    );
  x7_clkdiv_9 : X_FF
    generic map(
      LOC => "SLICE_X67Y74",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_8_DYMUX_9359,
      CE => VCC,
      CLK => x7_clkdiv_8_CLKINV_9337,
      SET => GND,
      RST => x7_clkdiv_8_SRINV_9338,
      O => x7_clkdiv(9)
    );
  x7_clkdiv_8 : X_FF
    generic map(
      LOC => "SLICE_X67Y74",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_8_DXMUX_9378,
      CE => VCC,
      CLK => x7_clkdiv_8_CLKINV_9337,
      SET => GND,
      RST => x7_clkdiv_8_SRINV_9338,
      O => x7_clkdiv(8)
    );
  x7_clkdiv_12 : X_FF
    generic map(
      LOC => "SLICE_X67Y76",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_12_DXMUX_9490,
      CE => VCC,
      CLK => x7_clkdiv_12_CLKINV_9449,
      SET => GND,
      RST => x7_clkdiv_12_SRINV_9450,
      O => x7_clkdiv(12)
    );
  x7_clkdiv_15 : X_FF
    generic map(
      LOC => "SLICE_X67Y77",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_14_DYMUX_9527,
      CE => VCC,
      CLK => x7_clkdiv_14_CLKINV_9505,
      SET => GND,
      RST => x7_clkdiv_14_SRINV_9506,
      O => x7_clkdiv(15)
    );
  x7_clkdiv_14 : X_FF
    generic map(
      LOC => "SLICE_X67Y77",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_14_DXMUX_9546,
      CE => VCC,
      CLK => x7_clkdiv_14_CLKINV_9505,
      SET => GND,
      RST => x7_clkdiv_14_SRINV_9506,
      O => x7_clkdiv(14)
    );
  x7_clkdiv_17 : X_FF
    generic map(
      LOC => "SLICE_X67Y78",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_16_DYMUX_9583,
      CE => VCC,
      CLK => x7_clkdiv_16_CLKINV_9561,
      SET => GND,
      RST => x7_clkdiv_16_SRINV_9562,
      O => x7_clkdiv(17)
    );
  x7_clkdiv_16 : X_FF
    generic map(
      LOC => "SLICE_X67Y78",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_16_DXMUX_9602,
      CE => VCC,
      CLK => x7_clkdiv_16_CLKINV_9561,
      SET => GND,
      RST => x7_clkdiv_16_SRINV_9562,
      O => x7_clkdiv(16)
    );
  x7_clkdiv_19_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X67Y79"
    )
    port map (
      ADR0 => VCC,
      ADR1 => x7_clkdiv(19),
      ADR2 => VCC,
      ADR3 => VCC,
      O => x7_clkdiv_19_rt_9625
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6669",
      LOC => "SLICE_X15Y32"
    )
    port map (
      ADR0 => screenstate_sig_hill4(2),
      ADR1 => U2_vcs(2),
      ADR2 => screenstate_sig_hill4(1),
      ADR3 => screenstate_sig_hill4(0),
      O => U3_Mcompar_spriteonB4_cmp_ge0000_lut(2)
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"69C3",
      LOC => "SLICE_X15Y33"
    )
    port map (
      ADR0 => screenstate_sig_hill4(4),
      ADR1 => U2_vcs(5),
      ADR2 => screenstate_sig_hill4(5),
      ADR3 => U3_Madd_spriteonB4_add0000_cy_3_Q,
      O => U3_Mcompar_spriteonB4_cmp_ge0000_lut(5)
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6699",
      LOC => "SLICE_X15Y33"
    )
    port map (
      ADR0 => screenstate_sig_hill4(4),
      ADR1 => U2_vcs(4),
      ADR2 => VCC,
      ADR3 => U3_Madd_spriteonB4_add0000_cy_3_Q,
      O => U3_Mcompar_spriteonB4_cmp_ge0000_lut(4)
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"936C",
      LOC => "SLICE_X15Y34"
    )
    port map (
      ADR0 => screenstate_sig_hill4(6),
      ADR1 => U2_vcs(7),
      ADR2 => U3_Madd_spriteonB4_add0000_cy_5_0,
      ADR3 => screenstate_sig_hill4(7),
      O => U3_Mcompar_spriteonB4_cmp_ge0000_lut(7)
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6969",
      LOC => "SLICE_X15Y34"
    )
    port map (
      ADR0 => screenstate_sig_hill4(6),
      ADR1 => U2_vcs(6),
      ADR2 => U3_Madd_spriteonB4_add0000_cy_5_0,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonB4_cmp_ge0000_lut(6)
    );
  U2_vcs_cmp_eq000011 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X15Y35"
    )
    port map (
      ADR0 => U2_vcs(5),
      ADR1 => U2_vcs(7),
      ADR2 => U2_vcs(8),
      ADR3 => U2_vcs(6),
      O => U2_N2
    );
  U3_Mcompar_spriteonB4_cmp_ge0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"0033",
      LOC => "SLICE_X15Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(9),
      ADR2 => VCC,
      ADR3 => U2_vcs(8),
      O => U3_Mcompar_spriteonB4_cmp_ge0000_lut(8)
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X3Y30"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => screenstate_sig_hill5(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonB5_cmp_ge0000_lut(1)
    );
  U2_vcs_0_rt_1 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X3Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonB5_cmp_ge0000_cy_1_F
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"69A5",
      LOC => "SLICE_X3Y31"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => screenstate_sig_hill5(1),
      ADR2 => screenstate_sig_hill5(3),
      ADR3 => screenstate_sig_hill5(2),
      O => U3_Mcompar_spriteonB5_cmp_ge0000_lut(3)
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6969",
      LOC => "SLICE_X3Y31"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => screenstate_sig_hill5(1),
      ADR2 => screenstate_sig_hill5(2),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonB5_cmp_ge0000_lut(2)
    );
  U3_Mcompar_spriteonB5_cmp_ge0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6A95",
      LOC => "SLICE_X3Y32"
    )
    port map (
      ADR0 => U2_vcs(5),
      ADR1 => screenstate_sig_hill5(4),
      ADR2 => U3_Madd_spriteonB5_add0000_cy_3_Q,
      ADR3 => screenstate_sig_hill5(5),
      O => U3_Mcompar_spriteonB5_cmp_ge0000_lut(5)
    );
  U1_Mcount_q_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X45Y3"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U1_q_01,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_Mcount_q_lut(0)
    );
  U1_q_0 : X_FF
    generic map(
      LOC => "SLICE_X45Y3",
      INIT => '0'
    )
    port map (
      I => U1_q_01_DXMUX_9993,
      CE => VCC,
      CLK => U1_q_01_CLKINV_9954,
      SET => GND,
      RST => U1_q_01_SRINV_9955,
      O => U1_q_01
    );
  U1_q_3 : X_FF
    generic map(
      LOC => "SLICE_X45Y4",
      INIT => '0'
    )
    port map (
      I => U1_q_2_DYMUX_10030,
      CE => VCC,
      CLK => U1_q_2_CLKINV_10008,
      SET => GND,
      RST => U1_q_2_SRINV_10009,
      O => U1_q(3)
    );
  U1_q_2 : X_FF
    generic map(
      LOC => "SLICE_X45Y4",
      INIT => '0'
    )
    port map (
      I => U1_q_2_DXMUX_10049,
      CE => VCC,
      CLK => U1_q_2_CLKINV_10008,
      SET => GND,
      RST => U1_q_2_SRINV_10009,
      O => U1_q(2)
    );
  U1_q_5 : X_FF
    generic map(
      LOC => "SLICE_X45Y5",
      INIT => '0'
    )
    port map (
      I => U1_q_4_DYMUX_10086,
      CE => VCC,
      CLK => U1_q_4_CLKINV_10064,
      SET => GND,
      RST => U1_q_4_SRINV_10065,
      O => U1_q(5)
    );
  U1_q_4 : X_FF
    generic map(
      LOC => "SLICE_X45Y5",
      INIT => '0'
    )
    port map (
      I => U1_q_4_DXMUX_10105,
      CE => VCC,
      CLK => U1_q_4_CLKINV_10064,
      SET => GND,
      RST => U1_q_4_SRINV_10065,
      O => U1_q(4)
    );
  U1_q_9 : X_FF
    generic map(
      LOC => "SLICE_X45Y7",
      INIT => '0'
    )
    port map (
      I => U1_q_8_DYMUX_10198,
      CE => VCC,
      CLK => U1_q_8_CLKINV_10176,
      SET => GND,
      RST => U1_q_8_SRINV_10177,
      O => U1_q(9)
    );
  U1_q_8 : X_FF
    generic map(
      LOC => "SLICE_X45Y7",
      INIT => '0'
    )
    port map (
      I => U1_q_8_DXMUX_10217,
      CE => VCC,
      CLK => U1_q_8_CLKINV_10176,
      SET => GND,
      RST => U1_q_8_SRINV_10177,
      O => U1_q(8)
    );
  U1_q_11 : X_FF
    generic map(
      LOC => "SLICE_X45Y8",
      INIT => '0'
    )
    port map (
      I => U1_q_10_DYMUX_10254,
      CE => VCC,
      CLK => U1_q_10_CLKINV_10232,
      SET => GND,
      RST => U1_q_10_SRINV_10233,
      O => U1_q(11)
    );
  U1_q_10 : X_FF
    generic map(
      LOC => "SLICE_X45Y8",
      INIT => '0'
    )
    port map (
      I => U1_q_10_DXMUX_10273,
      CE => VCC,
      CLK => U1_q_10_CLKINV_10232,
      SET => GND,
      RST => U1_q_10_SRINV_10233,
      O => U1_q(10)
    );
  U1_q_13 : X_FF
    generic map(
      LOC => "SLICE_X45Y9",
      INIT => '0'
    )
    port map (
      I => U1_q_12_DYMUX_10310,
      CE => VCC,
      CLK => U1_q_12_CLKINV_10288,
      SET => GND,
      RST => U1_q_12_SRINV_10289,
      O => U1_q(13)
    );
  U1_q_171_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X45Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U1_q_171,
      ADR3 => VCC,
      O => U1_q_171_rt_10408
    );
  U1_q_17 : X_FF
    generic map(
      LOC => "SLICE_X45Y11",
      INIT => '0'
    )
    port map (
      I => U1_q_16_DYMUX_10413,
      CE => VCC,
      CLK => U1_q_16_CLKINV_10399,
      SET => GND,
      RST => U1_q_16_SRINV_10400,
      O => U1_q_171
    );
  U1_q_16 : X_FF
    generic map(
      LOC => "SLICE_X45Y11",
      INIT => '0'
    )
    port map (
      I => U1_q_16_DXMUX_10434,
      CE => VCC,
      CLK => U1_q_16_CLKINV_10399,
      SET => GND,
      RST => U1_q_16_SRINV_10400,
      O => U1_q(16)
    );
  U3_Msub_xpix2_Madd_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X31Y46"
    )
    port map (
      ADR0 => U2_hcs(1),
      ADR1 => U3_C2(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Msub_xpix2_Madd_lut(1)
    );
  U3_Msub_xpix2_Madd_lut_0_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X31Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(0),
      ADR2 => VCC,
      ADR3 => U3_C2(0),
      O => U3_Msub_xpix2_Madd_lut(0)
    );
  U3_Msub_xpix2_Madd_lut_3_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X31Y47"
    )
    port map (
      ADR0 => U2_hcs(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C2(3),
      O => U3_Msub_xpix2_Madd_lut(3)
    );
  U3_Msub_xpix2_Madd_lut_2_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X31Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(2),
      ADR2 => VCC,
      ADR3 => U3_C2(2),
      O => U3_Msub_xpix2_Madd_lut(2)
    );
  U3_Madd_spriteon2f_add0002_xor_4_11_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X31Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C2(4),
      O => U3_spriteon2f_add0002(4)
    );
  U3_Msub_xpix2_Madd_lut_4_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X31Y48"
    )
    port map (
      ADR0 => U2_hcs(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C2(4),
      O => U3_Msub_xpix2_Madd_lut(4)
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X17Y50"
    )
    port map (
      ADR0 => U3_C2(4),
      ADR1 => U3_spriteon2f_add0002_4_0,
      ADR2 => VCC,
      ADR3 => U2_hcs(4),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_lut(4)
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X17Y51"
    )
    port map (
      ADR0 => U3_Madd_spriteon2_addsub0000_lut_7_0,
      ADR1 => VCC,
      ADR2 => U2_hcs(7),
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_lut(7)
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"7887",
      LOC => "SLICE_X17Y51"
    )
    port map (
      ADR0 => U3_C2(5),
      ADR1 => U3_C2(4),
      ADR2 => U2_hcs(6),
      ADR3 => U3_C2(6),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_lut(6)
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6A95",
      LOC => "SLICE_X17Y52"
    )
    port map (
      ADR0 => U3_C2(9),
      ADR1 => U3_C2(8),
      ADR2 => U3_Madd_spriteon2f_add0002_cy(7),
      ADR3 => U2_hcs(9),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_lut(9)
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"3CC3",
      LOC => "SLICE_X17Y52"
    )
    port map (
      ADR0 => U3_Madd_spriteon2_addsub0000_lut_8_0,
      ADR1 => U3_C2(8),
      ADR2 => U3_Madd_spriteon2f_add0002_cy(7),
      ADR3 => U2_hcs(8),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_lut(8)
    );
  U3_Mcompar_spriteon1_cmp_lt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X27Y43"
    )
    port map (
      ADR0 => U2_hcs(1),
      ADR1 => U3_C1(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon1_cmp_lt0000_lut(1)
    );
  U3_Mcompar_spriteon1_cmp_lt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X27Y43"
    )
    port map (
      ADR0 => U3_C1(0),
      ADR1 => U2_hcs(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon1_cmp_lt0000_lut(0)
    );
  U3_Mcompar_spriteon1_cmp_lt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X27Y44"
    )
    port map (
      ADR0 => U2_hcs(3),
      ADR1 => U3_C1(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon1_cmp_lt0000_lut(3)
    );
  U3_Mcompar_spriteon1_cmp_lt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X27Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(2),
      ADR2 => VCC,
      ADR3 => U3_C1(2),
      O => U3_Mcompar_spriteon1_cmp_lt0000_lut(2)
    );
  U3_Mcompar_spriteon1_cmp_lt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9966",
      LOC => "SLICE_X27Y45"
    )
    port map (
      ADR0 => U3_C1(5),
      ADR1 => U2_hcs(5),
      ADR2 => VCC,
      ADR3 => U3_C1(4),
      O => U3_Mcompar_spriteon1_cmp_lt0000_lut(5)
    );
  U3_Mcompar_spriteon1_cmp_lt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X27Y45"
    )
    port map (
      ADR0 => U2_hcs(4),
      ADR1 => U3_C1(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon1_cmp_lt0000_lut(4)
    );
  U3_Mcompar_spriteon1_cmp_lt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"69A5",
      LOC => "SLICE_X27Y46"
    )
    port map (
      ADR0 => U2_hcs(7),
      ADR1 => U3_Madd_spriteon1_addsub0001_lut_6_0,
      ADR2 => U3_Madd_spriteon1_addsub0001_lut_7_0,
      ADR3 => U3_Madd_spriteon1_addsub0001_cy_5_0,
      O => U3_Mcompar_spriteon1_cmp_lt0000_lut(7)
    );
  U3_Mcompar_spriteon2_cmp_lt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X19Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(0),
      ADR2 => VCC,
      ADR3 => U3_C2(0),
      O => U3_Mcompar_spriteon2_cmp_lt0000_lut(0)
    );
  U3_Mcompar_spriteon2_cmp_lt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X19Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(3),
      ADR2 => VCC,
      ADR3 => U3_C2(3),
      O => U3_Mcompar_spriteon2_cmp_lt0000_lut(3)
    );
  U3_Mcompar_spriteon2_cmp_lt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X19Y42"
    )
    port map (
      ADR0 => U2_hcs(2),
      ADR1 => U3_C2(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2_cmp_lt0000_lut(2)
    );
  U3_Mcompar_spriteon2_cmp_lt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9966",
      LOC => "SLICE_X19Y43"
    )
    port map (
      ADR0 => U3_C2(5),
      ADR1 => U2_hcs(5),
      ADR2 => VCC,
      ADR3 => U3_C2(4),
      O => U3_Mcompar_spriteon2_cmp_lt0000_lut(5)
    );
  U3_Mcompar_spriteon2_cmp_lt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X19Y43"
    )
    port map (
      ADR0 => U3_C2(4),
      ADR1 => U2_hcs(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2_cmp_lt0000_lut(4)
    );
  U3_Mcompar_spriteon2_cmp_lt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X19Y44"
    )
    port map (
      ADR0 => U2_hcs(7),
      ADR1 => U3_spriteon2_addsub0000_7_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2_cmp_lt0000_lut(7)
    );
  U3_Mcompar_spriteon2_cmp_lt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6669",
      LOC => "SLICE_X19Y44"
    )
    port map (
      ADR0 => U3_C2(6),
      ADR1 => U2_hcs(6),
      ADR2 => U3_C2(5),
      ADR3 => U3_C2(4),
      O => U3_Mcompar_spriteon2_cmp_lt0000_lut(6)
    );
  U3_Mcompar_spriteon2_cmp_lt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X19Y45"
    )
    port map (
      ADR0 => U3_spriteon2_addsub0000_9_0,
      ADR1 => U2_hcs(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2_cmp_lt0000_lut(9)
    );
  U3_Mcompar_spriteon2_cmp_lt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9669",
      LOC => "SLICE_X19Y45"
    )
    port map (
      ADR0 => U2_hcs(8),
      ADR1 => U3_C2(8),
      ADR2 => U3_Madd_spriteon2f_add0002_cy(7),
      ADR3 => U3_Madd_spriteon2_addsub0000_cy_7_Q,
      O => U3_Mcompar_spriteon2_cmp_lt0000_lut(8)
    );
  nes_Madd_scalar_next_addsub0000_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X47Y0"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => nes_scalar_reg(0),
      ADR3 => VCC,
      O => nes_Madd_scalar_next_addsub0000_lut(0)
    );
  nes_scalar_reg_9_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X47Y4"
    )
    port map (
      ADR0 => nes_scalar_reg(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_scalar_reg_9_rt_11171
    );
  U2_Mcount_hcs_lut_0_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X19Y20"
    )
    port map (
      ADR0 => U2_hcs(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Mcount_hcs_lut_0_1
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X15Y63"
    )
    port map (
      ADR0 => screenstate_sig_hill1(1),
      ADR1 => U2_vcs(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonB1_cmp_ge0000_lut(1)
    );
  U2_vcs_0_rt_2 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X15Y63"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonB1_cmp_ge0000_cy_1_F
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6C93",
      LOC => "SLICE_X15Y64"
    )
    port map (
      ADR0 => screenstate_sig_hill1(1),
      ADR1 => U2_vcs(3),
      ADR2 => screenstate_sig_hill1(2),
      ADR3 => screenstate_sig_hill1(3),
      O => U3_Mcompar_spriteonB1_cmp_ge0000_lut(3)
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6969",
      LOC => "SLICE_X15Y64"
    )
    port map (
      ADR0 => screenstate_sig_hill1(1),
      ADR1 => U2_vcs(2),
      ADR2 => screenstate_sig_hill1(2),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonB1_cmp_ge0000_lut(2)
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"69A5",
      LOC => "SLICE_X15Y65"
    )
    port map (
      ADR0 => U2_vcs(5),
      ADR1 => screenstate_sig_hill1(4),
      ADR2 => screenstate_sig_hill1(5),
      ADR3 => U3_Madd_spriteonB1_add0000_cy_3_Q,
      O => U3_Mcompar_spriteonB1_cmp_ge0000_lut(5)
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6699",
      LOC => "SLICE_X15Y65"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => screenstate_sig_hill1(4),
      ADR2 => VCC,
      ADR3 => U3_Madd_spriteonB1_add0000_cy_3_Q,
      O => U3_Mcompar_spriteonB1_cmp_ge0000_lut(4)
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"936C",
      LOC => "SLICE_X15Y66"
    )
    port map (
      ADR0 => screenstate_sig_hill1(6),
      ADR1 => U2_vcs(7),
      ADR2 => U3_Madd_spriteonB1_add0000_cy_5_0,
      ADR3 => screenstate_sig_hill1(7),
      O => U3_Mcompar_spriteonB1_cmp_ge0000_lut(7)
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6969",
      LOC => "SLICE_X15Y66"
    )
    port map (
      ADR0 => screenstate_sig_hill1(6),
      ADR1 => U2_vcs(6),
      ADR2 => U3_Madd_spriteonB1_add0000_cy_5_0,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonB1_cmp_ge0000_lut(6)
    );
  U3_Mcompar_spriteonB1_cmp_ge0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"1111",
      LOC => "SLICE_X15Y67"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => U2_vcs(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonB1_cmp_ge0000_lut(8)
    );
  screenstate_Mcount_sig_hill3_lut_0_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X3Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => screenstate_sig_hill3(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => screenstate_Mcount_sig_hill3_lut_0_1
    );
  screenstate_sig_hill3_7_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X3Y17"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => screenstate_sig_hill3(7),
      O => screenstate_sig_hill3_7_rt_11633
    );
  nes_Mcount_counter_reg_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X67Y6"
    )
    port map (
      ADR0 => VCC,
      ADR1 => nes_counter_reg(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_Mcount_counter_reg_lut(0)
    );
  U3_q_0 : X_FF
    generic map(
      LOC => "SLICE_X25Y83",
      INIT => '0'
    )
    port map (
      I => U3_Q_0_DXMUX_11880,
      CE => VCC,
      CLK => U3_Q_0_CLKINV_11841,
      SET => GND,
      RST => U3_Q_0_SRINV_11842,
      O => U3_Q_0_6523
    );
  U3_q_3 : X_FF
    generic map(
      LOC => "SLICE_X25Y84",
      INIT => '0'
    )
    port map (
      I => U3_Q_2_DYMUX_11917,
      CE => VCC,
      CLK => U3_Q_2_CLKINV_11895,
      SET => GND,
      RST => U3_Q_2_SRINV_11896,
      O => U3_Q_3_6527
    );
  U3_q_2 : X_FF
    generic map(
      LOC => "SLICE_X25Y84",
      INIT => '0'
    )
    port map (
      I => U3_Q_2_DXMUX_11936,
      CE => VCC,
      CLK => U3_Q_2_CLKINV_11895,
      SET => GND,
      RST => U3_Q_2_SRINV_11896,
      O => U3_Q_2_6526
    );
  U3_q_5 : X_FF
    generic map(
      LOC => "SLICE_X25Y85",
      INIT => '0'
    )
    port map (
      I => U3_Q_4_DYMUX_11973,
      CE => VCC,
      CLK => U3_Q_4_CLKINV_11951,
      SET => GND,
      RST => U3_Q_4_SRINV_11952,
      O => U3_Q_5_6530
    );
  U3_q_4 : X_FF
    generic map(
      LOC => "SLICE_X25Y85",
      INIT => '0'
    )
    port map (
      I => U3_Q_4_DXMUX_11992,
      CE => VCC,
      CLK => U3_Q_4_CLKINV_11951,
      SET => GND,
      RST => U3_Q_4_SRINV_11952,
      O => U3_Q_4_6529
    );
  U3_q_8 : X_FF
    generic map(
      LOC => "SLICE_X25Y87",
      INIT => '0'
    )
    port map (
      I => U3_Q_8_DXMUX_12104,
      CE => VCC,
      CLK => U3_Q_8_CLKINV_12063,
      SET => GND,
      RST => U3_Q_8_SRINV_12064,
      O => U3_Q_8_6535
    );
  U3_q_11 : X_FF
    generic map(
      LOC => "SLICE_X25Y88",
      INIT => '0'
    )
    port map (
      I => U3_Q_10_DYMUX_12141,
      CE => VCC,
      CLK => U3_Q_10_CLKINV_12119,
      SET => GND,
      RST => U3_Q_10_SRINV_12120,
      O => U3_Q_11_6539
    );
  U3_q_10 : X_FF
    generic map(
      LOC => "SLICE_X25Y88",
      INIT => '0'
    )
    port map (
      I => U3_Q_10_DXMUX_12160,
      CE => VCC,
      CLK => U3_Q_10_CLKINV_12119,
      SET => GND,
      RST => U3_Q_10_SRINV_12120,
      O => U3_Q_10_6538
    );
  U3_q_13 : X_FF
    generic map(
      LOC => "SLICE_X25Y89",
      INIT => '0'
    )
    port map (
      I => U3_Q_12_DYMUX_12197,
      CE => VCC,
      CLK => U3_Q_12_CLKINV_12175,
      SET => GND,
      RST => U3_Q_12_SRINV_12176,
      O => U3_Q_13_6542
    );
  U3_q_12 : X_FF
    generic map(
      LOC => "SLICE_X25Y89",
      INIT => '0'
    )
    port map (
      I => U3_Q_12_DXMUX_12216,
      CE => VCC,
      CLK => U3_Q_12_CLKINV_12175,
      SET => GND,
      RST => U3_Q_12_SRINV_12176,
      O => U3_Q_12_6541
    );
  U3_q_171_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X25Y91"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_q_171,
      O => U3_q_171_rt_12295
    );
  U3_q_17 : X_FF
    generic map(
      LOC => "SLICE_X25Y91",
      INIT => '0'
    )
    port map (
      I => U3_Q_16_DYMUX_12300,
      CE => VCC,
      CLK => U3_Q_16_CLKINV_12286,
      SET => GND,
      RST => U3_Q_16_SRINV_12287,
      O => U3_q_171
    );
  U3_q_16 : X_FF
    generic map(
      LOC => "SLICE_X25Y91",
      INIT => '0'
    )
    port map (
      I => U3_Q_16_DXMUX_12321,
      CE => VCC,
      CLK => U3_Q_16_CLKINV_12286,
      SET => GND,
      RST => U3_Q_16_SRINV_12287,
      O => U3_Q_16_6547
    );
  U3_Mmux_M2a_mux0000_7 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X28Y72"
    )
    port map (
      ADR0 => U3_xpix2(0),
      ADR1 => M2a_28_Q,
      ADR2 => VCC,
      ADR3 => M2a_29_Q,
      O => U3_Mmux_M2a_mux0000_7_12345
    );
  U3_Mmux_M2a_mux0000_6 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X28Y72"
    )
    port map (
      ADR0 => U3_xpix2(0),
      ADR1 => M2a_30_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mmux_M2a_mux0000_6_12355
    );
  U3_Mmux_M2a_mux0000_8 : X_LUT4
    generic map(
      INIT => X"F5A0",
      LOC => "SLICE_X28Y73"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => VCC,
      ADR2 => N329,
      ADR3 => M2a_24_2_0,
      O => U3_Mmux_M2a_mux0000_8_12376
    );
  U3_Mmux_M2a_mux0000_71 : X_LUT4
    generic map(
      INIT => X"DD88",
      LOC => "SLICE_X28Y73"
    )
    port map (
      ADR0 => U3_xpix2(0),
      ADR1 => M2a_24_Q,
      ADR2 => VCC,
      ADR3 => M2a_26_Q,
      O => U3_Mmux_M2a_mux0000_71_12385
    );
  U3_Mmux_M2a_mux0000_83 : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X28Y74"
    )
    port map (
      ADR0 => U3_xpix2(0),
      ADR1 => M2a_13_Q,
      ADR2 => M2a_12_Q,
      ADR3 => VCC,
      O => U3_Mmux_M2a_mux0000_83_12406
    );
  U3_Mmux_M2a_mux0000_73 : X_LUT4
    generic map(
      INIT => X"AA33",
      LOC => "SLICE_X28Y74"
    )
    port map (
      ADR0 => N331,
      ADR1 => M2a_13_bdd1_0,
      ADR2 => VCC,
      ADR3 => rom1_addr(3),
      O => U3_Mmux_M2a_mux0000_73_12415
    );
  U3_Mmux_M2a_mux0000_91 : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X28Y75"
    )
    port map (
      ADR0 => U3_xpix2(0),
      ADR1 => M2a_9_Q,
      ADR2 => M2a_8_Q,
      ADR3 => VCC,
      O => U3_Mmux_M2a_mux0000_91_12436
    );
  U3_Mmux_M2a_mux0000_84 : X_LUT4
    generic map(
      INIT => X"DD88",
      LOC => "SLICE_X28Y75"
    )
    port map (
      ADR0 => U3_xpix2(0),
      ADR1 => M2a_11_Q,
      ADR2 => VCC,
      ADR3 => M2a_10_Q,
      O => U3_Mmux_M2a_mux0000_84_12445
    );
  U3_Mmux_M2a_mux0000_81 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X29Y72"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M2a_20_Q,
      ADR2 => M2a_21_Q,
      ADR3 => U3_xpix2(0),
      O => U3_Mmux_M2a_mux0000_81_12466
    );
  U3_Mmux_M2a_mux0000_72 : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X29Y72"
    )
    port map (
      ADR0 => M2a_22_Q,
      ADR1 => M2a_23_Q,
      ADR2 => VCC,
      ADR3 => U3_xpix2(0),
      O => U3_Mmux_M2a_mux0000_72_12475
    );
  U3_Mmux_M2a_mux0000_9 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X29Y73"
    )
    port map (
      ADR0 => M2a_14_Q,
      ADR1 => M2a_16_Q,
      ADR2 => VCC,
      ADR3 => U3_xpix2(0),
      O => U3_Mmux_M2a_mux0000_9_12496
    );
  U3_Mmux_M2_mux0000_91 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X40Y65"
    )
    port map (
      ADR0 => U3_xpix2(0),
      ADR1 => M2_8_Q,
      ADR2 => M2_9_Q,
      ADR3 => VCC,
      O => U3_Mmux_M2_mux0000_91_12671
    );
  U3_Mmux_M2_mux0000_84 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X40Y65"
    )
    port map (
      ADR0 => U3_xpix2(0),
      ADR1 => M2_10_Q,
      ADR2 => M2_11_Q,
      ADR3 => VCC,
      O => U3_Mmux_M2_mux0000_84_12680
    );
  U3_Mmux_M2_mux0000_81 : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X41Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M2_21_Q,
      ADR2 => M2_20_Q,
      ADR3 => U3_xpix2(0),
      O => U3_Mmux_M2_mux0000_81_12701
    );
  U3_Mmux_M2_mux0000_72 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X41Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M2_22_Q,
      ADR2 => M2_23_Q,
      ADR3 => U3_xpix2(0),
      O => U3_Mmux_M2_mux0000_72_12710
    );
  U3_Mmux_M2_mux0000_9 : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X41Y63"
    )
    port map (
      ADR0 => M2_16_Q,
      ADR1 => M2_14_Q,
      ADR2 => VCC,
      ADR3 => U3_xpix2(0),
      O => U3_Mmux_M2_mux0000_9_12731
    );
  U3_Mmux_M2_mux0000_82 : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X41Y63"
    )
    port map (
      ADR0 => M2_18_Q,
      ADR1 => M2_19_Q,
      ADR2 => VCC,
      ADR3 => U3_xpix2(0),
      O => U3_Mmux_M2_mux0000_82_12741
    );
  U3_Mmux_M2_mux0000_92 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X41Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M2_4_Q,
      ADR2 => M2_5_Q,
      ADR3 => U3_xpix2(0),
      O => U3_Mmux_M2_mux0000_92_12762
    );
  U3_Mmux_M2_mux0000_85 : X_LUT4
    generic map(
      INIT => X"AAF0",
      LOC => "SLICE_X41Y64"
    )
    port map (
      ADR0 => M2_7_Q,
      ADR1 => VCC,
      ADR2 => M2_6_Q,
      ADR3 => U3_xpix2(0),
      O => U3_Mmux_M2_mux0000_85_12771
    );
  U3_Mmux_M2_mux0000_10 : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X41Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M2_1_Q,
      ADR2 => M2_0_0,
      ADR3 => U3_xpix2(0),
      O => U3_Mmux_M2_mux0000_10_12787
    );
  U3_Mmux_M2_mux0000_93 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X41Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M2_2_Q,
      ADR2 => M2_3_Q,
      ADR3 => U3_xpix2(0),
      O => U3_Mmux_M2_mux0000_93_12795
    );
  U3_Mmux_M1_mux0000_7 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X42Y24"
    )
    port map (
      ADR0 => M1_29_0_6645,
      ADR1 => M1_28_0,
      ADR2 => VCC,
      ADR3 => U3_xpix1(0),
      O => U3_Mmux_M1_mux0000_7_12816
    );
  U3_Mmux_M1_mux0000_6 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X42Y24"
    )
    port map (
      ADR0 => M1_31_Q,
      ADR1 => M1_30_0,
      ADR2 => VCC,
      ADR3 => U3_xpix1(0),
      O => U3_Mmux_M1_mux0000_6_12825
    );
  U3_Mmux_M1_mux0000_8 : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X42Y25"
    )
    port map (
      ADR0 => M1_24_Q,
      ADR1 => VCC,
      ADR2 => M1_25_Q,
      ADR3 => U3_xpix1(0),
      O => U3_Mmux_M1_mux0000_8_12846
    );
  U3_Mmux_M1_mux0000_71 : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X42Y25"
    )
    port map (
      ADR0 => M1_26_Q,
      ADR1 => VCC,
      ADR2 => M1_27_Q,
      ADR3 => U3_xpix1(0),
      O => U3_Mmux_M1_mux0000_71_12855
    );
  U3_Mmux_M1_mux0000_83 : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X42Y26"
    )
    port map (
      ADR0 => M1_12_Q,
      ADR1 => VCC,
      ADR2 => M1_13_Q,
      ADR3 => U3_xpix1(0),
      O => U3_Mmux_M1_mux0000_83_12876
    );
  U3_Mmux_M1_mux0000_73 : X_LUT4
    generic map(
      INIT => X"2727",
      LOC => "SLICE_X42Y26"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => N311,
      ADR2 => M1_14_bdd1_0,
      ADR3 => VCC,
      O => U3_Mmux_M1_mux0000_73_12885
    );
  U3_Mmux_M1a_mux0000_7 : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X30Y26"
    )
    port map (
      ADR0 => M1a_28_Q,
      ADR1 => VCC,
      ADR2 => M1a_29_0,
      ADR3 => U3_xpix1(0),
      O => U3_Mmux_M1a_mux0000_7_13052
    );
  U3_Mmux_M1a_mux0000_6 : X_LUT4
    generic map(
      INIT => X"00A8",
      LOC => "SLICE_X30Y26"
    )
    port map (
      ADR0 => M1a_29_51_0,
      ADR1 => rom1_addr(3),
      ADR2 => M1a_30_36_0,
      ADR3 => U3_xpix1(0),
      O => U3_Mmux_M1a_mux0000_6_13060
    );
  U3_Mmux_M1a_mux0000_8 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X30Y27"
    )
    port map (
      ADR0 => M1a_25_Q,
      ADR1 => M1a_24_Q,
      ADR2 => VCC,
      ADR3 => U3_xpix1(0),
      O => U3_Mmux_M1a_mux0000_8_13081
    );
  U3_Mmux_M1a_mux0000_71 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X30Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M1a_26_Q,
      ADR2 => M1a_27_0,
      ADR3 => U3_xpix1(0),
      O => U3_Mmux_M1a_mux0000_71_13090
    );
  U3_Mmux_M1a_mux0000_83 : X_LUT4
    generic map(
      INIT => X"03CF",
      LOC => "SLICE_X30Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => rom1_addr(4),
      ADR2 => M1a_12_bdd1_0,
      ADR3 => N203,
      O => U3_Mmux_M1a_mux0000_83_13111
    );
  U3_Mmux_M1a_mux0000_73 : X_LUT4
    generic map(
      INIT => X"DD11",
      LOC => "SLICE_X30Y28"
    )
    port map (
      ADR0 => M1a_14_bdd0_0,
      ADR1 => rom1_addr(4),
      ADR2 => VCC,
      ADR3 => N325,
      O => U3_Mmux_M1a_mux0000_73_13120
    );
  U3_Mmux_M1a_mux0000_91 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X30Y29"
    )
    port map (
      ADR0 => M1a_9_Q,
      ADR1 => M1a_8_Q,
      ADR2 => VCC,
      ADR3 => U3_xpix1(0),
      O => U3_Mmux_M1a_mux0000_91_13141
    );
  U3_Mmux_M1a_mux0000_84 : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X30Y29"
    )
    port map (
      ADR0 => M1a_10_Q,
      ADR1 => M1a_11_Q,
      ADR2 => VCC,
      ADR3 => U3_xpix1(0),
      O => U3_Mmux_M1a_mux0000_84_13150
    );
  U3_Mmux_M1a_mux0000_81 : X_LUT4
    generic map(
      INIT => X"DD88",
      LOC => "SLICE_X31Y26"
    )
    port map (
      ADR0 => U3_xpix1(0),
      ADR1 => M1a_21_Q,
      ADR2 => VCC,
      ADR3 => M1a_20_Q,
      O => U3_Mmux_M1a_mux0000_81_13171
    );
  U3_Mmux_M1a_mux0000_72 : X_LUT4
    generic map(
      INIT => X"F5A0",
      LOC => "SLICE_X31Y26"
    )
    port map (
      ADR0 => U3_xpix1(0),
      ADR1 => VCC,
      ADR2 => M1a_23_Q,
      ADR3 => M1a_22_0,
      O => U3_Mmux_M1a_mux0000_72_13180
    );
  U3_Mmux_M1a_mux0000_9 : X_LUT4
    generic map(
      INIT => X"303F",
      LOC => "SLICE_X31Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N323,
      ADR2 => rom1_addr(4),
      ADR3 => M1a_14_bdd0_0,
      O => U3_Mmux_M1a_mux0000_9_13201
    );
  U3_Mmux_M1a_mux0000_82 : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X31Y27"
    )
    port map (
      ADR0 => U3_xpix1(0),
      ADR1 => M1a_19_Q,
      ADR2 => M1a_18_Q,
      ADR3 => VCC,
      O => U3_Mmux_M1a_mux0000_82_13211
    );
  U3_Mmux_M1a_mux0000_92 : X_LUT4
    generic map(
      INIT => X"F505",
      LOC => "SLICE_X31Y28"
    )
    port map (
      ADR0 => M1a_4_bdd0_0,
      ADR1 => VCC,
      ADR2 => rom1_addr(4),
      ADR3 => N361,
      O => U3_Mmux_M1a_mux0000_92_13232
    );
  U3_Mmux_M1a_mux0000_85 : X_LUT4
    generic map(
      INIT => X"3535",
      LOC => "SLICE_X31Y28"
    )
    port map (
      ADR0 => M1a_4_bdd0_0,
      ADR1 => N327,
      ADR2 => rom1_addr(4),
      ADR3 => VCC,
      O => U3_Mmux_M1a_mux0000_85_13241
    );
  U3_Mmux_M1a_mux0000_10 : X_LUT4
    generic map(
      INIT => X"8808",
      LOC => "SLICE_X31Y29"
    )
    port map (
      ADR0 => U3_xpix1(0),
      ADR1 => M1a_1_8_0,
      ADR2 => rom1_addr(4),
      ADR3 => M1a_1_20_0,
      O => U3_Mmux_M1a_mux0000_10_13257
    );
  U3_Mmux_M1a_mux0000_93 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X31Y29"
    )
    port map (
      ADR0 => U3_xpix1(0),
      ADR1 => M1a_2_Q,
      ADR2 => VCC,
      ADR3 => M1a_3_Q,
      O => U3_Mmux_M1a_mux0000_93_13265
    );
  title_Mmux_M_mux0000_84 : X_LUT4
    generic map(
      INIT => X"4488",
      LOC => "SLICE_X18Y13"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_hcs(0),
      ADR2 => VCC,
      ADR3 => U2_vcs(2),
      O => title_Mmux_M_mux0000_84_13387
    );
  title_Mmux_M_mux0000_82 : X_LUT4
    generic map(
      INIT => X"F5A0",
      LOC => "SLICE_X19Y11"
    )
    port map (
      ADR0 => U2_hcs(0),
      ADR1 => VCC,
      ADR2 => sig_init_M_14_0,
      ADR3 => sig_init_M_13_0,
      O => title_Mmux_M_mux0000_82_13457
    );
  title_Mmux_M_mux0000_7_f5_11 : X_LUT4
    generic map(
      INIT => X"8001",
      LOC => "SLICE_X19Y12"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(3),
      O => title_Mmux_M_mux0000_7_f5_1
    );
  title_Mmux_M_mux0000_85 : X_LUT4
    generic map(
      INIT => X"8001",
      LOC => "SLICE_X19Y12"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(1),
      ADR2 => N177_0,
      ADR3 => U2_vcs(3),
      O => title_Mmux_M_mux0000_85_13487
    );
  U2_Mcount_hcs_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X19Y13"
    )
    port map (
      ADR0 => U2_hcs(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Mcount_hcs_lut(0)
    );
  sig_init_M_2_1 : X_LUT4
    generic map(
      INIT => X"8001",
      LOC => "SLICE_X19Y13"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(3),
      O => title_Mmux_M_mux0000_92
    );
  ja1_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD96",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja1_INBUF,
      O => ja1_IBUF_6759
    );
  sw_0_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD78",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw_0_INBUF,
      O => sw_0_IBUF_6782
    );
  sw_1_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD83",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw_1_INBUF,
      O => sw_1_IBUF_6783
    );
  sw_2_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD88",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw_2_INBUF,
      O => sw_2_IBUF_6784
    );
  sw_3_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD93",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw_3_INBUF,
      O => sw_3_IBUF_6785
    );
  btn_2_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD68",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_2_INBUF,
      O => btn_2_IBUF_6794
    );
  btn_3_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD73",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_INBUF,
      O => btn_3_IBUF_6320
    );
  x7_Mmux_digit_41 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X64Y63"
    )
    port map (
      ADR0 => VCC,
      ADR1 => x7_clkdiv(18),
      ADR2 => U3_tank2_angle_calc(5),
      ADR3 => U3_tank2_angle_calc(1),
      O => x7_Mmux_digit_41_13887
    );
  x7_Mmux_digit_31 : X_LUT4
    generic map(
      INIT => X"EE22",
      LOC => "SLICE_X64Y63"
    )
    port map (
      ADR0 => U3_tank1_angle_calc(1),
      ADR1 => x7_clkdiv(18),
      ADR2 => VCC,
      ADR3 => U3_tank1_angle_calc(5),
      O => x7_Mmux_digit_31_13895
    );
  x7_Mmux_digit_42 : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X65Y61"
    )
    port map (
      ADR0 => x7_clkdiv(18),
      ADR1 => VCC,
      ADR2 => U3_tank2_angle_calc(2),
      ADR3 => U3_tank2_angle_calc(6),
      O => x7_Mmux_digit_42_13912
    );
  x7_Mmux_digit_32 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X65Y61"
    )
    port map (
      ADR0 => x7_clkdiv(18),
      ADR1 => U3_tank1_angle_calc(2),
      ADR2 => U3_tank1_angle_calc(6),
      ADR3 => VCC,
      O => x7_Mmux_digit_32_13920
    );
  U3_Mmux_M1_mux0000_85_SW0_F : X_LUT4
    generic map(
      INIT => X"D6DC",
      LOC => "SLICE_X51Y26"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(1),
      ADR3 => U3_xpix1(0),
      O => N453
    );
  U3_Mmux_M1_mux0000_85_SW0_G : X_LUT4
    generic map(
      INIT => X"ABAB",
      LOC => "SLICE_X51Y26"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(1),
      ADR3 => VCC,
      O => N454
    );
  M1_27_142_SW01 : X_LUT4
    generic map(
      INIT => X"FC40",
      LOC => "SLICE_X51Y34"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => M1_21_bdd5_0,
      ADR2 => M1_22_bdd9,
      ADR3 => rom1_addr(2),
      O => M1_27_142_SW0
    );
  M1a_26_128_F : X_LUT4
    generic map(
      INIT => X"F3E2",
      LOC => "SLICE_X34Y35"
    )
    port map (
      ADR0 => M1a_26_13,
      ADR1 => rom1_addr(3),
      ADR2 => M1_26_bdd0,
      ADR3 => M1a_26_54,
      O => N459
    );
  M1a_26_128_G : X_LUT4
    generic map(
      INIT => X"811D",
      LOC => "SLICE_X34Y35"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(2),
      O => N460
    );
  U3_Mmux_M1a_mux0000_73_SW0_F : X_LUT4
    generic map(
      INIT => X"2427",
      LOC => "SLICE_X30Y30"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(0),
      ADR3 => U3_xpix1(0),
      O => N595
    );
  U3_Mmux_M1a_mux0000_73_SW0_G : X_LUT4
    generic map(
      INIT => X"9919",
      LOC => "SLICE_X30Y30"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(0),
      ADR3 => U3_xpix1(0),
      O => N596
    );
  U3_Mmux_M1a_mux0000_83_SW0_F : X_LUT4
    generic map(
      INIT => X"F0CE",
      LOC => "SLICE_X31Y30"
    )
    port map (
      ADR0 => U3_xpix1(0),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(1),
      O => N505
    );
  U3_Mmux_M1a_mux0000_83_SW0_G : X_LUT4
    generic map(
      INIT => X"BFF9",
      LOC => "SLICE_X31Y30"
    )
    port map (
      ADR0 => U3_xpix1(0),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(1),
      O => N506
    );
  U3_Mmux_M1a_mux0000_92_SW0_F : X_LUT4
    generic map(
      INIT => X"0B56",
      LOC => "SLICE_X31Y31"
    )
    port map (
      ADR0 => U3_xpix1(0),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(3),
      O => N547
    );
  U3_Mmux_M1a_mux0000_92_SW0_G : X_LUT4
    generic map(
      INIT => X"F001",
      LOC => "SLICE_X31Y31"
    )
    port map (
      ADR0 => U3_xpix1(0),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(3),
      O => N548
    );
  U3_Mmux_M1a_mux0000_85_SW0_F : X_LUT4
    generic map(
      INIT => X"A98B",
      LOC => "SLICE_X30Y31"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(0),
      ADR3 => U3_xpix1(0),
      O => N497
    );
  U3_Mmux_M1a_mux0000_85_SW0_G : X_LUT4
    generic map(
      INIT => X"33FC",
      LOC => "SLICE_X30Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(1),
      O => N498
    );
  selector_blue_0_63_F : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X19Y18"
    )
    port map (
      ADR0 => title_B_6756,
      ADR1 => title_spriteon_0,
      ADR2 => U2_vidon_and000039_0,
      ADR3 => U2_vidon_and0000117_6820,
      O => N413
    );
  selector_blue_0_63_G : X_LUT4
    generic map(
      INIT => X"4440",
      LOC => "SLICE_X19Y18"
    )
    port map (
      ADR0 => U3_spriteonGrnd,
      ADR1 => N305_0,
      ADR2 => U3_spriteonB1_0,
      ADR3 => N173_0,
      O => N414
    );
  M2a_10_2 : X_LUT4
    generic map(
      INIT => X"0EC0",
      LOC => "SLICE_X30Y74"
    )
    port map (
      ADR0 => M2_10_bdd11_0,
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(2),
      O => M2a_10_2_14288
    );
  M2a_19_1 : X_LUT4
    generic map(
      INIT => X"9407",
      LOC => "SLICE_X30Y74"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(0),
      O => M2a_10_1
    );
  M2a_20_f5_F : X_LUT4
    generic map(
      INIT => X"7A7E",
      LOC => "SLICE_X26Y72"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(0),
      O => N591
    );
  M2a_20_f5_G : X_LUT4
    generic map(
      INIT => X"2117",
      LOC => "SLICE_X26Y72"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(0),
      O => N592
    );
  M1_21_261 : X_LUT4
    generic map(
      INIT => X"4002",
      LOC => "SLICE_X55Y22"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(1),
      ADR3 => M1_21_bdd5_0,
      O => M1_21_261_14486
    );
  M1a_25_36_SW0_F : X_LUT4
    generic map(
      INIT => X"303F",
      LOC => "SLICE_X38Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M1_25_bdd1_0,
      ADR2 => U2_vcs(3),
      ADR3 => M1a_22_bdd0_0,
      O => N419
    );
  M1a_25_36_SW0_G : X_LUT4
    generic map(
      INIT => X"1B27",
      LOC => "SLICE_X38Y32"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => M1_25_bdd1_0,
      ADR2 => M1a_24_bdd1_0,
      ADR3 => U2_vcs(2),
      O => N420
    );
  M1_24_107_F : X_LUT4
    generic map(
      INIT => X"01F1",
      LOC => "SLICE_X45Y31"
    )
    port map (
      ADR0 => N343_0,
      ADR1 => U2_vcs(0),
      ADR2 => rom1_addr(3),
      ADR3 => M1_24_bdd0_0,
      O => N543
    );
  M1_24_107_G : X_LUT4
    generic map(
      INIT => X"3A1C",
      LOC => "SLICE_X45Y31"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(1),
      O => N544
    );
  selector_red_2_1_F : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X21Y16"
    )
    port map (
      ADR0 => title_B_6756,
      ADR1 => title_spriteon_0,
      ADR2 => U2_vidon_and000039_0,
      ADR3 => U2_vidon_and0000117_6820,
      O => N415
    );
  selector_red_2_1_G : X_LUT4
    generic map(
      INIT => X"FCF8",
      LOC => "SLICE_X21Y16"
    )
    port map (
      ADR0 => U3_blue_and0003_0,
      ADR1 => U3_N7_0,
      ADR2 => U3_N6,
      ADR3 => N111_0,
      O => N416
    );
  M1_25_141_F : X_LUT4
    generic map(
      INIT => X"3F00",
      LOC => "SLICE_X45Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => rom1_addr(3),
      ADR2 => M1_25_bdd1_0,
      ADR3 => M1_25_75,
      O => N515
    );
  M1_25_141_G : X_LUT4
    generic map(
      INIT => X"D42E",
      LOC => "SLICE_X45Y33"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => rom1_addr(3),
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(1),
      O => N516
    );
  M1_26_176_F : X_LUT4
    generic map(
      INIT => X"55C0",
      LOC => "SLICE_X41Y32"
    )
    port map (
      ADR0 => M1_26_bdd0,
      ADR1 => M1_26_30_0,
      ADR2 => M1_26_58_0,
      ADR3 => rom1_addr(3),
      O => N527
    );
  M1_26_176_G : X_LUT4
    generic map(
      INIT => X"A24C",
      LOC => "SLICE_X41Y32"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(0),
      ADR2 => rom1_addr(3),
      ADR3 => U2_vcs(1),
      O => N528
    );
  M1_27_115_F : X_LUT4
    generic map(
      INIT => X"0202",
      LOC => "SLICE_X45Y35"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(1),
      ADR2 => M1_22_bdd9,
      ADR3 => VCC,
      O => N407
    );
  M1_27_115_G : X_LUT4
    generic map(
      INIT => X"2110",
      LOC => "SLICE_X45Y35"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(1),
      ADR2 => M1_22_bdd9,
      ADR3 => M1_21_bdd5_0,
      O => N408
    );
  M1_27_231_F : X_LUT4
    generic map(
      INIT => X"3F3A",
      LOC => "SLICE_X45Y34"
    )
    port map (
      ADR0 => M1_27_115,
      ADR1 => M1_27_bdd0,
      ADR2 => rom1_addr(3),
      ADR3 => N225,
      O => N529
    );
  M1_27_231_G : X_LUT4
    generic map(
      INIT => X"1398",
      LOC => "SLICE_X45Y34"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(1),
      ADR2 => rom1_addr(3),
      ADR3 => U2_vcs(0),
      O => N530
    );
  M1_29_126_F : X_LUT4
    generic map(
      INIT => X"5FFF",
      LOC => "SLICE_X39Y43"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => VCC,
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(1),
      O => N465
    );
  M1_29_126_G : X_LUT4
    generic map(
      INIT => X"B755",
      LOC => "SLICE_X39Y43"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => M1_0_bdd2,
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(1),
      O => N466
    );
  M1_10_f5_F : X_LUT4
    generic map(
      INIT => X"20C4",
      LOC => "SLICE_X45Y27"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(1),
      O => N535
    );
  M1_10_f5_G : X_LUT4
    generic map(
      INIT => X"564A",
      LOC => "SLICE_X45Y27"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(1),
      O => N536
    );
  M2_26_f5_F : X_LUT4
    generic map(
      INIT => X"2E20",
      LOC => "SLICE_X47Y62"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(4),
      O => N593
    );
  M2_26_f5_G : X_LUT4
    generic map(
      INIT => X"1A1F",
      LOC => "SLICE_X47Y62"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(0),
      O => N594
    );
  M2_29_f5_F : X_LUT4
    generic map(
      INIT => X"72D0",
      LOC => "SLICE_X43Y62"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(0),
      O => N585
    );
  M2_29_f5_G : X_LUT4
    generic map(
      INIT => X"1B58",
      LOC => "SLICE_X43Y62"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(0),
      O => N586
    );
  U3_Mmux_M2_mux0000_73_SW0_F : X_LUT4
    generic map(
      INIT => X"B7BF",
      LOC => "SLICE_X45Y67"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(2),
      ADR3 => U3_xpix2(0),
      O => N565
    );
  U3_Mmux_M2_mux0000_73_SW0_G : X_LUT4
    generic map(
      INIT => X"9F05",
      LOC => "SLICE_X45Y67"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(0),
      O => N566
    );
  M1_11_F : X_LUT4
    generic map(
      INIT => X"2044",
      LOC => "SLICE_X45Y26"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(1),
      O => N475
    );
  M1_11_G : X_LUT4
    generic map(
      INIT => X"5648",
      LOC => "SLICE_X45Y26"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(1),
      O => N476
    );
  M1_12_F : X_LUT4
    generic map(
      INIT => X"0489",
      LOC => "SLICE_X41Y26"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(0),
      O => N539
    );
  M1_12_G : X_LUT4
    generic map(
      INIT => X"4470",
      LOC => "SLICE_X41Y26"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(0),
      O => N540
    );
  M1_20_F : X_LUT4
    generic map(
      INIT => X"48F4",
      LOC => "SLICE_X51Y24"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(4),
      O => N507
    );
  M1_20_G : X_LUT4
    generic map(
      INIT => X"5174",
      LOC => "SLICE_X51Y24"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(4),
      O => N508
    );
  M1_13_F : X_LUT4
    generic map(
      INIT => X"6031",
      LOC => "SLICE_X40Y26"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(3),
      O => N503
    );
  M1_13_G : X_LUT4
    generic map(
      INIT => X"0CE4",
      LOC => "SLICE_X40Y26"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(3),
      O => N504
    );
  M1_18_F : X_LUT4
    generic map(
      INIT => X"4409",
      LOC => "SLICE_X50Y25"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(3),
      O => N477
    );
  M1_18_G : X_LUT4
    generic map(
      INIT => X"22D8",
      LOC => "SLICE_X50Y25"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(3),
      O => N478
    );
  M1_19_F : X_LUT4
    generic map(
      INIT => X"5190",
      LOC => "SLICE_X42Y22"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(0),
      O => N499
    );
  M1_19_G : X_LUT4
    generic map(
      INIT => X"3D28",
      LOC => "SLICE_X42Y22"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(1),
      O => N500
    );
  M1_2_1_F : X_LUT4
    generic map(
      INIT => X"6F40",
      LOC => "SLICE_X51Y27"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(3),
      O => N533
    );
  M1_2_1_G : X_LUT4
    generic map(
      INIT => X"07E4",
      LOC => "SLICE_X51Y27"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(3),
      O => N534
    );
  M1a_2_F : X_LUT4
    generic map(
      INIT => X"3C70",
      LOC => "SLICE_X28Y29"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(1),
      O => N571
    );
  M1a_2_G : X_LUT4
    generic map(
      INIT => X"0810",
      LOC => "SLICE_X28Y29"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(1),
      O => N572
    );
  U3_Mmux_M2a_mux0000_8_SW0_F : X_LUT4
    generic map(
      INIT => X"00B7",
      LOC => "SLICE_X28Y76"
    )
    port map (
      ADR0 => U3_xpix2(0),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(2),
      O => N513
    );
  U3_Mmux_M2a_mux0000_8_SW0_G : X_LUT4
    generic map(
      INIT => X"8444",
      LOC => "SLICE_X28Y76"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(2),
      O => N514
    );
  U2_vidon_and0000261 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X20Y25"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(2),
      O => U2_vidon_and0000261_15347
    );
  U2_vidon_and0000181 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X18Y25"
    )
    port map (
      ADR0 => U2_vcs(6),
      ADR1 => U2_vcs(5),
      ADR2 => U2_vcs(7),
      ADR3 => U2_vcs(8),
      O => U2_vidon_and0000181_15361
    );
  U2_vidon_and0000651 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X23Y22"
    )
    port map (
      ADR0 => U2_vcs(5),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(3),
      O => U2_vidon_and0000651_15397
    );
  M1a_10_47_F : X_LUT4
    generic map(
      INIT => X"3A7E",
      LOC => "SLICE_X29Y29"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(0),
      O => N519
    );
  M1a_10_47_G : X_LUT4
    generic map(
      INIT => X"2107",
      LOC => "SLICE_X29Y29"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(0),
      O => N520
    );
  M1a_21_51_F : X_LUT4
    generic map(
      INIT => X"3305",
      LOC => "SLICE_X30Y21"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => M1a_12_bdd0_0,
      ADR2 => N337_0,
      ADR3 => U2_vcs(4),
      O => N461
    );
  M1a_21_51_G : X_LUT4
    generic map(
      INIT => X"157C",
      LOC => "SLICE_X30Y21"
    )
    port map (
      ADR0 => M1a_12_bdd0_0,
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(4),
      O => N462
    );
  M1a_24_27_F : X_LUT4
    generic map(
      INIT => X"EEA0",
      LOC => "SLICE_X37Y36"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => M1_21_bdd5_0,
      ADR2 => M1_22_bdd9,
      ADR3 => U2_vcs(0),
      O => N495
    );
  M1a_24_27_G : X_LUT4
    generic map(
      INIT => X"5044",
      LOC => "SLICE_X37Y36"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => M1_21_bdd5_0,
      ADR2 => M1_22_bdd9,
      ADR3 => U2_vcs(0),
      O => N496
    );
  M1a_23_59_F : X_LUT4
    generic map(
      INIT => X"44CC",
      LOC => "SLICE_X36Y35"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => M1a_23_10_0,
      ADR2 => VCC,
      ADR3 => M1_23_bdd1_0,
      O => N441
    );
  M1a_23_59_G : X_LUT4
    generic map(
      INIT => X"4033",
      LOC => "SLICE_X36Y35"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(2),
      O => N442
    );
  M1a_24_65_F : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X36Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M1_24_bdd0_0,
      ADR2 => M1a_24_27,
      ADR3 => rom1_addr(3),
      O => N445
    );
  M1a_24_65_G : X_LUT4
    generic map(
      INIT => X"10AD",
      LOC => "SLICE_X36Y37"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => rom1_addr(2),
      ADR2 => U2_vcs(0),
      ADR3 => rom1_addr(3),
      O => N446
    );
  M2a_18_30_F : X_LUT4
    generic map(
      INIT => X"37BA",
      LOC => "SLICE_X28Y70"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(3),
      O => N431
    );
  M2a_18_30_G : X_LUT4
    generic map(
      INIT => X"1135",
      LOC => "SLICE_X28Y70"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(3),
      O => N432
    );
  M2a_4_101_F : X_LUT4
    generic map(
      INIT => X"5F50",
      LOC => "SLICE_X37Y66"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => VCC,
      ADR2 => rom1_addr(4),
      ADR3 => N199_0,
      O => N393
    );
  M2a_4_101_G : X_LUT4
    generic map(
      INIT => X"F0C8",
      LOC => "SLICE_X37Y66"
    )
    port map (
      ADR0 => M2_0_bdd13_0,
      ADR1 => U2_vcs(0),
      ADR2 => rom1_addr(4),
      ADR3 => rom1_addr(2),
      O => N394
    );
  M2a_4_150_F : X_LUT4
    generic map(
      INIT => X"F8F7",
      LOC => "SLICE_X34Y67"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(2),
      ADR2 => M2_4_bdd0_0,
      ADR3 => U2_vcs(3),
      O => N385
    );
  M2a_4_150_G : X_LUT4
    generic map(
      INIT => X"88F7",
      LOC => "SLICE_X34Y67"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(3),
      O => N386
    );
  M2a_5_119_F : X_LUT4
    generic map(
      INIT => X"CCFA",
      LOC => "SLICE_X32Y68"
    )
    port map (
      ADR0 => M2a_5_54_0,
      ADR1 => M2_5_bdd0_0,
      ADR2 => N289_0,
      ADR3 => rom1_addr(3),
      O => N481
    );
  M2a_5_119_G : X_LUT4
    generic map(
      INIT => X"3027",
      LOC => "SLICE_X32Y68"
    )
    port map (
      ADR0 => rom1_addr(2),
      ADR1 => rom1_addr(3),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(0),
      O => N482
    );
  M1a_3_f5_F : X_LUT4
    generic map(
      INIT => X"7040",
      LOC => "SLICE_X33Y28"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(0),
      O => N485
    );
  M1a_3_f5_G : X_LUT4
    generic map(
      INIT => X"091C",
      LOC => "SLICE_X33Y28"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(0),
      O => N486
    );
  selector_red_0_69_F : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X23Y17"
    )
    port map (
      ADR0 => title_B_6756,
      ADR1 => title_spriteon_0,
      ADR2 => U2_vidon_and000039_0,
      ADR3 => U2_vidon_and0000117_6820,
      O => N421
    );
  selector_red_0_69_G : X_LUT4
    generic map(
      INIT => X"FCEC",
      LOC => "SLICE_X23Y17"
    )
    port map (
      ADR0 => U3_blue_and0003_0,
      ADR1 => U3_N6,
      ADR2 => U3_N7_0,
      ADR3 => selector_red_0_18_0,
      O => N422
    );
  M1a_25_362_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X33Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => N215,
      O => M1a_25_361_15865
    );
  M1a_25_361 : X_LUT4
    generic map(
      INIT => X"0D03",
      LOC => "SLICE_X33Y30"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(0),
      ADR2 => rom1_addr(3),
      ADR3 => U2_vcs(1),
      O => M1a_25_36
    );
  M1a_26_131 : X_LUT4
    generic map(
      INIT => X"C600",
      LOC => "SLICE_X34Y34"
    )
    port map (
      ADR0 => M1_21_bdd5_0,
      ADR1 => M1_22_bdd9,
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(1),
      O => M1a_26_131_15886
    );
  M1a_26_542 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X37Y34"
    )
    port map (
      ADR0 => M1_22_bdd9,
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(1),
      ADR3 => M1_21_bdd5_0,
      O => M1a_26_542_15915
    );
  M1a_26_541 : X_LUT4
    generic map(
      INIT => X"0F0E",
      LOC => "SLICE_X37Y34"
    )
    port map (
      ADR0 => M1_22_bdd9,
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(1),
      ADR3 => M1_21_bdd5_0,
      O => M1a_26_541_15922
    );
  M1_22_35_F : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X39Y30"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(3),
      ADR2 => M1_22_bdd9,
      ADR3 => U2_vcs(0),
      O => N455
    );
  M1_22_35_G : X_LUT4
    generic map(
      INIT => X"9090",
      LOC => "SLICE_X39Y30"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(3),
      ADR2 => M1_22_11_0,
      ADR3 => VCC,
      O => N456
    );
  M2_21_36_F : X_LUT4
    generic map(
      INIT => X"AAAB",
      LOC => "SLICE_X26Y58"
    )
    port map (
      ADR0 => M2_19_6_0,
      ADR1 => M1_10_bdd7_0,
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(4),
      O => N397
    );
  M2_21_36_G : X_LUT4
    generic map(
      INIT => X"AF23",
      LOC => "SLICE_X26Y58"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => M1_10_bdd4_0,
      ADR2 => M2_21_bdd0_0,
      ADR3 => M1_31_65_0,
      O => N398
    );
  M2_16_26_F : X_LUT4
    generic map(
      INIT => X"B08B",
      LOC => "SLICE_X41Y66"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(1),
      O => N581
    );
  M2_16_26_G : X_LUT4
    generic map(
      INIT => X"0242",
      LOC => "SLICE_X41Y66"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(1),
      O => N582
    );
  M2_24_91_F : X_LUT4
    generic map(
      INIT => X"D904",
      LOC => "SLICE_X44Y62"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(2),
      O => N479
    );
  M2_24_91_G : X_LUT4
    generic map(
      INIT => X"0358",
      LOC => "SLICE_X44Y62"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(2),
      O => N480
    );
  M2_1_137_F : X_LUT4
    generic map(
      INIT => X"0F11",
      LOC => "SLICE_X39Y65"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => N357_0,
      ADR2 => N321_0,
      ADR3 => U2_vcs(3),
      O => N473
    );
  M2_1_137_G : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X39Y65"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => M2_1_bdd8,
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(3),
      O => N474
    );
  M2_19_36_F : X_LUT4
    generic map(
      INIT => X"F0F1",
      LOC => "SLICE_X38Y65"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => M1_0_bdd2,
      ADR2 => M2_19_6_0,
      ADR3 => U2_vcs(4),
      O => N457
    );
  M2_19_36_G : X_LUT4
    generic map(
      INIT => X"2722",
      LOC => "SLICE_X38Y65"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => M1_12_bdd3_0,
      ADR2 => M1_0_bdd2,
      ADR3 => U2_vcs(1),
      O => N458
    );
  screenstate_sig_hill4_mux0001_4_1_F : X_LUT4
    generic map(
      INIT => X"7E01",
      LOC => "SLICE_X2Y39"
    )
    port map (
      ADR0 => screenstate_sig_hill4(2),
      ADR1 => screenstate_sig_hill4(1),
      ADR2 => screenstate_sig_hill4(0),
      ADR3 => screenstate_sig_hill4(3),
      O => N379
    );
  screenstate_sig_hill4_mux0001_4_1_G : X_LUT4
    generic map(
      INIT => X"FE01",
      LOC => "SLICE_X2Y39"
    )
    port map (
      ADR0 => screenstate_sig_hill4(2),
      ADR1 => screenstate_sig_hill4(1),
      ADR2 => screenstate_sig_hill4(0),
      ADR3 => screenstate_sig_hill4(3),
      O => N380
    );
  screenstate_sig_hill4_3 : X_FF
    generic map(
      LOC => "SLICE_X2Y39",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill4_3_DXMUX_16255,
      CE => screenstate_sig_hill4_3_CEINV_16238,
      CLK => screenstate_sig_hill4_3_CLKINV_16239,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill4(3)
    );
  M2_2_160_F : X_LUT4
    generic map(
      INIT => X"EE0F",
      LOC => "SLICE_X34Y62"
    )
    port map (
      ADR0 => rom1_addr(2),
      ADR1 => N171_0,
      ADR2 => N309,
      ADR3 => rom1_addr(3),
      O => N399
    );
  M2_2_160_G : X_LUT4
    generic map(
      INIT => X"335F",
      LOC => "SLICE_X34Y62"
    )
    port map (
      ADR0 => M2_29_bdd0,
      ADR1 => M1_0_bdd0_0,
      ADR2 => N309,
      ADR3 => rom1_addr(3),
      O => N400
    );
  M2_3_114_F : X_LUT4
    generic map(
      INIT => X"AAC0",
      LOC => "SLICE_X41Y67"
    )
    port map (
      ADR0 => N229_0,
      ADR1 => M2_3_20_0,
      ADR2 => M2_3_38_0,
      ADR3 => rom1_addr(3),
      O => N483
    );
  M2_3_114_G : X_LUT4
    generic map(
      INIT => X"A1E2",
      LOC => "SLICE_X41Y67"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(2),
      ADR3 => rom1_addr(3),
      O => N484
    );
  M2_13_21 : X_LUT4
    generic map(
      INIT => X"D001",
      LOC => "SLICE_X38Y64"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(2),
      ADR2 => rom1_addr(4),
      ADR3 => U2_vcs(0),
      O => M2_13_11
    );
  M2_13_12 : X_LUT4
    generic map(
      INIT => X"84B8",
      LOC => "SLICE_X38Y64"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(2),
      ADR2 => rom1_addr(4),
      ADR3 => U2_vcs(0),
      O => M2_13_1
    );
  U3_Mmux_M2a_mux0000_73_SW0_F : X_LUT4
    generic map(
      INIT => X"1F3F",
      LOC => "SLICE_X31Y76"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(4),
      ADR3 => U3_xpix2(0),
      O => N567
    );
  U3_Mmux_M2a_mux0000_73_SW0_G : X_LUT4
    generic map(
      INIT => X"8205",
      LOC => "SLICE_X31Y76"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(1),
      O => N568
    );
  M2_2_160_SW0_F : X_LUT4
    generic map(
      INIT => X"FFE4",
      LOC => "SLICE_X32Y70"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => M2_2_bdd5_0,
      ADR2 => N359_0,
      ADR3 => U2_vcs(4),
      O => N429
    );
  M2_2_160_SW0_G : X_LUT4
    generic map(
      INIT => X"FFFB",
      LOC => "SLICE_X32Y70"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => M2_0_bdd13_0,
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(4),
      O => N430
    );
  selector_green_1_25_SW02 : X_LUT4
    generic map(
      INIT => X"008C",
      LOC => "SLICE_X17Y19"
    )
    port map (
      ADR0 => U3_N3,
      ADR1 => U3_N7_0,
      ADR2 => U3_spriteonB5_0,
      ADR3 => U3_blue_and0003_0,
      O => selector_green_1_25_SW01_16524
    );
  selector_green_1_25_SW01 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X17Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_N7_0,
      ADR2 => VCC,
      ADR3 => U3_blue_and0003_0,
      O => selector_green_1_25_SW0
    );
  U3_Mmux_M2_mux0000_8_SW0_F : X_LUT4
    generic map(
      INIT => X"5650",
      LOC => "SLICE_X44Y60"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U3_xpix2(0),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(4),
      O => N433
    );
  U3_Mmux_M2_mux0000_8_SW0_G : X_LUT4
    generic map(
      INIT => X"73D3",
      LOC => "SLICE_X44Y60"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(3),
      O => N434
    );
  x7_Mmux_digit_4 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X64Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => x7_clkdiv(18),
      ADR2 => U3_tank2_angle_calc(4),
      ADR3 => U3_tank2_angle_calc(0),
      O => x7_Mmux_digit_4_16575
    );
  x7_Mmux_digit_3 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X64Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => x7_clkdiv(18),
      ADR2 => U3_tank1_angle_calc(4),
      ADR3 => U3_tank1_angle_calc(0),
      O => x7_Mmux_digit_3_16583
    );
  U3_spriteonGrnd_and0000232 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X16Y26"
    )
    port map (
      ADR0 => U2_vcs(6),
      ADR1 => U2_vcs(8),
      ADR2 => U2_vcs(7),
      ADR3 => VCC,
      O => U3_spriteonGrnd_and0000232_16601
    );
  U3_spriteonGrnd_and0000231 : X_LUT4
    generic map(
      INIT => X"C080",
      LOC => "SLICE_X16Y26"
    )
    port map (
      ADR0 => U2_vcs(6),
      ADR1 => U2_vcs(8),
      ADR2 => U2_vcs(7),
      ADR3 => U2_vcs(5),
      O => U3_spriteonGrnd_and0000231_16608
    );
  U3_spriteonGrnd_and0000471 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X25Y30"
    )
    port map (
      ADR0 => U2_hcs(0),
      ADR1 => U2_hcs(2),
      ADR2 => U2_hcs(1),
      ADR3 => U2_hcs(3),
      O => U3_spriteonGrnd_and0000471_16633
    );
  U3_spriteonB3_and000020_SW0_F : X_LUT4
    generic map(
      INIT => X"3FFF",
      LOC => "SLICE_X14Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(4),
      ADR2 => U2_hcs(5),
      ADR3 => U2_hcs(3),
      O => N411
    );
  U3_spriteonB3_and000020_SW0_G : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X14Y26"
    )
    port map (
      ADR0 => U2_hcs(7),
      ADR1 => U3_spriteonB3_cmp_le0000128_6908,
      ADR2 => U2_hcs(5),
      ADR3 => U2_hcs(8),
      O => N412
    );
  M1a_9_30_F : X_LUT4
    generic map(
      INIT => X"3E78",
      LOC => "SLICE_X29Y28"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(0),
      O => N425
    );
  M1a_9_30_G : X_LUT4
    generic map(
      INIT => X"0702",
      LOC => "SLICE_X29Y28"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(0),
      O => N426
    );
  M2a_7_72_F : X_LUT4
    generic map(
      INIT => X"F0EE",
      LOC => "SLICE_X32Y71"
    )
    port map (
      ADR0 => M2a_7_17_0,
      ADR1 => N285_0,
      ADR2 => M2_7_bdd0_0,
      ADR3 => rom1_addr(3),
      O => N467
    );
  M2a_7_72_G : X_LUT4
    generic map(
      INIT => X"5245",
      LOC => "SLICE_X32Y71"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => rom1_addr(2),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(0),
      O => N468
    );
  M2_6_70_F : X_LUT4
    generic map(
      INIT => X"FF88",
      LOC => "SLICE_X33Y75"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => M2_10_bdd1_0,
      ADR2 => VCC,
      ADR3 => M2_6_31,
      O => N391
    );
  M2_6_70_G : X_LUT4
    generic map(
      INIT => X"1D1D",
      LOC => "SLICE_X33Y75"
    )
    port map (
      ADR0 => M2_6_bdd0,
      ADR1 => rom1_addr(4),
      ADR2 => M1_25_bdd0_0,
      ADR3 => VCC,
      O => N392
    );
  M2_7_76_F : X_LUT4
    generic map(
      INIT => X"FFA0",
      LOC => "SLICE_X38Y68"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => VCC,
      ADR2 => M2_10_bdd1_0,
      ADR3 => M2_7_35_0,
      O => N389
    );
  M2_7_76_G : X_LUT4
    generic map(
      INIT => X"3535",
      LOC => "SLICE_X38Y68"
    )
    port map (
      ADR0 => M2_7_bdd0_0,
      ADR1 => M1_12_bdd3_0,
      ADR2 => rom1_addr(4),
      ADR3 => VCC,
      O => N390
    );
  M2_8_71_F : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X33Y64"
    )
    port map (
      ADR0 => M2_8_bdd1_0,
      ADR1 => M2_8_25_0,
      ADR2 => M2_8_16_0,
      ADR3 => rom1_addr(4),
      O => N381
    );
  M2_8_71_G : X_LUT4
    generic map(
      INIT => X"05F5",
      LOC => "SLICE_X33Y64"
    )
    port map (
      ADR0 => M2_8_bdd0_0,
      ADR1 => VCC,
      ADR2 => rom1_addr(4),
      ADR3 => M1_11_bdd3_0,
      O => N382
    );
  M2a_6_42_SW0_F : X_LUT4
    generic map(
      INIT => X"33A8",
      LOC => "SLICE_X33Y72"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(0),
      ADR2 => M2_0_bdd7_0,
      ADR3 => rom1_addr(4),
      O => N427
    );
  M2a_6_42_SW0_G : X_LUT4
    generic map(
      INIT => X"CF0A",
      LOC => "SLICE_X33Y72"
    )
    port map (
      ADR0 => M2_0_bdd11,
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(2),
      ADR3 => rom1_addr(4),
      O => N428
    );
  M2_9_109_SW0_F : X_LUT4
    generic map(
      INIT => X"0022",
      LOC => "SLICE_X42Y67"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => M2_0_bdd7_0,
      ADR2 => VCC,
      ADR3 => U2_vcs(0),
      O => N463
    );
  M2_9_109_SW0_G : X_LUT4
    generic map(
      INIT => X"1440",
      LOC => "SLICE_X42Y67"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => M2_0_bdd7_0,
      ADR2 => M2_0_bdd13_0,
      ADR3 => U2_vcs(0),
      O => N464
    );
  M1a_20_F : X_LUT4
    generic map(
      INIT => X"778A",
      LOC => "SLICE_X31Y24"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(3),
      O => N531
    );
  M1a_20_G : X_LUT4
    generic map(
      INIT => X"4002",
      LOC => "SLICE_X31Y24"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(3),
      O => N532
    );
  M2a_11_F : X_LUT4
    generic map(
      INIT => X"D050",
      LOC => "SLICE_X30Y75"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(0),
      O => N583
    );
  M2a_11_G : X_LUT4
    generic map(
      INIT => X"1417",
      LOC => "SLICE_X30Y75"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(0),
      O => N584
    );
  M2a_13_F : X_LUT4
    generic map(
      INIT => X"437E",
      LOC => "SLICE_X29Y76"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(4),
      O => N587
    );
  M2a_13_G : X_LUT4
    generic map(
      INIT => X"117D",
      LOC => "SLICE_X29Y76"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(4),
      O => N588
    );
  M2a_14_F : X_LUT4
    generic map(
      INIT => X"537E",
      LOC => "SLICE_X30Y73"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(0),
      O => N577
    );
  M2a_14_G : X_LUT4
    generic map(
      INIT => X"1735",
      LOC => "SLICE_X30Y73"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(0),
      O => N578
    );
  M2a_30_F : X_LUT4
    generic map(
      INIT => X"2ECC",
      LOC => "SLICE_X26Y70"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(2),
      O => N569
    );
  M2a_30_G : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X26Y70"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(2),
      O => N570
    );
  M2a_8_21_SW02 : X_LUT4
    generic map(
      INIT => X"0FFF",
      LOC => "SLICE_X31Y75"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs(1),
      ADR3 => M2_0_bdd13_0,
      O => M2a_8_21_SW01_17275
    );
  M2a_8_21_SW01 : X_LUT4
    generic map(
      INIT => X"FF05",
      LOC => "SLICE_X31Y75"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => VCC,
      ADR2 => M2_0_bdd7_0,
      ADR3 => U2_vcs(1),
      O => M2a_8_21_SW0
    );
  U3_C1_not00014 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X26Y48"
    )
    port map (
      ADR0 => U3_C1(3),
      ADR1 => U3_C1(2),
      ADR2 => U3_C1(5),
      ADR3 => U3_C1(4),
      O => U3_C1_not00014_O_pack_1
    );
  U3_C1_not000127 : X_LUT4
    generic map(
      INIT => X"AAA8",
      LOC => "SLICE_X26Y48"
    )
    port map (
      ADR0 => U3_leftBTN_inv1_inv1_0,
      ADR1 => U3_C1_not000110_0,
      ADR2 => U3_C1_not00015_0,
      ADR3 => U3_C1_not00014_O,
      O => U3_C1_not000127_17308
    );
  U3_C1_not000147 : X_LUT4
    generic map(
      INIT => X"0303",
      LOC => "SLICE_X27Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_C1(4),
      ADR2 => U3_C1(3),
      ADR3 => VCC,
      O => U3_C1_not000147_O_pack_1
    );
  U3_C1_not000152 : X_LUT4
    generic map(
      INIT => X"1030",
      LOC => "SLICE_X27Y50"
    )
    port map (
      ADR0 => U3_C1(0),
      ADR1 => U3_C1(2),
      ADR2 => U3_C1_not000147_O,
      ADR3 => U3_C1(1),
      O => U3_C1_not000152_17332
    );
  screenstate_Madd_sig_hill1_addsub0000_xor_7_111 : X_LUT4
    generic map(
      INIT => X"FCFC",
      LOC => "SLICE_X14Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => screenstate_sig_hill1(2),
      ADR2 => screenstate_sig_hill1(1),
      ADR3 => VCC,
      O => screenstate_N3_pack_2
    );
  screenstate_Madd_sig_hill1_addsub0000_xor_5_11 : X_LUT4
    generic map(
      INIT => X"6AAA",
      LOC => "SLICE_X14Y61"
    )
    port map (
      ADR0 => screenstate_sig_hill1(5),
      ADR1 => screenstate_sig_hill1(3),
      ADR2 => screenstate_N3,
      ADR3 => screenstate_sig_hill1(4),
      O => screenstate_sig_hill1_addsub0000(5)
    );
  screenstate_sig_hill1_5 : X_FF
    generic map(
      LOC => "SLICE_X14Y61",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill1_5_DXMUX_17363,
      CE => screenstate_sig_hill1_5_CEINV_17345,
      CLK => screenstate_sig_hill1_5_CLKINV_17346,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill1(5)
    );
  screenstate_Madd_sig_hill1_addsub0000_xor_6_111 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X15Y61"
    )
    port map (
      ADR0 => screenstate_sig_hill1(4),
      ADR1 => screenstate_N3,
      ADR2 => screenstate_sig_hill1(3),
      ADR3 => screenstate_sig_hill1(5),
      O => screenstate_N13_pack_2
    );
  screenstate_Madd_sig_hill1_addsub0000_xor_6_12 : X_LUT4
    generic map(
      INIT => X"F00F",
      LOC => "SLICE_X15Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => screenstate_sig_hill1(6),
      ADR3 => screenstate_N13,
      O => screenstate_sig_hill1_addsub0000(6)
    );
  screenstate_sig_hill1_6 : X_FF
    generic map(
      LOC => "SLICE_X15Y61",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill1_6_DXMUX_17396,
      CE => screenstate_sig_hill1_6_CEINV_17378,
      CLK => screenstate_sig_hill1_6_CLKINV_17379,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill1(6)
    );
  U3_C1_not000183 : X_LUT4
    generic map(
      INIT => X"5D5F",
      LOC => "SLICE_X27Y51"
    )
    port map (
      ADR0 => U3_C1(7),
      ADR1 => U3_C1_not000152_0,
      ADR2 => U3_C1(6),
      ADR3 => U3_C1(5),
      O => U3_C1_not000183_O_pack_1
    );
  U3_C1_not0001144 : X_LUT4
    generic map(
      INIT => X"5540",
      LOC => "SLICE_X27Y51"
    )
    port map (
      ADR0 => who_present_state_FSM_FFd2_6938,
      ADR1 => U3_C1_not0001105_0,
      ADR2 => U3_C1_not000183_O,
      ADR3 => U3_C1_not000127_0,
      O => U3_C1_not0001
    );
  nes_scalar_next_cmp_eq000030 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X65Y9"
    )
    port map (
      ADR0 => nes_scalar_next_cmp_eq000010_0,
      ADR1 => nes_scalar_reg(9),
      ADR2 => nes_scalar_next_cmp_eq000021_0,
      ADR3 => nes_scalar_reg(8),
      O => nes_scalar_next_cmp_eq0000_pack_1
    );
  nes_counter_reg_not00011 : X_LUT4
    generic map(
      INIT => X"FF80",
      LOC => "SLICE_X65Y9"
    )
    port map (
      ADR0 => nes_counter_reg(4),
      ADR1 => nes_N11_0,
      ADR2 => nes_counter_reg(2),
      ADR3 => nes_scalar_next_cmp_eq0000,
      O => nes_counter_reg_not0001
    );
  nes_counter_reg_cmp_eq0000112 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X66Y9"
    )
    port map (
      ADR0 => nes_counter_reg(7),
      ADR1 => nes_counter_reg(1),
      ADR2 => nes_counter_reg(3),
      ADR3 => nes_counter_reg(0),
      O => nes_counter_reg_cmp_eq0000112_pack_1
    );
  nes_counter_reg_cmp_eq0000126 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X66Y9"
    )
    port map (
      ADR0 => VCC,
      ADR1 => nes_counter_reg_cmp_eq0000125_6946,
      ADR2 => nes_counter_reg_cmp_eq0000112_6947,
      ADR3 => VCC,
      O => nes_N11
    );
  U3_C2_not000150 : X_LUT4
    generic map(
      INIT => X"0103",
      LOC => "SLICE_X19Y49"
    )
    port map (
      ADR0 => U3_C2(6),
      ADR1 => U3_C2(8),
      ADR2 => U3_C2(7),
      ADR3 => U3_C2(5),
      O => U3_C2_not000150_O_pack_1
    );
  U3_C2_not000164 : X_LUT4
    generic map(
      INIT => X"0A02",
      LOC => "SLICE_X19Y49"
    )
    port map (
      ADR0 => sig_gameRight,
      ADR1 => U3_C2(9),
      ADR2 => U3_leftBTN_inv1_inv1_0,
      ADR3 => U3_C2_not000150_O,
      O => U3_C2_not000164_17494
    );
  U2_vcs_cmp_eq0000 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X14Y31"
    )
    port map (
      ADR0 => U2_N2_0,
      ADR1 => U2_vcs(1),
      ADR2 => N161_0,
      ADR3 => U2_vcs(0),
      O => U2_vcs_cmp_eq0000_pack_1
    );
  U2_Mcount_vcs_eqn_51 : X_LUT4
    generic map(
      INIT => X"0A0A",
      LOC => "SLICE_X14Y31"
    )
    port map (
      ADR0 => U2_Result(5),
      ADR1 => VCC,
      ADR2 => U2_vcs_cmp_eq0000_6959,
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_5
    );
  U2_vcs_5 : X_FF
    generic map(
      LOC => "SLICE_X14Y31",
      INIT => '0'
    )
    port map (
      I => U2_vcs_5_DXMUX_17599,
      CE => U2_vcs_5_CEINV_17580,
      CLK => U2_vcs_5_CLKINV_17581,
      SET => GND,
      RST => U2_vcs_5_FFX_RSTAND_17605,
      O => U2_vcs(5)
    );
  U2_vcs_5_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X14Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => U2_vcs_5_FFX_RSTAND_17605
    );
  U3_tank1_angle_calc_cmp_eq0001 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X52Y60"
    )
    port map (
      ADR0 => U3_tank1_angle_calc(1),
      ADR1 => N146_0,
      ADR2 => U3_N36_0,
      ADR3 => U3_tank1_angle_calc(3),
      O => U3_tank1_angle_calc_cmp_eq0001_pack_1
    );
  U3_tank1_angle_calc_mux0004_0_1 : X_LUT4
    generic map(
      INIT => X"0078",
      LOC => "SLICE_X52Y60"
    )
    port map (
      ADR0 => U3_Madd_tank1_angle_calc_addsub0000_cy_5_0,
      ADR1 => U3_tank1_angle_calc(6),
      ADR2 => U3_tank1_angle_calc(7),
      ADR3 => U3_tank1_angle_calc_cmp_eq0001_6154,
      O => U3_tank1_angle_calc_mux0004(0)
    );
  U3_C2_not00011 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X21Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_C2(3),
      ADR3 => U3_C2(5),
      O => U3_C2_not00011_O_pack_1
    );
  U3_C2_not00016 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X21Y51"
    )
    port map (
      ADR0 => U3_C2(2),
      ADR1 => U3_C2(4),
      ADR2 => U3_C2(1),
      ADR3 => U3_C2_not00011_O,
      O => U3_C2_not00016_17652
    );
  screenstate_sig_hill4_mux0001_1_181 : X_LUT4
    generic map(
      INIT => X"E4CC",
      LOC => "SLICE_X2Y38"
    )
    port map (
      ADR0 => screenstate_sig_hill4_mux0001_1_115_0,
      ADR1 => N154_0,
      ADR2 => N155_0,
      ADR3 => screenstate_sig_hill4_mux0001_1_128_0,
      O => screenstate_sig_hill4_mux0001_1_181_O_pack_2
    );
  screenstate_sig_hill4_mux0001_1_1128 : X_LUT4
    generic map(
      INIT => X"EC44",
      LOC => "SLICE_X2Y38"
    )
    port map (
      ADR0 => screenstate_sig_hill4(4),
      ADR1 => screenstate_sig_hill4(6),
      ADR2 => screenstate_sig_hill4(5),
      ADR3 => screenstate_sig_hill4_mux0001_1_181_O,
      O => screenstate_sig_hill4_mux0001_1_Q
    );
  screenstate_sig_hill4_6 : X_FF
    generic map(
      LOC => "SLICE_X2Y38",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill4_6_DXMUX_17683,
      CE => screenstate_sig_hill4_6_CEINV_17667,
      CLK => screenstate_sig_hill4_6_CLKINV_17668,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill4(6)
    );
  U3_tank1_angle_calc_and00003 : X_LUT4
    generic map(
      INIT => X"0033",
      LOC => "SLICE_X52Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_tank1_angle_calc(3),
      ADR2 => VCC,
      ADR3 => U3_tank1_angle_calc(4),
      O => U3_tank1_angle_calc_and00003_O_pack_1
    );
  U3_tank1_angle_calc_and000034 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X52Y58"
    )
    port map (
      ADR0 => U3_tank1_angle_calc_and000021_0,
      ADR1 => U3_N36_0,
      ADR2 => U3_tank1_angle_calc(6),
      ADR3 => U3_tank1_angle_calc_and00003_O,
      O => U3_tank1_angle_calc_and0000
    );
  screenstate_Mcount_sig_hill3_eqn_0121 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X3Y19"
    )
    port map (
      ADR0 => screenstate_sig_hill3(3),
      ADR1 => screenstate_sig_hill3(2),
      ADR2 => screenstate_sig_hill3(4),
      ADR3 => screenstate_sig_hill3(5),
      O => screenstate_Mcount_sig_hill3_eqn_0121_pack_2
    );
  screenstate_Mcount_sig_hill3_eqn_21 : X_LUT4
    generic map(
      INIT => X"F0A0",
      LOC => "SLICE_X3Y19"
    )
    port map (
      ADR0 => screenstate_Mcount_sig_hill3_eqn_018_6969,
      ADR1 => VCC,
      ADR2 => screenstate_Result(2),
      ADR3 => screenstate_Mcount_sig_hill3_eqn_0121_6970,
      O => screenstate_Mcount_sig_hill3_eqn_2
    );
  screenstate_sig_hill3_2 : X_FF
    generic map(
      LOC => "SLICE_X3Y19",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill3_2_DXMUX_17740,
      CE => screenstate_sig_hill3_2_CEINV_17723,
      CLK => screenstate_sig_hill3_2_CLKINV_17724,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill3(2)
    );
  screenstate_Mcount_sig_hill3_eqn_018 : X_LUT4
    generic map(
      INIT => X"FFBF",
      LOC => "SLICE_X2Y16"
    )
    port map (
      ADR0 => screenstate_sig_hill3(7),
      ADR1 => screenstate_sig_hill3(0),
      ADR2 => screenstate_sig_hill3(1),
      ADR3 => screenstate_sig_hill3(6),
      O => screenstate_Mcount_sig_hill3_eqn_018_pack_2
    );
  screenstate_Mcount_sig_hill3_eqn_71 : X_LUT4
    generic map(
      INIT => X"AA88",
      LOC => "SLICE_X2Y16"
    )
    port map (
      ADR0 => screenstate_Result(7),
      ADR1 => screenstate_Mcount_sig_hill3_eqn_0121_6970,
      ADR2 => VCC,
      ADR3 => screenstate_Mcount_sig_hill3_eqn_018_6969,
      O => screenstate_Mcount_sig_hill3_eqn_7
    );
  screenstate_sig_hill3_7 : X_FF
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill3_7_DXMUX_17773,
      CE => screenstate_sig_hill3_7_CEINV_17756,
      CLK => screenstate_sig_hill3_7_CLKINV_17757,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill3(7)
    );
  screenstate_sig_hill4_mux0001_0_41 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X3Y38"
    )
    port map (
      ADR0 => screenstate_sig_hill4(3),
      ADR1 => screenstate_sig_hill4(0),
      ADR2 => screenstate_sig_hill4(1),
      ADR3 => screenstate_sig_hill4(2),
      O => screenstate_sig_hill4_mux0001_0_bdd2_pack_1
    );
  U3_Madd_tank1_angle_calc_addsub0000_cy_3_11 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X54Y61"
    )
    port map (
      ADR0 => U3_tank1_angle_calc(1),
      ADR1 => U3_tank1_angle_calc(0),
      ADR2 => U3_tank1_angle_calc(2),
      ADR3 => U3_tank1_angle_calc(3),
      O => U3_Madd_tank1_angle_calc_addsub0000_cy_3_pack_1
    );
  U3_Madd_tank1_angle_calc_addsub0000_cy_5_11 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X54Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_tank1_angle_calc(5),
      ADR2 => U3_Madd_tank1_angle_calc_addsub0000_cy_3_Q,
      ADR3 => U3_tank1_angle_calc(4),
      O => U3_Madd_tank1_angle_calc_addsub0000_cy_5_Q
    );
  nes_a_reg_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X66Y12"
    )
    port map (
      ADR0 => nes_counter_reg(9),
      ADR1 => N4_0,
      ADR2 => nes_counter_reg(8),
      ADR3 => nes_counter_reg(0),
      O => nes_N0_pack_1
    );
  nes_up_reg_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X66Y12"
    )
    port map (
      ADR0 => nes_counter_reg(3),
      ADR1 => nes_counter_reg(2),
      ADR2 => nes_counter_reg(1),
      ADR3 => nes_N0,
      O => nes_up_reg_cmp_eq0000
    );
  U3_Madd_tank2_angle_calc_addsub0000_cy_3_11 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X52Y62"
    )
    port map (
      ADR0 => U3_tank2_angle_calc(1),
      ADR1 => U3_tank2_angle_calc(0),
      ADR2 => U3_tank2_angle_calc(3),
      ADR3 => U3_tank2_angle_calc(2),
      O => U3_Madd_tank2_angle_calc_addsub0000_cy_3_pack_1
    );
  U3_Madd_tank2_angle_calc_addsub0000_cy_5_11 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X52Y62"
    )
    port map (
      ADR0 => U3_tank2_angle_calc(4),
      ADR1 => U3_tank2_angle_calc(5),
      ADR2 => VCC,
      ADR3 => U3_Madd_tank2_angle_calc_addsub0000_cy_3_Q,
      O => U3_Madd_tank2_angle_calc_addsub0000_cy_5_Q
    );
  nes_Mcount_counter_reg_eqn_01 : X_LUT4
    generic map(
      INIT => X"4CCC",
      LOC => "SLICE_X65Y7"
    )
    port map (
      ADR0 => nes_counter_reg(4),
      ADR1 => nes_Result(0),
      ADR2 => nes_counter_reg(2),
      ADR3 => nes_N11_0,
      O => nes_Mcount_counter_reg_eqn_0
    );
  nes_counter_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X65Y7",
      INIT => '0'
    )
    port map (
      I => nes_counter_reg_1_DYMUX_17954,
      CE => nes_counter_reg_1_CEINV_17944,
      CLK => nes_counter_reg_1_CLKINV_17945,
      SET => GND,
      RST => nes_counter_reg_1_SRINV_17946,
      O => nes_counter_reg(0)
    );
  nes_Mcount_counter_reg_eqn_11 : X_LUT4
    generic map(
      INIT => X"7F00",
      LOC => "SLICE_X65Y7"
    )
    port map (
      ADR0 => nes_counter_reg(4),
      ADR1 => nes_N11_0,
      ADR2 => nes_counter_reg(2),
      ADR3 => nes_Result(1),
      O => nes_Mcount_counter_reg_eqn_1
    );
  nes_counter_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X65Y7",
      INIT => '0'
    )
    port map (
      I => nes_counter_reg_1_DXMUX_17969,
      CE => nes_counter_reg_1_CEINV_17944,
      CLK => nes_counter_reg_1_CLKINV_17945,
      SET => GND,
      RST => nes_counter_reg_1_SRINV_17946,
      O => nes_counter_reg(1)
    );
  nes_Mcount_counter_reg_eqn_21 : X_LUT4
    generic map(
      INIT => X"7F00",
      LOC => "SLICE_X66Y6"
    )
    port map (
      ADR0 => nes_counter_reg(2),
      ADR1 => nes_N11_0,
      ADR2 => nes_counter_reg(4),
      ADR3 => nes_Result(2),
      O => nes_Mcount_counter_reg_eqn_2
    );
  nes_counter_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X66Y6",
      INIT => '0'
    )
    port map (
      I => nes_counter_reg_3_DYMUX_18000,
      CE => nes_counter_reg_3_CEINV_17990,
      CLK => nes_counter_reg_3_CLKINV_17991,
      SET => GND,
      RST => nes_counter_reg_3_SRINV_17992,
      O => nes_counter_reg(2)
    );
  nes_Mcount_counter_reg_eqn_31 : X_LUT4
    generic map(
      INIT => X"2AAA",
      LOC => "SLICE_X66Y6"
    )
    port map (
      ADR0 => nes_Result(3),
      ADR1 => nes_N11_0,
      ADR2 => nes_counter_reg(4),
      ADR3 => nes_counter_reg(2),
      O => nes_Mcount_counter_reg_eqn_3
    );
  nes_counter_reg_3 : X_FF
    generic map(
      LOC => "SLICE_X66Y6",
      INIT => '0'
    )
    port map (
      I => nes_counter_reg_3_DXMUX_18015,
      CE => nes_counter_reg_3_CEINV_17990,
      CLK => nes_counter_reg_3_CLKINV_17991,
      SET => GND,
      RST => nes_counter_reg_3_SRINV_17992,
      O => nes_counter_reg(3)
    );
  nes_Mcount_counter_reg_eqn_41 : X_LUT4
    generic map(
      INIT => X"7F00",
      LOC => "SLICE_X64Y11"
    )
    port map (
      ADR0 => nes_counter_reg(4),
      ADR1 => nes_N11_0,
      ADR2 => nes_counter_reg(2),
      ADR3 => nes_Result(4),
      O => nes_Mcount_counter_reg_eqn_4
    );
  nes_counter_reg_4 : X_FF
    generic map(
      LOC => "SLICE_X64Y11",
      INIT => '0'
    )
    port map (
      I => nes_counter_reg_5_DYMUX_18046,
      CE => nes_counter_reg_5_CEINV_18036,
      CLK => nes_counter_reg_5_CLKINV_18037,
      SET => GND,
      RST => nes_counter_reg_5_SRINV_18038,
      O => nes_counter_reg(4)
    );
  nes_Mcount_counter_reg_eqn_51 : X_LUT4
    generic map(
      INIT => X"4CCC",
      LOC => "SLICE_X64Y11"
    )
    port map (
      ADR0 => nes_counter_reg(4),
      ADR1 => nes_Result(5),
      ADR2 => nes_counter_reg(2),
      ADR3 => nes_N11_0,
      O => nes_Mcount_counter_reg_eqn_5
    );
  nes_counter_reg_5 : X_FF
    generic map(
      LOC => "SLICE_X64Y11",
      INIT => '0'
    )
    port map (
      I => nes_counter_reg_5_DXMUX_18061,
      CE => nes_counter_reg_5_CEINV_18036,
      CLK => nes_counter_reg_5_CLKINV_18037,
      SET => GND,
      RST => nes_counter_reg_5_SRINV_18038,
      O => nes_counter_reg(5)
    );
  nes_Mcount_counter_reg_eqn_91 : X_LUT4
    generic map(
      INIT => X"70F0",
      LOC => "SLICE_X67Y11"
    )
    port map (
      ADR0 => nes_N11_0,
      ADR1 => nes_counter_reg(2),
      ADR2 => nes_Result(9),
      ADR3 => nes_counter_reg(4),
      O => nes_Mcount_counter_reg_eqn_9
    );
  nes_counter_reg_9 : X_FF
    generic map(
      LOC => "SLICE_X67Y11",
      INIT => '0'
    )
    port map (
      I => nes_counter_reg_9_DXMUX_18153,
      CE => nes_counter_reg_9_CEINV_18128,
      CLK => nes_counter_reg_9_CLKINV_18129,
      SET => GND,
      RST => nes_counter_reg_9_SRINV_18130,
      O => nes_counter_reg(9)
    );
  screenstate_Madd_sig_hill1_addsub0000_xor_3_11 : X_LUT4
    generic map(
      INIT => X"0F3C",
      LOC => "SLICE_X15Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => screenstate_sig_hill1(1),
      ADR2 => screenstate_sig_hill1(3),
      ADR3 => screenstate_sig_hill1(2),
      O => screenstate_sig_hill1_addsub0000(3)
    );
  screenstate_sig_hill1_3 : X_FF
    generic map(
      LOC => "SLICE_X15Y60",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill1_4_DYMUX_18182,
      CE => screenstate_sig_hill1_4_CEINV_18172,
      CLK => screenstate_sig_hill1_4_CLKINV_18173,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill1(3)
    );
  screenstate_Madd_sig_hill1_addsub0000_xor_4_11 : X_LUT4
    generic map(
      INIT => X"5A6A",
      LOC => "SLICE_X15Y60"
    )
    port map (
      ADR0 => screenstate_sig_hill1(4),
      ADR1 => screenstate_sig_hill1(1),
      ADR2 => screenstate_sig_hill1(3),
      ADR3 => screenstate_sig_hill1(2),
      O => screenstate_sig_hill1_addsub0000(4)
    );
  screenstate_sig_hill1_4 : X_FF
    generic map(
      LOC => "SLICE_X15Y60",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill1_4_DXMUX_18194,
      CE => screenstate_sig_hill1_4_CEINV_18172,
      CLK => screenstate_sig_hill1_4_CLKINV_18173,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill1(4)
    );
  screenstate_Madd_sig_hill1_addsub0000_xor_7_11 : X_LUT4
    generic map(
      INIT => X"BB44",
      LOC => "SLICE_X14Y60"
    )
    port map (
      ADR0 => screenstate_N13,
      ADR1 => screenstate_sig_hill1(6),
      ADR2 => VCC,
      ADR3 => screenstate_sig_hill1(7),
      O => screenstate_sig_hill1_addsub0000(7)
    );
  screenstate_sig_hill1_7 : X_FF
    generic map(
      LOC => "SLICE_X14Y60",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill1_7_DYMUX_18215,
      CE => screenstate_sig_hill1_7_CEINV_18205,
      CLK => screenstate_sig_hill1_7_CLKINV_18206,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill1(7)
    );
  screenstate_Madd_sig_hill2_addsub0000_xor_4_11 : X_LUT4
    generic map(
      INIT => X"3636",
      LOC => "SLICE_X18Y32"
    )
    port map (
      ADR0 => screenstate_sig_hill2(3),
      ADR1 => screenstate_sig_hill2(4),
      ADR2 => screenstate_sig_hill2(2),
      ADR3 => VCC,
      O => screenstate_sig_hill2_addsub0000(4)
    );
  screenstate_sig_hill2_4 : X_FF
    generic map(
      LOC => "SLICE_X18Y32",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill2_5_DYMUX_18241,
      CE => screenstate_sig_hill2_5_CEINV_18231,
      CLK => screenstate_sig_hill2_5_CLKINV_18232,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill2(4)
    );
  screenstate_Madd_sig_hill2_addsub0000_xor_5_11 : X_LUT4
    generic map(
      INIT => X"37C8",
      LOC => "SLICE_X18Y32"
    )
    port map (
      ADR0 => screenstate_sig_hill2(3),
      ADR1 => screenstate_sig_hill2(4),
      ADR2 => screenstate_sig_hill2(2),
      ADR3 => screenstate_sig_hill2(5),
      O => screenstate_sig_hill2_addsub0000(5)
    );
  screenstate_sig_hill2_5 : X_FF
    generic map(
      LOC => "SLICE_X18Y32",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill2_5_DXMUX_18253,
      CE => screenstate_sig_hill2_5_CEINV_18231,
      CLK => screenstate_sig_hill2_5_CLKINV_18232,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill2(5)
    );
  screenstate_Mcount_sig_hill3_eqn_01 : X_LUT4
    generic map(
      INIT => X"E0E0",
      LOC => "SLICE_X2Y14"
    )
    port map (
      ADR0 => screenstate_Mcount_sig_hill3_eqn_0121_6970,
      ADR1 => screenstate_Mcount_sig_hill3_eqn_018_6969,
      ADR2 => screenstate_Result(0),
      ADR3 => VCC,
      O => screenstate_Mcount_sig_hill3_eqn_0
    );
  screenstate_sig_hill3_0 : X_FF
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill3_1_DYMUX_18278,
      CE => screenstate_sig_hill3_1_CEINV_18268,
      CLK => screenstate_sig_hill3_1_CLKINV_18269,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill3(0)
    );
  screenstate_Mcount_sig_hill3_eqn_11 : X_LUT4
    generic map(
      INIT => X"CC88",
      LOC => "SLICE_X2Y14"
    )
    port map (
      ADR0 => screenstate_Mcount_sig_hill3_eqn_0121_6970,
      ADR1 => screenstate_Result(1),
      ADR2 => VCC,
      ADR3 => screenstate_Mcount_sig_hill3_eqn_018_6969,
      O => screenstate_Mcount_sig_hill3_eqn_1
    );
  screenstate_sig_hill3_1 : X_FF
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill3_1_DXMUX_18291,
      CE => screenstate_sig_hill3_1_CEINV_18268,
      CLK => screenstate_sig_hill3_1_CLKINV_18269,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill3(1)
    );
  screenstate_Madd_sig_hill2_addsub0000_xor_7_11 : X_LUT4
    generic map(
      INIT => X"6AAA",
      LOC => "SLICE_X20Y32"
    )
    port map (
      ADR0 => screenstate_sig_hill2(7),
      ADR1 => screenstate_sig_hill2(5),
      ADR2 => screenstate_N30,
      ADR3 => screenstate_sig_hill2(6),
      O => screenstate_sig_hill2_addsub0000(7)
    );
  screenstate_sig_hill2_7 : X_FF
    generic map(
      LOC => "SLICE_X20Y32",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill2_7_DYMUX_18312,
      CE => screenstate_sig_hill2_7_CEINV_18303,
      CLK => screenstate_sig_hill2_7_CLKINV_18304,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill2(7)
    );
  screenstate_Mcount_sig_hill3_eqn_31 : X_LUT4
    generic map(
      INIT => X"AAA0",
      LOC => "SLICE_X2Y17"
    )
    port map (
      ADR0 => screenstate_Result(3),
      ADR1 => VCC,
      ADR2 => screenstate_Mcount_sig_hill3_eqn_0121_6970,
      ADR3 => screenstate_Mcount_sig_hill3_eqn_018_6969,
      O => screenstate_Mcount_sig_hill3_eqn_3
    );
  screenstate_sig_hill3_3 : X_FF
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill3_6_DYMUX_18337,
      CE => screenstate_sig_hill3_6_CEINV_18327,
      CLK => screenstate_sig_hill3_6_CLKINV_18328,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill3(3)
    );
  screenstate_Mcount_sig_hill3_eqn_61 : X_LUT4
    generic map(
      INIT => X"EE00",
      LOC => "SLICE_X2Y17"
    )
    port map (
      ADR0 => screenstate_Mcount_sig_hill3_eqn_0121_6970,
      ADR1 => screenstate_Mcount_sig_hill3_eqn_018_6969,
      ADR2 => VCC,
      ADR3 => screenstate_Result(6),
      O => screenstate_Mcount_sig_hill3_eqn_6
    );
  screenstate_sig_hill4_mux0001_3_11 : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X2Y40"
    )
    port map (
      ADR0 => screenstate_sig_hill4_mux0001_0_bdd2,
      ADR1 => screenstate_sig_hill4(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => screenstate_sig_hill4_mux0001_3_Q
    );
  screenstate_sig_hill4_4 : X_FF
    generic map(
      LOC => "SLICE_X2Y40",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill4_5_DYMUX_18446,
      CE => screenstate_sig_hill4_5_CEINV_18435,
      CLK => screenstate_sig_hill4_5_CLKINV_18436,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill4(4)
    );
  screenstate_sig_hill4_mux0001_2_11 : X_LUT4
    generic map(
      INIT => X"B4B4",
      LOC => "SLICE_X2Y40"
    )
    port map (
      ADR0 => screenstate_sig_hill4_mux0001_0_bdd2,
      ADR1 => screenstate_sig_hill4(4),
      ADR2 => screenstate_sig_hill4(5),
      ADR3 => VCC,
      O => screenstate_sig_hill4_mux0001_2_Q
    );
  screenstate_sig_hill4_5 : X_FF
    generic map(
      LOC => "SLICE_X2Y40",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill4_5_DXMUX_18459,
      CE => screenstate_sig_hill4_5_CEINV_18435,
      CLK => screenstate_sig_hill4_5_CLKINV_18436,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill4(5)
    );
  screenstate_Madd_sig_hill5_addsub0000_xor_3_11 : X_LUT4
    generic map(
      INIT => X"AA99",
      LOC => "SLICE_X3Y37"
    )
    port map (
      ADR0 => screenstate_sig_hill5(3),
      ADR1 => screenstate_sig_hill5(2),
      ADR2 => VCC,
      ADR3 => screenstate_sig_hill5(1),
      O => screenstate_sig_hill5_addsub0000(3)
    );
  screenstate_sig_hill5_3 : X_FF
    generic map(
      LOC => "SLICE_X3Y37",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill5_4_DYMUX_18485,
      CE => screenstate_sig_hill5_4_CEINV_18475,
      CLK => screenstate_sig_hill5_4_CLKINV_18476,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill5(3)
    );
  screenstate_Madd_sig_hill5_addsub0000_xor_4_11 : X_LUT4
    generic map(
      INIT => X"FE01",
      LOC => "SLICE_X3Y37"
    )
    port map (
      ADR0 => screenstate_sig_hill5(3),
      ADR1 => screenstate_sig_hill5(2),
      ADR2 => screenstate_sig_hill5(1),
      ADR3 => screenstate_sig_hill5(4),
      O => screenstate_sig_hill5_addsub0000(4)
    );
  screenstate_sig_hill5_4 : X_FF
    generic map(
      LOC => "SLICE_X3Y37",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill5_4_DXMUX_18497,
      CE => screenstate_sig_hill5_4_CEINV_18475,
      CLK => screenstate_sig_hill5_4_CLKINV_18476,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill5(4)
    );
  screenstate_sig_hill5_addsub0000_6_1 : X_LUT4
    generic map(
      INIT => X"A6A6",
      LOC => "SLICE_X2Y33"
    )
    port map (
      ADR0 => screenstate_sig_hill5(6),
      ADR1 => screenstate_sig_hill5(5),
      ADR2 => screenstate_sig_hill5_addsub0000_5_bdd0,
      ADR3 => VCC,
      O => screenstate_sig_hill5_addsub0000(6)
    );
  screenstate_sig_hill5_6 : X_FF
    generic map(
      LOC => "SLICE_X2Y33",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill5_7_DYMUX_18523,
      CE => screenstate_sig_hill5_7_CEINV_18513,
      CLK => screenstate_sig_hill5_7_CLKINV_18514,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill5(6)
    );
  screenstate_sig_hill5_addsub0000_7_1 : X_LUT4
    generic map(
      INIT => X"A6AA",
      LOC => "SLICE_X2Y33"
    )
    port map (
      ADR0 => screenstate_sig_hill5(7),
      ADR1 => screenstate_sig_hill5(5),
      ADR2 => screenstate_sig_hill5_addsub0000_5_bdd0,
      ADR3 => screenstate_sig_hill5(6),
      O => screenstate_sig_hill5_addsub0000(7)
    );
  screenstate_sig_hill5_7 : X_FF
    generic map(
      LOC => "SLICE_X2Y33",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill5_7_DXMUX_18535,
      CE => screenstate_sig_hill5_7_CEINV_18513,
      CLK => screenstate_sig_hill5_7_CLKINV_18514,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill5(7)
    );
  sig_gameA1 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X32Y38"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_6150,
      ADR1 => bounce_delay3(0),
      ADR2 => bounce_delay1(0),
      ADR3 => bounce_delay2(0),
      O => sig_gameA
    );
  who_present_state_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X32Y38",
      INIT => '0'
    )
    port map (
      I => who_present_state_FSM_FFd1_DYMUX_18560,
      CE => VCC,
      CLK => who_present_state_FSM_FFd1_CLKINV_18551,
      SET => GND,
      RST => who_present_state_FSM_FFd1_FFY_RSTAND_18565,
      O => who_present_state_FSM_FFd1_6984
    );
  who_present_state_FSM_FFd1_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X32Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => who_present_state_FSM_FFd1_FFY_RSTAND_18565
    );
  screenstate_sig_hill1_and00011 : X_LUT4
    generic map(
      INIT => X"0300",
      LOC => "SLICE_X32Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => screenstate_present_state_FSM_FFd1_6150,
      ADR2 => btn_3_IBUF_6320,
      ADR3 => screenstate_present_state_FSM_FFd2_6980,
      O => screenstate_sig_hill1_and0001
    );
  U2_Mcount_hcs_eqn_01 : X_LUT4
    generic map(
      INIT => X"50F0",
      LOC => "SLICE_X18Y20"
    )
    port map (
      ADR0 => U2_hcs_cmp_eq00005_0,
      ADR1 => VCC,
      ADR2 => U2_Result_0_1,
      ADR3 => U2_hcs_cmp_eq000010_6973,
      O => U2_Mcount_hcs_eqn_0
    );
  U2_hcs_0 : X_FF
    generic map(
      LOC => "SLICE_X18Y20",
      INIT => '0'
    )
    port map (
      I => U2_hcs_1_DYMUX_18595,
      CE => VCC,
      CLK => U2_hcs_1_CLKINV_18585,
      SET => GND,
      RST => U2_hcs_1_SRINV_18586,
      O => U2_hcs(0)
    );
  U2_Mcount_hcs_eqn_11 : X_LUT4
    generic map(
      INIT => X"0CCC",
      LOC => "SLICE_X18Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_Result_1_1,
      ADR2 => U2_hcs_cmp_eq00005_0,
      ADR3 => U2_hcs_cmp_eq000010_6973,
      O => U2_Mcount_hcs_eqn_1
    );
  U2_hcs_1 : X_FF
    generic map(
      LOC => "SLICE_X18Y20",
      INIT => '0'
    )
    port map (
      I => U2_hcs_1_DXMUX_18610,
      CE => VCC,
      CLK => U2_hcs_1_CLKINV_18585,
      SET => GND,
      RST => U2_hcs_1_SRINV_18586,
      O => U2_hcs(1)
    );
  U2_Mcount_hcs_eqn_21 : X_LUT4
    generic map(
      INIT => X"3F00",
      LOC => "SLICE_X18Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs_cmp_eq000010_6973,
      ADR2 => U2_hcs_cmp_eq00005_0,
      ADR3 => U2_Result_2_1,
      O => U2_Mcount_hcs_eqn_2
    );
  U2_Mcount_hcs_eqn_61 : X_LUT4
    generic map(
      INIT => X"0CCC",
      LOC => "SLICE_X21Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_Result_6_1,
      ADR2 => U2_hcs_cmp_eq000010_6973,
      ADR3 => U2_hcs_cmp_eq00005_0,
      O => U2_Mcount_hcs_eqn_6
    );
  U2_hcs_6 : X_FF
    generic map(
      LOC => "SLICE_X21Y23",
      INIT => '0'
    )
    port map (
      I => U2_hcs_7_DYMUX_18721,
      CE => VCC,
      CLK => U2_hcs_7_CLKINV_18711,
      SET => GND,
      RST => U2_hcs_7_SRINV_18712,
      O => U2_hcs(6)
    );
  U2_Mcount_hcs_eqn_71 : X_LUT4
    generic map(
      INIT => X"5F00",
      LOC => "SLICE_X21Y23"
    )
    port map (
      ADR0 => U2_hcs_cmp_eq00005_0,
      ADR1 => VCC,
      ADR2 => U2_hcs_cmp_eq000010_6973,
      ADR3 => U2_Result_7_1,
      O => U2_Mcount_hcs_eqn_7
    );
  U2_hcs_7 : X_FF
    generic map(
      LOC => "SLICE_X21Y23",
      INIT => '0'
    )
    port map (
      I => U2_hcs_7_DXMUX_18736,
      CE => VCC,
      CLK => U2_hcs_7_CLKINV_18711,
      SET => GND,
      RST => U2_hcs_7_SRINV_18712,
      O => U2_hcs(7)
    );
  U2_Mcount_hcs_eqn_81 : X_LUT4
    generic map(
      INIT => X"50F0",
      LOC => "SLICE_X18Y24"
    )
    port map (
      ADR0 => U2_hcs_cmp_eq000010_6973,
      ADR1 => VCC,
      ADR2 => U2_Result_8_1,
      ADR3 => U2_hcs_cmp_eq00005_0,
      O => U2_Mcount_hcs_eqn_8
    );
  U2_hcs_8 : X_FF
    generic map(
      LOC => "SLICE_X18Y24",
      INIT => '0'
    )
    port map (
      I => U2_hcs_9_DYMUX_18763,
      CE => VCC,
      CLK => U2_hcs_9_CLKINV_18753,
      SET => GND,
      RST => U2_hcs_9_SRINV_18754,
      O => U2_hcs(8)
    );
  U2_Mcount_hcs_eqn_91 : X_LUT4
    generic map(
      INIT => X"44CC",
      LOC => "SLICE_X18Y24"
    )
    port map (
      ADR0 => U2_hcs_cmp_eq000010_6973,
      ADR1 => U2_Result_9_1,
      ADR2 => VCC,
      ADR3 => U2_hcs_cmp_eq00005_0,
      O => U2_Mcount_hcs_eqn_9
    );
  U2_hcs_9 : X_FF
    generic map(
      LOC => "SLICE_X18Y24",
      INIT => '0'
    )
    port map (
      I => U2_hcs_9_DXMUX_18778,
      CE => VCC,
      CLK => U2_hcs_9_CLKINV_18753,
      SET => GND,
      RST => U2_hcs_9_SRINV_18754,
      O => U2_hcs(9)
    );
  U2_Mcount_vcs_eqn_01 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X14Y23"
    )
    port map (
      ADR0 => U2_vcs_cmp_eq0000_6959,
      ADR1 => VCC,
      ADR2 => U2_Result(0),
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_0
    );
  U2_vcs_0 : X_FF
    generic map(
      LOC => "SLICE_X14Y23",
      INIT => '0'
    )
    port map (
      I => U2_vcs_1_DYMUX_18806,
      CE => U2_vcs_1_CEINV_18794,
      CLK => U2_vcs_1_CLKINV_18795,
      SET => GND,
      RST => U2_vcs_1_SRINV_18796,
      O => U2_vcs(0)
    );
  U2_Mcount_vcs_eqn_11 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X14Y23"
    )
    port map (
      ADR0 => U2_vcs_cmp_eq0000_6959,
      ADR1 => U2_Result(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_1
    );
  U2_vcs_1 : X_FF
    generic map(
      LOC => "SLICE_X14Y23",
      INIT => '0'
    )
    port map (
      I => U2_vcs_1_DXMUX_18823,
      CE => U2_vcs_1_CEINV_18794,
      CLK => U2_vcs_1_CLKINV_18795,
      SET => GND,
      RST => U2_vcs_1_SRINV_18796,
      O => U2_vcs(1)
    );
  U2_Mcount_vcs_eqn_21 : X_LUT4
    generic map(
      INIT => X"2222",
      LOC => "SLICE_X14Y25"
    )
    port map (
      ADR0 => U2_Result(2),
      ADR1 => U2_vcs_cmp_eq0000_6959,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_2
    );
  U2_vcs_2 : X_FF
    generic map(
      LOC => "SLICE_X14Y25",
      INIT => '0'
    )
    port map (
      I => U2_vcs_3_DYMUX_18852,
      CE => U2_vcs_3_CEINV_18840,
      CLK => U2_vcs_3_CLKINV_18841,
      SET => GND,
      RST => U2_vcs_3_SRINV_18842,
      O => U2_vcs(2)
    );
  U2_Mcount_vcs_eqn_31 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X14Y25"
    )
    port map (
      ADR0 => U2_vcs_cmp_eq0000_6959,
      ADR1 => VCC,
      ADR2 => U2_Result(3),
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_3
    );
  U2_vcs_3 : X_FF
    generic map(
      LOC => "SLICE_X14Y25",
      INIT => '0'
    )
    port map (
      I => U2_vcs_3_DXMUX_18869,
      CE => U2_vcs_3_CEINV_18840,
      CLK => U2_vcs_3_CLKINV_18841,
      SET => GND,
      RST => U2_vcs_3_SRINV_18842,
      O => U2_vcs(3)
    );
  U2_Mcount_vcs_eqn_41 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X2Y25"
    )
    port map (
      ADR0 => U2_vcs_cmp_eq0000_6959,
      ADR1 => VCC,
      ADR2 => U2_Result(4),
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_4
    );
  U2_vcs_4 : X_FF
    generic map(
      LOC => "SLICE_X2Y25",
      INIT => '0'
    )
    port map (
      I => U2_vcs_4_DYMUX_18895,
      CE => U2_vcs_4_CEINV_18883,
      CLK => U2_vcs_4_CLKINV_18884,
      SET => GND,
      RST => U2_vcs_4_FFY_RSTAND_18901,
      O => U2_vcs(4)
    );
  U2_vcs_4_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X2Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => U2_vcs_4_FFY_RSTAND_18901
    );
  U2_Mcount_vcs_eqn_61 : X_LUT4
    generic map(
      INIT => X"5500",
      LOC => "SLICE_X14Y33"
    )
    port map (
      ADR0 => U2_vcs_cmp_eq0000_6959,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_Result(6),
      O => U2_Mcount_vcs_eqn_6
    );
  U2_vcs_6 : X_FF
    generic map(
      LOC => "SLICE_X14Y33",
      INIT => '0'
    )
    port map (
      I => U2_vcs_7_DYMUX_18924,
      CE => U2_vcs_7_CEINV_18912,
      CLK => U2_vcs_7_CLKINV_18913,
      SET => GND,
      RST => U2_vcs_7_SRINV_18914,
      O => U2_vcs(6)
    );
  U2_Mcount_vcs_eqn_71 : X_LUT4
    generic map(
      INIT => X"5500",
      LOC => "SLICE_X14Y33"
    )
    port map (
      ADR0 => U2_vcs_cmp_eq0000_6959,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_Result(7),
      O => U2_Mcount_vcs_eqn_7
    );
  U2_vcs_7 : X_FF
    generic map(
      LOC => "SLICE_X14Y33",
      INIT => '0'
    )
    port map (
      I => U2_vcs_7_DXMUX_18941,
      CE => U2_vcs_7_CEINV_18912,
      CLK => U2_vcs_7_CLKINV_18913,
      SET => GND,
      RST => U2_vcs_7_SRINV_18914,
      O => U2_vcs(7)
    );
  U2_Mcount_vcs_eqn_81 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X15Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_Result(8),
      ADR2 => VCC,
      ADR3 => U2_vcs_cmp_eq0000_6959,
      O => U2_Mcount_vcs_eqn_8
    );
  U2_vcs_8 : X_FF
    generic map(
      LOC => "SLICE_X15Y27",
      INIT => '0'
    )
    port map (
      I => U2_vcs_9_DYMUX_18970,
      CE => U2_vcs_9_CEINV_18958,
      CLK => U2_vcs_9_CLKINV_18959,
      SET => GND,
      RST => U2_vcs_9_SRINV_18960,
      O => U2_vcs(8)
    );
  U2_Mcount_vcs_eqn_91 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X15Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_Result(9),
      ADR3 => U2_vcs_cmp_eq0000_6959,
      O => U2_Mcount_vcs_eqn_9
    );
  U2_vcs_9 : X_FF
    generic map(
      LOC => "SLICE_X15Y27",
      INIT => '0'
    )
    port map (
      I => U2_vcs_9_DXMUX_18987,
      CE => U2_vcs_9_CEINV_18958,
      CLK => U2_vcs_9_CLKINV_18959,
      SET => GND,
      RST => U2_vcs_9_SRINV_18960,
      O => U2_vcs(9)
    );
  nes_scalar_next_0_1 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X49Y1"
    )
    port map (
      ADR0 => nes_scalar_next_cmp_eq0000,
      ADR1 => nes_scalar_next_addsub0000(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_scalar_next(0)
    );
  nes_scalar_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X49Y1",
      INIT => '0'
    )
    port map (
      I => nes_scalar_reg_1_DYMUX_19014,
      CE => VCC,
      CLK => nes_scalar_reg_1_CLKINV_19003,
      SET => GND,
      RST => nes_scalar_reg_1_SRINV_19004,
      O => nes_scalar_reg(0)
    );
  nes_scalar_next_1_1 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X49Y1"
    )
    port map (
      ADR0 => VCC,
      ADR1 => nes_scalar_next_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => nes_scalar_next_addsub0000(1),
      O => nes_scalar_next(1)
    );
  nes_scalar_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X49Y1",
      INIT => '0'
    )
    port map (
      I => nes_scalar_reg_1_DXMUX_19030,
      CE => VCC,
      CLK => nes_scalar_reg_1_CLKINV_19003,
      SET => GND,
      RST => nes_scalar_reg_1_SRINV_19004,
      O => nes_scalar_reg(1)
    );
  nes_scalar_next_2_1 : X_LUT4
    generic map(
      INIT => X"00AA",
      LOC => "SLICE_X63Y3"
    )
    port map (
      ADR0 => nes_scalar_next_addsub0000(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => nes_scalar_next_cmp_eq0000,
      O => nes_scalar_next(2)
    );
  nes_scalar_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X63Y3",
      INIT => '0'
    )
    port map (
      I => nes_scalar_reg_3_DYMUX_19056,
      CE => VCC,
      CLK => nes_scalar_reg_3_CLKINV_19045,
      SET => GND,
      RST => nes_scalar_reg_3_SRINV_19046,
      O => nes_scalar_reg(2)
    );
  nes_scalar_next_3_1 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X63Y3"
    )
    port map (
      ADR0 => VCC,
      ADR1 => nes_scalar_next_addsub0000(3),
      ADR2 => VCC,
      ADR3 => nes_scalar_next_cmp_eq0000,
      O => nes_scalar_next(3)
    );
  nes_scalar_reg_3 : X_FF
    generic map(
      LOC => "SLICE_X63Y3",
      INIT => '0'
    )
    port map (
      I => nes_scalar_reg_3_DXMUX_19072,
      CE => VCC,
      CLK => nes_scalar_reg_3_CLKINV_19045,
      SET => GND,
      RST => nes_scalar_reg_3_SRINV_19046,
      O => nes_scalar_reg(3)
    );
  nes_scalar_next_4_1 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X46Y3"
    )
    port map (
      ADR0 => nes_scalar_next_cmp_eq0000,
      ADR1 => VCC,
      ADR2 => nes_scalar_next_addsub0000(4),
      ADR3 => VCC,
      O => nes_scalar_next(4)
    );
  nes_scalar_reg_4 : X_FF
    generic map(
      LOC => "SLICE_X46Y3",
      INIT => '0'
    )
    port map (
      I => nes_scalar_reg_5_DYMUX_19098,
      CE => VCC,
      CLK => nes_scalar_reg_5_CLKINV_19087,
      SET => GND,
      RST => nes_scalar_reg_5_SRINV_19088,
      O => nes_scalar_reg(4)
    );
  nes_scalar_next_5_1 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X46Y3"
    )
    port map (
      ADR0 => nes_scalar_next_cmp_eq0000,
      ADR1 => nes_scalar_next_addsub0000(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_scalar_next(5)
    );
  nes_scalar_reg_5 : X_FF
    generic map(
      LOC => "SLICE_X46Y3",
      INIT => '0'
    )
    port map (
      I => nes_scalar_reg_5_DXMUX_19114,
      CE => VCC,
      CLK => nes_scalar_reg_5_CLKINV_19087,
      SET => GND,
      RST => nes_scalar_reg_5_SRINV_19088,
      O => nes_scalar_reg(5)
    );
  nes_scalar_next_6_1 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X48Y2"
    )
    port map (
      ADR0 => nes_scalar_next_cmp_eq0000,
      ADR1 => nes_scalar_next_addsub0000(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_scalar_next(6)
    );
  nes_scalar_reg_6 : X_FF
    generic map(
      LOC => "SLICE_X48Y2",
      INIT => '0'
    )
    port map (
      I => nes_scalar_reg_7_DYMUX_19140,
      CE => VCC,
      CLK => nes_scalar_reg_7_CLKINV_19129,
      SET => GND,
      RST => nes_scalar_reg_7_SRINV_19130,
      O => nes_scalar_reg(6)
    );
  nes_scalar_next_7_1 : X_LUT4
    generic map(
      INIT => X"5500",
      LOC => "SLICE_X48Y2"
    )
    port map (
      ADR0 => nes_scalar_next_cmp_eq0000,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => nes_scalar_next_addsub0000(7),
      O => nes_scalar_next(7)
    );
  nes_scalar_reg_7 : X_FF
    generic map(
      LOC => "SLICE_X48Y2",
      INIT => '0'
    )
    port map (
      I => nes_scalar_reg_7_DXMUX_19156,
      CE => VCC,
      CLK => nes_scalar_reg_7_CLKINV_19129,
      SET => GND,
      RST => nes_scalar_reg_7_SRINV_19130,
      O => nes_scalar_reg(7)
    );
  nes_scalar_next_8_1 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X46Y4"
    )
    port map (
      ADR0 => nes_scalar_next_cmp_eq0000,
      ADR1 => VCC,
      ADR2 => nes_scalar_next_addsub0000(8),
      ADR3 => VCC,
      O => nes_scalar_next(8)
    );
  nes_scalar_reg_8 : X_FF
    generic map(
      LOC => "SLICE_X46Y4",
      INIT => '0'
    )
    port map (
      I => nes_scalar_reg_9_DYMUX_19182,
      CE => VCC,
      CLK => nes_scalar_reg_9_CLKINV_19171,
      SET => GND,
      RST => nes_scalar_reg_9_SRINV_19172,
      O => nes_scalar_reg(8)
    );
  nes_scalar_next_9_1 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X46Y4"
    )
    port map (
      ADR0 => nes_scalar_next_cmp_eq0000,
      ADR1 => nes_scalar_next_addsub0000(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_scalar_next(9)
    );
  nes_scalar_reg_9 : X_FF
    generic map(
      LOC => "SLICE_X46Y4",
      INIT => '0'
    )
    port map (
      I => nes_scalar_reg_9_DXMUX_19198,
      CE => VCC,
      CLK => nes_scalar_reg_9_CLKINV_19171,
      SET => GND,
      RST => nes_scalar_reg_9_SRINV_19172,
      O => nes_scalar_reg(9)
    );
  selector_blue_0_27_SW0 : X_LUT4
    generic map(
      INIT => X"3323",
      LOC => "SLICE_X17Y23"
    )
    port map (
      ADR0 => U3_spriteonB3,
      ADR1 => U3_spriteonB2_0,
      ADR2 => U3_spriteonB5_0,
      ADR3 => U3_spriteonB4_0,
      O => N173
    );
  selector_green_0_17 : X_LUT4
    generic map(
      INIT => X"FF01",
      LOC => "SLICE_X17Y23"
    )
    port map (
      ADR0 => U3_spriteonB3,
      ADR1 => U3_spriteonB2_0,
      ADR2 => U3_spriteonB1_0,
      ADR3 => U3_spriteonGrnd,
      O => selector_green_0_17_19226
    );
  nes_left_reg_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X55Y25"
    )
    port map (
      ADR0 => nes_counter_reg(1),
      ADR1 => nes_counter_reg(2),
      ADR2 => nes_N0,
      ADR3 => nes_counter_reg(3),
      O => nes_left_reg_cmp_eq0000
    );
  nes_a_reg_cmp_eq00002 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X55Y25"
    )
    port map (
      ADR0 => nes_counter_reg(1),
      ADR1 => nes_counter_reg(2),
      ADR2 => nes_N0,
      ADR3 => nes_counter_reg(3),
      O => nes_a_reg_cmp_eq0000
    );
  selector_blue_0_63_SW0 : X_LUT4
    generic map(
      INIT => X"040C",
      LOC => "SLICE_X21Y19"
    )
    port map (
      ADR0 => U3_M1a_mux0000,
      ADR1 => U3_N7_0,
      ADR2 => U3_blue_and0003_0,
      ADR3 => U3_spriteon1_0,
      O => N305
    );
  x7_an_1_mux00012 : X_LUT4
    generic map(
      INIT => X"DDDD",
      LOC => "SLICE_X65Y60"
    )
    port map (
      ADR0 => x7_clkdiv(18),
      ADR1 => x7_clkdiv(19),
      ADR2 => VCC,
      ADR3 => VCC,
      O => x7_an_1_mux00012_pack_1
    );
  x7_an_1_mux000172 : X_LUT4
    generic map(
      INIT => X"F8F0",
      LOC => "SLICE_X65Y60"
    )
    port map (
      ADR0 => x7_an_1_mux000115_0,
      ADR1 => x7_an_1_mux000152_0,
      ADR2 => x7_an_1_mux00012_6995,
      ADR3 => x7_an_1_mux000128_0,
      O => an_1_OBUF_19286
    );
  U3_C1_not000110 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X25Y49"
    )
    port map (
      ADR0 => U3_C1(9),
      ADR1 => U3_C1(8),
      ADR2 => U3_C1(7),
      ADR3 => U3_C1(6),
      O => U3_C1_not000110_19303
    );
  U3_Madd_spriteon1_addsub0000_xor_7_11 : X_LUT4
    generic map(
      INIT => X"870F",
      LOC => "SLICE_X25Y49"
    )
    port map (
      ADR0 => U3_C1(4),
      ADR1 => U3_C1(5),
      ADR2 => U3_C1(7),
      ADR3 => U3_C1(6),
      O => U3_Madd_spriteon1_addsub0001_lut(7)
    );
  bounce_outp_0_1 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X45Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => bounce_delay2(0),
      ADR2 => bounce_delay3(0),
      ADR3 => bounce_delay1(0),
      O => ld_0_OBUF_pack_2
    );
  who_present_state_FSM_FFd2_In11 : X_LUT4
    generic map(
      INIT => X"95AA",
      LOC => "SLICE_X45Y38"
    )
    port map (
      ADR0 => who_present_state_FSM_FFd2_6938,
      ADR1 => screenstate_present_state_FSM_FFd1_6150,
      ADR2 => ld_0_OBUF_6776,
      ADR3 => who_present_state_FSM_FFd1_6984,
      O => who_present_state_FSM_FFd2_In
    );
  who_present_state_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X45Y38",
      INIT => '0'
    )
    port map (
      I => who_present_state_FSM_FFd2_DXMUX_19341,
      CE => VCC,
      CLK => who_present_state_FSM_FFd2_CLKINV_19324,
      SET => who_present_state_FSM_FFd2_FFX_SET,
      RST => GND,
      O => who_present_state_FSM_FFd2_6938
    );
  who_present_state_FSM_FFd2_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X45Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_6320,
      O => who_present_state_FSM_FFd2_FFX_SET
    );
  bounce_outp_1_1 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X51Y39"
    )
    port map (
      ADR0 => bounce_delay3(1),
      ADR1 => bounce_delay2(1),
      ADR2 => bounce_delay1(1),
      ADR3 => VCC,
      O => ld_1_OBUF_19356
    );
  bounce_outp_2_1 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X33Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => bounce_delay3(2),
      ADR2 => bounce_delay2(2),
      ADR3 => bounce_delay1(2),
      O => ld_2_OBUF_pack_3
    );
  screenstate_present_state_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X33Y38",
      INIT => '0'
    )
    port map (
      I => screenstate_present_state_FSM_FFd1_DYMUX_19382,
      CE => VCC,
      CLK => screenstate_present_state_FSM_FFd1_CLKINV_19371,
      SET => screenstate_present_state_FSM_FFd1_SRINV_19372,
      RST => GND,
      O => screenstate_present_state_FSM_FFd2_6980
    );
  screenstate_present_state_FSM_FFd1_In1 : X_LUT4
    generic map(
      INIT => X"FFA0",
      LOC => "SLICE_X33Y38"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd2_6980,
      ADR1 => VCC,
      ADR2 => ld_2_OBUF_6778,
      ADR3 => screenstate_present_state_FSM_FFd1_6150,
      O => screenstate_present_state_FSM_FFd1_In
    );
  screenstate_present_state_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X33Y38",
      INIT => '0'
    )
    port map (
      I => screenstate_present_state_FSM_FFd1_DXMUX_19396,
      CE => VCC,
      CLK => screenstate_present_state_FSM_FFd1_CLKINV_19371,
      SET => GND,
      RST => screenstate_present_state_FSM_FFd1_SRINV_19372,
      O => screenstate_present_state_FSM_FFd1_6150
    );
  bounce_outp_3_1 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X55Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => bounce_delay3(3),
      ADR2 => bounce_delay2(3),
      ADR3 => bounce_delay1(3),
      O => ld_3_OBUF_19412
    );
  bounce_outp_4_1 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X54Y54"
    )
    port map (
      ADR0 => bounce_delay1(4),
      ADR1 => bounce_delay2(4),
      ADR2 => bounce_delay3(4),
      ADR3 => VCC,
      O => ld_4_OBUF_19424
    );
  bounce_outp_5_1 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X50Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => bounce_delay2(5),
      ADR2 => bounce_delay1(5),
      ADR3 => bounce_delay3(5),
      O => ld_5_OBUF_19436
    );
  bounce_outp_6_1 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X45Y58"
    )
    port map (
      ADR0 => bounce_delay1(6),
      ADR1 => bounce_delay2(6),
      ADR2 => bounce_delay3(6),
      ADR3 => VCC,
      O => ld_6_OBUF_pack_1
    );
  U3_tank2_angle_calc_not00011 : X_LUT4
    generic map(
      INIT => X"A800",
      LOC => "SLICE_X45Y58"
    )
    port map (
      ADR0 => who_present_state_FSM_FFd2_6938,
      ADR1 => ld_5_OBUF_0,
      ADR2 => ld_6_OBUF_6781,
      ADR3 => screenstate_present_state_FSM_FFd1_6150,
      O => U3_tank2_angle_calc_not0001
    );
  bounce_outp_7_1 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X42Y49"
    )
    port map (
      ADR0 => bounce_delay2(7),
      ADR1 => bounce_delay1(7),
      ADR2 => VCC,
      ADR3 => bounce_delay3(7),
      O => ld_7_OBUF_19477
    );
  buttons_gameLeft1 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X42Y49"
    )
    port map (
      ADR0 => bounce_delay2(7),
      ADR1 => screenstate_present_state_FSM_FFd1_6150,
      ADR2 => bounce_delay1(7),
      ADR3 => bounce_delay3(7),
      O => U3_leftBTN_inv1_inv1
    );
  x7_an_3_mux0001_SW0 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X65Y64"
    )
    port map (
      ADR0 => U3_tank1_angle_calc(4),
      ADR1 => U3_tank1_angle_calc(5),
      ADR2 => U3_tank1_angle_calc(6),
      ADR3 => VCC,
      O => N01_pack_1
    );
  x7_an_3_mux0001 : X_LUT4
    generic map(
      INIT => X"57FF",
      LOC => "SLICE_X65Y64"
    )
    port map (
      ADR0 => x7_clkdiv(19),
      ADR1 => N01,
      ADR2 => U3_tank1_angle_calc(7),
      ADR3 => x7_clkdiv(18),
      O => an_3_OBUF_19508
    );
  screenstate_sig_hill4_mux0001_4_31 : X_LUT4
    generic map(
      INIT => X"FFF7",
      LOC => "SLICE_X2Y41"
    )
    port map (
      ADR0 => screenstate_sig_hill4(5),
      ADR1 => screenstate_sig_hill4(4),
      ADR2 => screenstate_sig_hill4(6),
      ADR3 => screenstate_sig_hill4(7),
      O => screenstate_sig_hill4_mux0001_4_bdd2
    );
  screenstate_sig_hill4_mux0001_1_181_SW0 : X_LUT4
    generic map(
      INIT => X"B7B3",
      LOC => "SLICE_X2Y41"
    )
    port map (
      ADR0 => screenstate_sig_hill4_mux0001_0_bdd2,
      ADR1 => screenstate_sig_hill4(5),
      ADR2 => screenstate_sig_hill4(6),
      ADR3 => screenstate_sig_hill4(7),
      O => N154
    );
  x7_an_1_mux000115 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X54Y60"
    )
    port map (
      ADR0 => U3_tank1_angle_calc(0),
      ADR1 => U3_tank2_angle_calc(7),
      ADR2 => U3_tank2_angle_calc(6),
      ADR3 => U3_tank1_angle_calc(1),
      O => x7_an_1_mux000115_19547
    );
  U3_tank1_angle_calc_mux0004_5_1_SW0 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X54Y60"
    )
    port map (
      ADR0 => U3_tank1_angle_calc(1),
      ADR1 => U3_tank1_angle_calc(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => N134
    );
  x7_an_1_mux000152 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X52Y63"
    )
    port map (
      ADR0 => U3_tank2_angle_calc(4),
      ADR1 => U3_tank1_angle_calc(6),
      ADR2 => U3_tank1_angle_calc(7),
      ADR3 => U3_tank2_angle_calc(5),
      O => x7_an_1_mux000152_19571
    );
  U3_tank2_angle_calc_cmp_eq0001_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X52Y63"
    )
    port map (
      ADR0 => U3_tank2_angle_calc(4),
      ADR1 => VCC,
      ADR2 => U3_tank2_angle_calc(6),
      ADR3 => VCC,
      O => N144
    );
  nes_right_reg_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X55Y26"
    )
    port map (
      ADR0 => nes_counter_reg(1),
      ADR1 => nes_N0,
      ADR2 => nes_counter_reg(2),
      ADR3 => nes_counter_reg(3),
      O => nes_right_reg_cmp_eq0000
    );
  nes_b_reg_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X55Y26"
    )
    port map (
      ADR0 => nes_counter_reg(1),
      ADR1 => nes_counter_reg(2),
      ADR2 => nes_N0,
      ADR3 => nes_counter_reg(3),
      O => nes_b_reg_cmp_eq0000
    );
  selector_green_2_SW2 : X_LUT4
    generic map(
      INIT => X"00C8",
      LOC => "SLICE_X18Y16"
    )
    port map (
      ADR0 => U3_N3,
      ADR1 => U3_N7_0,
      ADR2 => U3_spriteonGrnd,
      ADR3 => U3_blue_and0003_0,
      O => N201_pack_1
    );
  selector_green_2_Q : X_LUT4
    generic map(
      INIT => X"FCB8",
      LOC => "SLICE_X18Y16"
    )
    port map (
      ADR0 => U3_N6,
      ADR1 => screenstate_present_state_FSM_FFd1_6150,
      ADR2 => sig_titleBlue_0_0,
      ADR3 => N201,
      O => green_2_OBUF_19628
    );
  U3_blue_and0002129 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X21Y44"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => M2_29_bdd0_pack_1
    );
  U3_blue_and0002137 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X21Y44"
    )
    port map (
      ADR0 => U2_vcs(5),
      ADR1 => U2_vcs(3),
      ADR2 => M2_29_bdd0,
      ADR3 => U2_vcs(4),
      O => U3_blue_and0002137_19652
    );
  U3_blue_and0002166 : X_LUT4
    generic map(
      INIT => X"A888",
      LOC => "SLICE_X20Y38"
    )
    port map (
      ADR0 => U3_blue_and0002163_0,
      ADR1 => U3_blue_and0002137_0,
      ADR2 => U2_vcs(5),
      ADR3 => U3_blue_and0002117,
      O => U3_N42_pack_1
    );
  U3_spriteon1_and00001 : X_LUT4
    generic map(
      INIT => X"4400",
      LOC => "SLICE_X20Y38"
    )
    port map (
      ADR0 => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_Q,
      ADR1 => U3_spriteon1_cmp_ge0000,
      ADR2 => VCC,
      ADR3 => U3_N42,
      O => U3_spriteon1
    );
  title_Mmux_M_mux0000_9_SW0 : X_LUT4
    generic map(
      INIT => X"88FF",
      LOC => "SLICE_X23Y10"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(1),
      ADR2 => VCC,
      ADR3 => U2_vcs(3),
      O => N295
    );
  U3_spriteonB5_and000032_SW0 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X17Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(1),
      ADR2 => U2_hcs(2),
      ADR3 => U2_hcs(3),
      O => N243
    );
  title_Msub_rom_pix_Madd_Madd_xor_3_11 : X_LUT4
    generic map(
      INIT => X"CCC9",
      LOC => "SLICE_X17Y20"
    )
    port map (
      ADR0 => U2_hcs(1),
      ADR1 => U2_hcs(3),
      ADR2 => U2_hcs(2),
      ADR3 => U2_hcs(0),
      O => title_rom_pix(3)
    );
  U3_tank2Angle_1_SW0 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X46Y63"
    )
    port map (
      ADR0 => U3_tank2_angle_calc(4),
      ADR1 => U3_tank2_angle_calc(2),
      ADR2 => U3_tank2_angle_calc(1),
      ADR3 => U3_tank2_angle_calc(3),
      O => N126_pack_1
    );
  U3_tank2Angle_1_Q : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X46Y63"
    )
    port map (
      ADR0 => U3_tank2_angle_calc(6),
      ADR1 => U3_tank2_angle_calc(7),
      ADR2 => N126,
      ADR3 => U3_tank2_angle_calc(5),
      O => M2_0_bdd7
    );
  U3_tank2Angle_0_1_SW0 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X45Y63"
    )
    port map (
      ADR0 => U3_tank2_angle_calc(3),
      ADR1 => VCC,
      ADR2 => U3_tank2_angle_calc(2),
      ADR3 => U3_tank2_angle_calc(4),
      O => N119_pack_1
    );
  U3_tank2Angle_0_1 : X_LUT4
    generic map(
      INIT => X"FFF8",
      LOC => "SLICE_X45Y63"
    )
    port map (
      ADR0 => U3_tank2_angle_calc(5),
      ADR1 => N119,
      ADR2 => U3_tank2_angle_calc(7),
      ADR3 => U3_tank2_angle_calc(6),
      O => M2_0_bdd13
    );
  U3_Madd_spriteon1_addsub0000_cy_7_11 : X_LUT4
    generic map(
      INIT => X"ECCC",
      LOC => "SLICE_X24Y48"
    )
    port map (
      ADR0 => U3_C1(6),
      ADR1 => U3_C1(7),
      ADR2 => U3_C1(5),
      ADR3 => U3_C1(4),
      O => U3_Madd_spriteon1_addsub0000_cy(7)
    );
  U3_Madd_spriteon1_addsub0000_xor_6_11 : X_LUT4
    generic map(
      INIT => X"5AAA",
      LOC => "SLICE_X24Y48"
    )
    port map (
      ADR0 => U3_C1(6),
      ADR1 => VCC,
      ADR2 => U3_C1(5),
      ADR3 => U3_C1(4),
      O => U3_Madd_spriteon1_addsub0001_lut(6)
    );
  buttons_gameDown1 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X51Y59"
    )
    port map (
      ADR0 => bounce_delay1(6),
      ADR1 => bounce_delay2(6),
      ADR2 => bounce_delay3(6),
      ADR3 => screenstate_present_state_FSM_FFd1_6150,
      O => sig_gameDown_pack_1
    );
  U3_tank2_angle_calc_and000017 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X51Y59"
    )
    port map (
      ADR0 => who_present_state_FSM_FFd2_6938,
      ADR1 => U3_tank2_angle_calc(1),
      ADR2 => sig_gameUp,
      ADR3 => sig_gameDown,
      O => U3_tank2_angle_calc_and000017_19808
    );
  U3_spriteonB1_cmp_lt0000250 : X_LUT4
    generic map(
      INIT => X"0B0F",
      LOC => "SLICE_X16Y25"
    )
    port map (
      ADR0 => N297_0,
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(9),
      ADR3 => U2_vcs(1),
      O => U3_spriteonB1_cmp_lt0000_pack_1
    );
  U3_spriteonGrnd_and0000134 : X_LUT4
    generic map(
      INIT => X"C4CC",
      LOC => "SLICE_X16Y25"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => U3_spriteonB1_cmp_lt0000,
      ADR2 => N239_0,
      ADR3 => U2_hcs(8),
      O => U3_spriteonGrnd_and0000134_19832
    );
  U3_Madd_spriteon1_addsub0001_cy_7_11 : X_LUT4
    generic map(
      INIT => X"0220",
      LOC => "SLICE_X24Y49"
    )
    port map (
      ADR0 => U3_C1(6),
      ADR1 => U3_C1(7),
      ADR2 => U3_C1(5),
      ADR3 => U3_C1(4),
      O => U3_Madd_spriteon1_addsub0001_cy_7_pack_1
    );
  U3_Madd_spriteon1_addsub0001_xor_9_11 : X_LUT4
    generic map(
      INIT => X"566A",
      LOC => "SLICE_X24Y49"
    )
    port map (
      ADR0 => U3_C1(9),
      ADR1 => U3_C1(8),
      ADR2 => U3_Madd_spriteon1_addsub0001_cy_7_Q,
      ADR3 => U3_Madd_spriteon1_addsub0000_cy_7_0,
      O => U3_spriteon1_addsub0001(9)
    );
  nes_counter_reg_cmp_eq0000125 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X66Y11"
    )
    port map (
      ADR0 => nes_counter_reg(8),
      ADR1 => nes_counter_reg(5),
      ADR2 => nes_counter_reg(6),
      ADR3 => nes_counter_reg(9),
      O => nes_counter_reg_cmp_eq0000125_pack_1
    );
  nes_state_next_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X66Y11"
    )
    port map (
      ADR0 => nes_counter_reg_cmp_eq0000112_6947,
      ADR1 => nes_counter_reg(4),
      ADR2 => nes_counter_reg_cmp_eq0000125_6946,
      ADR3 => nes_counter_reg(2),
      O => ja2_OBUF_19880
    );
  U3_spriteonB5_and000080 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X12Y24"
    )
    port map (
      ADR0 => U3_spriteonB5_and000059_0,
      ADR1 => U3_spriteonB5_and000041,
      ADR2 => U3_spriteonB1_cmp_lt0000,
      ADR3 => U3_spriteonB5_cmp_ge0000,
      O => U3_spriteonB5
    );
  U3_spriteonB4_and000073 : X_LUT4
    generic map(
      INIT => X"E000",
      LOC => "SLICE_X12Y24"
    )
    port map (
      ADR0 => U3_spriteonB4_and000041_0,
      ADR1 => U3_spriteonB4_and000028_0,
      ADR2 => U3_spriteonB4_cmp_ge0000,
      ADR3 => U3_spriteonB1_cmp_lt0000,
      O => U3_spriteonB4
    );
  U3_spriteonB5_and000059 : X_LUT4
    generic map(
      INIT => X"0300",
      LOC => "SLICE_X12Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(7),
      ADR2 => U2_hcs(8),
      ADR3 => U2_hcs(9),
      O => U3_spriteonB5_and000059_19920
    );
  U2_hsync1 : X_LUT4
    generic map(
      INIT => X"FFFC",
      LOC => "SLICE_X12Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(7),
      ADR2 => U2_hcs(8),
      ADR3 => U2_hcs(9),
      O => hsync_OBUF_19928
    );
  U3_red_0_21 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X21Y18"
    )
    port map (
      ADR0 => U3_M1a_mux0000,
      ADR1 => vidon_0,
      ADR2 => U3_M1_mux0000,
      ADR3 => U3_spriteon1_0,
      O => U3_N6_pack_1
    );
  selector_green_1_25 : X_LUT4
    generic map(
      INIT => X"EEE2",
      LOC => "SLICE_X21Y18"
    )
    port map (
      ADR0 => sig_titleBlue_0_0,
      ADR1 => screenstate_present_state_FSM_FFd1_6150,
      ADR2 => U3_N6,
      ADR3 => N293,
      O => green_1_OBUF_19952
    );
  U3_red_2_11 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X16Y22"
    )
    port map (
      ADR0 => U3_spriteonB4_0,
      ADR1 => U3_spriteonB1_0,
      ADR2 => U3_spriteonB2_0,
      ADR3 => U3_spriteonB3,
      O => U3_N3_pack_1
    );
  U3_red_2_SW0 : X_LUT4
    generic map(
      INIT => X"5500",
      LOC => "SLICE_X16Y22"
    )
    port map (
      ADR0 => U3_spriteonGrnd,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_N3,
      O => N111
    );
  U3_spriteonGrnd_and000087 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X17Y24"
    )
    port map (
      ADR0 => U2_hcs(1),
      ADR1 => U2_hcs(0),
      ADR2 => U2_hcs(2),
      ADR3 => U2_hcs(3),
      O => U3_spriteonGrnd_and000087_pack_1
    );
  U3_spriteonGrnd_and0000134_SW0 : X_LUT4
    generic map(
      INIT => X"AF00",
      LOC => "SLICE_X17Y24"
    )
    port map (
      ADR0 => U3_spriteonGrnd_and000087_7034,
      ADR1 => VCC,
      ADR2 => U2_hcs(4),
      ADR3 => U3_spriteonGrnd_and0000104,
      O => N239
    );
  U3_C2_not000113 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X19Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_C2(8),
      ADR2 => U3_C2(7),
      ADR3 => VCC,
      O => U3_C2_not000113_20015
    );
  U3_Madd_spriteon2f_add0002_xor_8_11 : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X19Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_C2(8),
      ADR2 => VCC,
      ADR3 => U3_Madd_spriteon2f_add0002_cy(7),
      O => U3_Madd_spriteon2_addsub0000_lut(8)
    );
  x7_an_2_mux000115 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X55Y59"
    )
    port map (
      ADR0 => U3_tank1_angle_calc(4),
      ADR1 => U3_tank1_angle_calc(2),
      ADR2 => U3_tank1_angle_calc(3),
      ADR3 => U3_tank1_angle_calc(5),
      O => x7_an_1_mux000128
    );
  U3_tank1Angle_1_SW0 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X55Y59"
    )
    port map (
      ADR0 => U3_tank1_angle_calc(4),
      ADR1 => U3_tank1_angle_calc(2),
      ADR2 => U3_tank1_angle_calc(3),
      ADR3 => U3_tank1_angle_calc(1),
      O => N128
    );
  x7_an_2_mux000128 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X65Y62"
    )
    port map (
      ADR0 => U3_tank1_angle_calc(0),
      ADR1 => U3_tank1_angle_calc(6),
      ADR2 => U3_tank1_angle_calc(7),
      ADR3 => U3_tank1_angle_calc(1),
      O => x7_an_2_mux000128_pack_1
    );
  x7_an_2_mux000141 : X_LUT4
    generic map(
      INIT => X"EAFF",
      LOC => "SLICE_X65Y62"
    )
    port map (
      ADR0 => x7_clkdiv(18),
      ADR1 => x7_an_1_mux000128_0,
      ADR2 => x7_an_2_mux000128_7036,
      ADR3 => x7_clkdiv(19),
      O => an_2_OBUF_20072
    );
  U3_spriteonB3_cmp_le0000112 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X16Y28"
    )
    port map (
      ADR0 => U2_hcs(6),
      ADR1 => U2_hcs(7),
      ADR2 => U2_hcs(5),
      ADR3 => U2_hcs(8),
      O => U3_spriteonB3_cmp_le0000112_20089
    );
  U3_spriteonB1_and000036_SW0 : X_LUT4
    generic map(
      INIT => X"FFFB",
      LOC => "SLICE_X16Y28"
    )
    port map (
      ADR0 => U2_hcs(6),
      ADR1 => U2_hcs(7),
      ADR2 => U2_hcs(5),
      ADR3 => U2_hcs(3),
      O => N245
    );
  U3_spriteonB3_cmp_le0000128 : X_LUT4
    generic map(
      INIT => X"001F",
      LOC => "SLICE_X15Y28"
    )
    port map (
      ADR0 => U2_hcs(1),
      ADR1 => U2_hcs(2),
      ADR2 => U2_hcs(3),
      ADR3 => U2_hcs(4),
      O => U3_spriteonB3_cmp_le0000128_pack_1
    );
  U3_spriteonB4_and000041 : X_LUT4
    generic map(
      INIT => X"0101",
      LOC => "SLICE_X15Y28"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => U3_spriteonB3_cmp_le0000112_0,
      ADR2 => U3_spriteonB3_cmp_le0000128_6908,
      ADR3 => VCC,
      O => U3_spriteonB4_and000041_20120
    );
  nes_nes_clk33_SW0 : X_LUT4
    generic map(
      INIT => X"3337",
      LOC => "SLICE_X67Y12"
    )
    port map (
      ADR0 => nes_counter_reg(1),
      ADR1 => nes_nes_clk31_0,
      ADR2 => nes_counter_reg(2),
      ADR3 => nes_counter_reg(3),
      O => N235_pack_1
    );
  nes_nes_clk33 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X67Y12"
    )
    port map (
      ADR0 => nes_counter_reg(4),
      ADR1 => nes_counter_reg(0),
      ADR2 => N235,
      ADR3 => nes_counter_reg(9),
      O => ja3_OBUF_20144
    );
  nes_down_reg_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X53Y26"
    )
    port map (
      ADR0 => nes_counter_reg(3),
      ADR1 => nes_counter_reg(2),
      ADR2 => nes_counter_reg(1),
      ADR3 => nes_N0,
      O => nes_down_reg_cmp_eq0000
    );
  nes_sel_reg_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"0040",
      LOC => "SLICE_X53Y26"
    )
    port map (
      ADR0 => nes_counter_reg(3),
      ADR1 => nes_counter_reg(2),
      ADR2 => nes_N0,
      ADR3 => nes_counter_reg(1),
      O => nes_sel_reg_cmp_eq0000
    );
  M1a_28_70_SW0_SW1 : X_LUT4
    generic map(
      INIT => X"B2B7",
      LOC => "SLICE_X31Y20"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => M1_22_bdd9,
      ADR2 => U2_vcs(1),
      ADR3 => M1_21_bdd5_0,
      O => N367
    );
  M1a_21_26_SW1 : X_LUT4
    generic map(
      INIT => X"A5B7",
      LOC => "SLICE_X31Y20"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(2),
      ADR3 => M1_21_bdd5_0,
      O => N337
    );
  U3_Madd_spriteon2f_add0002_cy_7_11 : X_LUT4
    generic map(
      INIT => X"F8F0",
      LOC => "SLICE_X21Y52"
    )
    port map (
      ADR0 => U3_C2(4),
      ADR1 => U3_C2(6),
      ADR2 => U3_C2(7),
      ADR3 => U3_C2(5),
      O => U3_Madd_spriteon2f_add0002_cy_7_pack_1
    );
  U3_Madd_spriteon2f_add0002_xor_9_11 : X_LUT4
    generic map(
      INIT => X"5AAA",
      LOC => "SLICE_X21Y52"
    )
    port map (
      ADR0 => U3_C2(9),
      ADR1 => VCC,
      ADR2 => U3_Madd_spriteon2f_add0002_cy(7),
      ADR3 => U3_C2(8),
      O => U3_Madd_spriteon2_addsub0000_lut(9)
    );
  U3_tank1_angle_calc_not00011 : X_LUT4
    generic map(
      INIT => X"00E0",
      LOC => "SLICE_X55Y62"
    )
    port map (
      ADR0 => ld_6_OBUF_6781,
      ADR1 => ld_5_OBUF_0,
      ADR2 => screenstate_present_state_FSM_FFd1_6150,
      ADR3 => who_present_state_FSM_FFd2_6938,
      O => U3_tank1_angle_calc_not0001
    );
  U3_tank1_angle_calc_and000021 : X_LUT4
    generic map(
      INIT => X"0004",
      LOC => "SLICE_X55Y62"
    )
    port map (
      ADR0 => sig_gameUp,
      ADR1 => sig_gameDown,
      ADR2 => U3_tank1_angle_calc(1),
      ADR3 => who_present_state_FSM_FFd2_6938,
      O => U3_tank1_angle_calc_and000021_20240
    );
  x7_Mrom_a_to_g11 : X_LUT4
    generic map(
      INIT => X"2141",
      LOC => "SLICE_X65Y57"
    )
    port map (
      ADR0 => x7_digit(1),
      ADR1 => x7_digit(3),
      ADR2 => x7_digit(2),
      ADR3 => x7_digit(0),
      O => a_to_g_0_OBUF_20257
    );
  x7_Mrom_a_to_g61 : X_LUT4
    generic map(
      INIT => X"4910",
      LOC => "SLICE_X65Y57"
    )
    port map (
      ADR0 => x7_digit(1),
      ADR1 => x7_digit(3),
      ADR2 => x7_digit(2),
      ADR3 => x7_digit(0),
      O => a_to_g_6_OBUF_20264
    );
  x7_Mrom_a_to_g21 : X_LUT4
    generic map(
      INIT => X"3710",
      LOC => "SLICE_X65Y72"
    )
    port map (
      ADR0 => x7_digit(1),
      ADR1 => x7_digit(3),
      ADR2 => x7_digit(2),
      ADR3 => x7_digit(0),
      O => a_to_g_2_OBUF_20281
    );
  x7_Mrom_a_to_g31 : X_LUT4
    generic map(
      INIT => X"A118",
      LOC => "SLICE_X65Y72"
    )
    port map (
      ADR0 => x7_digit(1),
      ADR1 => x7_digit(3),
      ADR2 => x7_digit(2),
      ADR3 => x7_digit(0),
      O => a_to_g_3_OBUF_20288
    );
  x7_Mrom_a_to_g41 : X_LUT4
    generic map(
      INIT => X"C140",
      LOC => "SLICE_X64Y72"
    )
    port map (
      ADR0 => x7_digit(0),
      ADR1 => x7_digit(2),
      ADR2 => x7_digit(3),
      ADR3 => x7_digit(1),
      O => a_to_g_4_OBUF_20305
    );
  x7_Mrom_a_to_g51 : X_LUT4
    generic map(
      INIT => X"E448",
      LOC => "SLICE_X64Y72"
    )
    port map (
      ADR0 => x7_digit(0),
      ADR1 => x7_digit(2),
      ADR2 => x7_digit(3),
      ADR3 => x7_digit(1),
      O => a_to_g_5_OBUF_20312
    );
  U3_tank2_angle_calc_mux0004_2_1_SW0 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X50Y63"
    )
    port map (
      ADR0 => U3_Madd_tank2_angle_calc_addsub0000_cy_3_Q,
      ADR1 => U3_tank2_angle_calc(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => N140
    );
  U3_Mcount_tank2_angle_calc_lut_0_SW0 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X50Y63"
    )
    port map (
      ADR0 => U3_tank2_angle_calc(4),
      ADR1 => U3_tank2_angle_calc(1),
      ADR2 => U3_tank2_angle_calc(3),
      ADR3 => U3_tank2_angle_calc(6),
      O => N157
    );
  U2_vidon_and00000 : X_LUT4
    generic map(
      INIT => X"FFAA",
      LOC => "SLICE_X19Y25"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_hcs(8),
      O => U2_vidon_and00000_pack_1
    );
  U2_vidon_and000039 : X_LUT4
    generic map(
      INIT => X"FCA8",
      LOC => "SLICE_X19Y25"
    )
    port map (
      ADR0 => U2_vidon_and00006_0,
      ADR1 => U2_vidon_and000026,
      ADR2 => U2_vidon_and000018,
      ADR3 => U2_vidon_and00000_7044,
      O => U2_vidon_and000039_20360
    );
  U2_vidon_and00006 : X_LUT4
    generic map(
      INIT => X"CCC8",
      LOC => "SLICE_X18Y26"
    )
    port map (
      ADR0 => U2_hcs(6),
      ADR1 => U2_hcs(7),
      ADR2 => U2_hcs(4),
      ADR3 => U2_hcs(5),
      O => U2_vidon_and00006_20377
    );
  U3_spriteonB1_and000048_SW0 : X_LUT4
    generic map(
      INIT => X"FFE0",
      LOC => "SLICE_X18Y26"
    )
    port map (
      ADR0 => U2_hcs(3),
      ADR1 => U2_hcs(2),
      ADR2 => U2_hcs(4),
      ADR3 => U2_hcs(5),
      O => N247
    );
  buttons_gameRight1 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X26Y47"
    )
    port map (
      ADR0 => bounce_delay2(4),
      ADR1 => bounce_delay3(4),
      ADR2 => bounce_delay1(4),
      ADR3 => screenstate_present_state_FSM_FFd1_6150,
      O => sig_gameRight_pack_1
    );
  U3_C1_not0001105 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X26Y47"
    )
    port map (
      ADR0 => U3_C1(9),
      ADR1 => U3_C1(8),
      ADR2 => U3_leftBTN_inv1_inv1_0,
      ADR3 => sig_gameRight,
      O => U3_C1_not0001105_20408
    );
  U3_Madd_spriteon2_addsub0000_cy_7_1 : X_LUT4
    generic map(
      INIT => X"0048",
      LOC => "SLICE_X18Y45"
    )
    port map (
      ADR0 => U3_C2(5),
      ADR1 => U3_C2(6),
      ADR2 => U3_C2(4),
      ADR3 => U3_C2(7),
      O => U3_Madd_spriteon2_addsub0000_cy_7_pack_1
    );
  U3_spriteon2_addsub0000_9_1 : X_LUT4
    generic map(
      INIT => X"566A",
      LOC => "SLICE_X18Y45"
    )
    port map (
      ADR0 => U3_C2(9),
      ADR1 => U3_Madd_spriteon2f_add0002_cy(7),
      ADR2 => U3_C2(8),
      ADR3 => U3_Madd_spriteon2_addsub0000_cy_7_Q,
      O => U3_spriteon2_addsub0000(9)
    );
  M2a_1_SW0 : X_LUT4
    generic map(
      INIT => X"303A",
      LOC => "SLICE_X31Y70"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => M2_0_bdd3_0,
      ADR2 => U2_vcs(1),
      ADR3 => M2a_1_bdd4_0,
      O => N100_pack_1
    );
  M2a_1_Q : X_LUT4
    generic map(
      INIT => X"3350",
      LOC => "SLICE_X31Y70"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => M2a_1_bdd0_0,
      ADR2 => N100,
      ADR3 => rom1_addr(3),
      O => M2a_1_Q_20456
    );
  U3_tank2_angle_calc_mux0004_5_1_SW0 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X52Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_tank2_angle_calc(1),
      ADR2 => VCC,
      ADR3 => U3_tank2_angle_calc(0),
      O => N132
    );
  U3_tank2_angle_calc_and0000110 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X52Y61"
    )
    port map (
      ADR0 => U3_tank2_angle_calc(5),
      ADR1 => U3_tank2_angle_calc(2),
      ADR2 => U3_tank2_angle_calc(7),
      ADR3 => U3_tank2_angle_calc(0),
      O => U3_N37
    );
  U3_tank1Angle_0_1_SW0 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X54Y56"
    )
    port map (
      ADR0 => U3_tank1_angle_calc(2),
      ADR1 => VCC,
      ADR2 => U3_tank1_angle_calc(4),
      ADR3 => U3_tank1_angle_calc(3),
      O => N121_pack_1
    );
  U3_tank1Angle_0_1 : X_LUT4
    generic map(
      INIT => X"FEFC",
      LOC => "SLICE_X54Y56"
    )
    port map (
      ADR0 => U3_tank1_angle_calc(5),
      ADR1 => U3_tank1_angle_calc(6),
      ADR2 => U3_tank1_angle_calc(7),
      ADR3 => N121,
      O => M1_21_bdd5
    );
  U3_spriteonGrnd_and000064_SW0 : X_LUT4
    generic map(
      INIT => X"FFEE",
      LOC => "SLICE_X17Y31"
    )
    port map (
      ADR0 => U2_hcs(5),
      ADR1 => U2_hcs(6),
      ADR2 => VCC,
      ADR3 => U3_spriteonGrnd_and000047,
      O => N299_pack_1
    );
  U3_spriteonGrnd_and000064 : X_LUT4
    generic map(
      INIT => X"FEFA",
      LOC => "SLICE_X17Y31"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => U2_hcs(7),
      ADR2 => U2_hcs(8),
      ADR3 => N299,
      O => U3_spriteonGrnd_and000064_20528
    );
  buttons_gameUp1 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X51Y58"
    )
    port map (
      ADR0 => bounce_delay3(5),
      ADR1 => bounce_delay1(5),
      ADR2 => bounce_delay2(5),
      ADR3 => screenstate_present_state_FSM_FFd1_6150,
      O => sig_gameUp_pack_1
    );
  U3_Mcount_tank2_angle_calc_lut_3_SW1 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X51Y58"
    )
    port map (
      ADR0 => U3_tank2_angle_calc(0),
      ADR1 => U3_tank2_angle_calc(2),
      ADR2 => sig_gameUp,
      ADR3 => U3_tank2_angle_calc(1),
      O => N167
    );
  U3_Madd_spriteonB4_add0000_cy_3_11 : X_LUT4
    generic map(
      INIT => X"C080",
      LOC => "SLICE_X3Y35"
    )
    port map (
      ADR0 => screenstate_sig_hill4(0),
      ADR1 => screenstate_sig_hill4(2),
      ADR2 => screenstate_sig_hill4(3),
      ADR3 => screenstate_sig_hill4(1),
      O => U3_Madd_spriteonB4_add0000_cy_3_pack_1
    );
  U3_Madd_spriteonB4_add0000_cy_5_11 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X3Y35"
    )
    port map (
      ADR0 => screenstate_sig_hill4(5),
      ADR1 => screenstate_sig_hill4(4),
      ADR2 => VCC,
      ADR3 => U3_Madd_spriteonB4_add0000_cy_3_Q,
      O => U3_Madd_spriteonB4_add0000_cy_5_Q
    );
  nes_a_reg : X_FF
    generic map(
      LOC => "SLICE_X54Y24",
      INIT => '0'
    )
    port map (
      I => nes_a_reg_DYMUX_20586,
      CE => nes_a_reg_CEINV_20583,
      CLK => nes_a_reg_CLKINV_20584,
      SET => GND,
      RST => GND,
      O => nes_a_reg_7053
    );
  nes_b_reg : X_FF
    generic map(
      LOC => "SLICE_X54Y28",
      INIT => '0'
    )
    port map (
      I => nes_b_reg_DYMUX_20598,
      CE => nes_b_reg_CEINV_20595,
      CLK => nes_b_reg_CLKINV_20596,
      SET => GND,
      RST => GND,
      O => nes_b_reg_7054
    );
  M1_22_210 : X_LUT4
    generic map(
      INIT => X"77DD",
      LOC => "SLICE_X38Y34"
    )
    port map (
      ADR0 => M1_21_bdd5_0,
      ADR1 => U2_vcs(1),
      ADR2 => VCC,
      ADR3 => U2_vcs(2),
      O => M1_22_bdd4_pack_2
    );
  M1a_27_82 : X_LUT4
    generic map(
      INIT => X"030B",
      LOC => "SLICE_X38Y34"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(1),
      ADR2 => rom1_addr(3),
      ADR3 => M1_22_bdd4,
      O => M1a_27_82_20624
    );
  nes_nes_clk31 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X66Y13"
    )
    port map (
      ADR0 => nes_counter_reg(8),
      ADR1 => nes_counter_reg(5),
      ADR2 => nes_counter_reg(7),
      ADR3 => nes_counter_reg(6),
      O => nes_nes_clk31_20641
    );
  nes_a_reg_cmp_eq00001_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X66Y13"
    )
    port map (
      ADR0 => nes_counter_reg(4),
      ADR1 => nes_counter_reg(5),
      ADR2 => nes_counter_reg(7),
      ADR3 => nes_counter_reg(6),
      O => N4
    );
  screenstate_Madd_sig_hill2_addsub0000_xor_5_121 : X_LUT4
    generic map(
      INIT => X"C8C8",
      LOC => "SLICE_X20Y33"
    )
    port map (
      ADR0 => screenstate_sig_hill2(3),
      ADR1 => screenstate_sig_hill2(4),
      ADR2 => screenstate_sig_hill2(2),
      ADR3 => VCC,
      O => screenstate_N30_pack_2
    );
  screenstate_Madd_sig_hill2_addsub0000_xor_6_11 : X_LUT4
    generic map(
      INIT => X"5FA0",
      LOC => "SLICE_X20Y33"
    )
    port map (
      ADR0 => screenstate_sig_hill2(5),
      ADR1 => VCC,
      ADR2 => screenstate_N30,
      ADR3 => screenstate_sig_hill2(6),
      O => screenstate_sig_hill2_addsub0000(6)
    );
  screenstate_sig_hill2_6 : X_FF
    generic map(
      LOC => "SLICE_X20Y33",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill2_6_DXMUX_20679,
      CE => screenstate_sig_hill2_6_CEINV_20661,
      CLK => screenstate_sig_hill2_6_CLKINV_20662,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill2(6)
    );
  nes_sel_reg : X_FF
    generic map(
      LOC => "SLICE_X52Y26",
      INIT => '0'
    )
    port map (
      I => nes_sel_reg_DYMUX_20691,
      CE => nes_sel_reg_CEINV_20688,
      CLK => nes_sel_reg_CLKINV_20689,
      SET => GND,
      RST => GND,
      O => nes_sel_reg_7057
    );
  U3_tank1_angle_calc_and0000110 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X53Y58"
    )
    port map (
      ADR0 => U3_tank1_angle_calc(0),
      ADR1 => U3_tank1_angle_calc(7),
      ADR2 => U3_tank1_angle_calc(2),
      ADR3 => U3_tank1_angle_calc(5),
      O => U3_N36
    );
  U3_Mcount_tank1_angle_calc_lut_3_SW1 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X53Y58"
    )
    port map (
      ADR0 => U3_tank1_angle_calc(0),
      ADR1 => U3_tank1_angle_calc(2),
      ADR2 => sig_gameUp,
      ADR3 => U3_tank1_angle_calc(1),
      O => N169
    );
  M2_0_SW1 : X_LUT4
    generic map(
      INIT => X"FCAC",
      LOC => "SLICE_X36Y65"
    )
    port map (
      ADR0 => rom1_addr(2),
      ADR1 => M2_0_bdd3_0,
      ADR2 => rom1_addr(3),
      ADR3 => M2_0_bdd7_0,
      O => N114_pack_1
    );
  M2_0_Q : X_LUT4
    generic map(
      INIT => X"001B",
      LOC => "SLICE_X36Y65"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => N113_0,
      ADR2 => N114,
      ADR3 => rom1_addr(4),
      O => M2_0_Q_20741
    );
  M2_1_93_SW0 : X_LUT4
    generic map(
      INIT => X"B637",
      LOC => "SLICE_X37Y64"
    )
    port map (
      ADR0 => M2_0_bdd13_0,
      ADR1 => U2_vcs(0),
      ADR2 => M2_0_bdd7_0,
      ADR3 => rom1_addr(2),
      O => N357
    );
  M2a_4_45_SW0 : X_LUT4
    generic map(
      INIT => X"7EA0",
      LOC => "SLICE_X37Y64"
    )
    port map (
      ADR0 => M2_0_bdd13_0,
      ADR1 => U2_vcs(0),
      ADR2 => M2_0_bdd7_0,
      ADR3 => rom1_addr(2),
      O => N199
    );
  M2_2_47_SW0 : X_LUT4
    generic map(
      INIT => X"A5FA",
      LOC => "SLICE_X30Y70"
    )
    port map (
      ADR0 => M2_0_bdd7_0,
      ADR1 => VCC,
      ADR2 => M2_0_bdd13_0,
      ADR3 => U2_vcs(0),
      O => N359
    );
  M2a_1_31 : X_LUT4
    generic map(
      INIT => X"FAA5",
      LOC => "SLICE_X30Y70"
    )
    port map (
      ADR0 => M2_0_bdd7_0,
      ADR1 => VCC,
      ADR2 => M2_0_bdd13_0,
      ADR3 => U2_vcs(0),
      O => M2a_1_bdd4
    );
  sig_init_M_14_1 : X_LUT4
    generic map(
      INIT => X"0034",
      LOC => "SLICE_X19Y9"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(3),
      O => sig_init_M(14)
    );
  sig_init_M_15_1 : X_LUT4
    generic map(
      INIT => X"0A08",
      LOC => "SLICE_X21Y11"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(1),
      O => sig_init_M(15)
    );
  sig_init_M_2_11 : X_LUT4
    generic map(
      INIT => X"0005",
      LOC => "SLICE_X22Y10"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => VCC,
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(2),
      O => sig_init_M(13)
    );
  x7_Mrom_a_to_g111 : X_LUT4
    generic map(
      INIT => X"4302",
      LOC => "SLICE_X65Y56"
    )
    port map (
      ADR0 => x7_digit(1),
      ADR1 => x7_digit(3),
      ADR2 => x7_digit(2),
      ADR3 => x7_digit(0),
      O => a_to_g_1_OBUF_20837
    );
  M2_5_62_SW0 : X_LUT4
    generic map(
      INIT => X"8025",
      LOC => "SLICE_X34Y72"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(4),
      O => N335
    );
  U2_vidon_and000080 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X14Y24"
    )
    port map (
      ADR0 => U2_vcs(7),
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(6),
      ADR3 => U2_vcs(4),
      O => U2_vidon_and000080_pack_1
    );
  U3_spriteonB1_cmp_lt0000250_SW0 : X_LUT4
    generic map(
      INIT => X"FF7F",
      LOC => "SLICE_X14Y24"
    )
    port map (
      ADR0 => U2_vcs(8),
      ADR1 => U2_vcs(5),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vidon_and000080_7061,
      O => N297
    );
  nes_right_reg : X_FF
    generic map(
      LOC => "SLICE_X54Y27",
      INIT => '0'
    )
    port map (
      I => nes_right_reg_DYMUX_20883,
      CE => nes_right_reg_CEINV_20880,
      CLK => nes_right_reg_CLKINV_20881,
      SET => GND,
      RST => GND,
      O => nes_right_reg_7062
    );
  U3_tank1_angle_calc_cmp_eq0001_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X55Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_tank1_angle_calc(4),
      ADR2 => VCC,
      ADR3 => U3_tank1_angle_calc(6),
      O => N146
    );
  U3_Mcount_tank1_angle_calc_lut_0_SW0 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X55Y61"
    )
    port map (
      ADR0 => U3_tank1_angle_calc(3),
      ADR1 => U3_tank1_angle_calc(4),
      ADR2 => U3_tank1_angle_calc(1),
      ADR3 => U3_tank1_angle_calc(6),
      O => N159
    );
  U3_C1_not00015 : X_LUT4
    generic map(
      INIT => X"FFF0",
      LOC => "SLICE_X27Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_C1(0),
      ADR3 => U3_C1(1),
      O => U3_C1_not00015_20921
    );
  U3_blue_and00031 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X20Y44"
    )
    port map (
      ADR0 => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_Q,
      ADR1 => U3_M2a_mux0000,
      ADR2 => U3_spriteon2f_cmp_le0000,
      ADR3 => U3_N42,
      O => U3_blue_and0003
    );
  U3_Madd_spriteon2f_add0002_xor_5_11 : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X16Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_C2(5),
      ADR3 => U3_C2(4),
      O => U3_Madd_spriteon2_addsub0000_cy_5_Q
    );
  U3_spriteon2_addsub0000_5_1 : X_LUT4
    generic map(
      INIT => X"F00F",
      LOC => "SLICE_X16Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_C2(5),
      ADR3 => U3_C2(4),
      O => U3_spriteon2_addsub0000(5)
    );
  U3_Madd_spriteon2f_add0002_xor_6_11 : X_LUT4
    generic map(
      INIT => X"6C6C",
      LOC => "SLICE_X16Y49"
    )
    port map (
      ADR0 => U3_C2(4),
      ADR1 => U3_C2(6),
      ADR2 => U3_C2(5),
      ADR3 => VCC,
      O => U3_Madd_spriteon2_addsub0000_lut(6)
    );
  U3_spriteon2_addsub0000_6_1 : X_LUT4
    generic map(
      INIT => X"3636",
      LOC => "SLICE_X16Y49"
    )
    port map (
      ADR0 => U3_C2(4),
      ADR1 => U3_C2(6),
      ADR2 => U3_C2(5),
      ADR3 => VCC,
      O => U3_spriteon2_addsub0000(6)
    );
  U3_Madd_spriteon2f_add0002_xor_7_11 : X_LUT4
    generic map(
      INIT => X"870F",
      LOC => "SLICE_X19Y48"
    )
    port map (
      ADR0 => U3_C2(4),
      ADR1 => U3_C2(6),
      ADR2 => U3_C2(7),
      ADR3 => U3_C2(5),
      O => U3_Madd_spriteon2_addsub0000_lut(7)
    );
  U3_spriteon2_addsub0000_7_1 : X_LUT4
    generic map(
      INIT => X"E10F",
      LOC => "SLICE_X19Y48"
    )
    port map (
      ADR0 => U3_C2(4),
      ADR1 => U3_C2(5),
      ADR2 => U3_C2(7),
      ADR3 => U3_C2(6),
      O => U3_spriteon2_addsub0000(7)
    );
  M1a_27_145_SW0 : X_LUT4
    generic map(
      INIT => X"FEAA",
      LOC => "SLICE_X39Y34"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => M1a_27_52_0,
      ADR2 => U2_vcs(1),
      ADR3 => M1a_27_82_0,
      O => N249_pack_2
    );
  M1a_27_145 : X_LUT4
    generic map(
      INIT => X"DDD0",
      LOC => "SLICE_X39Y34"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => N369_0,
      ADR2 => N249,
      ADR3 => N377_0,
      O => M1a_27_Q
    );
  U3_spriteon2_addsub0000_8_1 : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X16Y45"
    )
    port map (
      ADR0 => U3_Madd_spriteon2_addsub0000_cy_7_Q,
      ADR1 => U3_Madd_spriteon2f_add0002_cy(7),
      ADR2 => U3_C2(8),
      ADR3 => VCC,
      O => U3_spriteon2_addsub0000(8)
    );
  M1a_27_139_SW0 : X_LUT4
    generic map(
      INIT => X"809B",
      LOC => "SLICE_X39Y36"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(3),
      O => N369
    );
  M1_31_23_SW0 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X39Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(0),
      ADR2 => M1_22_bdd7,
      ADR3 => M1_21_bdd3_0,
      O => N219
    );
  M1_23_20 : X_LUT4
    generic map(
      INIT => X"FF47",
      LOC => "SLICE_X39Y33"
    )
    port map (
      ADR0 => M1_22_bdd4,
      ADR1 => U2_vcs(0),
      ADR2 => M1_22_bdd7,
      ADR3 => U2_vcs(1),
      O => M1_23_20_21077
    );
  U3_Madd_spriteonB3_add0000_xor_3_11 : X_LUT4
    generic map(
      INIT => X"3C6C",
      LOC => "SLICE_X2Y24"
    )
    port map (
      ADR0 => screenstate_sig_hill3(1),
      ADR1 => screenstate_sig_hill3(3),
      ADR2 => screenstate_sig_hill3(2),
      ADR3 => screenstate_sig_hill3(0),
      O => U3_spriteonB3_add0000(3)
    );
  title_Msub_rom_pix_Madd_Madd_xor_1_11 : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X19Y14"
    )
    port map (
      ADR0 => U2_hcs(1),
      ADR1 => VCC,
      ADR2 => U2_hcs(0),
      ADR3 => VCC,
      O => title_rom_pix(1)
    );
  title_Msub_rom_pix_Madd_Madd_xor_2_11 : X_LUT4
    generic map(
      INIT => X"E1E1",
      LOC => "SLICE_X19Y14"
    )
    port map (
      ADR0 => U2_hcs(1),
      ADR1 => U2_hcs(0),
      ADR2 => U2_hcs(2),
      ADR3 => VCC,
      O => title_rom_pix(2)
    );
  M1a_10_11 : X_LUT4
    generic map(
      INIT => X"7ECA",
      LOC => "SLICE_X36Y28"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(3),
      O => M1a_10_bdd0_pack_1
    );
  M1a_22_44 : X_LUT4
    generic map(
      INIT => X"08F8",
      LOC => "SLICE_X36Y28"
    )
    port map (
      ADR0 => N271,
      ADR1 => M1a_22_18_0,
      ADR2 => rom1_addr(4),
      ADR3 => M1a_10_bdd0,
      O => M1a_22_Q
    );
  M1a_12_11 : X_LUT4
    generic map(
      INIT => X"6EDA",
      LOC => "SLICE_X30Y20"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(1),
      O => M1a_12_bdd0
    );
  M1a_12_21 : X_LUT4
    generic map(
      INIT => X"8089",
      LOC => "SLICE_X27Y28"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(0),
      O => M1a_12_bdd1
    );
  M1a_14_11 : X_LUT4
    generic map(
      INIT => X"B801",
      LOC => "SLICE_X30Y24"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(2),
      O => M1a_14_bdd0
    );
  M1a_22_11 : X_LUT4
    generic map(
      INIT => X"6660",
      LOC => "SLICE_X38Y36"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(2),
      ADR2 => M1_22_bdd9,
      ADR3 => U2_vcs(0),
      O => M1a_22_bdd0
    );
  M1_24_11 : X_LUT4
    generic map(
      INIT => X"EECD",
      LOC => "SLICE_X38Y36"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(2),
      ADR2 => M1_22_bdd9,
      ADR3 => U2_vcs(0),
      O => M1_24_bdd0
    );
  M1a_24_21 : X_LUT4
    generic map(
      INIT => X"C088",
      LOC => "SLICE_X38Y33"
    )
    port map (
      ADR0 => M1_21_bdd5_0,
      ADR1 => rom1_addr(2),
      ADR2 => M1_22_bdd9,
      ADR3 => U2_vcs(0),
      O => M1a_24_bdd1
    );
  M1_25_21 : X_LUT4
    generic map(
      INIT => X"7F99",
      LOC => "SLICE_X38Y33"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(0),
      ADR2 => M1_22_bdd9,
      ADR3 => U2_vcs(2),
      O => M1_25_bdd1
    );
  M1a_29_30 : X_LUT4
    generic map(
      INIT => X"313B",
      LOC => "SLICE_X35Y31"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => M1_22_bdd12,
      ADR2 => U2_vcs(1),
      ADR3 => M1_29_bdd5_0,
      O => M1a_29_30_pack_1
    );
  M1a_29_53 : X_LUT4
    generic map(
      INIT => X"CCC0",
      LOC => "SLICE_X35Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M1a_29_51_0,
      ADR2 => rom1_addr(3),
      ADR3 => M1a_29_30_7071,
      O => M1a_29_Q
    );
  M1_25_35_SW0 : X_LUT4
    generic map(
      INIT => X"6FF9",
      LOC => "SLICE_X44Y33"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(2),
      ADR2 => M1_22_bdd9,
      ADR3 => M1_21_bdd5_0,
      O => N255
    );
  M1_24_107_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"EBBD",
      LOC => "SLICE_X44Y33"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => M1_22_bdd9,
      ADR2 => U2_vcs(1),
      ADR3 => M1_21_bdd5_0,
      O => N343
    );
  M2_10_22_SW1 : X_LUT4
    generic map(
      INIT => X"F7EF",
      LOC => "SLICE_X41Y69"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => M2_0_bdd13_0,
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(1),
      O => N363
    );
  M2_3_106_SW0 : X_LUT4
    generic map(
      INIT => X"FF7F",
      LOC => "SLICE_X41Y69"
    )
    port map (
      ADR0 => M2_0_bdd13_0,
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(0),
      O => N229
    );
  M2a_13_21 : X_LUT4
    generic map(
      INIT => X"AC21",
      LOC => "SLICE_X29Y64"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(1),
      ADR2 => rom1_addr(4),
      ADR3 => U2_vcs(2),
      O => M2a_13_bdd1
    );
  M2_21_6 : X_LUT4
    generic map(
      INIT => X"6020",
      LOC => "SLICE_X29Y64"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(1),
      ADR2 => rom1_addr(4),
      ADR3 => U2_vcs(2),
      O => M2_19_6
    );
  M2a_4_154 : X_LUT4
    generic map(
      INIT => X"CC88",
      LOC => "SLICE_X34Y66"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => M2a_4_150,
      ADR2 => VCC,
      ADR3 => M2a_4_101,
      O => M2a_4_Q
    );
  M1_28_12_SW1 : X_LUT4
    generic map(
      INIT => X"5A1A",
      LOC => "SLICE_X42Y35"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => M1_21_bdd5_0,
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(0),
      O => N365_pack_2
    );
  M1_28_12 : X_LUT4
    generic map(
      INIT => X"FFE2",
      LOC => "SLICE_X42Y35"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(1),
      ADR2 => N365,
      ADR3 => rom1_addr(4),
      O => M1_28_12_21353
    );
  nes_start_reg : X_FF
    generic map(
      LOC => "SLICE_X54Y26",
      INIT => '0'
    )
    port map (
      I => nes_start_reg_DYMUX_21363,
      CE => nes_start_reg_CEINV_21360,
      CLK => nes_start_reg_CLKINV_21361,
      SET => GND,
      RST => GND,
      O => nes_start_reg_7076
    );
  M1_28_65_SW0 : X_LUT4
    generic map(
      INIT => X"577F",
      LOC => "SLICE_X43Y35"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => M1_21_bdd5_0,
      ADR2 => M1_22_bdd9,
      ADR3 => rom1_addr(2),
      O => N283_pack_1
    );
  M1_28_65 : X_LUT4
    generic map(
      INIT => X"0393",
      LOC => "SLICE_X43Y35"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(1),
      ADR3 => N283,
      O => M1_28_65_21389
    );
  U3_Madd_spriteonB1_add0000_cy_3_11 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X15Y62"
    )
    port map (
      ADR0 => screenstate_sig_hill1(1),
      ADR1 => screenstate_sig_hill1(3),
      ADR2 => screenstate_sig_hill1(2),
      ADR3 => VCC,
      O => U3_Madd_spriteonB1_add0000_cy_3_pack_1
    );
  U3_Madd_spriteonB1_add0000_cy_5_11 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X15Y62"
    )
    port map (
      ADR0 => screenstate_sig_hill1(4),
      ADR1 => VCC,
      ADR2 => U3_Madd_spriteonB1_add0000_cy_3_Q,
      ADR3 => screenstate_sig_hill1(5),
      O => U3_Madd_spriteonB1_add0000_cy_5_Q
    );
  nes_left_reg : X_FF
    generic map(
      LOC => "SLICE_X55Y24",
      INIT => '0'
    )
    port map (
      I => nes_left_reg_DYMUX_21423,
      CE => nes_left_reg_CEINV_21420,
      CLK => nes_left_reg_CLKINV_21421,
      SET => GND,
      RST => GND,
      O => nes_left_reg_7079
    );
  nes_down_reg : X_FF
    generic map(
      LOC => "SLICE_X53Y27",
      INIT => '0'
    )
    port map (
      I => nes_down_reg_DYMUX_21435,
      CE => nes_down_reg_CEINV_21432,
      CLK => nes_down_reg_CLKINV_21433,
      SET => GND,
      RST => GND,
      O => nes_down_reg_7080
    );
  screenstate_Madd_sig_hill1_addsub0000_xor_2_11 : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X13Y60"
    )
    port map (
      ADR0 => screenstate_sig_hill1(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => screenstate_sig_hill1(1),
      O => screenstate_sig_hill1_addsub0000(2)
    );
  screenstate_sig_hill1_2 : X_FF
    generic map(
      LOC => "SLICE_X13Y60",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill1_1_DYMUX_21458,
      CE => screenstate_sig_hill1_1_CEINV_21447,
      CLK => screenstate_sig_hill1_1_CLKINV_21448,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill1(2)
    );
  screenstate_sig_hill1_1 : X_FF
    generic map(
      LOC => "SLICE_X13Y60",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill1_1_DXMUX_21464,
      CE => screenstate_sig_hill1_1_CEINV_21447,
      CLK => screenstate_sig_hill1_1_CLKINV_21448,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill1(1)
    );
  screenstate_Madd_sig_hill2_addsub0000_xor_3_11 : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X19Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => screenstate_sig_hill2(2),
      ADR2 => VCC,
      ADR3 => screenstate_sig_hill2(3),
      O => screenstate_sig_hill2_addsub0000(3)
    );
  screenstate_sig_hill2_3 : X_FF
    generic map(
      LOC => "SLICE_X19Y33",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill2_2_DYMUX_21487,
      CE => screenstate_sig_hill2_2_CEINV_21476,
      CLK => screenstate_sig_hill2_2_CLKINV_21477,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill2(3)
    );
  screenstate_sig_hill2_2 : X_FF
    generic map(
      LOC => "SLICE_X19Y33",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill2_2_DXMUX_21493,
      CE => screenstate_sig_hill2_2_CEINV_21476,
      CLK => screenstate_sig_hill2_2_CLKINV_21477,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill2(2)
    );
  screenstate_sig_hill4_mux0001_5_21 : X_LUT4
    generic map(
      INIT => X"CFCF",
      LOC => "SLICE_X3Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => screenstate_sig_hill4_mux0001_4_bdd2_0,
      ADR2 => screenstate_sig_hill4(3),
      ADR3 => VCC,
      O => screenstate_sig_hill4_mux0001_5_bdd0_pack_4
    );
  screenstate_sig_hill4_0 : X_FF
    generic map(
      LOC => "SLICE_X3Y41",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill4_1_DYMUX_21522,
      CE => screenstate_sig_hill4_1_CEINV_21510,
      CLK => screenstate_sig_hill4_1_CLKINV_21511,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill4(0)
    );
  screenstate_sig_hill4_mux0001_6_11 : X_LUT4
    generic map(
      INIT => X"C343",
      LOC => "SLICE_X3Y41"
    )
    port map (
      ADR0 => screenstate_sig_hill4(2),
      ADR1 => screenstate_sig_hill4(0),
      ADR2 => screenstate_sig_hill4(1),
      ADR3 => screenstate_sig_hill4_mux0001_5_bdd0,
      O => screenstate_sig_hill4_mux0001_6_Q
    );
  screenstate_sig_hill4_1 : X_FF
    generic map(
      LOC => "SLICE_X3Y41",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill4_1_DXMUX_21534,
      CE => screenstate_sig_hill4_1_CEINV_21510,
      CLK => screenstate_sig_hill4_1_CLKINV_21511,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill4(1)
    );
  screenstate_Madd_sig_hill5_addsub0000_xor_2_11 : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X3Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => screenstate_sig_hill5(2),
      ADR2 => VCC,
      ADR3 => screenstate_sig_hill5(1),
      O => screenstate_sig_hill5_addsub0000(2)
    );
  screenstate_sig_hill5_2 : X_FF
    generic map(
      LOC => "SLICE_X3Y36",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill5_1_DYMUX_21557,
      CE => screenstate_sig_hill5_1_CEINV_21546,
      CLK => screenstate_sig_hill5_1_CLKINV_21547,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill5(2)
    );
  screenstate_sig_hill5_1 : X_FF
    generic map(
      LOC => "SLICE_X3Y36",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill5_1_DXMUX_21563,
      CE => screenstate_sig_hill5_1_CEINV_21546,
      CLK => screenstate_sig_hill5_1_CLKINV_21547,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill5(1)
    );
  nes_scalar_next_cmp_eq000010 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X49Y3"
    )
    port map (
      ADR0 => nes_scalar_reg(4),
      ADR1 => nes_scalar_reg(7),
      ADR2 => nes_scalar_reg(5),
      ADR3 => nes_scalar_reg(6),
      O => nes_scalar_next_cmp_eq000010_21577
    );
  nes_scalar_next_cmp_eq000021 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X65Y5"
    )
    port map (
      ADR0 => nes_scalar_reg(3),
      ADR1 => nes_scalar_reg(2),
      ADR2 => nes_scalar_reg(0),
      ADR3 => nes_scalar_reg(1),
      O => nes_scalar_next_cmp_eq000021_21589
    );
  M1_10_11 : X_LUT4
    generic map(
      INIT => X"C5A7",
      LOC => "SLICE_X39Y29"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(2),
      O => M1_10_bdd0_pack_1
    );
  M1_22_65 : X_LUT4
    generic map(
      INIT => X"54FE",
      LOC => "SLICE_X39Y29"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => M1_22_0_0,
      ADR2 => M1_22_35,
      ADR3 => M1_10_bdd0,
      O => M1_22_Q
    );
  M1_10_21 : X_LUT4
    generic map(
      INIT => X"5A55",
      LOC => "SLICE_X26Y59"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => VCC,
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(0),
      O => M1_10_bdd4
    );
  M1_10_31 : X_LUT4
    generic map(
      INIT => X"5AFF",
      LOC => "SLICE_X24Y58"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => VCC,
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(0),
      O => M1_10_bdd7
    );
  M1_11_21 : X_LUT4
    generic map(
      INIT => X"5D5D",
      LOC => "SLICE_X32Y64"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(2),
      ADR3 => VCC,
      O => M1_11_bdd3
    );
  M1_12_11 : X_LUT4
    generic map(
      INIT => X"F427",
      LOC => "SLICE_X50Y23"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(3),
      O => M1_12_bdd0_pack_1
    );
  M1_21_48 : X_LUT4
    generic map(
      INIT => X"3F2A",
      LOC => "SLICE_X50Y23"
    )
    port map (
      ADR0 => M1_21_5_0,
      ADR1 => rom1_addr(4),
      ADR2 => M1_12_bdd0,
      ADR3 => M1_21_26,
      O => M1_21_Q
    );
  M1_12_21 : X_LUT4
    generic map(
      INIT => X"0AFA",
      LOC => "SLICE_X39Y67"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => VCC,
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(1),
      O => M1_12_bdd3
    );
  M1_22_11 : X_LUT4
    generic map(
      INIT => X"3D3C",
      LOC => "SLICE_X36Y29"
    )
    port map (
      ADR0 => M1_21_bdd5_0,
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(0),
      O => M1_22_bdd0_pack_3
    );
  M1a_22_18 : X_LUT4
    generic map(
      INIT => X"93FF",
      LOC => "SLICE_X36Y29"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(1),
      ADR3 => M1_22_bdd0,
      O => M1a_22_18_21709
    );
  M1_21_51 : X_LUT4
    generic map(
      INIT => X"7DCC",
      LOC => "SLICE_X50Y22"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(3),
      O => M1_21_5
    );
  M1_21_52 : X_LUT4
    generic map(
      INIT => X"2828",
      LOC => "SLICE_X39Y37"
    )
    port map (
      ADR0 => M1_21_bdd5_0,
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(2),
      ADR3 => VCC,
      O => M1_21_bdd8_pack_2
    );
  M1_29_74 : X_LUT4
    generic map(
      INIT => X"1303",
      LOC => "SLICE_X39Y37"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => rom1_addr(3),
      ADR2 => U2_vcs(1),
      ADR3 => M1_21_bdd8,
      O => M1_29_74_21745
    );
  M1_21_29 : X_LUT4
    generic map(
      INIT => X"EEDD",
      LOC => "SLICE_X40Y33"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => M1_21_bdd5_0,
      ADR2 => VCC,
      ADR3 => U2_vcs(2),
      O => M1_21_bdd3
    );
  M1_26_58 : X_LUT4
    generic map(
      INIT => X"D55D",
      LOC => "SLICE_X40Y33"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => M1_21_bdd5_0,
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(2),
      O => M1_26_58_21769
    );
  M1_14_21 : X_LUT4
    generic map(
      INIT => X"FD7E",
      LOC => "SLICE_X43Y22"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(1),
      O => M1_14_bdd1
    );
  M1_22_42 : X_LUT4
    generic map(
      INIT => X"FCF3",
      LOC => "SLICE_X34Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(1),
      ADR2 => M1_22_bdd9,
      ADR3 => U2_vcs(2),
      O => M1_22_bdd7_pack_2
    );
  M1a_30_36 : X_LUT4
    generic map(
      INIT => X"092B",
      LOC => "SLICE_X34Y30"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(1),
      ADR2 => M1_22_bdd12,
      ADR3 => M1_22_bdd7,
      O => M1a_30_36_21805
    );
  M1_22_71 : X_LUT4
    generic map(
      INIT => X"EDB7",
      LOC => "SLICE_X38Y31"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => M1_22_bdd9,
      ADR2 => U2_vcs(2),
      ADR3 => M1_21_bdd5_0,
      O => M1_22_bdd12_pack_2
    );
  M1_22_111 : X_LUT4
    generic map(
      INIT => X"2E0C",
      LOC => "SLICE_X38Y31"
    )
    port map (
      ADR0 => rom1_addr(2),
      ADR1 => U2_vcs(0),
      ADR2 => M1_22_bdd12,
      ADR3 => M1_21_bdd5_0,
      O => M1_22_11_21829
    );
  M1_23_31 : X_LUT4
    generic map(
      INIT => X"7BDE",
      LOC => "SLICE_X38Y35"
    )
    port map (
      ADR0 => M1_21_bdd5_0,
      ADR1 => U2_vcs(1),
      ADR2 => M1_22_bdd9,
      ADR3 => U2_vcs(2),
      O => M1_23_bdd6_pack_3
    );
  M1_23_21 : X_LUT4
    generic map(
      INIT => X"32FE",
      LOC => "SLICE_X38Y35"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(1),
      ADR2 => M1_23_bdd6,
      ADR3 => U2_vcs(2),
      O => M1_23_bdd1
    );
  M1_23_29 : X_LUT4
    generic map(
      INIT => X"4313",
      LOC => "SLICE_X41Y34"
    )
    port map (
      ADR0 => M1_23_bdd3_0,
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(2),
      O => M1_23_29_21865
    );
  M1_25_11 : X_LUT4
    generic map(
      INIT => X"0FC0",
      LOC => "SLICE_X32Y76"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(2),
      O => M1_25_bdd0
    );
  M1_24_39 : X_LUT4
    generic map(
      INIT => X"1F1F",
      LOC => "SLICE_X42Y30"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => M1_22_bdd12,
      ADR2 => U2_vcs(1),
      ADR3 => VCC,
      O => M1_24_39_pack_1
    );
  M1_30_116 : X_LUT4
    generic map(
      INIT => X"E0A0",
      LOC => "SLICE_X42Y30"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => M1_30_49,
      ADR2 => M1_30_111_0,
      ADR3 => M1_24_39_7089,
      O => M1_30_Q
    );
  M1_26_30 : X_LUT4
    generic map(
      INIT => X"FF42",
      LOC => "SLICE_X39Y32"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(0),
      ADR2 => M1_22_bdd9,
      ADR3 => U2_vcs(1),
      O => M1_26_30_21917
    );
  M1_29_31 : X_LUT4
    generic map(
      INIT => X"6699",
      LOC => "SLICE_X39Y32"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => M1_22_bdd9,
      ADR2 => VCC,
      ADR3 => U2_vcs(1),
      O => M1_29_bdd5
    );
  M2_10_41 : X_LUT4
    generic map(
      INIT => X"5A0A",
      LOC => "SLICE_X37Y74"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => VCC,
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(2),
      O => M2_10_bdd1
    );
  M1_27_11 : X_LUT4
    generic map(
      INIT => X"4BEB",
      LOC => "SLICE_X41Y35"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(1),
      ADR3 => M1_22_bdd9,
      O => M1_27_bdd0_pack_3
    );
  M1a_27_145_SW1 : X_LUT4
    generic map(
      INIT => X"6A00",
      LOC => "SLICE_X41Y35"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(1),
      ADR3 => M1_27_bdd0,
      O => N377
    );
  M1_27_21 : X_LUT4
    generic map(
      INIT => X"2121",
      LOC => "SLICE_X35Y30"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => M1_22_bdd9,
      ADR2 => U2_vcs(1),
      ADR3 => VCC,
      O => M1_27_bdd4_pack_2
    );
  M1a_29_51 : X_LUT4
    generic map(
      INIT => X"3111",
      LOC => "SLICE_X35Y30"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => rom1_addr(4),
      ADR2 => M1_27_bdd4,
      ADR3 => U2_vcs(1),
      O => M1a_29_51_21985
    );
  M2_10_61 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X31Y73"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => M2_0_bdd13_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => M2_10_bdd11
    );
  M2_2_52 : X_LUT4
    generic map(
      INIT => X"BBBB",
      LOC => "SLICE_X31Y73"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => M2_0_bdd13_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => M2_2_bdd8
    );
  M2_10_82 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X33Y66"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => VCC,
      ADR2 => M2_0_bdd13_0,
      ADR3 => VCC,
      O => M2_10_bdd14_pack_1
    );
  M2_8_16 : X_LUT4
    generic map(
      INIT => X"BBFA",
      LOC => "SLICE_X33Y66"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => M2_0_bdd5,
      ADR2 => M2_10_bdd14,
      ADR3 => U2_vcs(2),
      O => M2_8_16_22033
    );
  M2_21_11 : X_LUT4
    generic map(
      INIT => X"7733",
      LOC => "SLICE_X27Y58"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(2),
      ADR2 => VCC,
      ADR3 => U2_vcs(1),
      O => M2_21_bdd0
    );
  M1_28_27 : X_LUT4
    generic map(
      INIT => X"BBFA",
      LOC => "SLICE_X42Y34"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => M1_21_bdd3_0,
      ADR2 => M1_23_bdd6,
      ADR3 => U2_vcs(0),
      O => M1_28_27_pack_1
    );
  M1_28_123 : X_LUT4
    generic map(
      INIT => X"E0C0",
      LOC => "SLICE_X42Y34"
    )
    port map (
      ADR0 => M1_28_65_0,
      ADR1 => M1_28_12_0,
      ADR2 => M1_28_120,
      ADR3 => M1_28_27_7092,
      O => M1_28_Q
    );
  M1_29_14 : X_LUT4
    generic map(
      INIT => X"5445",
      LOC => "SLICE_X39Y46"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => M1_0_bdd2,
      ADR2 => M1_21_bdd5_0,
      ADR3 => M1_22_bdd9,
      O => M1_29_14_pack_1
    );
  M1_29_35 : X_LUT4
    generic map(
      INIT => X"EEEC",
      LOC => "SLICE_X39Y46"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => rom1_addr(4),
      ADR2 => M1_29_14_7094,
      ADR3 => M1_29_0_0,
      O => M1_29_35_22093
    );
  M2_13_41 : X_LUT4
    generic map(
      INIT => X"0005",
      LOC => "SLICE_X32Y73"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => VCC,
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(1),
      O => M2_13_bdd5
    );
  M1_29_60 : X_LUT4
    generic map(
      INIT => X"DDCF",
      LOC => "SLICE_X38Y37"
    )
    port map (
      ADR0 => M1_22_bdd12,
      ADR1 => U2_vcs(1),
      ADR2 => M1_29_bdd5_0,
      ADR3 => U2_vcs(0),
      O => M1_29_60_pack_1
    );
  M1_29_131 : X_LUT4
    generic map(
      INIT => X"C888",
      LOC => "SLICE_X38Y37"
    )
    port map (
      ADR0 => M1_29_35_0,
      ADR1 => M1_29_126,
      ADR2 => M1_29_60_7096,
      ADR3 => M1_29_74_0,
      O => M1_29_Q
    );
  M2_0_101 : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X34Y70"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M2_0_bdd13_0,
      ADR2 => VCC,
      ADR3 => M2_0_bdd7_0,
      O => M2_0_bdd18_pack_1
    );
  M2_0_81 : X_LUT4
    generic map(
      INIT => X"EDFF",
      LOC => "SLICE_X34Y70"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => M2_0_bdd18,
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(0),
      O => M2_0_bdd3
    );
  M2_24_21 : X_LUT4
    generic map(
      INIT => X"DFED",
      LOC => "SLICE_X39Y63"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(0),
      O => M2_24_bdd1
    );
  title_blue_1_1 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X19Y16"
    )
    port map (
      ADR0 => title_spriteon_0,
      ADR1 => U2_vidon_and0000117_6820,
      ADR2 => U2_vidon_and000039_0,
      ADR3 => title_B_6756,
      O => sig_titleBlue(0)
    );
  M2_5_117 : X_LUT4
    generic map(
      INIT => X"CC22",
      LOC => "SLICE_X37Y71"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(2),
      ADR2 => VCC,
      ADR3 => U2_vcs(1),
      O => M1_26_140
    );
  title_blue_1_111 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X19Y19"
    )
    port map (
      ADR0 => U2_hcs(1),
      ADR1 => U2_hcs(3),
      ADR2 => U2_hcs(2),
      ADR3 => U2_hcs(0),
      O => title_N11_pack_1
    );
  title_Msub_rom_pix_Madd_Madd_xor_4_11 : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X19Y19"
    )
    port map (
      ADR0 => title_N11,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_hcs(4),
      O => title_rom_pix(4)
    );
  title_blue_1_254 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X14Y20"
    )
    port map (
      ADR0 => U2_vcs(7),
      ADR1 => U2_vcs(6),
      ADR2 => U2_vcs(9),
      ADR3 => U2_vcs(8),
      O => title_blue_1_254_pack_1
    );
  title_blue_1_256_SW0 : X_LUT4
    generic map(
      INIT => X"FDFF",
      LOC => "SLICE_X14Y20"
    )
    port map (
      ADR0 => U2_vcs(5),
      ADR1 => U2_vcs(4),
      ADR2 => U2_hcs(9),
      ADR3 => title_blue_1_254_7099,
      O => N237
    );
  M2_0_21 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X35Y66"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => M2_0_bdd7_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => M2_0_bdd5_pack_1
    );
  M2_0_SW0 : X_LUT4
    generic map(
      INIT => X"EEF3",
      LOC => "SLICE_X35Y66"
    )
    port map (
      ADR0 => M2_0_bdd11,
      ADR1 => rom1_addr(3),
      ADR2 => M2_0_bdd5,
      ADR3 => rom1_addr(2),
      O => N113
    );
  M2_0_61 : X_LUT4
    generic map(
      INIT => X"EE88",
      LOC => "SLICE_X34Y68"
    )
    port map (
      ADR0 => M2_0_bdd7_0,
      ADR1 => M2_0_bdd13_0,
      ADR2 => VCC,
      ADR3 => U2_vcs(0),
      O => M2_0_bdd11_pack_2
    );
  M2_5_11 : X_LUT4
    generic map(
      INIT => X"4BEB",
      LOC => "SLICE_X34Y68"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(1),
      ADR3 => M2_0_bdd11,
      O => M2_5_bdd0
    );
  M2_1_52 : X_LUT4
    generic map(
      INIT => X"EBEB",
      LOC => "SLICE_X39Y68"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => M2_0_bdd13_0,
      ADR2 => M2_0_bdd7_0,
      ADR3 => VCC,
      O => M2_1_bdd8_pack_1
    );
  M2_1_42 : X_LUT4
    generic map(
      INIT => X"FCF3",
      LOC => "SLICE_X39Y68"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(2),
      ADR2 => M2_1_bdd8,
      ADR3 => U2_vcs(1),
      O => M2_1_bdd1
    );
  M2_2_31 : X_LUT4
    generic map(
      INIT => X"FF0F",
      LOC => "SLICE_X32Y69"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => M2_0_bdd7_0,
      ADR3 => U2_vcs(0),
      O => M2_2_bdd5
    );
  M2_4_11 : X_LUT4
    generic map(
      INIT => X"7A2F",
      LOC => "SLICE_X32Y69"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => M2_0_bdd7_0,
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(0),
      O => M2_4_bdd0
    );
  U3_tank1_angle_calc_mux0004_2_1_SW0 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X54Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_tank1_angle_calc(4),
      ADR3 => U3_Madd_tank1_angle_calc_addsub0000_cy_3_Q,
      O => N142
    );
  M2_3_20 : X_LUT4
    generic map(
      INIT => X"ABEF",
      LOC => "SLICE_X38Y66"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(2),
      ADR2 => M2_1_bdd8,
      ADR3 => M2_10_bdd14,
      O => M2_3_20_23307
    );
  M2_3_38 : X_LUT4
    generic map(
      INIT => X"DF57",
      LOC => "SLICE_X38Y66"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(2),
      ADR2 => M2_1_bdd4_0,
      ADR3 => M2_10_bdd14,
      O => M2_3_38_23314
    );
  M2_3_21 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X33Y71"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(1),
      ADR2 => VCC,
      ADR3 => U2_vcs(2),
      O => M2_3_bdd1
    );
  M2_6_11 : X_LUT4
    generic map(
      INIT => X"7AF5",
      LOC => "SLICE_X32Y74"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => M2_0_bdd7_0,
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(0),
      O => M2_6_bdd0_pack_1
    );
  M2a_6_42 : X_LUT4
    generic map(
      INIT => X"2E22",
      LOC => "SLICE_X32Y74"
    )
    port map (
      ADR0 => N291,
      ADR1 => rom1_addr(3),
      ADR2 => rom1_addr(4),
      ADR3 => M2_6_bdd0,
      O => M2a_6_Q
    );
  M2_5_62 : X_LUT4
    generic map(
      INIT => X"80B3",
      LOC => "SLICE_X34Y73"
    )
    port map (
      ADR0 => N335_0,
      ADR1 => U2_vcs(1),
      ADR2 => M2_0_bdd13_0,
      ADR3 => U2_vcs(4),
      O => M2_5_62_23367
    );
  M2_9_11 : X_LUT4
    generic map(
      INIT => X"9899",
      LOC => "SLICE_X34Y73"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(1),
      ADR2 => M2_0_bdd13_0,
      ADR3 => U2_vcs(0),
      O => M2_9_bdd0
    );
  M2_7_11 : X_LUT4
    generic map(
      INIT => X"F8F9",
      LOC => "SLICE_X36Y70"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(2),
      ADR3 => M2_0_bdd7_0,
      O => M2_7_bdd0
    );
  M2_7_14 : X_LUT4
    generic map(
      INIT => X"0544",
      LOC => "SLICE_X39Y69"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => M2_0_bdd13_0,
      ADR2 => M2_0_bdd7_0,
      ADR3 => rom1_addr(2),
      O => M2_7_14_pack_1
    );
  M2_7_35 : X_LUT4
    generic map(
      INIT => X"1510",
      LOC => "SLICE_X39Y69"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => M2_1_bdd1_0,
      ADR2 => U2_vcs(1),
      ADR3 => M2_7_14_7116,
      O => M2_7_35_23410
    );
  M2_8_21 : X_LUT4
    generic map(
      INIT => X"77CC",
      LOC => "SLICE_X33Y65"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(2),
      ADR2 => VCC,
      ADR3 => U2_vcs(1),
      O => M2_8_bdd1
    );
  M2a_7_32_SW0 : X_LUT4
    generic map(
      INIT => X"5000",
      LOC => "SLICE_X32Y72"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => VCC,
      ADR2 => U2_vcs(1),
      ADR3 => M2_0_bdd11,
      O => N285
    );
  U2_vidon_and0000105 : X_LUT4
    generic map(
      INIT => X"5FDF",
      LOC => "SLICE_X16Y23"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => U3_spriteonGrnd_and0000104,
      ADR2 => U2_hcs(8),
      ADR3 => U2_hcs(4),
      O => U2_vidon_and0000105_23451
    );
  U3_spriteonB4_and000028 : X_LUT4
    generic map(
      INIT => X"070F",
      LOC => "SLICE_X16Y23"
    )
    port map (
      ADR0 => U2_hcs(3),
      ADR1 => U2_hcs(2),
      ADR2 => N241,
      ADR3 => U2_hcs(4),
      O => U3_spriteonB4_and000028_23458
    );
  U2_vidon_and0000117 : X_LUT4
    generic map(
      INIT => X"0C08",
      LOC => "SLICE_X20Y22"
    )
    port map (
      ADR0 => U2_vidon_and000080_7061,
      ADR1 => U2_vidon_and0000105_0,
      ADR2 => U2_vcs(9),
      ADR3 => U2_vidon_and000065,
      O => U2_vidon_and0000117_pack_1
    );
  U2_vidon_and0000131 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X20Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vidon_and000039_0,
      ADR3 => U2_vidon_and0000117_6820,
      O => vidon
    );
  screenstate_sig_hill4_mux0001_0_2_SW0 : X_LUT4
    generic map(
      INIT => X"3F3F",
      LOC => "SLICE_X3Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => screenstate_sig_hill4(6),
      ADR2 => screenstate_sig_hill4(4),
      ADR3 => VCC,
      O => N11_pack_2
    );
  screenstate_sig_hill4_mux0001_0_2 : X_LUT4
    generic map(
      INIT => X"AAA6",
      LOC => "SLICE_X3Y40"
    )
    port map (
      ADR0 => screenstate_sig_hill4(7),
      ADR1 => screenstate_sig_hill4(5),
      ADR2 => N11,
      ADR3 => screenstate_sig_hill4_mux0001_0_bdd2,
      O => screenstate_sig_hill4_mux0001_0_Q
    );
  screenstate_sig_hill4_7 : X_FF
    generic map(
      LOC => "SLICE_X3Y40",
      INIT => '0'
    )
    port map (
      I => screenstate_sig_hill4_7_DXMUX_23513,
      CE => screenstate_sig_hill4_7_CEINV_23495,
      CLK => screenstate_sig_hill4_7_CLKINV_23496,
      SET => GND,
      RST => GND,
      O => screenstate_sig_hill4(7)
    );
  M1a_1_8 : X_LUT4
    generic map(
      INIT => X"7CF0",
      LOC => "SLICE_X33Y29"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(2),
      O => M1a_1_8_23527
    );
  U3_spriteonB3_and000036 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X16Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonB3_and000020_0,
      ADR2 => U3_spriteonB1_cmp_lt0000,
      ADR3 => U3_spriteonB3_cmp_ge0000,
      O => U3_spriteonB3_pack_1
    );
  selector_red_0_18 : X_LUT4
    generic map(
      INIT => X"AA08",
      LOC => "SLICE_X16Y24"
    )
    port map (
      ADR0 => selector_red_0_14_0,
      ADR1 => U3_spriteonB5_0,
      ADR2 => U3_spriteonB4_0,
      ADR3 => U3_spriteonB3,
      O => selector_red_0_18_23551
    );
  U3_spriteonGrnd_and0000162 : X_LUT4
    generic map(
      INIT => X"C080",
      LOC => "SLICE_X16Y27"
    )
    port map (
      ADR0 => U3_spriteonGrnd_and000023,
      ADR1 => U3_spriteonGrnd_and0000134_0,
      ADR2 => U3_spriteonGrnd_and000064_0,
      ADR3 => U2_vcs(9),
      O => U3_spriteonGrnd_pack_1
    );
  selector_red_0_14 : X_LUT4
    generic map(
      INIT => X"0003",
      LOC => "SLICE_X16Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonB2_0,
      ADR2 => U3_spriteonGrnd,
      ADR3 => U3_spriteonB1_0,
      O => selector_red_0_14_23575
    );
  nes_start_reg_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X55Y27"
    )
    port map (
      ADR0 => nes_counter_reg(1),
      ADR1 => nes_counter_reg(2),
      ADR2 => nes_counter_reg(3),
      ADR3 => nes_N0,
      O => nes_start_reg_cmp_eq0000
    );
  U3_red_0_3_SW0 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X25Y38"
    )
    port map (
      ADR0 => U3_N42,
      ADR1 => U3_M2_mux0000,
      ADR2 => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_Q,
      ADR3 => U3_spriteon2_cmp_ge0000,
      O => N130_pack_1
    );
  U3_red_0_3 : X_LUT4
    generic map(
      INIT => X"040C",
      LOC => "SLICE_X25Y38"
    )
    port map (
      ADR0 => U3_M1_mux0000,
      ADR1 => vidon_0,
      ADR2 => N130,
      ADR3 => U3_spriteon1_0,
      O => U3_N7
    );
  x7_an_0_mux00011 : X_LUT4
    generic map(
      INIT => X"FFF0",
      LOC => "SLICE_X66Y71"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => x7_clkdiv(18),
      ADR3 => x7_clkdiv(19),
      O => an_0_OBUF_23623
    );
  selector_green_0_47_SW0 : X_LUT4
    generic map(
      INIT => X"EFCF",
      LOC => "SLICE_X20Y19"
    )
    port map (
      ADR0 => U3_spriteon1_0,
      ADR1 => U3_blue_and0003_0,
      ADR2 => U3_N7_0,
      ADR3 => U3_M1a_mux0000,
      O => N277_pack_1
    );
  selector_green_0_47 : X_LUT4
    generic map(
      INIT => X"4E44",
      LOC => "SLICE_X20Y19"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_6150,
      ADR1 => sig_titleBlue_0_0,
      ADR2 => N277,
      ADR3 => selector_green_0_17_0,
      O => green_0_OBUF_23647
    );
  M1_30_111_SW0 : X_LUT4
    generic map(
      INIT => X"FFEE",
      LOC => "SLICE_X43Y30"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => M1_22_bdd9,
      ADR2 => VCC,
      ADR3 => U2_vcs(0),
      O => N345_pack_1
    );
  M1_30_111 : X_LUT4
    generic map(
      INIT => X"0155",
      LOC => "SLICE_X43Y30"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => U2_vcs(1),
      ADR2 => N345,
      ADR3 => rom1_addr(3),
      O => M1_30_111_23671
    );
  U2_Result_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X15Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_0_G
    );
  U2_Result_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X15Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs(2),
      ADR3 => VCC,
      O => U2_Result_2_F
    );
  U2_Result_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X15Y23"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_2_G
    );
  U2_Result_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X15Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_4_F
    );
  U2_Result_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X15Y24"
    )
    port map (
      ADR0 => U2_vcs(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_4_G
    );
  U2_Result_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X15Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(6),
      O => U2_Result_6_F
    );
  U2_Result_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X15Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(7),
      O => U2_Result_6_G
    );
  U2_Result_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X15Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(8),
      O => U2_Result_8_F
    );
  x7_clkdiv_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X67Y70"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => x7_clkdiv(1),
      O => x7_clkdiv_0_G
    );
  x7_clkdiv_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y71"
    )
    port map (
      ADR0 => x7_clkdiv(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => x7_clkdiv_2_F
    );
  x7_clkdiv_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X67Y71"
    )
    port map (
      ADR0 => VCC,
      ADR1 => x7_clkdiv(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => x7_clkdiv_2_G
    );
  x7_clkdiv_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y72"
    )
    port map (
      ADR0 => x7_clkdiv(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => x7_clkdiv_4_F
    );
  x7_clkdiv_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X67Y72"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => x7_clkdiv(5),
      O => x7_clkdiv_4_G
    );
  x7_clkdiv_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X67Y73"
    )
    port map (
      ADR0 => VCC,
      ADR1 => x7_clkdiv(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => x7_clkdiv_6_F
    );
  x7_clkdiv_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X67Y73"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => x7_clkdiv(7),
      ADR3 => VCC,
      O => x7_clkdiv_6_G
    );
  x7_clkdiv_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y74"
    )
    port map (
      ADR0 => x7_clkdiv(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => x7_clkdiv_8_F
    );
  x7_clkdiv_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X67Y74"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => x7_clkdiv(9),
      O => x7_clkdiv_8_G
    );
  x7_clkdiv_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X67Y75"
    )
    port map (
      ADR0 => VCC,
      ADR1 => x7_clkdiv(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => x7_clkdiv_10_F
    );
  x7_clkdiv_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X67Y75"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => x7_clkdiv(11),
      ADR3 => VCC,
      O => x7_clkdiv_10_G
    );
  x7_clkdiv_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y76"
    )
    port map (
      ADR0 => x7_clkdiv(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => x7_clkdiv_12_F
    );
  x7_clkdiv_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X67Y76"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => x7_clkdiv(13),
      O => x7_clkdiv_12_G
    );
  x7_clkdiv_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X67Y77"
    )
    port map (
      ADR0 => VCC,
      ADR1 => x7_clkdiv(14),
      ADR2 => VCC,
      ADR3 => VCC,
      O => x7_clkdiv_14_F
    );
  x7_clkdiv_14_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X67Y77"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => x7_clkdiv(15),
      ADR3 => VCC,
      O => x7_clkdiv_14_G
    );
  x7_clkdiv_16_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y78"
    )
    port map (
      ADR0 => x7_clkdiv(16),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => x7_clkdiv_16_F
    );
  x7_clkdiv_16_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X67Y78"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => x7_clkdiv(17),
      O => x7_clkdiv_16_G
    );
  x7_clkdiv_18_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X67Y79"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => x7_clkdiv(18),
      ADR3 => VCC,
      O => x7_clkdiv_18_F
    );
  U1_q_01_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X45Y3"
    )
    port map (
      ADR0 => U1_q(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_01_G
    );
  U1_q_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X45Y4"
    )
    port map (
      ADR0 => U1_q(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_2_F
    );
  U1_q_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X45Y4"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U1_q(3),
      O => U1_q_2_G
    );
  U1_q_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X45Y5"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U1_q(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_4_F
    );
  U1_q_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X45Y5"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U1_q(5),
      ADR3 => VCC,
      O => U1_q_4_G
    );
  U1_q_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X45Y6"
    )
    port map (
      ADR0 => U1_q(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_6_F
    );
  U1_q_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X45Y6"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U1_q(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_6_G
    );
  U1_q_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X45Y7"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U1_q(8),
      ADR3 => VCC,
      O => U1_q_8_F
    );
  U1_q_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X45Y7"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U1_q(9),
      O => U1_q_8_G
    );
  U1_q_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X45Y8"
    )
    port map (
      ADR0 => U1_q(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_10_F
    );
  U1_q_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X45Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U1_q(11),
      O => U1_q_10_G
    );
  U1_q_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X45Y9"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U1_q(12),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_12_F
    );
  U1_q_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X45Y9"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U1_q(13),
      ADR3 => VCC,
      O => U1_q_12_G
    );
  U1_q_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X45Y10"
    )
    port map (
      ADR0 => U1_q(14),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_14_F
    );
  U1_q_14_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X45Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U1_q(15),
      O => U1_q_14_G
    );
  U1_q_16_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X45Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U1_q(16),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_16_F
    );
  nes_scalar_next_addsub0000_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X47Y0"
    )
    port map (
      ADR0 => VCC,
      ADR1 => nes_scalar_reg(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_scalar_next_addsub0000_0_G
    );
  nes_scalar_next_addsub0000_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X47Y1"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => nes_scalar_reg(2),
      ADR3 => VCC,
      O => nes_scalar_next_addsub0000_2_F
    );
  nes_scalar_next_addsub0000_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X47Y1"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => nes_scalar_reg(3),
      O => nes_scalar_next_addsub0000_2_G
    );
  nes_scalar_next_addsub0000_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X47Y2"
    )
    port map (
      ADR0 => VCC,
      ADR1 => nes_scalar_reg(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_scalar_next_addsub0000_4_F
    );
  nes_scalar_next_addsub0000_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X47Y2"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => nes_scalar_reg(5),
      O => nes_scalar_next_addsub0000_4_G
    );
  nes_scalar_next_addsub0000_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X47Y3"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => nes_scalar_reg(6),
      O => nes_scalar_next_addsub0000_6_F
    );
  nes_scalar_next_addsub0000_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X47Y3"
    )
    port map (
      ADR0 => VCC,
      ADR1 => nes_scalar_reg(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_scalar_next_addsub0000_6_G
    );
  nes_scalar_next_addsub0000_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X47Y4"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => nes_scalar_reg(8),
      O => nes_scalar_next_addsub0000_8_F
    );
  U2_Result_0_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X19Y20"
    )
    port map (
      ADR0 => U2_hcs(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_0_1_G
    );
  U2_Result_2_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X19Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_hcs(2),
      O => U2_Result_2_1_F
    );
  U2_Result_2_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X19Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_2_1_G
    );
  U2_Result_4_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X19Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_hcs(4),
      ADR3 => VCC,
      O => U2_Result_4_1_F
    );
  U2_Result_4_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X19Y22"
    )
    port map (
      ADR0 => U2_hcs(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_4_1_G
    );
  U2_Result_6_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X19Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_6_1_F
    );
  U2_Result_6_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X19Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_hcs(7),
      O => U2_Result_6_1_G
    );
  U2_Result_8_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X19Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_hcs(8),
      O => U2_Result_8_1_F
    );
  screenstate_Result_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X3Y14"
    )
    port map (
      ADR0 => screenstate_sig_hill3(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => screenstate_Result_0_G
    );
  screenstate_Result_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X3Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => screenstate_sig_hill3(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => screenstate_Result_2_F
    );
  screenstate_Result_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X3Y15"
    )
    port map (
      ADR0 => screenstate_sig_hill3(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => screenstate_Result_2_G
    );
  screenstate_Result_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X3Y16"
    )
    port map (
      ADR0 => screenstate_sig_hill3(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => screenstate_Result_4_F
    );
  screenstate_Result_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X3Y16"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => screenstate_sig_hill3(5),
      ADR3 => VCC,
      O => screenstate_Result_4_G
    );
  screenstate_Result_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X3Y17"
    )
    port map (
      ADR0 => screenstate_sig_hill3(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => screenstate_Result_6_F
    );
  nes_Result_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X67Y6"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => nes_counter_reg(1),
      ADR3 => VCC,
      O => nes_Result_0_G
    );
  nes_Result_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X67Y7"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => nes_counter_reg(2),
      ADR3 => VCC,
      O => nes_Result_2_F
    );
  nes_Result_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y7"
    )
    port map (
      ADR0 => nes_counter_reg(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_Result_2_G
    );
  nes_Result_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X67Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => nes_counter_reg(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_Result_4_F
    );
  nes_Result_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X67Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => nes_counter_reg(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_Result_4_G
    );
  nes_Result_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y9"
    )
    port map (
      ADR0 => nes_counter_reg(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_Result_6_F
    );
  nes_Result_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X67Y9"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => nes_counter_reg(7),
      O => nes_Result_6_G
    );
  nes_Result_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X67Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => nes_counter_reg(8),
      O => nes_Result_8_F
    );
  U3_Q_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X25Y83"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_Q_1_6524,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Q_0_G
    );
  U3_Q_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X25Y84"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_Q_2_6526,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Q_2_F
    );
  U3_Q_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X25Y84"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_Q_3_6527,
      ADR3 => VCC,
      O => U3_Q_2_G
    );
  U3_Q_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X25Y85"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_Q_4_6529,
      ADR3 => VCC,
      O => U3_Q_4_F
    );
  U3_Q_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X25Y85"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_Q_5_6530,
      O => U3_Q_4_G
    );
  U3_Q_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X25Y86"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_Q_6_6532,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Q_6_F
    );
  U3_Q_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X25Y86"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_Q_7_6533,
      ADR3 => VCC,
      O => U3_Q_6_G
    );
  U3_Q_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X25Y87"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_Q_8_6535,
      ADR3 => VCC,
      O => U3_Q_8_F
    );
  U3_Q_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X25Y87"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_Q_9_6536,
      O => U3_Q_8_G
    );
  U3_Q_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X25Y88"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_Q_10_6538,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Q_10_F
    );
  U3_Q_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X25Y88"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_Q_11_6539,
      ADR3 => VCC,
      O => U3_Q_10_G
    );
  U3_Q_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X25Y89"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_Q_12_6541,
      ADR3 => VCC,
      O => U3_Q_12_F
    );
  U3_Q_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X25Y89"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_Q_13_6542,
      O => U3_Q_12_G
    );
  U3_Q_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X25Y90"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_Q_14_6544,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Q_14_F
    );
  U3_Q_14_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X25Y90"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_Q_15_6545,
      ADR3 => VCC,
      O => U3_Q_14_G
    );
  U3_Q_16_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X25Y91"
    )
    port map (
      ADR0 => U3_Q_16_6547,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Q_16_F
    );
  dp_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD60",
      PATHPULSE => 555 ps
    )
    port map (
      I => dp_OUTPUT_OFF_O1INV_13521,
      O => dp_O
    );
  dp_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD60",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => dp_OUTPUT_OFF_O1INV_13521
    );
  ja2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD91",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja2_OBUF_19880,
      O => ja2_O
    );
  ja3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD94",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja3_OBUF_20144,
      O => ja3_O
    );
  a_to_g_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD77",
      PATHPULSE => 555 ps
    )
    port map (
      I => a_to_g_0_OBUF_20257,
      O => a_to_g_0_O
    );
  a_to_g_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD87",
      PATHPULSE => 555 ps
    )
    port map (
      I => a_to_g_1_OBUF_20837,
      O => a_to_g_1_O
    );
  a_to_g_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD70",
      PATHPULSE => 555 ps
    )
    port map (
      I => a_to_g_2_OBUF_20281,
      O => a_to_g_2_O
    );
  a_to_g_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD62",
      PATHPULSE => 555 ps
    )
    port map (
      I => a_to_g_3_OBUF_20288,
      O => a_to_g_3_O
    );
  a_to_g_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD63",
      PATHPULSE => 555 ps
    )
    port map (
      I => a_to_g_4_OBUF_20305,
      O => a_to_g_4_O
    );
  a_to_g_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD72",
      PATHPULSE => 555 ps
    )
    port map (
      I => a_to_g_5_OBUF_20312,
      O => a_to_g_5_O
    );
  a_to_g_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD95",
      PATHPULSE => 555 ps
    )
    port map (
      I => a_to_g_6_OBUF_20264,
      O => a_to_g_6_O
    );
  blue_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD167",
      PATHPULSE => 555 ps
    )
    port map (
      I => blue_0_OBUF_F5MUX_14272,
      O => blue_0_O
    );
  blue_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD169",
      PATHPULSE => 555 ps
    )
    port map (
      I => blue_1_OBUF_22966,
      O => blue_1_O
    );
  an_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD71",
      PATHPULSE => 555 ps
    )
    port map (
      I => an_0_OBUF_23623,
      O => an_0_O
    );
  an_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD79",
      PATHPULSE => 555 ps
    )
    port map (
      I => an_1_OBUF_19286,
      O => an_1_O
    );
  an_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD61",
      PATHPULSE => 555 ps
    )
    port map (
      I => an_2_OBUF_20072,
      O => an_2_O
    );
  an_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD67",
      PATHPULSE => 555 ps
    )
    port map (
      I => an_3_OBUF_19508,
      O => an_3_O
    );
  ld_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD84",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_0_OBUF_6776,
      O => ld_0_O
    );
  ld_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD85",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_1_OBUF_19356,
      O => ld_1_O
    );
  ld_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD90",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_2_OBUF_6778,
      O => ld_2_O
    );
  ld_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD89",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_3_OBUF_19412,
      O => ld_3_O
    );
  ld_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD65",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_4_OBUF_19424,
      O => ld_4_O
    );
  ld_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD109",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_5_OBUF_0,
      O => ld_5_O
    );
  ld_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD225",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_6_OBUF_6781,
      O => ld_6_O
    );
  ld_7_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD181",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_7_OBUF_0,
      O => ld_7_O
    );
  hsync_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD168",
      PATHPULSE => 555 ps
    )
    port map (
      I => hsync_OBUF_19928,
      O => hsync_O
    );
  vsync_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD173",
      PATHPULSE => 555 ps
    )
    port map (
      I => vsync_OBUF_23110,
      O => vsync_O
    );
  red_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD148",
      PATHPULSE => 555 ps
    )
    port map (
      I => red_0_OBUF_F5MUX_15849,
      O => red_0_O
    );
  red_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD153",
      PATHPULSE => 555 ps
    )
    port map (
      I => red_1_OBUF_6796,
      O => red_1_O
    );
  red_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD154",
      PATHPULSE => 555 ps
    )
    port map (
      I => red_1_OBUF_6796,
      O => red_2_O
    );
  green_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD156",
      PATHPULSE => 555 ps
    )
    port map (
      I => green_0_OBUF_23647,
      O => green_0_O
    );
  green_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD157",
      PATHPULSE => 555 ps
    )
    port map (
      I => green_1_OBUF_19952,
      O => green_1_O
    );
  green_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD163",
      PATHPULSE => 555 ps
    )
    port map (
      I => green_2_OBUF_19628,
      O => green_2_O
    );
  N225_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X51Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => N225_G
    );
  M1_21_26_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X55Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => M1_21_26_F
    );
  U3_blue_and0002117_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF",
      LOC => "SLICE_X21Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_blue_and0002117_G
    );
  U2_vidon_and000026_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X20Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_vidon_and000026_G
    );
  U2_vidon_and000018_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF",
      LOC => "SLICE_X18Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_vidon_and000018_F
    );
  U2_vidon_and000065_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF",
      LOC => "SLICE_X23Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_vidon_and000065_G
    );
  M1a_26_13_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X34Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => M1a_26_13_F
    );
  U3_spriteonGrnd_and000047_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X25Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonGrnd_and000047_G
    );
  N241_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF",
      LOC => "SLICE_X17Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => N241_G
    );
  U3_spriteonGrnd_and00007_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF",
      LOC => "SLICE_X20Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonGrnd_and00007_F
    );
  NlwBlock_vga_bsprite2a_top_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlock_vga_bsprite2a_top_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwInverterBlock_title_B_CLK : X_INV
    port map (
      I => title_B_CLKINVNOT,
      O => NlwInverterSignal_title_B_CLK
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

