# This script segment is generated automatically by AutoPilot

set name processArray_sdiv_32ns_32ns_32_36_seq_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {sdiv} IMPL {auto_seq} LATENCY 35 ALLOW_PRAGMA 1
}


set name processArray_mul_32s_32s_32_1_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {mul} IMPL {auto} LATENCY 0 ALLOW_PRAGMA 1
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

set axilite_register_dict [dict create]
# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9 \
    name arr_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_0 \
    op interface \
    ports { arr_0 { O 32 vector } arr_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name arr_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_1 \
    op interface \
    ports { arr_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name arr_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_2 \
    op interface \
    ports { arr_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name arr_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_3 \
    op interface \
    ports { arr_3 { O 32 vector } arr_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name arr_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_4 \
    op interface \
    ports { arr_4 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name arr_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_5 \
    op interface \
    ports { arr_5 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name arr_6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_6 \
    op interface \
    ports { arr_6 { O 32 vector } arr_6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name arr_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_7 \
    op interface \
    ports { arr_7 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name arr_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_8 \
    op interface \
    ports { arr_8 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name arr_9 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_9 \
    op interface \
    ports { arr_9 { O 32 vector } arr_9_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name arr_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_10 \
    op interface \
    ports { arr_10 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name arr_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_11 \
    op interface \
    ports { arr_11 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name arr2_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_arr2_0 \
    op interface \
    ports { arr2_0 { O 32 vector } arr2_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name arr2_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr2_1 \
    op interface \
    ports { arr2_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name arr2_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr2_2 \
    op interface \
    ports { arr2_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name arr2_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr2_3 \
    op interface \
    ports { arr2_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name arr2_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr2_4 \
    op interface \
    ports { arr2_4 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name arr2_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr2_5 \
    op interface \
    ports { arr2_5 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name arr2_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr2_6 \
    op interface \
    ports { arr2_6 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


