

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 44 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 5668 clock pin(s) of sequential element(s)
0 instances converted, 5668 sequential instances remain driven by gated/generated clocks

===================================================================== Non-Gated/Non-Generated Clocks =====================================================================
Clock Tree ID     Driving Element                                      Drive Element Type           Fanout     Sample Instance                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0003       PROC_SUBSYSTEM_0.COREJTAGDEBUG_0.genblk1.UJTAG_0     UJTAG                        16         PROC_SUBSYSTEM_0.COREJTAGDEBUG_0.genblk1.UJ_JTAG_0.pauselow
@K:CKID0004       CLK_50MHZ                                            clock definition on port     28         PF_CCC_0.pll_inst_0                                        
==========================================================================================================================================================================
================================================================================================================= Gated/Generated Clocks ==================================================================================================================
Clock Tree ID     Driving Element                                                   Drive Element Type     Fanout     Sample Instance                                                               Explanation                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       PF_CCC_0.pll_inst_0                                               PLL                    5476       reset_synchronizer_1.sync_deasert_reg[1]                                      No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0002       PROC_SUBSYSTEM_0.COREJTAGDEBUG_0.genblk1.UJ_JTAG_0.un1_duttck     CFG4                   192        PROC_SUBSYSTEM_0.CORERISCV_AXI4_0.debugBusRespFifo.genblk2.rdAddrReg_r[1]     No gated clock conversion method for cell cell:ACG4.SLE
===========================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

