cocci_test_suite() {
	enum plane_id cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 9932 */;
	struct intel_link_m_n *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 9841 */;
	u64 cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 969 */;
	const u16 cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 9340 */[];
	enum intel_output_format cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 8847 */;
	struct dpll cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 8820 */;
	struct intel_framebuffer *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 8743 */;
	struct drm_framebuffer *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 8742 */;
	struct intel_initial_plane_config *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 8732 */;
	const u32 cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 87 */[];
	enum link_m_n_set cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 7806 */;
	u16 cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 7630 */;
	u32 *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 7610 */;
	const struct drm_display_mode *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 7529 */;
	const struct drm_i915_private *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 7470 */;
	const struct intel_crtc *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 7468 */;
	struct intel_bw_state *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 7144 */;
	struct drm_encoder *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 6898 */;
	struct intel_digital_port *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 6849 */;
	enum tc_port cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 6814 */;
	const struct dpll *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 621 */;
	struct intel_connector *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 6168 */;
	const struct drm_connector *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 5282 */;
	const struct intel_atomic_state *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 5277 */;
	struct drm_crtc_commit cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 5057 */;
	struct drm_crtc_commit *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 5054 */;
	const struct intel_limit cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 491 */;
	const int cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 4668 */[];
	u8 cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 4489 */;
	struct drm_crtc *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 4313 */;
	struct drm_crtc_state *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 4312 */;
	struct drm_modeset_acquire_ctx *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 4310 */;
	struct drm_atomic_state *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 4309 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 4308 */;
	int cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 4307 */;
	const struct intel_plane_state *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 4281 */;
	const struct drm_intel_sprite_colorkey *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 4231 */;
	const struct intel_crtc_scaler_state *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 4015 */;
	enum i9xx_plane_id cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 3937 */;
	unsigned int *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 3602 */;
	const struct drm_framebuffer *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 3333 */;
	struct intel_frontbuffer *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 3184 */;
	struct drm_plane *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 3147 */;
	struct drm_mode_fb_cmd2 cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 3060 */;
	const struct intel_framebuffer *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 2927 */;
	struct drm_rect cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 2745 */;
	struct intel_rotation_info *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 2657 */;
	const struct drm_mode_fb_cmd2 *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 2502 */;
	const struct drm_format_info *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 2501 */;
	const struct drm_format_info cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 2476 */[];
	int *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 2231 */;
	unsigned long *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 2098 */;
	const struct i915_ggtt_view *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 2096 */;
	struct i915_vma *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 2094 */;
	struct i915_ggtt_view *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 2021 */;
	const struct intel_remapped_info *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 2009 */;
	const struct intel_rotation_info *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 1998 */;
	struct drm_i915_error_state_buf *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 17900 */;
	int cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 17819 */[];
	struct intel_display_error_state *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 17815 */;
	struct intel_display_error_state {
		u32 power_well_driver;
		struct intel_cursor_error_state {
			u32 control;
			u32 position;
			u32 base;
			u32 size;
		} cursor[I915_MAX_PIPES];
		struct intel_pipe_error_state {
			bool power_domain_on;
			u32 source;
			u32 stat;
		} pipe[I915_MAX_PIPES];
		struct intel_plane_error_state {
			u32 control;
			u32 stride;
			u32 size;
			u32 pos;
			u32 addr;
			u32 surface;
			u32 tile_offset;
		} plane[I915_MAX_PIPES];
		struct intel_transcoder_error_state {
			bool available;
			bool power_domain_on;
			enum transcoder cpu_transcoder;
			u32 conf;
			u32 htotal;
			u32 hblank;
			u32 hsync;
			u32 vtotal;
			u32 vblank;
			u32 vsync;
		} transcoder[5];
	} cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 17772 */;
	struct drm_modeset_acquire_ctx cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 17677 */;
	struct drm_display_mode cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 17402 */;
	struct intel_initial_plane_config cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 16890 */;
	const struct drm_mode_config_funcs cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 16509 */;
	enum drm_mode_status cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 16383 */;
	const struct drm_framebuffer_funcs cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 16211 */;
	struct drm_clip_rect *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 16200 */;
	struct intel_limit {
		struct {
			int min,max;
		} dot,vco,n,m,m1,m2,p,p1;
		struct {
			int dot_limit;
			int p2_slow,p2_fast;
		} p2;
	} cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 161 */;
	void cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 159 */(struct drm_crtc *crtc);
	struct drm_i915_get_pipe_from_crtc_id *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 15820 */;
	struct drm_file *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 15818 */;
	const struct drm_crtc_funcs *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 15714 */;
	void cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 157 */(struct drm_device *dev,
									    struct drm_modeset_acquire_ctx *ctx);
	const struct drm_crtc_funcs cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 15656 */;
	struct intel_scaler *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 15636 */;
	struct intel_crtc_scaler_state *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 15626 */;
	void cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 155 */(const struct intel_crtc_state *old_crtc_state);
	struct intel_fbc *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 15449 */;
	const u32 *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 15423 */;
	const u64 *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 15422 */;
	const struct drm_plane_funcs *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 15419 */;
	const struct drm_plane_funcs cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 15258 */;
	void cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 152 */(struct intel_crtc *crtc,
									    struct intel_crtc_state *crtc_state);
	struct drm_plane_state *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 15163 */;
	struct i915_sched_attr cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 15033 */;
	struct drm_i915_gem_object *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 15031 */;
	const int cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 15002 */;
	void cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 150 */(struct intel_crtc *crtc,
									    const struct intel_crtc_state *pipe_config);
	struct wait_rps_boost *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 14966 */;
	struct dma_fence *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 14964 */;
	struct i915_request *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 14945 */;
	typeof(*wait) cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 14944 */;
	void *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 14942 */;
	unsigned cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 14942 */;
	struct wait_queue_entry *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 14941 */;
	struct wait_rps_boost {
		struct wait_queue_entry wait;
		struct drm_crtc *crtc;
		struct i915_request *request;
	} cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 14934 */;
	struct intel_atomic_helper *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 14806 */;
	struct intel_atomic_state cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 14798 */;
	enum i915_sw_fence_notify cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 14795 */;
	struct i915_sw_fence *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 14794 */;
	int __i915_sw_fence_call cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 14793 */;
	void cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 147 */(const struct intel_crtc_state *crtc_state);
	u64 cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 14637 */[I915_MAX_PIPES];
	struct drm_atomic_state cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 14621 */;
	struct work_struct *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 14618 */;
	struct wait_queue_entry cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 14593 */;
	typeof(*dev_priv) cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 14586 */;
	struct llist_node *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 14576 */;
	struct skl_ddb_entry cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 14500 */[I915_MAX_PIPES];
	u32 cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 1440 */;
	struct intel_dp *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 14399 */;
	enum dpio_channel cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 1439 */;
	enum pipe cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 1438 */;
	struct drm_i915_private *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 1437 */;
	const struct intel_crtc_state *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 1435 */;
	struct intel_crtc *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 1434 */;
	void cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 1434 */;
	struct drm_vblank_crtc *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 14101 */;
	void cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 141 */(const struct intel_crtc_state *crtc_state,
									    const struct intel_link_m_n *m_n,
									    const struct intel_link_m_n *m2_n2);
	bool cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 13893 */;
	int cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 136 */(struct intel_framebuffer *ifb,
									   struct drm_i915_gem_object *obj,
									   struct drm_mode_fb_cmd2 *mode_cmd);
	struct intel_dpll_hw_state cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 13549 */;
	enum port cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 1341 */;
	struct skl_plane_wm *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 13290 */;
	const enum pipe cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 13264 */;
	struct skl_ddb_entry *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 13263 */;
	struct skl_pipe_wm *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 13262 */;
	struct skl_ddb_allocation *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 13261 */;
	struct skl_hw_state {
		struct skl_ddb_entry ddb_y[I915_MAX_PLANES];
		struct skl_ddb_entry ddb_uv[I915_MAX_PLANES];
		struct skl_ddb_allocation ddb;
		struct skl_pipe_wm wm;
	} *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 13255 */;
	void cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 131 */(struct intel_crtc *crtc,
									    struct intel_crtc_state *pipe_config);
	struct intel_plane *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 1297 */;
	va_list cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 12849 */;
	struct va_format cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 12848 */;
	void __printf(4,5) cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 12844 */;
	const union hdmi_infoframe *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 12814 */;
	const struct intel_link_m_n *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 12802 */;
	intel_wakeref_t cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 1275 */;
	enum intel_display_power_domain cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 1274 */;
	const u64 cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 126 */[];
	struct intel_crtc_state cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 12598 */;
	struct intel_encoder *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 12515 */;
	struct drm_connector_state *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 12514 */;
	unsigned int cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 12497 */;
	struct drm_connector_list_iter cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 12496 */;
	struct drm_connector *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 12495 */;
	char cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 12389 */[64];
	struct drm_format_name_buf cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 12359 */;
	const char *constcocci_id/* drivers/gpu/drm/i915/display/intel_display.c 12341 */[];
	char *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 12314 */;
	size_t cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 12314 */;
	const char *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 12276 */;
	const struct drm_display_info *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 12194 */;
	const struct drm_connector_state *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 12190 */;
	i915_reg_t cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 1213 */;
	struct intel_atomic_state *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 11997 */;
	const struct intel_encoder *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 11869 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 11656 */;
	enum transcoder cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 1148 */;
	struct drm_mode_config *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 11346 */;
	struct intel_load_detect_pipe *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 11335 */;
	struct drm_mode_fb_cmd2 *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 11289 */;
	const struct drm_display_mode cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 11282 */;
	enum pipe *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 10997 */;
	struct intel_plane_state *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 10904 */;
	const struct drm_mode_config *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 10769 */;
	const struct drm_i915_gem_object *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 10735 */;
	intel_wakeref_t cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 10601 */[POWER_DOMAIN_NUM];
	struct intel_shared_dpll *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 10499 */;
	intel_wakeref_t *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 10443 */;
	u64 *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 10442 */;
	unsigned long cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 10352 */;
	enum intel_dpll_id cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 10272 */;
	enum icl_port_dpll_id cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 10236 */;
	enum phy cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 10235 */;
	const struct intel_limit *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 1021 */;
	struct dpll *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 1018 */;
	struct intel_crtc_state *cocci_id/* drivers/gpu/drm/i915/display/intel_display.c 1017 */;
}
