#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 25 23:59:40 2023
# Process ID: 16760
# Current directory: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21956 E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.xpr
# Log file: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/vivado.log
# Journal file: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programy/Xilinx/Vivado/2020.2/data/ip'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_deliver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_deliver_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_deliver_behav xil_defaultlib.tb_morse_deliver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_deliver_behav xil_defaultlib.tb_morse_deliver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_morse_deliver_behav -key {Behavioral:sim_1:Functional:tb_morse_deliver} -tclbatch {tb_morse_deliver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_morse_deliver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_morse_deliver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1120.273 ; gain = 11.121
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_deliver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_deliver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_deliver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_morse_deliver'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_deliver_behav xil_defaultlib.tb_morse_deliver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_deliver_behav xil_defaultlib.tb_morse_deliver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling architecture behavioral of entity xil_defaultlib.morse_deliver [morse_deliver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_morse_deliver
Built simulation snapshot tb_morse_deliver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 372 ns  Iteration: 0  Process: /tb_morse_deliver/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_deliver.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1263.059 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_deliver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_deliver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_deliver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_morse_deliver'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_deliver_behav xil_defaultlib.tb_morse_deliver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_deliver_behav xil_defaultlib.tb_morse_deliver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling architecture behavioral of entity xil_defaultlib.morse_deliver [morse_deliver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_morse_deliver
Built simulation snapshot tb_morse_deliver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 516 ns  Iteration: 0  Process: /tb_morse_deliver/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_deliver.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_deliver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_deliver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_deliver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_morse_deliver'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_deliver_behav xil_defaultlib.tb_morse_deliver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_deliver_behav xil_defaultlib.tb_morse_deliver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling architecture behavioral of entity xil_defaultlib.morse_deliver [morse_deliver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_morse_deliver
Built simulation snapshot tb_morse_deliver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -name {xsim.simulate.runtime} -value {30000 ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\morse_deliver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sim_1\new\tb_morse_deliver.vhd:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_deliver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_deliver_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_deliver_behav xil_defaultlib.tb_morse_deliver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_deliver_behav xil_defaultlib.tb_morse_deliver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_morse_deliver_behav -key {Behavioral:sim_1:Functional:tb_morse_deliver} -tclbatch {tb_morse_deliver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_morse_deliver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 30000 ns
Note: Stimulus process finished
Time: 26447 ns  Iteration: 0  Process: /tb_morse_deliver/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_deliver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_morse_deliver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 30000 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_deliver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_deliver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_deliver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_morse_deliver'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_deliver_behav xil_defaultlib.tb_morse_deliver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_deliver_behav xil_defaultlib.tb_morse_deliver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling architecture behavioral of entity xil_defaultlib.morse_deliver [morse_deliver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_morse_deliver
Built simulation snapshot tb_morse_deliver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 26447 ns  Iteration: 0  Process: /tb_morse_deliver/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_deliver.vhd
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1277.199 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_deliver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_deliver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_deliver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'morse_deliver'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_deliver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_morse_deliver'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_deliver_behav xil_defaultlib.tb_morse_deliver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_deliver_behav xil_defaultlib.tb_morse_deliver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling architecture behavioral of entity xil_defaultlib.morse_deliver [morse_deliver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_morse_deliver
Built simulation snapshot tb_morse_deliver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 26447 ns  Iteration: 0  Process: /tb_morse_deliver/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_deliver.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1280.816 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_deliver [morse_deliver_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 26 00:12:06 2023. For additional details about this file, please refer to the WebTalk help file at D:/Programy/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 26 00:12:06 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 30000 ns
Note: Stimulus process finished
Time: 900 ns  Iteration: 0  Process: /tb_top/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 30000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1286.312 ; gain = 4.602
step
step
step
step
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 30000 ns
Note: Stimulus process finished
Time: 900 ns  Iteration: 0  Process: /tb_top/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 30000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 30000 ns
Note: Stimulus process finished
Time: 900 ns  Iteration: 0  Process: /tb_top/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.691 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 30000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2140.691 ; gain = 0.000
add_bp {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd} 120
remove_bps -file {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd} -line 120
add_bp {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd} 121
remove_bps -file {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd} -line 121
add_bp {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd} 124
add_bp {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd} 104
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhdE:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd' in the design.
ERROR: [Common 17-69] Command failed: ERROR: [Simulator 45-7] No such file 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhdE:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd' in the design.

add_bp {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd} 105
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhdE:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd' in the design.
ERROR: [Common 17-69] Command failed: ERROR: [Simulator 45-7] No such file 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhdE:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd' in the design.

add_bp {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd} 104
remove_bps -file {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd} -line 104
add_bp {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd} 105
remove_bps -file {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd} -line 105
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Stopped at time : 5 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 124
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.691 ; gain = 0.000
step
Stopped at time : 5 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 132
step
Stopped at time : 5 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 134
step
Stopped at time : 5 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 135
step
Stopped at time : 5 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 136
step
Stopped at time : 5 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 137
step
Stopped at time : 5 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 138
step
Stopped at time : 5 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 139
step
Stopped at time : 5 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 140
step
Stopped at time : 10 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" Line 82
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_deliver [morse_deliver_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 30000 ns
Stopped at time : 5 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 124
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 30000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2140.691 ; gain = 0.000
remove_bps -file {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd} -line 124
run all
Note: Stimulus process finished
Time: 900 ns  Iteration: 0  Process: /tb_top/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 900 ns  Iteration: 0  Process: /tb_top/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.691 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_deliver [morse_deliver_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 900 ns  Iteration: 0  Process: /tb_top/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.691 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_deliver [morse_deliver_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 900 ns  Iteration: 0  Process: /tb_top/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.691 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2140.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 30000 ns
Note: Stimulus process finished
Time: 900 ns  Iteration: 0  Process: /tb_top/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd
xsim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2140.691 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 30000 ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2140.691 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
ERROR: [VRFC 10-4982] syntax error near 'begin' [E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd:56]
INFO: [VRFC 10-3070] VHDL file 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_deliver [morse_deliver_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 900 ns  Iteration: 0  Process: /tb_top/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2140.691 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2140.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_deliver [morse_deliver_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 30000 ns
Note: Stimulus process finished
Time: 900 ns  Iteration: 0  Process: /tb_top/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2140.691 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 30000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2140.691 ; gain = 0.000
add_bp {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd} 121
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 121
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.691 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2140.691 ; gain = 0.000
step
Stopped at time : 0 fs : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 122
step
Stopped at time : 0 fs : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 115
step
Stopped at time : 0 fs : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" Line 96
step
Stopped at time : 0 fs : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" Line 97
step
Stopped at time : 0 fs : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" Line 100
step
Stopped at time : 0 fs : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" Line 83
step
Stopped at time : 0 fs : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" Line 84
run all
Stopped at time : 0 fs : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 121
run all
Stopped at time : 5 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 121
run all
Stopped at time : 10 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 121
run all
Stopped at time : 15 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 121
run all
Stopped at time : 20 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 121
run all
Stopped at time : 25 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 121
run all
Stopped at time : 30 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 121
run all
Stopped at time : 35 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 121
step
Stopped at time : 35 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 122
run all
Stopped at time : 40 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 121
run all
Stopped at time : 45 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 121
run all
Stopped at time : 50 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 121
run all
Stopped at time : 55 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 121
run all
Stopped at time : 60 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 121
run all
Stopped at time : 65 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 121
run all
Stopped at time : 70 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 121
step
Stopped at time : 70 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 122
step
Stopped at time : 75 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" Line 86
step
Stopped at time : 75 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" Line 87
step
Stopped at time : 75 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_out.vhd" Line 57
step
Stopped at time : 75 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_out.vhd" Line 58
step
Stopped at time : 75 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_out.vhd" Line 59
step
Stopped at time : 75 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_out.vhd" Line 60
step
Stopped at time : 75 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_out.vhd" Line 63
step
Stopped at time : 75 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_out.vhd" Line 72
step
Stopped at time : 75 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_out.vhd" Line 80
step
Stopped at time : 75 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_out.vhd" Line 84
step
Stopped at time : 75 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_out.vhd" Line 92
step
Stopped at time : 75 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_out.vhd" Line 96
step
Stopped at time : 75 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_out.vhd" Line 103
step
Stopped at time : 75 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_deliver.vhd" Line 50
step
Stopped at time : 75 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_deliver.vhd" Line 51
step
Stopped at time : 75 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_deliver.vhd" Line 52
step
Stopped at time : 75 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_deliver.vhd" Line 53
step
Stopped at time : 75 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_deliver.vhd" Line 54
step
Stopped at time : 75 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_deliver.vhd" Line 134
step
Stopped at time : 75 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 55
step
Stopped at time : 75 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 56
step
Stopped at time : 75 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 57
step
Stopped at time : 75 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 121
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_deliver [morse_deliver_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 30000 ns
Stopped at time : 0 fs : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 121
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2140.691 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 30000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2140.691 ; gain = 0.000
run all
Stopped at time : 0 fs : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 121
run all
Stopped at time : 5 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 121
run all
Stopped at time : 10 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 121
run all
Stopped at time : 15 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 121
run all
Stopped at time : 20 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 121
remove_bps -file {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd} -line 121
run all
Note: Stimulus process finished
Time: 900 ns  Iteration: 0  Process: /tb_top/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd
run all
run all
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 900 ns  Iteration: 0  Process: /tb_top/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.691 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2140.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 30000 ns
Note: Stimulus process finished
Time: 900 ns  Iteration: 0  Process: /tb_top/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 30000 ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2140.691 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {10000 ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\abc_7seg_out.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\7seg_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sim_1\new\tb_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\morse_detect.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\morse_deliver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\abc_7seg_out.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\7seg_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sim_1\new\tb_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\morse_detect.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\morse_deliver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\top.vhd:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\abc_7seg_out.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\7seg_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sim_1\new\tb_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\morse_detect.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\morse_deliver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\abc_7seg_out.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\7seg_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sim_1\new\tb_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\morse_detect.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\morse_deliver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\top.vhd:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\abc_7seg_out.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\7seg_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sim_1\new\tb_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\morse_detect.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\morse_deliver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\top.vhd:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000 ns
Note: Stimulus process finished
Time: 900 ns  Iteration: 0  Process: /tb_top/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000 ns
add_bp {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd} 122
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Stopped at time : 5 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 122
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.691 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2140.691 ; gain = 0.000
run all
Stopped at time : 15 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 122
run all
Stopped at time : 25 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 122
step
Stopped at time : 25 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 123
step
Stopped at time : 25 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 126
step
Stopped at time : 25 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 127
step
Stopped at time : 25 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 129
step
Stopped at time : 25 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 130
step
Stopped at time : 25 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 137
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_deliver [morse_deliver_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Stopped at time : 5 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 122
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.691 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2140.691 ; gain = 0.000
remove_bps -file {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd} -line 122
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 900 ns  Iteration: 0  Process: /tb_top/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.691 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2140.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000 ns
Note: Stimulus process finished
Time: 900 ns  Iteration: 0  Process: /tb_top/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_deliver [morse_deliver_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000 ns
Note: Stimulus process finished
Time: 900 ns  Iteration: 0  Process: /tb_top/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2140.691 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2140.691 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'abc_7seg_out'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_deliver [morse_deliver_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: Index -2147483648 out of bound 0 to 36
Time: 5 ns  Iteration: 1  Process: /tb_top/uut_top/line__119
  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd

HDL Line: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd:134
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2140.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_deliver [morse_deliver_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000 ns
Note: Stimulus process finished
Time: 900 ns  Iteration: 0  Process: /tb_top/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000 ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2140.691 ; gain = 0.000
add_bp {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd} 134
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Stopped at time : 5 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 134
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2140.691 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'abc_7seg_out'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_deliver [morse_deliver_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Stopped at time : 5 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 134
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2140.691 ; gain = 0.000
run all
Note: Stimulus process finished
Time: 900 ns  Iteration: 0  Process: /tb_top/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd
remove_bps -file {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd} -line 134
add_bp {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd} 103
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Stopped at time : 300 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" Line 103
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2140.691 ; gain = 0.000
step
Stopped at time : 300 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" Line 104
step
Stopped at time : 300 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" Line 86
step
Stopped at time : 300 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" Line 87
step
Stopped at time : 300 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_out.vhd" Line 57
step
Stopped at time : 300 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_deliver.vhd" Line 50
step
Stopped at time : 300 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 55
step
Stopped at time : 300 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 121
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" Line 88
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" Line 89
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_out.vhd" Line 57
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_out.vhd" Line 58
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_out.vhd" Line 113
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_deliver.vhd" Line 50
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_deliver.vhd" Line 51
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 55
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 56
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 121
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 122
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 123
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" Line 137
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_deliver [morse_deliver_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000 ns
Stopped at time : 300 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" Line 103
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000 ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2140.691 ; gain = 0.000
remove_bps -file {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd} -line 103
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 900 ns  Iteration: 0  Process: /tb_top/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2140.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_deliver [morse_deliver_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000 ns
Note: Stimulus process finished
Time: 1900 ns  Iteration: 0  Process: /tb_top/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000 ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2140.691 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'abc_7seg_out'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_deliver [morse_deliver_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 1900 ns  Iteration: 0  Process: /tb_top/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.691 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2140.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_deliver [morse_deliver_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000 ns
Note: Stimulus process finished
Time: 1900 ns  Iteration: 0  Process: /tb_top/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000 ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2140.691 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {30000 ns} -objects [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_deliver [morse_deliver_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: Index -2147483648 out of bound 0 to 36
Time: 1905 ns  Iteration: 1  Process: /tb_top/uut_top/line__119
  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd

HDL Line: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd:128
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2140.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_deliver [morse_deliver_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 30000 ns
Note: Stimulus process finished
Time: 2583 ns  Iteration: 0  Process: /tb_top/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 30000 ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2140.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sim_1\new\tb_morse_detect.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\morse_detect.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sim_1\new\tb_morse_deliver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sim_1\new\tb_morse_detect.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\morse_detect.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sim_1\new\tb_morse_deliver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\top.vhd:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sim_1\new\tb_morse_detect.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\morse_detect.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sim_1\new\tb_morse_deliver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\top.vhd:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
set_property top tb_morse_detect [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_detect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_detect_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'morse_detect'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_morse_detect'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd:63]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_morse_detect in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_detect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_detect_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd:63]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_morse_detect in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top tb_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd:63]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_top in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top tb_morse_detect [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_detect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_detect_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'morse_detect'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_morse_detect'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.sev_seg_pkg
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_morse_detect
Built simulation snapshot tb_morse_detect_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/xsim.dir/tb_morse_detect_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/xsim.dir/tb_morse_detect_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 26 01:58:18 2023. For additional details about this file, please refer to the WebTalk help file at D:/Programy/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 26 01:58:18 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_morse_detect_behav -key {Behavioral:sim_1:Functional:tb_morse_detect} -tclbatch {tb_morse_detect.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_morse_detect.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 30000 ns
Note: Stimulus process finished
Time: 782 ns  Iteration: 0  Process: /tb_morse_detect/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_morse_detect_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 30000 ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2140.691 ; gain = 0.000
add_bp {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd} 58
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_detect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_detect_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_morse_detect'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.sev_seg_pkg
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_morse_detect
Built simulation snapshot tb_morse_detect_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Stopped at time : 5 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 58
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2140.691 ; gain = 0.000
step
Stopped at time : 5 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 60
step
Stopped at time : 5 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 63
step
Stopped at time : 5 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
step
Stopped at time : 5 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 73
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_detect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_detect_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_morse_detect_behav -key {Behavioral:sim_1:Functional:tb_morse_detect} -tclbatch {tb_morse_detect.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_morse_detect.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 30000 ns
Stopped at time : 5 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 58
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_morse_detect_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 30000 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_detect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_detect_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_morse_detect'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.sev_seg_pkg
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_morse_detect
Built simulation snapshot tb_morse_detect_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Stopped at time : 5 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 58
remove_bps -file {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd} -line 58
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_detect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_detect_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 782 ns  Iteration: 0  Process: /tb_morse_detect/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.691 ; gain = 0.000
add_bp {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd} 78
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_detect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_detect_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Stopped at time : 300 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 78
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.691 ; gain = 0.000
step
Stopped at time : 300 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 79
step
Stopped at time : 300 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 66
step
Stopped at time : 300 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 67
step
Stopped at time : 300 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 56
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 68
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 69
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 56
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 57
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 58
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 60
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 63
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 68
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 69
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 73
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 74
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_detect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_detect_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'morse_detect'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_morse_detect'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.sev_seg_pkg
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_morse_detect
Built simulation snapshot tb_morse_detect_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Stopped at time : 300 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 78
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.691 ; gain = 0.000
step
Stopped at time : 300 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 79
step
Stopped at time : 300 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 66
step
Stopped at time : 300 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 67
step
Stopped at time : 300 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 56
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 68
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 69
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 56
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 57
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 58
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 60
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 63
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 68
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 69
step
Stopped at time : 310 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 66
step
Stopped at time : 310 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 67
step
Stopped at time : 310 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 56
step
Stopped at time : 315 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 68
step
Stopped at time : 315 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 69
step
Stopped at time : 315 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 56
step
Stopped at time : 315 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 57
step
Stopped at time : 315 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 58
step
Stopped at time : 315 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 60
step
Stopped at time : 315 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 63
step
Stopped at time : 315 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 74
step
Stopped at time : 315 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
step
Stopped at time : 320 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 66
step
Stopped at time : 320 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 67
step
Stopped at time : 320 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 56
step
Stopped at time : 325 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 68
step
Stopped at time : 325 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 69
step
Stopped at time : 325 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 56
step
Stopped at time : 325 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 57
step
Stopped at time : 325 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 58
step
Stopped at time : 325 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 60
step
Stopped at time : 325 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 63
step
Stopped at time : 325 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 74
step
Stopped at time : 325 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
step
Stopped at time : 330 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 66
step
Stopped at time : 330 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 67
step
Stopped at time : 330 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 56
step
Stopped at time : 335 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 68
step
Stopped at time : 335 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 69
step
Stopped at time : 335 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 56
step
Stopped at time : 335 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 57
step
Stopped at time : 335 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 58
step
Stopped at time : 335 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 60
step
Stopped at time : 335 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 63
step
Stopped at time : 335 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 74
step
Stopped at time : 335 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
step
Stopped at time : 340 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 66
step
Stopped at time : 340 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 67
step
Stopped at time : 340 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 56
step
Stopped at time : 345 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 80
step
Stopped at time : 345 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 81
step
Stopped at time : 345 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 68
step
Stopped at time : 345 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 69
step
Stopped at time : 345 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 56
step
Stopped at time : 345 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 57
step
Stopped at time : 345 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 58
step
Stopped at time : 345 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 60
step
Stopped at time : 345 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 63
step
Stopped at time : 345 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 74
step
Stopped at time : 345 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
step
Stopped at time : 345 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 76
step
Stopped at time : 345 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 77
step
Stopped at time : 345 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 78
run all
Note: Stimulus process finished
Time: 782 ns  Iteration: 0  Process: /tb_morse_detect/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_detect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_detect_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'morse_detect'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_morse_detect'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.sev_seg_pkg
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_morse_detect
Built simulation snapshot tb_morse_detect_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Stopped at time : 300 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 78
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.691 ; gain = 0.000
remove_bps -file {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd} -line 78
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_detect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_detect_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 782 ns  Iteration: 0  Process: /tb_morse_detect/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.691 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_detect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_detect_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'morse_detect'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_morse_detect'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.sev_seg_pkg
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_morse_detect
Built simulation snapshot tb_morse_detect_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 782 ns  Iteration: 0  Process: /tb_morse_detect/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_detect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_detect_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_morse_detect_behav -key {Behavioral:sim_1:Functional:tb_morse_detect} -tclbatch {tb_morse_detect.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_morse_detect.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 30000 ns
Note: Stimulus process finished
Time: 782 ns  Iteration: 0  Process: /tb_morse_detect/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_morse_detect_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 30000 ns
add_bp {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd} 85
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_detect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_detect_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Stopped at time : 567 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 85
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.691 ; gain = 0.000
step
Stopped at time : 567 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 86
step
Stopped at time : 570 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 66
step
Stopped at time : 570 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 67
step
Stopped at time : 570 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 56
step
Stopped at time : 575 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 68
step
Stopped at time : 575 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 69
step
Stopped at time : 575 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 56
step
Stopped at time : 575 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 57
step
Stopped at time : 575 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 58
step
Stopped at time : 575 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 60
step
Stopped at time : 575 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 63
step
Stopped at time : 575 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 74
step
Stopped at time : 575 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
step
Stopped at time : 575 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 76
step
Stopped at time : 575 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 81
step
Stopped at time : 575 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 82
step
Stopped at time : 575 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 83
step
Stopped at time : 575 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 84
step
Stopped at time : 575 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 89
step
Stopped at time : 575 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 90
step
Stopped at time : 580 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 66
step
Stopped at time : 580 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 67
step
Stopped at time : 580 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 56
step
Stopped at time : 585 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 68
step
Stopped at time : 585 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 69
step
Stopped at time : 585 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 56
step
Stopped at time : 585 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 57
step
Stopped at time : 585 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 58
step
Stopped at time : 585 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 60
step
Stopped at time : 585 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 63
step
Stopped at time : 585 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 98
step
Stopped at time : 585 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 99
step
Stopped at time : 585 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 102
step
Stopped at time : 590 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 66
step
Stopped at time : 590 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 67
step
Stopped at time : 590 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 56
step
Stopped at time : 595 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 68
add_bp {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd} 78
remove_bps -file {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd} -line 85
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_detect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_detect_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Stopped at time : 300 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 78
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2140.691 ; gain = 0.000
step
Stopped at time : 300 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 79
step
Stopped at time : 300 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 66
step
Stopped at time : 300 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 67
step
Stopped at time : 300 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 56
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 68
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 69
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 56
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 57
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 58
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 60
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 63
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 68
step
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 69
step
Stopped at time : 310 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 66
step
Stopped at time : 310 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 67
step
Stopped at time : 310 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 56
step
Stopped at time : 315 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 68
step
Stopped at time : 315 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 69
step
Stopped at time : 315 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 56
step
Stopped at time : 315 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 57
step
Stopped at time : 315 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 58
step
Stopped at time : 315 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 60
step
Stopped at time : 315 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 63
step
Stopped at time : 315 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 74
step
Stopped at time : 315 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
step
Stopped at time : 320 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 66
step
Stopped at time : 320 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 67
step
Stopped at time : 320 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 56
step
Stopped at time : 325 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 68
step
Stopped at time : 325 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 69
step
Stopped at time : 325 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 56
step
Stopped at time : 325 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 57
step
Stopped at time : 325 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 58
step
Stopped at time : 325 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 60
step
Stopped at time : 325 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 63
step
Stopped at time : 325 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 74
step
Stopped at time : 325 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
step
Stopped at time : 330 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 66
step
Stopped at time : 330 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 67
step
Stopped at time : 330 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 56
step
Stopped at time : 335 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 68
step
Stopped at time : 335 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 69
step
Stopped at time : 335 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 56
step
Stopped at time : 335 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 57
step
Stopped at time : 335 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 58
step
Stopped at time : 335 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 60
step
Stopped at time : 335 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 63
step
Stopped at time : 335 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 74
step
Stopped at time : 335 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
step
Stopped at time : 340 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 66
step
Stopped at time : 340 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 67
step
Stopped at time : 340 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 56
step
Stopped at time : 345 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 80
step
Stopped at time : 345 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 81
step
Stopped at time : 345 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 68
step
Stopped at time : 345 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 69
step
Stopped at time : 345 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 56
step
Stopped at time : 345 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 57
step
Stopped at time : 345 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 58
step
Stopped at time : 345 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 60
step
Stopped at time : 345 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 63
step
Stopped at time : 345 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 74
step
Stopped at time : 345 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
step
Stopped at time : 345 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 76
step
Stopped at time : 345 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 77
step
Stopped at time : 345 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 78
step
Stopped at time : 345 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 79
step
Stopped at time : 350 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 66
step
Stopped at time : 350 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 67
step
Stopped at time : 350 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 56
step
Stopped at time : 355 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 68
step
Stopped at time : 355 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 69
step
Stopped at time : 355 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 56
step
Stopped at time : 355 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 57
step
Stopped at time : 355 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 58
step
Stopped at time : 355 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 60
step
Stopped at time : 355 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 63
step
Stopped at time : 355 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 74
step
Stopped at time : 355 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
step
Stopped at time : 355 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 76
step
Stopped at time : 355 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 77
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_detect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_detect_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'morse_detect'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_morse_detect'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.sev_seg_pkg
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_morse_detect
Built simulation snapshot tb_morse_detect_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Stopped at time : 300 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 78
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2140.691 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2140.691 ; gain = 0.000
run all
Note: Stimulus process finished
Time: 782 ns  Iteration: 0  Process: /tb_morse_detect/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2140.691 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
remove_bps -file {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd} -line 78
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_detect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_detect_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 782 ns  Iteration: 0  Process: /tb_morse_detect/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 2140.691 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 2140.691 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_detect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_detect_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'morse_detect'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_morse_detect'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.sev_seg_pkg
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_morse_detect
Built simulation snapshot tb_morse_detect_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 782 ns  Iteration: 0  Process: /tb_morse_detect/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd
ERROR: Index 0 out of bound 1 to 5
Time: 795 ns  Iteration: 1  Process: /tb_morse_detect/uut_morse_detect/line__53
  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd

HDL Line: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd:115
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2140.691 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2140.691 ; gain = 0.000
step
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
step
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_detect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_detect_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'morse_detect'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_morse_detect'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.sev_seg_pkg
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_morse_detect
Built simulation snapshot tb_morse_detect_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 782 ns  Iteration: 0  Process: /tb_morse_detect/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2140.691 ; gain = 0.000
add_bp {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd} 111
remove_bps -file {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd} -line 111
add_bp {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd} 117
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_detect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_detect_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 782 ns  Iteration: 0  Process: /tb_morse_detect/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd
Stopped at time : 795 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 117
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2140.691 ; gain = 0.000
add_bp {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd} 74
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_detect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_detect_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhdE:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd' in the design.
ERROR: [Common 17-69] Command failed: ERROR: [Simulator 45-7] No such file 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhdE:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd' in the design.

remove_bps -file {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd} -line 117
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_detect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_detect_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'morse_detect'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_morse_detect'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.sev_seg_pkg
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_morse_detect
Built simulation snapshot tb_morse_detect_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 782 ns  Iteration: 0  Process: /tb_morse_detect/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2140.691 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_detect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_detect_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_morse_detect'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.sev_seg_pkg
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_morse_detect
Built simulation snapshot tb_morse_detect_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 1641 ns  Iteration: 0  Process: /tb_morse_detect/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2140.691 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2140.691 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_detect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_detect_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_morse_detect'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.sev_seg_pkg
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_morse_detect
Built simulation snapshot tb_morse_detect_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 1676 ns  Iteration: 0  Process: /tb_morse_detect/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2140.691 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2140.691 ; gain = 0.000
add_bp {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd} 90
remove_bps -file {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd} -line 90
add_bp {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd} 91
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_detect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_detect_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Stopped at time : 817 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 91
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2140.691 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 2140.691 ; gain = 0.000
step
Stopped at time : 820 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 66
step
Stopped at time : 820 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 67
step
Stopped at time : 820 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 56
step
Stopped at time : 825 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 68
remove_bps -file {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd} -line 91
add_bp {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd} 91
add_bp {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd} 67
remove_bps -file {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd} -line 91
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_detect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_detect_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Stopped at time : 5 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2140.691 ; gain = 0.000
step
Stopped at time : 10 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 66
step
Stopped at time : 10 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 67
step
Stopped at time : 10 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 56
step
Stopped at time : 15 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 68
step
Stopped at time : 15 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" Line 69
run all
Stopped at time : 15 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
run all
Stopped at time : 25 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
run all
Stopped at time : 35 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
run all
Stopped at time : 45 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
run all
Stopped at time : 55 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
run all
Stopped at time : 65 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
run all
Stopped at time : 75 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
run all
Stopped at time : 85 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
run all
Stopped at time : 95 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
run all
Stopped at time : 105 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
run all
Stopped at time : 115 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
run all
Stopped at time : 125 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
run all
Stopped at time : 135 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
run all
Stopped at time : 145 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
run all
Stopped at time : 155 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
run all
Stopped at time : 165 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
run all
Stopped at time : 175 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
run all
Stopped at time : 185 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
run all
Stopped at time : 195 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
run all
Stopped at time : 205 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
run all
Stopped at time : 215 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
run all
Stopped at time : 225 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
run all
Stopped at time : 235 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
run all
Stopped at time : 245 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
run all
Stopped at time : 255 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
run all
Stopped at time : 265 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
run all
Stopped at time : 275 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
run all
Stopped at time : 285 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
run all
Stopped at time : 295 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
run all
Stopped at time : 305 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
run all
Stopped at time : 805 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
run all
Stopped at time : 815 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
run all
Stopped at time : 825 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
run all
Note: Stimulus process finished
Time: 1676 ns  Iteration: 0  Process: /tb_morse_detect/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd
Stopped at time : 1685 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 67
add_bp {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd} 76
add_bp {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd} 82
remove_bps -file {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd} -line 67
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_detect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_detect_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhdE:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd' in the design.
ERROR: [Common 17-69] Command failed: ERROR: [Simulator 45-7] No such file 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhdE:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd' in the design.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_detect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_detect_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhdE:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd' in the design.
ERROR: [Common 17-69] Command failed: ERROR: [Simulator 45-7] No such file 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhdE:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd' in the design.

remove_bps -file {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd} -line 76
add_bp {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd} 75
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_detect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_detect_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Stopped at time : 315 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2140.691 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2140.691 ; gain = 0.000
run all
Stopped at time : 325 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
run all
Stopped at time : 335 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
run all
Stopped at time : 345 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
run all
Stopped at time : 435 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
run all
Stopped at time : 445 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
run all
Stopped at time : 455 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
run all
Stopped at time : 465 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
run all
Stopped at time : 475 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
run all
Stopped at time : 485 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
run all
Stopped at time : 495 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
run all
Stopped at time : 505 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
run all
Stopped at time : 515 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
run all
Stopped at time : 525 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
run all
Stopped at time : 535 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
run all
Stopped at time : 545 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
run all
Stopped at time : 555 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
run all
Stopped at time : 565 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
run all
Stopped at time : 575 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
run all
Stopped at time : 835 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
run all
Stopped at time : 845 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
run all
Stopped at time : 855 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
run all
Stopped at time : 865 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
run all
Stopped at time : 875 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
run all
Stopped at time : 885 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
run all
Stopped at time : 895 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
run all
Stopped at time : 905 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
run all
Stopped at time : 915 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
run all
Stopped at time : 925 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
run all
Stopped at time : 935 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
run all
Stopped at time : 945 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
run all
Stopped at time : 955 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
run all
Stopped at time : 965 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
run all
Stopped at time : 1055 ns : File "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" Line 75
remove_bps -file {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd} -line 75
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_detect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_detect_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'morse_detect'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_morse_detect'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.sev_seg_pkg
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_morse_detect
Built simulation snapshot tb_morse_detect_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 1676 ns  Iteration: 0  Process: /tb_morse_detect/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.691 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_detect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_detect_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_morse_detect'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.sev_seg_pkg
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_morse_detect
Built simulation snapshot tb_morse_detect_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 2415 ns  Iteration: 0  Process: /tb_morse_detect/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.691 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_detect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_detect_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_morse_detect'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_detect_behav xil_defaultlib.tb_morse_detect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.sev_seg_pkg
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_morse_detect
Built simulation snapshot tb_morse_detect_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 3052 ns  Iteration: 0  Process: /tb_morse_detect/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2140.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_deliver [morse_deliver_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 30000 ns
Note: Stimulus process finished
Time: 3088 ns  Iteration: 0  Process: /tb_top/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2140.691 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 30000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2140.691 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_deliver [morse_deliver_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 3088 ns  Iteration: 0  Process: /tb_top/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.691 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2140.691 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_deliver [morse_deliver_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 3088 ns  Iteration: 0  Process: /tb_top/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.691 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2140.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_deliver [morse_deliver_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 30000 ns
Note: Stimulus process finished
Time: 3088 ns  Iteration: 0  Process: /tb_top/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd
xsim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2140.691 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 30000 ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2140.691 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.runs/synth_1

launch_runs synth_1 -jobs 10
[Wed Apr 26 03:03:36 2023] Launched synth_1...
Run output will be captured here: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 10
[Wed Apr 26 03:04:14 2023] Launched synth_1...
Run output will be captured here: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 30000 ns
Note: Stimulus process finished
Time: 3088 ns  Iteration: 0  Process: /tb_top/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.691 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 30000 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2140.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 10
[Wed Apr 26 03:07:55 2023] Launched synth_1...
Run output will be captured here: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 26 03:09:55 2023...
