INTSTYLE=ise
INFILE=C:\Users\main-local\Documents\GitHub\FPGA\cpu_instructor_copy.ncd
OUTFILE=C:\Users\main-local\Documents\GitHub\FPGA\cpu_instructor_copy.bit
FAMILY=Spartan6
PART=xc6slx16-3csg324
WORKINGDIR=C:\Users\main-local\Documents\GitHub\FPGA
LICENSE=WebPack
USER_INFO=210714202_0_0_758
