
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000073                       # Number of seconds simulated
sim_ticks                                    72617500                       # Number of ticks simulated
final_tick                                   72617500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 140888                       # Simulator instruction rate (inst/s)
host_op_rate                                   163081                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               68726348                       # Simulator tick rate (ticks/s)
host_mem_usage                                 801896                       # Number of bytes of host memory used
host_seconds                                     1.06                       # Real time elapsed on the host
sim_insts                                      148861                       # Number of instructions simulated
sim_ops                                        172313                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     72617500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          115776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             164928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       115776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        115776                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2577                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst         1594326436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          676861638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2271188074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst    1594326436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1594326436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst        1594326436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         676861638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2271188074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2577                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2577                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 164928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  164928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      72503000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2577                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    181.476510                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   123.525085                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   208.863922                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          434     48.55%     48.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          268     29.98%     78.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           91     10.18%     88.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           28      3.13%     91.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           22      2.46%     94.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      1.34%     95.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      0.78%     96.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      0.67%     97.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           26      2.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          894                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     67738000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               116056750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   12885000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26285.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45035.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2271.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2271.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1667                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      28134.65                       # Average gap between requests
system.mem_ctrls.pageHitRate                    64.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  3334380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1741905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 9253440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             15609450                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               197760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        11394870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         2882880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          1842240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy               51788685                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            713.170861                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime             37640000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       287500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       2346000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF      5374750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      7507750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      32116000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     24985500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3163020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1650825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 9146340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             15318180                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               198240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        11891340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         2882880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          1733940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy               51516525                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            709.423004                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime             38448250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       290000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       2346000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF      4923250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      7507750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      31485500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     26065000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     72617500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   29304                       # Number of BP lookups
system.cpu.branchPred.condPredicted             21019                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2691                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                17847                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   11870                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             66.509778                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    3344                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                185                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             596                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                278                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              318                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          124                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     72617500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     72617500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     72617500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     72617500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload0.numSyscalls                   12                       # Number of system calls
system.cpu.workload1.numSyscalls                   12                       # Number of system calls
system.cpu.workload2.numSyscalls                   12                       # Number of system calls
system.cpu.workload3.numSyscalls                   12                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        72617500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           145236                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles               2030                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         174540                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       29304                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              15492                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         44131                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    2827                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                11620                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.CacheLines                     24358                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1279                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             123644                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.629420                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.806115                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    85310     69.00%     69.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3488      2.82%     71.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     3459      2.80%     74.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     5244      4.24%     78.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     3130      2.53%     81.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     4584      3.71%     85.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     3175      2.57%     87.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     1192      0.96%     88.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    14062     11.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               123644                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.201768                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.201768                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   380837                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 71759                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     31075                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  7568                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1899                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                12479                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   938                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 190057                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   910                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   1899                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   385888                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   22864                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          11118                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     35088                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 36281                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 187518                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    10                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  11670                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   4031                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  19996                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              225620                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                871941                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           246131                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                64                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                208127                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    17493                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                132                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            126                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     27321                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 6806                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4724                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               343                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               32                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads                 6666                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores                4691                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads               367                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores               14                       # Number of conflicting stores.
system.cpu.memDep2.insertedLoads                 6651                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep2.insertedStores                4658                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep2.conflictingLoads               358                       # Number of conflicting loads.
system.cpu.memDep2.conflictingStores               20                       # Number of conflicting stores.
system.cpu.memDep3.insertedLoads                 6780                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep3.insertedStores                4742                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep3.conflictingLoads               366                       # Number of conflicting loads.
system.cpu.memDep3.conflictingStores               37                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     183623                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 186                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    181804                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               104                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           11495                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        22464                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             14                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        123644                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.470383                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.125577                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               68978     55.79%     55.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               12711     10.28%     66.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               10527      8.51%     74.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                8629      6.98%     81.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                7650      6.19%     87.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                6189      5.01%     92.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                4500      3.64%     96.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2073      1.68%     98.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2387      1.93%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          123644                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1103     49.64%     49.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     49.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     49.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     49.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     49.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     49.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     49.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     49.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     49.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     49.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     49.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     49.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     49.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     49.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     49.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     49.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     49.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     49.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     49.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     49.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     49.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     49.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     49.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     49.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     49.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     49.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     49.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     49.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     49.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     49.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     49.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    567     25.52%     75.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   544     24.48%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                8      0.36%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 33978     74.36%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   32      0.07%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              1      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 7049     15.43%     89.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                4620     10.11%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  45696                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu                 33694     74.52%     74.52% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult                   30      0.07%     74.59% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                     0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd                   0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                    0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                    0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                    0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc                   0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                  0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd               0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt               0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              1      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult              0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     74.59% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead                 6866     15.19%     89.78% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite                4606     10.19%     99.96% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead               0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite             16      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total                  45213                       # Type of FU issued
system.cpu.iq.FU_type_2::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_2::IntAlu                 33700     74.49%     74.49% # Type of FU issued
system.cpu.iq.FU_type_2::IntMult                   31      0.07%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::IntDiv                     0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::FloatAdd                   0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::FloatCmp                   0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::FloatCvt                   0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::FloatMult                  0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::FloatMultAcc               0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::FloatDiv                   0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::FloatMisc                  0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::FloatSqrt                  0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdAdd                    0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdAddAcc                 0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdAlu                    0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdCmp                    0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdCvt                    0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdMisc                   0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdMult                   0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdMultAcc                0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdShift                  0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdShiftAcc               0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdSqrt                   0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdFloatAdd               0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdFloatAlu               0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdFloatCmp               0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdFloatCvt               0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdFloatDiv               0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdFloatMisc              1      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdFloatMult              0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdFloatMultAcc            0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdFloatSqrt              0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::MemRead                 6916     15.29%     89.85% # Type of FU issued
system.cpu.iq.FU_type_2::MemWrite                4578     10.12%     99.96% # Type of FU issued
system.cpu.iq.FU_type_2::FloatMemRead               0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_2::FloatMemWrite             16      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_2::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_2::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_2::total                  45242                       # Type of FU issued
system.cpu.iq.FU_type_3::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_3::IntAlu                 33970     74.41%     74.41% # Type of FU issued
system.cpu.iq.FU_type_3::IntMult                   31      0.07%     74.48% # Type of FU issued
system.cpu.iq.FU_type_3::IntDiv                     0      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_3::FloatAdd                   0      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_3::FloatCmp                   0      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_3::FloatCvt                   0      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_3::FloatMult                  0      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_3::FloatMultAcc               0      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_3::FloatDiv                   0      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_3::FloatMisc                  0      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_3::FloatSqrt                  0      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_3::SimdAdd                    0      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_3::SimdAddAcc                 0      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_3::SimdAlu                    0      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_3::SimdCmp                    0      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_3::SimdCvt                    0      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_3::SimdMisc                   0      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_3::SimdMult                   0      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_3::SimdMultAcc                0      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_3::SimdShift                  0      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_3::SimdShiftAcc               0      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_3::SimdSqrt                   0      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_3::SimdFloatAdd               0      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_3::SimdFloatAlu               0      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_3::SimdFloatCmp               0      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_3::SimdFloatCvt               0      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_3::SimdFloatDiv               0      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_3::SimdFloatMisc              1      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_3::SimdFloatMult              0      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_3::SimdFloatMultAcc            0      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_3::SimdFloatSqrt              0      0.00%     74.48% # Type of FU issued
system.cpu.iq.FU_type_3::MemRead                 7024     15.39%     89.86% # Type of FU issued
system.cpu.iq.FU_type_3::MemWrite                4611     10.10%     99.96% # Type of FU issued
system.cpu.iq.FU_type_3::FloatMemRead               0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_3::FloatMemWrite             16      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_3::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_3::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_3::total                  45653                       # Type of FU issued
system.cpu.iq.FU_type::total                   181804      0.00%      0.00% # Type of FU issued
system.cpu.iq.rate                           1.251783                       # Inst issue rate
system.cpu.iq.fu_busy_cnt::0                      538                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                      534                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::2                      596                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::3                      554                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total                 2222                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.002959                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.002937                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::2                0.003278                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::3                0.003047                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.012222                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             489442                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            195340                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       178184                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 136                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 64                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           64                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 183954                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      72                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              445                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          788                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          239                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           19                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           416                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread1.forwLoads              458                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread1.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread1.squashedLoads          646                       # Number of loads squashed
system.cpu.iew.lsq.thread1.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread1.memOrderViolation           26                       # Number of memory ordering violations
system.cpu.iew.lsq.thread1.squashedStores          206                       # Number of stores squashed
system.cpu.iew.lsq.thread1.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread1.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread1.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread1.cacheBlocked           373                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread2.forwLoads              447                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread2.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread2.squashedLoads          633                       # Number of loads squashed
system.cpu.iew.lsq.thread2.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread2.memOrderViolation           24                       # Number of memory ordering violations
system.cpu.iew.lsq.thread2.squashedStores          173                       # Number of stores squashed
system.cpu.iew.lsq.thread2.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread2.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread2.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread2.cacheBlocked           449                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread3.forwLoads              459                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread3.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread3.squashedLoads          762                       # Number of loads squashed
system.cpu.iew.lsq.thread3.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread3.memOrderViolation           24                       # Number of memory ordering violations
system.cpu.iew.lsq.thread3.squashedStores          257                       # Number of stores squashed
system.cpu.iew.lsq.thread3.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread3.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread3.rescheduledLoads           19                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread3.cacheBlocked           420                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1899                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    9289                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  9611                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              183865                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               977                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 26903                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                18815                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                122                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     69                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  9498                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            100                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            374                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1459                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1833                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                180665                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts::0               6953                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1               6803                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::2               6861                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::3               6953                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total          27570                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1139                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::2                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::3                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.exec_nop::0                         14                       # number of nop insts executed
system.cpu.iew.exec_nop::1                         16                       # number of nop insts executed
system.cpu.iew.exec_nop::2                         13                       # number of nop insts executed
system.cpu.iew.exec_nop::3                         13                       # number of nop insts executed
system.cpu.iew.exec_nop::total                     56                       # number of nop insts executed
system.cpu.iew.exec_refs::0                     11551                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                     11402                       # number of memory reference insts executed
system.cpu.iew.exec_refs::2                     11433                       # number of memory reference insts executed
system.cpu.iew.exec_refs::3                     11549                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total                 45935                       # number of memory reference insts executed
system.cpu.iew.exec_branches::0                  6427                       # Number of branches executed
system.cpu.iew.exec_branches::1                  6370                       # Number of branches executed
system.cpu.iew.exec_branches::2                  6373                       # Number of branches executed
system.cpu.iew.exec_branches::3                  6433                       # Number of branches executed
system.cpu.iew.exec_branches::total             25603                       # Number of branches executed
system.cpu.iew.exec_stores::0                    4598                       # Number of stores executed
system.cpu.iew.exec_stores::1                    4599                       # Number of stores executed
system.cpu.iew.exec_stores::2                    4572                       # Number of stores executed
system.cpu.iew.exec_stores::3                    4596                       # Number of stores executed
system.cpu.iew.exec_stores::total               18365                       # Number of stores executed
system.cpu.iew.exec_rate                     1.243941                       # Inst execution rate
system.cpu.iew.wb_sent::0                       44743                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                       44485                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::2                       44448                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::3                       44766                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total                  178442                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count::0                      44687                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                      44445                       # cumulative count of insts written-back
system.cpu.iew.wb_count::2                      44406                       # cumulative count of insts written-back
system.cpu.iew.wb_count::3                      44710                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total                 178248                       # cumulative count of insts written-back
system.cpu.iew.wb_producers::0                  24419                       # num instructions producing a value
system.cpu.iew.wb_producers::1                  24214                       # num instructions producing a value
system.cpu.iew.wb_producers::2                  24140                       # num instructions producing a value
system.cpu.iew.wb_producers::3                  24305                       # num instructions producing a value
system.cpu.iew.wb_producers::total              97078                       # num instructions producing a value
system.cpu.iew.wb_consumers::0                  50513                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1                  50241                       # num instructions consuming a value
system.cpu.iew.wb_consumers::2                  50020                       # num instructions consuming a value
system.cpu.iew.wb_consumers::3                  50109                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total             200883                       # num instructions consuming a value
system.cpu.iew.wb_rate::0                    0.307685                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    0.306019                       # insts written-back per cycle
system.cpu.iew.wb_rate::2                    0.305751                       # insts written-back per cycle
system.cpu.iew.wb_rate::3                    0.307844                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                1.227299                       # insts written-back per cycle
system.cpu.iew.wb_fanout::0                  0.483420                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.481957                       # average fanout of values written-back
system.cpu.iew.wb_fanout::2                  0.482607                       # average fanout of values written-back
system.cpu.iew.wb_fanout::3                  0.485043                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.483256                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           11578                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             172                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1766                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       123643                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.393633                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.197750                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        72374     58.53%     58.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        13477     10.90%     69.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        10723      8.67%     78.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         6778      5.48%     83.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5422      4.39%     87.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         4656      3.77%     91.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         3715      3.00%     94.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         2186      1.77%     96.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         4312      3.49%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       123643                       # Number of insts commited each cycle
system.cpu.commit.committedInsts::0             37213                       # Number of instructions committed
system.cpu.commit.committedInsts::1             37222                       # Number of instructions committed
system.cpu.commit.committedInsts::2             37213                       # Number of instructions committed
system.cpu.commit.committedInsts::3             37213                       # Number of instructions committed
system.cpu.commit.committedInsts::total        148861                       # Number of instructions committed
system.cpu.commit.committedOps::0               43076                       # Number of ops (including micro ops) committed
system.cpu.commit.committedOps::1               43085                       # Number of ops (including micro ops) committed
system.cpu.commit.committedOps::2               43076                       # Number of ops (including micro ops) committed
system.cpu.commit.committedOps::3               43076                       # Number of ops (including micro ops) committed
system.cpu.commit.committedOps::total          172313                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count::0                      0                       # Number of s/w prefetches committed
system.cpu.commit.swp_count::1                      0                       # Number of s/w prefetches committed
system.cpu.commit.swp_count::2                      0                       # Number of s/w prefetches committed
system.cpu.commit.swp_count::3                      0                       # Number of s/w prefetches committed
system.cpu.commit.swp_count::total                  0                       # Number of s/w prefetches committed
system.cpu.commit.refs::0                       10503                       # Number of memory references committed
system.cpu.commit.refs::1                       10505                       # Number of memory references committed
system.cpu.commit.refs::2                       10503                       # Number of memory references committed
system.cpu.commit.refs::3                       10503                       # Number of memory references committed
system.cpu.commit.refs::total                   42014                       # Number of memory references committed
system.cpu.commit.loads::0                       6018                       # Number of loads committed
system.cpu.commit.loads::1                       6020                       # Number of loads committed
system.cpu.commit.loads::2                       6018                       # Number of loads committed
system.cpu.commit.loads::3                       6018                       # Number of loads committed
system.cpu.commit.loads::total                  24074                       # Number of loads committed
system.cpu.commit.membars::0                       16                       # Number of memory barriers committed
system.cpu.commit.membars::1                       16                       # Number of memory barriers committed
system.cpu.commit.membars::2                       16                       # Number of memory barriers committed
system.cpu.commit.membars::3                       16                       # Number of memory barriers committed
system.cpu.commit.membars::total                   64                       # Number of memory barriers committed
system.cpu.commit.branches::0                    6112                       # Number of branches committed
system.cpu.commit.branches::1                    6114                       # Number of branches committed
system.cpu.commit.branches::2                    6112                       # Number of branches committed
system.cpu.commit.branches::3                    6112                       # Number of branches committed
system.cpu.commit.branches::total               24450                       # Number of branches committed
system.cpu.commit.vec_insts::0                      0                       # Number of committed Vector instructions.
system.cpu.commit.vec_insts::1                      0                       # Number of committed Vector instructions.
system.cpu.commit.vec_insts::2                      0                       # Number of committed Vector instructions.
system.cpu.commit.vec_insts::3                      0                       # Number of committed Vector instructions.
system.cpu.commit.vec_insts::total                  0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts::0                      16                       # Number of committed floating point instructions.
system.cpu.commit.fp_insts::1                      16                       # Number of committed floating point instructions.
system.cpu.commit.fp_insts::2                      16                       # Number of committed floating point instructions.
system.cpu.commit.fp_insts::3                      16                       # Number of committed floating point instructions.
system.cpu.commit.fp_insts::total                  64                       # Number of committed floating point instructions.
system.cpu.commit.int_insts::0                  38950                       # Number of committed integer instructions.
system.cpu.commit.int_insts::1                  38957                       # Number of committed integer instructions.
system.cpu.commit.int_insts::2                  38950                       # Number of committed integer instructions.
system.cpu.commit.int_insts::3                  38950                       # Number of committed integer instructions.
system.cpu.commit.int_insts::total             155807                       # Number of committed integer instructions.
system.cpu.commit.function_calls::0               789                       # Number of function calls committed.
system.cpu.commit.function_calls::1               789                       # Number of function calls committed.
system.cpu.commit.function_calls::2               789                       # Number of function calls committed.
system.cpu.commit.function_calls::3               789                       # Number of function calls committed.
system.cpu.commit.function_calls::total          3156                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            32545     75.55%     75.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              27      0.06%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            1      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            6018     13.97%     89.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           4469     10.37%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             43076                       # Class of committed instruction
system.cpu.commit.op_class_1::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_1::IntAlu            32552     75.55%     75.55% # Class of committed instruction
system.cpu.commit.op_class_1::IntMult              27      0.06%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::IntDiv                0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::FloatAdd              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::FloatCmp              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::FloatCvt              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::FloatMult             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::FloatMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::FloatDiv              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::FloatMisc             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::FloatSqrt             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdAdd               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdAddAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdAlu               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdCmp               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdCvt               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdMisc              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdMult              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdShift             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdShiftAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdSqrt              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdFloatAdd            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdFloatAlu            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdFloatCmp            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdFloatCvt            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdFloatDiv            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdFloatMisc            1      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdFloatMult            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdFloatMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdFloatSqrt            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::MemRead            6020     13.97%     89.59% # Class of committed instruction
system.cpu.commit.op_class_1::MemWrite           4469     10.37%     99.96% # Class of committed instruction
system.cpu.commit.op_class_1::FloatMemRead            0      0.00%     99.96% # Class of committed instruction
system.cpu.commit.op_class_1::FloatMemWrite           16      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_1::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_1::total             43085                       # Class of committed instruction
system.cpu.commit.op_class_2::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_2::IntAlu            32545     75.55%     75.55% # Class of committed instruction
system.cpu.commit.op_class_2::IntMult              27      0.06%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::IntDiv                0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::FloatAdd              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::FloatCmp              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::FloatCvt              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::FloatMult             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::FloatMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::FloatDiv              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::FloatMisc             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::FloatSqrt             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdAdd               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdAddAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdAlu               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdCmp               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdCvt               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdMisc              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdMult              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdShift             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdShiftAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdSqrt              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdFloatAdd            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdFloatAlu            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdFloatCmp            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdFloatCvt            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdFloatDiv            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdFloatMisc            1      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdFloatMult            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdFloatMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdFloatSqrt            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::MemRead            6018     13.97%     89.59% # Class of committed instruction
system.cpu.commit.op_class_2::MemWrite           4469     10.37%     99.96% # Class of committed instruction
system.cpu.commit.op_class_2::FloatMemRead            0      0.00%     99.96% # Class of committed instruction
system.cpu.commit.op_class_2::FloatMemWrite           16      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_2::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_2::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_2::total             43076                       # Class of committed instruction
system.cpu.commit.op_class_3::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_3::IntAlu            32545     75.55%     75.55% # Class of committed instruction
system.cpu.commit.op_class_3::IntMult              27      0.06%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::IntDiv                0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::FloatAdd              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::FloatCmp              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::FloatCvt              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::FloatMult             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::FloatMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::FloatDiv              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::FloatMisc             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::FloatSqrt             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdAdd               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdAddAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdAlu               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdCmp               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdCvt               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdMisc              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdMult              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdShift             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdShiftAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdSqrt              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdFloatAdd            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdFloatAlu            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdFloatCmp            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdFloatCvt            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdFloatDiv            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdFloatMisc            1      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdFloatMult            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdFloatMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdFloatSqrt            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::MemRead            6018     13.97%     89.59% # Class of committed instruction
system.cpu.commit.op_class_3::MemWrite           4469     10.37%     99.96% # Class of committed instruction
system.cpu.commit.op_class_3::FloatMemRead            0      0.00%     99.96% # Class of committed instruction
system.cpu.commit.op_class_3::FloatMemWrite           16      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_3::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_3::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_3::total             43076                       # Class of committed instruction
system.cpu.commit.op_class::total              172313      0.00%      0.00% # Class of committed instruction
system.cpu.commit.bw_lim_events                  4312                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      1231529                       # The number of ROB reads
system.cpu.rob.rob_writes                      370347                       # The number of ROB writes
system.cpu.timesIdled                             652                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           21592                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts::0                    37213                       # Number of Instructions Simulated
system.cpu.committedInsts::1                    37222                       # Number of Instructions Simulated
system.cpu.committedInsts::2                    37213                       # Number of Instructions Simulated
system.cpu.committedInsts::3                    37213                       # Number of Instructions Simulated
system.cpu.committedInsts::total               148861                       # Number of Instructions Simulated
system.cpu.committedOps::0                      43076                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                      43085                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::2                      43076                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::3                      43076                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total                 172313                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            3.902830                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            3.901886                       # CPI: Cycles Per Instruction
system.cpu.cpi::2                            3.902830                       # CPI: Cycles Per Instruction
system.cpu.cpi::3                            3.902830                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.975648                       # CPI: Total CPI of All Threads
system.cpu.ipc::0                            0.256224                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.256286                       # IPC: Instructions Per Cycle
system.cpu.ipc::2                            0.256224                       # IPC: Instructions Per Cycle
system.cpu.ipc::3                            0.256224                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.024959                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   215764                       # number of integer regfile reads
system.cpu.int_regfile_writes                  127288                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        64                       # number of floating regfile reads
system.cpu.cc_regfile_reads                    615672                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    84984                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  303177                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    124                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     72617500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements::0            134                       # number of replacements
system.cpu.dcache.tags.replacements::1              0                       # number of replacements
system.cpu.dcache.tags.replacements::2              0                       # number of replacements
system.cpu.dcache.tags.replacements::3              0                       # number of replacements
system.cpu.dcache.tags.replacements::total          134                       # number of replacements
system.cpu.dcache.tags.tagsinuse           508.042417                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               38092                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               861                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.241580                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   508.042417                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.496135                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.496135                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          727                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          635                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.709961                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             80957                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            80957                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     72617500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        21482                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           21482                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        16498                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          16498                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           52                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           60                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           60                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data         37980                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            37980                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        37980                       # number of overall hits
system.cpu.dcache.overall_hits::total           37980                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          852                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           852                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1094                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1094                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           10                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         1946                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1946                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1946                       # number of overall misses
system.cpu.dcache.overall_misses::total          1946                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     70787000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     70787000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     93702388                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     93702388                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      1046000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1046000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    164489388                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    164489388                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    164489388                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    164489388                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        22334                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        22334                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        17592                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        17592                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           60                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           60                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        39926                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        39926                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        39926                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        39926                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.038148                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038148                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.062187                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062187                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.161290                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.161290                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.048740                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048740                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.048740                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048740                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 83083.333333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 83083.333333                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 85651.177331                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85651.177331                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data       104600                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       104600                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 84526.920863                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84526.920863                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 84526.920863                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84526.920863                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        15677                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               323                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.535604                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks           45                       # number of writebacks
system.cpu.dcache.writebacks::total                45                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          323                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          323                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          762                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          762                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           10                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1085                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1085                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1085                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1085                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          529                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          529                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          332                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          332                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          861                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          861                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          861                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          861                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     48000000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     48000000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     31656462                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     31656462                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     79656462                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     79656462                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     79656462                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     79656462                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.023686                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023686                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.018872                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018872                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.021565                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021565                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.021565                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021565                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 90737.240076                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90737.240076                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 95350.789157                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 95350.789157                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 92516.216028                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 92516.216028                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 92516.216028                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 92516.216028                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     72617500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements::0           5166                       # number of replacements
system.cpu.icache.tags.replacements::1              0                       # number of replacements
system.cpu.icache.tags.replacements::2              0                       # number of replacements
system.cpu.icache.tags.replacements::3              0                       # number of replacements
system.cpu.icache.tags.replacements::total         5166                       # number of replacements
system.cpu.icache.tags.tagsinuse           384.294338                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               18030                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5662                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.184387                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   384.294338                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.750575                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.750575                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          267                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          229                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             53784                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            53784                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     72617500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        18030                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           18030                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         18030                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            18030                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        18030                       # number of overall hits
system.cpu.icache.overall_hits::total           18030                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         6031                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6031                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         6031                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6031                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         6031                       # number of overall misses
system.cpu.icache.overall_misses::total          6031                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    245713488                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    245713488                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    245713488                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    245713488                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    245713488                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    245713488                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        24061                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        24061                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        24061                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        24061                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        24061                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        24061                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.250655                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.250655                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.250655                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.250655                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.250655                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.250655                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 40741.748964                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40741.748964                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 40741.748964                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40741.748964                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 40741.748964                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40741.748964                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        80353                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              2896                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    27.746202                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         5166                       # number of writebacks
system.cpu.icache.writebacks::total              5166                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          367                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          367                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          367                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          367                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          367                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          367                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         5664                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5664                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         5664                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5664                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         5664                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5664                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    224267553                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    224267553                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    224267553                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    224267553                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    224267553                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    224267553                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.235402                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.235402                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.235402                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.235402                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.235402                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.235402                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 39595.260064                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39595.260064                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 39595.260064                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39595.260064                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 39595.260064                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39595.260064                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     72617500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements::0                      0                       # number of replacements
system.l2.tags.replacements::1                      0                       # number of replacements
system.l2.tags.replacements::2                      0                       # number of replacements
system.l2.tags.replacements::3                      0                       # number of replacements
system.l2.tags.replacements::total                  0                       # number of replacements
system.l2.tags.tagsinuse                  1397.302602                       # Cycle average of tags in use
system.l2.tags.total_refs                        9088                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2577                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.526581                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        892.291354                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        505.011247                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.027231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.015412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.042642                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2577                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          411                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2166                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.078644                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     96041                       # Number of tag accesses
system.l2.tags.data_accesses                    96041                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED     72617500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks           45                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               45                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5033                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5033                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                  8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     8                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            3850                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3850                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data             72                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                72                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  3850                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    80                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3930                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 3850                       # number of overall hits
system.l2.overall_hits::cpu.data                   80                       # number of overall hits
system.l2.overall_hits::total                    3930                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              324                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 324                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1814                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1814                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          457                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             457                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1814                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 781                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2595                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1814                       # number of overall misses
system.l2.overall_misses::cpu.data                781                       # number of overall misses
system.l2.overall_misses::total                  2595                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     31031500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      31031500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    172613000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    172613000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     46356000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     46356000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     172613000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      77387500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        250000500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    172613000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     77387500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       250000500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks           45                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           45                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5033                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5033                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            332                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               332                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         5664                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5664                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          529                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           529                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              5664                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               861                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 6525                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             5664                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              861                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                6525                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.975904                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.975904                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.320268                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.320268                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.863894                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.863894                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.320268                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.907085                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.397701                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.320268                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.907085                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.397701                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 95776.234568                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95776.234568                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 95156.008820                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95156.008820                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 101435.448578                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101435.448578                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 95156.008820                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 99087.708067                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96339.306358                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 95156.008820                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 99087.708067                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96339.306358                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::cpu.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             4                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data           13                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           13                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data               13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  17                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data              13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 17                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu.data          324                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            324                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1810                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1810                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          444                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          444                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1810                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            768                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2578                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1810                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           768                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2578                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     27791500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     27791500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    154201500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    154201500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     40476500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     40476500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    154201500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     68268000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    222469500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    154201500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     68268000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    222469500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.975904                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.975904                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.319562                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.319562                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.839319                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.839319                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.319562                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.891986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.395096                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.319562                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.891986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.395096                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 85776.234568                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85776.234568                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 85194.198895                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85194.198895                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 91163.288288                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91163.288288                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 85194.198895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 88890.625000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86295.384019                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 85194.198895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 88890.625000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86295.384019                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2577                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     72617500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2253                       # Transaction distribution
system.membus.trans_dist::ReadExReq               324                       # Transaction distribution
system.membus.trans_dist::ReadExResp              324                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2253                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       164928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  164928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2577                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2577    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2577                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3274500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13759500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.9                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        11825                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         5363                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          142                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     72617500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6191                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           45                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5166                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              89                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              332                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             332                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5664                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          529                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        16492                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1856                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 18348                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       692992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        57984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 750976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6525                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.031418                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.174457                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6320     96.86%     96.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    205      3.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6525                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           11123500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           8496493                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            11.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1299983                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
