
module four_bit_adder_tb;

	// Inputs
	reg [3:0] A;
	reg [3:0] B;
	reg C0;

	// Outputs
	wire [3:0] S;
	wire C4;

	// Instantiate the Unit Under Test (UUT)
	four_bit_adder uut (
		.A(A), 
		.B(B), 
		.C0(C0), 
		.S(S), 
		.C4(C4)
	);

	initial begin
	   $display("S|C4");
		$display("...........");
		
		A = 4'b1000; B = 4'b1010; C0=0; #5;
		$display(" %b| %b", S, C4);
		$finish;

	end
      
endmodule

