{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1482915505792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1482915505793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 28 16:58:25 2016 " "Processing started: Wed Dec 28 16:58:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1482915505793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1482915505793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1482915505793 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Quartus II" 0 -1 1482915506611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482915506832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482915506832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave_new.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave_new " "Found entity 1: spi_slave_new" {  } { { "spi_slave_new.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/spi_slave_new.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482915506867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482915506867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/speed_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482915506890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482915506890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx " "Found entity 1: my_uart_rx" {  } { { "uart_rx.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482915506907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482915506907 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_tx.v(85) " "Verilog HDL warning at uart_tx.v(85): extended using \"x\" or \"z\"" {  } { { "uart_tx.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/uart_tx.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1482915506921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "uart_tx.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482915506922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482915506922 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "capture_rst top.v(183) " "Verilog HDL Implicit Net warning at top.v(183): created implicit net for \"capture_rst\"" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482915506922 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_start top.v(185) " "Verilog HDL Implicit Net warning at top.v(185): created implicit net for \"tx_start\"" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482915506922 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_data top.v(186) " "Verilog HDL Implicit Net warning at top.v(186): created implicit net for \"tx_data\"" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482915506922 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rs232_tx top.v(189) " "Verilog HDL Implicit Net warning at top.v(189): created implicit net for \"rs232_tx\"" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482915506922 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1482915507025 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "linkBIM top.v(104) " "Verilog HDL or VHDL warning at top.v(104): object \"linkBIM\" assigned a value but never read" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1482915507029 "|top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top.v(218) " "Verilog HDL Case Statement information at top.v(218): all case item expressions in this case statement are onehot" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 218 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1482915507029 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 top.v(265) " "Verilog HDL assignment warning at top.v(265): truncated value with size 32 to match size of target (24)" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482915507029 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave_new spi_slave_new:spi_slave_instance " "Elaborating entity \"spi_slave_new\" for hierarchy \"spi_slave_new:spi_slave_instance\"" {  } { { "top.v" "spi_slave_instance" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482915507031 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ssel_startmessage spi_slave_new.v(36) " "Verilog HDL or VHDL warning at spi_slave_new.v(36): object \"ssel_startmessage\" assigned a value but never read" {  } { { "spi_slave_new.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/spi_slave_new.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1482915507033 "|top|spi_slave_new:spi_slave_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ssel_endmessage spi_slave_new.v(37) " "Verilog HDL or VHDL warning at spi_slave_new.v(37): object \"ssel_endmessage\" assigned a value but never read" {  } { { "spi_slave_new.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/spi_slave_new.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1482915507034 "|top|spi_slave_new:spi_slave_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select speed_select:speed_select " "Elaborating entity \"speed_select\" for hierarchy \"speed_select:speed_select\"" {  } { { "top.v" "speed_select" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482915507035 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(40) " "Verilog HDL assignment warning at speed_select.v(40): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/speed_select.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482915507037 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(41) " "Verilog HDL assignment warning at speed_select.v(41): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/speed_select.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482915507037 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(44) " "Verilog HDL assignment warning at speed_select.v(44): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/speed_select.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482915507037 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(45) " "Verilog HDL assignment warning at speed_select.v(45): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/speed_select.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482915507037 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(48) " "Verilog HDL assignment warning at speed_select.v(48): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/speed_select.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482915507037 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(49) " "Verilog HDL assignment warning at speed_select.v(49): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/speed_select.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482915507037 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(52) " "Verilog HDL assignment warning at speed_select.v(52): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/speed_select.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482915507037 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(53) " "Verilog HDL assignment warning at speed_select.v(53): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/speed_select.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482915507037 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(56) " "Verilog HDL assignment warning at speed_select.v(56): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/speed_select.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482915507037 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(57) " "Verilog HDL assignment warning at speed_select.v(57): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/speed_select.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482915507038 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(60) " "Verilog HDL assignment warning at speed_select.v(60): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/speed_select.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482915507038 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(61) " "Verilog HDL assignment warning at speed_select.v(61): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/speed_select.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482915507038 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "uart_ctrl speed_select.v(31) " "Verilog HDL Always Construct warning at speed_select.v(31): inferring latch(es) for variable \"uart_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/speed_select.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1482915507038 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.101 speed_select.v(31) " "Inferred latch for \"uart_ctrl.101\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482915507038 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.100 speed_select.v(31) " "Inferred latch for \"uart_ctrl.100\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482915507038 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.011 speed_select.v(31) " "Inferred latch for \"uart_ctrl.011\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482915507038 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.010 speed_select.v(31) " "Inferred latch for \"uart_ctrl.010\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482915507038 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.001 speed_select.v(31) " "Inferred latch for \"uart_ctrl.001\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482915507038 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.000 speed_select.v(31) " "Inferred latch for \"uart_ctrl.000\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482915507038 "|top|speed_select:speed_select"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx my_uart_rx:my_uart_rx " "Elaborating entity \"my_uart_rx\" for hierarchy \"my_uart_rx:my_uart_rx\"" {  } { { "top.v" "my_uart_rx" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482915507039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx my_uart_tx:my_uart_tx " "Elaborating entity \"my_uart_tx\" for hierarchy \"my_uart_tx:my_uart_tx\"" {  } { { "top.v" "my_uart_tx" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482915507042 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "error uart_tx.v(10) " "Output port \"error\" at uart_tx.v(10) has no driver" {  } { { "uart_tx.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/uart_tx.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482915507044 "|top|my_uart_tx:my_uart_tx"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1482915507557 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[16\] " "Bidir \"BusA\[16\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482915507570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[33\] " "Bidir \"BusB\[33\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482915507570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[71\] " "Bidir \"BusD\[71\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482915507570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[73\] " "Bidir \"BusD\[73\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482915507570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[83\] " "Bidir \"BusD\[83\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482915507570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[87\] " "Bidir \"BusD\[87\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482915507570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[91\] " "Bidir \"BusD\[91\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482915507570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[9\] " "Bidir \"BusA\[9\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482915507570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[10\] " "Bidir \"BusA\[10\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482915507570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[11\] " "Bidir \"BusA\[11\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482915507570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[12\] " "Bidir \"BusA\[12\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482915507570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[13\] " "Bidir \"BusA\[13\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482915507570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[14\] " "Bidir \"BusA\[14\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482915507570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[68\] " "Bidir \"BusD\[68\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482915507570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[70\] " "Bidir \"BusD\[70\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482915507570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[72\] " "Bidir \"BusD\[72\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482915507570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[74\] " "Bidir \"BusD\[74\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482915507570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[76\] " "Bidir \"BusD\[76\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482915507570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[77\] " "Bidir \"BusD\[77\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482915507570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[78\] " "Bidir \"BusD\[78\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482915507570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[79\] " "Bidir \"BusD\[79\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482915507570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[80\] " "Bidir \"BusD\[80\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482915507570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[82\] " "Bidir \"BusD\[82\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482915507570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[84\] " "Bidir \"BusD\[84\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482915507570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[85\] " "Bidir \"BusD\[85\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482915507570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[86\] " "Bidir \"BusD\[86\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482915507570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[88\] " "Bidir \"BusD\[88\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482915507570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[89\] " "Bidir \"BusD\[89\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482915507570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[90\] " "Bidir \"BusD\[90\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482915507570 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1482915507570 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ss_sck spi_slave_new:spi_slave_instance\|sckr\[0\] " "Converted the fan-out from the tri-state buffer \"ss_sck\" to the node \"spi_slave_new:spi_slave_instance\|sckr\[0\]\" into an OR gate" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 85 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1482915507575 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ss_ssel spi_slave_new:spi_slave_instance\|sselr\[0\] " "Converted the fan-out from the tri-state buffer \"ss_ssel\" to the node \"spi_slave_new:spi_slave_instance\|sselr\[0\]\" into an OR gate" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 88 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1482915507575 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ss_mosi spi_slave_new:spi_slave_instance\|mosir\[0\] " "Converted the fan-out from the tri-state buffer \"ss_mosi\" to the node \"spi_slave_new:spi_slave_instance\|mosir\[0\]\" into an OR gate" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.v" 86 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1482915507575 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1482915507575 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_rx.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/uart_rx.v" 42 -1 0 } } { "spi_slave_new.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/spi_slave_new.v" 143 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1482915507862 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "365 " "Implemented 365 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1482915508108 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1482915508108 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "37 " "Implemented 37 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1482915508108 ""} { "Info" "ICUT_CUT_TM_LCELLS" "324 " "Implemented 324 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1482915508108 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1482915508108 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.map.smsg " "Generated suppressed messages file C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkv10z32/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1482915508199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "500 " "Peak virtual memory: 500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1482915508284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 28 16:58:28 2016 " "Processing ended: Wed Dec 28 16:58:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1482915508284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1482915508284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1482915508284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1482915508284 ""}
