library ieee;
use ieee.std_logic_1164.all;

PACKAGE inverter_mux2to1 is
	component mux2to1
		port (in1, in2, s : in STD_LOGIC;
				f 	: out STD_LOGIC);
	end component;

end package inverter_mux2to1;
	
-- AND Gate COMPONENT Initialization 
library ieee ;
use ieee.std_logic_1164.all ;

entity mux2to1 is
	port (in1, in2, s	: in STD_LOGIC;
			f 	: out STD_LOGIC);
end mux2to1;


architecture inverter_mux2to1_behavior of mux2to1 is
begin
	WITH s SELECT
		f <= in1 WHEN '0',
			  in2 WHEN OTHERS;
end inverter_mux2to1_behavior;