Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Nov 18 14:07:54 2021
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_plus_top_0_timing_summary_routed.rpt -pb au_plus_top_0_timing_summary_routed.pb -rpx au_plus_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_plus_top_0
| Device       : 7a100t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                3           
SYNTH-12   Warning   DSP input not registered       2           
SYNTH-13   Warning   combinational multiplier       1           
TIMING-16  Warning   Large setup violation          61          
TIMING-18  Warning   Missing input or output delay  48          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.588     -111.139                     91                  234        0.583        0.000                      0                  234        4.500        0.000                       0                    85  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -1.588     -111.139                     91                  234        0.583        0.000                      0                  234        4.500        0.000                       0                    85  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           91  Failing Endpoints,  Worst Slack       -1.588ns,  Total Violation     -111.139ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.583ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.588ns  (required time - arrival time)
  Source:                 concept/M_temp_a_q_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            concept/M_temp_b_q_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.189ns  (logic 7.162ns (70.289%)  route 3.027ns (29.711%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.618     5.245    concept/clk_IBUF_BUFG
    SLICE_X65Y108        FDRE                                         r  concept/M_temp_a_q_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y108        FDRE (Prop_fdre_C_Q)         0.456     5.701 r  concept/M_temp_a_q_reg[-1111111111]/Q
                         net (fo=12, routed)          0.851     6.552    concept/M_temp_a_q_reg[-_n_0_1111111111]
    SLICE_X69Y109        LUT6 (Prop_lut6_I5_O)        0.124     6.676 r  concept/M_temp_b_q1__0_carry_i_1/O
                         net (fo=1, routed)           0.472     7.149    concept/M_temp_b_q1__0_carry_i_1_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.534 r  concept/M_temp_b_q1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.534    concept/M_temp_b_q1__0_carry_n_0
    SLICE_X65Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.756 r  concept/M_temp_b_q1__0_carry__0/O[0]
                         net (fo=2, routed)           0.313     8.069    concept/M_temp_b_q1__0_carry__0_n_7
    SLICE_X67Y110        LUT2 (Prop_lut2_I0_O)        0.299     8.368 r  concept/M_temp_b_q1__28_carry_i_3/O
                         net (fo=1, routed)           0.000     8.368    concept/M_temp_b_q1__28_carry_i_3_n_0
    SLICE_X67Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.948 r  concept/M_temp_b_q1__28_carry/O[2]
                         net (fo=1, routed)           0.552     9.500    concept/M_temp_b_q1__28_carry_n_5
    SLICE_X67Y112        LUT2 (Prop_lut2_I1_O)        0.302     9.802 r  concept/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.802    concept/i__carry__0_i_2_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.382 r  concept/M_temp_b_q1_inferred__0/i__carry__0/O[2]
                         net (fo=3, routed)           0.836    11.218    concept/M_temp_b_q1__0[23]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[0])
                                                      4.214    15.432 r  concept/M_temp_b_q0/PCOUT[0]
                         net (fo=1, routed)           0.002    15.434    concept/M_temp_b_q0_n_153
    DSP48_X1Y45          DSP48E1                                      r  concept/M_temp_b_q_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.576    15.022    concept/clk_IBUF_BUFG
    DSP48_X1Y45          DSP48E1                                      r  concept/M_temp_b_q_reg/CLK
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.246    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    13.846    concept/M_temp_b_q_reg
  -------------------------------------------------------------------
                         required time                         13.846    
                         arrival time                         -15.434    
  -------------------------------------------------------------------
                         slack                                 -1.588    

Slack (VIOLATED) :        -1.588ns  (required time - arrival time)
  Source:                 concept/M_temp_a_q_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            concept/M_temp_b_q_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.189ns  (logic 7.162ns (70.289%)  route 3.027ns (29.711%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.618     5.245    concept/clk_IBUF_BUFG
    SLICE_X65Y108        FDRE                                         r  concept/M_temp_a_q_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y108        FDRE (Prop_fdre_C_Q)         0.456     5.701 r  concept/M_temp_a_q_reg[-1111111111]/Q
                         net (fo=12, routed)          0.851     6.552    concept/M_temp_a_q_reg[-_n_0_1111111111]
    SLICE_X69Y109        LUT6 (Prop_lut6_I5_O)        0.124     6.676 r  concept/M_temp_b_q1__0_carry_i_1/O
                         net (fo=1, routed)           0.472     7.149    concept/M_temp_b_q1__0_carry_i_1_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.534 r  concept/M_temp_b_q1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.534    concept/M_temp_b_q1__0_carry_n_0
    SLICE_X65Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.756 r  concept/M_temp_b_q1__0_carry__0/O[0]
                         net (fo=2, routed)           0.313     8.069    concept/M_temp_b_q1__0_carry__0_n_7
    SLICE_X67Y110        LUT2 (Prop_lut2_I0_O)        0.299     8.368 r  concept/M_temp_b_q1__28_carry_i_3/O
                         net (fo=1, routed)           0.000     8.368    concept/M_temp_b_q1__28_carry_i_3_n_0
    SLICE_X67Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.948 r  concept/M_temp_b_q1__28_carry/O[2]
                         net (fo=1, routed)           0.552     9.500    concept/M_temp_b_q1__28_carry_n_5
    SLICE_X67Y112        LUT2 (Prop_lut2_I1_O)        0.302     9.802 r  concept/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.802    concept/i__carry__0_i_2_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.382 r  concept/M_temp_b_q1_inferred__0/i__carry__0/O[2]
                         net (fo=3, routed)           0.836    11.218    concept/M_temp_b_q1__0[23]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[10])
                                                      4.214    15.432 r  concept/M_temp_b_q0/PCOUT[10]
                         net (fo=1, routed)           0.002    15.434    concept/M_temp_b_q0_n_143
    DSP48_X1Y45          DSP48E1                                      r  concept/M_temp_b_q_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.576    15.022    concept/clk_IBUF_BUFG
    DSP48_X1Y45          DSP48E1                                      r  concept/M_temp_b_q_reg/CLK
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.246    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    13.846    concept/M_temp_b_q_reg
  -------------------------------------------------------------------
                         required time                         13.846    
                         arrival time                         -15.434    
  -------------------------------------------------------------------
                         slack                                 -1.588    

Slack (VIOLATED) :        -1.588ns  (required time - arrival time)
  Source:                 concept/M_temp_a_q_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            concept/M_temp_b_q_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.189ns  (logic 7.162ns (70.289%)  route 3.027ns (29.711%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.618     5.245    concept/clk_IBUF_BUFG
    SLICE_X65Y108        FDRE                                         r  concept/M_temp_a_q_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y108        FDRE (Prop_fdre_C_Q)         0.456     5.701 r  concept/M_temp_a_q_reg[-1111111111]/Q
                         net (fo=12, routed)          0.851     6.552    concept/M_temp_a_q_reg[-_n_0_1111111111]
    SLICE_X69Y109        LUT6 (Prop_lut6_I5_O)        0.124     6.676 r  concept/M_temp_b_q1__0_carry_i_1/O
                         net (fo=1, routed)           0.472     7.149    concept/M_temp_b_q1__0_carry_i_1_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.534 r  concept/M_temp_b_q1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.534    concept/M_temp_b_q1__0_carry_n_0
    SLICE_X65Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.756 r  concept/M_temp_b_q1__0_carry__0/O[0]
                         net (fo=2, routed)           0.313     8.069    concept/M_temp_b_q1__0_carry__0_n_7
    SLICE_X67Y110        LUT2 (Prop_lut2_I0_O)        0.299     8.368 r  concept/M_temp_b_q1__28_carry_i_3/O
                         net (fo=1, routed)           0.000     8.368    concept/M_temp_b_q1__28_carry_i_3_n_0
    SLICE_X67Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.948 r  concept/M_temp_b_q1__28_carry/O[2]
                         net (fo=1, routed)           0.552     9.500    concept/M_temp_b_q1__28_carry_n_5
    SLICE_X67Y112        LUT2 (Prop_lut2_I1_O)        0.302     9.802 r  concept/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.802    concept/i__carry__0_i_2_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.382 r  concept/M_temp_b_q1_inferred__0/i__carry__0/O[2]
                         net (fo=3, routed)           0.836    11.218    concept/M_temp_b_q1__0[23]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[11])
                                                      4.214    15.432 r  concept/M_temp_b_q0/PCOUT[11]
                         net (fo=1, routed)           0.002    15.434    concept/M_temp_b_q0_n_142
    DSP48_X1Y45          DSP48E1                                      r  concept/M_temp_b_q_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.576    15.022    concept/clk_IBUF_BUFG
    DSP48_X1Y45          DSP48E1                                      r  concept/M_temp_b_q_reg/CLK
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.246    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    13.846    concept/M_temp_b_q_reg
  -------------------------------------------------------------------
                         required time                         13.846    
                         arrival time                         -15.434    
  -------------------------------------------------------------------
                         slack                                 -1.588    

Slack (VIOLATED) :        -1.588ns  (required time - arrival time)
  Source:                 concept/M_temp_a_q_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            concept/M_temp_b_q_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.189ns  (logic 7.162ns (70.289%)  route 3.027ns (29.711%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.618     5.245    concept/clk_IBUF_BUFG
    SLICE_X65Y108        FDRE                                         r  concept/M_temp_a_q_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y108        FDRE (Prop_fdre_C_Q)         0.456     5.701 r  concept/M_temp_a_q_reg[-1111111111]/Q
                         net (fo=12, routed)          0.851     6.552    concept/M_temp_a_q_reg[-_n_0_1111111111]
    SLICE_X69Y109        LUT6 (Prop_lut6_I5_O)        0.124     6.676 r  concept/M_temp_b_q1__0_carry_i_1/O
                         net (fo=1, routed)           0.472     7.149    concept/M_temp_b_q1__0_carry_i_1_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.534 r  concept/M_temp_b_q1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.534    concept/M_temp_b_q1__0_carry_n_0
    SLICE_X65Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.756 r  concept/M_temp_b_q1__0_carry__0/O[0]
                         net (fo=2, routed)           0.313     8.069    concept/M_temp_b_q1__0_carry__0_n_7
    SLICE_X67Y110        LUT2 (Prop_lut2_I0_O)        0.299     8.368 r  concept/M_temp_b_q1__28_carry_i_3/O
                         net (fo=1, routed)           0.000     8.368    concept/M_temp_b_q1__28_carry_i_3_n_0
    SLICE_X67Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.948 r  concept/M_temp_b_q1__28_carry/O[2]
                         net (fo=1, routed)           0.552     9.500    concept/M_temp_b_q1__28_carry_n_5
    SLICE_X67Y112        LUT2 (Prop_lut2_I1_O)        0.302     9.802 r  concept/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.802    concept/i__carry__0_i_2_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.382 r  concept/M_temp_b_q1_inferred__0/i__carry__0/O[2]
                         net (fo=3, routed)           0.836    11.218    concept/M_temp_b_q1__0[23]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[12])
                                                      4.214    15.432 r  concept/M_temp_b_q0/PCOUT[12]
                         net (fo=1, routed)           0.002    15.434    concept/M_temp_b_q0_n_141
    DSP48_X1Y45          DSP48E1                                      r  concept/M_temp_b_q_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.576    15.022    concept/clk_IBUF_BUFG
    DSP48_X1Y45          DSP48E1                                      r  concept/M_temp_b_q_reg/CLK
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.246    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    13.846    concept/M_temp_b_q_reg
  -------------------------------------------------------------------
                         required time                         13.846    
                         arrival time                         -15.434    
  -------------------------------------------------------------------
                         slack                                 -1.588    

Slack (VIOLATED) :        -1.588ns  (required time - arrival time)
  Source:                 concept/M_temp_a_q_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            concept/M_temp_b_q_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.189ns  (logic 7.162ns (70.289%)  route 3.027ns (29.711%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.618     5.245    concept/clk_IBUF_BUFG
    SLICE_X65Y108        FDRE                                         r  concept/M_temp_a_q_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y108        FDRE (Prop_fdre_C_Q)         0.456     5.701 r  concept/M_temp_a_q_reg[-1111111111]/Q
                         net (fo=12, routed)          0.851     6.552    concept/M_temp_a_q_reg[-_n_0_1111111111]
    SLICE_X69Y109        LUT6 (Prop_lut6_I5_O)        0.124     6.676 r  concept/M_temp_b_q1__0_carry_i_1/O
                         net (fo=1, routed)           0.472     7.149    concept/M_temp_b_q1__0_carry_i_1_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.534 r  concept/M_temp_b_q1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.534    concept/M_temp_b_q1__0_carry_n_0
    SLICE_X65Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.756 r  concept/M_temp_b_q1__0_carry__0/O[0]
                         net (fo=2, routed)           0.313     8.069    concept/M_temp_b_q1__0_carry__0_n_7
    SLICE_X67Y110        LUT2 (Prop_lut2_I0_O)        0.299     8.368 r  concept/M_temp_b_q1__28_carry_i_3/O
                         net (fo=1, routed)           0.000     8.368    concept/M_temp_b_q1__28_carry_i_3_n_0
    SLICE_X67Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.948 r  concept/M_temp_b_q1__28_carry/O[2]
                         net (fo=1, routed)           0.552     9.500    concept/M_temp_b_q1__28_carry_n_5
    SLICE_X67Y112        LUT2 (Prop_lut2_I1_O)        0.302     9.802 r  concept/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.802    concept/i__carry__0_i_2_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.382 r  concept/M_temp_b_q1_inferred__0/i__carry__0/O[2]
                         net (fo=3, routed)           0.836    11.218    concept/M_temp_b_q1__0[23]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[13])
                                                      4.214    15.432 r  concept/M_temp_b_q0/PCOUT[13]
                         net (fo=1, routed)           0.002    15.434    concept/M_temp_b_q0_n_140
    DSP48_X1Y45          DSP48E1                                      r  concept/M_temp_b_q_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.576    15.022    concept/clk_IBUF_BUFG
    DSP48_X1Y45          DSP48E1                                      r  concept/M_temp_b_q_reg/CLK
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.246    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    13.846    concept/M_temp_b_q_reg
  -------------------------------------------------------------------
                         required time                         13.846    
                         arrival time                         -15.434    
  -------------------------------------------------------------------
                         slack                                 -1.588    

Slack (VIOLATED) :        -1.588ns  (required time - arrival time)
  Source:                 concept/M_temp_a_q_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            concept/M_temp_b_q_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.189ns  (logic 7.162ns (70.289%)  route 3.027ns (29.711%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.618     5.245    concept/clk_IBUF_BUFG
    SLICE_X65Y108        FDRE                                         r  concept/M_temp_a_q_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y108        FDRE (Prop_fdre_C_Q)         0.456     5.701 r  concept/M_temp_a_q_reg[-1111111111]/Q
                         net (fo=12, routed)          0.851     6.552    concept/M_temp_a_q_reg[-_n_0_1111111111]
    SLICE_X69Y109        LUT6 (Prop_lut6_I5_O)        0.124     6.676 r  concept/M_temp_b_q1__0_carry_i_1/O
                         net (fo=1, routed)           0.472     7.149    concept/M_temp_b_q1__0_carry_i_1_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.534 r  concept/M_temp_b_q1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.534    concept/M_temp_b_q1__0_carry_n_0
    SLICE_X65Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.756 r  concept/M_temp_b_q1__0_carry__0/O[0]
                         net (fo=2, routed)           0.313     8.069    concept/M_temp_b_q1__0_carry__0_n_7
    SLICE_X67Y110        LUT2 (Prop_lut2_I0_O)        0.299     8.368 r  concept/M_temp_b_q1__28_carry_i_3/O
                         net (fo=1, routed)           0.000     8.368    concept/M_temp_b_q1__28_carry_i_3_n_0
    SLICE_X67Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.948 r  concept/M_temp_b_q1__28_carry/O[2]
                         net (fo=1, routed)           0.552     9.500    concept/M_temp_b_q1__28_carry_n_5
    SLICE_X67Y112        LUT2 (Prop_lut2_I1_O)        0.302     9.802 r  concept/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.802    concept/i__carry__0_i_2_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.382 r  concept/M_temp_b_q1_inferred__0/i__carry__0/O[2]
                         net (fo=3, routed)           0.836    11.218    concept/M_temp_b_q1__0[23]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[14])
                                                      4.214    15.432 r  concept/M_temp_b_q0/PCOUT[14]
                         net (fo=1, routed)           0.002    15.434    concept/M_temp_b_q0_n_139
    DSP48_X1Y45          DSP48E1                                      r  concept/M_temp_b_q_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.576    15.022    concept/clk_IBUF_BUFG
    DSP48_X1Y45          DSP48E1                                      r  concept/M_temp_b_q_reg/CLK
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.246    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    13.846    concept/M_temp_b_q_reg
  -------------------------------------------------------------------
                         required time                         13.846    
                         arrival time                         -15.434    
  -------------------------------------------------------------------
                         slack                                 -1.588    

Slack (VIOLATED) :        -1.588ns  (required time - arrival time)
  Source:                 concept/M_temp_a_q_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            concept/M_temp_b_q_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.189ns  (logic 7.162ns (70.289%)  route 3.027ns (29.711%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.618     5.245    concept/clk_IBUF_BUFG
    SLICE_X65Y108        FDRE                                         r  concept/M_temp_a_q_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y108        FDRE (Prop_fdre_C_Q)         0.456     5.701 r  concept/M_temp_a_q_reg[-1111111111]/Q
                         net (fo=12, routed)          0.851     6.552    concept/M_temp_a_q_reg[-_n_0_1111111111]
    SLICE_X69Y109        LUT6 (Prop_lut6_I5_O)        0.124     6.676 r  concept/M_temp_b_q1__0_carry_i_1/O
                         net (fo=1, routed)           0.472     7.149    concept/M_temp_b_q1__0_carry_i_1_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.534 r  concept/M_temp_b_q1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.534    concept/M_temp_b_q1__0_carry_n_0
    SLICE_X65Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.756 r  concept/M_temp_b_q1__0_carry__0/O[0]
                         net (fo=2, routed)           0.313     8.069    concept/M_temp_b_q1__0_carry__0_n_7
    SLICE_X67Y110        LUT2 (Prop_lut2_I0_O)        0.299     8.368 r  concept/M_temp_b_q1__28_carry_i_3/O
                         net (fo=1, routed)           0.000     8.368    concept/M_temp_b_q1__28_carry_i_3_n_0
    SLICE_X67Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.948 r  concept/M_temp_b_q1__28_carry/O[2]
                         net (fo=1, routed)           0.552     9.500    concept/M_temp_b_q1__28_carry_n_5
    SLICE_X67Y112        LUT2 (Prop_lut2_I1_O)        0.302     9.802 r  concept/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.802    concept/i__carry__0_i_2_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.382 r  concept/M_temp_b_q1_inferred__0/i__carry__0/O[2]
                         net (fo=3, routed)           0.836    11.218    concept/M_temp_b_q1__0[23]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[15])
                                                      4.214    15.432 r  concept/M_temp_b_q0/PCOUT[15]
                         net (fo=1, routed)           0.002    15.434    concept/M_temp_b_q0_n_138
    DSP48_X1Y45          DSP48E1                                      r  concept/M_temp_b_q_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.576    15.022    concept/clk_IBUF_BUFG
    DSP48_X1Y45          DSP48E1                                      r  concept/M_temp_b_q_reg/CLK
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.246    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    13.846    concept/M_temp_b_q_reg
  -------------------------------------------------------------------
                         required time                         13.846    
                         arrival time                         -15.434    
  -------------------------------------------------------------------
                         slack                                 -1.588    

Slack (VIOLATED) :        -1.588ns  (required time - arrival time)
  Source:                 concept/M_temp_a_q_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            concept/M_temp_b_q_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.189ns  (logic 7.162ns (70.289%)  route 3.027ns (29.711%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.618     5.245    concept/clk_IBUF_BUFG
    SLICE_X65Y108        FDRE                                         r  concept/M_temp_a_q_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y108        FDRE (Prop_fdre_C_Q)         0.456     5.701 r  concept/M_temp_a_q_reg[-1111111111]/Q
                         net (fo=12, routed)          0.851     6.552    concept/M_temp_a_q_reg[-_n_0_1111111111]
    SLICE_X69Y109        LUT6 (Prop_lut6_I5_O)        0.124     6.676 r  concept/M_temp_b_q1__0_carry_i_1/O
                         net (fo=1, routed)           0.472     7.149    concept/M_temp_b_q1__0_carry_i_1_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.534 r  concept/M_temp_b_q1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.534    concept/M_temp_b_q1__0_carry_n_0
    SLICE_X65Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.756 r  concept/M_temp_b_q1__0_carry__0/O[0]
                         net (fo=2, routed)           0.313     8.069    concept/M_temp_b_q1__0_carry__0_n_7
    SLICE_X67Y110        LUT2 (Prop_lut2_I0_O)        0.299     8.368 r  concept/M_temp_b_q1__28_carry_i_3/O
                         net (fo=1, routed)           0.000     8.368    concept/M_temp_b_q1__28_carry_i_3_n_0
    SLICE_X67Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.948 r  concept/M_temp_b_q1__28_carry/O[2]
                         net (fo=1, routed)           0.552     9.500    concept/M_temp_b_q1__28_carry_n_5
    SLICE_X67Y112        LUT2 (Prop_lut2_I1_O)        0.302     9.802 r  concept/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.802    concept/i__carry__0_i_2_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.382 r  concept/M_temp_b_q1_inferred__0/i__carry__0/O[2]
                         net (fo=3, routed)           0.836    11.218    concept/M_temp_b_q1__0[23]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[16])
                                                      4.214    15.432 r  concept/M_temp_b_q0/PCOUT[16]
                         net (fo=1, routed)           0.002    15.434    concept/M_temp_b_q0_n_137
    DSP48_X1Y45          DSP48E1                                      r  concept/M_temp_b_q_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.576    15.022    concept/clk_IBUF_BUFG
    DSP48_X1Y45          DSP48E1                                      r  concept/M_temp_b_q_reg/CLK
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.246    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    13.846    concept/M_temp_b_q_reg
  -------------------------------------------------------------------
                         required time                         13.846    
                         arrival time                         -15.434    
  -------------------------------------------------------------------
                         slack                                 -1.588    

Slack (VIOLATED) :        -1.588ns  (required time - arrival time)
  Source:                 concept/M_temp_a_q_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            concept/M_temp_b_q_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.189ns  (logic 7.162ns (70.289%)  route 3.027ns (29.711%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.618     5.245    concept/clk_IBUF_BUFG
    SLICE_X65Y108        FDRE                                         r  concept/M_temp_a_q_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y108        FDRE (Prop_fdre_C_Q)         0.456     5.701 r  concept/M_temp_a_q_reg[-1111111111]/Q
                         net (fo=12, routed)          0.851     6.552    concept/M_temp_a_q_reg[-_n_0_1111111111]
    SLICE_X69Y109        LUT6 (Prop_lut6_I5_O)        0.124     6.676 r  concept/M_temp_b_q1__0_carry_i_1/O
                         net (fo=1, routed)           0.472     7.149    concept/M_temp_b_q1__0_carry_i_1_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.534 r  concept/M_temp_b_q1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.534    concept/M_temp_b_q1__0_carry_n_0
    SLICE_X65Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.756 r  concept/M_temp_b_q1__0_carry__0/O[0]
                         net (fo=2, routed)           0.313     8.069    concept/M_temp_b_q1__0_carry__0_n_7
    SLICE_X67Y110        LUT2 (Prop_lut2_I0_O)        0.299     8.368 r  concept/M_temp_b_q1__28_carry_i_3/O
                         net (fo=1, routed)           0.000     8.368    concept/M_temp_b_q1__28_carry_i_3_n_0
    SLICE_X67Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.948 r  concept/M_temp_b_q1__28_carry/O[2]
                         net (fo=1, routed)           0.552     9.500    concept/M_temp_b_q1__28_carry_n_5
    SLICE_X67Y112        LUT2 (Prop_lut2_I1_O)        0.302     9.802 r  concept/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.802    concept/i__carry__0_i_2_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.382 r  concept/M_temp_b_q1_inferred__0/i__carry__0/O[2]
                         net (fo=3, routed)           0.836    11.218    concept/M_temp_b_q1__0[23]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[17])
                                                      4.214    15.432 r  concept/M_temp_b_q0/PCOUT[17]
                         net (fo=1, routed)           0.002    15.434    concept/M_temp_b_q0_n_136
    DSP48_X1Y45          DSP48E1                                      r  concept/M_temp_b_q_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.576    15.022    concept/clk_IBUF_BUFG
    DSP48_X1Y45          DSP48E1                                      r  concept/M_temp_b_q_reg/CLK
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.246    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    13.846    concept/M_temp_b_q_reg
  -------------------------------------------------------------------
                         required time                         13.846    
                         arrival time                         -15.434    
  -------------------------------------------------------------------
                         slack                                 -1.588    

Slack (VIOLATED) :        -1.588ns  (required time - arrival time)
  Source:                 concept/M_temp_a_q_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            concept/M_temp_b_q_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.189ns  (logic 7.162ns (70.289%)  route 3.027ns (29.711%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.618     5.245    concept/clk_IBUF_BUFG
    SLICE_X65Y108        FDRE                                         r  concept/M_temp_a_q_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y108        FDRE (Prop_fdre_C_Q)         0.456     5.701 r  concept/M_temp_a_q_reg[-1111111111]/Q
                         net (fo=12, routed)          0.851     6.552    concept/M_temp_a_q_reg[-_n_0_1111111111]
    SLICE_X69Y109        LUT6 (Prop_lut6_I5_O)        0.124     6.676 r  concept/M_temp_b_q1__0_carry_i_1/O
                         net (fo=1, routed)           0.472     7.149    concept/M_temp_b_q1__0_carry_i_1_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.534 r  concept/M_temp_b_q1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.534    concept/M_temp_b_q1__0_carry_n_0
    SLICE_X65Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.756 r  concept/M_temp_b_q1__0_carry__0/O[0]
                         net (fo=2, routed)           0.313     8.069    concept/M_temp_b_q1__0_carry__0_n_7
    SLICE_X67Y110        LUT2 (Prop_lut2_I0_O)        0.299     8.368 r  concept/M_temp_b_q1__28_carry_i_3/O
                         net (fo=1, routed)           0.000     8.368    concept/M_temp_b_q1__28_carry_i_3_n_0
    SLICE_X67Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.948 r  concept/M_temp_b_q1__28_carry/O[2]
                         net (fo=1, routed)           0.552     9.500    concept/M_temp_b_q1__28_carry_n_5
    SLICE_X67Y112        LUT2 (Prop_lut2_I1_O)        0.302     9.802 r  concept/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.802    concept/i__carry__0_i_2_n_0
    SLICE_X67Y112        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.382 r  concept/M_temp_b_q1_inferred__0/i__carry__0/O[2]
                         net (fo=3, routed)           0.836    11.218    concept/M_temp_b_q1__0[23]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[18])
                                                      4.214    15.432 r  concept/M_temp_b_q0/PCOUT[18]
                         net (fo=1, routed)           0.002    15.434    concept/M_temp_b_q0_n_135
    DSP48_X1Y45          DSP48E1                                      r  concept/M_temp_b_q_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.576    15.022    concept/clk_IBUF_BUFG
    DSP48_X1Y45          DSP48E1                                      r  concept/M_temp_b_q_reg/CLK
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.246    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    13.846    concept/M_temp_b_q_reg
  -------------------------------------------------------------------
                         required time                         13.846    
                         arrival time                         -15.434    
  -------------------------------------------------------------------
                         slack                                 -1.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 concept/M_e_reg_q0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            concept/M_e_reg_q_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.645     1.594    concept/clk_IBUF_BUFG
    DSP48_X1Y46          DSP48E1                                      r  concept/M_e_reg_q0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y46          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.501     2.095 r  concept/M_e_reg_q0/PCOUT[0]
                         net (fo=1, routed)           0.002     2.097    concept/M_e_reg_q0_n_153
    DSP48_X1Y47          DSP48E1                                      r  concept/M_e_reg_q_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.911     2.106    concept/clk_IBUF_BUFG
    DSP48_X1Y47          DSP48E1                                      r  concept/M_e_reg_q_reg/CLK
                         clock pessimism             -0.500     1.606    
    DSP48_X1Y47          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.092     1.514    concept/M_e_reg_q_reg
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 concept/M_e_reg_q0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            concept/M_e_reg_q_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.645     1.594    concept/clk_IBUF_BUFG
    DSP48_X1Y46          DSP48E1                                      r  concept/M_e_reg_q0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y46          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.501     2.095 r  concept/M_e_reg_q0/PCOUT[10]
                         net (fo=1, routed)           0.002     2.097    concept/M_e_reg_q0_n_143
    DSP48_X1Y47          DSP48E1                                      r  concept/M_e_reg_q_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.911     2.106    concept/clk_IBUF_BUFG
    DSP48_X1Y47          DSP48E1                                      r  concept/M_e_reg_q_reg/CLK
                         clock pessimism             -0.500     1.606    
    DSP48_X1Y47          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.092     1.514    concept/M_e_reg_q_reg
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 concept/M_e_reg_q0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            concept/M_e_reg_q_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.645     1.594    concept/clk_IBUF_BUFG
    DSP48_X1Y46          DSP48E1                                      r  concept/M_e_reg_q0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y46          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.501     2.095 r  concept/M_e_reg_q0/PCOUT[11]
                         net (fo=1, routed)           0.002     2.097    concept/M_e_reg_q0_n_142
    DSP48_X1Y47          DSP48E1                                      r  concept/M_e_reg_q_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.911     2.106    concept/clk_IBUF_BUFG
    DSP48_X1Y47          DSP48E1                                      r  concept/M_e_reg_q_reg/CLK
                         clock pessimism             -0.500     1.606    
    DSP48_X1Y47          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.092     1.514    concept/M_e_reg_q_reg
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 concept/M_e_reg_q0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            concept/M_e_reg_q_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.645     1.594    concept/clk_IBUF_BUFG
    DSP48_X1Y46          DSP48E1                                      r  concept/M_e_reg_q0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y46          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.501     2.095 r  concept/M_e_reg_q0/PCOUT[12]
                         net (fo=1, routed)           0.002     2.097    concept/M_e_reg_q0_n_141
    DSP48_X1Y47          DSP48E1                                      r  concept/M_e_reg_q_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.911     2.106    concept/clk_IBUF_BUFG
    DSP48_X1Y47          DSP48E1                                      r  concept/M_e_reg_q_reg/CLK
                         clock pessimism             -0.500     1.606    
    DSP48_X1Y47          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.092     1.514    concept/M_e_reg_q_reg
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 concept/M_e_reg_q0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            concept/M_e_reg_q_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.645     1.594    concept/clk_IBUF_BUFG
    DSP48_X1Y46          DSP48E1                                      r  concept/M_e_reg_q0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y46          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      0.501     2.095 r  concept/M_e_reg_q0/PCOUT[13]
                         net (fo=1, routed)           0.002     2.097    concept/M_e_reg_q0_n_140
    DSP48_X1Y47          DSP48E1                                      r  concept/M_e_reg_q_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.911     2.106    concept/clk_IBUF_BUFG
    DSP48_X1Y47          DSP48E1                                      r  concept/M_e_reg_q_reg/CLK
                         clock pessimism             -0.500     1.606    
    DSP48_X1Y47          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.092     1.514    concept/M_e_reg_q_reg
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 concept/M_e_reg_q0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            concept/M_e_reg_q_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.645     1.594    concept/clk_IBUF_BUFG
    DSP48_X1Y46          DSP48E1                                      r  concept/M_e_reg_q0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y46          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      0.501     2.095 r  concept/M_e_reg_q0/PCOUT[14]
                         net (fo=1, routed)           0.002     2.097    concept/M_e_reg_q0_n_139
    DSP48_X1Y47          DSP48E1                                      r  concept/M_e_reg_q_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.911     2.106    concept/clk_IBUF_BUFG
    DSP48_X1Y47          DSP48E1                                      r  concept/M_e_reg_q_reg/CLK
                         clock pessimism             -0.500     1.606    
    DSP48_X1Y47          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.092     1.514    concept/M_e_reg_q_reg
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 concept/M_e_reg_q0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            concept/M_e_reg_q_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.645     1.594    concept/clk_IBUF_BUFG
    DSP48_X1Y46          DSP48E1                                      r  concept/M_e_reg_q0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y46          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      0.501     2.095 r  concept/M_e_reg_q0/PCOUT[15]
                         net (fo=1, routed)           0.002     2.097    concept/M_e_reg_q0_n_138
    DSP48_X1Y47          DSP48E1                                      r  concept/M_e_reg_q_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.911     2.106    concept/clk_IBUF_BUFG
    DSP48_X1Y47          DSP48E1                                      r  concept/M_e_reg_q_reg/CLK
                         clock pessimism             -0.500     1.606    
    DSP48_X1Y47          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.092     1.514    concept/M_e_reg_q_reg
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 concept/M_e_reg_q0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            concept/M_e_reg_q_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.645     1.594    concept/clk_IBUF_BUFG
    DSP48_X1Y46          DSP48E1                                      r  concept/M_e_reg_q0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y46          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      0.501     2.095 r  concept/M_e_reg_q0/PCOUT[16]
                         net (fo=1, routed)           0.002     2.097    concept/M_e_reg_q0_n_137
    DSP48_X1Y47          DSP48E1                                      r  concept/M_e_reg_q_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.911     2.106    concept/clk_IBUF_BUFG
    DSP48_X1Y47          DSP48E1                                      r  concept/M_e_reg_q_reg/CLK
                         clock pessimism             -0.500     1.606    
    DSP48_X1Y47          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.092     1.514    concept/M_e_reg_q_reg
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 concept/M_e_reg_q0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            concept/M_e_reg_q_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.645     1.594    concept/clk_IBUF_BUFG
    DSP48_X1Y46          DSP48E1                                      r  concept/M_e_reg_q0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y46          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      0.501     2.095 r  concept/M_e_reg_q0/PCOUT[17]
                         net (fo=1, routed)           0.002     2.097    concept/M_e_reg_q0_n_136
    DSP48_X1Y47          DSP48E1                                      r  concept/M_e_reg_q_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.911     2.106    concept/clk_IBUF_BUFG
    DSP48_X1Y47          DSP48E1                                      r  concept/M_e_reg_q_reg/CLK
                         clock pessimism             -0.500     1.606    
    DSP48_X1Y47          DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.092     1.514    concept/M_e_reg_q_reg
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 concept/M_e_reg_q0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            concept/M_e_reg_q_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.645     1.594    concept/clk_IBUF_BUFG
    DSP48_X1Y46          DSP48E1                                      r  concept/M_e_reg_q0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y46          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      0.501     2.095 r  concept/M_e_reg_q0/PCOUT[18]
                         net (fo=1, routed)           0.002     2.097    concept/M_e_reg_q0_n_135
    DSP48_X1Y47          DSP48E1                                      r  concept/M_e_reg_q_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.911     2.106    concept/clk_IBUF_BUFG
    DSP48_X1Y47          DSP48E1                                      r  concept/M_e_reg_q_reg/CLK
                         clock pessimism             -0.500     1.606    
    DSP48_X1Y47          DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.092     1.514    concept/M_e_reg_q_reg
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.583    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y47    concept/M_e_reg_q_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y45    concept/M_temp_b_q_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X79Y101  concept/M_a_reg_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X81Y101  concept/M_a_reg_q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X81Y101  concept/M_a_reg_q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X79Y101  concept/M_a_reg_q_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X79Y102  concept/M_a_reg_q_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X81Y102  concept/M_a_reg_q_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X81Y101  concept/M_a_reg_q_reg[6]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X79Y101  concept/M_a_reg_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X79Y101  concept/M_a_reg_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X81Y101  concept/M_a_reg_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X81Y101  concept/M_a_reg_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X81Y101  concept/M_a_reg_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X81Y101  concept/M_a_reg_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X79Y101  concept/M_a_reg_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X79Y101  concept/M_a_reg_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X79Y102  concept/M_a_reg_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X79Y102  concept/M_a_reg_q_reg[4]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X79Y101  concept/M_a_reg_q_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X79Y101  concept/M_a_reg_q_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X81Y101  concept/M_a_reg_q_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X81Y101  concept/M_a_reg_q_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X81Y101  concept/M_a_reg_q_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X81Y101  concept/M_a_reg_q_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X79Y101  concept/M_a_reg_q_reg[3]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X79Y101  concept/M_a_reg_q_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X79Y102  concept/M_a_reg_q_reg[4]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X79Y102  concept/M_a_reg_q_reg[4]/C



