/*
 * Copyright 2023 NXP
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/dts-v1/;
#include <zephyr/dt-bindings/gpio/gpio.h>
#include <zephyr/dt-bindings/input/input-event-codes.h>
#include <zephyr/dt-bindings/pwm/pwm.h>
#include <arm/nxp/nxp_s32k148.dtsi>
#include "s32k148_evb-pinctrl.dtsi"

/ {
	model = "NXP S32K148EVB";
	compatible = "nxp,s32k148_evb";

	chosen {
		zephyr,sram = &sram_l;
        	zephyr,flash-controller = &flash0;
		zephyr,flash = &flash0;
		zephyr,console = &lpuart1;
		zephyr,shell-uart = &lpuart1;
		zephyr,uart-pipe = &lpuart1;
		zephyr,canbus = &flexcan0;
        	zephyr,code-partition = &slot0_partition;
	};

	aliases {
		led0 = &led1_red;
		led1 = &led1_green;
		led2 = &led1_blue;
		pwm-led0 = &led1_red_pwm;
		pwm-led1 = &led1_green_pwm;
		pwm-led2 = &led1_blue_pwm;
		red-pwm-led = &led1_red_pwm;
		green-pwm-led = &led1_green_pwm;
		blue-pwm-led = &led1_blue_pwm;
		sw0 = &button_3;
		sw1 = &button_4;
		i2c-0 = &lpi2c0;
	};

	leds {
		compatible = "gpio-leds";

		led1_red: led_0 {
			gpios = <&gpioe 21 GPIO_ACTIVE_LOW>;
			label = "LED1_RGB_RED";
		};

		led1_green: led_1 {
			gpios = <&gpioe 22 GPIO_ACTIVE_LOW>;
			label = "LED1_RGB_GREEN";
		};

		led1_blue: led_2 {
			gpios = <&gpioe 23 GPIO_ACTIVE_LOW>;
			label = "LED1_RGB_BLUE";
		};
	};

	pwmleds {
		compatible = "pwm-leds";

		led1_red_pwm: led_pwm_0 {
			pwms = <&ftm4 1 PWM_MSEC(20) PWM_POLARITY_INVERTED>;
			label = "LED1_RGB_RED_PWM";
		};

		led1_green_pwm: led_pwm_1 {
			pwms = <&ftm4 2 PWM_MSEC(20) PWM_POLARITY_INVERTED>;
			label = "LED1_RGB_GREEN_PWM";
		};

		led1_blue_pwm: led_pwm_2 {
			pwms = <&ftm4 3 PWM_MSEC(20) PWM_POLARITY_INVERTED>;
			label = "LED1_RGB_BLUE_PWM";
		};
	};

	gpio_keys {
		compatible = "gpio-keys";

		button_3: button_0 {
			label = "SW3";
			gpios = <&gpioc 12 GPIO_ACTIVE_LOW>;
			zephyr,code = <INPUT_KEY_0>;
		};

		button_4: button_1 {
			label = "SW4";
			gpios = <&gpioc 13 GPIO_ACTIVE_LOW>;
			zephyr,code = <INPUT_KEY_1>;
		};
	};
};

/* Bind the internal program flash array as the driver device */
&flash0 {
    compatible = "nxp,s32k1xx-flash";
    reg = <0x00000000 DT_SIZE_K(1536)>;   /* mapped base 0x0, size 2 MB */
    erase-block-size = <4096>;       /* 4 KB sector */
    write-block-size = <8>;          /* 8-byte phrase */
    status = "okay";

    partitions {
        compatible = "fixed-partitions";
        #address-cells = <1>;
        #size-cells = <1>;

        boot_partition: boot_partition@0 {
            label = "mcuboot";
            reg = <0x00000000 0x00020000>; /* 128 KB */
        };

        slot0_partition: image-0@20000 {
            label = "image-0";
            reg = <0x00020000 0x00080000>; /* 512 KB */
        };

        slot1_partition: image-1@A0000 {
            label = "image-1";
            reg = <0x000A0000 0x00080000>; /* 512 KB */
        };

        scratch_partition: scratch@120000 {
            label = "scratch";
            reg = <0x00120000 0x00008000>; /* 32 KB */
        };

        storage_partition: storage@128000 {
            label = "storage";
            reg = <0x00128000 0x000F0000>; /* ~960 KB */
        };
    };
};

&cpu0 {
	clock-frequency = <80000000>;
};

&gpioa {
	status = "okay";
};

&gpiob {
	status = "okay";
};

&gpioc {
	status = "okay";
};

&gpiod {
	status = "okay";
};

&gpioe {
	status = "okay";
};

&lpuart0 {
	pinctrl-0 = <&lpuart0_default>;
	pinctrl-names = "default";
	current-speed = <115200>;
};

&lpuart1 {
	pinctrl-0 = <&lpuart1_default>;
	pinctrl-names = "default";
	current-speed = <115200>;
	status = "okay";
};

&lpi2c0 {
	pinctrl-0 = <&lpi2c0_default>;
	pinctrl-names = "default";
	scl-gpios = <&gpiob 9 GPIO_ACTIVE_HIGH>;
	sda-gpios = <&gpiob 10 GPIO_ACTIVE_HIGH>;
	status = "okay";
};

&lpspi0 {
	pinctrl-0 = <&lpspi0_default>;
	pinctrl-names = "default";
	status = "okay";
};

&ftm4 {
	compatible = "nxp,ftm-pwm";
	pinctrl-0 = <&ftm4_default>;
	pinctrl-names = "default";
	clock-source = "system";
	prescaler = <4>;
	#pwm-cells = <3>;
	status = "okay";
};

/*
 * The S32K148EVB board contains a UJA1132 SBC which needs to be configured via SPI.
 * The factory preset forces it to normal mode though, so the CAN phy is enabled
 * even without configuration.
 * Therefore, we don't reference a can phy driver node here for now.
 */
&flexcan0 {
	pinctrl-0 = <&flexcan0_default>;
	pinctrl-names = "default";
	bitrate = <125000>;
	status = "okay";
};

&adc0 {
	sample-time = <65>;
	vref-mv = <5000>;
	status = "okay";
};

&adc1 {
	sample-time = <65>;
	vref-mv = <5000>;
	status = "okay";
};

&enet_mac {
	pinctrl-0 = <&pinmux_enet>;
	pinctrl-names = "default";
	zephyr,random-mac-address;
	phy-connection-type = "rmii";
};

&enet_mdio {
	pinctrl-0 = <&pinmux_enet_mdio>;
	pinctrl-names = "default";
};
