<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Simple_Algorithm_VHDL.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Simple_Algorithm_VHDL_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Simple_Algorithm_VHDL_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Simple_Algorithm_VHDL_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Simple_Algorithm_VHDL_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Top_Module.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Top_Module.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Top_Module.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Top_Module.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_Module.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Top_Module.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Top_Module.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Top_Module.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Top_Module_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Top_Module_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Top_Module_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="ipcore_dir/Sin_2MHz_readme.txt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1479637674" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1479637674">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1482175977" xil_pn:in_ck="3439972846119358122" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1482175977">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Simple_Algorithm_VHDL_tb.vhd"/>
      <outfile xil_pn:name="Top_Module.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1479638514" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6970150981478054712" xil_pn:start_ts="1479638514">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479638514" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6004316548089059002" xil_pn:start_ts="1479638514">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479637674" xil_pn:in_ck="926928015844702673" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3801878322669736104" xil_pn:start_ts="1479637674">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Sin_2MHz.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Sin_2MHz.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1482175977" xil_pn:in_ck="3439972846119358122" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1482175977">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Simple_Algorithm_VHDL_tb.vhd"/>
      <outfile xil_pn:name="Top_Module.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1482175995" xil_pn:in_ck="-5327954456692641453" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7043710618573508848" xil_pn:start_ts="1482175977">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Simple_Algorithm_VHDL_tb_beh.prj"/>
      <outfile xil_pn:name="Simple_Algorithm_VHDL_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1482175996" xil_pn:in_ck="7849497578041735809" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6975735212878789949" xil_pn:start_ts="1482175995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Simple_Algorithm_VHDL_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1479638389" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1479638389">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479638389" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7967314795925535335" xil_pn:start_ts="1479638389">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479638389" xil_pn:in_ck="926928015844702673" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3801878322669736104" xil_pn:start_ts="1479638389">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Sin_2MHz.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Sin_2MHz.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1479638389" xil_pn:in_ck="-6304863624543908256" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1479638389">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479638389" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3256765184077048731" xil_pn:start_ts="1479638389">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479638389" xil_pn:in_ck="-6304863624543908256" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1479638389">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479638389" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7489615639076456562" xil_pn:start_ts="1479638389">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479890049" xil_pn:in_ck="7547755755397788849" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-3294073332697382015" xil_pn:start_ts="1479890025">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Top_Module.lso"/>
      <outfile xil_pn:name="Top_Module.ngc"/>
      <outfile xil_pn:name="Top_Module.ngr"/>
      <outfile xil_pn:name="Top_Module.prj"/>
      <outfile xil_pn:name="Top_Module.stx"/>
      <outfile xil_pn:name="Top_Module.syr"/>
      <outfile xil_pn:name="Top_Module.xst"/>
      <outfile xil_pn:name="Top_Module_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
