#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xb1b3c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xb1b550 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xb0c2d0 .functor NOT 1, L_0xb7b730, C4<0>, C4<0>, C4<0>;
L_0xb7b510 .functor XOR 2, L_0xb7b3d0, L_0xb7b470, C4<00>, C4<00>;
L_0xb7b620 .functor XOR 2, L_0xb7b510, L_0xb7b580, C4<00>, C4<00>;
v0xb72130_0 .net *"_ivl_10", 1 0, L_0xb7b580;  1 drivers
v0xb72230_0 .net *"_ivl_12", 1 0, L_0xb7b620;  1 drivers
v0xb72310_0 .net *"_ivl_2", 1 0, L_0xb754f0;  1 drivers
v0xb723d0_0 .net *"_ivl_4", 1 0, L_0xb7b3d0;  1 drivers
v0xb724b0_0 .net *"_ivl_6", 1 0, L_0xb7b470;  1 drivers
v0xb725e0_0 .net *"_ivl_8", 1 0, L_0xb7b510;  1 drivers
v0xb726c0_0 .net "a", 0 0, v0xb6c6f0_0;  1 drivers
v0xb72760_0 .net "b", 0 0, v0xb6c790_0;  1 drivers
v0xb72800_0 .net "c", 0 0, v0xb6c830_0;  1 drivers
v0xb728a0_0 .var "clk", 0 0;
v0xb72940_0 .net "d", 0 0, v0xb6c970_0;  1 drivers
v0xb729e0_0 .net "out_pos_dut", 0 0, L_0xb7b000;  1 drivers
v0xb72a80_0 .net "out_pos_ref", 0 0, L_0xb73fb0;  1 drivers
v0xb72b20_0 .net "out_sop_dut", 0 0, L_0xb74f10;  1 drivers
v0xb72bc0_0 .net "out_sop_ref", 0 0, L_0xb46ea0;  1 drivers
v0xb72c60_0 .var/2u "stats1", 223 0;
v0xb72d00_0 .var/2u "strobe", 0 0;
v0xb72da0_0 .net "tb_match", 0 0, L_0xb7b730;  1 drivers
v0xb72e70_0 .net "tb_mismatch", 0 0, L_0xb0c2d0;  1 drivers
v0xb72f10_0 .net "wavedrom_enable", 0 0, v0xb6cc40_0;  1 drivers
v0xb72fe0_0 .net "wavedrom_title", 511 0, v0xb6cce0_0;  1 drivers
L_0xb754f0 .concat [ 1 1 0 0], L_0xb73fb0, L_0xb46ea0;
L_0xb7b3d0 .concat [ 1 1 0 0], L_0xb73fb0, L_0xb46ea0;
L_0xb7b470 .concat [ 1 1 0 0], L_0xb7b000, L_0xb74f10;
L_0xb7b580 .concat [ 1 1 0 0], L_0xb73fb0, L_0xb46ea0;
L_0xb7b730 .cmp/eeq 2, L_0xb754f0, L_0xb7b620;
S_0xb1b6e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xb1b550;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xb0c6b0 .functor AND 1, v0xb6c830_0, v0xb6c970_0, C4<1>, C4<1>;
L_0xb0ca90 .functor NOT 1, v0xb6c6f0_0, C4<0>, C4<0>, C4<0>;
L_0xb0ce70 .functor NOT 1, v0xb6c790_0, C4<0>, C4<0>, C4<0>;
L_0xb0d0f0 .functor AND 1, L_0xb0ca90, L_0xb0ce70, C4<1>, C4<1>;
L_0xb25fd0 .functor AND 1, L_0xb0d0f0, v0xb6c830_0, C4<1>, C4<1>;
L_0xb46ea0 .functor OR 1, L_0xb0c6b0, L_0xb25fd0, C4<0>, C4<0>;
L_0xb73430 .functor NOT 1, v0xb6c790_0, C4<0>, C4<0>, C4<0>;
L_0xb734a0 .functor OR 1, L_0xb73430, v0xb6c970_0, C4<0>, C4<0>;
L_0xb735b0 .functor AND 1, v0xb6c830_0, L_0xb734a0, C4<1>, C4<1>;
L_0xb73670 .functor NOT 1, v0xb6c6f0_0, C4<0>, C4<0>, C4<0>;
L_0xb73740 .functor OR 1, L_0xb73670, v0xb6c790_0, C4<0>, C4<0>;
L_0xb737b0 .functor AND 1, L_0xb735b0, L_0xb73740, C4<1>, C4<1>;
L_0xb73930 .functor NOT 1, v0xb6c790_0, C4<0>, C4<0>, C4<0>;
L_0xb739a0 .functor OR 1, L_0xb73930, v0xb6c970_0, C4<0>, C4<0>;
L_0xb738c0 .functor AND 1, v0xb6c830_0, L_0xb739a0, C4<1>, C4<1>;
L_0xb73b30 .functor NOT 1, v0xb6c6f0_0, C4<0>, C4<0>, C4<0>;
L_0xb73c30 .functor OR 1, L_0xb73b30, v0xb6c970_0, C4<0>, C4<0>;
L_0xb73cf0 .functor AND 1, L_0xb738c0, L_0xb73c30, C4<1>, C4<1>;
L_0xb73ea0 .functor XNOR 1, L_0xb737b0, L_0xb73cf0, C4<0>, C4<0>;
v0xb0bc00_0 .net *"_ivl_0", 0 0, L_0xb0c6b0;  1 drivers
v0xb0c000_0 .net *"_ivl_12", 0 0, L_0xb73430;  1 drivers
v0xb0c3e0_0 .net *"_ivl_14", 0 0, L_0xb734a0;  1 drivers
v0xb0c7c0_0 .net *"_ivl_16", 0 0, L_0xb735b0;  1 drivers
v0xb0cba0_0 .net *"_ivl_18", 0 0, L_0xb73670;  1 drivers
v0xb0cf80_0 .net *"_ivl_2", 0 0, L_0xb0ca90;  1 drivers
v0xb0d200_0 .net *"_ivl_20", 0 0, L_0xb73740;  1 drivers
v0xb6ac60_0 .net *"_ivl_24", 0 0, L_0xb73930;  1 drivers
v0xb6ad40_0 .net *"_ivl_26", 0 0, L_0xb739a0;  1 drivers
v0xb6ae20_0 .net *"_ivl_28", 0 0, L_0xb738c0;  1 drivers
v0xb6af00_0 .net *"_ivl_30", 0 0, L_0xb73b30;  1 drivers
v0xb6afe0_0 .net *"_ivl_32", 0 0, L_0xb73c30;  1 drivers
v0xb6b0c0_0 .net *"_ivl_36", 0 0, L_0xb73ea0;  1 drivers
L_0x7f451b990018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xb6b180_0 .net *"_ivl_38", 0 0, L_0x7f451b990018;  1 drivers
v0xb6b260_0 .net *"_ivl_4", 0 0, L_0xb0ce70;  1 drivers
v0xb6b340_0 .net *"_ivl_6", 0 0, L_0xb0d0f0;  1 drivers
v0xb6b420_0 .net *"_ivl_8", 0 0, L_0xb25fd0;  1 drivers
v0xb6b500_0 .net "a", 0 0, v0xb6c6f0_0;  alias, 1 drivers
v0xb6b5c0_0 .net "b", 0 0, v0xb6c790_0;  alias, 1 drivers
v0xb6b680_0 .net "c", 0 0, v0xb6c830_0;  alias, 1 drivers
v0xb6b740_0 .net "d", 0 0, v0xb6c970_0;  alias, 1 drivers
v0xb6b800_0 .net "out_pos", 0 0, L_0xb73fb0;  alias, 1 drivers
v0xb6b8c0_0 .net "out_sop", 0 0, L_0xb46ea0;  alias, 1 drivers
v0xb6b980_0 .net "pos0", 0 0, L_0xb737b0;  1 drivers
v0xb6ba40_0 .net "pos1", 0 0, L_0xb73cf0;  1 drivers
L_0xb73fb0 .functor MUXZ 1, L_0x7f451b990018, L_0xb737b0, L_0xb73ea0, C4<>;
S_0xb6bbc0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xb1b550;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xb6c6f0_0 .var "a", 0 0;
v0xb6c790_0 .var "b", 0 0;
v0xb6c830_0 .var "c", 0 0;
v0xb6c8d0_0 .net "clk", 0 0, v0xb728a0_0;  1 drivers
v0xb6c970_0 .var "d", 0 0;
v0xb6ca60_0 .var/2u "fail", 0 0;
v0xb6cb00_0 .var/2u "fail1", 0 0;
v0xb6cba0_0 .net "tb_match", 0 0, L_0xb7b730;  alias, 1 drivers
v0xb6cc40_0 .var "wavedrom_enable", 0 0;
v0xb6cce0_0 .var "wavedrom_title", 511 0;
E_0xb19d30/0 .event negedge, v0xb6c8d0_0;
E_0xb19d30/1 .event posedge, v0xb6c8d0_0;
E_0xb19d30 .event/or E_0xb19d30/0, E_0xb19d30/1;
S_0xb6bef0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xb6bbc0;
 .timescale -12 -12;
v0xb6c130_0 .var/2s "i", 31 0;
E_0xb19bd0 .event posedge, v0xb6c8d0_0;
S_0xb6c230 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xb6bbc0;
 .timescale -12 -12;
v0xb6c430_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xb6c510 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xb6bbc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xb6cec0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xb1b550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xb74160 .functor NOT 1, v0xb6c790_0, C4<0>, C4<0>, C4<0>;
L_0xb74300 .functor AND 1, v0xb6c6f0_0, L_0xb74160, C4<1>, C4<1>;
L_0xb743e0 .functor NOT 1, v0xb6c830_0, C4<0>, C4<0>, C4<0>;
L_0xb74560 .functor AND 1, L_0xb74300, L_0xb743e0, C4<1>, C4<1>;
L_0xb746a0 .functor NOT 1, v0xb6c970_0, C4<0>, C4<0>, C4<0>;
L_0xb74820 .functor AND 1, L_0xb74560, L_0xb746a0, C4<1>, C4<1>;
L_0xb74970 .functor NOT 1, v0xb6c6f0_0, C4<0>, C4<0>, C4<0>;
L_0xb74af0 .functor AND 1, L_0xb74970, v0xb6c790_0, C4<1>, C4<1>;
L_0xb74c00 .functor AND 1, L_0xb74af0, v0xb6c830_0, C4<1>, C4<1>;
L_0xb74cc0 .functor AND 1, L_0xb74c00, v0xb6c970_0, C4<1>, C4<1>;
L_0xb74de0 .functor OR 1, L_0xb74820, L_0xb74cc0, C4<0>, C4<0>;
L_0xb74ea0 .functor AND 1, v0xb6c6f0_0, v0xb6c790_0, C4<1>, C4<1>;
L_0xb74f80 .functor AND 1, L_0xb74ea0, v0xb6c830_0, C4<1>, C4<1>;
L_0xb75040 .functor AND 1, L_0xb74f80, v0xb6c970_0, C4<1>, C4<1>;
L_0xb74f10 .functor OR 1, L_0xb74de0, L_0xb75040, C4<0>, C4<0>;
L_0xb75270 .functor NOT 1, v0xb6c6f0_0, C4<0>, C4<0>, C4<0>;
L_0xb75370 .functor NOT 1, v0xb6c790_0, C4<0>, C4<0>, C4<0>;
L_0xb753e0 .functor OR 1, L_0xb75270, L_0xb75370, C4<0>, C4<0>;
L_0xb75590 .functor NOT 1, v0xb6c830_0, C4<0>, C4<0>, C4<0>;
L_0xb75600 .functor OR 1, L_0xb753e0, L_0xb75590, C4<0>, C4<0>;
L_0xb757c0 .functor NOT 1, v0xb6c970_0, C4<0>, C4<0>, C4<0>;
L_0xb75830 .functor OR 1, L_0xb75600, L_0xb757c0, C4<0>, C4<0>;
L_0xb75a00 .functor NOT 1, v0xb6c790_0, C4<0>, C4<0>, C4<0>;
L_0xb75a70 .functor OR 1, v0xb6c6f0_0, L_0xb75a00, C4<0>, C4<0>;
L_0xb75c00 .functor NOT 1, v0xb6c830_0, C4<0>, C4<0>, C4<0>;
L_0xb75c70 .functor OR 1, L_0xb75a70, L_0xb75c00, C4<0>, C4<0>;
L_0xb75e60 .functor NOT 1, v0xb6c970_0, C4<0>, C4<0>, C4<0>;
L_0xb75ed0 .functor OR 1, L_0xb75c70, L_0xb75e60, C4<0>, C4<0>;
L_0xb760d0 .functor AND 1, L_0xb75830, L_0xb75ed0, C4<1>, C4<1>;
L_0xb761e0 .functor OR 1, v0xb6c6f0_0, v0xb6c790_0, C4<0>, C4<0>;
L_0xb76350 .functor NOT 1, v0xb6c830_0, C4<0>, C4<0>, C4<0>;
L_0xb763c0 .functor OR 1, L_0xb761e0, L_0xb76350, C4<0>, C4<0>;
L_0xb765e0 .functor NOT 1, v0xb6c970_0, C4<0>, C4<0>, C4<0>;
L_0xb76650 .functor OR 1, L_0xb763c0, L_0xb765e0, C4<0>, C4<0>;
L_0xb76880 .functor AND 1, L_0xb760d0, L_0xb76650, C4<1>, C4<1>;
L_0xb76990 .functor OR 1, v0xb6c6f0_0, v0xb6c790_0, C4<0>, C4<0>;
L_0xb76b30 .functor OR 1, L_0xb76990, v0xb6c830_0, C4<0>, C4<0>;
L_0xb76bf0 .functor NOT 1, v0xb6c970_0, C4<0>, C4<0>, C4<0>;
L_0xb76a00 .functor OR 1, L_0xb76b30, L_0xb76bf0, C4<0>, C4<0>;
L_0xb76da0 .functor AND 1, L_0xb76880, L_0xb76a00, C4<1>, C4<1>;
L_0xb77000 .functor OR 1, v0xb6c6f0_0, v0xb6c790_0, C4<0>, C4<0>;
L_0xb77070 .functor OR 1, L_0xb77000, v0xb6c830_0, C4<0>, C4<0>;
L_0xb77290 .functor OR 1, L_0xb77070, v0xb6c970_0, C4<0>, C4<0>;
L_0xb77350 .functor AND 1, L_0xb76da0, L_0xb77290, C4<1>, C4<1>;
L_0xb775d0 .functor NOT 1, v0xb6c6f0_0, C4<0>, C4<0>, C4<0>;
L_0xb77640 .functor NOT 1, v0xb6c790_0, C4<0>, C4<0>, C4<0>;
L_0xb77830 .functor OR 1, L_0xb775d0, L_0xb77640, C4<0>, C4<0>;
L_0xb77940 .functor NOT 1, v0xb6c830_0, C4<0>, C4<0>, C4<0>;
L_0xb77d50 .functor OR 1, L_0xb77830, L_0xb77940, C4<0>, C4<0>;
L_0xb77e60 .functor OR 1, L_0xb77d50, v0xb6c970_0, C4<0>, C4<0>;
L_0xb782d0 .functor AND 1, L_0xb77350, L_0xb77e60, C4<1>, C4<1>;
L_0xb783e0 .functor NOT 1, v0xb6c6f0_0, C4<0>, C4<0>, C4<0>;
L_0xb78810 .functor NOT 1, v0xb6c790_0, C4<0>, C4<0>, C4<0>;
L_0xb78880 .functor OR 1, L_0xb783e0, L_0xb78810, C4<0>, C4<0>;
L_0xb78b50 .functor OR 1, L_0xb78880, v0xb6c830_0, C4<0>, C4<0>;
L_0xb78c10 .functor NOT 1, v0xb6c970_0, C4<0>, C4<0>, C4<0>;
L_0xb78e50 .functor OR 1, L_0xb78b50, L_0xb78c10, C4<0>, C4<0>;
L_0xb78f60 .functor AND 1, L_0xb782d0, L_0xb78e50, C4<1>, C4<1>;
L_0xb79250 .functor NOT 1, v0xb6c6f0_0, C4<0>, C4<0>, C4<0>;
L_0xb792c0 .functor OR 1, L_0xb79250, v0xb6c790_0, C4<0>, C4<0>;
L_0xb79570 .functor NOT 1, v0xb6c830_0, C4<0>, C4<0>, C4<0>;
L_0xb795e0 .functor OR 1, L_0xb792c0, L_0xb79570, C4<0>, C4<0>;
L_0xb798f0 .functor OR 1, L_0xb795e0, v0xb6c970_0, C4<0>, C4<0>;
L_0xb799b0 .functor AND 1, L_0xb78f60, L_0xb798f0, C4<1>, C4<1>;
L_0xb79cd0 .functor NOT 1, v0xb6c6f0_0, C4<0>, C4<0>, C4<0>;
L_0xb79d40 .functor OR 1, L_0xb79cd0, v0xb6c790_0, C4<0>, C4<0>;
L_0xb7a020 .functor OR 1, L_0xb79d40, v0xb6c830_0, C4<0>, C4<0>;
L_0xb7a0e0 .functor NOT 1, v0xb6c970_0, C4<0>, C4<0>, C4<0>;
L_0xb7a380 .functor OR 1, L_0xb7a020, L_0xb7a0e0, C4<0>, C4<0>;
L_0xb7a490 .functor AND 1, L_0xb799b0, L_0xb7a380, C4<1>, C4<1>;
L_0xb7a7e0 .functor NOT 1, v0xb6c6f0_0, C4<0>, C4<0>, C4<0>;
L_0xb7a850 .functor NOT 1, v0xb6c790_0, C4<0>, C4<0>, C4<0>;
L_0xb7ab10 .functor OR 1, L_0xb7a7e0, L_0xb7a850, C4<0>, C4<0>;
L_0xb7ac20 .functor OR 1, L_0xb7ab10, v0xb6c830_0, C4<0>, C4<0>;
L_0xb7af40 .functor OR 1, L_0xb7ac20, v0xb6c970_0, C4<0>, C4<0>;
L_0xb7b000 .functor AND 1, L_0xb7a490, L_0xb7af40, C4<1>, C4<1>;
v0xb6d080_0 .net *"_ivl_0", 0 0, L_0xb74160;  1 drivers
v0xb6d160_0 .net *"_ivl_10", 0 0, L_0xb74820;  1 drivers
v0xb6d240_0 .net *"_ivl_100", 0 0, L_0xb782d0;  1 drivers
v0xb6d330_0 .net *"_ivl_102", 0 0, L_0xb783e0;  1 drivers
v0xb6d410_0 .net *"_ivl_104", 0 0, L_0xb78810;  1 drivers
v0xb6d540_0 .net *"_ivl_106", 0 0, L_0xb78880;  1 drivers
v0xb6d620_0 .net *"_ivl_108", 0 0, L_0xb78b50;  1 drivers
v0xb6d700_0 .net *"_ivl_110", 0 0, L_0xb78c10;  1 drivers
v0xb6d7e0_0 .net *"_ivl_112", 0 0, L_0xb78e50;  1 drivers
v0xb6d950_0 .net *"_ivl_114", 0 0, L_0xb78f60;  1 drivers
v0xb6da30_0 .net *"_ivl_116", 0 0, L_0xb79250;  1 drivers
v0xb6db10_0 .net *"_ivl_118", 0 0, L_0xb792c0;  1 drivers
v0xb6dbf0_0 .net *"_ivl_12", 0 0, L_0xb74970;  1 drivers
v0xb6dcd0_0 .net *"_ivl_120", 0 0, L_0xb79570;  1 drivers
v0xb6ddb0_0 .net *"_ivl_122", 0 0, L_0xb795e0;  1 drivers
v0xb6de90_0 .net *"_ivl_124", 0 0, L_0xb798f0;  1 drivers
v0xb6df70_0 .net *"_ivl_126", 0 0, L_0xb799b0;  1 drivers
v0xb6e160_0 .net *"_ivl_128", 0 0, L_0xb79cd0;  1 drivers
v0xb6e240_0 .net *"_ivl_130", 0 0, L_0xb79d40;  1 drivers
v0xb6e320_0 .net *"_ivl_132", 0 0, L_0xb7a020;  1 drivers
v0xb6e400_0 .net *"_ivl_134", 0 0, L_0xb7a0e0;  1 drivers
v0xb6e4e0_0 .net *"_ivl_136", 0 0, L_0xb7a380;  1 drivers
v0xb6e5c0_0 .net *"_ivl_138", 0 0, L_0xb7a490;  1 drivers
v0xb6e6a0_0 .net *"_ivl_14", 0 0, L_0xb74af0;  1 drivers
v0xb6e780_0 .net *"_ivl_140", 0 0, L_0xb7a7e0;  1 drivers
v0xb6e860_0 .net *"_ivl_142", 0 0, L_0xb7a850;  1 drivers
v0xb6e940_0 .net *"_ivl_144", 0 0, L_0xb7ab10;  1 drivers
v0xb6ea20_0 .net *"_ivl_146", 0 0, L_0xb7ac20;  1 drivers
v0xb6eb00_0 .net *"_ivl_148", 0 0, L_0xb7af40;  1 drivers
v0xb6ebe0_0 .net *"_ivl_16", 0 0, L_0xb74c00;  1 drivers
v0xb6ecc0_0 .net *"_ivl_18", 0 0, L_0xb74cc0;  1 drivers
v0xb6eda0_0 .net *"_ivl_2", 0 0, L_0xb74300;  1 drivers
v0xb6ee80_0 .net *"_ivl_20", 0 0, L_0xb74de0;  1 drivers
v0xb6f170_0 .net *"_ivl_22", 0 0, L_0xb74ea0;  1 drivers
v0xb6f250_0 .net *"_ivl_24", 0 0, L_0xb74f80;  1 drivers
v0xb6f330_0 .net *"_ivl_26", 0 0, L_0xb75040;  1 drivers
v0xb6f410_0 .net *"_ivl_30", 0 0, L_0xb75270;  1 drivers
v0xb6f4f0_0 .net *"_ivl_32", 0 0, L_0xb75370;  1 drivers
v0xb6f5d0_0 .net *"_ivl_34", 0 0, L_0xb753e0;  1 drivers
v0xb6f6b0_0 .net *"_ivl_36", 0 0, L_0xb75590;  1 drivers
v0xb6f790_0 .net *"_ivl_38", 0 0, L_0xb75600;  1 drivers
v0xb6f870_0 .net *"_ivl_4", 0 0, L_0xb743e0;  1 drivers
v0xb6f950_0 .net *"_ivl_40", 0 0, L_0xb757c0;  1 drivers
v0xb6fa30_0 .net *"_ivl_42", 0 0, L_0xb75830;  1 drivers
v0xb6fb10_0 .net *"_ivl_44", 0 0, L_0xb75a00;  1 drivers
v0xb6fbf0_0 .net *"_ivl_46", 0 0, L_0xb75a70;  1 drivers
v0xb6fcd0_0 .net *"_ivl_48", 0 0, L_0xb75c00;  1 drivers
v0xb6fdb0_0 .net *"_ivl_50", 0 0, L_0xb75c70;  1 drivers
v0xb6fe90_0 .net *"_ivl_52", 0 0, L_0xb75e60;  1 drivers
v0xb6ff70_0 .net *"_ivl_54", 0 0, L_0xb75ed0;  1 drivers
v0xb70050_0 .net *"_ivl_56", 0 0, L_0xb760d0;  1 drivers
v0xb70130_0 .net *"_ivl_58", 0 0, L_0xb761e0;  1 drivers
v0xb70210_0 .net *"_ivl_6", 0 0, L_0xb74560;  1 drivers
v0xb702f0_0 .net *"_ivl_60", 0 0, L_0xb76350;  1 drivers
v0xb703d0_0 .net *"_ivl_62", 0 0, L_0xb763c0;  1 drivers
v0xb704b0_0 .net *"_ivl_64", 0 0, L_0xb765e0;  1 drivers
v0xb70590_0 .net *"_ivl_66", 0 0, L_0xb76650;  1 drivers
v0xb70670_0 .net *"_ivl_68", 0 0, L_0xb76880;  1 drivers
v0xb70750_0 .net *"_ivl_70", 0 0, L_0xb76990;  1 drivers
v0xb70830_0 .net *"_ivl_72", 0 0, L_0xb76b30;  1 drivers
v0xb70910_0 .net *"_ivl_74", 0 0, L_0xb76bf0;  1 drivers
v0xb709f0_0 .net *"_ivl_76", 0 0, L_0xb76a00;  1 drivers
v0xb70ad0_0 .net *"_ivl_78", 0 0, L_0xb76da0;  1 drivers
v0xb70bb0_0 .net *"_ivl_8", 0 0, L_0xb746a0;  1 drivers
v0xb70c90_0 .net *"_ivl_80", 0 0, L_0xb77000;  1 drivers
v0xb71180_0 .net *"_ivl_82", 0 0, L_0xb77070;  1 drivers
v0xb71260_0 .net *"_ivl_84", 0 0, L_0xb77290;  1 drivers
v0xb71340_0 .net *"_ivl_86", 0 0, L_0xb77350;  1 drivers
v0xb71420_0 .net *"_ivl_88", 0 0, L_0xb775d0;  1 drivers
v0xb71500_0 .net *"_ivl_90", 0 0, L_0xb77640;  1 drivers
v0xb715e0_0 .net *"_ivl_92", 0 0, L_0xb77830;  1 drivers
v0xb716c0_0 .net *"_ivl_94", 0 0, L_0xb77940;  1 drivers
v0xb717a0_0 .net *"_ivl_96", 0 0, L_0xb77d50;  1 drivers
v0xb71880_0 .net *"_ivl_98", 0 0, L_0xb77e60;  1 drivers
v0xb71960_0 .net "a", 0 0, v0xb6c6f0_0;  alias, 1 drivers
v0xb71a00_0 .net "b", 0 0, v0xb6c790_0;  alias, 1 drivers
v0xb71af0_0 .net "c", 0 0, v0xb6c830_0;  alias, 1 drivers
v0xb71be0_0 .net "d", 0 0, v0xb6c970_0;  alias, 1 drivers
v0xb71cd0_0 .net "out_pos", 0 0, L_0xb7b000;  alias, 1 drivers
v0xb71d90_0 .net "out_sop", 0 0, L_0xb74f10;  alias, 1 drivers
S_0xb71f10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xb1b550;
 .timescale -12 -12;
E_0xb019f0 .event anyedge, v0xb72d00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xb72d00_0;
    %nor/r;
    %assign/vec4 v0xb72d00_0, 0;
    %wait E_0xb019f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xb6bbc0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb6ca60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb6cb00_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xb6bbc0;
T_4 ;
    %wait E_0xb19d30;
    %load/vec4 v0xb6cba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb6ca60_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xb6bbc0;
T_5 ;
    %wait E_0xb19bd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb6c970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c790_0, 0;
    %assign/vec4 v0xb6c6f0_0, 0;
    %wait E_0xb19bd0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb6c970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c790_0, 0;
    %assign/vec4 v0xb6c6f0_0, 0;
    %wait E_0xb19bd0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb6c970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c790_0, 0;
    %assign/vec4 v0xb6c6f0_0, 0;
    %wait E_0xb19bd0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb6c970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c790_0, 0;
    %assign/vec4 v0xb6c6f0_0, 0;
    %wait E_0xb19bd0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb6c970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c790_0, 0;
    %assign/vec4 v0xb6c6f0_0, 0;
    %wait E_0xb19bd0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb6c970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c790_0, 0;
    %assign/vec4 v0xb6c6f0_0, 0;
    %wait E_0xb19bd0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb6c970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c790_0, 0;
    %assign/vec4 v0xb6c6f0_0, 0;
    %wait E_0xb19bd0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb6c970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c790_0, 0;
    %assign/vec4 v0xb6c6f0_0, 0;
    %wait E_0xb19bd0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb6c970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c790_0, 0;
    %assign/vec4 v0xb6c6f0_0, 0;
    %wait E_0xb19bd0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb6c970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c790_0, 0;
    %assign/vec4 v0xb6c6f0_0, 0;
    %wait E_0xb19bd0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb6c970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c790_0, 0;
    %assign/vec4 v0xb6c6f0_0, 0;
    %wait E_0xb19bd0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb6c970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c790_0, 0;
    %assign/vec4 v0xb6c6f0_0, 0;
    %wait E_0xb19bd0;
    %load/vec4 v0xb6ca60_0;
    %store/vec4 v0xb6cb00_0, 0, 1;
    %fork t_1, S_0xb6bef0;
    %jmp t_0;
    .scope S_0xb6bef0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb6c130_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xb6c130_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xb19bd0;
    %load/vec4 v0xb6c130_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xb6c970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c790_0, 0;
    %assign/vec4 v0xb6c6f0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb6c130_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xb6c130_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xb6bbc0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb19d30;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xb6c970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c790_0, 0;
    %assign/vec4 v0xb6c6f0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xb6ca60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xb6cb00_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xb1b550;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb728a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb72d00_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xb1b550;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xb728a0_0;
    %inv;
    %store/vec4 v0xb728a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xb1b550;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xb6c8d0_0, v0xb72e70_0, v0xb726c0_0, v0xb72760_0, v0xb72800_0, v0xb72940_0, v0xb72bc0_0, v0xb72b20_0, v0xb72a80_0, v0xb729e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xb1b550;
T_9 ;
    %load/vec4 v0xb72c60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xb72c60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb72c60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xb72c60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xb72c60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xb72c60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xb72c60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xb72c60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xb72c60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xb72c60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xb1b550;
T_10 ;
    %wait E_0xb19d30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb72c60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb72c60_0, 4, 32;
    %load/vec4 v0xb72da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xb72c60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb72c60_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb72c60_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb72c60_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xb72bc0_0;
    %load/vec4 v0xb72bc0_0;
    %load/vec4 v0xb72b20_0;
    %xor;
    %load/vec4 v0xb72bc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xb72c60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb72c60_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xb72c60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb72c60_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xb72a80_0;
    %load/vec4 v0xb72a80_0;
    %load/vec4 v0xb729e0_0;
    %xor;
    %load/vec4 v0xb72a80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xb72c60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb72c60_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xb72c60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb72c60_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/ece241_2013_q2/iter6/response0/top_module.sv";
