$date
	Sun Jul  4 14:26:19 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module example_tb $end
$var wire 1 ! F $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 ! F $end
$var wire 1 % An $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
1#
0"
1!
$end
#100
1$
0%
1"
