Warning (10273): Verilog HDL warning at vga_text_avl_interface.sv(110): extended using "x" or "z" File: U:/Downloads/vga_text_avl_interface.sv Line: 110
Warning (10268): Verilog HDL information at vga_text_avl_interface.sv(163): always construct contains both blocking and non-blocking assignments File: U:/Downloads/vga_text_avl_interface.sv Line: 163
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: U:/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: U:/lab7_soc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_008.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: U:/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_008.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_008.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: U:/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_008.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: U:/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: U:/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: U:/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: U:/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: U:/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: U:/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: U:/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: U:/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at altr_i2c_condt_det.v(164): extended using "x" or "z" File: U:/lab7_soc/synthesis/submodules/altr_i2c_condt_det.v Line: 164
Info (10281): Verilog HDL Declaration information at altr_i2c_condt_det.v(39): object "bus_idle" differs only in case from object "BUS_IDLE" in the same scope File: U:/lab7_soc/synthesis/submodules/altr_i2c_condt_det.v Line: 39
Warning (10273): Verilog HDL warning at altr_i2c_rxshifter.v(264): extended using "x" or "z" File: U:/lab7_soc/synthesis/submodules/altr_i2c_rxshifter.v Line: 264
Warning (10273): Verilog HDL warning at altr_i2c_txshifter.v(224): extended using "x" or "z" File: U:/lab7_soc/synthesis/submodules/altr_i2c_txshifter.v Line: 224
Warning (10273): Verilog HDL warning at vga_text_avl_interface.sv(110): extended using "x" or "z" File: U:/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 110
Warning (10268): Verilog HDL information at vga_text_avl_interface.sv(163): always construct contains both blocking and non-blocking assignments File: U:/lab7_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 163
Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: U:/import/HexDriver.sv Line: 23
