// Seed: 3747972590
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  initial begin
    if (id_3) begin
      #1;
    end
  end
  type_5(
      id_3 + id_2, id_2
  ); type_6(
      id_1, id_1, id_2
  );
  logic id_3;
  assign id_2 = 1;
  logic id_4;
  assign id_1 = 1;
endmodule
