INFO: [VRFC 10-163] Analyzing VHDL file "/home/ece410/Desktop/lab2/lab2_part2/lab2_part2.srcs/sources_1/imports/Lab_2 - Resources to successfully complete Part 2 of LAB 2-20221017/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_divider'
