--------------------------------------------------------------------------------
Release 9.1i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx91i\bin\nt\trce.exe -ise D:/XC3S500E_Verilog/I2C/I2C/I2C.ise -intstyle
ise -e 3 -s 4 -xml i2c i2c.ncd -o i2c.twr i2c.pcf -ucf I2C.ucf

Design file:              i2c.ncd
Physical constraint file: i2c.pcf
Device,package,speed:     xc3s500e,pq208,-4 (PRODUCTION 1.26 2006-10-19)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data_in<0>  |    3.952(R)|   -0.505(R)|clk_BUFGP         |   0.000|
data_in<1>  |    3.966(R)|   -0.522(R)|clk_BUFGP         |   0.000|
data_in<2>  |    3.957(R)|   -0.511(R)|clk_BUFGP         |   0.000|
data_in<3>  |    3.954(R)|   -0.507(R)|clk_BUFGP         |   0.000|
rd_input    |    4.065(R)|   -0.627(R)|clk_BUFGP         |   0.000|
sda         |    7.369(R)|   -1.518(R)|clk_BUFGP         |   0.000|
wr_input    |    4.805(R)|   -0.958(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
en<0>       |    9.805(R)|clk_BUFGP         |   0.000|
en<1>       |    9.183(R)|clk_BUFGP         |   0.000|
scl         |    9.583(R)|clk_BUFGP         |   0.000|
sda         |   11.312(R)|clk_BUFGP         |   0.000|
seg_data<0> |   15.882(R)|clk_BUFGP         |   0.000|
seg_data<1> |   16.135(R)|clk_BUFGP         |   0.000|
seg_data<2> |   15.464(R)|clk_BUFGP         |   0.000|
seg_data<3> |   15.881(R)|clk_BUFGP         |   0.000|
seg_data<4> |   15.353(R)|clk_BUFGP         |   0.000|
seg_data<5> |   15.665(R)|clk_BUFGP         |   0.000|
seg_data<6> |   15.324(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.870|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Oct 19 23:10:08 2010
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 119 MB



