TimeQuest Timing Analyzer report for lab5
Mon Mar 16 16:36:52 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50'
 16. Slow Model Minimum Pulse Width: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'CLOCK_50'
 27. Fast Model Setup: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 28. Fast Model Hold: 'CLOCK_50'
 29. Fast Model Hold: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 30. Fast Model Minimum Pulse Width: 'CLOCK_50'
 31. Fast Model Minimum Pulse Width: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; lab5                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                        ;
+------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------+----------------------------------------------+
; Clock Name                               ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                     ; Targets                                      ;
+------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------+----------------------------------------------+
; CLOCK_50                                 ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                            ; { CLOCK_50 }                                 ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; vga_u0|mypll|altpll_component|pll|inclk[0] ; { vga_u0|mypll|altpll_component|pll|clk[0] } ;
+------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                        ;
+------------+-----------------+------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                               ; Note ;
+------------+-----------------+------------------------------------------+------+
; 124.78 MHz ; 124.78 MHz      ; vga_u0|mypll|altpll_component|pll|clk[0] ;      ;
; 128.68 MHz ; 128.68 MHz      ; CLOCK_50                                 ;      ;
+------------+-----------------+------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------+
; Slow Model Setup Summary                                          ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLOCK_50                                 ; 12.229 ; 0.000         ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; 31.986 ; 0.000         ;
+------------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Hold Summary                                          ;
+------------------------------------------+-------+---------------+
; Clock                                    ; Slack ; End Point TNS ;
+------------------------------------------+-------+---------------+
; CLOCK_50                                 ; 0.391 ; 0.000         ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
+------------------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                            ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLOCK_50                                 ; 7.620  ; 0.000         ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                      ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.229 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.823      ;
; 12.229 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.823      ;
; 12.229 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.823      ;
; 12.229 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.823      ;
; 12.229 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.823      ;
; 12.229 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.823      ;
; 12.229 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.823      ;
; 12.229 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.823      ;
; 12.229 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.823      ;
; 12.229 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.823      ;
; 12.229 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.823      ;
; 12.229 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.823      ;
; 12.229 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.071      ; 7.807      ;
; 12.229 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.823      ;
; 12.305 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.747      ;
; 12.305 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.747      ;
; 12.305 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.747      ;
; 12.305 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.747      ;
; 12.305 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.747      ;
; 12.305 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.747      ;
; 12.305 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.747      ;
; 12.305 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.747      ;
; 12.305 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.747      ;
; 12.305 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.747      ;
; 12.305 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.747      ;
; 12.305 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.747      ;
; 12.305 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.071      ; 7.731      ;
; 12.305 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.747      ;
; 12.462 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.590      ;
; 12.462 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.590      ;
; 12.462 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.590      ;
; 12.462 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.590      ;
; 12.462 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.590      ;
; 12.462 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.590      ;
; 12.462 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.590      ;
; 12.462 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.590      ;
; 12.462 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.590      ;
; 12.462 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.590      ;
; 12.462 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.590      ;
; 12.462 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.590      ;
; 12.462 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.071      ; 7.574      ;
; 12.462 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.590      ;
; 12.467 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 7.586      ;
; 12.467 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 7.586      ;
; 12.467 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 7.586      ;
; 12.467 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 7.586      ;
; 12.467 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 7.586      ;
; 12.467 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 7.586      ;
; 12.467 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 7.586      ;
; 12.467 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 7.586      ;
; 12.467 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 7.586      ;
; 12.467 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 7.586      ;
; 12.467 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 7.586      ;
; 12.467 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 7.586      ;
; 12.467 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 7.570      ;
; 12.467 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 7.586      ;
; 12.511 ; y[6]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.541      ;
; 12.511 ; y[6]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.541      ;
; 12.511 ; y[6]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.541      ;
; 12.511 ; y[6]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.541      ;
; 12.511 ; y[6]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.541      ;
; 12.511 ; y[6]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.541      ;
; 12.511 ; y[6]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.541      ;
; 12.511 ; y[6]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.541      ;
; 12.511 ; y[6]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.541      ;
; 12.511 ; y[6]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.541      ;
; 12.511 ; y[6]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.541      ;
; 12.511 ; y[6]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.541      ;
; 12.511 ; y[6]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.071      ; 7.525      ;
; 12.511 ; y[6]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 7.541      ;
; 12.512 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.095      ; 7.548      ;
; 12.512 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.095      ; 7.548      ;
; 12.512 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.095      ; 7.548      ;
; 12.512 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.095      ; 7.548      ;
; 12.512 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.095      ; 7.548      ;
; 12.512 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.095      ; 7.548      ;
; 12.512 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.095      ; 7.548      ;
; 12.512 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.095      ; 7.548      ;
; 12.512 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.095      ; 7.548      ;
; 12.512 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.095      ; 7.548      ;
; 12.512 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.095      ; 7.548      ;
; 12.512 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.095      ; 7.548      ;
; 12.512 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 7.532      ;
; 12.512 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.095      ; 7.548      ;
; 12.514 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 7.539      ;
; 12.514 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 7.539      ;
; 12.514 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 7.539      ;
; 12.514 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 7.539      ;
; 12.514 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 7.539      ;
; 12.514 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 7.539      ;
; 12.514 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 7.539      ;
; 12.514 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 7.539      ;
; 12.514 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 7.539      ;
; 12.514 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 7.539      ;
; 12.514 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 7.539      ;
; 12.514 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 7.539      ;
; 12.514 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 7.523      ;
; 12.514 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 7.539      ;
; 12.588 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.095      ; 7.472      ;
; 12.588 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.095      ; 7.472      ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                                                                                               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 31.986 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 8.017      ;
; 31.986 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 8.017      ;
; 31.986 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 8.017      ;
; 31.986 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 8.017      ;
; 31.986 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 8.017      ;
; 31.986 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 8.017      ;
; 31.986 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 8.017      ;
; 31.986 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 8.017      ;
; 31.986 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 8.017      ;
; 31.986 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 8.017      ;
; 31.986 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 8.017      ;
; 31.986 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 8.017      ;
; 32.123 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 7.880      ;
; 32.123 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 7.880      ;
; 32.123 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 7.880      ;
; 32.123 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 7.880      ;
; 32.123 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 7.880      ;
; 32.123 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 7.880      ;
; 32.123 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 7.880      ;
; 32.123 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 7.880      ;
; 32.123 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 7.880      ;
; 32.123 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 7.880      ;
; 32.123 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 7.880      ;
; 32.123 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 7.880      ;
; 32.197 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 7.806      ;
; 32.197 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 7.806      ;
; 32.197 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 7.806      ;
; 32.197 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 7.806      ;
; 32.197 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 7.806      ;
; 32.197 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 7.806      ;
; 32.197 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 7.806      ;
; 32.197 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 7.806      ;
; 32.197 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 7.806      ;
; 32.197 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 7.806      ;
; 32.197 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 7.806      ;
; 32.197 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.038      ; 7.806      ;
; 32.304 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 7.705      ;
; 32.304 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 7.705      ;
; 32.304 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 7.705      ;
; 32.304 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 7.705      ;
; 32.304 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 7.705      ;
; 32.304 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 7.705      ;
; 32.304 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 7.705      ;
; 32.304 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 7.705      ;
; 32.304 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 7.705      ;
; 32.304 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 7.705      ;
; 32.304 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 7.705      ;
; 32.304 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 7.705      ;
; 32.557 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.026      ; 7.434      ;
; 32.557 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.026      ; 7.434      ;
; 32.557 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.026      ; 7.434      ;
; 32.557 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.026      ; 7.434      ;
; 32.557 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.026      ; 7.434      ;
; 32.557 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.026      ; 7.434      ;
; 32.557 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.026      ; 7.434      ;
; 32.557 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.026      ; 7.434      ;
; 32.557 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.026      ; 7.434      ;
; 32.557 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.026      ; 7.434      ;
; 32.557 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.026      ; 7.434      ;
; 32.557 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.026      ; 7.434      ;
; 32.560 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 7.448      ;
; 32.560 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 7.448      ;
; 32.560 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 7.448      ;
; 32.560 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 7.448      ;
; 32.560 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 7.448      ;
; 32.560 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 7.448      ;
; 32.560 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 7.448      ;
; 32.560 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 7.448      ;
; 32.560 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 7.448      ;
; 32.560 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 7.448      ;
; 32.560 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 7.448      ;
; 32.560 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 7.448      ;
; 32.574 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.033      ; 7.424      ;
; 32.574 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.033      ; 7.424      ;
; 32.574 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.033      ; 7.424      ;
; 32.574 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.033      ; 7.424      ;
; 32.574 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.033      ; 7.424      ;
; 32.574 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.033      ; 7.424      ;
; 32.574 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.033      ; 7.424      ;
; 32.574 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.033      ; 7.424      ;
; 32.574 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.033      ; 7.424      ;
; 32.574 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.033      ; 7.424      ;
; 32.574 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.033      ; 7.424      ;
; 32.574 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.033      ; 7.424      ;
; 32.601 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 7.408      ;
; 32.601 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 7.408      ;
; 32.601 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 7.408      ;
; 32.601 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 7.408      ;
; 32.601 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 7.408      ;
; 32.601 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 7.408      ;
; 32.601 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 7.408      ;
; 32.601 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 7.408      ;
; 32.601 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 7.408      ;
; 32.601 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 7.408      ;
; 32.601 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 7.408      ;
; 32.601 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 7.408      ;
; 32.620 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 7.389      ;
; 32.620 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 7.389      ;
; 32.620 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 7.389      ;
; 32.620 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 7.389      ;
+--------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                              ;
+-------+-------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node   ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; tempx[1]    ; tempx[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; tempx[2]    ; tempx[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; tempx[3]    ; tempx[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; tempx[4]    ; tempx[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; tempy[0]    ; tempy[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; tempy[1]    ; tempy[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; tempy[2]    ; tempy[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; tempy[3]    ; tempy[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; tempy[4]    ; tempy[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; tempy[5]    ; tempy[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; tempy[6]    ; tempy[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; tempx[6]    ; tempx[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; state.draw  ; state.draw   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; state.delay ; state.delay  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rfx[0]      ; rfx[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rfx[5]      ; rfx[5]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rfx[6]      ; rfx[6]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rfx[7]      ; rfx[7]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rfx[2]      ; rfx[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rfx[4]      ; rfx[4]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rfx[3]      ; rfx[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rfx[1]      ; rfx[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rfy[1]      ; rfy[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rfy[2]      ; rfy[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rfy[3]      ; rfy[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rfy[4]      ; rfy[4]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rfy[5]      ; rfy[5]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rfy[6]      ; rfy[6]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; colour[0]   ; colour[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; plot        ; plot         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.524 ; rfy[5]      ; y[5]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.531 ; i[31]       ; i[31]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.539 ; state.delay ; LEDG[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.540 ; state.delay ; colour[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.806      ;
; 0.579 ; state.init  ; LEDG[0]~reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.845      ;
; 0.579 ; state.init  ; tempx[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.845      ;
; 0.581 ; state.init  ; tempx[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.847      ;
; 0.581 ; state.init  ; tempx[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.847      ;
; 0.586 ; state.init  ; tempx[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.852      ;
; 0.586 ; state.init  ; tempx[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.852      ;
; 0.587 ; state.init  ; state.draw   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.853      ;
; 0.646 ; state.draw  ; LEDG[1]~reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.912      ;
; 0.675 ; state.draw  ; tempx[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.941      ;
; 0.795 ; i[23]       ; i[23]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.800 ; i[1]        ; i[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.066      ;
; 0.801 ; i[11]       ; i[11]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.801 ; i[16]       ; i[16]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.801 ; i[25]       ; i[25]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; i[27]       ; i[27]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.806 ; i[2]        ; i[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; i[4]        ; i[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; i[7]        ; i[7]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; i[29]       ; i[29]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; i[30]       ; i[30]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; rfy[1]      ; y[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.815 ; state.erase ; LEDG[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.080      ;
; 0.816 ; state.erase ; state.move   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.081      ;
; 0.818 ; state.delay ; state.erase  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.084      ;
; 0.828 ; i[3]        ; i[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.094      ;
; 0.831 ; rfy[3]      ; y[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.833 ; rfy[4]      ; y[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.099      ;
; 0.834 ; rfy[6]      ; y[6]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.100      ;
; 0.835 ; i[10]       ; i[10]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; i[12]       ; i[12]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.838 ; i[19]       ; i[19]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; i[24]       ; i[24]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; i[26]       ; i[26]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; i[28]       ; i[28]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; i[21]       ; i[21]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; i[22]       ; i[22]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.881 ; state.init  ; plot         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.147      ;
; 0.956 ; state.draw  ; tempx[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.222      ;
; 0.956 ; state.draw  ; tempx[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.222      ;
; 0.956 ; state.draw  ; tempx[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.222      ;
; 0.956 ; state.draw  ; tempx[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.222      ;
; 0.956 ; state.draw  ; tempx[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.222      ;
; 0.975 ; state.init  ; tempx[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.241      ;
; 0.976 ; rfx[0]      ; y[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.243      ;
; 0.998 ; rfy[2]      ; y[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.260      ;
; 1.001 ; state.move  ; LEDG[4]~reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.262      ;
; 1.006 ; state.move  ; x[5]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.271      ;
; 1.162 ; tempx[0]    ; tempx[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.428      ;
; 1.183 ; i[1]        ; i[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.449      ;
; 1.184 ; i[11]       ; i[12]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.450      ;
; 1.184 ; i[25]       ; i[26]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.450      ;
; 1.185 ; i[27]       ; i[28]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.451      ;
; 1.189 ; i[30]       ; i[31]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; i[29]       ; i[30]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; i[2]        ; i[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.455      ;
; 1.210 ; rfx[7]      ; x[7]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.480      ;
; 1.214 ; i[3]        ; i[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.480      ;
; 1.221 ; i[10]       ; i[11]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.487      ;
; 1.224 ; i[24]       ; i[25]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; i[26]       ; i[27]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; i[28]       ; i[29]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.490      ;
; 1.225 ; i[22]       ; i[23]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; i[21]       ; i[22]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.491      ;
; 1.234 ; rfx[2]      ; x[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.498      ;
; 1.244 ; rfx[0]      ; x[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.509      ;
; 1.254 ; i[1]        ; i[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.520      ;
+-------+-------------+--------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.520 ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK                                                                                ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.667 ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS                                                                                   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.933      ;
; 0.749 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.016      ;
; 0.818 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.084      ;
; 0.825 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.091      ;
; 0.829 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.095      ;
; 0.837 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.103      ;
; 0.838 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.854 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.120      ;
; 0.865 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.131      ;
; 0.871 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.137      ;
; 0.923 ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS                                                                                   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.186      ;
; 0.938 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.233      ;
; 0.938 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.228      ;
; 0.946 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.241      ;
; 0.981 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.276      ;
; 0.999 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.266      ;
; 1.054 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.321      ;
; 1.162 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[0] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[0]             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 1.412      ;
; 1.174 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[2]             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 1.424      ;
; 1.198 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 1.448      ;
; 1.201 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.467      ;
; 1.201 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 1.451      ;
; 1.208 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.474      ;
; 1.221 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 1.523      ;
; 1.230 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.496      ;
; 1.233 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.540      ;
; 1.233 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.054      ; 1.521      ;
; 1.238 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.505      ;
; 1.240 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 1.551      ;
; 1.240 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.506      ;
; 1.242 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 1.553      ;
; 1.244 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.551      ;
; 1.247 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 1.525      ;
; 1.249 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.054      ; 1.537      ;
; 1.251 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.517      ;
; 1.261 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 1.539      ;
; 1.265 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 1.546      ;
; 1.274 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 1.552      ;
; 1.279 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.545      ;
; 1.285 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.592      ;
; 1.293 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 1.604      ;
; 1.297 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.052      ; 1.583      ;
; 1.311 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.577      ;
; 1.350 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.616      ;
; 1.354 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.661      ;
; 1.354 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.620      ;
; 1.375 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.641      ;
; 1.377 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 1.688      ;
; 1.382 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.648      ;
; 1.423 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~porta_address_reg0 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 1.716      ;
; 1.446 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.712      ;
; 1.453 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.719      ;
; 1.472 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 1.774      ;
; 1.481 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.747      ;
; 1.494 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.761      ;
; 1.543 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.838      ;
; 1.547 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 1.849      ;
; 1.552 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.054      ; 1.840      ;
; 1.552 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.818      ;
; 1.558 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 1.832      ;
; 1.580 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.846      ;
; 1.603 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.869      ;
; 1.611 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[0]                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.877      ;
; 1.612 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.023      ; 1.869      ;
; 1.613 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.879      ;
; 1.646 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 1.913      ;
; 1.651 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.917      ;
; 1.657 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.924      ;
; 1.659 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.926      ;
; 1.660 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 1.962      ;
; 1.663 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.924      ;
; 1.672 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.933      ;
; 1.682 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[1]                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.948      ;
; 1.683 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.949      ;
; 1.684 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.950      ;
; 1.696 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[1] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[1]             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 1.946      ;
; 1.705 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.054      ; 1.993      ;
; 1.709 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 2.009      ;
; 1.709 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.976      ;
; 1.723 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 2.028      ;
; 1.724 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 2.006      ;
; 1.732 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 2.010      ;
; 1.746 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 2.048      ;
; 1.753 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[2]                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.019      ;
; 1.754 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.020      ;
; 1.760 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg1 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 2.062      ;
; 1.775 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 2.080      ;
; 1.777 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 2.058      ;
; 1.778 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 2.059      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 6.060 ; 6.060 ; Rise       ; CLOCK_50        ;
;  KEY[3]   ; CLOCK_50   ; 6.060 ; 6.060 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -4.279 ; -4.279 ; Rise       ; CLOCK_50        ;
;  KEY[3]   ; CLOCK_50   ; -4.279 ; -4.279 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 9.089 ; 9.089 ; Rise       ; CLOCK_50                                 ;
;  LEDG[0]  ; CLOCK_50   ; 8.836 ; 8.836 ; Rise       ; CLOCK_50                                 ;
;  LEDG[1]  ; CLOCK_50   ; 8.633 ; 8.633 ; Rise       ; CLOCK_50                                 ;
;  LEDG[2]  ; CLOCK_50   ; 8.617 ; 8.617 ; Rise       ; CLOCK_50                                 ;
;  LEDG[3]  ; CLOCK_50   ; 9.089 ; 9.089 ; Rise       ; CLOCK_50                                 ;
;  LEDG[4]  ; CLOCK_50   ; 8.101 ; 8.101 ; Rise       ; CLOCK_50                                 ;
; VGA_B[*]  ; CLOCK_50   ; 8.513 ; 8.513 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 7.989 ; 7.989 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 7.989 ; 7.989 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 8.228 ; 8.228 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 8.218 ; 8.218 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 8.513 ; 8.513 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 8.503 ; 8.503 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 8.488 ; 8.488 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 8.488 ; 8.488 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 8.482 ; 8.482 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 8.482 ; 8.482 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 5.499 ; 5.499 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 8.371 ; 8.371 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 8.371 ; 8.371 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 8.371 ; 8.371 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 8.361 ; 8.361 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 8.361 ; 8.361 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 8.359 ; 8.359 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 8.359 ; 8.359 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 8.319 ; 8.319 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 8.339 ; 8.339 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 8.122 ; 8.122 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 8.122 ; 8.122 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 5.339 ; 5.339 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 8.562 ; 8.562 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 8.516 ; 8.516 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 8.509 ; 8.509 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 8.509 ; 8.509 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 8.562 ; 8.562 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 8.562 ; 8.562 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 8.268 ; 8.268 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 8.248 ; 8.248 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 8.258 ; 8.258 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 8.474 ; 8.474 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 8.474 ; 8.474 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.368 ; 5.368 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 8.101 ; 8.101 ; Rise       ; CLOCK_50                                 ;
;  LEDG[0]  ; CLOCK_50   ; 8.836 ; 8.836 ; Rise       ; CLOCK_50                                 ;
;  LEDG[1]  ; CLOCK_50   ; 8.633 ; 8.633 ; Rise       ; CLOCK_50                                 ;
;  LEDG[2]  ; CLOCK_50   ; 8.617 ; 8.617 ; Rise       ; CLOCK_50                                 ;
;  LEDG[3]  ; CLOCK_50   ; 9.089 ; 9.089 ; Rise       ; CLOCK_50                                 ;
;  LEDG[4]  ; CLOCK_50   ; 8.101 ; 8.101 ; Rise       ; CLOCK_50                                 ;
; VGA_B[*]  ; CLOCK_50   ; 4.901 ; 4.901 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.901 ; 4.901 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.901 ; 4.901 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 5.140 ; 5.140 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 5.130 ; 5.130 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 5.425 ; 5.425 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 5.415 ; 5.415 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 5.400 ; 5.400 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 5.400 ; 5.400 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 5.394 ; 5.394 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 5.394 ; 5.394 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 5.499 ; 5.499 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 5.206 ; 5.206 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 5.455 ; 5.455 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 5.455 ; 5.455 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 5.445 ; 5.445 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 5.445 ; 5.445 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 5.443 ; 5.443 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 5.443 ; 5.443 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 5.403 ; 5.403 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 5.423 ; 5.423 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 5.206 ; 5.206 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 5.206 ; 5.206 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 5.339 ; 5.339 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 5.778 ; 5.778 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 6.046 ; 6.046 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 6.039 ; 6.039 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 6.039 ; 6.039 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 6.092 ; 6.092 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 6.092 ; 6.092 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 5.798 ; 5.798 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 5.778 ; 5.778 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 5.788 ; 5.788 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 6.004 ; 6.004 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 6.004 ; 6.004 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.368 ; 5.368 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------+


+-------------------------------------------------------------------+
; Fast Model Setup Summary                                          ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLOCK_50                                 ; 16.483 ; 0.000         ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; 36.200 ; 0.000         ;
+------------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Hold Summary                                          ;
+------------------------------------------+-------+---------------+
; Clock                                    ; Slack ; End Point TNS ;
+------------------------------------------+-------+---------------+
; CLOCK_50                                 ; 0.215 ; 0.000         ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
+------------------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                            ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLOCK_50                                 ; 7.620  ; 0.000         ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                      ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.483 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.584      ;
; 16.483 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.584      ;
; 16.483 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.584      ;
; 16.483 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.584      ;
; 16.483 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.584      ;
; 16.483 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.584      ;
; 16.483 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.584      ;
; 16.483 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.584      ;
; 16.483 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.584      ;
; 16.483 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.584      ;
; 16.483 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.584      ;
; 16.483 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.584      ;
; 16.483 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.066      ; 3.582      ;
; 16.483 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.584      ;
; 16.513 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.554      ;
; 16.513 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.554      ;
; 16.513 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.554      ;
; 16.513 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.554      ;
; 16.513 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.554      ;
; 16.513 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.554      ;
; 16.513 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.554      ;
; 16.513 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.554      ;
; 16.513 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.554      ;
; 16.513 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.554      ;
; 16.513 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.554      ;
; 16.513 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.554      ;
; 16.513 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.066      ; 3.552      ;
; 16.513 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.554      ;
; 16.586 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.482      ;
; 16.586 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.482      ;
; 16.586 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.482      ;
; 16.586 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.482      ;
; 16.586 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.482      ;
; 16.586 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.482      ;
; 16.586 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.482      ;
; 16.586 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.482      ;
; 16.586 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.482      ;
; 16.586 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.482      ;
; 16.586 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.482      ;
; 16.586 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.482      ;
; 16.586 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 3.480      ;
; 16.586 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.482      ;
; 16.589 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.478      ;
; 16.589 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.478      ;
; 16.589 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.478      ;
; 16.589 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.478      ;
; 16.589 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.478      ;
; 16.589 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.478      ;
; 16.589 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.478      ;
; 16.589 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.478      ;
; 16.589 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.478      ;
; 16.589 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.478      ;
; 16.589 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.478      ;
; 16.589 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.478      ;
; 16.589 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.066      ; 3.476      ;
; 16.589 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.478      ;
; 16.609 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.459      ;
; 16.609 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.459      ;
; 16.609 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.459      ;
; 16.609 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.459      ;
; 16.609 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.459      ;
; 16.609 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.459      ;
; 16.609 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.459      ;
; 16.609 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.459      ;
; 16.609 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.459      ;
; 16.609 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.459      ;
; 16.609 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.459      ;
; 16.609 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.459      ;
; 16.609 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 3.457      ;
; 16.609 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.459      ;
; 16.610 ; y[6]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.457      ;
; 16.610 ; y[6]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.457      ;
; 16.610 ; y[6]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.457      ;
; 16.610 ; y[6]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.457      ;
; 16.610 ; y[6]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.457      ;
; 16.610 ; y[6]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.457      ;
; 16.610 ; y[6]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.457      ;
; 16.610 ; y[6]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.457      ;
; 16.610 ; y[6]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.457      ;
; 16.610 ; y[6]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.457      ;
; 16.610 ; y[6]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.457      ;
; 16.610 ; y[6]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.457      ;
; 16.610 ; y[6]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.066      ; 3.455      ;
; 16.610 ; y[6]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 3.457      ;
; 16.612 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 3.462      ;
; 16.612 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 3.462      ;
; 16.612 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 3.462      ;
; 16.612 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 3.462      ;
; 16.612 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 3.462      ;
; 16.612 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 3.462      ;
; 16.612 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 3.462      ;
; 16.612 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 3.462      ;
; 16.612 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 3.462      ;
; 16.612 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 3.462      ;
; 16.612 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 3.462      ;
; 16.612 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 3.462      ;
; 16.612 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 3.460      ;
; 16.612 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 3.462      ;
; 16.642 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 3.432      ;
; 16.642 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 3.432      ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                                                                                               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 36.200 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.845      ;
; 36.200 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.845      ;
; 36.200 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.845      ;
; 36.200 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.845      ;
; 36.200 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.845      ;
; 36.200 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.845      ;
; 36.200 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.845      ;
; 36.200 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.845      ;
; 36.200 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.845      ;
; 36.200 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.845      ;
; 36.200 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.845      ;
; 36.200 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.845      ;
; 36.240 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.805      ;
; 36.240 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.805      ;
; 36.240 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.805      ;
; 36.240 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.805      ;
; 36.240 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.805      ;
; 36.240 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.805      ;
; 36.240 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.805      ;
; 36.240 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.805      ;
; 36.240 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.805      ;
; 36.240 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.805      ;
; 36.240 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.805      ;
; 36.240 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.805      ;
; 36.309 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.736      ;
; 36.309 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.736      ;
; 36.309 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.736      ;
; 36.309 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.736      ;
; 36.309 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.736      ;
; 36.309 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.736      ;
; 36.309 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.736      ;
; 36.309 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.736      ;
; 36.309 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.736      ;
; 36.309 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.736      ;
; 36.309 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.736      ;
; 36.309 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 3.736      ;
; 36.355 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.696      ;
; 36.355 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.696      ;
; 36.355 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.696      ;
; 36.355 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.696      ;
; 36.355 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.696      ;
; 36.355 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.696      ;
; 36.355 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.696      ;
; 36.355 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.696      ;
; 36.355 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.696      ;
; 36.355 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.696      ;
; 36.355 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.696      ;
; 36.355 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.696      ;
; 36.471 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 3.579      ;
; 36.471 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 3.579      ;
; 36.471 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 3.579      ;
; 36.471 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 3.579      ;
; 36.471 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 3.579      ;
; 36.471 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 3.579      ;
; 36.471 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 3.579      ;
; 36.471 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 3.579      ;
; 36.471 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 3.579      ;
; 36.471 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 3.579      ;
; 36.471 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 3.579      ;
; 36.471 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 3.579      ;
; 36.514 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.537      ;
; 36.514 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.537      ;
; 36.514 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.537      ;
; 36.514 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.537      ;
; 36.514 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.537      ;
; 36.514 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.537      ;
; 36.514 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.537      ;
; 36.514 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.537      ;
; 36.514 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.537      ;
; 36.514 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.537      ;
; 36.514 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.537      ;
; 36.514 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.537      ;
; 36.528 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.523      ;
; 36.528 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.523      ;
; 36.528 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.523      ;
; 36.528 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.523      ;
; 36.528 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.523      ;
; 36.528 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.523      ;
; 36.528 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.523      ;
; 36.528 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.523      ;
; 36.528 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.523      ;
; 36.528 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.523      ;
; 36.528 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.523      ;
; 36.528 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 3.523      ;
; 36.604 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 3.430      ;
; 36.604 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 3.430      ;
; 36.604 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 3.430      ;
; 36.604 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 3.430      ;
; 36.604 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 3.430      ;
; 36.604 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 3.430      ;
; 36.604 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 3.430      ;
; 36.604 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 3.430      ;
; 36.604 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 3.430      ;
; 36.604 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 3.430      ;
; 36.604 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 3.430      ;
; 36.604 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 3.430      ;
; 36.619 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 3.422      ;
; 36.619 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 3.422      ;
; 36.619 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 3.422      ;
; 36.619 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 3.422      ;
+--------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                              ;
+-------+-------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node   ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; tempx[1]    ; tempx[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tempx[2]    ; tempx[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tempx[3]    ; tempx[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tempx[4]    ; tempx[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tempy[0]    ; tempy[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tempy[1]    ; tempy[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tempy[2]    ; tempy[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tempy[3]    ; tempy[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tempy[4]    ; tempy[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tempy[5]    ; tempy[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tempy[6]    ; tempy[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tempx[6]    ; tempx[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state.draw  ; state.draw   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state.delay ; state.delay  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rfx[0]      ; rfx[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rfx[5]      ; rfx[5]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rfx[6]      ; rfx[6]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rfx[7]      ; rfx[7]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rfx[2]      ; rfx[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rfx[4]      ; rfx[4]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rfx[3]      ; rfx[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rfx[1]      ; rfx[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rfy[1]      ; rfy[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rfy[2]      ; rfy[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rfy[3]      ; rfy[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rfy[4]      ; rfy[4]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rfy[5]      ; rfy[5]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rfy[6]      ; rfy[6]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; colour[0]   ; colour[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; plot        ; plot         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.240 ; rfy[5]      ; y[5]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.243 ; i[31]       ; i[31]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.252 ; state.delay ; LEDG[2]~reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; state.delay ; colour[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.405      ;
; 0.271 ; state.init  ; tempx[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.423      ;
; 0.273 ; state.init  ; tempx[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.425      ;
; 0.273 ; state.init  ; tempx[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.425      ;
; 0.277 ; state.init  ; tempx[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.429      ;
; 0.278 ; state.init  ; tempx[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.430      ;
; 0.291 ; state.init  ; LEDG[0]~reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.443      ;
; 0.298 ; state.init  ; state.draw   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.450      ;
; 0.305 ; state.draw  ; tempx[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.457      ;
; 0.328 ; state.draw  ; LEDG[1]~reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.480      ;
; 0.356 ; i[23]       ; i[23]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; i[1]        ; i[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; i[16]       ; i[16]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; i[11]       ; i[11]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; i[25]       ; i[25]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; i[27]       ; i[27]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; i[2]        ; i[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; i[4]        ; i[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; i[7]        ; i[7]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; i[29]       ; i[29]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; i[30]       ; i[30]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.366 ; rfy[1]      ; y[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; i[3]        ; i[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; i[10]       ; i[10]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; i[12]       ; i[12]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; i[19]       ; i[19]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; i[24]       ; i[24]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; i[26]       ; i[26]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; i[21]       ; i[21]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; i[22]       ; i[22]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; i[28]       ; i[28]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.375 ; rfy[3]      ; y[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.377 ; rfy[6]      ; y[6]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.382 ; rfy[4]      ; y[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.534      ;
; 0.384 ; state.delay ; state.erase  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.536      ;
; 0.398 ; state.init  ; plot         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.550      ;
; 0.404 ; state.erase ; state.move   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.555      ;
; 0.404 ; state.erase ; LEDG[3]~reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.555      ;
; 0.438 ; state.init  ; tempx[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.590      ;
; 0.451 ; rfy[2]      ; y[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.601      ;
; 0.454 ; rfx[0]      ; y[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.607      ;
; 0.466 ; state.move  ; LEDG[4]~reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 0.613      ;
; 0.483 ; state.move  ; x[5]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.634      ;
; 0.493 ; state.draw  ; tempx[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.645      ;
; 0.493 ; state.draw  ; tempx[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.645      ;
; 0.493 ; state.draw  ; tempx[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.645      ;
; 0.493 ; state.draw  ; tempx[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.645      ;
; 0.493 ; state.draw  ; tempx[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.645      ;
; 0.495 ; i[1]        ; i[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; i[11]       ; i[12]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; i[25]       ; i[26]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; i[27]       ; i[28]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.498 ; i[2]        ; i[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; i[30]       ; i[31]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; i[29]       ; i[30]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.507 ; i[3]        ; i[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.659      ;
; 0.509 ; i[10]       ; i[11]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.661      ;
; 0.511 ; i[24]       ; i[25]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; i[26]       ; i[27]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; i[22]       ; i[23]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; i[28]       ; i[29]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; i[21]       ; i[22]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.664      ;
; 0.527 ; tempx[0]    ; tempx[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.679      ;
; 0.530 ; i[1]        ; i[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.682      ;
; 0.531 ; i[25]       ; i[27]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; i[27]       ; i[29]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.683      ;
; 0.533 ; i[2]        ; i[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.685      ;
+-------+-------------+--------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.240 ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK                                                                                ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.328 ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS                                                                                   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.480      ;
; 0.347 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.500      ;
; 0.367 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.370 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.374 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.382 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.534      ;
; 0.386 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.538      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.543      ;
; 0.394 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.546      ;
; 0.405 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 0.610      ;
; 0.407 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.607      ;
; 0.412 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 0.617      ;
; 0.420 ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS                                                                                   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.568      ;
; 0.428 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 0.633      ;
; 0.475 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.628      ;
; 0.478 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.631      ;
; 0.505 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.512 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.522 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.674      ;
; 0.524 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.735      ;
; 0.526 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.678      ;
; 0.533 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.749      ;
; 0.537 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.753      ;
; 0.537 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 0.735      ;
; 0.537 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.757      ;
; 0.538 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.544 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 0.742      ;
; 0.547 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.699      ;
; 0.553 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 0.742      ;
; 0.555 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.707      ;
; 0.557 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 0.694      ;
; 0.557 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.709      ;
; 0.560 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 0.697      ;
; 0.562 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 0.751      ;
; 0.565 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 0.754      ;
; 0.568 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.053      ; 0.759      ;
; 0.568 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[0] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[0]             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 0.705      ;
; 0.571 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.787      ;
; 0.573 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.726      ;
; 0.575 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[2]             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 0.712      ;
; 0.581 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.801      ;
; 0.582 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 0.778      ;
; 0.582 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.734      ;
; 0.592 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.744      ;
; 0.603 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.755      ;
; 0.609 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.825      ;
; 0.614 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.627 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.779      ;
; 0.629 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.849      ;
; 0.631 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~porta_address_reg0 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.834      ;
; 0.638 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.640 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.851      ;
; 0.655 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.807      ;
; 0.682 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 0.887      ;
; 0.684 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.837      ;
; 0.685 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.896      ;
; 0.685 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 0.883      ;
; 0.690 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.842      ;
; 0.693 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.845      ;
; 0.699 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.851      ;
; 0.705 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 0.890      ;
; 0.711 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.863      ;
; 0.721 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[0]                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.873      ;
; 0.728 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.880      ;
; 0.743 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.896      ;
; 0.744 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.891      ;
; 0.746 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.898      ;
; 0.747 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.900      ;
; 0.748 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 0.917      ;
; 0.748 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.754 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.963      ;
; 0.756 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[1]                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.908      ;
; 0.756 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.909      ;
; 0.756 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.908      ;
; 0.765 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.943      ;
; 0.766 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 0.980      ;
; 0.769 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.922      ;
; 0.781 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 0.994      ;
; 0.781 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 0.948      ;
; 0.786 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.938      ;
; 0.786 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.939      ;
; 0.787 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.940      ;
; 0.790 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 0.988      ;
; 0.791 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[2]                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.943      ;
; 0.791 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.943      ;
; 0.792 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.944      ;
; 0.800 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.952      ;
; 0.808 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[1] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[1]             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 0.945      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 3.254 ; 3.254 ; Rise       ; CLOCK_50        ;
;  KEY[3]   ; CLOCK_50   ; 3.254 ; 3.254 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.364 ; -2.364 ; Rise       ; CLOCK_50        ;
;  KEY[3]   ; CLOCK_50   ; -2.364 ; -2.364 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 5.012 ; 5.012 ; Rise       ; CLOCK_50                                 ;
;  LEDG[0]  ; CLOCK_50   ; 4.863 ; 4.863 ; Rise       ; CLOCK_50                                 ;
;  LEDG[1]  ; CLOCK_50   ; 4.780 ; 4.780 ; Rise       ; CLOCK_50                                 ;
;  LEDG[2]  ; CLOCK_50   ; 4.734 ; 4.734 ; Rise       ; CLOCK_50                                 ;
;  LEDG[3]  ; CLOCK_50   ; 5.012 ; 5.012 ; Rise       ; CLOCK_50                                 ;
;  LEDG[4]  ; CLOCK_50   ; 4.562 ; 4.562 ; Rise       ; CLOCK_50                                 ;
; VGA_B[*]  ; CLOCK_50   ; 4.162 ; 4.162 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 3.884 ; 3.884 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.884 ; 3.884 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.996 ; 3.996 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.986 ; 3.986 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 4.162 ; 4.162 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 4.152 ; 4.152 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 4.135 ; 4.135 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 4.135 ; 4.135 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 4.128 ; 4.128 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 4.128 ; 4.128 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.774 ; 2.774 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.061 ; 4.061 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.061 ; 4.061 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 4.061 ; 4.061 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.051 ; 4.051 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.051 ; 4.051 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 4.053 ; 4.053 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 4.053 ; 4.053 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 4.013 ; 4.013 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 4.033 ; 4.033 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 3.934 ; 3.934 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 3.934 ; 3.934 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.688 ; 2.688 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.129 ; 4.129 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.101 ; 4.101 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.089 ; 4.089 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.089 ; 4.089 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.129 ; 4.129 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 4.129 ; 4.129 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 3.989 ; 3.989 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 3.969 ; 3.969 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 3.979 ; 3.979 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 4.062 ; 4.062 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 4.062 ; 4.062 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.701 ; 2.701 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 4.562 ; 4.562 ; Rise       ; CLOCK_50                                 ;
;  LEDG[0]  ; CLOCK_50   ; 4.863 ; 4.863 ; Rise       ; CLOCK_50                                 ;
;  LEDG[1]  ; CLOCK_50   ; 4.780 ; 4.780 ; Rise       ; CLOCK_50                                 ;
;  LEDG[2]  ; CLOCK_50   ; 4.734 ; 4.734 ; Rise       ; CLOCK_50                                 ;
;  LEDG[3]  ; CLOCK_50   ; 5.012 ; 5.012 ; Rise       ; CLOCK_50                                 ;
;  LEDG[4]  ; CLOCK_50   ; 4.562 ; 4.562 ; Rise       ; CLOCK_50                                 ;
; VGA_B[*]  ; CLOCK_50   ; 2.482 ; 2.482 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.482 ; 2.482 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.482 ; 2.482 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.594 ; 2.594 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.584 ; 2.584 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 2.760 ; 2.760 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 2.750 ; 2.750 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 2.733 ; 2.733 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 2.733 ; 2.733 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 2.726 ; 2.726 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 2.726 ; 2.726 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.774 ; 2.774 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.591 ; 2.591 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.718 ; 2.718 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.718 ; 2.718 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.708 ; 2.708 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.708 ; 2.708 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 2.710 ; 2.710 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 2.710 ; 2.710 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 2.670 ; 2.670 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 2.690 ; 2.690 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 2.591 ; 2.591 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 2.591 ; 2.591 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.688 ; 2.688 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.857 ; 2.857 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.989 ; 2.989 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.977 ; 2.977 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.977 ; 2.977 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.017 ; 3.017 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 3.017 ; 3.017 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 2.877 ; 2.877 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 2.857 ; 2.857 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 2.867 ; 2.867 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 2.950 ; 2.950 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 2.950 ; 2.950 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.701 ; 2.701 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+-------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                          ; 12.229 ; 0.215 ; N/A      ; N/A     ; 7.620               ;
;  CLOCK_50                                 ; 12.229 ; 0.215 ; N/A      ; N/A     ; 7.620               ;
;  vga_u0|mypll|altpll_component|pll|clk[0] ; 31.986 ; 0.215 ; N/A      ; N/A     ; 17.873              ;
; Design-wide TNS                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                 ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 6.060 ; 6.060 ; Rise       ; CLOCK_50        ;
;  KEY[3]   ; CLOCK_50   ; 6.060 ; 6.060 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.364 ; -2.364 ; Rise       ; CLOCK_50        ;
;  KEY[3]   ; CLOCK_50   ; -2.364 ; -2.364 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 9.089 ; 9.089 ; Rise       ; CLOCK_50                                 ;
;  LEDG[0]  ; CLOCK_50   ; 8.836 ; 8.836 ; Rise       ; CLOCK_50                                 ;
;  LEDG[1]  ; CLOCK_50   ; 8.633 ; 8.633 ; Rise       ; CLOCK_50                                 ;
;  LEDG[2]  ; CLOCK_50   ; 8.617 ; 8.617 ; Rise       ; CLOCK_50                                 ;
;  LEDG[3]  ; CLOCK_50   ; 9.089 ; 9.089 ; Rise       ; CLOCK_50                                 ;
;  LEDG[4]  ; CLOCK_50   ; 8.101 ; 8.101 ; Rise       ; CLOCK_50                                 ;
; VGA_B[*]  ; CLOCK_50   ; 8.513 ; 8.513 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 7.989 ; 7.989 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 7.989 ; 7.989 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 8.228 ; 8.228 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 8.218 ; 8.218 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 8.513 ; 8.513 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 8.503 ; 8.503 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 8.488 ; 8.488 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 8.488 ; 8.488 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 8.482 ; 8.482 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 8.482 ; 8.482 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 5.499 ; 5.499 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 8.371 ; 8.371 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 8.371 ; 8.371 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 8.371 ; 8.371 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 8.361 ; 8.361 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 8.361 ; 8.361 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 8.359 ; 8.359 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 8.359 ; 8.359 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 8.319 ; 8.319 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 8.339 ; 8.339 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 8.122 ; 8.122 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 8.122 ; 8.122 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 5.339 ; 5.339 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 8.562 ; 8.562 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 8.516 ; 8.516 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 8.509 ; 8.509 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 8.509 ; 8.509 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 8.562 ; 8.562 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 8.562 ; 8.562 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 8.268 ; 8.268 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 8.248 ; 8.248 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 8.258 ; 8.258 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 8.474 ; 8.474 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 8.474 ; 8.474 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.368 ; 5.368 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 4.562 ; 4.562 ; Rise       ; CLOCK_50                                 ;
;  LEDG[0]  ; CLOCK_50   ; 4.863 ; 4.863 ; Rise       ; CLOCK_50                                 ;
;  LEDG[1]  ; CLOCK_50   ; 4.780 ; 4.780 ; Rise       ; CLOCK_50                                 ;
;  LEDG[2]  ; CLOCK_50   ; 4.734 ; 4.734 ; Rise       ; CLOCK_50                                 ;
;  LEDG[3]  ; CLOCK_50   ; 5.012 ; 5.012 ; Rise       ; CLOCK_50                                 ;
;  LEDG[4]  ; CLOCK_50   ; 4.562 ; 4.562 ; Rise       ; CLOCK_50                                 ;
; VGA_B[*]  ; CLOCK_50   ; 2.482 ; 2.482 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.482 ; 2.482 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.482 ; 2.482 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.594 ; 2.594 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.584 ; 2.584 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 2.760 ; 2.760 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 2.750 ; 2.750 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 2.733 ; 2.733 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 2.733 ; 2.733 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 2.726 ; 2.726 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 2.726 ; 2.726 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.774 ; 2.774 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.591 ; 2.591 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.718 ; 2.718 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.718 ; 2.718 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.708 ; 2.708 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.708 ; 2.708 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 2.710 ; 2.710 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 2.710 ; 2.710 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 2.670 ; 2.670 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 2.690 ; 2.690 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 2.591 ; 2.591 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 2.591 ; 2.591 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.688 ; 2.688 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.857 ; 2.857 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.989 ; 2.989 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.977 ; 2.977 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.977 ; 2.977 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.017 ; 3.017 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 3.017 ; 3.017 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 2.877 ; 2.877 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 2.857 ; 2.857 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 2.867 ; 2.867 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 2.950 ; 2.950 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 2.950 ; 2.950 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.701 ; 2.701 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                 ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                 ; CLOCK_50                                 ; 43669    ; 0        ; 0        ; 0        ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 33648    ; 0        ; 0        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                  ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                 ; CLOCK_50                                 ; 43669    ; 0        ; 0        ; 0        ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 33648    ; 0        ; 0        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 110   ; 110  ;
; Unconstrained Output Ports      ; 39    ; 39   ;
; Unconstrained Output Port Paths ; 669   ; 669  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Mar 16 16:36:51 2015
Info: Command: quartus_sta lab5 -c lab5
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {vga_u0|mypll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {vga_u0|mypll|altpll_component|pll|clk[0]} {vga_u0|mypll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 12.229
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    12.229         0.000 CLOCK_50 
    Info (332119):    31.986         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLOCK_50 
    Info (332119):     0.391         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 16.483
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.483         0.000 CLOCK_50 
    Info (332119):    36.200         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
    Info (332119):     0.215         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 416 megabytes
    Info: Processing ended: Mon Mar 16 16:36:52 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


