#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Aug 13 15:42:07 2024
# Process ID: 16696
# Current directory: D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.runs/synth_1
# Command line: vivado.exe -log emif_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source emif_test.tcl
# Log file: D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.runs/synth_1/emif_test.vds
# Journal file: D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source emif_test.tcl -notrace
Command: synth_design -top emif_test -part xc7s50fgga484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50fgga484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18712 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 968.320 ; gain = 234.633
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'emif_test' [D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.srcs/sources_1/new/emif_test.v:17]
	Parameter W_LTNCY bound to: 8'b00000010 
	Parameter R_LTNCY bound to: 8'b00000010 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.runs/synth_1/.Xil/Vivado-16696-DZ-ChangRenwei/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.runs/synth_1/.Xil/Vivado-16696-DZ-ChangRenwei/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'sync_emif_clk' [D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.srcs/sources_1/new/sync_emif_clk.v:17]
INFO: [Synth 8-6155] done synthesizing module 'sync_emif_clk' (2#1) [D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.srcs/sources_1/new/sync_emif_clk.v:17]
INFO: [Synth 8-6157] synthesizing module 'emif_control' [D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.srcs/sources_1/new/emif_control.v:17]
	Parameter W_LTNCY bound to: 8'b00000010 
	Parameter R_LTNCY bound to: 8'b00000010 
INFO: [Synth 8-6155] done synthesizing module 'emif_control' (3#1) [D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.srcs/sources_1/new/emif_control.v:17]
INFO: [Synth 8-6157] synthesizing module 'emif_read' [D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.srcs/sources_1/new/emif_read.v:17]
INFO: [Synth 8-6155] done synthesizing module 'emif_read' (4#1) [D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.srcs/sources_1/new/emif_read.v:17]
INFO: [Synth 8-6157] synthesizing module 'emif_write' [D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.srcs/sources_1/new/emif_write.v:17]
INFO: [Synth 8-6155] done synthesizing module 'emif_write' (5#1) [D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.srcs/sources_1/new/emif_write.v:17]
INFO: [Synth 8-6155] done synthesizing module 'emif_test' (6#1) [D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.srcs/sources_1/new/emif_test.v:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1042.469 ; gain = 308.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1042.469 ; gain = 308.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1042.469 ; gain = 308.781
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1042.469 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U10_pll'
Finished Parsing XDC File [d:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U10_pll'
Parsing XDC File [D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.srcs/constrs_1/new/emif_test.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.srcs/constrs_1/new/emif_test.xdc:9]
Finished Parsing XDC File [D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.srcs/constrs_1/new/emif_test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.srcs/constrs_1/new/emif_test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/emif_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/emif_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1138.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1138.074 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1138.074 ; gain = 404.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50fgga484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1138.074 ; gain = 404.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  {d:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  {d:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 7).
Applied set_property DONT_TOUCH = true for U10_pll. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1138.074 ; gain = 404.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1138.074 ; gain = 404.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module emif_test 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module sync_emif_clk 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module emif_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module emif_read 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module emif_write 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'U4_emif_write/cnt_en_reg[6]' (FDCE) to 'U4_emif_write/cnt_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'U4_emif_write/cnt_en_reg[7]' (FDCE) to 'U4_emif_write/cnt_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'U4_emif_write/cnt_en_reg[5]' (FDCE) to 'U4_emif_write/cnt_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'U4_emif_write/cnt_en_reg[4]' (FDCE) to 'U4_emif_write/cnt_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'U4_emif_write/cnt_en_reg[3]' (FDCE) to 'U4_emif_write/cnt_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'U4_emif_write/fpga_write_in_reg[2]' (FDCE) to 'U4_emif_write/fpga_write_in_reg[3]'
INFO: [Synth 8-3886] merging instance 'U4_emif_write/fpga_write_in_reg[3]' (FDCE) to 'U4_emif_write/fpga_write_in_reg[4]'
INFO: [Synth 8-3886] merging instance 'U4_emif_write/fpga_write_in_reg[4]' (FDCE) to 'U4_emif_write/fpga_write_in_reg[5]'
INFO: [Synth 8-3886] merging instance 'U4_emif_write/fpga_write_in_reg[5]' (FDCE) to 'U4_emif_write/fpga_write_in_reg[6]'
INFO: [Synth 8-3886] merging instance 'U4_emif_write/fpga_write_in_reg[6]' (FDCE) to 'U4_emif_write/fpga_write_in_reg[7]'
INFO: [Synth 8-3886] merging instance 'U4_emif_write/fpga_write_in_reg[7]' (FDCE) to 'U4_emif_write/fpga_write_in_reg[8]'
INFO: [Synth 8-3886] merging instance 'U4_emif_write/fpga_write_in_reg[8]' (FDCE) to 'U4_emif_write/fpga_write_in_reg[9]'
INFO: [Synth 8-3886] merging instance 'U4_emif_write/fpga_write_in_reg[9]' (FDCE) to 'U4_emif_write/fpga_write_in_reg[10]'
INFO: [Synth 8-3886] merging instance 'U4_emif_write/fpga_write_in_reg[10]' (FDCE) to 'U4_emif_write/fpga_write_in_reg[11]'
INFO: [Synth 8-3886] merging instance 'U4_emif_write/fpga_write_in_reg[11]' (FDCE) to 'U4_emif_write/fpga_write_in_reg[12]'
INFO: [Synth 8-3886] merging instance 'U4_emif_write/fpga_write_in_reg[12]' (FDCE) to 'U4_emif_write/fpga_write_in_reg[13]'
INFO: [Synth 8-3886] merging instance 'U4_emif_write/fpga_write_in_reg[13]' (FDCE) to 'U4_emif_write/fpga_write_in_reg[14]'
INFO: [Synth 8-3886] merging instance 'U4_emif_write/fpga_write_in_reg[14]' (FDCE) to 'U4_emif_write/fpga_write_in_reg[15]'
INFO: [Synth 8-3886] merging instance 'U4_emif_write/cnt_en_reg[2]' (FDCE) to 'U4_emif_write/fpga_write_in_reg[15]'
INFO: [Synth 8-3886] merging instance 'U4_emif_write/cnt_en_reg[1]' (FDCE) to 'U4_emif_write/fpga_write_in_reg[1]'
INFO: [Synth 8-3886] merging instance 'U4_emif_write/cnt_en_reg[0]' (FDCE) to 'U4_emif_write/fpga_write_in_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1138.074 ; gain = 404.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sys_clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1138.074 ; gain = 404.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1139.414 ; gain = 405.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1140.434 ; gain = 406.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1147.219 ; gain = 413.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1147.219 ; gain = 413.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1147.219 ; gain = 413.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1147.219 ; gain = 413.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1147.219 ; gain = 413.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1147.219 ; gain = 413.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |     8|
|3     |LUT1      |     1|
|4     |LUT2      |     1|
|5     |LUT4      |    36|
|6     |LUT5      |     4|
|7     |LUT6      |     3|
|8     |FDCE      |    40|
|9     |IBUF      |     5|
|10    |OBUFT     |    16|
+------+----------+------+

Report Instance Areas: 
+------+----------------+--------------+------+
|      |Instance        |Module        |Cells |
+------+----------------+--------------+------+
|1     |top             |              |   119|
|2     |  U1_sync       |sync_emif_clk |     2|
|3     |  U2_control    |emif_control  |    86|
|4     |  U4_emif_write |emif_write    |     5|
+------+----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1147.219 ; gain = 413.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1147.219 ; gain = 317.926
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1147.219 ; gain = 413.531
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1158.230 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1163.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1163.168 ; gain = 689.914
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1163.168 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.runs/synth_1/emif_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file emif_test_utilization_synth.rpt -pb emif_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 13 15:42:40 2024...
