; ModuleID = '/llk/IR/drivers/pinctrl/tegra/pinctrl-tegra30.c_pt.bc'
source_filename = "../drivers/pinctrl/tegra/pinctrl-tegra30.c"
target datalayout = "e-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armv7-unknown-linux-gnueabi"

module asm ".syntax unified"

%struct.platform_driver = type { ptr, ptr, ptr, ptr, ptr, %struct.device_driver, ptr, i8 }
%struct.device_driver = type { ptr, ptr, ptr, ptr, i8, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.of_device_id = type { [32 x i8], [32 x i8], [128 x i8], ptr }
%struct.tegra_pinctrl_soc_data = type { i32, ptr, ptr, i32, ptr, i32, ptr, i32, i8, i8, i8, i8 }
%struct.pinctrl_pin_desc = type { i32, ptr, ptr }
%struct.tegra_function = type { ptr, ptr, i32 }

@__initcall__kmod_pinctrl_tegra30__202_2503_tegra30_pinctrl_init3 = internal global ptr @tegra30_pinctrl_init, section ".initcall3.init", align 4
@tegra30_pinctrl_driver = internal global %struct.platform_driver { ptr @tegra30_pinctrl_probe, ptr null, ptr null, ptr null, ptr null, %struct.device_driver { ptr @.str, ptr null, ptr null, ptr null, i8 0, i32 0, ptr @tegra30_pinctrl_of_match, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null }, ptr null, i8 0 }, align 4
@.str = private unnamed_addr constant [16 x i8] c"tegra30-pinctrl\00", align 1
@tegra30_pinctrl_of_match = internal constant [2 x %struct.of_device_id] [%struct.of_device_id { [32 x i8] zeroinitializer, [32 x i8] zeroinitializer, [128 x i8] c"nvidia,tegra30-pinmux\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", ptr null }, %struct.of_device_id zeroinitializer], align 4
@tegra30_pinctrl = internal constant %struct.tegra_pinctrl_soc_data { i32 248, ptr @.str.1, ptr @tegra30_pins, i32 260, ptr @tegra30_functions, i32 81, ptr @tegra30_groups, i32 290, i8 0, i8 0, i8 0, i8 0 }, align 4
@.str.1 = private unnamed_addr constant [20 x i8] c"nvidia,tegra30-gpio\00", align 1
@tegra30_pins = internal constant [260 x %struct.pinctrl_pin_desc] [%struct.pinctrl_pin_desc { i32 0, ptr @.str.2, ptr null }, %struct.pinctrl_pin_desc { i32 1, ptr @.str.3, ptr null }, %struct.pinctrl_pin_desc { i32 2, ptr @.str.4, ptr null }, %struct.pinctrl_pin_desc { i32 3, ptr @.str.5, ptr null }, %struct.pinctrl_pin_desc { i32 4, ptr @.str.6, ptr null }, %struct.pinctrl_pin_desc { i32 5, ptr @.str.7, ptr null }, %struct.pinctrl_pin_desc { i32 6, ptr @.str.8, ptr null }, %struct.pinctrl_pin_desc { i32 7, ptr @.str.9, ptr null }, %struct.pinctrl_pin_desc { i32 8, ptr @.str.10, ptr null }, %struct.pinctrl_pin_desc { i32 9, ptr @.str.11, ptr null }, %struct.pinctrl_pin_desc { i32 10, ptr @.str.12, ptr null }, %struct.pinctrl_pin_desc { i32 11, ptr @.str.13, ptr null }, %struct.pinctrl_pin_desc { i32 12, ptr @.str.14, ptr null }, %struct.pinctrl_pin_desc { i32 13, ptr @.str.15, ptr null }, %struct.pinctrl_pin_desc { i32 14, ptr @.str.16, ptr null }, %struct.pinctrl_pin_desc { i32 15, ptr @.str.17, ptr null }, %struct.pinctrl_pin_desc { i32 16, ptr @.str.18, ptr null }, %struct.pinctrl_pin_desc { i32 17, ptr @.str.19, ptr null }, %struct.pinctrl_pin_desc { i32 18, ptr @.str.20, ptr null }, %struct.pinctrl_pin_desc { i32 19, ptr @.str.21, ptr null }, %struct.pinctrl_pin_desc { i32 20, ptr @.str.22, ptr null }, %struct.pinctrl_pin_desc { i32 21, ptr @.str.23, ptr null }, %struct.pinctrl_pin_desc { i32 22, ptr @.str.24, ptr null }, %struct.pinctrl_pin_desc { i32 23, ptr @.str.25, ptr null }, %struct.pinctrl_pin_desc { i32 24, ptr @.str.26, ptr null }, %struct.pinctrl_pin_desc { i32 25, ptr @.str.27, ptr null }, %struct.pinctrl_pin_desc { i32 26, ptr @.str.28, ptr null }, %struct.pinctrl_pin_desc { i32 27, ptr @.str.29, ptr null }, %struct.pinctrl_pin_desc { i32 28, ptr @.str.30, ptr null }, %struct.pinctrl_pin_desc { i32 29, ptr @.str.31, ptr null }, %struct.pinctrl_pin_desc { i32 30, ptr @.str.32, ptr null }, %struct.pinctrl_pin_desc { i32 31, ptr @.str.33, ptr null }, %struct.pinctrl_pin_desc { i32 32, ptr @.str.34, ptr null }, %struct.pinctrl_pin_desc { i32 33, ptr @.str.35, ptr null }, %struct.pinctrl_pin_desc { i32 34, ptr @.str.36, ptr null }, %struct.pinctrl_pin_desc { i32 35, ptr @.str.37, ptr null }, %struct.pinctrl_pin_desc { i32 36, ptr @.str.38, ptr null }, %struct.pinctrl_pin_desc { i32 37, ptr @.str.39, ptr null }, %struct.pinctrl_pin_desc { i32 38, ptr @.str.40, ptr null }, %struct.pinctrl_pin_desc { i32 39, ptr @.str.41, ptr null }, %struct.pinctrl_pin_desc { i32 40, ptr @.str.42, ptr null }, %struct.pinctrl_pin_desc { i32 41, ptr @.str.43, ptr null }, %struct.pinctrl_pin_desc { i32 42, ptr @.str.44, ptr null }, %struct.pinctrl_pin_desc { i32 43, ptr @.str.45, ptr null }, %struct.pinctrl_pin_desc { i32 44, ptr @.str.46, ptr null }, %struct.pinctrl_pin_desc { i32 45, ptr @.str.47, ptr null }, %struct.pinctrl_pin_desc { i32 46, ptr @.str.48, ptr null }, %struct.pinctrl_pin_desc { i32 47, ptr @.str.49, ptr null }, %struct.pinctrl_pin_desc { i32 48, ptr @.str.50, ptr null }, %struct.pinctrl_pin_desc { i32 49, ptr @.str.51, ptr null }, %struct.pinctrl_pin_desc { i32 50, ptr @.str.52, ptr null }, %struct.pinctrl_pin_desc { i32 51, ptr @.str.53, ptr null }, %struct.pinctrl_pin_desc { i32 52, ptr @.str.54, ptr null }, %struct.pinctrl_pin_desc { i32 53, ptr @.str.55, ptr null }, %struct.pinctrl_pin_desc { i32 54, ptr @.str.56, ptr null }, %struct.pinctrl_pin_desc { i32 55, ptr @.str.57, ptr null }, %struct.pinctrl_pin_desc { i32 56, ptr @.str.58, ptr null }, %struct.pinctrl_pin_desc { i32 57, ptr @.str.59, ptr null }, %struct.pinctrl_pin_desc { i32 58, ptr @.str.60, ptr null }, %struct.pinctrl_pin_desc { i32 59, ptr @.str.61, ptr null }, %struct.pinctrl_pin_desc { i32 60, ptr @.str.62, ptr null }, %struct.pinctrl_pin_desc { i32 61, ptr @.str.63, ptr null }, %struct.pinctrl_pin_desc { i32 62, ptr @.str.64, ptr null }, %struct.pinctrl_pin_desc { i32 63, ptr @.str.65, ptr null }, %struct.pinctrl_pin_desc { i32 64, ptr @.str.66, ptr null }, %struct.pinctrl_pin_desc { i32 65, ptr @.str.67, ptr null }, %struct.pinctrl_pin_desc { i32 66, ptr @.str.68, ptr null }, %struct.pinctrl_pin_desc { i32 67, ptr @.str.69, ptr null }, %struct.pinctrl_pin_desc { i32 68, ptr @.str.70, ptr null }, %struct.pinctrl_pin_desc { i32 69, ptr @.str.71, ptr null }, %struct.pinctrl_pin_desc { i32 70, ptr @.str.72, ptr null }, %struct.pinctrl_pin_desc { i32 71, ptr @.str.73, ptr null }, %struct.pinctrl_pin_desc { i32 72, ptr @.str.74, ptr null }, %struct.pinctrl_pin_desc { i32 73, ptr @.str.75, ptr null }, %struct.pinctrl_pin_desc { i32 74, ptr @.str.76, ptr null }, %struct.pinctrl_pin_desc { i32 75, ptr @.str.77, ptr null }, %struct.pinctrl_pin_desc { i32 76, ptr @.str.78, ptr null }, %struct.pinctrl_pin_desc { i32 77, ptr @.str.79, ptr null }, %struct.pinctrl_pin_desc { i32 78, ptr @.str.80, ptr null }, %struct.pinctrl_pin_desc { i32 79, ptr @.str.81, ptr null }, %struct.pinctrl_pin_desc { i32 80, ptr @.str.82, ptr null }, %struct.pinctrl_pin_desc { i32 81, ptr @.str.83, ptr null }, %struct.pinctrl_pin_desc { i32 82, ptr @.str.84, ptr null }, %struct.pinctrl_pin_desc { i32 83, ptr @.str.85, ptr null }, %struct.pinctrl_pin_desc { i32 84, ptr @.str.86, ptr null }, %struct.pinctrl_pin_desc { i32 85, ptr @.str.87, ptr null }, %struct.pinctrl_pin_desc { i32 86, ptr @.str.88, ptr null }, %struct.pinctrl_pin_desc { i32 87, ptr @.str.89, ptr null }, %struct.pinctrl_pin_desc { i32 88, ptr @.str.90, ptr null }, %struct.pinctrl_pin_desc { i32 89, ptr @.str.91, ptr null }, %struct.pinctrl_pin_desc { i32 90, ptr @.str.92, ptr null }, %struct.pinctrl_pin_desc { i32 91, ptr @.str.93, ptr null }, %struct.pinctrl_pin_desc { i32 92, ptr @.str.94, ptr null }, %struct.pinctrl_pin_desc { i32 93, ptr @.str.95, ptr null }, %struct.pinctrl_pin_desc { i32 94, ptr @.str.96, ptr null }, %struct.pinctrl_pin_desc { i32 95, ptr @.str.97, ptr null }, %struct.pinctrl_pin_desc { i32 96, ptr @.str.98, ptr null }, %struct.pinctrl_pin_desc { i32 97, ptr @.str.99, ptr null }, %struct.pinctrl_pin_desc { i32 98, ptr @.str.100, ptr null }, %struct.pinctrl_pin_desc { i32 99, ptr @.str.101, ptr null }, %struct.pinctrl_pin_desc { i32 100, ptr @.str.102, ptr null }, %struct.pinctrl_pin_desc { i32 101, ptr @.str.103, ptr null }, %struct.pinctrl_pin_desc { i32 102, ptr @.str.104, ptr null }, %struct.pinctrl_pin_desc { i32 103, ptr @.str.105, ptr null }, %struct.pinctrl_pin_desc { i32 104, ptr @.str.106, ptr null }, %struct.pinctrl_pin_desc { i32 105, ptr @.str.107, ptr null }, %struct.pinctrl_pin_desc { i32 106, ptr @.str.108, ptr null }, %struct.pinctrl_pin_desc { i32 107, ptr @.str.109, ptr null }, %struct.pinctrl_pin_desc { i32 108, ptr @.str.110, ptr null }, %struct.pinctrl_pin_desc { i32 109, ptr @.str.111, ptr null }, %struct.pinctrl_pin_desc { i32 110, ptr @.str.112, ptr null }, %struct.pinctrl_pin_desc { i32 111, ptr @.str.113, ptr null }, %struct.pinctrl_pin_desc { i32 112, ptr @.str.114, ptr null }, %struct.pinctrl_pin_desc { i32 113, ptr @.str.115, ptr null }, %struct.pinctrl_pin_desc { i32 114, ptr @.str.116, ptr null }, %struct.pinctrl_pin_desc { i32 115, ptr @.str.117, ptr null }, %struct.pinctrl_pin_desc { i32 116, ptr @.str.118, ptr null }, %struct.pinctrl_pin_desc { i32 117, ptr @.str.119, ptr null }, %struct.pinctrl_pin_desc { i32 118, ptr @.str.120, ptr null }, %struct.pinctrl_pin_desc { i32 119, ptr @.str.121, ptr null }, %struct.pinctrl_pin_desc { i32 120, ptr @.str.122, ptr null }, %struct.pinctrl_pin_desc { i32 121, ptr @.str.123, ptr null }, %struct.pinctrl_pin_desc { i32 122, ptr @.str.124, ptr null }, %struct.pinctrl_pin_desc { i32 123, ptr @.str.125, ptr null }, %struct.pinctrl_pin_desc { i32 124, ptr @.str.126, ptr null }, %struct.pinctrl_pin_desc { i32 125, ptr @.str.127, ptr null }, %struct.pinctrl_pin_desc { i32 126, ptr @.str.128, ptr null }, %struct.pinctrl_pin_desc { i32 127, ptr @.str.129, ptr null }, %struct.pinctrl_pin_desc { i32 128, ptr @.str.130, ptr null }, %struct.pinctrl_pin_desc { i32 129, ptr @.str.131, ptr null }, %struct.pinctrl_pin_desc { i32 130, ptr @.str.132, ptr null }, %struct.pinctrl_pin_desc { i32 131, ptr @.str.133, ptr null }, %struct.pinctrl_pin_desc { i32 132, ptr @.str.134, ptr null }, %struct.pinctrl_pin_desc { i32 133, ptr @.str.135, ptr null }, %struct.pinctrl_pin_desc { i32 134, ptr @.str.136, ptr null }, %struct.pinctrl_pin_desc { i32 135, ptr @.str.137, ptr null }, %struct.pinctrl_pin_desc { i32 136, ptr @.str.138, ptr null }, %struct.pinctrl_pin_desc { i32 137, ptr @.str.139, ptr null }, %struct.pinctrl_pin_desc { i32 138, ptr @.str.140, ptr null }, %struct.pinctrl_pin_desc { i32 139, ptr @.str.141, ptr null }, %struct.pinctrl_pin_desc { i32 140, ptr @.str.142, ptr null }, %struct.pinctrl_pin_desc { i32 141, ptr @.str.143, ptr null }, %struct.pinctrl_pin_desc { i32 142, ptr @.str.144, ptr null }, %struct.pinctrl_pin_desc { i32 143, ptr @.str.145, ptr null }, %struct.pinctrl_pin_desc { i32 144, ptr @.str.146, ptr null }, %struct.pinctrl_pin_desc { i32 145, ptr @.str.147, ptr null }, %struct.pinctrl_pin_desc { i32 146, ptr @.str.148, ptr null }, %struct.pinctrl_pin_desc { i32 147, ptr @.str.149, ptr null }, %struct.pinctrl_pin_desc { i32 148, ptr @.str.150, ptr null }, %struct.pinctrl_pin_desc { i32 149, ptr @.str.151, ptr null }, %struct.pinctrl_pin_desc { i32 150, ptr @.str.152, ptr null }, %struct.pinctrl_pin_desc { i32 151, ptr @.str.153, ptr null }, %struct.pinctrl_pin_desc { i32 152, ptr @.str.154, ptr null }, %struct.pinctrl_pin_desc { i32 153, ptr @.str.155, ptr null }, %struct.pinctrl_pin_desc { i32 154, ptr @.str.156, ptr null }, %struct.pinctrl_pin_desc { i32 155, ptr @.str.157, ptr null }, %struct.pinctrl_pin_desc { i32 156, ptr @.str.158, ptr null }, %struct.pinctrl_pin_desc { i32 157, ptr @.str.159, ptr null }, %struct.pinctrl_pin_desc { i32 158, ptr @.str.160, ptr null }, %struct.pinctrl_pin_desc { i32 159, ptr @.str.161, ptr null }, %struct.pinctrl_pin_desc { i32 160, ptr @.str.162, ptr null }, %struct.pinctrl_pin_desc { i32 161, ptr @.str.163, ptr null }, %struct.pinctrl_pin_desc { i32 162, ptr @.str.164, ptr null }, %struct.pinctrl_pin_desc { i32 163, ptr @.str.165, ptr null }, %struct.pinctrl_pin_desc { i32 164, ptr @.str.166, ptr null }, %struct.pinctrl_pin_desc { i32 165, ptr @.str.167, ptr null }, %struct.pinctrl_pin_desc { i32 166, ptr @.str.168, ptr null }, %struct.pinctrl_pin_desc { i32 167, ptr @.str.169, ptr null }, %struct.pinctrl_pin_desc { i32 168, ptr @.str.170, ptr null }, %struct.pinctrl_pin_desc { i32 169, ptr @.str.171, ptr null }, %struct.pinctrl_pin_desc { i32 170, ptr @.str.172, ptr null }, %struct.pinctrl_pin_desc { i32 171, ptr @.str.173, ptr null }, %struct.pinctrl_pin_desc { i32 172, ptr @.str.174, ptr null }, %struct.pinctrl_pin_desc { i32 173, ptr @.str.175, ptr null }, %struct.pinctrl_pin_desc { i32 174, ptr @.str.176, ptr null }, %struct.pinctrl_pin_desc { i32 175, ptr @.str.177, ptr null }, %struct.pinctrl_pin_desc { i32 176, ptr @.str.178, ptr null }, %struct.pinctrl_pin_desc { i32 177, ptr @.str.179, ptr null }, %struct.pinctrl_pin_desc { i32 178, ptr @.str.180, ptr null }, %struct.pinctrl_pin_desc { i32 179, ptr @.str.181, ptr null }, %struct.pinctrl_pin_desc { i32 180, ptr @.str.182, ptr null }, %struct.pinctrl_pin_desc { i32 181, ptr @.str.183, ptr null }, %struct.pinctrl_pin_desc { i32 182, ptr @.str.184, ptr null }, %struct.pinctrl_pin_desc { i32 183, ptr @.str.185, ptr null }, %struct.pinctrl_pin_desc { i32 184, ptr @.str.186, ptr null }, %struct.pinctrl_pin_desc { i32 185, ptr @.str.187, ptr null }, %struct.pinctrl_pin_desc { i32 186, ptr @.str.188, ptr null }, %struct.pinctrl_pin_desc { i32 187, ptr @.str.189, ptr null }, %struct.pinctrl_pin_desc { i32 188, ptr @.str.190, ptr null }, %struct.pinctrl_pin_desc { i32 189, ptr @.str.191, ptr null }, %struct.pinctrl_pin_desc { i32 190, ptr @.str.192, ptr null }, %struct.pinctrl_pin_desc { i32 191, ptr @.str.193, ptr null }, %struct.pinctrl_pin_desc { i32 192, ptr @.str.194, ptr null }, %struct.pinctrl_pin_desc { i32 193, ptr @.str.195, ptr null }, %struct.pinctrl_pin_desc { i32 194, ptr @.str.196, ptr null }, %struct.pinctrl_pin_desc { i32 195, ptr @.str.197, ptr null }, %struct.pinctrl_pin_desc { i32 196, ptr @.str.198, ptr null }, %struct.pinctrl_pin_desc { i32 197, ptr @.str.199, ptr null }, %struct.pinctrl_pin_desc { i32 198, ptr @.str.200, ptr null }, %struct.pinctrl_pin_desc { i32 199, ptr @.str.201, ptr null }, %struct.pinctrl_pin_desc { i32 200, ptr @.str.202, ptr null }, %struct.pinctrl_pin_desc { i32 201, ptr @.str.203, ptr null }, %struct.pinctrl_pin_desc { i32 202, ptr @.str.204, ptr null }, %struct.pinctrl_pin_desc { i32 203, ptr @.str.205, ptr null }, %struct.pinctrl_pin_desc { i32 204, ptr @.str.206, ptr null }, %struct.pinctrl_pin_desc { i32 205, ptr @.str.207, ptr null }, %struct.pinctrl_pin_desc { i32 206, ptr @.str.208, ptr null }, %struct.pinctrl_pin_desc { i32 207, ptr @.str.209, ptr null }, %struct.pinctrl_pin_desc { i32 208, ptr @.str.210, ptr null }, %struct.pinctrl_pin_desc { i32 209, ptr @.str.211, ptr null }, %struct.pinctrl_pin_desc { i32 210, ptr @.str.212, ptr null }, %struct.pinctrl_pin_desc { i32 211, ptr @.str.213, ptr null }, %struct.pinctrl_pin_desc { i32 212, ptr @.str.214, ptr null }, %struct.pinctrl_pin_desc { i32 213, ptr @.str.215, ptr null }, %struct.pinctrl_pin_desc { i32 214, ptr @.str.216, ptr null }, %struct.pinctrl_pin_desc { i32 215, ptr @.str.217, ptr null }, %struct.pinctrl_pin_desc { i32 216, ptr @.str.218, ptr null }, %struct.pinctrl_pin_desc { i32 217, ptr @.str.219, ptr null }, %struct.pinctrl_pin_desc { i32 218, ptr @.str.220, ptr null }, %struct.pinctrl_pin_desc { i32 219, ptr @.str.221, ptr null }, %struct.pinctrl_pin_desc { i32 220, ptr @.str.222, ptr null }, %struct.pinctrl_pin_desc { i32 221, ptr @.str.223, ptr null }, %struct.pinctrl_pin_desc { i32 222, ptr @.str.224, ptr null }, %struct.pinctrl_pin_desc { i32 223, ptr @.str.225, ptr null }, %struct.pinctrl_pin_desc { i32 224, ptr @.str.226, ptr null }, %struct.pinctrl_pin_desc { i32 225, ptr @.str.227, ptr null }, %struct.pinctrl_pin_desc { i32 226, ptr @.str.228, ptr null }, %struct.pinctrl_pin_desc { i32 227, ptr @.str.229, ptr null }, %struct.pinctrl_pin_desc { i32 228, ptr @.str.230, ptr null }, %struct.pinctrl_pin_desc { i32 229, ptr @.str.231, ptr null }, %struct.pinctrl_pin_desc { i32 230, ptr @.str.232, ptr null }, %struct.pinctrl_pin_desc { i32 231, ptr @.str.233, ptr null }, %struct.pinctrl_pin_desc { i32 232, ptr @.str.234, ptr null }, %struct.pinctrl_pin_desc { i32 233, ptr @.str.235, ptr null }, %struct.pinctrl_pin_desc { i32 234, ptr @.str.236, ptr null }, %struct.pinctrl_pin_desc { i32 235, ptr @.str.237, ptr null }, %struct.pinctrl_pin_desc { i32 236, ptr @.str.238, ptr null }, %struct.pinctrl_pin_desc { i32 237, ptr @.str.239, ptr null }, %struct.pinctrl_pin_desc { i32 238, ptr @.str.240, ptr null }, %struct.pinctrl_pin_desc { i32 239, ptr @.str.241, ptr null }, %struct.pinctrl_pin_desc { i32 240, ptr @.str.242, ptr null }, %struct.pinctrl_pin_desc { i32 241, ptr @.str.243, ptr null }, %struct.pinctrl_pin_desc { i32 242, ptr @.str.244, ptr null }, %struct.pinctrl_pin_desc { i32 243, ptr @.str.245, ptr null }, %struct.pinctrl_pin_desc { i32 244, ptr @.str.246, ptr null }, %struct.pinctrl_pin_desc { i32 245, ptr @.str.247, ptr null }, %struct.pinctrl_pin_desc { i32 246, ptr @.str.248, ptr null }, %struct.pinctrl_pin_desc { i32 247, ptr @.str.249, ptr null }, %struct.pinctrl_pin_desc { i32 248, ptr @.str.250, ptr null }, %struct.pinctrl_pin_desc { i32 249, ptr @.str.251, ptr null }, %struct.pinctrl_pin_desc { i32 250, ptr @.str.252, ptr null }, %struct.pinctrl_pin_desc { i32 251, ptr @.str.253, ptr null }, %struct.pinctrl_pin_desc { i32 252, ptr @.str.254, ptr null }, %struct.pinctrl_pin_desc { i32 253, ptr @.str.255, ptr null }, %struct.pinctrl_pin_desc { i32 254, ptr @.str.256, ptr null }, %struct.pinctrl_pin_desc { i32 255, ptr @.str.257, ptr null }, %struct.pinctrl_pin_desc { i32 256, ptr @.str.258, ptr null }, %struct.pinctrl_pin_desc { i32 257, ptr @.str.259, ptr null }, %struct.pinctrl_pin_desc { i32 258, ptr @.str.260, ptr null }, %struct.pinctrl_pin_desc { i32 259, ptr @.str.261, ptr null }], align 4
@tegra30_functions = internal global [81 x %struct.tegra_function] [%struct.tegra_function { ptr @.str.262, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.263, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.264, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.265, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.266, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.267, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.268, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.269, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.270, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.271, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.272, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.273, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.274, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.275, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.276, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.277, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.278, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.279, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.280, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.281, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.282, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.283, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.284, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.285, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.286, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.287, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.288, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.289, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.290, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.291, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.292, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.293, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.294, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.295, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.296, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.297, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.298, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.299, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.300, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.301, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.302, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.303, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.304, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.305, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.306, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.307, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.308, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.309, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.310, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.311, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.312, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.313, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.314, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.315, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.316, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.317, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.318, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.319, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.320, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.321, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.322, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.323, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.324, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.325, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.326, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.327, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.328, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.329, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.330, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.331, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.332, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.333, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.334, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.335, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.336, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.337, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.338, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.339, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.340, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.341, ptr null, i32 0 }, %struct.tegra_function { ptr @.str.342, ptr null, i32 0 }], align 4
@.str.2 = private unnamed_addr constant [16 x i8] c"CLK_32K_OUT PA0\00", align 1
@.str.3 = private unnamed_addr constant [16 x i8] c"UART3_CTS_N PA1\00", align 1
@.str.4 = private unnamed_addr constant [12 x i8] c"DAP2_FS PA2\00", align 1
@.str.5 = private unnamed_addr constant [14 x i8] c"DAP2_SCLK PA3\00", align 1
@.str.6 = private unnamed_addr constant [13 x i8] c"DAP2_DIN PA4\00", align 1
@.str.7 = private unnamed_addr constant [14 x i8] c"DAP2_DOUT PA5\00", align 1
@.str.8 = private unnamed_addr constant [15 x i8] c"SDMMC3_CLK PA6\00", align 1
@.str.9 = private unnamed_addr constant [15 x i8] c"SDMMC3_CMD PA7\00", align 1
@.str.10 = private unnamed_addr constant [12 x i8] c"GMI_A17 PB0\00", align 1
@.str.11 = private unnamed_addr constant [12 x i8] c"GMI_A18 PB1\00", align 1
@.str.12 = private unnamed_addr constant [13 x i8] c"LCD_PWR0 PB2\00", align 1
@.str.13 = private unnamed_addr constant [13 x i8] c"LCD_PCLK PB3\00", align 1
@.str.14 = private unnamed_addr constant [16 x i8] c"SDMMC3_DAT3 PB4\00", align 1
@.str.15 = private unnamed_addr constant [16 x i8] c"SDMMC3_DAT2 PB5\00", align 1
@.str.16 = private unnamed_addr constant [16 x i8] c"SDMMC3_DAT1 PB6\00", align 1
@.str.17 = private unnamed_addr constant [16 x i8] c"SDMMC3_DAT0 PB7\00", align 1
@.str.18 = private unnamed_addr constant [16 x i8] c"UART3_RTS_N PC0\00", align 1
@.str.19 = private unnamed_addr constant [13 x i8] c"LCD_PWR1 PC1\00", align 1
@.str.20 = private unnamed_addr constant [14 x i8] c"UART2_TXD PC2\00", align 1
@.str.21 = private unnamed_addr constant [14 x i8] c"UART2_RXD PC3\00", align 1
@.str.22 = private unnamed_addr constant [17 x i8] c"GEN1_I2C_SCL PC4\00", align 1
@.str.23 = private unnamed_addr constant [17 x i8] c"GEN1_I2C_SDA PC5\00", align 1
@.str.24 = private unnamed_addr constant [13 x i8] c"LCD_PWR2 PC6\00", align 1
@.str.25 = private unnamed_addr constant [13 x i8] c"GMI_WP_N PC7\00", align 1
@.str.26 = private unnamed_addr constant [16 x i8] c"SDMMC3_DAT5 PD0\00", align 1
@.str.27 = private unnamed_addr constant [16 x i8] c"SDMMC3_DAT4 PD1\00", align 1
@.str.28 = private unnamed_addr constant [12 x i8] c"LCD_DC1 PD2\00", align 1
@.str.29 = private unnamed_addr constant [16 x i8] c"SDMMC3_DAT6 PD3\00", align 1
@.str.30 = private unnamed_addr constant [16 x i8] c"SDMMC3_DAT7 PD4\00", align 1
@.str.31 = private unnamed_addr constant [10 x i8] c"VI_D1 PD5\00", align 1
@.str.32 = private unnamed_addr constant [13 x i8] c"VI_VSYNC PD6\00", align 1
@.str.33 = private unnamed_addr constant [13 x i8] c"VI_HSYNC PD7\00", align 1
@.str.34 = private unnamed_addr constant [11 x i8] c"LCD_D0 PE0\00", align 1
@.str.35 = private unnamed_addr constant [11 x i8] c"LCD_D1 PE1\00", align 1
@.str.36 = private unnamed_addr constant [11 x i8] c"LCD_D2 PE2\00", align 1
@.str.37 = private unnamed_addr constant [11 x i8] c"LCD_D3 PE3\00", align 1
@.str.38 = private unnamed_addr constant [11 x i8] c"LCD_D4 PE4\00", align 1
@.str.39 = private unnamed_addr constant [11 x i8] c"LCD_D5 PE5\00", align 1
@.str.40 = private unnamed_addr constant [11 x i8] c"LCD_D6 PE6\00", align 1
@.str.41 = private unnamed_addr constant [11 x i8] c"LCD_D7 PE7\00", align 1
@.str.42 = private unnamed_addr constant [11 x i8] c"LCD_D8 PF0\00", align 1
@.str.43 = private unnamed_addr constant [11 x i8] c"LCD_D9 PF1\00", align 1
@.str.44 = private unnamed_addr constant [12 x i8] c"LCD_D10 PF2\00", align 1
@.str.45 = private unnamed_addr constant [12 x i8] c"LCD_D11 PF3\00", align 1
@.str.46 = private unnamed_addr constant [12 x i8] c"LCD_D12 PF4\00", align 1
@.str.47 = private unnamed_addr constant [12 x i8] c"LCD_D13 PF5\00", align 1
@.str.48 = private unnamed_addr constant [12 x i8] c"LCD_D14 PF6\00", align 1
@.str.49 = private unnamed_addr constant [12 x i8] c"LCD_D15 PF7\00", align 1
@.str.50 = private unnamed_addr constant [12 x i8] c"GMI_AD0 PG0\00", align 1
@.str.51 = private unnamed_addr constant [12 x i8] c"GMI_AD1 PG1\00", align 1
@.str.52 = private unnamed_addr constant [12 x i8] c"GMI_AD2 PG2\00", align 1
@.str.53 = private unnamed_addr constant [12 x i8] c"GMI_AD3 PG3\00", align 1
@.str.54 = private unnamed_addr constant [12 x i8] c"GMI_AD4 PG4\00", align 1
@.str.55 = private unnamed_addr constant [12 x i8] c"GMI_AD5 PG5\00", align 1
@.str.56 = private unnamed_addr constant [12 x i8] c"GMI_AD6 PG6\00", align 1
@.str.57 = private unnamed_addr constant [12 x i8] c"GMI_AD7 PG7\00", align 1
@.str.58 = private unnamed_addr constant [12 x i8] c"GMI_AD8 PH0\00", align 1
@.str.59 = private unnamed_addr constant [12 x i8] c"GMI_AD9 PH1\00", align 1
@.str.60 = private unnamed_addr constant [13 x i8] c"GMI_AD10 PH2\00", align 1
@.str.61 = private unnamed_addr constant [13 x i8] c"GMI_AD11 PH3\00", align 1
@.str.62 = private unnamed_addr constant [13 x i8] c"GMI_AD12 PH4\00", align 1
@.str.63 = private unnamed_addr constant [13 x i8] c"GMI_AD13 PH5\00", align 1
@.str.64 = private unnamed_addr constant [13 x i8] c"GMI_AD14 PH6\00", align 1
@.str.65 = private unnamed_addr constant [13 x i8] c"GMI_AD15 PH7\00", align 1
@.str.66 = private unnamed_addr constant [13 x i8] c"GMI_WR_N PI0\00", align 1
@.str.67 = private unnamed_addr constant [13 x i8] c"GMI_OE_N PI1\00", align 1
@.str.68 = private unnamed_addr constant [12 x i8] c"GMI_DQS PI2\00", align 1
@.str.69 = private unnamed_addr constant [14 x i8] c"GMI_CS6_N PI3\00", align 1
@.str.70 = private unnamed_addr constant [14 x i8] c"GMI_RST_N PI4\00", align 1
@.str.71 = private unnamed_addr constant [14 x i8] c"GMI_IORDY PI5\00", align 1
@.str.72 = private unnamed_addr constant [14 x i8] c"GMI_CS7_N PI6\00", align 1
@.str.73 = private unnamed_addr constant [13 x i8] c"GMI_WAIT PI7\00", align 1
@.str.74 = private unnamed_addr constant [14 x i8] c"GMI_CS0_N PJ0\00", align 1
@.str.75 = private unnamed_addr constant [11 x i8] c"LCD_DE PJ1\00", align 1
@.str.76 = private unnamed_addr constant [14 x i8] c"GMI_CS1_N PJ2\00", align 1
@.str.77 = private unnamed_addr constant [14 x i8] c"LCD_HSYNC PJ3\00", align 1
@.str.78 = private unnamed_addr constant [14 x i8] c"LCD_VSYNC PJ4\00", align 1
@.str.79 = private unnamed_addr constant [16 x i8] c"UART2_CTS_N PJ5\00", align 1
@.str.80 = private unnamed_addr constant [16 x i8] c"UART2_RTS_N PJ6\00", align 1
@.str.81 = private unnamed_addr constant [12 x i8] c"GMI_A16 PJ7\00", align 1
@.str.82 = private unnamed_addr constant [14 x i8] c"GMI_ADV_N PK0\00", align 1
@.str.83 = private unnamed_addr constant [12 x i8] c"GMI_CLK PK1\00", align 1
@.str.84 = private unnamed_addr constant [14 x i8] c"GMI_CS4_N PK2\00", align 1
@.str.85 = private unnamed_addr constant [14 x i8] c"GMI_CS2_N PK3\00", align 1
@.str.86 = private unnamed_addr constant [14 x i8] c"GMI_CS3_N PK4\00", align 1
@.str.87 = private unnamed_addr constant [14 x i8] c"SPDIF_OUT PK5\00", align 1
@.str.88 = private unnamed_addr constant [13 x i8] c"SPDIF_IN PK6\00", align 1
@.str.89 = private unnamed_addr constant [12 x i8] c"GMI_A19 PK7\00", align 1
@.str.90 = private unnamed_addr constant [10 x i8] c"VI_D2 PL0\00", align 1
@.str.91 = private unnamed_addr constant [10 x i8] c"VI_D3 PL1\00", align 1
@.str.92 = private unnamed_addr constant [10 x i8] c"VI_D4 PL2\00", align 1
@.str.93 = private unnamed_addr constant [10 x i8] c"VI_D5 PL3\00", align 1
@.str.94 = private unnamed_addr constant [10 x i8] c"VI_D6 PL4\00", align 1
@.str.95 = private unnamed_addr constant [10 x i8] c"VI_D7 PL5\00", align 1
@.str.96 = private unnamed_addr constant [10 x i8] c"VI_D8 PL6\00", align 1
@.str.97 = private unnamed_addr constant [10 x i8] c"VI_D9 PL7\00", align 1
@.str.98 = private unnamed_addr constant [12 x i8] c"LCD_D16 PM0\00", align 1
@.str.99 = private unnamed_addr constant [12 x i8] c"LCD_D17 PM1\00", align 1
@.str.100 = private unnamed_addr constant [12 x i8] c"LCD_D18 PM2\00", align 1
@.str.101 = private unnamed_addr constant [12 x i8] c"LCD_D19 PM3\00", align 1
@.str.102 = private unnamed_addr constant [12 x i8] c"LCD_D20 PM4\00", align 1
@.str.103 = private unnamed_addr constant [12 x i8] c"LCD_D21 PM5\00", align 1
@.str.104 = private unnamed_addr constant [12 x i8] c"LCD_D22 PM6\00", align 1
@.str.105 = private unnamed_addr constant [12 x i8] c"LCD_D23 PM7\00", align 1
@.str.106 = private unnamed_addr constant [12 x i8] c"DAP1_FS PN0\00", align 1
@.str.107 = private unnamed_addr constant [13 x i8] c"DAP1_DIN PN1\00", align 1
@.str.108 = private unnamed_addr constant [14 x i8] c"DAP1_DOUT PN2\00", align 1
@.str.109 = private unnamed_addr constant [14 x i8] c"DAP1_SCLK PN3\00", align 1
@.str.110 = private unnamed_addr constant [14 x i8] c"LCD_CS0_N PN4\00", align 1
@.str.111 = private unnamed_addr constant [14 x i8] c"LCD_SDOUT PN5\00", align 1
@.str.112 = private unnamed_addr constant [12 x i8] c"LCD_DC0 PN6\00", align 1
@.str.113 = private unnamed_addr constant [13 x i8] c"HDMI_INT PN7\00", align 1
@.str.114 = private unnamed_addr constant [15 x i8] c"ULPI_DATA7 PO0\00", align 1
@.str.115 = private unnamed_addr constant [15 x i8] c"ULPI_DATA0 PO1\00", align 1
@.str.116 = private unnamed_addr constant [15 x i8] c"ULPI_DATA1 PO2\00", align 1
@.str.117 = private unnamed_addr constant [15 x i8] c"ULPI_DATA2 PO3\00", align 1
@.str.118 = private unnamed_addr constant [15 x i8] c"ULPI_DATA3 PO4\00", align 1
@.str.119 = private unnamed_addr constant [15 x i8] c"ULPI_DATA4 PO5\00", align 1
@.str.120 = private unnamed_addr constant [15 x i8] c"ULPI_DATA5 PO6\00", align 1
@.str.121 = private unnamed_addr constant [15 x i8] c"ULPI_DATA6 PO7\00", align 1
@.str.122 = private unnamed_addr constant [12 x i8] c"DAP3_FS PP0\00", align 1
@.str.123 = private unnamed_addr constant [13 x i8] c"DAP3_DIN PP1\00", align 1
@.str.124 = private unnamed_addr constant [14 x i8] c"DAP3_DOUT PP2\00", align 1
@.str.125 = private unnamed_addr constant [14 x i8] c"DAP3_SCLK PP3\00", align 1
@.str.126 = private unnamed_addr constant [12 x i8] c"DAP4_FS PP4\00", align 1
@.str.127 = private unnamed_addr constant [13 x i8] c"DAP4_DIN PP5\00", align 1
@.str.128 = private unnamed_addr constant [14 x i8] c"DAP4_DOUT PP6\00", align 1
@.str.129 = private unnamed_addr constant [14 x i8] c"DAP4_SCLK PP7\00", align 1
@.str.130 = private unnamed_addr constant [12 x i8] c"KB_COL0 PQ0\00", align 1
@.str.131 = private unnamed_addr constant [12 x i8] c"KB_COL1 PQ1\00", align 1
@.str.132 = private unnamed_addr constant [12 x i8] c"KB_COL2 PQ2\00", align 1
@.str.133 = private unnamed_addr constant [12 x i8] c"KB_COL3 PQ3\00", align 1
@.str.134 = private unnamed_addr constant [12 x i8] c"KB_COL4 PQ4\00", align 1
@.str.135 = private unnamed_addr constant [12 x i8] c"KB_COL5 PQ5\00", align 1
@.str.136 = private unnamed_addr constant [12 x i8] c"KB_COL6 PQ6\00", align 1
@.str.137 = private unnamed_addr constant [12 x i8] c"KB_COL7 PQ7\00", align 1
@.str.138 = private unnamed_addr constant [12 x i8] c"KB_ROW0 PR0\00", align 1
@.str.139 = private unnamed_addr constant [12 x i8] c"KB_ROW1 PR1\00", align 1
@.str.140 = private unnamed_addr constant [12 x i8] c"KB_ROW2 PR2\00", align 1
@.str.141 = private unnamed_addr constant [12 x i8] c"KB_ROW3 PR3\00", align 1
@.str.142 = private unnamed_addr constant [12 x i8] c"KB_ROW4 PR4\00", align 1
@.str.143 = private unnamed_addr constant [12 x i8] c"KB_ROW5 PR5\00", align 1
@.str.144 = private unnamed_addr constant [12 x i8] c"KB_ROW6 PR6\00", align 1
@.str.145 = private unnamed_addr constant [12 x i8] c"KB_ROW7 PR7\00", align 1
@.str.146 = private unnamed_addr constant [12 x i8] c"KB_ROW8 PS0\00", align 1
@.str.147 = private unnamed_addr constant [12 x i8] c"KB_ROW9 PS1\00", align 1
@.str.148 = private unnamed_addr constant [13 x i8] c"KB_ROW10 PS2\00", align 1
@.str.149 = private unnamed_addr constant [13 x i8] c"KB_ROW11 PS3\00", align 1
@.str.150 = private unnamed_addr constant [13 x i8] c"KB_ROW12 PS4\00", align 1
@.str.151 = private unnamed_addr constant [13 x i8] c"KB_ROW13 PS5\00", align 1
@.str.152 = private unnamed_addr constant [13 x i8] c"KB_ROW14 PS6\00", align 1
@.str.153 = private unnamed_addr constant [13 x i8] c"KB_ROW15 PS7\00", align 1
@.str.154 = private unnamed_addr constant [12 x i8] c"VI_PCLK PT0\00", align 1
@.str.155 = private unnamed_addr constant [12 x i8] c"VI_MCLK PT1\00", align 1
@.str.156 = private unnamed_addr constant [11 x i8] c"VI_D10 PT2\00", align 1
@.str.157 = private unnamed_addr constant [11 x i8] c"VI_D11 PT3\00", align 1
@.str.158 = private unnamed_addr constant [10 x i8] c"VI_D0 PT4\00", align 1
@.str.159 = private unnamed_addr constant [17 x i8] c"GEN2_I2C_SCL PT5\00", align 1
@.str.160 = private unnamed_addr constant [17 x i8] c"GEN2_I2C_SDA PT6\00", align 1
@.str.161 = private unnamed_addr constant [15 x i8] c"SDMMC4_CMD PT7\00", align 1
@.str.162 = private unnamed_addr constant [4 x i8] c"PU0\00", align 1
@.str.163 = private unnamed_addr constant [4 x i8] c"PU1\00", align 1
@.str.164 = private unnamed_addr constant [4 x i8] c"PU2\00", align 1
@.str.165 = private unnamed_addr constant [4 x i8] c"PU3\00", align 1
@.str.166 = private unnamed_addr constant [4 x i8] c"PU4\00", align 1
@.str.167 = private unnamed_addr constant [4 x i8] c"PU5\00", align 1
@.str.168 = private unnamed_addr constant [4 x i8] c"PU6\00", align 1
@.str.169 = private unnamed_addr constant [14 x i8] c"JTAG_RTCK PU7\00", align 1
@.str.170 = private unnamed_addr constant [4 x i8] c"PV0\00", align 1
@.str.171 = private unnamed_addr constant [4 x i8] c"PV1\00", align 1
@.str.172 = private unnamed_addr constant [4 x i8] c"PV2\00", align 1
@.str.173 = private unnamed_addr constant [4 x i8] c"PV3\00", align 1
@.str.174 = private unnamed_addr constant [12 x i8] c"DDC_SCL PV4\00", align 1
@.str.175 = private unnamed_addr constant [12 x i8] c"DDC_SDA PV5\00", align 1
@.str.176 = private unnamed_addr constant [14 x i8] c"CRT_HSYNC PV6\00", align 1
@.str.177 = private unnamed_addr constant [14 x i8] c"CRT_VSYNC PV7\00", align 1
@.str.178 = private unnamed_addr constant [14 x i8] c"LCD_CS1_N PW0\00", align 1
@.str.179 = private unnamed_addr constant [11 x i8] c"LCD_M1 PW1\00", align 1
@.str.180 = private unnamed_addr constant [15 x i8] c"SPI2_CS1_N PW2\00", align 1
@.str.181 = private unnamed_addr constant [15 x i8] c"SPI2_CS2_N PW3\00", align 1
@.str.182 = private unnamed_addr constant [13 x i8] c"CLK1_OUT PW4\00", align 1
@.str.183 = private unnamed_addr constant [13 x i8] c"CLK2_OUT PW5\00", align 1
@.str.184 = private unnamed_addr constant [14 x i8] c"UART3_TXD PW6\00", align 1
@.str.185 = private unnamed_addr constant [14 x i8] c"UART3_RXD PW7\00", align 1
@.str.186 = private unnamed_addr constant [14 x i8] c"SPI2_MOSI PX0\00", align 1
@.str.187 = private unnamed_addr constant [14 x i8] c"SPI2_MISO PX1\00", align 1
@.str.188 = private unnamed_addr constant [13 x i8] c"SPI2_SCK PX2\00", align 1
@.str.189 = private unnamed_addr constant [15 x i8] c"SPI2_CS0_N PX3\00", align 1
@.str.190 = private unnamed_addr constant [14 x i8] c"SPI1_MOSI PX4\00", align 1
@.str.191 = private unnamed_addr constant [13 x i8] c"SPI1_SCK PX5\00", align 1
@.str.192 = private unnamed_addr constant [15 x i8] c"SPI1_CS0_N PX6\00", align 1
@.str.193 = private unnamed_addr constant [14 x i8] c"SPI1_MISO PX7\00", align 1
@.str.194 = private unnamed_addr constant [13 x i8] c"ULPI_CLK PY0\00", align 1
@.str.195 = private unnamed_addr constant [13 x i8] c"ULPI_DIR PY1\00", align 1
@.str.196 = private unnamed_addr constant [13 x i8] c"ULPI_NXT PY2\00", align 1
@.str.197 = private unnamed_addr constant [13 x i8] c"ULPI_STP PY3\00", align 1
@.str.198 = private unnamed_addr constant [16 x i8] c"SDMMC1_DAT3 PY4\00", align 1
@.str.199 = private unnamed_addr constant [16 x i8] c"SDMMC1_DAT2 PY5\00", align 1
@.str.200 = private unnamed_addr constant [16 x i8] c"SDMMC1_DAT1 PY6\00", align 1
@.str.201 = private unnamed_addr constant [16 x i8] c"SDMMC1_DAT0 PY7\00", align 1
@.str.202 = private unnamed_addr constant [15 x i8] c"SDMMC1_CLK PZ0\00", align 1
@.str.203 = private unnamed_addr constant [15 x i8] c"SDMMC1_CMD PZ1\00", align 1
@.str.204 = private unnamed_addr constant [13 x i8] c"LCD_SDIN PZ2\00", align 1
@.str.205 = private unnamed_addr constant [13 x i8] c"LCD_WR_N PZ3\00", align 1
@.str.206 = private unnamed_addr constant [12 x i8] c"LCD_SCK PZ4\00", align 1
@.str.207 = private unnamed_addr constant [16 x i8] c"SYS_CLK_REQ PZ5\00", align 1
@.str.208 = private unnamed_addr constant [16 x i8] c"PWR_I2C_SCL PZ6\00", align 1
@.str.209 = private unnamed_addr constant [16 x i8] c"PWR_I2C_SDA PZ7\00", align 1
@.str.210 = private unnamed_addr constant [17 x i8] c"SDMMC4_DAT0 PAA0\00", align 1
@.str.211 = private unnamed_addr constant [17 x i8] c"SDMMC4_DAT1 PAA1\00", align 1
@.str.212 = private unnamed_addr constant [17 x i8] c"SDMMC4_DAT2 PAA2\00", align 1
@.str.213 = private unnamed_addr constant [17 x i8] c"SDMMC4_DAT3 PAA3\00", align 1
@.str.214 = private unnamed_addr constant [17 x i8] c"SDMMC4_DAT4 PAA4\00", align 1
@.str.215 = private unnamed_addr constant [17 x i8] c"SDMMC4_DAT5 PAA5\00", align 1
@.str.216 = private unnamed_addr constant [17 x i8] c"SDMMC4_DAT6 PAA6\00", align 1
@.str.217 = private unnamed_addr constant [17 x i8] c"SDMMC4_DAT7 PAA7\00", align 1
@.str.218 = private unnamed_addr constant [5 x i8] c"PBB0\00", align 1
@.str.219 = private unnamed_addr constant [17 x i8] c"CAM_I2C_SCL PBB1\00", align 1
@.str.220 = private unnamed_addr constant [17 x i8] c"CAM_I2C_SDA PBB2\00", align 1
@.str.221 = private unnamed_addr constant [5 x i8] c"PBB3\00", align 1
@.str.222 = private unnamed_addr constant [5 x i8] c"PBB4\00", align 1
@.str.223 = private unnamed_addr constant [5 x i8] c"PBB5\00", align 1
@.str.224 = private unnamed_addr constant [5 x i8] c"PBB6\00", align 1
@.str.225 = private unnamed_addr constant [5 x i8] c"PBB7\00", align 1
@.str.226 = private unnamed_addr constant [14 x i8] c"CAM_MCLK PCC0\00", align 1
@.str.227 = private unnamed_addr constant [5 x i8] c"PCC1\00", align 1
@.str.228 = private unnamed_addr constant [5 x i8] c"PCC2\00", align 1
@.str.229 = private unnamed_addr constant [18 x i8] c"SDMMC4_RST_N PCC3\00", align 1
@.str.230 = private unnamed_addr constant [16 x i8] c"SDMMC4_CLK PCC4\00", align 1
@.str.231 = private unnamed_addr constant [14 x i8] c"CLK2_REQ PCC5\00", align 1
@.str.232 = private unnamed_addr constant [18 x i8] c"PEX_L2_RST_N PCC6\00", align 1
@.str.233 = private unnamed_addr constant [21 x i8] c"PEX_L2_CLKREQ_N PCC7\00", align 1
@.str.234 = private unnamed_addr constant [20 x i8] c"PEX_L0_PRSNT_N PDD0\00", align 1
@.str.235 = private unnamed_addr constant [18 x i8] c"PEX_L0_RST_N PDD1\00", align 1
@.str.236 = private unnamed_addr constant [21 x i8] c"PEX_L0_CLKREQ_N PDD2\00", align 1
@.str.237 = private unnamed_addr constant [16 x i8] c"PEX_WAKE_N PDD3\00", align 1
@.str.238 = private unnamed_addr constant [20 x i8] c"PEX_L1_PRSNT_N PDD4\00", align 1
@.str.239 = private unnamed_addr constant [18 x i8] c"PEX_L1_RST_N PDD5\00", align 1
@.str.240 = private unnamed_addr constant [21 x i8] c"PEX_L1_CLKREQ_N PDD6\00", align 1
@.str.241 = private unnamed_addr constant [20 x i8] c"PEX_L2_PRSNT_N PDD7\00", align 1
@.str.242 = private unnamed_addr constant [14 x i8] c"CLK3_OUT PEE0\00", align 1
@.str.243 = private unnamed_addr constant [14 x i8] c"CLK3_REQ PEE1\00", align 1
@.str.244 = private unnamed_addr constant [14 x i8] c"CLK1_REQ PEE2\00", align 1
@.str.245 = private unnamed_addr constant [14 x i8] c"HDMI_CEC PEE3\00", align 1
@.str.246 = private unnamed_addr constant [5 x i8] c"PEE4\00", align 1
@.str.247 = private unnamed_addr constant [5 x i8] c"PEE5\00", align 1
@.str.248 = private unnamed_addr constant [5 x i8] c"PEE6\00", align 1
@.str.249 = private unnamed_addr constant [5 x i8] c"PEE7\00", align 1
@.str.250 = private unnamed_addr constant [11 x i8] c"CLK_32K_IN\00", align 1
@.str.251 = private unnamed_addr constant [13 x i8] c"CORE_PWR_REQ\00", align 1
@.str.252 = private unnamed_addr constant [12 x i8] c"CPU_PWR_REQ\00", align 1
@.str.253 = private unnamed_addr constant [9 x i8] c"JTAG_TCK\00", align 1
@.str.254 = private unnamed_addr constant [9 x i8] c"JTAG_TDI\00", align 1
@.str.255 = private unnamed_addr constant [9 x i8] c"JTAG_TDO\00", align 1
@.str.256 = private unnamed_addr constant [9 x i8] c"JTAG_TMS\00", align 1
@.str.257 = private unnamed_addr constant [12 x i8] c"JTAG_TRST_N\00", align 1
@.str.258 = private unnamed_addr constant [4 x i8] c"OWR\00", align 1
@.str.259 = private unnamed_addr constant [10 x i8] c"PWR_INT_N\00", align 1
@.str.260 = private unnamed_addr constant [12 x i8] c"SYS_RESET_N\00", align 1
@.str.261 = private unnamed_addr constant [13 x i8] c"TEST_MODE_EN\00", align 1
@.str.262 = private unnamed_addr constant [6 x i8] c"blink\00", align 1
@.str.263 = private unnamed_addr constant [4 x i8] c"cec\00", align 1
@.str.264 = private unnamed_addr constant [12 x i8] c"clk_12m_out\00", align 1
@.str.265 = private unnamed_addr constant [11 x i8] c"clk_32k_in\00", align 1
@.str.266 = private unnamed_addr constant [13 x i8] c"core_pwr_req\00", align 1
@.str.267 = private unnamed_addr constant [12 x i8] c"cpu_pwr_req\00", align 1
@.str.268 = private unnamed_addr constant [4 x i8] c"crt\00", align 1
@.str.269 = private unnamed_addr constant [4 x i8] c"dap\00", align 1
@.str.270 = private unnamed_addr constant [4 x i8] c"ddr\00", align 1
@.str.271 = private unnamed_addr constant [5 x i8] c"dev3\00", align 1
@.str.272 = private unnamed_addr constant [9 x i8] c"displaya\00", align 1
@.str.273 = private unnamed_addr constant [9 x i8] c"displayb\00", align 1
@.str.274 = private unnamed_addr constant [4 x i8] c"dtv\00", align 1
@.str.275 = private unnamed_addr constant [11 x i8] c"extperiph1\00", align 1
@.str.276 = private unnamed_addr constant [11 x i8] c"extperiph2\00", align 1
@.str.277 = private unnamed_addr constant [11 x i8] c"extperiph3\00", align 1
@.str.278 = private unnamed_addr constant [4 x i8] c"gmi\00", align 1
@.str.279 = private unnamed_addr constant [8 x i8] c"gmi_alt\00", align 1
@.str.280 = private unnamed_addr constant [4 x i8] c"hda\00", align 1
@.str.281 = private unnamed_addr constant [5 x i8] c"hdcp\00", align 1
@.str.282 = private unnamed_addr constant [5 x i8] c"hdmi\00", align 1
@.str.283 = private unnamed_addr constant [4 x i8] c"hsi\00", align 1
@.str.284 = private unnamed_addr constant [5 x i8] c"i2c1\00", align 1
@.str.285 = private unnamed_addr constant [5 x i8] c"i2c2\00", align 1
@.str.286 = private unnamed_addr constant [5 x i8] c"i2c3\00", align 1
@.str.287 = private unnamed_addr constant [5 x i8] c"i2c4\00", align 1
@.str.288 = private unnamed_addr constant [7 x i8] c"i2cpwr\00", align 1
@.str.289 = private unnamed_addr constant [5 x i8] c"i2s0\00", align 1
@.str.290 = private unnamed_addr constant [5 x i8] c"i2s1\00", align 1
@.str.291 = private unnamed_addr constant [5 x i8] c"i2s2\00", align 1
@.str.292 = private unnamed_addr constant [5 x i8] c"i2s3\00", align 1
@.str.293 = private unnamed_addr constant [5 x i8] c"i2s4\00", align 1
@.str.294 = private unnamed_addr constant [8 x i8] c"invalid\00", align 1
@.str.295 = private unnamed_addr constant [4 x i8] c"kbc\00", align 1
@.str.296 = private unnamed_addr constant [4 x i8] c"mio\00", align 1
@.str.297 = private unnamed_addr constant [5 x i8] c"nand\00", align 1
@.str.298 = private unnamed_addr constant [9 x i8] c"nand_alt\00", align 1
@.str.299 = private unnamed_addr constant [4 x i8] c"owr\00", align 1
@.str.300 = private unnamed_addr constant [5 x i8] c"pcie\00", align 1
@.str.301 = private unnamed_addr constant [5 x i8] c"pwm0\00", align 1
@.str.302 = private unnamed_addr constant [5 x i8] c"pwm1\00", align 1
@.str.303 = private unnamed_addr constant [5 x i8] c"pwm2\00", align 1
@.str.304 = private unnamed_addr constant [5 x i8] c"pwm3\00", align 1
@.str.305 = private unnamed_addr constant [10 x i8] c"pwr_int_n\00", align 1
@.str.306 = private unnamed_addr constant [6 x i8] c"rsvd1\00", align 1
@.str.307 = private unnamed_addr constant [6 x i8] c"rsvd2\00", align 1
@.str.308 = private unnamed_addr constant [6 x i8] c"rsvd3\00", align 1
@.str.309 = private unnamed_addr constant [6 x i8] c"rsvd4\00", align 1
@.str.310 = private unnamed_addr constant [5 x i8] c"rtck\00", align 1
@.str.311 = private unnamed_addr constant [5 x i8] c"sata\00", align 1
@.str.312 = private unnamed_addr constant [7 x i8] c"sdmmc1\00", align 1
@.str.313 = private unnamed_addr constant [7 x i8] c"sdmmc2\00", align 1
@.str.314 = private unnamed_addr constant [7 x i8] c"sdmmc3\00", align 1
@.str.315 = private unnamed_addr constant [7 x i8] c"sdmmc4\00", align 1
@.str.316 = private unnamed_addr constant [6 x i8] c"spdif\00", align 1
@.str.317 = private unnamed_addr constant [5 x i8] c"spi1\00", align 1
@.str.318 = private unnamed_addr constant [5 x i8] c"spi2\00", align 1
@.str.319 = private unnamed_addr constant [9 x i8] c"spi2_alt\00", align 1
@.str.320 = private unnamed_addr constant [5 x i8] c"spi3\00", align 1
@.str.321 = private unnamed_addr constant [5 x i8] c"spi4\00", align 1
@.str.322 = private unnamed_addr constant [5 x i8] c"spi5\00", align 1
@.str.323 = private unnamed_addr constant [5 x i8] c"spi6\00", align 1
@.str.324 = private unnamed_addr constant [7 x i8] c"sysclk\00", align 1
@.str.325 = private unnamed_addr constant [5 x i8] c"test\00", align 1
@.str.326 = private unnamed_addr constant [6 x i8] c"trace\00", align 1
@.str.327 = private unnamed_addr constant [6 x i8] c"uarta\00", align 1
@.str.328 = private unnamed_addr constant [6 x i8] c"uartb\00", align 1
@.str.329 = private unnamed_addr constant [6 x i8] c"uartc\00", align 1
@.str.330 = private unnamed_addr constant [6 x i8] c"uartd\00", align 1
@.str.331 = private unnamed_addr constant [6 x i8] c"uarte\00", align 1
@.str.332 = private unnamed_addr constant [5 x i8] c"ulpi\00", align 1
@.str.333 = private unnamed_addr constant [5 x i8] c"vgp1\00", align 1
@.str.334 = private unnamed_addr constant [5 x i8] c"vgp2\00", align 1
@.str.335 = private unnamed_addr constant [5 x i8] c"vgp3\00", align 1
@.str.336 = private unnamed_addr constant [5 x i8] c"vgp4\00", align 1
@.str.337 = private unnamed_addr constant [5 x i8] c"vgp5\00", align 1
@.str.338 = private unnamed_addr constant [5 x i8] c"vgp6\00", align 1
@.str.339 = private unnamed_addr constant [3 x i8] c"vi\00", align 1
@.str.340 = private unnamed_addr constant [8 x i8] c"vi_alt1\00", align 1
@.str.341 = private unnamed_addr constant [8 x i8] c"vi_alt2\00", align 1
@.str.342 = private unnamed_addr constant [8 x i8] c"vi_alt3\00", align 1
@.str.343 = private unnamed_addr constant [16 x i8] c"clk_32k_out_pa0\00", align 1
@clk_32k_out_pa0_pins = internal constant [1 x i32] zeroinitializer, align 4
@.str.344 = private unnamed_addr constant [16 x i8] c"uart3_cts_n_pa1\00", align 1
@uart3_cts_n_pa1_pins = internal constant [1 x i32] [i32 1], align 4
@.str.345 = private unnamed_addr constant [12 x i8] c"dap2_fs_pa2\00", align 1
@dap2_fs_pa2_pins = internal constant [1 x i32] [i32 2], align 4
@.str.346 = private unnamed_addr constant [14 x i8] c"dap2_sclk_pa3\00", align 1
@dap2_sclk_pa3_pins = internal constant [1 x i32] [i32 3], align 4
@.str.347 = private unnamed_addr constant [13 x i8] c"dap2_din_pa4\00", align 1
@dap2_din_pa4_pins = internal constant [1 x i32] [i32 4], align 4
@.str.348 = private unnamed_addr constant [14 x i8] c"dap2_dout_pa5\00", align 1
@dap2_dout_pa5_pins = internal constant [1 x i32] [i32 5], align 4
@.str.349 = private unnamed_addr constant [15 x i8] c"sdmmc3_clk_pa6\00", align 1
@sdmmc3_clk_pa6_pins = internal constant [1 x i32] [i32 6], align 4
@.str.350 = private unnamed_addr constant [15 x i8] c"sdmmc3_cmd_pa7\00", align 1
@sdmmc3_cmd_pa7_pins = internal constant [1 x i32] [i32 7], align 4
@.str.351 = private unnamed_addr constant [12 x i8] c"gmi_a17_pb0\00", align 1
@gmi_a17_pb0_pins = internal constant [1 x i32] [i32 8], align 4
@.str.352 = private unnamed_addr constant [12 x i8] c"gmi_a18_pb1\00", align 1
@gmi_a18_pb1_pins = internal constant [1 x i32] [i32 9], align 4
@.str.353 = private unnamed_addr constant [13 x i8] c"lcd_pwr0_pb2\00", align 1
@lcd_pwr0_pb2_pins = internal constant [1 x i32] [i32 10], align 4
@.str.354 = private unnamed_addr constant [13 x i8] c"lcd_pclk_pb3\00", align 1
@lcd_pclk_pb3_pins = internal constant [1 x i32] [i32 11], align 4
@.str.355 = private unnamed_addr constant [16 x i8] c"sdmmc3_dat3_pb4\00", align 1
@sdmmc3_dat3_pb4_pins = internal constant [1 x i32] [i32 12], align 4
@.str.356 = private unnamed_addr constant [16 x i8] c"sdmmc3_dat2_pb5\00", align 1
@sdmmc3_dat2_pb5_pins = internal constant [1 x i32] [i32 13], align 4
@.str.357 = private unnamed_addr constant [16 x i8] c"sdmmc3_dat1_pb6\00", align 1
@sdmmc3_dat1_pb6_pins = internal constant [1 x i32] [i32 14], align 4
@.str.358 = private unnamed_addr constant [16 x i8] c"sdmmc3_dat0_pb7\00", align 1
@sdmmc3_dat0_pb7_pins = internal constant [1 x i32] [i32 15], align 4
@.str.359 = private unnamed_addr constant [16 x i8] c"uart3_rts_n_pc0\00", align 1
@uart3_rts_n_pc0_pins = internal constant [1 x i32] [i32 16], align 4
@.str.360 = private unnamed_addr constant [13 x i8] c"lcd_pwr1_pc1\00", align 1
@lcd_pwr1_pc1_pins = internal constant [1 x i32] [i32 17], align 4
@.str.361 = private unnamed_addr constant [14 x i8] c"uart2_txd_pc2\00", align 1
@uart2_txd_pc2_pins = internal constant [1 x i32] [i32 18], align 4
@.str.362 = private unnamed_addr constant [14 x i8] c"uart2_rxd_pc3\00", align 1
@uart2_rxd_pc3_pins = internal constant [1 x i32] [i32 19], align 4
@.str.363 = private unnamed_addr constant [17 x i8] c"gen1_i2c_scl_pc4\00", align 1
@gen1_i2c_scl_pc4_pins = internal constant [1 x i32] [i32 20], align 4
@.str.364 = private unnamed_addr constant [17 x i8] c"gen1_i2c_sda_pc5\00", align 1
@gen1_i2c_sda_pc5_pins = internal constant [1 x i32] [i32 21], align 4
@.str.365 = private unnamed_addr constant [13 x i8] c"lcd_pwr2_pc6\00", align 1
@lcd_pwr2_pc6_pins = internal constant [1 x i32] [i32 22], align 4
@.str.366 = private unnamed_addr constant [13 x i8] c"gmi_wp_n_pc7\00", align 1
@gmi_wp_n_pc7_pins = internal constant [1 x i32] [i32 23], align 4
@.str.367 = private unnamed_addr constant [16 x i8] c"sdmmc3_dat5_pd0\00", align 1
@sdmmc3_dat5_pd0_pins = internal constant [1 x i32] [i32 24], align 4
@.str.368 = private unnamed_addr constant [16 x i8] c"sdmmc3_dat4_pd1\00", align 1
@sdmmc3_dat4_pd1_pins = internal constant [1 x i32] [i32 25], align 4
@.str.369 = private unnamed_addr constant [12 x i8] c"lcd_dc1_pd2\00", align 1
@lcd_dc1_pd2_pins = internal constant [1 x i32] [i32 26], align 4
@.str.370 = private unnamed_addr constant [16 x i8] c"sdmmc3_dat6_pd3\00", align 1
@sdmmc3_dat6_pd3_pins = internal constant [1 x i32] [i32 27], align 4
@.str.371 = private unnamed_addr constant [16 x i8] c"sdmmc3_dat7_pd4\00", align 1
@sdmmc3_dat7_pd4_pins = internal constant [1 x i32] [i32 28], align 4
@.str.372 = private unnamed_addr constant [10 x i8] c"vi_d1_pd5\00", align 1
@vi_d1_pd5_pins = internal constant [1 x i32] [i32 29], align 4
@.str.373 = private unnamed_addr constant [13 x i8] c"vi_vsync_pd6\00", align 1
@vi_vsync_pd6_pins = internal constant [1 x i32] [i32 30], align 4
@.str.374 = private unnamed_addr constant [13 x i8] c"vi_hsync_pd7\00", align 1
@vi_hsync_pd7_pins = internal constant [1 x i32] [i32 31], align 4
@.str.375 = private unnamed_addr constant [11 x i8] c"lcd_d0_pe0\00", align 1
@lcd_d0_pe0_pins = internal constant [1 x i32] [i32 32], align 4
@.str.376 = private unnamed_addr constant [11 x i8] c"lcd_d1_pe1\00", align 1
@lcd_d1_pe1_pins = internal constant [1 x i32] [i32 33], align 4
@.str.377 = private unnamed_addr constant [11 x i8] c"lcd_d2_pe2\00", align 1
@lcd_d2_pe2_pins = internal constant [1 x i32] [i32 34], align 4
@.str.378 = private unnamed_addr constant [11 x i8] c"lcd_d3_pe3\00", align 1
@lcd_d3_pe3_pins = internal constant [1 x i32] [i32 35], align 4
@.str.379 = private unnamed_addr constant [11 x i8] c"lcd_d4_pe4\00", align 1
@lcd_d4_pe4_pins = internal constant [1 x i32] [i32 36], align 4
@.str.380 = private unnamed_addr constant [11 x i8] c"lcd_d5_pe5\00", align 1
@lcd_d5_pe5_pins = internal constant [1 x i32] [i32 37], align 4
@.str.381 = private unnamed_addr constant [11 x i8] c"lcd_d6_pe6\00", align 1
@lcd_d6_pe6_pins = internal constant [1 x i32] [i32 38], align 4
@.str.382 = private unnamed_addr constant [11 x i8] c"lcd_d7_pe7\00", align 1
@lcd_d7_pe7_pins = internal constant [1 x i32] [i32 39], align 4
@.str.383 = private unnamed_addr constant [11 x i8] c"lcd_d8_pf0\00", align 1
@lcd_d8_pf0_pins = internal constant [1 x i32] [i32 40], align 4
@.str.384 = private unnamed_addr constant [11 x i8] c"lcd_d9_pf1\00", align 1
@lcd_d9_pf1_pins = internal constant [1 x i32] [i32 41], align 4
@.str.385 = private unnamed_addr constant [12 x i8] c"lcd_d10_pf2\00", align 1
@lcd_d10_pf2_pins = internal constant [1 x i32] [i32 42], align 4
@.str.386 = private unnamed_addr constant [12 x i8] c"lcd_d11_pf3\00", align 1
@lcd_d11_pf3_pins = internal constant [1 x i32] [i32 43], align 4
@.str.387 = private unnamed_addr constant [12 x i8] c"lcd_d12_pf4\00", align 1
@lcd_d12_pf4_pins = internal constant [1 x i32] [i32 44], align 4
@.str.388 = private unnamed_addr constant [12 x i8] c"lcd_d13_pf5\00", align 1
@lcd_d13_pf5_pins = internal constant [1 x i32] [i32 45], align 4
@.str.389 = private unnamed_addr constant [12 x i8] c"lcd_d14_pf6\00", align 1
@lcd_d14_pf6_pins = internal constant [1 x i32] [i32 46], align 4
@.str.390 = private unnamed_addr constant [12 x i8] c"lcd_d15_pf7\00", align 1
@lcd_d15_pf7_pins = internal constant [1 x i32] [i32 47], align 4
@.str.391 = private unnamed_addr constant [12 x i8] c"gmi_ad0_pg0\00", align 1
@gmi_ad0_pg0_pins = internal constant [1 x i32] [i32 48], align 4
@.str.392 = private unnamed_addr constant [12 x i8] c"gmi_ad1_pg1\00", align 1
@gmi_ad1_pg1_pins = internal constant [1 x i32] [i32 49], align 4
@.str.393 = private unnamed_addr constant [12 x i8] c"gmi_ad2_pg2\00", align 1
@gmi_ad2_pg2_pins = internal constant [1 x i32] [i32 50], align 4
@.str.394 = private unnamed_addr constant [12 x i8] c"gmi_ad3_pg3\00", align 1
@gmi_ad3_pg3_pins = internal constant [1 x i32] [i32 51], align 4
@.str.395 = private unnamed_addr constant [12 x i8] c"gmi_ad4_pg4\00", align 1
@gmi_ad4_pg4_pins = internal constant [1 x i32] [i32 52], align 4
@.str.396 = private unnamed_addr constant [12 x i8] c"gmi_ad5_pg5\00", align 1
@gmi_ad5_pg5_pins = internal constant [1 x i32] [i32 53], align 4
@.str.397 = private unnamed_addr constant [12 x i8] c"gmi_ad6_pg6\00", align 1
@gmi_ad6_pg6_pins = internal constant [1 x i32] [i32 54], align 4
@.str.398 = private unnamed_addr constant [12 x i8] c"gmi_ad7_pg7\00", align 1
@gmi_ad7_pg7_pins = internal constant [1 x i32] [i32 55], align 4
@.str.399 = private unnamed_addr constant [12 x i8] c"gmi_ad8_ph0\00", align 1
@gmi_ad8_ph0_pins = internal constant [1 x i32] [i32 56], align 4
@.str.400 = private unnamed_addr constant [12 x i8] c"gmi_ad9_ph1\00", align 1
@gmi_ad9_ph1_pins = internal constant [1 x i32] [i32 57], align 4
@.str.401 = private unnamed_addr constant [13 x i8] c"gmi_ad10_ph2\00", align 1
@gmi_ad10_ph2_pins = internal constant [1 x i32] [i32 58], align 4
@.str.402 = private unnamed_addr constant [13 x i8] c"gmi_ad11_ph3\00", align 1
@gmi_ad11_ph3_pins = internal constant [1 x i32] [i32 59], align 4
@.str.403 = private unnamed_addr constant [13 x i8] c"gmi_ad12_ph4\00", align 1
@gmi_ad12_ph4_pins = internal constant [1 x i32] [i32 60], align 4
@.str.404 = private unnamed_addr constant [13 x i8] c"gmi_ad13_ph5\00", align 1
@gmi_ad13_ph5_pins = internal constant [1 x i32] [i32 61], align 4
@.str.405 = private unnamed_addr constant [13 x i8] c"gmi_ad14_ph6\00", align 1
@gmi_ad14_ph6_pins = internal constant [1 x i32] [i32 62], align 4
@.str.406 = private unnamed_addr constant [13 x i8] c"gmi_ad15_ph7\00", align 1
@gmi_ad15_ph7_pins = internal constant [1 x i32] [i32 63], align 4
@.str.407 = private unnamed_addr constant [13 x i8] c"gmi_wr_n_pi0\00", align 1
@gmi_wr_n_pi0_pins = internal constant [1 x i32] [i32 64], align 4
@.str.408 = private unnamed_addr constant [13 x i8] c"gmi_oe_n_pi1\00", align 1
@gmi_oe_n_pi1_pins = internal constant [1 x i32] [i32 65], align 4
@.str.409 = private unnamed_addr constant [12 x i8] c"gmi_dqs_pi2\00", align 1
@gmi_dqs_pi2_pins = internal constant [1 x i32] [i32 66], align 4
@.str.410 = private unnamed_addr constant [14 x i8] c"gmi_cs6_n_pi3\00", align 1
@gmi_cs6_n_pi3_pins = internal constant [1 x i32] [i32 67], align 4
@.str.411 = private unnamed_addr constant [14 x i8] c"gmi_rst_n_pi4\00", align 1
@gmi_rst_n_pi4_pins = internal constant [1 x i32] [i32 68], align 4
@.str.412 = private unnamed_addr constant [14 x i8] c"gmi_iordy_pi5\00", align 1
@gmi_iordy_pi5_pins = internal constant [1 x i32] [i32 69], align 4
@.str.413 = private unnamed_addr constant [14 x i8] c"gmi_cs7_n_pi6\00", align 1
@gmi_cs7_n_pi6_pins = internal constant [1 x i32] [i32 70], align 4
@.str.414 = private unnamed_addr constant [13 x i8] c"gmi_wait_pi7\00", align 1
@gmi_wait_pi7_pins = internal constant [1 x i32] [i32 71], align 4
@.str.415 = private unnamed_addr constant [14 x i8] c"gmi_cs0_n_pj0\00", align 1
@gmi_cs0_n_pj0_pins = internal constant [1 x i32] [i32 72], align 4
@.str.416 = private unnamed_addr constant [11 x i8] c"lcd_de_pj1\00", align 1
@lcd_de_pj1_pins = internal constant [1 x i32] [i32 73], align 4
@.str.417 = private unnamed_addr constant [14 x i8] c"gmi_cs1_n_pj2\00", align 1
@gmi_cs1_n_pj2_pins = internal constant [1 x i32] [i32 74], align 4
@.str.418 = private unnamed_addr constant [14 x i8] c"lcd_hsync_pj3\00", align 1
@lcd_hsync_pj3_pins = internal constant [1 x i32] [i32 75], align 4
@.str.419 = private unnamed_addr constant [14 x i8] c"lcd_vsync_pj4\00", align 1
@lcd_vsync_pj4_pins = internal constant [1 x i32] [i32 76], align 4
@.str.420 = private unnamed_addr constant [16 x i8] c"uart2_cts_n_pj5\00", align 1
@uart2_cts_n_pj5_pins = internal constant [1 x i32] [i32 77], align 4
@.str.421 = private unnamed_addr constant [16 x i8] c"uart2_rts_n_pj6\00", align 1
@uart2_rts_n_pj6_pins = internal constant [1 x i32] [i32 78], align 4
@.str.422 = private unnamed_addr constant [12 x i8] c"gmi_a16_pj7\00", align 1
@gmi_a16_pj7_pins = internal constant [1 x i32] [i32 79], align 4
@.str.423 = private unnamed_addr constant [14 x i8] c"gmi_adv_n_pk0\00", align 1
@gmi_adv_n_pk0_pins = internal constant [1 x i32] [i32 80], align 4
@.str.424 = private unnamed_addr constant [12 x i8] c"gmi_clk_pk1\00", align 1
@gmi_clk_pk1_pins = internal constant [1 x i32] [i32 81], align 4
@.str.425 = private unnamed_addr constant [14 x i8] c"gmi_cs4_n_pk2\00", align 1
@gmi_cs4_n_pk2_pins = internal constant [1 x i32] [i32 82], align 4
@.str.426 = private unnamed_addr constant [14 x i8] c"gmi_cs2_n_pk3\00", align 1
@gmi_cs2_n_pk3_pins = internal constant [1 x i32] [i32 83], align 4
@.str.427 = private unnamed_addr constant [14 x i8] c"gmi_cs3_n_pk4\00", align 1
@gmi_cs3_n_pk4_pins = internal constant [1 x i32] [i32 84], align 4
@.str.428 = private unnamed_addr constant [14 x i8] c"spdif_out_pk5\00", align 1
@spdif_out_pk5_pins = internal constant [1 x i32] [i32 85], align 4
@.str.429 = private unnamed_addr constant [13 x i8] c"spdif_in_pk6\00", align 1
@spdif_in_pk6_pins = internal constant [1 x i32] [i32 86], align 4
@.str.430 = private unnamed_addr constant [12 x i8] c"gmi_a19_pk7\00", align 1
@gmi_a19_pk7_pins = internal constant [1 x i32] [i32 87], align 4
@.str.431 = private unnamed_addr constant [10 x i8] c"vi_d2_pl0\00", align 1
@vi_d2_pl0_pins = internal constant [1 x i32] [i32 88], align 4
@.str.432 = private unnamed_addr constant [10 x i8] c"vi_d3_pl1\00", align 1
@vi_d3_pl1_pins = internal constant [1 x i32] [i32 89], align 4
@.str.433 = private unnamed_addr constant [10 x i8] c"vi_d4_pl2\00", align 1
@vi_d4_pl2_pins = internal constant [1 x i32] [i32 90], align 4
@.str.434 = private unnamed_addr constant [10 x i8] c"vi_d5_pl3\00", align 1
@vi_d5_pl3_pins = internal constant [1 x i32] [i32 91], align 4
@.str.435 = private unnamed_addr constant [10 x i8] c"vi_d6_pl4\00", align 1
@vi_d6_pl4_pins = internal constant [1 x i32] [i32 92], align 4
@.str.436 = private unnamed_addr constant [10 x i8] c"vi_d7_pl5\00", align 1
@vi_d7_pl5_pins = internal constant [1 x i32] [i32 93], align 4
@.str.437 = private unnamed_addr constant [10 x i8] c"vi_d8_pl6\00", align 1
@vi_d8_pl6_pins = internal constant [1 x i32] [i32 94], align 4
@.str.438 = private unnamed_addr constant [10 x i8] c"vi_d9_pl7\00", align 1
@vi_d9_pl7_pins = internal constant [1 x i32] [i32 95], align 4
@.str.439 = private unnamed_addr constant [12 x i8] c"lcd_d16_pm0\00", align 1
@lcd_d16_pm0_pins = internal constant [1 x i32] [i32 96], align 4
@.str.440 = private unnamed_addr constant [12 x i8] c"lcd_d17_pm1\00", align 1
@lcd_d17_pm1_pins = internal constant [1 x i32] [i32 97], align 4
@.str.441 = private unnamed_addr constant [12 x i8] c"lcd_d18_pm2\00", align 1
@lcd_d18_pm2_pins = internal constant [1 x i32] [i32 98], align 4
@.str.442 = private unnamed_addr constant [12 x i8] c"lcd_d19_pm3\00", align 1
@lcd_d19_pm3_pins = internal constant [1 x i32] [i32 99], align 4
@.str.443 = private unnamed_addr constant [12 x i8] c"lcd_d20_pm4\00", align 1
@lcd_d20_pm4_pins = internal constant [1 x i32] [i32 100], align 4
@.str.444 = private unnamed_addr constant [12 x i8] c"lcd_d21_pm5\00", align 1
@lcd_d21_pm5_pins = internal constant [1 x i32] [i32 101], align 4
@.str.445 = private unnamed_addr constant [12 x i8] c"lcd_d22_pm6\00", align 1
@lcd_d22_pm6_pins = internal constant [1 x i32] [i32 102], align 4
@.str.446 = private unnamed_addr constant [12 x i8] c"lcd_d23_pm7\00", align 1
@lcd_d23_pm7_pins = internal constant [1 x i32] [i32 103], align 4
@.str.447 = private unnamed_addr constant [12 x i8] c"dap1_fs_pn0\00", align 1
@dap1_fs_pn0_pins = internal constant [1 x i32] [i32 104], align 4
@.str.448 = private unnamed_addr constant [13 x i8] c"dap1_din_pn1\00", align 1
@dap1_din_pn1_pins = internal constant [1 x i32] [i32 105], align 4
@.str.449 = private unnamed_addr constant [14 x i8] c"dap1_dout_pn2\00", align 1
@dap1_dout_pn2_pins = internal constant [1 x i32] [i32 106], align 4
@.str.450 = private unnamed_addr constant [14 x i8] c"dap1_sclk_pn3\00", align 1
@dap1_sclk_pn3_pins = internal constant [1 x i32] [i32 107], align 4
@.str.451 = private unnamed_addr constant [14 x i8] c"lcd_cs0_n_pn4\00", align 1
@lcd_cs0_n_pn4_pins = internal constant [1 x i32] [i32 108], align 4
@.str.452 = private unnamed_addr constant [14 x i8] c"lcd_sdout_pn5\00", align 1
@lcd_sdout_pn5_pins = internal constant [1 x i32] [i32 109], align 4
@.str.453 = private unnamed_addr constant [12 x i8] c"lcd_dc0_pn6\00", align 1
@lcd_dc0_pn6_pins = internal constant [1 x i32] [i32 110], align 4
@.str.454 = private unnamed_addr constant [13 x i8] c"hdmi_int_pn7\00", align 1
@hdmi_int_pn7_pins = internal constant [1 x i32] [i32 111], align 4
@.str.455 = private unnamed_addr constant [15 x i8] c"ulpi_data7_po0\00", align 1
@ulpi_data7_po0_pins = internal constant [1 x i32] [i32 112], align 4
@.str.456 = private unnamed_addr constant [15 x i8] c"ulpi_data0_po1\00", align 1
@ulpi_data0_po1_pins = internal constant [1 x i32] [i32 113], align 4
@.str.457 = private unnamed_addr constant [15 x i8] c"ulpi_data1_po2\00", align 1
@ulpi_data1_po2_pins = internal constant [1 x i32] [i32 114], align 4
@.str.458 = private unnamed_addr constant [15 x i8] c"ulpi_data2_po3\00", align 1
@ulpi_data2_po3_pins = internal constant [1 x i32] [i32 115], align 4
@.str.459 = private unnamed_addr constant [15 x i8] c"ulpi_data3_po4\00", align 1
@ulpi_data3_po4_pins = internal constant [1 x i32] [i32 116], align 4
@.str.460 = private unnamed_addr constant [15 x i8] c"ulpi_data4_po5\00", align 1
@ulpi_data4_po5_pins = internal constant [1 x i32] [i32 117], align 4
@.str.461 = private unnamed_addr constant [15 x i8] c"ulpi_data5_po6\00", align 1
@ulpi_data5_po6_pins = internal constant [1 x i32] [i32 118], align 4
@.str.462 = private unnamed_addr constant [15 x i8] c"ulpi_data6_po7\00", align 1
@ulpi_data6_po7_pins = internal constant [1 x i32] [i32 119], align 4
@.str.463 = private unnamed_addr constant [12 x i8] c"dap3_fs_pp0\00", align 1
@dap3_fs_pp0_pins = internal constant [1 x i32] [i32 120], align 4
@.str.464 = private unnamed_addr constant [13 x i8] c"dap3_din_pp1\00", align 1
@dap3_din_pp1_pins = internal constant [1 x i32] [i32 121], align 4
@.str.465 = private unnamed_addr constant [14 x i8] c"dap3_dout_pp2\00", align 1
@dap3_dout_pp2_pins = internal constant [1 x i32] [i32 122], align 4
@.str.466 = private unnamed_addr constant [14 x i8] c"dap3_sclk_pp3\00", align 1
@dap3_sclk_pp3_pins = internal constant [1 x i32] [i32 123], align 4
@.str.467 = private unnamed_addr constant [12 x i8] c"dap4_fs_pp4\00", align 1
@dap4_fs_pp4_pins = internal constant [1 x i32] [i32 124], align 4
@.str.468 = private unnamed_addr constant [13 x i8] c"dap4_din_pp5\00", align 1
@dap4_din_pp5_pins = internal constant [1 x i32] [i32 125], align 4
@.str.469 = private unnamed_addr constant [14 x i8] c"dap4_dout_pp6\00", align 1
@dap4_dout_pp6_pins = internal constant [1 x i32] [i32 126], align 4
@.str.470 = private unnamed_addr constant [14 x i8] c"dap4_sclk_pp7\00", align 1
@dap4_sclk_pp7_pins = internal constant [1 x i32] [i32 127], align 4
@.str.471 = private unnamed_addr constant [12 x i8] c"kb_col0_pq0\00", align 1
@kb_col0_pq0_pins = internal constant [1 x i32] [i32 128], align 4
@.str.472 = private unnamed_addr constant [12 x i8] c"kb_col1_pq1\00", align 1
@kb_col1_pq1_pins = internal constant [1 x i32] [i32 129], align 4
@.str.473 = private unnamed_addr constant [12 x i8] c"kb_col2_pq2\00", align 1
@kb_col2_pq2_pins = internal constant [1 x i32] [i32 130], align 4
@.str.474 = private unnamed_addr constant [12 x i8] c"kb_col3_pq3\00", align 1
@kb_col3_pq3_pins = internal constant [1 x i32] [i32 131], align 4
@.str.475 = private unnamed_addr constant [12 x i8] c"kb_col4_pq4\00", align 1
@kb_col4_pq4_pins = internal constant [1 x i32] [i32 132], align 4
@.str.476 = private unnamed_addr constant [12 x i8] c"kb_col5_pq5\00", align 1
@kb_col5_pq5_pins = internal constant [1 x i32] [i32 133], align 4
@.str.477 = private unnamed_addr constant [12 x i8] c"kb_col6_pq6\00", align 1
@kb_col6_pq6_pins = internal constant [1 x i32] [i32 134], align 4
@.str.478 = private unnamed_addr constant [12 x i8] c"kb_col7_pq7\00", align 1
@kb_col7_pq7_pins = internal constant [1 x i32] [i32 135], align 4
@.str.479 = private unnamed_addr constant [12 x i8] c"kb_row0_pr0\00", align 1
@kb_row0_pr0_pins = internal constant [1 x i32] [i32 136], align 4
@.str.480 = private unnamed_addr constant [12 x i8] c"kb_row1_pr1\00", align 1
@kb_row1_pr1_pins = internal constant [1 x i32] [i32 137], align 4
@.str.481 = private unnamed_addr constant [12 x i8] c"kb_row2_pr2\00", align 1
@kb_row2_pr2_pins = internal constant [1 x i32] [i32 138], align 4
@.str.482 = private unnamed_addr constant [12 x i8] c"kb_row3_pr3\00", align 1
@kb_row3_pr3_pins = internal constant [1 x i32] [i32 139], align 4
@.str.483 = private unnamed_addr constant [12 x i8] c"kb_row4_pr4\00", align 1
@kb_row4_pr4_pins = internal constant [1 x i32] [i32 140], align 4
@.str.484 = private unnamed_addr constant [12 x i8] c"kb_row5_pr5\00", align 1
@kb_row5_pr5_pins = internal constant [1 x i32] [i32 141], align 4
@.str.485 = private unnamed_addr constant [12 x i8] c"kb_row6_pr6\00", align 1
@kb_row6_pr6_pins = internal constant [1 x i32] [i32 142], align 4
@.str.486 = private unnamed_addr constant [12 x i8] c"kb_row7_pr7\00", align 1
@kb_row7_pr7_pins = internal constant [1 x i32] [i32 143], align 4
@.str.487 = private unnamed_addr constant [12 x i8] c"kb_row8_ps0\00", align 1
@kb_row8_ps0_pins = internal constant [1 x i32] [i32 144], align 4
@.str.488 = private unnamed_addr constant [12 x i8] c"kb_row9_ps1\00", align 1
@kb_row9_ps1_pins = internal constant [1 x i32] [i32 145], align 4
@.str.489 = private unnamed_addr constant [13 x i8] c"kb_row10_ps2\00", align 1
@kb_row10_ps2_pins = internal constant [1 x i32] [i32 146], align 4
@.str.490 = private unnamed_addr constant [13 x i8] c"kb_row11_ps3\00", align 1
@kb_row11_ps3_pins = internal constant [1 x i32] [i32 147], align 4
@.str.491 = private unnamed_addr constant [13 x i8] c"kb_row12_ps4\00", align 1
@kb_row12_ps4_pins = internal constant [1 x i32] [i32 148], align 4
@.str.492 = private unnamed_addr constant [13 x i8] c"kb_row13_ps5\00", align 1
@kb_row13_ps5_pins = internal constant [1 x i32] [i32 149], align 4
@.str.493 = private unnamed_addr constant [13 x i8] c"kb_row14_ps6\00", align 1
@kb_row14_ps6_pins = internal constant [1 x i32] [i32 150], align 4
@.str.494 = private unnamed_addr constant [13 x i8] c"kb_row15_ps7\00", align 1
@kb_row15_ps7_pins = internal constant [1 x i32] [i32 151], align 4
@.str.495 = private unnamed_addr constant [12 x i8] c"vi_pclk_pt0\00", align 1
@vi_pclk_pt0_pins = internal constant [1 x i32] [i32 152], align 4
@.str.496 = private unnamed_addr constant [12 x i8] c"vi_mclk_pt1\00", align 1
@vi_mclk_pt1_pins = internal constant [1 x i32] [i32 153], align 4
@.str.497 = private unnamed_addr constant [11 x i8] c"vi_d10_pt2\00", align 1
@vi_d10_pt2_pins = internal constant [1 x i32] [i32 154], align 4
@.str.498 = private unnamed_addr constant [11 x i8] c"vi_d11_pt3\00", align 1
@vi_d11_pt3_pins = internal constant [1 x i32] [i32 155], align 4
@.str.499 = private unnamed_addr constant [10 x i8] c"vi_d0_pt4\00", align 1
@vi_d0_pt4_pins = internal constant [1 x i32] [i32 156], align 4
@.str.500 = private unnamed_addr constant [17 x i8] c"gen2_i2c_scl_pt5\00", align 1
@gen2_i2c_scl_pt5_pins = internal constant [1 x i32] [i32 157], align 4
@.str.501 = private unnamed_addr constant [17 x i8] c"gen2_i2c_sda_pt6\00", align 1
@gen2_i2c_sda_pt6_pins = internal constant [1 x i32] [i32 158], align 4
@.str.502 = private unnamed_addr constant [15 x i8] c"sdmmc4_cmd_pt7\00", align 1
@sdmmc4_cmd_pt7_pins = internal constant [1 x i32] [i32 159], align 4
@.str.503 = private unnamed_addr constant [4 x i8] c"pu0\00", align 1
@pu0_pins = internal constant [1 x i32] [i32 160], align 4
@.str.504 = private unnamed_addr constant [4 x i8] c"pu1\00", align 1
@pu1_pins = internal constant [1 x i32] [i32 161], align 4
@.str.505 = private unnamed_addr constant [4 x i8] c"pu2\00", align 1
@pu2_pins = internal constant [1 x i32] [i32 162], align 4
@.str.506 = private unnamed_addr constant [4 x i8] c"pu3\00", align 1
@pu3_pins = internal constant [1 x i32] [i32 163], align 4
@.str.507 = private unnamed_addr constant [4 x i8] c"pu4\00", align 1
@pu4_pins = internal constant [1 x i32] [i32 164], align 4
@.str.508 = private unnamed_addr constant [4 x i8] c"pu5\00", align 1
@pu5_pins = internal constant [1 x i32] [i32 165], align 4
@.str.509 = private unnamed_addr constant [4 x i8] c"pu6\00", align 1
@pu6_pins = internal constant [1 x i32] [i32 166], align 4
@.str.510 = private unnamed_addr constant [14 x i8] c"jtag_rtck_pu7\00", align 1
@jtag_rtck_pu7_pins = internal constant [1 x i32] [i32 167], align 4
@.str.511 = private unnamed_addr constant [4 x i8] c"pv0\00", align 1
@pv0_pins = internal constant [1 x i32] [i32 168], align 4
@.str.512 = private unnamed_addr constant [4 x i8] c"pv1\00", align 1
@pv1_pins = internal constant [1 x i32] [i32 169], align 4
@.str.513 = private unnamed_addr constant [4 x i8] c"pv2\00", align 1
@pv2_pins = internal constant [1 x i32] [i32 170], align 4
@.str.514 = private unnamed_addr constant [4 x i8] c"pv3\00", align 1
@pv3_pins = internal constant [1 x i32] [i32 171], align 4
@.str.515 = private unnamed_addr constant [12 x i8] c"ddc_scl_pv4\00", align 1
@ddc_scl_pv4_pins = internal constant [1 x i32] [i32 172], align 4
@.str.516 = private unnamed_addr constant [12 x i8] c"ddc_sda_pv5\00", align 1
@ddc_sda_pv5_pins = internal constant [1 x i32] [i32 173], align 4
@.str.517 = private unnamed_addr constant [14 x i8] c"crt_hsync_pv6\00", align 1
@crt_hsync_pv6_pins = internal constant [1 x i32] [i32 174], align 4
@.str.518 = private unnamed_addr constant [14 x i8] c"crt_vsync_pv7\00", align 1
@crt_vsync_pv7_pins = internal constant [1 x i32] [i32 175], align 4
@.str.519 = private unnamed_addr constant [14 x i8] c"lcd_cs1_n_pw0\00", align 1
@lcd_cs1_n_pw0_pins = internal constant [1 x i32] [i32 176], align 4
@.str.520 = private unnamed_addr constant [11 x i8] c"lcd_m1_pw1\00", align 1
@lcd_m1_pw1_pins = internal constant [1 x i32] [i32 177], align 4
@.str.521 = private unnamed_addr constant [15 x i8] c"spi2_cs1_n_pw2\00", align 1
@spi2_cs1_n_pw2_pins = internal constant [1 x i32] [i32 178], align 4
@.str.522 = private unnamed_addr constant [15 x i8] c"spi2_cs2_n_pw3\00", align 1
@spi2_cs2_n_pw3_pins = internal constant [1 x i32] [i32 179], align 4
@.str.523 = private unnamed_addr constant [13 x i8] c"clk1_out_pw4\00", align 1
@clk1_out_pw4_pins = internal constant [1 x i32] [i32 180], align 4
@.str.524 = private unnamed_addr constant [13 x i8] c"clk2_out_pw5\00", align 1
@clk2_out_pw5_pins = internal constant [1 x i32] [i32 181], align 4
@.str.525 = private unnamed_addr constant [14 x i8] c"uart3_txd_pw6\00", align 1
@uart3_txd_pw6_pins = internal constant [1 x i32] [i32 182], align 4
@.str.526 = private unnamed_addr constant [14 x i8] c"uart3_rxd_pw7\00", align 1
@uart3_rxd_pw7_pins = internal constant [1 x i32] [i32 183], align 4
@.str.527 = private unnamed_addr constant [14 x i8] c"spi2_mosi_px0\00", align 1
@spi2_mosi_px0_pins = internal constant [1 x i32] [i32 184], align 4
@.str.528 = private unnamed_addr constant [14 x i8] c"spi2_miso_px1\00", align 1
@spi2_miso_px1_pins = internal constant [1 x i32] [i32 185], align 4
@.str.529 = private unnamed_addr constant [13 x i8] c"spi2_sck_px2\00", align 1
@spi2_sck_px2_pins = internal constant [1 x i32] [i32 186], align 4
@.str.530 = private unnamed_addr constant [15 x i8] c"spi2_cs0_n_px3\00", align 1
@spi2_cs0_n_px3_pins = internal constant [1 x i32] [i32 187], align 4
@.str.531 = private unnamed_addr constant [14 x i8] c"spi1_mosi_px4\00", align 1
@spi1_mosi_px4_pins = internal constant [1 x i32] [i32 188], align 4
@.str.532 = private unnamed_addr constant [13 x i8] c"spi1_sck_px5\00", align 1
@spi1_sck_px5_pins = internal constant [1 x i32] [i32 189], align 4
@.str.533 = private unnamed_addr constant [15 x i8] c"spi1_cs0_n_px6\00", align 1
@spi1_cs0_n_px6_pins = internal constant [1 x i32] [i32 190], align 4
@.str.534 = private unnamed_addr constant [14 x i8] c"spi1_miso_px7\00", align 1
@spi1_miso_px7_pins = internal constant [1 x i32] [i32 191], align 4
@.str.535 = private unnamed_addr constant [13 x i8] c"ulpi_clk_py0\00", align 1
@ulpi_clk_py0_pins = internal constant [1 x i32] [i32 192], align 4
@.str.536 = private unnamed_addr constant [13 x i8] c"ulpi_dir_py1\00", align 1
@ulpi_dir_py1_pins = internal constant [1 x i32] [i32 193], align 4
@.str.537 = private unnamed_addr constant [13 x i8] c"ulpi_nxt_py2\00", align 1
@ulpi_nxt_py2_pins = internal constant [1 x i32] [i32 194], align 4
@.str.538 = private unnamed_addr constant [13 x i8] c"ulpi_stp_py3\00", align 1
@ulpi_stp_py3_pins = internal constant [1 x i32] [i32 195], align 4
@.str.539 = private unnamed_addr constant [16 x i8] c"sdmmc1_dat3_py4\00", align 1
@sdmmc1_dat3_py4_pins = internal constant [1 x i32] [i32 196], align 4
@.str.540 = private unnamed_addr constant [16 x i8] c"sdmmc1_dat2_py5\00", align 1
@sdmmc1_dat2_py5_pins = internal constant [1 x i32] [i32 197], align 4
@.str.541 = private unnamed_addr constant [16 x i8] c"sdmmc1_dat1_py6\00", align 1
@sdmmc1_dat1_py6_pins = internal constant [1 x i32] [i32 198], align 4
@.str.542 = private unnamed_addr constant [16 x i8] c"sdmmc1_dat0_py7\00", align 1
@sdmmc1_dat0_py7_pins = internal constant [1 x i32] [i32 199], align 4
@.str.543 = private unnamed_addr constant [15 x i8] c"sdmmc1_clk_pz0\00", align 1
@sdmmc1_clk_pz0_pins = internal constant [1 x i32] [i32 200], align 4
@.str.544 = private unnamed_addr constant [15 x i8] c"sdmmc1_cmd_pz1\00", align 1
@sdmmc1_cmd_pz1_pins = internal constant [1 x i32] [i32 201], align 4
@.str.545 = private unnamed_addr constant [13 x i8] c"lcd_sdin_pz2\00", align 1
@lcd_sdin_pz2_pins = internal constant [1 x i32] [i32 202], align 4
@.str.546 = private unnamed_addr constant [13 x i8] c"lcd_wr_n_pz3\00", align 1
@lcd_wr_n_pz3_pins = internal constant [1 x i32] [i32 203], align 4
@.str.547 = private unnamed_addr constant [12 x i8] c"lcd_sck_pz4\00", align 1
@lcd_sck_pz4_pins = internal constant [1 x i32] [i32 204], align 4
@.str.548 = private unnamed_addr constant [16 x i8] c"sys_clk_req_pz5\00", align 1
@sys_clk_req_pz5_pins = internal constant [1 x i32] [i32 205], align 4
@.str.549 = private unnamed_addr constant [16 x i8] c"pwr_i2c_scl_pz6\00", align 1
@pwr_i2c_scl_pz6_pins = internal constant [1 x i32] [i32 206], align 4
@.str.550 = private unnamed_addr constant [16 x i8] c"pwr_i2c_sda_pz7\00", align 1
@pwr_i2c_sda_pz7_pins = internal constant [1 x i32] [i32 207], align 4
@.str.551 = private unnamed_addr constant [17 x i8] c"sdmmc4_dat0_paa0\00", align 1
@sdmmc4_dat0_paa0_pins = internal constant [1 x i32] [i32 208], align 4
@.str.552 = private unnamed_addr constant [17 x i8] c"sdmmc4_dat1_paa1\00", align 1
@sdmmc4_dat1_paa1_pins = internal constant [1 x i32] [i32 209], align 4
@.str.553 = private unnamed_addr constant [17 x i8] c"sdmmc4_dat2_paa2\00", align 1
@sdmmc4_dat2_paa2_pins = internal constant [1 x i32] [i32 210], align 4
@.str.554 = private unnamed_addr constant [17 x i8] c"sdmmc4_dat3_paa3\00", align 1
@sdmmc4_dat3_paa3_pins = internal constant [1 x i32] [i32 211], align 4
@.str.555 = private unnamed_addr constant [17 x i8] c"sdmmc4_dat4_paa4\00", align 1
@sdmmc4_dat4_paa4_pins = internal constant [1 x i32] [i32 212], align 4
@.str.556 = private unnamed_addr constant [17 x i8] c"sdmmc4_dat5_paa5\00", align 1
@sdmmc4_dat5_paa5_pins = internal constant [1 x i32] [i32 213], align 4
@.str.557 = private unnamed_addr constant [17 x i8] c"sdmmc4_dat6_paa6\00", align 1
@sdmmc4_dat6_paa6_pins = internal constant [1 x i32] [i32 214], align 4
@.str.558 = private unnamed_addr constant [17 x i8] c"sdmmc4_dat7_paa7\00", align 1
@sdmmc4_dat7_paa7_pins = internal constant [1 x i32] [i32 215], align 4
@.str.559 = private unnamed_addr constant [5 x i8] c"pbb0\00", align 1
@pbb0_pins = internal constant [1 x i32] [i32 216], align 4
@.str.560 = private unnamed_addr constant [17 x i8] c"cam_i2c_scl_pbb1\00", align 1
@cam_i2c_scl_pbb1_pins = internal constant [1 x i32] [i32 217], align 4
@.str.561 = private unnamed_addr constant [17 x i8] c"cam_i2c_sda_pbb2\00", align 1
@cam_i2c_sda_pbb2_pins = internal constant [1 x i32] [i32 218], align 4
@.str.562 = private unnamed_addr constant [5 x i8] c"pbb3\00", align 1
@pbb3_pins = internal constant [1 x i32] [i32 219], align 4
@.str.563 = private unnamed_addr constant [5 x i8] c"pbb4\00", align 1
@pbb4_pins = internal constant [1 x i32] [i32 220], align 4
@.str.564 = private unnamed_addr constant [5 x i8] c"pbb5\00", align 1
@pbb5_pins = internal constant [1 x i32] [i32 221], align 4
@.str.565 = private unnamed_addr constant [5 x i8] c"pbb6\00", align 1
@pbb6_pins = internal constant [1 x i32] [i32 222], align 4
@.str.566 = private unnamed_addr constant [5 x i8] c"pbb7\00", align 1
@pbb7_pins = internal constant [1 x i32] [i32 223], align 4
@.str.567 = private unnamed_addr constant [14 x i8] c"cam_mclk_pcc0\00", align 1
@cam_mclk_pcc0_pins = internal constant [1 x i32] [i32 224], align 4
@.str.568 = private unnamed_addr constant [5 x i8] c"pcc1\00", align 1
@pcc1_pins = internal constant [1 x i32] [i32 225], align 4
@.str.569 = private unnamed_addr constant [5 x i8] c"pcc2\00", align 1
@pcc2_pins = internal constant [1 x i32] [i32 226], align 4
@.str.570 = private unnamed_addr constant [18 x i8] c"sdmmc4_rst_n_pcc3\00", align 1
@sdmmc4_rst_n_pcc3_pins = internal constant [1 x i32] [i32 227], align 4
@.str.571 = private unnamed_addr constant [16 x i8] c"sdmmc4_clk_pcc4\00", align 1
@sdmmc4_clk_pcc4_pins = internal constant [1 x i32] [i32 228], align 4
@.str.572 = private unnamed_addr constant [14 x i8] c"clk2_req_pcc5\00", align 1
@clk2_req_pcc5_pins = internal constant [1 x i32] [i32 229], align 4
@.str.573 = private unnamed_addr constant [18 x i8] c"pex_l2_rst_n_pcc6\00", align 1
@pex_l2_rst_n_pcc6_pins = internal constant [1 x i32] [i32 230], align 4
@.str.574 = private unnamed_addr constant [21 x i8] c"pex_l2_clkreq_n_pcc7\00", align 1
@pex_l2_clkreq_n_pcc7_pins = internal constant [1 x i32] [i32 231], align 4
@.str.575 = private unnamed_addr constant [20 x i8] c"pex_l0_prsnt_n_pdd0\00", align 1
@pex_l0_prsnt_n_pdd0_pins = internal constant [1 x i32] [i32 232], align 4
@.str.576 = private unnamed_addr constant [18 x i8] c"pex_l0_rst_n_pdd1\00", align 1
@pex_l0_rst_n_pdd1_pins = internal constant [1 x i32] [i32 233], align 4
@.str.577 = private unnamed_addr constant [21 x i8] c"pex_l0_clkreq_n_pdd2\00", align 1
@pex_l0_clkreq_n_pdd2_pins = internal constant [1 x i32] [i32 234], align 4
@.str.578 = private unnamed_addr constant [16 x i8] c"pex_wake_n_pdd3\00", align 1
@pex_wake_n_pdd3_pins = internal constant [1 x i32] [i32 235], align 4
@.str.579 = private unnamed_addr constant [20 x i8] c"pex_l1_prsnt_n_pdd4\00", align 1
@pex_l1_prsnt_n_pdd4_pins = internal constant [1 x i32] [i32 236], align 4
@.str.580 = private unnamed_addr constant [18 x i8] c"pex_l1_rst_n_pdd5\00", align 1
@pex_l1_rst_n_pdd5_pins = internal constant [1 x i32] [i32 237], align 4
@.str.581 = private unnamed_addr constant [21 x i8] c"pex_l1_clkreq_n_pdd6\00", align 1
@pex_l1_clkreq_n_pdd6_pins = internal constant [1 x i32] [i32 238], align 4
@.str.582 = private unnamed_addr constant [20 x i8] c"pex_l2_prsnt_n_pdd7\00", align 1
@pex_l2_prsnt_n_pdd7_pins = internal constant [1 x i32] [i32 239], align 4
@.str.583 = private unnamed_addr constant [14 x i8] c"clk3_out_pee0\00", align 1
@clk3_out_pee0_pins = internal constant [1 x i32] [i32 240], align 4
@.str.584 = private unnamed_addr constant [14 x i8] c"clk3_req_pee1\00", align 1
@clk3_req_pee1_pins = internal constant [1 x i32] [i32 241], align 4
@.str.585 = private unnamed_addr constant [14 x i8] c"clk1_req_pee2\00", align 1
@clk1_req_pee2_pins = internal constant [1 x i32] [i32 242], align 4
@.str.586 = private unnamed_addr constant [14 x i8] c"hdmi_cec_pee3\00", align 1
@hdmi_cec_pee3_pins = internal constant [1 x i32] [i32 243], align 4
@clk_32k_in_pins = internal constant [1 x i32] [i32 248], align 4
@core_pwr_req_pins = internal constant [1 x i32] [i32 249], align 4
@cpu_pwr_req_pins = internal constant [1 x i32] [i32 250], align 4
@owr_pins = internal constant [1 x i32] [i32 256], align 4
@pwr_int_n_pins = internal constant [1 x i32] [i32 257], align 4
@.str.587 = private unnamed_addr constant [10 x i8] c"drive_ao1\00", align 1
@drive_ao1_pins = internal constant [11 x i32] [i32 136, i32 137, i32 138, i32 139, i32 140, i32 141, i32 142, i32 143, i32 206, i32 207, i32 258], align 4
@.str.588 = private unnamed_addr constant [10 x i8] c"drive_ao2\00", align 1
@drive_ao2_pins = internal constant [22 x i32] [i32 0, i32 128, i32 129, i32 130, i32 131, i32 132, i32 133, i32 134, i32 135, i32 144, i32 145, i32 146, i32 147, i32 148, i32 149, i32 150, i32 151, i32 205, i32 248, i32 249, i32 250, i32 257], align 4
@.str.589 = private unnamed_addr constant [10 x i8] c"drive_at1\00", align 1
@drive_at1_pins = internal constant [10 x i32] [i32 56, i32 57, i32 58, i32 59, i32 60, i32 61, i32 62, i32 63, i32 69, i32 70], align 4
@.str.590 = private unnamed_addr constant [10 x i8] c"drive_at2\00", align 1
@drive_at2_pins = internal constant [19 x i32] [i32 48, i32 49, i32 50, i32 51, i32 52, i32 53, i32 54, i32 55, i32 64, i32 65, i32 66, i32 67, i32 68, i32 71, i32 80, i32 81, i32 82, i32 83, i32 84], align 4
@.str.591 = private unnamed_addr constant [10 x i8] c"drive_at3\00", align 1
@drive_at3_pins = internal constant [2 x i32] [i32 23, i32 72], align 4
@.str.592 = private unnamed_addr constant [10 x i8] c"drive_at4\00", align 1
@drive_at4_pins = internal constant [5 x i32] [i32 8, i32 9, i32 74, i32 79, i32 87], align 4
@.str.593 = private unnamed_addr constant [10 x i8] c"drive_at5\00", align 1
@drive_at5_pins = internal constant [2 x i32] [i32 157, i32 158], align 4
@.str.594 = private unnamed_addr constant [12 x i8] c"drive_cdev1\00", align 1
@drive_cdev1_pins = internal constant [2 x i32] [i32 180, i32 242], align 4
@.str.595 = private unnamed_addr constant [12 x i8] c"drive_cdev2\00", align 1
@drive_cdev2_pins = internal constant [2 x i32] [i32 181, i32 229], align 4
@.str.596 = private unnamed_addr constant [10 x i8] c"drive_cec\00", align 1
@drive_cec_pins = internal constant [1 x i32] [i32 243], align 4
@.str.597 = private unnamed_addr constant [10 x i8] c"drive_crt\00", align 1
@drive_crt_pins = internal constant [2 x i32] [i32 174, i32 175], align 4
@.str.598 = private unnamed_addr constant [11 x i8] c"drive_csus\00", align 1
@drive_csus_pins = internal constant [1 x i32] [i32 153], align 4
@.str.599 = private unnamed_addr constant [11 x i8] c"drive_dap1\00", align 1
@drive_dap1_pins = internal constant [6 x i32] [i32 85, i32 86, i32 104, i32 105, i32 106, i32 107], align 4
@.str.600 = private unnamed_addr constant [11 x i8] c"drive_dap2\00", align 1
@drive_dap2_pins = internal constant [4 x i32] [i32 2, i32 3, i32 4, i32 5], align 4
@.str.601 = private unnamed_addr constant [11 x i8] c"drive_dap3\00", align 1
@drive_dap3_pins = internal constant [4 x i32] [i32 120, i32 121, i32 122, i32 123], align 4
@.str.602 = private unnamed_addr constant [11 x i8] c"drive_dap4\00", align 1
@drive_dap4_pins = internal constant [4 x i32] [i32 124, i32 125, i32 126, i32 127], align 4
@.str.603 = private unnamed_addr constant [10 x i8] c"drive_dbg\00", align 1
@drive_dbg_pins = internal constant [16 x i32] [i32 20, i32 21, i32 160, i32 161, i32 162, i32 163, i32 164, i32 165, i32 166, i32 167, i32 251, i32 252, i32 253, i32 254, i32 255, i32 259], align 4
@.str.604 = private unnamed_addr constant [10 x i8] c"drive_ddc\00", align 1
@drive_ddc_pins = internal constant [2 x i32] [i32 172, i32 173], align 4
@.str.605 = private unnamed_addr constant [11 x i8] c"drive_dev3\00", align 1
@drive_dev3_pins = internal constant [2 x i32] [i32 240, i32 241], align 4
@.str.606 = private unnamed_addr constant [10 x i8] c"drive_gma\00", align 1
@drive_gma_pins = internal constant [5 x i32] [i32 208, i32 209, i32 210, i32 211, i32 227], align 4
@.str.607 = private unnamed_addr constant [10 x i8] c"drive_gmb\00", align 1
@drive_gmb_pins = internal constant [4 x i32] [i32 212, i32 213, i32 214, i32 215], align 4
@.str.608 = private unnamed_addr constant [10 x i8] c"drive_gmc\00", align 1
@drive_gmc_pins = internal constant [1 x i32] [i32 228], align 4
@.str.609 = private unnamed_addr constant [10 x i8] c"drive_gmd\00", align 1
@drive_gmd_pins = internal constant [1 x i32] [i32 159], align 4
@.str.610 = private unnamed_addr constant [10 x i8] c"drive_gme\00", align 1
@drive_gme_pins = internal constant [5 x i32] [i32 216, i32 217, i32 218, i32 219, i32 226], align 4
@.str.611 = private unnamed_addr constant [10 x i8] c"drive_gmf\00", align 1
@drive_gmf_pins = internal constant [4 x i32] [i32 220, i32 221, i32 222, i32 223], align 4
@.str.612 = private unnamed_addr constant [10 x i8] c"drive_gmg\00", align 1
@drive_gmg_pins = internal constant [1 x i32] [i32 224], align 4
@.str.613 = private unnamed_addr constant [10 x i8] c"drive_gmh\00", align 1
@drive_gmh_pins = internal constant [1 x i32] [i32 225], align 4
@.str.614 = private unnamed_addr constant [10 x i8] c"drive_gpv\00", align 1
@drive_gpv_pins = internal constant [10 x i32] [i32 230, i32 231, i32 232, i32 233, i32 234, i32 235, i32 236, i32 237, i32 238, i32 239], align 4
@.str.615 = private unnamed_addr constant [11 x i8] c"drive_lcd1\00", align 1
@drive_lcd1_pins = internal constant [8 x i32] [i32 17, i32 22, i32 108, i32 109, i32 110, i32 202, i32 203, i32 204], align 4
@.str.616 = private unnamed_addr constant [11 x i8] c"drive_lcd2\00", align 1
@drive_lcd2_pins = internal constant [33 x i32] [i32 10, i32 11, i32 26, i32 32, i32 33, i32 34, i32 35, i32 36, i32 37, i32 38, i32 39, i32 40, i32 41, i32 42, i32 43, i32 44, i32 45, i32 46, i32 47, i32 73, i32 75, i32 76, i32 96, i32 97, i32 98, i32 99, i32 100, i32 101, i32 102, i32 103, i32 111, i32 176, i32 177], align 4
@.str.617 = private unnamed_addr constant [10 x i8] c"drive_owr\00", align 1
@drive_owr_pins = internal constant [1 x i32] [i32 256], align 4
@.str.618 = private unnamed_addr constant [12 x i8] c"drive_sdio1\00", align 1
@drive_sdio1_pins = internal constant [6 x i32] [i32 196, i32 197, i32 198, i32 199, i32 200, i32 201], align 4
@.str.619 = private unnamed_addr constant [12 x i8] c"drive_sdio2\00", align 1
@drive_sdio2_pins = internal constant [4 x i32] [i32 24, i32 25, i32 27, i32 28], align 4
@.str.620 = private unnamed_addr constant [12 x i8] c"drive_sdio3\00", align 1
@drive_sdio3_pins = internal constant [6 x i32] [i32 6, i32 7, i32 12, i32 13, i32 14, i32 15], align 4
@.str.621 = private unnamed_addr constant [10 x i8] c"drive_spi\00", align 1
@drive_spi_pins = internal constant [10 x i32] [i32 178, i32 179, i32 184, i32 185, i32 186, i32 187, i32 188, i32 189, i32 190, i32 191], align 4
@.str.622 = private unnamed_addr constant [10 x i8] c"drive_uaa\00", align 1
@drive_uaa_pins = internal constant [4 x i32] [i32 113, i32 114, i32 115, i32 116], align 4
@.str.623 = private unnamed_addr constant [10 x i8] c"drive_uab\00", align 1
@drive_uab_pins = internal constant [8 x i32] [i32 112, i32 117, i32 118, i32 119, i32 168, i32 169, i32 170, i32 171], align 4
@.str.624 = private unnamed_addr constant [12 x i8] c"drive_uart2\00", align 1
@drive_uart2_pins = internal constant [4 x i32] [i32 18, i32 19, i32 77, i32 78], align 4
@.str.625 = private unnamed_addr constant [12 x i8] c"drive_uart3\00", align 1
@drive_uart3_pins = internal constant [4 x i32] [i32 1, i32 16, i32 182, i32 183], align 4
@.str.626 = private unnamed_addr constant [10 x i8] c"drive_uda\00", align 1
@drive_uda_pins = internal constant [4 x i32] [i32 192, i32 193, i32 194, i32 195], align 4
@.str.627 = private unnamed_addr constant [10 x i8] c"drive_vi1\00", align 1
@drive_vi1_pins = internal constant [15 x i32] [i32 29, i32 30, i32 31, i32 88, i32 89, i32 90, i32 91, i32 92, i32 93, i32 94, i32 95, i32 152, i32 154, i32 155, i32 156], align 4
@tegra30_groups = internal constant [290 x { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 }] [{ ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.343, ptr @clk_32k_out_pa0_pins, i8 1, [4 x i8] c"\00-./", i32 796, i32 796, i32 796, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.344, ptr @uart3_cts_n_pa1_pins, i8 1, [4 x i8] c"C-\10/", i32 380, i32 380, i32 380, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.345, ptr @dap2_fs_pa2_pins, i8 1, [4 x i8] c"\1C\12.\10", i32 856, i32 856, i32 856, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.346, ptr @dap2_sclk_pa3_pins, i8 1, [4 x i8] c"\1C\12.\10", i32 868, i32 868, i32 868, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.347, ptr @dap2_din_pa4_pins, i8 1, [4 x i8] c"\1C\12.\10", i32 860, i32 860, i32 860, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.348, ptr @dap2_dout_pa5_pins, i8 1, [4 x i8] c"\1C\12.\10", i32 864, i32 864, i32 864, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.349, ptr @sdmmc3_clk_pa6_pins, i8 1, [4 x i8] c"A)4:", i32 912, i32 912, i32 912, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.350, ptr @sdmmc3_cmd_pa7_pins, i8 1, [4 x i8] c"A*48", i32 916, i32 916, i32 916, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.351, ptr @gmi_a17_pb0_pins, i8 1, [4 x i8] c"D;\10\0C", i32 564, i32 564, i32 564, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.352, ptr @gmi_a18_pb1_pins, i8 1, [4 x i8] c"D;\10\0C", i32 568, i32 568, i32 568, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.353, ptr @lcd_pwr0_pb2_pins, i8 1, [4 x i8] c"\0A\0B<\13", i32 144, i32 144, i32 144, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.354, ptr @lcd_pclk_pb3_pins, i8 1, [4 x i8] c"\0A\0B./", i32 148, i32 148, i32 148, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.355, ptr @sdmmc3_dat3_pb4_pins, i8 1, [4 x i8] c",'4:", i32 932, i32 932, i32 932, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.356, ptr @sdmmc3_dat2_pb5_pins, i8 1, [4 x i8] c",(4:", i32 928, i32 928, i32 928, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.357, ptr @sdmmc3_dat1_pb6_pins, i8 1, [4 x i8] c",-4:", i32 924, i32 924, i32 924, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.358, ptr @sdmmc3_dat0_pb7_pins, i8 1, [4 x i8] c",-4:", i32 920, i32 920, i32 920, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.359, ptr @uart3_rts_n_pc0_pins, i8 1, [4 x i8] c"C'\10/", i32 384, i32 384, i32 384, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.360, ptr @lcd_pwr1_pc1_pins, i8 1, [4 x i8] c"\0A\0B./", i32 112, i32 112, i32 112, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.361, ptr @uart2_txd_pc2_pins, i8 1, [4 x i8] c"B6A;", i32 360, i32 360, i32 360, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.362, ptr @uart2_rxd_pc3_pins, i8 1, [4 x i8] c"B6A;", i32 356, i32 356, i32 356, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.363, ptr @gen1_i2c_scl_pc4_pins, i8 1, [4 x i8] c"\16-./", i32 420, i32 420, i32 420, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -58, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.364, ptr @gen1_i2c_sda_pc5_pins, i8 1, [4 x i8] c"\16-./", i32 416, i32 416, i32 416, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -58, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.365, ptr @lcd_pwr2_pc6_pins, i8 1, [4 x i8] c"\0A\0B<\13", i32 116, i32 116, i32 116, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.366, ptr @gmi_wp_n_pc7_pins, i8 1, [4 x i8] c",#\10\11", i32 448, i32 448, i32 448, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.367, ptr @sdmmc3_dat5_pd0_pins, i8 1, [4 x i8] c"';48", i32 940, i32 940, i32 940, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.368, ptr @sdmmc3_dat4_pd1_pins, i8 1, [4 x i8] c"(;48", i32 936, i32 936, i32 936, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.369, ptr @lcd_dc1_pd2_pins, i8 1, [4 x i8] c"\0A\0B./", i32 268, i32 268, i32 268, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.370, ptr @sdmmc3_dat6_pd3_pins, i8 1, [4 x i8] c"6;48", i32 944, i32 944, i32 944, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.371, ptr @sdmmc3_dat7_pd4_pins, i8 1, [4 x i8] c"6;48", i32 948, i32 948, i32 948, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.372, ptr @vi_d1_pd5_pins, i8 1, [4 x i8] c"\083M/", i32 296, i32 296, i32 296, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -127, i8 -4, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.373, ptr @vi_vsync_pd6_pins, i8 1, [4 x i8] c"\08-M/", i32 348, i32 348, i32 348, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -127, i8 -4, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.374, ptr @vi_hsync_pd7_pins, i8 1, [4 x i8] c"\08-M/", i32 352, i32 352, i32 352, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -127, i8 -4, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.375, ptr @lcd_d0_pe0_pins, i8 1, [4 x i8] c"\0A\0B./", i32 164, i32 164, i32 164, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.376, ptr @lcd_d1_pe1_pins, i8 1, [4 x i8] c"\0A\0B./", i32 168, i32 168, i32 168, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.377, ptr @lcd_d2_pe2_pins, i8 1, [4 x i8] c"\0A\0B./", i32 172, i32 172, i32 172, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.378, ptr @lcd_d3_pe3_pins, i8 1, [4 x i8] c"\0A\0B./", i32 176, i32 176, i32 176, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.379, ptr @lcd_d4_pe4_pins, i8 1, [4 x i8] c"\0A\0B./", i32 180, i32 180, i32 180, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.380, ptr @lcd_d5_pe5_pins, i8 1, [4 x i8] c"\0A\0B./", i32 184, i32 184, i32 184, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.381, ptr @lcd_d6_pe6_pins, i8 1, [4 x i8] c"\0A\0B./", i32 188, i32 188, i32 188, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.382, ptr @lcd_d7_pe7_pins, i8 1, [4 x i8] c"\0A\0B./", i32 192, i32 192, i32 192, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.383, ptr @lcd_d8_pf0_pins, i8 1, [4 x i8] c"\0A\0B./", i32 196, i32 196, i32 196, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.384, ptr @lcd_d9_pf1_pins, i8 1, [4 x i8] c"\0A\0B./", i32 200, i32 200, i32 200, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.385, ptr @lcd_d10_pf2_pins, i8 1, [4 x i8] c"\0A\0B./", i32 204, i32 204, i32 204, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.386, ptr @lcd_d11_pf3_pins, i8 1, [4 x i8] c"\0A\0B./", i32 208, i32 208, i32 208, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.387, ptr @lcd_d12_pf4_pins, i8 1, [4 x i8] c"\0A\0B./", i32 212, i32 212, i32 212, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.388, ptr @lcd_d13_pf5_pins, i8 1, [4 x i8] c"\0A\0B./", i32 216, i32 216, i32 216, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.389, ptr @lcd_d14_pf6_pins, i8 1, [4 x i8] c"\0A\0B./", i32 220, i32 220, i32 220, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.390, ptr @lcd_d15_pf7_pins, i8 1, [4 x i8] c"\0A\0B./", i32 224, i32 224, i32 224, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.391, ptr @gmi_ad0_pg0_pins, i8 1, [4 x i8] c",#\10/", i32 496, i32 496, i32 496, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.392, ptr @gmi_ad1_pg1_pins, i8 1, [4 x i8] c",#\10/", i32 500, i32 500, i32 500, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.393, ptr @gmi_ad2_pg2_pins, i8 1, [4 x i8] c",#\10/", i32 504, i32 504, i32 504, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.394, ptr @gmi_ad3_pg3_pins, i8 1, [4 x i8] c",#\10/", i32 508, i32 508, i32 508, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.395, ptr @gmi_ad4_pg4_pins, i8 1, [4 x i8] c",#\10/", i32 512, i32 512, i32 512, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.396, ptr @gmi_ad5_pg5_pins, i8 1, [4 x i8] c",#\10/", i32 516, i32 516, i32 516, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.397, ptr @gmi_ad6_pg6_pins, i8 1, [4 x i8] c",#\10/", i32 520, i32 520, i32 520, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.398, ptr @gmi_ad7_pg7_pins, i8 1, [4 x i8] c",#\10/", i32 524, i32 524, i32 524, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.399, ptr @gmi_ad8_ph0_pins, i8 1, [4 x i8] c"'#\10/", i32 528, i32 528, i32 528, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.400, ptr @gmi_ad9_ph1_pins, i8 1, [4 x i8] c"(#\10/", i32 532, i32 532, i32 532, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.401, ptr @gmi_ad10_ph2_pins, i8 1, [4 x i8] c")#\10/", i32 536, i32 536, i32 536, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.402, ptr @gmi_ad11_ph3_pins, i8 1, [4 x i8] c"*#\10/", i32 540, i32 540, i32 540, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.403, ptr @gmi_ad12_ph4_pins, i8 1, [4 x i8] c",#\10/", i32 544, i32 544, i32 544, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.404, ptr @gmi_ad13_ph5_pins, i8 1, [4 x i8] c",#\10/", i32 548, i32 548, i32 548, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.405, ptr @gmi_ad14_ph6_pins, i8 1, [4 x i8] c",#\10/", i32 552, i32 552, i32 552, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.406, ptr @gmi_ad15_ph7_pins, i8 1, [4 x i8] c",#\10/", i32 556, i32 556, i32 556, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.407, ptr @gmi_wr_n_pi0_pins, i8 1, [4 x i8] c",#\10/", i32 576, i32 576, i32 576, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.408, ptr @gmi_oe_n_pi1_pins, i8 1, [4 x i8] c",#\10/", i32 580, i32 580, i32 580, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.409, ptr @gmi_dqs_pi2_pins, i8 1, [4 x i8] c",#\10/", i32 584, i32 584, i32 584, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.410, ptr @gmi_cs6_n_pi3_pins, i8 1, [4 x i8] c"#$\101", i32 488, i32 488, i32 488, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.411, ptr @gmi_rst_n_pi4_pins, i8 1, [4 x i8] c"#$\10/", i32 588, i32 588, i32 588, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.412, ptr @gmi_iordy_pi5_pins, i8 1, [4 x i8] c",#\10/", i32 452, i32 452, i32 452, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.413, ptr @gmi_cs7_n_pi6_pins, i8 1, [4 x i8] c"#$\10\11", i32 492, i32 492, i32 492, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.414, ptr @gmi_wait_pi7_pins, i8 1, [4 x i8] c",#\10/", i32 456, i32 456, i32 456, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.415, ptr @gmi_cs0_n_pj0_pins, i8 1, [4 x i8] c",#\10\0C", i32 468, i32 468, i32 468, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.416, ptr @lcd_de_pj1_pins, i8 1, [4 x i8] c"\0A\0B./", i32 152, i32 152, i32 152, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.417, ptr @gmi_cs1_n_pj2_pins, i8 1, [4 x i8] c",#\10\0C", i32 472, i32 472, i32 472, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.418, ptr @lcd_hsync_pj3_pins, i8 1, [4 x i8] c"\0A\0B./", i32 156, i32 156, i32 156, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.419, ptr @lcd_vsync_pj4_pins, i8 1, [4 x i8] c"\0A\0B./", i32 160, i32 160, i32 160, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.420, ptr @uart2_cts_n_pj5_pins, i8 1, [4 x i8] c"AB\10;", i32 368, i32 368, i32 368, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.421, ptr @uart2_rts_n_pj6_pins, i8 1, [4 x i8] c"AB\10;", i32 364, i32 364, i32 364, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.422, ptr @gmi_a16_pj7_pins, i8 1, [4 x i8] c"D;\10\11", i32 560, i32 560, i32 560, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.423, ptr @gmi_adv_n_pk0_pins, i8 1, [4 x i8] c",#\10/", i32 460, i32 460, i32 460, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.424, ptr @gmi_clk_pk1_pins, i8 1, [4 x i8] c",#\10/", i32 464, i32 464, i32 464, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.425, ptr @gmi_cs4_n_pk2_pins, i8 1, [4 x i8] c",#\10/", i32 484, i32 484, i32 484, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.426, ptr @gmi_cs2_n_pk3_pins, i8 1, [4 x i8] c",#\10/", i32 476, i32 476, i32 476, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.427, ptr @gmi_cs3_n_pk4_pins, i8 1, [4 x i8] c",#\10\11", i32 480, i32 480, i32 480, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.428, ptr @spdif_out_pk5_pins, i8 1, [4 x i8] c"6-\163", i32 852, i32 852, i32 852, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.429, ptr @spdif_in_pk6_pins, i8 1, [4 x i8] c"6\12\163", i32 848, i32 848, i32 848, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.430, ptr @gmi_a19_pk7_pins, i8 1, [4 x i8] c"D;\10/", i32 572, i32 572, i32 572, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.431, ptr @vi_d2_pl0_pins, i8 1, [4 x i8] c"\083M/", i32 300, i32 300, i32 300, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -127, i8 -4, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.432, ptr @vi_d3_pl1_pins, i8 1, [4 x i8] c"\083M/", i32 304, i32 304, i32 304, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -127, i8 -4, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.433, ptr @vi_d4_pl2_pins, i8 1, [4 x i8] c"\083M/", i32 308, i32 308, i32 308, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -127, i8 -4, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.434, ptr @vi_d5_pl3_pins, i8 1, [4 x i8] c"\083M/", i32 312, i32 312, i32 312, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -127, i8 -4, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.435, ptr @vi_d6_pl4_pins, i8 1, [4 x i8] c"\083M/", i32 316, i32 316, i32 316, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -127, i8 -4, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.436, ptr @vi_d7_pl5_pins, i8 1, [4 x i8] c"\083M/", i32 320, i32 320, i32 320, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -127, i8 -4, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.437, ptr @vi_d8_pl6_pins, i8 1, [4 x i8] c"\083M/", i32 324, i32 324, i32 324, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -127, i8 -4, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.438, ptr @vi_d9_pl7_pins, i8 1, [4 x i8] c"\083M/", i32 328, i32 328, i32 328, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -127, i8 -4, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.439, ptr @lcd_d16_pm0_pins, i8 1, [4 x i8] c"\0A\0B./", i32 228, i32 228, i32 228, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.440, ptr @lcd_d17_pm1_pins, i8 1, [4 x i8] c"\0A\0B./", i32 232, i32 232, i32 232, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.441, ptr @lcd_d18_pm2_pins, i8 1, [4 x i8] c"\0A\0B./", i32 236, i32 236, i32 236, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.442, ptr @lcd_d19_pm3_pins, i8 1, [4 x i8] c"\0A\0B./", i32 240, i32 240, i32 240, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.443, ptr @lcd_d20_pm4_pins, i8 1, [4 x i8] c"\0A\0B./", i32 244, i32 244, i32 244, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.444, ptr @lcd_d21_pm5_pins, i8 1, [4 x i8] c"\0A\0B./", i32 248, i32 248, i32 248, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.445, ptr @lcd_d22_pm6_pins, i8 1, [4 x i8] c"\0A\0B./", i32 252, i32 252, i32 252, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.446, ptr @lcd_d23_pm7_pins, i8 1, [4 x i8] c"\0A\0B./", i32 256, i32 256, i32 256, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.447, ptr @dap1_fs_pn0_pins, i8 1, [4 x i8] c"\1B\12\103", i32 824, i32 824, i32 824, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.448, ptr @dap1_din_pn1_pins, i8 1, [4 x i8] c"\1B\12\103", i32 828, i32 828, i32 828, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.449, ptr @dap1_dout_pn2_pins, i8 1, [4 x i8] c"\1B\12\103", i32 832, i32 832, i32 832, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.450, ptr @dap1_sclk_pn3_pins, i8 1, [4 x i8] c"\1B\12\103", i32 836, i32 836, i32 836, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.451, ptr @lcd_cs0_n_pn4_pins, i8 1, [4 x i8] c"\0A\0B</", i32 132, i32 132, i32 132, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.452, ptr @lcd_sdout_pn5_pins, i8 1, [4 x i8] c"\0A\0B<\13", i32 124, i32 124, i32 124, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.453, ptr @lcd_dc0_pn6_pins, i8 1, [4 x i8] c"\0A\0B./", i32 136, i32 136, i32 136, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.454, ptr @hdmi_int_pn7_pins, i8 1, [4 x i8] c"\14-./", i32 272, i32 272, i32 272, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.455, ptr @ulpi_data7_po0_pins, i8 1, [4 x i8] c"8\15AF", i32 28, i32 28, i32 28, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.456, ptr @ulpi_data0_po1_pins, i8 1, [4 x i8] c":\15AF", i32 0, i32 0, i32 0, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.457, ptr @ulpi_data1_po2_pins, i8 1, [4 x i8] c":\15AF", i32 4, i32 4, i32 4, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.458, ptr @ulpi_data2_po3_pins, i8 1, [4 x i8] c":\15AF", i32 8, i32 8, i32 8, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.459, ptr @ulpi_data3_po4_pins, i8 1, [4 x i8] c":\15AF", i32 12, i32 12, i32 12, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.460, ptr @ulpi_data4_po5_pins, i8 1, [4 x i8] c"8\15AF", i32 16, i32 16, i32 16, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.461, ptr @ulpi_data5_po6_pins, i8 1, [4 x i8] c"8\15AF", i32 20, i32 20, i32 20, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.462, ptr @ulpi_data6_po7_pins, i8 1, [4 x i8] c"8\15AF", i32 24, i32 24, i32 24, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.463, ptr @dap3_fs_pp0_pins, i8 1, [4 x i8] c"\1D-\0A\0B", i32 48, i32 48, i32 48, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.464, ptr @dap3_din_pp1_pins, i8 1, [4 x i8] c"\1D-\0A\0B", i32 52, i32 52, i32 52, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.465, ptr @dap3_dout_pp2_pins, i8 1, [4 x i8] c"\1D-\0A\0B", i32 56, i32 56, i32 56, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.466, ptr @dap3_sclk_pp3_pins, i8 1, [4 x i8] c"\1D-\0A\0B", i32 60, i32 60, i32 60, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.467, ptr @dap4_fs_pp4_pins, i8 1, [4 x i8] c"\1E-\10/", i32 424, i32 424, i32 424, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.468, ptr @dap4_din_pp5_pins, i8 1, [4 x i8] c"\1E-\10/", i32 428, i32 428, i32 428, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.469, ptr @dap4_dout_pp6_pins, i8 1, [4 x i8] c"\1E-\10/", i32 432, i32 432, i32 432, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.470, ptr @dap4_sclk_pp7_pins, i8 1, [4 x i8] c"\1E-\10/", i32 436, i32 436, i32 436, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.471, ptr @kb_col0_pq0_pins, i8 1, [4 x i8] c"!#@?", i32 764, i32 764, i32 764, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.472, ptr @kb_col1_pq1_pins, i8 1, [4 x i8] c"!#@?", i32 768, i32 768, i32 768, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.473, ptr @kb_col2_pq2_pins, i8 1, [4 x i8] c"!#@/", i32 772, i32 772, i32 772, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.474, ptr @kb_col3_pq3_pins, i8 1, [4 x i8] c"!#@/", i32 776, i32 776, i32 776, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.475, ptr @kb_col4_pq4_pins, i8 1, [4 x i8] c"!#@/", i32 780, i32 780, i32 780, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.476, ptr @kb_col5_pq5_pins, i8 1, [4 x i8] c"!#@/", i32 784, i32 784, i32 784, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.477, ptr @kb_col6_pq6_pins, i8 1, [4 x i8] c"!#@\22", i32 788, i32 788, i32 788, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.478, ptr @kb_col7_pq7_pins, i8 1, [4 x i8] c"!#@\22", i32 792, i32 792, i32 792, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.479, ptr @kb_row0_pr0_pins, i8 1, [4 x i8] c"!#./", i32 700, i32 700, i32 700, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.480, ptr @kb_row1_pr1_pins, i8 1, [4 x i8] c"!#./", i32 704, i32 704, i32 704, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.481, ptr @kb_row2_pr2_pins, i8 1, [4 x i8] c"!#./", i32 708, i32 708, i32 708, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.482, ptr @kb_row3_pr3_pins, i8 1, [4 x i8] c"!#. ", i32 712, i32 712, i32 712, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.483, ptr @kb_row4_pr4_pins, i8 1, [4 x i8] c"!#@/", i32 716, i32 716, i32 716, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.484, ptr @kb_row5_pr5_pins, i8 1, [4 x i8] c"!#@%", i32 720, i32 720, i32 720, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.485, ptr @kb_row6_pr6_pins, i8 1, [4 x i8] c"!#3\22", i32 724, i32 724, i32 724, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.486, ptr @kb_row7_pr7_pins, i8 1, [4 x i8] c"!#3\22", i32 728, i32 728, i32 728, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.487, ptr @kb_row8_ps0_pins, i8 1, [4 x i8] c"!#3\22", i32 732, i32 732, i32 732, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.488, ptr @kb_row9_ps1_pins, i8 1, [4 x i8] c"!#3\22", i32 736, i32 736, i32 736, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.489, ptr @kb_row10_ps2_pins, i8 1, [4 x i8] c"!#3\22", i32 740, i32 740, i32 740, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.490, ptr @kb_row11_ps3_pins, i8 1, [4 x i8] c"!#3\22", i32 744, i32 744, i32 744, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.491, ptr @kb_row12_ps4_pins, i8 1, [4 x i8] c"!#3\22", i32 748, i32 748, i32 748, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.492, ptr @kb_row13_ps5_pins, i8 1, [4 x i8] c"!#3\22", i32 752, i32 752, i32 752, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.493, ptr @kb_row14_ps6_pins, i8 1, [4 x i8] c"!#3\22", i32 756, i32 756, i32 756, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.494, ptr @kb_row15_ps7_pins, i8 1, [4 x i8] c"!#3\22", i32 760, i32 760, i32 760, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.495, ptr @vi_pclk_pt0_pins, i8 1, [4 x i8] c",3M/", i32 340, i32 340, i32 340, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -127, i8 -4, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.496, ptr @vi_mclk_pt1_pins, i8 1, [4 x i8] c"MNOP", i32 344, i32 344, i32 344, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -127, i8 -4, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.497, ptr @vi_d10_pt2_pins, i8 1, [4 x i8] c"\08-M/", i32 332, i32 332, i32 332, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -127, i8 -4, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.498, ptr @vi_d11_pt3_pins, i8 1, [4 x i8] c"\08-M/", i32 336, i32 336, i32 336, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -127, i8 -4, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.499, ptr @vi_d0_pt4_pins, i8 1, [4 x i8] c"\08-M/", i32 292, i32 292, i32 292, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -127, i8 -4, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.500, ptr @gen2_i2c_scl_pt5_pins, i8 1, [4 x i8] c"\17\13\10/", i32 592, i32 592, i32 592, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -58, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.501, ptr @gen2_i2c_sda_pt6_pins, i8 1, [4 x i8] c"\17\13\10/", i32 596, i32 596, i32 596, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -58, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.502, ptr @sdmmc4_cmd_pt7_pins, i8 1, [4 x i8] c"\18#\105", i32 604, i32 604, i32 604, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -127, i8 -4, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.503, ptr @pu0_pins, i8 1, [4 x i8] c"%A\10/", i32 388, i32 388, i32 388, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.504, ptr @pu1_pins, i8 1, [4 x i8] c",A\10/", i32 392, i32 392, i32 392, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.505, ptr @pu2_pins, i8 1, [4 x i8] c",A\10/", i32 396, i32 396, i32 396, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.506, ptr @pu3_pins, i8 1, [4 x i8] c"'A\10/", i32 400, i32 400, i32 400, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.507, ptr @pu4_pins, i8 1, [4 x i8] c"(A\10/", i32 404, i32 404, i32 404, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.508, ptr @pu5_pins, i8 1, [4 x i8] c")A\10/", i32 408, i32 408, i32 408, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.509, ptr @pu6_pins, i8 1, [4 x i8] c"*A\10/", i32 412, i32 412, i32 412, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.510, ptr @jtag_rtck_pu7_pins, i8 1, [4 x i8] c"0-./", i32 688, i32 688, i32 688, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.511, ptr @pv0_pins, i8 1, [4 x i8] c",-./", i32 64, i32 64, i32 64, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.512, ptr @pv1_pins, i8 1, [4 x i8] c",-./", i32 68, i32 68, i32 68, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.513, ptr @pv2_pins, i8 1, [4 x i8] c"%-./", i32 96, i32 96, i32 96, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.514, ptr @pv3_pins, i8 1, [4 x i8] c"\02-./", i32 100, i32 100, i32 100, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.515, ptr @ddc_scl_pv4_pins, i8 1, [4 x i8] c"\19-./", i32 276, i32 276, i32 276, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.516, ptr @ddc_sda_pv5_pins, i8 1, [4 x i8] c"\19-./", i32 280, i32 280, i32 280, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.517, ptr @crt_hsync_pv6_pins, i8 1, [4 x i8] c"\06-./", i32 284, i32 284, i32 284, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.518, ptr @crt_vsync_pv7_pins, i8 1, [4 x i8] c"\06-./", i32 288, i32 288, i32 288, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.519, ptr @lcd_cs1_n_pw0_pins, i8 1, [4 x i8] c"\0A\0B</", i32 260, i32 260, i32 260, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.520, ptr @lcd_m1_pw1_pins, i8 1, [4 x i8] c"\0A\0B./", i32 264, i32 264, i32 264, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.521, ptr @spi2_cs1_n_pw2_pins, i8 1, [4 x i8] c":89\16", i32 904, i32 904, i32 904, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.522, ptr @spi2_cs2_n_pw3_pins, i8 1, [4 x i8] c":89\16", i32 908, i32 908, i32 908, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.523, ptr @clk1_out_pw4_pins, i8 1, [4 x i8] c"\0D-./", i32 844, i32 844, i32 844, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.524, ptr @clk2_out_pw5_pins, i8 1, [4 x i8] c"\0E-./", i32 104, i32 104, i32 104, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.525, ptr @uart3_txd_pw6_pins, i8 1, [4 x i8] c"C-\10/", i32 372, i32 372, i32 372, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.526, ptr @uart3_rxd_pw7_pins, i8 1, [4 x i8] c"C-\10/", i32 376, i32 376, i32 376, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.527, ptr @spi2_mosi_px0_pins, i8 1, [4 x i8] c"=8:\10", i32 872, i32 872, i32 872, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.528, ptr @spi2_miso_px1_pins, i8 1, [4 x i8] c"=8:\10", i32 876, i32 876, i32 876, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.529, ptr @spi2_sck_px2_pins, i8 1, [4 x i8] c"=8:\10", i32 884, i32 884, i32 884, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.530, ptr @spi2_cs0_n_px3_pins, i8 1, [4 x i8] c"=8:\10", i32 880, i32 880, i32 880, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.531, ptr @spi1_mosi_px4_pins, i8 1, [4 x i8] c"879\10", i32 888, i32 888, i32 888, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.532, ptr @spi1_sck_px5_pins, i8 1, [4 x i8] c"879\10", i32 892, i32 892, i32 892, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.533, ptr @spi1_cs0_n_px6_pins, i8 1, [4 x i8] c"879\10", i32 896, i32 896, i32 896, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.534, ptr @spi1_miso_px7_pins, i8 1, [4 x i8] c":79/", i32 900, i32 900, i32 900, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.535, ptr @ulpi_clk_py0_pins, i8 1, [4 x i8] c"7-DF", i32 32, i32 32, i32 32, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.536, ptr @ulpi_dir_py1_pins, i8 1, [4 x i8] c"7-DF", i32 36, i32 36, i32 36, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.537, ptr @ulpi_nxt_py2_pins, i8 1, [4 x i8] c"7-DF", i32 40, i32 40, i32 40, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.538, ptr @ulpi_stp_py3_pins, i8 1, [4 x i8] c"7-DF", i32 44, i32 44, i32 44, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.539, ptr @sdmmc1_dat3_py4_pins, i8 1, [4 x i8] c"2-EA", i32 80, i32 80, i32 80, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.540, ptr @sdmmc1_dat2_py5_pins, i8 1, [4 x i8] c"2-EA", i32 84, i32 84, i32 84, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.541, ptr @sdmmc1_dat1_py6_pins, i8 1, [4 x i8] c"2-EA", i32 88, i32 88, i32 88, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.542, ptr @sdmmc1_dat0_py7_pins, i8 1, [4 x i8] c"2-EA", i32 92, i32 92, i32 92, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.543, ptr @sdmmc1_clk_pz0_pins, i8 1, [4 x i8] c"2-.A", i32 72, i32 72, i32 72, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.544, ptr @sdmmc1_cmd_pz1_pins, i8 1, [4 x i8] c"2-.A", i32 76, i32 76, i32 76, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.545, ptr @lcd_sdin_pz2_pins, i8 1, [4 x i8] c"\0A\0B</", i32 120, i32 120, i32 120, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.546, ptr @lcd_wr_n_pz3_pins, i8 1, [4 x i8] c"\0A\0B<\13", i32 128, i32 128, i32 128, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.547, ptr @lcd_sck_pz4_pins, i8 1, [4 x i8] c"\0A\0B<\13", i32 140, i32 140, i32 140, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.548, ptr @sys_clk_req_pz5_pins, i8 1, [4 x i8] c">-./", i32 800, i32 800, i32 800, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.549, ptr @pwr_i2c_scl_pz6_pins, i8 1, [4 x i8] c"\1A-./", i32 692, i32 692, i32 692, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -58, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.550, ptr @pwr_i2c_sda_pz7_pins, i8 1, [4 x i8] c"\1A-./", i32 696, i32 696, i32 696, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -58, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.551, ptr @sdmmc4_dat0_paa0_pins, i8 1, [4 x i8] c"E:\105", i32 608, i32 608, i32 608, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -127, i8 -4, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.552, ptr @sdmmc4_dat1_paa1_pins, i8 1, [4 x i8] c"E:\105", i32 612, i32 612, i32 612, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -127, i8 -4, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.553, ptr @sdmmc4_dat2_paa2_pins, i8 1, [4 x i8] c"E:\105", i32 616, i32 616, i32 616, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -127, i8 -4, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.554, ptr @sdmmc4_dat3_paa3_pins, i8 1, [4 x i8] c"E:\105", i32 620, i32 620, i32 620, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -127, i8 -4, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.555, ptr @sdmmc4_dat4_paa4_pins, i8 1, [4 x i8] c"\18\1F\105", i32 624, i32 624, i32 624, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -127, i8 -4, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.556, ptr @sdmmc4_dat5_paa5_pins, i8 1, [4 x i8] c"I\1F\105", i32 628, i32 628, i32 628, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -127, i8 -4, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.557, ptr @sdmmc4_dat6_paa6_pins, i8 1, [4 x i8] c"J\1F\105", i32 632, i32 632, i32 632, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -127, i8 -4, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.558, ptr @sdmmc4_dat7_paa7_pins, i8 1, [4 x i8] c"K\1F\105", i32 636, i32 636, i32 636, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -127, i8 -4, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.559, ptr @pbb0_pins, i8 1, [4 x i8] c"\1F-.5", i32 652, i32 652, i32 652, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.560, ptr @cam_i2c_scl_pbb1_pins, i8 1, [4 x i8] c"G\18.5", i32 656, i32 656, i32 656, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -58, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.561, ptr @cam_i2c_sda_pbb2_pins, i8 1, [4 x i8] c"H\18.5", i32 660, i32 660, i32 660, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -58, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.562, ptr @pbb3_pins, i8 1, [4 x i8] c"I\0A\0B5", i32 664, i32 664, i32 664, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.563, ptr @pbb4_pins, i8 1, [4 x i8] c"J\0A\0B5", i32 668, i32 668, i32 668, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.564, ptr @pbb5_pins, i8 1, [4 x i8] c"K\0A\0B5", i32 672, i32 672, i32 672, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.565, ptr @pbb6_pins, i8 1, [4 x i8] c"L\0A\0B5", i32 676, i32 676, i32 676, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.566, ptr @pbb7_pins, i8 1, [4 x i8] c"\1F-.5", i32 680, i32 680, i32 680, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.567, ptr @cam_mclk_pcc0_pins, i8 1, [4 x i8] c"MNP5", i32 644, i32 644, i32 644, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.568, ptr @pcc1_pins, i8 1, [4 x i8] c"\1F-.5", i32 648, i32 648, i32 648, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.569, ptr @pcc2_pins, i8 1, [4 x i8] c"\1F-./", i32 684, i32 684, i32 684, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.570, ptr @sdmmc4_rst_n_pcc3_pins, i8 1, [4 x i8] c"L-.5", i32 640, i32 640, i32 640, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -127, i8 -4, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.571, ptr @sdmmc4_clk_pcc4_pins, i8 1, [4 x i8] c" #\105", i32 600, i32 600, i32 600, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -127, i8 -4, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.572, ptr @clk2_req_pcc5_pins, i8 1, [4 x i8] c"\07-./", i32 108, i32 108, i32 108, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.573, ptr @pex_l2_rst_n_pcc6_pins, i8 1, [4 x i8] c"&\12./", i32 984, i32 984, i32 984, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.574, ptr @pex_l2_clkreq_n_pcc7_pins, i8 1, [4 x i8] c"&\12./", i32 988, i32 988, i32 988, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.575, ptr @pex_l0_prsnt_n_pdd0_pins, i8 1, [4 x i8] c"&\12./", i32 952, i32 952, i32 952, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.576, ptr @pex_l0_rst_n_pdd1_pins, i8 1, [4 x i8] c"&\12./", i32 956, i32 956, i32 956, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.577, ptr @pex_l0_clkreq_n_pdd2_pins, i8 1, [4 x i8] c"&\12./", i32 960, i32 960, i32 960, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.578, ptr @pex_wake_n_pdd3_pins, i8 1, [4 x i8] c"&\12./", i32 964, i32 964, i32 964, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.579, ptr @pex_l1_prsnt_n_pdd4_pins, i8 1, [4 x i8] c"&\12./", i32 968, i32 968, i32 968, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.580, ptr @pex_l1_rst_n_pdd5_pins, i8 1, [4 x i8] c"&\12./", i32 972, i32 972, i32 972, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.581, ptr @pex_l1_clkreq_n_pdd6_pins, i8 1, [4 x i8] c"&\12./", i32 976, i32 976, i32 976, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.582, ptr @pex_l2_prsnt_n_pdd7_pins, i8 1, [4 x i8] c"&\12./", i32 980, i32 980, i32 980, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.583, ptr @clk3_out_pee0_pins, i8 1, [4 x i8] c"\0F-./", i32 440, i32 440, i32 440, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.584, ptr @clk3_req_pee1_pins, i8 1, [4 x i8] c"\09-./", i32 444, i32 444, i32 444, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.585, ptr @clk1_req_pee2_pins, i8 1, [4 x i8] c"\07\12./", i32 840, i32 840, i32 840, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.586, ptr @hdmi_cec_pee3_pins, i8 1, [4 x i8] c"\01-./", i32 992, i32 992, i32 992, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -58, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.265, ptr @clk_32k_in_pins, i8 1, [4 x i8] c"\03-./", i32 816, i32 816, i32 816, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.266, ptr @core_pwr_req_pins, i8 1, [4 x i8] c"\04-./", i32 804, i32 804, i32 804, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.267, ptr @cpu_pwr_req_pins, i8 1, [4 x i8] c"\05-./", i32 808, i32 808, i32 808, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.299, ptr @owr_pins, i8 1, [4 x i8] c"%\01./", i32 820, i32 820, i32 820, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.305, ptr @pwr_int_n_pins, i8 1, [4 x i8] c"+-./", i32 812, i32 812, i32 812, i32 -1, i8 21, i8 -128, i8 64, i8 20, i8 -1, i8 -15, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.587, ptr @drive_ao1_pins, i8 11, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 0, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 64, i8 48, i8 20, i8 -100, i8 7, i8 -4, i8 5, i8 -123, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.588, ptr @drive_ao2_pins, i8 22, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 4, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 64, i8 48, i8 20, i8 -100, i8 7, i8 -4, i8 5, i8 -123, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.589, ptr @drive_at1_pins, i8 10, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 8, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 64, i8 56, i8 19, i8 24, i8 7, i8 -4, i8 5, i8 -123, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.590, ptr @drive_at2_pins, i8 19, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 12, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 64, i8 56, i8 19, i8 24, i8 7, i8 -4, i8 5, i8 -123, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.591, ptr @drive_at3_pins, i8 2, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 16, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 64, i8 56, i8 19, i8 -100, i8 7, i8 -4, i8 5, i8 -123, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.592, ptr @drive_at4_pins, i8 5, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 20, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 64, i8 56, i8 19, i8 -100, i8 7, i8 -4, i8 5, i8 -123, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.593, ptr @drive_at5_pins, i8 2, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 24, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 64, i8 56, i8 19, i8 -100, i8 7, i8 -4, i8 5, i8 -123, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.594, ptr @drive_cdev1_pins, i8 2, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 28, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 64, i8 48, i8 20, i8 -100, i8 7, i8 -4, i8 5, i8 -123, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.595, ptr @drive_cdev2_pins, i8 2, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 32, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 64, i8 48, i8 20, i8 -100, i8 7, i8 -4, i8 5, i8 -123, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.596, ptr @drive_cec_pins, i8 1, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 208, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 64, i8 48, i8 20, i8 -100, i8 7, i8 -4, i8 5, i8 -123, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.597, ptr @drive_crt_pins, i8 2, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 144, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 64, i8 48, i8 20, i8 -100, i8 7, i8 -4, i8 5, i8 -123, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.598, ptr @drive_csus_pins, i8 1, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 36, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 63, i8 -64, i8 -1, i8 51, i8 19, i8 24, i8 7, i8 -4, i8 5, i8 5, i8 65, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.599, ptr @drive_dap1_pins, i8 6, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 40, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 64, i8 48, i8 20, i8 -100, i8 7, i8 -4, i8 5, i8 -123, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.600, ptr @drive_dap2_pins, i8 4, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 44, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 64, i8 48, i8 20, i8 -100, i8 7, i8 -4, i8 5, i8 -123, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.601, ptr @drive_dap3_pins, i8 4, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 48, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 64, i8 48, i8 20, i8 -100, i8 7, i8 -4, i8 5, i8 -123, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.602, ptr @drive_dap4_pins, i8 4, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 52, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 64, i8 48, i8 20, i8 -100, i8 7, i8 -4, i8 5, i8 -123, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.603, ptr @drive_dbg_pins, i8 16, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 56, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 64, i8 48, i8 20, i8 -100, i8 7, i8 -4, i8 5, i8 -123, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.604, ptr @drive_ddc_pins, i8 2, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 148, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 64, i8 48, i8 20, i8 -100, i8 7, i8 -4, i8 5, i8 -123, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.605, ptr @drive_dev3_pins, i8 2, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 196, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 64, i8 48, i8 20, i8 -100, i8 7, i8 -4, i8 5, i8 -123, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.606, ptr @drive_gma_pins, i8 5, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 152, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 63, i8 -64, i8 -1, i8 59, i8 19, i8 24, i8 7, i8 -4, i8 5, i8 5, i8 65, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.607, ptr @drive_gmb_pins, i8 4, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 156, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 63, i8 -64, i8 -1, i8 59, i8 19, i8 24, i8 7, i8 -4, i8 5, i8 5, i8 65, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.608, ptr @drive_gmc_pins, i8 1, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 160, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 63, i8 -64, i8 -1, i8 59, i8 19, i8 24, i8 7, i8 -4, i8 5, i8 5, i8 65, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.609, ptr @drive_gmd_pins, i8 1, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 164, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 63, i8 -64, i8 -1, i8 59, i8 19, i8 24, i8 7, i8 -4, i8 5, i8 5, i8 65, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.610, ptr @drive_gme_pins, i8 5, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 168, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 64, i8 56, i8 19, i8 -100, i8 7, i8 -4, i8 5, i8 -123, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.611, ptr @drive_gmf_pins, i8 4, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 172, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 64, i8 56, i8 19, i8 -100, i8 7, i8 -4, i8 5, i8 -123, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.612, ptr @drive_gmg_pins, i8 1, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 176, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 64, i8 56, i8 19, i8 -100, i8 7, i8 -4, i8 5, i8 -123, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.613, ptr @drive_gmh_pins, i8 1, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 180, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 64, i8 56, i8 19, i8 -100, i8 7, i8 -4, i8 5, i8 -123, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.614, ptr @drive_gpv_pins, i8 10, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 192, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 64, i8 48, i8 20, i8 -100, i8 7, i8 -4, i8 5, i8 -123, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.615, ptr @drive_lcd1_pins, i8 8, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 60, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 64, i8 48, i8 20, i8 -100, i8 7, i8 -4, i8 5, i8 -123, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.616, ptr @drive_lcd2_pins, i8 33, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 64, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 64, i8 48, i8 20, i8 -100, i8 7, i8 -4, i8 5, i8 -123, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.617, ptr @drive_owr_pins, i8 1, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 184, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 64, i8 48, i8 20, i8 -100, i8 7, i8 -4, i8 5, i8 -123, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.618, ptr @drive_sdio1_pins, i8 6, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 132, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 -16, i8 51, i8 20, i8 -100, i8 7, i8 -4, i8 7, i8 -121, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.619, ptr @drive_sdio2_pins, i8 4, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 68, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 -16, i8 51, i8 20, i8 -100, i8 7, i8 -4, i8 7, i8 -121, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.620, ptr @drive_sdio3_pins, i8 6, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 72, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 -16, i8 51, i8 20, i8 -100, i8 7, i8 -4, i8 7, i8 -121, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.621, ptr @drive_spi_pins, i8 10, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 76, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 64, i8 48, i8 20, i8 -100, i8 7, i8 -4, i8 5, i8 -123, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.622, ptr @drive_uaa_pins, i8 4, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 80, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 64, i8 48, i8 20, i8 -100, i8 7, i8 -4, i8 5, i8 -123, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.623, ptr @drive_uab_pins, i8 8, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 84, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 64, i8 48, i8 20, i8 -100, i8 7, i8 -4, i8 5, i8 -123, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.624, ptr @drive_uart2_pins, i8 4, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 88, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 64, i8 48, i8 20, i8 -100, i8 7, i8 -4, i8 5, i8 -123, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.625, ptr @drive_uart3_pins, i8 4, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 92, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 64, i8 48, i8 20, i8 -100, i8 7, i8 -4, i8 5, i8 -123, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.626, ptr @drive_uda_pins, i8 4, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 188, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 2, i8 -64, i8 64, i8 48, i8 20, i8 -100, i8 7, i8 -4, i8 5, i8 -123, i8 32, i8 0, i32 0 }, { ptr, ptr, i8, [4 x i8], i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 } { ptr @.str.627, ptr @drive_vi1_pins, i8 15, [4 x i8] zeroinitializer, i32 -1, i32 -1, i32 -1, i32 96, i8 0, i8 0, i8 0, i8 -4, i8 -1, i8 -1, i8 -1, i8 63, i8 -64, i8 -1, i8 59, i8 19, i8 24, i8 7, i8 -4, i8 5, i8 5, i8 65, i8 0, i32 0 }], align 4
@llvm.compiler.used = appending global [1 x ptr] [ptr @__initcall__kmod_pinctrl_tegra30__202_2503_tegra30_pinctrl_init3], section "llvm.metadata"

; Function Attrs: cold nounwind null_pointer_is_valid optsize sspstrong uwtable(sync)
define internal i32 @tegra30_pinctrl_init() #0 section ".init.text" {
  %1 = tail call i32 @__platform_driver_register(ptr noundef nonnull @tegra30_pinctrl_driver, ptr noundef null) #3
  ret i32 %1
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @__platform_driver_register(ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: nounwind null_pointer_is_valid sspstrong uwtable(sync)
define internal i32 @tegra30_pinctrl_probe(ptr noundef %0) #2 {
  %2 = tail call i32 @tegra_pinctrl_probe(ptr noundef %0, ptr noundef nonnull @tegra30_pinctrl) #3
  ret i32 %2
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @tegra_pinctrl_probe(ptr noundef, ptr noundef) local_unnamed_addr #1

attributes #0 = { cold nounwind null_pointer_is_valid optsize sspstrong uwtable(sync) "frame-pointer"="none" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic" "target-features"="+armv7-a,+dsp,+read-tp-hard,+soft-float,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { null_pointer_is_valid "frame-pointer"="none" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic" "target-features"="+armv7-a,+dsp,+read-tp-hard,+soft-float,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #2 = { nounwind null_pointer_is_valid sspstrong uwtable(sync) "frame-pointer"="none" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic" "target-features"="+armv7-a,+dsp,+read-tp-hard,+soft-float,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1, !2, !3, !4, !5, !6}
!llvm.ident = !{!7}

!0 = !{i32 1, !"wchar_size", i32 2}
!1 = !{i32 1, !"min_enum_size", i32 4}
!2 = !{i32 8, !"branch-target-enforcement", i32 0}
!3 = !{i32 8, !"sign-return-address", i32 0}
!4 = !{i32 8, !"sign-return-address-all", i32 0}
!5 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!6 = !{i32 7, !"uwtable", i32 1}
!7 = !{!"clang version 15.0.0 (/llk/llvm-project-main/clang 126a1f78513fb688819156df98cf7ea83b5e8c18)"}
