# Compile of tb_RISCV_multi.v failed with 1 errors.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_RISCV
# vsim -gui work.tb_RISCV 
# Start time: 14:01:55 on Feb 21,2023
# Loading work.tb_RISCV
# Loading work.RISCVCPU
# ** Error: (vsim-3063) Port 'clock' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV/UUT File: C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'clock_count'. The port definition is at: C:/Users/liste/Desktop/EEC181/RISC-V-CPU/hdl/multicycle/RISCV_multi.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV/UUT File: C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v Line: 11
# Error loading design
# End time: 14:01:56 on Feb 21,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 5
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_RISCV
# vsim -gui work.tb_RISCV 
# Start time: 14:03:51 on Feb 21,2023
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# ** Warning: (vsim-7) Failed to open readmem file "IMemory.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/hdl/multicycle/RISCV_multi.v(46)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV/UUT
# ** Warning: (vsim-7) Failed to open readmem file "DMemory.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/hdl/multicycle/RISCV_multi.v(47)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV/UUT
# Generated Reseult
# Reg          0          0
# Reg          1          1
# Reg          2          2
# Reg          3          3
# Reg          4          4
# Reg          5          5
# Reg          6          6
# Reg          7          7
# Reg          8          8
# Reg          9          9
# Reg         10         10
# Reg         11         11
# Reg         12         12
# Reg         13         13
# Reg         14         14
# Reg         15         15
# Reg         16         16
# Reg         17         17
# Reg         18         18
# Reg         19         19
# Reg         20         20
# Reg         21         21
# Reg         22         22
# Reg         23         23
# Reg         24         24
# Reg         25         25
# Reg         26         26
# Reg         27         27
# Reg         28         28
# Reg         29         29
# Reg         30         30
# Reg         31         31
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(38)
#    Time: 1990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 38
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# ** Warning: (vsim-7) Failed to open readmem file "IMemory.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/hdl/multicycle/RISCV_multi.v(46)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV/UUT
# ** Warning: (vsim-7) Failed to open readmem file "DMemory.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/hdl/multicycle/RISCV_multi.v(47)
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV/UUT
# Generated Reseult
# Reg          0          0
# Reg          1          1
# Reg          2          2
# Reg          3          3
# Reg          4          4
# Reg          5          5
# Reg          6          6
# Reg          7          7
# Reg          8          8
# Reg          9          9
# Reg         10         10
# Reg         11         11
# Reg         12         12
# Reg         13         13
# Reg         14         14
# Reg         15         15
# Reg         16         16
# Reg         17         17
# Reg         18         18
# Reg         19         19
# Reg         20         20
# Reg         21         21
# Reg         22         22
# Reg         23         23
# Reg         24         24
# Reg         25         25
# Reg         26         26
# Reg         27         27
# Reg         28         28
# Reg         29         29
# Reg         30         30
# Reg         31         31
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(38)
#    Time: 1990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 38
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# OUTRAM[0]=xxxxxxxx
# OUTRAM[1]=xxxxxxxx
# OUTRAM[2]=xxxxxxxx
# OUTRAM[3]=xxxxxxxx
# Generated Reseult
# Reg          0          0
# Reg          1          0
# Reg          2          2
# Reg          3          3
# Reg          4          4
# Reg          5          5
# Reg          6          6
# Reg          7          7
# Reg          8          8
# Reg          9          9
# Reg         10         10
# Reg         11         11
# Reg         12         12
# Reg         13         13
# Reg         14         14
# Reg         15         15
# Reg         16         16
# Reg         17         17
# Reg         18         18
# Reg         19         19
# Reg         20         20
# Reg         21         21
# Reg         22         22
# Reg         23         23
# Reg         24         24
# Reg         25         25
# Reg         26         26
# Reg         27         27
# Reg         28         28
# Reg         29         29
# Reg         30         30
# Reg         31         31
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(38)
#    Time: 1990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 38
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
# ** Error: (vsim-3043) Unresolved reference to 'OUTRAM'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV File: C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v Line: 34
run -all
# No Design Loaded!
vsim -gui work.tb_RISCV
# vsim -gui work.tb_RISCV 
# Start time: 14:03:51 on Feb 21,2023
# Loading work.tb_RISCV
# Loading work.RISCVCPU
# ** Error: (vsim-3043) Unresolved reference to 'OUTRAM'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV File: C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v Line: 34
# Error loading design
# End time: 14:15:15 on Feb 21,2023, Elapsed time: 0:11:24
# Errors: 2, Warnings: 1
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_RISCV
# vsim -gui work.tb_RISCV 
# Start time: 14:15:48 on Feb 21,2023
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Generated Reseult
# Reg          0          0
# Reg          1          1
# Reg          2          2
# Reg          3          3
# Reg          4          4
# Reg          5          5
# Reg          6          6
# Reg          7          7
# Reg          8          8
# Reg          9          9
# Reg         10         10
# Reg         11         11
# Reg         12         12
# Reg         13         13
# Reg         14         14
# Reg         15         15
# Reg         16         16
# Reg         17         17
# Reg         18         18
# Reg         19         19
# Reg         20         20
# Reg         21         21
# Reg         22         22
# Reg         23         23
# Reg         24         24
# Reg         25         25
# Reg         26         26
# Reg         27         27
# Reg         28         28
# Reg         29         29
# Reg         30         30
# Reg         31         31
# OUTRAM[0]=00000000
# OUTRAM[1]=00000000
# OUTRAM[2]=00000000
# OUTRAM[3]=00000101
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(42)
#    Time: 1990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 42
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Generated Reseult
# Reg          0          0
# Reg          1          7
# Reg          2          2
# Reg          3          3
# Reg          4          4
# Reg          5          5
# Reg          6          6
# Reg          7          7
# Reg          8          8
# Reg          9          9
# Reg         10         10
# Reg         11         11
# Reg         12         12
# Reg         13         13
# Reg         14         14
# Reg         15         15
# Reg         16         16
# Reg         17         17
# Reg         18         18
# Reg         19         19
# Reg         20         20
# Reg         21         21
# Reg         22         22
# Reg         23         23
# Reg         24         24
# Reg         25         25
# Reg         26         26
# Reg         27         27
# Reg         28         28
# Reg         29         29
# Reg         30         30
# Reg         31         31
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(38)
#    Time: 1990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 38
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Generated Reseult
# Reg          0          0
# Reg          1          7
# Reg          2       1792
# Reg          3          3
# Reg          4          4
# Reg          5          5
# Reg          6          6
# Reg          7          7
# Reg          8          8
# Reg          9          9
# Reg         10         10
# Reg         11         11
# Reg         12         12
# Reg         13         13
# Reg         14         14
# Reg         15         15
# Reg         16         16
# Reg         17         17
# Reg         18         18
# Reg         19         19
# Reg         20         20
# Reg         21         21
# Reg         22         22
# Reg         23         23
# Reg         24         24
# Reg         25         25
# Reg         26         26
# Reg         27         27
# Reg         28         28
# Reg         29         29
# Reg         30         30
# Reg         31         31
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(38)
#    Time: 1990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 38
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Generated Reseult
# Reg          0 00000000000000000000000000000000 00000000
# Reg          1 00000000000000000000000000000111 00000007
# Reg          2 00000000000000000000011100000000 00000700
# Reg          3 00000000000000000000000000000011 00000003
# Reg          4 00000000000000000000000000000100 00000004
# Reg          5 00000000000000000000000000000101 00000005
# Reg          6 00000000000000000000000000000110 00000006
# Reg          7 00000000000000000000000000000111 00000007
# Reg          8 00000000000000000000000000001000 00000008
# Reg          9 00000000000000000000000000001001 00000009
# Reg         10 00000000000000000000000000001010 0000000a
# Reg         11 00000000000000000000000000001011 0000000b
# Reg         12 00000000000000000000000000001100 0000000c
# Reg         13 00000000000000000000000000001101 0000000d
# Reg         14 00000000000000000000000000001110 0000000e
# Reg         15 00000000000000000000000000001111 0000000f
# Reg         16 00000000000000000000000000010000 00000010
# Reg         17 00000000000000000000000000010001 00000011
# Reg         18 00000000000000000000000000010010 00000012
# Reg         19 00000000000000000000000000010011 00000013
# Reg         20 00000000000000000000000000010100 00000014
# Reg         21 00000000000000000000000000010101 00000015
# Reg         22 00000000000000000000000000010110 00000016
# Reg         23 00000000000000000000000000010111 00000017
# Reg         24 00000000000000000000000000011000 00000018
# Reg         25 00000000000000000000000000011001 00000019
# Reg         26 00000000000000000000000000011010 0000001a
# Reg         27 00000000000000000000000000011011 0000001b
# Reg         28 00000000000000000000000000011100 0000001c
# Reg         29 00000000000000000000000000011101 0000001d
# Reg         30 00000000000000000000000000011110 0000001e
# Reg         31 00000000000000000000000000011111 0000001f
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(38)
#    Time: 1990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 38
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_RISCV
# End time: 14:27:12 on Feb 21,2023, Elapsed time: 0:11:24
# Errors: 0, Warnings: 2
# vsim -gui work.tb_RISCV 
# Start time: 14:27:12 on Feb 21,2023
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          7 00000007 00000000000000000000000000000111
# Reg          2         15 0000000f 00000000000000000000000000001111
# Reg          3          3 00000003 00000000000000000000000000000011
# Reg          4          4 00000004 00000000000000000000000000000100
# Reg          5          5 00000005 00000000000000000000000000000101
# Reg          6          6 00000006 00000000000000000000000000000110
# Reg          7          7 00000007 00000000000000000000000000000111
# Reg          8          8 00000008 00000000000000000000000000001000
# Reg          9          9 00000009 00000000000000000000000000001001
# Reg         10         10 0000000a 00000000000000000000000000001010
# Reg         11         11 0000000b 00000000000000000000000000001011
# Reg         12         12 0000000c 00000000000000000000000000001100
# Reg         13         13 0000000d 00000000000000000000000000001101
# Reg         14         14 0000000e 00000000000000000000000000001110
# Reg         15         15 0000000f 00000000000000000000000000001111
# Reg         16         16 00000010 00000000000000000000000000010000
# Reg         17         17 00000011 00000000000000000000000000010001
# Reg         18         18 00000012 00000000000000000000000000010010
# Reg         19         19 00000013 00000000000000000000000000010011
# Reg         20         20 00000014 00000000000000000000000000010100
# Reg         21         21 00000015 00000000000000000000000000010101
# Reg         22         22 00000016 00000000000000000000000000010110
# Reg         23         23 00000017 00000000000000000000000000010111
# Reg         24         24 00000018 00000000000000000000000000011000
# Reg         25         25 00000019 00000000000000000000000000011001
# Reg         26         26 0000001a 00000000000000000000000000011010
# Reg         27         27 0000001b 00000000000000000000000000011011
# Reg         28         28 0000001c 00000000000000000000000000011100
# Reg         29         29 0000001d 00000000000000000000000000011101
# Reg         30         30 0000001e 00000000000000000000000000011110
# Reg         31         31 0000001f 00000000000000000000000000011111
# OUTRAM[0]=00000000
# OUTRAM[1]=00000000
# OUTRAM[2]=00000000
# OUTRAM[3]=00000101
# OUTRAM[4]=00000000
# OUTRAM[5]=00000000
# OUTRAM[6]=00000000
# OUTRAM[7]=00000110
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(47)
#    Time: 1990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 47
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          7 00000007 00000000000000000000000000000111
# Reg          2         15 0000000f 00000000000000000000000000001111
# Reg          3          3 00000003 00000000000000000000000000000011
# Reg          4          4 00000004 00000000000000000000000000000100
# Reg          5          5 00000005 00000000000000000000000000000101
# Reg          6          6 00000006 00000000000000000000000000000110
# Reg          7          7 00000007 00000000000000000000000000000111
# Reg          8          8 00000008 00000000000000000000000000001000
# Reg          9          9 00000009 00000000000000000000000000001001
# Reg         10         10 0000000a 00000000000000000000000000001010
# Reg         11         11 0000000b 00000000000000000000000000001011
# Reg         12         12 0000000c 00000000000000000000000000001100
# Reg         13         13 0000000d 00000000000000000000000000001101
# Reg         14         14 0000000e 00000000000000000000000000001110
# Reg         15         15 0000000f 00000000000000000000000000001111
# Reg         16         16 00000010 00000000000000000000000000010000
# Reg         17         17 00000011 00000000000000000000000000010001
# Reg         18         18 00000012 00000000000000000000000000010010
# Reg         19         19 00000013 00000000000000000000000000010011
# Reg         20         20 00000014 00000000000000000000000000010100
# Reg         21         21 00000015 00000000000000000000000000010101
# Reg         22         22 00000016 00000000000000000000000000010110
# Reg         23         23 00000017 00000000000000000000000000010111
# Reg         24         24 00000018 00000000000000000000000000011000
# Reg         25         25 00000019 00000000000000000000000000011001
# Reg         26         26 0000001a 00000000000000000000000000011010
# Reg         27         27 0000001b 00000000000000000000000000011011
# Reg         28         28 0000001c 00000000000000000000000000011100
# Reg         29         29 0000001d 00000000000000000000000000011101
# Reg         30         30 0000001e 00000000000000000000000000011110
# Reg         31         31 0000001f 00000000000000000000000000011111
# OUTRAM[0]=00000000
# OUTRAM[1]=00000000
# OUTRAM[2]=00000000
# OUTRAM[3]=00000101
# OUTRAM[4]=00000000
# OUTRAM[5]=00000000
# OUTRAM[6]=00000000
# OUTRAM[7]=00000110
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(47)
#    Time: 1990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 47
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1         15 0000000f 00000000000000000000000000001111
# Reg          2          2 00000002 00000000000000000000000000000010
# Reg          3          3 00000003 00000000000000000000000000000011
# Reg          4          4 00000004 00000000000000000000000000000100
# Reg          5          5 00000005 00000000000000000000000000000101
# Reg          6          6 00000006 00000000000000000000000000000110
# Reg          7          7 00000007 00000000000000000000000000000111
# Reg          8          8 00000008 00000000000000000000000000001000
# Reg          9          9 00000009 00000000000000000000000000001001
# Reg         10         10 0000000a 00000000000000000000000000001010
# Reg         11         11 0000000b 00000000000000000000000000001011
# Reg         12         12 0000000c 00000000000000000000000000001100
# Reg         13         13 0000000d 00000000000000000000000000001101
# Reg         14         14 0000000e 00000000000000000000000000001110
# Reg         15         15 0000000f 00000000000000000000000000001111
# Reg         16         16 00000010 00000000000000000000000000010000
# Reg         17         17 00000011 00000000000000000000000000010001
# Reg         18         18 00000012 00000000000000000000000000010010
# Reg         19         19 00000013 00000000000000000000000000010011
# Reg         20         20 00000014 00000000000000000000000000010100
# Reg         21         21 00000015 00000000000000000000000000010101
# Reg         22         22 00000016 00000000000000000000000000010110
# Reg         23         23 00000017 00000000000000000000000000010111
# Reg         24         24 00000018 00000000000000000000000000011000
# Reg         25         25 00000019 00000000000000000000000000011001
# Reg         26         26 0000001a 00000000000000000000000000011010
# Reg         27         27 0000001b 00000000000000000000000000011011
# Reg         28         28 0000001c 00000000000000000000000000011100
# Reg         29         29 0000001d 00000000000000000000000000011101
# Reg         30         30 0000001e 00000000000000000000000000011110
# Reg         31         31 0000001f 00000000000000000000000000011111
# OUTRAM[0]=00000000
# OUTRAM[1]=00000000
# OUTRAM[2]=00000000
# OUTRAM[3]=00000111
# OUTRAM[4]=00000000
# OUTRAM[5]=00000000
# OUTRAM[6]=00000000
# OUTRAM[7]=00001111
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(47)
#    Time: 1990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 47
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
# ** Error: (vsim-3043) Unresolved reference to 'OUTRAM'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISCV File: C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v Line: 35
run -all
# No Design Loaded!
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_RISCV
# vsim -gui work.tb_RISCV 
# Start time: 14:27:12 on Feb 21,2023
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# ALUOut=          0
# 
# OUTRAM[i]=          x
# OUTRAM[i]=          X
# OUTRAM[i]=          X
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(41)
#    Time: 9990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 41
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# ALUOut=          0
# 
# OUTRAM[          0]=          x
# OUTRAM[          4]=          X
# OUTRAM[          8]=          X
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(41)
#    Time: 9990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 41
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# OUTRAM[          0]=          x
# OUTRAM[          4]=          x
# OUTRAM[          8]=          x
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(41)
#    Time: 9990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 41
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
run -all
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
# Break key hit
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 46
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_RISCV
# End time: 15:10:43 on Feb 21,2023, Elapsed time: 0:43:31
# Errors: 0, Warnings: 2
# vsim -gui work.tb_RISCV 
# Start time: 15:10:43 on Feb 21,2023
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# addi here
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          2 00000002 00000000000000000000000000000010
# Reg          3          3 00000003 00000000000000000000000000000011
# Reg          4          4 00000004 00000000000000000000000000000100
# Reg          5          5 00000005 00000000000000000000000000000101
# Reg          6          6 00000006 00000000000000000000000000000110
# Reg          7          7 00000007 00000000000000000000000000000111
# Reg          8          8 00000008 00000000000000000000000000001000
# Reg          9          9 00000009 00000000000000000000000000001001
# Reg         10         10 0000000a 00000000000000000000000000001010
# Reg         11         11 0000000b 00000000000000000000000000001011
# Reg         12         12 0000000c 00000000000000000000000000001100
# Reg         13         13 0000000d 00000000000000000000000000001101
# Reg         14         14 0000000e 00000000000000000000000000001110
# Reg         15         15 0000000f 00000000000000000000000000001111
# Reg         16         16 00000010 00000000000000000000000000010000
# Reg         17         17 00000011 00000000000000000000000000010001
# Reg         18         18 00000012 00000000000000000000000000010010
# Reg         19         19 00000013 00000000000000000000000000010011
# Reg         20         20 00000014 00000000000000000000000000010100
# Reg         21         21 00000015 00000000000000000000000000010101
# Reg         22         22 00000016 00000000000000000000000000010110
# Reg         23         23 00000017 00000000000000000000000000010111
# Reg         24         24 00000018 00000000000000000000000000011000
# Reg         25         25 00000019 00000000000000000000000000011001
# Reg         26         26 0000001a 00000000000000000000000000011010
# Reg         27         27 0000001b 00000000000000000000000000011011
# Reg         28         28 0000001c 00000000000000000000000000011100
# Reg         29         29 0000001d 00000000000000000000000000011101
# Reg         30         30 0000001e 00000000000000000000000000011110
# Reg         31         31 0000001f 00000000000000000000000000011111
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(41)
#    Time: 9990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 41
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# addi here
# addi here
# addi here
# addi here
# addi here
# addi here
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         12 0000000c 00000000000000000000000000001100
# Reg          4          4 00000004 00000000000000000000000000000100
# Reg          5          5 00000005 00000000000000000000000000000101
# Reg          6          6 00000006 00000000000000000000000000000110
# Reg          7          7 00000007 00000000000000000000000000000111
# Reg          8          8 00000008 00000000000000000000000000001000
# Reg          9          9 00000009 00000000000000000000000000001001
# Reg         10         10 0000000a 00000000000000000000000000001010
# Reg         11         11 0000000b 00000000000000000000000000001011
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13         13 0000000d 00000000000000000000000000001101
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15         15 0000000f 00000000000000000000000000001111
# Reg         16         16 00000010 00000000000000000000000000010000
# Reg         17         17 00000011 00000000000000000000000000010001
# Reg         18         18 00000012 00000000000000000000000000010010
# Reg         19         19 00000013 00000000000000000000000000010011
# Reg         20         20 00000014 00000000000000000000000000010100
# Reg         21         21 00000015 00000000000000000000000000010101
# Reg         22         22 00000016 00000000000000000000000000010110
# Reg         23         23 00000017 00000000000000000000000000010111
# Reg         24         24 00000018 00000000000000000000000000011000
# Reg         25         25 00000019 00000000000000000000000000011001
# Reg         26         26 0000001a 00000000000000000000000000011010
# Reg         27         27 0000001b 00000000000000000000000000011011
# Reg         28         28 0000001c 00000000000000000000000000011100
# Reg         29         29 0000001d 00000000000000000000000000011101
# Reg         30         30 0000001e 00000000000000000000000000011110
# Reg         31         31 0000001f 00000000000000000000000000011111
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(41)
#    Time: 9990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 41
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# addi here
# addi here
# addi here
# addi here
# addi here
# addi here
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         12 0000000c 00000000000000000000000000001100
# Reg          4          4 00000004 00000000000000000000000000000100
# Reg          5          5 00000005 00000000000000000000000000000101
# Reg          6          6 00000006 00000000000000000000000000000110
# Reg          7          7 00000007 00000000000000000000000000000111
# Reg          8          8 00000008 00000000000000000000000000001000
# Reg          9          9 00000009 00000000000000000000000000001001
# Reg         10         10 0000000a 00000000000000000000000000001010
# Reg         11         11 0000000b 00000000000000000000000000001011
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13         13 0000000d 00000000000000000000000000001101
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15         15 0000000f 00000000000000000000000000001111
# Reg         16         16 00000010 00000000000000000000000000010000
# Reg         17         17 00000011 00000000000000000000000000010001
# Reg         18         18 00000012 00000000000000000000000000010010
# Reg         19         19 00000013 00000000000000000000000000010011
# Reg         20         20 00000014 00000000000000000000000000010100
# Reg         21         21 00000015 00000000000000000000000000010101
# Reg         22         22 00000016 00000000000000000000000000010110
# Reg         23         23 00000017 00000000000000000000000000010111
# Reg         24         24 00000018 00000000000000000000000000011000
# Reg         25         25 00000019 00000000000000000000000000011001
# Reg         26         26 0000001a 00000000000000000000000000011010
# Reg         27         27 0000001b 00000000000000000000000000011011
# Reg         28         28 0000001c 00000000000000000000000000011100
# Reg         29         29 0000001d 00000000000000000000000000011101
# Reg         30         30 0000001e 00000000000000000000000000011110
# Reg         31         31 0000001f 00000000000000000000000000011111
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(41)
#    Time: 9990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 41
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# addi here
# addi here
# addi here
# addi here
# addi here
# addi here
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         12 0000000c 00000000000000000000000000001100
# Reg          4          0 00000000 00000000000000000000000000000000
# Reg          5          0 00000000 00000000000000000000000000000000
# Reg          6          0 00000000 00000000000000000000000000000000
# Reg          7          0 00000000 00000000000000000000000000000000
# Reg          8          0 00000000 00000000000000000000000000000000
# Reg          9          0 00000000 00000000000000000000000000000000
# Reg         10          0 00000000 00000000000000000000000000000000
# Reg         11          0 00000000 00000000000000000000000000000000
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(41)
#    Time: 9990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 41
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# addi here
# addi here
# addi here
# addi here
# addi here
# addi here
# addi here
# addi here
# addi here
# addi here
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         16 00000010 00000000000000000000000000010000
# Reg          4          4 00000004 00000000000000000000000000000100
# Reg          5          0 00000000 00000000000000000000000000000000
# Reg          6          0 00000000 00000000000000000000000000000000
# Reg          7          1 00000001 00000000000000000000000000000001
# Reg          8          7 00000007 00000000000000000000000000000111
# Reg          9         28 0000001c 00000000000000000000000000011100
# Reg         10          4 00000004 00000000000000000000000000000100
# Reg         11         28 0000001c 00000000000000000000000000011100
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(41)
#    Time: 9990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 41
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# addi here
# addi here
# addi here
# addi here
# addi here
# addi here
# addi here
# addi here
# addi here
# addi here
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         16 00000010 00000000000000000000000000010000
# Reg          4          4 00000004 00000000000000000000000000000100
# Reg          5          0 00000000 00000000000000000000000000000000
# Reg          6          0 00000000 00000000000000000000000000000000
# Reg          7          1 00000001 00000000000000000000000000000001
# Reg          8          7 00000007 00000000000000000000000000000111
# Reg          9         28 0000001c 00000000000000000000000000011100
# Reg         10          4 00000004 00000000000000000000000000000100
# Reg         11         28 0000001c 00000000000000000000000000011100
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(41)
#    Time: 9990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 41
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# addi here
# addi here
# addi here
# addi here
# addi here
# addi here
# addi here
# addi here
# addi here
# addi here
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         52 00000034 00000000000000000000000000110100
# Reg          4          4 00000004 00000000000000000000000000000100
# Reg          5          0 00000000 00000000000000000000000000000000
# Reg          6          0 00000000 00000000000000000000000000000000
# Reg          7          1 00000001 00000000000000000000000000000001
# Reg          8          1 00000001 00000000000000000000000000000001
# Reg          9          1 00000001 00000000000000000000000000000001
# Reg         10          1 00000001 00000000000000000000000000000001
# Reg         11          1 00000001 00000000000000000000000000000001
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(41)
#    Time: 9990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 41
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# addi here
# addi here
# addi here
# addi here
# addi here
# addi here
# addi here
# addi here
# addi here
# addi here
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         52 00000034 00000000000000000000000000110100
# Reg          4          4 00000004 00000000000000000000000000000100
# Reg          5          0 00000000 00000000000000000000000000000000
# Reg          6          0 00000000 00000000000000000000000000000000
# Reg          7          1 00000001 00000000000000000000000000000001
# Reg          8          1 00000001 00000000000000000000000000000001
# Reg          9          1 00000001 00000000000000000000000000000001
# Reg         10          1 00000001 00000000000000000000000000000001
# Reg         11          1 00000001 00000000000000000000000000000001
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(41)
#    Time: 9990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 41
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# PC=         0
# addi here
# PC=         4
# addi here
# PC=         8
# addi here
# PC=        12
# PC=        16
# PC=        20
# addi here
# PC=        24
# addi here
# PC=        28
# addi here
# PC=        32
# addi here
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# addi here
# PC=        56
# addi here
# PC=        60
# addi here
# PC=        64
# PC=        68
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         52 00000034 00000000000000000000000000110100
# Reg          4          4 00000004 00000000000000000000000000000100
# Reg          5          0 00000000 00000000000000000000000000000000
# Reg          6          0 00000000 00000000000000000000000000000000
# Reg          7          1 00000001 00000000000000000000000000000001
# Reg          8          1 00000001 00000000000000000000000000000001
# Reg          9          1 00000001 00000000000000000000000000000001
# Reg         10          1 00000001 00000000000000000000000000000001
# Reg         11          1 00000001 00000000000000000000000000000001
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(41)
#    Time: 9990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 41
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# PC=         0
# PC=         4
# PC=         8
# PC=        12
# PC=        16
# PC=        20
# PC=        24
# PC=        28
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         52 00000034 00000000000000000000000000110100
# Reg          4          4 00000004 00000000000000000000000000000100
# Reg          5          0 00000000 00000000000000000000000000000000
# Reg          6          0 00000000 00000000000000000000000000000000
# Reg          7          1 00000001 00000000000000000000000000000001
# Reg          8          1 00000001 00000000000000000000000000000001
# Reg          9          1 00000001 00000000000000000000000000000001
# Reg         10          1 00000001 00000000000000000000000000000001
# Reg         11          1 00000001 00000000000000000000000000000001
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(41)
#    Time: 9990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 41
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
# Load canceled
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# PC=         0
# PC=         4
# PC=         8
# PC=        12
# PC=        16
# PC=        20
# PC=        24
# PC=        28
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=        68
# PC=        72
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         52 00000034 00000000000000000000000000110100
# Reg          4          4 00000004 00000000000000000000000000000100
# Reg          5          0 00000000 00000000000000000000000000000000
# Reg          6          0 00000000 00000000000000000000000000000000
# Reg          7          1 00000001 00000000000000000000000000000001
# Reg          8          1 00000001 00000000000000000000000000000001
# Reg          9          1 00000001 00000000000000000000000000000001
# Reg         10          1 00000001 00000000000000000000000000000001
# Reg         11          1 00000001 00000000000000000000000000000001
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(41)
#    Time: 9990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 41
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# PC=         0
# PC=         4
# PC=         8
# PC=        12
# PC=        16
# PC=        20
# PC=        24
# PC=        28
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         64 00000040 00000000000000000000000001000000
# Reg          4         16 00000010 00000000000000000000000000010000
# Reg          5          0 00000000 00000000000000000000000000000000
# Reg          6          0 00000000 00000000000000000000000000000000
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8          1 00000001 00000000000000000000000000000001
# Reg          9          4 00000004 00000000000000000000000000000100
# Reg         10          4 00000004 00000000000000000000000000000100
# Reg         11         10 0000000a 00000000000000000000000000001010
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(41)
#    Time: 9990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 41
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# PC=         0
# PC=         4
# PC=         8
# PC=        12
# PC=        16
# PC=        20
# PC=        24
# PC=        28
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         64 00000040 00000000000000000000000001000000
# Reg          4         16 00000010 00000000000000000000000000010000
# Reg          5          0 00000000 00000000000000000000000000000000
# Reg          6          0 00000000 00000000000000000000000000000000
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8          4 00000004 00000000000000000000000000000100
# Reg          9         16 00000010 00000000000000000000000000010000
# Reg         10          4 00000004 00000000000000000000000000000100
# Reg         11         30 0000001e 00000000000000000000000000011110
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(41)
#    Time: 9990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 41
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# PC=         0
# PC=         4
# PC=         8
# PC=        12
# PC=        16
# PC=        20
# PC=        24
# PC=        28
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PCOffset=0
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PCOffset=0
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         24 00000018 00000000000000000000000000011000
# Reg          4         24 00000018 00000000000000000000000000011000
# Reg          5         12 0000000c 00000000000000000000000000001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          6 00000006 00000000000000000000000000000110
# Reg          8          6 00000006 00000000000000000000000000000110
# Reg          9         60 0000003c 00000000000000000000000000111100
# Reg         10         10 0000000a 00000000000000000000000000001010
# Reg         11         95 0000005f 00000000000000000000000001011111
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(41)
#    Time: 9990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 41
restart -f
run -all
# PC=         0
# PC=         4
# PC=         8
# PC=        12
# PC=        16
# PC=        20
# PC=        24
# PC=        28
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         64 00000040 00000000000000000000000001000000
# Reg          4         16 00000010 00000000000000000000000000010000
# Reg          5          0 00000000 00000000000000000000000000000000
# Reg          6          0 00000000 00000000000000000000000000000000
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8          4 00000004 00000000000000000000000000000100
# Reg          9         16 00000010 00000000000000000000000000010000
# Reg         10          4 00000004 00000000000000000000000000000100
# Reg         11         30 0000001e 00000000000000000000000000011110
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(41)
#    Time: 9990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 41
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# PC=         0
# PC=         4
# PC=         8
# PC=        12
# PC=        16
# PC=        20
# PC=        24
# PC=        28
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         64 00000040 00000000000000000000000001000000
# Reg          4         16 00000010 00000000000000000000000000010000
# Reg          5          0 00000000 00000000000000000000000000000000
# Reg          6          0 00000000 00000000000000000000000000000000
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8          4 00000004 00000000000000000000000000000100
# Reg          9         16 00000010 00000000000000000000000000010000
# Reg         10          4 00000004 00000000000000000000000000000100
# Reg         11         30 0000001e 00000000000000000000000000011110
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# OUTRAM[          0]=         30
# OUTRAM[          4]=          x
# OUTRAM[          8]=          x
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(41)
#    Time: 9990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 41
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# PC=         0
# PC=         4
# PC=         8
# PC=        12
# PC=        16
# PC=        20
# PC=        24
# PC=        28
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         16 00000010 00000000000000000000000000010000
# Reg          5          0 00000000 00000000000000000000000000000000
# Reg          6          0 00000000 00000000000000000000000000000000
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8          4 00000004 00000000000000000000000000000100
# Reg          9         16 00000010 00000000000000000000000000010000
# Reg         10          4 00000004 00000000000000000000000000000100
# Reg         11         30 0000001e 00000000000000000000000000011110
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# OUTRAM[          0]=         30
# OUTRAM[          4]=          x
# OUTRAM[          8]=          x
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(41)
#    Time: 9990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 41
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# PC=         0
# PC=         4
# PC=         8
# PC=        12
# PC=        16
# PC=        20
# PC=        24
# PC=        28
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         16 00000010 00000000000000000000000000010000
# Reg          5          0 00000000 00000000000000000000000000000000
# Reg          6          0 00000000 00000000000000000000000000000000
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8          4 00000004 00000000000000000000000000000100
# Reg          9         16 00000010 00000000000000000000000000010000
# Reg         10          4 00000004 00000000000000000000000000000100
# Reg         11         30 0000001e 00000000000000000000000000011110
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# OUTRAM[          0]=         30
# OUTRAM[          4]=          x
# OUTRAM[          8]=          x
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(41)
#    Time: 9990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 41
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# PC=         0
# PC=         4
# PC=         8
# PC=        12
# PC=        16
# PC=        20
# PC=        24
# PC=        28
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PCOffset=0
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PCOffset=0
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PC=       100
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         24 00000018 00000000000000000000000000011000
# Reg          5         12 0000000c 00000000000000000000000000001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          6 00000006 00000000000000000000000000000110
# Reg          8          4 00000004 00000000000000000000000000000100
# Reg          9          4 00000004 00000000000000000000000000000100
# Reg         10          1 00000001 00000000000000000000000000000001
# Reg         11         38 00000026 00000000000000000000000000100110
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# OUTRAM[          0]=         30
# OUTRAM[          4]=         34
# OUTRAM[          8]=         38
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(41)
#    Time: 9990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 41
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# PC=         0
# PC=         4
# PC=         8
# PC=        12
# PC=        16
# PC=        20
# PC=        24
# PC=        28
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PC=       100
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         52 00000034 00000000000000000000000000110100
# Reg          4         16 00000010 00000000000000000000000000010000
# Reg          5          4 00000004 00000000000000000000000000000100
# Reg          6          1 00000001 00000000000000000000000000000001
# Reg          7          4 00000004 00000000000000000000000000000100
# Reg          8          4 00000004 00000000000000000000000000000100
# Reg          9         16 00000010 00000000000000000000000000010000
# Reg         10          4 00000004 00000000000000000000000000000100
# Reg         11         30 0000001e 00000000000000000000000000011110
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# OUTRAM[          0]=         30
# OUTRAM[          4]=          x
# OUTRAM[          8]=          x
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(41)
#    Time: 9990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 41
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# PC=         0
# PC=         4
# PC=         8
# PC=        12
# PC=        16
# PC=        20
# PC=        24
# PC=        28
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PCOffset=0
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PCOffset=0
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PC=        68
# PC=        72
# PC=        76
# PC=        80
# PC=        84
# PC=        88
# PC=        92
# PC=        96
# PC=       100
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         48 00000030 00000000000000000000000000110000
# Reg          4         24 00000018 00000000000000000000000000011000
# Reg          5         12 0000000c 00000000000000000000000000001100
# Reg          6          3 00000003 00000000000000000000000000000011
# Reg          7          6 00000006 00000000000000000000000000000110
# Reg          8          4 00000004 00000000000000000000000000000100
# Reg          9          4 00000004 00000000000000000000000000000100
# Reg         10          1 00000001 00000000000000000000000000000001
# Reg         11         38 00000026 00000000000000000000000000100110
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# OUTRAM[          0]=         30
# OUTRAM[          4]=         34
# OUTRAM[          8]=         38
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(41)
#    Time: 9990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 41
# Compile of tb_RISCV_multi.v was successful.
# Compile of RISCV_multi.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_RISCV
# Loading work.RISCVCPU
run -all
# PC=         0
# PC=         4
# PC=         8
# PC=        12
# PC=        16
# PC=        20
# PC=        24
# PC=        28
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=         8
# PC=        12
# PC=        16
# PC=        20
# PC=        24
# PC=        28
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=         8
# PC=        12
# PC=        16
# PC=        20
# PC=        24
# PC=        28
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=         8
# PC=        12
# PC=        16
# PC=        20
# PC=        24
# PC=        28
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=         8
# PC=        12
# PC=        16
# PC=        20
# PC=        24
# PC=        28
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=         8
# PC=        12
# PC=        16
# PC=        20
# PC=        24
# PC=        28
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=         8
# PC=        12
# PC=        16
# PC=        20
# PC=        24
# PC=        28
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=         8
# PC=        12
# PC=        16
# PC=        20
# PC=        24
# PC=        28
# PC=        32
# PC=        36
# PC=        40
# PC=        44
# PC=        48
# PC=        52
# PC=        56
# PC=        60
# PC=        64
# PCOffset=0
# PC=         8
# Generated Reseult
# Reg          0          0 00000000 00000000000000000000000000000000
# Reg          1          3 00000003 00000000000000000000000000000011
# Reg          2          4 00000004 00000000000000000000000000000100
# Reg          3         52 00000034 00000000000000000000000000110100
# Reg          4         32 00000020 00000000000000000000000000100000
# Reg          5          0 00000000 00000000000000000000000000000000
# Reg          6          0 00000000 00000000000000000000000000000000
# Reg          7          1 00000001 00000000000000000000000000000001
# Reg          8          8 00000008 00000000000000000000000000001000
# Reg          9          8 00000008 00000000000000000000000000001000
# Reg         10          1 00000001 00000000000000000000000000000001
# Reg         11         36 00000024 00000000000000000000000000100100
# Reg         12         16 00000010 00000000000000000000000000010000
# Reg         13          0 00000000 00000000000000000000000000000000
# Reg         14          4 00000004 00000000000000000000000000000100
# Reg         15          0 00000000 00000000000000000000000000000000
# Reg         16          0 00000000 00000000000000000000000000000000
# Reg         17          0 00000000 00000000000000000000000000000000
# Reg         18          0 00000000 00000000000000000000000000000000
# Reg         19          0 00000000 00000000000000000000000000000000
# Reg         20          0 00000000 00000000000000000000000000000000
# Reg         21          0 00000000 00000000000000000000000000000000
# Reg         22          0 00000000 00000000000000000000000000000000
# Reg         23          0 00000000 00000000000000000000000000000000
# Reg         24          0 00000000 00000000000000000000000000000000
# Reg         25          0 00000000 00000000000000000000000000000000
# Reg         26          0 00000000 00000000000000000000000000000000
# Reg         27          0 00000000 00000000000000000000000000000000
# Reg         28          0 00000000 00000000000000000000000000000000
# Reg         29          0 00000000 00000000000000000000000000000000
# Reg         30          0 00000000 00000000000000000000000000000000
# Reg         31          0 00000000 00000000000000000000000000000000
# OUTRAM[          0]=          x
# OUTRAM[          4]=          x
# OUTRAM[          8]=          x
# ** Note: $stop    : C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v(41)
#    Time: 9990 ns  Iteration: 1  Instance: /tb_RISCV
# Break in Module tb_RISCV at C:/Users/liste/Desktop/EEC181/RISC-V-CPU/test/tb_RISCV_multi.v line 41
# End time: 21:05:23 on Feb 21,2023, Elapsed time: 5:54:40
# Errors: 0, Warnings: 1
