<h2 id="Ncore3.6FSYS:Week#27:07/03/23to07/07/23-BlockingProgress:"><strong>Blocking Progress:</strong></h2><p> </p><h2 id="Ncore3.6FSYS:Week#27:07/03/23to07/07/23-Highlights:"><strong>Highlights:</strong></h2><p>-</p><h2 id="Ncore3.6FSYS:Week#27:07/03/23to07/07/23-Activities:"><strong>Activities:</strong></h2><h3 id="Ncore3.6FSYS:Week#27:07/03/23to07/07/23-cyrille">cyrille</h3><ul><li><p>Fixed some new fsys test bug </p></li><li><p>merging new fsys branch to 3.4 ongoing</p></li><li><p>update 3.6 test plan</p></li><li><p>support Kavish, Naveen on fsys interface</p></li><li><p>fsys sync</p></li></ul><h3 id="Ncore3.6FSYS:Week#27:07/03/23to07/07/23-Abdelaziz">Abdelaziz</h3><ul><li><p>Start exclusive monitor DMI &amp; DII Fsys implementation:  first DII FSYS simulation passed : on the test case: “Failed exclusive txn”</p></li></ul><ul><li><p>DCE broadcast instead of DVE (currently local fix : stop DCE broadcast but no sysreq DCE to DVE) <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12100" rel="nofollow">CONC-12100</a></p></li></ul><h3 id="Ncore3.6FSYS:Week#27:07/03/23to07/07/23-Urvish">Urvish</h3><ol start="1"><li><p>Created initial version of Synopsys vip integration and stimulus generation document and organized sync-up meeting to walk through the doc.</p><ul><li><p>Uploaded it in confluence page - <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16163242/FSYS+TB+transformation+to+use+Synopsys+VIPs" data-linked-resource-id="16163242" data-linked-resource-version="375" data-linked-resource-type="page">FSYS TB transformation to use Synopsys VIPs :</a> </p></li></ul></li><li><p>Started working on io_subsys TB with synopsys_vip (-e io_subsystem_snps)</p><ol start="1"><li><p>For boot, it will reuse fsys_snps code. For other scenarios, I will follow as per plan shared in &quot;Synopsys vip integration and stimulus generation&quot; meeting with Team</p></li></ol></li><li><p>vcs migration jira</p><ul><li><p>Opened <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12245" rel="nofollow">CONC-12245</a> : VCS simulation : Fix the warnings which are making the simulation log size bigger.</p></li><li><p>Worked on <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12232" rel="nofollow">CONC-12232</a> : NCore3.4: FSYS checkin tests fail when FSYS scoreboard is enabled with VCS simulator</p><ul><li><p>Fixed the initial compile errors and for the fsys scoreboard error assigned to Neha</p></li></ul></li></ul></li><li><p>DVM v8.4 mapping task :</p><ol start="1"><li><p>Worked on test plan (still working on detailing)</p></li><li><p> Updated <a class="external-link" href="https://arterisip.atlassian.net/browse/MAES-6340" rel="nofollow">MAES-6340</a> for additional dependencies: Define a new configuration parameter &quot;DvmVersionSupport&quot; with valid values: DVM_v8, DVM_v8.1, DVM_v8.4, DVM_v9.2 (reserved for later)in Maestro</p><ul><li><p>Since maestro supports axi width&lt;32, we add this check in the maestro related to axi interface addr width parameter, if such check does not exist -<strong>Interfaces with an address width smaller than 32 bits cannot support DVM messages, the DVM_Message_Support property must be False(for that interface).</strong></p></li><li><p>In this case, DVE will not send DVMSnoop to that AIU (which has address width smaller than 32 bits)</p></li><li><p>Addr width would also have an effect on DVM version support.</p></li><li><p>Not sure whether I need to open separate Jira and document update is needed. Hence asked Michael/Jason/Ben to take care of this.</p></li></ul></li></ol></li><li><p>Checked &amp; cleared the doubt of team regarding synopsys vip slave sequence integration at DMI/DII,</p><ol start="1"><li><p>synopsys vip slave sequence integration at DMI/DII was already done earlier &amp; working fine. For fsys_snps &amp; chi sub-system synopsys vip simulations, inhouse vip axi slave sequences are not running at all. </p></li><li><p>The reason to set inhouse axi slave vip in passive mode is for the dmi/dii monitor to send transactions to dmi/dii scoreboards.</p></li></ol></li><li><p>Attended FSYS Team meeting (07/06), FSYS team &amp; subsystem team meeting (07/07)</p></li><li><p>Joined Naveen for compile error debug he faced during synopsys vip APB integration &amp; provided a solution to override macro that defines max width of psel signal in svt_apb_user_defines.svi</p></li><li><p>Joined Priyanka for her compile error debug during ioaiu_probe_if/monitor integration in fsys tb and provided a solution to add a suffix to ioaiu_probe_if &amp; use proper guards in ioaiu_probe_if.svh</p></li></ol><h3 id="Ncore3.6FSYS:Week#27:07/03/23to07/07/23-Naveen">Naveen</h3><ol start="1"><li><p>updated interface APB4 in FSYS  &amp; start APB4 apb_debug_port test  in the sanity test</p></li></ol>