\hypertarget{structNVIC__Type}{}\section{N\+V\+I\+C\+\_\+\+Type Struct Reference}
\label{structNVIC__Type}\index{NVIC\_Type@{NVIC\_Type}}


Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC).  




{\ttfamily \#include $<$core\+\_\+cm7.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{structNVIC__Type_a99fe3791941bf69b7c1edf13e0b5383a}{I\+S\+ER}} \mbox{[}8\+U\mbox{]}
\item 
\mbox{\Hypertarget{structNVIC__Type_a93c66a8842929d5f8e0d691a97261cc2}\label{structNVIC__Type_a93c66a8842929d5f8e0d691a97261cc2}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}24\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{structNVIC__Type_ad30ec76aa0be02aa9a56ff4bdc401180}{I\+C\+ER}} \mbox{[}8\+U\mbox{]}
\item 
\mbox{\Hypertarget{structNVIC__Type_af7bfc2f8bd72f5e3e472edb209d9876c}\label{structNVIC__Type_af7bfc2f8bd72f5e3e472edb209d9876c}} 
uint32\+\_\+t {\bfseries R\+S\+E\+R\+V\+E\+D1} \mbox{[}24\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{structNVIC__Type_a58a1d427f4f45aa4bba77115ec25a2f9}{I\+S\+PR}} \mbox{[}8\+U\mbox{]}
\item 
\mbox{\Hypertarget{structNVIC__Type_a80bce60f3405a1cde3d621eea35ac6b6}\label{structNVIC__Type_a80bce60f3405a1cde3d621eea35ac6b6}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}24\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{structNVIC__Type_ae3c409719774e839b092bf3ea73c0545}{I\+C\+PR}} \mbox{[}8\+U\mbox{]}
\item 
\mbox{\Hypertarget{structNVIC__Type_adf6616e950b18b3ef9c9c64e535b3ee2}\label{structNVIC__Type_adf6616e950b18b3ef9c9c64e535b3ee2}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}24\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{structNVIC__Type_a55efb38ee86027a5e0b92bd40dba46c4}{I\+A\+BR}} \mbox{[}8\+U\mbox{]}
\item 
\mbox{\Hypertarget{structNVIC__Type_ade202178a4bd7c973b7db69d30046f50}\label{structNVIC__Type_ade202178a4bd7c973b7db69d30046f50}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}56\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint8\+\_\+t \mbox{\hyperlink{structNVIC__Type_a9a4341692e45d089a113986a3d344e98}{IP}} \mbox{[}240\+U\mbox{]}
\item 
\mbox{\Hypertarget{structNVIC__Type_ab105e118183b4a205c3c1dddcea70d62}\label{structNVIC__Type_ab105e118183b4a205c3c1dddcea70d62}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}644\+U\mbox{]}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{structNVIC__Type_a37de89637466e007171c6b135299bc75}{S\+T\+IR}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC). 

\subsection{Field Documentation}
\mbox{\Hypertarget{structNVIC__Type_a55efb38ee86027a5e0b92bd40dba46c4}\label{structNVIC__Type_a55efb38ee86027a5e0b92bd40dba46c4}} 
\index{NVIC\_Type@{NVIC\_Type}!IABR@{IABR}}
\index{IABR@{IABR}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{IABR}{IABR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+A\+BR\mbox{[}8\+U\mbox{]}}

Offset\+: 0x200 (R/W) Interrupt Active bit Register \mbox{\Hypertarget{structNVIC__Type_ad30ec76aa0be02aa9a56ff4bdc401180}\label{structNVIC__Type_ad30ec76aa0be02aa9a56ff4bdc401180}} 
\index{NVIC\_Type@{NVIC\_Type}!ICER@{ICER}}
\index{ICER@{ICER}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{ICER}{ICER}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+C\+ER\mbox{[}8\+U\mbox{]}}

Offset\+: 0x080 (R/W) Interrupt Clear Enable Register \mbox{\Hypertarget{structNVIC__Type_ae3c409719774e839b092bf3ea73c0545}\label{structNVIC__Type_ae3c409719774e839b092bf3ea73c0545}} 
\index{NVIC\_Type@{NVIC\_Type}!ICPR@{ICPR}}
\index{ICPR@{ICPR}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{ICPR}{ICPR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+C\+PR\mbox{[}8\+U\mbox{]}}

Offset\+: 0x180 (R/W) Interrupt Clear Pending Register \mbox{\Hypertarget{structNVIC__Type_a9a4341692e45d089a113986a3d344e98}\label{structNVIC__Type_a9a4341692e45d089a113986a3d344e98}} 
\index{NVIC\_Type@{NVIC\_Type}!IP@{IP}}
\index{IP@{IP}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{IP}{IP}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint8\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+IP\mbox{[}240\+U\mbox{]}}

Offset\+: 0x300 (R/W) Interrupt Priority Register (8Bit wide) \mbox{\Hypertarget{structNVIC__Type_a99fe3791941bf69b7c1edf13e0b5383a}\label{structNVIC__Type_a99fe3791941bf69b7c1edf13e0b5383a}} 
\index{NVIC\_Type@{NVIC\_Type}!ISER@{ISER}}
\index{ISER@{ISER}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{ISER}{ISER}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+S\+ER\mbox{[}8\+U\mbox{]}}

Offset\+: 0x000 (R/W) Interrupt Set Enable Register \mbox{\Hypertarget{structNVIC__Type_a58a1d427f4f45aa4bba77115ec25a2f9}\label{structNVIC__Type_a58a1d427f4f45aa4bba77115ec25a2f9}} 
\index{NVIC\_Type@{NVIC\_Type}!ISPR@{ISPR}}
\index{ISPR@{ISPR}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{ISPR}{ISPR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+S\+PR\mbox{[}8\+U\mbox{]}}

Offset\+: 0x100 (R/W) Interrupt Set Pending Register \mbox{\Hypertarget{structNVIC__Type_a37de89637466e007171c6b135299bc75}\label{structNVIC__Type_a37de89637466e007171c6b135299bc75}} 
\index{NVIC\_Type@{NVIC\_Type}!STIR@{STIR}}
\index{STIR@{STIR}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{STIR}{STIR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+S\+T\+IR}

Offset\+: 0x\+E00 ( /W) Software Trigger Interrupt Register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/include/\mbox{\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}}\end{DoxyCompactItemize}
