#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xba1548 .scope module, "main" "main" 2 34;
 .timescale 0 0;
v0xbcece8_0 .var "A", 0 7;
v0xbced50_0 .var "B", 0 7;
v0xbceda8_0 .net "C", 0 7, L_0xbd12a0;  1 drivers
S_0xba3d98 .scope module, "uut" "adder" 2 38, 2 19 0, S_0xba1548;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A"
    .port_info 1 /INPUT 8 "B"
    .port_info 2 /OUTPUT 8 "C"
v0xbcea28_0 .net "A", 0 7, v0xbcece8_0;  1 drivers
v0xbceab0_0 .net "B", 0 7, v0xbced50_0;  1 drivers
v0xbceb28_0 .net "C", 0 7, L_0xbd12a0;  alias, 1 drivers
L_0x76b46010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xbceb90_0 .net/2s *"_s60", 0 0, L_0x76b46010;  1 drivers
v0xbcec08_0 .net "carry", 0 8, L_0xbd14f0;  1 drivers
L_0xbcf0e8 .part v0xbcece8_0, 0, 1;
L_0xbcf178 .part v0xbced50_0, 0, 1;
L_0xbcf208 .part L_0xbd14f0, 0, 1;
L_0xbcf528 .part v0xbcece8_0, 1, 1;
L_0xbcf598 .part v0xbced50_0, 1, 1;
L_0xbcf5f0 .part L_0xbd14f0, 1, 1;
L_0xbcf968 .part v0xbcece8_0, 2, 1;
L_0xbcfa28 .part v0xbced50_0, 2, 1;
L_0xbcfb10 .part L_0xbd14f0, 2, 1;
L_0xbcfdc0 .part v0xbcece8_0, 3, 1;
L_0xbcfe48 .part v0xbced50_0, 3, 1;
L_0xbcfea0 .part L_0xbd14f0, 3, 1;
L_0xbd0248 .part v0xbcece8_0, 4, 1;
L_0xbd02a0 .part v0xbced50_0, 4, 1;
L_0xbd0338 .part L_0xbd14f0, 4, 1;
L_0xbd0640 .part v0xbcece8_0, 5, 1;
L_0xbd06e0 .part v0xbced50_0, 5, 1;
L_0xbd0738 .part L_0xbd14f0, 5, 1;
L_0xbd0a88 .part v0xbcece8_0, 6, 1;
L_0xbd0ba8 .part v0xbced50_0, 6, 1;
L_0xbd0d20 .part L_0xbd14f0, 6, 1;
L_0xbd1060 .part v0xbcece8_0, 7, 1;
L_0xbd0cc8 .part v0xbced50_0, 7, 1;
L_0xbd1118 .part L_0xbd14f0, 7, 1;
LS_0xbd12a0_0_0 .concat8 [ 1 1 1 1], L_0xbcee40, L_0xbcf2a0, L_0xbcf6e0, L_0xbcfba8;
LS_0xbd12a0_0_4 .concat8 [ 1 1 1 1], L_0xbcffd8, L_0xbd03d0, L_0xbd07e0, L_0xbd0db8;
L_0xbd12a0 .concat8 [ 4 4 0 0], LS_0xbd12a0_0_0, LS_0xbd12a0_0_4;
LS_0xbd14f0_0_0 .concat8 [ 1 1 1 1], L_0x76b46010, L_0xbcf038, L_0xbcf478, L_0xbcf8b8;
LS_0xbd14f0_0_4 .concat8 [ 1 1 1 1], L_0xbcfd10, L_0xbd0198, L_0xbd0590, L_0xbd09d8;
LS_0xbd14f0_0_8 .concat8 [ 1 0 0 0], L_0xbd0fb0;
L_0xbd14f0 .concat8 [ 4 4 1 0], LS_0xbd14f0_0_0, LS_0xbd14f0_0_4, LS_0xbd14f0_0_8;
S_0xba3f88 .scope generate, "genblk1[0]" "genblk1[0]" 2 26, 2 26 0, S_0xba3d98;
 .timescale 0 0;
P_0xb946b8 .param/l "i" 0 2 26, +C4<00>;
S_0xba2878 .scope module, "adder_comp" "adder_component" 2 28, 2 9 0, S_0xba3f88;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "carry_in"
    .port_info 3 /OUTPUT 1 "C"
    .port_info 4 /OUTPUT 1 "carry_out"
L_0xbd0d78 .functor XOR 1, L_0xbd1060, L_0xbd0cc8, C4<0>, C4<0>;
L_0xbd0db8 .functor XOR 1, L_0xbd0d78, L_0xbd1118, C4<0>, C4<0>;
L_0xbd0e50 .functor AND 1, L_0xbd0d78, L_0xbd1118, C4<1>, C4<1>;
L_0xbd0ee8 .functor AND 1, L_0xbd1060, L_0xbd0cc8, C4<1>, C4<1>;
L_0xbd0fb0 .functor OR 1, L_0xbd0e50, L_0xbd0ee8, C4<0>, C4<0>;
v0xba2eb8_0 .net "A", 0 0, L_0xbd1060;  1 drivers
v0xba1988_0 .net "B", 0 0, L_0xbd0cc8;  1 drivers
v0xba0468_0 .net "C", 0 0, L_0xbd0db8;  1 drivers
v0xb9ef38_0 .net *"_s4", 0 0, L_0xbd0e50;  1 drivers
v0xb9da08_0 .net *"_s6", 0 0, L_0xbd0ee8;  1 drivers
v0xb9c4a8_0 .net "a_xor_b", 0 0, L_0xbd0d78;  1 drivers
v0xbcbc68_0 .net "carry_in", 0 0, L_0xbd1118;  1 drivers
v0xbcbcd0_0 .net "carry_out", 0 0, L_0xbd0fb0;  1 drivers
S_0xba2a68 .scope generate, "genblk1[1]" "genblk1[1]" 2 26, 2 26 0, S_0xba3d98;
 .timescale 0 0;
P_0xbcbdd0 .param/l "i" 0 2 26, +C4<01>;
S_0xba1358 .scope module, "adder_comp" "adder_component" 2 28, 2 9 0, S_0xba2a68;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "carry_in"
    .port_info 3 /OUTPUT 1 "C"
    .port_info 4 /OUTPUT 1 "carry_out"
L_0xbd02f8 .functor XOR 1, L_0xbd0a88, L_0xbd0ba8, C4<0>, C4<0>;
L_0xbd07e0 .functor XOR 1, L_0xbd02f8, L_0xbd0d20, C4<0>, C4<0>;
L_0xbd0878 .functor AND 1, L_0xbd02f8, L_0xbd0d20, C4<1>, C4<1>;
L_0xbd0910 .functor AND 1, L_0xbd0a88, L_0xbd0ba8, C4<1>, C4<1>;
L_0xbd09d8 .functor OR 1, L_0xbd0878, L_0xbd0910, C4<0>, C4<0>;
v0xbcbea8_0 .net "A", 0 0, L_0xbd0a88;  1 drivers
v0xbcbf20_0 .net "B", 0 0, L_0xbd0ba8;  1 drivers
v0xbcbf88_0 .net "C", 0 0, L_0xbd07e0;  1 drivers
v0xbcbfe0_0 .net *"_s4", 0 0, L_0xbd0878;  1 drivers
v0xbcc058_0 .net *"_s6", 0 0, L_0xbd0910;  1 drivers
v0xbcc0f8_0 .net "a_xor_b", 0 0, L_0xbd02f8;  1 drivers
v0xbcc160_0 .net "carry_in", 0 0, L_0xbd0d20;  1 drivers
v0xbcc1c8_0 .net "carry_out", 0 0, L_0xbd09d8;  1 drivers
S_0xbcc280 .scope generate, "genblk1[2]" "genblk1[2]" 2 26, 2 26 0, S_0xba3d98;
 .timescale 0 0;
P_0xbcc380 .param/l "i" 0 2 26, +C4<010>;
S_0xbcc3f0 .scope module, "adder_comp" "adder_component" 2 28, 2 9 0, S_0xbcc280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "carry_in"
    .port_info 3 /OUTPUT 1 "C"
    .port_info 4 /OUTPUT 1 "carry_out"
L_0xbd0390 .functor XOR 1, L_0xbd0640, L_0xbd06e0, C4<0>, C4<0>;
L_0xbd03d0 .functor XOR 1, L_0xbd0390, L_0xbd0738, C4<0>, C4<0>;
L_0xbd0430 .functor AND 1, L_0xbd0390, L_0xbd0738, C4<1>, C4<1>;
L_0xbd04c8 .functor AND 1, L_0xbd0640, L_0xbd06e0, C4<1>, C4<1>;
L_0xbd0590 .functor OR 1, L_0xbd0430, L_0xbd04c8, C4<0>, C4<0>;
v0xbcc520_0 .net "A", 0 0, L_0xbd0640;  1 drivers
v0xbcc598_0 .net "B", 0 0, L_0xbd06e0;  1 drivers
v0xbcc600_0 .net "C", 0 0, L_0xbd03d0;  1 drivers
v0xbcc658_0 .net *"_s4", 0 0, L_0xbd0430;  1 drivers
v0xbcc6d0_0 .net *"_s6", 0 0, L_0xbd04c8;  1 drivers
v0xbcc770_0 .net "a_xor_b", 0 0, L_0xbd0390;  1 drivers
v0xbcc7d8_0 .net "carry_in", 0 0, L_0xbd0738;  1 drivers
v0xbcc840_0 .net "carry_out", 0 0, L_0xbd0590;  1 drivers
S_0xbcc8f8 .scope generate, "genblk1[3]" "genblk1[3]" 2 26, 2 26 0, S_0xba3d98;
 .timescale 0 0;
P_0xbcc9f8 .param/l "i" 0 2 26, +C4<011>;
S_0xbcca78 .scope module, "adder_comp" "adder_component" 2 28, 2 9 0, S_0xbcc8f8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "carry_in"
    .port_info 3 /OUTPUT 1 "C"
    .port_info 4 /OUTPUT 1 "carry_out"
L_0xbcff98 .functor XOR 1, L_0xbd0248, L_0xbd02a0, C4<0>, C4<0>;
L_0xbcffd8 .functor XOR 1, L_0xbcff98, L_0xbd0338, C4<0>, C4<0>;
L_0xbd0038 .functor AND 1, L_0xbcff98, L_0xbd0338, C4<1>, C4<1>;
L_0xbd00d0 .functor AND 1, L_0xbd0248, L_0xbd02a0, C4<1>, C4<1>;
L_0xbd0198 .functor OR 1, L_0xbd0038, L_0xbd00d0, C4<0>, C4<0>;
v0xbccba8_0 .net "A", 0 0, L_0xbd0248;  1 drivers
v0xbccc20_0 .net "B", 0 0, L_0xbd02a0;  1 drivers
v0xbccc88_0 .net "C", 0 0, L_0xbcffd8;  1 drivers
v0xbcccf8_0 .net *"_s4", 0 0, L_0xbd0038;  1 drivers
v0xbccd70_0 .net *"_s6", 0 0, L_0xbd00d0;  1 drivers
v0xbcce10_0 .net "a_xor_b", 0 0, L_0xbcff98;  1 drivers
v0xbcce78_0 .net "carry_in", 0 0, L_0xbd0338;  1 drivers
v0xbccee0_0 .net "carry_out", 0 0, L_0xbd0198;  1 drivers
S_0xbccf98 .scope generate, "genblk1[4]" "genblk1[4]" 2 26, 2 26 0, S_0xba3d98;
 .timescale 0 0;
P_0xbcd0c0 .param/l "i" 0 2 26, +C4<0100>;
S_0xbcd130 .scope module, "adder_comp" "adder_component" 2 28, 2 9 0, S_0xbccf98;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "carry_in"
    .port_info 3 /OUTPUT 1 "C"
    .port_info 4 /OUTPUT 1 "carry_out"
L_0xbcfb68 .functor XOR 1, L_0xbcfdc0, L_0xbcfe48, C4<0>, C4<0>;
L_0xbcfba8 .functor XOR 1, L_0xbcfb68, L_0xbcfea0, C4<0>, C4<0>;
L_0xbcfbe8 .functor AND 1, L_0xbcfb68, L_0xbcfea0, C4<1>, C4<1>;
L_0xbcfc48 .functor AND 1, L_0xbcfdc0, L_0xbcfe48, C4<1>, C4<1>;
L_0xbcfd10 .functor OR 1, L_0xbcfbe8, L_0xbcfc48, C4<0>, C4<0>;
v0xbcd270_0 .net "A", 0 0, L_0xbcfdc0;  1 drivers
v0xbcd2e8_0 .net "B", 0 0, L_0xbcfe48;  1 drivers
v0xbcd350_0 .net "C", 0 0, L_0xbcfba8;  1 drivers
v0xbcd3a8_0 .net *"_s4", 0 0, L_0xbcfbe8;  1 drivers
v0xbcd420_0 .net *"_s6", 0 0, L_0xbcfc48;  1 drivers
v0xbcd4c0_0 .net "a_xor_b", 0 0, L_0xbcfb68;  1 drivers
v0xbcd528_0 .net "carry_in", 0 0, L_0xbcfea0;  1 drivers
v0xbcd590_0 .net "carry_out", 0 0, L_0xbcfd10;  1 drivers
S_0xbcd648 .scope generate, "genblk1[5]" "genblk1[5]" 2 26, 2 26 0, S_0xba3d98;
 .timescale 0 0;
P_0xbcd748 .param/l "i" 0 2 26, +C4<0101>;
S_0xbcd7b8 .scope module, "adder_comp" "adder_component" 2 28, 2 9 0, S_0xbcd648;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "carry_in"
    .port_info 3 /OUTPUT 1 "C"
    .port_info 4 /OUTPUT 1 "carry_out"
L_0xbcf6a0 .functor XOR 1, L_0xbcf968, L_0xbcfa28, C4<0>, C4<0>;
L_0xbcf6e0 .functor XOR 1, L_0xbcf6a0, L_0xbcfb10, C4<0>, C4<0>;
L_0xbcf758 .functor AND 1, L_0xbcf6a0, L_0xbcfb10, C4<1>, C4<1>;
L_0xbcf7f0 .functor AND 1, L_0xbcf968, L_0xbcfa28, C4<1>, C4<1>;
L_0xbcf8b8 .functor OR 1, L_0xbcf758, L_0xbcf7f0, C4<0>, C4<0>;
v0xbcd8f8_0 .net "A", 0 0, L_0xbcf968;  1 drivers
v0xbcd970_0 .net "B", 0 0, L_0xbcfa28;  1 drivers
v0xbcd9d8_0 .net "C", 0 0, L_0xbcf6e0;  1 drivers
v0xbcda48_0 .net *"_s4", 0 0, L_0xbcf758;  1 drivers
v0xbcdac0_0 .net *"_s6", 0 0, L_0xbcf7f0;  1 drivers
v0xbcdb60_0 .net "a_xor_b", 0 0, L_0xbcf6a0;  1 drivers
v0xbcdbc8_0 .net "carry_in", 0 0, L_0xbcfb10;  1 drivers
v0xbcdc30_0 .net "carry_out", 0 0, L_0xbcf8b8;  1 drivers
S_0xbcdce8 .scope generate, "genblk1[6]" "genblk1[6]" 2 26, 2 26 0, S_0xba3d98;
 .timescale 0 0;
P_0xbcdde8 .param/l "i" 0 2 26, +C4<0110>;
S_0xbcde58 .scope module, "adder_comp" "adder_component" 2 28, 2 9 0, S_0xbcdce8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "carry_in"
    .port_info 3 /OUTPUT 1 "C"
    .port_info 4 /OUTPUT 1 "carry_out"
L_0xbcf260 .functor XOR 1, L_0xbcf528, L_0xbcf598, C4<0>, C4<0>;
L_0xbcf2a0 .functor XOR 1, L_0xbcf260, L_0xbcf5f0, C4<0>, C4<0>;
L_0xbcf318 .functor AND 1, L_0xbcf260, L_0xbcf5f0, C4<1>, C4<1>;
L_0xbcf3b0 .functor AND 1, L_0xbcf528, L_0xbcf598, C4<1>, C4<1>;
L_0xbcf478 .functor OR 1, L_0xbcf318, L_0xbcf3b0, C4<0>, C4<0>;
v0xbcdf98_0 .net "A", 0 0, L_0xbcf528;  1 drivers
v0xbce010_0 .net "B", 0 0, L_0xbcf598;  1 drivers
v0xbce078_0 .net "C", 0 0, L_0xbcf2a0;  1 drivers
v0xbce0e8_0 .net *"_s4", 0 0, L_0xbcf318;  1 drivers
v0xbce160_0 .net *"_s6", 0 0, L_0xbcf3b0;  1 drivers
v0xbce200_0 .net "a_xor_b", 0 0, L_0xbcf260;  1 drivers
v0xbce268_0 .net "carry_in", 0 0, L_0xbcf5f0;  1 drivers
v0xbce2d0_0 .net "carry_out", 0 0, L_0xbcf478;  1 drivers
S_0xbce388 .scope generate, "genblk1[7]" "genblk1[7]" 2 26, 2 26 0, S_0xba3d98;
 .timescale 0 0;
P_0xbce488 .param/l "i" 0 2 26, +C4<0111>;
S_0xbce4f8 .scope module, "adder_comp" "adder_component" 2 28, 2 9 0, S_0xbce388;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "carry_in"
    .port_info 3 /OUTPUT 1 "C"
    .port_info 4 /OUTPUT 1 "carry_out"
L_0xbcee00 .functor XOR 1, L_0xbcf0e8, L_0xbcf178, C4<0>, C4<0>;
L_0xbcee40 .functor XOR 1, L_0xbcee00, L_0xbcf208, C4<0>, C4<0>;
L_0xbceed8 .functor AND 1, L_0xbcee00, L_0xbcf208, C4<1>, C4<1>;
L_0xbcef70 .functor AND 1, L_0xbcf0e8, L_0xbcf178, C4<1>, C4<1>;
L_0xbcf038 .functor OR 1, L_0xbceed8, L_0xbcef70, C4<0>, C4<0>;
v0xbce638_0 .net "A", 0 0, L_0xbcf0e8;  1 drivers
v0xbce6b0_0 .net "B", 0 0, L_0xbcf178;  1 drivers
v0xbce718_0 .net "C", 0 0, L_0xbcee40;  1 drivers
v0xbce788_0 .net *"_s4", 0 0, L_0xbceed8;  1 drivers
v0xbce800_0 .net *"_s6", 0 0, L_0xbcef70;  1 drivers
v0xbce8a0_0 .net "a_xor_b", 0 0, L_0xbcee00;  1 drivers
v0xbce908_0 .net "carry_in", 0 0, L_0xbcf208;  1 drivers
v0xbce970_0 .net "carry_out", 0 0, L_0xbcf038;  1 drivers
    .scope S_0xba1548;
T_0 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0xbcece8_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0xbced50_0, 0;
    %delay 1, 0;
    %vpi_call 2 45 "$display", "---------------" {0 0 0};
    %vpi_call 2 46 "$display", "A=%x", v0xbcece8_0 {0 0 0};
    %vpi_call 2 47 "$display", "B=%x", v0xbced50_0 {0 0 0};
    %vpi_call 2 48 "$display", "C=%x", v0xbceda8_0 {0 0 0};
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0xbcece8_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0xbced50_0, 0;
    %delay 1, 0;
    %vpi_call 2 52 "$display", "---------------" {0 0 0};
    %vpi_call 2 53 "$display", "A=%x", v0xbcece8_0 {0 0 0};
    %vpi_call 2 54 "$display", "B=%x", v0xbced50_0 {0 0 0};
    %vpi_call 2 55 "$display", "C=%x", v0xbceda8_0 {0 0 0};
    %pushi/vec4 146, 0, 8;
    %assign/vec4 v0xbcece8_0, 0;
    %pushi/vec4 171, 0, 8;
    %assign/vec4 v0xbced50_0, 0;
    %delay 1, 0;
    %vpi_call 2 59 "$display", "---------------" {0 0 0};
    %vpi_call 2 60 "$display", "A=%x", v0xbcece8_0 {0 0 0};
    %vpi_call 2 61 "$display", "B=%x", v0xbced50_0 {0 0 0};
    %vpi_call 2 62 "$display", "C=%x", v0xbceda8_0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "src/top.v";
