
UserApp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000200  08040200  08040200  00000200  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dd20  08040400  08040400  00000400  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d18  0804e120  0804e120  0000e120  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0804ee38  0804ee38  0001efb0  2**0
                  CONTENTS
  4 .ARM          00000008  0804ee38  0804ee38  0000ee38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0804ee40  0804ee40  0001efb0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0804ee40  0804ee40  0000ee40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  0804ee48  0804ee48  0000ee48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000150  20001000  0804ee50  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .align16      00000010  0804efa0  0804efa0  0001efa0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          0000b23c  20001150  20001150  00021150  2**2
                  ALLOC
 11 ._user_heap_stack 00001204  2000c38c  2000c38c  00021150  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0001efb0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00063aa8  00000000  00000000  0001efe0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 0000bfb0  00000000  00000000  00082a88  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    0001f08f  00000000  00000000  0008ea38  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_aranges 00002400  00000000  00000000  000adac8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00003648  00000000  00000000  000afec8  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  00014085  00000000  00000000  000b3510  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_line   00035382  00000000  00000000  000c7595  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_str    000fe202  00000000  00000000  000fc917  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .comment      0000007b  00000000  00000000  001fab19  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00007884  00000000  00000000  001fab94  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stab         0000009c  00000000  00000000  00202418  2**2
                  CONTENTS, READONLY, DEBUGGING
 24 .stabstr      0000014d  00000000  00000000  002024b4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08040400 <__do_global_dtors_aux>:
 8040400:	b510      	push	{r4, lr}
 8040402:	4c05      	ldr	r4, [pc, #20]	; (8040418 <APPLI_region_ROM_start+0x18>)
 8040404:	7823      	ldrb	r3, [r4, #0]
 8040406:	b933      	cbnz	r3, 8040416 <__do_global_dtors_aux+0x16>
 8040408:	4b04      	ldr	r3, [pc, #16]	; (804041c <APPLI_region_ROM_start+0x1c>)
 804040a:	b113      	cbz	r3, 8040412 <__do_global_dtors_aux+0x12>
 804040c:	4804      	ldr	r0, [pc, #16]	; (8040420 <APPLI_region_ROM_start+0x20>)
 804040e:	f3af 8000 	nop.w
 8040412:	2301      	movs	r3, #1
 8040414:	7023      	strb	r3, [r4, #0]
 8040416:	bd10      	pop	{r4, pc}
 8040418:	20001150 	.word	0x20001150
 804041c:	00000000 	.word	0x00000000
 8040420:	0804e108 	.word	0x0804e108

08040424 <frame_dummy>:
 8040424:	b508      	push	{r3, lr}
 8040426:	4b03      	ldr	r3, [pc, #12]	; (8040434 <frame_dummy+0x10>)
 8040428:	b11b      	cbz	r3, 8040432 <frame_dummy+0xe>
 804042a:	4903      	ldr	r1, [pc, #12]	; (8040438 <frame_dummy+0x14>)
 804042c:	4803      	ldr	r0, [pc, #12]	; (804043c <frame_dummy+0x18>)
 804042e:	f3af 8000 	nop.w
 8040432:	bd08      	pop	{r3, pc}
 8040434:	00000000 	.word	0x00000000
 8040438:	20001154 	.word	0x20001154
 804043c:	0804e108 	.word	0x0804e108

08040440 <memchr>:
 8040440:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8040444:	2a10      	cmp	r2, #16
 8040446:	db2b      	blt.n	80404a0 <memchr+0x60>
 8040448:	f010 0f07 	tst.w	r0, #7
 804044c:	d008      	beq.n	8040460 <memchr+0x20>
 804044e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8040452:	3a01      	subs	r2, #1
 8040454:	428b      	cmp	r3, r1
 8040456:	d02d      	beq.n	80404b4 <memchr+0x74>
 8040458:	f010 0f07 	tst.w	r0, #7
 804045c:	b342      	cbz	r2, 80404b0 <memchr+0x70>
 804045e:	d1f6      	bne.n	804044e <memchr+0xe>
 8040460:	b4f0      	push	{r4, r5, r6, r7}
 8040462:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8040466:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 804046a:	f022 0407 	bic.w	r4, r2, #7
 804046e:	f07f 0700 	mvns.w	r7, #0
 8040472:	2300      	movs	r3, #0
 8040474:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8040478:	3c08      	subs	r4, #8
 804047a:	ea85 0501 	eor.w	r5, r5, r1
 804047e:	ea86 0601 	eor.w	r6, r6, r1
 8040482:	fa85 f547 	uadd8	r5, r5, r7
 8040486:	faa3 f587 	sel	r5, r3, r7
 804048a:	fa86 f647 	uadd8	r6, r6, r7
 804048e:	faa5 f687 	sel	r6, r5, r7
 8040492:	b98e      	cbnz	r6, 80404b8 <memchr+0x78>
 8040494:	d1ee      	bne.n	8040474 <memchr+0x34>
 8040496:	bcf0      	pop	{r4, r5, r6, r7}
 8040498:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 804049c:	f002 0207 	and.w	r2, r2, #7
 80404a0:	b132      	cbz	r2, 80404b0 <memchr+0x70>
 80404a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80404a6:	3a01      	subs	r2, #1
 80404a8:	ea83 0301 	eor.w	r3, r3, r1
 80404ac:	b113      	cbz	r3, 80404b4 <memchr+0x74>
 80404ae:	d1f8      	bne.n	80404a2 <memchr+0x62>
 80404b0:	2000      	movs	r0, #0
 80404b2:	4770      	bx	lr
 80404b4:	3801      	subs	r0, #1
 80404b6:	4770      	bx	lr
 80404b8:	2d00      	cmp	r5, #0
 80404ba:	bf06      	itte	eq
 80404bc:	4635      	moveq	r5, r6
 80404be:	3803      	subeq	r0, #3
 80404c0:	3807      	subne	r0, #7
 80404c2:	f015 0f01 	tst.w	r5, #1
 80404c6:	d107      	bne.n	80404d8 <memchr+0x98>
 80404c8:	3001      	adds	r0, #1
 80404ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80404ce:	bf02      	ittt	eq
 80404d0:	3001      	addeq	r0, #1
 80404d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80404d6:	3001      	addeq	r0, #1
 80404d8:	bcf0      	pop	{r4, r5, r6, r7}
 80404da:	3801      	subs	r0, #1
 80404dc:	4770      	bx	lr
 80404de:	bf00      	nop

080404e0 <__aeabi_drsub>:
 80404e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80404e4:	e002      	b.n	80404ec <__adddf3>
 80404e6:	bf00      	nop

080404e8 <__aeabi_dsub>:
 80404e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080404ec <__adddf3>:
 80404ec:	b530      	push	{r4, r5, lr}
 80404ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80404f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80404f6:	ea94 0f05 	teq	r4, r5
 80404fa:	bf08      	it	eq
 80404fc:	ea90 0f02 	teqeq	r0, r2
 8040500:	bf1f      	itttt	ne
 8040502:	ea54 0c00 	orrsne.w	ip, r4, r0
 8040506:	ea55 0c02 	orrsne.w	ip, r5, r2
 804050a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 804050e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8040512:	f000 80e2 	beq.w	80406da <__adddf3+0x1ee>
 8040516:	ea4f 5454 	mov.w	r4, r4, lsr #21
 804051a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 804051e:	bfb8      	it	lt
 8040520:	426d      	neglt	r5, r5
 8040522:	dd0c      	ble.n	804053e <__adddf3+0x52>
 8040524:	442c      	add	r4, r5
 8040526:	ea80 0202 	eor.w	r2, r0, r2
 804052a:	ea81 0303 	eor.w	r3, r1, r3
 804052e:	ea82 0000 	eor.w	r0, r2, r0
 8040532:	ea83 0101 	eor.w	r1, r3, r1
 8040536:	ea80 0202 	eor.w	r2, r0, r2
 804053a:	ea81 0303 	eor.w	r3, r1, r3
 804053e:	2d36      	cmp	r5, #54	; 0x36
 8040540:	bf88      	it	hi
 8040542:	bd30      	pophi	{r4, r5, pc}
 8040544:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8040548:	ea4f 3101 	mov.w	r1, r1, lsl #12
 804054c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8040550:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8040554:	d002      	beq.n	804055c <__adddf3+0x70>
 8040556:	4240      	negs	r0, r0
 8040558:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 804055c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8040560:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8040564:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8040568:	d002      	beq.n	8040570 <__adddf3+0x84>
 804056a:	4252      	negs	r2, r2
 804056c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8040570:	ea94 0f05 	teq	r4, r5
 8040574:	f000 80a7 	beq.w	80406c6 <__adddf3+0x1da>
 8040578:	f1a4 0401 	sub.w	r4, r4, #1
 804057c:	f1d5 0e20 	rsbs	lr, r5, #32
 8040580:	db0d      	blt.n	804059e <__adddf3+0xb2>
 8040582:	fa02 fc0e 	lsl.w	ip, r2, lr
 8040586:	fa22 f205 	lsr.w	r2, r2, r5
 804058a:	1880      	adds	r0, r0, r2
 804058c:	f141 0100 	adc.w	r1, r1, #0
 8040590:	fa03 f20e 	lsl.w	r2, r3, lr
 8040594:	1880      	adds	r0, r0, r2
 8040596:	fa43 f305 	asr.w	r3, r3, r5
 804059a:	4159      	adcs	r1, r3
 804059c:	e00e      	b.n	80405bc <__adddf3+0xd0>
 804059e:	f1a5 0520 	sub.w	r5, r5, #32
 80405a2:	f10e 0e20 	add.w	lr, lr, #32
 80405a6:	2a01      	cmp	r2, #1
 80405a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80405ac:	bf28      	it	cs
 80405ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80405b2:	fa43 f305 	asr.w	r3, r3, r5
 80405b6:	18c0      	adds	r0, r0, r3
 80405b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80405bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80405c0:	d507      	bpl.n	80405d2 <__adddf3+0xe6>
 80405c2:	f04f 0e00 	mov.w	lr, #0
 80405c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80405ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80405ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80405d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80405d6:	d31b      	bcc.n	8040610 <__adddf3+0x124>
 80405d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80405dc:	d30c      	bcc.n	80405f8 <__adddf3+0x10c>
 80405de:	0849      	lsrs	r1, r1, #1
 80405e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80405e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80405e8:	f104 0401 	add.w	r4, r4, #1
 80405ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80405f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80405f4:	f080 809a 	bcs.w	804072c <__adddf3+0x240>
 80405f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80405fc:	bf08      	it	eq
 80405fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8040602:	f150 0000 	adcs.w	r0, r0, #0
 8040606:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 804060a:	ea41 0105 	orr.w	r1, r1, r5
 804060e:	bd30      	pop	{r4, r5, pc}
 8040610:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8040614:	4140      	adcs	r0, r0
 8040616:	eb41 0101 	adc.w	r1, r1, r1
 804061a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 804061e:	f1a4 0401 	sub.w	r4, r4, #1
 8040622:	d1e9      	bne.n	80405f8 <__adddf3+0x10c>
 8040624:	f091 0f00 	teq	r1, #0
 8040628:	bf04      	itt	eq
 804062a:	4601      	moveq	r1, r0
 804062c:	2000      	moveq	r0, #0
 804062e:	fab1 f381 	clz	r3, r1
 8040632:	bf08      	it	eq
 8040634:	3320      	addeq	r3, #32
 8040636:	f1a3 030b 	sub.w	r3, r3, #11
 804063a:	f1b3 0220 	subs.w	r2, r3, #32
 804063e:	da0c      	bge.n	804065a <__adddf3+0x16e>
 8040640:	320c      	adds	r2, #12
 8040642:	dd08      	ble.n	8040656 <__adddf3+0x16a>
 8040644:	f102 0c14 	add.w	ip, r2, #20
 8040648:	f1c2 020c 	rsb	r2, r2, #12
 804064c:	fa01 f00c 	lsl.w	r0, r1, ip
 8040650:	fa21 f102 	lsr.w	r1, r1, r2
 8040654:	e00c      	b.n	8040670 <__adddf3+0x184>
 8040656:	f102 0214 	add.w	r2, r2, #20
 804065a:	bfd8      	it	le
 804065c:	f1c2 0c20 	rsble	ip, r2, #32
 8040660:	fa01 f102 	lsl.w	r1, r1, r2
 8040664:	fa20 fc0c 	lsr.w	ip, r0, ip
 8040668:	bfdc      	itt	le
 804066a:	ea41 010c 	orrle.w	r1, r1, ip
 804066e:	4090      	lslle	r0, r2
 8040670:	1ae4      	subs	r4, r4, r3
 8040672:	bfa2      	ittt	ge
 8040674:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8040678:	4329      	orrge	r1, r5
 804067a:	bd30      	popge	{r4, r5, pc}
 804067c:	ea6f 0404 	mvn.w	r4, r4
 8040680:	3c1f      	subs	r4, #31
 8040682:	da1c      	bge.n	80406be <__adddf3+0x1d2>
 8040684:	340c      	adds	r4, #12
 8040686:	dc0e      	bgt.n	80406a6 <__adddf3+0x1ba>
 8040688:	f104 0414 	add.w	r4, r4, #20
 804068c:	f1c4 0220 	rsb	r2, r4, #32
 8040690:	fa20 f004 	lsr.w	r0, r0, r4
 8040694:	fa01 f302 	lsl.w	r3, r1, r2
 8040698:	ea40 0003 	orr.w	r0, r0, r3
 804069c:	fa21 f304 	lsr.w	r3, r1, r4
 80406a0:	ea45 0103 	orr.w	r1, r5, r3
 80406a4:	bd30      	pop	{r4, r5, pc}
 80406a6:	f1c4 040c 	rsb	r4, r4, #12
 80406aa:	f1c4 0220 	rsb	r2, r4, #32
 80406ae:	fa20 f002 	lsr.w	r0, r0, r2
 80406b2:	fa01 f304 	lsl.w	r3, r1, r4
 80406b6:	ea40 0003 	orr.w	r0, r0, r3
 80406ba:	4629      	mov	r1, r5
 80406bc:	bd30      	pop	{r4, r5, pc}
 80406be:	fa21 f004 	lsr.w	r0, r1, r4
 80406c2:	4629      	mov	r1, r5
 80406c4:	bd30      	pop	{r4, r5, pc}
 80406c6:	f094 0f00 	teq	r4, #0
 80406ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80406ce:	bf06      	itte	eq
 80406d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80406d4:	3401      	addeq	r4, #1
 80406d6:	3d01      	subne	r5, #1
 80406d8:	e74e      	b.n	8040578 <__adddf3+0x8c>
 80406da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80406de:	bf18      	it	ne
 80406e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80406e4:	d029      	beq.n	804073a <__adddf3+0x24e>
 80406e6:	ea94 0f05 	teq	r4, r5
 80406ea:	bf08      	it	eq
 80406ec:	ea90 0f02 	teqeq	r0, r2
 80406f0:	d005      	beq.n	80406fe <__adddf3+0x212>
 80406f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80406f6:	bf04      	itt	eq
 80406f8:	4619      	moveq	r1, r3
 80406fa:	4610      	moveq	r0, r2
 80406fc:	bd30      	pop	{r4, r5, pc}
 80406fe:	ea91 0f03 	teq	r1, r3
 8040702:	bf1e      	ittt	ne
 8040704:	2100      	movne	r1, #0
 8040706:	2000      	movne	r0, #0
 8040708:	bd30      	popne	{r4, r5, pc}
 804070a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 804070e:	d105      	bne.n	804071c <__adddf3+0x230>
 8040710:	0040      	lsls	r0, r0, #1
 8040712:	4149      	adcs	r1, r1
 8040714:	bf28      	it	cs
 8040716:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 804071a:	bd30      	pop	{r4, r5, pc}
 804071c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8040720:	bf3c      	itt	cc
 8040722:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8040726:	bd30      	popcc	{r4, r5, pc}
 8040728:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 804072c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8040730:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8040734:	f04f 0000 	mov.w	r0, #0
 8040738:	bd30      	pop	{r4, r5, pc}
 804073a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 804073e:	bf1a      	itte	ne
 8040740:	4619      	movne	r1, r3
 8040742:	4610      	movne	r0, r2
 8040744:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8040748:	bf1c      	itt	ne
 804074a:	460b      	movne	r3, r1
 804074c:	4602      	movne	r2, r0
 804074e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8040752:	bf06      	itte	eq
 8040754:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8040758:	ea91 0f03 	teqeq	r1, r3
 804075c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8040760:	bd30      	pop	{r4, r5, pc}
 8040762:	bf00      	nop

08040764 <__aeabi_ui2d>:
 8040764:	f090 0f00 	teq	r0, #0
 8040768:	bf04      	itt	eq
 804076a:	2100      	moveq	r1, #0
 804076c:	4770      	bxeq	lr
 804076e:	b530      	push	{r4, r5, lr}
 8040770:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8040774:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8040778:	f04f 0500 	mov.w	r5, #0
 804077c:	f04f 0100 	mov.w	r1, #0
 8040780:	e750      	b.n	8040624 <__adddf3+0x138>
 8040782:	bf00      	nop

08040784 <__aeabi_i2d>:
 8040784:	f090 0f00 	teq	r0, #0
 8040788:	bf04      	itt	eq
 804078a:	2100      	moveq	r1, #0
 804078c:	4770      	bxeq	lr
 804078e:	b530      	push	{r4, r5, lr}
 8040790:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8040794:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8040798:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 804079c:	bf48      	it	mi
 804079e:	4240      	negmi	r0, r0
 80407a0:	f04f 0100 	mov.w	r1, #0
 80407a4:	e73e      	b.n	8040624 <__adddf3+0x138>
 80407a6:	bf00      	nop

080407a8 <__aeabi_f2d>:
 80407a8:	0042      	lsls	r2, r0, #1
 80407aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80407ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80407b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80407b6:	bf1f      	itttt	ne
 80407b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80407bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80407c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80407c4:	4770      	bxne	lr
 80407c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80407ca:	bf08      	it	eq
 80407cc:	4770      	bxeq	lr
 80407ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80407d2:	bf04      	itt	eq
 80407d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80407d8:	4770      	bxeq	lr
 80407da:	b530      	push	{r4, r5, lr}
 80407dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80407e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80407e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80407e8:	e71c      	b.n	8040624 <__adddf3+0x138>
 80407ea:	bf00      	nop

080407ec <__aeabi_ul2d>:
 80407ec:	ea50 0201 	orrs.w	r2, r0, r1
 80407f0:	bf08      	it	eq
 80407f2:	4770      	bxeq	lr
 80407f4:	b530      	push	{r4, r5, lr}
 80407f6:	f04f 0500 	mov.w	r5, #0
 80407fa:	e00a      	b.n	8040812 <__aeabi_l2d+0x16>

080407fc <__aeabi_l2d>:
 80407fc:	ea50 0201 	orrs.w	r2, r0, r1
 8040800:	bf08      	it	eq
 8040802:	4770      	bxeq	lr
 8040804:	b530      	push	{r4, r5, lr}
 8040806:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 804080a:	d502      	bpl.n	8040812 <__aeabi_l2d+0x16>
 804080c:	4240      	negs	r0, r0
 804080e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8040812:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8040816:	f104 0432 	add.w	r4, r4, #50	; 0x32
 804081a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 804081e:	f43f aed8 	beq.w	80405d2 <__adddf3+0xe6>
 8040822:	f04f 0203 	mov.w	r2, #3
 8040826:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 804082a:	bf18      	it	ne
 804082c:	3203      	addne	r2, #3
 804082e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8040832:	bf18      	it	ne
 8040834:	3203      	addne	r2, #3
 8040836:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 804083a:	f1c2 0320 	rsb	r3, r2, #32
 804083e:	fa00 fc03 	lsl.w	ip, r0, r3
 8040842:	fa20 f002 	lsr.w	r0, r0, r2
 8040846:	fa01 fe03 	lsl.w	lr, r1, r3
 804084a:	ea40 000e 	orr.w	r0, r0, lr
 804084e:	fa21 f102 	lsr.w	r1, r1, r2
 8040852:	4414      	add	r4, r2
 8040854:	e6bd      	b.n	80405d2 <__adddf3+0xe6>
 8040856:	bf00      	nop

08040858 <__aeabi_dmul>:
 8040858:	b570      	push	{r4, r5, r6, lr}
 804085a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 804085e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8040862:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8040866:	bf1d      	ittte	ne
 8040868:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 804086c:	ea94 0f0c 	teqne	r4, ip
 8040870:	ea95 0f0c 	teqne	r5, ip
 8040874:	f000 f8de 	bleq	8040a34 <__aeabi_dmul+0x1dc>
 8040878:	442c      	add	r4, r5
 804087a:	ea81 0603 	eor.w	r6, r1, r3
 804087e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8040882:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8040886:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 804088a:	bf18      	it	ne
 804088c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8040890:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8040894:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8040898:	d038      	beq.n	804090c <__aeabi_dmul+0xb4>
 804089a:	fba0 ce02 	umull	ip, lr, r0, r2
 804089e:	f04f 0500 	mov.w	r5, #0
 80408a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80408a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80408aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80408ae:	f04f 0600 	mov.w	r6, #0
 80408b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80408b6:	f09c 0f00 	teq	ip, #0
 80408ba:	bf18      	it	ne
 80408bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80408c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80408c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80408c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80408cc:	d204      	bcs.n	80408d8 <__aeabi_dmul+0x80>
 80408ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80408d2:	416d      	adcs	r5, r5
 80408d4:	eb46 0606 	adc.w	r6, r6, r6
 80408d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80408dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80408e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80408e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80408e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80408ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80408f0:	bf88      	it	hi
 80408f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80408f6:	d81e      	bhi.n	8040936 <__aeabi_dmul+0xde>
 80408f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80408fc:	bf08      	it	eq
 80408fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8040902:	f150 0000 	adcs.w	r0, r0, #0
 8040906:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 804090a:	bd70      	pop	{r4, r5, r6, pc}
 804090c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8040910:	ea46 0101 	orr.w	r1, r6, r1
 8040914:	ea40 0002 	orr.w	r0, r0, r2
 8040918:	ea81 0103 	eor.w	r1, r1, r3
 804091c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8040920:	bfc2      	ittt	gt
 8040922:	ebd4 050c 	rsbsgt	r5, r4, ip
 8040926:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 804092a:	bd70      	popgt	{r4, r5, r6, pc}
 804092c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8040930:	f04f 0e00 	mov.w	lr, #0
 8040934:	3c01      	subs	r4, #1
 8040936:	f300 80ab 	bgt.w	8040a90 <__aeabi_dmul+0x238>
 804093a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 804093e:	bfde      	ittt	le
 8040940:	2000      	movle	r0, #0
 8040942:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8040946:	bd70      	pople	{r4, r5, r6, pc}
 8040948:	f1c4 0400 	rsb	r4, r4, #0
 804094c:	3c20      	subs	r4, #32
 804094e:	da35      	bge.n	80409bc <__aeabi_dmul+0x164>
 8040950:	340c      	adds	r4, #12
 8040952:	dc1b      	bgt.n	804098c <__aeabi_dmul+0x134>
 8040954:	f104 0414 	add.w	r4, r4, #20
 8040958:	f1c4 0520 	rsb	r5, r4, #32
 804095c:	fa00 f305 	lsl.w	r3, r0, r5
 8040960:	fa20 f004 	lsr.w	r0, r0, r4
 8040964:	fa01 f205 	lsl.w	r2, r1, r5
 8040968:	ea40 0002 	orr.w	r0, r0, r2
 804096c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8040970:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8040974:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8040978:	fa21 f604 	lsr.w	r6, r1, r4
 804097c:	eb42 0106 	adc.w	r1, r2, r6
 8040980:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8040984:	bf08      	it	eq
 8040986:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 804098a:	bd70      	pop	{r4, r5, r6, pc}
 804098c:	f1c4 040c 	rsb	r4, r4, #12
 8040990:	f1c4 0520 	rsb	r5, r4, #32
 8040994:	fa00 f304 	lsl.w	r3, r0, r4
 8040998:	fa20 f005 	lsr.w	r0, r0, r5
 804099c:	fa01 f204 	lsl.w	r2, r1, r4
 80409a0:	ea40 0002 	orr.w	r0, r0, r2
 80409a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80409a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80409ac:	f141 0100 	adc.w	r1, r1, #0
 80409b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80409b4:	bf08      	it	eq
 80409b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80409ba:	bd70      	pop	{r4, r5, r6, pc}
 80409bc:	f1c4 0520 	rsb	r5, r4, #32
 80409c0:	fa00 f205 	lsl.w	r2, r0, r5
 80409c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80409c8:	fa20 f304 	lsr.w	r3, r0, r4
 80409cc:	fa01 f205 	lsl.w	r2, r1, r5
 80409d0:	ea43 0302 	orr.w	r3, r3, r2
 80409d4:	fa21 f004 	lsr.w	r0, r1, r4
 80409d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80409dc:	fa21 f204 	lsr.w	r2, r1, r4
 80409e0:	ea20 0002 	bic.w	r0, r0, r2
 80409e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80409e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80409ec:	bf08      	it	eq
 80409ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80409f2:	bd70      	pop	{r4, r5, r6, pc}
 80409f4:	f094 0f00 	teq	r4, #0
 80409f8:	d10f      	bne.n	8040a1a <__aeabi_dmul+0x1c2>
 80409fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80409fe:	0040      	lsls	r0, r0, #1
 8040a00:	eb41 0101 	adc.w	r1, r1, r1
 8040a04:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8040a08:	bf08      	it	eq
 8040a0a:	3c01      	subeq	r4, #1
 8040a0c:	d0f7      	beq.n	80409fe <__aeabi_dmul+0x1a6>
 8040a0e:	ea41 0106 	orr.w	r1, r1, r6
 8040a12:	f095 0f00 	teq	r5, #0
 8040a16:	bf18      	it	ne
 8040a18:	4770      	bxne	lr
 8040a1a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8040a1e:	0052      	lsls	r2, r2, #1
 8040a20:	eb43 0303 	adc.w	r3, r3, r3
 8040a24:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8040a28:	bf08      	it	eq
 8040a2a:	3d01      	subeq	r5, #1
 8040a2c:	d0f7      	beq.n	8040a1e <__aeabi_dmul+0x1c6>
 8040a2e:	ea43 0306 	orr.w	r3, r3, r6
 8040a32:	4770      	bx	lr
 8040a34:	ea94 0f0c 	teq	r4, ip
 8040a38:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8040a3c:	bf18      	it	ne
 8040a3e:	ea95 0f0c 	teqne	r5, ip
 8040a42:	d00c      	beq.n	8040a5e <__aeabi_dmul+0x206>
 8040a44:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8040a48:	bf18      	it	ne
 8040a4a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8040a4e:	d1d1      	bne.n	80409f4 <__aeabi_dmul+0x19c>
 8040a50:	ea81 0103 	eor.w	r1, r1, r3
 8040a54:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8040a58:	f04f 0000 	mov.w	r0, #0
 8040a5c:	bd70      	pop	{r4, r5, r6, pc}
 8040a5e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8040a62:	bf06      	itte	eq
 8040a64:	4610      	moveq	r0, r2
 8040a66:	4619      	moveq	r1, r3
 8040a68:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8040a6c:	d019      	beq.n	8040aa2 <__aeabi_dmul+0x24a>
 8040a6e:	ea94 0f0c 	teq	r4, ip
 8040a72:	d102      	bne.n	8040a7a <__aeabi_dmul+0x222>
 8040a74:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8040a78:	d113      	bne.n	8040aa2 <__aeabi_dmul+0x24a>
 8040a7a:	ea95 0f0c 	teq	r5, ip
 8040a7e:	d105      	bne.n	8040a8c <__aeabi_dmul+0x234>
 8040a80:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8040a84:	bf1c      	itt	ne
 8040a86:	4610      	movne	r0, r2
 8040a88:	4619      	movne	r1, r3
 8040a8a:	d10a      	bne.n	8040aa2 <__aeabi_dmul+0x24a>
 8040a8c:	ea81 0103 	eor.w	r1, r1, r3
 8040a90:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8040a94:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8040a98:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8040a9c:	f04f 0000 	mov.w	r0, #0
 8040aa0:	bd70      	pop	{r4, r5, r6, pc}
 8040aa2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8040aa6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8040aaa:	bd70      	pop	{r4, r5, r6, pc}

08040aac <__aeabi_ddiv>:
 8040aac:	b570      	push	{r4, r5, r6, lr}
 8040aae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8040ab2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8040ab6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8040aba:	bf1d      	ittte	ne
 8040abc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8040ac0:	ea94 0f0c 	teqne	r4, ip
 8040ac4:	ea95 0f0c 	teqne	r5, ip
 8040ac8:	f000 f8a7 	bleq	8040c1a <__aeabi_ddiv+0x16e>
 8040acc:	eba4 0405 	sub.w	r4, r4, r5
 8040ad0:	ea81 0e03 	eor.w	lr, r1, r3
 8040ad4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8040ad8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8040adc:	f000 8088 	beq.w	8040bf0 <__aeabi_ddiv+0x144>
 8040ae0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8040ae4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8040ae8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8040aec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8040af0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8040af4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8040af8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8040afc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8040b00:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8040b04:	429d      	cmp	r5, r3
 8040b06:	bf08      	it	eq
 8040b08:	4296      	cmpeq	r6, r2
 8040b0a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8040b0e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8040b12:	d202      	bcs.n	8040b1a <__aeabi_ddiv+0x6e>
 8040b14:	085b      	lsrs	r3, r3, #1
 8040b16:	ea4f 0232 	mov.w	r2, r2, rrx
 8040b1a:	1ab6      	subs	r6, r6, r2
 8040b1c:	eb65 0503 	sbc.w	r5, r5, r3
 8040b20:	085b      	lsrs	r3, r3, #1
 8040b22:	ea4f 0232 	mov.w	r2, r2, rrx
 8040b26:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8040b2a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8040b2e:	ebb6 0e02 	subs.w	lr, r6, r2
 8040b32:	eb75 0e03 	sbcs.w	lr, r5, r3
 8040b36:	bf22      	ittt	cs
 8040b38:	1ab6      	subcs	r6, r6, r2
 8040b3a:	4675      	movcs	r5, lr
 8040b3c:	ea40 000c 	orrcs.w	r0, r0, ip
 8040b40:	085b      	lsrs	r3, r3, #1
 8040b42:	ea4f 0232 	mov.w	r2, r2, rrx
 8040b46:	ebb6 0e02 	subs.w	lr, r6, r2
 8040b4a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8040b4e:	bf22      	ittt	cs
 8040b50:	1ab6      	subcs	r6, r6, r2
 8040b52:	4675      	movcs	r5, lr
 8040b54:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8040b58:	085b      	lsrs	r3, r3, #1
 8040b5a:	ea4f 0232 	mov.w	r2, r2, rrx
 8040b5e:	ebb6 0e02 	subs.w	lr, r6, r2
 8040b62:	eb75 0e03 	sbcs.w	lr, r5, r3
 8040b66:	bf22      	ittt	cs
 8040b68:	1ab6      	subcs	r6, r6, r2
 8040b6a:	4675      	movcs	r5, lr
 8040b6c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8040b70:	085b      	lsrs	r3, r3, #1
 8040b72:	ea4f 0232 	mov.w	r2, r2, rrx
 8040b76:	ebb6 0e02 	subs.w	lr, r6, r2
 8040b7a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8040b7e:	bf22      	ittt	cs
 8040b80:	1ab6      	subcs	r6, r6, r2
 8040b82:	4675      	movcs	r5, lr
 8040b84:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8040b88:	ea55 0e06 	orrs.w	lr, r5, r6
 8040b8c:	d018      	beq.n	8040bc0 <__aeabi_ddiv+0x114>
 8040b8e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8040b92:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8040b96:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8040b9a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8040b9e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8040ba2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8040ba6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8040baa:	d1c0      	bne.n	8040b2e <__aeabi_ddiv+0x82>
 8040bac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8040bb0:	d10b      	bne.n	8040bca <__aeabi_ddiv+0x11e>
 8040bb2:	ea41 0100 	orr.w	r1, r1, r0
 8040bb6:	f04f 0000 	mov.w	r0, #0
 8040bba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8040bbe:	e7b6      	b.n	8040b2e <__aeabi_ddiv+0x82>
 8040bc0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8040bc4:	bf04      	itt	eq
 8040bc6:	4301      	orreq	r1, r0
 8040bc8:	2000      	moveq	r0, #0
 8040bca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8040bce:	bf88      	it	hi
 8040bd0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8040bd4:	f63f aeaf 	bhi.w	8040936 <__aeabi_dmul+0xde>
 8040bd8:	ebb5 0c03 	subs.w	ip, r5, r3
 8040bdc:	bf04      	itt	eq
 8040bde:	ebb6 0c02 	subseq.w	ip, r6, r2
 8040be2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8040be6:	f150 0000 	adcs.w	r0, r0, #0
 8040bea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8040bee:	bd70      	pop	{r4, r5, r6, pc}
 8040bf0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8040bf4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8040bf8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8040bfc:	bfc2      	ittt	gt
 8040bfe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8040c02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8040c06:	bd70      	popgt	{r4, r5, r6, pc}
 8040c08:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8040c0c:	f04f 0e00 	mov.w	lr, #0
 8040c10:	3c01      	subs	r4, #1
 8040c12:	e690      	b.n	8040936 <__aeabi_dmul+0xde>
 8040c14:	ea45 0e06 	orr.w	lr, r5, r6
 8040c18:	e68d      	b.n	8040936 <__aeabi_dmul+0xde>
 8040c1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8040c1e:	ea94 0f0c 	teq	r4, ip
 8040c22:	bf08      	it	eq
 8040c24:	ea95 0f0c 	teqeq	r5, ip
 8040c28:	f43f af3b 	beq.w	8040aa2 <__aeabi_dmul+0x24a>
 8040c2c:	ea94 0f0c 	teq	r4, ip
 8040c30:	d10a      	bne.n	8040c48 <__aeabi_ddiv+0x19c>
 8040c32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8040c36:	f47f af34 	bne.w	8040aa2 <__aeabi_dmul+0x24a>
 8040c3a:	ea95 0f0c 	teq	r5, ip
 8040c3e:	f47f af25 	bne.w	8040a8c <__aeabi_dmul+0x234>
 8040c42:	4610      	mov	r0, r2
 8040c44:	4619      	mov	r1, r3
 8040c46:	e72c      	b.n	8040aa2 <__aeabi_dmul+0x24a>
 8040c48:	ea95 0f0c 	teq	r5, ip
 8040c4c:	d106      	bne.n	8040c5c <__aeabi_ddiv+0x1b0>
 8040c4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8040c52:	f43f aefd 	beq.w	8040a50 <__aeabi_dmul+0x1f8>
 8040c56:	4610      	mov	r0, r2
 8040c58:	4619      	mov	r1, r3
 8040c5a:	e722      	b.n	8040aa2 <__aeabi_dmul+0x24a>
 8040c5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8040c60:	bf18      	it	ne
 8040c62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8040c66:	f47f aec5 	bne.w	80409f4 <__aeabi_dmul+0x19c>
 8040c6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8040c6e:	f47f af0d 	bne.w	8040a8c <__aeabi_dmul+0x234>
 8040c72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8040c76:	f47f aeeb 	bne.w	8040a50 <__aeabi_dmul+0x1f8>
 8040c7a:	e712      	b.n	8040aa2 <__aeabi_dmul+0x24a>

08040c7c <__gedf2>:
 8040c7c:	f04f 3cff 	mov.w	ip, #4294967295
 8040c80:	e006      	b.n	8040c90 <__cmpdf2+0x4>
 8040c82:	bf00      	nop

08040c84 <__ledf2>:
 8040c84:	f04f 0c01 	mov.w	ip, #1
 8040c88:	e002      	b.n	8040c90 <__cmpdf2+0x4>
 8040c8a:	bf00      	nop

08040c8c <__cmpdf2>:
 8040c8c:	f04f 0c01 	mov.w	ip, #1
 8040c90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8040c94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8040c98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8040c9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8040ca0:	bf18      	it	ne
 8040ca2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8040ca6:	d01b      	beq.n	8040ce0 <__cmpdf2+0x54>
 8040ca8:	b001      	add	sp, #4
 8040caa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8040cae:	bf0c      	ite	eq
 8040cb0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8040cb4:	ea91 0f03 	teqne	r1, r3
 8040cb8:	bf02      	ittt	eq
 8040cba:	ea90 0f02 	teqeq	r0, r2
 8040cbe:	2000      	moveq	r0, #0
 8040cc0:	4770      	bxeq	lr
 8040cc2:	f110 0f00 	cmn.w	r0, #0
 8040cc6:	ea91 0f03 	teq	r1, r3
 8040cca:	bf58      	it	pl
 8040ccc:	4299      	cmppl	r1, r3
 8040cce:	bf08      	it	eq
 8040cd0:	4290      	cmpeq	r0, r2
 8040cd2:	bf2c      	ite	cs
 8040cd4:	17d8      	asrcs	r0, r3, #31
 8040cd6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8040cda:	f040 0001 	orr.w	r0, r0, #1
 8040cde:	4770      	bx	lr
 8040ce0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8040ce4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8040ce8:	d102      	bne.n	8040cf0 <__cmpdf2+0x64>
 8040cea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8040cee:	d107      	bne.n	8040d00 <__cmpdf2+0x74>
 8040cf0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8040cf4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8040cf8:	d1d6      	bne.n	8040ca8 <__cmpdf2+0x1c>
 8040cfa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8040cfe:	d0d3      	beq.n	8040ca8 <__cmpdf2+0x1c>
 8040d00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8040d04:	4770      	bx	lr
 8040d06:	bf00      	nop

08040d08 <__aeabi_cdrcmple>:
 8040d08:	4684      	mov	ip, r0
 8040d0a:	4610      	mov	r0, r2
 8040d0c:	4662      	mov	r2, ip
 8040d0e:	468c      	mov	ip, r1
 8040d10:	4619      	mov	r1, r3
 8040d12:	4663      	mov	r3, ip
 8040d14:	e000      	b.n	8040d18 <__aeabi_cdcmpeq>
 8040d16:	bf00      	nop

08040d18 <__aeabi_cdcmpeq>:
 8040d18:	b501      	push	{r0, lr}
 8040d1a:	f7ff ffb7 	bl	8040c8c <__cmpdf2>
 8040d1e:	2800      	cmp	r0, #0
 8040d20:	bf48      	it	mi
 8040d22:	f110 0f00 	cmnmi.w	r0, #0
 8040d26:	bd01      	pop	{r0, pc}

08040d28 <__aeabi_dcmpeq>:
 8040d28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8040d2c:	f7ff fff4 	bl	8040d18 <__aeabi_cdcmpeq>
 8040d30:	bf0c      	ite	eq
 8040d32:	2001      	moveq	r0, #1
 8040d34:	2000      	movne	r0, #0
 8040d36:	f85d fb08 	ldr.w	pc, [sp], #8
 8040d3a:	bf00      	nop

08040d3c <__aeabi_dcmplt>:
 8040d3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8040d40:	f7ff ffea 	bl	8040d18 <__aeabi_cdcmpeq>
 8040d44:	bf34      	ite	cc
 8040d46:	2001      	movcc	r0, #1
 8040d48:	2000      	movcs	r0, #0
 8040d4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8040d4e:	bf00      	nop

08040d50 <__aeabi_dcmple>:
 8040d50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8040d54:	f7ff ffe0 	bl	8040d18 <__aeabi_cdcmpeq>
 8040d58:	bf94      	ite	ls
 8040d5a:	2001      	movls	r0, #1
 8040d5c:	2000      	movhi	r0, #0
 8040d5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8040d62:	bf00      	nop

08040d64 <__aeabi_dcmpge>:
 8040d64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8040d68:	f7ff ffce 	bl	8040d08 <__aeabi_cdrcmple>
 8040d6c:	bf94      	ite	ls
 8040d6e:	2001      	movls	r0, #1
 8040d70:	2000      	movhi	r0, #0
 8040d72:	f85d fb08 	ldr.w	pc, [sp], #8
 8040d76:	bf00      	nop

08040d78 <__aeabi_dcmpgt>:
 8040d78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8040d7c:	f7ff ffc4 	bl	8040d08 <__aeabi_cdrcmple>
 8040d80:	bf34      	ite	cc
 8040d82:	2001      	movcc	r0, #1
 8040d84:	2000      	movcs	r0, #0
 8040d86:	f85d fb08 	ldr.w	pc, [sp], #8
 8040d8a:	bf00      	nop

08040d8c <__aeabi_d2iz>:
 8040d8c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8040d90:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8040d94:	d215      	bcs.n	8040dc2 <__aeabi_d2iz+0x36>
 8040d96:	d511      	bpl.n	8040dbc <__aeabi_d2iz+0x30>
 8040d98:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8040d9c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8040da0:	d912      	bls.n	8040dc8 <__aeabi_d2iz+0x3c>
 8040da2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8040da6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8040daa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8040dae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8040db2:	fa23 f002 	lsr.w	r0, r3, r2
 8040db6:	bf18      	it	ne
 8040db8:	4240      	negne	r0, r0
 8040dba:	4770      	bx	lr
 8040dbc:	f04f 0000 	mov.w	r0, #0
 8040dc0:	4770      	bx	lr
 8040dc2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8040dc6:	d105      	bne.n	8040dd4 <__aeabi_d2iz+0x48>
 8040dc8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8040dcc:	bf08      	it	eq
 8040dce:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8040dd2:	4770      	bx	lr
 8040dd4:	f04f 0000 	mov.w	r0, #0
 8040dd8:	4770      	bx	lr
 8040dda:	bf00      	nop

08040ddc <__aeabi_d2uiz>:
 8040ddc:	004a      	lsls	r2, r1, #1
 8040dde:	d211      	bcs.n	8040e04 <__aeabi_d2uiz+0x28>
 8040de0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8040de4:	d211      	bcs.n	8040e0a <__aeabi_d2uiz+0x2e>
 8040de6:	d50d      	bpl.n	8040e04 <__aeabi_d2uiz+0x28>
 8040de8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8040dec:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8040df0:	d40e      	bmi.n	8040e10 <__aeabi_d2uiz+0x34>
 8040df2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8040df6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8040dfa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8040dfe:	fa23 f002 	lsr.w	r0, r3, r2
 8040e02:	4770      	bx	lr
 8040e04:	f04f 0000 	mov.w	r0, #0
 8040e08:	4770      	bx	lr
 8040e0a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8040e0e:	d102      	bne.n	8040e16 <__aeabi_d2uiz+0x3a>
 8040e10:	f04f 30ff 	mov.w	r0, #4294967295
 8040e14:	4770      	bx	lr
 8040e16:	f04f 0000 	mov.w	r0, #0
 8040e1a:	4770      	bx	lr

08040e1c <__aeabi_uldivmod>:
 8040e1c:	b953      	cbnz	r3, 8040e34 <__aeabi_uldivmod+0x18>
 8040e1e:	b94a      	cbnz	r2, 8040e34 <__aeabi_uldivmod+0x18>
 8040e20:	2900      	cmp	r1, #0
 8040e22:	bf08      	it	eq
 8040e24:	2800      	cmpeq	r0, #0
 8040e26:	bf1c      	itt	ne
 8040e28:	f04f 31ff 	movne.w	r1, #4294967295
 8040e2c:	f04f 30ff 	movne.w	r0, #4294967295
 8040e30:	f000 b972 	b.w	8041118 <__aeabi_idiv0>
 8040e34:	f1ad 0c08 	sub.w	ip, sp, #8
 8040e38:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8040e3c:	f000 f806 	bl	8040e4c <__udivmoddi4>
 8040e40:	f8dd e004 	ldr.w	lr, [sp, #4]
 8040e44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8040e48:	b004      	add	sp, #16
 8040e4a:	4770      	bx	lr

08040e4c <__udivmoddi4>:
 8040e4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8040e50:	9e08      	ldr	r6, [sp, #32]
 8040e52:	4604      	mov	r4, r0
 8040e54:	4688      	mov	r8, r1
 8040e56:	2b00      	cmp	r3, #0
 8040e58:	d14b      	bne.n	8040ef2 <__udivmoddi4+0xa6>
 8040e5a:	428a      	cmp	r2, r1
 8040e5c:	4615      	mov	r5, r2
 8040e5e:	d967      	bls.n	8040f30 <__udivmoddi4+0xe4>
 8040e60:	fab2 f282 	clz	r2, r2
 8040e64:	b14a      	cbz	r2, 8040e7a <__udivmoddi4+0x2e>
 8040e66:	f1c2 0720 	rsb	r7, r2, #32
 8040e6a:	fa01 f302 	lsl.w	r3, r1, r2
 8040e6e:	fa20 f707 	lsr.w	r7, r0, r7
 8040e72:	4095      	lsls	r5, r2
 8040e74:	ea47 0803 	orr.w	r8, r7, r3
 8040e78:	4094      	lsls	r4, r2
 8040e7a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8040e7e:	0c23      	lsrs	r3, r4, #16
 8040e80:	fbb8 f7fe 	udiv	r7, r8, lr
 8040e84:	fa1f fc85 	uxth.w	ip, r5
 8040e88:	fb0e 8817 	mls	r8, lr, r7, r8
 8040e8c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8040e90:	fb07 f10c 	mul.w	r1, r7, ip
 8040e94:	4299      	cmp	r1, r3
 8040e96:	d909      	bls.n	8040eac <__udivmoddi4+0x60>
 8040e98:	18eb      	adds	r3, r5, r3
 8040e9a:	f107 30ff 	add.w	r0, r7, #4294967295
 8040e9e:	f080 811b 	bcs.w	80410d8 <__udivmoddi4+0x28c>
 8040ea2:	4299      	cmp	r1, r3
 8040ea4:	f240 8118 	bls.w	80410d8 <__udivmoddi4+0x28c>
 8040ea8:	3f02      	subs	r7, #2
 8040eaa:	442b      	add	r3, r5
 8040eac:	1a5b      	subs	r3, r3, r1
 8040eae:	b2a4      	uxth	r4, r4
 8040eb0:	fbb3 f0fe 	udiv	r0, r3, lr
 8040eb4:	fb0e 3310 	mls	r3, lr, r0, r3
 8040eb8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8040ebc:	fb00 fc0c 	mul.w	ip, r0, ip
 8040ec0:	45a4      	cmp	ip, r4
 8040ec2:	d909      	bls.n	8040ed8 <__udivmoddi4+0x8c>
 8040ec4:	192c      	adds	r4, r5, r4
 8040ec6:	f100 33ff 	add.w	r3, r0, #4294967295
 8040eca:	f080 8107 	bcs.w	80410dc <__udivmoddi4+0x290>
 8040ece:	45a4      	cmp	ip, r4
 8040ed0:	f240 8104 	bls.w	80410dc <__udivmoddi4+0x290>
 8040ed4:	3802      	subs	r0, #2
 8040ed6:	442c      	add	r4, r5
 8040ed8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8040edc:	eba4 040c 	sub.w	r4, r4, ip
 8040ee0:	2700      	movs	r7, #0
 8040ee2:	b11e      	cbz	r6, 8040eec <__udivmoddi4+0xa0>
 8040ee4:	40d4      	lsrs	r4, r2
 8040ee6:	2300      	movs	r3, #0
 8040ee8:	e9c6 4300 	strd	r4, r3, [r6]
 8040eec:	4639      	mov	r1, r7
 8040eee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8040ef2:	428b      	cmp	r3, r1
 8040ef4:	d909      	bls.n	8040f0a <__udivmoddi4+0xbe>
 8040ef6:	2e00      	cmp	r6, #0
 8040ef8:	f000 80eb 	beq.w	80410d2 <__udivmoddi4+0x286>
 8040efc:	2700      	movs	r7, #0
 8040efe:	e9c6 0100 	strd	r0, r1, [r6]
 8040f02:	4638      	mov	r0, r7
 8040f04:	4639      	mov	r1, r7
 8040f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8040f0a:	fab3 f783 	clz	r7, r3
 8040f0e:	2f00      	cmp	r7, #0
 8040f10:	d147      	bne.n	8040fa2 <__udivmoddi4+0x156>
 8040f12:	428b      	cmp	r3, r1
 8040f14:	d302      	bcc.n	8040f1c <__udivmoddi4+0xd0>
 8040f16:	4282      	cmp	r2, r0
 8040f18:	f200 80fa 	bhi.w	8041110 <__udivmoddi4+0x2c4>
 8040f1c:	1a84      	subs	r4, r0, r2
 8040f1e:	eb61 0303 	sbc.w	r3, r1, r3
 8040f22:	2001      	movs	r0, #1
 8040f24:	4698      	mov	r8, r3
 8040f26:	2e00      	cmp	r6, #0
 8040f28:	d0e0      	beq.n	8040eec <__udivmoddi4+0xa0>
 8040f2a:	e9c6 4800 	strd	r4, r8, [r6]
 8040f2e:	e7dd      	b.n	8040eec <__udivmoddi4+0xa0>
 8040f30:	b902      	cbnz	r2, 8040f34 <__udivmoddi4+0xe8>
 8040f32:	deff      	udf	#255	; 0xff
 8040f34:	fab2 f282 	clz	r2, r2
 8040f38:	2a00      	cmp	r2, #0
 8040f3a:	f040 808f 	bne.w	804105c <__udivmoddi4+0x210>
 8040f3e:	1b49      	subs	r1, r1, r5
 8040f40:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8040f44:	fa1f f885 	uxth.w	r8, r5
 8040f48:	2701      	movs	r7, #1
 8040f4a:	fbb1 fcfe 	udiv	ip, r1, lr
 8040f4e:	0c23      	lsrs	r3, r4, #16
 8040f50:	fb0e 111c 	mls	r1, lr, ip, r1
 8040f54:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8040f58:	fb08 f10c 	mul.w	r1, r8, ip
 8040f5c:	4299      	cmp	r1, r3
 8040f5e:	d907      	bls.n	8040f70 <__udivmoddi4+0x124>
 8040f60:	18eb      	adds	r3, r5, r3
 8040f62:	f10c 30ff 	add.w	r0, ip, #4294967295
 8040f66:	d202      	bcs.n	8040f6e <__udivmoddi4+0x122>
 8040f68:	4299      	cmp	r1, r3
 8040f6a:	f200 80cd 	bhi.w	8041108 <__udivmoddi4+0x2bc>
 8040f6e:	4684      	mov	ip, r0
 8040f70:	1a59      	subs	r1, r3, r1
 8040f72:	b2a3      	uxth	r3, r4
 8040f74:	fbb1 f0fe 	udiv	r0, r1, lr
 8040f78:	fb0e 1410 	mls	r4, lr, r0, r1
 8040f7c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8040f80:	fb08 f800 	mul.w	r8, r8, r0
 8040f84:	45a0      	cmp	r8, r4
 8040f86:	d907      	bls.n	8040f98 <__udivmoddi4+0x14c>
 8040f88:	192c      	adds	r4, r5, r4
 8040f8a:	f100 33ff 	add.w	r3, r0, #4294967295
 8040f8e:	d202      	bcs.n	8040f96 <__udivmoddi4+0x14a>
 8040f90:	45a0      	cmp	r8, r4
 8040f92:	f200 80b6 	bhi.w	8041102 <__udivmoddi4+0x2b6>
 8040f96:	4618      	mov	r0, r3
 8040f98:	eba4 0408 	sub.w	r4, r4, r8
 8040f9c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8040fa0:	e79f      	b.n	8040ee2 <__udivmoddi4+0x96>
 8040fa2:	f1c7 0c20 	rsb	ip, r7, #32
 8040fa6:	40bb      	lsls	r3, r7
 8040fa8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8040fac:	ea4e 0e03 	orr.w	lr, lr, r3
 8040fb0:	fa01 f407 	lsl.w	r4, r1, r7
 8040fb4:	fa20 f50c 	lsr.w	r5, r0, ip
 8040fb8:	fa21 f30c 	lsr.w	r3, r1, ip
 8040fbc:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8040fc0:	4325      	orrs	r5, r4
 8040fc2:	fbb3 f9f8 	udiv	r9, r3, r8
 8040fc6:	0c2c      	lsrs	r4, r5, #16
 8040fc8:	fb08 3319 	mls	r3, r8, r9, r3
 8040fcc:	fa1f fa8e 	uxth.w	sl, lr
 8040fd0:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8040fd4:	fb09 f40a 	mul.w	r4, r9, sl
 8040fd8:	429c      	cmp	r4, r3
 8040fda:	fa02 f207 	lsl.w	r2, r2, r7
 8040fde:	fa00 f107 	lsl.w	r1, r0, r7
 8040fe2:	d90b      	bls.n	8040ffc <__udivmoddi4+0x1b0>
 8040fe4:	eb1e 0303 	adds.w	r3, lr, r3
 8040fe8:	f109 30ff 	add.w	r0, r9, #4294967295
 8040fec:	f080 8087 	bcs.w	80410fe <__udivmoddi4+0x2b2>
 8040ff0:	429c      	cmp	r4, r3
 8040ff2:	f240 8084 	bls.w	80410fe <__udivmoddi4+0x2b2>
 8040ff6:	f1a9 0902 	sub.w	r9, r9, #2
 8040ffa:	4473      	add	r3, lr
 8040ffc:	1b1b      	subs	r3, r3, r4
 8040ffe:	b2ad      	uxth	r5, r5
 8041000:	fbb3 f0f8 	udiv	r0, r3, r8
 8041004:	fb08 3310 	mls	r3, r8, r0, r3
 8041008:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 804100c:	fb00 fa0a 	mul.w	sl, r0, sl
 8041010:	45a2      	cmp	sl, r4
 8041012:	d908      	bls.n	8041026 <__udivmoddi4+0x1da>
 8041014:	eb1e 0404 	adds.w	r4, lr, r4
 8041018:	f100 33ff 	add.w	r3, r0, #4294967295
 804101c:	d26b      	bcs.n	80410f6 <__udivmoddi4+0x2aa>
 804101e:	45a2      	cmp	sl, r4
 8041020:	d969      	bls.n	80410f6 <__udivmoddi4+0x2aa>
 8041022:	3802      	subs	r0, #2
 8041024:	4474      	add	r4, lr
 8041026:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 804102a:	fba0 8902 	umull	r8, r9, r0, r2
 804102e:	eba4 040a 	sub.w	r4, r4, sl
 8041032:	454c      	cmp	r4, r9
 8041034:	46c2      	mov	sl, r8
 8041036:	464b      	mov	r3, r9
 8041038:	d354      	bcc.n	80410e4 <__udivmoddi4+0x298>
 804103a:	d051      	beq.n	80410e0 <__udivmoddi4+0x294>
 804103c:	2e00      	cmp	r6, #0
 804103e:	d069      	beq.n	8041114 <__udivmoddi4+0x2c8>
 8041040:	ebb1 050a 	subs.w	r5, r1, sl
 8041044:	eb64 0403 	sbc.w	r4, r4, r3
 8041048:	fa04 fc0c 	lsl.w	ip, r4, ip
 804104c:	40fd      	lsrs	r5, r7
 804104e:	40fc      	lsrs	r4, r7
 8041050:	ea4c 0505 	orr.w	r5, ip, r5
 8041054:	e9c6 5400 	strd	r5, r4, [r6]
 8041058:	2700      	movs	r7, #0
 804105a:	e747      	b.n	8040eec <__udivmoddi4+0xa0>
 804105c:	f1c2 0320 	rsb	r3, r2, #32
 8041060:	fa20 f703 	lsr.w	r7, r0, r3
 8041064:	4095      	lsls	r5, r2
 8041066:	fa01 f002 	lsl.w	r0, r1, r2
 804106a:	fa21 f303 	lsr.w	r3, r1, r3
 804106e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8041072:	4338      	orrs	r0, r7
 8041074:	0c01      	lsrs	r1, r0, #16
 8041076:	fbb3 f7fe 	udiv	r7, r3, lr
 804107a:	fa1f f885 	uxth.w	r8, r5
 804107e:	fb0e 3317 	mls	r3, lr, r7, r3
 8041082:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8041086:	fb07 f308 	mul.w	r3, r7, r8
 804108a:	428b      	cmp	r3, r1
 804108c:	fa04 f402 	lsl.w	r4, r4, r2
 8041090:	d907      	bls.n	80410a2 <__udivmoddi4+0x256>
 8041092:	1869      	adds	r1, r5, r1
 8041094:	f107 3cff 	add.w	ip, r7, #4294967295
 8041098:	d22f      	bcs.n	80410fa <__udivmoddi4+0x2ae>
 804109a:	428b      	cmp	r3, r1
 804109c:	d92d      	bls.n	80410fa <__udivmoddi4+0x2ae>
 804109e:	3f02      	subs	r7, #2
 80410a0:	4429      	add	r1, r5
 80410a2:	1acb      	subs	r3, r1, r3
 80410a4:	b281      	uxth	r1, r0
 80410a6:	fbb3 f0fe 	udiv	r0, r3, lr
 80410aa:	fb0e 3310 	mls	r3, lr, r0, r3
 80410ae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80410b2:	fb00 f308 	mul.w	r3, r0, r8
 80410b6:	428b      	cmp	r3, r1
 80410b8:	d907      	bls.n	80410ca <__udivmoddi4+0x27e>
 80410ba:	1869      	adds	r1, r5, r1
 80410bc:	f100 3cff 	add.w	ip, r0, #4294967295
 80410c0:	d217      	bcs.n	80410f2 <__udivmoddi4+0x2a6>
 80410c2:	428b      	cmp	r3, r1
 80410c4:	d915      	bls.n	80410f2 <__udivmoddi4+0x2a6>
 80410c6:	3802      	subs	r0, #2
 80410c8:	4429      	add	r1, r5
 80410ca:	1ac9      	subs	r1, r1, r3
 80410cc:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80410d0:	e73b      	b.n	8040f4a <__udivmoddi4+0xfe>
 80410d2:	4637      	mov	r7, r6
 80410d4:	4630      	mov	r0, r6
 80410d6:	e709      	b.n	8040eec <__udivmoddi4+0xa0>
 80410d8:	4607      	mov	r7, r0
 80410da:	e6e7      	b.n	8040eac <__udivmoddi4+0x60>
 80410dc:	4618      	mov	r0, r3
 80410de:	e6fb      	b.n	8040ed8 <__udivmoddi4+0x8c>
 80410e0:	4541      	cmp	r1, r8
 80410e2:	d2ab      	bcs.n	804103c <__udivmoddi4+0x1f0>
 80410e4:	ebb8 0a02 	subs.w	sl, r8, r2
 80410e8:	eb69 020e 	sbc.w	r2, r9, lr
 80410ec:	3801      	subs	r0, #1
 80410ee:	4613      	mov	r3, r2
 80410f0:	e7a4      	b.n	804103c <__udivmoddi4+0x1f0>
 80410f2:	4660      	mov	r0, ip
 80410f4:	e7e9      	b.n	80410ca <__udivmoddi4+0x27e>
 80410f6:	4618      	mov	r0, r3
 80410f8:	e795      	b.n	8041026 <__udivmoddi4+0x1da>
 80410fa:	4667      	mov	r7, ip
 80410fc:	e7d1      	b.n	80410a2 <__udivmoddi4+0x256>
 80410fe:	4681      	mov	r9, r0
 8041100:	e77c      	b.n	8040ffc <__udivmoddi4+0x1b0>
 8041102:	3802      	subs	r0, #2
 8041104:	442c      	add	r4, r5
 8041106:	e747      	b.n	8040f98 <__udivmoddi4+0x14c>
 8041108:	f1ac 0c02 	sub.w	ip, ip, #2
 804110c:	442b      	add	r3, r5
 804110e:	e72f      	b.n	8040f70 <__udivmoddi4+0x124>
 8041110:	4638      	mov	r0, r7
 8041112:	e708      	b.n	8040f26 <__udivmoddi4+0xda>
 8041114:	4637      	mov	r7, r6
 8041116:	e6e9      	b.n	8040eec <__udivmoddi4+0xa0>

08041118 <__aeabi_idiv0>:
 8041118:	4770      	bx	lr
 804111a:	bf00      	nop

0804111c <assert_version>:
		return true;
	return false;
}

bool assert_version(uint8_t major_version, uint8_t minor_version, uint8_t patch_version){
	if(MAJOR_FIRMWARE_VERSION == major_version){ // Criar define para posições da versão
 804111c:	2801      	cmp	r0, #1
 804111e:	d105      	bne.n	804112c <assert_version+0x10>
		if (MINOR_FIRMWARE_VERSION == minor_version){
 8041120:	b939      	cbnz	r1, 8041132 <assert_version+0x16>
			if (PATCH_FIRMWARE_VERSION < patch_version){
 8041122:	2a04      	cmp	r2, #4
 8041124:	bf94      	ite	ls
 8041126:	2000      	movls	r0, #0
 8041128:	2001      	movhi	r0, #1
 804112a:	4770      	bx	lr
		}
		else if(MINOR_FIRMWARE_VERSION < minor_version){
			return true;
		}
	}
	else if (MAJOR_FIRMWARE_VERSION < major_version){
 804112c:	bf8c      	ite	hi
 804112e:	2001      	movhi	r0, #1
 8041130:	2000      	movls	r0, #0
		return true;
	}
	return false;
}
 8041132:	4770      	bx	lr

08041134 <break_connection>:
//	 if (comVAR==length)
//		 	return 1;
//	 else 	return 0;
//}

void break_connection(){
 8041134:	b510      	push	{r4, lr}

	HAL_GPIO_WritePin(BLE_BRK_GPIO_Port, BLE_BRK_Pin, RESET);		// Aciona o pino que interrompe a possível conexão errada.
 8041136:	4c07      	ldr	r4, [pc, #28]	; (8041154 <break_connection+0x20>)
 8041138:	2200      	movs	r2, #0
 804113a:	4620      	mov	r0, r4
 804113c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8041140:	f002 fcbc 	bl	8043abc <HAL_GPIO_WritePin>

	uint32_t aux = 0;
	while(aux<1*100000)
		aux++;

	HAL_GPIO_WritePin(BLE_BRK_GPIO_Port, BLE_BRK_Pin, SET);			// Se a conexão for quebrada, restaura a forma original.
 8041144:	4620      	mov	r0, r4
 8041146:	2201      	movs	r2, #1
 8041148:	f44f 7180 	mov.w	r1, #256	; 0x100

}
 804114c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_GPIO_WritePin(BLE_BRK_GPIO_Port, BLE_BRK_Pin, SET);			// Se a conexão for quebrada, restaura a forma original.
 8041150:	f002 bcb4 	b.w	8043abc <HAL_GPIO_WritePin>
 8041154:	40020000 	.word	0x40020000

08041158 <ble_handler>:
{
 8041158:	b510      	push	{r4, lr}
	switch (message[1]) {
 804115a:	7842      	ldrb	r2, [r0, #1]
 804115c:	2a60      	cmp	r2, #96	; 0x60
{
 804115e:	4603      	mov	r3, r0
	switch (message[1]) {
 8041160:	d019      	beq.n	8041196 <ble_handler+0x3e>
 8041162:	d809      	bhi.n	8041178 <ble_handler+0x20>
 8041164:	2a21      	cmp	r2, #33	; 0x21
 8041166:	d05b      	beq.n	8041220 <ble_handler+0xc8>
 8041168:	2a22      	cmp	r2, #34	; 0x22
 804116a:	d05d      	beq.n	8041228 <ble_handler+0xd0>
 804116c:	2a20      	cmp	r2, #32
 804116e:	d126      	bne.n	80411be <ble_handler+0x66>
			HAL_UART_Transmit(&huart1, (uint8_t *) &answer_firmware_version_buffer, sizeof(answer_firmware_version_buffer), 100);
 8041170:	2364      	movs	r3, #100	; 0x64
 8041172:	2206      	movs	r2, #6
 8041174:	4939      	ldr	r1, [pc, #228]	; (804125c <ble_handler+0x104>)
 8041176:	e04f      	b.n	8041218 <ble_handler+0xc0>
	switch (message[1]) {
 8041178:	2a65      	cmp	r2, #101	; 0x65
 804117a:	d037      	beq.n	80411ec <ble_handler+0x94>
 804117c:	2a6f      	cmp	r2, #111	; 0x6f
 804117e:	d020      	beq.n	80411c2 <ble_handler+0x6a>
 8041180:	2a61      	cmp	r2, #97	; 0x61
 8041182:	d11c      	bne.n	80411be <ble_handler+0x66>
			flags_ble.confirm = SET;
 8041184:	4a36      	ldr	r2, [pc, #216]	; (8041260 <ble_handler+0x108>)
			PRINTF("====>   confirm = SET \r\n");
 8041186:	4837      	ldr	r0, [pc, #220]	; (8041264 <ble_handler+0x10c>)
			flags_ble.confirm = SET;
 8041188:	7813      	ldrb	r3, [r2, #0]
 804118a:	f043 0304 	orr.w	r3, r3, #4
 804118e:	7013      	strb	r3, [r2, #0]
			PRINTF("====>   confirm = SET \r\n");
 8041190:	f009 fcd6 	bl	804ab40 <TraceSend>
			break;
 8041194:	e013      	b.n	80411be <ble_handler+0x66>
			if(flags_ble.connection == SET)
 8041196:	4c32      	ldr	r4, [pc, #200]	; (8041260 <ble_handler+0x108>)
 8041198:	7823      	ldrb	r3, [r4, #0]
 804119a:	071a      	lsls	r2, r3, #28
 804119c:	d51b      	bpl.n	80411d6 <ble_handler+0x7e>
				PRINTF("Recebeu Start\r\n");
 804119e:	4832      	ldr	r0, [pc, #200]	; (8041268 <ble_handler+0x110>)
 80411a0:	f009 fcce 	bl	804ab40 <TraceSend>
				HAL_UART_Transmit(&huart1, (uint8_t *)BLE_ESTABLISHED_CONNECTION, MSG_CONNECTION_ESTABLISHED_SIZE, 100);
 80411a4:	2364      	movs	r3, #100	; 0x64
 80411a6:	2203      	movs	r2, #3
 80411a8:	4930      	ldr	r1, [pc, #192]	; (804126c <ble_handler+0x114>)
 80411aa:	4831      	ldr	r0, [pc, #196]	; (8041270 <ble_handler+0x118>)
 80411ac:	f004 fcbc 	bl	8045b28 <HAL_UART_Transmit>
			  	HAL_TIM_Base_Start_IT(&htim2);			// Inicia o timer que envia as requisições para o módulo RFID
 80411b0:	4830      	ldr	r0, [pc, #192]	; (8041274 <ble_handler+0x11c>)
 80411b2:	f004 f99e 	bl	80454f2 <HAL_TIM_Base_Start_IT>
			  	flags_ble.start = SET;
 80411b6:	7823      	ldrb	r3, [r4, #0]
 80411b8:	f043 0301 	orr.w	r3, r3, #1
 80411bc:	7023      	strb	r3, [r4, #0]
}
 80411be:	2000      	movs	r0, #0
 80411c0:	bd10      	pop	{r4, pc}
			HAL_UART_Transmit(&huart1, (uint8_t *) answer_end_connection, 3, 100);
 80411c2:	2364      	movs	r3, #100	; 0x64
 80411c4:	2203      	movs	r2, #3
 80411c6:	492c      	ldr	r1, [pc, #176]	; (8041278 <ble_handler+0x120>)
 80411c8:	4829      	ldr	r0, [pc, #164]	; (8041270 <ble_handler+0x118>)
 80411ca:	f004 fcad 	bl	8045b28 <HAL_UART_Transmit>
			if (flags_ble.start == SET)
 80411ce:	4b24      	ldr	r3, [pc, #144]	; (8041260 <ble_handler+0x108>)
 80411d0:	781b      	ldrb	r3, [r3, #0]
 80411d2:	07db      	lsls	r3, r3, #31
 80411d4:	d5f3      	bpl.n	80411be <ble_handler+0x66>
				HAL_TIM_Base_Stop_IT(&htim2);			// Para momentâneamente as requisições e leituras de TAG para requisição do ID do RFID
 80411d6:	4827      	ldr	r0, [pc, #156]	; (8041274 <ble_handler+0x11c>)
 80411d8:	f004 f99b 	bl	8045512 <HAL_TIM_Base_Stop_IT>
				flags_ble.start = RESET;						// Reseta a flag de inicio da comunicação
 80411dc:	4b20      	ldr	r3, [pc, #128]	; (8041260 <ble_handler+0x108>)
 80411de:	781a      	ldrb	r2, [r3, #0]
 80411e0:	f36f 0200 	bfc	r2, #0, #1
 80411e4:	701a      	strb	r2, [r3, #0]
				break_connection();						// Quebra conexão pois houve algum erro no módulo BLE
 80411e6:	f7ff ffa5 	bl	8041134 <break_connection>
 80411ea:	e7e8      	b.n	80411be <ble_handler+0x66>
	switch (message[1]) {
 80411ec:	2102      	movs	r1, #2
				if(message[sizeofEarring] == 0x0D)
 80411ee:	5c58      	ldrb	r0, [r3, r1]
 80411f0:	280d      	cmp	r0, #13
 80411f2:	b2ca      	uxtb	r2, r1
 80411f4:	d003      	beq.n	80411fe <ble_handler+0xa6>
 80411f6:	3101      	adds	r1, #1
			for (sizeofEarring=2; sizeofEarring<TAG_SIZE; sizeofEarring++)
 80411f8:	2924      	cmp	r1, #36	; 0x24
 80411fa:	d1f8      	bne.n	80411ee <ble_handler+0x96>
 80411fc:	460a      	mov	r2, r1
			sizeofEarring -= 2;
 80411fe:	3a02      	subs	r2, #2
 8041200:	b2d2      	uxtb	r2, r2
			memcpy(&MSG_WRITE_EARRING[initialPosition], &message[2], sizeofEarring );
 8041202:	4c1e      	ldr	r4, [pc, #120]	; (804127c <ble_handler+0x124>)
			initialPosition = (MSG_WRITE_EARRING_SIZE-1) - sizeofEarring;
 8041204:	f1c2 0020 	rsb	r0, r2, #32
			memcpy(&MSG_WRITE_EARRING[initialPosition], &message[2], sizeofEarring );
 8041208:	1c99      	adds	r1, r3, #2
 804120a:	fa54 f080 	uxtab	r0, r4, r0
 804120e:	f00b fc08 	bl	804ca22 <memcpy>
			HAL_UART_Transmit(&huart1, (uint8_t *) MSG_WRITE_EARRING, MSG_WRITE_EARRING_SIZE, 100);
 8041212:	2364      	movs	r3, #100	; 0x64
 8041214:	2221      	movs	r2, #33	; 0x21
 8041216:	4621      	mov	r1, r4
				HAL_UART_Transmit(&huart1, (uint8_t *) &answer_wrong_file_buffer, sizeof(answer_wrong_file_buffer), 100);
 8041218:	4815      	ldr	r0, [pc, #84]	; (8041270 <ble_handler+0x118>)
 804121a:	f004 fc85 	bl	8045b28 <HAL_UART_Transmit>
 804121e:	e7ce      	b.n	80411be <ble_handler+0x66>
			HAL_UART_Transmit(&huart1, (uint8_t *) &answer_device_type,sizeof(answer_device_type),100);
 8041220:	2364      	movs	r3, #100	; 0x64
 8041222:	2204      	movs	r2, #4
 8041224:	4916      	ldr	r1, [pc, #88]	; (8041280 <ble_handler+0x128>)
 8041226:	e7f7      	b.n	8041218 <ble_handler+0xc0>
			if(assert_version(message[2], message[3], message[4])){
 8041228:	7902      	ldrb	r2, [r0, #4]
 804122a:	78c1      	ldrb	r1, [r0, #3]
 804122c:	7880      	ldrb	r0, [r0, #2]
 804122e:	f7ff ff75 	bl	804111c <assert_version>
 8041232:	b178      	cbz	r0, 8041254 <ble_handler+0xfc>
	if (DEVICE_TYPE == device_type)
 8041234:	795b      	ldrb	r3, [r3, #5]
 8041236:	2b02      	cmp	r3, #2
 8041238:	d108      	bne.n	804124c <ble_handler+0xf4>
					flags_ble.update_mode = SET;
 804123a:	4a09      	ldr	r2, [pc, #36]	; (8041260 <ble_handler+0x108>)
					HAL_UART_Transmit(&huart1, (uint8_t *) &answer_execute_update_buffer, sizeof(answer_execute_update_buffer), 100);
 804123c:	4911      	ldr	r1, [pc, #68]	; (8041284 <ble_handler+0x12c>)
					flags_ble.update_mode = SET;
 804123e:	7813      	ldrb	r3, [r2, #0]
 8041240:	f043 0310 	orr.w	r3, r3, #16
 8041244:	7013      	strb	r3, [r2, #0]
					HAL_UART_Transmit(&huart1, (uint8_t *) &answer_execute_update_buffer, sizeof(answer_execute_update_buffer), 100);
 8041246:	2364      	movs	r3, #100	; 0x64
 8041248:	2203      	movs	r2, #3
 804124a:	e7e5      	b.n	8041218 <ble_handler+0xc0>
					HAL_UART_Transmit(&huart1, (uint8_t *) &answer_wrong_device_type, sizeof(answer_wrong_device_type),100);
 804124c:	2364      	movs	r3, #100	; 0x64
 804124e:	2203      	movs	r2, #3
 8041250:	490d      	ldr	r1, [pc, #52]	; (8041288 <ble_handler+0x130>)
 8041252:	e7e1      	b.n	8041218 <ble_handler+0xc0>
				HAL_UART_Transmit(&huart1, (uint8_t *) &answer_wrong_file_buffer, sizeof(answer_wrong_file_buffer), 100);
 8041254:	2364      	movs	r3, #100	; 0x64
 8041256:	2203      	movs	r2, #3
 8041258:	490c      	ldr	r1, [pc, #48]	; (804128c <ble_handler+0x134>)
 804125a:	e7dd      	b.n	8041218 <ble_handler+0xc0>
 804125c:	2000102b 	.word	0x2000102b
 8041260:	20009b48 	.word	0x20009b48
 8041264:	0804e714 	.word	0x0804e714
 8041268:	0804e704 	.word	0x0804e704
 804126c:	20001000 	.word	0x20001000
 8041270:	20009b4c 	.word	0x20009b4c
 8041274:	2000bda0 	.word	0x2000bda0
 8041278:	20001003 	.word	0x20001003
 804127c:	20001006 	.word	0x20001006
 8041280:	20001027 	.word	0x20001027
 8041284:	20001031 	.word	0x20001031
 8041288:	20001034 	.word	0x20001034
 804128c:	20001037 	.word	0x20001037

08041290 <clear_buffers>:

#if (DEVICE_TYPE == CURRAL)
void clear_buffers(){
	last_TAG = EMPTY_QUEUE;
 8041290:	4b04      	ldr	r3, [pc, #16]	; (80412a4 <clear_buffers+0x14>)
	memset(&store_TAG, 0, sizeof(store_TAG));
 8041292:	4805      	ldr	r0, [pc, #20]	; (80412a8 <clear_buffers+0x18>)
	last_TAG = EMPTY_QUEUE;
 8041294:	f04f 32ff 	mov.w	r2, #4294967295
 8041298:	63da      	str	r2, [r3, #60]	; 0x3c
	memset(&store_TAG, 0, sizeof(store_TAG));
 804129a:	2100      	movs	r1, #0
 804129c:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 80412a0:	f00b bbca 	b.w	804ca38 <memset>
 80412a4:	20001000 	.word	0x20001000
 80412a8:	20005274 	.word	0x20005274

080412ac <message_handler>:
{
 80412ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	memcpy(TAG, message, pkg_length);					// Copia a TAG lida para o vetor
 80412b0:	460a      	mov	r2, r1
{
 80412b2:	460c      	mov	r4, r1
 80412b4:	4680      	mov	r8, r0
	memcpy(TAG, message, pkg_length);					// Copia a TAG lida para o vetor
 80412b6:	4601      	mov	r1, r0
 80412b8:	4829      	ldr	r0, [pc, #164]	; (8041360 <message_handler+0xb4>)
 80412ba:	4d29      	ldr	r5, [pc, #164]	; (8041360 <message_handler+0xb4>)
 80412bc:	f00b fbb1 	bl	804ca22 <memcpy>
	if(pkg_length >= TAG_SIZE + 4/*- 1*/)
 80412c0:	2c27      	cmp	r4, #39	; 0x27
 80412c2:	dd43      	ble.n	804134c <message_handler+0xa0>
		if(last_TAG>0){
 80412c4:	4e27      	ldr	r6, [pc, #156]	; (8041364 <message_handler+0xb8>)
		PRINTF("Tamanho = %d \r\n", pkg_length);
 80412c6:	4828      	ldr	r0, [pc, #160]	; (8041368 <message_handler+0xbc>)
 80412c8:	4621      	mov	r1, r4
 80412ca:	f009 fc39 	bl	804ab40 <TraceSend>
		if(last_TAG>0){
 80412ce:	6bf7      	ldr	r7, [r6, #60]	; 0x3c
 80412d0:	2f00      	cmp	r7, #0
 80412d2:	dd16      	ble.n	8041302 <message_handler+0x56>
			if(memcmp(&store_TAG[last_TAG-1], TAG, TAG_SIZE) != 0)	// Como a comparação é feita aqui, deve-se limpar o buffer 'message' depois
 80412d4:	4825      	ldr	r0, [pc, #148]	; (804136c <message_handler+0xc0>)
 80412d6:	1e7b      	subs	r3, r7, #1
 80412d8:	f04f 0c3c 	mov.w	ip, #60	; 0x3c
 80412dc:	2224      	movs	r2, #36	; 0x24
 80412de:	4629      	mov	r1, r5
 80412e0:	fb0c 0003 	mla	r0, ip, r3, r0
 80412e4:	f00b fb8e 	bl	804ca04 <memcmp>
 80412e8:	b138      	cbz	r0, 80412fa <message_handler+0x4e>
				memset(message, 0, TAG_SIZE);				// Limpa buffer de mensagem para nova recepção
 80412ea:	2224      	movs	r2, #36	; 0x24
 80412ec:	2100      	movs	r1, #0
 80412ee:	4640      	mov	r0, r8
 80412f0:	f00b fba2 	bl	804ca38 <memset>
				return 2;									// Código de retorno quando a TAG lida é igual a lida anteriormente
 80412f4:	2002      	movs	r0, #2
}
 80412f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if(last_TAG == STORAGE_SIZE - 1){			// Se for vista a ultima TAG, então começa a sobreescrever
 80412fa:	2fc7      	cmp	r7, #199	; 0xc7
 80412fc:	d101      	bne.n	8041302 <message_handler+0x56>
			clear_buffers();
 80412fe:	f7ff ffc7 	bl	8041290 <clear_buffers>
	uint8_t total_de_brincos = (pkg_length - 4) / TAG_SIZE;
 8041302:	2324      	movs	r3, #36	; 0x24
			memcpy(store_TAG[++last_TAG].N_TAG, &TAG[(i*TAG_SIZE)], TAG_SIZE-1);
 8041304:	f8df c064 	ldr.w	ip, [pc, #100]	; 804136c <message_handler+0xc0>
	uint8_t total_de_brincos = (pkg_length - 4) / TAG_SIZE;
 8041308:	3c04      	subs	r4, #4
 804130a:	2100      	movs	r1, #0
 804130c:	fb94 f4f3 	sdiv	r4, r4, r3
			memcpy(store_TAG[++last_TAG].N_TAG, &TAG[(i*TAG_SIZE)], TAG_SIZE-1);
 8041310:	273c      	movs	r7, #60	; 0x3c
 8041312:	b2e4      	uxtb	r4, r4
 8041314:	4618      	mov	r0, r3
		for (int i=0; i<total_de_brincos;i++){
 8041316:	42a1      	cmp	r1, r4
 8041318:	db01      	blt.n	804131e <message_handler+0x72>
		return 1;							// Confirmação que foi lida e armazenada uma TAG
 804131a:	2001      	movs	r0, #1
 804131c:	e7eb      	b.n	80412f6 <message_handler+0x4a>
			memcpy(store_TAG[++last_TAG].N_TAG, &TAG[(i*TAG_SIZE)], TAG_SIZE-1);
 804131e:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
 8041320:	fb00 5201 	mla	r2, r0, r1, r5
 8041324:	3301      	adds	r3, #1
 8041326:	63f3      	str	r3, [r6, #60]	; 0x3c
 8041328:	f102 0e20 	add.w	lr, r2, #32
 804132c:	fb07 c303 	mla	r3, r7, r3, ip
 8041330:	f852 8b04 	ldr.w	r8, [r2], #4
 8041334:	f843 8b04 	str.w	r8, [r3], #4
 8041338:	4572      	cmp	r2, lr
 804133a:	d1f9      	bne.n	8041330 <message_handler+0x84>
 804133c:	f8b2 e000 	ldrh.w	lr, [r2]
 8041340:	f8a3 e000 	strh.w	lr, [r3]
 8041344:	7892      	ldrb	r2, [r2, #2]
 8041346:	709a      	strb	r2, [r3, #2]
		for (int i=0; i<total_de_brincos;i++){
 8041348:	3101      	adds	r1, #1
 804134a:	e7e4      	b.n	8041316 <message_handler+0x6a>
		if (pkg_length == MSG_RFID_SIZE+1) // Em caso de retorno padrão, sem leitura de TAG. Passa 0xFF ao vetor TAG
 804134c:	2c04      	cmp	r4, #4
 804134e:	d104      	bne.n	804135a <message_handler+0xae>
			memset(TAG, 255, TAG_SIZE);
 8041350:	2224      	movs	r2, #36	; 0x24
 8041352:	21ff      	movs	r1, #255	; 0xff
 8041354:	4628      	mov	r0, r5
 8041356:	f00b fb6f 	bl	804ca38 <memset>
		return 0;                            // Sinaliza retorno padrão ou de ID
 804135a:	2000      	movs	r0, #0
 804135c:	e7cb      	b.n	80412f6 <message_handler+0x4a>
 804135e:	bf00      	nop
 8041360:	2000116c 	.word	0x2000116c
 8041364:	20001000 	.word	0x20001000
 8041368:	0804e72d 	.word	0x0804e72d
 804136c:	20005274 	.word	0x20005274

08041370 <MX_USART1_UART_Init>:
  * @retval None
  */
void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
 8041370:	480b      	ldr	r0, [pc, #44]	; (80413a0 <MX_USART1_UART_Init+0x30>)
  huart1.Init.BaudRate = 9600;
 8041372:	4a0c      	ldr	r2, [pc, #48]	; (80413a4 <MX_USART1_UART_Init+0x34>)
{
 8041374:	b508      	push	{r3, lr}
  huart1.Init.BaudRate = 9600;
 8041376:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 804137a:	e9c0 2300 	strd	r2, r3, [r0]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 804137e:	2300      	movs	r3, #0
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8041380:	220c      	movs	r2, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8041382:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.Parity = UART_PARITY_NONE;
 8041386:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8041388:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 804138c:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 804138e:	f004 fb85 	bl	8045a9c <HAL_UART_Init>
 8041392:	b118      	cbz	r0, 804139c <MX_USART1_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8041394:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8041398:	f009 bcd0 	b.w	804ad3c <Error_Handler>
}
 804139c:	bd08      	pop	{r3, pc}
 804139e:	bf00      	nop
 80413a0:	20009b4c 	.word	0x20009b4c
 80413a4:	40011000 	.word	0x40011000

080413a8 <MX_USART2_UART_Init>:
  * @retval None
  */
void MX_USART2_UART_Init(void)
{

  huart2.Instance = USART2;
 80413a8:	480b      	ldr	r0, [pc, #44]	; (80413d8 <MX_USART2_UART_Init+0x30>)
  huart2.Init.BaudRate = 38400;
 80413aa:	4a0c      	ldr	r2, [pc, #48]	; (80413dc <MX_USART2_UART_Init+0x34>)
{
 80413ac:	b508      	push	{r3, lr}
  huart2.Init.BaudRate = 38400;
 80413ae:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 80413b2:	e9c0 2300 	strd	r2, r3, [r0]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80413b6:	2300      	movs	r3, #0
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 80413b8:	220c      	movs	r2, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 80413ba:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.Parity = UART_PARITY_NONE;
 80413be:	6103      	str	r3, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80413c0:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80413c4:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80413c6:	f004 fb69 	bl	8045a9c <HAL_UART_Init>
 80413ca:	b118      	cbz	r0, 80413d4 <MX_USART2_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 80413cc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80413d0:	f009 bcb4 	b.w	804ad3c <Error_Handler>
}
 80413d4:	bd08      	pop	{r3, pc}
 80413d6:	bf00      	nop
 80413d8:	20009b8c 	.word	0x20009b8c
 80413dc:	40004400 	.word	0x40004400

080413e0 <Ble_Init_GPIO>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void Ble_Init_GPIO(void)
{
 80413e0:	b530      	push	{r4, r5, lr}
 80413e2:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80413e4:	2214      	movs	r2, #20
 80413e6:	2100      	movs	r1, #0
 80413e8:	a803      	add	r0, sp, #12
 80413ea:	f00b fb25 	bl	804ca38 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80413ee:	2400      	movs	r4, #0
 80413f0:	4b18      	ldr	r3, [pc, #96]	; (8041454 <Ble_Init_GPIO+0x74>)
 80413f2:	9401      	str	r4, [sp, #4]
 80413f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_BRK_GPIO_Port, BLE_BRK_Pin, GPIO_PIN_SET);
 80413f6:	4d18      	ldr	r5, [pc, #96]	; (8041458 <Ble_Init_GPIO+0x78>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80413f8:	f042 0201 	orr.w	r2, r2, #1
 80413fc:	631a      	str	r2, [r3, #48]	; 0x30
 80413fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8041400:	f002 0201 	and.w	r2, r2, #1
 8041404:	9201      	str	r2, [sp, #4]
 8041406:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8041408:	9402      	str	r4, [sp, #8]
 804140a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804140c:	f042 0202 	orr.w	r2, r2, #2
 8041410:	631a      	str	r2, [r3, #48]	; 0x30
 8041412:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8041414:	f003 0302 	and.w	r3, r3, #2
 8041418:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(BLE_BRK_GPIO_Port, BLE_BRK_Pin, GPIO_PIN_SET);
 804141a:	4628      	mov	r0, r5
 804141c:	2201      	movs	r2, #1
 804141e:	f44f 7180 	mov.w	r1, #256	; 0x100
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8041422:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(BLE_BRK_GPIO_Port, BLE_BRK_Pin, GPIO_PIN_SET);
 8041424:	f002 fb4a 	bl	8043abc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLE_BRK_Pin */
  GPIO_InitStruct.Pin = BLE_BRK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8041428:	f44f 7280 	mov.w	r2, #256	; 0x100
 804142c:	2301      	movs	r3, #1
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(BLE_BRK_GPIO_Port, &GPIO_InitStruct);
 804142e:	a903      	add	r1, sp, #12
 8041430:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8041432:	e9cd 2303 	strd	r2, r3, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8041436:	e9cd 3405 	strd	r3, r4, [sp, #20]
  HAL_GPIO_Init(BLE_BRK_GPIO_Port, &GPIO_InitStruct);
 804143a:	f002 f9cb 	bl	80437d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_STATE_Pin */
  GPIO_InitStruct.Pin = BLE_STATE_Pin;
 804143e:	f44f 6300 	mov.w	r3, #2048	; 0x800
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(BLE_STATE_GPIO_Port, &GPIO_InitStruct);
 8041442:	a903      	add	r1, sp, #12
 8041444:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8041446:	e9cd 3403 	strd	r3, r4, [sp, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 804144a:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(BLE_STATE_GPIO_Port, &GPIO_InitStruct);
 804144c:	f002 f9c2 	bl	80437d4 <HAL_GPIO_Init>

}
 8041450:	b009      	add	sp, #36	; 0x24
 8041452:	bd30      	pop	{r4, r5, pc}
 8041454:	40023800 	.word	0x40023800
 8041458:	40020000 	.word	0x40020000

0804145c <GetFskBandwidthRegValue>:
 *
 * \param [IN] bandwidth Bandwidth value in Hz
 * \retval regValue Bandwidth register value.
 */
static uint8_t GetFskBandwidthRegValue( uint32_t bandwidth )
{
 804145c:	b510      	push	{r4, lr}
    uint8_t i;

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
    {
        if( ( bandwidth >= FskBandwidths[i].bandwidth ) && ( bandwidth < FskBandwidths[i + 1].bandwidth ) )
 804145e:	4909      	ldr	r1, [pc, #36]	; (8041484 <GetFskBandwidthRegValue+0x28>)
{
 8041460:	2300      	movs	r3, #0
        if( ( bandwidth >= FskBandwidths[i].bandwidth ) && ( bandwidth < FskBandwidths[i + 1].bandwidth ) )
 8041462:	f851 4033 	ldr.w	r4, [r1, r3, lsl #3]
 8041466:	4284      	cmp	r4, r0
 8041468:	ea4f 02c3 	mov.w	r2, r3, lsl #3
 804146c:	d803      	bhi.n	8041476 <GetFskBandwidthRegValue+0x1a>
 804146e:	440a      	add	r2, r1
 8041470:	6894      	ldr	r4, [r2, #8]
 8041472:	4284      	cmp	r4, r0
 8041474:	d803      	bhi.n	804147e <GetFskBandwidthRegValue+0x22>
 8041476:	3301      	adds	r3, #1
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 8041478:	2b15      	cmp	r3, #21
 804147a:	d1f2      	bne.n	8041462 <GetFskBandwidthRegValue+0x6>
 804147c:	e7fe      	b.n	804147c <GetFskBandwidthRegValue+0x20>
        {
            return FskBandwidths[i].RegValue;
 804147e:	7910      	ldrb	r0, [r2, #4]
        }
    }
    // ERROR: Value not found
    while( 1 );
}
 8041480:	bd10      	pop	{r4, pc}
 8041482:	bf00      	nop
 8041484:	0804e120 	.word	0x0804e120

08041488 <SX1276OnDio4Irq>:
    }
}

void SX1276OnDio4Irq( void* context )
{
    switch( SX1276.Settings.Modem )
 8041488:	4b04      	ldr	r3, [pc, #16]	; (804149c <SX1276OnDio4Irq+0x14>)
 804148a:	795a      	ldrb	r2, [r3, #5]
 804148c:	b92a      	cbnz	r2, 804149a <SX1276OnDio4Irq+0x12>
    {
    case MODEM_FSK:
        {
            if( SX1276.Settings.FskPacketHandler.PreambleDetected == false )
 804148e:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8041492:	b912      	cbnz	r2, 804149a <SX1276OnDio4Irq+0x12>
            {
                SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 8041494:	2201      	movs	r2, #1
 8041496:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    case MODEM_LORA:
        break;
    default:
        break;
    }
}
 804149a:	4770      	bx	lr
 804149c:	20009c00 	.word	0x20009c00

080414a0 <SX1276BoardInit>:
    LoRaBoardCallbacks =callbacks;
 80414a0:	4b01      	ldr	r3, [pc, #4]	; (80414a8 <SX1276BoardInit+0x8>)
 80414a2:	6018      	str	r0, [r3, #0]
}
 80414a4:	4770      	bx	lr
 80414a6:	bf00      	nop
 80414a8:	20008380 	.word	0x20008380

080414ac <SX1276GetStatus>:
}
 80414ac:	4b01      	ldr	r3, [pc, #4]	; (80414b4 <SX1276GetStatus+0x8>)
 80414ae:	7918      	ldrb	r0, [r3, #4]
 80414b0:	4770      	bx	lr
 80414b2:	bf00      	nop
 80414b4:	20009c00 	.word	0x20009c00

080414b8 <SX1276Reset>:
{
 80414b8:	b530      	push	{r4, r5, lr}
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 80414ba:	4d12      	ldr	r5, [pc, #72]	; (8041504 <SX1276Reset+0x4c>)
{
 80414bc:	b087      	sub	sp, #28
    initStruct.Mode =GPIO_MODE_OUTPUT_PP;
 80414be:	2401      	movs	r4, #1
    GPIO_InitTypeDef initStruct = { 0 };
 80414c0:	2214      	movs	r2, #20
 80414c2:	2100      	movs	r1, #0
 80414c4:	a801      	add	r0, sp, #4
 80414c6:	f00b fab7 	bl	804ca38 <memset>
    initStruct.Speed = GPIO_SPEED_HIGH;
 80414ca:	2303      	movs	r3, #3
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 80414cc:	aa01      	add	r2, sp, #4
 80414ce:	4621      	mov	r1, r4
 80414d0:	4628      	mov	r0, r5
    initStruct.Speed = GPIO_SPEED_HIGH;
 80414d2:	9304      	str	r3, [sp, #16]
    initStruct.Mode =GPIO_MODE_OUTPUT_PP;
 80414d4:	9402      	str	r4, [sp, #8]
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 80414d6:	f009 fe0f 	bl	804b0f8 <HW_GPIO_Init>
    HW_GPIO_Write( RADIO_RESET_PORT, RADIO_RESET_PIN, 0 );
 80414da:	4621      	mov	r1, r4
 80414dc:	2200      	movs	r2, #0
 80414de:	4628      	mov	r0, r5
 80414e0:	f009 fe8c 	bl	804b1fc <HW_GPIO_Write>
    DelayMs( 1 );
 80414e4:	4620      	mov	r0, r4
 80414e6:	f00a fc49 	bl	804bd7c <HAL_Delay>
    initStruct.Mode = GPIO_NOPULL;
 80414ea:	2300      	movs	r3, #0
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 80414ec:	aa01      	add	r2, sp, #4
 80414ee:	4621      	mov	r1, r4
 80414f0:	4628      	mov	r0, r5
    initStruct.Mode = GPIO_NOPULL;
 80414f2:	9302      	str	r3, [sp, #8]
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 80414f4:	f009 fe00 	bl	804b0f8 <HW_GPIO_Init>
    DelayMs( 6 );
 80414f8:	2006      	movs	r0, #6
 80414fa:	f00a fc3f 	bl	804bd7c <HAL_Delay>
}
 80414fe:	b007      	add	sp, #28
 8041500:	bd30      	pop	{r4, r5, pc}
 8041502:	bf00      	nop
 8041504:	40020400 	.word	0x40020400

08041508 <SX1276WriteBuffer>:
{
 8041508:	b570      	push	{r4, r5, r6, lr}
 804150a:	4606      	mov	r6, r0
 804150c:	460c      	mov	r4, r1
 804150e:	4615      	mov	r5, r2
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );
 8041510:	2102      	movs	r1, #2
 8041512:	2200      	movs	r2, #0
 8041514:	480b      	ldr	r0, [pc, #44]	; (8041544 <SX1276WriteBuffer+0x3c>)
 8041516:	f009 fe71 	bl	804b1fc <HW_GPIO_Write>
    HW_SPI_InOut( addr | 0x80 );
 804151a:	f046 0080 	orr.w	r0, r6, #128	; 0x80
 804151e:	f00a f911 	bl	804b744 <HW_SPI_InOut>
 8041522:	3c01      	subs	r4, #1
 8041524:	4425      	add	r5, r4
    for( i = 0; i < size; i++ )
 8041526:	42ac      	cmp	r4, r5
 8041528:	d106      	bne.n	8041538 <SX1276WriteBuffer+0x30>
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 804152a:	2201      	movs	r2, #1
 804152c:	2102      	movs	r1, #2
 804152e:	4805      	ldr	r0, [pc, #20]	; (8041544 <SX1276WriteBuffer+0x3c>)
}
 8041530:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 8041534:	f009 be62 	b.w	804b1fc <HW_GPIO_Write>
        HW_SPI_InOut( buffer[i] );
 8041538:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 804153c:	f00a f902 	bl	804b744 <HW_SPI_InOut>
 8041540:	e7f1      	b.n	8041526 <SX1276WriteBuffer+0x1e>
 8041542:	bf00      	nop
 8041544:	40020400 	.word	0x40020400

08041548 <SX1276Write>:
{
 8041548:	b507      	push	{r0, r1, r2, lr}
 804154a:	ab02      	add	r3, sp, #8
    SX1276WriteBuffer( addr, &data, 1 );
 804154c:	2201      	movs	r2, #1
{
 804154e:	f803 1d01 	strb.w	r1, [r3, #-1]!
    SX1276WriteBuffer( addr, &data, 1 );
 8041552:	4619      	mov	r1, r3
 8041554:	f7ff ffd8 	bl	8041508 <SX1276WriteBuffer>
}
 8041558:	b003      	add	sp, #12
 804155a:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08041560 <SX1276SetChannel>:
    SX1276.Settings.Channel = freq;
 8041560:	4b10      	ldr	r3, [pc, #64]	; (80415a4 <SX1276SetChannel+0x44>)
{
 8041562:	b510      	push	{r4, lr}
    SX1276.Settings.Channel = freq;
 8041564:	6098      	str	r0, [r3, #8]
    SX_FREQ_TO_CHANNEL( channel, freq );
 8041566:	f643 5309 	movw	r3, #15625	; 0x3d09
 804156a:	f641 6484 	movw	r4, #7812	; 0x1e84
 804156e:	fbb0 f2f3 	udiv	r2, r0, r3
 8041572:	fb03 0012 	mls	r0, r3, r2, r0
 8041576:	eb04 2400 	add.w	r4, r4, r0, lsl #8
 804157a:	fbb4 f4f3 	udiv	r4, r4, r3
 804157e:	eb04 2402 	add.w	r4, r4, r2, lsl #8
    SX1276Write( REG_FRFMSB, ( uint8_t )( ( channel >> 16 ) & 0xFF ) );
 8041582:	f3c4 4107 	ubfx	r1, r4, #16, #8
 8041586:	2006      	movs	r0, #6
 8041588:	f7ff ffde 	bl	8041548 <SX1276Write>
    SX1276Write( REG_FRFMID, ( uint8_t )( ( channel >> 8 ) & 0xFF ) );
 804158c:	f3c4 2107 	ubfx	r1, r4, #8, #8
 8041590:	2007      	movs	r0, #7
 8041592:	f7ff ffd9 	bl	8041548 <SX1276Write>
    SX1276Write( REG_FRFLSB, ( uint8_t )( channel & 0xFF ) );
 8041596:	b2e1      	uxtb	r1, r4
 8041598:	2008      	movs	r0, #8
}
 804159a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    SX1276Write( REG_FRFLSB, ( uint8_t )( channel & 0xFF ) );
 804159e:	f7ff bfd3 	b.w	8041548 <SX1276Write>
 80415a2:	bf00      	nop
 80415a4:	20009c00 	.word	0x20009c00

080415a8 <SX1276ReadBuffer>:
{
 80415a8:	b570      	push	{r4, r5, r6, lr}
 80415aa:	4606      	mov	r6, r0
 80415ac:	460c      	mov	r4, r1
 80415ae:	4615      	mov	r5, r2
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );
 80415b0:	2102      	movs	r1, #2
 80415b2:	2200      	movs	r2, #0
 80415b4:	480b      	ldr	r0, [pc, #44]	; (80415e4 <SX1276ReadBuffer+0x3c>)
 80415b6:	f009 fe21 	bl	804b1fc <HW_GPIO_Write>
    HW_SPI_InOut( addr & 0x7F );
 80415ba:	f006 007f 	and.w	r0, r6, #127	; 0x7f
 80415be:	f00a f8c1 	bl	804b744 <HW_SPI_InOut>
 80415c2:	3c01      	subs	r4, #1
 80415c4:	4425      	add	r5, r4
    for( i = 0; i < size; i++ )
 80415c6:	42ac      	cmp	r4, r5
 80415c8:	d106      	bne.n	80415d8 <SX1276ReadBuffer+0x30>
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 80415ca:	2201      	movs	r2, #1
 80415cc:	2102      	movs	r1, #2
 80415ce:	4805      	ldr	r0, [pc, #20]	; (80415e4 <SX1276ReadBuffer+0x3c>)
}
 80415d0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 80415d4:	f009 be12 	b.w	804b1fc <HW_GPIO_Write>
        buffer[i] = HW_SPI_InOut( 0 );
 80415d8:	2000      	movs	r0, #0
 80415da:	f00a f8b3 	bl	804b744 <HW_SPI_InOut>
 80415de:	f804 0f01 	strb.w	r0, [r4, #1]!
 80415e2:	e7f0      	b.n	80415c6 <SX1276ReadBuffer+0x1e>
 80415e4:	40020400 	.word	0x40020400

080415e8 <SX1276Read>:
{
 80415e8:	b507      	push	{r0, r1, r2, lr}
    SX1276ReadBuffer( addr, &data, 1 );
 80415ea:	2201      	movs	r2, #1
 80415ec:	f10d 0107 	add.w	r1, sp, #7
 80415f0:	f7ff ffda 	bl	80415a8 <SX1276ReadBuffer>
}
 80415f4:	f89d 0007 	ldrb.w	r0, [sp, #7]
 80415f8:	b003      	add	sp, #12
 80415fa:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08041600 <RxChainCalibration>:
{
 8041600:	b538      	push	{r3, r4, r5, lr}
    regPaConfigInitVal = SX1276Read( REG_PACONFIG );
 8041602:	2009      	movs	r0, #9
 8041604:	f7ff fff0 	bl	80415e8 <SX1276Read>
 8041608:	4605      	mov	r5, r0
    channel = ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 804160a:	2006      	movs	r0, #6
 804160c:	f7ff ffec 	bl	80415e8 <SX1276Read>
 8041610:	4604      	mov	r4, r0
                ( ( uint32_t )SX1276Read( REG_FRFMID ) << 8 ) |
 8041612:	2007      	movs	r0, #7
 8041614:	f7ff ffe8 	bl	80415e8 <SX1276Read>
 8041618:	0200      	lsls	r0, r0, #8
    channel = ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 804161a:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
                ( ( uint32_t )SX1276Read( REG_FRFLSB ) ) );
 804161e:	2008      	movs	r0, #8
 8041620:	f7ff ffe2 	bl	80415e8 <SX1276Read>
    channel = ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 8041624:	4320      	orrs	r0, r4
    SX_CHANNEL_TO_FREQ(channel, initialFreq);
 8041626:	f643 5309 	movw	r3, #15625	; 0x3d09
 804162a:	b2c4      	uxtb	r4, r0
 804162c:	435c      	muls	r4, r3
 804162e:	0a00      	lsrs	r0, r0, #8
 8041630:	4358      	muls	r0, r3
 8041632:	3480      	adds	r4, #128	; 0x80
    SX1276Write( REG_PACONFIG, 0x00 );
 8041634:	2100      	movs	r1, #0
    SX_CHANNEL_TO_FREQ(channel, initialFreq);
 8041636:	eb00 2414 	add.w	r4, r0, r4, lsr #8
    SX1276Write( REG_PACONFIG, 0x00 );
 804163a:	2009      	movs	r0, #9
 804163c:	f7ff ff84 	bl	8041548 <SX1276Write>
    SX1276Write( REG_IMAGECAL, ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
 8041640:	203b      	movs	r0, #59	; 0x3b
 8041642:	f7ff ffd1 	bl	80415e8 <SX1276Read>
 8041646:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 804164a:	b2c9      	uxtb	r1, r1
 804164c:	203b      	movs	r0, #59	; 0x3b
 804164e:	f7ff ff7b 	bl	8041548 <SX1276Write>
    while( ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
 8041652:	203b      	movs	r0, #59	; 0x3b
 8041654:	f7ff ffc8 	bl	80415e8 <SX1276Read>
 8041658:	0682      	lsls	r2, r0, #26
 804165a:	d4fa      	bmi.n	8041652 <RxChainCalibration+0x52>
    SX1276SetChannel( 868000000 );
 804165c:	480c      	ldr	r0, [pc, #48]	; (8041690 <RxChainCalibration+0x90>)
 804165e:	f7ff ff7f 	bl	8041560 <SX1276SetChannel>
    SX1276Write( REG_IMAGECAL, ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
 8041662:	203b      	movs	r0, #59	; 0x3b
 8041664:	f7ff ffc0 	bl	80415e8 <SX1276Read>
 8041668:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 804166c:	b2c9      	uxtb	r1, r1
 804166e:	203b      	movs	r0, #59	; 0x3b
 8041670:	f7ff ff6a 	bl	8041548 <SX1276Write>
    while( ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
 8041674:	203b      	movs	r0, #59	; 0x3b
 8041676:	f7ff ffb7 	bl	80415e8 <SX1276Read>
 804167a:	0683      	lsls	r3, r0, #26
 804167c:	d4fa      	bmi.n	8041674 <RxChainCalibration+0x74>
    SX1276Write( REG_PACONFIG, regPaConfigInitVal );
 804167e:	4629      	mov	r1, r5
 8041680:	2009      	movs	r0, #9
 8041682:	f7ff ff61 	bl	8041548 <SX1276Write>
    SX1276SetChannel( initialFreq );
 8041686:	4620      	mov	r0, r4
}
 8041688:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    SX1276SetChannel( initialFreq );
 804168c:	f7ff bf68 	b.w	8041560 <SX1276SetChannel>
 8041690:	33bca100 	.word	0x33bca100
 8041694:	00000000 	.word	0x00000000

08041698 <SX1276GetTimeOnAir>:
{
 8041698:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804169c:	4688      	mov	r8, r1
    switch( modem )
 804169e:	b118      	cbz	r0, 80416a8 <SX1276GetTimeOnAir+0x10>
 80416a0:	2801      	cmp	r0, #1
 80416a2:	d058      	beq.n	8041756 <SX1276GetTimeOnAir+0xbe>
    uint32_t airTime = 0;
 80416a4:	2000      	movs	r0, #0
    return airTime;
 80416a6:	e04e      	b.n	8041746 <SX1276GetTimeOnAir+0xae>
            airTime = (uint32_t) round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 80416a8:	4c75      	ldr	r4, [pc, #468]	; (8041880 <SX1276GetTimeOnAir+0x1e8>)
                                     ( ( SX1276Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 80416aa:	2027      	movs	r0, #39	; 0x27
            airTime = (uint32_t) round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 80416ac:	8c25      	ldrh	r5, [r4, #32]
                                     ( ( SX1276Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 80416ae:	f7ff ff9b 	bl	80415e8 <SX1276Read>
 80416b2:	f020 00f8 	bic.w	r0, r0, #248	; 0xf8
 80416b6:	3001      	adds	r0, #1
 80416b8:	4428      	add	r0, r5
 80416ba:	f7ff f863 	bl	8040784 <__aeabi_i2d>
                                     ( ( SX1276.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 80416be:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 80416c2:	2200      	movs	r2, #0
 80416c4:	2b00      	cmp	r3, #0
 80416c6:	d141      	bne.n	804174c <SX1276GetTimeOnAir+0xb4>
 80416c8:	4b6e      	ldr	r3, [pc, #440]	; (8041884 <SX1276GetTimeOnAir+0x1ec>)
                                     ( ( SX1276Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 80416ca:	f7fe ff0f 	bl	80404ec <__adddf3>
 80416ce:	4606      	mov	r6, r0
                                     ( ( ( SX1276Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 80416d0:	2030      	movs	r0, #48	; 0x30
                                     ( ( SX1276Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 80416d2:	460f      	mov	r7, r1
                                     ( ( ( SX1276Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 80416d4:	f7ff ff88 	bl	80415e8 <SX1276Read>
 80416d8:	f030 03f9 	bics.w	r3, r0, #249	; 0xf9
 80416dc:	bf0c      	ite	eq
 80416de:	2300      	moveq	r3, #0
 80416e0:	4b68      	ldrne	r3, [pc, #416]	; (8041884 <SX1276GetTimeOnAir+0x1ec>)
 80416e2:	2200      	movs	r2, #0
                                     ( ( SX1276.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 80416e4:	4630      	mov	r0, r6
 80416e6:	4639      	mov	r1, r7
 80416e8:	f7fe ff00 	bl	80404ec <__adddf3>
 80416ec:	4606      	mov	r6, r0
                                     ( ( ( SX1276Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 80416ee:	4640      	mov	r0, r8
                                     ( ( SX1276.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 80416f0:	460f      	mov	r7, r1
                                     ( ( ( SX1276Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 80416f2:	f7ff f847 	bl	8040784 <__aeabi_i2d>
 80416f6:	4602      	mov	r2, r0
 80416f8:	460b      	mov	r3, r1
 80416fa:	4630      	mov	r0, r6
 80416fc:	4639      	mov	r1, r7
 80416fe:	f7fe fef5 	bl	80404ec <__adddf3>
                                     ( ( SX1276.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 8041702:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8041706:	2200      	movs	r2, #0
 8041708:	bb13      	cbnz	r3, 8041750 <SX1276GetTimeOnAir+0xb8>
 804170a:	2300      	movs	r3, #0
                                     pktLen +
 804170c:	f7fe feee 	bl	80404ec <__adddf3>
            airTime = (uint32_t) round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 8041710:	2200      	movs	r2, #0
 8041712:	4b5d      	ldr	r3, [pc, #372]	; (8041888 <SX1276GetTimeOnAir+0x1f0>)
 8041714:	f7ff f8a0 	bl	8040858 <__aeabi_dmul>
 8041718:	4606      	mov	r6, r0
                                     ( ( SX1276.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 804171a:	69e0      	ldr	r0, [r4, #28]
            airTime = (uint32_t) round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 804171c:	460f      	mov	r7, r1
                                     ( ( SX1276.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 804171e:	f7ff f821 	bl	8040764 <__aeabi_ui2d>
 8041722:	4602      	mov	r2, r0
 8041724:	460b      	mov	r3, r1
 8041726:	4630      	mov	r0, r6
 8041728:	4639      	mov	r1, r7
 804172a:	f7ff f9bf 	bl	8040aac <__aeabi_ddiv>
            airTime = (uint32_t) round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 804172e:	2200      	movs	r2, #0
 8041730:	4b56      	ldr	r3, [pc, #344]	; (804188c <SX1276GetTimeOnAir+0x1f4>)
 8041732:	f7ff f891 	bl	8040858 <__aeabi_dmul>
 8041736:	ec41 0b10 	vmov	d0, r0, r1
 804173a:	f00c fc5d 	bl	804dff8 <round>
            airTime = (uint32_t) floor( tOnAir * 1000 + 0.999 );
 804173e:	ec51 0b10 	vmov	r0, r1, d0
 8041742:	f7ff fb4b 	bl	8040ddc <__aeabi_d2uiz>
}
 8041746:	b003      	add	sp, #12
 8041748:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                                     ( ( SX1276.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 804174c:	2300      	movs	r3, #0
 804174e:	e7bc      	b.n	80416ca <SX1276GetTimeOnAir+0x32>
                                     ( ( SX1276.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 8041750:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8041754:	e7da      	b.n	804170c <SX1276GetTimeOnAir+0x74>
            switch( SX1276.Settings.LoRa.Bandwidth )
 8041756:	4a4a      	ldr	r2, [pc, #296]	; (8041880 <SX1276GetTimeOnAir+0x1e8>)
 8041758:	6c53      	ldr	r3, [r2, #68]	; 0x44
 804175a:	3b07      	subs	r3, #7
 804175c:	2b02      	cmp	r3, #2
 804175e:	4692      	mov	sl, r2
 8041760:	f200 8082 	bhi.w	8041868 <SX1276GetTimeOnAir+0x1d0>
 8041764:	4a4a      	ldr	r2, [pc, #296]	; (8041890 <SX1276GetTimeOnAir+0x1f8>)
 8041766:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 804176a:	e9d3 452c 	ldrd	r4, r5, [r3, #176]	; 0xb0
            double rs = bw / ( 1 << SX1276.Settings.LoRa.Datarate );
 804176e:	f8da b048 	ldr.w	fp, [sl, #72]	; 0x48
 8041772:	2001      	movs	r0, #1
 8041774:	fa00 f00b 	lsl.w	r0, r0, fp
 8041778:	f7ff f804 	bl	8040784 <__aeabi_i2d>
 804177c:	4602      	mov	r2, r0
 804177e:	460b      	mov	r3, r1
 8041780:	4620      	mov	r0, r4
 8041782:	4629      	mov	r1, r5
 8041784:	f7ff f992 	bl	8040aac <__aeabi_ddiv>
            double ts = 1 / rs;
 8041788:	4602      	mov	r2, r0
 804178a:	460b      	mov	r3, r1
 804178c:	2000      	movs	r0, #0
 804178e:	493d      	ldr	r1, [pc, #244]	; (8041884 <SX1276GetTimeOnAir+0x1ec>)
 8041790:	f7ff f98c 	bl	8040aac <__aeabi_ddiv>
 8041794:	4604      	mov	r4, r0
            double tPreamble = ( SX1276.Settings.LoRa.PreambleLen + 4.25 ) * ts;
 8041796:	f8ba 004e 	ldrh.w	r0, [sl, #78]	; 0x4e
            double ts = 1 / rs;
 804179a:	460d      	mov	r5, r1
            double tPreamble = ( SX1276.Settings.LoRa.PreambleLen + 4.25 ) * ts;
 804179c:	f7fe fff2 	bl	8040784 <__aeabi_i2d>
 80417a0:	2200      	movs	r2, #0
 80417a2:	4b3c      	ldr	r3, [pc, #240]	; (8041894 <SX1276GetTimeOnAir+0x1fc>)
 80417a4:	f7fe fea2 	bl	80404ec <__adddf3>
 80417a8:	4622      	mov	r2, r4
 80417aa:	462b      	mov	r3, r5
 80417ac:	f7ff f854 	bl	8040858 <__aeabi_dmul>
                                 ( SX1276.Settings.LoRa.FixLen ? 20 : 0 ) ) /
 80417b0:	f89a 3050 	ldrb.w	r3, [sl, #80]	; 0x50
            double tPreamble = ( SX1276.Settings.LoRa.PreambleLen + 4.25 ) * ts;
 80417b4:	4606      	mov	r6, r0
 80417b6:	460f      	mov	r7, r1
                                 28 + 16 * SX1276.Settings.LoRa.CrcOn -
 80417b8:	f89a 0052 	ldrb.w	r0, [sl, #82]	; 0x52
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 80417bc:	ea4f 018b 	mov.w	r1, fp, lsl #2
 80417c0:	f1c1 011c 	rsb	r1, r1, #28
                                 ( SX1276.Settings.LoRa.FixLen ? 20 : 0 ) ) /
 80417c4:	2b00      	cmp	r3, #0
 80417c6:	eb01 1100 	add.w	r1, r1, r0, lsl #4
                                 28 + 16 * SX1276.Settings.LoRa.CrcOn -
 80417ca:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
                                 ( SX1276.Settings.LoRa.FixLen ? 20 : 0 ) ) /
 80417ce:	bf14      	ite	ne
 80417d0:	2014      	movne	r0, #20
 80417d2:	2000      	moveq	r0, #0
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 80417d4:	1a08      	subs	r0, r1, r0
 80417d6:	f7fe ffc5 	bl	8040764 <__aeabi_ui2d>
                                 ( ( SX1276.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 80417da:	f89a 304c 	ldrb.w	r3, [sl, #76]	; 0x4c
 80417de:	2b00      	cmp	r3, #0
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 80417e0:	4680      	mov	r8, r0
                                 ( ( SX1276.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 80417e2:	bf14      	ite	ne
 80417e4:	2002      	movne	r0, #2
 80417e6:	2000      	moveq	r0, #0
                                 ( double )( 4 * ( SX1276.Settings.LoRa.Datarate -
 80417e8:	ebab 0000 	sub.w	r0, fp, r0
 80417ec:	0080      	lsls	r0, r0, #2
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 80417ee:	4689      	mov	r9, r1
                                 ( double )( 4 * ( SX1276.Settings.LoRa.Datarate -
 80417f0:	f7fe ffb8 	bl	8040764 <__aeabi_ui2d>
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 80417f4:	4602      	mov	r2, r0
 80417f6:	460b      	mov	r3, r1
 80417f8:	4640      	mov	r0, r8
 80417fa:	4649      	mov	r1, r9
 80417fc:	f7ff f956 	bl	8040aac <__aeabi_ddiv>
 8041800:	ec41 0b10 	vmov	d0, r0, r1
 8041804:	f00c faf4 	bl	804ddf0 <ceil>
                                 ( SX1276.Settings.LoRa.Coderate + 4 );
 8041808:	f89a 004d 	ldrb.w	r0, [sl, #77]	; 0x4d
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 804180c:	ec53 2b10 	vmov	r2, r3, d0
                                 ( ( SX1276.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 8041810:	3004      	adds	r0, #4
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 8041812:	e9cd 2300 	strd	r2, r3, [sp]
                                 ( ( SX1276.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 8041816:	f7fe ffb5 	bl	8040784 <__aeabi_i2d>
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 804181a:	e9dd 2300 	ldrd	r2, r3, [sp]
 804181e:	f7ff f81b 	bl	8040858 <__aeabi_dmul>
            double nPayload = 8 + ( ( tmp > 0 ) ? tmp : 0 );
 8041822:	2200      	movs	r2, #0
 8041824:	2300      	movs	r3, #0
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 8041826:	4680      	mov	r8, r0
 8041828:	4689      	mov	r9, r1
            double nPayload = 8 + ( ( tmp > 0 ) ? tmp : 0 );
 804182a:	f7ff faa5 	bl	8040d78 <__aeabi_dcmpgt>
 804182e:	b1f0      	cbz	r0, 804186e <SX1276GetTimeOnAir+0x1d6>
 8041830:	2200      	movs	r2, #0
 8041832:	4b15      	ldr	r3, [pc, #84]	; (8041888 <SX1276GetTimeOnAir+0x1f0>)
 8041834:	4640      	mov	r0, r8
 8041836:	4649      	mov	r1, r9
 8041838:	f7fe fe58 	bl	80404ec <__adddf3>
            double tPayload = nPayload * ts;
 804183c:	4622      	mov	r2, r4
 804183e:	462b      	mov	r3, r5
 8041840:	f7ff f80a 	bl	8040858 <__aeabi_dmul>
            double tOnAir = tPreamble + tPayload;
 8041844:	4632      	mov	r2, r6
 8041846:	463b      	mov	r3, r7
 8041848:	f7fe fe50 	bl	80404ec <__adddf3>
            airTime = (uint32_t) floor( tOnAir * 1000 + 0.999 );
 804184c:	2200      	movs	r2, #0
 804184e:	4b0f      	ldr	r3, [pc, #60]	; (804188c <SX1276GetTimeOnAir+0x1f4>)
 8041850:	f7ff f802 	bl	8040858 <__aeabi_dmul>
 8041854:	a308      	add	r3, pc, #32	; (adr r3, 8041878 <SX1276GetTimeOnAir+0x1e0>)
 8041856:	e9d3 2300 	ldrd	r2, r3, [r3]
 804185a:	f7fe fe47 	bl	80404ec <__adddf3>
 804185e:	ec41 0b10 	vmov	d0, r0, r1
 8041862:	f00c fb45 	bl	804def0 <floor>
 8041866:	e76a      	b.n	804173e <SX1276GetTimeOnAir+0xa6>
            switch( SX1276.Settings.LoRa.Bandwidth )
 8041868:	2400      	movs	r4, #0
 804186a:	2500      	movs	r5, #0
 804186c:	e77f      	b.n	804176e <SX1276GetTimeOnAir+0xd6>
            double nPayload = 8 + ( ( tmp > 0 ) ? tmp : 0 );
 804186e:	2000      	movs	r0, #0
 8041870:	4905      	ldr	r1, [pc, #20]	; (8041888 <SX1276GetTimeOnAir+0x1f0>)
 8041872:	e7e3      	b.n	804183c <SX1276GetTimeOnAir+0x1a4>
 8041874:	f3af 8000 	nop.w
 8041878:	d916872b 	.word	0xd916872b
 804187c:	3feff7ce 	.word	0x3feff7ce
 8041880:	20009c00 	.word	0x20009c00
 8041884:	3ff00000 	.word	0x3ff00000
 8041888:	40200000 	.word	0x40200000
 804188c:	408f4000 	.word	0x408f4000
 8041890:	0804e120 	.word	0x0804e120
 8041894:	40110000 	.word	0x40110000

08041898 <SX1276ReadRssi>:
{
 8041898:	b508      	push	{r3, lr}
    switch( modem )
 804189a:	b120      	cbz	r0, 80418a6 <SX1276ReadRssi+0xe>
 804189c:	2801      	cmp	r0, #1
 804189e:	d00a      	beq.n	80418b6 <SX1276ReadRssi+0x1e>
        rssi = -1;
 80418a0:	f04f 30ff 	mov.w	r0, #4294967295
 80418a4:	e006      	b.n	80418b4 <SX1276ReadRssi+0x1c>
        rssi = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 80418a6:	2011      	movs	r0, #17
 80418a8:	f7ff fe9e 	bl	80415e8 <SX1276Read>
 80418ac:	f3c0 0047 	ubfx	r0, r0, #1, #8
 80418b0:	4240      	negs	r0, r0
            rssi = RSSI_OFFSET_LF + SX1276Read( REG_LR_RSSIVALUE );
 80418b2:	b200      	sxth	r0, r0
}
 80418b4:	bd08      	pop	{r3, pc}
        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 80418b6:	4b07      	ldr	r3, [pc, #28]	; (80418d4 <SX1276ReadRssi+0x3c>)
 80418b8:	689a      	ldr	r2, [r3, #8]
 80418ba:	4b07      	ldr	r3, [pc, #28]	; (80418d8 <SX1276ReadRssi+0x40>)
 80418bc:	429a      	cmp	r2, r3
            rssi = RSSI_OFFSET_HF + SX1276Read( REG_LR_RSSIVALUE );
 80418be:	f04f 001b 	mov.w	r0, #27
        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 80418c2:	d903      	bls.n	80418cc <SX1276ReadRssi+0x34>
            rssi = RSSI_OFFSET_HF + SX1276Read( REG_LR_RSSIVALUE );
 80418c4:	f7ff fe90 	bl	80415e8 <SX1276Read>
 80418c8:	389d      	subs	r0, #157	; 0x9d
 80418ca:	e7f2      	b.n	80418b2 <SX1276ReadRssi+0x1a>
            rssi = RSSI_OFFSET_LF + SX1276Read( REG_LR_RSSIVALUE );
 80418cc:	f7ff fe8c 	bl	80415e8 <SX1276Read>
 80418d0:	38a4      	subs	r0, #164	; 0xa4
 80418d2:	e7ee      	b.n	80418b2 <SX1276ReadRssi+0x1a>
 80418d4:	20009c00 	.word	0x20009c00
 80418d8:	1f4add40 	.word	0x1f4add40

080418dc <SX1276SetOpMode.part.2>:
void SX1276SetOpMode( uint8_t opMode )
 80418dc:	b510      	push	{r4, lr}
      SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 80418de:	2001      	movs	r0, #1
 80418e0:	f7ff fe82 	bl	80415e8 <SX1276Read>
      LoRaBoardCallbacks->SX1276BoardSetAntSwLowPower( true );
 80418e4:	4c07      	ldr	r4, [pc, #28]	; (8041904 <SX1276SetOpMode.part.2+0x28>)
      SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 80418e6:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
 80418ea:	2001      	movs	r0, #1
 80418ec:	f7ff fe2c 	bl	8041548 <SX1276Write>
      LoRaBoardCallbacks->SX1276BoardSetAntSwLowPower( true );
 80418f0:	6823      	ldr	r3, [r4, #0]
 80418f2:	2001      	movs	r0, #1
 80418f4:	691b      	ldr	r3, [r3, #16]
 80418f6:	4798      	blx	r3
      LoRaBoardCallbacks->SX1276BoardSetXO( RESET ); 
 80418f8:	6823      	ldr	r3, [r4, #0]
 80418fa:	2000      	movs	r0, #0
 80418fc:	681b      	ldr	r3, [r3, #0]
}
 80418fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      LoRaBoardCallbacks->SX1276BoardSetXO( RESET ); 
 8041902:	4718      	bx	r3
 8041904:	20008380 	.word	0x20008380

08041908 <SX1276SetSleep>:
{
 8041908:	b508      	push	{r3, lr}
    TimerStop( &RxTimeoutTimer );
 804190a:	480a      	ldr	r0, [pc, #40]	; (8041934 <SX1276SetSleep+0x2c>)
 804190c:	f009 f88e 	bl	804aa2c <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8041910:	4809      	ldr	r0, [pc, #36]	; (8041938 <SX1276SetSleep+0x30>)
 8041912:	f009 f88b 	bl	804aa2c <TimerStop>
    TimerStop( &RxTimeoutSyncWord );
 8041916:	4809      	ldr	r0, [pc, #36]	; (804193c <SX1276SetSleep+0x34>)
 8041918:	f009 f888 	bl	804aa2c <TimerStop>
 804191c:	f7ff ffde 	bl	80418dc <SX1276SetOpMode.part.2>
    LoRaBoardCallbacks->SX1276BoardSetXO( RESET );
 8041920:	4b07      	ldr	r3, [pc, #28]	; (8041940 <SX1276SetSleep+0x38>)
 8041922:	681b      	ldr	r3, [r3, #0]
 8041924:	2000      	movs	r0, #0
 8041926:	681b      	ldr	r3, [r3, #0]
 8041928:	4798      	blx	r3
    SX1276.Settings.State = RF_IDLE;
 804192a:	4b06      	ldr	r3, [pc, #24]	; (8041944 <SX1276SetSleep+0x3c>)
 804192c:	2200      	movs	r2, #0
 804192e:	711a      	strb	r2, [r3, #4]
}
 8041930:	bd08      	pop	{r3, pc}
 8041932:	bf00      	nop
 8041934:	20009c68 	.word	0x20009c68
 8041938:	20009bd0 	.word	0x20009bd0
 804193c:	20009be8 	.word	0x20009be8
 8041940:	20008380 	.word	0x20008380
 8041944:	20009c00 	.word	0x20009c00

08041948 <SX1276SetOpMode>:
{
 8041948:	b538      	push	{r3, r4, r5, lr}
    if( opMode == RF_OPMODE_SLEEP )
 804194a:	4604      	mov	r4, r0
 804194c:	b918      	cbnz	r0, 8041956 <SX1276SetOpMode+0xe>
}
 804194e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8041952:	f7ff bfc3 	b.w	80418dc <SX1276SetOpMode.part.2>
      LoRaBoardCallbacks->SX1276BoardSetXO( SET ); 
 8041956:	4d0c      	ldr	r5, [pc, #48]	; (8041988 <SX1276SetOpMode+0x40>)
 8041958:	682b      	ldr	r3, [r5, #0]
 804195a:	2001      	movs	r0, #1
 804195c:	681b      	ldr	r3, [r3, #0]
 804195e:	4798      	blx	r3
      LoRaBoardCallbacks->SX1276BoardSetAntSwLowPower( false );
 8041960:	682b      	ldr	r3, [r5, #0]
 8041962:	2000      	movs	r0, #0
 8041964:	691b      	ldr	r3, [r3, #16]
 8041966:	4798      	blx	r3
      LoRaBoardCallbacks->SX1276BoardSetAntSw( opMode );
 8041968:	682b      	ldr	r3, [r5, #0]
 804196a:	4620      	mov	r0, r4
 804196c:	695b      	ldr	r3, [r3, #20]
 804196e:	4798      	blx	r3
      SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 8041970:	2001      	movs	r0, #1
 8041972:	f7ff fe39 	bl	80415e8 <SX1276Read>
 8041976:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
 804197a:	4321      	orrs	r1, r4
 804197c:	2001      	movs	r0, #1
}
 804197e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 8041982:	f7ff bde1 	b.w	8041548 <SX1276Write>
 8041986:	bf00      	nop
 8041988:	20008380 	.word	0x20008380

0804198c <SX1276SetStby>:
{
 804198c:	b508      	push	{r3, lr}
    TimerStop( &RxTimeoutTimer );
 804198e:	4808      	ldr	r0, [pc, #32]	; (80419b0 <SX1276SetStby+0x24>)
 8041990:	f009 f84c 	bl	804aa2c <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8041994:	4807      	ldr	r0, [pc, #28]	; (80419b4 <SX1276SetStby+0x28>)
 8041996:	f009 f849 	bl	804aa2c <TimerStop>
    TimerStop( &RxTimeoutSyncWord );
 804199a:	4807      	ldr	r0, [pc, #28]	; (80419b8 <SX1276SetStby+0x2c>)
 804199c:	f009 f846 	bl	804aa2c <TimerStop>
    SX1276SetOpMode( RF_OPMODE_STANDBY );
 80419a0:	2001      	movs	r0, #1
 80419a2:	f7ff ffd1 	bl	8041948 <SX1276SetOpMode>
    SX1276.Settings.State = RF_IDLE;
 80419a6:	4b05      	ldr	r3, [pc, #20]	; (80419bc <SX1276SetStby+0x30>)
 80419a8:	2200      	movs	r2, #0
 80419aa:	711a      	strb	r2, [r3, #4]
}
 80419ac:	bd08      	pop	{r3, pc}
 80419ae:	bf00      	nop
 80419b0:	20009c68 	.word	0x20009c68
 80419b4:	20009bd0 	.word	0x20009bd0
 80419b8:	20009be8 	.word	0x20009be8
 80419bc:	20009c00 	.word	0x20009c00

080419c0 <SX1276SetRx>:
{
 80419c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    switch( SX1276.Settings.Modem )
 80419c2:	4c79      	ldr	r4, [pc, #484]	; (8041ba8 <SX1276SetRx+0x1e8>)
{
 80419c4:	4607      	mov	r7, r0
    TimerStop( &TxTimeoutTimer );
 80419c6:	4879      	ldr	r0, [pc, #484]	; (8041bac <SX1276SetRx+0x1ec>)
 80419c8:	f009 f830 	bl	804aa2c <TimerStop>
    switch( SX1276.Settings.Modem )
 80419cc:	7965      	ldrb	r5, [r4, #5]
 80419ce:	b11d      	cbz	r5, 80419d8 <SX1276SetRx+0x18>
 80419d0:	2d01      	cmp	r5, #1
 80419d2:	d044      	beq.n	8041a5e <SX1276SetRx+0x9e>
    bool rxContinuous = false;
 80419d4:	2600      	movs	r6, #0
 80419d6:	e022      	b.n	8041a1e <SX1276SetRx+0x5e>
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 80419d8:	2040      	movs	r0, #64	; 0x40
            rxContinuous = SX1276.Settings.Fsk.RxContinuous;
 80419da:	f894 6026 	ldrb.w	r6, [r4, #38]	; 0x26
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 80419de:	f7ff fe03 	bl	80415e8 <SX1276Read>
                                                                            RF_DIOMAPPING1_DIO0_00 |
 80419e2:	f000 0103 	and.w	r1, r0, #3
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 80419e6:	f041 010c 	orr.w	r1, r1, #12
 80419ea:	2040      	movs	r0, #64	; 0x40
 80419ec:	f7ff fdac 	bl	8041548 <SX1276Write>
            SX1276Write( REG_DIOMAPPING2, ( SX1276Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 80419f0:	2041      	movs	r0, #65	; 0x41
 80419f2:	f7ff fdf9 	bl	80415e8 <SX1276Read>
 80419f6:	f060 013e 	orn	r1, r0, #62	; 0x3e
 80419fa:	b2c9      	uxtb	r1, r1
 80419fc:	2041      	movs	r0, #65	; 0x41
 80419fe:	f7ff fda3 	bl	8041548 <SX1276Write>
            SX1276.Settings.FskPacketHandler.FifoThresh = SX1276Read( REG_FIFOTHRESH ) & 0x3F;
 8041a02:	2035      	movs	r0, #53	; 0x35
 8041a04:	f7ff fdf0 	bl	80415e8 <SX1276Read>
 8041a08:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8041a0c:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
            SX1276Write( REG_RXCONFIG, RF_RXCONFIG_AFCAUTO_ON | RF_RXCONFIG_AGCAUTO_ON | RF_RXCONFIG_RXTRIGER_PREAMBLEDETECT );
 8041a10:	211e      	movs	r1, #30
 8041a12:	200d      	movs	r0, #13
 8041a14:	f7ff fd98 	bl	8041548 <SX1276Write>
            SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 8041a18:	8625      	strh	r5, [r4, #48]	; 0x30
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8041a1a:	87a5      	strh	r5, [r4, #60]	; 0x3c
            SX1276.Settings.FskPacketHandler.Size = 0;
 8041a1c:	8765      	strh	r5, [r4, #58]	; 0x3a
    memset( RxTxBuffer, 0, ( size_t )RX_BUFFER_SIZE );
 8041a1e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8041a22:	2100      	movs	r1, #0
 8041a24:	4862      	ldr	r0, [pc, #392]	; (8041bb0 <SX1276SetRx+0x1f0>)
 8041a26:	f00b f807 	bl	804ca38 <memset>
    SX1276.Settings.State = RF_RX_RUNNING;
 8041a2a:	2301      	movs	r3, #1
 8041a2c:	7123      	strb	r3, [r4, #4]
    if( timeout != 0 )
 8041a2e:	b137      	cbz	r7, 8041a3e <SX1276SetRx+0x7e>
        TimerSetValue( &RxTimeoutTimer, timeout );
 8041a30:	4860      	ldr	r0, [pc, #384]	; (8041bb4 <SX1276SetRx+0x1f4>)
 8041a32:	4639      	mov	r1, r7
 8041a34:	f009 f822 	bl	804aa7c <TimerSetValue>
        TimerStart( &RxTimeoutTimer );
 8041a38:	485e      	ldr	r0, [pc, #376]	; (8041bb4 <SX1276SetRx+0x1f4>)
 8041a3a:	f008 ff85 	bl	804a948 <TimerStart>
    if( SX1276.Settings.Modem == MODEM_FSK )
 8041a3e:	7963      	ldrb	r3, [r4, #5]
 8041a40:	2b00      	cmp	r3, #0
 8041a42:	f040 80a9 	bne.w	8041b98 <SX1276SetRx+0x1d8>
        SX1276SetOpMode( RF_OPMODE_RECEIVER );
 8041a46:	2005      	movs	r0, #5
 8041a48:	f7ff ff7e 	bl	8041948 <SX1276SetOpMode>
        TimerSetValue( &RxTimeoutSyncWord, SX1276.Settings.Fsk.RxSingleTimeout );
 8041a4c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8041a4e:	485a      	ldr	r0, [pc, #360]	; (8041bb8 <SX1276SetRx+0x1f8>)
 8041a50:	f009 f814 	bl	804aa7c <TimerSetValue>
        TimerStart( &RxTimeoutSyncWord );
 8041a54:	4858      	ldr	r0, [pc, #352]	; (8041bb8 <SX1276SetRx+0x1f8>)
}
 8041a56:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
        TimerStart( &RxTimeoutSyncWord );
 8041a5a:	f008 bf75 	b.w	804a948 <TimerStart>
            if( SX1276.Settings.LoRa.IqInverted == true )
 8041a5e:	f894 3055 	ldrb.w	r3, [r4, #85]	; 0x55
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON | RFLR_INVERTIQ_TX_OFF ) );
 8041a62:	2033      	movs	r0, #51	; 0x33
            if( SX1276.Settings.LoRa.IqInverted == true )
 8041a64:	b32b      	cbz	r3, 8041ab2 <SX1276SetRx+0xf2>
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON | RFLR_INVERTIQ_TX_OFF ) );
 8041a66:	f7ff fdbf 	bl	80415e8 <SX1276Read>
 8041a6a:	f040 0141 	orr.w	r1, r0, #65	; 0x41
 8041a6e:	b2c9      	uxtb	r1, r1
 8041a70:	2033      	movs	r0, #51	; 0x33
 8041a72:	f7ff fd69 	bl	8041548 <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 8041a76:	2119      	movs	r1, #25
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8041a78:	203b      	movs	r0, #59	; 0x3b
 8041a7a:	f7ff fd65 	bl	8041548 <SX1276Write>
            if( SX1276.Settings.LoRa.Bandwidth < 9 )
 8041a7e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8041a80:	2b08      	cmp	r3, #8
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) & 0x7F );
 8041a82:	f04f 0031 	mov.w	r0, #49	; 0x31
            if( SX1276.Settings.LoRa.Bandwidth < 9 )
 8041a86:	d876      	bhi.n	8041b76 <SX1276SetRx+0x1b6>
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) & 0x7F );
 8041a88:	f7ff fdae 	bl	80415e8 <SX1276Read>
 8041a8c:	f000 017f 	and.w	r1, r0, #127	; 0x7f
 8041a90:	2031      	movs	r0, #49	; 0x31
 8041a92:	f7ff fd59 	bl	8041548 <SX1276Write>
                SX1276Write( REG_LR_IFFREQ2, 0x00 );
 8041a96:	2100      	movs	r1, #0
 8041a98:	2030      	movs	r0, #48	; 0x30
 8041a9a:	f7ff fd55 	bl	8041548 <SX1276Write>
                switch( SX1276.Settings.LoRa.Bandwidth )
 8041a9e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8041aa0:	2b08      	cmp	r3, #8
 8041aa2:	d81b      	bhi.n	8041adc <SX1276SetRx+0x11c>
 8041aa4:	e8df f003 	tbb	[pc, r3]
 8041aa8:	473e3510 	.word	0x473e3510
 8041aac:	62625950 	.word	0x62625950
 8041ab0:	62          	.byte	0x62
 8041ab1:	00          	.byte	0x00
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 8041ab2:	f7ff fd99 	bl	80415e8 <SX1276Read>
 8041ab6:	f000 01be 	and.w	r1, r0, #190	; 0xbe
 8041aba:	f041 0101 	orr.w	r1, r1, #1
 8041abe:	2033      	movs	r0, #51	; 0x33
 8041ac0:	f7ff fd42 	bl	8041548 <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8041ac4:	211d      	movs	r1, #29
 8041ac6:	e7d7      	b.n	8041a78 <SX1276SetRx+0xb8>
                    SX1276Write( REG_LR_IFFREQ1, 0x48 );
 8041ac8:	202f      	movs	r0, #47	; 0x2f
 8041aca:	2148      	movs	r1, #72	; 0x48
 8041acc:	f7ff fd3c 	bl	8041548 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 7810 );
 8041ad0:	68a0      	ldr	r0, [r4, #8]
 8041ad2:	f500 50f4 	add.w	r0, r0, #7808	; 0x1e80
 8041ad6:	3002      	adds	r0, #2
                    SX1276SetChannel(SX1276.Settings.Channel + 41670 );
 8041ad8:	f7ff fd42 	bl	8041560 <SX1276SetChannel>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8041adc:	f894 3053 	ldrb.w	r3, [r4, #83]	; 0x53
            rxContinuous = SX1276.Settings.LoRa.RxContinuous;
 8041ae0:	f894 6056 	ldrb.w	r6, [r4, #86]	; 0x56
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8041ae4:	2b00      	cmp	r3, #0
 8041ae6:	d04d      	beq.n	8041b84 <SX1276SetRx+0x1c4>
                SX1276Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 8041ae8:	211d      	movs	r1, #29
 8041aea:	2011      	movs	r0, #17
 8041aec:	f7ff fd2c 	bl	8041548 <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK  ) | RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO2_00 );
 8041af0:	2040      	movs	r0, #64	; 0x40
 8041af2:	f7ff fd79 	bl	80415e8 <SX1276Read>
 8041af6:	f000 0133 	and.w	r1, r0, #51	; 0x33
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
 8041afa:	2040      	movs	r0, #64	; 0x40
 8041afc:	f7ff fd24 	bl	8041548 <SX1276Write>
            SX1276Write( REG_LR_FIFORXBASEADDR, 0 );
 8041b00:	2100      	movs	r1, #0
 8041b02:	200f      	movs	r0, #15
 8041b04:	f7ff fd20 	bl	8041548 <SX1276Write>
            SX1276Write( REG_LR_FIFOADDRPTR, 0 );
 8041b08:	2100      	movs	r1, #0
 8041b0a:	200d      	movs	r0, #13
 8041b0c:	f7ff fd1c 	bl	8041548 <SX1276Write>
        break;
 8041b10:	e785      	b.n	8041a1e <SX1276SetRx+0x5e>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8041b12:	202f      	movs	r0, #47	; 0x2f
 8041b14:	2144      	movs	r1, #68	; 0x44
 8041b16:	f7ff fd17 	bl	8041548 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 10420 );
 8041b1a:	68a0      	ldr	r0, [r4, #8]
 8041b1c:	f500 5022 	add.w	r0, r0, #10368	; 0x2880
 8041b20:	3034      	adds	r0, #52	; 0x34
 8041b22:	e7d9      	b.n	8041ad8 <SX1276SetRx+0x118>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8041b24:	202f      	movs	r0, #47	; 0x2f
 8041b26:	2144      	movs	r1, #68	; 0x44
 8041b28:	f7ff fd0e 	bl	8041548 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 15620 );
 8041b2c:	68a0      	ldr	r0, [r4, #8]
 8041b2e:	f500 5074 	add.w	r0, r0, #15616	; 0x3d00
 8041b32:	3004      	adds	r0, #4
 8041b34:	e7d0      	b.n	8041ad8 <SX1276SetRx+0x118>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8041b36:	202f      	movs	r0, #47	; 0x2f
 8041b38:	2144      	movs	r1, #68	; 0x44
 8041b3a:	f7ff fd05 	bl	8041548 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 20830 );
 8041b3e:	68a0      	ldr	r0, [r4, #8]
 8041b40:	f500 40a2 	add.w	r0, r0, #20736	; 0x5100
 8041b44:	305e      	adds	r0, #94	; 0x5e
 8041b46:	e7c7      	b.n	8041ad8 <SX1276SetRx+0x118>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8041b48:	202f      	movs	r0, #47	; 0x2f
 8041b4a:	2144      	movs	r1, #68	; 0x44
 8041b4c:	f7ff fcfc 	bl	8041548 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 31250 );
 8041b50:	68a0      	ldr	r0, [r4, #8]
 8041b52:	f500 40f4 	add.w	r0, r0, #31232	; 0x7a00
 8041b56:	3012      	adds	r0, #18
 8041b58:	e7be      	b.n	8041ad8 <SX1276SetRx+0x118>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8041b5a:	202f      	movs	r0, #47	; 0x2f
 8041b5c:	2144      	movs	r1, #68	; 0x44
 8041b5e:	f7ff fcf3 	bl	8041548 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 41670 );
 8041b62:	68a0      	ldr	r0, [r4, #8]
 8041b64:	f500 4022 	add.w	r0, r0, #41472	; 0xa200
 8041b68:	30c6      	adds	r0, #198	; 0xc6
 8041b6a:	e7b5      	b.n	8041ad8 <SX1276SetRx+0x118>
                    SX1276Write( REG_LR_IFFREQ1, 0x40 );
 8041b6c:	2140      	movs	r1, #64	; 0x40
 8041b6e:	202f      	movs	r0, #47	; 0x2f
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) | 0x80 );
 8041b70:	f7ff fcea 	bl	8041548 <SX1276Write>
 8041b74:	e7b2      	b.n	8041adc <SX1276SetRx+0x11c>
 8041b76:	f7ff fd37 	bl	80415e8 <SX1276Read>
 8041b7a:	f060 017f 	orn	r1, r0, #127	; 0x7f
 8041b7e:	b2c9      	uxtb	r1, r1
 8041b80:	2031      	movs	r0, #49	; 0x31
 8041b82:	e7f5      	b.n	8041b70 <SX1276SetRx+0x1b0>
                SX1276Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 8041b84:	211f      	movs	r1, #31
 8041b86:	2011      	movs	r0, #17
 8041b88:	f7ff fcde 	bl	8041548 <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
 8041b8c:	2040      	movs	r0, #64	; 0x40
 8041b8e:	f7ff fd2b 	bl	80415e8 <SX1276Read>
 8041b92:	f000 013f 	and.w	r1, r0, #63	; 0x3f
 8041b96:	e7b0      	b.n	8041afa <SX1276SetRx+0x13a>
        if( rxContinuous == true )
 8041b98:	b126      	cbz	r6, 8041ba4 <SX1276SetRx+0x1e4>
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER );
 8041b9a:	2005      	movs	r0, #5
}
 8041b9c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
 8041ba0:	f7ff bed2 	b.w	8041948 <SX1276SetOpMode>
 8041ba4:	2006      	movs	r0, #6
 8041ba6:	e7f9      	b.n	8041b9c <SX1276SetRx+0x1dc>
 8041ba8:	20009c00 	.word	0x20009c00
 8041bac:	20009bd0 	.word	0x20009bd0
 8041bb0:	20008384 	.word	0x20008384
 8041bb4:	20009c68 	.word	0x20009c68
 8041bb8:	20009be8 	.word	0x20009be8

08041bbc <SX1276SetTx>:
{
 8041bbc:	b510      	push	{r4, lr}
 8041bbe:	4604      	mov	r4, r0
    TimerStop( &RxTimeoutTimer );
 8041bc0:	4825      	ldr	r0, [pc, #148]	; (8041c58 <SX1276SetTx+0x9c>)
 8041bc2:	f008 ff33 	bl	804aa2c <TimerStop>
    TimerSetValue( &TxTimeoutTimer, timeout );
 8041bc6:	4621      	mov	r1, r4
    switch( SX1276.Settings.Modem )
 8041bc8:	4c24      	ldr	r4, [pc, #144]	; (8041c5c <SX1276SetTx+0xa0>)
    TimerSetValue( &TxTimeoutTimer, timeout );
 8041bca:	4825      	ldr	r0, [pc, #148]	; (8041c60 <SX1276SetTx+0xa4>)
 8041bcc:	f008 ff56 	bl	804aa7c <TimerSetValue>
    switch( SX1276.Settings.Modem )
 8041bd0:	7963      	ldrb	r3, [r4, #5]
 8041bd2:	b15b      	cbz	r3, 8041bec <SX1276SetTx+0x30>
 8041bd4:	2b01      	cmp	r3, #1
 8041bd6:	d023      	beq.n	8041c20 <SX1276SetTx+0x64>
    SX1276.Settings.State = RF_TX_RUNNING;
 8041bd8:	2302      	movs	r3, #2
    TimerStart( &TxTimeoutTimer );
 8041bda:	4821      	ldr	r0, [pc, #132]	; (8041c60 <SX1276SetTx+0xa4>)
    SX1276.Settings.State = RF_TX_RUNNING;
 8041bdc:	7123      	strb	r3, [r4, #4]
    TimerStart( &TxTimeoutTimer );
 8041bde:	f008 feb3 	bl	804a948 <TimerStart>
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 8041be2:	2003      	movs	r0, #3
}
 8041be4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 8041be8:	f7ff beae 	b.w	8041948 <SX1276SetOpMode>
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8041bec:	2040      	movs	r0, #64	; 0x40
 8041bee:	f7ff fcfb 	bl	80415e8 <SX1276Read>
                                                                            RF_DIOMAPPING1_DIO1_MASK &
 8041bf2:	f000 0103 	and.w	r1, r0, #3
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8041bf6:	f041 0110 	orr.w	r1, r1, #16
 8041bfa:	2040      	movs	r0, #64	; 0x40
 8041bfc:	f7ff fca4 	bl	8041548 <SX1276Write>
            SX1276Write( REG_DIOMAPPING2, ( SX1276Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 8041c00:	2041      	movs	r0, #65	; 0x41
 8041c02:	f7ff fcf1 	bl	80415e8 <SX1276Read>
 8041c06:	f000 013e 	and.w	r1, r0, #62	; 0x3e
 8041c0a:	2041      	movs	r0, #65	; 0x41
 8041c0c:	f7ff fc9c 	bl	8041548 <SX1276Write>
            SX1276.Settings.FskPacketHandler.FifoThresh = SX1276Read( REG_FIFOTHRESH ) & 0x3F;
 8041c10:	2035      	movs	r0, #53	; 0x35
 8041c12:	f7ff fce9 	bl	80415e8 <SX1276Read>
 8041c16:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8041c1a:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
        break;
 8041c1e:	e7db      	b.n	8041bd8 <SX1276SetTx+0x1c>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8041c20:	f894 3053 	ldrb.w	r3, [r4, #83]	; 0x53
 8041c24:	b173      	cbz	r3, 8041c44 <SX1276SetTx+0x88>
                SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8041c26:	21f5      	movs	r1, #245	; 0xf5
 8041c28:	2011      	movs	r0, #17
 8041c2a:	f7ff fc8d 	bl	8041548 <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK ) | RFLR_DIOMAPPING1_DIO0_01 | RFLR_DIOMAPPING1_DIO2_00 );
 8041c2e:	2040      	movs	r0, #64	; 0x40
 8041c30:	f7ff fcda 	bl	80415e8 <SX1276Read>
 8041c34:	f000 0133 	and.w	r1, r0, #51	; 0x33
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
 8041c38:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8041c3c:	2040      	movs	r0, #64	; 0x40
 8041c3e:	f7ff fc83 	bl	8041548 <SX1276Write>
 8041c42:	e7c9      	b.n	8041bd8 <SX1276SetTx+0x1c>
                SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8041c44:	21f7      	movs	r1, #247	; 0xf7
 8041c46:	2011      	movs	r0, #17
 8041c48:	f7ff fc7e 	bl	8041548 <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
 8041c4c:	2040      	movs	r0, #64	; 0x40
 8041c4e:	f7ff fccb 	bl	80415e8 <SX1276Read>
 8041c52:	f000 013f 	and.w	r1, r0, #63	; 0x3f
 8041c56:	e7ef      	b.n	8041c38 <SX1276SetTx+0x7c>
 8041c58:	20009c68 	.word	0x20009c68
 8041c5c:	20009c00 	.word	0x20009c00
 8041c60:	20009bd0 	.word	0x20009bd0

08041c64 <SX1276StartCad>:
{
 8041c64:	b510      	push	{r4, lr}
    switch( SX1276.Settings.Modem )
 8041c66:	4c0c      	ldr	r4, [pc, #48]	; (8041c98 <SX1276StartCad+0x34>)
 8041c68:	7963      	ldrb	r3, [r4, #5]
 8041c6a:	2b01      	cmp	r3, #1
 8041c6c:	d112      	bne.n	8041c94 <SX1276StartCad+0x30>
            SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8041c6e:	21fa      	movs	r1, #250	; 0xfa
 8041c70:	2011      	movs	r0, #17
 8041c72:	f7ff fc69 	bl	8041548 <SX1276Write>
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO3_MASK ) | RFLR_DIOMAPPING1_DIO3_00 );
 8041c76:	2040      	movs	r0, #64	; 0x40
 8041c78:	f7ff fcb6 	bl	80415e8 <SX1276Read>
 8041c7c:	f000 01fc 	and.w	r1, r0, #252	; 0xfc
 8041c80:	2040      	movs	r0, #64	; 0x40
 8041c82:	f7ff fc61 	bl	8041548 <SX1276Write>
            SX1276.Settings.State = RF_CAD;
 8041c86:	2303      	movs	r3, #3
 8041c88:	7123      	strb	r3, [r4, #4]
            SX1276SetOpMode( RFLR_OPMODE_CAD );
 8041c8a:	2007      	movs	r0, #7
}
 8041c8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            SX1276SetOpMode( RFLR_OPMODE_CAD );
 8041c90:	f7ff be5a 	b.w	8041948 <SX1276SetOpMode>
}
 8041c94:	bd10      	pop	{r4, pc}
 8041c96:	bf00      	nop
 8041c98:	20009c00 	.word	0x20009c00

08041c9c <SX1276SetModem>:
{
 8041c9c:	b510      	push	{r4, lr}
 8041c9e:	4604      	mov	r4, r0
    if( ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_ON ) != 0 )
 8041ca0:	2001      	movs	r0, #1
 8041ca2:	f7ff fca1 	bl	80415e8 <SX1276Read>
 8041ca6:	4b19      	ldr	r3, [pc, #100]	; (8041d0c <SX1276SetModem+0x70>)
 8041ca8:	f010 0f80 	tst.w	r0, #128	; 0x80
        SX1276.Settings.Modem = MODEM_LORA;
 8041cac:	bf14      	ite	ne
 8041cae:	2201      	movne	r2, #1
        SX1276.Settings.Modem = MODEM_FSK;
 8041cb0:	2200      	moveq	r2, #0
 8041cb2:	715a      	strb	r2, [r3, #5]
    if( SX1276.Settings.Modem == modem )
 8041cb4:	795a      	ldrb	r2, [r3, #5]
 8041cb6:	42a2      	cmp	r2, r4
 8041cb8:	d027      	beq.n	8041d0a <SX1276SetModem+0x6e>
    switch( SX1276.Settings.Modem )
 8041cba:	2c01      	cmp	r4, #1
    SX1276.Settings.Modem = modem;
 8041cbc:	715c      	strb	r4, [r3, #5]
    switch( SX1276.Settings.Modem )
 8041cbe:	d013      	beq.n	8041ce8 <SX1276SetModem+0x4c>
 8041cc0:	f7ff fe0c 	bl	80418dc <SX1276SetOpMode.part.2>
        SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_OFF );
 8041cc4:	2001      	movs	r0, #1
 8041cc6:	f7ff fc8f 	bl	80415e8 <SX1276Read>
 8041cca:	f000 017f 	and.w	r1, r0, #127	; 0x7f
 8041cce:	2001      	movs	r0, #1
 8041cd0:	f7ff fc3a 	bl	8041548 <SX1276Write>
        SX1276Write( REG_DIOMAPPING1, 0x00 );
 8041cd4:	2100      	movs	r1, #0
 8041cd6:	2040      	movs	r0, #64	; 0x40
 8041cd8:	f7ff fc36 	bl	8041548 <SX1276Write>
        SX1276Write( REG_DIOMAPPING2, 0x30 ); // DIO5=ModeReady
 8041cdc:	2130      	movs	r1, #48	; 0x30
        SX1276Write( REG_DIOMAPPING2, 0x00 );
 8041cde:	2041      	movs	r0, #65	; 0x41
}
 8041ce0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        SX1276Write( REG_DIOMAPPING2, 0x00 );
 8041ce4:	f7ff bc30 	b.w	8041548 <SX1276Write>
 8041ce8:	f7ff fdf8 	bl	80418dc <SX1276SetOpMode.part.2>
        SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON );
 8041cec:	4620      	mov	r0, r4
 8041cee:	f7ff fc7b 	bl	80415e8 <SX1276Read>
 8041cf2:	f060 017f 	orn	r1, r0, #127	; 0x7f
 8041cf6:	b2c9      	uxtb	r1, r1
 8041cf8:	4620      	mov	r0, r4
 8041cfa:	f7ff fc25 	bl	8041548 <SX1276Write>
        SX1276Write( REG_DIOMAPPING1, 0x00 );
 8041cfe:	2100      	movs	r1, #0
 8041d00:	2040      	movs	r0, #64	; 0x40
 8041d02:	f7ff fc21 	bl	8041548 <SX1276Write>
        SX1276Write( REG_DIOMAPPING2, 0x00 );
 8041d06:	2100      	movs	r1, #0
 8041d08:	e7e9      	b.n	8041cde <SX1276SetModem+0x42>
}
 8041d0a:	bd10      	pop	{r4, pc}
 8041d0c:	20009c00 	.word	0x20009c00

08041d10 <SX1276Init>:
{
 8041d10:	b570      	push	{r4, r5, r6, lr}
    RadioEvents = events;
 8041d12:	4d1b      	ldr	r5, [pc, #108]	; (8041d80 <SX1276Init+0x70>)
    TimerInit( &TxTimeoutTimer, SX1276OnTimeoutIrq );
 8041d14:	491b      	ldr	r1, [pc, #108]	; (8041d84 <SX1276Init+0x74>)
    RadioEvents = events;
 8041d16:	f8c5 0104 	str.w	r0, [r5, #260]	; 0x104
    TimerInit( &TxTimeoutTimer, SX1276OnTimeoutIrq );
 8041d1a:	481b      	ldr	r0, [pc, #108]	; (8041d88 <SX1276Init+0x78>)
 8041d1c:	4c1b      	ldr	r4, [pc, #108]	; (8041d8c <SX1276Init+0x7c>)
 8041d1e:	f008 fe09 	bl	804a934 <TimerInit>
    TimerInit( &RxTimeoutTimer, SX1276OnTimeoutIrq );
 8041d22:	4918      	ldr	r1, [pc, #96]	; (8041d84 <SX1276Init+0x74>)
 8041d24:	481a      	ldr	r0, [pc, #104]	; (8041d90 <SX1276Init+0x80>)
 8041d26:	f008 fe05 	bl	804a934 <TimerInit>
    TimerInit( &RxTimeoutSyncWord, SX1276OnTimeoutIrq );
 8041d2a:	4916      	ldr	r1, [pc, #88]	; (8041d84 <SX1276Init+0x74>)
 8041d2c:	4819      	ldr	r0, [pc, #100]	; (8041d94 <SX1276Init+0x84>)
 8041d2e:	f008 fe01 	bl	804a934 <TimerInit>
    LoRaBoardCallbacks->SX1276BoardSetXO( SET );
 8041d32:	682b      	ldr	r3, [r5, #0]
 8041d34:	2001      	movs	r0, #1
 8041d36:	681b      	ldr	r3, [r3, #0]
 8041d38:	4798      	blx	r3
    SX1276Reset( );
 8041d3a:	f7ff fbbd 	bl	80414b8 <SX1276Reset>
    RxChainCalibration( );
 8041d3e:	f7ff fc5f 	bl	8041600 <RxChainCalibration>
 8041d42:	f7ff fdcb 	bl	80418dc <SX1276SetOpMode.part.2>
    LoRaBoardCallbacks->SX1276BoardIoIrqInit( DioIrq );
 8041d46:	682b      	ldr	r3, [r5, #0]
 8041d48:	4813      	ldr	r0, [pc, #76]	; (8041d98 <SX1276Init+0x88>)
 8041d4a:	689b      	ldr	r3, [r3, #8]
 8041d4c:	4798      	blx	r3
 8041d4e:	f104 0630 	add.w	r6, r4, #48	; 0x30
        SX1276SetModem( RadioRegsInit[i].Modem );
 8041d52:	7820      	ldrb	r0, [r4, #0]
 8041d54:	f7ff ffa2 	bl	8041c9c <SX1276SetModem>
 8041d58:	3403      	adds	r4, #3
        SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 8041d5a:	f814 1c01 	ldrb.w	r1, [r4, #-1]
 8041d5e:	f814 0c02 	ldrb.w	r0, [r4, #-2]
 8041d62:	f7ff fbf1 	bl	8041548 <SX1276Write>
    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8041d66:	42b4      	cmp	r4, r6
 8041d68:	d1f3      	bne.n	8041d52 <SX1276Init+0x42>
    SX1276SetModem( MODEM_FSK );
 8041d6a:	2000      	movs	r0, #0
 8041d6c:	f7ff ff96 	bl	8041c9c <SX1276SetModem>
    SX1276.Settings.State = RF_IDLE;
 8041d70:	4b0a      	ldr	r3, [pc, #40]	; (8041d9c <SX1276Init+0x8c>)
 8041d72:	2200      	movs	r2, #0
 8041d74:	711a      	strb	r2, [r3, #4]
    return ( uint32_t )LoRaBoardCallbacks->SX1276BoardGetWakeTime( ) + RADIO_WAKEUP_TIME;// BOARD_WAKEUP_TIME;
 8041d76:	682b      	ldr	r3, [r5, #0]
 8041d78:	685b      	ldr	r3, [r3, #4]
 8041d7a:	4798      	blx	r3
}
 8041d7c:	3002      	adds	r0, #2
 8041d7e:	bd70      	pop	{r4, r5, r6, pc}
 8041d80:	20008380 	.word	0x20008380
 8041d84:	080429a9 	.word	0x080429a9
 8041d88:	20009bd0 	.word	0x20009bd0
 8041d8c:	0804e1e8 	.word	0x0804e1e8
 8041d90:	20009c68 	.word	0x20009c68
 8041d94:	20009be8 	.word	0x20009be8
 8041d98:	2000105c 	.word	0x2000105c
 8041d9c:	20009c00 	.word	0x20009c00

08041da0 <SX1276IsChannelFree>:
{
 8041da0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8041da2:	461c      	mov	r4, r3
    return SX1276.Settings.State;
 8041da4:	4b13      	ldr	r3, [pc, #76]	; (8041df4 <SX1276IsChannelFree+0x54>)
    if( SX1276GetStatus( ) != RF_IDLE )
 8041da6:	791b      	ldrb	r3, [r3, #4]
{
 8041da8:	4606      	mov	r6, r0
 8041daa:	460d      	mov	r5, r1
 8041dac:	4617      	mov	r7, r2
    if( SX1276GetStatus( ) != RF_IDLE )
 8041dae:	b9f3      	cbnz	r3, 8041dee <SX1276IsChannelFree+0x4e>
    SX1276SetModem( modem );
 8041db0:	f7ff ff74 	bl	8041c9c <SX1276SetModem>
    SX1276SetChannel( freq );
 8041db4:	4628      	mov	r0, r5
 8041db6:	f7ff fbd3 	bl	8041560 <SX1276SetChannel>
    SX1276SetOpMode( RF_OPMODE_RECEIVER );
 8041dba:	2005      	movs	r0, #5
 8041dbc:	f7ff fdc4 	bl	8041948 <SX1276SetOpMode>
    DelayMs( 1 );
 8041dc0:	2001      	movs	r0, #1
 8041dc2:	f009 ffdb 	bl	804bd7c <HAL_Delay>
    carrierSenseTime = TimerGetCurrentTime( );
 8041dc6:	f008 fe6a 	bl	804aa9e <TimerGetCurrentTime>
 8041dca:	4605      	mov	r5, r0
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8041dcc:	4628      	mov	r0, r5
 8041dce:	f008 fe6d 	bl	804aaac <TimerGetElapsedTime>
 8041dd2:	42a0      	cmp	r0, r4
 8041dd4:	d304      	bcc.n	8041de0 <SX1276IsChannelFree+0x40>
    bool status = true;
 8041dd6:	2401      	movs	r4, #1
    SX1276SetSleep( );
 8041dd8:	f7ff fd96 	bl	8041908 <SX1276SetSleep>
}
 8041ddc:	4620      	mov	r0, r4
 8041dde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        rssi = SX1276ReadRssi( modem );
 8041de0:	4630      	mov	r0, r6
 8041de2:	f7ff fd59 	bl	8041898 <SX1276ReadRssi>
        if( rssi > rssiThresh )
 8041de6:	42b8      	cmp	r0, r7
 8041de8:	ddf0      	ble.n	8041dcc <SX1276IsChannelFree+0x2c>
            status = false;
 8041dea:	2400      	movs	r4, #0
 8041dec:	e7f4      	b.n	8041dd8 <SX1276IsChannelFree+0x38>
        return false;
 8041dee:	2400      	movs	r4, #0
 8041df0:	e7f4      	b.n	8041ddc <SX1276IsChannelFree+0x3c>
 8041df2:	bf00      	nop
 8041df4:	20009c00 	.word	0x20009c00

08041df8 <SX1276Random>:
{
 8041df8:	b538      	push	{r3, r4, r5, lr}
    SX1276SetModem( MODEM_LORA );
 8041dfa:	2001      	movs	r0, #1
 8041dfc:	f7ff ff4e 	bl	8041c9c <SX1276SetModem>
    SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8041e00:	21ff      	movs	r1, #255	; 0xff
 8041e02:	2011      	movs	r0, #17
 8041e04:	f7ff fba0 	bl	8041548 <SX1276Write>
    SX1276SetOpMode( RF_OPMODE_RECEIVER );
 8041e08:	2005      	movs	r0, #5
 8041e0a:	f7ff fd9d 	bl	8041948 <SX1276SetOpMode>
 8041e0e:	2400      	movs	r4, #0
    uint32_t rnd = 0;
 8041e10:	4625      	mov	r5, r4
        DelayMs( 1 );
 8041e12:	2001      	movs	r0, #1
 8041e14:	f009 ffb2 	bl	804bd7c <HAL_Delay>
        rnd |= ( ( uint32_t )SX1276Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
 8041e18:	202c      	movs	r0, #44	; 0x2c
 8041e1a:	f7ff fbe5 	bl	80415e8 <SX1276Read>
 8041e1e:	f000 0001 	and.w	r0, r0, #1
 8041e22:	40a0      	lsls	r0, r4
 8041e24:	3401      	adds	r4, #1
    for( i = 0; i < 32; i++ )
 8041e26:	2c20      	cmp	r4, #32
        rnd |= ( ( uint32_t )SX1276Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
 8041e28:	ea45 0500 	orr.w	r5, r5, r0
    for( i = 0; i < 32; i++ )
 8041e2c:	d1f1      	bne.n	8041e12 <SX1276Random+0x1a>
    SX1276SetSleep( );
 8041e2e:	f7ff fd6b 	bl	8041908 <SX1276SetSleep>
}
 8041e32:	4628      	mov	r0, r5
 8041e34:	bd38      	pop	{r3, r4, r5, pc}
	...

08041e38 <SX1276SetRxConfig>:
{
 8041e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8041e3c:	b089      	sub	sp, #36	; 0x24
 8041e3e:	4604      	mov	r4, r0
 8041e40:	9300      	str	r3, [sp, #0]
 8041e42:	f8bd 3050 	ldrh.w	r3, [sp, #80]	; 0x50
 8041e46:	9304      	str	r3, [sp, #16]
 8041e48:	f89d 3064 	ldrb.w	r3, [sp, #100]	; 0x64
 8041e4c:	9302      	str	r3, [sp, #8]
 8041e4e:	468a      	mov	sl, r1
 8041e50:	f89d 306c 	ldrb.w	r3, [sp, #108]	; 0x6c
 8041e54:	f89d 1060 	ldrb.w	r1, [sp, #96]	; 0x60
 8041e58:	9305      	str	r3, [sp, #20]
 8041e5a:	4615      	mov	r5, r2
 8041e5c:	f89d 2068 	ldrb.w	r2, [sp, #104]	; 0x68
 8041e60:	9206      	str	r2, [sp, #24]
 8041e62:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
 8041e66:	f8bd 704c 	ldrh.w	r7, [sp, #76]	; 0x4c
 8041e6a:	f89d 8054 	ldrb.w	r8, [sp, #84]	; 0x54
 8041e6e:	f89d b058 	ldrb.w	fp, [sp, #88]	; 0x58
 8041e72:	f89d 605c 	ldrb.w	r6, [sp, #92]	; 0x5c
 8041e76:	9107      	str	r1, [sp, #28]
    SX1276SetModem( modem );
 8041e78:	f7ff ff10 	bl	8041c9c <SX1276SetModem>
    switch( modem )
 8041e7c:	e9dd 3205 	ldrd	r3, r2, [sp, #20]
 8041e80:	b134      	cbz	r4, 8041e90 <SX1276SetRxConfig+0x58>
 8041e82:	2c01      	cmp	r4, #1
 8041e84:	9907      	ldr	r1, [sp, #28]
 8041e86:	f000 8083 	beq.w	8041f90 <SX1276SetRxConfig+0x158>
}
 8041e8a:	b009      	add	sp, #36	; 0x24
 8041e8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 8041e90:	4ca1      	ldr	r4, [pc, #644]	; (8042118 <SX1276SetRxConfig+0x2e0>)
            SX1276.Settings.Fsk.RxSingleTimeout = ( uint32_t )( symbTimeout * ( ( 1.0 / ( double )datarate ) * 8.0 ) * 1000 );
 8041e92:	4628      	mov	r0, r5
            SX1276.Settings.Fsk.IqInverted = iqInverted;
 8041e94:	f884 2025 	strb.w	r2, [r4, #37]	; 0x25
            SX1276.Settings.Fsk.RxContinuous = rxContinuous;
 8041e98:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 8041e9c:	f8c4 a014 	str.w	sl, [r4, #20]
            SX1276.Settings.Fsk.BandwidthAfc = bandwidthAfc;
 8041ea0:	e9c4 9506 	strd	r9, r5, [r4, #24]
            SX1276.Settings.Fsk.FixLen = fixLen;
 8041ea4:	f884 8022 	strb.w	r8, [r4, #34]	; 0x22
            SX1276.Settings.Fsk.PayloadLen = payloadLen;
 8041ea8:	f884 b023 	strb.w	fp, [r4, #35]	; 0x23
            SX1276.Settings.Fsk.CrcOn = crcOn;
 8041eac:	f884 6024 	strb.w	r6, [r4, #36]	; 0x24
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 8041eb0:	8427      	strh	r7, [r4, #32]
            SX1276.Settings.Fsk.RxSingleTimeout = ( uint32_t )( symbTimeout * ( ( 1.0 / ( double )datarate ) * 8.0 ) * 1000 );
 8041eb2:	f7fe fc57 	bl	8040764 <__aeabi_ui2d>
 8041eb6:	e9cd 0100 	strd	r0, r1, [sp]
 8041eba:	4602      	mov	r2, r0
 8041ebc:	460b      	mov	r3, r1
 8041ebe:	2000      	movs	r0, #0
 8041ec0:	4996      	ldr	r1, [pc, #600]	; (804211c <SX1276SetRxConfig+0x2e4>)
 8041ec2:	f7fe fdf3 	bl	8040aac <__aeabi_ddiv>
 8041ec6:	2200      	movs	r2, #0
 8041ec8:	4b95      	ldr	r3, [pc, #596]	; (8042120 <SX1276SetRxConfig+0x2e8>)
 8041eca:	f7fe fcc5 	bl	8040858 <__aeabi_dmul>
 8041ece:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8041ed2:	9804      	ldr	r0, [sp, #16]
 8041ed4:	f7fe fc56 	bl	8040784 <__aeabi_i2d>
 8041ed8:	4602      	mov	r2, r0
 8041eda:	460b      	mov	r3, r1
 8041edc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8041ee0:	f7fe fcba 	bl	8040858 <__aeabi_dmul>
 8041ee4:	2200      	movs	r2, #0
 8041ee6:	4b8f      	ldr	r3, [pc, #572]	; (8042124 <SX1276SetRxConfig+0x2ec>)
 8041ee8:	f7fe fcb6 	bl	8040858 <__aeabi_dmul>
 8041eec:	f7fe ff76 	bl	8040ddc <__aeabi_d2uiz>
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 8041ef0:	e9dd 2300 	ldrd	r2, r3, [sp]
            SX1276.Settings.Fsk.RxSingleTimeout = ( uint32_t )( symbTimeout * ( ( 1.0 / ( double )datarate ) * 8.0 ) * 1000 );
 8041ef4:	62e0      	str	r0, [r4, #44]	; 0x2c
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 8041ef6:	a186      	add	r1, pc, #536	; (adr r1, 8042110 <SX1276SetRxConfig+0x2d8>)
 8041ef8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8041efc:	f7fe fdd6 	bl	8040aac <__aeabi_ddiv>
 8041f00:	f7fe ff6c 	bl	8040ddc <__aeabi_d2uiz>
 8041f04:	b284      	uxth	r4, r0
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
 8041f06:	0a21      	lsrs	r1, r4, #8
 8041f08:	2002      	movs	r0, #2
 8041f0a:	f7ff fb1d 	bl	8041548 <SX1276Write>
            SX1276Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
 8041f0e:	b2e1      	uxtb	r1, r4
 8041f10:	2003      	movs	r0, #3
 8041f12:	f7ff fb19 	bl	8041548 <SX1276Write>
            SX1276Write( REG_RXBW, GetFskBandwidthRegValue( bandwidth ) );
 8041f16:	4650      	mov	r0, sl
 8041f18:	f7ff faa0 	bl	804145c <GetFskBandwidthRegValue>
 8041f1c:	4601      	mov	r1, r0
 8041f1e:	2012      	movs	r0, #18
 8041f20:	f7ff fb12 	bl	8041548 <SX1276Write>
            SX1276Write( REG_AFCBW, GetFskBandwidthRegValue( bandwidthAfc ) );
 8041f24:	4648      	mov	r0, r9
 8041f26:	f7ff fa99 	bl	804145c <GetFskBandwidthRegValue>
 8041f2a:	4601      	mov	r1, r0
 8041f2c:	2013      	movs	r0, #19
 8041f2e:	f7ff fb0b 	bl	8041548 <SX1276Write>
            SX1276Write( REG_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8041f32:	0a39      	lsrs	r1, r7, #8
 8041f34:	2025      	movs	r0, #37	; 0x25
 8041f36:	f7ff fb07 	bl	8041548 <SX1276Write>
            SX1276Write( REG_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 8041f3a:	b2f9      	uxtb	r1, r7
 8041f3c:	2026      	movs	r0, #38	; 0x26
 8041f3e:	f7ff fb03 	bl	8041548 <SX1276Write>
            if( fixLen == 1 )
 8041f42:	f1b8 0f00 	cmp.w	r8, #0
 8041f46:	d021      	beq.n	8041f8c <SX1276SetRxConfig+0x154>
                SX1276Write( REG_PAYLOADLENGTH, payloadLen );
 8041f48:	4659      	mov	r1, fp
                SX1276Write( REG_PAYLOADLENGTH, 0xFF ); // Set payload length to the maximum
 8041f4a:	2032      	movs	r0, #50	; 0x32
 8041f4c:	f7ff fafc 	bl	8041548 <SX1276Write>
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
 8041f50:	2030      	movs	r0, #48	; 0x30
 8041f52:	f7ff fb49 	bl	80415e8 <SX1276Read>
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8041f56:	f1b8 0f00 	cmp.w	r8, #0
                           RF_PACKETCONFIG1_CRC_MASK &
 8041f5a:	f000 006f 	and.w	r0, r0, #111	; 0x6f
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8041f5e:	bf14      	ite	ne
 8041f60:	2100      	movne	r1, #0
 8041f62:	f06f 017f 	mvneq.w	r1, #127	; 0x7f
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8041f66:	ea40 1006 	orr.w	r0, r0, r6, lsl #4
 8041f6a:	4301      	orrs	r1, r0
            SX1276Write( REG_PACKETCONFIG1,
 8041f6c:	b2c9      	uxtb	r1, r1
 8041f6e:	2030      	movs	r0, #48	; 0x30
 8041f70:	f7ff faea 	bl	8041548 <SX1276Write>
            SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 8041f74:	2031      	movs	r0, #49	; 0x31
 8041f76:	f7ff fb37 	bl	80415e8 <SX1276Read>
 8041f7a:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 8041f7e:	b2c9      	uxtb	r1, r1
 8041f80:	2031      	movs	r0, #49	; 0x31
}
 8041f82:	b009      	add	sp, #36	; 0x24
 8041f84:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8041f88:	f7ff bade 	b.w	8041548 <SX1276Write>
                SX1276Write( REG_PAYLOADLENGTH, 0xFF ); // Set payload length to the maximum
 8041f8c:	21ff      	movs	r1, #255	; 0xff
 8041f8e:	e7dc      	b.n	8041f4a <SX1276SetRxConfig+0x112>
            if( bandwidth > 2 )
 8041f90:	f1ba 0f02 	cmp.w	sl, #2
 8041f94:	d900      	bls.n	8041f98 <SX1276SetRxConfig+0x160>
 8041f96:	e7fe      	b.n	8041f96 <SX1276SetRxConfig+0x15e>
            SX1276.Settings.LoRa.Bandwidth = bandwidth;
 8041f98:	4c5f      	ldr	r4, [pc, #380]	; (8042118 <SX1276SetRxConfig+0x2e0>)
            SX1276.Settings.LoRa.Coderate = coderate;
 8041f9a:	9800      	ldr	r0, [sp, #0]
            SX1276.Settings.LoRa.FreqHopOn = freqHopOn;
 8041f9c:	f884 1053 	strb.w	r1, [r4, #83]	; 0x53
            bandwidth += 7;
 8041fa0:	f10a 0907 	add.w	r9, sl, #7
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 8041fa4:	9902      	ldr	r1, [sp, #8]
            SX1276.Settings.LoRa.Coderate = coderate;
 8041fa6:	f884 004d 	strb.w	r0, [r4, #77]	; 0x4d
            if( datarate > 12 )
 8041faa:	2d0c      	cmp	r5, #12
            SX1276.Settings.LoRa.Datarate = datarate;
 8041fac:	e9c4 9511 	strd	r9, r5, [r4, #68]	; 0x44
            SX1276.Settings.LoRa.PreambleLen = preambleLen;
 8041fb0:	f8a4 704e 	strh.w	r7, [r4, #78]	; 0x4e
            SX1276.Settings.LoRa.FixLen = fixLen;
 8041fb4:	f884 8050 	strb.w	r8, [r4, #80]	; 0x50
            SX1276.Settings.LoRa.PayloadLen = payloadLen;
 8041fb8:	f884 b051 	strb.w	fp, [r4, #81]	; 0x51
            SX1276.Settings.LoRa.CrcOn = crcOn;
 8041fbc:	f884 6052 	strb.w	r6, [r4, #82]	; 0x52
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 8041fc0:	f884 1054 	strb.w	r1, [r4, #84]	; 0x54
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 8041fc4:	f884 2055 	strb.w	r2, [r4, #85]	; 0x55
            SX1276.Settings.LoRa.RxContinuous = rxContinuous;
 8041fc8:	f884 3056 	strb.w	r3, [r4, #86]	; 0x56
            if( datarate > 12 )
 8041fcc:	f200 8098 	bhi.w	8042100 <SX1276SetRxConfig+0x2c8>
            else if( datarate < 6 )
 8041fd0:	2d05      	cmp	r5, #5
 8041fd2:	f240 8081 	bls.w	80420d8 <SX1276SetRxConfig+0x2a0>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8041fd6:	f1b9 0f07 	cmp.w	r9, #7
 8041fda:	d176      	bne.n	80420ca <SX1276SetRxConfig+0x292>
 8041fdc:	f1a5 030b 	sub.w	r3, r5, #11
 8041fe0:	2b01      	cmp	r3, #1
 8041fe2:	d877      	bhi.n	80420d4 <SX1276SetRxConfig+0x29c>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x01;
 8041fe4:	2301      	movs	r3, #1
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 8041fe6:	201d      	movs	r0, #29
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 8041fe8:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 8041fec:	f7ff fafc 	bl	80415e8 <SX1276Read>
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 8041ff0:	9b00      	ldr	r3, [sp, #0]
 8041ff2:	ea48 0143 	orr.w	r1, r8, r3, lsl #1
 8041ff6:	ea41 1109 	orr.w	r1, r1, r9, lsl #4
            SX1276Write( REG_LR_MODEMCONFIG1,
 8041ffa:	b2c9      	uxtb	r1, r1
 8041ffc:	201d      	movs	r0, #29
 8041ffe:	f7ff faa3 	bl	8041548 <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG2 ) &
 8042002:	201e      	movs	r0, #30
 8042004:	f7ff faf0 	bl	80415e8 <SX1276Read>
                           ( ( symbTimeout >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) );
 8042008:	9b04      	ldr	r3, [sp, #16]
 804200a:	f3c3 2101 	ubfx	r1, r3, #8, #2
                           RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK &
 804200e:	f000 0008 	and.w	r0, r0, #8
            SX1276Write( REG_LR_MODEMCONFIG2,
 8042012:	ea41 0186 	orr.w	r1, r1, r6, lsl #2
 8042016:	4301      	orrs	r1, r0
 8042018:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
 804201c:	b2c9      	uxtb	r1, r1
 804201e:	201e      	movs	r0, #30
 8042020:	f7ff fa92 	bl	8041548 <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 8042024:	2026      	movs	r0, #38	; 0x26
 8042026:	f7ff fadf 	bl	80415e8 <SX1276Read>
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 804202a:	f894 104c 	ldrb.w	r1, [r4, #76]	; 0x4c
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 804202e:	f020 0008 	bic.w	r0, r0, #8
                           RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
 8042032:	ea40 01c1 	orr.w	r1, r0, r1, lsl #3
            SX1276Write( REG_LR_MODEMCONFIG3,
 8042036:	b2c9      	uxtb	r1, r1
 8042038:	2026      	movs	r0, #38	; 0x26
 804203a:	f7ff fa85 	bl	8041548 <SX1276Write>
            SX1276Write( REG_LR_SYMBTIMEOUTLSB, ( uint8_t )( symbTimeout & 0xFF ) );
 804203e:	f89d 1010 	ldrb.w	r1, [sp, #16]
 8042042:	201f      	movs	r0, #31
 8042044:	f7ff fa80 	bl	8041548 <SX1276Write>
            SX1276Write( REG_LR_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8042048:	0a39      	lsrs	r1, r7, #8
 804204a:	2020      	movs	r0, #32
 804204c:	f7ff fa7c 	bl	8041548 <SX1276Write>
            SX1276Write( REG_LR_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 8042050:	b2f9      	uxtb	r1, r7
 8042052:	2021      	movs	r0, #33	; 0x21
 8042054:	f7ff fa78 	bl	8041548 <SX1276Write>
            if( fixLen == 1 )
 8042058:	f1b8 0f00 	cmp.w	r8, #0
 804205c:	d003      	beq.n	8042066 <SX1276SetRxConfig+0x22e>
                SX1276Write( REG_LR_PAYLOADLENGTH, payloadLen );
 804205e:	4659      	mov	r1, fp
 8042060:	2022      	movs	r0, #34	; 0x22
 8042062:	f7ff fa71 	bl	8041548 <SX1276Write>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8042066:	f894 3053 	ldrb.w	r3, [r4, #83]	; 0x53
 804206a:	b16b      	cbz	r3, 8042088 <SX1276SetRxConfig+0x250>
                SX1276Write( REG_LR_PLLHOP, ( SX1276Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 804206c:	2044      	movs	r0, #68	; 0x44
 804206e:	f7ff fabb 	bl	80415e8 <SX1276Read>
 8042072:	f060 017f 	orn	r1, r0, #127	; 0x7f
 8042076:	b2c9      	uxtb	r1, r1
 8042078:	2044      	movs	r0, #68	; 0x44
 804207a:	f7ff fa65 	bl	8041548 <SX1276Write>
                SX1276Write( REG_LR_HOPPERIOD, SX1276.Settings.LoRa.HopPeriod );
 804207e:	f894 1054 	ldrb.w	r1, [r4, #84]	; 0x54
 8042082:	2024      	movs	r0, #36	; 0x24
 8042084:	f7ff fa60 	bl	8041548 <SX1276Write>
            if( ( bandwidth == 9 ) && ( SX1276.Settings.Channel > RF_MID_BAND_THRESH ) )
 8042088:	f1b9 0f09 	cmp.w	r9, #9
 804208c:	d12a      	bne.n	80420e4 <SX1276SetRxConfig+0x2ac>
 804208e:	68a2      	ldr	r2, [r4, #8]
 8042090:	4b25      	ldr	r3, [pc, #148]	; (8042128 <SX1276SetRxConfig+0x2f0>)
 8042092:	429a      	cmp	r2, r3
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x02 );
 8042094:	f04f 0102 	mov.w	r1, #2
 8042098:	f04f 0036 	mov.w	r0, #54	; 0x36
            if( ( bandwidth == 9 ) && ( SX1276.Settings.Channel > RF_MID_BAND_THRESH ) )
 804209c:	d91e      	bls.n	80420dc <SX1276SetRxConfig+0x2a4>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x02 );
 804209e:	f7ff fa53 	bl	8041548 <SX1276Write>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE2, 0x64 );
 80420a2:	2164      	movs	r1, #100	; 0x64
                SX1276Write( REG_LR_HIGHBWOPTIMIZE2, 0x7F );
 80420a4:	203a      	movs	r0, #58	; 0x3a
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x03 );
 80420a6:	f7ff fa4f 	bl	8041548 <SX1276Write>
            if( datarate == 6 )
 80420aa:	2d06      	cmp	r5, #6
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 80420ac:	f04f 0031 	mov.w	r0, #49	; 0x31
            if( datarate == 6 )
 80420b0:	d11b      	bne.n	80420ea <SX1276SetRxConfig+0x2b2>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 80420b2:	f7ff fa99 	bl	80415e8 <SX1276Read>
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 80420b6:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 80420ba:	f041 0105 	orr.w	r1, r1, #5
 80420be:	2031      	movs	r0, #49	; 0x31
 80420c0:	f7ff fa42 	bl	8041548 <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 80420c4:	210c      	movs	r1, #12
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 80420c6:	2037      	movs	r0, #55	; 0x37
 80420c8:	e75b      	b.n	8041f82 <SX1276SetRxConfig+0x14a>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80420ca:	f1b9 0f08 	cmp.w	r9, #8
 80420ce:	d101      	bne.n	80420d4 <SX1276SetRxConfig+0x29c>
                ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
 80420d0:	2d0c      	cmp	r5, #12
 80420d2:	d087      	beq.n	8041fe4 <SX1276SetRxConfig+0x1ac>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 80420d4:	2300      	movs	r3, #0
 80420d6:	e786      	b.n	8041fe6 <SX1276SetRxConfig+0x1ae>
                datarate = 6;
 80420d8:	2506      	movs	r5, #6
 80420da:	e7fb      	b.n	80420d4 <SX1276SetRxConfig+0x29c>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x02 );
 80420dc:	f7ff fa34 	bl	8041548 <SX1276Write>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE2, 0x7F );
 80420e0:	217f      	movs	r1, #127	; 0x7f
 80420e2:	e7df      	b.n	80420a4 <SX1276SetRxConfig+0x26c>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x03 );
 80420e4:	2103      	movs	r1, #3
 80420e6:	2036      	movs	r0, #54	; 0x36
 80420e8:	e7dd      	b.n	80420a6 <SX1276SetRxConfig+0x26e>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 80420ea:	f7ff fa7d 	bl	80415e8 <SX1276Read>
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 80420ee:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 80420f2:	f041 0103 	orr.w	r1, r1, #3
 80420f6:	2031      	movs	r0, #49	; 0x31
 80420f8:	f7ff fa26 	bl	8041548 <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 80420fc:	210a      	movs	r1, #10
 80420fe:	e7e2      	b.n	80420c6 <SX1276SetRxConfig+0x28e>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8042100:	f1ba 0f02 	cmp.w	sl, #2
 8042104:	f04f 050c 	mov.w	r5, #12
 8042108:	d0e4      	beq.n	80420d4 <SX1276SetRxConfig+0x29c>
 804210a:	e76b      	b.n	8041fe4 <SX1276SetRxConfig+0x1ac>
 804210c:	f3af 8000 	nop.w
 8042110:	00000000 	.word	0x00000000
 8042114:	417e8480 	.word	0x417e8480
 8042118:	20009c00 	.word	0x20009c00
 804211c:	3ff00000 	.word	0x3ff00000
 8042120:	40200000 	.word	0x40200000
 8042124:	408f4000 	.word	0x408f4000
 8042128:	1f4add40 	.word	0x1f4add40
 804212c:	00000000 	.word	0x00000000

08042130 <SX1276SetTxConfig>:
{
 8042130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8042134:	b087      	sub	sp, #28
 8042136:	4698      	mov	r8, r3
 8042138:	f89d 3054 	ldrb.w	r3, [sp, #84]	; 0x54
 804213c:	9301      	str	r3, [sp, #4]
 804213e:	f89d 3058 	ldrb.w	r3, [sp, #88]	; 0x58
 8042142:	9303      	str	r3, [sp, #12]
 8042144:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
 8042148:	9304      	str	r3, [sp, #16]
 804214a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 804214c:	9205      	str	r2, [sp, #20]
 804214e:	4689      	mov	r9, r1
 8042150:	9302      	str	r3, [sp, #8]
 8042152:	4683      	mov	fp, r0
 8042154:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8042156:	f89d a044 	ldrb.w	sl, [sp, #68]	; 0x44
 804215a:	f8bd 7048 	ldrh.w	r7, [sp, #72]	; 0x48
 804215e:	f89d 604c 	ldrb.w	r6, [sp, #76]	; 0x4c
 8042162:	f89d 5050 	ldrb.w	r5, [sp, #80]	; 0x50
    SX1276SetModem( modem );
 8042166:	f7ff fd99 	bl	8041c9c <SX1276SetModem>
    LoRaBoardCallbacks->SX1276BoardSetRfTxPower( power );
 804216a:	4985      	ldr	r1, [pc, #532]	; (8042380 <SX1276SetTxConfig+0x250>)
 804216c:	6809      	ldr	r1, [r1, #0]
 804216e:	4648      	mov	r0, r9
 8042170:	68c9      	ldr	r1, [r1, #12]
 8042172:	4788      	blx	r1
    switch( modem )
 8042174:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8042178:	f1bb 0f00 	cmp.w	fp, #0
 804217c:	d005      	beq.n	804218a <SX1276SetTxConfig+0x5a>
 804217e:	f1bb 0f01 	cmp.w	fp, #1
 8042182:	d061      	beq.n	8042248 <SX1276SetTxConfig+0x118>
}
 8042184:	b007      	add	sp, #28
 8042186:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            SX1276.Settings.Fsk.Power = power;
 804218a:	497e      	ldr	r1, [pc, #504]	; (8042384 <SX1276SetTxConfig+0x254>)
            SX1276.Settings.Fsk.IqInverted = iqInverted;
 804218c:	f881 3025 	strb.w	r3, [r1, #37]	; 0x25
            SX1276.Settings.Fsk.TxTimeout = timeout;
 8042190:	9b02      	ldr	r3, [sp, #8]
            SX1276.Settings.Fsk.Datarate = datarate;
 8042192:	61cc      	str	r4, [r1, #28]
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 8042194:	e9c1 2804 	strd	r2, r8, [r1, #16]
            SX1276.Settings.Fsk.CrcOn = crcOn;
 8042198:	f881 5024 	strb.w	r5, [r1, #36]	; 0x24
            SX1276.Settings.Fsk.TxTimeout = timeout;
 804219c:	628b      	str	r3, [r1, #40]	; 0x28
            fdev = ( uint16_t )( ( double )fdev / ( double )FREQ_STEP );
 804219e:	4610      	mov	r0, r2
            SX1276.Settings.Fsk.Power = power;
 80421a0:	f881 900c 	strb.w	r9, [r1, #12]
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 80421a4:	840f      	strh	r7, [r1, #32]
            SX1276.Settings.Fsk.FixLen = fixLen;
 80421a6:	f881 6022 	strb.w	r6, [r1, #34]	; 0x22
            fdev = ( uint16_t )( ( double )fdev / ( double )FREQ_STEP );
 80421aa:	f7fe fadb 	bl	8040764 <__aeabi_ui2d>
 80421ae:	a370      	add	r3, pc, #448	; (adr r3, 8042370 <SX1276SetTxConfig+0x240>)
 80421b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80421b4:	f7fe fc7a 	bl	8040aac <__aeabi_ddiv>
 80421b8:	f7fe fe10 	bl	8040ddc <__aeabi_d2uiz>
 80421bc:	fa1f f880 	uxth.w	r8, r0
            SX1276Write( REG_FDEVMSB, ( uint8_t )( fdev >> 8 ) );
 80421c0:	ea4f 2118 	mov.w	r1, r8, lsr #8
 80421c4:	2004      	movs	r0, #4
 80421c6:	f7ff f9bf 	bl	8041548 <SX1276Write>
            SX1276Write( REG_FDEVLSB, ( uint8_t )( fdev & 0xFF ) );
 80421ca:	fa5f f188 	uxtb.w	r1, r8
 80421ce:	2005      	movs	r0, #5
 80421d0:	f7ff f9ba 	bl	8041548 <SX1276Write>
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 80421d4:	4620      	mov	r0, r4
 80421d6:	f7fe fac5 	bl	8040764 <__aeabi_ui2d>
 80421da:	4602      	mov	r2, r0
 80421dc:	460b      	mov	r3, r1
 80421de:	a166      	add	r1, pc, #408	; (adr r1, 8042378 <SX1276SetTxConfig+0x248>)
 80421e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80421e4:	f7fe fc62 	bl	8040aac <__aeabi_ddiv>
 80421e8:	f7fe fdf8 	bl	8040ddc <__aeabi_d2uiz>
 80421ec:	b284      	uxth	r4, r0
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
 80421ee:	0a21      	lsrs	r1, r4, #8
 80421f0:	2002      	movs	r0, #2
 80421f2:	f7ff f9a9 	bl	8041548 <SX1276Write>
            SX1276Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
 80421f6:	b2e1      	uxtb	r1, r4
 80421f8:	2003      	movs	r0, #3
 80421fa:	f7ff f9a5 	bl	8041548 <SX1276Write>
            SX1276Write( REG_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 80421fe:	0a39      	lsrs	r1, r7, #8
 8042200:	2025      	movs	r0, #37	; 0x25
 8042202:	f7ff f9a1 	bl	8041548 <SX1276Write>
            SX1276Write( REG_PREAMBLELSB, preambleLen & 0xFF );
 8042206:	b2f9      	uxtb	r1, r7
 8042208:	2026      	movs	r0, #38	; 0x26
 804220a:	f7ff f99d 	bl	8041548 <SX1276Write>
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
 804220e:	2030      	movs	r0, #48	; 0x30
 8042210:	f7ff f9ea 	bl	80415e8 <SX1276Read>
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8042214:	2e00      	cmp	r6, #0
                           RF_PACKETCONFIG1_CRC_MASK &
 8042216:	f000 006f 	and.w	r0, r0, #111	; 0x6f
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 804221a:	bf14      	ite	ne
 804221c:	2100      	movne	r1, #0
 804221e:	f06f 017f 	mvneq.w	r1, #127	; 0x7f
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8042222:	ea40 1505 	orr.w	r5, r0, r5, lsl #4
 8042226:	4329      	orrs	r1, r5
            SX1276Write( REG_PACKETCONFIG1,
 8042228:	b2c9      	uxtb	r1, r1
 804222a:	2030      	movs	r0, #48	; 0x30
 804222c:	f7ff f98c 	bl	8041548 <SX1276Write>
            SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 8042230:	2031      	movs	r0, #49	; 0x31
 8042232:	f7ff f9d9 	bl	80415e8 <SX1276Read>
 8042236:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 804223a:	b2c9      	uxtb	r1, r1
 804223c:	2031      	movs	r0, #49	; 0x31
}
 804223e:	b007      	add	sp, #28
 8042240:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8042244:	f7ff b980 	b.w	8041548 <SX1276Write>
            SX1276.Settings.LoRa.Power = power;
 8042248:	4a4e      	ldr	r2, [pc, #312]	; (8042384 <SX1276SetTxConfig+0x254>)
            if( bandwidth > 2 )
 804224a:	f1b8 0f02 	cmp.w	r8, #2
            SX1276.Settings.LoRa.Power = power;
 804224e:	f882 9040 	strb.w	r9, [r2, #64]	; 0x40
 8042252:	4691      	mov	r9, r2
            if( bandwidth > 2 )
 8042254:	d900      	bls.n	8042258 <SX1276SetTxConfig+0x128>
 8042256:	e7fe      	b.n	8042256 <SX1276SetTxConfig+0x126>
            bandwidth += 7;
 8042258:	f108 0b07 	add.w	fp, r8, #7
            SX1276.Settings.LoRa.Datarate = datarate;
 804225c:	e9c2 b411 	strd	fp, r4, [r2, #68]	; 0x44
            SX1276.Settings.LoRa.Coderate = coderate;
 8042260:	f882 a04d 	strb.w	sl, [r2, #77]	; 0x4d
            SX1276.Settings.LoRa.PreambleLen = preambleLen;
 8042264:	f8a2 704e 	strh.w	r7, [r2, #78]	; 0x4e
            SX1276.Settings.LoRa.FixLen = fixLen;
 8042268:	f882 6050 	strb.w	r6, [r2, #80]	; 0x50
            SX1276.Settings.LoRa.FreqHopOn = freqHopOn;
 804226c:	9a01      	ldr	r2, [sp, #4]
 804226e:	f889 2053 	strb.w	r2, [r9, #83]	; 0x53
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 8042272:	f889 3055 	strb.w	r3, [r9, #85]	; 0x55
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 8042276:	9a03      	ldr	r2, [sp, #12]
            SX1276.Settings.LoRa.TxTimeout = timeout;
 8042278:	9b02      	ldr	r3, [sp, #8]
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 804227a:	f889 2054 	strb.w	r2, [r9, #84]	; 0x54
            if( datarate > 12 )
 804227e:	2c0c      	cmp	r4, #12
            SX1276.Settings.LoRa.CrcOn = crcOn;
 8042280:	f889 5052 	strb.w	r5, [r9, #82]	; 0x52
            SX1276.Settings.LoRa.TxTimeout = timeout;
 8042284:	f8c9 3058 	str.w	r3, [r9, #88]	; 0x58
            if( datarate > 12 )
 8042288:	d86c      	bhi.n	8042364 <SX1276SetTxConfig+0x234>
            else if( datarate < 6 )
 804228a:	2c05      	cmp	r4, #5
 804228c:	d95d      	bls.n	804234a <SX1276SetTxConfig+0x21a>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 804228e:	f1bb 0f07 	cmp.w	fp, #7
 8042292:	d153      	bne.n	804233c <SX1276SetTxConfig+0x20c>
 8042294:	f1a4 030b 	sub.w	r3, r4, #11
 8042298:	2b01      	cmp	r3, #1
 804229a:	d854      	bhi.n	8042346 <SX1276SetTxConfig+0x216>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x01;
 804229c:	2301      	movs	r3, #1
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 804229e:	f889 304c 	strb.w	r3, [r9, #76]	; 0x4c
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 80422a2:	9b01      	ldr	r3, [sp, #4]
 80422a4:	b16b      	cbz	r3, 80422c2 <SX1276SetTxConfig+0x192>
                SX1276Write( REG_LR_PLLHOP, ( SX1276Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 80422a6:	2044      	movs	r0, #68	; 0x44
 80422a8:	f7ff f99e 	bl	80415e8 <SX1276Read>
 80422ac:	f060 017f 	orn	r1, r0, #127	; 0x7f
 80422b0:	b2c9      	uxtb	r1, r1
 80422b2:	2044      	movs	r0, #68	; 0x44
 80422b4:	f7ff f948 	bl	8041548 <SX1276Write>
                SX1276Write( REG_LR_HOPPERIOD, SX1276.Settings.LoRa.HopPeriod );
 80422b8:	f899 1054 	ldrb.w	r1, [r9, #84]	; 0x54
 80422bc:	2024      	movs	r0, #36	; 0x24
 80422be:	f7ff f943 	bl	8041548 <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 80422c2:	201d      	movs	r0, #29
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 80422c4:	ea46 064a 	orr.w	r6, r6, sl, lsl #1
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 80422c8:	f7ff f98e 	bl	80415e8 <SX1276Read>
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 80422cc:	ea46 110b 	orr.w	r1, r6, fp, lsl #4
            SX1276Write( REG_LR_MODEMCONFIG1,
 80422d0:	b2c9      	uxtb	r1, r1
 80422d2:	201d      	movs	r0, #29
 80422d4:	f7ff f938 	bl	8041548 <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG2 ) &
 80422d8:	201e      	movs	r0, #30
 80422da:	f7ff f985 	bl	80415e8 <SX1276Read>
                           ( datarate << 4 ) | ( crcOn << 2 ) );
 80422de:	00ad      	lsls	r5, r5, #2
                           RFLR_MODEMCONFIG2_SF_MASK &
 80422e0:	f000 000b 	and.w	r0, r0, #11
            SX1276Write( REG_LR_MODEMCONFIG2,
 80422e4:	ea45 1504 	orr.w	r5, r5, r4, lsl #4
 80422e8:	4305      	orrs	r5, r0
 80422ea:	b2e9      	uxtb	r1, r5
 80422ec:	201e      	movs	r0, #30
 80422ee:	f7ff f92b 	bl	8041548 <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 80422f2:	2026      	movs	r0, #38	; 0x26
 80422f4:	f7ff f978 	bl	80415e8 <SX1276Read>
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 80422f8:	f899 104c 	ldrb.w	r1, [r9, #76]	; 0x4c
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 80422fc:	f020 0008 	bic.w	r0, r0, #8
                           RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
 8042300:	ea40 01c1 	orr.w	r1, r0, r1, lsl #3
            SX1276Write( REG_LR_MODEMCONFIG3,
 8042304:	b2c9      	uxtb	r1, r1
 8042306:	2026      	movs	r0, #38	; 0x26
 8042308:	f7ff f91e 	bl	8041548 <SX1276Write>
            SX1276Write( REG_LR_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 804230c:	0a39      	lsrs	r1, r7, #8
 804230e:	2020      	movs	r0, #32
 8042310:	f7ff f91a 	bl	8041548 <SX1276Write>
            SX1276Write( REG_LR_PREAMBLELSB, preambleLen & 0xFF );
 8042314:	2021      	movs	r0, #33	; 0x21
 8042316:	b2f9      	uxtb	r1, r7
 8042318:	f7ff f916 	bl	8041548 <SX1276Write>
            if( datarate == 6 )
 804231c:	2c06      	cmp	r4, #6
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 804231e:	f04f 0031 	mov.w	r0, #49	; 0x31
            if( datarate == 6 )
 8042322:	d114      	bne.n	804234e <SX1276SetTxConfig+0x21e>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8042324:	f7ff f960 	bl	80415e8 <SX1276Read>
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 8042328:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 804232c:	f041 0105 	orr.w	r1, r1, #5
 8042330:	2031      	movs	r0, #49	; 0x31
 8042332:	f7ff f909 	bl	8041548 <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8042336:	210c      	movs	r1, #12
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8042338:	2037      	movs	r0, #55	; 0x37
 804233a:	e780      	b.n	804223e <SX1276SetTxConfig+0x10e>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 804233c:	f1bb 0f08 	cmp.w	fp, #8
 8042340:	d101      	bne.n	8042346 <SX1276SetTxConfig+0x216>
                ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
 8042342:	2c0c      	cmp	r4, #12
 8042344:	d0aa      	beq.n	804229c <SX1276SetTxConfig+0x16c>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 8042346:	2300      	movs	r3, #0
 8042348:	e7a9      	b.n	804229e <SX1276SetTxConfig+0x16e>
                datarate = 6;
 804234a:	2406      	movs	r4, #6
 804234c:	e7fb      	b.n	8042346 <SX1276SetTxConfig+0x216>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 804234e:	f7ff f94b 	bl	80415e8 <SX1276Read>
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 8042352:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8042356:	f041 0103 	orr.w	r1, r1, #3
 804235a:	2031      	movs	r0, #49	; 0x31
 804235c:	f7ff f8f4 	bl	8041548 <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8042360:	210a      	movs	r1, #10
 8042362:	e7e9      	b.n	8042338 <SX1276SetTxConfig+0x208>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8042364:	f1b8 0f02 	cmp.w	r8, #2
 8042368:	f04f 040c 	mov.w	r4, #12
 804236c:	d0eb      	beq.n	8042346 <SX1276SetTxConfig+0x216>
 804236e:	e795      	b.n	804229c <SX1276SetTxConfig+0x16c>
 8042370:	00000000 	.word	0x00000000
 8042374:	404e8480 	.word	0x404e8480
 8042378:	00000000 	.word	0x00000000
 804237c:	417e8480 	.word	0x417e8480
 8042380:	20008380 	.word	0x20008380
 8042384:	20009c00 	.word	0x20009c00

08042388 <SX1276SetTxContinuousWave>:
{
 8042388:	b530      	push	{r4, r5, lr}
    uint32_t timeout = ( uint32_t )( time * 1000 );
 804238a:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
{
 804238e:	b08b      	sub	sp, #44	; 0x2c
    uint32_t timeout = ( uint32_t )( time * 1000 );
 8042390:	4354      	muls	r4, r2
{
 8042392:	460d      	mov	r5, r1
    SX1276SetChannel( freq );
 8042394:	f7ff f8e4 	bl	8041560 <SX1276SetChannel>
    SX1276SetTxConfig( MODEM_FSK, power, 0, 0, 4800, 0, 5, false, false, 0, 0, 0, timeout );
 8042398:	2300      	movs	r3, #0
 804239a:	2205      	movs	r2, #5
 804239c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80423a0:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
 80423a4:	e9cd 3306 	strd	r3, r3, [sp, #24]
 80423a8:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80423ac:	9303      	str	r3, [sp, #12]
 80423ae:	4618      	mov	r0, r3
 80423b0:	4629      	mov	r1, r5
 80423b2:	9200      	str	r2, [sp, #0]
 80423b4:	9408      	str	r4, [sp, #32]
 80423b6:	461a      	mov	r2, r3
 80423b8:	f7ff feba 	bl	8042130 <SX1276SetTxConfig>
    SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) & RF_PACKETCONFIG2_DATAMODE_MASK ) );
 80423bc:	2031      	movs	r0, #49	; 0x31
 80423be:	f7ff f913 	bl	80415e8 <SX1276Read>
 80423c2:	f000 01bf 	and.w	r1, r0, #191	; 0xbf
 80423c6:	2031      	movs	r0, #49	; 0x31
 80423c8:	f7ff f8be 	bl	8041548 <SX1276Write>
    TimerSetValue( &TxTimeoutTimer, timeout );
 80423cc:	4d0c      	ldr	r5, [pc, #48]	; (8042400 <SX1276SetTxContinuousWave+0x78>)
    SX1276Write( REG_DIOMAPPING1, RF_DIOMAPPING1_DIO0_11 | RF_DIOMAPPING1_DIO1_11 );
 80423ce:	21f0      	movs	r1, #240	; 0xf0
 80423d0:	2040      	movs	r0, #64	; 0x40
 80423d2:	f7ff f8b9 	bl	8041548 <SX1276Write>
    SX1276Write( REG_DIOMAPPING2, RF_DIOMAPPING2_DIO4_10 | RF_DIOMAPPING2_DIO5_10 );
 80423d6:	21a0      	movs	r1, #160	; 0xa0
 80423d8:	2041      	movs	r0, #65	; 0x41
 80423da:	f7ff f8b5 	bl	8041548 <SX1276Write>
    TimerSetValue( &TxTimeoutTimer, timeout );
 80423de:	4621      	mov	r1, r4
 80423e0:	4628      	mov	r0, r5
 80423e2:	f008 fb4b 	bl	804aa7c <TimerSetValue>
    SX1276.Settings.State = RF_TX_RUNNING;
 80423e6:	4b07      	ldr	r3, [pc, #28]	; (8042404 <SX1276SetTxContinuousWave+0x7c>)
 80423e8:	2202      	movs	r2, #2
    TimerStart( &TxTimeoutTimer );
 80423ea:	4628      	mov	r0, r5
    SX1276.Settings.State = RF_TX_RUNNING;
 80423ec:	711a      	strb	r2, [r3, #4]
    TimerStart( &TxTimeoutTimer );
 80423ee:	f008 faab 	bl	804a948 <TimerStart>
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 80423f2:	2003      	movs	r0, #3
}
 80423f4:	b00b      	add	sp, #44	; 0x2c
 80423f6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 80423fa:	f7ff baa5 	b.w	8041948 <SX1276SetOpMode>
 80423fe:	bf00      	nop
 8042400:	20009bd0 	.word	0x20009bd0
 8042404:	20009c00 	.word	0x20009c00

08042408 <SX1276OnDio2Irq>:
{
 8042408:	b570      	push	{r4, r5, r6, lr}
    switch( SX1276.Settings.State )
 804240a:	4c2b      	ldr	r4, [pc, #172]	; (80424b8 <SX1276OnDio2Irq+0xb0>)
 804240c:	7921      	ldrb	r1, [r4, #4]
 804240e:	2901      	cmp	r1, #1
 8042410:	d002      	beq.n	8042418 <SX1276OnDio2Irq+0x10>
 8042412:	2902      	cmp	r1, #2
 8042414:	d048      	beq.n	80424a8 <SX1276OnDio2Irq+0xa0>
}
 8042416:	bd70      	pop	{r4, r5, r6, pc}
            switch( SX1276.Settings.Modem )
 8042418:	7963      	ldrb	r3, [r4, #5]
 804241a:	b1d3      	cbz	r3, 8042452 <SX1276OnDio2Irq+0x4a>
 804241c:	2b01      	cmp	r3, #1
 804241e:	d1fa      	bne.n	8042416 <SX1276OnDio2Irq+0xe>
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 8042420:	f894 3053 	ldrb.w	r3, [r4, #83]	; 0x53
 8042424:	2b00      	cmp	r3, #0
 8042426:	d0f6      	beq.n	8042416 <SX1276OnDio2Irq+0xe>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 8042428:	2102      	movs	r1, #2
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 804242a:	2012      	movs	r0, #18
 804242c:	f7ff f88c 	bl	8041548 <SX1276Write>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
 8042430:	4b22      	ldr	r3, [pc, #136]	; (80424bc <SX1276OnDio2Irq+0xb4>)
 8042432:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8042436:	2b00      	cmp	r3, #0
 8042438:	d0ed      	beq.n	8042416 <SX1276OnDio2Irq+0xe>
 804243a:	695c      	ldr	r4, [r3, #20]
 804243c:	2c00      	cmp	r4, #0
 804243e:	d0ea      	beq.n	8042416 <SX1276OnDio2Irq+0xe>
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 8042440:	201c      	movs	r0, #28
 8042442:	f7ff f8d1 	bl	80415e8 <SX1276Read>
 8042446:	4623      	mov	r3, r4
 8042448:	f000 003f 	and.w	r0, r0, #63	; 0x3f
}
 804244c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 8042450:	4718      	bx	r3
                SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 8042452:	f884 1030 	strb.w	r1, [r4, #48]	; 0x30
                if( ( SX1276.Settings.FskPacketHandler.PreambleDetected == true ) && ( SX1276.Settings.FskPacketHandler.SyncWordDetected == false ) )
 8042456:	8e25      	ldrh	r5, [r4, #48]	; 0x30
 8042458:	2d01      	cmp	r5, #1
 804245a:	d1dc      	bne.n	8042416 <SX1276OnDio2Irq+0xe>
                    TimerStop( &RxTimeoutSyncWord );
 804245c:	4818      	ldr	r0, [pc, #96]	; (80424c0 <SX1276OnDio2Irq+0xb8>)
 804245e:	f008 fae5 	bl	804aa2c <TimerStop>
                    SX1276.Settings.FskPacketHandler.RssiValue = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 8042462:	2011      	movs	r0, #17
                    SX1276.Settings.FskPacketHandler.SyncWordDetected = true;
 8042464:	f884 5031 	strb.w	r5, [r4, #49]	; 0x31
                    SX1276.Settings.FskPacketHandler.RssiValue = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 8042468:	f7ff f8be 	bl	80415e8 <SX1276Read>
 804246c:	0840      	lsrs	r0, r0, #1
 804246e:	4240      	negs	r0, r0
 8042470:	f884 0032 	strb.w	r0, [r4, #50]	; 0x32
                    afcChannel = ( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 8042474:	201b      	movs	r0, #27
 8042476:	f7ff f8b7 	bl	80415e8 <SX1276Read>
 804247a:	4605      	mov	r5, r0
                                     ( uint16_t )SX1276Read( REG_AFCLSB ) );
 804247c:	201c      	movs	r0, #28
 804247e:	f7ff f8b3 	bl	80415e8 <SX1276Read>
                    afcChannel = ( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 8042482:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
                    SX_CHANNEL_TO_FREQ( afcChannel, SX1276.Settings.FskPacketHandler.AfcValue );
 8042486:	b2c2      	uxtb	r2, r0
 8042488:	f643 5309 	movw	r3, #15625	; 0x3d09
 804248c:	435a      	muls	r2, r3
 804248e:	0a00      	lsrs	r0, r0, #8
 8042490:	3280      	adds	r2, #128	; 0x80
 8042492:	4343      	muls	r3, r0
 8042494:	eb03 2312 	add.w	r3, r3, r2, lsr #8
                    SX1276.Settings.FskPacketHandler.RxGain = ( SX1276Read( REG_LNA ) >> 5 ) & 0x07;
 8042498:	200c      	movs	r0, #12
                    SX_CHANNEL_TO_FREQ( afcChannel, SX1276.Settings.FskPacketHandler.AfcValue );
 804249a:	6363      	str	r3, [r4, #52]	; 0x34
                    SX1276.Settings.FskPacketHandler.RxGain = ( SX1276Read( REG_LNA ) >> 5 ) & 0x07;
 804249c:	f7ff f8a4 	bl	80415e8 <SX1276Read>
 80424a0:	0940      	lsrs	r0, r0, #5
 80424a2:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
 80424a6:	e7b6      	b.n	8042416 <SX1276OnDio2Irq+0xe>
            switch( SX1276.Settings.Modem )
 80424a8:	7963      	ldrb	r3, [r4, #5]
 80424aa:	2b01      	cmp	r3, #1
 80424ac:	d1b3      	bne.n	8042416 <SX1276OnDio2Irq+0xe>
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 80424ae:	f894 3053 	ldrb.w	r3, [r4, #83]	; 0x53
 80424b2:	2b00      	cmp	r3, #0
 80424b4:	d0af      	beq.n	8042416 <SX1276OnDio2Irq+0xe>
 80424b6:	e7b8      	b.n	804242a <SX1276OnDio2Irq+0x22>
 80424b8:	20009c00 	.word	0x20009c00
 80424bc:	20008380 	.word	0x20008380
 80424c0:	20009be8 	.word	0x20009be8

080424c4 <SX1276OnDio3Irq>:
    switch( SX1276.Settings.Modem )
 80424c4:	4b12      	ldr	r3, [pc, #72]	; (8042510 <SX1276OnDio3Irq+0x4c>)
{
 80424c6:	b570      	push	{r4, r5, r6, lr}
    switch( SX1276.Settings.Modem )
 80424c8:	795d      	ldrb	r5, [r3, #5]
 80424ca:	2d01      	cmp	r5, #1
 80424cc:	d11e      	bne.n	804250c <SX1276OnDio3Irq+0x48>
        if( ( SX1276Read( REG_LR_IRQFLAGS ) & RFLR_IRQFLAGS_CADDETECTED ) == RFLR_IRQFLAGS_CADDETECTED )
 80424ce:	2012      	movs	r0, #18
 80424d0:	f7ff f88a 	bl	80415e8 <SX1276Read>
 80424d4:	f010 0601 	ands.w	r6, r0, #1
 80424d8:	4c0e      	ldr	r4, [pc, #56]	; (8042514 <SX1276OnDio3Irq+0x50>)
 80424da:	d00c      	beq.n	80424f6 <SX1276OnDio3Irq+0x32>
            SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDETECTED | RFLR_IRQFLAGS_CADDONE );
 80424dc:	2105      	movs	r1, #5
 80424de:	2012      	movs	r0, #18
 80424e0:	f7ff f832 	bl	8041548 <SX1276Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 80424e4:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
 80424e8:	b183      	cbz	r3, 804250c <SX1276OnDio3Irq+0x48>
 80424ea:	699b      	ldr	r3, [r3, #24]
 80424ec:	b173      	cbz	r3, 804250c <SX1276OnDio3Irq+0x48>
                RadioEvents->CadDone( true );
 80424ee:	4628      	mov	r0, r5
}
 80424f0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                RadioEvents->CadDone( false );
 80424f4:	4718      	bx	r3
            SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDONE );
 80424f6:	2104      	movs	r1, #4
 80424f8:	2012      	movs	r0, #18
 80424fa:	f7ff f825 	bl	8041548 <SX1276Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 80424fe:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
 8042502:	b11b      	cbz	r3, 804250c <SX1276OnDio3Irq+0x48>
 8042504:	699b      	ldr	r3, [r3, #24]
 8042506:	b10b      	cbz	r3, 804250c <SX1276OnDio3Irq+0x48>
                RadioEvents->CadDone( false );
 8042508:	4630      	mov	r0, r6
 804250a:	e7f1      	b.n	80424f0 <SX1276OnDio3Irq+0x2c>
}
 804250c:	bd70      	pop	{r4, r5, r6, pc}
 804250e:	bf00      	nop
 8042510:	20009c00 	.word	0x20009c00
 8042514:	20008380 	.word	0x20008380

08042518 <SX1276WriteFifo>:
    SX1276WriteBuffer( 0, buffer, size );
 8042518:	460a      	mov	r2, r1
 804251a:	4601      	mov	r1, r0
 804251c:	2000      	movs	r0, #0
 804251e:	f7fe bff3 	b.w	8041508 <SX1276WriteBuffer>
	...

08042524 <SX1276Send>:
{
 8042524:	b537      	push	{r0, r1, r2, r4, r5, lr}
    switch( SX1276.Settings.Modem )
 8042526:	4c39      	ldr	r4, [pc, #228]	; (804260c <SX1276Send+0xe8>)
{
 8042528:	f88d 1007 	strb.w	r1, [sp, #7]
    switch( SX1276.Settings.Modem )
 804252c:	7963      	ldrb	r3, [r4, #5]
{
 804252e:	4605      	mov	r5, r0
    switch( SX1276.Settings.Modem )
 8042530:	b11b      	cbz	r3, 804253a <SX1276Send+0x16>
 8042532:	2b01      	cmp	r3, #1
 8042534:	d02f      	beq.n	8042596 <SX1276Send+0x72>
    uint32_t txTimeout = 0;
 8042536:	2000      	movs	r0, #0
 8042538:	e01d      	b.n	8042576 <SX1276Send+0x52>
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 804253a:	87a3      	strh	r3, [r4, #60]	; 0x3c
            if( SX1276.Settings.Fsk.FixLen == false )
 804253c:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
            SX1276.Settings.FskPacketHandler.Size = size;
 8042540:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8042544:	8761      	strh	r1, [r4, #58]	; 0x3a
            if( SX1276.Settings.Fsk.FixLen == false )
 8042546:	b9d3      	cbnz	r3, 804257e <SX1276Send+0x5a>
                SX1276WriteFifo( ( uint8_t* )&size, 1 );
 8042548:	2101      	movs	r1, #1
 804254a:	f10d 0007 	add.w	r0, sp, #7
 804254e:	f7ff ffe3 	bl	8042518 <SX1276WriteFifo>
            if( ( size > 0 ) && ( size <= 64 ) )
 8042552:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8042556:	1e53      	subs	r3, r2, #1
 8042558:	2b3f      	cmp	r3, #63	; 0x3f
 804255a:	d814      	bhi.n	8042586 <SX1276Send+0x62>
                SX1276.Settings.FskPacketHandler.ChunkSize = size;
 804255c:	f884 203f 	strb.w	r2, [r4, #63]	; 0x3f
            SX1276WriteFifo( buffer, SX1276.Settings.FskPacketHandler.ChunkSize );
 8042560:	4628      	mov	r0, r5
 8042562:	f894 103f 	ldrb.w	r1, [r4, #63]	; 0x3f
 8042566:	f7ff ffd7 	bl	8042518 <SX1276WriteFifo>
            SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 804256a:	8fa2      	ldrh	r2, [r4, #60]	; 0x3c
 804256c:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
            txTimeout = SX1276.Settings.Fsk.TxTimeout;
 8042570:	6aa0      	ldr	r0, [r4, #40]	; 0x28
            SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 8042572:	4413      	add	r3, r2
 8042574:	87a3      	strh	r3, [r4, #60]	; 0x3c
    SX1276SetTx( txTimeout );
 8042576:	f7ff fb21 	bl	8041bbc <SX1276SetTx>
}
 804257a:	b003      	add	sp, #12
 804257c:	bd30      	pop	{r4, r5, pc}
                SX1276Write( REG_PAYLOADLENGTH, size );
 804257e:	2032      	movs	r0, #50	; 0x32
 8042580:	f7fe ffe2 	bl	8041548 <SX1276Write>
 8042584:	e7e5      	b.n	8042552 <SX1276Send+0x2e>
                memcpy1( RxTxBuffer, buffer, size );
 8042586:	4629      	mov	r1, r5
 8042588:	4821      	ldr	r0, [pc, #132]	; (8042610 <SX1276Send+0xec>)
 804258a:	f008 fb38 	bl	804abfe <memcpy1>
                SX1276.Settings.FskPacketHandler.ChunkSize = 32;
 804258e:	2320      	movs	r3, #32
 8042590:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8042594:	e7e4      	b.n	8042560 <SX1276Send+0x3c>
            if( SX1276.Settings.LoRa.IqInverted == true )
 8042596:	f894 3055 	ldrb.w	r3, [r4, #85]	; 0x55
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_ON ) );
 804259a:	2033      	movs	r0, #51	; 0x33
            if( SX1276.Settings.LoRa.IqInverted == true )
 804259c:	b35b      	cbz	r3, 80425f6 <SX1276Send+0xd2>
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_ON ) );
 804259e:	f7ff f823 	bl	80415e8 <SX1276Read>
 80425a2:	f000 01be 	and.w	r1, r0, #190	; 0xbe
 80425a6:	2033      	movs	r0, #51	; 0x33
 80425a8:	f7fe ffce 	bl	8041548 <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 80425ac:	2119      	movs	r1, #25
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 80425ae:	203b      	movs	r0, #59	; 0x3b
 80425b0:	f7fe ffca 	bl	8041548 <SX1276Write>
            SX1276.Settings.LoRaPacketHandler.Size = size;
 80425b4:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80425b8:	f884 1064 	strb.w	r1, [r4, #100]	; 0x64
            SX1276Write( REG_LR_PAYLOADLENGTH, size );
 80425bc:	2022      	movs	r0, #34	; 0x22
 80425be:	f7fe ffc3 	bl	8041548 <SX1276Write>
            SX1276Write( REG_LR_FIFOTXBASEADDR, 0 );
 80425c2:	2100      	movs	r1, #0
 80425c4:	200e      	movs	r0, #14
 80425c6:	f7fe ffbf 	bl	8041548 <SX1276Write>
            SX1276Write( REG_LR_FIFOADDRPTR, 0 );
 80425ca:	2100      	movs	r1, #0
 80425cc:	200d      	movs	r0, #13
 80425ce:	f7fe ffbb 	bl	8041548 <SX1276Write>
            if( ( SX1276Read( REG_OPMODE ) & ~RF_OPMODE_MASK ) == RF_OPMODE_SLEEP )
 80425d2:	2001      	movs	r0, #1
 80425d4:	f7ff f808 	bl	80415e8 <SX1276Read>
 80425d8:	f030 03f8 	bics.w	r3, r0, #248	; 0xf8
 80425dc:	d104      	bne.n	80425e8 <SX1276Send+0xc4>
                SX1276SetStby( );
 80425de:	f7ff f9d5 	bl	804198c <SX1276SetStby>
                DelayMs( 1 );
 80425e2:	2001      	movs	r0, #1
 80425e4:	f009 fbca 	bl	804bd7c <HAL_Delay>
            SX1276WriteFifo( buffer, size );
 80425e8:	4628      	mov	r0, r5
 80425ea:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80425ee:	f7ff ff93 	bl	8042518 <SX1276WriteFifo>
            txTimeout = SX1276.Settings.LoRa.TxTimeout;
 80425f2:	6da0      	ldr	r0, [r4, #88]	; 0x58
        break;
 80425f4:	e7bf      	b.n	8042576 <SX1276Send+0x52>
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 80425f6:	f7fe fff7 	bl	80415e8 <SX1276Read>
 80425fa:	f000 01be 	and.w	r1, r0, #190	; 0xbe
 80425fe:	f041 0101 	orr.w	r1, r1, #1
 8042602:	2033      	movs	r0, #51	; 0x33
 8042604:	f7fe ffa0 	bl	8041548 <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8042608:	211d      	movs	r1, #29
 804260a:	e7d0      	b.n	80425ae <SX1276Send+0x8a>
 804260c:	20009c00 	.word	0x20009c00
 8042610:	20008384 	.word	0x20008384

08042614 <SX1276ReadFifo>:
    SX1276ReadBuffer( 0, buffer, size );
 8042614:	460a      	mov	r2, r1
 8042616:	4601      	mov	r1, r0
 8042618:	2000      	movs	r0, #0
 804261a:	f7fe bfc5 	b.w	80415a8 <SX1276ReadBuffer>
	...

08042620 <SX1276OnDio0Irq>:
{
 8042620:	b573      	push	{r0, r1, r4, r5, r6, lr}
    switch( SX1276.Settings.State )
 8042622:	4e89      	ldr	r6, [pc, #548]	; (8042848 <SX1276OnDio0Irq+0x228>)
    volatile uint8_t irqFlags = 0;
 8042624:	2300      	movs	r3, #0
 8042626:	f88d 3007 	strb.w	r3, [sp, #7]
    switch( SX1276.Settings.State )
 804262a:	7933      	ldrb	r3, [r6, #4]
 804262c:	2b01      	cmp	r3, #1
 804262e:	4634      	mov	r4, r6
 8042630:	d004      	beq.n	804263c <SX1276OnDio0Irq+0x1c>
 8042632:	2b02      	cmp	r3, #2
 8042634:	f000 80f4 	beq.w	8042820 <SX1276OnDio0Irq+0x200>
}
 8042638:	b002      	add	sp, #8
 804263a:	bd70      	pop	{r4, r5, r6, pc}
            switch( SX1276.Settings.Modem )
 804263c:	7973      	ldrb	r3, [r6, #5]
 804263e:	b33b      	cbz	r3, 8042690 <SX1276OnDio0Irq+0x70>
 8042640:	2b01      	cmp	r3, #1
 8042642:	d1f9      	bne.n	8042638 <SX1276OnDio0Irq+0x18>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXDONE );
 8042644:	2140      	movs	r1, #64	; 0x40
 8042646:	2012      	movs	r0, #18
 8042648:	f7fe ff7e 	bl	8041548 <SX1276Write>
                    irqFlags = SX1276Read( REG_LR_IRQFLAGS );
 804264c:	2012      	movs	r0, #18
 804264e:	f7fe ffcb 	bl	80415e8 <SX1276Read>
 8042652:	f88d 0007 	strb.w	r0, [sp, #7]
                    if( ( irqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK ) == RFLR_IRQFLAGS_PAYLOADCRCERROR )
 8042656:	f89d 3007 	ldrb.w	r3, [sp, #7]
 804265a:	4d7c      	ldr	r5, [pc, #496]	; (804284c <SX1276OnDio0Irq+0x22c>)
 804265c:	f013 0f20 	tst.w	r3, #32
 8042660:	f000 808d 	beq.w	804277e <SX1276OnDio0Irq+0x15e>
                        SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR );
 8042664:	2120      	movs	r1, #32
 8042666:	2012      	movs	r0, #18
 8042668:	f7fe ff6e 	bl	8041548 <SX1276Write>
                        if( SX1276.Settings.LoRa.RxContinuous == false )
 804266c:	f896 3056 	ldrb.w	r3, [r6, #86]	; 0x56
 8042670:	b903      	cbnz	r3, 8042674 <SX1276OnDio0Irq+0x54>
                            SX1276.Settings.State = RF_IDLE;
 8042672:	7133      	strb	r3, [r6, #4]
                        TimerStop( &RxTimeoutTimer );
 8042674:	4876      	ldr	r0, [pc, #472]	; (8042850 <SX1276OnDio0Irq+0x230>)
 8042676:	f008 f9d9 	bl	804aa2c <TimerStop>
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 804267a:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
 804267e:	2b00      	cmp	r3, #0
 8042680:	d0da      	beq.n	8042638 <SX1276OnDio0Irq+0x18>
 8042682:	691b      	ldr	r3, [r3, #16]
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8042684:	2b00      	cmp	r3, #0
 8042686:	d0d7      	beq.n	8042638 <SX1276OnDio0Irq+0x18>
}
 8042688:	b002      	add	sp, #8
 804268a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                    RadioEvents->TxDone( );
 804268e:	4718      	bx	r3
                if( SX1276.Settings.Fsk.CrcOn == true )
 8042690:	f896 3024 	ldrb.w	r3, [r6, #36]	; 0x24
 8042694:	4d6d      	ldr	r5, [pc, #436]	; (804284c <SX1276OnDio0Irq+0x22c>)
 8042696:	b393      	cbz	r3, 80426fe <SX1276OnDio0Irq+0xde>
                    irqFlags = SX1276Read( REG_IRQFLAGS2 );
 8042698:	203f      	movs	r0, #63	; 0x3f
 804269a:	f7fe ffa5 	bl	80415e8 <SX1276Read>
 804269e:	f88d 0007 	strb.w	r0, [sp, #7]
                    if( ( irqFlags & RF_IRQFLAGS2_CRCOK ) != RF_IRQFLAGS2_CRCOK )
 80426a2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80426a6:	079b      	lsls	r3, r3, #30
 80426a8:	d429      	bmi.n	80426fe <SX1276OnDio0Irq+0xde>
                        SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 80426aa:	210b      	movs	r1, #11
 80426ac:	203e      	movs	r0, #62	; 0x3e
 80426ae:	f7fe ff4b 	bl	8041548 <SX1276Write>
                        SX1276Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 80426b2:	2110      	movs	r1, #16
 80426b4:	203f      	movs	r0, #63	; 0x3f
 80426b6:	f7fe ff47 	bl	8041548 <SX1276Write>
                        TimerStop( &RxTimeoutTimer );
 80426ba:	4865      	ldr	r0, [pc, #404]	; (8042850 <SX1276OnDio0Irq+0x230>)
 80426bc:	f008 f9b6 	bl	804aa2c <TimerStop>
                        if( SX1276.Settings.Fsk.RxContinuous == false )
 80426c0:	f896 6026 	ldrb.w	r6, [r6, #38]	; 0x26
 80426c4:	b976      	cbnz	r6, 80426e4 <SX1276OnDio0Irq+0xc4>
                            TimerStop( &RxTimeoutSyncWord );
 80426c6:	4863      	ldr	r0, [pc, #396]	; (8042854 <SX1276OnDio0Irq+0x234>)
 80426c8:	f008 f9b0 	bl	804aa2c <TimerStop>
                            SX1276.Settings.State = RF_IDLE;
 80426cc:	7126      	strb	r6, [r4, #4]
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 80426ce:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
 80426d2:	b113      	cbz	r3, 80426da <SX1276OnDio0Irq+0xba>
 80426d4:	691b      	ldr	r3, [r3, #16]
 80426d6:	b103      	cbz	r3, 80426da <SX1276OnDio0Irq+0xba>
                            RadioEvents->RxError( );
 80426d8:	4798      	blx	r3
                        SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 80426da:	2300      	movs	r3, #0
 80426dc:	8623      	strh	r3, [r4, #48]	; 0x30
                        SX1276.Settings.FskPacketHandler.NbBytes = 0;
 80426de:	87a3      	strh	r3, [r4, #60]	; 0x3c
                        SX1276.Settings.FskPacketHandler.Size = 0;
 80426e0:	8763      	strh	r3, [r4, #58]	; 0x3a
                        break;
 80426e2:	e7a9      	b.n	8042638 <SX1276OnDio0Irq+0x18>
                            SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 80426e4:	200d      	movs	r0, #13
 80426e6:	f7fe ff7f 	bl	80415e8 <SX1276Read>
 80426ea:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 80426ee:	b2c9      	uxtb	r1, r1
 80426f0:	200d      	movs	r0, #13
 80426f2:	f7fe ff29 	bl	8041548 <SX1276Write>
                            TimerStart( &RxTimeoutSyncWord );
 80426f6:	4857      	ldr	r0, [pc, #348]	; (8042854 <SX1276OnDio0Irq+0x234>)
 80426f8:	f008 f926 	bl	804a948 <TimerStart>
 80426fc:	e7e7      	b.n	80426ce <SX1276OnDio0Irq+0xae>
                if( ( SX1276.Settings.FskPacketHandler.Size == 0 ) && ( SX1276.Settings.FskPacketHandler.NbBytes == 0 ) )
 80426fe:	8f61      	ldrh	r1, [r4, #58]	; 0x3a
 8042700:	8fa0      	ldrh	r0, [r4, #60]	; 0x3c
 8042702:	4e55      	ldr	r6, [pc, #340]	; (8042858 <SX1276OnDio0Irq+0x238>)
 8042704:	b951      	cbnz	r1, 804271c <SX1276OnDio0Irq+0xfc>
 8042706:	b948      	cbnz	r0, 804271c <SX1276OnDio0Irq+0xfc>
                    if( SX1276.Settings.Fsk.FixLen == false )
 8042708:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 804270c:	bb2b      	cbnz	r3, 804275a <SX1276OnDio0Irq+0x13a>
                        SX1276ReadFifo( ( uint8_t* )&SX1276.Settings.FskPacketHandler.Size, 1 );
 804270e:	2101      	movs	r1, #1
 8042710:	4852      	ldr	r0, [pc, #328]	; (804285c <SX1276OnDio0Irq+0x23c>)
 8042712:	f7ff ff7f 	bl	8042614 <SX1276ReadFifo>
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8042716:	8fa0      	ldrh	r0, [r4, #60]	; 0x3c
 8042718:	f894 103a 	ldrb.w	r1, [r4, #58]	; 0x3a
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 804271c:	1a09      	subs	r1, r1, r0
 804271e:	b2c9      	uxtb	r1, r1
 8042720:	4430      	add	r0, r6
 8042722:	f7ff ff77 	bl	8042614 <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8042726:	8f63      	ldrh	r3, [r4, #58]	; 0x3a
                TimerStop( &RxTimeoutTimer );
 8042728:	4849      	ldr	r0, [pc, #292]	; (8042850 <SX1276OnDio0Irq+0x230>)
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 804272a:	87a3      	strh	r3, [r4, #60]	; 0x3c
                TimerStop( &RxTimeoutTimer );
 804272c:	f008 f97e 	bl	804aa2c <TimerStop>
                if( SX1276.Settings.Fsk.RxContinuous == false )
 8042730:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 8042734:	b9b3      	cbnz	r3, 8042764 <SX1276OnDio0Irq+0x144>
                    TimerStop( &RxTimeoutSyncWord );
 8042736:	4847      	ldr	r0, [pc, #284]	; (8042854 <SX1276OnDio0Irq+0x234>)
                    SX1276.Settings.State = RF_IDLE;
 8042738:	7123      	strb	r3, [r4, #4]
                    TimerStop( &RxTimeoutSyncWord );
 804273a:	f008 f977 	bl	804aa2c <TimerStop>
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 804273e:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
 8042742:	2b00      	cmp	r3, #0
 8042744:	d0c9      	beq.n	80426da <SX1276OnDio0Irq+0xba>
 8042746:	689d      	ldr	r5, [r3, #8]
 8042748:	2d00      	cmp	r5, #0
 804274a:	d0c6      	beq.n	80426da <SX1276OnDio0Irq+0xba>
                    RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.FskPacketHandler.Size, SX1276.Settings.FskPacketHandler.RssiValue, 0 );
 804274c:	2300      	movs	r3, #0
 804274e:	f994 2032 	ldrsb.w	r2, [r4, #50]	; 0x32
 8042752:	8f61      	ldrh	r1, [r4, #58]	; 0x3a
 8042754:	4840      	ldr	r0, [pc, #256]	; (8042858 <SX1276OnDio0Irq+0x238>)
 8042756:	47a8      	blx	r5
 8042758:	e7bf      	b.n	80426da <SX1276OnDio0Irq+0xba>
                        SX1276.Settings.FskPacketHandler.Size = SX1276Read( REG_PAYLOADLENGTH );
 804275a:	2032      	movs	r0, #50	; 0x32
 804275c:	f7fe ff44 	bl	80415e8 <SX1276Read>
 8042760:	8760      	strh	r0, [r4, #58]	; 0x3a
 8042762:	e7d8      	b.n	8042716 <SX1276OnDio0Irq+0xf6>
                    SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8042764:	200d      	movs	r0, #13
 8042766:	f7fe ff3f 	bl	80415e8 <SX1276Read>
 804276a:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 804276e:	b2c9      	uxtb	r1, r1
 8042770:	200d      	movs	r0, #13
 8042772:	f7fe fee9 	bl	8041548 <SX1276Write>
                    TimerStart( &RxTimeoutSyncWord );
 8042776:	4837      	ldr	r0, [pc, #220]	; (8042854 <SX1276OnDio0Irq+0x234>)
 8042778:	f008 f8e6 	bl	804a948 <TimerStart>
 804277c:	e7df      	b.n	804273e <SX1276OnDio0Irq+0x11e>
                    SX1276.Settings.LoRaPacketHandler.SnrValue = ( ( ( int8_t )SX1276Read( REG_LR_PKTSNRVALUE ) ) + 2 ) >> 2;
 804277e:	2019      	movs	r0, #25
 8042780:	f7fe ff32 	bl	80415e8 <SX1276Read>
 8042784:	b240      	sxtb	r0, r0
 8042786:	3002      	adds	r0, #2
 8042788:	1080      	asrs	r0, r0, #2
 804278a:	f886 0060 	strb.w	r0, [r6, #96]	; 0x60
                    int16_t rssi = SX1276Read( REG_LR_PKTRSSIVALUE );
 804278e:	201a      	movs	r0, #26
 8042790:	f7fe ff2a 	bl	80415e8 <SX1276Read>
                    if( SX1276.Settings.LoRaPacketHandler.SnrValue < 0 )
 8042794:	f996 3060 	ldrsb.w	r3, [r6, #96]	; 0x60
 8042798:	4931      	ldr	r1, [pc, #196]	; (8042860 <SX1276OnDio0Irq+0x240>)
 804279a:	f340 120b 	sbfx	r2, r0, #4, #12
 804279e:	2b00      	cmp	r3, #0
 80427a0:	b292      	uxth	r2, r2
 80427a2:	b280      	uxth	r0, r0
 80427a4:	da36      	bge.n	8042814 <SX1276OnDio0Irq+0x1f4>
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 80427a6:	68b6      	ldr	r6, [r6, #8]
 80427a8:	b29b      	uxth	r3, r3
 80427aa:	428e      	cmp	r6, r1
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 ) +
 80427ac:	bf8c      	ite	hi
 80427ae:	3b9d      	subhi	r3, #157	; 0x9d
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 ) +
 80427b0:	3ba4      	subls	r3, #164	; 0xa4
 80427b2:	4418      	add	r0, r3
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 );
 80427b4:	4410      	add	r0, r2
 80427b6:	f8a4 0062 	strh.w	r0, [r4, #98]	; 0x62
                    SX1276.Settings.LoRaPacketHandler.Size = SX1276Read( REG_LR_RXNBBYTES );
 80427ba:	2013      	movs	r0, #19
 80427bc:	f7fe ff14 	bl	80415e8 <SX1276Read>
 80427c0:	f884 0064 	strb.w	r0, [r4, #100]	; 0x64
                    SX1276Write( REG_LR_FIFOADDRPTR, SX1276Read( REG_LR_FIFORXCURRENTADDR ) );
 80427c4:	2010      	movs	r0, #16
 80427c6:	f7fe ff0f 	bl	80415e8 <SX1276Read>
 80427ca:	4601      	mov	r1, r0
 80427cc:	200d      	movs	r0, #13
 80427ce:	f7fe febb 	bl	8041548 <SX1276Write>
                    SX1276ReadFifo( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size );
 80427d2:	f894 1064 	ldrb.w	r1, [r4, #100]	; 0x64
 80427d6:	4820      	ldr	r0, [pc, #128]	; (8042858 <SX1276OnDio0Irq+0x238>)
 80427d8:	f7ff ff1c 	bl	8042614 <SX1276ReadFifo>
                    if( SX1276.Settings.LoRa.RxContinuous == false )
 80427dc:	f894 3056 	ldrb.w	r3, [r4, #86]	; 0x56
 80427e0:	b903      	cbnz	r3, 80427e4 <SX1276OnDio0Irq+0x1c4>
                        SX1276.Settings.State = RF_IDLE;
 80427e2:	7123      	strb	r3, [r4, #4]
                    TimerStop( &RxTimeoutTimer );
 80427e4:	481a      	ldr	r0, [pc, #104]	; (8042850 <SX1276OnDio0Irq+0x230>)
 80427e6:	f008 f921 	bl	804aa2c <TimerStop>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 80427ea:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
 80427ee:	2b00      	cmp	r3, #0
 80427f0:	f43f af22 	beq.w	8042638 <SX1276OnDio0Irq+0x18>
 80427f4:	689d      	ldr	r5, [r3, #8]
 80427f6:	2d00      	cmp	r5, #0
 80427f8:	f43f af1e 	beq.w	8042638 <SX1276OnDio0Irq+0x18>
                        RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size, SX1276.Settings.LoRaPacketHandler.RssiValue, SX1276.Settings.LoRaPacketHandler.SnrValue );
 80427fc:	f994 3060 	ldrsb.w	r3, [r4, #96]	; 0x60
 8042800:	f9b4 2062 	ldrsh.w	r2, [r4, #98]	; 0x62
 8042804:	f894 1064 	ldrb.w	r1, [r4, #100]	; 0x64
 8042808:	4813      	ldr	r0, [pc, #76]	; (8042858 <SX1276OnDio0Irq+0x238>)
 804280a:	46ac      	mov	ip, r5
}
 804280c:	b002      	add	sp, #8
 804280e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                        RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size, SX1276.Settings.LoRaPacketHandler.RssiValue, SX1276.Settings.LoRaPacketHandler.SnrValue );
 8042812:	4760      	bx	ip
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 8042814:	68b3      	ldr	r3, [r6, #8]
 8042816:	428b      	cmp	r3, r1
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 );
 8042818:	bf8c      	ite	hi
 804281a:	389d      	subhi	r0, #157	; 0x9d
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 );
 804281c:	38a4      	subls	r0, #164	; 0xa4
 804281e:	e7c9      	b.n	80427b4 <SX1276OnDio0Irq+0x194>
            TimerStop( &TxTimeoutTimer );
 8042820:	4810      	ldr	r0, [pc, #64]	; (8042864 <SX1276OnDio0Irq+0x244>)
 8042822:	f008 f903 	bl	804aa2c <TimerStop>
            switch( SX1276.Settings.Modem )
 8042826:	7973      	ldrb	r3, [r6, #5]
 8042828:	2b01      	cmp	r3, #1
 804282a:	d103      	bne.n	8042834 <SX1276OnDio0Irq+0x214>
                SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE );
 804282c:	2108      	movs	r1, #8
 804282e:	2012      	movs	r0, #18
 8042830:	f7fe fe8a 	bl	8041548 <SX1276Write>
                SX1276.Settings.State = RF_IDLE;
 8042834:	2300      	movs	r3, #0
 8042836:	7123      	strb	r3, [r4, #4]
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8042838:	4b04      	ldr	r3, [pc, #16]	; (804284c <SX1276OnDio0Irq+0x22c>)
 804283a:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 804283e:	2b00      	cmp	r3, #0
 8042840:	f43f aefa 	beq.w	8042638 <SX1276OnDio0Irq+0x18>
 8042844:	681b      	ldr	r3, [r3, #0]
 8042846:	e71d      	b.n	8042684 <SX1276OnDio0Irq+0x64>
 8042848:	20009c00 	.word	0x20009c00
 804284c:	20008380 	.word	0x20008380
 8042850:	20009c68 	.word	0x20009c68
 8042854:	20009be8 	.word	0x20009be8
 8042858:	20008384 	.word	0x20008384
 804285c:	20009c3a 	.word	0x20009c3a
 8042860:	1f4add40 	.word	0x1f4add40
 8042864:	20009bd0 	.word	0x20009bd0

08042868 <SX1276OnDio1Irq>:
{
 8042868:	b570      	push	{r4, r5, r6, lr}
    switch( SX1276.Settings.State )
 804286a:	4c33      	ldr	r4, [pc, #204]	; (8042938 <SX1276OnDio1Irq+0xd0>)
 804286c:	7926      	ldrb	r6, [r4, #4]
 804286e:	2e01      	cmp	r6, #1
 8042870:	4625      	mov	r5, r4
 8042872:	d002      	beq.n	804287a <SX1276OnDio1Irq+0x12>
 8042874:	2e02      	cmp	r6, #2
 8042876:	d045      	beq.n	8042904 <SX1276OnDio1Irq+0x9c>
}
 8042878:	bd70      	pop	{r4, r5, r6, pc}
            switch( SX1276.Settings.Modem )
 804287a:	7963      	ldrb	r3, [r4, #5]
 804287c:	b1ab      	cbz	r3, 80428aa <SX1276OnDio1Irq+0x42>
 804287e:	2b01      	cmp	r3, #1
 8042880:	d1fa      	bne.n	8042878 <SX1276OnDio1Irq+0x10>
                TimerStop( &RxTimeoutTimer );
 8042882:	482e      	ldr	r0, [pc, #184]	; (804293c <SX1276OnDio1Irq+0xd4>)
 8042884:	f008 f8d2 	bl	804aa2c <TimerStop>
                SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXTIMEOUT );
 8042888:	2180      	movs	r1, #128	; 0x80
 804288a:	2012      	movs	r0, #18
 804288c:	f7fe fe5c 	bl	8041548 <SX1276Write>
                SX1276.Settings.State = RF_IDLE;
 8042890:	2300      	movs	r3, #0
 8042892:	7123      	strb	r3, [r4, #4]
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8042894:	4b2a      	ldr	r3, [pc, #168]	; (8042940 <SX1276OnDio1Irq+0xd8>)
 8042896:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 804289a:	2b00      	cmp	r3, #0
 804289c:	d0ec      	beq.n	8042878 <SX1276OnDio1Irq+0x10>
 804289e:	68db      	ldr	r3, [r3, #12]
 80428a0:	2b00      	cmp	r3, #0
 80428a2:	d0e9      	beq.n	8042878 <SX1276OnDio1Irq+0x10>
}
 80428a4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                    RadioEvents->RxTimeout( );
 80428a8:	4718      	bx	r3
                TimerStop( &RxTimeoutSyncWord );
 80428aa:	4826      	ldr	r0, [pc, #152]	; (8042944 <SX1276OnDio1Irq+0xdc>)
 80428ac:	f008 f8be 	bl	804aa2c <TimerStop>
                if( ( SX1276.Settings.FskPacketHandler.Size == 0 ) && ( SX1276.Settings.FskPacketHandler.NbBytes == 0 ) )
 80428b0:	8f63      	ldrh	r3, [r4, #58]	; 0x3a
 80428b2:	b94b      	cbnz	r3, 80428c8 <SX1276OnDio1Irq+0x60>
 80428b4:	8fa3      	ldrh	r3, [r4, #60]	; 0x3c
 80428b6:	b93b      	cbnz	r3, 80428c8 <SX1276OnDio1Irq+0x60>
                    if( SX1276.Settings.Fsk.FixLen == false )
 80428b8:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 80428bc:	b9c3      	cbnz	r3, 80428f0 <SX1276OnDio1Irq+0x88>
                        SX1276ReadFifo( ( uint8_t* )&SX1276.Settings.FskPacketHandler.Size, 1 );
 80428be:	4631      	mov	r1, r6
 80428c0:	f104 003a 	add.w	r0, r4, #58	; 0x3a
 80428c4:	f7ff fea6 	bl	8042614 <SX1276ReadFifo>
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) >= SX1276.Settings.FskPacketHandler.FifoThresh )
 80428c8:	8faa      	ldrh	r2, [r5, #60]	; 0x3c
 80428ca:	8f69      	ldrh	r1, [r5, #58]	; 0x3a
 80428cc:	f895 303e 	ldrb.w	r3, [r5, #62]	; 0x3e
 80428d0:	481d      	ldr	r0, [pc, #116]	; (8042948 <SX1276OnDio1Irq+0xe0>)
 80428d2:	1a89      	subs	r1, r1, r2
 80428d4:	4299      	cmp	r1, r3
 80428d6:	4410      	add	r0, r2
 80428d8:	db0f      	blt.n	80428fa <SX1276OnDio1Irq+0x92>
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.FifoThresh - 1 );
 80428da:	1e59      	subs	r1, r3, #1
 80428dc:	b2c9      	uxtb	r1, r1
 80428de:	f7ff fe99 	bl	8042614 <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.FifoThresh - 1;
 80428e2:	8fab      	ldrh	r3, [r5, #60]	; 0x3c
 80428e4:	1e5a      	subs	r2, r3, #1
 80428e6:	f895 303e 	ldrb.w	r3, [r5, #62]	; 0x3e
 80428ea:	4413      	add	r3, r2
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 80428ec:	87ab      	strh	r3, [r5, #60]	; 0x3c
 80428ee:	e7c3      	b.n	8042878 <SX1276OnDio1Irq+0x10>
                        SX1276.Settings.FskPacketHandler.Size = SX1276Read( REG_PAYLOADLENGTH );
 80428f0:	2032      	movs	r0, #50	; 0x32
 80428f2:	f7fe fe79 	bl	80415e8 <SX1276Read>
 80428f6:	8760      	strh	r0, [r4, #58]	; 0x3a
 80428f8:	e7e6      	b.n	80428c8 <SX1276OnDio1Irq+0x60>
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 80428fa:	b2c9      	uxtb	r1, r1
 80428fc:	f7ff fe8a 	bl	8042614 <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8042900:	8f6b      	ldrh	r3, [r5, #58]	; 0x3a
 8042902:	e7f3      	b.n	80428ec <SX1276OnDio1Irq+0x84>
            switch( SX1276.Settings.Modem )
 8042904:	7963      	ldrb	r3, [r4, #5]
 8042906:	2b00      	cmp	r3, #0
 8042908:	d1b6      	bne.n	8042878 <SX1276OnDio1Irq+0x10>
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) > SX1276.Settings.FskPacketHandler.ChunkSize )
 804290a:	8fa2      	ldrh	r2, [r4, #60]	; 0x3c
 804290c:	8f63      	ldrh	r3, [r4, #58]	; 0x3a
 804290e:	f894 103f 	ldrb.w	r1, [r4, #63]	; 0x3f
 8042912:	480d      	ldr	r0, [pc, #52]	; (8042948 <SX1276OnDio1Irq+0xe0>)
 8042914:	1a9b      	subs	r3, r3, r2
 8042916:	428b      	cmp	r3, r1
 8042918:	4410      	add	r0, r2
 804291a:	dd07      	ble.n	804292c <SX1276OnDio1Irq+0xc4>
                    SX1276WriteFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.ChunkSize );
 804291c:	f7ff fdfc 	bl	8042518 <SX1276WriteFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 8042920:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
 8042924:	8fa2      	ldrh	r2, [r4, #60]	; 0x3c
 8042926:	4413      	add	r3, r2
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes;
 8042928:	87a3      	strh	r3, [r4, #60]	; 0x3c
}
 804292a:	e7a5      	b.n	8042878 <SX1276OnDio1Irq+0x10>
                    SX1276WriteFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 804292c:	b2d9      	uxtb	r1, r3
 804292e:	f7ff fdf3 	bl	8042518 <SX1276WriteFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes;
 8042932:	8f63      	ldrh	r3, [r4, #58]	; 0x3a
 8042934:	e7f8      	b.n	8042928 <SX1276OnDio1Irq+0xc0>
 8042936:	bf00      	nop
 8042938:	20009c00 	.word	0x20009c00
 804293c:	20009c68 	.word	0x20009c68
 8042940:	20008380 	.word	0x20008380
 8042944:	20009be8 	.word	0x20009be8
 8042948:	20008384 	.word	0x20008384

0804294c <SX1276SetMaxPayloadLength>:
{
 804294c:	b538      	push	{r3, r4, r5, lr}
 804294e:	4605      	mov	r5, r0
 8042950:	460c      	mov	r4, r1
    SX1276SetModem( modem );
 8042952:	f7ff f9a3 	bl	8041c9c <SX1276SetModem>
    switch( modem )
 8042956:	b115      	cbz	r5, 804295e <SX1276SetMaxPayloadLength+0x12>
 8042958:	2d01      	cmp	r5, #1
 804295a:	d00b      	beq.n	8042974 <SX1276SetMaxPayloadLength+0x28>
}
 804295c:	bd38      	pop	{r3, r4, r5, pc}
        if( SX1276.Settings.Fsk.FixLen == false )
 804295e:	4b07      	ldr	r3, [pc, #28]	; (804297c <SX1276SetMaxPayloadLength+0x30>)
 8042960:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8042964:	2b00      	cmp	r3, #0
 8042966:	d1f9      	bne.n	804295c <SX1276SetMaxPayloadLength+0x10>
            SX1276Write( REG_PAYLOADLENGTH, max );
 8042968:	4621      	mov	r1, r4
 804296a:	2032      	movs	r0, #50	; 0x32
}
 804296c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
        SX1276Write( REG_LR_PAYLOADMAXLENGTH, max );
 8042970:	f7fe bdea 	b.w	8041548 <SX1276Write>
 8042974:	4621      	mov	r1, r4
 8042976:	2023      	movs	r0, #35	; 0x23
 8042978:	e7f8      	b.n	804296c <SX1276SetMaxPayloadLength+0x20>
 804297a:	bf00      	nop
 804297c:	20009c00 	.word	0x20009c00

08042980 <SX1276SetPublicNetwork>:
{
 8042980:	b510      	push	{r4, lr}
 8042982:	4604      	mov	r4, r0
    SX1276SetModem( MODEM_LORA );
 8042984:	2001      	movs	r0, #1
 8042986:	f7ff f989 	bl	8041c9c <SX1276SetModem>
    SX1276.Settings.LoRa.PublicNetwork = enable;
 804298a:	4b06      	ldr	r3, [pc, #24]	; (80429a4 <SX1276SetPublicNetwork+0x24>)
 804298c:	f883 405c 	strb.w	r4, [r3, #92]	; 0x5c
    if( enable == true )
 8042990:	b12c      	cbz	r4, 804299e <SX1276SetPublicNetwork+0x1e>
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PUBLIC_SYNCWORD );
 8042992:	2134      	movs	r1, #52	; 0x34
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD );
 8042994:	2039      	movs	r0, #57	; 0x39
}
 8042996:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD );
 804299a:	f7fe bdd5 	b.w	8041548 <SX1276Write>
 804299e:	2112      	movs	r1, #18
 80429a0:	e7f8      	b.n	8042994 <SX1276SetPublicNetwork+0x14>
 80429a2:	bf00      	nop
 80429a4:	20009c00 	.word	0x20009c00

080429a8 <SX1276OnTimeoutIrq>:
{
 80429a8:	b570      	push	{r4, r5, r6, lr}
    switch( SX1276.Settings.State )
 80429aa:	4c2c      	ldr	r4, [pc, #176]	; (8042a5c <SX1276OnTimeoutIrq+0xb4>)
 80429ac:	7923      	ldrb	r3, [r4, #4]
 80429ae:	2b01      	cmp	r3, #1
 80429b0:	4625      	mov	r5, r4
 80429b2:	d002      	beq.n	80429ba <SX1276OnTimeoutIrq+0x12>
 80429b4:	2b02      	cmp	r3, #2
 80429b6:	d02c      	beq.n	8042a12 <SX1276OnTimeoutIrq+0x6a>
}
 80429b8:	bd70      	pop	{r4, r5, r6, pc}
        if( SX1276.Settings.Modem == MODEM_FSK )
 80429ba:	7963      	ldrb	r3, [r4, #5]
 80429bc:	b9cb      	cbnz	r3, 80429f2 <SX1276OnTimeoutIrq+0x4a>
            SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 80429be:	8623      	strh	r3, [r4, #48]	; 0x30
            SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 80429c0:	210b      	movs	r1, #11
 80429c2:	203e      	movs	r0, #62	; 0x3e
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 80429c4:	87a3      	strh	r3, [r4, #60]	; 0x3c
            SX1276.Settings.FskPacketHandler.Size = 0;
 80429c6:	8763      	strh	r3, [r4, #58]	; 0x3a
            SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 80429c8:	f7fe fdbe 	bl	8041548 <SX1276Write>
            SX1276Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 80429cc:	2110      	movs	r1, #16
 80429ce:	203f      	movs	r0, #63	; 0x3f
 80429d0:	f7fe fdba 	bl	8041548 <SX1276Write>
            if( SX1276.Settings.Fsk.RxContinuous == true )
 80429d4:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 80429d8:	b1b3      	cbz	r3, 8042a08 <SX1276OnTimeoutIrq+0x60>
                SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 80429da:	200d      	movs	r0, #13
 80429dc:	f7fe fe04 	bl	80415e8 <SX1276Read>
 80429e0:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 80429e4:	b2c9      	uxtb	r1, r1
 80429e6:	200d      	movs	r0, #13
 80429e8:	f7fe fdae 	bl	8041548 <SX1276Write>
                TimerStart( &RxTimeoutSyncWord );
 80429ec:	481c      	ldr	r0, [pc, #112]	; (8042a60 <SX1276OnTimeoutIrq+0xb8>)
 80429ee:	f007 ffab 	bl	804a948 <TimerStart>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80429f2:	4b1c      	ldr	r3, [pc, #112]	; (8042a64 <SX1276OnTimeoutIrq+0xbc>)
 80429f4:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 80429f8:	2b00      	cmp	r3, #0
 80429fa:	d0dd      	beq.n	80429b8 <SX1276OnTimeoutIrq+0x10>
 80429fc:	68db      	ldr	r3, [r3, #12]
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 80429fe:	2b00      	cmp	r3, #0
 8042a00:	d0da      	beq.n	80429b8 <SX1276OnTimeoutIrq+0x10>
}
 8042a02:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
            RadioEvents->TxTimeout( );
 8042a06:	4718      	bx	r3
                TimerStop( &RxTimeoutSyncWord );
 8042a08:	4815      	ldr	r0, [pc, #84]	; (8042a60 <SX1276OnTimeoutIrq+0xb8>)
                SX1276.Settings.State = RF_IDLE;
 8042a0a:	7123      	strb	r3, [r4, #4]
                TimerStop( &RxTimeoutSyncWord );
 8042a0c:	f008 f80e 	bl	804aa2c <TimerStop>
 8042a10:	e7ef      	b.n	80429f2 <SX1276OnTimeoutIrq+0x4a>
        SX1276Reset( );
 8042a12:	f7fe fd51 	bl	80414b8 <SX1276Reset>
 8042a16:	4c14      	ldr	r4, [pc, #80]	; (8042a68 <SX1276OnTimeoutIrq+0xc0>)
        RxChainCalibration( );
 8042a18:	f7fe fdf2 	bl	8041600 <RxChainCalibration>
 8042a1c:	f7fe ff5e 	bl	80418dc <SX1276SetOpMode.part.2>
 8042a20:	f104 0630 	add.w	r6, r4, #48	; 0x30
            SX1276SetModem( RadioRegsInit[i].Modem );
 8042a24:	7820      	ldrb	r0, [r4, #0]
 8042a26:	f7ff f939 	bl	8041c9c <SX1276SetModem>
 8042a2a:	3403      	adds	r4, #3
            SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 8042a2c:	f814 1c01 	ldrb.w	r1, [r4, #-1]
 8042a30:	f814 0c02 	ldrb.w	r0, [r4, #-2]
 8042a34:	f7fe fd88 	bl	8041548 <SX1276Write>
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8042a38:	42b4      	cmp	r4, r6
 8042a3a:	d1f3      	bne.n	8042a24 <SX1276OnTimeoutIrq+0x7c>
        SX1276SetModem( MODEM_FSK );
 8042a3c:	2000      	movs	r0, #0
 8042a3e:	f7ff f92d 	bl	8041c9c <SX1276SetModem>
        SX1276SetPublicNetwork( SX1276.Settings.LoRa.PublicNetwork );
 8042a42:	f895 005c 	ldrb.w	r0, [r5, #92]	; 0x5c
 8042a46:	f7ff ff9b 	bl	8042980 <SX1276SetPublicNetwork>
        SX1276.Settings.State = RF_IDLE;
 8042a4a:	2300      	movs	r3, #0
 8042a4c:	712b      	strb	r3, [r5, #4]
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8042a4e:	4b05      	ldr	r3, [pc, #20]	; (8042a64 <SX1276OnTimeoutIrq+0xbc>)
 8042a50:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8042a54:	2b00      	cmp	r3, #0
 8042a56:	d0af      	beq.n	80429b8 <SX1276OnTimeoutIrq+0x10>
 8042a58:	685b      	ldr	r3, [r3, #4]
 8042a5a:	e7d0      	b.n	80429fe <SX1276OnTimeoutIrq+0x56>
 8042a5c:	20009c00 	.word	0x20009c00
 8042a60:	20009be8 	.word	0x20009be8
 8042a64:	20008380 	.word	0x20008380
 8042a68:	0804e1e8 	.word	0x0804e1e8

08042a6c <SX1276GetWakeupTime>:
{
 8042a6c:	b508      	push	{r3, lr}
    return ( uint32_t )LoRaBoardCallbacks->SX1276BoardGetWakeTime( ) + RADIO_WAKEUP_TIME;// BOARD_WAKEUP_TIME;
 8042a6e:	4b03      	ldr	r3, [pc, #12]	; (8042a7c <SX1276GetWakeupTime+0x10>)
 8042a70:	681b      	ldr	r3, [r3, #0]
 8042a72:	685b      	ldr	r3, [r3, #4]
 8042a74:	4798      	blx	r3
}
 8042a76:	3002      	adds	r0, #2
 8042a78:	bd08      	pop	{r3, pc}
 8042a7a:	bf00      	nop
 8042a7c:	20008380 	.word	0x20008380

08042a80 <SX1276GetWakeTime>:
};

uint32_t SX1276GetWakeTime( void )
{
  return  BOARD_WAKEUP_TIME;
}
 8042a80:	2000      	movs	r0, #0
 8042a82:	4770      	bx	lr

08042a84 <SX1276SetXO>:

void SX1276SetXO( uint8_t state )
{
}
 8042a84:	4770      	bx	lr

08042a86 <SX1276CheckRfFrequency>:

bool SX1276CheckRfFrequency( uint32_t frequency )
{
    // Implement check. Currently all frequencies are supported
    return true;
}
 8042a86:	2001      	movs	r0, #1
 8042a88:	4770      	bx	lr
	...

08042a8c <SX1276IoInit>:
{
 8042a8c:	b510      	push	{r4, lr}
 8042a8e:	b086      	sub	sp, #24
  GPIO_InitTypeDef initStruct={0};
 8042a90:	2214      	movs	r2, #20
 8042a92:	2100      	movs	r1, #0
 8042a94:	a801      	add	r0, sp, #4
 8042a96:	f009 ffcf 	bl	804ca38 <memset>
  SX1276BoardInit( &BoardCallbacks );
 8042a9a:	4811      	ldr	r0, [pc, #68]	; (8042ae0 <SX1276IoInit+0x54>)
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 8042a9c:	4c11      	ldr	r4, [pc, #68]	; (8042ae4 <SX1276IoInit+0x58>)
  SX1276BoardInit( &BoardCallbacks );
 8042a9e:	f7fe fcff 	bl	80414a0 <SX1276BoardInit>
  initStruct.Pull = GPIO_PULLDOWN;
 8042aa2:	4a11      	ldr	r2, [pc, #68]	; (8042ae8 <SX1276IoInit+0x5c>)
 8042aa4:	2302      	movs	r3, #2
 8042aa6:	e9cd 2302 	strd	r2, r3, [sp, #8]
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 8042aaa:	4620      	mov	r0, r4
  initStruct.Speed = GPIO_SPEED_HIGH;
 8042aac:	2303      	movs	r3, #3
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 8042aae:	aa01      	add	r2, sp, #4
 8042ab0:	f44f 7100 	mov.w	r1, #512	; 0x200
  initStruct.Speed = GPIO_SPEED_HIGH;
 8042ab4:	9304      	str	r3, [sp, #16]
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 8042ab6:	f008 fb1f 	bl	804b0f8 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, &initStruct );
 8042aba:	aa01      	add	r2, sp, #4
 8042abc:	4620      	mov	r0, r4
 8042abe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8042ac2:	f008 fb19 	bl	804b0f8 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, &initStruct );
 8042ac6:	aa01      	add	r2, sp, #4
 8042ac8:	4620      	mov	r0, r4
 8042aca:	2180      	movs	r1, #128	; 0x80
 8042acc:	f008 fb14 	bl	804b0f8 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, &initStruct );
 8042ad0:	aa01      	add	r2, sp, #4
 8042ad2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8042ad6:	4620      	mov	r0, r4
 8042ad8:	f008 fb0e 	bl	804b0f8 <HW_GPIO_Init>
}
 8042adc:	b006      	add	sp, #24
 8042ade:	bd10      	pop	{r4, pc}
 8042ae0:	20001074 	.word	0x20001074
 8042ae4:	40021000 	.word	0x40021000
 8042ae8:	10110000 	.word	0x10110000

08042aec <SX1276IoDeInit>:
{
 8042aec:	b510      	push	{r4, lr}
 8042aee:	b086      	sub	sp, #24
  GPIO_InitTypeDef initStruct={0};
 8042af0:	2214      	movs	r2, #20
 8042af2:	2100      	movs	r1, #0
 8042af4:	a801      	add	r0, sp, #4
 8042af6:	f009 ff9f 	bl	804ca38 <memset>
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 8042afa:	4c0f      	ldr	r4, [pc, #60]	; (8042b38 <SX1276IoDeInit+0x4c>)
  initStruct.Pull = GPIO_PULLDOWN;
 8042afc:	4a0f      	ldr	r2, [pc, #60]	; (8042b3c <SX1276IoDeInit+0x50>)
 8042afe:	2302      	movs	r3, #2
 8042b00:	e9cd 2302 	strd	r2, r3, [sp, #8]
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 8042b04:	4620      	mov	r0, r4
 8042b06:	aa01      	add	r2, sp, #4
 8042b08:	f44f 7100 	mov.w	r1, #512	; 0x200
 8042b0c:	f008 faf4 	bl	804b0f8 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, &initStruct );
 8042b10:	aa01      	add	r2, sp, #4
 8042b12:	4620      	mov	r0, r4
 8042b14:	f44f 7180 	mov.w	r1, #256	; 0x100
 8042b18:	f008 faee 	bl	804b0f8 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, &initStruct );
 8042b1c:	aa01      	add	r2, sp, #4
 8042b1e:	4620      	mov	r0, r4
 8042b20:	2180      	movs	r1, #128	; 0x80
 8042b22:	f008 fae9 	bl	804b0f8 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, &initStruct );
 8042b26:	aa01      	add	r2, sp, #4
 8042b28:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8042b2c:	4620      	mov	r0, r4
 8042b2e:	f008 fae3 	bl	804b0f8 <HW_GPIO_Init>
}
 8042b32:	b006      	add	sp, #24
 8042b34:	bd10      	pop	{r4, pc}
 8042b36:	bf00      	nop
 8042b38:	40021000 	.word	0x40021000
 8042b3c:	10110000 	.word	0x10110000

08042b40 <SX1276IoIrqInit>:
{
 8042b40:	b570      	push	{r4, r5, r6, lr}
  HW_GPIO_SetIrq( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, IRQ_HIGH_PRIORITY, irqHandlers[0] );
 8042b42:	4c0f      	ldr	r4, [pc, #60]	; (8042b80 <SX1276IoIrqInit+0x40>)
 8042b44:	6803      	ldr	r3, [r0, #0]
{
 8042b46:	4605      	mov	r5, r0
  HW_GPIO_SetIrq( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, IRQ_HIGH_PRIORITY, irqHandlers[0] );
 8042b48:	2200      	movs	r2, #0
 8042b4a:	4620      	mov	r0, r4
 8042b4c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8042b50:	f008 fb2c 	bl	804b1ac <HW_GPIO_SetIrq>
  HW_GPIO_SetIrq( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, IRQ_HIGH_PRIORITY, irqHandlers[1] );
 8042b54:	686b      	ldr	r3, [r5, #4]
 8042b56:	4620      	mov	r0, r4
 8042b58:	2200      	movs	r2, #0
 8042b5a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8042b5e:	f008 fb25 	bl	804b1ac <HW_GPIO_SetIrq>
  HW_GPIO_SetIrq( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, IRQ_HIGH_PRIORITY, irqHandlers[2] );
 8042b62:	68ab      	ldr	r3, [r5, #8]
 8042b64:	4620      	mov	r0, r4
 8042b66:	2200      	movs	r2, #0
 8042b68:	2180      	movs	r1, #128	; 0x80
 8042b6a:	f008 fb1f 	bl	804b1ac <HW_GPIO_SetIrq>
  HW_GPIO_SetIrq( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, IRQ_HIGH_PRIORITY, irqHandlers[3] );
 8042b6e:	68eb      	ldr	r3, [r5, #12]
 8042b70:	4620      	mov	r0, r4
 8042b72:	2200      	movs	r2, #0
 8042b74:	f44f 6100 	mov.w	r1, #2048	; 0x800
}
 8042b78:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  HW_GPIO_SetIrq( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, IRQ_HIGH_PRIORITY, irqHandlers[3] );
 8042b7c:	f008 bb16 	b.w	804b1ac <HW_GPIO_SetIrq>
 8042b80:	40021000 	.word	0x40021000

08042b84 <SX1276SetRfTxPower>:
{
 8042b84:	b570      	push	{r4, r5, r6, lr}
 8042b86:	4606      	mov	r6, r0
    paConfig = SX1276Read( REG_PACONFIG );
 8042b88:	2009      	movs	r0, #9
 8042b8a:	f7fe fd2d 	bl	80415e8 <SX1276Read>
 8042b8e:	4604      	mov	r4, r0
    paDac = SX1276Read( REG_PADAC );
 8042b90:	204d      	movs	r0, #77	; 0x4d
 8042b92:	f7fe fd29 	bl	80415e8 <SX1276Read>
        if( power > 17 )
 8042b96:	2e11      	cmp	r6, #17
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_ON;
 8042b98:	bfcb      	itete	gt
 8042b9a:	f040 0507 	orrgt.w	r5, r0, #7
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_OFF;
 8042b9e:	f000 05f8 	andle.w	r5, r0, #248	; 0xf8
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_ON;
 8042ba2:	b2ed      	uxtbgt	r5, r5
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_OFF;
 8042ba4:	f045 0504 	orrle.w	r5, r5, #4
    paConfig |= RF_PACONFIG_PASELECT_PABOOST;
 8042ba8:	f064 047f 	orn	r4, r4, #127	; 0x7f
        if( ( paDac & RF_PADAC_20DBM_ON ) == RF_PADAC_20DBM_ON )
 8042bac:	f005 0307 	and.w	r3, r5, #7
    if( ( paConfig & RF_PACONFIG_PASELECT_PABOOST ) == RF_PACONFIG_PASELECT_PABOOST )
 8042bb0:	b264      	sxtb	r4, r4
        if( ( paDac & RF_PADAC_20DBM_ON ) == RF_PADAC_20DBM_ON )
 8042bb2:	2b07      	cmp	r3, #7
 8042bb4:	f024 040f 	bic.w	r4, r4, #15
 8042bb8:	d115      	bne.n	8042be6 <SX1276SetRfTxPower+0x62>
            if( power < 5 )
 8042bba:	2e04      	cmp	r6, #4
 8042bbc:	dd11      	ble.n	8042be2 <SX1276SetRfTxPower+0x5e>
            if( power > 20 )
 8042bbe:	2e14      	cmp	r6, #20
 8042bc0:	dd03      	ble.n	8042bca <SX1276SetRfTxPower+0x46>
            	PRINTF("Full Power 20\r\n");
 8042bc2:	480d      	ldr	r0, [pc, #52]	; (8042bf8 <SX1276SetRfTxPower+0x74>)
 8042bc4:	f007 ffbc 	bl	804ab40 <TraceSend>
                power = 20;
 8042bc8:	2614      	movs	r6, #20
            paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 5 ) & 0x0F );
 8042bca:	1f71      	subs	r1, r6, #5
            paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
 8042bcc:	430c      	orrs	r4, r1
 8042bce:	b2e1      	uxtb	r1, r4
    SX1276Write( REG_PACONFIG, paConfig );
 8042bd0:	2009      	movs	r0, #9
 8042bd2:	f7fe fcb9 	bl	8041548 <SX1276Write>
    SX1276Write( REG_PADAC, paDac );
 8042bd6:	4629      	mov	r1, r5
 8042bd8:	204d      	movs	r0, #77	; 0x4d
}
 8042bda:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    SX1276Write( REG_PADAC, paDac );
 8042bde:	f7fe bcb3 	b.w	8041548 <SX1276Write>
                power = 5;
 8042be2:	2605      	movs	r6, #5
 8042be4:	e7f1      	b.n	8042bca <SX1276SetRfTxPower+0x46>
 8042be6:	2e11      	cmp	r6, #17
 8042be8:	bfa8      	it	ge
 8042bea:	2611      	movge	r6, #17
            paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
 8042bec:	2e02      	cmp	r6, #2
 8042bee:	bfb8      	it	lt
 8042bf0:	2602      	movlt	r6, #2
 8042bf2:	1eb1      	subs	r1, r6, #2
 8042bf4:	e7ea      	b.n	8042bcc <SX1276SetRfTxPower+0x48>
 8042bf6:	bf00      	nop
 8042bf8:	0804e73d 	.word	0x0804e73d

08042bfc <SX1276SetAntSwLowPower>:
{
 8042bfc:	b510      	push	{r4, lr}
    if( RadioIsActive != status )
 8042bfe:	4b14      	ldr	r3, [pc, #80]	; (8042c50 <SX1276SetAntSwLowPower+0x54>)
 8042c00:	781a      	ldrb	r2, [r3, #0]
 8042c02:	4282      	cmp	r2, r0
{
 8042c04:	b086      	sub	sp, #24
    if( RadioIsActive != status )
 8042c06:	d017      	beq.n	8042c38 <SX1276SetAntSwLowPower+0x3c>
        RadioIsActive = status;
 8042c08:	7018      	strb	r0, [r3, #0]
  GPIO_InitTypeDef initStruct={0};
 8042c0a:	2214      	movs	r2, #20
        if( status == false )
 8042c0c:	b9b0      	cbnz	r0, 8042c3c <SX1276SetAntSwLowPower+0x40>
  GPIO_InitTypeDef initStruct={0};
 8042c0e:	4601      	mov	r1, r0
 8042c10:	a801      	add	r0, sp, #4
 8042c12:	f009 ff11 	bl	804ca38 <memset>
  initStruct.Mode =GPIO_MODE_OUTPUT_PP;
 8042c16:	2301      	movs	r3, #1
 8042c18:	9302      	str	r3, [sp, #8]
  PRINTF("Antenna Init\r\n");
 8042c1a:	480e      	ldr	r0, [pc, #56]	; (8042c54 <SX1276SetAntSwLowPower+0x58>)
  initStruct.Speed = GPIO_SPEED_HIGH;
 8042c1c:	2303      	movs	r3, #3
 8042c1e:	9304      	str	r3, [sp, #16]
  PRINTF("Antenna Init\r\n");
 8042c20:	f007 ff8e 	bl	804ab40 <TraceSend>
  HW_GPIO_Init(  RADIO_ANT_SWITCH_PORT, RADIO_ANT_SWITCH_PIN, &initStruct ); 
 8042c24:	aa01      	add	r2, sp, #4
 8042c26:	2102      	movs	r1, #2
 8042c28:	480b      	ldr	r0, [pc, #44]	; (8042c58 <SX1276SetAntSwLowPower+0x5c>)
 8042c2a:	f008 fa65 	bl	804b0f8 <HW_GPIO_Init>
  HW_GPIO_Write( RADIO_ANT_SWITCH_PORT, RADIO_ANT_SWITCH_PIN, 0);
 8042c2e:	2200      	movs	r2, #0
 8042c30:	2102      	movs	r1, #2
 8042c32:	4809      	ldr	r0, [pc, #36]	; (8042c58 <SX1276SetAntSwLowPower+0x5c>)
 8042c34:	f008 fae2 	bl	804b1fc <HW_GPIO_Write>
}
 8042c38:	b006      	add	sp, #24
 8042c3a:	bd10      	pop	{r4, pc}
  GPIO_InitTypeDef initStruct={0};
 8042c3c:	2100      	movs	r1, #0
 8042c3e:	a801      	add	r0, sp, #4
 8042c40:	f009 fefa 	bl	804ca38 <memset>
  initStruct.Mode = GPIO_MODE_OUTPUT_PP ;
 8042c44:	2301      	movs	r3, #1
 8042c46:	9302      	str	r3, [sp, #8]
  initStruct.Speed = GPIO_SPEED_HIGH;
 8042c48:	2303      	movs	r3, #3
 8042c4a:	9304      	str	r3, [sp, #16]
 8042c4c:	e7ea      	b.n	8042c24 <SX1276SetAntSwLowPower+0x28>
 8042c4e:	bf00      	nop
 8042c50:	20008488 	.word	0x20008488
 8042c54:	0804e74d 	.word	0x0804e74d
 8042c58:	40020800 	.word	0x40020800

08042c5c <SX1276SetAntSw>:
{
 8042c5c:	b510      	push	{r4, lr}
	PRINTF("opMode = %d\r\n", opMode);
 8042c5e:	4601      	mov	r1, r0
{
 8042c60:	4604      	mov	r4, r0
	PRINTF("opMode = %d\r\n", opMode);
 8042c62:	4806      	ldr	r0, [pc, #24]	; (8042c7c <SX1276SetAntSw+0x20>)
 8042c64:	f007 ff6c 	bl	804ab40 <TraceSend>
    switch( opMode )
 8042c68:	2c03      	cmp	r4, #3
        HW_GPIO_Write( RADIO_ANT_SWITCH_PORT, RADIO_ANT_SWITCH_PIN, RADIO_ANT_SWITCH_SET_TX);
 8042c6a:	bf0c      	ite	eq
 8042c6c:	2201      	moveq	r2, #1
        HW_GPIO_Write( RADIO_ANT_SWITCH_PORT, RADIO_ANT_SWITCH_PIN, RADIO_ANT_SWITCH_SET_RX);
 8042c6e:	2200      	movne	r2, #0
 8042c70:	2102      	movs	r1, #2
 8042c72:	4803      	ldr	r0, [pc, #12]	; (8042c80 <SX1276SetAntSw+0x24>)
}
 8042c74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        HW_GPIO_Write( RADIO_ANT_SWITCH_PORT, RADIO_ANT_SWITCH_PIN, RADIO_ANT_SWITCH_SET_RX);
 8042c78:	f008 bac0 	b.w	804b1fc <HW_GPIO_Write>
 8042c7c:	0804e75c 	.word	0x0804e75c
 8042c80:	40020800 	.word	0x40020800

08042c84 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8042c84:	490e      	ldr	r1, [pc, #56]	; (8042cc0 <SystemInit+0x3c>)
 8042c86:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8042c8a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8042c8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8042c92:	4b0c      	ldr	r3, [pc, #48]	; (8042cc4 <SystemInit+0x40>)
 8042c94:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8042c96:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8042c98:	f042 0201 	orr.w	r2, r2, #1
 8042c9c:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8042c9e:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8042ca0:	681a      	ldr	r2, [r3, #0]
 8042ca2:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8042ca6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8042caa:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8042cac:	4a06      	ldr	r2, [pc, #24]	; (8042cc8 <SystemInit+0x44>)
 8042cae:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8042cb0:	681a      	ldr	r2, [r3, #0]
 8042cb2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8042cb6:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8042cb8:	60d8      	str	r0, [r3, #12]
#if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */

  /* Configure the Vector Table location  ------------------*/
  SCB->VTOR = INTVECT_START;
 8042cba:	4b04      	ldr	r3, [pc, #16]	; (8042ccc <SystemInit+0x48>)
 8042cbc:	608b      	str	r3, [r1, #8]
}
 8042cbe:	4770      	bx	lr
 8042cc0:	e000ed00 	.word	0xe000ed00
 8042cc4:	40023800 	.word	0x40023800
 8042cc8:	24003010 	.word	0x24003010
 8042ccc:	08040200 	.word	0x08040200

08042cd0 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8042cd0:	b508      	push	{r3, lr}
  uint8_t sd_state = MSD_OK;

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8042cd2:	4613      	mov	r3, r2
 8042cd4:	460a      	mov	r2, r1
 8042cd6:	4601      	mov	r1, r0
 8042cd8:	4803      	ldr	r0, [pc, #12]	; (8042ce8 <BSP_SD_ReadBlocks_DMA+0x18>)
 8042cda:	f001 fd57 	bl	804478c <HAL_SD_ReadBlocks_DMA>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;
}
 8042cde:	3000      	adds	r0, #0
 8042ce0:	bf18      	it	ne
 8042ce2:	2001      	movne	r0, #1
 8042ce4:	bd08      	pop	{r3, pc}
 8042ce6:	bf00      	nop
 8042ce8:	2000c2c0 	.word	0x2000c2c0

08042cec <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8042cec:	b508      	push	{r3, lr}
  uint8_t sd_state = MSD_OK;

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8042cee:	4613      	mov	r3, r2
 8042cf0:	460a      	mov	r2, r1
 8042cf2:	4601      	mov	r1, r0
 8042cf4:	4803      	ldr	r0, [pc, #12]	; (8042d04 <BSP_SD_WriteBlocks_DMA+0x18>)
 8042cf6:	f001 fddf 	bl	80448b8 <HAL_SD_WriteBlocks_DMA>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;
}
 8042cfa:	3000      	adds	r0, #0
 8042cfc:	bf18      	it	ne
 8042cfe:	2001      	movne	r0, #1
 8042d00:	bd08      	pop	{r3, pc}
 8042d02:	bf00      	nop
 8042d04:	2000c2c0 	.word	0x2000c2c0

08042d08 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8042d08:	b508      	push	{r3, lr}
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8042d0a:	4803      	ldr	r0, [pc, #12]	; (8042d18 <BSP_SD_GetCardState+0x10>)
 8042d0c:	f002 f8ea 	bl	8044ee4 <HAL_SD_GetCardState>
}
 8042d10:	3804      	subs	r0, #4
 8042d12:	bf18      	it	ne
 8042d14:	2001      	movne	r0, #1
 8042d16:	bd08      	pop	{r3, pc}
 8042d18:	2000c2c0 	.word	0x2000c2c0

08042d1c <BSP_SD_GetCardInfo>:
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8042d1c:	4601      	mov	r1, r0
 8042d1e:	4801      	ldr	r0, [pc, #4]	; (8042d24 <BSP_SD_GetCardInfo+0x8>)
 8042d20:	f002 b849 	b.w	8044db6 <HAL_SD_GetCardInfo>
 8042d24:	2000c2c0 	.word	0x2000c2c0

08042d28 <BSP_SD_AbortCallback>:
 8042d28:	4770      	bx	lr

08042d2a <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8042d2a:	b508      	push	{r3, lr}
  BSP_SD_AbortCallback();
 8042d2c:	f7ff fffc 	bl	8042d28 <BSP_SD_AbortCallback>
}
 8042d30:	bd08      	pop	{r3, pc}

08042d32 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8042d32:	b508      	push	{r3, lr}
  BSP_SD_WriteCpltCallback();
 8042d34:	f000 f90a 	bl	8042f4c <BSP_SD_WriteCpltCallback>
}
 8042d38:	bd08      	pop	{r3, pc}

08042d3a <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8042d3a:	b508      	push	{r3, lr}
  BSP_SD_ReadCpltCallback();
 8042d3c:	f000 f90c 	bl	8042f58 <BSP_SD_ReadCpltCallback>
}
 8042d40:	bd08      	pop	{r3, pc}

08042d42 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8042d42:	b507      	push	{r0, r1, r2, lr}
  __IO uint8_t status = SD_PRESENT;
 8042d44:	2301      	movs	r3, #1
 8042d46:	f88d 3007 	strb.w	r3, [sp, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8042d4a:	f000 f82d 	bl	8042da8 <BSP_PlatformIsDetected>
 8042d4e:	b908      	cbnz	r0, 8042d54 <BSP_SD_IsDetected+0x12>
  {
    status = SD_NOT_PRESENT;
 8042d50:	f88d 0007 	strb.w	r0, [sp, #7]
  }

  return status;
 8042d54:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8042d58:	b003      	add	sp, #12
 8042d5a:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08042d60 <BSP_SD_Init>:
{
 8042d60:	b508      	push	{r3, lr}
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8042d62:	f7ff ffee 	bl	8042d42 <BSP_SD_IsDetected>
 8042d66:	2801      	cmp	r0, #1
 8042d68:	d10c      	bne.n	8042d84 <BSP_SD_Init+0x24>
  sd_state = HAL_SD_Init(&hsd);
 8042d6a:	4807      	ldr	r0, [pc, #28]	; (8042d88 <BSP_SD_Init+0x28>)
 8042d6c:	f002 f808 	bl	8044d80 <HAL_SD_Init>
  if (sd_state == MSD_OK)
 8042d70:	b938      	cbnz	r0, 8042d82 <BSP_SD_Init+0x22>
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8042d72:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8042d76:	4804      	ldr	r0, [pc, #16]	; (8042d88 <BSP_SD_Init+0x28>)
 8042d78:	f002 f830 	bl	8044ddc <HAL_SD_ConfigWideBusOperation>
    return MSD_ERROR;
 8042d7c:	3000      	adds	r0, #0
 8042d7e:	bf18      	it	ne
 8042d80:	2001      	movne	r0, #1
}
 8042d82:	bd08      	pop	{r3, pc}
    return MSD_ERROR;
 8042d84:	2001      	movs	r0, #1
 8042d86:	e7fc      	b.n	8042d82 <BSP_SD_Init+0x22>
 8042d88:	2000c2c0 	.word	0x2000c2c0

08042d8c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8042d8c:	b508      	push	{r3, lr}
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8042d8e:	4903      	ldr	r1, [pc, #12]	; (8042d9c <MX_FATFS_Init+0x10>)
 8042d90:	4803      	ldr	r0, [pc, #12]	; (8042da0 <MX_FATFS_Init+0x14>)
 8042d92:	f003 ffb5 	bl	8046d00 <FATFS_LinkDriver>
 8042d96:	4b03      	ldr	r3, [pc, #12]	; (8042da4 <MX_FATFS_Init+0x18>)
 8042d98:	7018      	strb	r0, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8042d9a:	bd08      	pop	{r3, pc}
 8042d9c:	20009c81 	.word	0x20009c81
 8042da0:	0804e2a4 	.word	0x0804e2a4
 8042da4:	20009c80 	.word	0x20009c80

08042da8 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8042da8:	b508      	push	{r3, lr}
    uint8_t status = SD_PRESENT;
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8042daa:	2180      	movs	r1, #128	; 0x80
 8042dac:	4803      	ldr	r0, [pc, #12]	; (8042dbc <BSP_PlatformIsDetected+0x14>)
 8042dae:	f000 fe7f 	bl	8043ab0 <HAL_GPIO_ReadPin>
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
}
 8042db2:	fab0 f080 	clz	r0, r0
 8042db6:	0940      	lsrs	r0, r0, #5
 8042db8:	bd08      	pop	{r3, pc}
 8042dba:	bf00      	nop
 8042dbc:	40020800 	.word	0x40020800

08042dc0 <SD_CheckStatus.isra.0>:
  }

  return -1;
}

static DSTATUS SD_CheckStatus(BYTE lun)
 8042dc0:	b510      	push	{r4, lr}
{
  Stat = STA_NOINIT;
 8042dc2:	4c06      	ldr	r4, [pc, #24]	; (8042ddc <SD_CheckStatus.isra.0+0x1c>)
 8042dc4:	2301      	movs	r3, #1
 8042dc6:	7023      	strb	r3, [r4, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8042dc8:	f7ff ff9e 	bl	8042d08 <BSP_SD_GetCardState>
 8042dcc:	4623      	mov	r3, r4
 8042dce:	b918      	cbnz	r0, 8042dd8 <SD_CheckStatus.isra.0+0x18>
  {
    Stat &= ~STA_NOINIT;
 8042dd0:	7822      	ldrb	r2, [r4, #0]
 8042dd2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8042dd6:	7022      	strb	r2, [r4, #0]
  }

  return Stat;
 8042dd8:	7818      	ldrb	r0, [r3, #0]
}
 8042dda:	bd10      	pop	{r4, pc}
 8042ddc:	20001090 	.word	0x20001090

08042de0 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8042de0:	b510      	push	{r4, lr}

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8042de2:	f7ff ffbd 	bl	8042d60 <BSP_SD_Init>
 8042de6:	4c03      	ldr	r4, [pc, #12]	; (8042df4 <SD_initialize+0x14>)
 8042de8:	b910      	cbnz	r0, 8042df0 <SD_initialize+0x10>
  {
    Stat = SD_CheckStatus(lun);
 8042dea:	f7ff ffe9 	bl	8042dc0 <SD_CheckStatus.isra.0>
 8042dee:	7020      	strb	r0, [r4, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8042df0:	7820      	ldrb	r0, [r4, #0]
}
 8042df2:	bd10      	pop	{r4, pc}
 8042df4:	20001090 	.word	0x20001090

08042df8 <SD_status>:
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
  return SD_CheckStatus(lun);
 8042df8:	f7ff bfe2 	b.w	8042dc0 <SD_CheckStatus.isra.0>

08042dfc <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8042dfc:	b510      	push	{r4, lr}
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8042dfe:	4b12      	ldr	r3, [pc, #72]	; (8042e48 <SD_ioctl+0x4c>)
 8042e00:	781b      	ldrb	r3, [r3, #0]
 8042e02:	07db      	lsls	r3, r3, #31
{
 8042e04:	b088      	sub	sp, #32
 8042e06:	4614      	mov	r4, r2
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8042e08:	d41b      	bmi.n	8042e42 <SD_ioctl+0x46>

  switch (cmd)
 8042e0a:	2903      	cmp	r1, #3
 8042e0c:	d803      	bhi.n	8042e16 <SD_ioctl+0x1a>
 8042e0e:	e8df f001 	tbb	[pc, r1]
 8042e12:	0510      	.short	0x0510
 8042e14:	120b      	.short	0x120b
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
    res = RES_OK;
    break;

  default:
    res = RES_PARERR;
 8042e16:	2004      	movs	r0, #4
  }

  return res;
}
 8042e18:	b008      	add	sp, #32
 8042e1a:	bd10      	pop	{r4, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 8042e1c:	4668      	mov	r0, sp
 8042e1e:	f7ff ff7d 	bl	8042d1c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8042e22:	9b06      	ldr	r3, [sp, #24]
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8042e24:	6023      	str	r3, [r4, #0]
 8042e26:	e004      	b.n	8042e32 <SD_ioctl+0x36>
    BSP_SD_GetCardInfo(&CardInfo);
 8042e28:	4668      	mov	r0, sp
 8042e2a:	f7ff ff77 	bl	8042d1c <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8042e2e:	9b07      	ldr	r3, [sp, #28]
 8042e30:	8023      	strh	r3, [r4, #0]
    res = RES_OK;
 8042e32:	2000      	movs	r0, #0
 8042e34:	e7f0      	b.n	8042e18 <SD_ioctl+0x1c>
    BSP_SD_GetCardInfo(&CardInfo);
 8042e36:	4668      	mov	r0, sp
 8042e38:	f7ff ff70 	bl	8042d1c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8042e3c:	9b07      	ldr	r3, [sp, #28]
 8042e3e:	0a5b      	lsrs	r3, r3, #9
 8042e40:	e7f0      	b.n	8042e24 <SD_ioctl+0x28>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8042e42:	2003      	movs	r0, #3
 8042e44:	e7e8      	b.n	8042e18 <SD_ioctl+0x1c>
 8042e46:	bf00      	nop
 8042e48:	20001090 	.word	0x20001090

08042e4c <SD_CheckStatusWithTimeout.constprop.4>:
static int SD_CheckStatusWithTimeout(uint32_t timeout)
 8042e4c:	b538      	push	{r3, r4, r5, lr}
  uint32_t timer = HAL_GetTick();
 8042e4e:	f000 f8af 	bl	8042fb0 <HAL_GetTick>
  while(HAL_GetTick() - timer < timeout)
 8042e52:	f247 542f 	movw	r4, #29999	; 0x752f
  uint32_t timer = HAL_GetTick();
 8042e56:	4605      	mov	r5, r0
  while(HAL_GetTick() - timer < timeout)
 8042e58:	f000 f8aa 	bl	8042fb0 <HAL_GetTick>
 8042e5c:	1b40      	subs	r0, r0, r5
 8042e5e:	42a0      	cmp	r0, r4
 8042e60:	d902      	bls.n	8042e68 <SD_CheckStatusWithTimeout.constprop.4+0x1c>
  return -1;
 8042e62:	f04f 30ff 	mov.w	r0, #4294967295
 8042e66:	e003      	b.n	8042e70 <SD_CheckStatusWithTimeout.constprop.4+0x24>
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8042e68:	f7ff ff4e 	bl	8042d08 <BSP_SD_GetCardState>
 8042e6c:	2800      	cmp	r0, #0
 8042e6e:	d1f3      	bne.n	8042e58 <SD_CheckStatusWithTimeout.constprop.4+0xc>
}
 8042e70:	bd38      	pop	{r3, r4, r5, pc}
	...

08042e74 <SD_write>:
{
 8042e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   WriteStatus = 0;
 8042e76:	4c19      	ldr	r4, [pc, #100]	; (8042edc <SD_write+0x68>)
{
 8042e78:	461f      	mov	r7, r3
   WriteStatus = 0;
 8042e7a:	2300      	movs	r3, #0
{
 8042e7c:	460d      	mov	r5, r1
 8042e7e:	4616      	mov	r6, r2
   WriteStatus = 0;
 8042e80:	6023      	str	r3, [r4, #0]
  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8042e82:	f7ff ffe3 	bl	8042e4c <SD_CheckStatusWithTimeout.constprop.4>
 8042e86:	2800      	cmp	r0, #0
 8042e88:	da01      	bge.n	8042e8e <SD_write+0x1a>
    return res;
 8042e8a:	2001      	movs	r0, #1
}
 8042e8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8042e8e:	463a      	mov	r2, r7
 8042e90:	4631      	mov	r1, r6
 8042e92:	4628      	mov	r0, r5
 8042e94:	f7ff ff2a 	bl	8042cec <BSP_SD_WriteBlocks_DMA>
 8042e98:	2800      	cmp	r0, #0
 8042e9a:	d1f6      	bne.n	8042e8a <SD_write+0x16>
      timeout = HAL_GetTick();
 8042e9c:	f000 f888 	bl	8042fb0 <HAL_GetTick>
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8042ea0:	f247 552f 	movw	r5, #29999	; 0x752f
      timeout = HAL_GetTick();
 8042ea4:	4606      	mov	r6, r0
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8042ea6:	6823      	ldr	r3, [r4, #0]
 8042ea8:	b923      	cbnz	r3, 8042eb4 <SD_write+0x40>
 8042eaa:	f000 f881 	bl	8042fb0 <HAL_GetTick>
 8042eae:	1b80      	subs	r0, r0, r6
 8042eb0:	42a8      	cmp	r0, r5
 8042eb2:	d9f8      	bls.n	8042ea6 <SD_write+0x32>
      if (WriteStatus == 0)
 8042eb4:	6823      	ldr	r3, [r4, #0]
 8042eb6:	2b00      	cmp	r3, #0
 8042eb8:	d0e7      	beq.n	8042e8a <SD_write+0x16>
        WriteStatus = 0;
 8042eba:	2300      	movs	r3, #0
 8042ebc:	6023      	str	r3, [r4, #0]
        timeout = HAL_GetTick();
 8042ebe:	f000 f877 	bl	8042fb0 <HAL_GetTick>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8042ec2:	f247 542f 	movw	r4, #29999	; 0x752f
        timeout = HAL_GetTick();
 8042ec6:	4605      	mov	r5, r0
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8042ec8:	f000 f872 	bl	8042fb0 <HAL_GetTick>
 8042ecc:	1b40      	subs	r0, r0, r5
 8042ece:	42a0      	cmp	r0, r4
 8042ed0:	d8db      	bhi.n	8042e8a <SD_write+0x16>
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8042ed2:	f7ff ff19 	bl	8042d08 <BSP_SD_GetCardState>
 8042ed6:	2800      	cmp	r0, #0
 8042ed8:	d1f6      	bne.n	8042ec8 <SD_write+0x54>
 8042eda:	e7d7      	b.n	8042e8c <SD_write+0x18>
 8042edc:	2000848c 	.word	0x2000848c

08042ee0 <SD_read>:
{
 8042ee0:	b570      	push	{r4, r5, r6, lr}
 8042ee2:	460c      	mov	r4, r1
 8042ee4:	4615      	mov	r5, r2
 8042ee6:	461e      	mov	r6, r3
  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8042ee8:	f7ff ffb0 	bl	8042e4c <SD_CheckStatusWithTimeout.constprop.4>
 8042eec:	2800      	cmp	r0, #0
 8042eee:	da01      	bge.n	8042ef4 <SD_read+0x14>
    return res;
 8042ef0:	2001      	movs	r0, #1
}
 8042ef2:	bd70      	pop	{r4, r5, r6, pc}
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8042ef4:	4632      	mov	r2, r6
 8042ef6:	4629      	mov	r1, r5
 8042ef8:	4620      	mov	r0, r4
 8042efa:	f7ff fee9 	bl	8042cd0 <BSP_SD_ReadBlocks_DMA>
 8042efe:	2800      	cmp	r0, #0
 8042f00:	d1f6      	bne.n	8042ef0 <SD_read+0x10>
      ReadStatus = 0;
 8042f02:	4c11      	ldr	r4, [pc, #68]	; (8042f48 <SD_read+0x68>)
 8042f04:	6060      	str	r0, [r4, #4]
      timeout = HAL_GetTick();
 8042f06:	f000 f853 	bl	8042fb0 <HAL_GetTick>
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8042f0a:	f247 552f 	movw	r5, #29999	; 0x752f
      timeout = HAL_GetTick();
 8042f0e:	4606      	mov	r6, r0
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8042f10:	6863      	ldr	r3, [r4, #4]
 8042f12:	b923      	cbnz	r3, 8042f1e <SD_read+0x3e>
 8042f14:	f000 f84c 	bl	8042fb0 <HAL_GetTick>
 8042f18:	1b80      	subs	r0, r0, r6
 8042f1a:	42a8      	cmp	r0, r5
 8042f1c:	d9f8      	bls.n	8042f10 <SD_read+0x30>
      if (ReadStatus == 0)
 8042f1e:	6863      	ldr	r3, [r4, #4]
 8042f20:	2b00      	cmp	r3, #0
 8042f22:	d0e5      	beq.n	8042ef0 <SD_read+0x10>
        ReadStatus = 0;
 8042f24:	2300      	movs	r3, #0
 8042f26:	6063      	str	r3, [r4, #4]
        timeout = HAL_GetTick();
 8042f28:	f000 f842 	bl	8042fb0 <HAL_GetTick>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8042f2c:	f247 542f 	movw	r4, #29999	; 0x752f
        timeout = HAL_GetTick();
 8042f30:	4605      	mov	r5, r0
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8042f32:	f000 f83d 	bl	8042fb0 <HAL_GetTick>
 8042f36:	1b40      	subs	r0, r0, r5
 8042f38:	42a0      	cmp	r0, r4
 8042f3a:	d8d9      	bhi.n	8042ef0 <SD_read+0x10>
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8042f3c:	f7ff fee4 	bl	8042d08 <BSP_SD_GetCardState>
 8042f40:	2800      	cmp	r0, #0
 8042f42:	d1f6      	bne.n	8042f32 <SD_read+0x52>
 8042f44:	e7d5      	b.n	8042ef2 <SD_read+0x12>
 8042f46:	bf00      	nop
 8042f48:	2000848c 	.word	0x2000848c

08042f4c <BSP_SD_WriteCpltCallback>:
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{

  WriteStatus = 1;
 8042f4c:	4b01      	ldr	r3, [pc, #4]	; (8042f54 <BSP_SD_WriteCpltCallback+0x8>)
 8042f4e:	2201      	movs	r2, #1
 8042f50:	601a      	str	r2, [r3, #0]
}
 8042f52:	4770      	bx	lr
 8042f54:	2000848c 	.word	0x2000848c

08042f58 <BSP_SD_ReadCpltCallback>:
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
  ReadStatus = 1;
 8042f58:	4b01      	ldr	r3, [pc, #4]	; (8042f60 <BSP_SD_ReadCpltCallback+0x8>)
 8042f5a:	2201      	movs	r2, #1
 8042f5c:	605a      	str	r2, [r3, #4]
}
 8042f5e:	4770      	bx	lr
 8042f60:	2000848c 	.word	0x2000848c

08042f64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8042f64:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8042f66:	4b0b      	ldr	r3, [pc, #44]	; (8042f94 <HAL_Init+0x30>)
 8042f68:	681a      	ldr	r2, [r3, #0]
 8042f6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8042f6e:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8042f70:	681a      	ldr	r2, [r3, #0]
 8042f72:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8042f76:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8042f78:	681a      	ldr	r2, [r3, #0]
 8042f7a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8042f7e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8042f80:	2003      	movs	r0, #3
 8042f82:	f000 f81b 	bl	8042fbc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8042f86:	2000      	movs	r0, #0
 8042f88:	f008 fef6 	bl	804bd78 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8042f8c:	f008 fefc 	bl	804bd88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8042f90:	2000      	movs	r0, #0
 8042f92:	bd08      	pop	{r3, pc}
 8042f94:	40023c00 	.word	0x40023c00

08042f98 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8042f98:	4a03      	ldr	r2, [pc, #12]	; (8042fa8 <HAL_IncTick+0x10>)
 8042f9a:	4b04      	ldr	r3, [pc, #16]	; (8042fac <HAL_IncTick+0x14>)
 8042f9c:	6811      	ldr	r1, [r2, #0]
 8042f9e:	781b      	ldrb	r3, [r3, #0]
 8042fa0:	440b      	add	r3, r1
 8042fa2:	6013      	str	r3, [r2, #0]
}
 8042fa4:	4770      	bx	lr
 8042fa6:	bf00      	nop
 8042fa8:	2000bcf0 	.word	0x2000bcf0
 8042fac:	20001094 	.word	0x20001094

08042fb0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8042fb0:	4b01      	ldr	r3, [pc, #4]	; (8042fb8 <HAL_GetTick+0x8>)
 8042fb2:	6818      	ldr	r0, [r3, #0]
}
 8042fb4:	4770      	bx	lr
 8042fb6:	bf00      	nop
 8042fb8:	2000bcf0 	.word	0x2000bcf0

08042fbc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8042fbc:	4a07      	ldr	r2, [pc, #28]	; (8042fdc <HAL_NVIC_SetPriorityGrouping+0x20>)
 8042fbe:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8042fc0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8042fc4:	041b      	lsls	r3, r3, #16
 8042fc6:	0c1b      	lsrs	r3, r3, #16
 8042fc8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8042fcc:	0200      	lsls	r0, r0, #8
 8042fce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8042fd2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8042fd6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8042fd8:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8042fda:	4770      	bx	lr
 8042fdc:	e000ed00 	.word	0xe000ed00

08042fe0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8042fe0:	4b17      	ldr	r3, [pc, #92]	; (8043040 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8042fe2:	b570      	push	{r4, r5, r6, lr}
 8042fe4:	68dc      	ldr	r4, [r3, #12]
 8042fe6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8042fea:	f1c4 0507 	rsb	r5, r4, #7
 8042fee:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8042ff0:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8042ff4:	bf28      	it	cs
 8042ff6:	2504      	movcs	r5, #4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8042ff8:	f04f 36ff 	mov.w	r6, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8042ffc:	2b06      	cmp	r3, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8042ffe:	fa06 f305 	lsl.w	r3, r6, r5
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8043002:	bf8c      	ite	hi
 8043004:	3c03      	subhi	r4, #3
 8043006:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8043008:	ea21 0303 	bic.w	r3, r1, r3
 804300c:	40a3      	lsls	r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 804300e:	fa06 f404 	lsl.w	r4, r6, r4
 8043012:	ea22 0404 	bic.w	r4, r2, r4
  if ((int32_t)(IRQn) >= 0)
 8043016:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8043018:	ea43 0304 	orr.w	r3, r3, r4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 804301c:	bfa8      	it	ge
 804301e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 8043022:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8043026:	bfbc      	itt	lt
 8043028:	f000 000f 	andlt.w	r0, r0, #15
 804302c:	4a05      	ldrlt	r2, [pc, #20]	; (8043044 <HAL_NVIC_SetPriority+0x64>)
 804302e:	b2db      	uxtb	r3, r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8043030:	bfaa      	itet	ge
 8043032:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8043036:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8043038:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 804303c:	bd70      	pop	{r4, r5, r6, pc}
 804303e:	bf00      	nop
 8043040:	e000ed00 	.word	0xe000ed00
 8043044:	e000ed14 	.word	0xe000ed14

08043048 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8043048:	2800      	cmp	r0, #0
 804304a:	db08      	blt.n	804305e <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 804304c:	0942      	lsrs	r2, r0, #5
 804304e:	2301      	movs	r3, #1
 8043050:	f000 001f 	and.w	r0, r0, #31
 8043054:	fa03 f000 	lsl.w	r0, r3, r0
 8043058:	4b01      	ldr	r3, [pc, #4]	; (8043060 <HAL_NVIC_EnableIRQ+0x18>)
 804305a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 804305e:	4770      	bx	lr
 8043060:	e000e100 	.word	0xe000e100

08043064 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8043064:	2800      	cmp	r0, #0
 8043066:	db0d      	blt.n	8043084 <HAL_NVIC_DisableIRQ+0x20>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8043068:	0943      	lsrs	r3, r0, #5
 804306a:	2201      	movs	r2, #1
 804306c:	f000 001f 	and.w	r0, r0, #31
 8043070:	fa02 f000 	lsl.w	r0, r2, r0
 8043074:	3320      	adds	r3, #32
 8043076:	4a04      	ldr	r2, [pc, #16]	; (8043088 <HAL_NVIC_DisableIRQ+0x24>)
 8043078:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 804307c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8043080:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8043084:	4770      	bx	lr
 8043086:	bf00      	nop
 8043088:	e000e100 	.word	0xe000e100

0804308c <HAL_NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 804308c:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8043090:	4905      	ldr	r1, [pc, #20]	; (80430a8 <HAL_NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8043092:	4b06      	ldr	r3, [pc, #24]	; (80430ac <HAL_NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8043094:	68ca      	ldr	r2, [r1, #12]
 8043096:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 804309a:	4313      	orrs	r3, r2
 804309c:	60cb      	str	r3, [r1, #12]
 804309e:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80430a2:	bf00      	nop
 80430a4:	e7fd      	b.n	80430a2 <HAL_NVIC_SystemReset+0x16>
 80430a6:	bf00      	nop
 80430a8:	e000ed00 	.word	0xe000ed00
 80430ac:	05fa0004 	.word	0x05fa0004

080430b0 <HAL_NVIC_ClearPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80430b0:	2800      	cmp	r0, #0
 80430b2:	db09      	blt.n	80430c8 <HAL_NVIC_ClearPendingIRQ+0x18>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80430b4:	0943      	lsrs	r3, r0, #5
 80430b6:	2201      	movs	r2, #1
 80430b8:	f000 001f 	and.w	r0, r0, #31
 80430bc:	fa02 f000 	lsl.w	r0, r2, r0
 80430c0:	3360      	adds	r3, #96	; 0x60
 80430c2:	4a02      	ldr	r2, [pc, #8]	; (80430cc <HAL_NVIC_ClearPendingIRQ+0x1c>)
 80430c4:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
}
 80430c8:	4770      	bx	lr
 80430ca:	bf00      	nop
 80430cc:	e000e100 	.word	0xe000e100

080430d0 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80430d0:	6803      	ldr	r3, [r0, #0]
 80430d2:	b2da      	uxtb	r2, r3
 80430d4:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80430d8:	f023 0303 	bic.w	r3, r3, #3
 80430dc:	2118      	movs	r1, #24
 80430de:	3a10      	subs	r2, #16
 80430e0:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80430e4:	4904      	ldr	r1, [pc, #16]	; (80430f8 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 80430e6:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80430e8:	bf88      	it	hi
 80430ea:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80430ec:	5c89      	ldrb	r1, [r1, r2]
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80430ee:	6583      	str	r3, [r0, #88]	; 0x58
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80430f0:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  
  return hdma->StreamBaseAddress;
}
 80430f2:	6d80      	ldr	r0, [r0, #88]	; 0x58
 80430f4:	4770      	bx	lr
 80430f6:	bf00      	nop
 80430f8:	0804e2b8 	.word	0x0804e2b8

080430fc <HAL_DMA_Init>:
{
 80430fc:	b570      	push	{r4, r5, r6, lr}
 80430fe:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8043100:	f7ff ff56 	bl	8042fb0 <HAL_GetTick>
 8043104:	4605      	mov	r5, r0
  if(hdma == NULL)
 8043106:	2c00      	cmp	r4, #0
 8043108:	d071      	beq.n	80431ee <HAL_DMA_Init+0xf2>
  __HAL_UNLOCK(hdma);
 804310a:	2300      	movs	r3, #0
 804310c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8043110:	6822      	ldr	r2, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 8043112:	2302      	movs	r3, #2
 8043114:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8043118:	6813      	ldr	r3, [r2, #0]
 804311a:	f023 0301 	bic.w	r3, r3, #1
 804311e:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8043120:	6821      	ldr	r1, [r4, #0]
 8043122:	680b      	ldr	r3, [r1, #0]
 8043124:	07d8      	lsls	r0, r3, #31
 8043126:	d43c      	bmi.n	80431a2 <HAL_DMA_Init+0xa6>
  tmp = hdma->Instance->CR;
 8043128:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 804312a:	4d32      	ldr	r5, [pc, #200]	; (80431f4 <HAL_DMA_Init+0xf8>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 804312c:	69a0      	ldr	r0, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 804312e:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8043130:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
 8043134:	4313      	orrs	r3, r2
 8043136:	68e2      	ldr	r2, [r4, #12]
 8043138:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 804313a:	6922      	ldr	r2, [r4, #16]
 804313c:	4313      	orrs	r3, r2
 804313e:	6962      	ldr	r2, [r4, #20]
 8043140:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8043142:	69e2      	ldr	r2, [r4, #28]
 8043144:	4303      	orrs	r3, r0
 8043146:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 8043148:	6a22      	ldr	r2, [r4, #32]
 804314a:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 804314c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 804314e:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8043150:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8043154:	bf02      	ittt	eq
 8043156:	e9d4 560b 	ldrdeq	r5, r6, [r4, #44]	; 0x2c
 804315a:	4335      	orreq	r5, r6
 804315c:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 804315e:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 8043160:	694b      	ldr	r3, [r1, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8043162:	2a04      	cmp	r2, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8043164:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 8043168:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 804316c:	d10b      	bne.n	8043186 <HAL_DMA_Init+0x8a>
    tmp |= hdma->Init.FIFOThreshold;
 804316e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8043170:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 8043172:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8043174:	b13d      	cbz	r5, 8043186 <HAL_DMA_Init+0x8a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8043176:	b9f8      	cbnz	r0, 80431b8 <HAL_DMA_Init+0xbc>
  {
    switch (tmp)
 8043178:	2a01      	cmp	r2, #1
 804317a:	d02d      	beq.n	80431d8 <HAL_DMA_Init+0xdc>
 804317c:	d301      	bcc.n	8043182 <HAL_DMA_Init+0x86>
 804317e:	2a02      	cmp	r2, #2
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8043180:	d101      	bne.n	8043186 <HAL_DMA_Init+0x8a>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8043182:	01ea      	lsls	r2, r5, #7
 8043184:	d42b      	bmi.n	80431de <HAL_DMA_Init+0xe2>
  hdma->Instance->FCR = tmp;
 8043186:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8043188:	4620      	mov	r0, r4
 804318a:	f7ff ffa1 	bl	80430d0 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 804318e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8043190:	233f      	movs	r3, #63	; 0x3f
 8043192:	4093      	lsls	r3, r2
 8043194:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8043196:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8043198:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 804319a:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 804319c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 80431a0:	e009      	b.n	80431b6 <HAL_DMA_Init+0xba>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80431a2:	f7ff ff05 	bl	8042fb0 <HAL_GetTick>
 80431a6:	1b40      	subs	r0, r0, r5
 80431a8:	2805      	cmp	r0, #5
 80431aa:	d9b9      	bls.n	8043120 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80431ac:	2320      	movs	r3, #32
 80431ae:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80431b0:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 80431b2:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 80431b6:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80431b8:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 80431bc:	d113      	bne.n	80431e6 <HAL_DMA_Init+0xea>
    switch (tmp)
 80431be:	2a03      	cmp	r2, #3
 80431c0:	d8e1      	bhi.n	8043186 <HAL_DMA_Init+0x8a>
 80431c2:	a001      	add	r0, pc, #4	; (adr r0, 80431c8 <HAL_DMA_Init+0xcc>)
 80431c4:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 80431c8:	080431df 	.word	0x080431df
 80431cc:	08043183 	.word	0x08043183
 80431d0:	080431df 	.word	0x080431df
 80431d4:	080431d9 	.word	0x080431d9
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80431d8:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 80431dc:	d1d3      	bne.n	8043186 <HAL_DMA_Init+0x8a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80431de:	2340      	movs	r3, #64	; 0x40
 80431e0:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 80431e2:	2001      	movs	r0, #1
 80431e4:	e7e5      	b.n	80431b2 <HAL_DMA_Init+0xb6>
    switch (tmp)
 80431e6:	2a02      	cmp	r2, #2
 80431e8:	d9f9      	bls.n	80431de <HAL_DMA_Init+0xe2>
 80431ea:	2a03      	cmp	r2, #3
 80431ec:	e7c8      	b.n	8043180 <HAL_DMA_Init+0x84>
    return HAL_ERROR;
 80431ee:	2001      	movs	r0, #1
 80431f0:	e7e1      	b.n	80431b6 <HAL_DMA_Init+0xba>
 80431f2:	bf00      	nop
 80431f4:	f010803f 	.word	0xf010803f

080431f8 <HAL_DMA_DeInit>:
{
 80431f8:	b538      	push	{r3, r4, r5, lr}
  if(hdma == NULL)
 80431fa:	4605      	mov	r5, r0
 80431fc:	b320      	cbz	r0, 8043248 <HAL_DMA_DeInit+0x50>
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80431fe:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 8043202:	b2e4      	uxtb	r4, r4
 8043204:	2c02      	cmp	r4, #2
 8043206:	d01d      	beq.n	8043244 <HAL_DMA_DeInit+0x4c>
  __HAL_DMA_DISABLE(hdma);
 8043208:	6803      	ldr	r3, [r0, #0]
 804320a:	681a      	ldr	r2, [r3, #0]
 804320c:	f022 0201 	bic.w	r2, r2, #1
  hdma->Instance->CR   = 0U;
 8043210:	2400      	movs	r4, #0
  __HAL_DMA_DISABLE(hdma);
 8043212:	601a      	str	r2, [r3, #0]
  hdma->Instance->FCR  = 0x00000021U;
 8043214:	2221      	movs	r2, #33	; 0x21
  hdma->Instance->CR   = 0U;
 8043216:	601c      	str	r4, [r3, #0]
  hdma->Instance->NDTR = 0U;
 8043218:	605c      	str	r4, [r3, #4]
  hdma->Instance->PAR  = 0U;
 804321a:	609c      	str	r4, [r3, #8]
  hdma->Instance->M0AR = 0U;
 804321c:	60dc      	str	r4, [r3, #12]
  hdma->Instance->M1AR = 0U;
 804321e:	611c      	str	r4, [r3, #16]
  hdma->Instance->FCR  = 0x00000021U;
 8043220:	615a      	str	r2, [r3, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8043222:	f7ff ff55 	bl	80430d0 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8043226:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8043228:	233f      	movs	r3, #63	; 0x3f
 804322a:	4093      	lsls	r3, r2
  hdma->XferHalfCpltCallback = NULL;
 804322c:	e9c5 440f 	strd	r4, r4, [r5, #60]	; 0x3c
  hdma->XferM1HalfCpltCallback = NULL;
 8043230:	e9c5 4411 	strd	r4, r4, [r5, #68]	; 0x44
  hdma->XferAbortCallback = NULL;
 8043234:	e9c5 4413 	strd	r4, r4, [r5, #76]	; 0x4c
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8043238:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 804323a:	656c      	str	r4, [r5, #84]	; 0x54
  __HAL_UNLOCK(hdma);
 804323c:	f885 4034 	strb.w	r4, [r5, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_RESET;
 8043240:	f885 4035 	strb.w	r4, [r5, #53]	; 0x35
    return HAL_BUSY;
 8043244:	4620      	mov	r0, r4
 8043246:	e000      	b.n	804324a <HAL_DMA_DeInit+0x52>
    return HAL_ERROR;
 8043248:	2001      	movs	r0, #1
}
 804324a:	bd38      	pop	{r3, r4, r5, pc}

0804324c <HAL_DMA_Start_IT>:
{
 804324c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 804324e:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 8043252:	2c01      	cmp	r4, #1
 8043254:	d032      	beq.n	80432bc <HAL_DMA_Start_IT+0x70>
 8043256:	2401      	movs	r4, #1
 8043258:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 804325c:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8043260:	6d86      	ldr	r6, [r0, #88]	; 0x58
  if(HAL_DMA_STATE_READY == hdma->State)
 8043262:	2c01      	cmp	r4, #1
 8043264:	f04f 0500 	mov.w	r5, #0
 8043268:	f04f 0402 	mov.w	r4, #2
 804326c:	d124      	bne.n	80432b8 <HAL_DMA_Start_IT+0x6c>
    hdma->State = HAL_DMA_STATE_BUSY;
 804326e:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8043272:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8043274:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8043276:	6825      	ldr	r5, [r4, #0]
 8043278:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 804327c:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 804327e:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8043280:	6883      	ldr	r3, [r0, #8]
 8043282:	2b40      	cmp	r3, #64	; 0x40
    hdma->Instance->PAR = DstAddress;
 8043284:	bf0e      	itee	eq
 8043286:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 8043288:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 804328a:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 804328c:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = SrcAddress;
 804328e:	bf08      	it	eq
 8043290:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8043292:	233f      	movs	r3, #63	; 0x3f
 8043294:	4093      	lsls	r3, r2
 8043296:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8043298:	6823      	ldr	r3, [r4, #0]
 804329a:	f043 0316 	orr.w	r3, r3, #22
 804329e:	6023      	str	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 80432a0:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80432a2:	b11b      	cbz	r3, 80432ac <HAL_DMA_Start_IT+0x60>
      hdma->Instance->CR  |= DMA_IT_HT;
 80432a4:	6823      	ldr	r3, [r4, #0]
 80432a6:	f043 0308 	orr.w	r3, r3, #8
 80432aa:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80432ac:	6823      	ldr	r3, [r4, #0]
 80432ae:	f043 0301 	orr.w	r3, r3, #1
 80432b2:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80432b4:	2000      	movs	r0, #0
}
 80432b6:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hdma);	  
 80432b8:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 80432bc:	2002      	movs	r0, #2
 80432be:	e7fa      	b.n	80432b6 <HAL_DMA_Start_IT+0x6a>

080432c0 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80432c0:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80432c4:	2b02      	cmp	r3, #2
 80432c6:	d003      	beq.n	80432d0 <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80432c8:	2380      	movs	r3, #128	; 0x80
 80432ca:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 80432cc:	2001      	movs	r0, #1
 80432ce:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 80432d0:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 80432d2:	2305      	movs	r3, #5
 80432d4:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 80432d8:	6813      	ldr	r3, [r2, #0]
 80432da:	f023 0301 	bic.w	r3, r3, #1
 80432de:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80432e0:	2000      	movs	r0, #0
}
 80432e2:	4770      	bx	lr

080432e4 <HAL_DMA_IRQHandler>:
{
 80432e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 80432e6:	2300      	movs	r3, #0
 80432e8:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 80432ea:	4b5c      	ldr	r3, [pc, #368]	; (804345c <HAL_DMA_IRQHandler+0x178>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80432ec:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 80432ee:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80432f0:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 80432f2:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80432f4:	2208      	movs	r2, #8
 80432f6:	409a      	lsls	r2, r3
 80432f8:	4232      	tst	r2, r6
{
 80432fa:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80432fc:	d00c      	beq.n	8043318 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80432fe:	6801      	ldr	r1, [r0, #0]
 8043300:	6808      	ldr	r0, [r1, #0]
 8043302:	0740      	lsls	r0, r0, #29
 8043304:	d508      	bpl.n	8043318 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8043306:	6808      	ldr	r0, [r1, #0]
 8043308:	f020 0004 	bic.w	r0, r0, #4
 804330c:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 804330e:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8043310:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8043312:	f042 0201 	orr.w	r2, r2, #1
 8043316:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8043318:	2201      	movs	r2, #1
 804331a:	409a      	lsls	r2, r3
 804331c:	4232      	tst	r2, r6
 804331e:	d008      	beq.n	8043332 <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8043320:	6821      	ldr	r1, [r4, #0]
 8043322:	6949      	ldr	r1, [r1, #20]
 8043324:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8043326:	bf41      	itttt	mi
 8043328:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 804332a:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 804332c:	f042 0202 	orrmi.w	r2, r2, #2
 8043330:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8043332:	2204      	movs	r2, #4
 8043334:	409a      	lsls	r2, r3
 8043336:	4232      	tst	r2, r6
 8043338:	d008      	beq.n	804334c <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 804333a:	6821      	ldr	r1, [r4, #0]
 804333c:	6809      	ldr	r1, [r1, #0]
 804333e:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8043340:	bf41      	itttt	mi
 8043342:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8043344:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8043346:	f042 0204 	orrmi.w	r2, r2, #4
 804334a:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 804334c:	2210      	movs	r2, #16
 804334e:	409a      	lsls	r2, r3
 8043350:	4232      	tst	r2, r6
 8043352:	d010      	beq.n	8043376 <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8043354:	6823      	ldr	r3, [r4, #0]
 8043356:	6819      	ldr	r1, [r3, #0]
 8043358:	0709      	lsls	r1, r1, #28
 804335a:	d50c      	bpl.n	8043376 <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 804335c:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 804335e:	681a      	ldr	r2, [r3, #0]
 8043360:	0350      	lsls	r0, r2, #13
 8043362:	d537      	bpl.n	80433d4 <HAL_DMA_IRQHandler+0xf0>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8043364:	681b      	ldr	r3, [r3, #0]
 8043366:	0319      	lsls	r1, r3, #12
 8043368:	d401      	bmi.n	804336e <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 804336a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 804336c:	e000      	b.n	8043370 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 804336e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 8043370:	b10b      	cbz	r3, 8043376 <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 8043372:	4620      	mov	r0, r4
 8043374:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8043376:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8043378:	2220      	movs	r2, #32
 804337a:	408a      	lsls	r2, r1
 804337c:	4232      	tst	r2, r6
 804337e:	d03a      	beq.n	80433f6 <HAL_DMA_IRQHandler+0x112>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8043380:	6823      	ldr	r3, [r4, #0]
 8043382:	6818      	ldr	r0, [r3, #0]
 8043384:	06c6      	lsls	r6, r0, #27
 8043386:	d536      	bpl.n	80433f6 <HAL_DMA_IRQHandler+0x112>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8043388:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 804338a:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 804338e:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8043390:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8043392:	d127      	bne.n	80433e4 <HAL_DMA_IRQHandler+0x100>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8043394:	f022 0216 	bic.w	r2, r2, #22
 8043398:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 804339a:	695a      	ldr	r2, [r3, #20]
 804339c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80433a0:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80433a2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80433a4:	b90a      	cbnz	r2, 80433aa <HAL_DMA_IRQHandler+0xc6>
 80433a6:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80433a8:	b11a      	cbz	r2, 80433b2 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80433aa:	681a      	ldr	r2, [r3, #0]
 80433ac:	f022 0208 	bic.w	r2, r2, #8
 80433b0:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80433b2:	233f      	movs	r3, #63	; 0x3f
 80433b4:	408b      	lsls	r3, r1
 80433b6:	60ab      	str	r3, [r5, #8]
        __HAL_UNLOCK(hdma);
 80433b8:	2300      	movs	r3, #0
 80433ba:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 80433be:	2301      	movs	r3, #1
 80433c0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 80433c4:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 80433c6:	2b00      	cmp	r3, #0
 80433c8:	d045      	beq.n	8043456 <HAL_DMA_IRQHandler+0x172>
      hdma->XferErrorCallback(hdma);
 80433ca:	4620      	mov	r0, r4
}
 80433cc:	b003      	add	sp, #12
 80433ce:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 80433d2:	4718      	bx	r3
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80433d4:	681a      	ldr	r2, [r3, #0]
 80433d6:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80433d8:	bf5e      	ittt	pl
 80433da:	681a      	ldrpl	r2, [r3, #0]
 80433dc:	f022 0208 	bicpl.w	r2, r2, #8
 80433e0:	601a      	strpl	r2, [r3, #0]
 80433e2:	e7c2      	b.n	804336a <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80433e4:	0350      	lsls	r0, r2, #13
 80433e6:	d527      	bpl.n	8043438 <HAL_DMA_IRQHandler+0x154>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80433e8:	681b      	ldr	r3, [r3, #0]
 80433ea:	0319      	lsls	r1, r3, #12
 80433ec:	d431      	bmi.n	8043452 <HAL_DMA_IRQHandler+0x16e>
          if(hdma->XferM1CpltCallback != NULL)
 80433ee:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 80433f0:	b10b      	cbz	r3, 80433f6 <HAL_DMA_IRQHandler+0x112>
          hdma->XferCpltCallback(hdma);
 80433f2:	4620      	mov	r0, r4
 80433f4:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80433f6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80433f8:	b36b      	cbz	r3, 8043456 <HAL_DMA_IRQHandler+0x172>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80433fa:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80433fc:	07da      	lsls	r2, r3, #31
 80433fe:	d519      	bpl.n	8043434 <HAL_DMA_IRQHandler+0x150>
      hdma->State = HAL_DMA_STATE_ABORT;
 8043400:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 8043402:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 8043404:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8043408:	6813      	ldr	r3, [r2, #0]
 804340a:	f023 0301 	bic.w	r3, r3, #1
 804340e:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8043410:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8043414:	fbb7 f7f3 	udiv	r7, r7, r3
        if (++count > timeout)
 8043418:	9b01      	ldr	r3, [sp, #4]
 804341a:	3301      	adds	r3, #1
 804341c:	42bb      	cmp	r3, r7
 804341e:	9301      	str	r3, [sp, #4]
 8043420:	d802      	bhi.n	8043428 <HAL_DMA_IRQHandler+0x144>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8043422:	6813      	ldr	r3, [r2, #0]
 8043424:	07db      	lsls	r3, r3, #31
 8043426:	d4f7      	bmi.n	8043418 <HAL_DMA_IRQHandler+0x134>
      __HAL_UNLOCK(hdma);
 8043428:	2300      	movs	r3, #0
 804342a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 804342e:	2301      	movs	r3, #1
 8043430:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8043434:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8043436:	e7c6      	b.n	80433c6 <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8043438:	681a      	ldr	r2, [r3, #0]
 804343a:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 804343e:	d108      	bne.n	8043452 <HAL_DMA_IRQHandler+0x16e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8043440:	6819      	ldr	r1, [r3, #0]
 8043442:	f021 0110 	bic.w	r1, r1, #16
 8043446:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8043448:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 804344a:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 804344e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 8043452:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8043454:	e7cc      	b.n	80433f0 <HAL_DMA_IRQHandler+0x10c>
}
 8043456:	b003      	add	sp, #12
 8043458:	bdf0      	pop	{r4, r5, r6, r7, pc}
 804345a:	bf00      	nop
 804345c:	2000108c 	.word	0x2000108c

08043460 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8043460:	6d40      	ldr	r0, [r0, #84]	; 0x54
}
 8043462:	4770      	bx	lr

08043464 <FLASH_Program_DoubleWord>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8043464:	4909      	ldr	r1, [pc, #36]	; (804348c <FLASH_Program_DoubleWord+0x28>)
{
 8043466:	b510      	push	{r4, lr}
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8043468:	690c      	ldr	r4, [r1, #16]
 804346a:	f424 7440 	bic.w	r4, r4, #768	; 0x300
 804346e:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8043470:	690c      	ldr	r4, [r1, #16]
 8043472:	f444 7440 	orr.w	r4, r4, #768	; 0x300
 8043476:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_CR_PG;
 8043478:	690c      	ldr	r4, [r1, #16]
 804347a:	f044 0401 	orr.w	r4, r4, #1
 804347e:	610c      	str	r4, [r1, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8043480:	6002      	str	r2, [r0, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8043482:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8043486:	6043      	str	r3, [r0, #4]
}
 8043488:	bd10      	pop	{r4, pc}
 804348a:	bf00      	nop
 804348c:	40023c00 	.word	0x40023c00

08043490 <FLASH_Program_Word>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8043490:	4b07      	ldr	r3, [pc, #28]	; (80434b0 <FLASH_Program_Word+0x20>)
 8043492:	691a      	ldr	r2, [r3, #16]
 8043494:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8043498:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 804349a:	691a      	ldr	r2, [r3, #16]
 804349c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80434a0:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 80434a2:	691a      	ldr	r2, [r3, #16]
 80434a4:	f042 0201 	orr.w	r2, r2, #1
 80434a8:	611a      	str	r2, [r3, #16]

  *(__IO uint32_t*)Address = Data;
 80434aa:	6001      	str	r1, [r0, #0]
}
 80434ac:	4770      	bx	lr
 80434ae:	bf00      	nop
 80434b0:	40023c00 	.word	0x40023c00

080434b4 <FLASH_Program_HalfWord>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80434b4:	4b07      	ldr	r3, [pc, #28]	; (80434d4 <FLASH_Program_HalfWord+0x20>)
 80434b6:	691a      	ldr	r2, [r3, #16]
 80434b8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80434bc:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80434be:	691a      	ldr	r2, [r3, #16]
 80434c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80434c4:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 80434c6:	691a      	ldr	r2, [r3, #16]
 80434c8:	f042 0201 	orr.w	r2, r2, #1
 80434cc:	611a      	str	r2, [r3, #16]

  *(__IO uint16_t*)Address = Data;
 80434ce:	8001      	strh	r1, [r0, #0]
}
 80434d0:	4770      	bx	lr
 80434d2:	bf00      	nop
 80434d4:	40023c00 	.word	0x40023c00

080434d8 <FLASH_SetErrorCode>:
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80434d8:	4b1a      	ldr	r3, [pc, #104]	; (8043544 <FLASH_SetErrorCode+0x6c>)
 80434da:	68da      	ldr	r2, [r3, #12]
 80434dc:	06d2      	lsls	r2, r2, #27
 80434de:	d506      	bpl.n	80434ee <FLASH_SetErrorCode+0x16>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80434e0:	4919      	ldr	r1, [pc, #100]	; (8043548 <FLASH_SetErrorCode+0x70>)
 80434e2:	69ca      	ldr	r2, [r1, #28]
 80434e4:	f042 0210 	orr.w	r2, r2, #16
 80434e8:	61ca      	str	r2, [r1, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80434ea:	2210      	movs	r2, #16
 80434ec:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80434ee:	68da      	ldr	r2, [r3, #12]
 80434f0:	0690      	lsls	r0, r2, #26
 80434f2:	d506      	bpl.n	8043502 <FLASH_SetErrorCode+0x2a>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80434f4:	4914      	ldr	r1, [pc, #80]	; (8043548 <FLASH_SetErrorCode+0x70>)
 80434f6:	69ca      	ldr	r2, [r1, #28]
 80434f8:	f042 0208 	orr.w	r2, r2, #8
 80434fc:	61ca      	str	r2, [r1, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80434fe:	2220      	movs	r2, #32
 8043500:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8043502:	4b10      	ldr	r3, [pc, #64]	; (8043544 <FLASH_SetErrorCode+0x6c>)
 8043504:	68da      	ldr	r2, [r3, #12]
 8043506:	0651      	lsls	r1, r2, #25
 8043508:	d506      	bpl.n	8043518 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 804350a:	490f      	ldr	r1, [pc, #60]	; (8043548 <FLASH_SetErrorCode+0x70>)
 804350c:	69ca      	ldr	r2, [r1, #28]
 804350e:	f042 0204 	orr.w	r2, r2, #4
 8043512:	61ca      	str	r2, [r1, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8043514:	2240      	movs	r2, #64	; 0x40
 8043516:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8043518:	68da      	ldr	r2, [r3, #12]
 804351a:	0612      	lsls	r2, r2, #24
 804351c:	d506      	bpl.n	804352c <FLASH_SetErrorCode+0x54>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 804351e:	490a      	ldr	r1, [pc, #40]	; (8043548 <FLASH_SetErrorCode+0x70>)
 8043520:	69ca      	ldr	r2, [r1, #28]
 8043522:	f042 0202 	orr.w	r2, r2, #2
 8043526:	61ca      	str	r2, [r1, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8043528:	2280      	movs	r2, #128	; 0x80
 804352a:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 804352c:	4a05      	ldr	r2, [pc, #20]	; (8043544 <FLASH_SetErrorCode+0x6c>)
 804352e:	68d3      	ldr	r3, [r2, #12]
 8043530:	079b      	lsls	r3, r3, #30
 8043532:	d506      	bpl.n	8043542 <FLASH_SetErrorCode+0x6a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8043534:	4904      	ldr	r1, [pc, #16]	; (8043548 <FLASH_SetErrorCode+0x70>)
 8043536:	69cb      	ldr	r3, [r1, #28]
 8043538:	f043 0320 	orr.w	r3, r3, #32
 804353c:	61cb      	str	r3, [r1, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 804353e:	2302      	movs	r3, #2
 8043540:	60d3      	str	r3, [r2, #12]
  }
}
 8043542:	4770      	bx	lr
 8043544:	40023c00 	.word	0x40023c00
 8043548:	2000bcf4 	.word	0x2000bcf4

0804354c <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 804354c:	4b06      	ldr	r3, [pc, #24]	; (8043568 <HAL_FLASH_Unlock+0x1c>)
 804354e:	691a      	ldr	r2, [r3, #16]
 8043550:	2a00      	cmp	r2, #0
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8043552:	bfbf      	itttt	lt
 8043554:	4a05      	ldrlt	r2, [pc, #20]	; (804356c <HAL_FLASH_Unlock+0x20>)
 8043556:	605a      	strlt	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8043558:	f102 3288 	addlt.w	r2, r2, #2290649224	; 0x88888888
 804355c:	605a      	strlt	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 804355e:	bfba      	itte	lt
 8043560:	6918      	ldrlt	r0, [r3, #16]
  HAL_StatusTypeDef status = HAL_OK;
 8043562:	0fc0      	lsrlt	r0, r0, #31
 8043564:	2000      	movge	r0, #0
}
 8043566:	4770      	bx	lr
 8043568:	40023c00 	.word	0x40023c00
 804356c:	45670123 	.word	0x45670123

08043570 <HAL_FLASH_Lock>:
  FLASH->CR |= FLASH_CR_LOCK;
 8043570:	4a03      	ldr	r2, [pc, #12]	; (8043580 <HAL_FLASH_Lock+0x10>)
 8043572:	6913      	ldr	r3, [r2, #16]
 8043574:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8043578:	6113      	str	r3, [r2, #16]
}
 804357a:	2000      	movs	r0, #0
 804357c:	4770      	bx	lr
 804357e:	bf00      	nop
 8043580:	40023c00 	.word	0x40023c00

08043584 <HAL_FLASH_GetError>:
   return pFlash.ErrorCode;
 8043584:	4b01      	ldr	r3, [pc, #4]	; (804358c <HAL_FLASH_GetError+0x8>)
 8043586:	69d8      	ldr	r0, [r3, #28]
}  
 8043588:	4770      	bx	lr
 804358a:	bf00      	nop
 804358c:	2000bcf4 	.word	0x2000bcf4

08043590 <FLASH_WaitForLastOperation>:
{ 
 8043590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8043592:	4b12      	ldr	r3, [pc, #72]	; (80435dc <FLASH_WaitForLastOperation+0x4c>)
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8043594:	4c12      	ldr	r4, [pc, #72]	; (80435e0 <FLASH_WaitForLastOperation+0x50>)
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8043596:	2200      	movs	r2, #0
{ 
 8043598:	4605      	mov	r5, r0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 804359a:	61da      	str	r2, [r3, #28]
  tickstart = HAL_GetTick();
 804359c:	f7ff fd08 	bl	8042fb0 <HAL_GetTick>
 80435a0:	4626      	mov	r6, r4
 80435a2:	4607      	mov	r7, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80435a4:	68e3      	ldr	r3, [r4, #12]
 80435a6:	03da      	lsls	r2, r3, #15
 80435a8:	d40c      	bmi.n	80435c4 <FLASH_WaitForLastOperation+0x34>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80435aa:	68e3      	ldr	r3, [r4, #12]
 80435ac:	07db      	lsls	r3, r3, #31
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80435ae:	bf44      	itt	mi
 80435b0:	2301      	movmi	r3, #1
 80435b2:	60e3      	strmi	r3, [r4, #12]
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80435b4:	68f0      	ldr	r0, [r6, #12]
 80435b6:	f010 00f2 	ands.w	r0, r0, #242	; 0xf2
 80435ba:	d007      	beq.n	80435cc <FLASH_WaitForLastOperation+0x3c>
    FLASH_SetErrorCode();
 80435bc:	f7ff ff8c 	bl	80434d8 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80435c0:	2001      	movs	r0, #1
 80435c2:	e003      	b.n	80435cc <FLASH_WaitForLastOperation+0x3c>
    if(Timeout != HAL_MAX_DELAY)
 80435c4:	1c69      	adds	r1, r5, #1
 80435c6:	d0ed      	beq.n	80435a4 <FLASH_WaitForLastOperation+0x14>
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80435c8:	b90d      	cbnz	r5, 80435ce <FLASH_WaitForLastOperation+0x3e>
        return HAL_TIMEOUT;
 80435ca:	2003      	movs	r0, #3
}  
 80435cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80435ce:	f7ff fcef 	bl	8042fb0 <HAL_GetTick>
 80435d2:	1bc0      	subs	r0, r0, r7
 80435d4:	42a8      	cmp	r0, r5
 80435d6:	d9e5      	bls.n	80435a4 <FLASH_WaitForLastOperation+0x14>
 80435d8:	e7f7      	b.n	80435ca <FLASH_WaitForLastOperation+0x3a>
 80435da:	bf00      	nop
 80435dc:	2000bcf4 	.word	0x2000bcf4
 80435e0:	40023c00 	.word	0x40023c00

080435e4 <HAL_FLASH_Program>:
{
 80435e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 80435e8:	4d1f      	ldr	r5, [pc, #124]	; (8043668 <HAL_FLASH_Program+0x84>)
{
 80435ea:	4698      	mov	r8, r3
  __HAL_LOCK(&pFlash);
 80435ec:	7e2b      	ldrb	r3, [r5, #24]
 80435ee:	2b01      	cmp	r3, #1
{
 80435f0:	4607      	mov	r7, r0
 80435f2:	460e      	mov	r6, r1
 80435f4:	4614      	mov	r4, r2
  __HAL_LOCK(&pFlash);
 80435f6:	d035      	beq.n	8043664 <HAL_FLASH_Program+0x80>
 80435f8:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80435fa:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 80435fe:	762b      	strb	r3, [r5, #24]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8043600:	f7ff ffc6 	bl	8043590 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8043604:	b9b0      	cbnz	r0, 8043634 <HAL_FLASH_Program+0x50>
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8043606:	b9cf      	cbnz	r7, 804363c <HAL_FLASH_Program+0x58>
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8043608:	4b18      	ldr	r3, [pc, #96]	; (804366c <HAL_FLASH_Program+0x88>)
 804360a:	691a      	ldr	r2, [r3, #16]
 804360c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8043610:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8043612:	691a      	ldr	r2, [r3, #16]
 8043614:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 8043616:	691a      	ldr	r2, [r3, #16]
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8043618:	b2e4      	uxtb	r4, r4
  FLASH->CR |= FLASH_CR_PG;
 804361a:	f042 0201 	orr.w	r2, r2, #1
 804361e:	611a      	str	r2, [r3, #16]
  *(__IO uint8_t*)Address = Data;
 8043620:	7034      	strb	r4, [r6, #0]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8043622:	f24c 3050 	movw	r0, #50000	; 0xc350
 8043626:	f7ff ffb3 	bl	8043590 <FLASH_WaitForLastOperation>
    FLASH->CR &= (~FLASH_CR_PG);  
 804362a:	4a10      	ldr	r2, [pc, #64]	; (804366c <HAL_FLASH_Program+0x88>)
 804362c:	6913      	ldr	r3, [r2, #16]
 804362e:	f023 0301 	bic.w	r3, r3, #1
 8043632:	6113      	str	r3, [r2, #16]
  __HAL_UNLOCK(&pFlash);
 8043634:	2300      	movs	r3, #0
 8043636:	762b      	strb	r3, [r5, #24]
}
 8043638:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 804363c:	2f01      	cmp	r7, #1
 804363e:	d104      	bne.n	804364a <HAL_FLASH_Program+0x66>
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8043640:	b2a1      	uxth	r1, r4
 8043642:	4630      	mov	r0, r6
 8043644:	f7ff ff36 	bl	80434b4 <FLASH_Program_HalfWord>
 8043648:	e7eb      	b.n	8043622 <HAL_FLASH_Program+0x3e>
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 804364a:	2f02      	cmp	r7, #2
 804364c:	d104      	bne.n	8043658 <HAL_FLASH_Program+0x74>
      FLASH_Program_Word(Address, (uint32_t) Data);
 804364e:	4621      	mov	r1, r4
 8043650:	4630      	mov	r0, r6
 8043652:	f7ff ff1d 	bl	8043490 <FLASH_Program_Word>
 8043656:	e7e4      	b.n	8043622 <HAL_FLASH_Program+0x3e>
      FLASH_Program_DoubleWord(Address, Data);
 8043658:	4622      	mov	r2, r4
 804365a:	4643      	mov	r3, r8
 804365c:	4630      	mov	r0, r6
 804365e:	f7ff ff01 	bl	8043464 <FLASH_Program_DoubleWord>
 8043662:	e7de      	b.n	8043622 <HAL_FLASH_Program+0x3e>
  __HAL_LOCK(&pFlash);
 8043664:	2002      	movs	r0, #2
 8043666:	e7e7      	b.n	8043638 <HAL_FLASH_Program+0x54>
 8043668:	2000bcf4 	.word	0x2000bcf4
 804366c:	40023c00 	.word	0x40023c00

08043670 <FLASH_MassErase.isra.0>:
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8043670:	4b07      	ldr	r3, [pc, #28]	; (8043690 <FLASH_MassErase.isra.0+0x20>)
 8043672:	691a      	ldr	r2, [r3, #16]
 8043674:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8043678:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_MER;
 804367a:	691a      	ldr	r2, [r3, #16]
 804367c:	f042 0204 	orr.w	r2, r2, #4
 8043680:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8043682:	691a      	ldr	r2, [r3, #16]
 8043684:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8043688:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
 804368c:	6118      	str	r0, [r3, #16]
}
 804368e:	4770      	bx	lr
 8043690:	40023c00 	.word	0x40023c00

08043694 <FLASH_Erase_Sector>:

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8043694:	b139      	cbz	r1, 80436a6 <FLASH_Erase_Sector+0x12>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8043696:	2901      	cmp	r1, #1
 8043698:	d01c      	beq.n	80436d4 <FLASH_Erase_Sector+0x40>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 804369a:	2902      	cmp	r1, #2
  {
    tmp_psize = FLASH_PSIZE_WORD;
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 804369c:	bf0c      	ite	eq
 804369e:	f44f 7100 	moveq.w	r1, #512	; 0x200
 80436a2:	f44f 7140 	movne.w	r1, #768	; 0x300
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80436a6:	4b0d      	ldr	r3, [pc, #52]	; (80436dc <FLASH_Erase_Sector+0x48>)
 80436a8:	691a      	ldr	r2, [r3, #16]
 80436aa:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80436ae:	611a      	str	r2, [r3, #16]
  FLASH->CR |= tmp_psize;
 80436b0:	691a      	ldr	r2, [r3, #16]
 80436b2:	4311      	orrs	r1, r2
 80436b4:	6119      	str	r1, [r3, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80436b6:	691a      	ldr	r2, [r3, #16]
 80436b8:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80436bc:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80436be:	691a      	ldr	r2, [r3, #16]
 80436c0:	f042 0202 	orr.w	r2, r2, #2
 80436c4:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3
 80436c8:	6118      	str	r0, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80436ca:	691a      	ldr	r2, [r3, #16]
 80436cc:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80436d0:	611a      	str	r2, [r3, #16]
}
 80436d2:	4770      	bx	lr
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80436d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80436d8:	e7e5      	b.n	80436a6 <FLASH_Erase_Sector+0x12>
 80436da:	bf00      	nop
 80436dc:	40023c00 	.word	0x40023c00

080436e0 <FLASH_FlushCaches>:
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 80436e0:	4b14      	ldr	r3, [pc, #80]	; (8043734 <FLASH_FlushCaches+0x54>)
 80436e2:	681a      	ldr	r2, [r3, #0]
 80436e4:	0591      	lsls	r1, r2, #22
 80436e6:	d50f      	bpl.n	8043708 <FLASH_FlushCaches+0x28>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80436e8:	681a      	ldr	r2, [r3, #0]
 80436ea:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80436ee:	601a      	str	r2, [r3, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80436f0:	681a      	ldr	r2, [r3, #0]
 80436f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80436f6:	601a      	str	r2, [r3, #0]
 80436f8:	681a      	ldr	r2, [r3, #0]
 80436fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80436fe:	601a      	str	r2, [r3, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8043700:	681a      	ldr	r2, [r3, #0]
 8043702:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8043706:	601a      	str	r2, [r3, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8043708:	4b0a      	ldr	r3, [pc, #40]	; (8043734 <FLASH_FlushCaches+0x54>)
 804370a:	681a      	ldr	r2, [r3, #0]
 804370c:	0552      	lsls	r2, r2, #21
 804370e:	d50f      	bpl.n	8043730 <FLASH_FlushCaches+0x50>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8043710:	681a      	ldr	r2, [r3, #0]
 8043712:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8043716:	601a      	str	r2, [r3, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8043718:	681a      	ldr	r2, [r3, #0]
 804371a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 804371e:	601a      	str	r2, [r3, #0]
 8043720:	681a      	ldr	r2, [r3, #0]
 8043722:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8043726:	601a      	str	r2, [r3, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8043728:	681a      	ldr	r2, [r3, #0]
 804372a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 804372e:	601a      	str	r2, [r3, #0]
  }
}
 8043730:	4770      	bx	lr
 8043732:	bf00      	nop
 8043734:	40023c00 	.word	0x40023c00

08043738 <HAL_FLASHEx_Erase>:
{
 8043738:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 804373c:	4e23      	ldr	r6, [pc, #140]	; (80437cc <HAL_FLASHEx_Erase+0x94>)
 804373e:	7e33      	ldrb	r3, [r6, #24]
 8043740:	2b01      	cmp	r3, #1
{
 8043742:	4604      	mov	r4, r0
 8043744:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 8043746:	d03f      	beq.n	80437c8 <HAL_FLASHEx_Erase+0x90>
 8043748:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 804374a:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 804374e:	7633      	strb	r3, [r6, #24]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8043750:	f7ff ff1e 	bl	8043590 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8043754:	4605      	mov	r5, r0
 8043756:	b9a8      	cbnz	r0, 8043784 <HAL_FLASHEx_Erase+0x4c>
    *SectorError = 0xFFFFFFFFU;
 8043758:	f04f 33ff 	mov.w	r3, #4294967295
 804375c:	f8c8 3000 	str.w	r3, [r8]
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8043760:	6823      	ldr	r3, [r4, #0]
 8043762:	2b01      	cmp	r3, #1
 8043764:	d113      	bne.n	804378e <HAL_FLASHEx_Erase+0x56>
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8043766:	7c20      	ldrb	r0, [r4, #16]
 8043768:	f7ff ff82 	bl	8043670 <FLASH_MassErase.isra.0>
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 804376c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8043770:	f7ff ff0e 	bl	8043590 <FLASH_WaitForLastOperation>
      FLASH->CR &= (~FLASH_MER_BIT);
 8043774:	4a16      	ldr	r2, [pc, #88]	; (80437d0 <HAL_FLASHEx_Erase+0x98>)
 8043776:	6913      	ldr	r3, [r2, #16]
 8043778:	f023 0304 	bic.w	r3, r3, #4
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 804377c:	4605      	mov	r5, r0
      FLASH->CR &= (~FLASH_MER_BIT);
 804377e:	6113      	str	r3, [r2, #16]
    FLASH_FlushCaches();    
 8043780:	f7ff ffae 	bl	80436e0 <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 8043784:	2300      	movs	r3, #0
 8043786:	7633      	strb	r3, [r6, #24]
}
 8043788:	4628      	mov	r0, r5
 804378a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 804378e:	68a7      	ldr	r7, [r4, #8]
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8043790:	f8df 903c 	ldr.w	r9, [pc, #60]	; 80437d0 <HAL_FLASHEx_Erase+0x98>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8043794:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 8043798:	4413      	add	r3, r2
 804379a:	42bb      	cmp	r3, r7
 804379c:	d9f0      	bls.n	8043780 <HAL_FLASHEx_Erase+0x48>
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 804379e:	7c21      	ldrb	r1, [r4, #16]
 80437a0:	4638      	mov	r0, r7
 80437a2:	f7ff ff77 	bl	8043694 <FLASH_Erase_Sector>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80437a6:	f24c 3050 	movw	r0, #50000	; 0xc350
 80437aa:	f7ff fef1 	bl	8043590 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80437ae:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80437b2:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 80437b6:	f8c9 3010 	str.w	r3, [r9, #16]
        if(status != HAL_OK) 
 80437ba:	b118      	cbz	r0, 80437c4 <HAL_FLASHEx_Erase+0x8c>
          *SectorError = index;
 80437bc:	f8c8 7000 	str.w	r7, [r8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80437c0:	4605      	mov	r5, r0
          break;
 80437c2:	e7dd      	b.n	8043780 <HAL_FLASHEx_Erase+0x48>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80437c4:	3701      	adds	r7, #1
 80437c6:	e7e5      	b.n	8043794 <HAL_FLASHEx_Erase+0x5c>
  __HAL_LOCK(&pFlash);
 80437c8:	2502      	movs	r5, #2
 80437ca:	e7dd      	b.n	8043788 <HAL_FLASHEx_Erase+0x50>
 80437cc:	2000bcf4 	.word	0x2000bcf4
 80437d0:	40023c00 	.word	0x40023c00

080437d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80437d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80437d8:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80437da:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80437dc:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 804398c <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80437e0:	4a68      	ldr	r2, [pc, #416]	; (8043984 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80437e2:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 8043990 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80437e6:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80437e8:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 80437ea:	2401      	movs	r4, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80437ec:	9d01      	ldr	r5, [sp, #4]
    ioposition = 0x01U << position;
 80437ee:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80437f0:	4025      	ands	r5, r4
    if(iocurrent == ioposition)
 80437f2:	42ac      	cmp	r4, r5
 80437f4:	f040 80b0 	bne.w	8043958 <HAL_GPIO_Init+0x184>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80437f8:	684c      	ldr	r4, [r1, #4]
 80437fa:	f024 0c10 	bic.w	ip, r4, #16
 80437fe:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8043802:	2603      	movs	r6, #3
 8043804:	f10c 37ff 	add.w	r7, ip, #4294967295
 8043808:	fa06 f60e 	lsl.w	r6, r6, lr
 804380c:	2f01      	cmp	r7, #1
 804380e:	ea6f 0606 	mvn.w	r6, r6
 8043812:	d811      	bhi.n	8043838 <HAL_GPIO_Init+0x64>
        temp = GPIOx->OSPEEDR; 
 8043814:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8043816:	ea07 0a06 	and.w	sl, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 804381a:	68cf      	ldr	r7, [r1, #12]
 804381c:	fa07 f70e 	lsl.w	r7, r7, lr
 8043820:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8043824:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8043826:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8043828:	ea27 0a05 	bic.w	sl, r7, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 804382c:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8043830:	409f      	lsls	r7, r3
 8043832:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OTYPER = temp;
 8043836:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8043838:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 804383a:	ea07 0a06 	and.w	sl, r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 804383e:	688f      	ldr	r7, [r1, #8]
 8043840:	fa07 f70e 	lsl.w	r7, r7, lr
 8043844:	ea47 070a 	orr.w	r7, r7, sl
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8043848:	f1bc 0f02 	cmp.w	ip, #2
      GPIOx->PUPDR = temp;
 804384c:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 804384e:	d116      	bne.n	804387e <HAL_GPIO_Init+0xaa>
        temp = GPIOx->AFR[position >> 3U];
 8043850:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8043854:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8043858:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 804385c:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8043860:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8043864:	f04f 0c0f 	mov.w	ip, #15
 8043868:	fa0c fc0b 	lsl.w	ip, ip, fp
 804386c:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8043870:	690f      	ldr	r7, [r1, #16]
 8043872:	fa07 f70b 	lsl.w	r7, r7, fp
 8043876:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->AFR[position >> 3U] = temp;
 804387a:	f8ca 7020 	str.w	r7, [sl, #32]
      temp = GPIOx->MODER;
 804387e:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8043880:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8043882:	f004 0703 	and.w	r7, r4, #3
 8043886:	fa07 fe0e 	lsl.w	lr, r7, lr
 804388a:	ea4e 0606 	orr.w	r6, lr, r6
      GPIOx->MODER = temp;
 804388e:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8043890:	00e6      	lsls	r6, r4, #3
 8043892:	d561      	bpl.n	8043958 <HAL_GPIO_Init+0x184>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8043894:	f04f 0b00 	mov.w	fp, #0
 8043898:	f8cd b00c 	str.w	fp, [sp, #12]
 804389c:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80438a0:	4e39      	ldr	r6, [pc, #228]	; (8043988 <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80438a2:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80438a6:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 80438aa:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 80438ae:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 80438b2:	9703      	str	r7, [sp, #12]
 80438b4:	9f03      	ldr	r7, [sp, #12]
 80438b6:	f023 0703 	bic.w	r7, r3, #3
 80438ba:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80438be:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80438c2:	f003 0e03 	and.w	lr, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 80438c6:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80438ca:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80438ce:	f04f 0c0f 	mov.w	ip, #15
 80438d2:	fa0c fc0e 	lsl.w	ip, ip, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80438d6:	42b0      	cmp	r0, r6
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80438d8:	ea2a 0c0c 	bic.w	ip, sl, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80438dc:	d043      	beq.n	8043966 <HAL_GPIO_Init+0x192>
 80438de:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80438e2:	42b0      	cmp	r0, r6
 80438e4:	d041      	beq.n	804396a <HAL_GPIO_Init+0x196>
 80438e6:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80438ea:	42b0      	cmp	r0, r6
 80438ec:	d03f      	beq.n	804396e <HAL_GPIO_Init+0x19a>
 80438ee:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80438f2:	42b0      	cmp	r0, r6
 80438f4:	d03d      	beq.n	8043972 <HAL_GPIO_Init+0x19e>
 80438f6:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80438fa:	42b0      	cmp	r0, r6
 80438fc:	d03b      	beq.n	8043976 <HAL_GPIO_Init+0x1a2>
 80438fe:	4548      	cmp	r0, r9
 8043900:	d03b      	beq.n	804397a <HAL_GPIO_Init+0x1a6>
 8043902:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8043906:	42b0      	cmp	r0, r6
 8043908:	d039      	beq.n	804397e <HAL_GPIO_Init+0x1aa>
 804390a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 804390e:	42b0      	cmp	r0, r6
 8043910:	bf14      	ite	ne
 8043912:	2608      	movne	r6, #8
 8043914:	2607      	moveq	r6, #7
 8043916:	fa06 f60e 	lsl.w	r6, r6, lr
 804391a:	ea46 060c 	orr.w	r6, r6, ip
        SYSCFG->EXTICR[position >> 2U] = temp;
 804391e:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR;
 8043920:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8043922:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8043924:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8043928:	bf0c      	ite	eq
 804392a:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 804392c:	432e      	orrne	r6, r5
        }
        EXTI->IMR = temp;
 804392e:	6016      	str	r6, [r2, #0]

        temp = EXTI->EMR;
 8043930:	6856      	ldr	r6, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8043932:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8043936:	bf0c      	ite	eq
 8043938:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 804393a:	432e      	orrne	r6, r5
        }
        EXTI->EMR = temp;
 804393c:	6056      	str	r6, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 804393e:	6896      	ldr	r6, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8043940:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8043944:	bf0c      	ite	eq
 8043946:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8043948:	432e      	orrne	r6, r5
        }
        EXTI->RTSR = temp;
 804394a:	6096      	str	r6, [r2, #8]

        temp = EXTI->FTSR;
 804394c:	68d6      	ldr	r6, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 804394e:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8043950:	bf54      	ite	pl
 8043952:	403e      	andpl	r6, r7
        {
          temp |= iocurrent;
 8043954:	432e      	orrmi	r6, r5
        }
        EXTI->FTSR = temp;
 8043956:	60d6      	str	r6, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8043958:	3301      	adds	r3, #1
 804395a:	2b10      	cmp	r3, #16
 804395c:	f47f af45 	bne.w	80437ea <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8043960:	b005      	add	sp, #20
 8043962:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8043966:	465e      	mov	r6, fp
 8043968:	e7d5      	b.n	8043916 <HAL_GPIO_Init+0x142>
 804396a:	2601      	movs	r6, #1
 804396c:	e7d3      	b.n	8043916 <HAL_GPIO_Init+0x142>
 804396e:	2602      	movs	r6, #2
 8043970:	e7d1      	b.n	8043916 <HAL_GPIO_Init+0x142>
 8043972:	2603      	movs	r6, #3
 8043974:	e7cf      	b.n	8043916 <HAL_GPIO_Init+0x142>
 8043976:	2604      	movs	r6, #4
 8043978:	e7cd      	b.n	8043916 <HAL_GPIO_Init+0x142>
 804397a:	2605      	movs	r6, #5
 804397c:	e7cb      	b.n	8043916 <HAL_GPIO_Init+0x142>
 804397e:	2606      	movs	r6, #6
 8043980:	e7c9      	b.n	8043916 <HAL_GPIO_Init+0x142>
 8043982:	bf00      	nop
 8043984:	40013c00 	.word	0x40013c00
 8043988:	40020000 	.word	0x40020000
 804398c:	40023800 	.word	0x40023800
 8043990:	40021400 	.word	0x40021400

08043994 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8043994:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= (0x0FU << (4U * (position & 0x03U)));
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8043998:	4d40      	ldr	r5, [pc, #256]	; (8043a9c <HAL_GPIO_DeInit+0x108>)
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 804399a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8043aa4 <HAL_GPIO_DeInit+0x110>
 804399e:	f8df a108 	ldr.w	sl, [pc, #264]	; 8043aa8 <HAL_GPIO_DeInit+0x114>
 80439a2:	f8df b108 	ldr.w	fp, [pc, #264]	; 8043aac <HAL_GPIO_DeInit+0x118>
  for(position = 0U; position < GPIO_NUMBER; position++)
 80439a6:	2200      	movs	r2, #0
    ioposition = 0x01U << position;
 80439a8:	2301      	movs	r3, #1
 80439aa:	fa03 fe02 	lsl.w	lr, r3, r2
    iocurrent = (GPIO_Pin) & ioposition;
 80439ae:	ea0e 0401 	and.w	r4, lr, r1
    if(iocurrent == ioposition)
 80439b2:	45a6      	cmp	lr, r4
 80439b4:	d15f      	bne.n	8043a76 <HAL_GPIO_DeInit+0xe2>
 80439b6:	f022 0603 	bic.w	r6, r2, #3
 80439ba:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 80439be:	f506 369c 	add.w	r6, r6, #79872	; 0x13800
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80439c2:	f002 0c03 	and.w	ip, r2, #3
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80439c6:	4b36      	ldr	r3, [pc, #216]	; (8043aa0 <HAL_GPIO_DeInit+0x10c>)
      tmp = SYSCFG->EXTICR[position >> 2U];
 80439c8:	f8d6 8008 	ldr.w	r8, [r6, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80439cc:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80439d0:	270f      	movs	r7, #15
 80439d2:	fa07 f70c 	lsl.w	r7, r7, ip
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80439d6:	4298      	cmp	r0, r3
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80439d8:	ea07 0808 	and.w	r8, r7, r8
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80439dc:	d050      	beq.n	8043a80 <HAL_GPIO_DeInit+0xec>
 80439de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80439e2:	4298      	cmp	r0, r3
 80439e4:	d04e      	beq.n	8043a84 <HAL_GPIO_DeInit+0xf0>
 80439e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80439ea:	4298      	cmp	r0, r3
 80439ec:	d04c      	beq.n	8043a88 <HAL_GPIO_DeInit+0xf4>
 80439ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80439f2:	4298      	cmp	r0, r3
 80439f4:	d04a      	beq.n	8043a8c <HAL_GPIO_DeInit+0xf8>
 80439f6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80439fa:	4298      	cmp	r0, r3
 80439fc:	d048      	beq.n	8043a90 <HAL_GPIO_DeInit+0xfc>
 80439fe:	4548      	cmp	r0, r9
 8043a00:	d048      	beq.n	8043a94 <HAL_GPIO_DeInit+0x100>
 8043a02:	4550      	cmp	r0, sl
 8043a04:	d048      	beq.n	8043a98 <HAL_GPIO_DeInit+0x104>
 8043a06:	4558      	cmp	r0, fp
 8043a08:	bf0c      	ite	eq
 8043a0a:	2307      	moveq	r3, #7
 8043a0c:	2308      	movne	r3, #8
 8043a0e:	fa03 f30c 	lsl.w	r3, r3, ip
 8043a12:	4543      	cmp	r3, r8
 8043a14:	d110      	bne.n	8043a38 <HAL_GPIO_DeInit+0xa4>
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8043a16:	682b      	ldr	r3, [r5, #0]
 8043a18:	43e4      	mvns	r4, r4
 8043a1a:	4023      	ands	r3, r4
 8043a1c:	602b      	str	r3, [r5, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8043a1e:	686b      	ldr	r3, [r5, #4]
 8043a20:	4023      	ands	r3, r4
 8043a22:	606b      	str	r3, [r5, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8043a24:	68ab      	ldr	r3, [r5, #8]
 8043a26:	4023      	ands	r3, r4
 8043a28:	60ab      	str	r3, [r5, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8043a2a:	68eb      	ldr	r3, [r5, #12]
 8043a2c:	401c      	ands	r4, r3
 8043a2e:	60ec      	str	r4, [r5, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8043a30:	68b3      	ldr	r3, [r6, #8]
 8043a32:	ea23 0707 	bic.w	r7, r3, r7
 8043a36:	60b7      	str	r7, [r6, #8]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8043a38:	0056      	lsls	r6, r2, #1
 8043a3a:	2303      	movs	r3, #3
 8043a3c:	6804      	ldr	r4, [r0, #0]
 8043a3e:	40b3      	lsls	r3, r6
 8043a40:	43db      	mvns	r3, r3
 8043a42:	401c      	ands	r4, r3
 8043a44:	6004      	str	r4, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8043a46:	08d4      	lsrs	r4, r2, #3
 8043a48:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 8043a4c:	f002 0c07 	and.w	ip, r2, #7
 8043a50:	6a26      	ldr	r6, [r4, #32]
 8043a52:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8043a56:	270f      	movs	r7, #15
 8043a58:	fa07 f70c 	lsl.w	r7, r7, ip
 8043a5c:	ea26 0707 	bic.w	r7, r6, r7
 8043a60:	6227      	str	r7, [r4, #32]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8043a62:	68c4      	ldr	r4, [r0, #12]
 8043a64:	401c      	ands	r4, r3
 8043a66:	60c4      	str	r4, [r0, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8043a68:	6844      	ldr	r4, [r0, #4]
 8043a6a:	ea24 040e 	bic.w	r4, r4, lr
 8043a6e:	6044      	str	r4, [r0, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8043a70:	6884      	ldr	r4, [r0, #8]
 8043a72:	4023      	ands	r3, r4
 8043a74:	6083      	str	r3, [r0, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8043a76:	3201      	adds	r2, #1
 8043a78:	2a10      	cmp	r2, #16
 8043a7a:	d195      	bne.n	80439a8 <HAL_GPIO_DeInit+0x14>
    }
  }
}
 8043a7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8043a80:	2300      	movs	r3, #0
 8043a82:	e7c4      	b.n	8043a0e <HAL_GPIO_DeInit+0x7a>
 8043a84:	2301      	movs	r3, #1
 8043a86:	e7c2      	b.n	8043a0e <HAL_GPIO_DeInit+0x7a>
 8043a88:	2302      	movs	r3, #2
 8043a8a:	e7c0      	b.n	8043a0e <HAL_GPIO_DeInit+0x7a>
 8043a8c:	2303      	movs	r3, #3
 8043a8e:	e7be      	b.n	8043a0e <HAL_GPIO_DeInit+0x7a>
 8043a90:	2304      	movs	r3, #4
 8043a92:	e7bc      	b.n	8043a0e <HAL_GPIO_DeInit+0x7a>
 8043a94:	2305      	movs	r3, #5
 8043a96:	e7ba      	b.n	8043a0e <HAL_GPIO_DeInit+0x7a>
 8043a98:	2306      	movs	r3, #6
 8043a9a:	e7b8      	b.n	8043a0e <HAL_GPIO_DeInit+0x7a>
 8043a9c:	40013c00 	.word	0x40013c00
 8043aa0:	40020000 	.word	0x40020000
 8043aa4:	40021400 	.word	0x40021400
 8043aa8:	40021800 	.word	0x40021800
 8043aac:	40021c00 	.word	0x40021c00

08043ab0 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8043ab0:	6903      	ldr	r3, [r0, #16]
 8043ab2:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8043ab4:	bf14      	ite	ne
 8043ab6:	2001      	movne	r0, #1
 8043ab8:	2000      	moveq	r0, #0
 8043aba:	4770      	bx	lr

08043abc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8043abc:	b10a      	cbz	r2, 8043ac2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8043abe:	6181      	str	r1, [r0, #24]
  }
}
 8043ac0:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8043ac2:	0409      	lsls	r1, r1, #16
 8043ac4:	e7fb      	b.n	8043abe <HAL_GPIO_WritePin+0x2>
	...

08043ac8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8043ac8:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8043aca:	4b04      	ldr	r3, [pc, #16]	; (8043adc <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8043acc:	6959      	ldr	r1, [r3, #20]
 8043ace:	4201      	tst	r1, r0
 8043ad0:	d002      	beq.n	8043ad8 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8043ad2:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8043ad4:	f008 f99e 	bl	804be14 <HAL_GPIO_EXTI_Callback>
  }
}
 8043ad8:	bd08      	pop	{r3, pc}
 8043ada:	bf00      	nop
 8043adc:	40013c00 	.word	0x40013c00

08043ae0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8043ae0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8043ae4:	4604      	mov	r4, r0
 8043ae6:	b908      	cbnz	r0, 8043aec <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 8043ae8:	2001      	movs	r0, #1
 8043aea:	e03f      	b.n	8043b6c <HAL_RCC_OscConfig+0x8c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8043aec:	6803      	ldr	r3, [r0, #0]
 8043aee:	07dd      	lsls	r5, r3, #31
 8043af0:	d410      	bmi.n	8043b14 <HAL_RCC_OscConfig+0x34>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8043af2:	6823      	ldr	r3, [r4, #0]
 8043af4:	0798      	lsls	r0, r3, #30
 8043af6:	d45a      	bmi.n	8043bae <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8043af8:	6823      	ldr	r3, [r4, #0]
 8043afa:	071a      	lsls	r2, r3, #28
 8043afc:	f100 809c 	bmi.w	8043c38 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8043b00:	6823      	ldr	r3, [r4, #0]
 8043b02:	075b      	lsls	r3, r3, #29
 8043b04:	f100 80ba 	bmi.w	8043c7c <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8043b08:	69a0      	ldr	r0, [r4, #24]
 8043b0a:	2800      	cmp	r0, #0
 8043b0c:	f040 811b 	bne.w	8043d46 <HAL_RCC_OscConfig+0x266>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8043b10:	2000      	movs	r0, #0
 8043b12:	e02b      	b.n	8043b6c <HAL_RCC_OscConfig+0x8c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8043b14:	4ba7      	ldr	r3, [pc, #668]	; (8043db4 <HAL_RCC_OscConfig+0x2d4>)
 8043b16:	689a      	ldr	r2, [r3, #8]
 8043b18:	f002 020c 	and.w	r2, r2, #12
 8043b1c:	2a04      	cmp	r2, #4
 8043b1e:	d007      	beq.n	8043b30 <HAL_RCC_OscConfig+0x50>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8043b20:	689a      	ldr	r2, [r3, #8]
 8043b22:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8043b26:	2a08      	cmp	r2, #8
 8043b28:	d10a      	bne.n	8043b40 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8043b2a:	685b      	ldr	r3, [r3, #4]
 8043b2c:	0259      	lsls	r1, r3, #9
 8043b2e:	d507      	bpl.n	8043b40 <HAL_RCC_OscConfig+0x60>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8043b30:	4ba0      	ldr	r3, [pc, #640]	; (8043db4 <HAL_RCC_OscConfig+0x2d4>)
 8043b32:	681b      	ldr	r3, [r3, #0]
 8043b34:	039a      	lsls	r2, r3, #14
 8043b36:	d5dc      	bpl.n	8043af2 <HAL_RCC_OscConfig+0x12>
 8043b38:	6863      	ldr	r3, [r4, #4]
 8043b3a:	2b00      	cmp	r3, #0
 8043b3c:	d1d9      	bne.n	8043af2 <HAL_RCC_OscConfig+0x12>
 8043b3e:	e7d3      	b.n	8043ae8 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8043b40:	6863      	ldr	r3, [r4, #4]
 8043b42:	4d9c      	ldr	r5, [pc, #624]	; (8043db4 <HAL_RCC_OscConfig+0x2d4>)
 8043b44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8043b48:	d113      	bne.n	8043b72 <HAL_RCC_OscConfig+0x92>
 8043b4a:	682b      	ldr	r3, [r5, #0]
 8043b4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8043b50:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8043b52:	f7ff fa2d 	bl	8042fb0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8043b56:	4d97      	ldr	r5, [pc, #604]	; (8043db4 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8043b58:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8043b5a:	682b      	ldr	r3, [r5, #0]
 8043b5c:	039b      	lsls	r3, r3, #14
 8043b5e:	d4c8      	bmi.n	8043af2 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8043b60:	f7ff fa26 	bl	8042fb0 <HAL_GetTick>
 8043b64:	1b80      	subs	r0, r0, r6
 8043b66:	2864      	cmp	r0, #100	; 0x64
 8043b68:	d9f7      	bls.n	8043b5a <HAL_RCC_OscConfig+0x7a>
            return HAL_TIMEOUT;
 8043b6a:	2003      	movs	r0, #3
}
 8043b6c:	b002      	add	sp, #8
 8043b6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8043b72:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8043b76:	d104      	bne.n	8043b82 <HAL_RCC_OscConfig+0xa2>
 8043b78:	682b      	ldr	r3, [r5, #0]
 8043b7a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8043b7e:	602b      	str	r3, [r5, #0]
 8043b80:	e7e3      	b.n	8043b4a <HAL_RCC_OscConfig+0x6a>
 8043b82:	682a      	ldr	r2, [r5, #0]
 8043b84:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8043b88:	602a      	str	r2, [r5, #0]
 8043b8a:	682a      	ldr	r2, [r5, #0]
 8043b8c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8043b90:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8043b92:	2b00      	cmp	r3, #0
 8043b94:	d1dd      	bne.n	8043b52 <HAL_RCC_OscConfig+0x72>
        tickstart = HAL_GetTick();
 8043b96:	f7ff fa0b 	bl	8042fb0 <HAL_GetTick>
 8043b9a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8043b9c:	682b      	ldr	r3, [r5, #0]
 8043b9e:	039f      	lsls	r7, r3, #14
 8043ba0:	d5a7      	bpl.n	8043af2 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8043ba2:	f7ff fa05 	bl	8042fb0 <HAL_GetTick>
 8043ba6:	1b80      	subs	r0, r0, r6
 8043ba8:	2864      	cmp	r0, #100	; 0x64
 8043baa:	d9f7      	bls.n	8043b9c <HAL_RCC_OscConfig+0xbc>
 8043bac:	e7dd      	b.n	8043b6a <HAL_RCC_OscConfig+0x8a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8043bae:	4b81      	ldr	r3, [pc, #516]	; (8043db4 <HAL_RCC_OscConfig+0x2d4>)
 8043bb0:	689a      	ldr	r2, [r3, #8]
 8043bb2:	f012 0f0c 	tst.w	r2, #12
 8043bb6:	d007      	beq.n	8043bc8 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8043bb8:	689a      	ldr	r2, [r3, #8]
 8043bba:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8043bbe:	2a08      	cmp	r2, #8
 8043bc0:	d111      	bne.n	8043be6 <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8043bc2:	685b      	ldr	r3, [r3, #4]
 8043bc4:	025e      	lsls	r6, r3, #9
 8043bc6:	d40e      	bmi.n	8043be6 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8043bc8:	4b7a      	ldr	r3, [pc, #488]	; (8043db4 <HAL_RCC_OscConfig+0x2d4>)
 8043bca:	681a      	ldr	r2, [r3, #0]
 8043bcc:	0795      	lsls	r5, r2, #30
 8043bce:	d502      	bpl.n	8043bd6 <HAL_RCC_OscConfig+0xf6>
 8043bd0:	68e2      	ldr	r2, [r4, #12]
 8043bd2:	2a01      	cmp	r2, #1
 8043bd4:	d188      	bne.n	8043ae8 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8043bd6:	681a      	ldr	r2, [r3, #0]
 8043bd8:	6921      	ldr	r1, [r4, #16]
 8043bda:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8043bde:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8043be2:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8043be4:	e788      	b.n	8043af8 <HAL_RCC_OscConfig+0x18>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8043be6:	68e2      	ldr	r2, [r4, #12]
 8043be8:	4b73      	ldr	r3, [pc, #460]	; (8043db8 <HAL_RCC_OscConfig+0x2d8>)
 8043bea:	b1b2      	cbz	r2, 8043c1a <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8043bec:	2201      	movs	r2, #1
 8043bee:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8043bf0:	f7ff f9de 	bl	8042fb0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8043bf4:	4d6f      	ldr	r5, [pc, #444]	; (8043db4 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8043bf6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8043bf8:	682b      	ldr	r3, [r5, #0]
 8043bfa:	0798      	lsls	r0, r3, #30
 8043bfc:	d507      	bpl.n	8043c0e <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8043bfe:	682b      	ldr	r3, [r5, #0]
 8043c00:	6922      	ldr	r2, [r4, #16]
 8043c02:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8043c06:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8043c0a:	602b      	str	r3, [r5, #0]
 8043c0c:	e774      	b.n	8043af8 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8043c0e:	f7ff f9cf 	bl	8042fb0 <HAL_GetTick>
 8043c12:	1b80      	subs	r0, r0, r6
 8043c14:	2802      	cmp	r0, #2
 8043c16:	d9ef      	bls.n	8043bf8 <HAL_RCC_OscConfig+0x118>
 8043c18:	e7a7      	b.n	8043b6a <HAL_RCC_OscConfig+0x8a>
        __HAL_RCC_HSI_DISABLE();
 8043c1a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8043c1c:	f7ff f9c8 	bl	8042fb0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8043c20:	4d64      	ldr	r5, [pc, #400]	; (8043db4 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8043c22:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8043c24:	682b      	ldr	r3, [r5, #0]
 8043c26:	0799      	lsls	r1, r3, #30
 8043c28:	f57f af66 	bpl.w	8043af8 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8043c2c:	f7ff f9c0 	bl	8042fb0 <HAL_GetTick>
 8043c30:	1b80      	subs	r0, r0, r6
 8043c32:	2802      	cmp	r0, #2
 8043c34:	d9f6      	bls.n	8043c24 <HAL_RCC_OscConfig+0x144>
 8043c36:	e798      	b.n	8043b6a <HAL_RCC_OscConfig+0x8a>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8043c38:	6962      	ldr	r2, [r4, #20]
 8043c3a:	4b60      	ldr	r3, [pc, #384]	; (8043dbc <HAL_RCC_OscConfig+0x2dc>)
 8043c3c:	b17a      	cbz	r2, 8043c5e <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8043c3e:	2201      	movs	r2, #1
 8043c40:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8043c42:	f7ff f9b5 	bl	8042fb0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8043c46:	4d5b      	ldr	r5, [pc, #364]	; (8043db4 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8043c48:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8043c4a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8043c4c:	079f      	lsls	r7, r3, #30
 8043c4e:	f53f af57 	bmi.w	8043b00 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8043c52:	f7ff f9ad 	bl	8042fb0 <HAL_GetTick>
 8043c56:	1b80      	subs	r0, r0, r6
 8043c58:	2802      	cmp	r0, #2
 8043c5a:	d9f6      	bls.n	8043c4a <HAL_RCC_OscConfig+0x16a>
 8043c5c:	e785      	b.n	8043b6a <HAL_RCC_OscConfig+0x8a>
      __HAL_RCC_LSI_DISABLE();
 8043c5e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8043c60:	f7ff f9a6 	bl	8042fb0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8043c64:	4d53      	ldr	r5, [pc, #332]	; (8043db4 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8043c66:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8043c68:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8043c6a:	0798      	lsls	r0, r3, #30
 8043c6c:	f57f af48 	bpl.w	8043b00 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8043c70:	f7ff f99e 	bl	8042fb0 <HAL_GetTick>
 8043c74:	1b80      	subs	r0, r0, r6
 8043c76:	2802      	cmp	r0, #2
 8043c78:	d9f6      	bls.n	8043c68 <HAL_RCC_OscConfig+0x188>
 8043c7a:	e776      	b.n	8043b6a <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8043c7c:	4b4d      	ldr	r3, [pc, #308]	; (8043db4 <HAL_RCC_OscConfig+0x2d4>)
 8043c7e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8043c80:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8043c84:	d128      	bne.n	8043cd8 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8043c86:	9201      	str	r2, [sp, #4]
 8043c88:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8043c8a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8043c8e:	641a      	str	r2, [r3, #64]	; 0x40
 8043c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8043c92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8043c96:	9301      	str	r3, [sp, #4]
 8043c98:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8043c9a:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8043c9c:	4d48      	ldr	r5, [pc, #288]	; (8043dc0 <HAL_RCC_OscConfig+0x2e0>)
 8043c9e:	682b      	ldr	r3, [r5, #0]
 8043ca0:	05d9      	lsls	r1, r3, #23
 8043ca2:	d51b      	bpl.n	8043cdc <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8043ca4:	68a3      	ldr	r3, [r4, #8]
 8043ca6:	4d43      	ldr	r5, [pc, #268]	; (8043db4 <HAL_RCC_OscConfig+0x2d4>)
 8043ca8:	2b01      	cmp	r3, #1
 8043caa:	d127      	bne.n	8043cfc <HAL_RCC_OscConfig+0x21c>
 8043cac:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8043cae:	f043 0301 	orr.w	r3, r3, #1
 8043cb2:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8043cb4:	f7ff f97c 	bl	8042fb0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8043cb8:	4d3e      	ldr	r5, [pc, #248]	; (8043db4 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8043cba:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8043cbc:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8043cc0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8043cc2:	079b      	lsls	r3, r3, #30
 8043cc4:	d539      	bpl.n	8043d3a <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8043cc6:	2e00      	cmp	r6, #0
 8043cc8:	f43f af1e 	beq.w	8043b08 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8043ccc:	4a39      	ldr	r2, [pc, #228]	; (8043db4 <HAL_RCC_OscConfig+0x2d4>)
 8043cce:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8043cd0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8043cd4:	6413      	str	r3, [r2, #64]	; 0x40
 8043cd6:	e717      	b.n	8043b08 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 8043cd8:	2600      	movs	r6, #0
 8043cda:	e7df      	b.n	8043c9c <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8043cdc:	682b      	ldr	r3, [r5, #0]
 8043cde:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8043ce2:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8043ce4:	f7ff f964 	bl	8042fb0 <HAL_GetTick>
 8043ce8:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8043cea:	682b      	ldr	r3, [r5, #0]
 8043cec:	05da      	lsls	r2, r3, #23
 8043cee:	d4d9      	bmi.n	8043ca4 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8043cf0:	f7ff f95e 	bl	8042fb0 <HAL_GetTick>
 8043cf4:	1bc0      	subs	r0, r0, r7
 8043cf6:	2802      	cmp	r0, #2
 8043cf8:	d9f7      	bls.n	8043cea <HAL_RCC_OscConfig+0x20a>
 8043cfa:	e736      	b.n	8043b6a <HAL_RCC_OscConfig+0x8a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8043cfc:	2b05      	cmp	r3, #5
 8043cfe:	d104      	bne.n	8043d0a <HAL_RCC_OscConfig+0x22a>
 8043d00:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8043d02:	f043 0304 	orr.w	r3, r3, #4
 8043d06:	672b      	str	r3, [r5, #112]	; 0x70
 8043d08:	e7d0      	b.n	8043cac <HAL_RCC_OscConfig+0x1cc>
 8043d0a:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8043d0c:	f022 0201 	bic.w	r2, r2, #1
 8043d10:	672a      	str	r2, [r5, #112]	; 0x70
 8043d12:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8043d14:	f022 0204 	bic.w	r2, r2, #4
 8043d18:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8043d1a:	2b00      	cmp	r3, #0
 8043d1c:	d1ca      	bne.n	8043cb4 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8043d1e:	f7ff f947 	bl	8042fb0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8043d22:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8043d26:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8043d28:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8043d2a:	0798      	lsls	r0, r3, #30
 8043d2c:	d5cb      	bpl.n	8043cc6 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8043d2e:	f7ff f93f 	bl	8042fb0 <HAL_GetTick>
 8043d32:	1bc0      	subs	r0, r0, r7
 8043d34:	4540      	cmp	r0, r8
 8043d36:	d9f7      	bls.n	8043d28 <HAL_RCC_OscConfig+0x248>
 8043d38:	e717      	b.n	8043b6a <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8043d3a:	f7ff f939 	bl	8042fb0 <HAL_GetTick>
 8043d3e:	1bc0      	subs	r0, r0, r7
 8043d40:	4540      	cmp	r0, r8
 8043d42:	d9bd      	bls.n	8043cc0 <HAL_RCC_OscConfig+0x1e0>
 8043d44:	e711      	b.n	8043b6a <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8043d46:	4d1b      	ldr	r5, [pc, #108]	; (8043db4 <HAL_RCC_OscConfig+0x2d4>)
 8043d48:	68ab      	ldr	r3, [r5, #8]
 8043d4a:	f003 030c 	and.w	r3, r3, #12
 8043d4e:	2b08      	cmp	r3, #8
 8043d50:	d047      	beq.n	8043de2 <HAL_RCC_OscConfig+0x302>
 8043d52:	4e1c      	ldr	r6, [pc, #112]	; (8043dc4 <HAL_RCC_OscConfig+0x2e4>)
 8043d54:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8043d56:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8043d58:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8043d5a:	d135      	bne.n	8043dc8 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8043d5c:	f7ff f928 	bl	8042fb0 <HAL_GetTick>
 8043d60:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8043d62:	682b      	ldr	r3, [r5, #0]
 8043d64:	0199      	lsls	r1, r3, #6
 8043d66:	d41e      	bmi.n	8043da6 <HAL_RCC_OscConfig+0x2c6>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8043d68:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 8043d6c:	4313      	orrs	r3, r2
 8043d6e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8043d70:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8043d74:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8043d76:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8043d7a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8043d7c:	4c0d      	ldr	r4, [pc, #52]	; (8043db4 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8043d7e:	0852      	lsrs	r2, r2, #1
 8043d80:	3a01      	subs	r2, #1
 8043d82:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8043d86:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8043d88:	2301      	movs	r3, #1
 8043d8a:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8043d8c:	f7ff f910 	bl	8042fb0 <HAL_GetTick>
 8043d90:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8043d92:	6823      	ldr	r3, [r4, #0]
 8043d94:	019a      	lsls	r2, r3, #6
 8043d96:	f53f aebb 	bmi.w	8043b10 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8043d9a:	f7ff f909 	bl	8042fb0 <HAL_GetTick>
 8043d9e:	1b40      	subs	r0, r0, r5
 8043da0:	2802      	cmp	r0, #2
 8043da2:	d9f6      	bls.n	8043d92 <HAL_RCC_OscConfig+0x2b2>
 8043da4:	e6e1      	b.n	8043b6a <HAL_RCC_OscConfig+0x8a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8043da6:	f7ff f903 	bl	8042fb0 <HAL_GetTick>
 8043daa:	1bc0      	subs	r0, r0, r7
 8043dac:	2802      	cmp	r0, #2
 8043dae:	d9d8      	bls.n	8043d62 <HAL_RCC_OscConfig+0x282>
 8043db0:	e6db      	b.n	8043b6a <HAL_RCC_OscConfig+0x8a>
 8043db2:	bf00      	nop
 8043db4:	40023800 	.word	0x40023800
 8043db8:	42470000 	.word	0x42470000
 8043dbc:	42470e80 	.word	0x42470e80
 8043dc0:	40007000 	.word	0x40007000
 8043dc4:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8043dc8:	f7ff f8f2 	bl	8042fb0 <HAL_GetTick>
 8043dcc:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8043dce:	682b      	ldr	r3, [r5, #0]
 8043dd0:	019b      	lsls	r3, r3, #6
 8043dd2:	f57f ae9d 	bpl.w	8043b10 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8043dd6:	f7ff f8eb 	bl	8042fb0 <HAL_GetTick>
 8043dda:	1b00      	subs	r0, r0, r4
 8043ddc:	2802      	cmp	r0, #2
 8043dde:	d9f6      	bls.n	8043dce <HAL_RCC_OscConfig+0x2ee>
 8043de0:	e6c3      	b.n	8043b6a <HAL_RCC_OscConfig+0x8a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8043de2:	2801      	cmp	r0, #1
 8043de4:	f43f aec2 	beq.w	8043b6c <HAL_RCC_OscConfig+0x8c>
        pll_config = RCC->PLLCFGR;
 8043de8:	6868      	ldr	r0, [r5, #4]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8043dea:	69e3      	ldr	r3, [r4, #28]
 8043dec:	f400 0280 	and.w	r2, r0, #4194304	; 0x400000
 8043df0:	429a      	cmp	r2, r3
 8043df2:	f47f ae79 	bne.w	8043ae8 <HAL_RCC_OscConfig+0x8>
 8043df6:	6a22      	ldr	r2, [r4, #32]
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8043df8:	f000 033f 	and.w	r3, r0, #63	; 0x3f
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8043dfc:	4293      	cmp	r3, r2
 8043dfe:	f47f ae73 	bne.w	8043ae8 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8043e02:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8043e04:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8043e08:	4003      	ands	r3, r0
 8043e0a:	4293      	cmp	r3, r2
 8043e0c:	f47f ae6c 	bne.w	8043ae8 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8043e10:	6aa2      	ldr	r2, [r4, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8043e12:	f400 3340 	and.w	r3, r0, #196608	; 0x30000
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8043e16:	4293      	cmp	r3, r2
 8043e18:	f47f ae66 	bne.w	8043ae8 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8043e1c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8043e1e:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
    return HAL_ERROR;
 8043e22:	1ac0      	subs	r0, r0, r3
 8043e24:	bf18      	it	ne
 8043e26:	2001      	movne	r0, #1
 8043e28:	e6a0      	b.n	8043b6c <HAL_RCC_OscConfig+0x8c>
 8043e2a:	bf00      	nop

08043e2c <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8043e2c:	4913      	ldr	r1, [pc, #76]	; (8043e7c <HAL_RCC_GetSysClockFreq+0x50>)
{
 8043e2e:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8043e30:	688b      	ldr	r3, [r1, #8]
 8043e32:	f003 030c 	and.w	r3, r3, #12
 8043e36:	2b04      	cmp	r3, #4
 8043e38:	d003      	beq.n	8043e42 <HAL_RCC_GetSysClockFreq+0x16>
 8043e3a:	2b08      	cmp	r3, #8
 8043e3c:	d003      	beq.n	8043e46 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8043e3e:	4810      	ldr	r0, [pc, #64]	; (8043e80 <HAL_RCC_GetSysClockFreq+0x54>)
    {
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
 8043e40:	e000      	b.n	8043e44 <HAL_RCC_GetSysClockFreq+0x18>
      sysclockfreq = HSE_VALUE;
 8043e42:	4810      	ldr	r0, [pc, #64]	; (8043e84 <HAL_RCC_GetSysClockFreq+0x58>)
}
 8043e44:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8043e46:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8043e48:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8043e4a:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8043e4c:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8043e50:	bf14      	ite	ne
 8043e52:	480c      	ldrne	r0, [pc, #48]	; (8043e84 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8043e54:	480a      	ldreq	r0, [pc, #40]	; (8043e80 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8043e56:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8043e5a:	bf18      	it	ne
 8043e5c:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8043e5e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8043e62:	fba1 0100 	umull	r0, r1, r1, r0
 8043e66:	f7fc ffd9 	bl	8040e1c <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8043e6a:	4b04      	ldr	r3, [pc, #16]	; (8043e7c <HAL_RCC_GetSysClockFreq+0x50>)
 8043e6c:	685b      	ldr	r3, [r3, #4]
 8043e6e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8043e72:	3301      	adds	r3, #1
 8043e74:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8043e76:	fbb0 f0f3 	udiv	r0, r0, r3
 8043e7a:	e7e3      	b.n	8043e44 <HAL_RCC_GetSysClockFreq+0x18>
 8043e7c:	40023800 	.word	0x40023800
 8043e80:	00f42400 	.word	0x00f42400
 8043e84:	007a1200 	.word	0x007a1200

08043e88 <HAL_RCC_ClockConfig>:
{
 8043e88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8043e8c:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8043e8e:	4604      	mov	r4, r0
 8043e90:	b910      	cbnz	r0, 8043e98 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8043e92:	2001      	movs	r0, #1
}
 8043e94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8043e98:	4b43      	ldr	r3, [pc, #268]	; (8043fa8 <HAL_RCC_ClockConfig+0x120>)
 8043e9a:	681a      	ldr	r2, [r3, #0]
 8043e9c:	f002 020f 	and.w	r2, r2, #15
 8043ea0:	428a      	cmp	r2, r1
 8043ea2:	d328      	bcc.n	8043ef6 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8043ea4:	6821      	ldr	r1, [r4, #0]
 8043ea6:	078f      	lsls	r7, r1, #30
 8043ea8:	d42d      	bmi.n	8043f06 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8043eaa:	07c8      	lsls	r0, r1, #31
 8043eac:	d440      	bmi.n	8043f30 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8043eae:	4b3e      	ldr	r3, [pc, #248]	; (8043fa8 <HAL_RCC_ClockConfig+0x120>)
 8043eb0:	681a      	ldr	r2, [r3, #0]
 8043eb2:	f002 020f 	and.w	r2, r2, #15
 8043eb6:	42aa      	cmp	r2, r5
 8043eb8:	d865      	bhi.n	8043f86 <HAL_RCC_ClockConfig+0xfe>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8043eba:	6822      	ldr	r2, [r4, #0]
 8043ebc:	0751      	lsls	r1, r2, #29
 8043ebe:	d46b      	bmi.n	8043f98 <HAL_RCC_ClockConfig+0x110>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8043ec0:	0713      	lsls	r3, r2, #28
 8043ec2:	d507      	bpl.n	8043ed4 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8043ec4:	4a39      	ldr	r2, [pc, #228]	; (8043fac <HAL_RCC_ClockConfig+0x124>)
 8043ec6:	6921      	ldr	r1, [r4, #16]
 8043ec8:	6893      	ldr	r3, [r2, #8]
 8043eca:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8043ece:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8043ed2:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8043ed4:	f7ff ffaa 	bl	8043e2c <HAL_RCC_GetSysClockFreq>
 8043ed8:	4b34      	ldr	r3, [pc, #208]	; (8043fac <HAL_RCC_ClockConfig+0x124>)
 8043eda:	4a35      	ldr	r2, [pc, #212]	; (8043fb0 <HAL_RCC_ClockConfig+0x128>)
 8043edc:	689b      	ldr	r3, [r3, #8]
 8043ede:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8043ee2:	5cd3      	ldrb	r3, [r2, r3]
 8043ee4:	40d8      	lsrs	r0, r3
 8043ee6:	4b33      	ldr	r3, [pc, #204]	; (8043fb4 <HAL_RCC_ClockConfig+0x12c>)
 8043ee8:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8043eea:	4b33      	ldr	r3, [pc, #204]	; (8043fb8 <HAL_RCC_ClockConfig+0x130>)
 8043eec:	6818      	ldr	r0, [r3, #0]
 8043eee:	f007 ff43 	bl	804bd78 <HAL_InitTick>
  return HAL_OK;
 8043ef2:	2000      	movs	r0, #0
 8043ef4:	e7ce      	b.n	8043e94 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8043ef6:	b2ca      	uxtb	r2, r1
 8043ef8:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8043efa:	681b      	ldr	r3, [r3, #0]
 8043efc:	f003 030f 	and.w	r3, r3, #15
 8043f00:	428b      	cmp	r3, r1
 8043f02:	d1c6      	bne.n	8043e92 <HAL_RCC_ClockConfig+0xa>
 8043f04:	e7ce      	b.n	8043ea4 <HAL_RCC_ClockConfig+0x1c>
 8043f06:	4b29      	ldr	r3, [pc, #164]	; (8043fac <HAL_RCC_ClockConfig+0x124>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8043f08:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8043f0c:	bf1e      	ittt	ne
 8043f0e:	689a      	ldrne	r2, [r3, #8]
 8043f10:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8043f14:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8043f16:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8043f18:	bf42      	ittt	mi
 8043f1a:	689a      	ldrmi	r2, [r3, #8]
 8043f1c:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8043f20:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8043f22:	689a      	ldr	r2, [r3, #8]
 8043f24:	68a0      	ldr	r0, [r4, #8]
 8043f26:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8043f2a:	4302      	orrs	r2, r0
 8043f2c:	609a      	str	r2, [r3, #8]
 8043f2e:	e7bc      	b.n	8043eaa <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8043f30:	6862      	ldr	r2, [r4, #4]
 8043f32:	4b1e      	ldr	r3, [pc, #120]	; (8043fac <HAL_RCC_ClockConfig+0x124>)
 8043f34:	2a01      	cmp	r2, #1
 8043f36:	d11c      	bne.n	8043f72 <HAL_RCC_ClockConfig+0xea>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8043f38:	681b      	ldr	r3, [r3, #0]
 8043f3a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8043f3e:	d0a8      	beq.n	8043e92 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8043f40:	4e1a      	ldr	r6, [pc, #104]	; (8043fac <HAL_RCC_ClockConfig+0x124>)
 8043f42:	68b3      	ldr	r3, [r6, #8]
 8043f44:	f023 0303 	bic.w	r3, r3, #3
 8043f48:	4313      	orrs	r3, r2
 8043f4a:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8043f4c:	f7ff f830 	bl	8042fb0 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8043f50:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8043f54:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8043f56:	68b3      	ldr	r3, [r6, #8]
 8043f58:	6862      	ldr	r2, [r4, #4]
 8043f5a:	f003 030c 	and.w	r3, r3, #12
 8043f5e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8043f62:	d0a4      	beq.n	8043eae <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8043f64:	f7ff f824 	bl	8042fb0 <HAL_GetTick>
 8043f68:	1bc0      	subs	r0, r0, r7
 8043f6a:	4540      	cmp	r0, r8
 8043f6c:	d9f3      	bls.n	8043f56 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8043f6e:	2003      	movs	r0, #3
 8043f70:	e790      	b.n	8043e94 <HAL_RCC_ClockConfig+0xc>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8043f72:	1e91      	subs	r1, r2, #2
 8043f74:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8043f76:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8043f78:	d802      	bhi.n	8043f80 <HAL_RCC_ClockConfig+0xf8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8043f7a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8043f7e:	e7de      	b.n	8043f3e <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8043f80:	f013 0f02 	tst.w	r3, #2
 8043f84:	e7db      	b.n	8043f3e <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8043f86:	b2ea      	uxtb	r2, r5
 8043f88:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8043f8a:	681b      	ldr	r3, [r3, #0]
 8043f8c:	f003 030f 	and.w	r3, r3, #15
 8043f90:	42ab      	cmp	r3, r5
 8043f92:	f47f af7e 	bne.w	8043e92 <HAL_RCC_ClockConfig+0xa>
 8043f96:	e790      	b.n	8043eba <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8043f98:	4904      	ldr	r1, [pc, #16]	; (8043fac <HAL_RCC_ClockConfig+0x124>)
 8043f9a:	68e0      	ldr	r0, [r4, #12]
 8043f9c:	688b      	ldr	r3, [r1, #8]
 8043f9e:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8043fa2:	4303      	orrs	r3, r0
 8043fa4:	608b      	str	r3, [r1, #8]
 8043fa6:	e78b      	b.n	8043ec0 <HAL_RCC_ClockConfig+0x38>
 8043fa8:	40023c00 	.word	0x40023c00
 8043fac:	40023800 	.word	0x40023800
 8043fb0:	0804e28c 	.word	0x0804e28c
 8043fb4:	2000108c 	.word	0x2000108c
 8043fb8:	20001098 	.word	0x20001098

08043fbc <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8043fbc:	4b04      	ldr	r3, [pc, #16]	; (8043fd0 <HAL_RCC_GetPCLK1Freq+0x14>)
 8043fbe:	4a05      	ldr	r2, [pc, #20]	; (8043fd4 <HAL_RCC_GetPCLK1Freq+0x18>)
 8043fc0:	689b      	ldr	r3, [r3, #8]
 8043fc2:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8043fc6:	5cd3      	ldrb	r3, [r2, r3]
 8043fc8:	4a03      	ldr	r2, [pc, #12]	; (8043fd8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8043fca:	6810      	ldr	r0, [r2, #0]
}
 8043fcc:	40d8      	lsrs	r0, r3
 8043fce:	4770      	bx	lr
 8043fd0:	40023800 	.word	0x40023800
 8043fd4:	0804e29c 	.word	0x0804e29c
 8043fd8:	2000108c 	.word	0x2000108c

08043fdc <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8043fdc:	4b04      	ldr	r3, [pc, #16]	; (8043ff0 <HAL_RCC_GetPCLK2Freq+0x14>)
 8043fde:	4a05      	ldr	r2, [pc, #20]	; (8043ff4 <HAL_RCC_GetPCLK2Freq+0x18>)
 8043fe0:	689b      	ldr	r3, [r3, #8]
 8043fe2:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8043fe6:	5cd3      	ldrb	r3, [r2, r3]
 8043fe8:	4a03      	ldr	r2, [pc, #12]	; (8043ff8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8043fea:	6810      	ldr	r0, [r2, #0]
}
 8043fec:	40d8      	lsrs	r0, r3
 8043fee:	4770      	bx	lr
 8043ff0:	40023800 	.word	0x40023800
 8043ff4:	0804e29c 	.word	0x0804e29c
 8043ff8:	2000108c 	.word	0x2000108c

08043ffc <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8043ffc:	6803      	ldr	r3, [r0, #0]
 8043ffe:	f013 0f05 	tst.w	r3, #5
{
 8044002:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8044004:	4605      	mov	r5, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8044006:	d105      	bne.n	8044014 <HAL_RCCEx_PeriphCLKConfig+0x18>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8044008:	6828      	ldr	r0, [r5, #0]
 804400a:	f010 0002 	ands.w	r0, r0, #2
 804400e:	d128      	bne.n	8044062 <HAL_RCCEx_PeriphCLKConfig+0x66>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
}
 8044010:	b003      	add	sp, #12
 8044012:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_PLLI2S_DISABLE();
 8044014:	4c41      	ldr	r4, [pc, #260]	; (804411c <HAL_RCCEx_PeriphCLKConfig+0x120>)
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8044016:	4e42      	ldr	r6, [pc, #264]	; (8044120 <HAL_RCCEx_PeriphCLKConfig+0x124>)
    __HAL_RCC_PLLI2S_DISABLE();
 8044018:	2300      	movs	r3, #0
 804401a:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 804401c:	f7fe ffc8 	bl	8042fb0 <HAL_GetTick>
 8044020:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8044022:	6833      	ldr	r3, [r6, #0]
 8044024:	011b      	lsls	r3, r3, #4
 8044026:	d415      	bmi.n	8044054 <HAL_RCCEx_PeriphCLKConfig+0x58>
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8044028:	e9d5 2301 	ldrd	r2, r3, [r5, #4]
 804402c:	071b      	lsls	r3, r3, #28
 804402e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8044032:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8044036:	2301      	movs	r3, #1
 8044038:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 804403a:	f7fe ffb9 	bl	8042fb0 <HAL_GetTick>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 804403e:	4c38      	ldr	r4, [pc, #224]	; (8044120 <HAL_RCCEx_PeriphCLKConfig+0x124>)
    tickstart = HAL_GetTick();
 8044040:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8044042:	6823      	ldr	r3, [r4, #0]
 8044044:	0118      	lsls	r0, r3, #4
 8044046:	d4df      	bmi.n	8044008 <HAL_RCCEx_PeriphCLKConfig+0xc>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8044048:	f7fe ffb2 	bl	8042fb0 <HAL_GetTick>
 804404c:	1b80      	subs	r0, r0, r6
 804404e:	2802      	cmp	r0, #2
 8044050:	d9f7      	bls.n	8044042 <HAL_RCCEx_PeriphCLKConfig+0x46>
 8044052:	e004      	b.n	804405e <HAL_RCCEx_PeriphCLKConfig+0x62>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8044054:	f7fe ffac 	bl	8042fb0 <HAL_GetTick>
 8044058:	1bc0      	subs	r0, r0, r7
 804405a:	2802      	cmp	r0, #2
 804405c:	d9e1      	bls.n	8044022 <HAL_RCCEx_PeriphCLKConfig+0x26>
        return HAL_TIMEOUT;
 804405e:	2003      	movs	r0, #3
 8044060:	e7d6      	b.n	8044010 <HAL_RCCEx_PeriphCLKConfig+0x14>
    __HAL_RCC_PWR_CLK_ENABLE();
 8044062:	2300      	movs	r3, #0
 8044064:	9301      	str	r3, [sp, #4]
 8044066:	4b2e      	ldr	r3, [pc, #184]	; (8044120 <HAL_RCCEx_PeriphCLKConfig+0x124>)
    PWR->CR |= PWR_CR_DBP;
 8044068:	4c2e      	ldr	r4, [pc, #184]	; (8044124 <HAL_RCCEx_PeriphCLKConfig+0x128>)
    __HAL_RCC_PWR_CLK_ENABLE();
 804406a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 804406c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8044070:	641a      	str	r2, [r3, #64]	; 0x40
 8044072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8044074:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8044078:	9301      	str	r3, [sp, #4]
 804407a:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 804407c:	6823      	ldr	r3, [r4, #0]
 804407e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8044082:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8044084:	f7fe ff94 	bl	8042fb0 <HAL_GetTick>
 8044088:	4606      	mov	r6, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 804408a:	6823      	ldr	r3, [r4, #0]
 804408c:	05d9      	lsls	r1, r3, #23
 804408e:	d51b      	bpl.n	80440c8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8044090:	4c23      	ldr	r4, [pc, #140]	; (8044120 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8044092:	6f23      	ldr	r3, [r4, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8044094:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8044098:	d11c      	bne.n	80440d4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 804409a:	68eb      	ldr	r3, [r5, #12]
 804409c:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80440a0:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 80440a4:	4a1e      	ldr	r2, [pc, #120]	; (8044120 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 80440a6:	d134      	bne.n	8044112 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80440a8:	6891      	ldr	r1, [r2, #8]
 80440aa:	f023 4070 	bic.w	r0, r3, #4026531840	; 0xf0000000
 80440ae:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 80440b2:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 80440b6:	4301      	orrs	r1, r0
 80440b8:	6091      	str	r1, [r2, #8]
 80440ba:	6f11      	ldr	r1, [r2, #112]	; 0x70
 80440bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80440c0:	430b      	orrs	r3, r1
 80440c2:	6713      	str	r3, [r2, #112]	; 0x70
  return HAL_OK;
 80440c4:	2000      	movs	r0, #0
 80440c6:	e7a3      	b.n	8044010 <HAL_RCCEx_PeriphCLKConfig+0x14>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80440c8:	f7fe ff72 	bl	8042fb0 <HAL_GetTick>
 80440cc:	1b80      	subs	r0, r0, r6
 80440ce:	2802      	cmp	r0, #2
 80440d0:	d9db      	bls.n	804408a <HAL_RCCEx_PeriphCLKConfig+0x8e>
 80440d2:	e7c4      	b.n	804405e <HAL_RCCEx_PeriphCLKConfig+0x62>
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80440d4:	68ea      	ldr	r2, [r5, #12]
 80440d6:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80440da:	4293      	cmp	r3, r2
 80440dc:	d0dd      	beq.n	804409a <HAL_RCCEx_PeriphCLKConfig+0x9e>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80440de:	6f23      	ldr	r3, [r4, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 80440e0:	4a11      	ldr	r2, [pc, #68]	; (8044128 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 80440e2:	2101      	movs	r1, #1
 80440e4:	6011      	str	r1, [r2, #0]
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80440e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 80440ea:	2100      	movs	r1, #0
 80440ec:	6011      	str	r1, [r2, #0]
      RCC->BDCR = tmpreg1;
 80440ee:	6723      	str	r3, [r4, #112]	; 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80440f0:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80440f2:	07da      	lsls	r2, r3, #31
 80440f4:	d5d1      	bpl.n	804409a <HAL_RCCEx_PeriphCLKConfig+0x9e>
        tickstart = HAL_GetTick();
 80440f6:	f7fe ff5b 	bl	8042fb0 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80440fa:	f241 3788 	movw	r7, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80440fe:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8044100:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8044102:	079b      	lsls	r3, r3, #30
 8044104:	d4c9      	bmi.n	804409a <HAL_RCCEx_PeriphCLKConfig+0x9e>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8044106:	f7fe ff53 	bl	8042fb0 <HAL_GetTick>
 804410a:	1b80      	subs	r0, r0, r6
 804410c:	42b8      	cmp	r0, r7
 804410e:	d9f7      	bls.n	8044100 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8044110:	e7a5      	b.n	804405e <HAL_RCCEx_PeriphCLKConfig+0x62>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8044112:	6891      	ldr	r1, [r2, #8]
 8044114:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8044118:	e7ce      	b.n	80440b8 <HAL_RCCEx_PeriphCLKConfig+0xbc>
 804411a:	bf00      	nop
 804411c:	42470068 	.word	0x42470068
 8044120:	40023800 	.word	0x40023800
 8044124:	40007000 	.word	0x40007000
 8044128:	42470e40 	.word	0x42470e40

0804412c <HAL_RTC_DeactivateAlarm>:

  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 804412c:	7f03      	ldrb	r3, [r0, #28]
 804412e:	2b01      	cmp	r3, #1
{
 8044130:	b570      	push	{r4, r5, r6, lr}
 8044132:	4604      	mov	r4, r0
 8044134:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hrtc);
 8044138:	d021      	beq.n	804417e <HAL_RTC_DeactivateAlarm+0x52>
 804413a:	2301      	movs	r3, #1
 804413c:	7723      	strb	r3, [r4, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 804413e:	6823      	ldr	r3, [r4, #0]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8044140:	7760      	strb	r0, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8044142:	22ca      	movs	r2, #202	; 0xca
 8044144:	625a      	str	r2, [r3, #36]	; 0x24
 8044146:	2253      	movs	r2, #83	; 0x53
 8044148:	625a      	str	r2, [r3, #36]	; 0x24

  if(Alarm == RTC_ALARM_A)
 804414a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
  {
    /* AlarmA */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 804414e:	689a      	ldr	r2, [r3, #8]
  if(Alarm == RTC_ALARM_A)
 8044150:	d123      	bne.n	804419a <HAL_RTC_DeactivateAlarm+0x6e>
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8044152:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8044156:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8044158:	689a      	ldr	r2, [r3, #8]
 804415a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 804415e:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8044160:	f7fe ff26 	bl	8042fb0 <HAL_GetTick>
 8044164:	4606      	mov	r6, r0

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8044166:	6823      	ldr	r3, [r4, #0]
 8044168:	68dd      	ldr	r5, [r3, #12]
 804416a:	f015 0501 	ands.w	r5, r5, #1
 804416e:	d007      	beq.n	8044180 <HAL_RTC_DeactivateAlarm+0x54>
        return HAL_TIMEOUT;
      }
    }
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8044170:	6823      	ldr	r3, [r4, #0]
 8044172:	22ff      	movs	r2, #255	; 0xff
 8044174:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8044176:	2000      	movs	r0, #0
  hrtc->State = HAL_RTC_STATE_READY;
 8044178:	2301      	movs	r3, #1
 804417a:	7763      	strb	r3, [r4, #29]
  __HAL_UNLOCK(hrtc);
 804417c:	7720      	strb	r0, [r4, #28]

  return HAL_OK;
}
 804417e:	bd70      	pop	{r4, r5, r6, pc}
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8044180:	f7fe ff16 	bl	8042fb0 <HAL_GetTick>
 8044184:	1b80      	subs	r0, r0, r6
 8044186:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 804418a:	d9ec      	bls.n	8044166 <HAL_RTC_DeactivateAlarm+0x3a>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 804418c:	6823      	ldr	r3, [r4, #0]
 804418e:	22ff      	movs	r2, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8044190:	2003      	movs	r0, #3
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8044192:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8044194:	7760      	strb	r0, [r4, #29]
        __HAL_UNLOCK(hrtc);
 8044196:	7725      	strb	r5, [r4, #28]
        return HAL_TIMEOUT;
 8044198:	e7f1      	b.n	804417e <HAL_RTC_DeactivateAlarm+0x52>
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 804419a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 804419e:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_DISABLE_IT(hrtc,RTC_IT_ALRB);
 80441a0:	689a      	ldr	r2, [r3, #8]
 80441a2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80441a6:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80441a8:	f7fe ff02 	bl	8042fb0 <HAL_GetTick>
 80441ac:	4606      	mov	r6, r0
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 80441ae:	6823      	ldr	r3, [r4, #0]
 80441b0:	68dd      	ldr	r5, [r3, #12]
 80441b2:	f015 0502 	ands.w	r5, r5, #2
 80441b6:	d1db      	bne.n	8044170 <HAL_RTC_DeactivateAlarm+0x44>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80441b8:	f7fe fefa 	bl	8042fb0 <HAL_GetTick>
 80441bc:	1b80      	subs	r0, r0, r6
 80441be:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80441c2:	d9f4      	bls.n	80441ae <HAL_RTC_DeactivateAlarm+0x82>
 80441c4:	e7e2      	b.n	804418c <HAL_RTC_DeactivateAlarm+0x60>

080441c6 <HAL_RTC_WaitForSynchro>:
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
  uint32_t tickstart = 0U;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80441c6:	6802      	ldr	r2, [r0, #0]
{
 80441c8:	b538      	push	{r3, r4, r5, lr}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80441ca:	68d3      	ldr	r3, [r2, #12]
 80441cc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80441d0:	60d3      	str	r3, [r2, #12]
{
 80441d2:	4604      	mov	r4, r0

    /* Get tick */
    tickstart = HAL_GetTick();
 80441d4:	f7fe feec 	bl	8042fb0 <HAL_GetTick>
 80441d8:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80441da:	6823      	ldr	r3, [r4, #0]
 80441dc:	68db      	ldr	r3, [r3, #12]
 80441de:	069b      	lsls	r3, r3, #26
 80441e0:	d501      	bpl.n	80441e6 <HAL_RTC_WaitForSynchro+0x20>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 80441e2:	2000      	movs	r0, #0
}
 80441e4:	bd38      	pop	{r3, r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80441e6:	f7fe fee3 	bl	8042fb0 <HAL_GetTick>
 80441ea:	1b40      	subs	r0, r0, r5
 80441ec:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80441f0:	d9f3      	bls.n	80441da <HAL_RTC_WaitForSynchro+0x14>
      return HAL_TIMEOUT;
 80441f2:	2003      	movs	r0, #3
 80441f4:	e7f6      	b.n	80441e4 <HAL_RTC_WaitForSynchro+0x1e>

080441f6 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80441f6:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80441f8:	6803      	ldr	r3, [r0, #0]
 80441fa:	68da      	ldr	r2, [r3, #12]
 80441fc:	0652      	lsls	r2, r2, #25
{
 80441fe:	4604      	mov	r4, r0
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8044200:	d501      	bpl.n	8044206 <RTC_EnterInitMode+0x10>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8044202:	2000      	movs	r0, #0
}
 8044204:	bd38      	pop	{r3, r4, r5, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8044206:	f04f 32ff 	mov.w	r2, #4294967295
 804420a:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 804420c:	f7fe fed0 	bl	8042fb0 <HAL_GetTick>
 8044210:	4605      	mov	r5, r0
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8044212:	6823      	ldr	r3, [r4, #0]
 8044214:	68db      	ldr	r3, [r3, #12]
 8044216:	065b      	lsls	r3, r3, #25
 8044218:	d4f3      	bmi.n	8044202 <RTC_EnterInitMode+0xc>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 804421a:	f7fe fec9 	bl	8042fb0 <HAL_GetTick>
 804421e:	1b40      	subs	r0, r0, r5
 8044220:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8044224:	d9f5      	bls.n	8044212 <RTC_EnterInitMode+0x1c>
        return HAL_TIMEOUT;
 8044226:	2003      	movs	r0, #3
 8044228:	e7ec      	b.n	8044204 <RTC_EnterInitMode+0xe>

0804422a <HAL_RTC_Init>:
{
 804422a:	b538      	push	{r3, r4, r5, lr}
  if(hrtc == NULL)
 804422c:	4604      	mov	r4, r0
 804422e:	b1b8      	cbz	r0, 8044260 <HAL_RTC_Init+0x36>
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8044230:	7f43      	ldrb	r3, [r0, #29]
 8044232:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8044236:	b913      	cbnz	r3, 804423e <HAL_RTC_Init+0x14>
    hrtc->Lock = HAL_UNLOCKED;
 8044238:	7702      	strb	r2, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 804423a:	f007 fdb7 	bl	804bdac <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 804423e:	2302      	movs	r3, #2
 8044240:	7763      	strb	r3, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8044242:	6823      	ldr	r3, [r4, #0]
 8044244:	22ca      	movs	r2, #202	; 0xca
 8044246:	625a      	str	r2, [r3, #36]	; 0x24
 8044248:	2253      	movs	r2, #83	; 0x53
 804424a:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 804424c:	4620      	mov	r0, r4
 804424e:	f7ff ffd2 	bl	80441f6 <RTC_EnterInitMode>
 8044252:	6823      	ldr	r3, [r4, #0]
 8044254:	4605      	mov	r5, r0
 8044256:	b128      	cbz	r0, 8044264 <HAL_RTC_Init+0x3a>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8044258:	22ff      	movs	r2, #255	; 0xff
 804425a:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 804425c:	2304      	movs	r3, #4
 804425e:	7763      	strb	r3, [r4, #29]
     return HAL_ERROR;
 8044260:	2501      	movs	r5, #1
 8044262:	e02e      	b.n	80442c2 <HAL_RTC_Init+0x98>
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8044264:	689a      	ldr	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8044266:	6920      	ldr	r0, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8044268:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 804426c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8044270:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8044272:	6862      	ldr	r2, [r4, #4]
 8044274:	6899      	ldr	r1, [r3, #8]
 8044276:	4302      	orrs	r2, r0
 8044278:	6960      	ldr	r0, [r4, #20]
 804427a:	4302      	orrs	r2, r0
 804427c:	430a      	orrs	r2, r1
 804427e:	609a      	str	r2, [r3, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8044280:	68e2      	ldr	r2, [r4, #12]
 8044282:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8044284:	691a      	ldr	r2, [r3, #16]
 8044286:	68a1      	ldr	r1, [r4, #8]
 8044288:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 804428c:	611a      	str	r2, [r3, #16]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 804428e:	68da      	ldr	r2, [r3, #12]
 8044290:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8044294:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8044296:	689b      	ldr	r3, [r3, #8]
 8044298:	069b      	lsls	r3, r3, #26
 804429a:	d405      	bmi.n	80442a8 <HAL_RTC_Init+0x7e>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 804429c:	4620      	mov	r0, r4
 804429e:	f7ff ff92 	bl	80441c6 <HAL_RTC_WaitForSynchro>
 80442a2:	b108      	cbz	r0, 80442a8 <HAL_RTC_Init+0x7e>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80442a4:	6823      	ldr	r3, [r4, #0]
 80442a6:	e7d7      	b.n	8044258 <HAL_RTC_Init+0x2e>
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80442a8:	6823      	ldr	r3, [r4, #0]
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80442aa:	69a1      	ldr	r1, [r4, #24]
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80442ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80442ae:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80442b2:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80442b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80442b6:	430a      	orrs	r2, r1
 80442b8:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80442ba:	22ff      	movs	r2, #255	; 0xff
 80442bc:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 80442be:	2301      	movs	r3, #1
 80442c0:	7763      	strb	r3, [r4, #29]
}
 80442c2:	4628      	mov	r0, r5
 80442c4:	bd38      	pop	{r3, r4, r5, pc}

080442c6 <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 80442c6:	2300      	movs	r3, #0

  while(Value >= 10U)
 80442c8:	2809      	cmp	r0, #9
 80442ca:	d803      	bhi.n	80442d4 <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    Value -= 10U;
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 80442cc:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
}
 80442d0:	b2c0      	uxtb	r0, r0
 80442d2:	4770      	bx	lr
    Value -= 10U;
 80442d4:	380a      	subs	r0, #10
    bcdhigh++;
 80442d6:	3301      	adds	r3, #1
    Value -= 10U;
 80442d8:	b2c0      	uxtb	r0, r0
 80442da:	e7f5      	b.n	80442c8 <RTC_ByteToBcd2+0x2>

080442dc <HAL_RTC_SetTime>:
  __HAL_LOCK(hrtc);
 80442dc:	7f03      	ldrb	r3, [r0, #28]
 80442de:	2b01      	cmp	r3, #1
{
 80442e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80442e4:	4606      	mov	r6, r0
 80442e6:	460f      	mov	r7, r1
 80442e8:	f04f 0502 	mov.w	r5, #2
  __HAL_LOCK(hrtc);
 80442ec:	d02e      	beq.n	804434c <HAL_RTC_SetTime+0x70>
 80442ee:	2301      	movs	r3, #1
 80442f0:	6801      	ldr	r1, [r0, #0]
 80442f2:	7703      	strb	r3, [r0, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 80442f4:	7745      	strb	r5, [r0, #29]
 80442f6:	7838      	ldrb	r0, [r7, #0]
 80442f8:	787d      	ldrb	r5, [r7, #1]
 80442fa:	78bc      	ldrb	r4, [r7, #2]
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80442fc:	688b      	ldr	r3, [r1, #8]
  if(Format == RTC_FORMAT_BIN)
 80442fe:	bb42      	cbnz	r2, 8044352 <HAL_RTC_SetTime+0x76>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8044300:	f013 0340 	ands.w	r3, r3, #64	; 0x40
      sTime->TimeFormat = 0x00U;
 8044304:	bf08      	it	eq
 8044306:	70fb      	strbeq	r3, [r7, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8044308:	f7ff ffdd 	bl	80442c6 <RTC_ByteToBcd2>
 804430c:	4680      	mov	r8, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 804430e:	4628      	mov	r0, r5
 8044310:	f7ff ffd9 	bl	80442c6 <RTC_ByteToBcd2>
 8044314:	4602      	mov	r2, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8044316:	4620      	mov	r0, r4
 8044318:	f7ff ffd5 	bl	80442c6 <RTC_ByteToBcd2>
                        (((uint32_t)sTime->TimeFormat) << 16U));
 804431c:	78fb      	ldrb	r3, [r7, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 804431e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8044322:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8044326:	ea40 2402 	orr.w	r4, r0, r2, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 804432a:	23ca      	movs	r3, #202	; 0xca
 804432c:	624b      	str	r3, [r1, #36]	; 0x24
 804432e:	2353      	movs	r3, #83	; 0x53
 8044330:	624b      	str	r3, [r1, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8044332:	4630      	mov	r0, r6
 8044334:	f7ff ff5f 	bl	80441f6 <RTC_EnterInitMode>
 8044338:	6833      	ldr	r3, [r6, #0]
 804433a:	4605      	mov	r5, r0
 804433c:	b1b0      	cbz	r0, 804436c <HAL_RTC_SetTime+0x90>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 804433e:	22ff      	movs	r2, #255	; 0xff
 8044340:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8044342:	2304      	movs	r3, #4
 8044344:	7773      	strb	r3, [r6, #29]
    __HAL_UNLOCK(hrtc);
 8044346:	2300      	movs	r3, #0
 8044348:	7733      	strb	r3, [r6, #28]
        return HAL_ERROR;
 804434a:	2501      	movs	r5, #1
}
 804434c:	4628      	mov	r0, r5
 804434e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8044352:	f013 0340 	ands.w	r3, r3, #64	; 0x40
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8044356:	ea4f 2505 	mov.w	r5, r5, lsl #8
      sTime->TimeFormat = 0x00U;
 804435a:	bf08      	it	eq
 804435c:	70fb      	strbeq	r3, [r7, #3]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 804435e:	ea45 4000 	orr.w	r0, r5, r0, lsl #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8044362:	4320      	orrs	r0, r4
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8044364:	78fc      	ldrb	r4, [r7, #3]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8044366:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 804436a:	e7de      	b.n	804432a <HAL_RTC_SetTime+0x4e>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 804436c:	f004 347f 	and.w	r4, r4, #2139062143	; 0x7f7f7f7f
 8044370:	f024 44fe 	bic.w	r4, r4, #2130706432	; 0x7f000000
 8044374:	601c      	str	r4, [r3, #0]
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8044376:	689a      	ldr	r2, [r3, #8]
 8044378:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 804437c:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 804437e:	e9d7 2003 	ldrd	r2, r0, [r7, #12]
 8044382:	6899      	ldr	r1, [r3, #8]
 8044384:	4302      	orrs	r2, r0
 8044386:	430a      	orrs	r2, r1
 8044388:	609a      	str	r2, [r3, #8]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 804438a:	68da      	ldr	r2, [r3, #12]
 804438c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8044390:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8044392:	689b      	ldr	r3, [r3, #8]
 8044394:	069b      	lsls	r3, r3, #26
 8044396:	d40a      	bmi.n	80443ae <HAL_RTC_SetTime+0xd2>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8044398:	4630      	mov	r0, r6
 804439a:	f7ff ff14 	bl	80441c6 <HAL_RTC_WaitForSynchro>
 804439e:	b130      	cbz	r0, 80443ae <HAL_RTC_SetTime+0xd2>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80443a0:	6833      	ldr	r3, [r6, #0]
 80443a2:	22ff      	movs	r2, #255	; 0xff
 80443a4:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 80443a6:	2304      	movs	r3, #4
 80443a8:	7773      	strb	r3, [r6, #29]
        __HAL_UNLOCK(hrtc);
 80443aa:	7735      	strb	r5, [r6, #28]
 80443ac:	e7cd      	b.n	804434a <HAL_RTC_SetTime+0x6e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80443ae:	6833      	ldr	r3, [r6, #0]
 80443b0:	22ff      	movs	r2, #255	; 0xff
 80443b2:	625a      	str	r2, [r3, #36]	; 0x24
   hrtc->State = HAL_RTC_STATE_READY;
 80443b4:	2301      	movs	r3, #1
 80443b6:	7773      	strb	r3, [r6, #29]
   __HAL_UNLOCK(hrtc);
 80443b8:	2300      	movs	r3, #0
 80443ba:	7733      	strb	r3, [r6, #28]
   return HAL_OK;
 80443bc:	e7c6      	b.n	804434c <HAL_RTC_SetTime+0x70>

080443be <HAL_RTC_SetDate>:
{
 80443be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 __HAL_LOCK(hrtc);
 80443c0:	7f03      	ldrb	r3, [r0, #28]
 80443c2:	2b01      	cmp	r3, #1
{
 80443c4:	4606      	mov	r6, r0
 80443c6:	f04f 0502 	mov.w	r5, #2
 __HAL_LOCK(hrtc);
 80443ca:	d030      	beq.n	804442e <HAL_RTC_SetDate+0x70>
 80443cc:	2301      	movs	r3, #1
 80443ce:	7703      	strb	r3, [r0, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 80443d0:	7745      	strb	r5, [r0, #29]
 80443d2:	780d      	ldrb	r5, [r1, #0]
 80443d4:	78c8      	ldrb	r0, [r1, #3]
 80443d6:	784c      	ldrb	r4, [r1, #1]
 80443d8:	788f      	ldrb	r7, [r1, #2]
 80443da:	036d      	lsls	r5, r5, #13
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80443dc:	2a00      	cmp	r2, #0
 80443de:	d147      	bne.n	8044470 <HAL_RTC_SetDate+0xb2>
 80443e0:	06e2      	lsls	r2, r4, #27
 80443e2:	d503      	bpl.n	80443ec <HAL_RTC_SetDate+0x2e>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80443e4:	f024 0410 	bic.w	r4, r4, #16
 80443e8:	340a      	adds	r4, #10
 80443ea:	704c      	strb	r4, [r1, #1]
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80443ec:	f7ff ff6b 	bl	80442c6 <RTC_ByteToBcd2>
 80443f0:	4602      	mov	r2, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80443f2:	7848      	ldrb	r0, [r1, #1]
 80443f4:	f7ff ff67 	bl	80442c6 <RTC_ByteToBcd2>
 80443f8:	4604      	mov	r4, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80443fa:	4638      	mov	r0, r7
 80443fc:	f7ff ff63 	bl	80442c6 <RTC_ByteToBcd2>
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8044400:	4328      	orrs	r0, r5
 8044402:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8044406:	6833      	ldr	r3, [r6, #0]
 8044408:	22ca      	movs	r2, #202	; 0xca
 804440a:	625a      	str	r2, [r3, #36]	; 0x24
 804440c:	2253      	movs	r2, #83	; 0x53
 804440e:	625a      	str	r2, [r3, #36]	; 0x24
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8044410:	ea40 2404 	orr.w	r4, r0, r4, lsl #8
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8044414:	4630      	mov	r0, r6
 8044416:	f7ff feee 	bl	80441f6 <RTC_EnterInitMode>
 804441a:	6833      	ldr	r3, [r6, #0]
 804441c:	4605      	mov	r5, r0
 804441e:	b140      	cbz	r0, 8044432 <HAL_RTC_SetDate+0x74>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8044420:	22ff      	movs	r2, #255	; 0xff
 8044422:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8044424:	2304      	movs	r3, #4
 8044426:	7773      	strb	r3, [r6, #29]
    __HAL_UNLOCK(hrtc);
 8044428:	2300      	movs	r3, #0
 804442a:	7733      	strb	r3, [r6, #28]
        return HAL_ERROR;
 804442c:	2501      	movs	r5, #1
}
 804442e:	4628      	mov	r0, r5
 8044430:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8044432:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
 8044436:	f024 04c0 	bic.w	r4, r4, #192	; 0xc0
 804443a:	605c      	str	r4, [r3, #4]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 804443c:	68da      	ldr	r2, [r3, #12]
 804443e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8044442:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8044444:	689b      	ldr	r3, [r3, #8]
 8044446:	069b      	lsls	r3, r3, #26
 8044448:	d40a      	bmi.n	8044460 <HAL_RTC_SetDate+0xa2>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 804444a:	4630      	mov	r0, r6
 804444c:	f7ff febb 	bl	80441c6 <HAL_RTC_WaitForSynchro>
 8044450:	b130      	cbz	r0, 8044460 <HAL_RTC_SetDate+0xa2>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8044452:	6833      	ldr	r3, [r6, #0]
 8044454:	22ff      	movs	r2, #255	; 0xff
 8044456:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8044458:	2304      	movs	r3, #4
 804445a:	7773      	strb	r3, [r6, #29]
        __HAL_UNLOCK(hrtc);
 804445c:	7735      	strb	r5, [r6, #28]
 804445e:	e7e5      	b.n	804442c <HAL_RTC_SetDate+0x6e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8044460:	6833      	ldr	r3, [r6, #0]
 8044462:	22ff      	movs	r2, #255	; 0xff
 8044464:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY ;
 8044466:	2301      	movs	r3, #1
 8044468:	7773      	strb	r3, [r6, #29]
    __HAL_UNLOCK(hrtc);
 804446a:	2300      	movs	r3, #0
 804446c:	7733      	strb	r3, [r6, #28]
    return HAL_OK;
 804446e:	e7de      	b.n	804442e <HAL_RTC_SetDate+0x70>
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8044470:	ea45 4000 	orr.w	r0, r5, r0, lsl #16
 8044474:	4338      	orrs	r0, r7
 8044476:	e7c6      	b.n	8044406 <HAL_RTC_SetDate+0x48>

08044478 <HAL_RTC_SetAlarm_IT>:
{
 8044478:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 804447c:	4b53      	ldr	r3, [pc, #332]	; (80445cc <HAL_RTC_SetAlarm_IT+0x154>)
{
 804447e:	4606      	mov	r6, r0
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 8044480:	681b      	ldr	r3, [r3, #0]
 8044482:	f44f 40fa 	mov.w	r0, #32000	; 0x7d00
 8044486:	fbb3 f0f0 	udiv	r0, r3, r0
 804448a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 804448e:	4343      	muls	r3, r0
 8044490:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hrtc);
 8044492:	7f33      	ldrb	r3, [r6, #28]
 8044494:	2b01      	cmp	r3, #1
 8044496:	f04f 0002 	mov.w	r0, #2
 804449a:	d04a      	beq.n	8044532 <HAL_RTC_SetAlarm_IT+0xba>
 804449c:	2301      	movs	r3, #1
 804449e:	6834      	ldr	r4, [r6, #0]
 80444a0:	7733      	strb	r3, [r6, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 80444a2:	7770      	strb	r0, [r6, #29]
 80444a4:	7808      	ldrb	r0, [r1, #0]
 80444a6:	f891 9001 	ldrb.w	r9, [r1, #1]
 80444aa:	f891 a002 	ldrb.w	sl, [r1, #2]
 80444ae:	f891 7020 	ldrb.w	r7, [r1, #32]
 80444b2:	69cd      	ldr	r5, [r1, #28]
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80444b4:	68a3      	ldr	r3, [r4, #8]
  if(Format == RTC_FORMAT_BIN)
 80444b6:	2a00      	cmp	r2, #0
 80444b8:	d13e      	bne.n	8044538 <HAL_RTC_SetAlarm_IT+0xc0>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80444ba:	f013 0340 	ands.w	r3, r3, #64	; 0x40
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80444be:	bf08      	it	eq
 80444c0:	70cb      	strbeq	r3, [r1, #3]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80444c2:	f7ff ff00 	bl	80442c6 <RTC_ByteToBcd2>
 80444c6:	4680      	mov	r8, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 80444c8:	4648      	mov	r0, r9
 80444ca:	f7ff fefc 	bl	80442c6 <RTC_ByteToBcd2>
 80444ce:	4602      	mov	r2, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80444d0:	4650      	mov	r0, sl
 80444d2:	f7ff fef8 	bl	80442c6 <RTC_ByteToBcd2>
 80444d6:	4681      	mov	r9, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 80444d8:	4638      	mov	r0, r7
 80444da:	f7ff fef4 	bl	80442c6 <RTC_ByteToBcd2>
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80444de:	694b      	ldr	r3, [r1, #20]
 80444e0:	432b      	orrs	r3, r5
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80444e2:	78cd      	ldrb	r5, [r1, #3]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80444e4:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 80444e8:	ea43 0309 	orr.w	r3, r3, r9
 80444ec:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80444f0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80444f4:	ea43 6000 	orr.w	r0, r3, r0, lsl #24
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 80444f8:	698b      	ldr	r3, [r1, #24]
 80444fa:	684a      	ldr	r2, [r1, #4]
 80444fc:	431a      	orrs	r2, r3
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80444fe:	23ca      	movs	r3, #202	; 0xca
 8044500:	6263      	str	r3, [r4, #36]	; 0x24
 8044502:	2353      	movs	r3, #83	; 0x53
 8044504:	6263      	str	r3, [r4, #36]	; 0x24
  if(sAlarm->Alarm == RTC_ALARM_A)
 8044506:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8044508:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 804450c:	68a3      	ldr	r3, [r4, #8]
  if(sAlarm->Alarm == RTC_ALARM_A)
 804450e:	d142      	bne.n	8044596 <HAL_RTC_SetAlarm_IT+0x11e>
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8044510:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8044514:	60a3      	str	r3, [r4, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8044516:	68e3      	ldr	r3, [r4, #12]
 8044518:	b2db      	uxtb	r3, r3
 804451a:	f463 73c0 	orn	r3, r3, #384	; 0x180
 804451e:	60e3      	str	r3, [r4, #12]
      if (count-- == 0U)
 8044520:	9b01      	ldr	r3, [sp, #4]
 8044522:	1e59      	subs	r1, r3, #1
 8044524:	9101      	str	r1, [sp, #4]
 8044526:	b9cb      	cbnz	r3, 804455c <HAL_RTC_SetAlarm_IT+0xe4>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8044528:	22ff      	movs	r2, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 804452a:	2003      	movs	r0, #3
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 804452c:	6262      	str	r2, [r4, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 804452e:	7770      	strb	r0, [r6, #29]
        __HAL_UNLOCK(hrtc);
 8044530:	7733      	strb	r3, [r6, #28]
}
 8044532:	b002      	add	sp, #8
 8044534:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8044538:	f013 0340 	ands.w	r3, r3, #64	; 0x40
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 804453c:	bf08      	it	eq
 804453e:	70cb      	strbeq	r3, [r1, #3]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8044540:	694b      	ldr	r3, [r1, #20]
 8044542:	431d      	orrs	r5, r3
 8044544:	ea45 050a 	orr.w	r5, r5, sl
 8044548:	ea45 4000 	orr.w	r0, r5, r0, lsl #16
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 804454c:	78cb      	ldrb	r3, [r1, #3]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 804454e:	ea40 2009 	orr.w	r0, r0, r9, lsl #8
 8044552:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8044556:	ea40 6007 	orr.w	r0, r0, r7, lsl #24
 804455a:	e7cd      	b.n	80444f8 <HAL_RTC_SetAlarm_IT+0x80>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET);
 804455c:	68e3      	ldr	r3, [r4, #12]
 804455e:	07d9      	lsls	r1, r3, #31
 8044560:	d5de      	bpl.n	8044520 <HAL_RTC_SetAlarm_IT+0xa8>
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8044562:	61e0      	str	r0, [r4, #28]
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8044564:	6462      	str	r2, [r4, #68]	; 0x44
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8044566:	68a3      	ldr	r3, [r4, #8]
 8044568:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 804456c:	60a3      	str	r3, [r4, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 804456e:	68a3      	ldr	r3, [r4, #8]
 8044570:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8044574:	60a3      	str	r3, [r4, #8]
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8044576:	4b16      	ldr	r3, [pc, #88]	; (80445d0 <HAL_RTC_SetAlarm_IT+0x158>)
 8044578:	681a      	ldr	r2, [r3, #0]
 804457a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 804457e:	601a      	str	r2, [r3, #0]
  EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT;
 8044580:	689a      	ldr	r2, [r3, #8]
 8044582:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8044586:	609a      	str	r2, [r3, #8]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8044588:	23ff      	movs	r3, #255	; 0xff
 804458a:	6263      	str	r3, [r4, #36]	; 0x24
  __HAL_UNLOCK(hrtc);
 804458c:	2000      	movs	r0, #0
  hrtc->State = HAL_RTC_STATE_READY;
 804458e:	2301      	movs	r3, #1
 8044590:	7773      	strb	r3, [r6, #29]
  __HAL_UNLOCK(hrtc);
 8044592:	7730      	strb	r0, [r6, #28]
  return HAL_OK;
 8044594:	e7cd      	b.n	8044532 <HAL_RTC_SetAlarm_IT+0xba>
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8044596:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 804459a:	60a3      	str	r3, [r4, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 804459c:	68e3      	ldr	r3, [r4, #12]
 804459e:	b2db      	uxtb	r3, r3
 80445a0:	f463 7320 	orn	r3, r3, #640	; 0x280
 80445a4:	60e3      	str	r3, [r4, #12]
      if (count-- == 0U)
 80445a6:	9b01      	ldr	r3, [sp, #4]
 80445a8:	1e59      	subs	r1, r3, #1
 80445aa:	9101      	str	r1, [sp, #4]
 80445ac:	2b00      	cmp	r3, #0
 80445ae:	d0bb      	beq.n	8044528 <HAL_RTC_SetAlarm_IT+0xb0>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET);
 80445b0:	68e3      	ldr	r3, [r4, #12]
 80445b2:	079b      	lsls	r3, r3, #30
 80445b4:	d5f7      	bpl.n	80445a6 <HAL_RTC_SetAlarm_IT+0x12e>
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80445b6:	6220      	str	r0, [r4, #32]
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80445b8:	64a2      	str	r2, [r4, #72]	; 0x48
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80445ba:	68a3      	ldr	r3, [r4, #8]
 80445bc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80445c0:	60a3      	str	r3, [r4, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80445c2:	68a3      	ldr	r3, [r4, #8]
 80445c4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80445c8:	e7d4      	b.n	8044574 <HAL_RTC_SetAlarm_IT+0xfc>
 80445ca:	bf00      	nop
 80445cc:	2000108c 	.word	0x2000108c
 80445d0:	40013c00 	.word	0x40013c00

080445d4 <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint32_t tmp = 0U;
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 80445d4:	0903      	lsrs	r3, r0, #4
 80445d6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  return (tmp + (Value & (uint8_t)0x0F));
 80445da:	f000 000f 	and.w	r0, r0, #15
 80445de:	eb00 0043 	add.w	r0, r0, r3, lsl #1
}
 80445e2:	b2c0      	uxtb	r0, r0
 80445e4:	4770      	bx	lr

080445e6 <HAL_RTC_GetTime>:
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80445e6:	6803      	ldr	r3, [r0, #0]
 80445e8:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80445ea:	6048      	str	r0, [r1, #4]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80445ec:	6918      	ldr	r0, [r3, #16]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80445ee:	681b      	ldr	r3, [r3, #0]
 80445f0:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80445f4:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
{
 80445f8:	b570      	push	{r4, r5, r6, lr}
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80445fa:	f3c0 000e 	ubfx	r0, r0, #0, #15
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 80445fe:	0c1d      	lsrs	r5, r3, #16
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8044600:	6088      	str	r0, [r1, #8]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8044602:	f3c3 2606 	ubfx	r6, r3, #8, #7
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8044606:	f005 003f 	and.w	r0, r5, #63	; 0x3f
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 804460a:	b2dc      	uxtb	r4, r3
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 804460c:	f005 0540 	and.w	r5, r5, #64	; 0x40
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8044610:	7008      	strb	r0, [r1, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8044612:	704e      	strb	r6, [r1, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8044614:	708c      	strb	r4, [r1, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8044616:	70cd      	strb	r5, [r1, #3]
  if(Format == RTC_FORMAT_BIN)
 8044618:	b952      	cbnz	r2, 8044630 <HAL_RTC_GetTime+0x4a>
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 804461a:	f7ff ffdb 	bl	80445d4 <RTC_Bcd2ToByte>
 804461e:	7008      	strb	r0, [r1, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8044620:	4630      	mov	r0, r6
 8044622:	f7ff ffd7 	bl	80445d4 <RTC_Bcd2ToByte>
 8044626:	7048      	strb	r0, [r1, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8044628:	4620      	mov	r0, r4
 804462a:	f7ff ffd3 	bl	80445d4 <RTC_Bcd2ToByte>
 804462e:	7088      	strb	r0, [r1, #2]
}
 8044630:	2000      	movs	r0, #0
 8044632:	bd70      	pop	{r4, r5, r6, pc}

08044634 <HAL_RTC_GetDate>:
{
 8044634:	b538      	push	{r3, r4, r5, lr}
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8044636:	6803      	ldr	r3, [r0, #0]
 8044638:	685b      	ldr	r3, [r3, #4]
 804463a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 804463e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8044642:	0c18      	lsrs	r0, r3, #16
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8044644:	f3c3 2504 	ubfx	r5, r3, #8, #5
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8044648:	b2dc      	uxtb	r4, r3
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 804464a:	f3c3 3342 	ubfx	r3, r3, #13, #3
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 804464e:	70c8      	strb	r0, [r1, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8044650:	704d      	strb	r5, [r1, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8044652:	708c      	strb	r4, [r1, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8044654:	700b      	strb	r3, [r1, #0]
  if(Format == RTC_FORMAT_BIN)
 8044656:	b952      	cbnz	r2, 804466e <HAL_RTC_GetDate+0x3a>
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8044658:	f7ff ffbc 	bl	80445d4 <RTC_Bcd2ToByte>
 804465c:	70c8      	strb	r0, [r1, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 804465e:	4628      	mov	r0, r5
 8044660:	f7ff ffb8 	bl	80445d4 <RTC_Bcd2ToByte>
 8044664:	7048      	strb	r0, [r1, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8044666:	4620      	mov	r0, r4
 8044668:	f7ff ffb4 	bl	80445d4 <RTC_Bcd2ToByte>
 804466c:	7088      	strb	r0, [r1, #2]
}
 804466e:	2000      	movs	r0, #0
 8044670:	bd38      	pop	{r3, r4, r5, pc}

08044672 <HAL_RTCEx_BKUPWrite>:
  uint32_t tmp = 0U;

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 8044672:	6803      	ldr	r3, [r0, #0]
 8044674:	3350      	adds	r3, #80	; 0x50
  tmp += (BackupRegister * 4U);

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8044676:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 804467a:	4770      	bx	lr

0804467c <HAL_RTCEx_BKUPRead>:
  uint32_t tmp = 0U;

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 804467c:	6803      	ldr	r3, [r0, #0]
 804467e:	3350      	adds	r3, #80	; 0x50
  tmp += (BackupRegister * 4U);

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8044680:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
}
 8044684:	4770      	bx	lr

08044686 <HAL_RTCEx_EnableBypassShadow>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef* hrtc)
{
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8044686:	7f03      	ldrb	r3, [r0, #28]
 8044688:	2b01      	cmp	r3, #1
 804468a:	f04f 0302 	mov.w	r3, #2
 804468e:	d00f      	beq.n	80446b0 <HAL_RTCEx_EnableBypassShadow+0x2a>

  hrtc->State = HAL_RTC_STATE_BUSY;
 8044690:	7743      	strb	r3, [r0, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8044692:	6803      	ldr	r3, [r0, #0]
 8044694:	22ca      	movs	r2, #202	; 0xca
 8044696:	625a      	str	r2, [r3, #36]	; 0x24
 8044698:	2253      	movs	r2, #83	; 0x53
 804469a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 804469c:	689a      	ldr	r2, [r3, #8]
 804469e:	f042 0220 	orr.w	r2, r2, #32
 80446a2:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80446a4:	22ff      	movs	r2, #255	; 0xff
 80446a6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80446a8:	2301      	movs	r3, #1
 80446aa:	7743      	strb	r3, [r0, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80446ac:	2300      	movs	r3, #0
 80446ae:	7703      	strb	r3, [r0, #28]
  __HAL_LOCK(hrtc);
 80446b0:	4618      	mov	r0, r3

  return HAL_OK;
}
 80446b2:	4770      	bx	lr

080446b4 <SD_DMATransmitCplt>:
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 80446b4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80446b6:	681a      	ldr	r2, [r3, #0]
 80446b8:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80446ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80446be:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 80446c0:	4770      	bx	lr

080446c2 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80446c2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80446c6:	b089      	sub	sp, #36	; 0x24
 80446c8:	4605      	mov	r5, r0
 80446ca:	460e      	mov	r6, r1
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80446cc:	f7fe fc70 	bl	8042fb0 <HAL_GetTick>
  uint32_t index = 0U;
  uint32_t tempscr[2U] = {0U, 0U};
 80446d0:	2300      	movs	r3, #0
  uint32_t tickstart = HAL_GetTick();
 80446d2:	4681      	mov	r9, r0
  uint32_t *scr = pSCR;

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80446d4:	2108      	movs	r1, #8
 80446d6:	6828      	ldr	r0, [r5, #0]
  uint32_t tempscr[2U] = {0U, 0U};
 80446d8:	e9cd 3300 	strd	r3, r3, [sp]
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80446dc:	f001 fe55 	bl	804638a <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 80446e0:	4604      	mov	r4, r0
 80446e2:	bb40      	cbnz	r0, 8044736 <SD_FindSCR+0x74>
  {
    return errorstate;
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80446e4:	6d29      	ldr	r1, [r5, #80]	; 0x50
 80446e6:	6828      	ldr	r0, [r5, #0]
 80446e8:	0409      	lsls	r1, r1, #16
 80446ea:	f001 ff61 	bl	80465b0 <SDMMC_CmdAppCommand>
  if(errorstate != HAL_SD_ERROR_NONE)
 80446ee:	4604      	mov	r4, r0
 80446f0:	bb08      	cbnz	r0, 8044736 <SD_FindSCR+0x74>
  {
    return errorstate;
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
  config.DataLength    = 8U;
 80446f2:	f04f 32ff 	mov.w	r2, #4294967295
 80446f6:	2308      	movs	r3, #8
 80446f8:	e9cd 2302 	strd	r2, r3, [sp, #8]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80446fc:	2130      	movs	r1, #48	; 0x30
 80446fe:	2302      	movs	r3, #2
 8044700:	e9cd 1304 	strd	r1, r3, [sp, #16]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8044704:	9006      	str	r0, [sp, #24]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8044706:	2301      	movs	r3, #1
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8044708:	a902      	add	r1, sp, #8
 804470a:	6828      	ldr	r0, [r5, #0]
  config.DPSM          = SDIO_DPSM_ENABLE;
 804470c:	9307      	str	r3, [sp, #28]
  (void)SDIO_ConfigData(hsd->Instance, &config);
 804470e:	f001 fe29 	bl	8046364 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8044712:	6828      	ldr	r0, [r5, #0]
 8044714:	f001 ff95 	bl	8046642 <SDMMC_CmdSendSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 8044718:	4604      	mov	r4, r0
 804471a:	b960      	cbnz	r0, 8044736 <SD_FindSCR+0x74>
  uint32_t index = 0U;
 804471c:	4607      	mov	r7, r0
  {
    return errorstate;
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 804471e:	f240 482a 	movw	r8, #1066	; 0x42a
 8044722:	6828      	ldr	r0, [r5, #0]
 8044724:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8044726:	ea13 0f08 	tst.w	r3, r8
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 804472a:	6b43      	ldr	r3, [r0, #52]	; 0x34
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 804472c:	d007      	beq.n	804473e <SD_FindSCR+0x7c>
    {
      return HAL_SD_ERROR_TIMEOUT;
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 804472e:	0719      	lsls	r1, r3, #28
 8044730:	d518      	bpl.n	8044764 <SD_FindSCR+0xa2>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8044732:	2408      	movs	r4, #8

    return HAL_SD_ERROR_DATA_CRC_FAIL;
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8044734:	6384      	str	r4, [r0, #56]	; 0x38
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));

  }

  return HAL_SD_ERROR_NONE;
}
 8044736:	4620      	mov	r0, r4
 8044738:	b009      	add	sp, #36	; 0x24
 804473a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 804473e:	029b      	lsls	r3, r3, #10
 8044740:	d507      	bpl.n	8044752 <SD_FindSCR+0x90>
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8044742:	f001 fde5 	bl	8046310 <SDIO_ReadFIFO>
 8044746:	ab08      	add	r3, sp, #32
 8044748:	eb03 0387 	add.w	r3, r3, r7, lsl #2
      index++;
 804474c:	3701      	adds	r7, #1
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 804474e:	f843 0c20 	str.w	r0, [r3, #-32]
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8044752:	f7fe fc2d 	bl	8042fb0 <HAL_GetTick>
 8044756:	eba0 0009 	sub.w	r0, r0, r9
 804475a:	3001      	adds	r0, #1
 804475c:	d1e1      	bne.n	8044722 <SD_FindSCR+0x60>
      return HAL_SD_ERROR_TIMEOUT;
 804475e:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8044762:	e7e8      	b.n	8044736 <SD_FindSCR+0x74>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8044764:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8044766:	079a      	lsls	r2, r3, #30
 8044768:	d501      	bpl.n	804476e <SD_FindSCR+0xac>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 804476a:	2402      	movs	r4, #2
 804476c:	e7e2      	b.n	8044734 <SD_FindSCR+0x72>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 804476e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8044770:	069b      	lsls	r3, r3, #26
 8044772:	d501      	bpl.n	8044778 <SD_FindSCR+0xb6>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8044774:	2420      	movs	r4, #32
 8044776:	e7dd      	b.n	8044734 <SD_FindSCR+0x72>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8044778:	f240 533a 	movw	r3, #1338	; 0x53a
 804477c:	6383      	str	r3, [r0, #56]	; 0x38
 804477e:	9b01      	ldr	r3, [sp, #4]
 8044780:	ba1b      	rev	r3, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8044782:	6033      	str	r3, [r6, #0]
 8044784:	9b00      	ldr	r3, [sp, #0]
 8044786:	ba1b      	rev	r3, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8044788:	6073      	str	r3, [r6, #4]
  return HAL_SD_ERROR_NONE;
 804478a:	e7d4      	b.n	8044736 <SD_FindSCR+0x74>

0804478c <HAL_SD_ReadBlocks_DMA>:
{
 804478c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8044790:	4604      	mov	r4, r0
 8044792:	b087      	sub	sp, #28
 8044794:	4617      	mov	r7, r2
 8044796:	4698      	mov	r8, r3
  if(NULL == pData)
 8044798:	b941      	cbnz	r1, 80447ac <HAL_SD_ReadBlocks_DMA+0x20>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 804479a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 804479c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80447a0:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 80447a2:	2501      	movs	r5, #1
}
 80447a4:	4628      	mov	r0, r5
 80447a6:	b007      	add	sp, #28
 80447a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  if(hsd->State == HAL_SD_STATE_READY)
 80447ac:	f890 6034 	ldrb.w	r6, [r0, #52]	; 0x34
 80447b0:	b2f6      	uxtb	r6, r6
 80447b2:	2e01      	cmp	r6, #1
 80447b4:	d176      	bne.n	80448a4 <HAL_SD_ReadBlocks_DMA+0x118>
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80447b6:	2200      	movs	r2, #0
 80447b8:	6382      	str	r2, [r0, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80447ba:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
 80447bc:	18fb      	adds	r3, r7, r3
 80447be:	4283      	cmp	r3, r0
 80447c0:	d903      	bls.n	80447ca <HAL_SD_ReadBlocks_DMA+0x3e>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80447c2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80447c4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80447c8:	e7ea      	b.n	80447a0 <HAL_SD_ReadBlocks_DMA+0x14>
    hsd->Instance->DCTRL = 0U;
 80447ca:	6825      	ldr	r5, [r4, #0]
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 80447cc:	6c20      	ldr	r0, [r4, #64]	; 0x40
    hsd->State = HAL_SD_STATE_BUSY;
 80447ce:	2303      	movs	r3, #3
 80447d0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 80447d4:	62ea      	str	r2, [r5, #44]	; 0x2c
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 80447d6:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 80447d8:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 80447dc:	f043 0302 	orr.w	r3, r3, #2
 80447e0:	63eb      	str	r3, [r5, #60]	; 0x3c
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 80447e2:	4b31      	ldr	r3, [pc, #196]	; (80448a8 <HAL_SD_ReadBlocks_DMA+0x11c>)
 80447e4:	63c3      	str	r3, [r0, #60]	; 0x3c
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 80447e6:	4b31      	ldr	r3, [pc, #196]	; (80448ac <HAL_SD_ReadBlocks_DMA+0x120>)
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80447e8:	ea4f 2948 	mov.w	r9, r8, lsl #9
    hsd->hdmarx->XferAbortCallback = NULL;
 80447ec:	e9c0 3213 	strd	r3, r2, [r0, #76]	; 0x4c
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80447f0:	460a      	mov	r2, r1
 80447f2:	ea4f 0399 	mov.w	r3, r9, lsr #2
 80447f6:	f105 0180 	add.w	r1, r5, #128	; 0x80
 80447fa:	f7fe fd27 	bl	804324c <HAL_DMA_Start_IT>
 80447fe:	4605      	mov	r5, r0
 8044800:	b168      	cbz	r0, 804481e <HAL_SD_ReadBlocks_DMA+0x92>
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8044802:	6823      	ldr	r3, [r4, #0]
 8044804:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8044806:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 804480a:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 804480c:	4a28      	ldr	r2, [pc, #160]	; (80448b0 <HAL_SD_ReadBlocks_DMA+0x124>)
 804480e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8044810:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8044812:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8044816:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8044818:	f884 6034 	strb.w	r6, [r4, #52]	; 0x34
 804481c:	e7c1      	b.n	80447a2 <HAL_SD_ReadBlocks_DMA+0x16>
      __HAL_SD_DMA_ENABLE(hsd);
 804481e:	4b25      	ldr	r3, [pc, #148]	; (80448b4 <HAL_SD_ReadBlocks_DMA+0x128>)
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8044820:	6820      	ldr	r0, [r4, #0]
      __HAL_SD_DMA_ENABLE(hsd);
 8044822:	601e      	str	r6, [r3, #0]
      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8044824:	6c63      	ldr	r3, [r4, #68]	; 0x44
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8044826:	f44f 7100 	mov.w	r1, #512	; 0x200
      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 804482a:	2b01      	cmp	r3, #1
        add *= 512U;
 804482c:	bf18      	it	ne
 804482e:	027f      	lslne	r7, r7, #9
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8044830:	f001 fdab 	bl	804638a <SDMMC_CmdBlockLength>
      if(errorstate != HAL_SD_ERROR_NONE)
 8044834:	b148      	cbz	r0, 804484a <HAL_SD_ReadBlocks_DMA+0xbe>
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8044836:	6823      	ldr	r3, [r4, #0]
 8044838:	4a1d      	ldr	r2, [pc, #116]	; (80448b0 <HAL_SD_ReadBlocks_DMA+0x124>)
 804483a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 804483c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 804483e:	2501      	movs	r5, #1
        hsd->ErrorCode |= errorstate;
 8044840:	4318      	orrs	r0, r3
 8044842:	63a0      	str	r0, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8044844:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
        return HAL_ERROR;
 8044848:	e7ac      	b.n	80447a4 <HAL_SD_ReadBlocks_DMA+0x18>
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 804484a:	f04f 33ff 	mov.w	r3, #4294967295
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 804484e:	e9cd 3900 	strd	r3, r9, [sp]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8044852:	2290      	movs	r2, #144	; 0x90
 8044854:	2302      	movs	r3, #2
 8044856:	e9cd 2302 	strd	r2, r3, [sp, #8]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 804485a:	9004      	str	r0, [sp, #16]
      config.DPSM          = SDIO_DPSM_ENABLE;
 804485c:	2301      	movs	r3, #1
      (void)SDIO_ConfigData(hsd->Instance, &config);
 804485e:	4669      	mov	r1, sp
 8044860:	6820      	ldr	r0, [r4, #0]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8044862:	9305      	str	r3, [sp, #20]
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8044864:	f001 fd7e 	bl	8046364 <SDIO_ConfigData>
      if(NumberOfBlocks > 1U)
 8044868:	f1b8 0f01 	cmp.w	r8, #1
 804486c:	d913      	bls.n	8044896 <HAL_SD_ReadBlocks_DMA+0x10a>
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 804486e:	2382      	movs	r3, #130	; 0x82
 8044870:	6323      	str	r3, [r4, #48]	; 0x30
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8044872:	4639      	mov	r1, r7
 8044874:	6820      	ldr	r0, [r4, #0]
 8044876:	f001 fdb8 	bl	80463ea <SDMMC_CmdReadMultiBlock>
      if(errorstate != HAL_SD_ERROR_NONE)
 804487a:	2800      	cmp	r0, #0
 804487c:	d092      	beq.n	80447a4 <HAL_SD_ReadBlocks_DMA+0x18>
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 804487e:	6823      	ldr	r3, [r4, #0]
 8044880:	4a0b      	ldr	r2, [pc, #44]	; (80448b0 <HAL_SD_ReadBlocks_DMA+0x124>)
 8044882:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8044884:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8044886:	2501      	movs	r5, #1
        hsd->ErrorCode |= errorstate;
 8044888:	4318      	orrs	r0, r3
        hsd->Context = SD_CONTEXT_NONE;
 804488a:	2300      	movs	r3, #0
        hsd->ErrorCode |= errorstate;
 804488c:	63a0      	str	r0, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 804488e:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8044892:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_ERROR;
 8044894:	e786      	b.n	80447a4 <HAL_SD_ReadBlocks_DMA+0x18>
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8044896:	2381      	movs	r3, #129	; 0x81
 8044898:	6323      	str	r3, [r4, #48]	; 0x30
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 804489a:	4639      	mov	r1, r7
 804489c:	6820      	ldr	r0, [r4, #0]
 804489e:	f001 fd8c 	bl	80463ba <SDMMC_CmdReadSingleBlock>
 80448a2:	e7ea      	b.n	804487a <HAL_SD_ReadBlocks_DMA+0xee>
    return HAL_BUSY;
 80448a4:	2502      	movs	r5, #2
 80448a6:	e77d      	b.n	80447a4 <HAL_SD_ReadBlocks_DMA+0x18>
 80448a8:	080449eb 	.word	0x080449eb
 80448ac:	08044f0d 	.word	0x08044f0d
 80448b0:	004005ff 	.word	0x004005ff
 80448b4:	4225858c 	.word	0x4225858c

080448b8 <HAL_SD_WriteBlocks_DMA>:
{
 80448b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80448bc:	4604      	mov	r4, r0
 80448be:	b087      	sub	sp, #28
 80448c0:	4616      	mov	r6, r2
 80448c2:	461f      	mov	r7, r3
  if(NULL == pData)
 80448c4:	4689      	mov	r9, r1
 80448c6:	b941      	cbnz	r1, 80448da <HAL_SD_WriteBlocks_DMA+0x22>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80448c8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80448ca:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80448ce:	6383      	str	r3, [r0, #56]	; 0x38
    return HAL_ERROR;
 80448d0:	2501      	movs	r5, #1
}
 80448d2:	4628      	mov	r0, r5
 80448d4:	b007      	add	sp, #28
 80448d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  if(hsd->State == HAL_SD_STATE_READY)
 80448da:	f890 5034 	ldrb.w	r5, [r0, #52]	; 0x34
 80448de:	b2ed      	uxtb	r5, r5
 80448e0:	2d01      	cmp	r5, #1
 80448e2:	d177      	bne.n	80449d4 <HAL_SD_WriteBlocks_DMA+0x11c>
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80448e4:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
 80448e6:	18f3      	adds	r3, r6, r3
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80448e8:	2200      	movs	r2, #0
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80448ea:	428b      	cmp	r3, r1
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80448ec:	6382      	str	r2, [r0, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80448ee:	d904      	bls.n	80448fa <HAL_SD_WriteBlocks_DMA+0x42>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80448f0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80448f2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80448f6:	6383      	str	r3, [r0, #56]	; 0x38
      return HAL_ERROR;
 80448f8:	e7eb      	b.n	80448d2 <HAL_SD_WriteBlocks_DMA+0x1a>
    hsd->State = HAL_SD_STATE_BUSY;
 80448fa:	2303      	movs	r3, #3
 80448fc:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 8044900:	6800      	ldr	r0, [r0, #0]
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8044902:	4935      	ldr	r1, [pc, #212]	; (80449d8 <HAL_SD_WriteBlocks_DMA+0x120>)
    hsd->Instance->DCTRL = 0U;
 8044904:	62c2      	str	r2, [r0, #44]	; 0x2c
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8044906:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8044908:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 804490c:	f043 0302 	orr.w	r3, r3, #2
 8044910:	63c3      	str	r3, [r0, #60]	; 0x3c
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8044912:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8044914:	63d9      	str	r1, [r3, #60]	; 0x3c
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8044916:	4931      	ldr	r1, [pc, #196]	; (80449dc <HAL_SD_WriteBlocks_DMA+0x124>)
    hsd->hdmatx->XferAbortCallback = NULL;
 8044918:	e9c3 1213 	strd	r1, r2, [r3, #76]	; 0x4c
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 804491c:	6c63      	ldr	r3, [r4, #68]	; 0x44
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 804491e:	f44f 7100 	mov.w	r1, #512	; 0x200
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8044922:	2b01      	cmp	r3, #1
      add *= 512U;
 8044924:	bf18      	it	ne
 8044926:	0276      	lslne	r6, r6, #9
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8044928:	f001 fd2f 	bl	804638a <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 804492c:	4602      	mov	r2, r0
 804492e:	6820      	ldr	r0, [r4, #0]
 8044930:	b142      	cbz	r2, 8044944 <HAL_SD_WriteBlocks_DMA+0x8c>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8044932:	4b2b      	ldr	r3, [pc, #172]	; (80449e0 <HAL_SD_WriteBlocks_DMA+0x128>)
 8044934:	6383      	str	r3, [r0, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8044936:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8044938:	2501      	movs	r5, #1
      hsd->ErrorCode |= errorstate;
 804493a:	4313      	orrs	r3, r2
 804493c:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 804493e:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
      return HAL_ERROR;
 8044942:	e7c6      	b.n	80448d2 <HAL_SD_WriteBlocks_DMA+0x1a>
    if(NumberOfBlocks > 1U)
 8044944:	2f01      	cmp	r7, #1
 8044946:	d912      	bls.n	804496e <HAL_SD_WriteBlocks_DMA+0xb6>
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8044948:	23a0      	movs	r3, #160	; 0xa0
 804494a:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 804494c:	4631      	mov	r1, r6
 804494e:	f001 fd7c 	bl	804644a <SDMMC_CmdWriteMultiBlock>
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8044952:	4606      	mov	r6, r0
 8044954:	6822      	ldr	r2, [r4, #0]
    if(errorstate != HAL_SD_ERROR_NONE)
 8044956:	b180      	cbz	r0, 804497a <HAL_SD_WriteBlocks_DMA+0xc2>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8044958:	4b21      	ldr	r3, [pc, #132]	; (80449e0 <HAL_SD_WriteBlocks_DMA+0x128>)
 804495a:	6393      	str	r3, [r2, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 804495c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 804495e:	2501      	movs	r5, #1
      hsd->ErrorCode |= errorstate;
 8044960:	431e      	orrs	r6, r3
      hsd->Context = SD_CONTEXT_NONE;
 8044962:	2300      	movs	r3, #0
      hsd->ErrorCode |= errorstate;
 8044964:	63a6      	str	r6, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8044966:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 804496a:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 804496c:	e7b1      	b.n	80448d2 <HAL_SD_WriteBlocks_DMA+0x1a>
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 804496e:	2390      	movs	r3, #144	; 0x90
 8044970:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8044972:	4631      	mov	r1, r6
 8044974:	f001 fd51 	bl	804641a <SDMMC_CmdWriteSingleBlock>
 8044978:	e7eb      	b.n	8044952 <HAL_SD_WriteBlocks_DMA+0x9a>
    __HAL_SD_DMA_ENABLE(hsd);
 804497a:	4b1a      	ldr	r3, [pc, #104]	; (80449e4 <HAL_SD_WriteBlocks_DMA+0x12c>)
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 804497c:	6be0      	ldr	r0, [r4, #60]	; 0x3c
    __HAL_SD_DMA_ENABLE(hsd);
 804497e:	f04f 0801 	mov.w	r8, #1
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8044982:	027f      	lsls	r7, r7, #9
    __HAL_SD_DMA_ENABLE(hsd);
 8044984:	f8c3 8000 	str.w	r8, [r3]
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8044988:	3280      	adds	r2, #128	; 0x80
 804498a:	08bb      	lsrs	r3, r7, #2
 804498c:	4649      	mov	r1, r9
 804498e:	f7fe fc5d 	bl	804324c <HAL_DMA_Start_IT>
 8044992:	4605      	mov	r5, r0
 8044994:	b180      	cbz	r0, 80449b8 <HAL_SD_WriteBlocks_DMA+0x100>
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8044996:	6822      	ldr	r2, [r4, #0]
 8044998:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 804499a:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 804499e:	f023 0302 	bic.w	r3, r3, #2
 80449a2:	63d3      	str	r3, [r2, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80449a4:	4b0e      	ldr	r3, [pc, #56]	; (80449e0 <HAL_SD_WriteBlocks_DMA+0x128>)
 80449a6:	6393      	str	r3, [r2, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80449a8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80449aa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80449ae:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80449b0:	f884 8034 	strb.w	r8, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80449b4:	6326      	str	r6, [r4, #48]	; 0x30
 80449b6:	e78b      	b.n	80448d0 <HAL_SD_WriteBlocks_DMA+0x18>
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80449b8:	f04f 33ff 	mov.w	r3, #4294967295
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80449bc:	e9cd 3700 	strd	r3, r7, [sp]
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80449c0:	4669      	mov	r1, sp
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80449c2:	2390      	movs	r3, #144	; 0x90
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80449c4:	6820      	ldr	r0, [r4, #0]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80449c6:	e9cd 3602 	strd	r3, r6, [sp, #8]
      config.DPSM          = SDIO_DPSM_ENABLE;
 80449ca:	e9cd 6804 	strd	r6, r8, [sp, #16]
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80449ce:	f001 fcc9 	bl	8046364 <SDIO_ConfigData>
      return HAL_OK;
 80449d2:	e77e      	b.n	80448d2 <HAL_SD_WriteBlocks_DMA+0x1a>
    return HAL_BUSY;
 80449d4:	2502      	movs	r5, #2
 80449d6:	e77c      	b.n	80448d2 <HAL_SD_WriteBlocks_DMA+0x1a>
 80449d8:	080446b5 	.word	0x080446b5
 80449dc:	08044f0d 	.word	0x08044f0d
 80449e0:	004005ff 	.word	0x004005ff
 80449e4:	4225858c 	.word	0x4225858c

080449e8 <HAL_SD_ErrorCallback>:
 80449e8:	4770      	bx	lr

080449ea <SD_DMAReceiveCplt>:
{
 80449ea:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80449ec:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 80449ee:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80449f0:	2b82      	cmp	r3, #130	; 0x82
 80449f2:	d109      	bne.n	8044a08 <SD_DMAReceiveCplt+0x1e>
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80449f4:	6820      	ldr	r0, [r4, #0]
 80449f6:	f001 fd41 	bl	804647c <SDMMC_CmdStopTransfer>
    if(errorstate != HAL_SD_ERROR_NONE)
 80449fa:	b128      	cbz	r0, 8044a08 <SD_DMAReceiveCplt+0x1e>
      hsd->ErrorCode |= errorstate;
 80449fc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80449fe:	4318      	orrs	r0, r3
 8044a00:	63a0      	str	r0, [r4, #56]	; 0x38
      HAL_SD_ErrorCallback(hsd);
 8044a02:	4620      	mov	r0, r4
 8044a04:	f7ff fff0 	bl	80449e8 <HAL_SD_ErrorCallback>
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8044a08:	6823      	ldr	r3, [r4, #0]
 8044a0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8044a0c:	f022 0208 	bic.w	r2, r2, #8
 8044a10:	62da      	str	r2, [r3, #44]	; 0x2c
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8044a12:	f240 523a 	movw	r2, #1338	; 0x53a
 8044a16:	639a      	str	r2, [r3, #56]	; 0x38
  hsd->State = HAL_SD_STATE_READY;
 8044a18:	2301      	movs	r3, #1
 8044a1a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8044a1e:	2300      	movs	r3, #0
 8044a20:	6323      	str	r3, [r4, #48]	; 0x30
  HAL_SD_RxCpltCallback(hsd);
 8044a22:	4620      	mov	r0, r4
 8044a24:	f7fe f989 	bl	8042d3a <HAL_SD_RxCpltCallback>
}
 8044a28:	bd10      	pop	{r4, pc}
	...

08044a2c <HAL_SD_GetCardCSD>:
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8044a2c:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8044a2e:	0f9a      	lsrs	r2, r3, #30
 8044a30:	700a      	strb	r2, [r1, #0]
  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8044a32:	f3c3 6283 	ubfx	r2, r3, #26, #4
 8044a36:	704a      	strb	r2, [r1, #1]
  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8044a38:	f3c3 6201 	ubfx	r2, r3, #24, #2
 8044a3c:	708a      	strb	r2, [r1, #2]
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8044a3e:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8044a42:	70ca      	strb	r2, [r1, #3]
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8044a44:	f3c3 2207 	ubfx	r2, r3, #8, #8
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8044a48:	b2db      	uxtb	r3, r3
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8044a4a:	710a      	strb	r2, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8044a4c:	714b      	strb	r3, [r1, #5]
  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8044a4e:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8044a50:	0d1a      	lsrs	r2, r3, #20
 8044a52:	80ca      	strh	r2, [r1, #6]
  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8044a54:	f3c3 4203 	ubfx	r2, r3, #16, #4
 8044a58:	720a      	strb	r2, [r1, #8]
  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8044a5a:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 8044a5e:	724a      	strb	r2, [r1, #9]
  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8044a60:	f3c3 3280 	ubfx	r2, r3, #14, #1
 8044a64:	728a      	strb	r2, [r1, #10]
  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8044a66:	f3c3 3240 	ubfx	r2, r3, #13, #1
 8044a6a:	72ca      	strb	r2, [r1, #11]
  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8044a6c:	f3c3 3200 	ubfx	r2, r3, #12, #1
 8044a70:	730a      	strb	r2, [r1, #12]
  pCSD->Reserved2 = 0U; /*!< Reserved */
 8044a72:	2200      	movs	r2, #0
 8044a74:	734a      	strb	r2, [r1, #13]
  if(hsd->SdCard.CardType == CARD_SDSC)
 8044a76:	6c42      	ldr	r2, [r0, #68]	; 0x44
{
 8044a78:	b510      	push	{r4, lr}
  if(hsd->SdCard.CardType == CARD_SDSC)
 8044a7a:	2a00      	cmp	r2, #0
 8044a7c:	d16b      	bne.n	8044b56 <HAL_SD_GetCardCSD+0x12a>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8044a7e:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8044a80:	f640 74fc 	movw	r4, #4092	; 0xffc
 8044a84:	ea04 0383 	and.w	r3, r4, r3, lsl #2
 8044a88:	ea43 7392 	orr.w	r3, r3, r2, lsr #30
 8044a8c:	610b      	str	r3, [r1, #16]
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8044a8e:	f3c2 63c2 	ubfx	r3, r2, #27, #3
 8044a92:	750b      	strb	r3, [r1, #20]
    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8044a94:	f3c2 6302 	ubfx	r3, r2, #24, #3
 8044a98:	754b      	strb	r3, [r1, #21]
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8044a9a:	f3c2 5342 	ubfx	r3, r2, #21, #3
 8044a9e:	758b      	strb	r3, [r1, #22]
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8044aa0:	f3c2 4382 	ubfx	r3, r2, #18, #3
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8044aa4:	f3c2 32c2 	ubfx	r2, r2, #15, #3
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8044aa8:	75cb      	strb	r3, [r1, #23]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8044aaa:	760a      	strb	r2, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8044aac:	690b      	ldr	r3, [r1, #16]
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8044aae:	7e0a      	ldrb	r2, [r1, #24]
 8044ab0:	f002 0207 	and.w	r2, r2, #7
 8044ab4:	3202      	adds	r2, #2
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8044ab6:	3301      	adds	r3, #1
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8044ab8:	4093      	lsls	r3, r2
 8044aba:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8044abc:	7a0a      	ldrb	r2, [r1, #8]
 8044abe:	f002 040f 	and.w	r4, r2, #15
 8044ac2:	2201      	movs	r2, #1
 8044ac4:	40a2      	lsls	r2, r4
 8044ac6:	6582      	str	r2, [r0, #88]	; 0x58
    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8044ac8:	0a52      	lsrs	r2, r2, #9
 8044aca:	4353      	muls	r3, r2
 8044acc:	65c3      	str	r3, [r0, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8044ace:	f44f 7300 	mov.w	r3, #512	; 0x200
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8044ad2:	6603      	str	r3, [r0, #96]	; 0x60
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8044ad4:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8044ad6:	f3c3 3280 	ubfx	r2, r3, #14, #1
 8044ada:	764a      	strb	r2, [r1, #25]
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8044adc:	f3c3 12c6 	ubfx	r2, r3, #7, #7
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8044ae0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8044ae4:	768a      	strb	r2, [r1, #26]
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8044ae6:	76cb      	strb	r3, [r1, #27]
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8044ae8:	6f03      	ldr	r3, [r0, #112]	; 0x70
 8044aea:	0fda      	lsrs	r2, r3, #31
 8044aec:	770a      	strb	r2, [r1, #28]
  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8044aee:	f3c3 7241 	ubfx	r2, r3, #29, #2
 8044af2:	774a      	strb	r2, [r1, #29]
  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8044af4:	f3c3 6282 	ubfx	r2, r3, #26, #3
 8044af8:	778a      	strb	r2, [r1, #30]
  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8044afa:	f3c3 5283 	ubfx	r2, r3, #22, #4
 8044afe:	77ca      	strb	r2, [r1, #31]
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8044b00:	f3c3 5240 	ubfx	r2, r3, #21, #1
 8044b04:	f881 2020 	strb.w	r2, [r1, #32]
  pCSD->Reserved3 = 0;
 8044b08:	2000      	movs	r0, #0
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8044b0a:	f3c3 4200 	ubfx	r2, r3, #16, #1
  pCSD->Reserved3 = 0;
 8044b0e:	f881 0021 	strb.w	r0, [r1, #33]	; 0x21
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8044b12:	f881 2022 	strb.w	r2, [r1, #34]	; 0x22
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8044b16:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 8044b1a:	f881 2023 	strb.w	r2, [r1, #35]	; 0x23
  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8044b1e:	f3c3 3280 	ubfx	r2, r3, #14, #1
 8044b22:	f881 2024 	strb.w	r2, [r1, #36]	; 0x24
  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8044b26:	f3c3 3240 	ubfx	r2, r3, #13, #1
 8044b2a:	f881 2025 	strb.w	r2, [r1, #37]	; 0x25
  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8044b2e:	f3c3 3200 	ubfx	r2, r3, #12, #1
 8044b32:	f881 2026 	strb.w	r2, [r1, #38]	; 0x26
  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8044b36:	f3c3 2281 	ubfx	r2, r3, #10, #2
 8044b3a:	f881 2027 	strb.w	r2, [r1, #39]	; 0x27
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8044b3e:	f3c3 2201 	ubfx	r2, r3, #8, #2
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8044b42:	f3c3 0346 	ubfx	r3, r3, #1, #7
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8044b46:	f881 2028 	strb.w	r2, [r1, #40]	; 0x28
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8044b4a:	f881 3029 	strb.w	r3, [r1, #41]	; 0x29
  pCSD->Reserved4 = 1;
 8044b4e:	2301      	movs	r3, #1
 8044b50:	f881 302a 	strb.w	r3, [r1, #42]	; 0x2a
}
 8044b54:	bd10      	pop	{r4, pc}
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8044b56:	2a01      	cmp	r2, #1
 8044b58:	d10f      	bne.n	8044b7a <HAL_SD_GetCardCSD+0x14e>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8044b5a:	f8b0 206e 	ldrh.w	r2, [r0, #110]	; 0x6e
 8044b5e:	041b      	lsls	r3, r3, #16
 8044b60:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8044b64:	4313      	orrs	r3, r2
 8044b66:	610b      	str	r3, [r1, #16]
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8044b68:	690b      	ldr	r3, [r1, #16]
 8044b6a:	3301      	adds	r3, #1
 8044b6c:	029b      	lsls	r3, r3, #10
 8044b6e:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8044b70:	65c3      	str	r3, [r0, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8044b72:	f44f 7300 	mov.w	r3, #512	; 0x200
 8044b76:	6583      	str	r3, [r0, #88]	; 0x58
 8044b78:	e7ab      	b.n	8044ad2 <HAL_SD_GetCardCSD+0xa6>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8044b7a:	6803      	ldr	r3, [r0, #0]
 8044b7c:	4a05      	ldr	r2, [pc, #20]	; (8044b94 <HAL_SD_GetCardCSD+0x168>)
 8044b7e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8044b80:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8044b82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8044b86:	6383      	str	r3, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8044b88:	2301      	movs	r3, #1
 8044b8a:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    return HAL_ERROR;
 8044b8e:	4618      	mov	r0, r3
 8044b90:	e7e0      	b.n	8044b54 <HAL_SD_GetCardCSD+0x128>
 8044b92:	bf00      	nop
 8044b94:	004005ff 	.word	0x004005ff

08044b98 <HAL_SD_InitCard>:
{
 8044b98:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8044b9c:	2300      	movs	r3, #0
{
 8044b9e:	b099      	sub	sp, #100	; 0x64
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8044ba0:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8044ba4:	e9cd 3307 	strd	r3, r3, [sp, #28]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8044ba8:	930b      	str	r3, [sp, #44]	; 0x2c
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8044baa:	2376      	movs	r3, #118	; 0x76
 8044bac:	930c      	str	r3, [sp, #48]	; 0x30
  status = SDIO_Init(hsd->Instance, Init);
 8044bae:	ab0a      	add	r3, sp, #40	; 0x28
{
 8044bb0:	4604      	mov	r4, r0
  status = SDIO_Init(hsd->Instance, Init);
 8044bb2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8044bb6:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8044bba:	ab07      	add	r3, sp, #28
 8044bbc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8044bbe:	6820      	ldr	r0, [r4, #0]
 8044bc0:	f001 fb8a 	bl	80462d8 <SDIO_Init>
  if(status != HAL_OK)
 8044bc4:	4605      	mov	r5, r0
 8044bc6:	2800      	cmp	r0, #0
 8044bc8:	f040 80d4 	bne.w	8044d74 <HAL_SD_InitCard+0x1dc>
  __HAL_SD_DISABLE(hsd);
 8044bcc:	4f6a      	ldr	r7, [pc, #424]	; (8044d78 <HAL_SD_InitCard+0x1e0>)
  __HAL_SD_ENABLE(hsd);
 8044bce:	2601      	movs	r6, #1
  __HAL_SD_DISABLE(hsd);
 8044bd0:	6038      	str	r0, [r7, #0]
  (void)SDIO_PowerState_ON(hsd->Instance);
 8044bd2:	6820      	ldr	r0, [r4, #0]
 8044bd4:	f001 fba4 	bl	8046320 <SDIO_PowerState_ON>
  __HAL_SD_ENABLE(hsd);
 8044bd8:	603e      	str	r6, [r7, #0]
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8044bda:	6820      	ldr	r0, [r4, #0]
  __IO uint32_t count = 0U;
 8044bdc:	9506      	str	r5, [sp, #24]
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8044bde:	f001 fc7f 	bl	80464e0 <SDMMC_CmdGoIdleState>
  if(errorstate != HAL_SD_ERROR_NONE)
 8044be2:	4605      	mov	r5, r0
 8044be4:	b940      	cbnz	r0, 8044bf8 <HAL_SD_InitCard+0x60>
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8044be6:	6820      	ldr	r0, [r4, #0]
 8044be8:	f001 fca2 	bl	8046530 <SDMMC_CmdOperCond>
  if(errorstate != HAL_SD_ERROR_NONE)
 8044bec:	b158      	cbz	r0, 8044c06 <HAL_SD_InitCard+0x6e>
    hsd->SdCard.CardVersion = CARD_V1_X;
 8044bee:	64a5      	str	r5, [r4, #72]	; 0x48
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8044bf0:	6820      	ldr	r0, [r4, #0]
 8044bf2:	f001 fc75 	bl	80464e0 <SDMMC_CmdGoIdleState>
    if(errorstate != HAL_SD_ERROR_NONE)
 8044bf6:	b138      	cbz	r0, 8044c08 <HAL_SD_InitCard+0x70>
    hsd->State = HAL_SD_STATE_READY;
 8044bf8:	2501      	movs	r5, #1
 8044bfa:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8044bfe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8044c00:	4318      	orrs	r0, r3
    hsd->ErrorCode |= errorstate;
 8044c02:	63a0      	str	r0, [r4, #56]	; 0x38
 8044c04:	e084      	b.n	8044d10 <HAL_SD_InitCard+0x178>
    hsd->SdCard.CardVersion = CARD_V2_X;
 8044c06:	64a6      	str	r6, [r4, #72]	; 0x48
  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8044c08:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8044c0a:	2b01      	cmp	r3, #1
 8044c0c:	d134      	bne.n	8044c78 <HAL_SD_InitCard+0xe0>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8044c0e:	2100      	movs	r1, #0
 8044c10:	6820      	ldr	r0, [r4, #0]
 8044c12:	f001 fccd 	bl	80465b0 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8044c16:	b378      	cbz	r0, 8044c78 <HAL_SD_InitCard+0xe0>
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8044c18:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8044c1c:	e7ec      	b.n	8044bf8 <HAL_SD_InitCard+0x60>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8044c1e:	4631      	mov	r1, r6
 8044c20:	6820      	ldr	r0, [r4, #0]
 8044c22:	f001 fcc5 	bl	80465b0 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8044c26:	2800      	cmp	r0, #0
 8044c28:	d1e6      	bne.n	8044bf8 <HAL_SD_InitCard+0x60>
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8044c2a:	4649      	mov	r1, r9
 8044c2c:	6820      	ldr	r0, [r4, #0]
 8044c2e:	f001 fcd7 	bl	80465e0 <SDMMC_CmdAppOperCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8044c32:	2800      	cmp	r0, #0
 8044c34:	d1f0      	bne.n	8044c18 <HAL_SD_InitCard+0x80>
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8044c36:	4631      	mov	r1, r6
 8044c38:	6820      	ldr	r0, [r4, #0]
 8044c3a:	f001 fb90 	bl	804635e <SDIO_GetResponse>
    count++;
 8044c3e:	9b06      	ldr	r3, [sp, #24]
 8044c40:	3301      	adds	r3, #1
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8044c42:	4605      	mov	r5, r0
    count++;
 8044c44:	9306      	str	r3, [sp, #24]
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8044c46:	0fc6      	lsrs	r6, r0, #31
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8044c48:	9b06      	ldr	r3, [sp, #24]
 8044c4a:	42bb      	cmp	r3, r7
 8044c4c:	d801      	bhi.n	8044c52 <HAL_SD_InitCard+0xba>
 8044c4e:	2e00      	cmp	r6, #0
 8044c50:	d0e5      	beq.n	8044c1e <HAL_SD_InitCard+0x86>
  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8044c52:	9b06      	ldr	r3, [sp, #24]
 8044c54:	4543      	cmp	r3, r8
 8044c56:	d816      	bhi.n	8044c86 <HAL_SD_InitCard+0xee>
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8044c58:	f015 4580 	ands.w	r5, r5, #1073741824	; 0x40000000
 8044c5c:	f04f 0301 	mov.w	r3, #1
 8044c60:	bf18      	it	ne
 8044c62:	461d      	movne	r5, r3
 8044c64:	6465      	str	r5, [r4, #68]	; 0x44
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8044c66:	6820      	ldr	r0, [r4, #0]
  uint16_t sd_rca = 1U;
 8044c68:	f8ad 3016 	strh.w	r3, [sp, #22]
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8044c6c:	f001 fb60 	bl	8046330 <SDIO_GetPowerState>
 8044c70:	b960      	cbnz	r0, 8044c8c <HAL_SD_InitCard+0xf4>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8044c72:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8044c76:	e056      	b.n	8044d26 <HAL_SD_InitCard+0x18e>
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8044c78:	f64f 77fe 	movw	r7, #65534	; 0xfffe
{
 8044c7c:	2600      	movs	r6, #0
 8044c7e:	46b8      	mov	r8, r7
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8044c80:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 8044d7c <HAL_SD_InitCard+0x1e4>
 8044c84:	e7e0      	b.n	8044c48 <HAL_SD_InitCard+0xb0>
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8044c86:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 8044c8a:	e7b5      	b.n	8044bf8 <HAL_SD_InitCard+0x60>
  if(hsd->SdCard.CardType != CARD_SECURED)
 8044c8c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8044c8e:	2b03      	cmp	r3, #3
 8044c90:	d019      	beq.n	8044cc6 <HAL_SD_InitCard+0x12e>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8044c92:	6820      	ldr	r0, [r4, #0]
 8044c94:	f001 fced 	bl	8046672 <SDMMC_CmdSendCID>
    if(errorstate != HAL_SD_ERROR_NONE)
 8044c98:	2800      	cmp	r0, #0
 8044c9a:	d144      	bne.n	8044d26 <HAL_SD_InitCard+0x18e>
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8044c9c:	4601      	mov	r1, r0
 8044c9e:	6820      	ldr	r0, [r4, #0]
 8044ca0:	f001 fb5d 	bl	804635e <SDIO_GetResponse>
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8044ca4:	2104      	movs	r1, #4
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8044ca6:	6760      	str	r0, [r4, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8044ca8:	6820      	ldr	r0, [r4, #0]
 8044caa:	f001 fb58 	bl	804635e <SDIO_GetResponse>
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8044cae:	2108      	movs	r1, #8
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8044cb0:	67a0      	str	r0, [r4, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8044cb2:	6820      	ldr	r0, [r4, #0]
 8044cb4:	f001 fb53 	bl	804635e <SDIO_GetResponse>
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8044cb8:	210c      	movs	r1, #12
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8044cba:	67e0      	str	r0, [r4, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8044cbc:	6820      	ldr	r0, [r4, #0]
 8044cbe:	f001 fb4e 	bl	804635e <SDIO_GetResponse>
 8044cc2:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
  if(hsd->SdCard.CardType != CARD_SECURED)
 8044cc6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8044cc8:	2b03      	cmp	r3, #3
 8044cca:	d125      	bne.n	8044d18 <HAL_SD_InitCard+0x180>
  if(hsd->SdCard.CardType != CARD_SECURED)
 8044ccc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8044cce:	2b03      	cmp	r3, #3
 8044cd0:	d12f      	bne.n	8044d32 <HAL_SD_InitCard+0x19a>
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8044cd2:	2104      	movs	r1, #4
 8044cd4:	6820      	ldr	r0, [r4, #0]
 8044cd6:	f001 fb42 	bl	804635e <SDIO_GetResponse>
 8044cda:	0d00      	lsrs	r0, r0, #20
 8044cdc:	64e0      	str	r0, [r4, #76]	; 0x4c
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8044cde:	a90d      	add	r1, sp, #52	; 0x34
 8044ce0:	4620      	mov	r0, r4
 8044ce2:	f7ff fea3 	bl	8044a2c <HAL_SD_GetCardCSD>
 8044ce6:	4605      	mov	r5, r0
 8044ce8:	2800      	cmp	r0, #0
 8044cea:	d140      	bne.n	8044d6e <HAL_SD_InitCard+0x1d6>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8044cec:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8044cee:	4603      	mov	r3, r0
 8044cf0:	0412      	lsls	r2, r2, #16
 8044cf2:	6820      	ldr	r0, [r4, #0]
 8044cf4:	f001 fbdc 	bl	80464b0 <SDMMC_CmdSelDesel>
  if(errorstate != HAL_SD_ERROR_NONE)
 8044cf8:	b9a8      	cbnz	r0, 8044d26 <HAL_SD_InitCard+0x18e>
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8044cfa:	f104 0310 	add.w	r3, r4, #16
 8044cfe:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8044d02:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8044d06:	1d23      	adds	r3, r4, #4
 8044d08:	cb0e      	ldmia	r3, {r1, r2, r3}
 8044d0a:	6820      	ldr	r0, [r4, #0]
 8044d0c:	f001 fae4 	bl	80462d8 <SDIO_Init>
}
 8044d10:	4628      	mov	r0, r5
 8044d12:	b019      	add	sp, #100	; 0x64
 8044d14:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8044d18:	f10d 0116 	add.w	r1, sp, #22
 8044d1c:	6820      	ldr	r0, [r4, #0]
 8044d1e:	f001 fcd3 	bl	80466c8 <SDMMC_CmdSetRelAdd>
    if(errorstate != HAL_SD_ERROR_NONE)
 8044d22:	2800      	cmp	r0, #0
 8044d24:	d0d2      	beq.n	8044ccc <HAL_SD_InitCard+0x134>
    hsd->State = HAL_SD_STATE_READY;
 8044d26:	2501      	movs	r5, #1
 8044d28:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8044d2c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8044d2e:	4308      	orrs	r0, r1
 8044d30:	e767      	b.n	8044c02 <HAL_SD_InitCard+0x6a>
    hsd->SdCard.RelCardAdd = sd_rca;
 8044d32:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 8044d36:	6521      	str	r1, [r4, #80]	; 0x50
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8044d38:	6820      	ldr	r0, [r4, #0]
 8044d3a:	0409      	lsls	r1, r1, #16
 8044d3c:	f001 fcae 	bl	804669c <SDMMC_CmdSendCSD>
    if(errorstate != HAL_SD_ERROR_NONE)
 8044d40:	2800      	cmp	r0, #0
 8044d42:	d1f0      	bne.n	8044d26 <HAL_SD_InitCard+0x18e>
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8044d44:	4601      	mov	r1, r0
 8044d46:	6820      	ldr	r0, [r4, #0]
 8044d48:	f001 fb09 	bl	804635e <SDIO_GetResponse>
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8044d4c:	2104      	movs	r1, #4
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8044d4e:	6660      	str	r0, [r4, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8044d50:	6820      	ldr	r0, [r4, #0]
 8044d52:	f001 fb04 	bl	804635e <SDIO_GetResponse>
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8044d56:	2108      	movs	r1, #8
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8044d58:	66a0      	str	r0, [r4, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8044d5a:	6820      	ldr	r0, [r4, #0]
 8044d5c:	f001 faff 	bl	804635e <SDIO_GetResponse>
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8044d60:	210c      	movs	r1, #12
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8044d62:	66e0      	str	r0, [r4, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8044d64:	6820      	ldr	r0, [r4, #0]
 8044d66:	f001 fafa 	bl	804635e <SDIO_GetResponse>
 8044d6a:	6720      	str	r0, [r4, #112]	; 0x70
 8044d6c:	e7b1      	b.n	8044cd2 <HAL_SD_InitCard+0x13a>
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8044d6e:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8044d72:	e7d8      	b.n	8044d26 <HAL_SD_InitCard+0x18e>
    return HAL_ERROR;
 8044d74:	2501      	movs	r5, #1
 8044d76:	e7cb      	b.n	8044d10 <HAL_SD_InitCard+0x178>
 8044d78:	422580a0 	.word	0x422580a0
 8044d7c:	c1100000 	.word	0xc1100000

08044d80 <HAL_SD_Init>:
{
 8044d80:	b510      	push	{r4, lr}
  if(hsd == NULL)
 8044d82:	4604      	mov	r4, r0
 8044d84:	b908      	cbnz	r0, 8044d8a <HAL_SD_Init+0xa>
    return HAL_ERROR;
 8044d86:	2001      	movs	r0, #1
}
 8044d88:	bd10      	pop	{r4, pc}
  if(hsd->State == HAL_SD_STATE_RESET)
 8044d8a:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 8044d8e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8044d92:	b913      	cbnz	r3, 8044d9a <HAL_SD_Init+0x1a>
    hsd->Lock = HAL_UNLOCKED;
 8044d94:	7702      	strb	r2, [r0, #28]
    HAL_SD_MspInit(hsd);
 8044d96:	f006 febf 	bl	804bb18 <HAL_SD_MspInit>
  hsd->State = HAL_SD_STATE_BUSY;
 8044d9a:	2303      	movs	r3, #3
 8044d9c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8044da0:	4620      	mov	r0, r4
 8044da2:	f7ff fef9 	bl	8044b98 <HAL_SD_InitCard>
 8044da6:	2800      	cmp	r0, #0
 8044da8:	d1ed      	bne.n	8044d86 <HAL_SD_Init+0x6>
  hsd->State = HAL_SD_STATE_READY;
 8044daa:	2301      	movs	r3, #1
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8044dac:	63a0      	str	r0, [r4, #56]	; 0x38
  hsd->Context = SD_CONTEXT_NONE;
 8044dae:	6320      	str	r0, [r4, #48]	; 0x30
  hsd->State = HAL_SD_STATE_READY;
 8044db0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  return HAL_OK;
 8044db4:	e7e8      	b.n	8044d88 <HAL_SD_Init+0x8>

08044db6 <HAL_SD_GetCardInfo>:
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8044db6:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8044db8:	600b      	str	r3, [r1, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8044dba:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8044dbc:	604b      	str	r3, [r1, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8044dbe:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8044dc0:	608b      	str	r3, [r1, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8044dc2:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8044dc4:	60cb      	str	r3, [r1, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8044dc6:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8044dc8:	610b      	str	r3, [r1, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8044dca:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8044dcc:	614b      	str	r3, [r1, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8044dce:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8044dd0:	618b      	str	r3, [r1, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8044dd2:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8044dd4:	61cb      	str	r3, [r1, #28]
}
 8044dd6:	2000      	movs	r0, #0
 8044dd8:	4770      	bx	lr
	...

08044ddc <HAL_SD_ConfigWideBusOperation>:
{
 8044ddc:	b5f0      	push	{r4, r5, r6, r7, lr}
  hsd->State = HAL_SD_STATE_BUSY;
 8044dde:	2303      	movs	r3, #3
 8044de0:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  if(hsd->SdCard.CardType != CARD_SECURED)
 8044de4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8044de6:	2b03      	cmp	r3, #3
{
 8044de8:	b08b      	sub	sp, #44	; 0x2c
 8044dea:	4604      	mov	r4, r0
 8044dec:	460e      	mov	r6, r1
  if(hsd->SdCard.CardType != CARD_SECURED)
 8044dee:	d002      	beq.n	8044df6 <HAL_SD_ConfigWideBusOperation+0x1a>
    if(WideMode == SDIO_BUS_WIDE_8B)
 8044df0:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8044df4:	d103      	bne.n	8044dfe <HAL_SD_ConfigWideBusOperation+0x22>
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8044df6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8044df8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8044dfc:	e053      	b.n	8044ea6 <HAL_SD_ConfigWideBusOperation+0xca>
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8044dfe:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8044e02:	6800      	ldr	r0, [r0, #0]
 8044e04:	d12a      	bne.n	8044e5c <HAL_SD_ConfigWideBusOperation+0x80>
  uint32_t scr[2U] = {0U, 0U};
 8044e06:	2100      	movs	r1, #0
 8044e08:	e9cd 1104 	strd	r1, r1, [sp, #16]
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8044e0c:	f001 faa7 	bl	804635e <SDIO_GetResponse>
 8044e10:	0180      	lsls	r0, r0, #6
 8044e12:	d41e      	bmi.n	8044e52 <HAL_SD_ConfigWideBusOperation+0x76>
  errorstate = SD_FindSCR(hsd, scr);
 8044e14:	a904      	add	r1, sp, #16
 8044e16:	4620      	mov	r0, r4
 8044e18:	f7ff fc53 	bl	80446c2 <SD_FindSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 8044e1c:	b960      	cbnz	r0, 8044e38 <HAL_SD_ConfigWideBusOperation+0x5c>
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8044e1e:	9b05      	ldr	r3, [sp, #20]
 8044e20:	0359      	lsls	r1, r3, #13
 8044e22:	d518      	bpl.n	8044e56 <HAL_SD_ConfigWideBusOperation+0x7a>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8044e24:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8044e26:	6820      	ldr	r0, [r4, #0]
 8044e28:	0409      	lsls	r1, r1, #16
 8044e2a:	f001 fbc1 	bl	80465b0 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8044e2e:	b918      	cbnz	r0, 8044e38 <HAL_SD_ConfigWideBusOperation+0x5c>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8044e30:	2102      	movs	r1, #2
 8044e32:	6820      	ldr	r0, [r4, #0]
 8044e34:	f001 fbed 	bl	8046612 <SDMMC_CmdBusWidth>
      hsd->ErrorCode |= errorstate;
 8044e38:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8044e3a:	4318      	orrs	r0, r3
      hsd->ErrorCode |= errorstate;
 8044e3c:	63a0      	str	r0, [r4, #56]	; 0x38
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8044e3e:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8044e40:	6827      	ldr	r7, [r4, #0]
 8044e42:	b395      	cbz	r5, 8044eaa <HAL_SD_ConfigWideBusOperation+0xce>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8044e44:	4b26      	ldr	r3, [pc, #152]	; (8044ee0 <HAL_SD_ConfigWideBusOperation+0x104>)
 8044e46:	63bb      	str	r3, [r7, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8044e48:	2001      	movs	r0, #1
 8044e4a:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
}
 8044e4e:	b00b      	add	sp, #44	; 0x2c
 8044e50:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8044e52:	4630      	mov	r0, r6
 8044e54:	e7f0      	b.n	8044e38 <HAL_SD_ConfigWideBusOperation+0x5c>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8044e56:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8044e5a:	e7ed      	b.n	8044e38 <HAL_SD_ConfigWideBusOperation+0x5c>
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8044e5c:	bb01      	cbnz	r1, 8044ea0 <HAL_SD_ConfigWideBusOperation+0xc4>
  uint32_t scr[2U] = {0U, 0U};
 8044e5e:	e9cd 1104 	strd	r1, r1, [sp, #16]
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8044e62:	f001 fa7c 	bl	804635e <SDIO_GetResponse>
 8044e66:	0182      	lsls	r2, r0, #6
 8044e68:	d414      	bmi.n	8044e94 <HAL_SD_ConfigWideBusOperation+0xb8>
  errorstate = SD_FindSCR(hsd, scr);
 8044e6a:	a904      	add	r1, sp, #16
 8044e6c:	4620      	mov	r0, r4
 8044e6e:	f7ff fc28 	bl	80446c2 <SD_FindSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 8044e72:	b960      	cbnz	r0, 8044e8e <HAL_SD_ConfigWideBusOperation+0xb2>
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8044e74:	9b05      	ldr	r3, [sp, #20]
 8044e76:	03db      	lsls	r3, r3, #15
 8044e78:	d50f      	bpl.n	8044e9a <HAL_SD_ConfigWideBusOperation+0xbe>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8044e7a:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8044e7c:	6820      	ldr	r0, [r4, #0]
 8044e7e:	0409      	lsls	r1, r1, #16
 8044e80:	f001 fb96 	bl	80465b0 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8044e84:	b918      	cbnz	r0, 8044e8e <HAL_SD_ConfigWideBusOperation+0xb2>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8044e86:	4601      	mov	r1, r0
 8044e88:	6820      	ldr	r0, [r4, #0]
 8044e8a:	f001 fbc2 	bl	8046612 <SDMMC_CmdBusWidth>
      hsd->ErrorCode |= errorstate;
 8044e8e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8044e90:	4308      	orrs	r0, r1
 8044e92:	e7d3      	b.n	8044e3c <HAL_SD_ConfigWideBusOperation+0x60>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8044e94:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8044e98:	e7f9      	b.n	8044e8e <HAL_SD_ConfigWideBusOperation+0xb2>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8044e9a:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8044e9e:	e7f6      	b.n	8044e8e <HAL_SD_ConfigWideBusOperation+0xb2>
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8044ea0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8044ea2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8044ea6:	63a3      	str	r3, [r4, #56]	; 0x38
 8044ea8:	e7c9      	b.n	8044e3e <HAL_SD_ConfigWideBusOperation+0x62>
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8044eaa:	6863      	ldr	r3, [r4, #4]
 8044eac:	9304      	str	r3, [sp, #16]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8044eae:	68a3      	ldr	r3, [r4, #8]
 8044eb0:	9305      	str	r3, [sp, #20]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8044eb2:	68e3      	ldr	r3, [r4, #12]
    Init.BusWide             = WideMode;
 8044eb4:	e9cd 3606 	strd	r3, r6, [sp, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8044eb8:	6963      	ldr	r3, [r4, #20]
 8044eba:	9308      	str	r3, [sp, #32]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8044ebc:	69a3      	ldr	r3, [r4, #24]
 8044ebe:	9309      	str	r3, [sp, #36]	; 0x24
    (void)SDIO_Init(hsd->Instance, Init);
 8044ec0:	ab0a      	add	r3, sp, #40	; 0x28
 8044ec2:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8044ec6:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8044eca:	ab04      	add	r3, sp, #16
 8044ecc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8044ece:	4638      	mov	r0, r7
 8044ed0:	f001 fa02 	bl	80462d8 <SDIO_Init>
  hsd->State = HAL_SD_STATE_READY;
 8044ed4:	2301      	movs	r3, #1
 8044ed6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  return HAL_OK;
 8044eda:	4628      	mov	r0, r5
 8044edc:	e7b7      	b.n	8044e4e <HAL_SD_ConfigWideBusOperation+0x72>
 8044ede:	bf00      	nop
 8044ee0:	004005ff 	.word	0x004005ff

08044ee4 <HAL_SD_GetCardState>:
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8044ee4:	6d01      	ldr	r1, [r0, #80]	; 0x50
{
 8044ee6:	b510      	push	{r4, lr}
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8044ee8:	0409      	lsls	r1, r1, #16
{
 8044eea:	4604      	mov	r4, r0
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8044eec:	6800      	ldr	r0, [r0, #0]
 8044eee:	f001 fc3b 	bl	8046768 <SDMMC_CmdSendStatus>
  if(errorstate != HAL_SD_ERROR_NONE)
 8044ef2:	4601      	mov	r1, r0
 8044ef4:	b928      	cbnz	r0, 8044f02 <HAL_SD_GetCardState+0x1e>
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8044ef6:	6820      	ldr	r0, [r4, #0]
 8044ef8:	f001 fa31 	bl	804635e <SDIO_GetResponse>
}
 8044efc:	f3c0 2043 	ubfx	r0, r0, #9, #4
 8044f00:	bd10      	pop	{r4, pc}
    hsd->ErrorCode |= errorstate;
 8044f02:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8044f04:	4319      	orrs	r1, r3
 8044f06:	63a1      	str	r1, [r4, #56]	; 0x38
  uint32_t resp1 = 0;
 8044f08:	2000      	movs	r0, #0
 8044f0a:	e7f7      	b.n	8044efc <HAL_SD_GetCardState+0x18>

08044f0c <SD_DMAError>:
{
 8044f0c:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8044f0e:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8044f10:	f7fe faa6 	bl	8043460 <HAL_DMA_GetError>
 8044f14:	2802      	cmp	r0, #2
 8044f16:	d026      	beq.n	8044f66 <SD_DMAError+0x5a>
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8044f18:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8044f1a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8044f1c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8044f1e:	2a01      	cmp	r2, #1
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8044f20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8044f22:	d001      	beq.n	8044f28 <SD_DMAError+0x1c>
 8044f24:	2b01      	cmp	r3, #1
 8044f26:	d11b      	bne.n	8044f60 <SD_DMAError+0x54>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8044f28:	6823      	ldr	r3, [r4, #0]
 8044f2a:	4a0f      	ldr	r2, [pc, #60]	; (8044f68 <SD_DMAError+0x5c>)
 8044f2c:	639a      	str	r2, [r3, #56]	; 0x38
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8044f2e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8044f30:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8044f34:	63da      	str	r2, [r3, #60]	; 0x3c
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8044f36:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8044f38:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8044f3c:	63a3      	str	r3, [r4, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8044f3e:	4620      	mov	r0, r4
 8044f40:	f7ff ffd0 	bl	8044ee4 <HAL_SD_GetCardState>
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8044f44:	3805      	subs	r0, #5
 8044f46:	2801      	cmp	r0, #1
 8044f48:	d805      	bhi.n	8044f56 <SD_DMAError+0x4a>
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8044f4a:	6820      	ldr	r0, [r4, #0]
 8044f4c:	f001 fa96 	bl	804647c <SDMMC_CmdStopTransfer>
 8044f50:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8044f52:	4318      	orrs	r0, r3
 8044f54:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State= HAL_SD_STATE_READY;
 8044f56:	2301      	movs	r3, #1
 8044f58:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8044f5c:	2300      	movs	r3, #0
 8044f5e:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_SD_ErrorCallback(hsd);
 8044f60:	4620      	mov	r0, r4
 8044f62:	f7ff fd41 	bl	80449e8 <HAL_SD_ErrorCallback>
}
 8044f66:	bd10      	pop	{r4, pc}
 8044f68:	004005ff 	.word	0x004005ff

08044f6c <SD_DMATxAbort>:
{
 8044f6c:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8044f6e:	6b84      	ldr	r4, [r0, #56]	; 0x38
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8044f70:	6823      	ldr	r3, [r4, #0]
 8044f72:	f240 523a 	movw	r2, #1338	; 0x53a
 8044f76:	639a      	str	r2, [r3, #56]	; 0x38
  CardState = HAL_SD_GetCardState(hsd);
 8044f78:	4620      	mov	r0, r4
 8044f7a:	f7ff ffb3 	bl	8044ee4 <HAL_SD_GetCardState>
  hsd->State = HAL_SD_STATE_READY;
 8044f7e:	2301      	movs	r3, #1
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8044f80:	3805      	subs	r0, #5
  hsd->State = HAL_SD_STATE_READY;
 8044f82:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8044f86:	2801      	cmp	r0, #1
  hsd->Context = SD_CONTEXT_NONE;
 8044f88:	f04f 0300 	mov.w	r3, #0
 8044f8c:	6323      	str	r3, [r4, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8044f8e:	d805      	bhi.n	8044f9c <SD_DMATxAbort+0x30>
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8044f90:	6820      	ldr	r0, [r4, #0]
 8044f92:	f001 fa73 	bl	804647c <SDMMC_CmdStopTransfer>
 8044f96:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8044f98:	4318      	orrs	r0, r3
 8044f9a:	63a0      	str	r0, [r4, #56]	; 0x38
  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8044f9c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    HAL_SD_AbortCallback(hsd);
 8044f9e:	4620      	mov	r0, r4
  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8044fa0:	b913      	cbnz	r3, 8044fa8 <SD_DMATxAbort+0x3c>
    HAL_SD_AbortCallback(hsd);
 8044fa2:	f7fd fec2 	bl	8042d2a <HAL_SD_AbortCallback>
}
 8044fa6:	bd10      	pop	{r4, pc}
    HAL_SD_ErrorCallback(hsd);
 8044fa8:	f7ff fd1e 	bl	80449e8 <HAL_SD_ErrorCallback>
}
 8044fac:	e7fb      	b.n	8044fa6 <SD_DMATxAbort+0x3a>
	...

08044fb0 <HAL_SD_IRQHandler>:
{
 8044fb0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t context = hsd->Context;
 8044fb4:	6b05      	ldr	r5, [r0, #48]	; 0x30
{
 8044fb6:	4604      	mov	r4, r0
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8044fb8:	6800      	ldr	r0, [r0, #0]
 8044fba:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8044fbc:	041a      	lsls	r2, r3, #16
 8044fbe:	d51f      	bpl.n	8045000 <HAL_SD_IRQHandler+0x50>
 8044fc0:	072b      	lsls	r3, r5, #28
 8044fc2:	d51d      	bpl.n	8045000 <HAL_SD_IRQHandler+0x50>
{
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
  dataremaining = hsd->RxXferSize;
 8044fc4:	6ae7      	ldr	r7, [r4, #44]	; 0x2c

  if (dataremaining > 0U)
 8044fc6:	b1c7      	cbz	r7, 8044ffa <HAL_SD_IRQHandler+0x4a>
  tmp = hsd->pRxBuffPtr;
 8044fc8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8044fca:	1d35      	adds	r5, r6, #4
 8044fcc:	f106 0824 	add.w	r8, r6, #36	; 0x24
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8044fd0:	6820      	ldr	r0, [r4, #0]
 8044fd2:	f001 f99d 	bl	8046310 <SDIO_ReadFIFO>
      *tmp = (uint8_t)(data & 0xFFU);
      tmp++;
      dataremaining--;
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8044fd6:	0a03      	lsrs	r3, r0, #8
      *tmp = (uint8_t)(data & 0xFFU);
 8044fd8:	f805 0c04 	strb.w	r0, [r5, #-4]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8044fdc:	f805 3c03 	strb.w	r3, [r5, #-3]
      tmp++;
      dataremaining--;
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8044fe0:	0c03      	lsrs	r3, r0, #16
      tmp++;
      dataremaining--;
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8044fe2:	0e00      	lsrs	r0, r0, #24
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8044fe4:	f805 3c02 	strb.w	r3, [r5, #-2]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8044fe8:	f805 0c01 	strb.w	r0, [r5, #-1]
 8044fec:	3504      	adds	r5, #4
    for(count = 0U; count < 8U; count++)
 8044fee:	4545      	cmp	r5, r8
 8044ff0:	d1ee      	bne.n	8044fd0 <HAL_SD_IRQHandler+0x20>
      tmp++;
      dataremaining--;
    }

    hsd->pRxBuffPtr = tmp;
 8044ff2:	3620      	adds	r6, #32
    hsd->RxXferSize = dataremaining;
 8044ff4:	3f20      	subs	r7, #32
    hsd->pRxBuffPtr = tmp;
 8044ff6:	62a6      	str	r6, [r4, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8044ff8:	62e7      	str	r7, [r4, #44]	; 0x2c
}
 8044ffa:	b002      	add	sp, #8
 8044ffc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8045000:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8045002:	05df      	lsls	r7, r3, #23
 8045004:	d545      	bpl.n	8045092 <HAL_SD_IRQHandler+0xe2>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8045006:	f44f 7380 	mov.w	r3, #256	; 0x100
 804500a:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 804500c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 804500e:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 8045012:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8045016:	63c3      	str	r3, [r0, #60]	; 0x3c
    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8045018:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if((context & SD_CONTEXT_IT) != 0U)
 804501a:	072e      	lsls	r6, r5, #28
    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 804501c:	f023 0301 	bic.w	r3, r3, #1
 8045020:	62c3      	str	r3, [r0, #44]	; 0x2c
    if((context & SD_CONTEXT_IT) != 0U)
 8045022:	d51b      	bpl.n	804505c <HAL_SD_IRQHandler+0xac>
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8045024:	f015 0f22 	tst.w	r5, #34	; 0x22
 8045028:	d008      	beq.n	804503c <HAL_SD_IRQHandler+0x8c>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 804502a:	f001 fa27 	bl	804647c <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 804502e:	b128      	cbz	r0, 804503c <HAL_SD_IRQHandler+0x8c>
          hsd->ErrorCode |= errorstate;
 8045030:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8045032:	4318      	orrs	r0, r3
 8045034:	63a0      	str	r0, [r4, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8045036:	4620      	mov	r0, r4
 8045038:	f7ff fcd6 	bl	80449e8 <HAL_SD_ErrorCallback>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 804503c:	6823      	ldr	r3, [r4, #0]
 804503e:	f240 523a 	movw	r2, #1338	; 0x53a
 8045042:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8045044:	2301      	movs	r3, #1
 8045046:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 804504a:	07a9      	lsls	r1, r5, #30
      hsd->Context = SD_CONTEXT_NONE;
 804504c:	f04f 0300 	mov.w	r3, #0
 8045050:	6323      	str	r3, [r4, #48]	; 0x30
        HAL_SD_RxCpltCallback(hsd);
 8045052:	4620      	mov	r0, r4
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8045054:	d01a      	beq.n	804508c <HAL_SD_IRQHandler+0xdc>
        HAL_SD_RxCpltCallback(hsd);
 8045056:	f7fd fe70 	bl	8042d3a <HAL_SD_RxCpltCallback>
 804505a:	e7ce      	b.n	8044ffa <HAL_SD_IRQHandler+0x4a>
    else if((context & SD_CONTEXT_DMA) != 0U)
 804505c:	062a      	lsls	r2, r5, #24
 804505e:	d5cc      	bpl.n	8044ffa <HAL_SD_IRQHandler+0x4a>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8045060:	06ab      	lsls	r3, r5, #26
 8045062:	d508      	bpl.n	8045076 <HAL_SD_IRQHandler+0xc6>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8045064:	f001 fa0a 	bl	804647c <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8045068:	b128      	cbz	r0, 8045076 <HAL_SD_IRQHandler+0xc6>
          hsd->ErrorCode |= errorstate;
 804506a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 804506c:	4318      	orrs	r0, r3
 804506e:	63a0      	str	r0, [r4, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8045070:	4620      	mov	r0, r4
 8045072:	f7ff fcb9 	bl	80449e8 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8045076:	07af      	lsls	r7, r5, #30
 8045078:	d1bf      	bne.n	8044ffa <HAL_SD_IRQHandler+0x4a>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 804507a:	6822      	ldr	r2, [r4, #0]
 804507c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 804507e:	f023 0308 	bic.w	r3, r3, #8
 8045082:	62d3      	str	r3, [r2, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8045084:	2301      	movs	r3, #1
 8045086:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 804508a:	4620      	mov	r0, r4
 804508c:	f7fd fe51 	bl	8042d32 <HAL_SD_TxCpltCallback>
 8045090:	e7b3      	b.n	8044ffa <HAL_SD_IRQHandler+0x4a>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8045092:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8045094:	045e      	lsls	r6, r3, #17
 8045096:	d526      	bpl.n	80450e6 <HAL_SD_IRQHandler+0x136>
 8045098:	0729      	lsls	r1, r5, #28
 804509a:	d524      	bpl.n	80450e6 <HAL_SD_IRQHandler+0x136>
{
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
  dataremaining = hsd->TxXferSize;
 804509c:	6a67      	ldr	r7, [r4, #36]	; 0x24

  if (dataremaining > 0U)
 804509e:	2f00      	cmp	r7, #0
 80450a0:	d0ab      	beq.n	8044ffa <HAL_SD_IRQHandler+0x4a>
  tmp = hsd->pTxBuffPtr;
 80450a2:	6a26      	ldr	r6, [r4, #32]
 80450a4:	1d35      	adds	r5, r6, #4
 80450a6:	f106 0824 	add.w	r8, r6, #36	; 0x24
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
    {
      data = (uint32_t)(*tmp);
 80450aa:	f815 3c04 	ldrb.w	r3, [r5, #-4]
 80450ae:	9301      	str	r3, [sp, #4]
      tmp++;
      dataremaining--;
      data |= ((uint32_t)(*tmp) << 8U);
 80450b0:	f815 2c03 	ldrb.w	r2, [r5, #-3]
      tmp++;
      dataremaining--;
      data |= ((uint32_t)(*tmp) << 24U);
      tmp++;
      dataremaining--;
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80450b4:	6820      	ldr	r0, [r4, #0]
      data |= ((uint32_t)(*tmp) << 8U);
 80450b6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80450ba:	9301      	str	r3, [sp, #4]
      data |= ((uint32_t)(*tmp) << 16U);
 80450bc:	f815 2c02 	ldrb.w	r2, [r5, #-2]
 80450c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80450c4:	9301      	str	r3, [sp, #4]
      data |= ((uint32_t)(*tmp) << 24U);
 80450c6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80450ca:	a901      	add	r1, sp, #4
      data |= ((uint32_t)(*tmp) << 24U);
 80450cc:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80450d0:	3504      	adds	r5, #4
 80450d2:	9301      	str	r3, [sp, #4]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80450d4:	f001 f91f 	bl	8046316 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80450d8:	4545      	cmp	r5, r8
 80450da:	d1e6      	bne.n	80450aa <HAL_SD_IRQHandler+0xfa>
    }

    hsd->pTxBuffPtr = tmp;
 80450dc:	3620      	adds	r6, #32
    hsd->TxXferSize = dataremaining;
 80450de:	3f20      	subs	r7, #32
    hsd->pTxBuffPtr = tmp;
 80450e0:	6226      	str	r6, [r4, #32]
    hsd->TxXferSize = dataremaining;
 80450e2:	6267      	str	r7, [r4, #36]	; 0x24
 80450e4:	e789      	b.n	8044ffa <HAL_SD_IRQHandler+0x4a>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 80450e6:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80450e8:	f240 233a 	movw	r3, #570	; 0x23a
 80450ec:	421a      	tst	r2, r3
 80450ee:	d084      	beq.n	8044ffa <HAL_SD_IRQHandler+0x4a>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 80450f0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80450f2:	079a      	lsls	r2, r3, #30
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80450f4:	bf42      	ittt	mi
 80450f6:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 80450f8:	f043 0302 	orrmi.w	r3, r3, #2
 80450fc:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 80450fe:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8045100:	071b      	lsls	r3, r3, #28
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8045102:	bf42      	ittt	mi
 8045104:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8045106:	f043 0308 	orrmi.w	r3, r3, #8
 804510a:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 804510c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 804510e:	069f      	lsls	r7, r3, #26
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8045110:	bf42      	ittt	mi
 8045112:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8045114:	f043 0320 	orrmi.w	r3, r3, #32
 8045118:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 804511a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 804511c:	06de      	lsls	r6, r3, #27
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 804511e:	bf42      	ittt	mi
 8045120:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8045122:	f043 0310 	orrmi.w	r3, r3, #16
 8045126:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 8045128:	6b43      	ldr	r3, [r0, #52]	; 0x34
 804512a:	0599      	lsls	r1, r3, #22
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 804512c:	bf42      	ittt	mi
 804512e:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8045130:	f043 0308 	orrmi.w	r3, r3, #8
 8045134:	63a3      	strmi	r3, [r4, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 8045136:	f240 733a 	movw	r3, #1850	; 0x73a
 804513a:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 804513c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 804513e:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8045142:	f023 0302 	bic.w	r3, r3, #2
 8045146:	63c3      	str	r3, [r0, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8045148:	f001 f998 	bl	804647c <SDMMC_CmdStopTransfer>
 804514c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 804514e:	072a      	lsls	r2, r5, #28
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8045150:	ea40 0003 	orr.w	r0, r0, r3
 8045154:	63a0      	str	r0, [r4, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8045156:	d508      	bpl.n	804516a <HAL_SD_IRQHandler+0x1ba>
      hsd->State = HAL_SD_STATE_READY;
 8045158:	2301      	movs	r3, #1
 804515a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 804515e:	2300      	movs	r3, #0
 8045160:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8045162:	4620      	mov	r0, r4
 8045164:	f7ff fc40 	bl	80449e8 <HAL_SD_ErrorCallback>
 8045168:	e747      	b.n	8044ffa <HAL_SD_IRQHandler+0x4a>
    else if((context & SD_CONTEXT_DMA) != 0U)
 804516a:	062b      	lsls	r3, r5, #24
 804516c:	f57f af45 	bpl.w	8044ffa <HAL_SD_IRQHandler+0x4a>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8045170:	f015 0f30 	tst.w	r5, #48	; 0x30
 8045174:	d00b      	beq.n	804518e <HAL_SD_IRQHandler+0x1de>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8045176:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8045178:	4b10      	ldr	r3, [pc, #64]	; (80451bc <HAL_SD_IRQHandler+0x20c>)
 804517a:	6503      	str	r3, [r0, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 804517c:	f7fe f8a0 	bl	80432c0 <HAL_DMA_Abort_IT>
 8045180:	2800      	cmp	r0, #0
 8045182:	f43f af3a 	beq.w	8044ffa <HAL_SD_IRQHandler+0x4a>
          SD_DMATxAbort(hsd->hdmatx);
 8045186:	6be0      	ldr	r0, [r4, #60]	; 0x3c
          SD_DMARxAbort(hsd->hdmarx);
 8045188:	f7ff fef0 	bl	8044f6c <SD_DMATxAbort>
 804518c:	e735      	b.n	8044ffa <HAL_SD_IRQHandler+0x4a>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 804518e:	f015 0503 	ands.w	r5, r5, #3
 8045192:	d009      	beq.n	80451a8 <HAL_SD_IRQHandler+0x1f8>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8045194:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8045196:	4b0a      	ldr	r3, [pc, #40]	; (80451c0 <HAL_SD_IRQHandler+0x210>)
 8045198:	6503      	str	r3, [r0, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 804519a:	f7fe f891 	bl	80432c0 <HAL_DMA_Abort_IT>
 804519e:	2800      	cmp	r0, #0
 80451a0:	f43f af2b 	beq.w	8044ffa <HAL_SD_IRQHandler+0x4a>
          SD_DMARxAbort(hsd->hdmarx);
 80451a4:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80451a6:	e7ef      	b.n	8045188 <HAL_SD_IRQHandler+0x1d8>
        hsd->State = HAL_SD_STATE_READY;
 80451a8:	2301      	movs	r3, #1
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80451aa:	63a5      	str	r5, [r4, #56]	; 0x38
        HAL_SD_AbortCallback(hsd);
 80451ac:	4620      	mov	r0, r4
        hsd->State = HAL_SD_STATE_READY;
 80451ae:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80451b2:	6325      	str	r5, [r4, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 80451b4:	f7fd fdb9 	bl	8042d2a <HAL_SD_AbortCallback>
}
 80451b8:	e71f      	b.n	8044ffa <HAL_SD_IRQHandler+0x4a>
 80451ba:	bf00      	nop
 80451bc:	08044f6d 	.word	0x08044f6d
 80451c0:	080451c5 	.word	0x080451c5

080451c4 <SD_DMARxAbort>:
 80451c4:	f7ff bed2 	b.w	8044f6c <SD_DMATxAbort>

080451c8 <SPI_WaitFlagStateUntilTimeout.constprop.7>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 80451c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80451ca:	4604      	mov	r4, r0
 80451cc:	460e      	mov	r6, r1
 80451ce:	4615      	mov	r5, r2
 80451d0:	461f      	mov	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80451d2:	6821      	ldr	r1, [r4, #0]
 80451d4:	688a      	ldr	r2, [r1, #8]
 80451d6:	ea36 0302 	bics.w	r3, r6, r2
 80451da:	d001      	beq.n	80451e0 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 80451dc:	2000      	movs	r0, #0
 80451de:	e02d      	b.n	804523c <SPI_WaitFlagStateUntilTimeout.constprop.7+0x74>
    if (Timeout != HAL_MAX_DELAY)
 80451e0:	1c6b      	adds	r3, r5, #1
 80451e2:	d0f7      	beq.n	80451d4 <SPI_WaitFlagStateUntilTimeout.constprop.7+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80451e4:	f7fd fee4 	bl	8042fb0 <HAL_GetTick>
 80451e8:	1bc0      	subs	r0, r0, r7
 80451ea:	4285      	cmp	r5, r0
 80451ec:	d8f1      	bhi.n	80451d2 <SPI_WaitFlagStateUntilTimeout.constprop.7+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80451ee:	6823      	ldr	r3, [r4, #0]
 80451f0:	685a      	ldr	r2, [r3, #4]
 80451f2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80451f6:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80451f8:	6862      	ldr	r2, [r4, #4]
 80451fa:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80451fe:	d10a      	bne.n	8045216 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x4e>
 8045200:	68a2      	ldr	r2, [r4, #8]
 8045202:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8045206:	d002      	beq.n	804520e <SPI_WaitFlagStateUntilTimeout.constprop.7+0x46>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8045208:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 804520c:	d103      	bne.n	8045216 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x4e>
          __HAL_SPI_DISABLE(hspi);
 804520e:	681a      	ldr	r2, [r3, #0]
 8045210:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8045214:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8045216:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8045218:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 804521c:	d107      	bne.n	804522e <SPI_WaitFlagStateUntilTimeout.constprop.7+0x66>
          SPI_RESET_CRC(hspi);
 804521e:	681a      	ldr	r2, [r3, #0]
 8045220:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8045224:	601a      	str	r2, [r3, #0]
 8045226:	681a      	ldr	r2, [r3, #0]
 8045228:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 804522c:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 804522e:	2301      	movs	r3, #1
 8045230:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8045234:	2300      	movs	r3, #0
 8045236:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 804523a:	2003      	movs	r0, #3
}
 804523c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08045240 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8045240:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8045242:	4613      	mov	r3, r2
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8045244:	4a12      	ldr	r2, [pc, #72]	; (8045290 <SPI_EndRxTxTransaction+0x50>)
 8045246:	4e13      	ldr	r6, [pc, #76]	; (8045294 <SPI_EndRxTxTransaction+0x54>)
 8045248:	6815      	ldr	r5, [r2, #0]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 804524a:	6842      	ldr	r2, [r0, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 804524c:	fbb5 f6f6 	udiv	r6, r5, r6
 8045250:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8045254:	4375      	muls	r5, r6
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8045256:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
{
 804525a:	4604      	mov	r4, r0
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 804525c:	9501      	str	r5, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 804525e:	d10b      	bne.n	8045278 <SPI_EndRxTxTransaction+0x38>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8045260:	460a      	mov	r2, r1
 8045262:	2180      	movs	r1, #128	; 0x80
 8045264:	f7ff ffb0 	bl	80451c8 <SPI_WaitFlagStateUntilTimeout.constprop.7>
 8045268:	b178      	cbz	r0, 804528a <SPI_EndRxTxTransaction+0x4a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 804526a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 804526c:	f043 0320 	orr.w	r3, r3, #32
 8045270:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8045272:	2003      	movs	r0, #3
      count--;
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
  }

  return HAL_OK;
}
 8045274:	b002      	add	sp, #8
 8045276:	bd70      	pop	{r4, r5, r6, pc}
      if (count == 0U)
 8045278:	9b01      	ldr	r3, [sp, #4]
 804527a:	b133      	cbz	r3, 804528a <SPI_EndRxTxTransaction+0x4a>
      count--;
 804527c:	9b01      	ldr	r3, [sp, #4]
 804527e:	3b01      	subs	r3, #1
 8045280:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8045282:	6823      	ldr	r3, [r4, #0]
 8045284:	689b      	ldr	r3, [r3, #8]
 8045286:	061b      	lsls	r3, r3, #24
 8045288:	d4f6      	bmi.n	8045278 <SPI_EndRxTxTransaction+0x38>
  return HAL_OK;
 804528a:	2000      	movs	r0, #0
 804528c:	e7f2      	b.n	8045274 <SPI_EndRxTxTransaction+0x34>
 804528e:	bf00      	nop
 8045290:	2000108c 	.word	0x2000108c
 8045294:	016e3600 	.word	0x016e3600

08045298 <HAL_SPI_Init>:
{
 8045298:	b510      	push	{r4, lr}
  if (hspi == NULL)
 804529a:	4604      	mov	r4, r0
 804529c:	2800      	cmp	r0, #0
 804529e:	d036      	beq.n	804530e <HAL_SPI_Init+0x76>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80452a0:	2300      	movs	r3, #0
 80452a2:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80452a4:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 80452a8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80452ac:	b91b      	cbnz	r3, 80452b6 <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 80452ae:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 80452b2:	f006 fd13 	bl	804bcdc <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 80452b6:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80452b8:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 80452ba:	2302      	movs	r3, #2
 80452bc:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 80452c0:	680b      	ldr	r3, [r1, #0]
 80452c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80452c6:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80452c8:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 80452cc:	4303      	orrs	r3, r0
 80452ce:	68e0      	ldr	r0, [r4, #12]
 80452d0:	4303      	orrs	r3, r0
 80452d2:	6920      	ldr	r0, [r4, #16]
 80452d4:	4303      	orrs	r3, r0
 80452d6:	6960      	ldr	r0, [r4, #20]
 80452d8:	4303      	orrs	r3, r0
 80452da:	69e0      	ldr	r0, [r4, #28]
 80452dc:	4303      	orrs	r3, r0
 80452de:	6a20      	ldr	r0, [r4, #32]
 80452e0:	4303      	orrs	r3, r0
 80452e2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80452e4:	4303      	orrs	r3, r0
 80452e6:	f402 7000 	and.w	r0, r2, #512	; 0x200
 80452ea:	4303      	orrs	r3, r0
 80452ec:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80452ee:	0c12      	lsrs	r2, r2, #16
 80452f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80452f2:	f002 0204 	and.w	r2, r2, #4
 80452f6:	431a      	orrs	r2, r3
 80452f8:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80452fa:	69cb      	ldr	r3, [r1, #28]
 80452fc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8045300:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8045302:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8045304:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8045306:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8045308:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 804530c:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 804530e:	2001      	movs	r0, #1
 8045310:	e7fc      	b.n	804530c <HAL_SPI_Init+0x74>

08045312 <HAL_SPI_TransmitReceive>:
{
 8045312:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8045316:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8045318:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 804531c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 804531e:	2b01      	cmp	r3, #1
{
 8045320:	4604      	mov	r4, r0
 8045322:	460d      	mov	r5, r1
 8045324:	4691      	mov	r9, r2
  __HAL_LOCK(hspi);
 8045326:	f000 80e2 	beq.w	80454ee <HAL_SPI_TransmitReceive+0x1dc>
 804532a:	2301      	movs	r3, #1
 804532c:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8045330:	f7fd fe3e 	bl	8042fb0 <HAL_GetTick>
  tmp_state           = hspi->State;
 8045334:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tmp_mode            = hspi->Init.Mode;
 8045338:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 804533a:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 804533c:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 804533e:	4680      	mov	r8, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8045340:	d00a      	beq.n	8045358 <HAL_SPI_TransmitReceive+0x46>
 8045342:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8045346:	f040 80d0 	bne.w	80454ea <HAL_SPI_TransmitReceive+0x1d8>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 804534a:	68a0      	ldr	r0, [r4, #8]
 804534c:	2800      	cmp	r0, #0
 804534e:	f040 80cc 	bne.w	80454ea <HAL_SPI_TransmitReceive+0x1d8>
 8045352:	2b04      	cmp	r3, #4
 8045354:	f040 80c9 	bne.w	80454ea <HAL_SPI_TransmitReceive+0x1d8>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8045358:	2d00      	cmp	r5, #0
 804535a:	f000 80c4 	beq.w	80454e6 <HAL_SPI_TransmitReceive+0x1d4>
 804535e:	f1b9 0f00 	cmp.w	r9, #0
 8045362:	f000 80c0 	beq.w	80454e6 <HAL_SPI_TransmitReceive+0x1d4>
 8045366:	2e00      	cmp	r6, #0
 8045368:	f000 80bd 	beq.w	80454e6 <HAL_SPI_TransmitReceive+0x1d4>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 804536c:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8045370:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8045374:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8045376:	bf1c      	itt	ne
 8045378:	2305      	movne	r3, #5
 804537a:	f884 3051 	strbne.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 804537e:	2300      	movs	r3, #0
 8045380:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->TxISR       = NULL;
 8045382:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8045386:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8045388:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 804538a:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 804538c:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 804538e:	87a6      	strh	r6, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8045390:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8045392:	bf58      	it	pl
 8045394:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8045396:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 8045398:	bf58      	it	pl
 804539a:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 804539e:	86a6      	strh	r6, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 80453a0:	bf58      	it	pl
 80453a2:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80453a4:	68e2      	ldr	r2, [r4, #12]
 80453a6:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80453aa:	d158      	bne.n	804545e <HAL_SPI_TransmitReceive+0x14c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80453ac:	b109      	cbz	r1, 80453b2 <HAL_SPI_TransmitReceive+0xa0>
 80453ae:	2e01      	cmp	r6, #1
 80453b0:	d107      	bne.n	80453c2 <HAL_SPI_TransmitReceive+0xb0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80453b2:	f835 2b02 	ldrh.w	r2, [r5], #2
 80453b6:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 80453b8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80453ba:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80453bc:	3b01      	subs	r3, #1
 80453be:	b29b      	uxth	r3, r3
 80453c0:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 80453c2:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80453c4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80453c6:	b29b      	uxth	r3, r3
 80453c8:	b9ab      	cbnz	r3, 80453f6 <HAL_SPI_TransmitReceive+0xe4>
 80453ca:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80453cc:	b29b      	uxth	r3, r3
 80453ce:	b993      	cbnz	r3, 80453f6 <HAL_SPI_TransmitReceive+0xe4>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80453d0:	4642      	mov	r2, r8
 80453d2:	4639      	mov	r1, r7
 80453d4:	4620      	mov	r0, r4
 80453d6:	f7ff ff33 	bl	8045240 <SPI_EndRxTxTransaction>
 80453da:	2800      	cmp	r0, #0
 80453dc:	f040 8081 	bne.w	80454e2 <HAL_SPI_TransmitReceive+0x1d0>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80453e0:	68a3      	ldr	r3, [r4, #8]
 80453e2:	2b00      	cmp	r3, #0
 80453e4:	d132      	bne.n	804544c <HAL_SPI_TransmitReceive+0x13a>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80453e6:	6823      	ldr	r3, [r4, #0]
 80453e8:	9001      	str	r0, [sp, #4]
 80453ea:	68da      	ldr	r2, [r3, #12]
 80453ec:	9201      	str	r2, [sp, #4]
 80453ee:	689b      	ldr	r3, [r3, #8]
 80453f0:	9301      	str	r3, [sp, #4]
 80453f2:	9b01      	ldr	r3, [sp, #4]
 80453f4:	e02a      	b.n	804544c <HAL_SPI_TransmitReceive+0x13a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80453f6:	6822      	ldr	r2, [r4, #0]
 80453f8:	6893      	ldr	r3, [r2, #8]
 80453fa:	0799      	lsls	r1, r3, #30
 80453fc:	d50d      	bpl.n	804541a <HAL_SPI_TransmitReceive+0x108>
 80453fe:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8045400:	b29b      	uxth	r3, r3
 8045402:	b153      	cbz	r3, 804541a <HAL_SPI_TransmitReceive+0x108>
 8045404:	b14d      	cbz	r5, 804541a <HAL_SPI_TransmitReceive+0x108>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8045406:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8045408:	f833 1b02 	ldrh.w	r1, [r3], #2
 804540c:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 804540e:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8045410:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8045412:	3b01      	subs	r3, #1
 8045414:	b29b      	uxth	r3, r3
 8045416:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 8045418:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 804541a:	6893      	ldr	r3, [r2, #8]
 804541c:	07db      	lsls	r3, r3, #31
 804541e:	d50c      	bpl.n	804543a <HAL_SPI_TransmitReceive+0x128>
 8045420:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8045422:	b29b      	uxth	r3, r3
 8045424:	b14b      	cbz	r3, 804543a <HAL_SPI_TransmitReceive+0x128>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8045426:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8045428:	68d2      	ldr	r2, [r2, #12]
 804542a:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 804542e:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8045430:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8045432:	3b01      	subs	r3, #1
 8045434:	b29b      	uxth	r3, r3
 8045436:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8045438:	2501      	movs	r5, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 804543a:	f7fd fdb9 	bl	8042fb0 <HAL_GetTick>
 804543e:	eba0 0008 	sub.w	r0, r0, r8
 8045442:	4287      	cmp	r7, r0
 8045444:	d8be      	bhi.n	80453c4 <HAL_SPI_TransmitReceive+0xb2>
 8045446:	1c7e      	adds	r6, r7, #1
 8045448:	d0bc      	beq.n	80453c4 <HAL_SPI_TransmitReceive+0xb2>
        errorcode = HAL_TIMEOUT;
 804544a:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 804544c:	2301      	movs	r3, #1
 804544e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8045452:	2300      	movs	r3, #0
 8045454:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8045458:	b003      	add	sp, #12
 804545a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 804545e:	b109      	cbz	r1, 8045464 <HAL_SPI_TransmitReceive+0x152>
 8045460:	2e01      	cmp	r6, #1
 8045462:	d108      	bne.n	8045476 <HAL_SPI_TransmitReceive+0x164>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8045464:	782a      	ldrb	r2, [r5, #0]
 8045466:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8045468:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804546a:	3301      	adds	r3, #1
 804546c:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 804546e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8045470:	3b01      	subs	r3, #1
 8045472:	b29b      	uxth	r3, r3
 8045474:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8045476:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8045478:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 804547a:	b29b      	uxth	r3, r3
 804547c:	b91b      	cbnz	r3, 8045486 <HAL_SPI_TransmitReceive+0x174>
 804547e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8045480:	b29b      	uxth	r3, r3
 8045482:	2b00      	cmp	r3, #0
 8045484:	d0a4      	beq.n	80453d0 <HAL_SPI_TransmitReceive+0xbe>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8045486:	6822      	ldr	r2, [r4, #0]
 8045488:	6893      	ldr	r3, [r2, #8]
 804548a:	0798      	lsls	r0, r3, #30
 804548c:	d50e      	bpl.n	80454ac <HAL_SPI_TransmitReceive+0x19a>
 804548e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8045490:	b29b      	uxth	r3, r3
 8045492:	b15b      	cbz	r3, 80454ac <HAL_SPI_TransmitReceive+0x19a>
 8045494:	b155      	cbz	r5, 80454ac <HAL_SPI_TransmitReceive+0x19a>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8045496:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8045498:	781b      	ldrb	r3, [r3, #0]
 804549a:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr++;
 804549c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804549e:	3301      	adds	r3, #1
 80454a0:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80454a2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80454a4:	3b01      	subs	r3, #1
 80454a6:	b29b      	uxth	r3, r3
 80454a8:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 80454aa:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80454ac:	6822      	ldr	r2, [r4, #0]
 80454ae:	6893      	ldr	r3, [r2, #8]
 80454b0:	07d9      	lsls	r1, r3, #31
 80454b2:	d50d      	bpl.n	80454d0 <HAL_SPI_TransmitReceive+0x1be>
 80454b4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80454b6:	b29b      	uxth	r3, r3
 80454b8:	b153      	cbz	r3, 80454d0 <HAL_SPI_TransmitReceive+0x1be>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80454ba:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80454bc:	68d2      	ldr	r2, [r2, #12]
 80454be:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80454c0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80454c2:	3301      	adds	r3, #1
 80454c4:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80454c6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80454c8:	3b01      	subs	r3, #1
 80454ca:	b29b      	uxth	r3, r3
 80454cc:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 80454ce:	2501      	movs	r5, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80454d0:	f7fd fd6e 	bl	8042fb0 <HAL_GetTick>
 80454d4:	eba0 0008 	sub.w	r0, r0, r8
 80454d8:	4287      	cmp	r7, r0
 80454da:	d8cd      	bhi.n	8045478 <HAL_SPI_TransmitReceive+0x166>
 80454dc:	1c7b      	adds	r3, r7, #1
 80454de:	d0cb      	beq.n	8045478 <HAL_SPI_TransmitReceive+0x166>
 80454e0:	e7b3      	b.n	804544a <HAL_SPI_TransmitReceive+0x138>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80454e2:	2320      	movs	r3, #32
 80454e4:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 80454e6:	2001      	movs	r0, #1
 80454e8:	e7b0      	b.n	804544c <HAL_SPI_TransmitReceive+0x13a>
    errorcode = HAL_BUSY;
 80454ea:	2002      	movs	r0, #2
 80454ec:	e7ae      	b.n	804544c <HAL_SPI_TransmitReceive+0x13a>
  __HAL_LOCK(hspi);
 80454ee:	2002      	movs	r0, #2
 80454f0:	e7b2      	b.n	8045458 <HAL_SPI_TransmitReceive+0x146>

080454f2 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80454f2:	6803      	ldr	r3, [r0, #0]
 80454f4:	68da      	ldr	r2, [r3, #12]
 80454f6:	f042 0201 	orr.w	r2, r2, #1
 80454fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80454fc:	689a      	ldr	r2, [r3, #8]
 80454fe:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8045502:	2a06      	cmp	r2, #6
  {
    __HAL_TIM_ENABLE(htim);
 8045504:	bf1e      	ittt	ne
 8045506:	681a      	ldrne	r2, [r3, #0]
 8045508:	f042 0201 	orrne.w	r2, r2, #1
 804550c:	601a      	strne	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 804550e:	2000      	movs	r0, #0
 8045510:	4770      	bx	lr

08045512 <HAL_TIM_Base_Stop_IT>:
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8045512:	6803      	ldr	r3, [r0, #0]
 8045514:	68da      	ldr	r2, [r3, #12]
 8045516:	f022 0201 	bic.w	r2, r2, #1
 804551a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 804551c:	6a19      	ldr	r1, [r3, #32]
 804551e:	f241 1211 	movw	r2, #4369	; 0x1111
 8045522:	4211      	tst	r1, r2
 8045524:	d108      	bne.n	8045538 <HAL_TIM_Base_Stop_IT+0x26>
 8045526:	6a19      	ldr	r1, [r3, #32]
 8045528:	f240 4244 	movw	r2, #1092	; 0x444
 804552c:	4211      	tst	r1, r2
 804552e:	bf02      	ittt	eq
 8045530:	681a      	ldreq	r2, [r3, #0]
 8045532:	f022 0201 	biceq.w	r2, r2, #1
 8045536:	601a      	streq	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
}
 8045538:	2000      	movs	r0, #0
 804553a:	4770      	bx	lr

0804553c <HAL_TIM_PeriodElapsedCallback>:
 804553c:	4770      	bx	lr

0804553e <HAL_TIM_OC_DelayElapsedCallback>:
 804553e:	4770      	bx	lr

08045540 <HAL_TIM_IC_CaptureCallback>:
 8045540:	4770      	bx	lr

08045542 <HAL_TIM_PWM_PulseFinishedCallback>:
 8045542:	4770      	bx	lr

08045544 <HAL_TIM_TriggerCallback>:
 8045544:	4770      	bx	lr

08045546 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8045546:	6803      	ldr	r3, [r0, #0]
 8045548:	691a      	ldr	r2, [r3, #16]
 804554a:	0791      	lsls	r1, r2, #30
{
 804554c:	b510      	push	{r4, lr}
 804554e:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8045550:	d50e      	bpl.n	8045570 <HAL_TIM_IRQHandler+0x2a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8045552:	68da      	ldr	r2, [r3, #12]
 8045554:	0792      	lsls	r2, r2, #30
 8045556:	d50b      	bpl.n	8045570 <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8045558:	f06f 0202 	mvn.w	r2, #2
 804555c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 804555e:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8045560:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8045562:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8045564:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8045566:	d077      	beq.n	8045658 <HAL_TIM_IRQHandler+0x112>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8045568:	f7ff ffea 	bl	8045540 <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 804556c:	2300      	movs	r3, #0
 804556e:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8045570:	6823      	ldr	r3, [r4, #0]
 8045572:	691a      	ldr	r2, [r3, #16]
 8045574:	0750      	lsls	r0, r2, #29
 8045576:	d510      	bpl.n	804559a <HAL_TIM_IRQHandler+0x54>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8045578:	68da      	ldr	r2, [r3, #12]
 804557a:	0751      	lsls	r1, r2, #29
 804557c:	d50d      	bpl.n	804559a <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 804557e:	f06f 0204 	mvn.w	r2, #4
 8045582:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8045584:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8045586:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8045588:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 804558c:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 804558e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8045590:	d068      	beq.n	8045664 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8045592:	f7ff ffd5 	bl	8045540 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8045596:	2300      	movs	r3, #0
 8045598:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 804559a:	6823      	ldr	r3, [r4, #0]
 804559c:	691a      	ldr	r2, [r3, #16]
 804559e:	0712      	lsls	r2, r2, #28
 80455a0:	d50f      	bpl.n	80455c2 <HAL_TIM_IRQHandler+0x7c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80455a2:	68da      	ldr	r2, [r3, #12]
 80455a4:	0710      	lsls	r0, r2, #28
 80455a6:	d50c      	bpl.n	80455c2 <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80455a8:	f06f 0208 	mvn.w	r2, #8
 80455ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80455ae:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80455b0:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80455b2:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80455b4:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80455b6:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80455b8:	d05a      	beq.n	8045670 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 80455ba:	f7ff ffc1 	bl	8045540 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80455be:	2300      	movs	r3, #0
 80455c0:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80455c2:	6823      	ldr	r3, [r4, #0]
 80455c4:	691a      	ldr	r2, [r3, #16]
 80455c6:	06d2      	lsls	r2, r2, #27
 80455c8:	d510      	bpl.n	80455ec <HAL_TIM_IRQHandler+0xa6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80455ca:	68da      	ldr	r2, [r3, #12]
 80455cc:	06d0      	lsls	r0, r2, #27
 80455ce:	d50d      	bpl.n	80455ec <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80455d0:	f06f 0210 	mvn.w	r2, #16
 80455d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80455d6:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80455d8:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80455da:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80455de:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80455e0:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80455e2:	d04b      	beq.n	804567c <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 80455e4:	f7ff ffac 	bl	8045540 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80455e8:	2300      	movs	r3, #0
 80455ea:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80455ec:	6823      	ldr	r3, [r4, #0]
 80455ee:	691a      	ldr	r2, [r3, #16]
 80455f0:	07d1      	lsls	r1, r2, #31
 80455f2:	d508      	bpl.n	8045606 <HAL_TIM_IRQHandler+0xc0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80455f4:	68da      	ldr	r2, [r3, #12]
 80455f6:	07d2      	lsls	r2, r2, #31
 80455f8:	d505      	bpl.n	8045606 <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80455fa:	f06f 0201 	mvn.w	r2, #1
 80455fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8045600:	4620      	mov	r0, r4
 8045602:	f7ff ff9b 	bl	804553c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8045606:	6823      	ldr	r3, [r4, #0]
 8045608:	691a      	ldr	r2, [r3, #16]
 804560a:	0610      	lsls	r0, r2, #24
 804560c:	d508      	bpl.n	8045620 <HAL_TIM_IRQHandler+0xda>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 804560e:	68da      	ldr	r2, [r3, #12]
 8045610:	0611      	lsls	r1, r2, #24
 8045612:	d505      	bpl.n	8045620 <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8045614:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8045618:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 804561a:	4620      	mov	r0, r4
 804561c:	f000 f997 	bl	804594e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8045620:	6823      	ldr	r3, [r4, #0]
 8045622:	691a      	ldr	r2, [r3, #16]
 8045624:	0652      	lsls	r2, r2, #25
 8045626:	d508      	bpl.n	804563a <HAL_TIM_IRQHandler+0xf4>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8045628:	68da      	ldr	r2, [r3, #12]
 804562a:	0650      	lsls	r0, r2, #25
 804562c:	d505      	bpl.n	804563a <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 804562e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8045632:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8045634:	4620      	mov	r0, r4
 8045636:	f7ff ff85 	bl	8045544 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 804563a:	6823      	ldr	r3, [r4, #0]
 804563c:	691a      	ldr	r2, [r3, #16]
 804563e:	0691      	lsls	r1, r2, #26
 8045640:	d522      	bpl.n	8045688 <HAL_TIM_IRQHandler+0x142>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8045642:	68da      	ldr	r2, [r3, #12]
 8045644:	0692      	lsls	r2, r2, #26
 8045646:	d51f      	bpl.n	8045688 <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8045648:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 804564c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 804564e:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8045650:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8045654:	f000 b97a 	b.w	804594c <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8045658:	f7ff ff71 	bl	804553e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 804565c:	4620      	mov	r0, r4
 804565e:	f7ff ff70 	bl	8045542 <HAL_TIM_PWM_PulseFinishedCallback>
 8045662:	e783      	b.n	804556c <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8045664:	f7ff ff6b 	bl	804553e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8045668:	4620      	mov	r0, r4
 804566a:	f7ff ff6a 	bl	8045542 <HAL_TIM_PWM_PulseFinishedCallback>
 804566e:	e792      	b.n	8045596 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8045670:	f7ff ff65 	bl	804553e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8045674:	4620      	mov	r0, r4
 8045676:	f7ff ff64 	bl	8045542 <HAL_TIM_PWM_PulseFinishedCallback>
 804567a:	e7a0      	b.n	80455be <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 804567c:	f7ff ff5f 	bl	804553e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8045680:	4620      	mov	r0, r4
 8045682:	f7ff ff5e 	bl	8045542 <HAL_TIM_PWM_PulseFinishedCallback>
 8045686:	e7af      	b.n	80455e8 <HAL_TIM_IRQHandler+0xa2>
}
 8045688:	bd10      	pop	{r4, pc}
	...

0804568c <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 804568c:	4a30      	ldr	r2, [pc, #192]	; (8045750 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 804568e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8045690:	4290      	cmp	r0, r2
 8045692:	d012      	beq.n	80456ba <TIM_Base_SetConfig+0x2e>
 8045694:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8045698:	d00f      	beq.n	80456ba <TIM_Base_SetConfig+0x2e>
 804569a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 804569e:	4290      	cmp	r0, r2
 80456a0:	d00b      	beq.n	80456ba <TIM_Base_SetConfig+0x2e>
 80456a2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80456a6:	4290      	cmp	r0, r2
 80456a8:	d007      	beq.n	80456ba <TIM_Base_SetConfig+0x2e>
 80456aa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80456ae:	4290      	cmp	r0, r2
 80456b0:	d003      	beq.n	80456ba <TIM_Base_SetConfig+0x2e>
 80456b2:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80456b6:	4290      	cmp	r0, r2
 80456b8:	d119      	bne.n	80456ee <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 80456ba:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80456bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80456c0:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80456c2:	4a23      	ldr	r2, [pc, #140]	; (8045750 <TIM_Base_SetConfig+0xc4>)
 80456c4:	4290      	cmp	r0, r2
 80456c6:	d029      	beq.n	804571c <TIM_Base_SetConfig+0x90>
 80456c8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80456cc:	d026      	beq.n	804571c <TIM_Base_SetConfig+0x90>
 80456ce:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80456d2:	4290      	cmp	r0, r2
 80456d4:	d022      	beq.n	804571c <TIM_Base_SetConfig+0x90>
 80456d6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80456da:	4290      	cmp	r0, r2
 80456dc:	d01e      	beq.n	804571c <TIM_Base_SetConfig+0x90>
 80456de:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80456e2:	4290      	cmp	r0, r2
 80456e4:	d01a      	beq.n	804571c <TIM_Base_SetConfig+0x90>
 80456e6:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80456ea:	4290      	cmp	r0, r2
 80456ec:	d016      	beq.n	804571c <TIM_Base_SetConfig+0x90>
 80456ee:	4a19      	ldr	r2, [pc, #100]	; (8045754 <TIM_Base_SetConfig+0xc8>)
 80456f0:	4290      	cmp	r0, r2
 80456f2:	d013      	beq.n	804571c <TIM_Base_SetConfig+0x90>
 80456f4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80456f8:	4290      	cmp	r0, r2
 80456fa:	d00f      	beq.n	804571c <TIM_Base_SetConfig+0x90>
 80456fc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8045700:	4290      	cmp	r0, r2
 8045702:	d00b      	beq.n	804571c <TIM_Base_SetConfig+0x90>
 8045704:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8045708:	4290      	cmp	r0, r2
 804570a:	d007      	beq.n	804571c <TIM_Base_SetConfig+0x90>
 804570c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8045710:	4290      	cmp	r0, r2
 8045712:	d003      	beq.n	804571c <TIM_Base_SetConfig+0x90>
 8045714:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8045718:	4290      	cmp	r0, r2
 804571a:	d103      	bne.n	8045724 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 804571c:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 804571e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8045722:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8045724:	694a      	ldr	r2, [r1, #20]
 8045726:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 804572a:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 804572c:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 804572e:	688b      	ldr	r3, [r1, #8]
 8045730:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8045732:	680b      	ldr	r3, [r1, #0]
 8045734:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8045736:	4b06      	ldr	r3, [pc, #24]	; (8045750 <TIM_Base_SetConfig+0xc4>)
 8045738:	4298      	cmp	r0, r3
 804573a:	d003      	beq.n	8045744 <TIM_Base_SetConfig+0xb8>
 804573c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8045740:	4298      	cmp	r0, r3
 8045742:	d101      	bne.n	8045748 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8045744:	690b      	ldr	r3, [r1, #16]
 8045746:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8045748:	2301      	movs	r3, #1
 804574a:	6143      	str	r3, [r0, #20]
}
 804574c:	4770      	bx	lr
 804574e:	bf00      	nop
 8045750:	40010000 	.word	0x40010000
 8045754:	40014000 	.word	0x40014000

08045758 <HAL_TIM_Base_Init>:
{
 8045758:	b510      	push	{r4, lr}
  if (htim == NULL)
 804575a:	4604      	mov	r4, r0
 804575c:	b1a0      	cbz	r0, 8045788 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 804575e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8045762:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8045766:	b91b      	cbnz	r3, 8045770 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8045768:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 804576c:	f006 f868 	bl	804b840 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8045770:	2302      	movs	r3, #2
 8045772:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8045776:	6820      	ldr	r0, [r4, #0]
 8045778:	1d21      	adds	r1, r4, #4
 804577a:	f7ff ff87 	bl	804568c <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 804577e:	2301      	movs	r3, #1
 8045780:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8045784:	2000      	movs	r0, #0
}
 8045786:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8045788:	2001      	movs	r0, #1
 804578a:	e7fc      	b.n	8045786 <HAL_TIM_Base_Init+0x2e>

0804578c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 804578c:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 804578e:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8045790:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8045792:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8045796:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 804579a:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 804579c:	6083      	str	r3, [r0, #8]
}
 804579e:	bd10      	pop	{r4, pc}

080457a0 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80457a0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80457a4:	2b01      	cmp	r3, #1
{
 80457a6:	b570      	push	{r4, r5, r6, lr}
 80457a8:	4604      	mov	r4, r0
 80457aa:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 80457ae:	d019      	beq.n	80457e4 <HAL_TIM_ConfigClockSource+0x44>
  htim->State = HAL_TIM_STATE_BUSY;
 80457b0:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80457b4:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 80457b6:	2301      	movs	r3, #1
 80457b8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80457bc:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80457be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80457c2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 80457c6:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 80457c8:	680b      	ldr	r3, [r1, #0]
 80457ca:	2b40      	cmp	r3, #64	; 0x40
 80457cc:	d065      	beq.n	804589a <HAL_TIM_ConfigClockSource+0xfa>
 80457ce:	d815      	bhi.n	80457fc <HAL_TIM_ConfigClockSource+0x5c>
 80457d0:	2b10      	cmp	r3, #16
 80457d2:	d00c      	beq.n	80457ee <HAL_TIM_ConfigClockSource+0x4e>
 80457d4:	d807      	bhi.n	80457e6 <HAL_TIM_ConfigClockSource+0x46>
 80457d6:	b153      	cbz	r3, 80457ee <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_READY;
 80457d8:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80457da:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80457dc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80457e0:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80457e4:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 80457e6:	2b20      	cmp	r3, #32
 80457e8:	d001      	beq.n	80457ee <HAL_TIM_ConfigClockSource+0x4e>
 80457ea:	2b30      	cmp	r3, #48	; 0x30
 80457ec:	d1f4      	bne.n	80457d8 <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr = TIMx->SMCR;
 80457ee:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80457f0:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 80457f4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80457f8:	4313      	orrs	r3, r2
 80457fa:	e01a      	b.n	8045832 <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 80457fc:	2b60      	cmp	r3, #96	; 0x60
 80457fe:	d034      	beq.n	804586a <HAL_TIM_ConfigClockSource+0xca>
 8045800:	d819      	bhi.n	8045836 <HAL_TIM_ConfigClockSource+0x96>
 8045802:	2b50      	cmp	r3, #80	; 0x50
 8045804:	d1e8      	bne.n	80457d8 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8045806:	684a      	ldr	r2, [r1, #4]
 8045808:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 804580a:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 804580c:	6a05      	ldr	r5, [r0, #32]
 804580e:	f025 0501 	bic.w	r5, r5, #1
 8045812:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8045814:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8045816:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 804581a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 804581e:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8045822:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8045824:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8045826:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8045828:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 804582a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 804582e:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8045832:	6083      	str	r3, [r0, #8]
 8045834:	e7d0      	b.n	80457d8 <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 8045836:	2b70      	cmp	r3, #112	; 0x70
 8045838:	d00c      	beq.n	8045854 <HAL_TIM_ConfigClockSource+0xb4>
 804583a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 804583e:	d1cb      	bne.n	80457d8 <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 8045840:	68cb      	ldr	r3, [r1, #12]
 8045842:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8045846:	f7ff ffa1 	bl	804578c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 804584a:	6822      	ldr	r2, [r4, #0]
 804584c:	6893      	ldr	r3, [r2, #8]
 804584e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8045852:	e008      	b.n	8045866 <HAL_TIM_ConfigClockSource+0xc6>
      TIM_ETR_SetConfig(htim->Instance,
 8045854:	68cb      	ldr	r3, [r1, #12]
 8045856:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 804585a:	f7ff ff97 	bl	804578c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 804585e:	6822      	ldr	r2, [r4, #0]
 8045860:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8045862:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8045866:	6093      	str	r3, [r2, #8]
      break;
 8045868:	e7b6      	b.n	80457d8 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI2_ConfigInputStage(htim->Instance,
 804586a:	684d      	ldr	r5, [r1, #4]
 804586c:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 804586e:	6a01      	ldr	r1, [r0, #32]
 8045870:	f021 0110 	bic.w	r1, r1, #16
 8045874:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8045876:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8045878:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 804587a:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 804587e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8045882:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8045886:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 804588a:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 804588c:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 804588e:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8045890:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8045894:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 8045898:	e7cb      	b.n	8045832 <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 804589a:	684a      	ldr	r2, [r1, #4]
 804589c:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 804589e:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80458a0:	6a05      	ldr	r5, [r0, #32]
 80458a2:	f025 0501 	bic.w	r5, r5, #1
 80458a6:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80458a8:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80458aa:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80458ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80458b2:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 80458b6:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 80458b8:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80458ba:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80458bc:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80458be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80458c2:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 80458c6:	e7b4      	b.n	8045832 <HAL_TIM_ConfigClockSource+0x92>

080458c8 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80458c8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80458cc:	2b01      	cmp	r3, #1
{
 80458ce:	b530      	push	{r4, r5, lr}
 80458d0:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 80458d4:	d035      	beq.n	8045942 <HAL_TIMEx_MasterConfigSynchronization+0x7a>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80458d6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80458da:	6803      	ldr	r3, [r0, #0]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80458dc:	680d      	ldr	r5, [r1, #0]
  tmpcr2 = htim->Instance->CR2;
 80458de:	685c      	ldr	r4, [r3, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 80458e0:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  __HAL_LOCK(htim);
 80458e4:	2201      	movs	r2, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80458e6:	432c      	orrs	r4, r5
  __HAL_LOCK(htim);
 80458e8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80458ec:	689a      	ldr	r2, [r3, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80458ee:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80458f0:	4c15      	ldr	r4, [pc, #84]	; (8045948 <HAL_TIMEx_MasterConfigSynchronization+0x80>)
 80458f2:	42a3      	cmp	r3, r4
 80458f4:	d01a      	beq.n	804592c <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80458f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80458fa:	d017      	beq.n	804592c <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80458fc:	f5a4 447c 	sub.w	r4, r4, #64512	; 0xfc00
 8045900:	42a3      	cmp	r3, r4
 8045902:	d013      	beq.n	804592c <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8045904:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8045908:	42a3      	cmp	r3, r4
 804590a:	d00f      	beq.n	804592c <HAL_TIMEx_MasterConfigSynchronization+0x64>
 804590c:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8045910:	42a3      	cmp	r3, r4
 8045912:	d00b      	beq.n	804592c <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8045914:	f504 4478 	add.w	r4, r4, #63488	; 0xf800
 8045918:	42a3      	cmp	r3, r4
 804591a:	d007      	beq.n	804592c <HAL_TIMEx_MasterConfigSynchronization+0x64>
 804591c:	f504 5470 	add.w	r4, r4, #15360	; 0x3c00
 8045920:	42a3      	cmp	r3, r4
 8045922:	d003      	beq.n	804592c <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8045924:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 8045928:	42a3      	cmp	r3, r4
 804592a:	d104      	bne.n	8045936 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 804592c:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 804592e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8045932:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8045934:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8045936:	2301      	movs	r3, #1
 8045938:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 804593c:	2300      	movs	r3, #0
 804593e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8045942:	4618      	mov	r0, r3

  return HAL_OK;
}
 8045944:	bd30      	pop	{r4, r5, pc}
 8045946:	bf00      	nop
 8045948:	40010000 	.word	0x40010000

0804594c <HAL_TIMEx_CommutCallback>:
 804594c:	4770      	bx	lr

0804594e <HAL_TIMEx_BreakCallback>:
 804594e:	4770      	bx	lr

08045950 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8045950:	6803      	ldr	r3, [r0, #0]
 8045952:	68da      	ldr	r2, [r3, #12]
 8045954:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8045958:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 804595a:	695a      	ldr	r2, [r3, #20]
 804595c:	f022 0201 	bic.w	r2, r2, #1
 8045960:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8045962:	2320      	movs	r3, #32
 8045964:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
}
 8045968:	4770      	bx	lr
	...

0804596c <UART_SetConfig>:
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 804596c:	6803      	ldr	r3, [r0, #0]
 804596e:	68c1      	ldr	r1, [r0, #12]
 8045970:	691a      	ldr	r2, [r3, #16]
{
 8045972:	b570      	push	{r4, r5, r6, lr}
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8045974:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
{
 8045978:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 804597a:	430a      	orrs	r2, r1
 804597c:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 804597e:	6925      	ldr	r5, [r4, #16]
 8045980:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1,
 8045982:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8045984:	69c0      	ldr	r0, [r0, #28]
 8045986:	432a      	orrs	r2, r5
 8045988:	6965      	ldr	r5, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 804598a:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 804598e:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1,
 8045990:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8045994:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8045996:	430a      	orrs	r2, r1
 8045998:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 804599a:	695a      	ldr	r2, [r3, #20]
 804599c:	69a1      	ldr	r1, [r4, #24]
 804599e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80459a2:	430a      	orrs	r2, r1

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80459a4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80459a8:	615a      	str	r2, [r3, #20]
 80459aa:	4a26      	ldr	r2, [pc, #152]	; (8045a44 <UART_SetConfig+0xd8>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80459ac:	d129      	bne.n	8045a02 <UART_SetConfig+0x96>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80459ae:	4293      	cmp	r3, r2
 80459b0:	d003      	beq.n	80459ba <UART_SetConfig+0x4e>
 80459b2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80459b6:	4293      	cmp	r3, r2
 80459b8:	d120      	bne.n	80459fc <UART_SetConfig+0x90>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80459ba:	f7fe fb0f 	bl	8043fdc <HAL_RCC_GetPCLK2Freq>
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80459be:	6862      	ldr	r2, [r4, #4]
 80459c0:	2600      	movs	r6, #0
 80459c2:	1892      	adds	r2, r2, r2
 80459c4:	f04f 0119 	mov.w	r1, #25
 80459c8:	eb46 0306 	adc.w	r3, r6, r6
 80459cc:	fba0 0101 	umull	r0, r1, r0, r1
 80459d0:	f7fb fa24 	bl	8040e1c <__aeabi_uldivmod>
 80459d4:	2164      	movs	r1, #100	; 0x64
 80459d6:	fbb0 f5f1 	udiv	r5, r0, r1
 80459da:	fb01 0315 	mls	r3, r1, r5, r0
 80459de:	00db      	lsls	r3, r3, #3
 80459e0:	3332      	adds	r3, #50	; 0x32
 80459e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80459e6:	f003 0207 	and.w	r2, r3, #7
 80459ea:	005b      	lsls	r3, r3, #1
 80459ec:	6821      	ldr	r1, [r4, #0]
 80459ee:	eb02 1205 	add.w	r2, r2, r5, lsl #4
 80459f2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80459f6:	4413      	add	r3, r2
 80459f8:	608b      	str	r3, [r1, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80459fa:	bd70      	pop	{r4, r5, r6, pc}
      pclk = HAL_RCC_GetPCLK1Freq();
 80459fc:	f7fe fade 	bl	8043fbc <HAL_RCC_GetPCLK1Freq>
 8045a00:	e7dd      	b.n	80459be <UART_SetConfig+0x52>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8045a02:	4293      	cmp	r3, r2
 8045a04:	d002      	beq.n	8045a0c <UART_SetConfig+0xa0>
 8045a06:	4a10      	ldr	r2, [pc, #64]	; (8045a48 <UART_SetConfig+0xdc>)
 8045a08:	4293      	cmp	r3, r2
 8045a0a:	d117      	bne.n	8045a3c <UART_SetConfig+0xd0>
      pclk = HAL_RCC_GetPCLK2Freq();
 8045a0c:	f7fe fae6 	bl	8043fdc <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8045a10:	6863      	ldr	r3, [r4, #4]
 8045a12:	2119      	movs	r1, #25
 8045a14:	009a      	lsls	r2, r3, #2
 8045a16:	fba0 0101 	umull	r0, r1, r0, r1
 8045a1a:	0f9b      	lsrs	r3, r3, #30
 8045a1c:	f7fb f9fe 	bl	8040e1c <__aeabi_uldivmod>
 8045a20:	2264      	movs	r2, #100	; 0x64
 8045a22:	fbb0 f1f2 	udiv	r1, r0, r2
 8045a26:	fb02 0311 	mls	r3, r2, r1, r0
 8045a2a:	6824      	ldr	r4, [r4, #0]
 8045a2c:	011b      	lsls	r3, r3, #4
 8045a2e:	3332      	adds	r3, #50	; 0x32
 8045a30:	fbb3 f3f2 	udiv	r3, r3, r2
 8045a34:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8045a38:	60a3      	str	r3, [r4, #8]
}
 8045a3a:	e7de      	b.n	80459fa <UART_SetConfig+0x8e>
      pclk = HAL_RCC_GetPCLK1Freq();
 8045a3c:	f7fe fabe 	bl	8043fbc <HAL_RCC_GetPCLK1Freq>
 8045a40:	e7e6      	b.n	8045a10 <UART_SetConfig+0xa4>
 8045a42:	bf00      	nop
 8045a44:	40011000 	.word	0x40011000
 8045a48:	40011400 	.word	0x40011400

08045a4c <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8045a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8045a4e:	4604      	mov	r4, r0
 8045a50:	460e      	mov	r6, r1
 8045a52:	4617      	mov	r7, r2
 8045a54:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8045a56:	6821      	ldr	r1, [r4, #0]
 8045a58:	680b      	ldr	r3, [r1, #0]
 8045a5a:	ea36 0303 	bics.w	r3, r6, r3
 8045a5e:	d101      	bne.n	8045a64 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8045a60:	2000      	movs	r0, #0
 8045a62:	e014      	b.n	8045a8e <UART_WaitOnFlagUntilTimeout.constprop.3+0x42>
    if (Timeout != HAL_MAX_DELAY)
 8045a64:	1c6b      	adds	r3, r5, #1
 8045a66:	d0f7      	beq.n	8045a58 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8045a68:	b995      	cbnz	r5, 8045a90 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8045a6a:	6823      	ldr	r3, [r4, #0]
 8045a6c:	68da      	ldr	r2, [r3, #12]
 8045a6e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8045a72:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8045a74:	695a      	ldr	r2, [r3, #20]
 8045a76:	f022 0201 	bic.w	r2, r2, #1
 8045a7a:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8045a7c:	2320      	movs	r3, #32
 8045a7e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8045a82:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8045a86:	2300      	movs	r3, #0
 8045a88:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8045a8c:	2003      	movs	r0, #3
}
 8045a8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8045a90:	f7fd fa8e 	bl	8042fb0 <HAL_GetTick>
 8045a94:	1bc0      	subs	r0, r0, r7
 8045a96:	4285      	cmp	r5, r0
 8045a98:	d2dd      	bcs.n	8045a56 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8045a9a:	e7e6      	b.n	8045a6a <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08045a9c <HAL_UART_Init>:
{
 8045a9c:	b510      	push	{r4, lr}
  if (huart == NULL)
 8045a9e:	4604      	mov	r4, r0
 8045aa0:	b340      	cbz	r0, 8045af4 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8045aa2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8045aa6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8045aaa:	b91b      	cbnz	r3, 8045ab4 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8045aac:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8045ab0:	f006 fcc6 	bl	804c440 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8045ab4:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8045ab6:	2324      	movs	r3, #36	; 0x24
 8045ab8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8045abc:	68d3      	ldr	r3, [r2, #12]
 8045abe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8045ac2:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8045ac4:	4620      	mov	r0, r4
 8045ac6:	f7ff ff51 	bl	804596c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8045aca:	6823      	ldr	r3, [r4, #0]
 8045acc:	691a      	ldr	r2, [r3, #16]
 8045ace:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8045ad2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8045ad4:	695a      	ldr	r2, [r3, #20]
 8045ad6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8045ada:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8045adc:	68da      	ldr	r2, [r3, #12]
 8045ade:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8045ae2:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8045ae4:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8045ae6:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8045ae8:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8045aea:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8045aee:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 8045af2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8045af4:	2001      	movs	r0, #1
 8045af6:	e7fc      	b.n	8045af2 <HAL_UART_Init+0x56>

08045af8 <HAL_UART_DeInit>:
{
 8045af8:	b510      	push	{r4, lr}
  if (huart == NULL)
 8045afa:	4604      	mov	r4, r0
 8045afc:	b190      	cbz	r0, 8045b24 <HAL_UART_DeInit+0x2c>
  __HAL_UART_DISABLE(huart);
 8045afe:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8045b00:	2324      	movs	r3, #36	; 0x24
 8045b02:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8045b06:	68d3      	ldr	r3, [r2, #12]
 8045b08:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8045b0c:	60d3      	str	r3, [r2, #12]
  HAL_UART_MspDeInit(huart);
 8045b0e:	f006 fd89 	bl	804c624 <HAL_UART_MspDeInit>
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8045b12:	2000      	movs	r0, #0
 8045b14:	63e0      	str	r0, [r4, #60]	; 0x3c
  __HAL_UNLOCK(huart);
 8045b16:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  huart->gState = HAL_UART_STATE_RESET;
 8045b1a:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_RESET;
 8045b1e:	f884 003a 	strb.w	r0, [r4, #58]	; 0x3a
}
 8045b22:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8045b24:	2001      	movs	r0, #1
 8045b26:	e7fc      	b.n	8045b22 <HAL_UART_DeInit+0x2a>

08045b28 <HAL_UART_Transmit>:
{
 8045b28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8045b2c:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8045b2e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8045b32:	2b20      	cmp	r3, #32
{
 8045b34:	4604      	mov	r4, r0
 8045b36:	460d      	mov	r5, r1
 8045b38:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8045b3a:	d14f      	bne.n	8045bdc <HAL_UART_Transmit+0xb4>
    if ((pData == NULL) || (Size == 0U))
 8045b3c:	2900      	cmp	r1, #0
 8045b3e:	d04b      	beq.n	8045bd8 <HAL_UART_Transmit+0xb0>
 8045b40:	2a00      	cmp	r2, #0
 8045b42:	d049      	beq.n	8045bd8 <HAL_UART_Transmit+0xb0>
    __HAL_LOCK(huart);
 8045b44:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8045b48:	2b01      	cmp	r3, #1
 8045b4a:	d047      	beq.n	8045bdc <HAL_UART_Transmit+0xb4>
 8045b4c:	2301      	movs	r3, #1
 8045b4e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8045b52:	f04f 0900 	mov.w	r9, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8045b56:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8045b58:	f8c0 903c 	str.w	r9, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8045b5c:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8045b60:	f7fd fa26 	bl	8042fb0 <HAL_GetTick>
    huart->TxXferSize = Size;
 8045b64:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 8045b68:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8045b6a:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    __HAL_UNLOCK(huart);
 8045b6e:	f884 9038 	strb.w	r9, [r4, #56]	; 0x38
    while (huart->TxXferCount > 0U)
 8045b72:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8045b74:	b29b      	uxth	r3, r3
 8045b76:	b953      	cbnz	r3, 8045b8e <HAL_UART_Transmit+0x66>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8045b78:	463b      	mov	r3, r7
 8045b7a:	4632      	mov	r2, r6
 8045b7c:	2140      	movs	r1, #64	; 0x40
 8045b7e:	4620      	mov	r0, r4
 8045b80:	f7ff ff64 	bl	8045a4c <UART_WaitOnFlagUntilTimeout.constprop.3>
 8045b84:	b998      	cbnz	r0, 8045bae <HAL_UART_Transmit+0x86>
    huart->gState = HAL_UART_STATE_READY;
 8045b86:	2320      	movs	r3, #32
 8045b88:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8045b8c:	e010      	b.n	8045bb0 <HAL_UART_Transmit+0x88>
      huart->TxXferCount--;
 8045b8e:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8045b90:	3b01      	subs	r3, #1
 8045b92:	b29b      	uxth	r3, r3
 8045b94:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8045b96:	68a3      	ldr	r3, [r4, #8]
 8045b98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8045b9c:	4632      	mov	r2, r6
 8045b9e:	463b      	mov	r3, r7
 8045ba0:	f04f 0180 	mov.w	r1, #128	; 0x80
 8045ba4:	4620      	mov	r0, r4
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8045ba6:	d10e      	bne.n	8045bc6 <HAL_UART_Transmit+0x9e>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8045ba8:	f7ff ff50 	bl	8045a4c <UART_WaitOnFlagUntilTimeout.constprop.3>
 8045bac:	b110      	cbz	r0, 8045bb4 <HAL_UART_Transmit+0x8c>
          return HAL_TIMEOUT;
 8045bae:	2003      	movs	r0, #3
}
 8045bb0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8045bb4:	882b      	ldrh	r3, [r5, #0]
 8045bb6:	6822      	ldr	r2, [r4, #0]
 8045bb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8045bbc:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8045bbe:	6923      	ldr	r3, [r4, #16]
 8045bc0:	b943      	cbnz	r3, 8045bd4 <HAL_UART_Transmit+0xac>
          pData += 2U;
 8045bc2:	3502      	adds	r5, #2
 8045bc4:	e7d5      	b.n	8045b72 <HAL_UART_Transmit+0x4a>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8045bc6:	f7ff ff41 	bl	8045a4c <UART_WaitOnFlagUntilTimeout.constprop.3>
 8045bca:	2800      	cmp	r0, #0
 8045bcc:	d1ef      	bne.n	8045bae <HAL_UART_Transmit+0x86>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8045bce:	6823      	ldr	r3, [r4, #0]
 8045bd0:	782a      	ldrb	r2, [r5, #0]
 8045bd2:	605a      	str	r2, [r3, #4]
 8045bd4:	3501      	adds	r5, #1
 8045bd6:	e7cc      	b.n	8045b72 <HAL_UART_Transmit+0x4a>
      return  HAL_ERROR;
 8045bd8:	2001      	movs	r0, #1
 8045bda:	e7e9      	b.n	8045bb0 <HAL_UART_Transmit+0x88>
    return HAL_BUSY;
 8045bdc:	2002      	movs	r0, #2
 8045bde:	e7e7      	b.n	8045bb0 <HAL_UART_Transmit+0x88>

08045be0 <HAL_UART_Receive>:
{
 8045be0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8045be4:	461f      	mov	r7, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 8045be6:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8045bea:	2b20      	cmp	r3, #32
{
 8045bec:	4604      	mov	r4, r0
 8045bee:	460d      	mov	r5, r1
 8045bf0:	4690      	mov	r8, r2
  if (huart->RxState == HAL_UART_STATE_READY)
 8045bf2:	d155      	bne.n	8045ca0 <HAL_UART_Receive+0xc0>
    if ((pData == NULL) || (Size == 0U))
 8045bf4:	2900      	cmp	r1, #0
 8045bf6:	d051      	beq.n	8045c9c <HAL_UART_Receive+0xbc>
 8045bf8:	2a00      	cmp	r2, #0
 8045bfa:	d04f      	beq.n	8045c9c <HAL_UART_Receive+0xbc>
    __HAL_LOCK(huart);
 8045bfc:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8045c00:	2b01      	cmp	r3, #1
 8045c02:	d04d      	beq.n	8045ca0 <HAL_UART_Receive+0xc0>
 8045c04:	2301      	movs	r3, #1
 8045c06:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8045c0a:	f04f 0900 	mov.w	r9, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8045c0e:	2322      	movs	r3, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8045c10:	f8c0 903c 	str.w	r9, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8045c14:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
    tickstart = HAL_GetTick();
 8045c18:	f7fd f9ca 	bl	8042fb0 <HAL_GetTick>
    huart->RxXferSize = Size;
 8045c1c:	f8a4 802c 	strh.w	r8, [r4, #44]	; 0x2c
    tickstart = HAL_GetTick();
 8045c20:	4606      	mov	r6, r0
    huart->RxXferCount = Size;
 8045c22:	f8a4 802e 	strh.w	r8, [r4, #46]	; 0x2e
    __HAL_UNLOCK(huart);
 8045c26:	f884 9038 	strb.w	r9, [r4, #56]	; 0x38
    while (huart->RxXferCount > 0U)
 8045c2a:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
 8045c2c:	b280      	uxth	r0, r0
 8045c2e:	b918      	cbnz	r0, 8045c38 <HAL_UART_Receive+0x58>
    huart->RxState = HAL_UART_STATE_READY;
 8045c30:	2320      	movs	r3, #32
 8045c32:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    return HAL_OK;
 8045c36:	e010      	b.n	8045c5a <HAL_UART_Receive+0x7a>
      huart->RxXferCount--;
 8045c38:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8045c3a:	3b01      	subs	r3, #1
 8045c3c:	b29b      	uxth	r3, r3
 8045c3e:	85e3      	strh	r3, [r4, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8045c40:	68a3      	ldr	r3, [r4, #8]
 8045c42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8045c46:	4632      	mov	r2, r6
 8045c48:	463b      	mov	r3, r7
 8045c4a:	f04f 0120 	mov.w	r1, #32
 8045c4e:	4620      	mov	r0, r4
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8045c50:	d116      	bne.n	8045c80 <HAL_UART_Receive+0xa0>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8045c52:	f7ff fefb 	bl	8045a4c <UART_WaitOnFlagUntilTimeout.constprop.3>
 8045c56:	b110      	cbz	r0, 8045c5e <HAL_UART_Receive+0x7e>
          return HAL_TIMEOUT;
 8045c58:	2003      	movs	r0, #3
}
 8045c5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (huart->Init.Parity == UART_PARITY_NONE)
 8045c5e:	6922      	ldr	r2, [r4, #16]
 8045c60:	6823      	ldr	r3, [r4, #0]
 8045c62:	b93a      	cbnz	r2, 8045c74 <HAL_UART_Receive+0x94>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8045c64:	685a      	ldr	r2, [r3, #4]
 8045c66:	462b      	mov	r3, r5
 8045c68:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8045c6c:	f823 2b02 	strh.w	r2, [r3], #2
{
 8045c70:	461d      	mov	r5, r3
 8045c72:	e7da      	b.n	8045c2a <HAL_UART_Receive+0x4a>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8045c74:	685a      	ldr	r2, [r3, #4]
 8045c76:	462b      	mov	r3, r5
 8045c78:	b2d2      	uxtb	r2, r2
 8045c7a:	f823 2b01 	strh.w	r2, [r3], #1
 8045c7e:	e7f7      	b.n	8045c70 <HAL_UART_Receive+0x90>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8045c80:	f7ff fee4 	bl	8045a4c <UART_WaitOnFlagUntilTimeout.constprop.3>
 8045c84:	2800      	cmp	r0, #0
 8045c86:	d1e7      	bne.n	8045c58 <HAL_UART_Receive+0x78>
 8045c88:	6822      	ldr	r2, [r4, #0]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8045c8a:	6921      	ldr	r1, [r4, #16]
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8045c8c:	6852      	ldr	r2, [r2, #4]
 8045c8e:	1c6b      	adds	r3, r5, #1
        if (huart->Init.Parity == UART_PARITY_NONE)
 8045c90:	b909      	cbnz	r1, 8045c96 <HAL_UART_Receive+0xb6>
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8045c92:	702a      	strb	r2, [r5, #0]
 8045c94:	e7ec      	b.n	8045c70 <HAL_UART_Receive+0x90>
 8045c96:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8045c9a:	e7fa      	b.n	8045c92 <HAL_UART_Receive+0xb2>
      return  HAL_ERROR;
 8045c9c:	2001      	movs	r0, #1
 8045c9e:	e7dc      	b.n	8045c5a <HAL_UART_Receive+0x7a>
    return HAL_BUSY;
 8045ca0:	2002      	movs	r0, #2
 8045ca2:	e7da      	b.n	8045c5a <HAL_UART_Receive+0x7a>

08045ca4 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8045ca4:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8045ca8:	2b20      	cmp	r3, #32
 8045caa:	d120      	bne.n	8045cee <HAL_UART_Receive_IT+0x4a>
    if ((pData == NULL) || (Size == 0U))
 8045cac:	b1e9      	cbz	r1, 8045cea <HAL_UART_Receive_IT+0x46>
 8045cae:	b1e2      	cbz	r2, 8045cea <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 8045cb0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8045cb4:	2b01      	cmp	r3, #1
 8045cb6:	d01a      	beq.n	8045cee <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 8045cb8:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8045cba:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8045cbc:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8045cbe:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8045cc0:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8045cc2:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8045cc6:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8045cc8:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8045cca:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 8045ccc:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8045cd0:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8045cd4:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8045cd6:	6951      	ldr	r1, [r2, #20]
 8045cd8:	f041 0101 	orr.w	r1, r1, #1
 8045cdc:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8045cde:	68d1      	ldr	r1, [r2, #12]
 8045ce0:	f041 0120 	orr.w	r1, r1, #32
 8045ce4:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8045ce6:	4618      	mov	r0, r3
 8045ce8:	4770      	bx	lr
      return HAL_ERROR;
 8045cea:	2001      	movs	r0, #1
 8045cec:	4770      	bx	lr
    return HAL_BUSY;
 8045cee:	2002      	movs	r0, #2
}
 8045cf0:	4770      	bx	lr
	...

08045cf4 <HAL_UART_Transmit_DMA>:
{
 8045cf4:	b538      	push	{r3, r4, r5, lr}
 8045cf6:	4604      	mov	r4, r0
 8045cf8:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8045cfa:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8045cfe:	2a20      	cmp	r2, #32
 8045d00:	d12a      	bne.n	8045d58 <HAL_UART_Transmit_DMA+0x64>
    if ((pData == NULL) || (Size == 0U))
 8045d02:	b339      	cbz	r1, 8045d54 <HAL_UART_Transmit_DMA+0x60>
 8045d04:	b333      	cbz	r3, 8045d54 <HAL_UART_Transmit_DMA+0x60>
    __HAL_LOCK(huart);
 8045d06:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8045d0a:	2a01      	cmp	r2, #1
 8045d0c:	d024      	beq.n	8045d58 <HAL_UART_Transmit_DMA+0x64>
 8045d0e:	2201      	movs	r2, #1
 8045d10:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8045d14:	2500      	movs	r5, #0
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8045d16:	6b20      	ldr	r0, [r4, #48]	; 0x30
    huart->TxXferCount = Size;
 8045d18:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8045d1a:	2221      	movs	r2, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8045d1c:	63e5      	str	r5, [r4, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8045d1e:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8045d22:	4a0e      	ldr	r2, [pc, #56]	; (8045d5c <HAL_UART_Transmit_DMA+0x68>)
    huart->TxXferSize = Size;
 8045d24:	84a3      	strh	r3, [r4, #36]	; 0x24
    huart->pTxBuffPtr = pData;
 8045d26:	6221      	str	r1, [r4, #32]
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8045d28:	63c2      	str	r2, [r0, #60]	; 0x3c
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8045d2a:	4a0d      	ldr	r2, [pc, #52]	; (8045d60 <HAL_UART_Transmit_DMA+0x6c>)
 8045d2c:	6402      	str	r2, [r0, #64]	; 0x40
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8045d2e:	4a0d      	ldr	r2, [pc, #52]	; (8045d64 <HAL_UART_Transmit_DMA+0x70>)
    huart->hdmatx->XferAbortCallback = NULL;
 8045d30:	e9c0 2513 	strd	r2, r5, [r0, #76]	; 0x4c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8045d34:	6822      	ldr	r2, [r4, #0]
 8045d36:	3204      	adds	r2, #4
 8045d38:	f7fd fa88 	bl	804324c <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8045d3c:	6823      	ldr	r3, [r4, #0]
 8045d3e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8045d42:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8045d44:	695a      	ldr	r2, [r3, #20]
    __HAL_UNLOCK(huart);
 8045d46:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8045d4a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8045d4e:	615a      	str	r2, [r3, #20]
    return HAL_OK;
 8045d50:	4628      	mov	r0, r5
}
 8045d52:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8045d54:	2001      	movs	r0, #1
 8045d56:	e7fc      	b.n	8045d52 <HAL_UART_Transmit_DMA+0x5e>
    return HAL_BUSY;
 8045d58:	2002      	movs	r0, #2
 8045d5a:	e7fa      	b.n	8045d52 <HAL_UART_Transmit_DMA+0x5e>
 8045d5c:	08045d69 	.word	0x08045d69
 8045d60:	08045d97 	.word	0x08045d97
 8045d64:	08045e1b 	.word	0x08045e1b

08045d68 <UART_DMATransmitCplt>:
{
 8045d68:	b508      	push	{r3, lr}
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8045d6a:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8045d6c:	6b82      	ldr	r2, [r0, #56]	; 0x38
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8045d6e:	681b      	ldr	r3, [r3, #0]
 8045d70:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8045d74:	d10a      	bne.n	8045d8c <UART_DMATransmitCplt+0x24>
    huart->TxXferCount = 0x00U;
 8045d76:	84d3      	strh	r3, [r2, #38]	; 0x26
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8045d78:	6813      	ldr	r3, [r2, #0]
 8045d7a:	695a      	ldr	r2, [r3, #20]
 8045d7c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8045d80:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8045d82:	68da      	ldr	r2, [r3, #12]
 8045d84:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8045d88:	60da      	str	r2, [r3, #12]
}
 8045d8a:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8045d8c:	4610      	mov	r0, r2
 8045d8e:	f006 fb0f 	bl	804c3b0 <HAL_UART_TxCpltCallback>
}
 8045d92:	e7fa      	b.n	8045d8a <UART_DMATransmitCplt+0x22>

08045d94 <HAL_UART_TxHalfCpltCallback>:
 8045d94:	4770      	bx	lr

08045d96 <UART_DMATxHalfCplt>:
{
 8045d96:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 8045d98:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8045d9a:	f7ff fffb 	bl	8045d94 <HAL_UART_TxHalfCpltCallback>
}
 8045d9e:	bd08      	pop	{r3, pc}

08045da0 <HAL_UART_RxCpltCallback>:
 8045da0:	4770      	bx	lr

08045da2 <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8045da2:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8045da6:	2b22      	cmp	r3, #34	; 0x22
{
 8045da8:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8045daa:	d133      	bne.n	8045e14 <UART_Receive_IT+0x72>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8045dac:	6881      	ldr	r1, [r0, #8]
 8045dae:	6904      	ldr	r4, [r0, #16]
 8045db0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8045db2:	6802      	ldr	r2, [r0, #0]
 8045db4:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8045db8:	d123      	bne.n	8045e02 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8045dba:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8045dbc:	b9ec      	cbnz	r4, 8045dfa <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8045dbe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8045dc2:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8045dc6:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8045dc8:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8045dca:	3c01      	subs	r4, #1
 8045dcc:	b2a4      	uxth	r4, r4
 8045dce:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8045dd0:	b98c      	cbnz	r4, 8045df6 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8045dd2:	6803      	ldr	r3, [r0, #0]
 8045dd4:	68da      	ldr	r2, [r3, #12]
 8045dd6:	f022 0220 	bic.w	r2, r2, #32
 8045dda:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8045ddc:	68da      	ldr	r2, [r3, #12]
 8045dde:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8045de2:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8045de4:	695a      	ldr	r2, [r3, #20]
 8045de6:	f022 0201 	bic.w	r2, r2, #1
 8045dea:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8045dec:	2320      	movs	r3, #32
 8045dee:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8045df2:	f7ff ffd5 	bl	8045da0 <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 8045df6:	2000      	movs	r0, #0
 8045df8:	e00d      	b.n	8045e16 <UART_Receive_IT+0x74>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8045dfa:	b2d2      	uxtb	r2, r2
 8045dfc:	f823 2b01 	strh.w	r2, [r3], #1
 8045e00:	e7e1      	b.n	8045dc6 <UART_Receive_IT+0x24>
 8045e02:	1c59      	adds	r1, r3, #1
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8045e04:	6852      	ldr	r2, [r2, #4]
 8045e06:	6281      	str	r1, [r0, #40]	; 0x28
      if (huart->Init.Parity == UART_PARITY_NONE)
 8045e08:	b90c      	cbnz	r4, 8045e0e <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8045e0a:	701a      	strb	r2, [r3, #0]
 8045e0c:	e7dc      	b.n	8045dc8 <UART_Receive_IT+0x26>
 8045e0e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8045e12:	e7fa      	b.n	8045e0a <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8045e14:	2002      	movs	r0, #2
}
 8045e16:	bd10      	pop	{r4, pc}

08045e18 <HAL_UART_ErrorCallback>:
 8045e18:	4770      	bx	lr

08045e1a <UART_DMAError>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8045e1a:	6b81      	ldr	r1, [r0, #56]	; 0x38
{
 8045e1c:	b508      	push	{r3, lr}
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8045e1e:	680b      	ldr	r3, [r1, #0]
 8045e20:	695a      	ldr	r2, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8045e22:	f891 0039 	ldrb.w	r0, [r1, #57]	; 0x39
 8045e26:	2821      	cmp	r0, #33	; 0x21
 8045e28:	d10a      	bne.n	8045e40 <UART_DMAError+0x26>
 8045e2a:	0612      	lsls	r2, r2, #24
 8045e2c:	d508      	bpl.n	8045e40 <UART_DMAError+0x26>
    huart->TxXferCount = 0x00U;
 8045e2e:	2200      	movs	r2, #0
 8045e30:	84ca      	strh	r2, [r1, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8045e32:	68da      	ldr	r2, [r3, #12]
 8045e34:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8045e38:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8045e3a:	2220      	movs	r2, #32
 8045e3c:	f881 2039 	strb.w	r2, [r1, #57]	; 0x39
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8045e40:	695b      	ldr	r3, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8045e42:	f891 203a 	ldrb.w	r2, [r1, #58]	; 0x3a
 8045e46:	2a22      	cmp	r2, #34	; 0x22
 8045e48:	d106      	bne.n	8045e58 <UART_DMAError+0x3e>
 8045e4a:	065b      	lsls	r3, r3, #25
 8045e4c:	d504      	bpl.n	8045e58 <UART_DMAError+0x3e>
    huart->RxXferCount = 0x00U;
 8045e4e:	2300      	movs	r3, #0
 8045e50:	85cb      	strh	r3, [r1, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8045e52:	4608      	mov	r0, r1
 8045e54:	f7ff fd7c 	bl	8045950 <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8045e58:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8045e5a:	f043 0310 	orr.w	r3, r3, #16
 8045e5e:	63cb      	str	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8045e60:	4608      	mov	r0, r1
 8045e62:	f7ff ffd9 	bl	8045e18 <HAL_UART_ErrorCallback>
}
 8045e66:	bd08      	pop	{r3, pc}

08045e68 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8045e68:	6803      	ldr	r3, [r0, #0]
 8045e6a:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8045e6c:	68d9      	ldr	r1, [r3, #12]
{
 8045e6e:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 8045e70:	0716      	lsls	r6, r2, #28
{
 8045e72:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8045e74:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 8045e76:	d107      	bne.n	8045e88 <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8045e78:	0696      	lsls	r6, r2, #26
 8045e7a:	d55a      	bpl.n	8045f32 <HAL_UART_IRQHandler+0xca>
 8045e7c:	068d      	lsls	r5, r1, #26
 8045e7e:	d558      	bpl.n	8045f32 <HAL_UART_IRQHandler+0xca>
}
 8045e80:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8045e84:	f7ff bf8d 	b.w	8045da2 <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8045e88:	f015 0501 	ands.w	r5, r5, #1
 8045e8c:	d102      	bne.n	8045e94 <HAL_UART_IRQHandler+0x2c>
 8045e8e:	f411 7f90 	tst.w	r1, #288	; 0x120
 8045e92:	d04e      	beq.n	8045f32 <HAL_UART_IRQHandler+0xca>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8045e94:	07d0      	lsls	r0, r2, #31
 8045e96:	d505      	bpl.n	8045ea4 <HAL_UART_IRQHandler+0x3c>
 8045e98:	05cb      	lsls	r3, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8045e9a:	bf42      	ittt	mi
 8045e9c:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8045e9e:	f043 0301 	orrmi.w	r3, r3, #1
 8045ea2:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8045ea4:	0756      	lsls	r6, r2, #29
 8045ea6:	d504      	bpl.n	8045eb2 <HAL_UART_IRQHandler+0x4a>
 8045ea8:	b11d      	cbz	r5, 8045eb2 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8045eaa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8045eac:	f043 0302 	orr.w	r3, r3, #2
 8045eb0:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8045eb2:	0790      	lsls	r0, r2, #30
 8045eb4:	d504      	bpl.n	8045ec0 <HAL_UART_IRQHandler+0x58>
 8045eb6:	b11d      	cbz	r5, 8045ec0 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8045eb8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8045eba:	f043 0304 	orr.w	r3, r3, #4
 8045ebe:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8045ec0:	0713      	lsls	r3, r2, #28
 8045ec2:	d506      	bpl.n	8045ed2 <HAL_UART_IRQHandler+0x6a>
 8045ec4:	068e      	lsls	r6, r1, #26
 8045ec6:	d400      	bmi.n	8045eca <HAL_UART_IRQHandler+0x62>
 8045ec8:	b11d      	cbz	r5, 8045ed2 <HAL_UART_IRQHandler+0x6a>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8045eca:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8045ecc:	f043 0308 	orr.w	r3, r3, #8
 8045ed0:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8045ed2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8045ed4:	b343      	cbz	r3, 8045f28 <HAL_UART_IRQHandler+0xc0>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8045ed6:	0695      	lsls	r5, r2, #26
 8045ed8:	d504      	bpl.n	8045ee4 <HAL_UART_IRQHandler+0x7c>
 8045eda:	0688      	lsls	r0, r1, #26
 8045edc:	d502      	bpl.n	8045ee4 <HAL_UART_IRQHandler+0x7c>
        UART_Receive_IT(huart);
 8045ede:	4620      	mov	r0, r4
 8045ee0:	f7ff ff5f 	bl	8045da2 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8045ee4:	6823      	ldr	r3, [r4, #0]
 8045ee6:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8045ee8:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8045eea:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 8045eec:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8045eee:	d402      	bmi.n	8045ef6 <HAL_UART_IRQHandler+0x8e>
 8045ef0:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8045ef4:	d019      	beq.n	8045f2a <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8045ef6:	f7ff fd2b 	bl	8045950 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8045efa:	6823      	ldr	r3, [r4, #0]
 8045efc:	695a      	ldr	r2, [r3, #20]
 8045efe:	0652      	lsls	r2, r2, #25
 8045f00:	d50f      	bpl.n	8045f22 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8045f02:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8045f04:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8045f06:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8045f0a:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8045f0c:	b148      	cbz	r0, 8045f22 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8045f0e:	4b26      	ldr	r3, [pc, #152]	; (8045fa8 <HAL_UART_IRQHandler+0x140>)
 8045f10:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8045f12:	f7fd f9d5 	bl	80432c0 <HAL_DMA_Abort_IT>
 8045f16:	b138      	cbz	r0, 8045f28 <HAL_UART_IRQHandler+0xc0>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8045f18:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8045f1a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8045f1e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8045f20:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8045f22:	4620      	mov	r0, r4
 8045f24:	f7ff ff78 	bl	8045e18 <HAL_UART_ErrorCallback>
}
 8045f28:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8045f2a:	f7ff ff75 	bl	8045e18 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8045f2e:	63e5      	str	r5, [r4, #60]	; 0x3c
 8045f30:	e7fa      	b.n	8045f28 <HAL_UART_IRQHandler+0xc0>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8045f32:	0616      	lsls	r6, r2, #24
 8045f34:	d528      	bpl.n	8045f88 <HAL_UART_IRQHandler+0x120>
 8045f36:	060d      	lsls	r5, r1, #24
 8045f38:	d526      	bpl.n	8045f88 <HAL_UART_IRQHandler+0x120>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8045f3a:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8045f3e:	2a21      	cmp	r2, #33	; 0x21
 8045f40:	d1f2      	bne.n	8045f28 <HAL_UART_IRQHandler+0xc0>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8045f42:	68a1      	ldr	r1, [r4, #8]
 8045f44:	6a22      	ldr	r2, [r4, #32]
 8045f46:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8045f4a:	d118      	bne.n	8045f7e <HAL_UART_IRQHandler+0x116>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8045f4c:	8811      	ldrh	r1, [r2, #0]
 8045f4e:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8045f52:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8045f54:	6921      	ldr	r1, [r4, #16]
 8045f56:	b981      	cbnz	r1, 8045f7a <HAL_UART_IRQHandler+0x112>
        huart->pTxBuffPtr += 2U;
 8045f58:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8045f5a:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 8045f5c:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8045f5e:	3a01      	subs	r2, #1
 8045f60:	b292      	uxth	r2, r2
 8045f62:	84e2      	strh	r2, [r4, #38]	; 0x26
 8045f64:	2a00      	cmp	r2, #0
 8045f66:	d1df      	bne.n	8045f28 <HAL_UART_IRQHandler+0xc0>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8045f68:	68da      	ldr	r2, [r3, #12]
 8045f6a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8045f6e:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8045f70:	68da      	ldr	r2, [r3, #12]
 8045f72:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8045f76:	60da      	str	r2, [r3, #12]
 8045f78:	e7d6      	b.n	8045f28 <HAL_UART_IRQHandler+0xc0>
        huart->pTxBuffPtr += 1U;
 8045f7a:	3201      	adds	r2, #1
 8045f7c:	e7ed      	b.n	8045f5a <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8045f7e:	1c51      	adds	r1, r2, #1
 8045f80:	6221      	str	r1, [r4, #32]
 8045f82:	7812      	ldrb	r2, [r2, #0]
 8045f84:	605a      	str	r2, [r3, #4]
 8045f86:	e7e9      	b.n	8045f5c <HAL_UART_IRQHandler+0xf4>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8045f88:	0650      	lsls	r0, r2, #25
 8045f8a:	d5cd      	bpl.n	8045f28 <HAL_UART_IRQHandler+0xc0>
 8045f8c:	064a      	lsls	r2, r1, #25
 8045f8e:	d5cb      	bpl.n	8045f28 <HAL_UART_IRQHandler+0xc0>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8045f90:	68da      	ldr	r2, [r3, #12]
 8045f92:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8045f96:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8045f98:	2320      	movs	r3, #32
 8045f9a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8045f9e:	4620      	mov	r0, r4
 8045fa0:	f006 fa06 	bl	804c3b0 <HAL_UART_TxCpltCallback>
 8045fa4:	e7c0      	b.n	8045f28 <HAL_UART_IRQHandler+0xc0>
 8045fa6:	bf00      	nop
 8045fa8:	08045fad 	.word	0x08045fad

08045fac <UART_DMAAbortOnError>:
{
 8045fac:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8045fae:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 8045fb0:	2300      	movs	r3, #0
 8045fb2:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8045fb4:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8045fb6:	f7ff ff2f 	bl	8045e18 <HAL_UART_ErrorCallback>
}
 8045fba:	bd08      	pop	{r3, pc}

08045fbc <HAL_UART_AbortCpltCallback>:
 8045fbc:	4770      	bx	lr
	...

08045fc0 <HAL_UART_Abort_IT>:
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8045fc0:	6803      	ldr	r3, [r0, #0]
 8045fc2:	68da      	ldr	r2, [r3, #12]
 8045fc4:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
{
 8045fc8:	b510      	push	{r4, lr}
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8045fca:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8045fcc:	695a      	ldr	r2, [r3, #20]
{
 8045fce:	4604      	mov	r4, r0
  if (huart->hdmatx != NULL)
 8045fd0:	6b00      	ldr	r0, [r0, #48]	; 0x30
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8045fd2:	f022 0201 	bic.w	r2, r2, #1
 8045fd6:	615a      	str	r2, [r3, #20]
  if (huart->hdmatx != NULL)
 8045fd8:	b128      	cbz	r0, 8045fe6 <HAL_UART_Abort_IT+0x26>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8045fda:	695a      	ldr	r2, [r3, #20]
 8045fdc:	f012 0280 	ands.w	r2, r2, #128	; 0x80
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 8045fe0:	bf18      	it	ne
 8045fe2:	4a1f      	ldrne	r2, [pc, #124]	; (8046060 <HAL_UART_Abort_IT+0xa0>)
      huart->hdmatx->XferAbortCallback = NULL;
 8045fe4:	6502      	str	r2, [r0, #80]	; 0x50
  if (huart->hdmarx != NULL)
 8045fe6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8045fe8:	b129      	cbz	r1, 8045ff6 <HAL_UART_Abort_IT+0x36>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8045fea:	695a      	ldr	r2, [r3, #20]
 8045fec:	f012 0240 	ands.w	r2, r2, #64	; 0x40
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 8045ff0:	bf18      	it	ne
 8045ff2:	4a1c      	ldrne	r2, [pc, #112]	; (8046064 <HAL_UART_Abort_IT+0xa4>)
      huart->hdmarx->XferAbortCallback = NULL;
 8045ff4:	650a      	str	r2, [r1, #80]	; 0x50
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8045ff6:	695a      	ldr	r2, [r3, #20]
 8045ff8:	0612      	lsls	r2, r2, #24
 8045ffa:	d41d      	bmi.n	8046038 <HAL_UART_Abort_IT+0x78>
  uint32_t AbortCplt = 0x01U;
 8045ffc:	2301      	movs	r3, #1
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8045ffe:	6822      	ldr	r2, [r4, #0]
 8046000:	6951      	ldr	r1, [r2, #20]
 8046002:	0649      	lsls	r1, r1, #25
 8046004:	d527      	bpl.n	8046056 <HAL_UART_Abort_IT+0x96>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8046006:	6951      	ldr	r1, [r2, #20]
    if (huart->hdmarx != NULL)
 8046008:	6b60      	ldr	r0, [r4, #52]	; 0x34
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 804600a:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 804600e:	6151      	str	r1, [r2, #20]
    if (huart->hdmarx != NULL)
 8046010:	b308      	cbz	r0, 8046056 <HAL_UART_Abort_IT+0x96>
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8046012:	f7fd f955 	bl	80432c0 <HAL_DMA_Abort_IT>
 8046016:	b300      	cbz	r0, 804605a <HAL_UART_Abort_IT+0x9a>
        huart->hdmarx->XferAbortCallback = NULL;
 8046018:	6b63      	ldr	r3, [r4, #52]	; 0x34
 804601a:	2200      	movs	r2, #0
 804601c:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferCount = 0x00U;
 804601e:	2300      	movs	r3, #0
 8046020:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->RxXferCount = 0x00U;
 8046022:	85e3      	strh	r3, [r4, #46]	; 0x2e
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8046024:	63e3      	str	r3, [r4, #60]	; 0x3c
    huart->gState  = HAL_UART_STATE_READY;
 8046026:	2320      	movs	r3, #32
 8046028:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    HAL_UART_AbortCpltCallback(huart);
 804602c:	4620      	mov	r0, r4
    huart->RxState = HAL_UART_STATE_READY;
 804602e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    HAL_UART_AbortCpltCallback(huart);
 8046032:	f7ff ffc3 	bl	8045fbc <HAL_UART_AbortCpltCallback>
 8046036:	e010      	b.n	804605a <HAL_UART_Abort_IT+0x9a>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8046038:	695a      	ldr	r2, [r3, #20]
 804603a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 804603e:	615a      	str	r2, [r3, #20]
    if (huart->hdmatx != NULL)
 8046040:	2800      	cmp	r0, #0
 8046042:	d0db      	beq.n	8045ffc <HAL_UART_Abort_IT+0x3c>
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8046044:	f7fd f93c 	bl	80432c0 <HAL_DMA_Abort_IT>
 8046048:	b118      	cbz	r0, 8046052 <HAL_UART_Abort_IT+0x92>
        huart->hdmatx->XferAbortCallback = NULL;
 804604a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804604c:	2200      	movs	r2, #0
 804604e:	651a      	str	r2, [r3, #80]	; 0x50
 8046050:	e7d4      	b.n	8045ffc <HAL_UART_Abort_IT+0x3c>
        AbortCplt = 0x00U;
 8046052:	4603      	mov	r3, r0
 8046054:	e7d3      	b.n	8045ffe <HAL_UART_Abort_IT+0x3e>
  if (AbortCplt == 0x01U)
 8046056:	2b00      	cmp	r3, #0
 8046058:	d1e1      	bne.n	804601e <HAL_UART_Abort_IT+0x5e>
}
 804605a:	2000      	movs	r0, #0
 804605c:	bd10      	pop	{r4, pc}
 804605e:	bf00      	nop
 8046060:	08046091 	.word	0x08046091
 8046064:	08046069 	.word	0x08046069

08046068 <UART_DMARxAbortCallback>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8046068:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->hdmarx->XferAbortCallback = NULL;
 804606a:	6b42      	ldr	r2, [r0, #52]	; 0x34
{
 804606c:	b508      	push	{r3, lr}
  huart->hdmarx->XferAbortCallback = NULL;
 804606e:	2300      	movs	r3, #0
 8046070:	6513      	str	r3, [r2, #80]	; 0x50
  if (huart->hdmatx != NULL)
 8046072:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8046074:	b10a      	cbz	r2, 804607a <UART_DMARxAbortCallback+0x12>
    if (huart->hdmatx->XferAbortCallback != NULL)
 8046076:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8046078:	b94a      	cbnz	r2, 804608e <UART_DMARxAbortCallback+0x26>
  huart->TxXferCount = 0x00U;
 804607a:	84c3      	strh	r3, [r0, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 804607c:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 804607e:	63c3      	str	r3, [r0, #60]	; 0x3c
  huart->gState  = HAL_UART_STATE_READY;
 8046080:	2320      	movs	r3, #32
 8046082:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8046086:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
  HAL_UART_AbortCpltCallback(huart);
 804608a:	f7ff ff97 	bl	8045fbc <HAL_UART_AbortCpltCallback>
}
 804608e:	bd08      	pop	{r3, pc}

08046090 <UART_DMATxAbortCallback>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8046090:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->hdmatx->XferAbortCallback = NULL;
 8046092:	6b02      	ldr	r2, [r0, #48]	; 0x30
{
 8046094:	b508      	push	{r3, lr}
  huart->hdmatx->XferAbortCallback = NULL;
 8046096:	2300      	movs	r3, #0
 8046098:	6513      	str	r3, [r2, #80]	; 0x50
  if (huart->hdmarx != NULL)
 804609a:	6b42      	ldr	r2, [r0, #52]	; 0x34
 804609c:	b10a      	cbz	r2, 80460a2 <UART_DMATxAbortCallback+0x12>
    if (huart->hdmarx->XferAbortCallback != NULL)
 804609e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80460a0:	b94a      	cbnz	r2, 80460b6 <UART_DMATxAbortCallback+0x26>
  huart->TxXferCount = 0x00U;
 80460a2:	84c3      	strh	r3, [r0, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 80460a4:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80460a6:	63c3      	str	r3, [r0, #60]	; 0x3c
  huart->gState  = HAL_UART_STATE_READY;
 80460a8:	2320      	movs	r3, #32
 80460aa:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80460ae:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
  HAL_UART_AbortCpltCallback(huart);
 80460b2:	f7ff ff83 	bl	8045fbc <HAL_UART_AbortCpltCallback>
}
 80460b6:	bd08      	pop	{r3, pc}

080460b8 <HAL_UART_AbortReceiveCpltCallback>:
 80460b8:	4770      	bx	lr
	...

080460bc <HAL_UART_AbortReceive_IT>:
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80460bc:	6803      	ldr	r3, [r0, #0]
 80460be:	68da      	ldr	r2, [r3, #12]
 80460c0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
{
 80460c4:	b510      	push	{r4, lr}
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80460c6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80460c8:	695a      	ldr	r2, [r3, #20]
 80460ca:	f022 0201 	bic.w	r2, r2, #1
 80460ce:	615a      	str	r2, [r3, #20]
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80460d0:	695a      	ldr	r2, [r3, #20]
 80460d2:	f012 0240 	ands.w	r2, r2, #64	; 0x40
{
 80460d6:	4604      	mov	r4, r0
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80460d8:	d017      	beq.n	804610a <HAL_UART_AbortReceive_IT+0x4e>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80460da:	695a      	ldr	r2, [r3, #20]
 80460dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80460e0:	615a      	str	r2, [r3, #20]
    if (huart->hdmarx != NULL)
 80460e2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80460e4:	b153      	cbz	r3, 80460fc <HAL_UART_AbortReceive_IT+0x40>
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 80460e6:	4a0a      	ldr	r2, [pc, #40]	; (8046110 <HAL_UART_AbortReceive_IT+0x54>)
 80460e8:	651a      	str	r2, [r3, #80]	; 0x50
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80460ea:	4618      	mov	r0, r3
 80460ec:	f7fd f8e8 	bl	80432c0 <HAL_DMA_Abort_IT>
 80460f0:	b110      	cbz	r0, 80460f8 <HAL_UART_AbortReceive_IT+0x3c>
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80460f2:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80460f4:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80460f6:	4798      	blx	r3
}
 80460f8:	2000      	movs	r0, #0
 80460fa:	bd10      	pop	{r4, pc}
      huart->RxXferCount = 0x00U;
 80460fc:	85c3      	strh	r3, [r0, #46]	; 0x2e
    huart->RxState = HAL_UART_STATE_READY;
 80460fe:	2320      	movs	r3, #32
 8046100:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    HAL_UART_AbortReceiveCpltCallback(huart);
 8046104:	f7ff ffd8 	bl	80460b8 <HAL_UART_AbortReceiveCpltCallback>
 8046108:	e7f6      	b.n	80460f8 <HAL_UART_AbortReceive_IT+0x3c>
    huart->RxXferCount = 0x00U;
 804610a:	85c2      	strh	r2, [r0, #46]	; 0x2e
 804610c:	e7f7      	b.n	80460fe <HAL_UART_AbortReceive_IT+0x42>
 804610e:	bf00      	nop
 8046110:	08046115 	.word	0x08046115

08046114 <UART_DMARxOnlyAbortCallback>:
{
 8046114:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8046116:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 8046118:	2300      	movs	r3, #0
 804611a:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->RxState = HAL_UART_STATE_READY;
 804611c:	2320      	movs	r3, #32
 804611e:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
  HAL_UART_AbortReceiveCpltCallback(huart);
 8046122:	f7ff ffc9 	bl	80460b8 <HAL_UART_AbortReceiveCpltCallback>
}
 8046126:	bd08      	pop	{r3, pc}

08046128 <SDMMC_GetCmdResp2>:
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8046128:	4b12      	ldr	r3, [pc, #72]	; (8046174 <SDMMC_GetCmdResp2+0x4c>)
 804612a:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 804612e:	681b      	ldr	r3, [r3, #0]
 8046130:	fbb3 f2f2 	udiv	r2, r3, r2
 8046134:	f241 3388 	movw	r3, #5000	; 0x1388
 8046138:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 804613a:	f113 33ff 	adds.w	r3, r3, #4294967295
 804613e:	d315      	bcc.n	804616c <SDMMC_GetCmdResp2+0x44>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDIOx->STA;
 8046140:	6b42      	ldr	r2, [r0, #52]	; 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8046142:	f012 0f45 	tst.w	r2, #69	; 0x45
 8046146:	d0f8      	beq.n	804613a <SDMMC_GetCmdResp2+0x12>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8046148:	0512      	lsls	r2, r2, #20
 804614a:	d4f6      	bmi.n	804613a <SDMMC_GetCmdResp2+0x12>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 804614c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 804614e:	075b      	lsls	r3, r3, #29
 8046150:	d503      	bpl.n	804615a <SDMMC_GetCmdResp2+0x32>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8046152:	2304      	movs	r3, #4
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8046154:	6383      	str	r3, [r0, #56]	; 0x38
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
  }

  return SDMMC_ERROR_NONE;
}
 8046156:	4618      	mov	r0, r3
 8046158:	4770      	bx	lr
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 804615a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 804615c:	f013 0301 	ands.w	r3, r3, #1
 8046160:	d001      	beq.n	8046166 <SDMMC_GetCmdResp2+0x3e>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8046162:	2301      	movs	r3, #1
 8046164:	e7f6      	b.n	8046154 <SDMMC_GetCmdResp2+0x2c>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8046166:	22c5      	movs	r2, #197	; 0xc5
 8046168:	6382      	str	r2, [r0, #56]	; 0x38
 804616a:	e7f4      	b.n	8046156 <SDMMC_GetCmdResp2+0x2e>
      return SDMMC_ERROR_TIMEOUT;
 804616c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8046170:	e7f1      	b.n	8046156 <SDMMC_GetCmdResp2+0x2e>
 8046172:	bf00      	nop
 8046174:	2000108c 	.word	0x2000108c

08046178 <SDMMC_GetCmdResp3>:
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8046178:	4b0f      	ldr	r3, [pc, #60]	; (80461b8 <SDMMC_GetCmdResp3+0x40>)
 804617a:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 804617e:	681b      	ldr	r3, [r3, #0]
 8046180:	fbb3 f2f2 	udiv	r2, r3, r2
 8046184:	f241 3388 	movw	r3, #5000	; 0x1388
 8046188:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 804618a:	f113 33ff 	adds.w	r3, r3, #4294967295
 804618e:	d30f      	bcc.n	80461b0 <SDMMC_GetCmdResp3+0x38>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDIOx->STA;
 8046190:	6b42      	ldr	r2, [r0, #52]	; 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8046192:	f012 0f45 	tst.w	r2, #69	; 0x45
 8046196:	d0f8      	beq.n	804618a <SDMMC_GetCmdResp3+0x12>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8046198:	0512      	lsls	r2, r2, #20
 804619a:	d4f6      	bmi.n	804618a <SDMMC_GetCmdResp3+0x12>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 804619c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 804619e:	f013 0304 	ands.w	r3, r3, #4
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80461a2:	bf15      	itete	ne
 80461a4:	2304      	movne	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80461a6:	22c5      	moveq	r2, #197	; 0xc5
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80461a8:	6383      	strne	r3, [r0, #56]	; 0x38
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80461aa:	6382      	streq	r2, [r0, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80461ac:	4618      	mov	r0, r3
 80461ae:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 80461b0:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 80461b4:	4770      	bx	lr
 80461b6:	bf00      	nop
 80461b8:	2000108c 	.word	0x2000108c

080461bc <SDMMC_GetCmdResp1>:
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80461bc:	4b44      	ldr	r3, [pc, #272]	; (80462d0 <SDMMC_GetCmdResp1+0x114>)
{
 80461be:	b510      	push	{r4, lr}
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80461c0:	681b      	ldr	r3, [r3, #0]
 80461c2:	f44f 54fa 	mov.w	r4, #8000	; 0x1f40
 80461c6:	fbb3 f3f4 	udiv	r3, r3, r4
 80461ca:	435a      	muls	r2, r3
    if (count-- == 0U)
 80461cc:	2a00      	cmp	r2, #0
 80461ce:	d04a      	beq.n	8046266 <SDMMC_GetCmdResp1+0xaa>
    sta_reg = SDIOx->STA;
 80461d0:	6b43      	ldr	r3, [r0, #52]	; 0x34
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80461d2:	f013 0f45 	tst.w	r3, #69	; 0x45
 80461d6:	d008      	beq.n	80461ea <SDMMC_GetCmdResp1+0x2e>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80461d8:	051c      	lsls	r4, r3, #20
 80461da:	d406      	bmi.n	80461ea <SDMMC_GetCmdResp1+0x2e>
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80461dc:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80461de:	075b      	lsls	r3, r3, #29
 80461e0:	d505      	bpl.n	80461ee <SDMMC_GetCmdResp1+0x32>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80461e2:	2304      	movs	r3, #4
 80461e4:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80461e6:	4618      	mov	r0, r3
}
 80461e8:	bd10      	pop	{r4, pc}
 80461ea:	3a01      	subs	r2, #1
 80461ec:	e7ee      	b.n	80461cc <SDMMC_GetCmdResp1+0x10>
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80461ee:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80461f0:	07dc      	lsls	r4, r3, #31
 80461f2:	d503      	bpl.n	80461fc <SDMMC_GetCmdResp1+0x40>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80461f4:	2301      	movs	r3, #1
 80461f6:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80461f8:	2001      	movs	r0, #1
 80461fa:	e7f5      	b.n	80461e8 <SDMMC_GetCmdResp1+0x2c>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80461fc:	23c5      	movs	r3, #197	; 0xc5
 80461fe:	6383      	str	r3, [r0, #56]	; 0x38
  return (uint8_t)(SDIOx->RESPCMD);
 8046200:	6903      	ldr	r3, [r0, #16]
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8046202:	b2db      	uxtb	r3, r3
 8046204:	4299      	cmp	r1, r3
 8046206:	d1f7      	bne.n	80461f8 <SDMMC_GetCmdResp1+0x3c>
  return (*(__IO uint32_t *) tmp);
 8046208:	6943      	ldr	r3, [r0, #20]
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 804620a:	4832      	ldr	r0, [pc, #200]	; (80462d4 <SDMMC_GetCmdResp1+0x118>)
 804620c:	4018      	ands	r0, r3
 804620e:	2800      	cmp	r0, #0
 8046210:	d0ea      	beq.n	80461e8 <SDMMC_GetCmdResp1+0x2c>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8046212:	2b00      	cmp	r3, #0
 8046214:	db2a      	blt.n	804626c <SDMMC_GetCmdResp1+0xb0>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8046216:	005a      	lsls	r2, r3, #1
 8046218:	d42b      	bmi.n	8046272 <SDMMC_GetCmdResp1+0xb6>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 804621a:	009c      	lsls	r4, r3, #2
 804621c:	d42b      	bmi.n	8046276 <SDMMC_GetCmdResp1+0xba>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 804621e:	00d9      	lsls	r1, r3, #3
 8046220:	d42b      	bmi.n	804627a <SDMMC_GetCmdResp1+0xbe>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8046222:	011a      	lsls	r2, r3, #4
 8046224:	d42c      	bmi.n	8046280 <SDMMC_GetCmdResp1+0xc4>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8046226:	015c      	lsls	r4, r3, #5
 8046228:	d42d      	bmi.n	8046286 <SDMMC_GetCmdResp1+0xca>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 804622a:	01d9      	lsls	r1, r3, #7
 804622c:	d42e      	bmi.n	804628c <SDMMC_GetCmdResp1+0xd0>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 804622e:	021a      	lsls	r2, r3, #8
 8046230:	d42f      	bmi.n	8046292 <SDMMC_GetCmdResp1+0xd6>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8046232:	025c      	lsls	r4, r3, #9
 8046234:	d430      	bmi.n	8046298 <SDMMC_GetCmdResp1+0xdc>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8046236:	0299      	lsls	r1, r3, #10
 8046238:	d431      	bmi.n	804629e <SDMMC_GetCmdResp1+0xe2>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 804623a:	02da      	lsls	r2, r3, #11
 804623c:	d432      	bmi.n	80462a4 <SDMMC_GetCmdResp1+0xe8>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 804623e:	035c      	lsls	r4, r3, #13
 8046240:	d433      	bmi.n	80462aa <SDMMC_GetCmdResp1+0xee>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8046242:	0399      	lsls	r1, r3, #14
 8046244:	d434      	bmi.n	80462b0 <SDMMC_GetCmdResp1+0xf4>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8046246:	03da      	lsls	r2, r3, #15
 8046248:	d435      	bmi.n	80462b6 <SDMMC_GetCmdResp1+0xfa>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 804624a:	041c      	lsls	r4, r3, #16
 804624c:	d436      	bmi.n	80462bc <SDMMC_GetCmdResp1+0x100>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 804624e:	0459      	lsls	r1, r3, #17
 8046250:	d437      	bmi.n	80462c2 <SDMMC_GetCmdResp1+0x106>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8046252:	049a      	lsls	r2, r3, #18
 8046254:	d438      	bmi.n	80462c8 <SDMMC_GetCmdResp1+0x10c>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8046256:	f013 0f08 	tst.w	r3, #8
 804625a:	bf0c      	ite	eq
 804625c:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 8046260:	f44f 0000 	movne.w	r0, #8388608	; 0x800000
 8046264:	e7c0      	b.n	80461e8 <SDMMC_GetCmdResp1+0x2c>
      return SDMMC_ERROR_TIMEOUT;
 8046266:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 804626a:	e7bd      	b.n	80461e8 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 804626c:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8046270:	e7ba      	b.n	80461e8 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8046272:	2040      	movs	r0, #64	; 0x40
 8046274:	e7b8      	b.n	80461e8 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8046276:	2080      	movs	r0, #128	; 0x80
 8046278:	e7b6      	b.n	80461e8 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 804627a:	f44f 7080 	mov.w	r0, #256	; 0x100
 804627e:	e7b3      	b.n	80461e8 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8046280:	f44f 7000 	mov.w	r0, #512	; 0x200
 8046284:	e7b0      	b.n	80461e8 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8046286:	f44f 6080 	mov.w	r0, #1024	; 0x400
 804628a:	e7ad      	b.n	80461e8 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 804628c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8046290:	e7aa      	b.n	80461e8 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_COM_CRC_FAILED;
 8046292:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8046296:	e7a7      	b.n	80461e8 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ILLEGAL_CMD;
 8046298:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 804629c:	e7a4      	b.n	80461e8 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CARD_ECC_FAILED;
 804629e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80462a2:	e7a1      	b.n	80461e8 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CC_ERR;
 80462a4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80462a8:	e79e      	b.n	80461e8 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80462aa:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80462ae:	e79b      	b.n	80461e8 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80462b0:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80462b4:	e798      	b.n	80461e8 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80462b6:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80462ba:	e795      	b.n	80461e8 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80462bc:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80462c0:	e792      	b.n	80461e8 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80462c2:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80462c6:	e78f      	b.n	80461e8 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ERASE_RESET;
 80462c8:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80462cc:	e78c      	b.n	80461e8 <SDMMC_GetCmdResp1+0x2c>
 80462ce:	bf00      	nop
 80462d0:	2000108c 	.word	0x2000108c
 80462d4:	fdffe008 	.word	0xfdffe008

080462d8 <SDIO_Init>:
{
 80462d8:	b084      	sub	sp, #16
 80462da:	b510      	push	{r4, lr}
 80462dc:	ac03      	add	r4, sp, #12
 80462de:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  tmpreg |= (Init.ClockEdge           |\
 80462e2:	460b      	mov	r3, r1
 80462e4:	9904      	ldr	r1, [sp, #16]
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80462e6:	6842      	ldr	r2, [r0, #4]
  tmpreg |= (Init.ClockEdge           |\
 80462e8:	430b      	orrs	r3, r1
             Init.ClockBypass         |\
 80462ea:	9905      	ldr	r1, [sp, #20]
 80462ec:	430b      	orrs	r3, r1
             Init.ClockPowerSave      |\
 80462ee:	9906      	ldr	r1, [sp, #24]
 80462f0:	430b      	orrs	r3, r1
             Init.BusWide             |\
 80462f2:	9907      	ldr	r1, [sp, #28]
 80462f4:	430b      	orrs	r3, r1
             Init.HardwareFlowControl |\
 80462f6:	9908      	ldr	r1, [sp, #32]
}
 80462f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80462fc:	f422 42fd 	bic.w	r2, r2, #32384	; 0x7e80
             Init.HardwareFlowControl |\
 8046300:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8046302:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 8046306:	4313      	orrs	r3, r2
 8046308:	6043      	str	r3, [r0, #4]
}
 804630a:	b004      	add	sp, #16
 804630c:	2000      	movs	r0, #0
 804630e:	4770      	bx	lr

08046310 <SDIO_ReadFIFO>:
  return (SDIOx->FIFO);
 8046310:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
}
 8046314:	4770      	bx	lr

08046316 <SDIO_WriteFIFO>:
  SDIOx->FIFO = *pWriteData;
 8046316:	680b      	ldr	r3, [r1, #0]
 8046318:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
}
 804631c:	2000      	movs	r0, #0
 804631e:	4770      	bx	lr

08046320 <SDIO_PowerState_ON>:
{  
 8046320:	b508      	push	{r3, lr}
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8046322:	2303      	movs	r3, #3
 8046324:	6003      	str	r3, [r0, #0]
  HAL_Delay(2);
 8046326:	2002      	movs	r0, #2
 8046328:	f005 fd28 	bl	804bd7c <HAL_Delay>
}
 804632c:	2000      	movs	r0, #0
 804632e:	bd08      	pop	{r3, pc}

08046330 <SDIO_GetPowerState>:
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8046330:	6800      	ldr	r0, [r0, #0]
}
 8046332:	f000 0003 	and.w	r0, r0, #3
 8046336:	4770      	bx	lr

08046338 <SDIO_SendCommand>:
  SDIOx->ARG = Command->Argument;
 8046338:	680b      	ldr	r3, [r1, #0]
{
 804633a:	b510      	push	{r4, lr}
  SDIOx->ARG = Command->Argument;
 804633c:	6083      	str	r3, [r0, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 804633e:	e9d1 3401 	ldrd	r3, r4, [r1, #4]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8046342:	68c2      	ldr	r2, [r0, #12]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8046344:	4323      	orrs	r3, r4
                       Command->Response         |\
 8046346:	68cc      	ldr	r4, [r1, #12]
                       Command->WaitForInterrupt |\
 8046348:	6909      	ldr	r1, [r1, #16]
                       Command->Response         |\
 804634a:	4323      	orrs	r3, r4
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 804634c:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
                       Command->WaitForInterrupt |\
 8046350:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8046352:	f022 020f 	bic.w	r2, r2, #15
 8046356:	4313      	orrs	r3, r2
 8046358:	60c3      	str	r3, [r0, #12]
}
 804635a:	2000      	movs	r0, #0
 804635c:	bd10      	pop	{r4, pc}

0804635e <SDIO_GetResponse>:
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 804635e:	3014      	adds	r0, #20
  return (*(__IO uint32_t *) tmp);
 8046360:	5840      	ldr	r0, [r0, r1]
}  
 8046362:	4770      	bx	lr

08046364 <SDIO_ConfigData>:
  SDIOx->DTIMER = Data->DataTimeOut;
 8046364:	680b      	ldr	r3, [r1, #0]
{
 8046366:	b510      	push	{r4, lr}
  SDIOx->DTIMER = Data->DataTimeOut;
 8046368:	6243      	str	r3, [r0, #36]	; 0x24
  SDIOx->DLEN = Data->DataLength;
 804636a:	684b      	ldr	r3, [r1, #4]
 804636c:	6283      	str	r3, [r0, #40]	; 0x28
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 804636e:	e9d1 3402 	ldrd	r3, r4, [r1, #8]
 8046372:	4323      	orrs	r3, r4
                       Data->TransferDir   |\
 8046374:	690c      	ldr	r4, [r1, #16]
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8046376:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
                       Data->TransferMode  |\
 8046378:	6949      	ldr	r1, [r1, #20]
                       Data->TransferDir   |\
 804637a:	4323      	orrs	r3, r4
                       Data->TransferMode  |\
 804637c:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 804637e:	f022 02f7 	bic.w	r2, r2, #247	; 0xf7
 8046382:	4313      	orrs	r3, r2
 8046384:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 8046386:	2000      	movs	r0, #0
 8046388:	bd10      	pop	{r4, pc}

0804638a <SDMMC_CmdBlockLength>:
{
 804638a:	b530      	push	{r4, r5, lr}
 804638c:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 804638e:	2410      	movs	r4, #16
 8046390:	2340      	movs	r3, #64	; 0x40
{
 8046392:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8046394:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8046396:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 804639a:	2200      	movs	r2, #0
 804639c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80463a0:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80463a2:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80463a6:	f7ff ffc7 	bl	8046338 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 80463aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80463ae:	4621      	mov	r1, r4
 80463b0:	4628      	mov	r0, r5
 80463b2:	f7ff ff03 	bl	80461bc <SDMMC_GetCmdResp1>
}
 80463b6:	b007      	add	sp, #28
 80463b8:	bd30      	pop	{r4, r5, pc}

080463ba <SDMMC_CmdReadSingleBlock>:
{
 80463ba:	b530      	push	{r4, r5, lr}
 80463bc:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80463be:	2411      	movs	r4, #17
 80463c0:	2340      	movs	r3, #64	; 0x40
{
 80463c2:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80463c4:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80463c6:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80463ca:	2200      	movs	r2, #0
 80463cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80463d0:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80463d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80463d6:	f7ff ffaf 	bl	8046338 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80463da:	f241 3288 	movw	r2, #5000	; 0x1388
 80463de:	4621      	mov	r1, r4
 80463e0:	4628      	mov	r0, r5
 80463e2:	f7ff feeb 	bl	80461bc <SDMMC_GetCmdResp1>
}
 80463e6:	b007      	add	sp, #28
 80463e8:	bd30      	pop	{r4, r5, pc}

080463ea <SDMMC_CmdReadMultiBlock>:
{
 80463ea:	b530      	push	{r4, r5, lr}
 80463ec:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80463ee:	2412      	movs	r4, #18
 80463f0:	2340      	movs	r3, #64	; 0x40
{
 80463f2:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80463f4:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80463f6:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80463fa:	2200      	movs	r2, #0
 80463fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046400:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046402:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046406:	f7ff ff97 	bl	8046338 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 804640a:	f241 3288 	movw	r2, #5000	; 0x1388
 804640e:	4621      	mov	r1, r4
 8046410:	4628      	mov	r0, r5
 8046412:	f7ff fed3 	bl	80461bc <SDMMC_GetCmdResp1>
}
 8046416:	b007      	add	sp, #28
 8046418:	bd30      	pop	{r4, r5, pc}

0804641a <SDMMC_CmdWriteSingleBlock>:
{
 804641a:	b530      	push	{r4, r5, lr}
 804641c:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 804641e:	2418      	movs	r4, #24
 8046420:	2340      	movs	r3, #64	; 0x40
{
 8046422:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8046424:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8046426:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 804642a:	2200      	movs	r2, #0
 804642c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046430:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046432:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046436:	f7ff ff7f 	bl	8046338 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 804643a:	f241 3288 	movw	r2, #5000	; 0x1388
 804643e:	4621      	mov	r1, r4
 8046440:	4628      	mov	r0, r5
 8046442:	f7ff febb 	bl	80461bc <SDMMC_GetCmdResp1>
}
 8046446:	b007      	add	sp, #28
 8046448:	bd30      	pop	{r4, r5, pc}

0804644a <SDMMC_CmdWriteMultiBlock>:
{
 804644a:	b530      	push	{r4, r5, lr}
 804644c:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 804644e:	2419      	movs	r4, #25
 8046450:	2340      	movs	r3, #64	; 0x40
{
 8046452:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8046454:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8046456:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 804645a:	2200      	movs	r2, #0
 804645c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046460:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046462:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046466:	f7ff ff67 	bl	8046338 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 804646a:	f241 3288 	movw	r2, #5000	; 0x1388
 804646e:	4621      	mov	r1, r4
 8046470:	4628      	mov	r0, r5
 8046472:	f7ff fea3 	bl	80461bc <SDMMC_GetCmdResp1>
}
 8046476:	b007      	add	sp, #28
 8046478:	bd30      	pop	{r4, r5, pc}
	...

0804647c <SDMMC_CmdStopTransfer>:
{
 804647c:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 804647e:	2300      	movs	r3, #0
{
 8046480:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8046482:	240c      	movs	r4, #12
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8046484:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8046486:	e9cd 2303 	strd	r2, r3, [sp, #12]
{
 804648a:	4605      	mov	r5, r0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 804648c:	e9cd 3401 	strd	r3, r4, [sp, #4]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046490:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046492:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8046496:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046498:	f7ff ff4e 	bl	8046338 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 804649c:	4a03      	ldr	r2, [pc, #12]	; (80464ac <SDMMC_CmdStopTransfer+0x30>)
 804649e:	4621      	mov	r1, r4
 80464a0:	4628      	mov	r0, r5
 80464a2:	f7ff fe8b 	bl	80461bc <SDMMC_GetCmdResp1>
}
 80464a6:	b007      	add	sp, #28
 80464a8:	bd30      	pop	{r4, r5, pc}
 80464aa:	bf00      	nop
 80464ac:	05f5e100 	.word	0x05f5e100

080464b0 <SDMMC_CmdSelDesel>:
{
 80464b0:	b530      	push	{r4, r5, lr}
 80464b2:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80464b4:	2407      	movs	r4, #7
 80464b6:	2340      	movs	r3, #64	; 0x40
{
 80464b8:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80464ba:	9201      	str	r2, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80464bc:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80464c0:	2200      	movs	r2, #0
 80464c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80464c6:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80464c8:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80464cc:	f7ff ff34 	bl	8046338 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 80464d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80464d4:	4621      	mov	r1, r4
 80464d6:	4628      	mov	r0, r5
 80464d8:	f7ff fe70 	bl	80461bc <SDMMC_GetCmdResp1>
}
 80464dc:	b007      	add	sp, #28
 80464de:	bd30      	pop	{r4, r5, pc}

080464e0 <SDMMC_CmdGoIdleState>:
{
 80464e0:	b510      	push	{r4, lr}
  sdmmc_cmdinit.Argument         = 0U;
 80464e2:	2300      	movs	r3, #0
{
 80464e4:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80464e6:	e9cd 3301 	strd	r3, r3, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80464ea:	e9cd 3303 	strd	r3, r3, [sp, #12]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80464ee:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80464f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80464f4:	9305      	str	r3, [sp, #20]
{
 80464f6:	4604      	mov	r4, r0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80464f8:	f7ff ff1e 	bl	8046338 <SDIO_SendCommand>
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80464fc:	4b0b      	ldr	r3, [pc, #44]	; (804652c <SDMMC_CmdGoIdleState+0x4c>)
 80464fe:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8046502:	681b      	ldr	r3, [r3, #0]
 8046504:	fbb3 f2f2 	udiv	r2, r3, r2
 8046508:	f241 3388 	movw	r3, #5000	; 0x1388
 804650c:	4353      	muls	r3, r2
    if (count-- == 0U)
 804650e:	f113 33ff 	adds.w	r3, r3, #4294967295
 8046512:	d307      	bcc.n	8046524 <SDMMC_CmdGoIdleState+0x44>
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8046514:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8046516:	0612      	lsls	r2, r2, #24
 8046518:	d5f9      	bpl.n	804650e <SDMMC_CmdGoIdleState+0x2e>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 804651a:	23c5      	movs	r3, #197	; 0xc5
 804651c:	63a3      	str	r3, [r4, #56]	; 0x38
  return SDMMC_ERROR_NONE;
 804651e:	2000      	movs	r0, #0
}
 8046520:	b006      	add	sp, #24
 8046522:	bd10      	pop	{r4, pc}
      return SDMMC_ERROR_TIMEOUT;
 8046524:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  return errorstate;
 8046528:	e7fa      	b.n	8046520 <SDMMC_CmdGoIdleState+0x40>
 804652a:	bf00      	nop
 804652c:	2000108c 	.word	0x2000108c

08046530 <SDMMC_CmdOperCond>:
{
 8046530:	b510      	push	{r4, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8046532:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
{
 8046536:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8046538:	2308      	movs	r3, #8
 804653a:	e9cd 1301 	strd	r1, r3, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 804653e:	f04f 0c40 	mov.w	ip, #64	; 0x40
 8046542:	2300      	movs	r3, #0
 8046544:	e9cd c303 	strd	ip, r3, [sp, #12]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046548:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 804654a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 804654e:	9305      	str	r3, [sp, #20]
{
 8046550:	4604      	mov	r4, r0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046552:	f7ff fef1 	bl	8046338 <SDIO_SendCommand>
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8046556:	4b15      	ldr	r3, [pc, #84]	; (80465ac <SDMMC_CmdOperCond+0x7c>)
 8046558:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 804655c:	681b      	ldr	r3, [r3, #0]
 804655e:	fbb3 f2f2 	udiv	r2, r3, r2
 8046562:	f241 3388 	movw	r3, #5000	; 0x1388
 8046566:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 8046568:	f113 33ff 	adds.w	r3, r3, #4294967295
 804656c:	d31a      	bcc.n	80465a4 <SDMMC_CmdOperCond+0x74>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDIOx->STA;
 804656e:	6b62      	ldr	r2, [r4, #52]	; 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8046570:	f012 0f45 	tst.w	r2, #69	; 0x45
 8046574:	d0f8      	beq.n	8046568 <SDMMC_CmdOperCond+0x38>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8046576:	0512      	lsls	r2, r2, #20
 8046578:	d4f6      	bmi.n	8046568 <SDMMC_CmdOperCond+0x38>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 804657a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 804657c:	075b      	lsls	r3, r3, #29
 804657e:	d503      	bpl.n	8046588 <SDMMC_CmdOperCond+0x58>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8046580:	2004      	movs	r0, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8046582:	63a0      	str	r0, [r4, #56]	; 0x38
}
 8046584:	b006      	add	sp, #24
 8046586:	bd10      	pop	{r4, pc}
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8046588:	6b62      	ldr	r2, [r4, #52]	; 0x34
 804658a:	f012 0201 	ands.w	r2, r2, #1
 804658e:	d001      	beq.n	8046594 <SDMMC_CmdOperCond+0x64>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8046590:	2001      	movs	r0, #1
 8046592:	e7f6      	b.n	8046582 <SDMMC_CmdOperCond+0x52>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8046594:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8046596:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 804659a:	d0f3      	beq.n	8046584 <SDMMC_CmdOperCond+0x54>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 804659c:	2340      	movs	r3, #64	; 0x40
 804659e:	63a3      	str	r3, [r4, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80465a0:	4610      	mov	r0, r2
 80465a2:	e7ef      	b.n	8046584 <SDMMC_CmdOperCond+0x54>
      return SDMMC_ERROR_TIMEOUT;
 80465a4:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 80465a8:	e7ec      	b.n	8046584 <SDMMC_CmdOperCond+0x54>
 80465aa:	bf00      	nop
 80465ac:	2000108c 	.word	0x2000108c

080465b0 <SDMMC_CmdAppCommand>:
{
 80465b0:	b530      	push	{r4, r5, lr}
 80465b2:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80465b4:	2437      	movs	r4, #55	; 0x37
 80465b6:	2340      	movs	r3, #64	; 0x40
{
 80465b8:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80465ba:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80465bc:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80465c0:	2200      	movs	r2, #0
 80465c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80465c6:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80465c8:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80465cc:	f7ff feb4 	bl	8046338 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80465d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80465d4:	4621      	mov	r1, r4
 80465d6:	4628      	mov	r0, r5
 80465d8:	f7ff fdf0 	bl	80461bc <SDMMC_GetCmdResp1>
}
 80465dc:	b007      	add	sp, #28
 80465de:	bd30      	pop	{r4, r5, pc}

080465e0 <SDMMC_CmdAppOperCommand>:
{
 80465e0:	b510      	push	{r4, lr}
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80465e2:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
{
 80465e6:	b086      	sub	sp, #24
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80465e8:	2229      	movs	r2, #41	; 0x29
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80465ea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80465ee:	2340      	movs	r3, #64	; 0x40
 80465f0:	e9cd 2302 	strd	r2, r3, [sp, #8]
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80465f4:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80465f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80465fa:	2100      	movs	r1, #0
 80465fc:	e9cd 1304 	strd	r1, r3, [sp, #16]
{
 8046600:	4604      	mov	r4, r0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046602:	a901      	add	r1, sp, #4
 8046604:	f7ff fe98 	bl	8046338 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8046608:	4620      	mov	r0, r4
 804660a:	f7ff fdb5 	bl	8046178 <SDMMC_GetCmdResp3>
}
 804660e:	b006      	add	sp, #24
 8046610:	bd10      	pop	{r4, pc}

08046612 <SDMMC_CmdBusWidth>:
{
 8046612:	b530      	push	{r4, r5, lr}
 8046614:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8046616:	2406      	movs	r4, #6
 8046618:	2340      	movs	r3, #64	; 0x40
{
 804661a:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 804661c:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 804661e:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046622:	2200      	movs	r2, #0
 8046624:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046628:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 804662a:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 804662e:	f7ff fe83 	bl	8046338 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8046632:	f241 3288 	movw	r2, #5000	; 0x1388
 8046636:	4621      	mov	r1, r4
 8046638:	4628      	mov	r0, r5
 804663a:	f7ff fdbf 	bl	80461bc <SDMMC_GetCmdResp1>
}
 804663e:	b007      	add	sp, #28
 8046640:	bd30      	pop	{r4, r5, pc}

08046642 <SDMMC_CmdSendSCR>:
{
 8046642:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8046644:	2300      	movs	r3, #0
{
 8046646:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8046648:	2433      	movs	r4, #51	; 0x33
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 804664a:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 804664c:	e9cd 2303 	strd	r2, r3, [sp, #12]
{
 8046650:	4605      	mov	r5, r0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8046652:	e9cd 3401 	strd	r3, r4, [sp, #4]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046656:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046658:	f44f 6380 	mov.w	r3, #1024	; 0x400
 804665c:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 804665e:	f7ff fe6b 	bl	8046338 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8046662:	f241 3288 	movw	r2, #5000	; 0x1388
 8046666:	4621      	mov	r1, r4
 8046668:	4628      	mov	r0, r5
 804666a:	f7ff fda7 	bl	80461bc <SDMMC_GetCmdResp1>
}
 804666e:	b007      	add	sp, #28
 8046670:	bd30      	pop	{r4, r5, pc}

08046672 <SDMMC_CmdSendCID>:
{
 8046672:	b510      	push	{r4, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8046674:	2300      	movs	r3, #0
{
 8046676:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8046678:	2202      	movs	r2, #2
 804667a:	e9cd 3201 	strd	r3, r2, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 804667e:	22c0      	movs	r2, #192	; 0xc0
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8046680:	e9cd 2303 	strd	r2, r3, [sp, #12]
{
 8046684:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046686:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 804668a:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 804668c:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 804668e:	f7ff fe53 	bl	8046338 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8046692:	4620      	mov	r0, r4
 8046694:	f7ff fd48 	bl	8046128 <SDMMC_GetCmdResp2>
}
 8046698:	b006      	add	sp, #24
 804669a:	bd10      	pop	{r4, pc}

0804669c <SDMMC_CmdSendCSD>:
{
 804669c:	b510      	push	{r4, lr}
 804669e:	b086      	sub	sp, #24
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80466a0:	2209      	movs	r2, #9
 80466a2:	23c0      	movs	r3, #192	; 0xc0
 80466a4:	e9cd 2302 	strd	r2, r3, [sp, #8]
  sdmmc_cmdinit.Argument         = Argument;
 80466a8:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80466aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80466ae:	2100      	movs	r1, #0
 80466b0:	e9cd 1304 	strd	r1, r3, [sp, #16]
{
 80466b4:	4604      	mov	r4, r0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80466b6:	a901      	add	r1, sp, #4
 80466b8:	f7ff fe3e 	bl	8046338 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80466bc:	4620      	mov	r0, r4
 80466be:	f7ff fd33 	bl	8046128 <SDMMC_GetCmdResp2>
}
 80466c2:	b006      	add	sp, #24
 80466c4:	bd10      	pop	{r4, pc}
	...

080466c8 <SDMMC_CmdSetRelAdd>:
{
 80466c8:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80466ca:	2300      	movs	r3, #0
{
 80466cc:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80466ce:	2203      	movs	r2, #3
 80466d0:	e9cd 3201 	strd	r3, r2, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80466d4:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80466d6:	e9cd 2303 	strd	r2, r3, [sp, #12]
{
 80466da:	460d      	mov	r5, r1
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80466dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80466e0:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80466e2:	9305      	str	r3, [sp, #20]
{
 80466e4:	4604      	mov	r4, r0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80466e6:	f7ff fe27 	bl	8046338 <SDIO_SendCommand>
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80466ea:	4b1e      	ldr	r3, [pc, #120]	; (8046764 <SDMMC_CmdSetRelAdd+0x9c>)
 80466ec:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80466f0:	681b      	ldr	r3, [r3, #0]
 80466f2:	fbb3 f2f2 	udiv	r2, r3, r2
 80466f6:	f241 3388 	movw	r3, #5000	; 0x1388
 80466fa:	4353      	muls	r3, r2
    if (count-- == 0U)
 80466fc:	f113 33ff 	adds.w	r3, r3, #4294967295
 8046700:	d328      	bcc.n	8046754 <SDMMC_CmdSetRelAdd+0x8c>
    sta_reg = SDIOx->STA;
 8046702:	6b62      	ldr	r2, [r4, #52]	; 0x34
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8046704:	f012 0f45 	tst.w	r2, #69	; 0x45
 8046708:	d0f8      	beq.n	80466fc <SDMMC_CmdSetRelAdd+0x34>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 804670a:	0512      	lsls	r2, r2, #20
 804670c:	d4f6      	bmi.n	80466fc <SDMMC_CmdSetRelAdd+0x34>
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 804670e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8046710:	0758      	lsls	r0, r3, #29
 8046712:	d503      	bpl.n	804671c <SDMMC_CmdSetRelAdd+0x54>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8046714:	2004      	movs	r0, #4
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8046716:	63a0      	str	r0, [r4, #56]	; 0x38
}
 8046718:	b007      	add	sp, #28
 804671a:	bd30      	pop	{r4, r5, pc}
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 804671c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 804671e:	07d9      	lsls	r1, r3, #31
 8046720:	d501      	bpl.n	8046726 <SDMMC_CmdSetRelAdd+0x5e>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8046722:	2001      	movs	r0, #1
 8046724:	e7f7      	b.n	8046716 <SDMMC_CmdSetRelAdd+0x4e>
  return (uint8_t)(SDIOx->RESPCMD);
 8046726:	6923      	ldr	r3, [r4, #16]
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8046728:	b2db      	uxtb	r3, r3
 804672a:	2b03      	cmp	r3, #3
 804672c:	d115      	bne.n	804675a <SDMMC_CmdSetRelAdd+0x92>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 804672e:	23c5      	movs	r3, #197	; 0xc5
 8046730:	63a3      	str	r3, [r4, #56]	; 0x38
  return (*(__IO uint32_t *) tmp);
 8046732:	6963      	ldr	r3, [r4, #20]
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8046734:	f413 4060 	ands.w	r0, r3, #57344	; 0xe000
 8046738:	d102      	bne.n	8046740 <SDMMC_CmdSetRelAdd+0x78>
    *pRCA = (uint16_t) (response_r1 >> 16);
 804673a:	0c1b      	lsrs	r3, r3, #16
 804673c:	802b      	strh	r3, [r5, #0]
 804673e:	e7eb      	b.n	8046718 <SDMMC_CmdSetRelAdd+0x50>
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8046740:	045a      	lsls	r2, r3, #17
 8046742:	d40c      	bmi.n	804675e <SDMMC_CmdSetRelAdd+0x96>
    return SDMMC_ERROR_COM_CRC_FAILED;
 8046744:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8046748:	bf0c      	ite	eq
 804674a:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 804674e:	f44f 5080 	movne.w	r0, #4096	; 0x1000
 8046752:	e7e1      	b.n	8046718 <SDMMC_CmdSetRelAdd+0x50>
      return SDMMC_ERROR_TIMEOUT;
 8046754:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8046758:	e7de      	b.n	8046718 <SDMMC_CmdSetRelAdd+0x50>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 804675a:	2001      	movs	r0, #1
 804675c:	e7dc      	b.n	8046718 <SDMMC_CmdSetRelAdd+0x50>
    return SDMMC_ERROR_ILLEGAL_CMD;
 804675e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8046762:	e7d9      	b.n	8046718 <SDMMC_CmdSetRelAdd+0x50>
 8046764:	2000108c 	.word	0x2000108c

08046768 <SDMMC_CmdSendStatus>:
{
 8046768:	b530      	push	{r4, r5, lr}
 804676a:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 804676c:	240d      	movs	r4, #13
 804676e:	2340      	movs	r3, #64	; 0x40
{
 8046770:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = Argument;
 8046772:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8046774:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046778:	2200      	movs	r2, #0
 804677a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 804677e:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046780:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046784:	f7ff fdd8 	bl	8046338 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8046788:	f241 3288 	movw	r2, #5000	; 0x1388
 804678c:	4621      	mov	r1, r4
 804678e:	4628      	mov	r0, r5
 8046790:	f7ff fd14 	bl	80461bc <SDMMC_GetCmdResp1>
}
 8046794:	b007      	add	sp, #28
 8046796:	bd30      	pop	{r4, r5, pc}

08046798 <disk_status>:
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8046798:	4b03      	ldr	r3, [pc, #12]	; (80467a8 <disk_status+0x10>)
 804679a:	181a      	adds	r2, r3, r0
 804679c:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80467a0:	7a10      	ldrb	r0, [r2, #8]
 80467a2:	685b      	ldr	r3, [r3, #4]
 80467a4:	685b      	ldr	r3, [r3, #4]
 80467a6:	4718      	bx	r3
 80467a8:	200084bc 	.word	0x200084bc

080467ac <disk_initialize>:
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat = RES_OK;

  if(disk.is_initialized[pdrv] == 0)
 80467ac:	4b06      	ldr	r3, [pc, #24]	; (80467c8 <disk_initialize+0x1c>)
 80467ae:	5c1a      	ldrb	r2, [r3, r0]
 80467b0:	b942      	cbnz	r2, 80467c4 <disk_initialize+0x18>
  {
    disk.is_initialized[pdrv] = 1;
 80467b2:	2201      	movs	r2, #1
 80467b4:	541a      	strb	r2, [r3, r0]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80467b6:	181a      	adds	r2, r3, r0
 80467b8:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80467bc:	7a10      	ldrb	r0, [r2, #8]
 80467be:	685b      	ldr	r3, [r3, #4]
 80467c0:	681b      	ldr	r3, [r3, #0]
 80467c2:	4718      	bx	r3
  }
  return stat;
}
 80467c4:	2000      	movs	r0, #0
 80467c6:	4770      	bx	lr
 80467c8:	200084bc 	.word	0x200084bc

080467cc <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80467cc:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80467ce:	4c05      	ldr	r4, [pc, #20]	; (80467e4 <disk_read+0x18>)
 80467d0:	1825      	adds	r5, r4, r0
 80467d2:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 80467d6:	6860      	ldr	r0, [r4, #4]
 80467d8:	6884      	ldr	r4, [r0, #8]
 80467da:	7a28      	ldrb	r0, [r5, #8]
 80467dc:	46a4      	mov	ip, r4
  return res;
}
 80467de:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80467e0:	4760      	bx	ip
 80467e2:	bf00      	nop
 80467e4:	200084bc 	.word	0x200084bc

080467e8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80467e8:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80467ea:	4c05      	ldr	r4, [pc, #20]	; (8046800 <disk_write+0x18>)
 80467ec:	1825      	adds	r5, r4, r0
 80467ee:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 80467f2:	6860      	ldr	r0, [r4, #4]
 80467f4:	68c4      	ldr	r4, [r0, #12]
 80467f6:	7a28      	ldrb	r0, [r5, #8]
 80467f8:	46a4      	mov	ip, r4
  return res;
}
 80467fa:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80467fc:	4760      	bx	ip
 80467fe:	bf00      	nop
 8046800:	200084bc 	.word	0x200084bc

08046804 <disk_ioctl>:
	void *buff		/* Buffer to send/receive control data */
)
{
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8046804:	4b05      	ldr	r3, [pc, #20]	; (804681c <disk_ioctl+0x18>)
{
 8046806:	b410      	push	{r4}
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8046808:	181c      	adds	r4, r3, r0
 804680a:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 804680e:	7a20      	ldrb	r0, [r4, #8]
 8046810:	685b      	ldr	r3, [r3, #4]
  return res;
}
 8046812:	f85d 4b04 	ldr.w	r4, [sp], #4
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8046816:	691b      	ldr	r3, [r3, #16]
 8046818:	4718      	bx	r3
 804681a:	bf00      	nop
 804681c:	200084bc 	.word	0x200084bc

08046820 <ld_dword>:
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
	DWORD rv;

	rv = ptr[3];
	rv = rv << 8 | ptr[2];
 8046820:	8842      	ldrh	r2, [r0, #2]
	rv = rv << 8 | ptr[1];
 8046822:	7843      	ldrb	r3, [r0, #1]
	rv = rv << 8 | ptr[0];
 8046824:	7800      	ldrb	r0, [r0, #0]
	rv = rv << 8 | ptr[1];
 8046826:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	return rv;
}
 804682a:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 804682e:	4770      	bx	lr

08046830 <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8046830:	6802      	ldr	r2, [r0, #0]
{
 8046832:	b510      	push	{r4, lr}
	if (*path) {	/* If the pointer is not a null */
 8046834:	b152      	cbz	r2, 804684c <get_ldnumber+0x1c>
 8046836:	4611      	mov	r1, r2
 8046838:	460b      	mov	r3, r1
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 804683a:	f811 4b01 	ldrb.w	r4, [r1], #1
 804683e:	2c20      	cmp	r4, #32
 8046840:	d90c      	bls.n	804685c <get_ldnumber+0x2c>
 8046842:	2c3a      	cmp	r4, #58	; 0x3a
 8046844:	d1f8      	bne.n	8046838 <get_ldnumber+0x8>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
			tp = *path;
			i = *tp++ - '0';
 8046846:	1c51      	adds	r1, r2, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8046848:	428b      	cmp	r3, r1
 804684a:	d002      	beq.n	8046852 <get_ldnumber+0x22>
	int vol = -1;
 804684c:	f04f 30ff 	mov.w	r0, #4294967295
 8046850:	e005      	b.n	804685e <get_ldnumber+0x2e>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8046852:	7812      	ldrb	r2, [r2, #0]
 8046854:	2a30      	cmp	r2, #48	; 0x30
 8046856:	d1f9      	bne.n	804684c <get_ldnumber+0x1c>
					vol = (int)i;
					*path = ++tt;
 8046858:	3301      	adds	r3, #1
 804685a:	6003      	str	r3, [r0, #0]
			return vol;
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 804685c:	2000      	movs	r0, #0
#endif
	}
	return vol;
}
 804685e:	bd10      	pop	{r4, pc}

08046860 <sync_window.part.4>:
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 8046860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		wsect = fs->winsect;	/* Current sector number */
 8046862:	6b45      	ldr	r5, [r0, #52]	; 0x34
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8046864:	f100 0738 	add.w	r7, r0, #56	; 0x38
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 8046868:	4604      	mov	r4, r0
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 804686a:	2301      	movs	r3, #1
 804686c:	462a      	mov	r2, r5
 804686e:	4639      	mov	r1, r7
 8046870:	7840      	ldrb	r0, [r0, #1]
 8046872:	f7ff ffb9 	bl	80467e8 <disk_write>
 8046876:	b9a0      	cbnz	r0, 80468a2 <sync_window.part.4+0x42>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8046878:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 804687a:	6a22      	ldr	r2, [r4, #32]
			fs->wflag = 0;
 804687c:	70e0      	strb	r0, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 804687e:	1aeb      	subs	r3, r5, r3
 8046880:	4293      	cmp	r3, r2
 8046882:	d301      	bcc.n	8046888 <sync_window.part.4+0x28>
	FRESULT res = FR_OK;
 8046884:	2000      	movs	r0, #0
}
 8046886:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8046888:	78a6      	ldrb	r6, [r4, #2]
 804688a:	2e01      	cmp	r6, #1
 804688c:	d9fa      	bls.n	8046884 <sync_window.part.4+0x24>
					wsect += fs->fsize;
 804688e:	6a23      	ldr	r3, [r4, #32]
					disk_write(fs->drv, fs->win, wsect, 1);
 8046890:	7860      	ldrb	r0, [r4, #1]
					wsect += fs->fsize;
 8046892:	441d      	add	r5, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 8046894:	462a      	mov	r2, r5
 8046896:	2301      	movs	r3, #1
 8046898:	4639      	mov	r1, r7
 804689a:	f7ff ffa5 	bl	80467e8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 804689e:	3e01      	subs	r6, #1
 80468a0:	e7f3      	b.n	804688a <sync_window.part.4+0x2a>
			res = FR_DISK_ERR;
 80468a2:	2001      	movs	r0, #1
 80468a4:	e7ef      	b.n	8046886 <sync_window.part.4+0x26>

080468a6 <sync_window>:
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80468a6:	78c3      	ldrb	r3, [r0, #3]
 80468a8:	b10b      	cbz	r3, 80468ae <sync_window+0x8>
 80468aa:	f7ff bfd9 	b.w	8046860 <sync_window.part.4>
}
 80468ae:	4618      	mov	r0, r3
 80468b0:	4770      	bx	lr

080468b2 <move_window>:
	if (sector != fs->winsect) {	/* Window offset changed? */
 80468b2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80468b4:	428b      	cmp	r3, r1
{
 80468b6:	b570      	push	{r4, r5, r6, lr}
 80468b8:	4606      	mov	r6, r0
 80468ba:	460d      	mov	r5, r1
	if (sector != fs->winsect) {	/* Window offset changed? */
 80468bc:	d012      	beq.n	80468e4 <move_window+0x32>
		res = sync_window(fs);		/* Write-back changes */
 80468be:	f7ff fff2 	bl	80468a6 <sync_window>
		if (res == FR_OK) {			/* Fill sector window with new data */
 80468c2:	4604      	mov	r4, r0
 80468c4:	b960      	cbnz	r0, 80468e0 <move_window+0x2e>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80468c6:	462a      	mov	r2, r5
 80468c8:	2301      	movs	r3, #1
 80468ca:	f106 0138 	add.w	r1, r6, #56	; 0x38
 80468ce:	7870      	ldrb	r0, [r6, #1]
 80468d0:	f7ff ff7c 	bl	80467cc <disk_read>
 80468d4:	2800      	cmp	r0, #0
				res = FR_DISK_ERR;
 80468d6:	bf1c      	itt	ne
 80468d8:	f04f 35ff 	movne.w	r5, #4294967295
 80468dc:	2401      	movne	r4, #1
			fs->winsect = sector;
 80468de:	6375      	str	r5, [r6, #52]	; 0x34
}
 80468e0:	4620      	mov	r0, r4
 80468e2:	bd70      	pop	{r4, r5, r6, pc}
	FRESULT res = FR_OK;
 80468e4:	2400      	movs	r4, #0
 80468e6:	e7fb      	b.n	80468e0 <move_window+0x2e>

080468e8 <check_fs>:
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80468e8:	2300      	movs	r3, #0
{
 80468ea:	b510      	push	{r4, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80468ec:	70c3      	strb	r3, [r0, #3]
 80468ee:	f04f 33ff 	mov.w	r3, #4294967295
 80468f2:	6343      	str	r3, [r0, #52]	; 0x34
{
 80468f4:	4604      	mov	r4, r0
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80468f6:	f7ff ffdc 	bl	80468b2 <move_window>
 80468fa:	bb30      	cbnz	r0, 804694a <check_fs+0x62>
	rv = rv << 8 | ptr[0];
 80468fc:	f894 2237 	ldrb.w	r2, [r4, #567]	; 0x237
 8046900:	f894 3236 	ldrb.w	r3, [r4, #566]	; 0x236
 8046904:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8046908:	f64a 2255 	movw	r2, #43605	; 0xaa55
 804690c:	4293      	cmp	r3, r2
 804690e:	d11e      	bne.n	804694e <check_fs+0x66>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8046910:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8046914:	2be9      	cmp	r3, #233	; 0xe9
 8046916:	d005      	beq.n	8046924 <check_fs+0x3c>
 8046918:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 804691a:	4a10      	ldr	r2, [pc, #64]	; (804695c <check_fs+0x74>)
 804691c:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 8046920:	4293      	cmp	r3, r2
 8046922:	d116      	bne.n	8046952 <check_fs+0x6a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8046924:	f104 006e 	add.w	r0, r4, #110	; 0x6e
 8046928:	f7ff ff7a 	bl	8046820 <ld_dword>
 804692c:	4b0c      	ldr	r3, [pc, #48]	; (8046960 <check_fs+0x78>)
 804692e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8046932:	4298      	cmp	r0, r3
 8046934:	d00f      	beq.n	8046956 <check_fs+0x6e>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8046936:	f104 008a 	add.w	r0, r4, #138	; 0x8a
 804693a:	f7ff ff71 	bl	8046820 <ld_dword>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 804693e:	4b09      	ldr	r3, [pc, #36]	; (8046964 <check_fs+0x7c>)
 8046940:	4298      	cmp	r0, r3
 8046942:	bf14      	ite	ne
 8046944:	2002      	movne	r0, #2
 8046946:	2000      	moveq	r0, #0
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
}
 8046948:	bd10      	pop	{r4, pc}
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 804694a:	2004      	movs	r0, #4
 804694c:	e7fc      	b.n	8046948 <check_fs+0x60>
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 804694e:	2003      	movs	r0, #3
 8046950:	e7fa      	b.n	8046948 <check_fs+0x60>
	return 2;
 8046952:	2002      	movs	r0, #2
 8046954:	e7f8      	b.n	8046948 <check_fs+0x60>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8046956:	2000      	movs	r0, #0
 8046958:	e7f6      	b.n	8046948 <check_fs+0x60>
 804695a:	bf00      	nop
 804695c:	009000eb 	.word	0x009000eb
 8046960:	00544146 	.word	0x00544146
 8046964:	33544146 	.word	0x33544146

08046968 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8046968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 804696c:	2300      	movs	r3, #0
{
 804696e:	b085      	sub	sp, #20
	*rfs = 0;
 8046970:	600b      	str	r3, [r1, #0]
{
 8046972:	4688      	mov	r8, r1
 8046974:	4615      	mov	r5, r2
	vol = get_ldnumber(path);
 8046976:	f7ff ff5b 	bl	8046830 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 804697a:	1e07      	subs	r7, r0, #0
 804697c:	f2c0 815e 	blt.w	8046c3c <find_volume+0x2d4>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8046980:	4eb2      	ldr	r6, [pc, #712]	; (8046c4c <find_volume+0x2e4>)
 8046982:	eb06 0387 	add.w	r3, r6, r7, lsl #2
 8046986:	6a1c      	ldr	r4, [r3, #32]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8046988:	2c00      	cmp	r4, #0
 804698a:	f000 8159 	beq.w	8046c40 <find_volume+0x2d8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 804698e:	f8c8 4000 	str.w	r4, [r8]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
	if (fs->fs_type) {					/* If the volume has been mounted */
 8046992:	7823      	ldrb	r3, [r4, #0]
	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8046994:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
	if (fs->fs_type) {					/* If the volume has been mounted */
 8046998:	b173      	cbz	r3, 80469b8 <find_volume+0x50>
		stat = disk_status(fs->drv);
 804699a:	7860      	ldrb	r0, [r4, #1]
 804699c:	f7ff fefc 	bl	8046798 <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80469a0:	07c1      	lsls	r1, r0, #31
 80469a2:	d409      	bmi.n	80469b8 <find_volume+0x50>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80469a4:	2d00      	cmp	r5, #0
 80469a6:	f000 814d 	beq.w	8046c44 <find_volume+0x2dc>
 80469aa:	f010 0004 	ands.w	r0, r0, #4
 80469ae:	d000      	beq.n	80469b2 <find_volume+0x4a>
				return FR_WRITE_PROTECTED;
 80469b0:	200a      	movs	r0, #10
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
#endif
	return FR_OK;
}
 80469b2:	b005      	add	sp, #20
 80469b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	fs->fs_type = 0;					/* Clear the file system object */
 80469b8:	2300      	movs	r3, #0
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80469ba:	b2f8      	uxtb	r0, r7
	fs->fs_type = 0;					/* Clear the file system object */
 80469bc:	7023      	strb	r3, [r4, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80469be:	7060      	strb	r0, [r4, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80469c0:	f7ff fef4 	bl	80467ac <disk_initialize>
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80469c4:	07c2      	lsls	r2, r0, #31
 80469c6:	f100 813f 	bmi.w	8046c48 <find_volume+0x2e0>
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80469ca:	b10d      	cbz	r5, 80469d0 <find_volume+0x68>
 80469cc:	0743      	lsls	r3, r0, #29
 80469ce:	d4ef      	bmi.n	80469b0 <find_volume+0x48>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 80469d0:	f104 020c 	add.w	r2, r4, #12
 80469d4:	2102      	movs	r1, #2
 80469d6:	7860      	ldrb	r0, [r4, #1]
 80469d8:	f7ff ff14 	bl	8046804 <disk_ioctl>
 80469dc:	b108      	cbz	r0, 80469e2 <find_volume+0x7a>
 80469de:	2001      	movs	r0, #1
 80469e0:	e7e7      	b.n	80469b2 <find_volume+0x4a>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 80469e2:	89a5      	ldrh	r5, [r4, #12]
 80469e4:	f5a5 7300 	sub.w	r3, r5, #512	; 0x200
 80469e8:	f5b3 6f60 	cmp.w	r3, #3584	; 0xe00
 80469ec:	d8f7      	bhi.n	80469de <find_volume+0x76>
 80469ee:	1e69      	subs	r1, r5, #1
 80469f0:	400d      	ands	r5, r1
 80469f2:	d1f4      	bne.n	80469de <find_volume+0x76>
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80469f4:	4629      	mov	r1, r5
 80469f6:	4620      	mov	r0, r4
 80469f8:	f7ff ff76 	bl	80468e8 <check_fs>
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80469fc:	2802      	cmp	r0, #2
 80469fe:	f040 8101 	bne.w	8046c04 <find_volume+0x29c>
 8046a02:	f504 77ff 	add.w	r7, r4, #510	; 0x1fe
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8046a06:	f817 0c04 	ldrb.w	r0, [r7, #-4]
 8046a0a:	b110      	cbz	r0, 8046a12 <find_volume+0xaa>
 8046a0c:	4638      	mov	r0, r7
 8046a0e:	f7ff ff07 	bl	8046820 <ld_dword>
 8046a12:	f84d 0025 	str.w	r0, [sp, r5, lsl #2]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8046a16:	3501      	adds	r5, #1
 8046a18:	2d04      	cmp	r5, #4
 8046a1a:	f107 0710 	add.w	r7, r7, #16
 8046a1e:	d1f2      	bne.n	8046a06 <find_volume+0x9e>
 8046a20:	2500      	movs	r5, #0
			bsect = br[i];
 8046a22:	f85d 7025 	ldr.w	r7, [sp, r5, lsl #2]
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8046a26:	2f00      	cmp	r7, #0
 8046a28:	f000 80e4 	beq.w	8046bf4 <find_volume+0x28c>
 8046a2c:	4639      	mov	r1, r7
 8046a2e:	4620      	mov	r0, r4
 8046a30:	f7ff ff5a 	bl	80468e8 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8046a34:	2801      	cmp	r0, #1
 8046a36:	f200 80de 	bhi.w	8046bf6 <find_volume+0x28e>
	rv = rv << 8 | ptr[0];
 8046a3a:	f894 2044 	ldrb.w	r2, [r4, #68]	; 0x44
 8046a3e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8046a42:	89a1      	ldrh	r1, [r4, #12]
 8046a44:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8046a48:	4299      	cmp	r1, r3
 8046a4a:	f040 80e0 	bne.w	8046c0e <find_volume+0x2a6>
	rv = rv << 8 | ptr[0];
 8046a4e:	f894 304f 	ldrb.w	r3, [r4, #79]	; 0x4f
 8046a52:	f894 904e 	ldrb.w	r9, [r4, #78]	; 0x4e
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8046a56:	ea59 2903 	orrs.w	r9, r9, r3, lsl #8
 8046a5a:	d104      	bne.n	8046a66 <find_volume+0xfe>
 8046a5c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8046a60:	f7ff fede 	bl	8046820 <ld_dword>
 8046a64:	4681      	mov	r9, r0
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8046a66:	f894 5048 	ldrb.w	r5, [r4, #72]	; 0x48
		fs->fsize = fasize;
 8046a6a:	f8c4 9020 	str.w	r9, [r4, #32]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8046a6e:	1e6b      	subs	r3, r5, #1
 8046a70:	2b01      	cmp	r3, #1
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8046a72:	70a5      	strb	r5, [r4, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8046a74:	f200 80cb 	bhi.w	8046c0e <find_volume+0x2a6>
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8046a78:	f894 8045 	ldrb.w	r8, [r4, #69]	; 0x45
 8046a7c:	fa1f f388 	uxth.w	r3, r8
 8046a80:	8163      	strh	r3, [r4, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8046a82:	2b00      	cmp	r3, #0
 8046a84:	f000 80c3 	beq.w	8046c0e <find_volume+0x2a6>
 8046a88:	f108 33ff 	add.w	r3, r8, #4294967295
 8046a8c:	ea13 0f08 	tst.w	r3, r8
 8046a90:	f040 80bd 	bne.w	8046c0e <find_volume+0x2a6>
	rv = rv << 8 | ptr[0];
 8046a94:	f894 304a 	ldrb.w	r3, [r4, #74]	; 0x4a
 8046a98:	f894 a049 	ldrb.w	sl, [r4, #73]	; 0x49
 8046a9c:	ea4a 2a03 	orr.w	sl, sl, r3, lsl #8
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8046aa0:	094b      	lsrs	r3, r1, #5
 8046aa2:	fbba fbf3 	udiv	fp, sl, r3
 8046aa6:	fb03 a31b 	mls	r3, r3, fp, sl
 8046aaa:	b29b      	uxth	r3, r3
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8046aac:	f8a4 a008 	strh.w	sl, [r4, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8046ab0:	2b00      	cmp	r3, #0
 8046ab2:	f040 80ac 	bne.w	8046c0e <find_volume+0x2a6>
	rv = rv << 8 | ptr[0];
 8046ab6:	f894 304c 	ldrb.w	r3, [r4, #76]	; 0x4c
 8046aba:	f894 004b 	ldrb.w	r0, [r4, #75]	; 0x4b
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8046abe:	ea50 2003 	orrs.w	r0, r0, r3, lsl #8
 8046ac2:	d103      	bne.n	8046acc <find_volume+0x164>
 8046ac4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8046ac8:	f7ff feaa 	bl	8046820 <ld_dword>
	rv = rv << 8 | ptr[0];
 8046acc:	f894 2047 	ldrb.w	r2, [r4, #71]	; 0x47
 8046ad0:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8046ad4:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
 8046ad8:	f000 8099 	beq.w	8046c0e <find_volume+0x2a6>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8046adc:	fb09 fc05 	mul.w	ip, r9, r5
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8046ae0:	eb0b 0203 	add.w	r2, fp, r3
 8046ae4:	4462      	add	r2, ip
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8046ae6:	4290      	cmp	r0, r2
 8046ae8:	f0c0 8091 	bcc.w	8046c0e <find_volume+0x2a6>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8046aec:	1a80      	subs	r0, r0, r2
 8046aee:	fbb0 f0f8 	udiv	r0, r0, r8
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8046af2:	2800      	cmp	r0, #0
 8046af4:	f000 808b 	beq.w	8046c0e <find_volume+0x2a6>
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8046af8:	f64f 78f5 	movw	r8, #65525	; 0xfff5
 8046afc:	4540      	cmp	r0, r8
 8046afe:	bf8c      	ite	hi
 8046b00:	f04f 0803 	movhi.w	r8, #3
 8046b04:	f04f 0802 	movls.w	r8, #2
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8046b08:	f640 75f5 	movw	r5, #4085	; 0xff5
 8046b0c:	42a8      	cmp	r0, r5
 8046b0e:	bf98      	it	ls
 8046b10:	f04f 0801 	movls.w	r8, #1
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8046b14:	443b      	add	r3, r7
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8046b16:	1c85      	adds	r5, r0, #2
		fs->database = bsect + sysect;					/* Data start sector */
 8046b18:	443a      	add	r2, r7
		if (fmt == FS_FAT32) {
 8046b1a:	f1b8 0f03 	cmp.w	r8, #3
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8046b1e:	61e5      	str	r5, [r4, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8046b20:	6267      	str	r7, [r4, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8046b22:	62a3      	str	r3, [r4, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8046b24:	6322      	str	r2, [r4, #48]	; 0x30
		if (fmt == FS_FAT32) {
 8046b26:	d176      	bne.n	8046c16 <find_volume+0x2ae>
	rv = rv << 8 | ptr[0];
 8046b28:	f894 2063 	ldrb.w	r2, [r4, #99]	; 0x63
 8046b2c:	f894 3062 	ldrb.w	r3, [r4, #98]	; 0x62
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8046b30:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
 8046b34:	d16b      	bne.n	8046c0e <find_volume+0x2a6>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8046b36:	f1ba 0f00 	cmp.w	sl, #0
 8046b3a:	d168      	bne.n	8046c0e <find_volume+0x2a6>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8046b3c:	f104 0064 	add.w	r0, r4, #100	; 0x64
 8046b40:	f7ff fe6e 	bl	8046820 <ld_dword>
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8046b44:	00ad      	lsls	r5, r5, #2
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8046b46:	62e0      	str	r0, [r4, #44]	; 0x2c
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8046b48:	1e4b      	subs	r3, r1, #1
 8046b4a:	441d      	add	r5, r3
 8046b4c:	fbb5 f1f1 	udiv	r1, r5, r1
 8046b50:	4549      	cmp	r1, r9
 8046b52:	d85c      	bhi.n	8046c0e <find_volume+0x2a6>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8046b54:	f04f 33ff 	mov.w	r3, #4294967295
 8046b58:	e9c4 3304 	strd	r3, r3, [r4, #16]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8046b5c:	f1b8 0f03 	cmp.w	r8, #3
		fs->fsi_flag = 0x80;
 8046b60:	f04f 0380 	mov.w	r3, #128	; 0x80
 8046b64:	7123      	strb	r3, [r4, #4]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8046b66:	d12f      	bne.n	8046bc8 <find_volume+0x260>
	rv = rv << 8 | ptr[0];
 8046b68:	f894 2069 	ldrb.w	r2, [r4, #105]	; 0x69
 8046b6c:	f894 3068 	ldrb.w	r3, [r4, #104]	; 0x68
 8046b70:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8046b74:	2b01      	cmp	r3, #1
 8046b76:	d127      	bne.n	8046bc8 <find_volume+0x260>
			&& move_window(fs, bsect + 1) == FR_OK)
 8046b78:	1c79      	adds	r1, r7, #1
 8046b7a:	4620      	mov	r0, r4
 8046b7c:	f7ff fe99 	bl	80468b2 <move_window>
 8046b80:	bb10      	cbnz	r0, 8046bc8 <find_volume+0x260>
	rv = rv << 8 | ptr[0];
 8046b82:	f894 2237 	ldrb.w	r2, [r4, #567]	; 0x237
 8046b86:	f894 3236 	ldrb.w	r3, [r4, #566]	; 0x236
			fs->fsi_flag = 0;
 8046b8a:	7120      	strb	r0, [r4, #4]
	rv = rv << 8 | ptr[0];
 8046b8c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8046b90:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8046b94:	4293      	cmp	r3, r2
 8046b96:	d117      	bne.n	8046bc8 <find_volume+0x260>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8046b98:	f104 0038 	add.w	r0, r4, #56	; 0x38
 8046b9c:	f7ff fe40 	bl	8046820 <ld_dword>
 8046ba0:	4b2b      	ldr	r3, [pc, #172]	; (8046c50 <find_volume+0x2e8>)
 8046ba2:	4298      	cmp	r0, r3
 8046ba4:	d110      	bne.n	8046bc8 <find_volume+0x260>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8046ba6:	f504 7007 	add.w	r0, r4, #540	; 0x21c
 8046baa:	f7ff fe39 	bl	8046820 <ld_dword>
 8046bae:	4b29      	ldr	r3, [pc, #164]	; (8046c54 <find_volume+0x2ec>)
 8046bb0:	4298      	cmp	r0, r3
 8046bb2:	d109      	bne.n	8046bc8 <find_volume+0x260>
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8046bb4:	f504 7008 	add.w	r0, r4, #544	; 0x220
 8046bb8:	f7ff fe32 	bl	8046820 <ld_dword>
 8046bbc:	6160      	str	r0, [r4, #20]
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8046bbe:	f504 7009 	add.w	r0, r4, #548	; 0x224
 8046bc2:	f7ff fe2d 	bl	8046820 <ld_dword>
 8046bc6:	6120      	str	r0, [r4, #16]
	fs->id = ++Fsid;		/* File system mount ID */
 8046bc8:	8cb3      	ldrh	r3, [r6, #36]	; 0x24
		if (Files[i].fs == fs) Files[i].fs = 0;
 8046bca:	6832      	ldr	r2, [r6, #0]
	fs->fs_type = fmt;		/* FAT sub-type */
 8046bcc:	f884 8000 	strb.w	r8, [r4]
	fs->id = ++Fsid;		/* File system mount ID */
 8046bd0:	3301      	adds	r3, #1
 8046bd2:	b29b      	uxth	r3, r3
		if (Files[i].fs == fs) Files[i].fs = 0;
 8046bd4:	4294      	cmp	r4, r2
	fs->id = ++Fsid;		/* File system mount ID */
 8046bd6:	84b3      	strh	r3, [r6, #36]	; 0x24
 8046bd8:	80e3      	strh	r3, [r4, #6]
	fs->cdir = 0;			/* Initialize current directory */
 8046bda:	f04f 0300 	mov.w	r3, #0
		if (Files[i].fs == fs) Files[i].fs = 0;
 8046bde:	bf08      	it	eq
 8046be0:	6033      	streq	r3, [r6, #0]
	fs->cdir = 0;			/* Initialize current directory */
 8046be2:	61a3      	str	r3, [r4, #24]
		if (Files[i].fs == fs) Files[i].fs = 0;
 8046be4:	6933      	ldr	r3, [r6, #16]
 8046be6:	429c      	cmp	r4, r3
 8046be8:	f04f 0000 	mov.w	r0, #0
 8046bec:	f47f aee1 	bne.w	80469b2 <find_volume+0x4a>
 8046bf0:	6130      	str	r0, [r6, #16]
 8046bf2:	e6de      	b.n	80469b2 <find_volume+0x4a>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8046bf4:	2003      	movs	r0, #3
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8046bf6:	3501      	adds	r5, #1
 8046bf8:	2d04      	cmp	r5, #4
 8046bfa:	f47f af12 	bne.w	8046a22 <find_volume+0xba>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8046bfe:	2804      	cmp	r0, #4
 8046c00:	d105      	bne.n	8046c0e <find_volume+0x2a6>
 8046c02:	e6ec      	b.n	80469de <find_volume+0x76>
 8046c04:	2804      	cmp	r0, #4
 8046c06:	f43f aeea 	beq.w	80469de <find_volume+0x76>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8046c0a:	2801      	cmp	r0, #1
 8046c0c:	d901      	bls.n	8046c12 <find_volume+0x2aa>
 8046c0e:	200d      	movs	r0, #13
 8046c10:	e6cf      	b.n	80469b2 <find_volume+0x4a>
	bsect = 0;
 8046c12:	462f      	mov	r7, r5
 8046c14:	e711      	b.n	8046a3a <find_volume+0xd2>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8046c16:	f1ba 0f00 	cmp.w	sl, #0
 8046c1a:	d0f8      	beq.n	8046c0e <find_volume+0x2a6>
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8046c1c:	f1b8 0f02 	cmp.w	r8, #2
 8046c20:	ea4f 0045 	mov.w	r0, r5, lsl #1
 8046c24:	bf18      	it	ne
 8046c26:	1940      	addne	r0, r0, r5
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8046c28:	4463      	add	r3, ip
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8046c2a:	bf18      	it	ne
 8046c2c:	f005 0501 	andne.w	r5, r5, #1
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8046c30:	62e3      	str	r3, [r4, #44]	; 0x2c
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8046c32:	bf0c      	ite	eq
 8046c34:	4605      	moveq	r5, r0
 8046c36:	eb05 0550 	addne.w	r5, r5, r0, lsr #1
 8046c3a:	e785      	b.n	8046b48 <find_volume+0x1e0>
	if (vol < 0) return FR_INVALID_DRIVE;
 8046c3c:	200b      	movs	r0, #11
 8046c3e:	e6b8      	b.n	80469b2 <find_volume+0x4a>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8046c40:	200c      	movs	r0, #12
 8046c42:	e6b6      	b.n	80469b2 <find_volume+0x4a>
			return FR_OK;				/* The file system object is valid */
 8046c44:	4628      	mov	r0, r5
 8046c46:	e6b4      	b.n	80469b2 <find_volume+0x4a>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8046c48:	2003      	movs	r0, #3
 8046c4a:	e6b2      	b.n	80469b2 <find_volume+0x4a>
 8046c4c:	20008494 	.word	0x20008494
 8046c50:	41615252 	.word	0x41615252
 8046c54:	61417272 	.word	0x61417272

08046c58 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8046c58:	b530      	push	{r4, r5, lr}
 8046c5a:	b085      	sub	sp, #20
 8046c5c:	e9cd 1000 	strd	r1, r0, [sp]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8046c60:	a804      	add	r0, sp, #16
{
 8046c62:	4615      	mov	r5, r2
	const TCHAR *rp = path;
 8046c64:	f840 1d04 	str.w	r1, [r0, #-4]!


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8046c68:	f7ff fde2 	bl	8046830 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8046c6c:	2800      	cmp	r0, #0
 8046c6e:	db1f      	blt.n	8046cb0 <f_mount+0x58>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8046c70:	4b11      	ldr	r3, [pc, #68]	; (8046cb8 <f_mount+0x60>)
 8046c72:	0081      	lsls	r1, r0, #2
 8046c74:	185a      	adds	r2, r3, r1
 8046c76:	6a10      	ldr	r0, [r2, #32]

	if (cfs) {
 8046c78:	b150      	cbz	r0, 8046c90 <f_mount+0x38>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8046c7a:	681a      	ldr	r2, [r3, #0]
 8046c7c:	4290      	cmp	r0, r2
 8046c7e:	bf04      	itt	eq
 8046c80:	2200      	moveq	r2, #0
 8046c82:	601a      	streq	r2, [r3, #0]
 8046c84:	691a      	ldr	r2, [r3, #16]
 8046c86:	2400      	movs	r4, #0
 8046c88:	4290      	cmp	r0, r2
 8046c8a:	bf08      	it	eq
 8046c8c:	611c      	streq	r4, [r3, #16]
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8046c8e:	7004      	strb	r4, [r0, #0]
	}

	if (fs) {
 8046c90:	9801      	ldr	r0, [sp, #4]
 8046c92:	b108      	cbz	r0, 8046c98 <f_mount+0x40>
		fs->fs_type = 0;				/* Clear new fs object */
 8046c94:	2200      	movs	r2, #0
 8046c96:	7002      	strb	r2, [r0, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8046c98:	440b      	add	r3, r1
 8046c9a:	6218      	str	r0, [r3, #32]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8046c9c:	b130      	cbz	r0, 8046cac <f_mount+0x54>
 8046c9e:	2d01      	cmp	r5, #1
 8046ca0:	d108      	bne.n	8046cb4 <f_mount+0x5c>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8046ca2:	2200      	movs	r2, #0
 8046ca4:	a901      	add	r1, sp, #4
 8046ca6:	4668      	mov	r0, sp
 8046ca8:	f7ff fe5e 	bl	8046968 <find_volume>
	LEAVE_FF(fs, res);
}
 8046cac:	b005      	add	sp, #20
 8046cae:	bd30      	pop	{r4, r5, pc}
	if (vol < 0) return FR_INVALID_DRIVE;
 8046cb0:	200b      	movs	r0, #11
 8046cb2:	e7fb      	b.n	8046cac <f_mount+0x54>
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8046cb4:	2000      	movs	r0, #0
 8046cb6:	e7f9      	b.n	8046cac <f_mount+0x54>
 8046cb8:	20008494 	.word	0x20008494

08046cbc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8046cbc:	b530      	push	{r4, r5, lr}
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 8046cbe:	4b0f      	ldr	r3, [pc, #60]	; (8046cfc <FATFS_LinkDriverEx+0x40>)
 8046cc0:	7a5d      	ldrb	r5, [r3, #9]
 8046cc2:	f005 04ff 	and.w	r4, r5, #255	; 0xff
 8046cc6:	b9b5      	cbnz	r5, 8046cf6 <FATFS_LinkDriverEx+0x3a>
  {
    disk.is_initialized[disk.nbr] = 0;
 8046cc8:	7a5d      	ldrb	r5, [r3, #9]
 8046cca:	555c      	strb	r4, [r3, r5]
    disk.drv[disk.nbr] = drv;
 8046ccc:	7a5d      	ldrb	r5, [r3, #9]
 8046cce:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8046cd2:	6068      	str	r0, [r5, #4]
    disk.lun[disk.nbr] = lun;
 8046cd4:	7a58      	ldrb	r0, [r3, #9]
 8046cd6:	4418      	add	r0, r3
 8046cd8:	7202      	strb	r2, [r0, #8]
    DiskNum = disk.nbr++;
 8046cda:	7a5a      	ldrb	r2, [r3, #9]
 8046cdc:	b2d2      	uxtb	r2, r2
 8046cde:	1c50      	adds	r0, r2, #1
 8046ce0:	b2c0      	uxtb	r0, r0
 8046ce2:	7258      	strb	r0, [r3, #9]
    path[0] = DiskNum + '0';
    path[1] = ':';
 8046ce4:	233a      	movs	r3, #58	; 0x3a
    path[0] = DiskNum + '0';
 8046ce6:	3230      	adds	r2, #48	; 0x30
    path[1] = ':';
 8046ce8:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 8046cea:	232f      	movs	r3, #47	; 0x2f
    path[0] = DiskNum + '0';
 8046cec:	700a      	strb	r2, [r1, #0]
    path[2] = '/';
 8046cee:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 8046cf0:	70cc      	strb	r4, [r1, #3]
 8046cf2:	4620      	mov	r0, r4
    ret = 0;
  }

  return ret;
}
 8046cf4:	bd30      	pop	{r4, r5, pc}
  uint8_t ret = 1;
 8046cf6:	2001      	movs	r0, #1
 8046cf8:	e7fc      	b.n	8046cf4 <FATFS_LinkDriverEx+0x38>
 8046cfa:	bf00      	nop
 8046cfc:	200084bc 	.word	0x200084bc

08046d00 <FATFS_LinkDriver>:
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
  return FATFS_LinkDriverEx(drv, path, 0);
 8046d00:	2200      	movs	r2, #0
 8046d02:	f7ff bfdb 	b.w	8046cbc <FATFS_LinkDriverEx>

08046d06 <xor_block>:
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 8046d06:	780a      	ldrb	r2, [r1, #0]
 8046d08:	7803      	ldrb	r3, [r0, #0]
 8046d0a:	4053      	eors	r3, r2
 8046d0c:	7003      	strb	r3, [r0, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 8046d0e:	784a      	ldrb	r2, [r1, #1]
 8046d10:	7843      	ldrb	r3, [r0, #1]
 8046d12:	4053      	eors	r3, r2
 8046d14:	7043      	strb	r3, [r0, #1]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 8046d16:	788a      	ldrb	r2, [r1, #2]
 8046d18:	7883      	ldrb	r3, [r0, #2]
 8046d1a:	4053      	eors	r3, r2
 8046d1c:	7083      	strb	r3, [r0, #2]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 8046d1e:	78ca      	ldrb	r2, [r1, #3]
 8046d20:	78c3      	ldrb	r3, [r0, #3]
 8046d22:	4053      	eors	r3, r2
 8046d24:	70c3      	strb	r3, [r0, #3]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 8046d26:	790a      	ldrb	r2, [r1, #4]
 8046d28:	7903      	ldrb	r3, [r0, #4]
 8046d2a:	4053      	eors	r3, r2
 8046d2c:	7103      	strb	r3, [r0, #4]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 8046d2e:	794a      	ldrb	r2, [r1, #5]
 8046d30:	7943      	ldrb	r3, [r0, #5]
 8046d32:	4053      	eors	r3, r2
 8046d34:	7143      	strb	r3, [r0, #5]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 8046d36:	798a      	ldrb	r2, [r1, #6]
 8046d38:	7983      	ldrb	r3, [r0, #6]
 8046d3a:	4053      	eors	r3, r2
 8046d3c:	7183      	strb	r3, [r0, #6]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 8046d3e:	79ca      	ldrb	r2, [r1, #7]
 8046d40:	79c3      	ldrb	r3, [r0, #7]
 8046d42:	4053      	eors	r3, r2
 8046d44:	71c3      	strb	r3, [r0, #7]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 8046d46:	7a0a      	ldrb	r2, [r1, #8]
 8046d48:	7a03      	ldrb	r3, [r0, #8]
 8046d4a:	4053      	eors	r3, r2
 8046d4c:	7203      	strb	r3, [r0, #8]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 8046d4e:	7a4a      	ldrb	r2, [r1, #9]
 8046d50:	7a43      	ldrb	r3, [r0, #9]
 8046d52:	4053      	eors	r3, r2
 8046d54:	7243      	strb	r3, [r0, #9]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 8046d56:	7a8a      	ldrb	r2, [r1, #10]
 8046d58:	7a83      	ldrb	r3, [r0, #10]
 8046d5a:	4053      	eors	r3, r2
 8046d5c:	7283      	strb	r3, [r0, #10]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 8046d5e:	7aca      	ldrb	r2, [r1, #11]
 8046d60:	7ac3      	ldrb	r3, [r0, #11]
 8046d62:	4053      	eors	r3, r2
 8046d64:	72c3      	strb	r3, [r0, #11]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 8046d66:	7b0a      	ldrb	r2, [r1, #12]
 8046d68:	7b03      	ldrb	r3, [r0, #12]
 8046d6a:	4053      	eors	r3, r2
 8046d6c:	7303      	strb	r3, [r0, #12]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 8046d6e:	7b4a      	ldrb	r2, [r1, #13]
 8046d70:	7b43      	ldrb	r3, [r0, #13]
 8046d72:	4053      	eors	r3, r2
 8046d74:	7343      	strb	r3, [r0, #13]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 8046d76:	7b8a      	ldrb	r2, [r1, #14]
 8046d78:	7b83      	ldrb	r3, [r0, #14]
 8046d7a:	4053      	eors	r3, r2
 8046d7c:	7383      	strb	r3, [r0, #14]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 8046d7e:	7bca      	ldrb	r2, [r1, #15]
 8046d80:	7bc3      	ldrb	r3, [r0, #15]
 8046d82:	4053      	eors	r3, r2
 8046d84:	73c3      	strb	r3, [r0, #15]
#endif
}
 8046d86:	4770      	bx	lr

08046d88 <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 8046d88:	b510      	push	{r4, lr}
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 8046d8a:	780b      	ldrb	r3, [r1, #0]
 8046d8c:	7814      	ldrb	r4, [r2, #0]
 8046d8e:	4063      	eors	r3, r4
 8046d90:	7003      	strb	r3, [r0, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 8046d92:	7854      	ldrb	r4, [r2, #1]
 8046d94:	784b      	ldrb	r3, [r1, #1]
 8046d96:	4063      	eors	r3, r4
 8046d98:	7043      	strb	r3, [r0, #1]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 8046d9a:	7894      	ldrb	r4, [r2, #2]
 8046d9c:	788b      	ldrb	r3, [r1, #2]
 8046d9e:	4063      	eors	r3, r4
 8046da0:	7083      	strb	r3, [r0, #2]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 8046da2:	78d4      	ldrb	r4, [r2, #3]
 8046da4:	78cb      	ldrb	r3, [r1, #3]
 8046da6:	4063      	eors	r3, r4
 8046da8:	70c3      	strb	r3, [r0, #3]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 8046daa:	7914      	ldrb	r4, [r2, #4]
 8046dac:	790b      	ldrb	r3, [r1, #4]
 8046dae:	4063      	eors	r3, r4
 8046db0:	7103      	strb	r3, [r0, #4]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 8046db2:	7954      	ldrb	r4, [r2, #5]
 8046db4:	794b      	ldrb	r3, [r1, #5]
 8046db6:	4063      	eors	r3, r4
 8046db8:	7143      	strb	r3, [r0, #5]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 8046dba:	7994      	ldrb	r4, [r2, #6]
 8046dbc:	798b      	ldrb	r3, [r1, #6]
 8046dbe:	4063      	eors	r3, r4
 8046dc0:	7183      	strb	r3, [r0, #6]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 8046dc2:	79d4      	ldrb	r4, [r2, #7]
 8046dc4:	79cb      	ldrb	r3, [r1, #7]
 8046dc6:	4063      	eors	r3, r4
 8046dc8:	71c3      	strb	r3, [r0, #7]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 8046dca:	7a14      	ldrb	r4, [r2, #8]
 8046dcc:	7a0b      	ldrb	r3, [r1, #8]
 8046dce:	4063      	eors	r3, r4
 8046dd0:	7203      	strb	r3, [r0, #8]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 8046dd2:	7a54      	ldrb	r4, [r2, #9]
 8046dd4:	7a4b      	ldrb	r3, [r1, #9]
 8046dd6:	4063      	eors	r3, r4
 8046dd8:	7243      	strb	r3, [r0, #9]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 8046dda:	7a8b      	ldrb	r3, [r1, #10]
 8046ddc:	7a94      	ldrb	r4, [r2, #10]
 8046dde:	4063      	eors	r3, r4
 8046de0:	7283      	strb	r3, [r0, #10]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 8046de2:	7ad4      	ldrb	r4, [r2, #11]
 8046de4:	7acb      	ldrb	r3, [r1, #11]
 8046de6:	4063      	eors	r3, r4
 8046de8:	72c3      	strb	r3, [r0, #11]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 8046dea:	7b14      	ldrb	r4, [r2, #12]
 8046dec:	7b0b      	ldrb	r3, [r1, #12]
 8046dee:	4063      	eors	r3, r4
 8046df0:	7303      	strb	r3, [r0, #12]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 8046df2:	7b54      	ldrb	r4, [r2, #13]
 8046df4:	7b4b      	ldrb	r3, [r1, #13]
 8046df6:	4063      	eors	r3, r4
 8046df8:	7343      	strb	r3, [r0, #13]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 8046dfa:	7b94      	ldrb	r4, [r2, #14]
 8046dfc:	7b8b      	ldrb	r3, [r1, #14]
 8046dfe:	4063      	eors	r3, r4
 8046e00:	7383      	strb	r3, [r0, #14]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 8046e02:	7bcb      	ldrb	r3, [r1, #15]
 8046e04:	7bd2      	ldrb	r2, [r2, #15]
 8046e06:	4053      	eors	r3, r2
 8046e08:	73c3      	strb	r3, [r0, #15]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 8046e0a:	bd10      	pop	{r4, pc}

08046e0c <aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type aes_set_key( const uint8_t key[], length_type keylen, aes_context ctx[1] )
{
 8046e0c:	f1a1 0310 	sub.w	r3, r1, #16
 8046e10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8046e14:	b2dc      	uxtb	r4, r3
 8046e16:	2c10      	cmp	r4, #16
 8046e18:	d806      	bhi.n	8046e28 <aes_set_key+0x1c>
 8046e1a:	2301      	movs	r3, #1
 8046e1c:	40a3      	lsls	r3, r4
 8046e1e:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8046e22:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8046e26:	b92b      	cbnz	r3, 8046e34 <aes_set_key+0x28>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 8046e28:	2300      	movs	r3, #0
 8046e2a:	f882 30f0 	strb.w	r3, [r2, #240]	; 0xf0
        return ( uint8_t )-1;
 8046e2e:	20ff      	movs	r0, #255	; 0xff
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
    }
    return 0;
}
 8046e30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8046e34:	1e53      	subs	r3, r2, #1
 8046e36:	1844      	adds	r4, r0, r1
    while( nn-- )
 8046e38:	42a0      	cmp	r0, r4
 8046e3a:	d150      	bne.n	8046ede <aes_set_key+0xd2>
    hi = (keylen + 28) << 2;
 8046e3c:	f101 0e1c 	add.w	lr, r1, #28
 8046e40:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8046e44:	fa5f fe8e 	uxtb.w	lr, lr
    ctx->rnd = (hi >> 4) - 1;
 8046e48:	ea4f 131e 	mov.w	r3, lr, lsr #4
 8046e4c:	3b01      	subs	r3, #1
            t0 = s_box(t0);
 8046e4e:	4c2c      	ldr	r4, [pc, #176]	; (8046f00 <aes_set_key+0xf4>)
    ctx->rnd = (hi >> 4) - 1;
 8046e50:	f882 30f0 	strb.w	r3, [r2, #240]	; 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8046e54:	f04f 0901 	mov.w	r9, #1
    ctx->rnd = (hi >> 4) - 1;
 8046e58:	460b      	mov	r3, r1
        t0 = ctx->ksch[cc - 4];
 8046e5a:	18d5      	adds	r5, r2, r3
        if( cc % keylen == 0 )
 8046e5c:	fbb3 f0f1 	udiv	r0, r3, r1
 8046e60:	fb01 3010 	mls	r0, r1, r0, r3
 8046e64:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
        t0 = ctx->ksch[cc - 4];
 8046e68:	f815 ac04 	ldrb.w	sl, [r5, #-4]
        t1 = ctx->ksch[cc - 3];
 8046e6c:	f815 cc03 	ldrb.w	ip, [r5, #-3]
        t2 = ctx->ksch[cc - 2];
 8046e70:	f815 7c02 	ldrb.w	r7, [r5, #-2]
        t3 = ctx->ksch[cc - 1];
 8046e74:	f815 6c01 	ldrb.w	r6, [r5, #-1]
        if( cc % keylen == 0 )
 8046e78:	d136      	bne.n	8046ee8 <aes_set_key+0xdc>
            rc = f2(rc);
 8046e7a:	ea4f 10d9 	mov.w	r0, r9, lsr #7
            t0 = s_box(t1) ^ rc;
 8046e7e:	f814 800c 	ldrb.w	r8, [r4, ip]
            t1 = s_box(t2);
 8046e82:	f814 c007 	ldrb.w	ip, [r4, r7]
            t2 = s_box(t3);
 8046e86:	5da7      	ldrb	r7, [r4, r6]
            t3 = s_box(tt);
 8046e88:	f814 600a 	ldrb.w	r6, [r4, sl]
            rc = f2(rc);
 8046e8c:	ea4f 0a40 	mov.w	sl, r0, lsl #1
 8046e90:	4450      	add	r0, sl
 8046e92:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
            t0 = s_box(t1) ^ rc;
 8046e96:	ea89 0808 	eor.w	r8, r9, r8
            rc = f2(rc);
 8046e9a:	ea80 0049 	eor.w	r0, r0, r9, lsl #1
 8046e9e:	fa5f f980 	uxtb.w	r9, r0
            t0 = s_box(t1) ^ rc;
 8046ea2:	46c2      	mov	sl, r8
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 8046ea4:	1a58      	subs	r0, r3, r1
 8046ea6:	b2c0      	uxtb	r0, r0
 8046ea8:	f812 8000 	ldrb.w	r8, [r2, r0]
 8046eac:	ea8a 0a08 	eor.w	sl, sl, r8
 8046eb0:	f802 a003 	strb.w	sl, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 8046eb4:	4410      	add	r0, r2
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8046eb6:	3304      	adds	r3, #4
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 8046eb8:	f890 8001 	ldrb.w	r8, [r0, #1]
 8046ebc:	ea8c 0c08 	eor.w	ip, ip, r8
 8046ec0:	f885 c001 	strb.w	ip, [r5, #1]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 8046ec4:	f890 c002 	ldrb.w	ip, [r0, #2]
 8046ec8:	ea87 070c 	eor.w	r7, r7, ip
 8046ecc:	70af      	strb	r7, [r5, #2]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 8046ece:	78c0      	ldrb	r0, [r0, #3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8046ed0:	b2db      	uxtb	r3, r3
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 8046ed2:	4046      	eors	r6, r0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8046ed4:	459e      	cmp	lr, r3
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 8046ed6:	70ee      	strb	r6, [r5, #3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8046ed8:	d8bf      	bhi.n	8046e5a <aes_set_key+0x4e>
    return 0;
 8046eda:	2000      	movs	r0, #0
 8046edc:	e7a8      	b.n	8046e30 <aes_set_key+0x24>
        *d++ = *s++;
 8046ede:	f810 5b01 	ldrb.w	r5, [r0], #1
 8046ee2:	f803 5f01 	strb.w	r5, [r3, #1]!
 8046ee6:	e7a7      	b.n	8046e38 <aes_set_key+0x2c>
        else if( keylen > 24 && cc % keylen == 16 )
 8046ee8:	2918      	cmp	r1, #24
 8046eea:	d9db      	bls.n	8046ea4 <aes_set_key+0x98>
 8046eec:	2810      	cmp	r0, #16
            t0 = s_box(t0);
 8046eee:	bf01      	itttt	eq
 8046ef0:	f814 a00a 	ldrbeq.w	sl, [r4, sl]
            t1 = s_box(t1);
 8046ef4:	f814 c00c 	ldrbeq.w	ip, [r4, ip]
            t2 = s_box(t2);
 8046ef8:	5de7      	ldrbeq	r7, [r4, r7]
            t3 = s_box(t3);
 8046efa:	5da6      	ldrbeq	r6, [r4, r6]
 8046efc:	e7d2      	b.n	8046ea4 <aes_set_key+0x98>
 8046efe:	bf00      	nop
 8046f00:	0804e2c0 	.word	0x0804e2c0

08046f04 <aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const aes_context ctx[1] )
{
 8046f04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8046f08:	b09f      	sub	sp, #124	; 0x7c
    if( ctx->rnd )
 8046f0a:	f892 30f0 	ldrb.w	r3, [r2, #240]	; 0xf0
{
 8046f0e:	9118      	str	r1, [sp, #96]	; 0x60
 8046f10:	920a      	str	r2, [sp, #40]	; 0x28
    if( ctx->rnd )
 8046f12:	2b00      	cmp	r3, #0
 8046f14:	f000 8168 	beq.w	80471e8 <aes_encrypt+0x2e4>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 8046f18:	ad1a      	add	r5, sp, #104	; 0x68
 8046f1a:	4601      	mov	r1, r0
 8046f1c:	4cb3      	ldr	r4, [pc, #716]	; (80471ec <aes_encrypt+0x2e8>)
 8046f1e:	4628      	mov	r0, r5
 8046f20:	f7ff ff32 	bl	8046d88 <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 8046f24:	f04f 0b01 	mov.w	fp, #1
    xor_block(d, k);
 8046f28:	9519      	str	r5, [sp, #100]	; 0x64
 8046f2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8046f2c:	f89d c068 	ldrb.w	ip, [sp, #104]	; 0x68
 8046f30:	f89d 706d 	ldrb.w	r7, [sp, #109]	; 0x6d
 8046f34:	f89d 8072 	ldrb.w	r8, [sp, #114]	; 0x72
 8046f38:	f89d e077 	ldrb.w	lr, [sp, #119]	; 0x77
 8046f3c:	f814 5008 	ldrb.w	r5, [r4, r8]
 8046f40:	f814 100e 	ldrb.w	r1, [r4, lr]
 8046f44:	f814 200c 	ldrb.w	r2, [r4, ip]
 8046f48:	f814 a007 	ldrb.w	sl, [r4, r7]
 8046f4c:	eb03 130b 	add.w	r3, r3, fp, lsl #4
 8046f50:	930b      	str	r3, [sp, #44]	; 0x2c
 8046f52:	f89d 306c 	ldrb.w	r3, [sp, #108]	; 0x6c
 8046f56:	930c      	str	r3, [sp, #48]	; 0x30
 8046f58:	f89d 3071 	ldrb.w	r3, [sp, #113]	; 0x71
 8046f5c:	930d      	str	r3, [sp, #52]	; 0x34
 8046f5e:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 8046f60:	f89d 3076 	ldrb.w	r3, [sp, #118]	; 0x76
 8046f64:	5da6      	ldrb	r6, [r4, r6]
 8046f66:	930e      	str	r3, [sp, #56]	; 0x38
 8046f68:	5ce3      	ldrb	r3, [r4, r3]
 8046f6a:	9300      	str	r3, [sp, #0]
 8046f6c:	9601      	str	r6, [sp, #4]
 8046f6e:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 8046f72:	f89d 6070 	ldrb.w	r6, [sp, #112]	; 0x70
 8046f76:	9610      	str	r6, [sp, #64]	; 0x40
 8046f78:	f89d 6075 	ldrb.w	r6, [sp, #117]	; 0x75
 8046f7c:	930f      	str	r3, [sp, #60]	; 0x3c
 8046f7e:	5ce0      	ldrb	r0, [r4, r3]
 8046f80:	9611      	str	r6, [sp, #68]	; 0x44
 8046f82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8046f84:	f89d 606a 	ldrb.w	r6, [sp, #106]	; 0x6a
 8046f88:	5ce3      	ldrb	r3, [r4, r3]
 8046f8a:	9612      	str	r6, [sp, #72]	; 0x48
 8046f8c:	5da6      	ldrb	r6, [r4, r6]
 8046f8e:	9602      	str	r6, [sp, #8]
 8046f90:	f89d 606f 	ldrb.w	r6, [sp, #111]	; 0x6f
 8046f94:	9613      	str	r6, [sp, #76]	; 0x4c
 8046f96:	5da6      	ldrb	r6, [r4, r6]
 8046f98:	9603      	str	r6, [sp, #12]
 8046f9a:	9e10      	ldr	r6, [sp, #64]	; 0x40
 8046f9c:	5da6      	ldrb	r6, [r4, r6]
 8046f9e:	9604      	str	r6, [sp, #16]
 8046fa0:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8046fa2:	5da6      	ldrb	r6, [r4, r6]
 8046fa4:	9605      	str	r6, [sp, #20]
 8046fa6:	f89d 6074 	ldrb.w	r6, [sp, #116]	; 0x74
 8046faa:	9614      	str	r6, [sp, #80]	; 0x50
 8046fac:	f89d 6069 	ldrb.w	r6, [sp, #105]	; 0x69
 8046fb0:	9615      	str	r6, [sp, #84]	; 0x54
 8046fb2:	f89d 606e 	ldrb.w	r6, [sp, #110]	; 0x6e
 8046fb6:	9616      	str	r6, [sp, #88]	; 0x58
 8046fb8:	5da6      	ldrb	r6, [r4, r6]
 8046fba:	9606      	str	r6, [sp, #24]
 8046fbc:	f89d 6073 	ldrb.w	r6, [sp, #115]	; 0x73
 8046fc0:	9617      	str	r6, [sp, #92]	; 0x5c
 8046fc2:	5da6      	ldrb	r6, [r4, r6]
 8046fc4:	9607      	str	r6, [sp, #28]
 8046fc6:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8046fc8:	5da6      	ldrb	r6, [r4, r6]
 8046fca:	9608      	str	r6, [sp, #32]
 8046fcc:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8046fce:	5da6      	ldrb	r6, [r4, r6]
 8046fd0:	9609      	str	r6, [sp, #36]	; 0x24
        for( r = 1 ; r < ctx->rnd ; ++r )
 8046fd2:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8046fd4:	f896 90f0 	ldrb.w	r9, [r6, #240]	; 0xf0
 8046fd8:	45d9      	cmp	r9, fp
 8046fda:	d832      	bhi.n	8047042 <aes_encrypt+0x13e>
    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 8046fdc:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 8046fe0:	9b04      	ldr	r3, [sp, #16]
 8046fe2:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
 8046fe6:	9b08      	ldr	r3, [sp, #32]
 8046fe8:	f88d 3074 	strb.w	r3, [sp, #116]	; 0x74
    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 8046fec:	9b01      	ldr	r3, [sp, #4]
 8046fee:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 8046ff2:	9b05      	ldr	r3, [sp, #20]
 8046ff4:	f88d 3071 	strb.w	r3, [sp, #113]	; 0x71
 8046ff8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8046ffa:	f88d 3075 	strb.w	r3, [sp, #117]	; 0x75
    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 8046ffe:	9b02      	ldr	r3, [sp, #8]
 8047000:	f88d 3072 	strb.w	r3, [sp, #114]	; 0x72
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 8047004:	9b00      	ldr	r3, [sp, #0]
 8047006:	f88d 306e 	strb.w	r3, [sp, #110]	; 0x6e
 804700a:	9b06      	ldr	r3, [sp, #24]
 804700c:	f88d 3076 	strb.w	r3, [sp, #118]	; 0x76
    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 8047010:	9b07      	ldr	r3, [sp, #28]
    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 8047012:	f88d 2068 	strb.w	r2, [sp, #104]	; 0x68
    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 8047016:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 804701a:	f88d 006f 	strb.w	r0, [sp, #111]	; 0x6f
    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 804701e:	9b03      	ldr	r3, [sp, #12]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 8047020:	f88d 106b 	strb.w	r1, [sp, #107]	; 0x6b
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 8047024:	9818      	ldr	r0, [sp, #96]	; 0x60
 8047026:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 8047028:	f88d a069 	strb.w	sl, [sp, #105]	; 0x69
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 804702c:	a91a      	add	r1, sp, #104	; 0x68
    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 804702e:	f88d 506a 	strb.w	r5, [sp, #106]	; 0x6a
    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 8047032:	f88d 3073 	strb.w	r3, [sp, #115]	; 0x73
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 8047036:	f7ff fea7 	bl	8046d88 <copy_and_key>
 804703a:	2000      	movs	r0, #0
    }
    else
        return ( uint8_t )-1;
    return 0;
}
 804703c:	b01f      	add	sp, #124	; 0x7c
 804703e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 8047042:	44a4      	add	ip, r4
 8047044:	4427      	add	r7, r4
 8047046:	f89c 6100 	ldrb.w	r6, [ip, #256]	; 0x100
 804704a:	ea85 0901 	eor.w	r9, r5, r1
 804704e:	ea86 0909 	eor.w	r9, r6, r9
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 8047052:	44a0      	add	r8, r4
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 8047054:	f897 6200 	ldrb.w	r6, [r7, #512]	; 0x200
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 8047058:	f897 7100 	ldrb.w	r7, [r7, #256]	; 0x100
 804705c:	4051      	eors	r1, r2
 804705e:	4079      	eors	r1, r7
 8047060:	f898 7200 	ldrb.w	r7, [r8, #512]	; 0x200
 8047064:	4079      	eors	r1, r7
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 8047066:	44a6      	add	lr, r4
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 8047068:	f88d 1069 	strb.w	r1, [sp, #105]	; 0x69
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 804706c:	f898 1100 	ldrb.w	r1, [r8, #256]	; 0x100
 8047070:	ea82 020a 	eor.w	r2, r2, sl
 8047074:	404a      	eors	r2, r1
 8047076:	f89e 1200 	ldrb.w	r1, [lr, #512]	; 0x200
 804707a:	404a      	eors	r2, r1
 804707c:	f88d 206a 	strb.w	r2, [sp, #106]	; 0x6a
    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 8047080:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8047082:	4422      	add	r2, r4
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 8047084:	ea89 0906 	eor.w	r9, r9, r6
    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 8047088:	4616      	mov	r6, r2
 804708a:	9a00      	ldr	r2, [sp, #0]
 804708c:	f896 1100 	ldrb.w	r1, [r6, #256]	; 0x100
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 8047090:	f88d 9068 	strb.w	r9, [sp, #104]	; 0x68
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 8047094:	ea85 050a 	eor.w	r5, r5, sl
    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 8047098:	4042      	eors	r2, r0
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 804709a:	f89c a200 	ldrb.w	sl, [ip, #512]	; 0x200
    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 804709e:	404a      	eors	r2, r1
 80470a0:	990d      	ldr	r1, [sp, #52]	; 0x34
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 80470a2:	ea8a 0505 	eor.w	r5, sl, r5
 80470a6:	f89e a100 	ldrb.w	sl, [lr, #256]	; 0x100
    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 80470aa:	4421      	add	r1, r4
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 80470ac:	ea85 050a 	eor.w	r5, r5, sl
 80470b0:	f88d 506b 	strb.w	r5, [sp, #107]	; 0x6b
    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 80470b4:	f891 5200 	ldrb.w	r5, [r1, #512]	; 0x200
 80470b8:	406a      	eors	r2, r5
 80470ba:	f88d 206c 	strb.w	r2, [sp, #108]	; 0x6c
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 80470be:	f891 2100 	ldrb.w	r2, [r1, #256]	; 0x100
 80470c2:	4058      	eors	r0, r3
 80470c4:	4050      	eors	r0, r2
 80470c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80470c8:	4422      	add	r2, r4
 80470ca:	f892 1200 	ldrb.w	r1, [r2, #512]	; 0x200
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 80470ce:	f892 2100 	ldrb.w	r2, [r2, #256]	; 0x100
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 80470d2:	4048      	eors	r0, r1
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 80470d4:	9901      	ldr	r1, [sp, #4]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 80470d6:	f88d 006d 	strb.w	r0, [sp, #109]	; 0x6d
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 80470da:	404b      	eors	r3, r1
 80470dc:	4053      	eors	r3, r2
 80470de:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80470e0:	4422      	add	r2, r4
 80470e2:	f892 1200 	ldrb.w	r1, [r2, #512]	; 0x200
 80470e6:	404b      	eors	r3, r1
 80470e8:	f88d 306e 	strb.w	r3, [sp, #110]	; 0x6e
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 80470ec:	e9dd 3100 	ldrd	r3, r1, [sp]
 80470f0:	404b      	eors	r3, r1
 80470f2:	f896 1200 	ldrb.w	r1, [r6, #512]	; 0x200
 80470f6:	404b      	eors	r3, r1
 80470f8:	f892 1100 	ldrb.w	r1, [r2, #256]	; 0x100
 80470fc:	404b      	eors	r3, r1
 80470fe:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 8047102:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8047104:	4423      	add	r3, r4
 8047106:	461a      	mov	r2, r3
 8047108:	e9dd 3102 	ldrd	r3, r1, [sp, #8]
 804710c:	404b      	eors	r3, r1
 804710e:	f892 1100 	ldrb.w	r1, [r2, #256]	; 0x100
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 8047112:	f892 2200 	ldrb.w	r2, [r2, #512]	; 0x200
    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 8047116:	404b      	eors	r3, r1
 8047118:	9911      	ldr	r1, [sp, #68]	; 0x44
 804711a:	4421      	add	r1, r4
 804711c:	f891 0200 	ldrb.w	r0, [r1, #512]	; 0x200
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 8047120:	f891 1100 	ldrb.w	r1, [r1, #256]	; 0x100
    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 8047124:	4043      	eors	r3, r0
 8047126:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 804712a:	e9dd 3003 	ldrd	r3, r0, [sp, #12]
 804712e:	4043      	eors	r3, r0
 8047130:	404b      	eors	r3, r1
 8047132:	9912      	ldr	r1, [sp, #72]	; 0x48
 8047134:	4421      	add	r1, r4
 8047136:	f891 0200 	ldrb.w	r0, [r1, #512]	; 0x200
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 804713a:	f891 1100 	ldrb.w	r1, [r1, #256]	; 0x100
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 804713e:	4043      	eors	r3, r0
 8047140:	f88d 3071 	strb.w	r3, [sp, #113]	; 0x71
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 8047144:	e9dd 3004 	ldrd	r3, r0, [sp, #16]
 8047148:	4043      	eors	r3, r0
 804714a:	404b      	eors	r3, r1
 804714c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 804714e:	4421      	add	r1, r4
 8047150:	f891 0200 	ldrb.w	r0, [r1, #512]	; 0x200
 8047154:	4043      	eors	r3, r0
 8047156:	f88d 3072 	strb.w	r3, [sp, #114]	; 0x72
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 804715a:	9805      	ldr	r0, [sp, #20]
 804715c:	9b02      	ldr	r3, [sp, #8]
 804715e:	4043      	eors	r3, r0
 8047160:	4053      	eors	r3, r2
 8047162:	f891 2100 	ldrb.w	r2, [r1, #256]	; 0x100
 8047166:	4053      	eors	r3, r2
 8047168:	f88d 3073 	strb.w	r3, [sp, #115]	; 0x73
    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 804716c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 804716e:	4423      	add	r3, r4
 8047170:	461a      	mov	r2, r3
 8047172:	e9dd 3106 	ldrd	r3, r1, [sp, #24]
 8047176:	404b      	eors	r3, r1
 8047178:	f892 1100 	ldrb.w	r1, [r2, #256]	; 0x100
 804717c:	404b      	eors	r3, r1
 804717e:	9915      	ldr	r1, [sp, #84]	; 0x54
 8047180:	4421      	add	r1, r4
 8047182:	f891 0200 	ldrb.w	r0, [r1, #512]	; 0x200
 8047186:	4043      	eors	r3, r0
 8047188:	f88d 3074 	strb.w	r3, [sp, #116]	; 0x74
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 804718c:	e9dd 3007 	ldrd	r3, r0, [sp, #28]
 8047190:	f891 1100 	ldrb.w	r1, [r1, #256]	; 0x100
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 8047194:	f892 2200 	ldrb.w	r2, [r2, #512]	; 0x200
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 8047198:	4043      	eors	r3, r0
 804719a:	404b      	eors	r3, r1
 804719c:	9916      	ldr	r1, [sp, #88]	; 0x58
 804719e:	4421      	add	r1, r4
 80471a0:	f891 0200 	ldrb.w	r0, [r1, #512]	; 0x200
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 80471a4:	f891 1100 	ldrb.w	r1, [r1, #256]	; 0x100
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 80471a8:	4043      	eors	r3, r0
 80471aa:	f88d 3075 	strb.w	r3, [sp, #117]	; 0x75
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 80471ae:	e9dd 3008 	ldrd	r3, r0, [sp, #32]
 80471b2:	4043      	eors	r3, r0
 80471b4:	404b      	eors	r3, r1
 80471b6:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80471b8:	4421      	add	r1, r4
 80471ba:	f891 0200 	ldrb.w	r0, [r1, #512]	; 0x200
 80471be:	4043      	eors	r3, r0
 80471c0:	f88d 3076 	strb.w	r3, [sp, #118]	; 0x76
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 80471c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80471c6:	9b06      	ldr	r3, [sp, #24]
 80471c8:	4043      	eors	r3, r0
 80471ca:	4053      	eors	r3, r2
 80471cc:	f891 2100 	ldrb.w	r2, [r1, #256]	; 0x100
    xor_block(d, k);
 80471d0:	9819      	ldr	r0, [sp, #100]	; 0x64
 80471d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 80471d4:	4053      	eors	r3, r2
 80471d6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
    xor_block(d, k);
 80471da:	f7ff fd94 	bl	8046d06 <xor_block>
        for( r = 1 ; r < ctx->rnd ; ++r )
 80471de:	f10b 0301 	add.w	r3, fp, #1
 80471e2:	fa5f fb83 	uxtb.w	fp, r3
 80471e6:	e6a0      	b.n	8046f2a <aes_encrypt+0x26>
        return ( uint8_t )-1;
 80471e8:	20ff      	movs	r0, #255	; 0xff
 80471ea:	e727      	b.n	804703c <aes_encrypt+0x138>
 80471ec:	0804e2c0 	.word	0x0804e2c0

080471f0 <AES_CMAC_Init>:
        }                          \
    } while (0) \


void AES_CMAC_Init(AES_CMAC_CTX *ctx)
{
 80471f0:	b510      	push	{r4, lr}
            memset1(ctx->X, 0, sizeof ctx->X);
 80471f2:	2210      	movs	r2, #16
{
 80471f4:	4604      	mov	r4, r0
            memset1(ctx->X, 0, sizeof ctx->X);
 80471f6:	2100      	movs	r1, #0
 80471f8:	30f1      	adds	r0, #241	; 0xf1
 80471fa:	f003 fd14 	bl	804ac26 <memset1>
            ctx->M_n = 0;
 80471fe:	2100      	movs	r1, #0
 8047200:	f8c4 1114 	str.w	r1, [r4, #276]	; 0x114
        memset1(ctx->rijndael.ksch, '\0', 240);
 8047204:	4620      	mov	r0, r4
 8047206:	22f0      	movs	r2, #240	; 0xf0
}
 8047208:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        memset1(ctx->rijndael.ksch, '\0', 240);
 804720c:	f003 bd0b 	b.w	804ac26 <memset1>

08047210 <AES_CMAC_SetKey>:
    
void AES_CMAC_SetKey(AES_CMAC_CTX *ctx, const uint8_t key[AES_CMAC_KEY_LENGTH])
{
 8047210:	460b      	mov	r3, r1
           //rijndael_set_key_enc_only(&ctx->rijndael, key, 128);
       aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael);
 8047212:	4602      	mov	r2, r0
 8047214:	2110      	movs	r1, #16
 8047216:	4618      	mov	r0, r3
 8047218:	f7ff bdf8 	b.w	8046e0c <aes_set_key>

0804721c <AES_CMAC_Update>:
}
    
void AES_CMAC_Update(AES_CMAC_CTX *ctx, const uint8_t *data, uint32_t len)
{
 804721c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8047220:	4604      	mov	r4, r0
            uint32_t mlen;
        uint8_t in[16];
    
            if (ctx->M_n > 0) {
 8047222:	f8d0 0114 	ldr.w	r0, [r0, #276]	; 0x114
{
 8047226:	b085      	sub	sp, #20
 8047228:	460e      	mov	r6, r1
 804722a:	4615      	mov	r5, r2
 804722c:	f204 1801 	addw	r8, r4, #257	; 0x101
            if (ctx->M_n > 0) {
 8047230:	b310      	cbz	r0, 8047278 <AES_CMAC_Update+0x5c>
                  mlen = MIN(16 - ctx->M_n, len);
 8047232:	f1c0 0910 	rsb	r9, r0, #16
 8047236:	4591      	cmp	r9, r2
 8047238:	464f      	mov	r7, r9
 804723a:	bf28      	it	cs
 804723c:	4617      	movcs	r7, r2
                    memcpy1(ctx->M_last + ctx->M_n, data, mlen);
 804723e:	b2ba      	uxth	r2, r7
 8047240:	4440      	add	r0, r8
 8047242:	f003 fcdc 	bl	804abfe <memcpy1>
                    ctx->M_n += mlen;
 8047246:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 804724a:	443b      	add	r3, r7
                    if (ctx->M_n < 16 || len == mlen)
 804724c:	2b0f      	cmp	r3, #15
                    ctx->M_n += mlen;
 804724e:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
                    if (ctx->M_n < 16 || len == mlen)
 8047252:	d91c      	bls.n	804728e <AES_CMAC_Update+0x72>
 8047254:	45a9      	cmp	r9, r5
 8047256:	d21a      	bcs.n	804728e <AES_CMAC_Update+0x72>
 8047258:	f104 03f1 	add.w	r3, r4, #241	; 0xf1
 804725c:	4619      	mov	r1, r3
                            return;
                   XOR(ctx->M_last, ctx->X);
 804725e:	781a      	ldrb	r2, [r3, #0]
 8047260:	7c18      	ldrb	r0, [r3, #16]
 8047262:	4042      	eors	r2, r0
 8047264:	f803 2b01 	strb.w	r2, [r3], #1
 8047268:	4543      	cmp	r3, r8
 804726a:	d1f8      	bne.n	804725e <AES_CMAC_Update+0x42>
                    //rijndael_encrypt(&ctx->rijndael, ctx->X, ctx->X);
            aes_encrypt( ctx->X, ctx->X, &ctx->rijndael);
 804726c:	4622      	mov	r2, r4
 804726e:	4608      	mov	r0, r1
 8047270:	f7ff fe48 	bl	8046f04 <aes_encrypt>
                    data += mlen;
 8047274:	443e      	add	r6, r7
                    len -= mlen;
 8047276:	1bed      	subs	r5, r5, r7
            while (len > 16) {      /* not last block */

                    XOR(data, ctx->X);
                    //rijndael_encrypt(&ctx->rijndael, ctx->X, ctx->X);

                    memcpy1(in, &ctx->X[0], 16); //Bestela ez du ondo iten
 8047278:	f104 07f1 	add.w	r7, r4, #241	; 0xf1
            while (len > 16) {      /* not last block */
 804727c:	2d10      	cmp	r5, #16
 804727e:	d809      	bhi.n	8047294 <AES_CMAC_Update+0x78>

                    data += 16;
                    len -= 16;
            }
            /* potential last block, save it */
            memcpy1(ctx->M_last, data, len);
 8047280:	b2aa      	uxth	r2, r5
 8047282:	4631      	mov	r1, r6
 8047284:	4640      	mov	r0, r8
 8047286:	f003 fcba 	bl	804abfe <memcpy1>
            ctx->M_n = len;
 804728a:	f8c4 5114 	str.w	r5, [r4, #276]	; 0x114
}
 804728e:	b005      	add	sp, #20
 8047290:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8047294:	f104 02f0 	add.w	r2, r4, #240	; 0xf0
 8047298:	1e73      	subs	r3, r6, #1
 804729a:	f106 000f 	add.w	r0, r6, #15
                    XOR(data, ctx->X);
 804729e:	f813 cf01 	ldrb.w	ip, [r3, #1]!
 80472a2:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 80472a6:	4283      	cmp	r3, r0
 80472a8:	ea81 010c 	eor.w	r1, r1, ip
 80472ac:	7011      	strb	r1, [r2, #0]
 80472ae:	d1f6      	bne.n	804729e <AES_CMAC_Update+0x82>
                    memcpy1(in, &ctx->X[0], 16); //Bestela ez du ondo iten
 80472b0:	2210      	movs	r2, #16
 80472b2:	4639      	mov	r1, r7
 80472b4:	4668      	mov	r0, sp
 80472b6:	f003 fca2 	bl	804abfe <memcpy1>
            aes_encrypt( in, in, &ctx->rijndael);
 80472ba:	4622      	mov	r2, r4
 80472bc:	4669      	mov	r1, sp
 80472be:	4668      	mov	r0, sp
 80472c0:	f7ff fe20 	bl	8046f04 <aes_encrypt>
                    memcpy1(&ctx->X[0], in, 16);
 80472c4:	2210      	movs	r2, #16
 80472c6:	4669      	mov	r1, sp
 80472c8:	4638      	mov	r0, r7
 80472ca:	f003 fc98 	bl	804abfe <memcpy1>
                    data += 16;
 80472ce:	3610      	adds	r6, #16
                    len -= 16;
 80472d0:	3d10      	subs	r5, #16
 80472d2:	e7d3      	b.n	804727c <AES_CMAC_Update+0x60>

080472d4 <AES_CMAC_Final>:
   
void AES_CMAC_Final(uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX *ctx)
{
 80472d4:	b570      	push	{r4, r5, r6, lr}
 80472d6:	b088      	sub	sp, #32
 80472d8:	460c      	mov	r4, r1
            uint8_t K[16];
        uint8_t in[16];
            /* generate subkey K1 */
            memset1(K, '\0', 16);
 80472da:	2210      	movs	r2, #16
 80472dc:	2100      	movs	r1, #0
{
 80472de:	4605      	mov	r5, r0
            memset1(K, '\0', 16);
 80472e0:	4668      	mov	r0, sp
 80472e2:	f003 fca0 	bl	804ac26 <memset1>

            //rijndael_encrypt(&ctx->rijndael, K, K);

            aes_encrypt( K, K, &ctx->rijndael);
 80472e6:	4622      	mov	r2, r4
 80472e8:	4669      	mov	r1, sp
 80472ea:	4668      	mov	r0, sp
 80472ec:	f7ff fe0a 	bl	8046f04 <aes_encrypt>

            if (K[0] & 0x80) {
 80472f0:	f99d 3000 	ldrsb.w	r3, [sp]
 80472f4:	2b00      	cmp	r3, #0
 80472f6:	466a      	mov	r2, sp
 80472f8:	f10d 010f 	add.w	r1, sp, #15
 80472fc:	da3e      	bge.n	804737c <AES_CMAC_Final+0xa8>
                    LSHIFT(K, K);
 80472fe:	7813      	ldrb	r3, [r2, #0]
 8047300:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 8047304:	005b      	lsls	r3, r3, #1
 8047306:	b25b      	sxtb	r3, r3
 8047308:	ea43 13d0 	orr.w	r3, r3, r0, lsr #7
 804730c:	4291      	cmp	r1, r2
 804730e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8047312:	d1f4      	bne.n	80472fe <AES_CMAC_Final+0x2a>
 8047314:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8047318:	005b      	lsls	r3, r3, #1
                   K[15] ^= 0x87;
 804731a:	f083 0387 	eor.w	r3, r3, #135	; 0x87
            } else
                    LSHIFT(K, K);
 804731e:	f88d 300f 	strb.w	r3, [sp, #15]


            if (ctx->M_n == 16) {
 8047322:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 8047326:	2b10      	cmp	r3, #16
 8047328:	d137      	bne.n	804739a <AES_CMAC_Final+0xc6>
 804732a:	f204 1201 	addw	r2, r4, #257	; 0x101
                    /* last block was a complete block */
                    XOR(K, ctx->M_last);
 804732e:	2300      	movs	r3, #0
 8047330:	7811      	ldrb	r1, [r2, #0]
 8047332:	f81d 0003 	ldrb.w	r0, [sp, r3]
 8047336:	3301      	adds	r3, #1
 8047338:	4041      	eors	r1, r0
 804733a:	2b10      	cmp	r3, #16
 804733c:	f802 1b01 	strb.w	r1, [r2], #1
 8047340:	d1f6      	bne.n	8047330 <AES_CMAC_Final+0x5c>
 8047342:	f104 03f1 	add.w	r3, r4, #241	; 0xf1
 8047346:	f204 1001 	addw	r0, r4, #257	; 0x101
 804734a:	4619      	mov	r1, r3
   
                  XOR(K, ctx->M_last);


           }
           XOR(ctx->M_last, ctx->X);
 804734c:	781a      	ldrb	r2, [r3, #0]
 804734e:	7c1e      	ldrb	r6, [r3, #16]
 8047350:	4072      	eors	r2, r6
 8047352:	f803 2b01 	strb.w	r2, [r3], #1
 8047356:	4298      	cmp	r0, r3
 8047358:	d1f8      	bne.n	804734c <AES_CMAC_Final+0x78>

           //rijndael_encrypt(&ctx->rijndael, ctx->X, digest);

       memcpy1(in, &ctx->X[0], 16); //Bestela ez du ondo iten
 804735a:	2210      	movs	r2, #16
 804735c:	eb0d 0002 	add.w	r0, sp, r2
 8047360:	f003 fc4d 	bl	804abfe <memcpy1>
       aes_encrypt(in, digest, &ctx->rijndael);
 8047364:	4622      	mov	r2, r4
 8047366:	4629      	mov	r1, r5
 8047368:	a804      	add	r0, sp, #16
 804736a:	f7ff fdcb 	bl	8046f04 <aes_encrypt>
           memset1(K, 0, sizeof K);
 804736e:	2210      	movs	r2, #16
 8047370:	2100      	movs	r1, #0
 8047372:	4668      	mov	r0, sp
 8047374:	f003 fc57 	bl	804ac26 <memset1>

}
 8047378:	b008      	add	sp, #32
 804737a:	bd70      	pop	{r4, r5, r6, pc}
                    LSHIFT(K, K);
 804737c:	7813      	ldrb	r3, [r2, #0]
 804737e:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 8047382:	005b      	lsls	r3, r3, #1
 8047384:	b25b      	sxtb	r3, r3
 8047386:	ea43 13d0 	orr.w	r3, r3, r0, lsr #7
 804738a:	428a      	cmp	r2, r1
 804738c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8047390:	d1f4      	bne.n	804737c <AES_CMAC_Final+0xa8>
 8047392:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8047396:	005b      	lsls	r3, r3, #1
 8047398:	e7c1      	b.n	804731e <AES_CMAC_Final+0x4a>
                  if (K[0] & 0x80) {
 804739a:	f99d 2000 	ldrsb.w	r2, [sp]
 804739e:	2a00      	cmp	r2, #0
 80473a0:	4668      	mov	r0, sp
 80473a2:	da28      	bge.n	80473f6 <AES_CMAC_Final+0x122>
                          LSHIFT(K, K);
 80473a4:	7802      	ldrb	r2, [r0, #0]
 80473a6:	f810 6f01 	ldrb.w	r6, [r0, #1]!
 80473aa:	0052      	lsls	r2, r2, #1
 80473ac:	b252      	sxtb	r2, r2
 80473ae:	ea42 12d6 	orr.w	r2, r2, r6, lsr #7
 80473b2:	4281      	cmp	r1, r0
 80473b4:	f800 2c01 	strb.w	r2, [r0, #-1]
 80473b8:	d1f4      	bne.n	80473a4 <AES_CMAC_Final+0xd0>
 80473ba:	f89d 200f 	ldrb.w	r2, [sp, #15]
 80473be:	0052      	lsls	r2, r2, #1
                          K[15] ^= 0x87;
 80473c0:	f082 0287 	eor.w	r2, r2, #135	; 0x87
                           LSHIFT(K, K);
 80473c4:	f88d 200f 	strb.w	r2, [sp, #15]
                   ctx->M_last[ctx->M_n] = 0x80;
 80473c8:	18e2      	adds	r2, r4, r3
 80473ca:	2180      	movs	r1, #128	; 0x80
 80473cc:	f882 1101 	strb.w	r1, [r2, #257]	; 0x101
 80473d0:	2200      	movs	r2, #0
                   while (++ctx->M_n < 16)
 80473d2:	3301      	adds	r3, #1
 80473d4:	2b0f      	cmp	r3, #15
 80473d6:	d91d      	bls.n	8047414 <AES_CMAC_Final+0x140>
 80473d8:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 80473dc:	f204 1201 	addw	r2, r4, #257	; 0x101
                  XOR(K, ctx->M_last);
 80473e0:	2300      	movs	r3, #0
 80473e2:	7811      	ldrb	r1, [r2, #0]
 80473e4:	f81d 0003 	ldrb.w	r0, [sp, r3]
 80473e8:	3301      	adds	r3, #1
 80473ea:	4041      	eors	r1, r0
 80473ec:	2b10      	cmp	r3, #16
 80473ee:	f802 1b01 	strb.w	r1, [r2], #1
 80473f2:	d1f6      	bne.n	80473e2 <AES_CMAC_Final+0x10e>
 80473f4:	e7a5      	b.n	8047342 <AES_CMAC_Final+0x6e>
                           LSHIFT(K, K);
 80473f6:	7802      	ldrb	r2, [r0, #0]
 80473f8:	f810 6f01 	ldrb.w	r6, [r0, #1]!
 80473fc:	0052      	lsls	r2, r2, #1
 80473fe:	b252      	sxtb	r2, r2
 8047400:	ea42 12d6 	orr.w	r2, r2, r6, lsr #7
 8047404:	4281      	cmp	r1, r0
 8047406:	f800 2c01 	strb.w	r2, [r0, #-1]
 804740a:	d1f4      	bne.n	80473f6 <AES_CMAC_Final+0x122>
 804740c:	f89d 200f 	ldrb.w	r2, [sp, #15]
 8047410:	0052      	lsls	r2, r2, #1
 8047412:	e7d7      	b.n	80473c4 <AES_CMAC_Final+0xf0>
                         ctx->M_last[ctx->M_n] = 0;
 8047414:	18e1      	adds	r1, r4, r3
 8047416:	f881 2101 	strb.w	r2, [r1, #257]	; 0x101
 804741a:	e7da      	b.n	80473d2 <AES_CMAC_Final+0xfe>

0804741c <GetKeyByID>:
 * \param[IN]  keyID          - Key identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
SecureElementStatus_t GetKeyByID( KeyIdentifier_t keyID, Key_t** keyItem )
{
 804741c:	b530      	push	{r4, r5, lr}
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
    {
        if( SeNvmCtx.KeyList[i].KeyID == keyID )
 804741e:	4a0a      	ldr	r2, [pc, #40]	; (8047448 <GetKeyByID+0x2c>)
{
 8047420:	2300      	movs	r3, #0
        if( SeNvmCtx.KeyList[i].KeyID == keyID )
 8047422:	eb03 1403 	add.w	r4, r3, r3, lsl #4
 8047426:	1915      	adds	r5, r2, r4
 8047428:	f895 522c 	ldrb.w	r5, [r5, #556]	; 0x22c
 804742c:	4285      	cmp	r5, r0
 804742e:	d105      	bne.n	804743c <GetKeyByID+0x20>
        {
            *keyItem = &( SeNvmCtx.KeyList[i] );
 8047430:	f504 740b 	add.w	r4, r4, #556	; 0x22c
 8047434:	4422      	add	r2, r4
 8047436:	600a      	str	r2, [r1, #0]
            return SECURE_ELEMENT_SUCCESS;
 8047438:	2000      	movs	r0, #0
        }
    }
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
}
 804743a:	bd30      	pop	{r4, r5, pc}
 804743c:	3301      	adds	r3, #1
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 804743e:	2b18      	cmp	r3, #24
 8047440:	d1ef      	bne.n	8047422 <GetKeyByID+0x6>
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8047442:	2003      	movs	r0, #3
 8047444:	e7f9      	b.n	804743a <GetKeyByID+0x1e>
 8047446:	bf00      	nop
 8047448:	200084c8 	.word	0x200084c8

0804744c <ComputeCmac.part.0>:
 * \param[IN]  size           - Data buffer size
 * \param[IN]  keyID          - Key identifier to determine the AES key to be used
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID, uint32_t* cmac )
 804744c:	b5f0      	push	{r4, r5, r6, r7, lr}
 804744e:	461c      	mov	r4, r3
 8047450:	b087      	sub	sp, #28
 8047452:	4605      	mov	r5, r0
        return SECURE_ELEMENT_ERROR_NPE;
    }

    uint8_t Cmac[16];

    AES_CMAC_Init( SeNvmCtx.AesCmacCtx );
 8047454:	4812      	ldr	r0, [pc, #72]	; (80474a0 <ComputeCmac.part.0+0x54>)
static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID, uint32_t* cmac )
 8047456:	460e      	mov	r6, r1
 8047458:	4617      	mov	r7, r2
    AES_CMAC_Init( SeNvmCtx.AesCmacCtx );
 804745a:	f7ff fec9 	bl	80471f0 <AES_CMAC_Init>

    Key_t* keyItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &keyItem );
 804745e:	4620      	mov	r0, r4
 8047460:	a901      	add	r1, sp, #4
 8047462:	f7ff ffdb 	bl	804741c <GetKeyByID>

    if( retval == SECURE_ELEMENT_SUCCESS )
 8047466:	4604      	mov	r4, r0
 8047468:	b9b0      	cbnz	r0, 8047498 <ComputeCmac.part.0+0x4c>
    {
        AES_CMAC_SetKey( SeNvmCtx.AesCmacCtx, keyItem->KeyValue );
 804746a:	9901      	ldr	r1, [sp, #4]
 804746c:	480c      	ldr	r0, [pc, #48]	; (80474a0 <ComputeCmac.part.0+0x54>)
 804746e:	3101      	adds	r1, #1
 8047470:	f7ff fece 	bl	8047210 <AES_CMAC_SetKey>

        if( micBxBuffer != NULL )
 8047474:	b125      	cbz	r5, 8047480 <ComputeCmac.part.0+0x34>
        {
            AES_CMAC_Update( SeNvmCtx.AesCmacCtx, micBxBuffer, 16 );
 8047476:	2210      	movs	r2, #16
 8047478:	4629      	mov	r1, r5
 804747a:	4809      	ldr	r0, [pc, #36]	; (80474a0 <ComputeCmac.part.0+0x54>)
 804747c:	f7ff fece 	bl	804721c <AES_CMAC_Update>
        }

        AES_CMAC_Update( SeNvmCtx.AesCmacCtx, buffer, size );
 8047480:	463a      	mov	r2, r7
 8047482:	4631      	mov	r1, r6
 8047484:	4806      	ldr	r0, [pc, #24]	; (80474a0 <ComputeCmac.part.0+0x54>)
 8047486:	f7ff fec9 	bl	804721c <AES_CMAC_Update>

        AES_CMAC_Final( Cmac, SeNvmCtx.AesCmacCtx );
 804748a:	4905      	ldr	r1, [pc, #20]	; (80474a0 <ComputeCmac.part.0+0x54>)
 804748c:	a802      	add	r0, sp, #8
 804748e:	f7ff ff21 	bl	80472d4 <AES_CMAC_Final>

        // Bring into the required format
        *cmac = ( uint32_t )( ( uint32_t ) Cmac[3] << 24 | ( uint32_t ) Cmac[2] << 16 | ( uint32_t ) Cmac[1] << 8 | ( uint32_t ) Cmac[0] );
 8047492:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8047494:	9a02      	ldr	r2, [sp, #8]
 8047496:	601a      	str	r2, [r3, #0]
    }

    return retval;
}
 8047498:	4620      	mov	r0, r4
 804749a:	b007      	add	sp, #28
 804749c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 804749e:	bf00      	nop
 80474a0:	200085dc 	.word	0x200085dc

080474a4 <SecureElementComputeAesCmac>:

    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
}

SecureElementStatus_t SecureElementComputeAesCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID, uint32_t* cmac )
{
 80474a4:	b430      	push	{r4, r5}
    if( keyID >= LORAMAC_CRYPTO_MULTICAST_KEYS )
 80474a6:	2b7e      	cmp	r3, #126	; 0x7e
{
 80474a8:	9c02      	ldr	r4, [sp, #8]
    if( keyID >= LORAMAC_CRYPTO_MULTICAST_KEYS )
 80474aa:	d804      	bhi.n	80474b6 <SecureElementComputeAesCmac+0x12>
    if( ( buffer == NULL ) || ( cmac == NULL ) )
 80474ac:	b131      	cbz	r1, 80474bc <SecureElementComputeAesCmac+0x18>
 80474ae:	b12c      	cbz	r4, 80474bc <SecureElementComputeAesCmac+0x18>
        //Never accept multicast key identifier for cmac computation
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
    }

    return ComputeCmac( micBxBuffer, buffer, size, keyID, cmac );
}
 80474b0:	bc30      	pop	{r4, r5}
 80474b2:	f7ff bfcb 	b.w	804744c <ComputeCmac.part.0>
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 80474b6:	2003      	movs	r0, #3
}
 80474b8:	bc30      	pop	{r4, r5}
 80474ba:	4770      	bx	lr
        return SECURE_ELEMENT_ERROR_NPE;
 80474bc:	2002      	movs	r0, #2
 80474be:	e7fb      	b.n	80474b8 <SecureElementComputeAesCmac+0x14>

080474c0 <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac( uint8_t* buffer, uint16_t size, uint32_t expectedCmac, KeyIdentifier_t keyID )
{
 80474c0:	b530      	push	{r4, r5, lr}
 80474c2:	460d      	mov	r5, r1
 80474c4:	b085      	sub	sp, #20
 80474c6:	4614      	mov	r4, r2
    if( buffer == NULL )
 80474c8:	4601      	mov	r1, r0
 80474ca:	b170      	cbz	r0, 80474ea <SecureElementVerifyAesCmac+0x2a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
    uint32_t compCmac = 0;
 80474cc:	aa04      	add	r2, sp, #16
 80474ce:	2000      	movs	r0, #0
 80474d0:	f842 0d04 	str.w	r0, [r2, #-4]!
 80474d4:	9200      	str	r2, [sp, #0]
 80474d6:	462a      	mov	r2, r5
 80474d8:	f7ff ffb8 	bl	804744c <ComputeCmac.part.0>
    retval = ComputeCmac( NULL, buffer, size, keyID, &compCmac );
    if( retval != SECURE_ELEMENT_SUCCESS )
 80474dc:	b918      	cbnz	r0, 80474e6 <SecureElementVerifyAesCmac+0x26>
        return SECURE_ELEMENT_ERROR_NPE;
 80474de:	9803      	ldr	r0, [sp, #12]
 80474e0:	1b00      	subs	r0, r0, r4
 80474e2:	bf18      	it	ne
 80474e4:	2001      	movne	r0, #1
    {
        retval = SECURE_ELEMENT_FAIL_CMAC;
    }

    return retval;
}
 80474e6:	b005      	add	sp, #20
 80474e8:	bd30      	pop	{r4, r5, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 80474ea:	2002      	movs	r0, #2
 80474ec:	e7fb      	b.n	80474e6 <SecureElementVerifyAesCmac+0x26>
	...

080474f0 <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt( uint8_t* buffer, uint16_t size, KeyIdentifier_t keyID, uint8_t* encBuffer )
{
 80474f0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80474f4:	460e      	mov	r6, r1
 80474f6:	4614      	mov	r4, r2
 80474f8:	4698      	mov	r8, r3
    if( buffer == NULL || encBuffer == NULL )
 80474fa:	4607      	mov	r7, r0
 80474fc:	b330      	cbz	r0, 804754c <SecureElementAesEncrypt+0x5c>
 80474fe:	b32b      	cbz	r3, 804754c <SecureElementAesEncrypt+0x5c>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }

    // Check if the size is divisible by 16,
    if( ( size % 16 ) != 0 )
 8047500:	f011 010f 	ands.w	r1, r1, #15
 8047504:	d124      	bne.n	8047550 <SecureElementAesEncrypt+0x60>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
    }

    memset1( SeNvmCtx.AesContext.ksch, '\0', 240 );
 8047506:	22f0      	movs	r2, #240	; 0xf0
 8047508:	4812      	ldr	r0, [pc, #72]	; (8047554 <SecureElementAesEncrypt+0x64>)
 804750a:	f003 fb8c 	bl	804ac26 <memset1>

    Key_t* pItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &pItem );
 804750e:	a901      	add	r1, sp, #4
 8047510:	4620      	mov	r0, r4
 8047512:	f7ff ff83 	bl	804741c <GetKeyByID>

    if( retval == SECURE_ELEMENT_SUCCESS )
 8047516:	4605      	mov	r5, r0
 8047518:	b958      	cbnz	r0, 8047532 <SecureElementAesEncrypt+0x42>
    {
        aes_set_key( pItem->KeyValue, 16, &SeNvmCtx.AesContext );
 804751a:	9801      	ldr	r0, [sp, #4]
 804751c:	4a0d      	ldr	r2, [pc, #52]	; (8047554 <SecureElementAesEncrypt+0x64>)

        uint8_t block = 0;

        while( size != 0 )
        {
            aes_encrypt( &buffer[block], &encBuffer[block], &SeNvmCtx.AesContext );
 804751e:	f8df 9034 	ldr.w	r9, [pc, #52]	; 8047554 <SecureElementAesEncrypt+0x64>
        aes_set_key( pItem->KeyValue, 16, &SeNvmCtx.AesContext );
 8047522:	2110      	movs	r1, #16
 8047524:	3001      	adds	r0, #1
 8047526:	f7ff fc71 	bl	8046e0c <aes_set_key>
 804752a:	4634      	mov	r4, r6
 804752c:	1b30      	subs	r0, r6, r4
 804752e:	b2c0      	uxtb	r0, r0
        while( size != 0 )
 8047530:	b91c      	cbnz	r4, 804753a <SecureElementAesEncrypt+0x4a>
            block = block + 16;
            size = size - 16;
        }
    }
    return retval;
}
 8047532:	4628      	mov	r0, r5
 8047534:	b003      	add	sp, #12
 8047536:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
            aes_encrypt( &buffer[block], &encBuffer[block], &SeNvmCtx.AesContext );
 804753a:	eb08 0100 	add.w	r1, r8, r0
 804753e:	464a      	mov	r2, r9
 8047540:	4438      	add	r0, r7
            size = size - 16;
 8047542:	3c10      	subs	r4, #16
            aes_encrypt( &buffer[block], &encBuffer[block], &SeNvmCtx.AesContext );
 8047544:	f7ff fcde 	bl	8046f04 <aes_encrypt>
            size = size - 16;
 8047548:	b2a4      	uxth	r4, r4
 804754a:	e7ef      	b.n	804752c <SecureElementAesEncrypt+0x3c>
        return SECURE_ELEMENT_ERROR_NPE;
 804754c:	2502      	movs	r5, #2
 804754e:	e7f0      	b.n	8047532 <SecureElementAesEncrypt+0x42>
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 8047550:	2505      	movs	r5, #5
 8047552:	e7ee      	b.n	8047532 <SecureElementAesEncrypt+0x42>
 8047554:	200084e8 	.word	0x200084e8

08047558 <SecureElementSetKey.part.2>:
SecureElementStatus_t SecureElementSetKey( KeyIdentifier_t keyID, uint8_t* key )
 8047558:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 804755a:	460e      	mov	r6, r1
        if( SeNvmCtx.KeyList[i].KeyID == keyID )
 804755c:	491f      	ldr	r1, [pc, #124]	; (80475dc <SecureElementSetKey.part.2+0x84>)
SecureElementStatus_t SecureElementSetKey( KeyIdentifier_t keyID, uint8_t* key )
 804755e:	2300      	movs	r3, #0
 8047560:	460d      	mov	r5, r1
        if( SeNvmCtx.KeyList[i].KeyID == keyID )
 8047562:	011c      	lsls	r4, r3, #4
 8047564:	18e2      	adds	r2, r4, r3
 8047566:	440a      	add	r2, r1
 8047568:	f892 222c 	ldrb.w	r2, [r2, #556]	; 0x22c
 804756c:	4282      	cmp	r2, r0
 804756e:	d12f      	bne.n	80475d0 <SecureElementSetKey.part.2+0x78>
            if( ( keyID == MC_KEY_0 ) || ( keyID == MC_KEY_1 ) || ( keyID == MC_KEY_2 ) || ( keyID == MC_KEY_3 ) )
 8047570:	f080 0080 	eor.w	r0, r0, #128	; 0x80
 8047574:	2809      	cmp	r0, #9
 8047576:	bf9e      	ittt	ls
 8047578:	f240 2149 	movwls	r1, #585	; 0x249
 804757c:	40c1      	lsrls	r1, r0
 804757e:	43c9      	mvnls	r1, r1
 8047580:	441c      	add	r4, r3
 8047582:	f204 242d 	addw	r4, r4, #557	; 0x22d
 8047586:	bf94      	ite	ls
 8047588:	f001 0101 	andls.w	r1, r1, #1
 804758c:	2101      	movhi	r1, #1
 804758e:	442c      	add	r4, r5
                uint8_t decryptedKey[16] = { 0 };
 8047590:	2210      	movs	r2, #16
            if( ( keyID == MC_KEY_0 ) || ( keyID == MC_KEY_1 ) || ( keyID == MC_KEY_2 ) || ( keyID == MC_KEY_3 ) )
 8047592:	b9a1      	cbnz	r1, 80475be <SecureElementSetKey.part.2+0x66>
                uint8_t decryptedKey[16] = { 0 };
 8047594:	4668      	mov	r0, sp
 8047596:	f005 fa4f 	bl	804ca38 <memset>
                retval = SecureElementAesEncrypt( key, 16, MC_KE_KEY, decryptedKey );
 804759a:	466b      	mov	r3, sp
 804759c:	227f      	movs	r2, #127	; 0x7f
 804759e:	2110      	movs	r1, #16
 80475a0:	4630      	mov	r0, r6
 80475a2:	f7ff ffa5 	bl	80474f0 <SecureElementAesEncrypt>
                memcpy1( SeNvmCtx.KeyList[i].KeyValue, decryptedKey, KEY_SIZE );
 80475a6:	2210      	movs	r2, #16
                retval = SecureElementAesEncrypt( key, 16, MC_KE_KEY, decryptedKey );
 80475a8:	4606      	mov	r6, r0
                memcpy1( SeNvmCtx.KeyList[i].KeyValue, decryptedKey, KEY_SIZE );
 80475aa:	4669      	mov	r1, sp
 80475ac:	4620      	mov	r0, r4
 80475ae:	f003 fb26 	bl	804abfe <memcpy1>
                SeNvmCtxChanged( );
 80475b2:	f8d5 33c4 	ldr.w	r3, [r5, #964]	; 0x3c4
 80475b6:	4798      	blx	r3
}
 80475b8:	4630      	mov	r0, r6
 80475ba:	b004      	add	sp, #16
 80475bc:	bd70      	pop	{r4, r5, r6, pc}
                memcpy1( SeNvmCtx.KeyList[i].KeyValue, key, KEY_SIZE );
 80475be:	4631      	mov	r1, r6
 80475c0:	4620      	mov	r0, r4
 80475c2:	f003 fb1c 	bl	804abfe <memcpy1>
                SeNvmCtxChanged( );
 80475c6:	f8d5 33c4 	ldr.w	r3, [r5, #964]	; 0x3c4
 80475ca:	4798      	blx	r3
                return SECURE_ELEMENT_SUCCESS;
 80475cc:	2600      	movs	r6, #0
 80475ce:	e7f3      	b.n	80475b8 <SecureElementSetKey.part.2+0x60>
 80475d0:	3301      	adds	r3, #1
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 80475d2:	2b18      	cmp	r3, #24
 80475d4:	d1c5      	bne.n	8047562 <SecureElementSetKey.part.2+0xa>
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 80475d6:	2603      	movs	r6, #3
 80475d8:	e7ee      	b.n	80475b8 <SecureElementSetKey.part.2+0x60>
 80475da:	bf00      	nop
 80475dc:	200084c8 	.word	0x200084c8

080475e0 <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey( Version_t version, uint8_t* input, KeyIdentifier_t rootKeyID, KeyIdentifier_t targetKeyID )
{
 80475e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80475e2:	4607      	mov	r7, r0
 80475e4:	b085      	sub	sp, #20
 80475e6:	4614      	mov	r4, r2
 80475e8:	461d      	mov	r5, r3
    if( input == NULL )
 80475ea:	460e      	mov	r6, r1
 80475ec:	b1d9      	cbz	r1, 8047626 <SecureElementDeriveAndStoreKey+0x46>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
    uint8_t key[16] = { 0 };
 80475ee:	2210      	movs	r2, #16
 80475f0:	2100      	movs	r1, #0
 80475f2:	4668      	mov	r0, sp
 80475f4:	f005 fa20 	bl	804ca38 <memset>

    // In case of MC_KE_KEY, prevent other keys than NwkKey or AppKey for LoRaWAN 1.1 or later
    if( targetKeyID == MC_KE_KEY )
 80475f8:	2d7f      	cmp	r5, #127	; 0x7f
 80475fa:	d107      	bne.n	804760c <SecureElementDeriveAndStoreKey+0x2c>
    {
        if( ( ( rootKeyID == APP_KEY ) && ( version.Fields.Minor == 0 ) ) || ( rootKeyID == NWK_KEY ) )
 80475fc:	b924      	cbnz	r4, 8047608 <SecureElementDeriveAndStoreKey+0x28>
 80475fe:	f417 0f7f 	tst.w	r7, #16711680	; 0xff0000
 8047602:	d103      	bne.n	804760c <SecureElementDeriveAndStoreKey+0x2c>
        {
            return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8047604:	2003      	movs	r0, #3
 8047606:	e00c      	b.n	8047622 <SecureElementDeriveAndStoreKey+0x42>
        if( ( ( rootKeyID == APP_KEY ) && ( version.Fields.Minor == 0 ) ) || ( rootKeyID == NWK_KEY ) )
 8047608:	2c02      	cmp	r4, #2
 804760a:	d0fb      	beq.n	8047604 <SecureElementDeriveAndStoreKey+0x24>
        }
    }

    // Derive key
    retval = SecureElementAesEncrypt( input, 16, rootKeyID, key );
 804760c:	466b      	mov	r3, sp
 804760e:	4622      	mov	r2, r4
 8047610:	2110      	movs	r1, #16
 8047612:	4630      	mov	r0, r6
 8047614:	f7ff ff6c 	bl	80474f0 <SecureElementAesEncrypt>
    if( retval != SECURE_ELEMENT_SUCCESS )
 8047618:	b918      	cbnz	r0, 8047622 <SecureElementDeriveAndStoreKey+0x42>
 804761a:	4669      	mov	r1, sp
 804761c:	4628      	mov	r0, r5
 804761e:	f7ff ff9b 	bl	8047558 <SecureElementSetKey.part.2>
    {
        return retval;
    }

    return SECURE_ELEMENT_SUCCESS;
}
 8047622:	b005      	add	sp, #20
 8047624:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 8047626:	2002      	movs	r0, #2
 8047628:	e7fb      	b.n	8047622 <SecureElementDeriveAndStoreKey+0x42>
	...

0804762c <SecureElementRandomNumber>:

SecureElementStatus_t SecureElementRandomNumber( uint32_t* randomNum )
{
 804762c:	b510      	push	{r4, lr}
    if( randomNum == NULL )
 804762e:	4604      	mov	r4, r0
 8047630:	b128      	cbz	r0, 804763e <SecureElementRandomNumber+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }
    *randomNum = Radio.Random( );
 8047632:	4b04      	ldr	r3, [pc, #16]	; (8047644 <SecureElementRandomNumber+0x18>)
 8047634:	69db      	ldr	r3, [r3, #28]
 8047636:	4798      	blx	r3
 8047638:	6020      	str	r0, [r4, #0]
    return SECURE_ELEMENT_SUCCESS;
 804763a:	2000      	movs	r0, #0
}
 804763c:	bd10      	pop	{r4, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 804763e:	2002      	movs	r0, #2
 8047640:	e7fc      	b.n	804763c <SecureElementRandomNumber+0x10>
 8047642:	bf00      	nop
 8047644:	0804e218 	.word	0x0804e218

08047648 <SecureElementGetJoinEui>:
}

uint8_t* SecureElementGetJoinEui( void )
{
    return SeNvmCtx.JoinEui;
}
 8047648:	4800      	ldr	r0, [pc, #0]	; (804764c <SecureElementGetJoinEui+0x4>)
 804764a:	4770      	bx	lr
 804764c:	200084d8 	.word	0x200084d8

08047650 <UpdateRxSlotIdleState>:
#endif
}

static void UpdateRxSlotIdleState( void )
{
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 8047650:	4b05      	ldr	r3, [pc, #20]	; (8047668 <UpdateRxSlotIdleState+0x18>)
 8047652:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 8047656:	f892 20f0 	ldrb.w	r2, [r2, #240]	; 0xf0
 804765a:	2a02      	cmp	r2, #2
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 804765c:	bf18      	it	ne
 804765e:	2206      	movne	r2, #6
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 8047660:	f883 2484 	strb.w	r2, [r3, #1156]	; 0x484
    }
}
 8047664:	4770      	bx	lr
 8047666:	bf00      	nop
 8047668:	20008890 	.word	0x20008890

0804766c <StopRetransmission>:
    return false;
}

static bool StopRetransmission( void )
{
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 804766c:	4b10      	ldr	r3, [pc, #64]	; (80476b0 <StopRetransmission+0x44>)
 804766e:	f893 2485 	ldrb.w	r2, [r3, #1157]	; 0x485
 8047672:	0792      	lsls	r2, r2, #30
 8047674:	d503      	bpl.n	804767e <StopRetransmission+0x12>
 8047676:	f893 2431 	ldrb.w	r2, [r3, #1073]	; 0x431
 804767a:	2a01      	cmp	r2, #1
 804767c:	d909      	bls.n	8047692 <StopRetransmission+0x26>
        ( ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_1 ) &&
          ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_2 ) ) )
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( MacCtx.NvmCtx->AdrCtrlOn == true )
 804767e:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 8047682:	f892 10f2 	ldrb.w	r1, [r2, #242]	; 0xf2
 8047686:	b121      	cbz	r1, 8047692 <StopRetransmission+0x26>
        {
            MacCtx.NvmCtx->AdrAckCounter++;
 8047688:	f8d2 10f4 	ldr.w	r1, [r2, #244]	; 0xf4
 804768c:	3101      	adds	r1, #1
 804768e:	f8c2 10f4 	str.w	r1, [r2, #244]	; 0xf4
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 8047692:	2200      	movs	r2, #0
 8047694:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    MacCtx.NodeAckRequested = false;
 8047698:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
    MacCtx.AckTimeoutRetry = false;
 804769c:	f883 2417 	strb.w	r2, [r3, #1047]	; 0x417
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 80476a0:	f8d3 2344 	ldr.w	r2, [r3, #836]	; 0x344
 80476a4:	f022 0202 	bic.w	r2, r2, #2
 80476a8:	f8c3 2344 	str.w	r2, [r3, #836]	; 0x344

    return true;
}
 80476ac:	2001      	movs	r0, #1
 80476ae:	4770      	bx	lr
 80476b0:	20008890 	.word	0x20008890

080476b4 <GetMaxAppPayloadWithoutFOptsLength>:
{
 80476b4:	b507      	push	{r0, r1, r2, lr}
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 80476b6:	4b0d      	ldr	r3, [pc, #52]	; (80476ec <GetMaxAppPayloadWithoutFOptsLength+0x38>)
    getPhy.Datarate = datarate;
 80476b8:	f88d 0001 	strb.w	r0, [sp, #1]
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 80476bc:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 80476c0:	f893 212c 	ldrb.w	r2, [r3, #300]	; 0x12c
 80476c4:	f88d 2002 	strb.w	r2, [sp, #2]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 80476c8:	220d      	movs	r2, #13
 80476ca:	f88d 2000 	strb.w	r2, [sp]
    if( MacCtx.NvmCtx->RepeaterSupport == true )
 80476ce:	f893 213f 	ldrb.w	r2, [r3, #319]	; 0x13f
 80476d2:	b112      	cbz	r2, 80476da <GetMaxAppPayloadWithoutFOptsLength+0x26>
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 80476d4:	220e      	movs	r2, #14
 80476d6:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80476da:	4669      	mov	r1, sp
 80476dc:	7818      	ldrb	r0, [r3, #0]
 80476de:	f002 f850 	bl	8049782 <RegionGetPhyParam>
}
 80476e2:	b2c0      	uxtb	r0, r0
 80476e4:	b003      	add	sp, #12
 80476e6:	f85d fb04 	ldr.w	pc, [sp], #4
 80476ea:	bf00      	nop
 80476ec:	20008890 	.word	0x20008890

080476f0 <OnAckTimeoutTimerEvent>:
{
 80476f0:	b510      	push	{r4, lr}
    TimerStop( &MacCtx.AckTimeoutTimer );
 80476f2:	4c10      	ldr	r4, [pc, #64]	; (8047734 <OnAckTimeoutTimerEvent+0x44>)
 80476f4:	f504 707f 	add.w	r0, r4, #1020	; 0x3fc
 80476f8:	f003 f998 	bl	804aa2c <TimerStop>
    if( MacCtx.NodeAckRequested == true )
 80476fc:	f894 2418 	ldrb.w	r2, [r4, #1048]	; 0x418
 8047700:	4623      	mov	r3, r4
 8047702:	b112      	cbz	r2, 804770a <OnAckTimeoutTimerEvent+0x1a>
        MacCtx.AckTimeoutRetry = true;
 8047704:	2201      	movs	r2, #1
 8047706:	f884 2417 	strb.w	r2, [r4, #1047]	; 0x417
    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 804770a:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 804770e:	f892 20f0 	ldrb.w	r2, [r2, #240]	; 0xf0
 8047712:	2a02      	cmp	r2, #2
        MacCtx.MacFlags.Bits.MacDone = 1;
 8047714:	bf02      	ittt	eq
 8047716:	f893 2485 	ldrbeq.w	r2, [r3, #1157]	; 0x485
 804771a:	f042 0220 	orreq.w	r2, r2, #32
 804771e:	f883 2485 	strbeq.w	r2, [r3, #1157]	; 0x485
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8047722:	f8d3 334c 	ldr.w	r3, [r3, #844]	; 0x34c
 8047726:	b123      	cbz	r3, 8047732 <OnAckTimeoutTimerEvent+0x42>
 8047728:	68db      	ldr	r3, [r3, #12]
 804772a:	b113      	cbz	r3, 8047732 <OnAckTimeoutTimerEvent+0x42>
}
 804772c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        MacCtx.MacCallbacks->MacProcessNotify( );
 8047730:	4718      	bx	r3
}
 8047732:	bd10      	pop	{r4, pc}
 8047734:	20008890 	.word	0x20008890

08047738 <PrepareRxDoneAbort>:
{
 8047738:	b510      	push	{r4, lr}
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 804773a:	4c0d      	ldr	r4, [pc, #52]	; (8047770 <PrepareRxDoneAbort+0x38>)
	PRINTF("AbortRX\r\n");
 804773c:	480d      	ldr	r0, [pc, #52]	; (8047774 <PrepareRxDoneAbort+0x3c>)
 804773e:	f003 f9ff 	bl	804ab40 <TraceSend>
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 8047742:	f8d4 2344 	ldr.w	r2, [r4, #836]	; 0x344
 8047746:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 804774a:	f8c4 2344 	str.w	r2, [r4, #836]	; 0x344
    if( MacCtx.NodeAckRequested == true )
 804774e:	f894 2418 	ldrb.w	r2, [r4, #1048]	; 0x418
 8047752:	b112      	cbz	r2, 804775a <PrepareRxDoneAbort+0x22>
        OnAckTimeoutTimerEvent( NULL );
 8047754:	2000      	movs	r0, #0
 8047756:	f7ff ffcb 	bl	80476f0 <OnAckTimeoutTimerEvent>
    MacCtx.MacFlags.Bits.McpsInd = 1;
 804775a:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
    MacCtx.MacFlags.Bits.MacDone = 1;
 804775e:	f043 0322 	orr.w	r3, r3, #34	; 0x22
 8047762:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
}
 8047766:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    UpdateRxSlotIdleState( );
 804776a:	f7ff bf71 	b.w	8047650 <UpdateRxSlotIdleState>
 804776e:	bf00      	nop
 8047770:	20008890 	.word	0x20008890
 8047774:	0804e76a 	.word	0x0804e76a

08047778 <HandleRadioRxErrorTimeout>:
{
 8047778:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 804777c:	4c2a      	ldr	r4, [pc, #168]	; (8047828 <HandleRadioRxErrorTimeout+0xb0>)
 804777e:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8047782:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8047786:	2b02      	cmp	r3, #2
{
 8047788:	4607      	mov	r7, r0
 804778a:	460e      	mov	r6, r1
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 804778c:	d002      	beq.n	8047794 <HandleRadioRxErrorTimeout+0x1c>
        Radio.Sleep( );
 804778e:	4b27      	ldr	r3, [pc, #156]	; (804782c <HandleRadioRxErrorTimeout+0xb4>)
 8047790:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8047792:	4798      	blx	r3
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 8047794:	f001 f970 	bl	8048a78 <LoRaMacClassBIsBeaconExpected>
 8047798:	4605      	mov	r5, r0
 804779a:	b128      	cbz	r0, 80477a8 <HandleRadioRxErrorTimeout+0x30>
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 804779c:	2002      	movs	r0, #2
 804779e:	f001 f963 	bl	8048a68 <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 80477a2:	2000      	movs	r0, #0
 80477a4:	f001 f963 	bl	8048a6e <LoRaMacClassBBeaconTimerEvent>
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 80477a8:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 80477ac:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 80477b0:	2b01      	cmp	r3, #1
 80477b2:	d117      	bne.n	80477e4 <HandleRadioRxErrorTimeout+0x6c>
        if( LoRaMacClassBIsPingExpected( ) == true )
 80477b4:	f001 f962 	bl	8048a7c <LoRaMacClassBIsPingExpected>
 80477b8:	4680      	mov	r8, r0
 80477ba:	b130      	cbz	r0, 80477ca <HandleRadioRxErrorTimeout+0x52>
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 80477bc:	2000      	movs	r0, #0
 80477be:	f001 f954 	bl	8048a6a <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 80477c2:	2000      	movs	r0, #0
 80477c4:	f001 f954 	bl	8048a70 <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 80477c8:	4645      	mov	r5, r8
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 80477ca:	f001 f959 	bl	8048a80 <LoRaMacClassBIsMulticastExpected>
 80477ce:	b148      	cbz	r0, 80477e4 <HandleRadioRxErrorTimeout+0x6c>
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 80477d0:	2000      	movs	r0, #0
 80477d2:	f001 f94b 	bl	8048a6c <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 80477d6:	2000      	movs	r0, #0
 80477d8:	f001 f94b 	bl	8048a72 <LoRaMacClassBMulticastSlotTimerEvent>
}
 80477dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    UpdateRxSlotIdleState( );
 80477e0:	f7ff bf36 	b.w	8047650 <UpdateRxSlotIdleState>
    if( classBRx == false )
 80477e4:	2d00      	cmp	r5, #0
 80477e6:	d1f9      	bne.n	80477dc <HandleRadioRxErrorTimeout+0x64>
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 80477e8:	f894 2484 	ldrb.w	r2, [r4, #1156]	; 0x484
 80477ec:	f894 3418 	ldrb.w	r3, [r4, #1048]	; 0x418
 80477f0:	b932      	cbnz	r2, 8047800 <HandleRadioRxErrorTimeout+0x88>
            if( MacCtx.NodeAckRequested == true )
 80477f2:	b10b      	cbz	r3, 80477f8 <HandleRadioRxErrorTimeout+0x80>
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 80477f4:	f884 7441 	strb.w	r7, [r4, #1089]	; 0x441
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 80477f8:	4638      	mov	r0, r7
 80477fa:	f001 fa79 	bl	8048cf0 <LoRaMacConfirmQueueSetStatusCmn>
 80477fe:	e7ed      	b.n	80477dc <HandleRadioRxErrorTimeout+0x64>
            if( MacCtx.NodeAckRequested == true )
 8047800:	b10b      	cbz	r3, 8047806 <HandleRadioRxErrorTimeout+0x8e>
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 8047802:	f884 6441 	strb.w	r6, [r4, #1089]	; 0x441
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 8047806:	4630      	mov	r0, r6
 8047808:	f001 fa72 	bl	8048cf0 <LoRaMacConfirmQueueSetStatusCmn>
            if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 804780c:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8047810:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8047814:	2b02      	cmp	r3, #2
                MacCtx.MacFlags.Bits.MacDone = 1;
 8047816:	bf1e      	ittt	ne
 8047818:	f894 3485 	ldrbne.w	r3, [r4, #1157]	; 0x485
 804781c:	f043 0320 	orrne.w	r3, r3, #32
 8047820:	f884 3485 	strbne.w	r3, [r4, #1157]	; 0x485
 8047824:	e7da      	b.n	80477dc <HandleRadioRxErrorTimeout+0x64>
 8047826:	bf00      	nop
 8047828:	20008890 	.word	0x20008890
 804782c:	0804e218 	.word	0x0804e218

08047830 <OpenContinuousRxCWindow>:
{
 8047830:	b510      	push	{r4, lr}
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8047832:	4c0d      	ldr	r4, [pc, #52]	; (8047868 <OpenContinuousRxCWindow+0x38>)
 8047834:	2302      	movs	r3, #2
 8047836:	f884 33f7 	strb.w	r3, [r4, #1015]	; 0x3f7
    MacCtx.RxWindowCConfig.RxContinuous = true;
 804783a:	2301      	movs	r3, #1
 804783c:	f884 33f6 	strb.w	r3, [r4, #1014]	; 0x3f6
    if( RegionRxConfig( MacCtx.NvmCtx->Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 8047840:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8047844:	f204 4224 	addw	r2, r4, #1060	; 0x424
 8047848:	f504 7179 	add.w	r1, r4, #996	; 0x3e4
 804784c:	7818      	ldrb	r0, [r3, #0]
 804784e:	f001 ffc3 	bl	80497d8 <RegionRxConfig>
 8047852:	b138      	cbz	r0, 8047864 <OpenContinuousRxCWindow+0x34>
        Radio.Rx( 0 ); // Continuous mode
 8047854:	4b05      	ldr	r3, [pc, #20]	; (804786c <OpenContinuousRxCWindow+0x3c>)
 8047856:	2000      	movs	r0, #0
 8047858:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 804785a:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 804785c:	f894 33f7 	ldrb.w	r3, [r4, #1015]	; 0x3f7
 8047860:	f884 3484 	strb.w	r3, [r4, #1156]	; 0x484
}
 8047864:	bd10      	pop	{r4, pc}
 8047866:	bf00      	nop
 8047868:	20008890 	.word	0x20008890
 804786c:	0804e218 	.word	0x0804e218

08047870 <ProcessMacCommands.isra.1.constprop.7>:
static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
 8047870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8047874:	b091      	sub	sp, #68	; 0x44
    uint8_t status = 0;
 8047876:	2700      	movs	r7, #0
                if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 8047878:	4ec4      	ldr	r6, [pc, #784]	; (8047b8c <ProcessMacCommands.isra.1.constprop.7+0x31c>)
    uint8_t status = 0;
 804787a:	f88d 7015 	strb.w	r7, [sp, #21]
static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
 804787e:	4605      	mov	r5, r0
 8047880:	468a      	mov	sl, r1
 8047882:	4693      	mov	fp, r2
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 8047884:	f8ad 7018 	strh.w	r7, [sp, #24]
 8047888:	46b8      	mov	r8, r7
    while( macIndex < commandsSize )
 804788a:	45d0      	cmp	r8, sl
 804788c:	d302      	bcc.n	8047894 <ProcessMacCommands.isra.1.constprop.7+0x24>
}
 804788e:	b011      	add	sp, #68	; 0x44
 8047890:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        switch( payload[macIndex++] )
 8047894:	f815 3008 	ldrb.w	r3, [r5, r8]
 8047898:	f108 0401 	add.w	r4, r8, #1
 804789c:	3b02      	subs	r3, #2
 804789e:	b2e4      	uxtb	r4, r4
 80478a0:	2b11      	cmp	r3, #17
 80478a2:	d8f4      	bhi.n	804788e <ProcessMacCommands.isra.1.constprop.7+0x1e>
 80478a4:	a201      	add	r2, pc, #4	; (adr r2, 80478ac <ProcessMacCommands.isra.1.constprop.7+0x3c>)
 80478a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80478aa:	bf00      	nop
 80478ac:	080478f5 	.word	0x080478f5
 80478b0:	08047925 	.word	0x08047925
 80478b4:	080479eb 	.word	0x080479eb
 80478b8:	08047a17 	.word	0x08047a17
 80478bc:	08047ab5 	.word	0x08047ab5
 80478c0:	08047add 	.word	0x08047add
 80478c4:	08047b49 	.word	0x08047b49
 80478c8:	08047b91 	.word	0x08047b91
 80478cc:	08047c29 	.word	0x08047c29
 80478d0:	0804788f 	.word	0x0804788f
 80478d4:	0804788f 	.word	0x0804788f
 80478d8:	08047c81 	.word	0x08047c81
 80478dc:	0804788f 	.word	0x0804788f
 80478e0:	0804788f 	.word	0x0804788f
 80478e4:	08047d23 	.word	0x08047d23
 80478e8:	08047d35 	.word	0x08047d35
 80478ec:	08047d79 	.word	0x08047d79
 80478f0:	08047da3 	.word	0x08047da3
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 80478f4:	2003      	movs	r0, #3
 80478f6:	f001 fa13 	bl	8048d20 <LoRaMacConfirmQueueIsCmdActive>
 80478fa:	b188      	cbz	r0, 8047920 <ProcessMacCommands.isra.1.constprop.7+0xb0>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 80478fc:	2103      	movs	r1, #3
 80478fe:	2000      	movs	r0, #0
 8047900:	f001 f9c2 	bl	8048c88 <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 8047904:	5d2b      	ldrb	r3, [r5, r4]
 8047906:	f886 345c 	strb.w	r3, [r6, #1116]	; 0x45c
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 804790a:	f108 0403 	add.w	r4, r8, #3
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 804790e:	f108 0802 	add.w	r8, r8, #2
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 8047912:	fa5f f888 	uxtb.w	r8, r8
 8047916:	b2e4      	uxtb	r4, r4
 8047918:	f815 3008 	ldrb.w	r3, [r5, r8]
 804791c:	f886 345d 	strb.w	r3, [r6, #1117]	; 0x45d
                uint8_t eirpDwellTime = payload[macIndex++];
 8047920:	46a0      	mov	r8, r4
 8047922:	e7b2      	b.n	804788a <ProcessMacCommands.isra.1.constprop.7+0x1a>
                int8_t linkAdrDatarate = DR_0;
 8047924:	2300      	movs	r3, #0
 8047926:	f88d 3016 	strb.w	r3, [sp, #22]
                int8_t linkAdrTxPower = TX_POWER_0;
 804792a:	f88d 3017 	strb.w	r3, [sp, #23]
                uint8_t linkAdrNbRep = 0;
 804792e:	f88d 301c 	strb.w	r3, [sp, #28]
                uint8_t linkAdrNbBytesParsed = 0;
 8047932:	f88d 3020 	strb.w	r3, [sp, #32]
                if( adrBlockFound == false )
 8047936:	2f00      	cmp	r7, #0
 8047938:	d14e      	bne.n	80479d8 <ProcessMacCommands.isra.1.constprop.7+0x168>
                    linkAdrReq.Payload = &payload[macIndex - 1];
 804793a:	1e63      	subs	r3, r4, #1
 804793c:	442b      	add	r3, r5
 804793e:	930d      	str	r3, [sp, #52]	; 0x34
                    linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 8047940:	f10a 0301 	add.w	r3, sl, #1
 8047944:	1b1c      	subs	r4, r3, r4
                    linkAdrReq.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 8047946:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
                    linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 804794a:	f88d 4038 	strb.w	r4, [sp, #56]	; 0x38
                    linkAdrReq.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 804794e:	f893 20f2 	ldrb.w	r2, [r3, #242]	; 0xf2
 8047952:	f88d 203a 	strb.w	r2, [sp, #58]	; 0x3a
                    linkAdrReq.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8047956:	f893 212c 	ldrb.w	r2, [r3, #300]	; 0x12c
 804795a:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
                    linkAdrReq.CurrentDatarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 804795e:	f893 20f9 	ldrb.w	r2, [r3, #249]	; 0xf9
 8047962:	f88d 203b 	strb.w	r2, [sp, #59]	; 0x3b
                    linkAdrReq.CurrentTxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8047966:	f893 20f8 	ldrb.w	r2, [r3, #248]	; 0xf8
 804796a:	f88d 203c 	strb.w	r2, [sp, #60]	; 0x3c
                    linkAdrReq.CurrentNbRep = MacCtx.NvmCtx->MacParams.ChannelsNbTrans;
 804796e:	f893 2118 	ldrb.w	r2, [r3, #280]	; 0x118
 8047972:	f88d 203d 	strb.w	r2, [sp, #61]	; 0x3d
                    linkAdrReq.Version = MacCtx.NvmCtx->Version;
 8047976:	f8d3 21d0 	ldr.w	r2, [r3, #464]	; 0x1d0
                    status = RegionLinkAdrReq( MacCtx.NvmCtx->Region, &linkAdrReq, &linkAdrDatarate,
 804797a:	7818      	ldrb	r0, [r3, #0]
                    linkAdrReq.Version = MacCtx.NvmCtx->Version;
 804797c:	920c      	str	r2, [sp, #48]	; 0x30
                    status = RegionLinkAdrReq( MacCtx.NvmCtx->Region, &linkAdrReq, &linkAdrDatarate,
 804797e:	ab08      	add	r3, sp, #32
 8047980:	9301      	str	r3, [sp, #4]
 8047982:	ab07      	add	r3, sp, #28
 8047984:	9300      	str	r3, [sp, #0]
 8047986:	f10d 0216 	add.w	r2, sp, #22
 804798a:	f10d 0317 	add.w	r3, sp, #23
 804798e:	a90c      	add	r1, sp, #48	; 0x30
 8047990:	f001 ff3a 	bl	8049808 <RegionLinkAdrReq>
 8047994:	f88d 0015 	strb.w	r0, [sp, #21]
                    if( ( status & 0x07 ) == 0x07 )
 8047998:	f000 0007 	and.w	r0, r0, #7
 804799c:	2807      	cmp	r0, #7
 804799e:	d10d      	bne.n	80479bc <ProcessMacCommands.isra.1.constprop.7+0x14c>
                        MacCtx.NvmCtx->MacParams.ChannelsDatarate = linkAdrDatarate;
 80479a0:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
 80479a4:	f89d 2016 	ldrb.w	r2, [sp, #22]
 80479a8:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
                        MacCtx.NvmCtx->MacParams.ChannelsTxPower = linkAdrTxPower;
 80479ac:	f89d 2017 	ldrb.w	r2, [sp, #23]
 80479b0:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
                        MacCtx.NvmCtx->MacParams.ChannelsNbTrans = linkAdrNbRep;
 80479b4:	f89d 201c 	ldrb.w	r2, [sp, #28]
 80479b8:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
 80479bc:	2700      	movs	r7, #0
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 80479be:	f04f 0905 	mov.w	r9, #5
 80479c2:	b2fb      	uxtb	r3, r7
 80479c4:	f89d 4020 	ldrb.w	r4, [sp, #32]
 80479c8:	fbb4 f2f9 	udiv	r2, r4, r9
 80479cc:	4293      	cmp	r3, r2
 80479ce:	f107 0701 	add.w	r7, r7, #1
 80479d2:	d303      	bcc.n	80479dc <ProcessMacCommands.isra.1.constprop.7+0x16c>
                    macIndex += linkAdrNbBytesParsed - 1;
 80479d4:	4444      	add	r4, r8
 80479d6:	b2e4      	uxtb	r4, r4
 80479d8:	2701      	movs	r7, #1
 80479da:	e7a1      	b.n	8047920 <ProcessMacCommands.isra.1.constprop.7+0xb0>
                        LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 80479dc:	2201      	movs	r2, #1
 80479de:	f10d 0115 	add.w	r1, sp, #21
 80479e2:	2003      	movs	r0, #3
 80479e4:	f001 f866 	bl	8048ab4 <LoRaMacCommandsAddCmd>
 80479e8:	e7eb      	b.n	80479c2 <ProcessMacCommands.isra.1.constprop.7+0x152>
                MacCtx.NvmCtx->MaxDCycle = payload[macIndex++] & 0x0F;
 80479ea:	5d2b      	ldrb	r3, [r5, r4]
 80479ec:	f8d6 1488 	ldr.w	r1, [r6, #1160]	; 0x488
 80479f0:	f003 030f 	and.w	r3, r3, #15
                MacCtx.NvmCtx->AggregatedDCycle = 1 << MacCtx.NvmCtx->MaxDCycle;
 80479f4:	2201      	movs	r2, #1
                MacCtx.NvmCtx->MaxDCycle = payload[macIndex++] & 0x0F;
 80479f6:	f881 313c 	strb.w	r3, [r1, #316]	; 0x13c
 80479fa:	f108 0802 	add.w	r8, r8, #2
                MacCtx.NvmCtx->AggregatedDCycle = 1 << MacCtx.NvmCtx->MaxDCycle;
 80479fe:	fa02 f303 	lsl.w	r3, r2, r3
 8047a02:	f8a1 31c2 	strh.w	r3, [r1, #450]	; 0x1c2
                MacCtx.NvmCtx->MaxDCycle = payload[macIndex++] & 0x0F;
 8047a06:	fa5f f888 	uxtb.w	r8, r8
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 8047a0a:	2200      	movs	r2, #0
 8047a0c:	a906      	add	r1, sp, #24
 8047a0e:	2004      	movs	r0, #4
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 8047a10:	f001 f850 	bl	8048ab4 <LoRaMacCommandsAddCmd>
 8047a14:	e0b7      	b.n	8047b86 <ProcessMacCommands.isra.1.constprop.7+0x316>
                status = 0x07;
 8047a16:	2307      	movs	r3, #7
 8047a18:	f88d 3015 	strb.w	r3, [sp, #21]
                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 8047a1c:	5d2b      	ldrb	r3, [r5, r4]
 8047a1e:	f3c3 1202 	ubfx	r2, r3, #4, #3
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 8047a22:	f003 030f 	and.w	r3, r3, #15
                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 8047a26:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 8047a2a:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8047a2e:	f108 0204 	add.w	r2, r8, #4
                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 8047a32:	f108 0303 	add.w	r3, r8, #3
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8047a36:	b2db      	uxtb	r3, r3
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8047a38:	b2d2      	uxtb	r2, r2
 8047a3a:	f108 0405 	add.w	r4, r8, #5
                macIndex++;
 8047a3e:	f108 0802 	add.w	r8, r8, #2
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8047a42:	5ce9      	ldrb	r1, [r5, r3]
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8047a44:	5cab      	ldrb	r3, [r5, r2]
                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 8047a46:	fa5f f888 	uxtb.w	r8, r8
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8047a4a:	041b      	lsls	r3, r3, #16
                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 8047a4c:	f815 2008 	ldrb.w	r2, [r5, r8]
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8047a50:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8047a54:	4313      	orrs	r3, r2
                rxParamSetupReq.Frequency *= 100;
 8047a56:	2264      	movs	r2, #100	; 0x64
 8047a58:	4353      	muls	r3, r2
 8047a5a:	930d      	str	r3, [sp, #52]	; 0x34
                status = RegionRxParamSetupReq( MacCtx.NvmCtx->Region, &rxParamSetupReq );
 8047a5c:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
 8047a60:	a90c      	add	r1, sp, #48	; 0x30
 8047a62:	7818      	ldrb	r0, [r3, #0]
 8047a64:	f001 fee0 	bl	8049828 <RegionRxParamSetupReq>
                if( ( status & 0x07 ) == 0x07 )
 8047a68:	f000 0307 	and.w	r3, r0, #7
 8047a6c:	2b07      	cmp	r3, #7
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8047a6e:	b2e4      	uxtb	r4, r4
                status = RegionRxParamSetupReq( MacCtx.NvmCtx->Region, &rxParamSetupReq );
 8047a70:	f88d 0015 	strb.w	r0, [sp, #21]
                if( ( status & 0x07 ) == 0x07 )
 8047a74:	d110      	bne.n	8047a98 <ProcessMacCommands.isra.1.constprop.7+0x228>
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 8047a76:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
 8047a7a:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
 8047a7e:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120
                    MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 8047a82:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 8047a86:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8047a88:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
                    MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 8047a8c:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
                    MacCtx.NvmCtx->MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 8047a90:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
 8047a94:	f883 2119 	strb.w	r2, [r3, #281]	; 0x119
                macCmdPayload[0] = status;
 8047a98:	a910      	add	r1, sp, #64	; 0x40
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 8047a9a:	2201      	movs	r2, #1
                macCmdPayload[0] = status;
 8047a9c:	f801 0d28 	strb.w	r0, [r1, #-40]!
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 8047aa0:	2005      	movs	r0, #5
                LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 8047aa2:	f001 f807 	bl	8048ab4 <LoRaMacCommandsAddCmd>
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 8047aa6:	f896 3485 	ldrb.w	r3, [r6, #1157]	; 0x485
 8047aaa:	f043 0310 	orr.w	r3, r3, #16
 8047aae:	f886 3485 	strb.w	r3, [r6, #1157]	; 0x485
 8047ab2:	e735      	b.n	8047920 <ProcessMacCommands.isra.1.constprop.7+0xb0>
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 8047ab4:	f8d6 334c 	ldr.w	r3, [r6, #844]	; 0x34c
 8047ab8:	b173      	cbz	r3, 8047ad8 <ProcessMacCommands.isra.1.constprop.7+0x268>
 8047aba:	681b      	ldr	r3, [r3, #0]
 8047abc:	b163      	cbz	r3, 8047ad8 <ProcessMacCommands.isra.1.constprop.7+0x268>
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 8047abe:	4798      	blx	r3
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 8047ac0:	f00b 033f 	and.w	r3, fp, #63	; 0x3f
                macCmdPayload[0] = batteryLevel;
 8047ac4:	f88d 0018 	strb.w	r0, [sp, #24]
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 8047ac8:	f88d 3019 	strb.w	r3, [sp, #25]
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 8047acc:	2202      	movs	r2, #2
 8047ace:	a906      	add	r1, sp, #24
 8047ad0:	2006      	movs	r0, #6
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 8047ad2:	f000 ffef 	bl	8048ab4 <LoRaMacCommandsAddCmd>
 8047ad6:	e723      	b.n	8047920 <ProcessMacCommands.isra.1.constprop.7+0xb0>
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 8047ad8:	20ff      	movs	r0, #255	; 0xff
 8047ada:	e7f1      	b.n	8047ac0 <ProcessMacCommands.isra.1.constprop.7+0x250>
                status = 0x03;
 8047adc:	2303      	movs	r3, #3
 8047ade:	f88d 3015 	strb.w	r3, [sp, #21]
                newChannelReq.ChannelId = payload[macIndex++];
 8047ae2:	5d2b      	ldrb	r3, [r5, r4]
 8047ae4:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
                newChannelReq.NewChannel = &chParam;
 8047ae8:	ab0c      	add	r3, sp, #48	; 0x30
 8047aea:	9308      	str	r3, [sp, #32]
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8047aec:	f108 0204 	add.w	r2, r8, #4
                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 8047af0:	f108 0303 	add.w	r3, r8, #3
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8047af4:	b2db      	uxtb	r3, r3
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8047af6:	b2d2      	uxtb	r2, r2
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8047af8:	5ce9      	ldrb	r1, [r5, r3]
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8047afa:	5cab      	ldrb	r3, [r5, r2]
                newChannelReq.ChannelId = payload[macIndex++];
 8047afc:	f108 0202 	add.w	r2, r8, #2
                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 8047b00:	b2d2      	uxtb	r2, r2
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8047b02:	041b      	lsls	r3, r3, #16
                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 8047b04:	5caa      	ldrb	r2, [r5, r2]
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8047b06:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8047b0a:	4313      	orrs	r3, r2
                chParam.DrRange.Value = payload[macIndex++];
 8047b0c:	f108 0406 	add.w	r4, r8, #6
                chParam.Frequency *= 100;
 8047b10:	2264      	movs	r2, #100	; 0x64
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8047b12:	f108 0805 	add.w	r8, r8, #5
                chParam.Frequency *= 100;
 8047b16:	4353      	muls	r3, r2
                chParam.DrRange.Value = payload[macIndex++];
 8047b18:	fa5f f888 	uxtb.w	r8, r8
                chParam.Frequency *= 100;
 8047b1c:	930c      	str	r3, [sp, #48]	; 0x30
                chParam.Rx1Frequency = 0;
 8047b1e:	2300      	movs	r3, #0
 8047b20:	930d      	str	r3, [sp, #52]	; 0x34
                chParam.DrRange.Value = payload[macIndex++];
 8047b22:	f815 3008 	ldrb.w	r3, [r5, r8]
 8047b26:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
                status = RegionNewChannelReq( MacCtx.NvmCtx->Region, &newChannelReq );
 8047b2a:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
 8047b2e:	a908      	add	r1, sp, #32
 8047b30:	7818      	ldrb	r0, [r3, #0]
 8047b32:	f001 fe80 	bl	8049836 <RegionNewChannelReq>
                macCmdPayload[0] = status;
 8047b36:	a910      	add	r1, sp, #64	; 0x40
                status = RegionNewChannelReq( MacCtx.NvmCtx->Region, &newChannelReq );
 8047b38:	f88d 0015 	strb.w	r0, [sp, #21]
                macCmdPayload[0] = status;
 8047b3c:	f801 0d28 	strb.w	r0, [r1, #-40]!
                chParam.DrRange.Value = payload[macIndex++];
 8047b40:	b2e4      	uxtb	r4, r4
                LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 8047b42:	2201      	movs	r2, #1
 8047b44:	2007      	movs	r0, #7
 8047b46:	e7c4      	b.n	8047ad2 <ProcessMacCommands.isra.1.constprop.7+0x262>
                uint8_t delay = payload[macIndex++] & 0x0F;
 8047b48:	5d2b      	ldrb	r3, [r5, r4]
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = delay * 1000;
 8047b4a:	f8d6 1488 	ldr.w	r1, [r6, #1160]	; 0x488
                    delay++;
 8047b4e:	f013 020f 	ands.w	r2, r3, #15
 8047b52:	bf08      	it	eq
 8047b54:	2201      	moveq	r2, #1
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = delay * 1000;
 8047b56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8047b5a:	4353      	muls	r3, r2
 8047b5c:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 8047b60:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8047b64:	f8c1 310c 	str.w	r3, [r1, #268]	; 0x10c
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 8047b68:	2200      	movs	r2, #0
 8047b6a:	a906      	add	r1, sp, #24
 8047b6c:	2008      	movs	r0, #8
 8047b6e:	f000 ffa1 	bl	8048ab4 <LoRaMacCommandsAddCmd>
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 8047b72:	f896 3485 	ldrb.w	r3, [r6, #1157]	; 0x485
                uint8_t delay = payload[macIndex++] & 0x0F;
 8047b76:	f108 0802 	add.w	r8, r8, #2
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 8047b7a:	f043 0310 	orr.w	r3, r3, #16
                uint8_t delay = payload[macIndex++] & 0x0F;
 8047b7e:	fa5f f888 	uxtb.w	r8, r8
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 8047b82:	f886 3485 	strb.w	r3, [r6, #1157]	; 0x485
                uint8_t delay = payload[macIndex++] & 0x0F;
 8047b86:	4644      	mov	r4, r8
 8047b88:	e6ca      	b.n	8047920 <ProcessMacCommands.isra.1.constprop.7+0xb0>
 8047b8a:	bf00      	nop
 8047b8c:	20008890 	.word	0x20008890
                uint8_t eirpDwellTime = payload[macIndex++];
 8047b90:	5d2b      	ldrb	r3, [r5, r4]
                txParamSetupReq.UplinkDwellTime = 0;
 8047b92:	2200      	movs	r2, #0
 8047b94:	f88d 201c 	strb.w	r2, [sp, #28]
                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 8047b98:	f013 0220 	ands.w	r2, r3, #32
                    txParamSetupReq.DownlinkDwellTime = 1;
 8047b9c:	bf18      	it	ne
 8047b9e:	2201      	movne	r2, #1
 8047ba0:	f88d 201d 	strb.w	r2, [sp, #29]
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 8047ba4:	06da      	lsls	r2, r3, #27
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 8047ba6:	f003 030f 	and.w	r3, r3, #15
                    txParamSetupReq.UplinkDwellTime = 1;
 8047baa:	bf48      	it	mi
 8047bac:	2201      	movmi	r2, #1
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 8047bae:	f88d 301e 	strb.w	r3, [sp, #30]
                if( RegionTxParamSetupReq( MacCtx.NvmCtx->Region, &txParamSetupReq ) != -1 )
 8047bb2:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
                    txParamSetupReq.UplinkDwellTime = 1;
 8047bb6:	bf48      	it	mi
 8047bb8:	f88d 201c 	strbmi.w	r2, [sp, #28]
                if( RegionTxParamSetupReq( MacCtx.NvmCtx->Region, &txParamSetupReq ) != -1 )
 8047bbc:	a907      	add	r1, sp, #28
 8047bbe:	7818      	ldrb	r0, [r3, #0]
 8047bc0:	f001 fe40 	bl	8049844 <RegionTxParamSetupReq>
                uint8_t eirpDwellTime = payload[macIndex++];
 8047bc4:	f108 0802 	add.w	r8, r8, #2
                if( RegionTxParamSetupReq( MacCtx.NvmCtx->Region, &txParamSetupReq ) != -1 )
 8047bc8:	3001      	adds	r0, #1
                uint8_t eirpDwellTime = payload[macIndex++];
 8047bca:	fa5f f888 	uxtb.w	r8, r8
                if( RegionTxParamSetupReq( MacCtx.NvmCtx->Region, &txParamSetupReq ) != -1 )
 8047bce:	d0da      	beq.n	8047b86 <ProcessMacCommands.isra.1.constprop.7+0x316>
                    MacCtx.NvmCtx->MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 8047bd0:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
 8047bd4:	f89d 201c 	ldrb.w	r2, [sp, #28]
 8047bd8:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
                    MacCtx.NvmCtx->MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 8047bdc:	f89d 101d 	ldrb.w	r1, [sp, #29]
 8047be0:	f883 112d 	strb.w	r1, [r3, #301]	; 0x12d
                    MacCtx.NvmCtx->MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 8047be4:	f89d 101e 	ldrb.w	r1, [sp, #30]
 8047be8:	487e      	ldr	r0, [pc, #504]	; (8047de4 <ProcessMacCommands.isra.1.constprop.7+0x574>)
 8047bea:	5c41      	ldrb	r1, [r0, r1]
 8047bec:	ee07 1a90 	vmov	s15, r1
 8047bf0:	eef8 7a67 	vcvt.f32.u32	s15, s15
                    getPhy.Attribute = PHY_MIN_TX_DR;
 8047bf4:	2102      	movs	r1, #2
                    MacCtx.NvmCtx->MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 8047bf6:	edc3 7a4c 	vstr	s15, [r3, #304]	; 0x130
                    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8047bfa:	f88d 2022 	strb.w	r2, [sp, #34]	; 0x22
                    getPhy.Attribute = PHY_MIN_TX_DR;
 8047bfe:	f88d 1020 	strb.w	r1, [sp, #32]
                    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8047c02:	7818      	ldrb	r0, [r3, #0]
 8047c04:	a908      	add	r1, sp, #32
 8047c06:	f001 fdbc 	bl	8049782 <RegionGetPhyParam>
                    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MAX( MacCtx.NvmCtx->MacParams.ChannelsDatarate, ( int8_t )phyParam.Value );
 8047c0a:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
                    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8047c0e:	900c      	str	r0, [sp, #48]	; 0x30
                    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MAX( MacCtx.NvmCtx->MacParams.ChannelsDatarate, ( int8_t )phyParam.Value );
 8047c10:	f993 20f9 	ldrsb.w	r2, [r3, #249]	; 0xf9
 8047c14:	b240      	sxtb	r0, r0
 8047c16:	4290      	cmp	r0, r2
 8047c18:	bfb8      	it	lt
 8047c1a:	4610      	movlt	r0, r2
 8047c1c:	f883 00f9 	strb.w	r0, [r3, #249]	; 0xf9
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 8047c20:	2200      	movs	r2, #0
 8047c22:	a906      	add	r1, sp, #24
 8047c24:	2009      	movs	r0, #9
 8047c26:	e6f3      	b.n	8047a10 <ProcessMacCommands.isra.1.constprop.7+0x1a0>
                status = 0x03;
 8047c28:	2303      	movs	r3, #3
 8047c2a:	f88d 3015 	strb.w	r3, [sp, #21]
                dlChannelReq.ChannelId = payload[macIndex++];
 8047c2e:	5d2b      	ldrb	r3, [r5, r4]
 8047c30:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8047c34:	f108 0204 	add.w	r2, r8, #4
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 8047c38:	f108 0303 	add.w	r3, r8, #3
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8047c3c:	b2db      	uxtb	r3, r3
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8047c3e:	b2d2      	uxtb	r2, r2
 8047c40:	f108 0405 	add.w	r4, r8, #5
                dlChannelReq.ChannelId = payload[macIndex++];
 8047c44:	f108 0802 	add.w	r8, r8, #2
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8047c48:	5ce9      	ldrb	r1, [r5, r3]
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8047c4a:	5cab      	ldrb	r3, [r5, r2]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 8047c4c:	fa5f f888 	uxtb.w	r8, r8
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8047c50:	041b      	lsls	r3, r3, #16
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 8047c52:	f815 2008 	ldrb.w	r2, [r5, r8]
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8047c56:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8047c5a:	4313      	orrs	r3, r2
                dlChannelReq.Rx1Frequency *= 100;
 8047c5c:	2264      	movs	r2, #100	; 0x64
 8047c5e:	4353      	muls	r3, r2
 8047c60:	930d      	str	r3, [sp, #52]	; 0x34
                status = RegionDlChannelReq( MacCtx.NvmCtx->Region, &dlChannelReq );
 8047c62:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
 8047c66:	a90c      	add	r1, sp, #48	; 0x30
 8047c68:	7818      	ldrb	r0, [r3, #0]
 8047c6a:	f001 fdf2 	bl	8049852 <RegionDlChannelReq>
                macCmdPayload[0] = status;
 8047c6e:	a910      	add	r1, sp, #64	; 0x40
                status = RegionDlChannelReq( MacCtx.NvmCtx->Region, &dlChannelReq );
 8047c70:	f88d 0015 	strb.w	r0, [sp, #21]
                macCmdPayload[0] = status;
 8047c74:	f801 0d28 	strb.w	r0, [r1, #-40]!
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8047c78:	b2e4      	uxtb	r4, r4
                LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 8047c7a:	2201      	movs	r2, #1
 8047c7c:	200a      	movs	r0, #10
 8047c7e:	e710      	b.n	8047aa2 <ProcessMacCommands.isra.1.constprop.7+0x232>
                SysTime_t sysTime = { 0 };
 8047c80:	2300      	movs	r3, #0
 8047c82:	f8ad 3026 	strh.w	r3, [sp, #38]	; 0x26
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 8047c86:	f108 0203 	add.w	r2, r8, #3
                gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 8047c8a:	f108 0302 	add.w	r3, r8, #2
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 8047c8e:	b2db      	uxtb	r3, r3
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 8047c90:	b2d2      	uxtb	r2, r2
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 8047c92:	5ce9      	ldrb	r1, [r5, r3]
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 8047c94:	5cab      	ldrb	r3, [r5, r2]
                gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 8047c96:	5d2a      	ldrb	r2, [r5, r4]
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 8047c98:	041b      	lsls	r3, r3, #16
 8047c9a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8047c9e:	4313      	orrs	r3, r2
 8047ca0:	f108 0204 	add.w	r2, r8, #4
                gpsEpochTime.SubSeconds = payload[macIndex++];
 8047ca4:	f108 0406 	add.w	r4, r8, #6
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 8047ca8:	b2d2      	uxtb	r2, r2
 8047caa:	f108 0805 	add.w	r8, r8, #5
                gpsEpochTime.SubSeconds = payload[macIndex++];
 8047cae:	fa5f f888 	uxtb.w	r8, r8
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 8047cb2:	5caa      	ldrb	r2, [r5, r2]
                gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 8047cb4:	f815 1008 	ldrb.w	r1, [r5, r8]
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 8047cb8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 8047cbc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8047cc0:	434a      	muls	r2, r1
                sysTimeCurrent = SysTimeGet( );
 8047cc2:	f10d 0930 	add.w	r9, sp, #48	; 0x30
                gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 8047cc6:	1212      	asrs	r2, r2, #8
                sysTimeCurrent = SysTimeGet( );
 8047cc8:	4648      	mov	r0, r9
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 8047cca:	9303      	str	r3, [sp, #12]
                gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 8047ccc:	f8ad 2024 	strh.w	r2, [sp, #36]	; 0x24
                sysTimeCurrent = SysTimeGet( );
 8047cd0:	f002 fde9 	bl	804a8a6 <SysTimeGet>
                sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 8047cd4:	9b03      	ldr	r3, [sp, #12]
 8047cd6:	f103 5396 	add.w	r3, r3, #314572800	; 0x12c00000
 8047cda:	f503 13a9 	add.w	r3, r3, #1384448	; 0x152000
 8047cde:	f503 53ec 	add.w	r3, r3, #7552	; 0x1d80
                sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 8047ce2:	9308      	str	r3, [sp, #32]
 8047ce4:	f8d6 3340 	ldr.w	r3, [r6, #832]	; 0x340
 8047ce8:	9300      	str	r3, [sp, #0]
 8047cea:	f10d 0820 	add.w	r8, sp, #32
 8047cee:	f8d6 333c 	ldr.w	r3, [r6, #828]	; 0x33c
 8047cf2:	e898 0006 	ldmia.w	r8, {r1, r2}
 8047cf6:	a80a      	add	r0, sp, #40	; 0x28
 8047cf8:	f002 fd98 	bl	804a82c <SysTimeSub>
 8047cfc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8047cfe:	9300      	str	r3, [sp, #0]
 8047d00:	e899 0006 	ldmia.w	r9, {r1, r2}
 8047d04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8047d06:	4640      	mov	r0, r8
 8047d08:	f002 fd74 	bl	804a7f4 <SysTimeAdd>
                SysTimeSet( sysTime );
 8047d0c:	e898 0003 	ldmia.w	r8, {r0, r1}
 8047d10:	f002 fda8 	bl	804a864 <SysTimeSet>
                LoRaMacClassBDeviceTimeAns( );
 8047d14:	f000 febe 	bl	8048a94 <LoRaMacClassBDeviceTimeAns>
                MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 8047d18:	2301      	movs	r3, #1
                gpsEpochTime.SubSeconds = payload[macIndex++];
 8047d1a:	b2e4      	uxtb	r4, r4
                MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 8047d1c:	f886 343c 	strb.w	r3, [r6, #1084]	; 0x43c
 8047d20:	e5fe      	b.n	8047920 <ProcessMacCommands.isra.1.constprop.7+0xb0>
                if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 8047d22:	f896 3484 	ldrb.w	r3, [r6, #1156]	; 0x484
 8047d26:	3b04      	subs	r3, #4
 8047d28:	2b01      	cmp	r3, #1
 8047d2a:	f67f adf9 	bls.w	8047920 <ProcessMacCommands.isra.1.constprop.7+0xb0>
                    LoRaMacClassBPingSlotInfoAns( );
 8047d2e:	f000 fead 	bl	8048a8c <LoRaMacClassBPingSlotInfoAns>
 8047d32:	e5f5      	b.n	8047920 <ProcessMacCommands.isra.1.constprop.7+0xb0>
                frequency = ( uint32_t )payload[macIndex++];
 8047d34:	f108 0202 	add.w	r2, r8, #2
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 8047d38:	b2d2      	uxtb	r2, r2
                frequency = ( uint32_t )payload[macIndex++];
 8047d3a:	5d29      	ldrb	r1, [r5, r4]
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 8047d3c:	5ca8      	ldrb	r0, [r5, r2]
 8047d3e:	f108 0203 	add.w	r2, r8, #3
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 8047d42:	b2d2      	uxtb	r2, r2
                datarate = payload[macIndex++] & 0x0F;
 8047d44:	f108 0405 	add.w	r4, r8, #5
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 8047d48:	5cab      	ldrb	r3, [r5, r2]
 8047d4a:	f108 0804 	add.w	r8, r8, #4
                datarate = payload[macIndex++] & 0x0F;
 8047d4e:	fa5f f888 	uxtb.w	r8, r8
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 8047d52:	041b      	lsls	r3, r3, #16
 8047d54:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
                datarate = payload[macIndex++] & 0x0F;
 8047d58:	f815 0008 	ldrb.w	r0, [r5, r8]
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 8047d5c:	430b      	orrs	r3, r1
                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 8047d5e:	2164      	movs	r1, #100	; 0x64
 8047d60:	4359      	muls	r1, r3
 8047d62:	f000 000f 	and.w	r0, r0, #15
 8047d66:	f000 fe92 	bl	8048a8e <LoRaMacClassBPingSlotChannelReq>
                macCmdPayload[0] = status;
 8047d6a:	a910      	add	r1, sp, #64	; 0x40
                datarate = payload[macIndex++] & 0x0F;
 8047d6c:	b2e4      	uxtb	r4, r4
                macCmdPayload[0] = status;
 8047d6e:	f801 0d28 	strb.w	r0, [r1, #-40]!
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
 8047d72:	2201      	movs	r2, #1
 8047d74:	2011      	movs	r0, #17
 8047d76:	e6ac      	b.n	8047ad2 <ProcessMacCommands.isra.1.constprop.7+0x262>
                beaconTimingDelay = ( uint16_t )payload[macIndex++];
 8047d78:	f108 0302 	add.w	r3, r8, #2
                beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 8047d7c:	b2db      	uxtb	r3, r3
                LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 8047d7e:	4a1a      	ldr	r2, [pc, #104]	; (8047de8 <ProcessMacCommands.isra.1.constprop.7+0x578>)
                beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 8047d80:	5ce8      	ldrb	r0, [r5, r3]
 8047d82:	5d2b      	ldrb	r3, [r5, r4]
                LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 8047d84:	6812      	ldr	r2, [r2, #0]
                beaconTimingChannel = payload[macIndex++];
 8047d86:	f108 0404 	add.w	r4, r8, #4
                beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 8047d8a:	f108 0803 	add.w	r8, r8, #3
                beaconTimingChannel = payload[macIndex++];
 8047d8e:	fa5f f888 	uxtb.w	r8, r8
                LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 8047d92:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 8047d96:	f815 1008 	ldrb.w	r1, [r5, r8]
                beaconTimingChannel = payload[macIndex++];
 8047d9a:	b2e4      	uxtb	r4, r4
                LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 8047d9c:	f000 fe79 	bl	8048a92 <LoRaMacClassBBeaconTimingAns>
 8047da0:	e5be      	b.n	8047920 <ProcessMacCommands.isra.1.constprop.7+0xb0>
                    frequency = ( uint32_t )payload[macIndex++];
 8047da2:	5d28      	ldrb	r0, [r5, r4]
 8047da4:	f108 0302 	add.w	r3, r8, #2
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 8047da8:	f108 0404 	add.w	r4, r8, #4
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 8047dac:	f108 0803 	add.w	r8, r8, #3
 8047db0:	b2db      	uxtb	r3, r3
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 8047db2:	fa5f f888 	uxtb.w	r8, r8
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 8047db6:	5cea      	ldrb	r2, [r5, r3]
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 8047db8:	f815 3008 	ldrb.w	r3, [r5, r8]
 8047dbc:	041b      	lsls	r3, r3, #16
 8047dbe:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8047dc2:	4303      	orrs	r3, r0
                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 8047dc4:	2064      	movs	r0, #100	; 0x64
 8047dc6:	4358      	muls	r0, r3
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 8047dc8:	b2e4      	uxtb	r4, r4
                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 8047dca:	f000 fe64 	bl	8048a96 <LoRaMacClassBBeaconFreqReq>
 8047dce:	b130      	cbz	r0, 8047dde <ProcessMacCommands.isra.1.constprop.7+0x56e>
                        macCmdPayload[0] = 1;
 8047dd0:	2301      	movs	r3, #1
 8047dd2:	f88d 3018 	strb.w	r3, [sp, #24]
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 8047dd6:	2201      	movs	r2, #1
 8047dd8:	a906      	add	r1, sp, #24
 8047dda:	2013      	movs	r0, #19
 8047ddc:	e679      	b.n	8047ad2 <ProcessMacCommands.isra.1.constprop.7+0x262>
                        macCmdPayload[0] = 0;
 8047dde:	f88d 0018 	strb.w	r0, [sp, #24]
 8047de2:	e7f8      	b.n	8047dd6 <ProcessMacCommands.isra.1.constprop.7+0x566>
 8047de4:	0804e5c0 	.word	0x0804e5c0
 8047de8:	2000bd18 	.word	0x2000bd18

08047dec <SendFrameOnChannel>:
{
 8047dec:	b530      	push	{r4, r5, lr}
    txConfig.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8047dee:	4c38      	ldr	r4, [pc, #224]	; (8047ed0 <SendFrameOnChannel+0xe4>)
{
 8047df0:	b087      	sub	sp, #28
    txConfig.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8047df2:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    txConfig.Channel = channel;
 8047df6:	f88d 0008 	strb.w	r0, [sp, #8]
    int8_t txPower = 0;
 8047dfa:	2200      	movs	r2, #0
    txConfig.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8047dfc:	f893 10f9 	ldrb.w	r1, [r3, #249]	; 0xf9
    int8_t txPower = 0;
 8047e00:	f88d 2007 	strb.w	r2, [sp, #7]
    txConfig.TxPower = TX_POWER_0/*MacCtx.NvmCtx->MacParams.ChannelsTxPower*/;
 8047e04:	f88d 200a 	strb.w	r2, [sp, #10]
    txConfig.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 8047e08:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    txConfig.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 8047e0c:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8047e10:	9304      	str	r3, [sp, #16]
    txConfig.PktLen = MacCtx.PktBufferLen;
 8047e12:	88a3      	ldrh	r3, [r4, #4]
    txConfig.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8047e14:	f88d 1009 	strb.w	r1, [sp, #9]
{
 8047e18:	4605      	mov	r5, r0
    txConfig.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 8047e1a:	9203      	str	r2, [sp, #12]
    txConfig.PktLen = MacCtx.PktBufferLen;
 8047e1c:	f8ad 3014 	strh.w	r3, [sp, #20]
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 8047e20:	f000 fe2a 	bl	8048a78 <LoRaMacClassBIsBeaconExpected>
 8047e24:	2800      	cmp	r0, #0
 8047e26:	d151      	bne.n	8047ecc <SendFrameOnChannel+0xe0>
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 8047e28:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8047e2c:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8047e30:	2b01      	cmp	r3, #1
 8047e32:	d10b      	bne.n	8047e4c <SendFrameOnChannel+0x60>
        if( LoRaMacClassBIsPingExpected( ) == true )
 8047e34:	f000 fe22 	bl	8048a7c <LoRaMacClassBIsPingExpected>
 8047e38:	b110      	cbz	r0, 8047e40 <SendFrameOnChannel+0x54>
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 8047e3a:	200f      	movs	r0, #15
}
 8047e3c:	b007      	add	sp, #28
 8047e3e:	bd30      	pop	{r4, r5, pc}
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 8047e40:	f000 fe1e 	bl	8048a80 <LoRaMacClassBIsMulticastExpected>
 8047e44:	2800      	cmp	r0, #0
 8047e46:	d1f8      	bne.n	8047e3a <SendFrameOnChannel+0x4e>
            LoRaMacClassBStopRxSlots( );
 8047e48:	f000 fe29 	bl	8048a9e <LoRaMacClassBStopRxSlots>
    RegionTxConfig( MacCtx.NvmCtx->Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 8047e4c:	f8d4 0488 	ldr.w	r0, [r4, #1160]	; 0x488
 8047e50:	4b20      	ldr	r3, [pc, #128]	; (8047ed4 <SendFrameOnChannel+0xe8>)
 8047e52:	7800      	ldrb	r0, [r0, #0]
 8047e54:	f10d 0207 	add.w	r2, sp, #7
 8047e58:	a902      	add	r1, sp, #8
 8047e5a:	f001 fcc6 	bl	80497ea <RegionTxConfig>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8047e5e:	2301      	movs	r3, #1
 8047e60:	f884 3441 	strb.w	r3, [r4, #1089]	; 0x441
    MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8047e64:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8047e68:	f893 30f9 	ldrb.w	r3, [r3, #249]	; 0xf9
 8047e6c:	f884 3442 	strb.w	r3, [r4, #1090]	; 0x442
    MacCtx.McpsConfirm.TxPower = txPower;
 8047e70:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8047e74:	f884 3443 	strb.w	r3, [r4, #1091]	; 0x443
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8047e78:	f8d4 341c 	ldr.w	r3, [r4, #1052]	; 0x41c
    MacCtx.McpsConfirm.Channel = channel;
 8047e7c:	f8c4 5450 	str.w	r5, [r4, #1104]	; 0x450
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8047e80:	f8c4 3448 	str.w	r3, [r4, #1096]	; 0x448
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8047e84:	f8c4 3458 	str.w	r3, [r4, #1112]	; 0x458
    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 8047e88:	f000 fdfc 	bl	8048a84 <LoRaMacClassBIsBeaconModeActive>
 8047e8c:	b9b0      	cbnz	r0, 8047ebc <SendFrameOnChannel+0xd0>
    LoRaMacClassBHaltBeaconing( );
 8047e8e:	f000 fdfb 	bl	8048a88 <LoRaMacClassBHaltBeaconing>
    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8047e92:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
 8047e96:	f043 0302 	orr.w	r3, r3, #2
 8047e9a:	f8c4 3344 	str.w	r3, [r4, #836]	; 0x344
    if( MacCtx.NodeAckRequested == false )
 8047e9e:	f894 3418 	ldrb.w	r3, [r4, #1048]	; 0x418
 8047ea2:	b923      	cbnz	r3, 8047eae <SendFrameOnChannel+0xc2>
        MacCtx.ChannelsNbTransCounter++;
 8047ea4:	f894 3414 	ldrb.w	r3, [r4, #1044]	; 0x414
 8047ea8:	3301      	adds	r3, #1
 8047eaa:	f884 3414 	strb.w	r3, [r4, #1044]	; 0x414
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 8047eae:	4b0a      	ldr	r3, [pc, #40]	; (8047ed8 <SendFrameOnChannel+0xec>)
 8047eb0:	480a      	ldr	r0, [pc, #40]	; (8047edc <SendFrameOnChannel+0xf0>)
 8047eb2:	7921      	ldrb	r1, [r4, #4]
 8047eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8047eb6:	4798      	blx	r3
    return LORAMAC_STATUS_OK;
 8047eb8:	2000      	movs	r0, #0
 8047eba:	e7bf      	b.n	8047e3c <SendFrameOnChannel+0x50>
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 8047ebc:	f8d4 041c 	ldr.w	r0, [r4, #1052]	; 0x41c
 8047ec0:	f000 fdeb 	bl	8048a9a <LoRaMacClassBIsUplinkCollision>
        if( collisionTime > 0 )
 8047ec4:	2800      	cmp	r0, #0
 8047ec6:	d0e2      	beq.n	8047e8e <SendFrameOnChannel+0xa2>
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 8047ec8:	2010      	movs	r0, #16
 8047eca:	e7b7      	b.n	8047e3c <SendFrameOnChannel+0x50>
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 8047ecc:	200e      	movs	r0, #14
 8047ece:	e7b5      	b.n	8047e3c <SendFrameOnChannel+0x50>
 8047ed0:	20008890 	.word	0x20008890
 8047ed4:	20008cac 	.word	0x20008cac
 8047ed8:	0804e218 	.word	0x0804e218
 8047edc:	20008896 	.word	0x20008896

08047ee0 <ScheduleTx>:
{
 8047ee0:	b570      	push	{r4, r5, r6, lr}
    CalculateBackOff( MacCtx.NvmCtx->LastTxChannel );
 8047ee2:	4c80      	ldr	r4, [pc, #512]	; (80480e4 <ScheduleTx+0x204>)
    TimerTime_t dutyCycleTimeOff = 0;
 8047ee4:	2300      	movs	r3, #0
{
 8047ee6:	b088      	sub	sp, #32
 8047ee8:	4605      	mov	r5, r0
    PRINTF("ScheduleTx\r\n");
 8047eea:	487f      	ldr	r0, [pc, #508]	; (80480e8 <ScheduleTx+0x208>)
    size_t macCmdsSize = 0;
 8047eec:	e9cd 3302 	strd	r3, r3, [sp, #8]
    PRINTF("ScheduleTx\r\n");
 8047ef0:	f002 fe26 	bl	804ab40 <TraceSend>
    CalculateBackOff( MacCtx.NvmCtx->LastTxChannel );
 8047ef4:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8047ef8:	f893 21d4 	ldrb.w	r2, [r3, #468]	; 0x1d4
    CalculateBackOff( MacCtx.NvmCtx->LastTxChannel );
 8047efc:	f893 113e 	ldrb.w	r1, [r3, #318]	; 0x13e
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8047f00:	2a00      	cmp	r2, #0
 8047f02:	d15c      	bne.n	8047fbe <ScheduleTx+0xde>
        calcBackOff.Joined = true;
 8047f04:	f88d 2014 	strb.w	r2, [sp, #20]
    calcBackOff.DutyCycleEnabled = MacCtx.NvmCtx->DutyCycleOn;
 8047f08:	f893 213d 	ldrb.w	r2, [r3, #317]	; 0x13d
    calcBackOff.Channel = channel;
 8047f0c:	f88d 1017 	strb.w	r1, [sp, #23]
    calcBackOff.ElapsedTime = TimerGetElapsedTime( MacCtx.NvmCtx->InitializationTime );
 8047f10:	f8d3 01cc 	ldr.w	r0, [r3, #460]	; 0x1cc
    calcBackOff.DutyCycleEnabled = MacCtx.NvmCtx->DutyCycleOn;
 8047f14:	f88d 2016 	strb.w	r2, [sp, #22]
    calcBackOff.ElapsedTime = TimerGetElapsedTime( MacCtx.NvmCtx->InitializationTime );
 8047f18:	f002 fdc8 	bl	804aaac <TimerGetElapsedTime>
    calcBackOff.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8047f1c:	f8d4 341c 	ldr.w	r3, [r4, #1052]	; 0x41c
 8047f20:	9307      	str	r3, [sp, #28]
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) && ( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true ) )
 8047f22:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
    calcBackOff.ElapsedTime = TimerGetElapsedTime( MacCtx.NvmCtx->InitializationTime );
 8047f26:	9006      	str	r0, [sp, #24]
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) && ( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true ) )
 8047f28:	075b      	lsls	r3, r3, #29
    calcBackOff.LastTxIsJoinRequest = false;
 8047f2a:	f04f 0000 	mov.w	r0, #0
 8047f2e:	f88d 0015 	strb.w	r0, [sp, #21]
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) && ( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true ) )
 8047f32:	d505      	bpl.n	8047f40 <ScheduleTx+0x60>
 8047f34:	f000 fef4 	bl	8048d20 <LoRaMacConfirmQueueIsCmdActive>
 8047f38:	b110      	cbz	r0, 8047f40 <ScheduleTx+0x60>
        calcBackOff.LastTxIsJoinRequest = true;
 8047f3a:	2301      	movs	r3, #1
 8047f3c:	f88d 3015 	strb.w	r3, [sp, #21]
    RegionCalcBackOff( MacCtx.NvmCtx->Region, &calcBackOff );
 8047f40:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8047f44:	a905      	add	r1, sp, #20
 8047f46:	7818      	ldrb	r0, [r3, #0]
 8047f48:	f001 fc8a 	bl	8049860 <RegionCalcBackOff>
    MacCtx.NvmCtx->AggregatedTimeOff = ( MacCtx.TxTimeOnAir * MacCtx.NvmCtx->AggregatedDCycle - MacCtx.TxTimeOnAir );
 8047f4c:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8047f50:	f8b3 21c2 	ldrh.w	r2, [r3, #450]	; 0x1c2
 8047f54:	1e51      	subs	r1, r2, #1
 8047f56:	f8d4 241c 	ldr.w	r2, [r4, #1052]	; 0x41c
 8047f5a:	434a      	muls	r2, r1
 8047f5c:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8
    nextChan.AggrTimeOff = MacCtx.NvmCtx->AggregatedTimeOff;
 8047f60:	9205      	str	r2, [sp, #20]
    nextChan.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8047f62:	f893 20f9 	ldrb.w	r2, [r3, #249]	; 0xf9
 8047f66:	f88d 201c 	strb.w	r2, [sp, #28]
    nextChan.DutyCycleEnabled = MacCtx.NvmCtx->DutyCycleOn;
 8047f6a:	f893 213d 	ldrb.w	r2, [r3, #317]	; 0x13d
 8047f6e:	f88d 201e 	strb.w	r2, [sp, #30]
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8047f72:	f893 21d4 	ldrb.w	r2, [r3, #468]	; 0x1d4
 8047f76:	bb22      	cbnz	r2, 8047fc2 <ScheduleTx+0xe2>
    status = RegionNextChannel( MacCtx.NvmCtx->Region, &nextChan, &MacCtx.Channel, &dutyCycleTimeOff, &MacCtx.NvmCtx->AggregatedTimeOff );
 8047f78:	7818      	ldrb	r0, [r3, #0]
        nextChan.Joined = true;
 8047f7a:	f88d 201d 	strb.w	r2, [sp, #29]
    status = RegionNextChannel( MacCtx.NvmCtx->Region, &nextChan, &MacCtx.Channel, &dutyCycleTimeOff, &MacCtx.NvmCtx->AggregatedTimeOff );
 8047f7e:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
    nextChan.LastAggrTx = MacCtx.NvmCtx->LastTxDoneTime;
 8047f82:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8047f86:	9206      	str	r2, [sp, #24]
    status = RegionNextChannel( MacCtx.NvmCtx->Region, &nextChan, &MacCtx.Channel, &dutyCycleTimeOff, &MacCtx.NvmCtx->AggregatedTimeOff );
 8047f88:	9300      	str	r3, [sp, #0]
 8047f8a:	4a58      	ldr	r2, [pc, #352]	; (80480ec <ScheduleTx+0x20c>)
 8047f8c:	ab02      	add	r3, sp, #8
 8047f8e:	a905      	add	r1, sp, #20
 8047f90:	f001 fc6c 	bl	804986c <RegionNextChannel>
    if( status != LORAMAC_STATUS_OK )
 8047f94:	b1b8      	cbz	r0, 8047fc6 <ScheduleTx+0xe6>
        if( ( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED ) &&
 8047f96:	280b      	cmp	r0, #11
 8047f98:	d10f      	bne.n	8047fba <ScheduleTx+0xda>
 8047f9a:	b175      	cbz	r5, 8047fba <ScheduleTx+0xda>
            if( dutyCycleTimeOff != 0 )
 8047f9c:	9902      	ldr	r1, [sp, #8]
 8047f9e:	b159      	cbz	r1, 8047fb8 <ScheduleTx+0xd8>
                MacCtx.MacState |= LORAMAC_TX_DELAYED;
 8047fa0:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
                TimerSetValue( &MacCtx.TxDelayedTimer, dutyCycleTimeOff );
 8047fa4:	4852      	ldr	r0, [pc, #328]	; (80480f0 <ScheduleTx+0x210>)
                MacCtx.MacState |= LORAMAC_TX_DELAYED;
 8047fa6:	f043 0320 	orr.w	r3, r3, #32
 8047faa:	f8c4 3344 	str.w	r3, [r4, #836]	; 0x344
                TimerSetValue( &MacCtx.TxDelayedTimer, dutyCycleTimeOff );
 8047fae:	f002 fd65 	bl	804aa7c <TimerSetValue>
                TimerStart( &MacCtx.TxDelayedTimer );
 8047fb2:	484f      	ldr	r0, [pc, #316]	; (80480f0 <ScheduleTx+0x210>)
 8047fb4:	f002 fcc8 	bl	804a948 <TimerStart>
            return LORAMAC_STATUS_OK;
 8047fb8:	2000      	movs	r0, #0
}
 8047fba:	b008      	add	sp, #32
 8047fbc:	bd70      	pop	{r4, r5, r6, pc}
        calcBackOff.Joined = true;
 8047fbe:	2201      	movs	r2, #1
 8047fc0:	e7a0      	b.n	8047f04 <ScheduleTx+0x24>
        nextChan.Joined = true;
 8047fc2:	2201      	movs	r2, #1
 8047fc4:	e7d8      	b.n	8047f78 <ScheduleTx+0x98>
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8047fc6:	f8d4 1488 	ldr.w	r1, [r4, #1160]	; 0x488
 8047fca:	4d4a      	ldr	r5, [pc, #296]	; (80480f4 <ScheduleTx+0x214>)
 8047fcc:	780e      	ldrb	r6, [r1, #0]
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region, MacCtx.NvmCtx->MacParams.DownlinkDwellTime, MacCtx.NvmCtx->MacParams.ChannelsDatarate, MacCtx.NvmCtx->MacParams.Rx1DrOffset ),
 8047fce:	f991 3119 	ldrsb.w	r3, [r1, #281]	; 0x119
 8047fd2:	f991 20f9 	ldrsb.w	r2, [r1, #249]	; 0xf9
 8047fd6:	f891 112d 	ldrb.w	r1, [r1, #301]	; 0x12d
 8047fda:	4630      	mov	r0, r6
 8047fdc:	f001 fc56 	bl	804988c <RegionApplyDrOffset>
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 8047fe0:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8047fe4:	f893 2100 	ldrb.w	r2, [r3, #256]	; 0x100
 8047fe8:	9500      	str	r5, [sp, #0]
 8047fea:	b241      	sxtb	r1, r0
 8047fec:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8047ff0:	4630      	mov	r0, r6
 8047ff2:	f001 fbe2 	bl	80497ba <RegionComputeRxWindowParameters>
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8047ff6:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8047ffa:	3514      	adds	r5, #20
 8047ffc:	f893 2100 	ldrb.w	r2, [r3, #256]	; 0x100
 8048000:	f993 1120 	ldrsb.w	r1, [r3, #288]	; 0x120
 8048004:	7818      	ldrb	r0, [r3, #0]
 8048006:	9500      	str	r5, [sp, #0]
 8048008:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 804800c:	f001 fbd5 	bl	80497ba <RegionComputeRxWindowParameters>
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8048010:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8048014:	f893 21d4 	ldrb.w	r2, [r3, #468]	; 0x1d4
 8048018:	b9e2      	cbnz	r2, 8048054 <ScheduleTx+0x174>
        MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 804801a:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 804801e:	f8d4 13c8 	ldr.w	r1, [r4, #968]	; 0x3c8
        MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8048022:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
        MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8048026:	440a      	add	r2, r1
 8048028:	f8c4 23b4 	str.w	r2, [r4, #948]	; 0x3b4
        MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 804802c:	f8d4 23dc 	ldr.w	r2, [r4, #988]	; 0x3dc
    LoRaMacStatus_t retval = SecureFrame( MacCtx.NvmCtx->MacParams.ChannelsDatarate, MacCtx.Channel );
 8048030:	f894 6419 	ldrb.w	r6, [r4, #1049]	; 0x419
        MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8048034:	4413      	add	r3, r2
 8048036:	f8c4 33b8 	str.w	r3, [r4, #952]	; 0x3b8
    LoRaMacStatus_t retval = SecureFrame( MacCtx.NvmCtx->MacParams.ChannelsDatarate, MacCtx.Channel );
 804803a:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804803e:	f993 50f9 	ldrsb.w	r5, [r3, #249]	; 0xf9
    uint32_t fCntUp = 0;
 8048042:	2300      	movs	r3, #0
 8048044:	9304      	str	r3, [sp, #16]
    switch( MacCtx.TxMsg.Type )
 8048046:	f894 3108 	ldrb.w	r3, [r4, #264]	; 0x108
 804804a:	b313      	cbz	r3, 8048092 <ScheduleTx+0x1b2>
 804804c:	2b04      	cmp	r3, #4
 804804e:	d02b      	beq.n	80480a8 <ScheduleTx+0x1c8>
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8048050:	2003      	movs	r0, #3
 8048052:	e7b2      	b.n	8047fba <ScheduleTx+0xda>
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8048054:	a803      	add	r0, sp, #12
 8048056:	f000 fdc9 	bl	8048bec <LoRaMacCommandsGetSizeSerializedCmds>
 804805a:	2800      	cmp	r0, #0
 804805c:	d13d      	bne.n	80480da <ScheduleTx+0x1fa>
        if( ValidatePayloadLength( MacCtx.AppDataSize, MacCtx.NvmCtx->MacParams.ChannelsDatarate, macCmdsSize ) == false )
 804805e:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8048062:	f894 523b 	ldrb.w	r5, [r4, #571]	; 0x23b
    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 8048066:	f993 00f9 	ldrsb.w	r0, [r3, #249]	; 0xf9
        if( ValidatePayloadLength( MacCtx.AppDataSize, MacCtx.NvmCtx->MacParams.ChannelsDatarate, macCmdsSize ) == false )
 804806a:	f89d 600c 	ldrb.w	r6, [sp, #12]
    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 804806e:	f7ff fb21 	bl	80476b4 <GetMaxAppPayloadWithoutFOptsLength>
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 8048072:	4435      	add	r5, r6
 8048074:	b280      	uxth	r0, r0
 8048076:	42a8      	cmp	r0, r5
 8048078:	d331      	bcc.n	80480de <ScheduleTx+0x1fe>
        MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 804807a:	f8d4 2488 	ldr.w	r2, [r4, #1160]	; 0x488
 804807e:	f8d4 13c8 	ldr.w	r1, [r4, #968]	; 0x3c8
 8048082:	f8d2 3108 	ldr.w	r3, [r2, #264]	; 0x108
 8048086:	440b      	add	r3, r1
 8048088:	f8c4 33b4 	str.w	r3, [r4, #948]	; 0x3b4
        MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 804808c:	f8d2 310c 	ldr.w	r3, [r2, #268]	; 0x10c
 8048090:	e7cc      	b.n	804802c <ScheduleTx+0x14c>
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 8048092:	4819      	ldr	r0, [pc, #100]	; (80480f8 <ScheduleTx+0x218>)
 8048094:	f001 f820 	bl	80490d8 <LoRaMacCryptoPrepareJoinRequest>
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 8048098:	b9d8      	cbnz	r0, 80480d2 <ScheduleTx+0x1f2>
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 804809a:	f894 3110 	ldrb.w	r3, [r4, #272]	; 0x110
 804809e:	80a3      	strh	r3, [r4, #4]
    return SendFrameOnChannel( 0/*MacCtx.Channel  JP*/);
 80480a0:	2000      	movs	r0, #0
 80480a2:	f7ff fea3 	bl	8047dec <SendFrameOnChannel>
 80480a6:	e788      	b.n	8047fba <ScheduleTx+0xda>
            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 80480a8:	a804      	add	r0, sp, #16
 80480aa:	f000 ffd3 	bl	8049054 <LoRaMacCryptoGetFCntUp>
 80480ae:	b990      	cbnz	r0, 80480d6 <ScheduleTx+0x1f6>
            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
 80480b0:	f894 3414 	ldrb.w	r3, [r4, #1044]	; 0x414
 80480b4:	b91b      	cbnz	r3, 80480be <ScheduleTx+0x1de>
 80480b6:	f894 3416 	ldrb.w	r3, [r4, #1046]	; 0x416
 80480ba:	2b01      	cmp	r3, #1
 80480bc:	d902      	bls.n	80480c4 <ScheduleTx+0x1e4>
                fCntUp -= 1;
 80480be:	9b04      	ldr	r3, [sp, #16]
 80480c0:	3b01      	subs	r3, #1
 80480c2:	9304      	str	r3, [sp, #16]
            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 80480c4:	4b0c      	ldr	r3, [pc, #48]	; (80480f8 <ScheduleTx+0x218>)
 80480c6:	9804      	ldr	r0, [sp, #16]
 80480c8:	4632      	mov	r2, r6
 80480ca:	b2e9      	uxtb	r1, r5
 80480cc:	f001 f834 	bl	8049138 <LoRaMacCryptoSecureMessage>
 80480d0:	e7e2      	b.n	8048098 <ScheduleTx+0x1b8>
                return LORAMAC_STATUS_CRYPTO_ERROR;
 80480d2:	2011      	movs	r0, #17
 80480d4:	e771      	b.n	8047fba <ScheduleTx+0xda>
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 80480d6:	2012      	movs	r0, #18
 80480d8:	e76f      	b.n	8047fba <ScheduleTx+0xda>
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80480da:	2013      	movs	r0, #19
 80480dc:	e76d      	b.n	8047fba <ScheduleTx+0xda>
            return LORAMAC_STATUS_LENGTH_ERROR;
 80480de:	2008      	movs	r0, #8
 80480e0:	e76b      	b.n	8047fba <ScheduleTx+0xda>
 80480e2:	bf00      	nop
 80480e4:	20008890 	.word	0x20008890
 80480e8:	0804e7c9 	.word	0x0804e7c9
 80480ec:	20008ca9 	.word	0x20008ca9
 80480f0:	20008bfc 	.word	0x20008bfc
 80480f4:	20008c4c 	.word	0x20008c4c
 80480f8:	2000899c 	.word	0x2000899c

080480fc <OnTxDelayedTimerEvent>:
{
 80480fc:	b510      	push	{r4, lr}
    TimerStop( &MacCtx.TxDelayedTimer );
 80480fe:	4c12      	ldr	r4, [pc, #72]	; (8048148 <OnTxDelayedTimerEvent+0x4c>)
 8048100:	f504 705b 	add.w	r0, r4, #876	; 0x36c
 8048104:	f002 fc92 	bl	804aa2c <TimerStop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 8048108:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
    switch( ScheduleTx( true ) )
 804810c:	2001      	movs	r0, #1
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 804810e:	f023 0320 	bic.w	r3, r3, #32
 8048112:	f8c4 3344 	str.w	r3, [r4, #836]	; 0x344
    switch( ScheduleTx( true ) )
 8048116:	f7ff fee3 	bl	8047ee0 <ScheduleTx>
 804811a:	b1a0      	cbz	r0, 8048146 <OnTxDelayedTimerEvent+0x4a>
 804811c:	280b      	cmp	r0, #11
 804811e:	d012      	beq.n	8048146 <OnTxDelayedTimerEvent+0x4a>
            MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8048120:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8048124:	f893 30f9 	ldrb.w	r3, [r3, #249]	; 0xf9
 8048128:	f884 3442 	strb.w	r3, [r4, #1090]	; 0x442
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 804812c:	2009      	movs	r0, #9
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 804812e:	f894 3416 	ldrb.w	r3, [r4, #1046]	; 0x416
 8048132:	f884 3445 	strb.w	r3, [r4, #1093]	; 0x445
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 8048136:	f884 0441 	strb.w	r0, [r4, #1089]	; 0x441
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 804813a:	f000 fdd9 	bl	8048cf0 <LoRaMacConfirmQueueSetStatusCmn>
}
 804813e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            StopRetransmission( );
 8048142:	f7ff ba93 	b.w	804766c <StopRetransmission>
}
 8048146:	bd10      	pop	{r4, pc}
 8048148:	20008890 	.word	0x20008890

0804814c <DetermineFrameType>:
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 804814c:	4602      	mov	r2, r0
 804814e:	b1d0      	cbz	r0, 8048186 <DetermineFrameType+0x3a>
 8048150:	b1c9      	cbz	r1, 8048186 <DetermineFrameType+0x3a>
    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 8048152:	7b03      	ldrb	r3, [r0, #12]
 8048154:	f013 000f 	ands.w	r0, r3, #15
 8048158:	d005      	beq.n	8048166 <DetermineFrameType+0x1a>
 804815a:	f892 3020 	ldrb.w	r3, [r2, #32]
 804815e:	b113      	cbz	r3, 8048166 <DetermineFrameType+0x1a>
        *fType = FRAME_TYPE_A;
 8048160:	2000      	movs	r0, #0
 8048162:	7008      	strb	r0, [r1, #0]
 8048164:	4770      	bx	lr
    else if( macMsg->FRMPayloadSize == 0 )
 8048166:	f892 3028 	ldrb.w	r3, [r2, #40]	; 0x28
 804816a:	b91b      	cbnz	r3, 8048174 <DetermineFrameType+0x28>
        *fType = FRAME_TYPE_B;
 804816c:	2201      	movs	r2, #1
 804816e:	700a      	strb	r2, [r1, #0]
    return LORAMAC_STATUS_OK;
 8048170:	4618      	mov	r0, r3
 8048172:	4770      	bx	lr
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 8048174:	b948      	cbnz	r0, 804818a <DetermineFrameType+0x3e>
 8048176:	f892 3020 	ldrb.w	r3, [r2, #32]
 804817a:	b913      	cbnz	r3, 8048182 <DetermineFrameType+0x36>
        *fType = FRAME_TYPE_C;
 804817c:	2302      	movs	r3, #2
        *fType = FRAME_TYPE_D;
 804817e:	700b      	strb	r3, [r1, #0]
 8048180:	4770      	bx	lr
 8048182:	2303      	movs	r3, #3
 8048184:	e7fb      	b.n	804817e <DetermineFrameType+0x32>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8048186:	2003      	movs	r0, #3
 8048188:	4770      	bx	lr
        return LORAMAC_STATUS_ERROR;
 804818a:	2017      	movs	r0, #23
}
 804818c:	4770      	bx	lr
	...

08048190 <LoRaMacProcess>:
{
 8048190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8048194:	b0a1      	sub	sp, #132	; 0x84
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8048196:	f3ef 8310 	mrs	r3, PRIMASK
    events = LoRaMacRadioEvents;
 804819a:	4cbd      	ldr	r4, [pc, #756]	; (8048490 <LoRaMacProcess+0x300>)
    LoRaMacRadioEvents.Value = 0;
 804819c:	2200      	movs	r2, #0
    events = LoRaMacRadioEvents;
 804819e:	6825      	ldr	r5, [r4, #0]
    LoRaMacRadioEvents.Value = 0;
 80481a0:	6022      	str	r2, [r4, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80481a2:	f383 8810 	msr	PRIMASK, r3
    if( events.Value != 0 )
 80481a6:	2d00      	cmp	r5, #0
 80481a8:	f000 80c3 	beq.w	8048332 <LoRaMacProcess+0x1a2>
 80481ac:	b2ed      	uxtb	r5, r5
        if( events.Events.TxDone == 1 )
 80481ae:	06e9      	lsls	r1, r5, #27
 80481b0:	d552      	bpl.n	8048258 <LoRaMacProcess+0xc8>
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 80481b2:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 80481b6:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 80481ba:	2b02      	cmp	r3, #2
 80481bc:	d002      	beq.n	80481c4 <LoRaMacProcess+0x34>
        Radio.Sleep( );
 80481be:	4bb5      	ldr	r3, [pc, #724]	; (8048494 <LoRaMacProcess+0x304>)
 80481c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80481c2:	4798      	blx	r3
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay );
 80481c4:	f8d4 13b4 	ldr.w	r1, [r4, #948]	; 0x3b4
 80481c8:	48b3      	ldr	r0, [pc, #716]	; (8048498 <LoRaMacProcess+0x308>)
 80481ca:	f002 fc57 	bl	804aa7c <TimerSetValue>
    TimerStart( &MacCtx.RxWindowTimer1 );
 80481ce:	48b2      	ldr	r0, [pc, #712]	; (8048498 <LoRaMacProcess+0x308>)
 80481d0:	f002 fbba 	bl	804a948 <TimerStart>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay );
 80481d4:	f8d4 13b8 	ldr.w	r1, [r4, #952]	; 0x3b8
 80481d8:	48b0      	ldr	r0, [pc, #704]	; (804849c <LoRaMacProcess+0x30c>)
 80481da:	f002 fc4f 	bl	804aa7c <TimerSetValue>
    TimerStart( &MacCtx.RxWindowTimer2 );
 80481de:	48af      	ldr	r0, [pc, #700]	; (804849c <LoRaMacProcess+0x30c>)
 80481e0:	f002 fbb2 	bl	804a948 <TimerStart>
    if( ( MacCtx.NvmCtx->DeviceClass == CLASS_C ) || ( MacCtx.NodeAckRequested == true ) )
 80481e4:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 80481e8:	f893 20f0 	ldrb.w	r2, [r3, #240]	; 0xf0
 80481ec:	2a02      	cmp	r2, #2
 80481ee:	d002      	beq.n	80481f6 <LoRaMacProcess+0x66>
 80481f0:	f894 2418 	ldrb.w	r2, [r4, #1048]	; 0x418
 80481f4:	b182      	cbz	r2, 8048218 <LoRaMacProcess+0x88>
        getPhy.Attribute = PHY_ACK_TIMEOUT;
 80481f6:	a920      	add	r1, sp, #128	; 0x80
 80481f8:	2216      	movs	r2, #22
 80481fa:	f801 2d60 	strb.w	r2, [r1, #-96]!
        phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80481fe:	7818      	ldrb	r0, [r3, #0]
 8048200:	f001 fabf 	bl	8049782 <RegionGetPhyParam>
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 8048204:	f8d4 13b8 	ldr.w	r1, [r4, #952]	; 0x3b8
        phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8048208:	900a      	str	r0, [sp, #40]	; 0x28
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 804820a:	4401      	add	r1, r0
 804820c:	48a4      	ldr	r0, [pc, #656]	; (80484a0 <LoRaMacProcess+0x310>)
 804820e:	f002 fc35 	bl	804aa7c <TimerSetValue>
        TimerStart( &MacCtx.AckTimeoutTimer );
 8048212:	48a3      	ldr	r0, [pc, #652]	; (80484a0 <LoRaMacProcess+0x310>)
 8048214:	f002 fb98 	bl	804a948 <TimerStart>
    MacCtx.NvmCtx->LastTxChannel = MacCtx.Channel;
 8048218:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804821c:	f894 2419 	ldrb.w	r2, [r4, #1049]	; 0x419
 8048220:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
    txDone.Channel = MacCtx.Channel;
 8048224:	f88d 2050 	strb.w	r2, [sp, #80]	; 0x50
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8048228:	f893 21d4 	ldrb.w	r2, [r3, #468]	; 0x1d4
 804822c:	2a00      	cmp	r2, #0
 804822e:	f040 812c 	bne.w	804848a <LoRaMacProcess+0x2fa>
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 8048232:	4e9c      	ldr	r6, [pc, #624]	; (80484a4 <LoRaMacProcess+0x314>)
        txDone.Joined  = true;
 8048234:	f88d 2051 	strb.w	r2, [sp, #81]	; 0x51
    RegionSetBandTxDone( MacCtx.NvmCtx->Region, &txDone );
 8048238:	7818      	ldrb	r0, [r3, #0]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 804823a:	6832      	ldr	r2, [r6, #0]
 804823c:	9215      	str	r2, [sp, #84]	; 0x54
    RegionSetBandTxDone( MacCtx.NvmCtx->Region, &txDone );
 804823e:	a914      	add	r1, sp, #80	; 0x50
 8048240:	f001 faa9 	bl	8049796 <RegionSetBandTxDone>
    MacCtx.NvmCtx->LastTxDoneTime = TxDoneParams.CurTime;
 8048244:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8048248:	6832      	ldr	r2, [r6, #0]
 804824a:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4
    if( MacCtx.NodeAckRequested == false )
 804824e:	f894 3418 	ldrb.w	r3, [r4, #1048]	; 0x418
 8048252:	b90b      	cbnz	r3, 8048258 <LoRaMacProcess+0xc8>
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8048254:	f884 3441 	strb.w	r3, [r4, #1089]	; 0x441
        if( events.Events.RxDone == 1 )
 8048258:	072a      	lsls	r2, r5, #28
 804825a:	d540      	bpl.n	80482de <LoRaMacProcess+0x14e>
    uint8_t *payload = RxDoneParams.Payload;
 804825c:	4b92      	ldr	r3, [pc, #584]	; (80484a8 <LoRaMacProcess+0x318>)
    uint32_t address = MacCtx.NvmCtx->DevAddr;
 804825e:	f8d4 2488 	ldr.w	r2, [r4, #1160]	; 0x488
    uint8_t *payload = RxDoneParams.Payload;
 8048262:	f8d3 9004 	ldr.w	r9, [r3, #4]
    uint16_t size = RxDoneParams.Size;
 8048266:	f8b3 8008 	ldrh.w	r8, [r3, #8]
    int16_t rssi = RxDoneParams.Rssi;
 804826a:	f9b3 a00a 	ldrsh.w	sl, [r3, #10]
    int8_t snr = RxDoneParams.Snr;
 804826e:	f993 700c 	ldrsb.w	r7, [r3, #12]
    uint32_t address = MacCtx.NvmCtx->DevAddr;
 8048272:	6cd6      	ldr	r6, [r2, #76]	; 0x4c
    MacCtx.McpsIndication.RxSlot = MacCtx.RxSlot;
 8048274:	f894 2484 	ldrb.w	r2, [r4, #1156]	; 0x484
 8048278:	f884 2431 	strb.w	r2, [r4, #1073]	; 0x431
    uint32_t downLinkCounter = 0;
 804827c:	2300      	movs	r3, #0
 804827e:	9307      	str	r3, [sp, #28]
    MacCtx.McpsConfirm.AckReceived = false;
 8048280:	f884 3444 	strb.w	r3, [r4, #1092]	; 0x444
    MacCtx.McpsIndication.Multicast = 0;
 8048284:	f8a4 3422 	strh.w	r3, [r4, #1058]	; 0x422
    MacCtx.McpsIndication.FramePending = 0;
 8048288:	f884 3425 	strb.w	r3, [r4, #1061]	; 0x425
    MacCtx.McpsIndication.Buffer = NULL;
 804828c:	f8c4 3428 	str.w	r3, [r4, #1064]	; 0x428
    MacCtx.McpsIndication.BufferSize = 0;
 8048290:	f884 342c 	strb.w	r3, [r4, #1068]	; 0x42c
    MacCtx.McpsIndication.RxData = false;
 8048294:	f884 342d 	strb.w	r3, [r4, #1069]	; 0x42d
    MacCtx.McpsIndication.AckReceived = false;
 8048298:	f884 3432 	strb.w	r3, [r4, #1074]	; 0x432
    MacCtx.McpsIndication.DownLinkCounter = 0;
 804829c:	f8c4 3434 	str.w	r3, [r4, #1076]	; 0x434
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 80482a0:	f884 3420 	strb.w	r3, [r4, #1056]	; 0x420
    MacCtx.McpsIndication.DevAddress = 0;
 80482a4:	f8c4 3438 	str.w	r3, [r4, #1080]	; 0x438
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 80482a8:	f884 343c 	strb.w	r3, [r4, #1084]	; 0x43c
    Radio.Sleep( );
 80482ac:	4b79      	ldr	r3, [pc, #484]	; (8048494 <LoRaMacProcess+0x304>)
    MacCtx.McpsIndication.Rssi = rssi;
 80482ae:	f8a4 a42e 	strh.w	sl, [r4, #1070]	; 0x42e
    Radio.Sleep( );
 80482b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    MacCtx.McpsIndication.Snr = snr;
 80482b4:	f884 7430 	strb.w	r7, [r4, #1072]	; 0x430
    Radio.Sleep( );
 80482b8:	4798      	blx	r3
    TimerStop( &MacCtx.RxWindowTimer2 );
 80482ba:	4878      	ldr	r0, [pc, #480]	; (804849c <LoRaMacProcess+0x30c>)
 80482bc:	f002 fbb6 	bl	804aa2c <TimerStop>
    PRINTF("RxDone\r\n");
 80482c0:	487a      	ldr	r0, [pc, #488]	; (80484ac <LoRaMacProcess+0x31c>)
 80482c2:	f002 fc3d 	bl	804ab40 <TraceSend>
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 80482c6:	4641      	mov	r1, r8
 80482c8:	4648      	mov	r0, r9
 80482ca:	f000 fbd3 	bl	8048a74 <LoRaMacClassBRxBeacon>
 80482ce:	4683      	mov	fp, r0
 80482d0:	2800      	cmp	r0, #0
 80482d2:	f000 80f7 	beq.w	80484c4 <LoRaMacProcess+0x334>
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 80482d6:	f8a4 a47a 	strh.w	sl, [r4, #1146]	; 0x47a
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 80482da:	f884 747c 	strb.w	r7, [r4, #1148]	; 0x47c
        if( events.Events.TxTimeout == 1 )
 80482de:	076f      	lsls	r7, r5, #29
 80482e0:	d51b      	bpl.n	804831a <LoRaMacProcess+0x18a>
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 80482e2:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 80482e6:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 80482ea:	2b02      	cmp	r3, #2
 80482ec:	d002      	beq.n	80482f4 <LoRaMacProcess+0x164>
        Radio.Sleep( );
 80482ee:	4b69      	ldr	r3, [pc, #420]	; (8048494 <LoRaMacProcess+0x304>)
 80482f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80482f2:	4798      	blx	r3
    UpdateRxSlotIdleState( );
 80482f4:	f7ff f9ac 	bl	8047650 <UpdateRxSlotIdleState>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 80482f8:	2002      	movs	r0, #2
 80482fa:	f884 0441 	strb.w	r0, [r4, #1089]	; 0x441
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 80482fe:	f000 fcf7 	bl	8048cf0 <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 8048302:	f894 3418 	ldrb.w	r3, [r4, #1048]	; 0x418
 8048306:	b113      	cbz	r3, 804830e <LoRaMacProcess+0x17e>
        MacCtx.AckTimeoutRetry = true;
 8048308:	2301      	movs	r3, #1
 804830a:	f884 3417 	strb.w	r3, [r4, #1047]	; 0x417
    MacCtx.MacFlags.Bits.MacDone = 1;
 804830e:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 8048312:	f043 0320 	orr.w	r3, r3, #32
 8048316:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
        if( events.Events.RxError == 1 )
 804831a:	07ae      	lsls	r6, r5, #30
 804831c:	d503      	bpl.n	8048326 <LoRaMacProcess+0x196>
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 804831e:	2106      	movs	r1, #6
 8048320:	2005      	movs	r0, #5
 8048322:	f7ff fa29 	bl	8047778 <HandleRadioRxErrorTimeout>
        if( events.Events.RxTimeout == 1 )
 8048326:	07ed      	lsls	r5, r5, #31
 8048328:	d503      	bpl.n	8048332 <LoRaMacProcess+0x1a2>
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 804832a:	2104      	movs	r1, #4
 804832c:	2003      	movs	r0, #3
 804832e:	f7ff fa23 	bl	8047778 <HandleRadioRxErrorTimeout>
    LoRaMacClassBProcess( );
 8048332:	f000 fbb5 	bl	8048aa0 <LoRaMacClassBProcess>
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 8048336:	f894 2485 	ldrb.w	r2, [r4, #1157]	; 0x485
 804833a:	0690      	lsls	r0, r2, #26
 804833c:	d56a      	bpl.n	8048414 <LoRaMacProcess+0x284>
    MacCtx.AllowRequests = requestState;
 804833e:	2300      	movs	r3, #0
 8048340:	f884 3486 	strb.w	r3, [r4, #1158]	; 0x486
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 8048344:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
 8048348:	0619      	lsls	r1, r3, #24
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 804834a:	bf44      	itt	mi
 804834c:	f023 0382 	bicmi.w	r3, r3, #130	; 0x82
 8048350:	f8c4 3344 	strmi.w	r3, [r4, #836]	; 0x344
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CONFIRM_QUEUE );
}

static uint8_t IsRequestPending( void )
{
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 8048354:	f012 0f05 	tst.w	r2, #5
 8048358:	f000 82e0 	beq.w	804891c <LoRaMacProcess+0x78c>
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 804835c:	200b      	movs	r0, #11
 804835e:	f000 fcdf 	bl	8048d20 <LoRaMacConfirmQueueIsCmdActive>
 8048362:	2800      	cmp	r0, #0
 8048364:	f000 82da 	beq.w	804891c <LoRaMacProcess+0x78c>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 8048368:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 804836c:	07df      	lsls	r7, r3, #31
 804836e:	f100 82d5 	bmi.w	804891c <LoRaMacProcess+0x78c>
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8048372:	075e      	lsls	r6, r3, #29
 8048374:	f140 82d2 	bpl.w	804891c <LoRaMacProcess+0x78c>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8048378:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
 804837c:	f023 0302 	bic.w	r3, r3, #2
 8048380:	f8c4 3344 	str.w	r3, [r4, #836]	; 0x344
    if( MacCtx.MacState == LORAMAC_IDLE )
 8048384:	f8d4 2344 	ldr.w	r2, [r4, #836]	; 0x344
 8048388:	bb82      	cbnz	r2, 80483ec <LoRaMacProcess+0x25c>
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 804838a:	f894 5485 	ldrb.w	r5, [r4, #1157]	; 0x485
 804838e:	f015 0101 	ands.w	r1, r5, #1
            MacCtx.MacFlags.Bits.McpsReq = 0;
 8048392:	bf1e      	ittt	ne
 8048394:	462b      	movne	r3, r5
 8048396:	f362 0300 	bfine	r3, r2, #0, #1
 804839a:	f884 3485 	strbne.w	r3, [r4, #1157]	; 0x485
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 804839e:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 80483a2:	075e      	lsls	r6, r3, #29
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 80483a4:	bf44      	itt	mi
 80483a6:	f36f 0382 	bfcmi	r3, #2, #1
 80483aa:	f884 3485 	strbmi.w	r3, [r4, #1157]	; 0x485
    MacCtx.AllowRequests = requestState;
 80483ae:	2301      	movs	r3, #1
 80483b0:	f884 3486 	strb.w	r3, [r4, #1158]	; 0x486
        if( reqEvents.Bits.McpsReq == 1 )
 80483b4:	b121      	cbz	r1, 80483c0 <LoRaMacProcess+0x230>
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 80483b6:	f8d4 3348 	ldr.w	r3, [r4, #840]	; 0x348
 80483ba:	483d      	ldr	r0, [pc, #244]	; (80484b0 <LoRaMacProcess+0x320>)
 80483bc:	681b      	ldr	r3, [r3, #0]
 80483be:	4798      	blx	r3
        if( reqEvents.Bits.MlmeReq == 1 )
 80483c0:	076d      	lsls	r5, r5, #29
 80483c2:	d50b      	bpl.n	80483dc <LoRaMacProcess+0x24c>
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 80483c4:	483b      	ldr	r0, [pc, #236]	; (80484b4 <LoRaMacProcess+0x324>)
 80483c6:	f000 fcc3 	bl	8048d50 <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 80483ca:	f000 fced 	bl	8048da8 <LoRaMacConfirmQueueGetCnt>
 80483ce:	b128      	cbz	r0, 80483dc <LoRaMacProcess+0x24c>
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 80483d0:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 80483d4:	f043 0304 	orr.w	r3, r3, #4
 80483d8:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
        LoRaMacClassBResumeBeaconing( );
 80483dc:	f000 fb55 	bl	8048a8a <LoRaMacClassBResumeBeaconing>
        MacCtx.MacFlags.Bits.MacDone = 0;
 80483e0:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 80483e4:	f36f 1345 	bfc	r3, #5, #1
 80483e8:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
    if( MacCtx.MacState == LORAMAC_IDLE )
 80483ec:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
 80483f0:	b96b      	cbnz	r3, 804840e <LoRaMacProcess+0x27e>
        bool isStickyMacCommandPending = false;
 80483f2:	a820      	add	r0, sp, #128	; 0x80
 80483f4:	f800 3d30 	strb.w	r3, [r0, #-48]!
        LoRaMacCommandsStickyCmdsPending( &isStickyMacCommandPending );
 80483f8:	f000 fc04 	bl	8048c04 <LoRaMacCommandsStickyCmdsPending>
        if( isStickyMacCommandPending == true )
 80483fc:	f89d 3050 	ldrb.w	r3, [sp, #80]	; 0x50
 8048400:	b12b      	cbz	r3, 804840e <LoRaMacProcess+0x27e>
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 8048402:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 8048406:	f043 0310 	orr.w	r3, r3, #16
 804840a:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
    MacCtx.AllowRequests = requestState;
 804840e:	2301      	movs	r3, #1
 8048410:	f884 3486 	strb.w	r3, [r4, #1158]	; 0x486
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 8048414:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 8048418:	0718      	lsls	r0, r3, #28
 804841a:	d508      	bpl.n	804842e <LoRaMacProcess+0x29e>
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 804841c:	f36f 03c3 	bfc	r3, #3, #1
 8048420:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication );
 8048424:	f8d4 3348 	ldr.w	r3, [r4, #840]	; 0x348
 8048428:	4823      	ldr	r0, [pc, #140]	; (80484b8 <LoRaMacProcess+0x328>)
 804842a:	68db      	ldr	r3, [r3, #12]
 804842c:	4798      	blx	r3
    if( MacCtx.MacFlags.Bits.MlmeSchedUplinkInd == 1 )
 804842e:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 8048432:	06d9      	lsls	r1, r3, #27
 8048434:	d510      	bpl.n	8048458 <LoRaMacProcess+0x2c8>
        schduleUplinkIndication.MlmeIndication = MLME_SCHEDULE_UPLINK;
 8048436:	2306      	movs	r3, #6
 8048438:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
        MacCtx.MacPrimitives->MacMlmeIndication( &schduleUplinkIndication );
 804843c:	f8d4 3348 	ldr.w	r3, [r4, #840]	; 0x348
        schduleUplinkIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8048440:	2500      	movs	r5, #0
        MacCtx.MacPrimitives->MacMlmeIndication( &schduleUplinkIndication );
 8048442:	68db      	ldr	r3, [r3, #12]
        schduleUplinkIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8048444:	f88d 5051 	strb.w	r5, [sp, #81]	; 0x51
        MacCtx.MacPrimitives->MacMlmeIndication( &schduleUplinkIndication );
 8048448:	a814      	add	r0, sp, #80	; 0x50
 804844a:	4798      	blx	r3
        MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 0;
 804844c:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 8048450:	f365 1304 	bfi	r3, r5, #4, #1
 8048454:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8048458:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 804845c:	079a      	lsls	r2, r3, #30
 804845e:	d508      	bpl.n	8048472 <LoRaMacProcess+0x2e2>
        MacCtx.MacFlags.Bits.McpsInd = 0;
 8048460:	f36f 0341 	bfc	r3, #1, #1
 8048464:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication );
 8048468:	f8d4 3348 	ldr.w	r3, [r4, #840]	; 0x348
 804846c:	4813      	ldr	r0, [pc, #76]	; (80484bc <LoRaMacProcess+0x32c>)
 804846e:	685b      	ldr	r3, [r3, #4]
 8048470:	4798      	blx	r3
    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 8048472:	f894 3484 	ldrb.w	r3, [r4, #1156]	; 0x484
 8048476:	2b02      	cmp	r3, #2
 8048478:	d104      	bne.n	8048484 <LoRaMacProcess+0x2f4>
    	PRINTF("Recebe em Classe C\r\n");
 804847a:	4811      	ldr	r0, [pc, #68]	; (80484c0 <LoRaMacProcess+0x330>)
 804847c:	f002 fb60 	bl	804ab40 <TraceSend>
        OpenContinuousRxCWindow( );
 8048480:	f7ff f9d6 	bl	8047830 <OpenContinuousRxCWindow>
}
 8048484:	b021      	add	sp, #132	; 0x84
 8048486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        txDone.Joined  = true;
 804848a:	2201      	movs	r2, #1
 804848c:	e6d1      	b.n	8048232 <LoRaMacProcess+0xa2>
 804848e:	bf00      	nop
 8048490:	20008890 	.word	0x20008890
 8048494:	0804e218 	.word	0x0804e218
 8048498:	20008c14 	.word	0x20008c14
 804849c:	20008c2c 	.word	0x20008c2c
 80484a0:	20008c8c 	.word	0x20008c8c
 80484a4:	2000bd14 	.word	0x2000bd14
 80484a8:	2000bd18 	.word	0x2000bd18
 80484ac:	0804e7ea 	.word	0x0804e7ea
 80484b0:	20008cd0 	.word	0x20008cd0
 80484b4:	20008ce4 	.word	0x20008ce4
 80484b8:	20008cf8 	.word	0x20008cf8
 80484bc:	20008cb0 	.word	0x20008cb0
 80484c0:	0804e804 	.word	0x0804e804
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 80484c4:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 80484c8:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 80484cc:	2b01      	cmp	r3, #1
 80484ce:	d10c      	bne.n	80484ea <LoRaMacProcess+0x35a>
        if( LoRaMacClassBIsPingExpected( ) == true )
 80484d0:	f000 fad4 	bl	8048a7c <LoRaMacClassBIsPingExpected>
 80484d4:	4682      	mov	sl, r0
 80484d6:	b1c8      	cbz	r0, 804850c <LoRaMacProcess+0x37c>
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 80484d8:	4658      	mov	r0, fp
 80484da:	f000 fac6 	bl	8048a6a <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 80484de:	4658      	mov	r0, fp
 80484e0:	f000 fac6 	bl	8048a70 <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 80484e4:	2304      	movs	r3, #4
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 80484e6:	f884 3431 	strb.w	r3, [r4, #1073]	; 0x431
    macHdr.Value = payload[pktHeaderLen++];
 80484ea:	f899 a000 	ldrb.w	sl, [r9]
    switch( macHdr.Bits.MType )
 80484ee:	ea4f 135a 	mov.w	r3, sl, lsr #5
 80484f2:	3b01      	subs	r3, #1
 80484f4:	2b06      	cmp	r3, #6
 80484f6:	f200 81fe 	bhi.w	80488f6 <LoRaMacProcess+0x766>
 80484fa:	e8df f013 	tbh	[pc, r3, lsl #1]
 80484fe:	0013      	.short	0x0013
 8048500:	009401fc 	.word	0x009401fc
 8048504:	009101fc 	.word	0x009101fc
 8048508:	01e701fc 	.word	0x01e701fc
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 804850c:	f000 fab8 	bl	8048a80 <LoRaMacClassBIsMulticastExpected>
 8048510:	2800      	cmp	r0, #0
 8048512:	d0ea      	beq.n	80484ea <LoRaMacProcess+0x35a>
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 8048514:	4650      	mov	r0, sl
 8048516:	f000 faa9 	bl	8048a6c <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 804851a:	4650      	mov	r0, sl
 804851c:	f000 faa9 	bl	8048a72 <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 8048520:	2305      	movs	r3, #5
 8048522:	e7e0      	b.n	80484e6 <LoRaMacProcess+0x356>
            macMsgJoinAccept.BufSize = size;
 8048524:	fa5f f888 	uxtb.w	r8, r8
            if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 8048528:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
            macMsgJoinAccept.BufSize = size;
 804852c:	f88d 802c 	strb.w	r8, [sp, #44]	; 0x2c
            if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 8048530:	f893 61d4 	ldrb.w	r6, [r3, #468]	; 0x1d4
            macMsgJoinAccept.Buffer = payload;
 8048534:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
            if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 8048538:	b11e      	cbz	r6, 8048542 <LoRaMacProcess+0x3b2>
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804853a:	2301      	movs	r3, #1
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 804853c:	f884 3421 	strb.w	r3, [r4, #1057]	; 0x421
 8048540:	e10e      	b.n	8048760 <LoRaMacProcess+0x5d0>
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, SecureElementGetJoinEui( ), &macMsgJoinAccept );
 8048542:	f7ff f881 	bl	8047648 <SecureElementGetJoinEui>
 8048546:	aa0a      	add	r2, sp, #40	; 0x28
 8048548:	4601      	mov	r1, r0
 804854a:	20ff      	movs	r0, #255	; 0xff
 804854c:	f000 ff10 	bl	8049370 <LoRaMacCryptoHandleJoinAccept>
            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 8048550:	2800      	cmp	r0, #0
 8048552:	d15d      	bne.n	8048610 <LoRaMacProcess+0x480>
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 8048554:	f89d 2033 	ldrb.w	r2, [sp, #51]	; 0x33
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 8048558:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
                MacCtx.NvmCtx->NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 804855c:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 8048560:	0412      	lsls	r2, r2, #16
 8048562:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
                MacCtx.NvmCtx->NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 8048566:	f89d 1031 	ldrb.w	r1, [sp, #49]	; 0x31
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 804856a:	430a      	orrs	r2, r1
 804856c:	649a      	str	r2, [r3, #72]	; 0x48
                MacCtx.NvmCtx->DevAddr = macMsgJoinAccept.DevAddr;
 804856e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8048570:	64da      	str	r2, [r3, #76]	; 0x4c
                MacCtx.NvmCtx->MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 8048572:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
 8048576:	f3c2 1202 	ubfx	r2, r2, #4, #3
 804857a:	f883 2119 	strb.w	r2, [r3, #281]	; 0x119
                MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 804857e:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
 8048582:	f3c2 0203 	ubfx	r2, r2, #0, #4
 8048586:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120
                MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 804858a:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 804858e:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
                if( MacCtx.NvmCtx->MacParams.ReceiveDelay1 == 0 )
 8048592:	b3da      	cbz	r2, 804860c <LoRaMacProcess+0x47c>
                    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = 1;
 8048594:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 *= 1000;
 8048598:	f8d3 1108 	ldr.w	r1, [r3, #264]	; 0x108
 804859c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80485a0:	434a      	muls	r2, r1
 80485a2:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                MacCtx.NvmCtx->Version.Fields.Minor = 0;
 80485a6:	2600      	movs	r6, #0
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 80485a8:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
                applyCFList.Size = size - 17;
 80485ac:	f1a8 0811 	sub.w	r8, r8, #17
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 80485b0:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
                MacCtx.NvmCtx->Version.Fields.Minor = 0;
 80485b4:	f883 61d2 	strb.w	r6, [r3, #466]	; 0x1d2
                applyCFList.Size = size - 17;
 80485b8:	f88d 8024 	strb.w	r8, [sp, #36]	; 0x24
                applyCFList.Payload = macMsgJoinAccept.CFList;
 80485bc:	f10d 023a 	add.w	r2, sp, #58	; 0x3a
                RegionApplyCFList( MacCtx.NvmCtx->Region, &applyCFList );
 80485c0:	7818      	ldrb	r0, [r3, #0]
                applyCFList.Payload = macMsgJoinAccept.CFList;
 80485c2:	9208      	str	r2, [sp, #32]
                RegionApplyCFList( MacCtx.NvmCtx->Region, &applyCFList );
 80485c4:	a908      	add	r1, sp, #32
 80485c6:	f001 f8f2 	bl	80497ae <RegionApplyCFList>
                MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_OTAA;
 80485ca:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 80485ce:	2202      	movs	r2, #2
 80485d0:	f883 21d4 	strb.w	r2, [r3, #468]	; 0x1d4
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 80485d4:	4630      	mov	r0, r6
 80485d6:	f000 fba3 	bl	8048d20 <LoRaMacConfirmQueueIsCmdActive>
 80485da:	b118      	cbz	r0, 80485e4 <LoRaMacProcess+0x454>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_JOIN );
 80485dc:	4631      	mov	r1, r6
 80485de:	4630      	mov	r0, r6
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 80485e0:	f000 fb52 	bl	8048c88 <LoRaMacConfirmQueueSetStatus>
    if( MacCtx.NodeAckRequested == true )
 80485e4:	f894 3418 	ldrb.w	r3, [r4, #1048]	; 0x418
 80485e8:	2b00      	cmp	r3, #0
 80485ea:	f000 818a 	beq.w	8048902 <LoRaMacProcess+0x772>
        if( MacCtx.McpsConfirm.AckReceived == true )
 80485ee:	f894 3444 	ldrb.w	r3, [r4, #1092]	; 0x444
 80485f2:	b113      	cbz	r3, 80485fa <LoRaMacProcess+0x46a>
            OnAckTimeoutTimerEvent( NULL );
 80485f4:	2000      	movs	r0, #0
 80485f6:	f7ff f87b 	bl	80476f0 <OnAckTimeoutTimerEvent>
    MacCtx.MacFlags.Bits.MacDone = 1;
 80485fa:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 80485fe:	f043 0320 	orr.w	r3, r3, #32
 8048602:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
    UpdateRxSlotIdleState( );
 8048606:	f7ff f823 	bl	8047650 <UpdateRxSlotIdleState>
 804860a:	e668      	b.n	80482de <LoRaMacProcess+0x14e>
                    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = 1;
 804860c:	2201      	movs	r2, #1
 804860e:	e7c1      	b.n	8048594 <LoRaMacProcess+0x404>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 8048610:	4630      	mov	r0, r6
 8048612:	f000 fb85 	bl	8048d20 <LoRaMacConfirmQueueIsCmdActive>
 8048616:	2800      	cmp	r0, #0
 8048618:	d0e4      	beq.n	80485e4 <LoRaMacProcess+0x454>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 804861a:	4631      	mov	r1, r6
 804861c:	2007      	movs	r0, #7
 804861e:	e7df      	b.n	80485e0 <LoRaMacProcess+0x450>
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 8048620:	2301      	movs	r3, #1
 8048622:	f884 3420 	strb.w	r3, [r4, #1056]	; 0x420
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8048626:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804862a:	f893 212d 	ldrb.w	r2, [r3, #301]	; 0x12d
 804862e:	f88d 2016 	strb.w	r2, [sp, #22]
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 8048632:	f894 2424 	ldrb.w	r2, [r4, #1060]	; 0x424
 8048636:	f88d 2015 	strb.w	r2, [sp, #21]
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 804863a:	220d      	movs	r2, #13
 804863c:	f88d 2014 	strb.w	r2, [sp, #20]
            if( MacCtx.NvmCtx->RepeaterSupport == true )
 8048640:	f893 213f 	ldrb.w	r2, [r3, #319]	; 0x13f
 8048644:	b112      	cbz	r2, 804864c <LoRaMacProcess+0x4bc>
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 8048646:	220e      	movs	r2, #14
 8048648:	f88d 2014 	strb.w	r2, [sp, #20]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804864c:	7818      	ldrb	r0, [r3, #0]
 804864e:	a905      	add	r1, sp, #20
 8048650:	f001 f897 	bl	8049782 <RegionGetPhyParam>
            if( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORA_MAC_FRMPAYLOAD_OVERHEAD ) ) > ( int16_t )phyParam.Value )
 8048654:	f1a8 030d 	sub.w	r3, r8, #13
 8048658:	b21b      	sxth	r3, r3
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804865a:	9006      	str	r0, [sp, #24]
            if( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORA_MAC_FRMPAYLOAD_OVERHEAD ) ) > ( int16_t )phyParam.Value )
 804865c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8048660:	b200      	sxth	r0, r0
 8048662:	4283      	cmp	r3, r0
 8048664:	f73f af69 	bgt.w	804853a <LoRaMacProcess+0x3aa>
            macMsgData.FRMPayload = MacCtx.RxPayload;
 8048668:	4baa      	ldr	r3, [pc, #680]	; (8048914 <LoRaMacProcess+0x784>)
 804866a:	931d      	str	r3, [sp, #116]	; 0x74
            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 804866c:	f10d 0b50 	add.w	fp, sp, #80	; 0x50
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 8048670:	23ff      	movs	r3, #255	; 0xff
            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 8048672:	4658      	mov	r0, fp
            macMsgData.Buffer = payload;
 8048674:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
            macMsgData.BufSize = size;
 8048678:	f88d 8054 	strb.w	r8, [sp, #84]	; 0x54
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 804867c:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 8048680:	f000 ff84 	bl	804958c <LoRaMacParserData>
 8048684:	2800      	cmp	r0, #0
 8048686:	f47f af58 	bne.w	804853a <LoRaMacProcess+0x3aa>
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 804868a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 804868c:	f8c4 3438 	str.w	r3, [r4, #1080]	; 0x438
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 8048690:	a908      	add	r1, sp, #32
 8048692:	4658      	mov	r0, fp
 8048694:	f7ff fd5a 	bl	804814c <DetermineFrameType>
 8048698:	2800      	cmp	r0, #0
 804869a:	f47f af4e 	bne.w	804853a <LoRaMacProcess+0x3aa>
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 804869e:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 80486a2:	9916      	ldr	r1, [sp, #88]	; 0x58
            downLinkCounter = 0;
 80486a4:	9007      	str	r0, [sp, #28]
 80486a6:	461a      	mov	r2, r3
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 80486a8:	4681      	mov	r9, r0
 80486aa:	6d50      	ldr	r0, [r2, #84]	; 0x54
 80486ac:	9003      	str	r0, [sp, #12]
 80486ae:	4288      	cmp	r0, r1
 80486b0:	d114      	bne.n	80486dc <LoRaMacProcess+0x54c>
 80486b2:	f892 0051 	ldrb.w	r0, [r2, #81]	; 0x51
 80486b6:	b188      	cbz	r0, 80486dc <LoRaMacProcess+0x54c>
                    addrID = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.GroupID;
 80486b8:	2028      	movs	r0, #40	; 0x28
 80486ba:	fb00 3009 	mla	r0, r0, r9, r3
                    downLinkCounter = *( MacCtx.NvmCtx->MulticastChannelList[i].DownLinkCounter );
 80486be:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
                    addrID = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.GroupID;
 80486c0:	f890 9052 	ldrb.w	r9, [r0, #82]	; 0x52
                    downLinkCounter = *( MacCtx.NvmCtx->MulticastChannelList[i].DownLinkCounter );
 80486c4:	6812      	ldr	r2, [r2, #0]
 80486c6:	9207      	str	r2, [sp, #28]
                    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 80486c8:	f893 20f0 	ldrb.w	r2, [r3, #240]	; 0xf0
 80486cc:	2a02      	cmp	r2, #2
 80486ce:	d102      	bne.n	80486d6 <LoRaMacProcess+0x546>
                        MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 80486d0:	2203      	movs	r2, #3
 80486d2:	f884 2431 	strb.w	r2, [r4, #1073]	; 0x431
                    multicast = 1;
 80486d6:	f04f 0801 	mov.w	r8, #1
 80486da:	e009      	b.n	80486f0 <LoRaMacProcess+0x560>
 80486dc:	f109 0901 	add.w	r9, r9, #1
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 80486e0:	f1b9 0f04 	cmp.w	r9, #4
 80486e4:	f102 0228 	add.w	r2, r2, #40	; 0x28
 80486e8:	d1df      	bne.n	80486aa <LoRaMacProcess+0x51a>
    uint32_t address = MacCtx.NvmCtx->DevAddr;
 80486ea:	9603      	str	r6, [sp, #12]
            multicast = 0;
 80486ec:	f04f 0800 	mov.w	r8, #0
            getPhy.Attribute = PHY_MAX_FCNT_GAP;
 80486f0:	2215      	movs	r2, #21
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80486f2:	a905      	add	r1, sp, #20
 80486f4:	7818      	ldrb	r0, [r3, #0]
            getPhy.Attribute = PHY_MAX_FCNT_GAP;
 80486f6:	f88d 2014 	strb.w	r2, [sp, #20]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80486fa:	f001 f842 	bl	8049782 <RegionGetPhyParam>
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, MacCtx.NvmCtx->Version, phyParam.Value, &fCntID, &downLinkCounter );
 80486fe:	f8d4 2488 	ldr.w	r2, [r4, #1160]	; 0x488
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8048702:	9006      	str	r0, [sp, #24]
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, MacCtx.NvmCtx->Version, phyParam.Value, &fCntID, &downLinkCounter );
 8048704:	f89d 3020 	ldrb.w	r3, [sp, #32]
 8048708:	f892 21d2 	ldrb.w	r2, [r2, #466]	; 0x1d2
 804870c:	b281      	uxth	r1, r0
    switch( addrID )
 804870e:	f1b9 0f04 	cmp.w	r9, #4
 8048712:	d840      	bhi.n	8048796 <LoRaMacProcess+0x606>
 8048714:	e8df f009 	tbb	[pc, r9]
 8048718:	312f3303 	.word	0x312f3303
 804871c:	27          	.byte	0x27
 804871d:	00          	.byte	0x00
            *fCntID = MC_FCNT_DOWN_0;
 804871e:	2604      	movs	r6, #4
    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
 8048720:	ab07      	add	r3, sp, #28
 8048722:	f8bd 205e 	ldrh.w	r2, [sp, #94]	; 0x5e
 8048726:	4630      	mov	r0, r6
 8048728:	f000 fca0 	bl	804906c <LoRaMacCryptoGetFCntDown>
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 804872c:	b3a8      	cbz	r0, 804879a <LoRaMacProcess+0x60a>
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 804872e:	2807      	cmp	r0, #7
 8048730:	d12b      	bne.n	804878a <LoRaMacProcess+0x5fa>
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 8048732:	2308      	movs	r3, #8
 8048734:	f884 3421 	strb.w	r3, [r4, #1057]	; 0x421
                    if( ( MacCtx.NvmCtx->Version.Fields.Minor == 0 ) && ( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN ) && ( MacCtx.NvmCtx->LastRxMic == macMsgData.MIC ) )
 8048738:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804873c:	f893 21d2 	ldrb.w	r2, [r3, #466]	; 0x1d2
 8048740:	b95a      	cbnz	r2, 804875a <LoRaMacProcess+0x5ca>
 8048742:	f00a 02e0 	and.w	r2, sl, #224	; 0xe0
 8048746:	2aa0      	cmp	r2, #160	; 0xa0
 8048748:	d107      	bne.n	804875a <LoRaMacProcess+0x5ca>
 804874a:	f8d3 11d8 	ldr.w	r1, [r3, #472]	; 0x1d8
 804874e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8048750:	4291      	cmp	r1, r2
 8048752:	d102      	bne.n	804875a <LoRaMacProcess+0x5ca>
                        MacCtx.NvmCtx->SrvAckRequested = true;
 8048754:	2201      	movs	r2, #1
 8048756:	f883 21c0 	strb.w	r2, [r3, #448]	; 0x1c0
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 804875a:	9b07      	ldr	r3, [sp, #28]
 804875c:	f8c4 3434 	str.w	r3, [r4, #1076]	; 0x434
                PrepareRxDoneAbort( );
 8048760:	f7fe ffea 	bl	8047738 <PrepareRxDoneAbort>
 8048764:	e5bb      	b.n	80482de <LoRaMacProcess+0x14e>
            if( lrWanVersion.Fields.Minor == 1 )
 8048766:	2a01      	cmp	r2, #1
 8048768:	d10b      	bne.n	8048782 <LoRaMacProcess+0x5f2>
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 804876a:	b163      	cbz	r3, 8048786 <LoRaMacProcess+0x5f6>
                    *fCntID = A_FCNT_DOWN;
 804876c:	2b03      	cmp	r3, #3
 804876e:	bf14      	ite	ne
 8048770:	2601      	movne	r6, #1
 8048772:	2602      	moveq	r6, #2
 8048774:	e7d4      	b.n	8048720 <LoRaMacProcess+0x590>
            *fCntID = MC_FCNT_DOWN_2;
 8048776:	2606      	movs	r6, #6
 8048778:	e7d2      	b.n	8048720 <LoRaMacProcess+0x590>
            *fCntID = MC_FCNT_DOWN_3;
 804877a:	2607      	movs	r6, #7
 804877c:	e7d0      	b.n	8048720 <LoRaMacProcess+0x590>
            *fCntID = MC_FCNT_DOWN_1;
 804877e:	2605      	movs	r6, #5
 8048780:	e7ce      	b.n	8048720 <LoRaMacProcess+0x590>
                *fCntID = FCNT_DOWN;
 8048782:	2603      	movs	r6, #3
 8048784:	e7cc      	b.n	8048720 <LoRaMacProcess+0x590>
                    *fCntID = A_FCNT_DOWN;
 8048786:	2602      	movs	r6, #2
 8048788:	e7ca      	b.n	8048720 <LoRaMacProcess+0x590>
                else if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT )
 804878a:	2808      	cmp	r0, #8
 804878c:	d103      	bne.n	8048796 <LoRaMacProcess+0x606>
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_TOO_MANY_FRAMES_LOSS;
 804878e:	230a      	movs	r3, #10
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8048790:	f884 3421 	strb.w	r3, [r4, #1057]	; 0x421
 8048794:	e7e1      	b.n	804875a <LoRaMacProcess+0x5ca>
 8048796:	2301      	movs	r3, #1
 8048798:	e7fa      	b.n	8048790 <LoRaMacProcess+0x600>
            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 804879a:	f8cd b000 	str.w	fp, [sp]
 804879e:	9b07      	ldr	r3, [sp, #28]
 80487a0:	9903      	ldr	r1, [sp, #12]
 80487a2:	4632      	mov	r2, r6
 80487a4:	4648      	mov	r0, r9
 80487a6:	f000 fd2f 	bl	8049208 <LoRaMacCryptoUnsecureMessage>
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 80487aa:	b120      	cbz	r0, 80487b6 <LoRaMacProcess+0x626>
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 80487ac:	2802      	cmp	r0, #2
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 80487ae:	bf0c      	ite	eq
 80487b0:	230b      	moveq	r3, #11
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 80487b2:	230c      	movne	r3, #12
 80487b4:	e6c2      	b.n	804853c <LoRaMacProcess+0x3ac>
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 80487b6:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 80487ba:	f894 1431 	ldrb.w	r1, [r4, #1073]	; 0x431
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 80487be:	f884 0421 	strb.w	r0, [r4, #1057]	; 0x421
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 80487c2:	f3c3 1200 	ubfx	r2, r3, #4, #1
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 80487c6:	2901      	cmp	r1, #1
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 80487c8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80487cc:	f884 3432 	strb.w	r3, [r4, #1074]	; 0x432
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 80487d0:	f884 3444 	strb.w	r3, [r4, #1092]	; 0x444
                MacCtx.NvmCtx->AdrAckCounter = 0;
 80487d4:	bf98      	it	ls
 80487d6:	f8d4 3488 	ldrls.w	r3, [r4, #1160]	; 0x488
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 80487da:	f884 2425 	strb.w	r2, [r4, #1061]	; 0x425
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 80487de:	9a07      	ldr	r2, [sp, #28]
            MacCtx.McpsIndication.Multicast = multicast;
 80487e0:	f884 8422 	strb.w	r8, [r4, #1058]	; 0x422
            MacCtx.McpsIndication.Buffer = NULL;
 80487e4:	f8c4 0428 	str.w	r0, [r4, #1064]	; 0x428
            MacCtx.McpsIndication.BufferSize = 0;
 80487e8:	f884 042c 	strb.w	r0, [r4, #1068]	; 0x42c
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 80487ec:	f8c4 2434 	str.w	r2, [r4, #1076]	; 0x434
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 80487f0:	f884 0441 	strb.w	r0, [r4, #1089]	; 0x441
                MacCtx.NvmCtx->AdrAckCounter = 0;
 80487f4:	bf98      	it	ls
 80487f6:	f8c3 00f4 	strls.w	r0, [r3, #244]	; 0xf4
            if( multicast == 1 )
 80487fa:	f1b8 0f00 	cmp.w	r8, #0
 80487fe:	d01b      	beq.n	8048838 <LoRaMacProcess+0x6a8>
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 8048800:	2302      	movs	r3, #2
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 8048802:	2901      	cmp	r1, #1
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 8048804:	f884 3420 	strb.w	r3, [r4, #1056]	; 0x420
            RemoveMacCommands( MacCtx.McpsIndication.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 8048808:	f894 2440 	ldrb.w	r2, [r4, #1088]	; 0x440
 804880c:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 8048810:	d805      	bhi.n	804881e <LoRaMacProcess+0x68e>
        if( request == MCPS_CONFIRMED )
 8048812:	2a01      	cmp	r2, #1
 8048814:	d101      	bne.n	804881a <LoRaMacProcess+0x68a>
            if( fCtrl.Bits.Ack == 1 )
 8048816:	069b      	lsls	r3, r3, #26
 8048818:	d501      	bpl.n	804881e <LoRaMacProcess+0x68e>
                LoRaMacCommandsRemoveStickyAnsCmds( );
 804881a:	f000 f9cd 	bl	8048bb8 <LoRaMacCommandsRemoveStickyAnsCmds>
            PRINTF("FRame type: %d\r\n", fType);
 804881e:	f89d 1020 	ldrb.w	r1, [sp, #32]
 8048822:	483d      	ldr	r0, [pc, #244]	; (8048918 <LoRaMacProcess+0x788>)
 8048824:	f002 f98c 	bl	804ab40 <TraceSend>
            switch( fType )
 8048828:	f89d 3020 	ldrb.w	r3, [sp, #32]
 804882c:	2b03      	cmp	r3, #3
 804882e:	d847      	bhi.n	80488c0 <LoRaMacProcess+0x730>
 8048830:	e8df f003 	tbb	[pc, r3]
 8048834:	1f412e17 	.word	0x1f412e17
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 8048838:	f00a 03e0 	and.w	r3, sl, #224	; 0xe0
 804883c:	2ba0      	cmp	r3, #160	; 0xa0
 804883e:	f8d4 2488 	ldr.w	r2, [r4, #1160]	; 0x488
 8048842:	d10a      	bne.n	804885a <LoRaMacProcess+0x6ca>
                    if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 8048844:	f892 01d2 	ldrb.w	r0, [r2, #466]	; 0x1d2
                    MacCtx.NvmCtx->SrvAckRequested = true;
 8048848:	2301      	movs	r3, #1
 804884a:	f882 31c0 	strb.w	r3, [r2, #448]	; 0x1c0
                    if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 804884e:	2800      	cmp	r0, #0
 8048850:	d1d7      	bne.n	8048802 <LoRaMacProcess+0x672>
                        MacCtx.NvmCtx->LastRxMic = macMsgData.MIC;
 8048852:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8048854:	f8c2 01d8 	str.w	r0, [r2, #472]	; 0x1d8
 8048858:	e7d3      	b.n	8048802 <LoRaMacProcess+0x672>
                    MacCtx.NvmCtx->SrvAckRequested = false;
 804885a:	2300      	movs	r3, #0
 804885c:	f882 31c0 	strb.w	r3, [r2, #448]	; 0x1c0
 8048860:	e7cf      	b.n	8048802 <LoRaMacProcess+0x672>
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 8048862:	f89d 105c 	ldrb.w	r1, [sp, #92]	; 0x5c
 8048866:	463a      	mov	r2, r7
 8048868:	f001 010f 	and.w	r1, r1, #15
 804886c:	a818      	add	r0, sp, #96	; 0x60
 804886e:	f7fe ffff 	bl	8047870 <ProcessMacCommands.isra.1.constprop.7>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 8048872:	f89d 3070 	ldrb.w	r3, [sp, #112]	; 0x70
 8048876:	f884 3423 	strb.w	r3, [r4, #1059]	; 0x423
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 804887a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 804887c:	f8c4 3428 	str.w	r3, [r4, #1064]	; 0x428
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 8048880:	f89d 3078 	ldrb.w	r3, [sp, #120]	; 0x78
 8048884:	f884 342c 	strb.w	r3, [r4, #1068]	; 0x42c
                    MacCtx.McpsIndication.RxData = true;
 8048888:	2301      	movs	r3, #1
 804888a:	f884 342d 	strb.w	r3, [r4, #1069]	; 0x42d
 804888e:	e00b      	b.n	80488a8 <LoRaMacProcess+0x718>
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 8048890:	f89d 105c 	ldrb.w	r1, [sp, #92]	; 0x5c
 8048894:	463a      	mov	r2, r7
 8048896:	f001 010f 	and.w	r1, r1, #15
 804889a:	a818      	add	r0, sp, #96	; 0x60
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.McpsIndication.RxSlot );
 804889c:	f7fe ffe8 	bl	8047870 <ProcessMacCommands.isra.1.constprop.7>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 80488a0:	f89d 3070 	ldrb.w	r3, [sp, #112]	; 0x70
 80488a4:	f884 3423 	strb.w	r3, [r4, #1059]	; 0x423
            MacCtx.MacFlags.Bits.McpsInd = 1;
 80488a8:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 80488ac:	f043 0302 	orr.w	r3, r3, #2
 80488b0:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
 80488b4:	e696      	b.n	80485e4 <LoRaMacProcess+0x454>
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.McpsIndication.RxSlot );
 80488b6:	463a      	mov	r2, r7
 80488b8:	f89d 1078 	ldrb.w	r1, [sp, #120]	; 0x78
 80488bc:	981d      	ldr	r0, [sp, #116]	; 0x74
 80488be:	e7ed      	b.n	804889c <LoRaMacProcess+0x70c>
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80488c0:	2301      	movs	r3, #1
 80488c2:	f884 3421 	strb.w	r3, [r4, #1057]	; 0x421
                    PrepareRxDoneAbort( );
 80488c6:	f7fe ff37 	bl	8047738 <PrepareRxDoneAbort>
 80488ca:	e7ed      	b.n	80488a8 <LoRaMacProcess+0x718>
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 80488cc:	4e11      	ldr	r6, [pc, #68]	; (8048914 <LoRaMacProcess+0x784>)
 80488ce:	f108 38ff 	add.w	r8, r8, #4294967295
 80488d2:	fa1f f288 	uxth.w	r2, r8
 80488d6:	f109 0101 	add.w	r1, r9, #1
 80488da:	4630      	mov	r0, r6
 80488dc:	f002 f98f 	bl	804abfe <memcpy1>
            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 80488e0:	2303      	movs	r3, #3
 80488e2:	f884 3420 	strb.w	r3, [r4, #1056]	; 0x420
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 80488e6:	2300      	movs	r3, #0
 80488e8:	f884 3421 	strb.w	r3, [r4, #1057]	; 0x421
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 80488ec:	f8c4 6428 	str.w	r6, [r4, #1064]	; 0x428
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 80488f0:	f884 842c 	strb.w	r8, [r4, #1068]	; 0x42c
 80488f4:	e7d8      	b.n	80488a8 <LoRaMacProcess+0x718>
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80488f6:	2301      	movs	r3, #1
 80488f8:	f884 3421 	strb.w	r3, [r4, #1057]	; 0x421
            PrepareRxDoneAbort( );
 80488fc:	f7fe ff1c 	bl	8047738 <PrepareRxDoneAbort>
 8048900:	e670      	b.n	80485e4 <LoRaMacProcess+0x454>
        if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 8048902:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8048906:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 804890a:	2b02      	cmp	r3, #2
 804890c:	f47f ae75 	bne.w	80485fa <LoRaMacProcess+0x46a>
 8048910:	e670      	b.n	80485f4 <LoRaMacProcess+0x464>
 8048912:	bf00      	nop
 8048914:	20008acc 	.word	0x20008acc
 8048918:	0804e7f3 	.word	0x0804e7f3
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 804891c:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 8048920:	075d      	lsls	r5, r3, #29
 8048922:	d50f      	bpl.n	8048944 <LoRaMacProcess+0x7b4>
        if( ( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true ) )
 8048924:	2000      	movs	r0, #0
 8048926:	f000 f9fb 	bl	8048d20 <LoRaMacConfirmQueueIsCmdActive>
 804892a:	b390      	cbz	r0, 8048992 <LoRaMacProcess+0x802>
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 804892c:	2000      	movs	r0, #0
 804892e:	f000 f9c5 	bl	8048cbc <LoRaMacConfirmQueueGetStatus>
 8048932:	b908      	cbnz	r0, 8048938 <LoRaMacProcess+0x7a8>
                MacCtx.ChannelsNbTransCounter = 0;
 8048934:	f884 0414 	strb.w	r0, [r4, #1044]	; 0x414
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8048938:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
 804893c:	f023 0302 	bic.w	r3, r3, #2
 8048940:	f8c4 3344 	str.w	r3, [r4, #836]	; 0x344
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 8048944:	f894 1485 	ldrb.w	r1, [r4, #1157]	; 0x485
 8048948:	07c8      	lsls	r0, r1, #31
 804894a:	f57f ad1b 	bpl.w	8048384 <LoRaMacProcess+0x1f4>
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 804894e:	f894 3440 	ldrb.w	r3, [r4, #1088]	; 0x440
 8048952:	b10b      	cbz	r3, 8048958 <LoRaMacProcess+0x7c8>
 8048954:	2b03      	cmp	r3, #3
 8048956:	d127      	bne.n	80489a8 <LoRaMacProcess+0x818>
        MacCtx.NvmCtx->MacParams.ChannelsNbTrans )
 8048958:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    if( MacCtx.ChannelsNbTransCounter >=
 804895c:	f894 0414 	ldrb.w	r0, [r4, #1044]	; 0x414
 8048960:	f893 2118 	ldrb.w	r2, [r3, #280]	; 0x118
 8048964:	4290      	cmp	r0, r2
 8048966:	d208      	bcs.n	804897a <LoRaMacProcess+0x7ea>
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8048968:	078a      	lsls	r2, r1, #30
 804896a:	d552      	bpl.n	8048a12 <LoRaMacProcess+0x882>
        if( MacCtx.NvmCtx->DeviceClass == CLASS_A )
 804896c:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8048970:	b11b      	cbz	r3, 804897a <LoRaMacProcess+0x7ea>
            if( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 )
 8048972:	f894 3431 	ldrb.w	r3, [r4, #1073]	; 0x431
 8048976:	2b00      	cmp	r3, #0
 8048978:	d14b      	bne.n	8048a12 <LoRaMacProcess+0x882>
            TimerStop( &MacCtx.TxDelayedTimer );
 804897a:	4839      	ldr	r0, [pc, #228]	; (8048a60 <LoRaMacProcess+0x8d0>)
 804897c:	f002 f856 	bl	804aa2c <TimerStop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 8048980:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
 8048984:	f023 0320 	bic.w	r3, r3, #32
 8048988:	f8c4 3344 	str.w	r3, [r4, #836]	; 0x344
            StopRetransmission( );
 804898c:	f7fe fe6e 	bl	804766c <StopRetransmission>
 8048990:	e4f8      	b.n	8048384 <LoRaMacProcess+0x1f4>
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 8048992:	2004      	movs	r0, #4
 8048994:	f000 f9c4 	bl	8048d20 <LoRaMacConfirmQueueIsCmdActive>
 8048998:	2800      	cmp	r0, #0
 804899a:	d1cd      	bne.n	8048938 <LoRaMacProcess+0x7a8>
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
 804899c:	2005      	movs	r0, #5
 804899e:	f000 f9bf 	bl	8048d20 <LoRaMacConfirmQueueIsCmdActive>
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 80489a2:	2800      	cmp	r0, #0
 80489a4:	d1c8      	bne.n	8048938 <LoRaMacProcess+0x7a8>
 80489a6:	e7cd      	b.n	8048944 <LoRaMacProcess+0x7b4>
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 80489a8:	2b01      	cmp	r3, #1
 80489aa:	d132      	bne.n	8048a12 <LoRaMacProcess+0x882>
            if( MacCtx.AckTimeoutRetry == true )
 80489ac:	f894 2417 	ldrb.w	r2, [r4, #1047]	; 0x417
 80489b0:	2a00      	cmp	r2, #0
 80489b2:	f43f ace7 	beq.w	8048384 <LoRaMacProcess+0x1f4>
    if( MacCtx.AckTimeoutRetriesCounter >=
 80489b6:	f894 3416 	ldrb.w	r3, [r4, #1046]	; 0x416
        MacCtx.AckTimeoutRetries )
 80489ba:	f894 5415 	ldrb.w	r5, [r4, #1045]	; 0x415
    if( MacCtx.AckTimeoutRetriesCounter >=
 80489be:	42ab      	cmp	r3, r5
 80489c0:	d204      	bcs.n	80489cc <LoRaMacProcess+0x83c>
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 80489c2:	f011 0202 	ands.w	r2, r1, #2
        if( MacCtx.McpsConfirm.AckReceived == true )
 80489c6:	bf18      	it	ne
 80489c8:	f894 2444 	ldrbne.w	r2, [r4, #1092]	; 0x444
                if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 80489cc:	f8d4 0488 	ldr.w	r0, [r4, #1160]	; 0x488
 80489d0:	f890 11d2 	ldrb.w	r1, [r0, #466]	; 0x1d2
 80489d4:	2900      	cmp	r1, #0
 80489d6:	d13f      	bne.n	8048a58 <LoRaMacProcess+0x8c8>
                    if( stopRetransmission == false )
 80489d8:	bb3a      	cbnz	r2, 8048a2a <LoRaMacProcess+0x89a>
    if( MacCtx.AckTimeoutRetriesCounter < MacCtx.AckTimeoutRetries )
 80489da:	42ab      	cmp	r3, r5
 80489dc:	d219      	bcs.n	8048a12 <LoRaMacProcess+0x882>
        MacCtx.AckTimeoutRetriesCounter++;
 80489de:	3301      	adds	r3, #1
 80489e0:	b2db      	uxtb	r3, r3
        if( ( MacCtx.AckTimeoutRetriesCounter % 2 ) == 1 )
 80489e2:	07df      	lsls	r7, r3, #31
        MacCtx.AckTimeoutRetriesCounter++;
 80489e4:	f884 3416 	strb.w	r3, [r4, #1046]	; 0x416
        if( ( MacCtx.AckTimeoutRetriesCounter % 2 ) == 1 )
 80489e8:	d513      	bpl.n	8048a12 <LoRaMacProcess+0x882>
            getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 80489ea:	2322      	movs	r3, #34	; 0x22
 80489ec:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 80489f0:	f890 312c 	ldrb.w	r3, [r0, #300]	; 0x12c
 80489f4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
            getPhy.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 80489f8:	f890 30f9 	ldrb.w	r3, [r0, #249]	; 0xf9
 80489fc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8048a00:	a90a      	add	r1, sp, #40	; 0x28
 8048a02:	7800      	ldrb	r0, [r0, #0]
 8048a04:	f000 febd 	bl	8049782 <RegionGetPhyParam>
            MacCtx.NvmCtx->MacParams.ChannelsDatarate = phyParam.Value;
 8048a08:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8048a0c:	9014      	str	r0, [sp, #80]	; 0x50
            MacCtx.NvmCtx->MacParams.ChannelsDatarate = phyParam.Value;
 8048a0e:	f883 00f9 	strb.w	r0, [r3, #249]	; 0xf9
            MacCtx.MacFlags.Bits.MacDone = 0;
 8048a12:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
            MacCtx.AckTimeoutRetry = false;
 8048a16:	2000      	movs	r0, #0
            MacCtx.MacFlags.Bits.MacDone = 0;
 8048a18:	f36f 1345 	bfc	r3, #5, #1
 8048a1c:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
            MacCtx.AckTimeoutRetry = false;
 8048a20:	f884 0417 	strb.w	r0, [r4, #1047]	; 0x417
            OnTxDelayedTimerEvent( NULL );
 8048a24:	f7ff fb6a 	bl	80480fc <OnTxDelayedTimerEvent>
 8048a28:	e4ac      	b.n	8048384 <LoRaMacProcess+0x1f4>
    if( MacCtx.McpsConfirm.AckReceived == false )
 8048a2a:	f894 5444 	ldrb.w	r5, [r4, #1092]	; 0x444
 8048a2e:	b975      	cbnz	r5, 8048a4e <LoRaMacProcess+0x8be>
        params.Type = INIT_TYPE_RESTORE_DEFAULT_CHANNELS;
 8048a30:	2301      	movs	r3, #1
 8048a32:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
        params.NvmCtx = Contexts.RegionNvmCtx;
 8048a36:	4b0b      	ldr	r3, [pc, #44]	; (8048a64 <LoRaMacProcess+0x8d4>)
        RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 8048a38:	7800      	ldrb	r0, [r0, #0]
        params.NvmCtx = Contexts.RegionNvmCtx;
 8048a3a:	689b      	ldr	r3, [r3, #8]
 8048a3c:	a920      	add	r1, sp, #128	; 0x80
 8048a3e:	f841 3d30 	str.w	r3, [r1, #-48]!
        RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 8048a42:	f000 feae 	bl	80497a2 <RegionInitDefaults>
        MacCtx.NodeAckRequested = false;
 8048a46:	f884 5418 	strb.w	r5, [r4, #1048]	; 0x418
        MacCtx.McpsConfirm.AckReceived = false;
 8048a4a:	f884 5444 	strb.w	r5, [r4, #1092]	; 0x444
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 8048a4e:	f894 3416 	ldrb.w	r3, [r4, #1046]	; 0x416
 8048a52:	f884 3445 	strb.w	r3, [r4, #1093]	; 0x445
 8048a56:	e790      	b.n	804897a <LoRaMacProcess+0x7ea>
        if( stopRetransmission == true )
 8048a58:	2a00      	cmp	r2, #0
 8048a5a:	d0da      	beq.n	8048a12 <LoRaMacProcess+0x882>
 8048a5c:	e78d      	b.n	804897a <LoRaMacProcess+0x7ea>
 8048a5e:	bf00      	nop
 8048a60:	20008bfc 	.word	0x20008bfc
 8048a64:	2000bd28 	.word	0x2000bd28

08048a68 <LoRaMacClassBSetBeaconState>:
        {
            Ctx.BeaconState = beaconState;
        }
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8048a68:	4770      	bx	lr

08048a6a <LoRaMacClassBSetPingSlotState>:
 8048a6a:	4770      	bx	lr

08048a6c <LoRaMacClassBSetMulticastSlotState>:
 8048a6c:	4770      	bx	lr

08048a6e <LoRaMacClassBBeaconTimerEvent>:
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8048a6e:	4770      	bx	lr

08048a70 <LoRaMacClassBPingSlotTimerEvent>:
 8048a70:	4770      	bx	lr

08048a72 <LoRaMacClassBMulticastSlotTimerEvent>:
 8048a72:	4770      	bx	lr

08048a74 <LoRaMacClassBRxBeacon>:
    }
    return beaconProcessed;
#else
    return false;
#endif // LORAMAC_CLASSB_ENABLED
}
 8048a74:	2000      	movs	r0, #0
 8048a76:	4770      	bx	lr

08048a78 <LoRaMacClassBIsBeaconExpected>:
 8048a78:	2000      	movs	r0, #0
 8048a7a:	4770      	bx	lr

08048a7c <LoRaMacClassBIsPingExpected>:
 8048a7c:	2000      	movs	r0, #0
 8048a7e:	4770      	bx	lr

08048a80 <LoRaMacClassBIsMulticastExpected>:
 8048a80:	2000      	movs	r0, #0
 8048a82:	4770      	bx	lr

08048a84 <LoRaMacClassBIsBeaconModeActive>:
 8048a84:	2000      	movs	r0, #0
 8048a86:	4770      	bx	lr

08048a88 <LoRaMacClassBHaltBeaconing>:

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8048a88:	4770      	bx	lr

08048a8a <LoRaMacClassBResumeBeaconing>:
 8048a8a:	4770      	bx	lr

08048a8c <LoRaMacClassBPingSlotInfoAns>:
 8048a8c:	4770      	bx	lr

08048a8e <LoRaMacClassBPingSlotChannelReq>:

    return status;
#else
    return 0;
#endif // LORAMAC_CLASSB_ENABLED
}
 8048a8e:	2000      	movs	r0, #0
 8048a90:	4770      	bx	lr

08048a92 <LoRaMacClassBBeaconTimingAns>:

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8048a92:	4770      	bx	lr

08048a94 <LoRaMacClassBDeviceTimeAns>:
 8048a94:	4770      	bx	lr

08048a96 <LoRaMacClassBBeaconFreqReq>:
    }
    return false;
#else
    return false;
#endif // LORAMAC_CLASSB_ENABLED
}
 8048a96:	2000      	movs	r0, #0
 8048a98:	4770      	bx	lr

08048a9a <LoRaMacClassBIsUplinkCollision>:
    }
    return 0;
#else
    return 0;
#endif // LORAMAC_CLASSB_ENABLED
}
 8048a9a:	2000      	movs	r0, #0
 8048a9c:	4770      	bx	lr

08048a9e <LoRaMacClassBStopRxSlots>:
 8048a9e:	4770      	bx	lr

08048aa0 <LoRaMacClassBProcess>:
 8048aa0:	4770      	bx	lr
	...

08048aa4 <NvmCtxCallback>:
/*
 * \brief Wrapper function for the NvmCtx
 */
static void NvmCtxCallback( void )
{
    if( CommandsNvmCtxChanged != NULL )
 8048aa4:	4b02      	ldr	r3, [pc, #8]	; (8048ab0 <NvmCtxCallback+0xc>)
 8048aa6:	681b      	ldr	r3, [r3, #0]
 8048aa8:	b103      	cbz	r3, 8048aac <NvmCtxCallback+0x8>
    {
        CommandsNvmCtxChanged( );
 8048aaa:	4718      	bx	r3
    }
}
 8048aac:	4770      	bx	lr
 8048aae:	bf00      	nop
 8048ab0:	20008ef8 	.word	0x20008ef8

08048ab4 <LoRaMacCommandsAddCmd>:
    *commandsNvmCtxSize = sizeof( NvmCtx );
    return &NvmCtx;
}

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 8048ab4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8048ab8:	4680      	mov	r8, r0
 8048aba:	4617      	mov	r7, r2
    if( payload == 0 )
 8048abc:	2900      	cmp	r1, #0
 8048abe:	d03f      	beq.n	8048b40 <LoRaMacCommandsAddCmd+0x8c>
 8048ac0:	4824      	ldr	r0, [pc, #144]	; (8048b54 <LoRaMacCommandsAddCmd+0xa0>)
 8048ac2:	2300      	movs	r3, #0
 8048ac4:	461a      	mov	r2, r3
 8048ac6:	1e46      	subs	r6, r0, #1
 8048ac8:	f100 0c0f 	add.w	ip, r0, #15
 8048acc:	18c5      	adds	r5, r0, r3
 8048ace:	18f4      	adds	r4, r6, r3
 8048ad0:	eb0c 0e03 	add.w	lr, ip, r3
        if( mem[size] != 0x00 )
 8048ad4:	f814 9f01 	ldrb.w	r9, [r4, #1]!
 8048ad8:	f1b9 0f00 	cmp.w	r9, #0
 8048adc:	d132      	bne.n	8048b44 <LoRaMacCommandsAddCmd+0x90>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8048ade:	4574      	cmp	r4, lr
 8048ae0:	d1f8      	bne.n	8048ad4 <LoRaMacCommandsAddCmd+0x20>
    if( list->First == 0 )
 8048ae2:	4c1d      	ldr	r4, [pc, #116]	; (8048b58 <LoRaMacCommandsAddCmd+0xa4>)
 8048ae4:	6860      	ldr	r0, [r4, #4]
 8048ae6:	b900      	cbnz	r0, 8048aea <LoRaMacCommandsAddCmd+0x36>
        list->First = element;
 8048ae8:	6065      	str	r5, [r4, #4]
    if( list->Last )
 8048aea:	68a0      	ldr	r0, [r4, #8]
 8048aec:	b100      	cbz	r0, 8048af0 <LoRaMacCommandsAddCmd+0x3c>
        list->Last->Next = element;
 8048aee:	6005      	str	r5, [r0, #0]
    element->Next = 0;
 8048af0:	eb04 1002 	add.w	r0, r4, r2, lsl #4
    list->Last = element;
 8048af4:	60a5      	str	r5, [r4, #8]
    element->Next = 0;
 8048af6:	2600      	movs	r6, #0
        return LORAMAC_COMMANDS_ERROR;
    }

    // Set Values
    newCmd->CID = cid;
    newCmd->PayloadSize = payloadSize;
 8048af8:	1c55      	adds	r5, r2, #1
    element->Next = 0;
 8048afa:	60c6      	str	r6, [r0, #12]
    newCmd->CID = cid;
 8048afc:	f880 8010 	strb.w	r8, [r0, #16]
    newCmd->PayloadSize = payloadSize;
 8048b00:	eb04 1205 	add.w	r2, r4, r5, lsl #4
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 8048b04:	4815      	ldr	r0, [pc, #84]	; (8048b5c <LoRaMacCommandsAddCmd+0xa8>)
    newCmd->PayloadSize = payloadSize;
 8048b06:	6057      	str	r7, [r2, #4]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 8048b08:	4418      	add	r0, r3
 8048b0a:	b2ba      	uxth	r2, r7
 8048b0c:	f002 f877 	bl	804abfe <memcpy1>
 8048b10:	f1b8 0f0a 	cmp.w	r8, #10
 8048b14:	d806      	bhi.n	8048b24 <LoRaMacCommandsAddCmd+0x70>
 8048b16:	2301      	movs	r3, #1
 8048b18:	fa03 f808 	lsl.w	r8, r3, r8
 8048b1c:	f418 6fa4 	tst.w	r8, #1312	; 0x520
 8048b20:	bf18      	it	ne
 8048b22:	461e      	movne	r6, r3
    newCmd->IsSticky = IsSticky( cid );
 8048b24:	eb04 1205 	add.w	r2, r4, r5, lsl #4
 8048b28:	7216      	strb	r6, [r2, #8]

    NvmCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 8048b2a:	f8d4 20fc 	ldr.w	r2, [r4, #252]	; 0xfc
 8048b2e:	3201      	adds	r2, #1
 8048b30:	443a      	add	r2, r7
 8048b32:	f8c4 20fc 	str.w	r2, [r4, #252]	; 0xfc

    NvmCtxCallback( );
 8048b36:	f7ff ffb5 	bl	8048aa4 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 8048b3a:	2000      	movs	r0, #0
}
 8048b3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return LORAMAC_COMMANDS_ERROR_NPE;
 8048b40:	2001      	movs	r0, #1
 8048b42:	e7fb      	b.n	8048b3c <LoRaMacCommandsAddCmd+0x88>
 8048b44:	3201      	adds	r2, #1
        if( itr == NUM_OF_MAC_COMMANDS )
 8048b46:	2a0f      	cmp	r2, #15
 8048b48:	f103 0310 	add.w	r3, r3, #16
 8048b4c:	d1be      	bne.n	8048acc <LoRaMacCommandsAddCmd+0x18>
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 8048b4e:	2002      	movs	r0, #2
 8048b50:	e7f4      	b.n	8048b3c <LoRaMacCommandsAddCmd+0x88>
 8048b52:	bf00      	nop
 8048b54:	20008f04 	.word	0x20008f04
 8048b58:	20008ef8 	.word	0x20008ef8
 8048b5c:	20008f09 	.word	0x20008f09

08048b60 <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 8048b60:	b510      	push	{r4, lr}
    if( macCmd == NULL )
 8048b62:	b320      	cbz	r0, 8048bae <LoRaMacCommandsRemoveCmd+0x4e>
    curElement = list->First;
 8048b64:	4a13      	ldr	r2, [pc, #76]	; (8048bb4 <LoRaMacCommandsRemoveCmd+0x54>)
 8048b66:	6853      	ldr	r3, [r2, #4]
    if( element != curElement )
 8048b68:	4298      	cmp	r0, r3
 8048b6a:	d104      	bne.n	8048b76 <LoRaMacCommandsRemoveCmd+0x16>
        list->First = element->Next;
 8048b6c:	6803      	ldr	r3, [r0, #0]
 8048b6e:	6053      	str	r3, [r2, #4]
        curElement = NULL;
 8048b70:	2300      	movs	r3, #0
 8048b72:	e004      	b.n	8048b7e <LoRaMacCommandsRemoveCmd+0x1e>
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8048b74:	460b      	mov	r3, r1
 8048b76:	b113      	cbz	r3, 8048b7e <LoRaMacCommandsRemoveCmd+0x1e>
 8048b78:	6819      	ldr	r1, [r3, #0]
 8048b7a:	4288      	cmp	r0, r1
 8048b7c:	d1fa      	bne.n	8048b74 <LoRaMacCommandsRemoveCmd+0x14>
    if( list->Last == element )
 8048b7e:	6891      	ldr	r1, [r2, #8]
 8048b80:	4288      	cmp	r0, r1
        list->Last = PrevElement;
 8048b82:	bf08      	it	eq
 8048b84:	6093      	streq	r3, [r2, #8]
    if( PrevElement != NULL )
 8048b86:	b10b      	cbz	r3, 8048b8c <LoRaMacCommandsRemoveCmd+0x2c>
        PrevElement->Next = element->Next;
 8048b88:	6801      	ldr	r1, [r0, #0]
 8048b8a:	6019      	str	r1, [r3, #0]
    if( LinkedListRemove( &NvmCtx.MacCommandList, macCmd ) == false )
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
    }

    NvmCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 8048b8c:	f8d2 30fc 	ldr.w	r3, [r2, #252]	; 0xfc
 8048b90:	6881      	ldr	r1, [r0, #8]
 8048b92:	3b01      	subs	r3, #1
 8048b94:	1a5b      	subs	r3, r3, r1
    element->Next = NULL;
 8048b96:	2400      	movs	r4, #0
 8048b98:	6004      	str	r4, [r0, #0]
    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 8048b9a:	4621      	mov	r1, r4
    NvmCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 8048b9c:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 8048ba0:	2210      	movs	r2, #16
 8048ba2:	f002 f840 	bl	804ac26 <memset1>
    if( FreeMacCommandSlot( macCmd ) == false )
    {
        return LORAMAC_COMMANDS_ERROR;
    }

    NvmCtxCallback( );
 8048ba6:	f7ff ff7d 	bl	8048aa4 <NvmCtxCallback>
 8048baa:	4620      	mov	r0, r4

    return LORAMAC_COMMANDS_SUCCESS;
}
 8048bac:	bd10      	pop	{r4, pc}
        return LORAMAC_COMMANDS_ERROR_NPE;
 8048bae:	2001      	movs	r0, #1
 8048bb0:	e7fc      	b.n	8048bac <LoRaMacCommandsRemoveCmd+0x4c>
 8048bb2:	bf00      	nop
 8048bb4:	20008ef8 	.word	0x20008ef8

08048bb8 <LoRaMacCommandsRemoveStickyAnsCmds>:
{
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = NvmCtx.MacCommandList.First;
 8048bb8:	4b0b      	ldr	r3, [pc, #44]	; (8048be8 <LoRaMacCommandsRemoveStickyAnsCmds+0x30>)
{
 8048bba:	b570      	push	{r4, r5, r6, lr}
    curElement = NvmCtx.MacCommandList.First;
 8048bbc:	685c      	ldr	r4, [r3, #4]
 8048bbe:	2501      	movs	r5, #1

    // Loop through all elements
    while( curElement != NULL )
 8048bc0:	b91c      	cbnz	r4, 8048bca <LoRaMacCommandsRemoveStickyAnsCmds+0x12>
            LoRaMacCommandsRemoveCmd( curElement );
        }
        curElement = nexElement;
    }

    NvmCtxCallback( );
 8048bc2:	f7ff ff6f 	bl	8048aa4 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
}
 8048bc6:	4620      	mov	r0, r4
 8048bc8:	bd70      	pop	{r4, r5, r6, pc}
        if( IsSticky( curElement->CID ) == true )
 8048bca:	7923      	ldrb	r3, [r4, #4]
        nexElement = curElement->Next;
 8048bcc:	6826      	ldr	r6, [r4, #0]
 8048bce:	2b0a      	cmp	r3, #10
 8048bd0:	d807      	bhi.n	8048be2 <LoRaMacCommandsRemoveStickyAnsCmds+0x2a>
 8048bd2:	fa05 f303 	lsl.w	r3, r5, r3
 8048bd6:	f413 6fa4 	tst.w	r3, #1312	; 0x520
 8048bda:	d002      	beq.n	8048be2 <LoRaMacCommandsRemoveStickyAnsCmds+0x2a>
            LoRaMacCommandsRemoveCmd( curElement );
 8048bdc:	4620      	mov	r0, r4
 8048bde:	f7ff ffbf 	bl	8048b60 <LoRaMacCommandsRemoveCmd>
{
 8048be2:	4634      	mov	r4, r6
 8048be4:	e7ec      	b.n	8048bc0 <LoRaMacCommandsRemoveStickyAnsCmds+0x8>
 8048be6:	bf00      	nop
 8048be8:	20008ef8 	.word	0x20008ef8

08048bec <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
    if( size == NULL )
 8048bec:	b128      	cbz	r0, 8048bfa <LoRaMacCommandsGetSizeSerializedCmds+0xe>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
    }
    *size = NvmCtx.SerializedCmdsSize;
 8048bee:	4b04      	ldr	r3, [pc, #16]	; (8048c00 <LoRaMacCommandsGetSizeSerializedCmds+0x14>)
 8048bf0:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8048bf4:	6003      	str	r3, [r0, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 8048bf6:	2000      	movs	r0, #0
 8048bf8:	4770      	bx	lr
        return LORAMAC_COMMANDS_ERROR_NPE;
 8048bfa:	2001      	movs	r0, #1
}
 8048bfc:	4770      	bx	lr
 8048bfe:	bf00      	nop
 8048c00:	20008ef8 	.word	0x20008ef8

08048c04 <LoRaMacCommandsStickyCmdsPending>:
    return LORAMAC_COMMANDS_SUCCESS;
}

LoRaMacCommandStatus_t LoRaMacCommandsStickyCmdsPending( bool* cmdsPending )
{
    if( cmdsPending == NULL )
 8048c04:	b160      	cbz	r0, 8048c20 <LoRaMacCommandsStickyCmdsPending+0x1c>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
    }
    MacCommand_t* curElement;
    curElement = NvmCtx.MacCommandList.First;
 8048c06:	4b07      	ldr	r3, [pc, #28]	; (8048c24 <LoRaMacCommandsStickyCmdsPending+0x20>)

    *cmdsPending = false;
 8048c08:	2200      	movs	r2, #0
    curElement = NvmCtx.MacCommandList.First;
 8048c0a:	685b      	ldr	r3, [r3, #4]
    *cmdsPending = false;
 8048c0c:	7002      	strb	r2, [r0, #0]

    // Loop through all elements
    while( curElement != NULL )
 8048c0e:	b11b      	cbz	r3, 8048c18 <LoRaMacCommandsStickyCmdsPending+0x14>
    {
        if( curElement->IsSticky == true )
 8048c10:	7b1a      	ldrb	r2, [r3, #12]
 8048c12:	b11a      	cbz	r2, 8048c1c <LoRaMacCommandsStickyCmdsPending+0x18>
        {
            // Found one sticky MAC command
            *cmdsPending = true;
 8048c14:	2301      	movs	r3, #1
 8048c16:	7003      	strb	r3, [r0, #0]
            return LORAMAC_COMMANDS_SUCCESS;
 8048c18:	2000      	movs	r0, #0
 8048c1a:	4770      	bx	lr
        }
        curElement = curElement->Next;
 8048c1c:	681b      	ldr	r3, [r3, #0]
 8048c1e:	e7f6      	b.n	8048c0e <LoRaMacCommandsStickyCmdsPending+0xa>
        return LORAMAC_COMMANDS_ERROR_NPE;
 8048c20:	2001      	movs	r0, #1
    }

    return LORAMAC_COMMANDS_SUCCESS;
}
 8048c22:	4770      	bx	lr
 8048c24:	20008ef8 	.word	0x20008ef8

08048c28 <LoRaMacConfirmQueueAdd>:
    *confirmQueueNvmCtxSize = sizeof( ConfirmQueueNvmCtx );
    return &ConfirmQueueNvmCtx;
}

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 8048c28:	b510      	push	{r4, lr}
    if( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 8048c2a:	490d      	ldr	r1, [pc, #52]	; (8048c60 <LoRaMacConfirmQueueAdd+0x38>)
 8048c2c:	690b      	ldr	r3, [r1, #16]
 8048c2e:	7d1a      	ldrb	r2, [r3, #20]
 8048c30:	2a04      	cmp	r2, #4
 8048c32:	d813      	bhi.n	8048c5c <LoRaMacConfirmQueueAdd+0x34>
        // Protect the buffer against overwrites
        return false;
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 8048c34:	688a      	ldr	r2, [r1, #8]
 8048c36:	7804      	ldrb	r4, [r0, #0]
 8048c38:	7014      	strb	r4, [r2, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 8048c3a:	7844      	ldrb	r4, [r0, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 8048c3c:	78c0      	ldrb	r0, [r0, #3]
 8048c3e:	70d0      	strb	r0, [r2, #3]
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
 8048c40:	2000      	movs	r0, #0
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 8048c42:	7054      	strb	r4, [r2, #1]
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
 8048c44:	7090      	strb	r0, [r2, #2]
    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt++;
 8048c46:	7d18      	ldrb	r0, [r3, #20]
 8048c48:	3001      	adds	r0, #1
 8048c4a:	7518      	strb	r0, [r3, #20]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8048c4c:	f103 0010 	add.w	r0, r3, #16
 8048c50:	4282      	cmp	r2, r0
        bufferPointer++;
 8048c52:	bf18      	it	ne
 8048c54:	1d13      	addne	r3, r2, #4
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 8048c56:	608b      	str	r3, [r1, #8]

    return true;
 8048c58:	2001      	movs	r0, #1
}
 8048c5a:	bd10      	pop	{r4, pc}
        return false;
 8048c5c:	2000      	movs	r0, #0
 8048c5e:	e7fc      	b.n	8048c5a <LoRaMacConfirmQueueAdd+0x32>
 8048c60:	20008ff8 	.word	0x20008ff8

08048c64 <LoRaMacConfirmQueueRemoveFirst>:
    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
    if( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt == 0 )
 8048c64:	4a07      	ldr	r2, [pc, #28]	; (8048c84 <LoRaMacConfirmQueueRemoveFirst+0x20>)
 8048c66:	6913      	ldr	r3, [r2, #16]
 8048c68:	7d18      	ldrb	r0, [r3, #20]
 8048c6a:	b148      	cbz	r0, 8048c80 <LoRaMacConfirmQueueRemoveFirst+0x1c>
    }

    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt--;
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 8048c6c:	6851      	ldr	r1, [r2, #4]
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt--;
 8048c6e:	3801      	subs	r0, #1
 8048c70:	7518      	strb	r0, [r3, #20]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8048c72:	f103 0010 	add.w	r0, r3, #16
 8048c76:	4281      	cmp	r1, r0
        bufferPointer++;
 8048c78:	bf18      	it	ne
 8048c7a:	1d0b      	addne	r3, r1, #4
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 8048c7c:	6053      	str	r3, [r2, #4]

    return true;
 8048c7e:	2001      	movs	r0, #1
}
 8048c80:	4770      	bx	lr
 8048c82:	bf00      	nop
 8048c84:	20008ff8 	.word	0x20008ff8

08048c88 <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 8048c88:	b570      	push	{r4, r5, r6, lr}
    MlmeConfirmQueue_t* element = NULL;

    if( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt > 0 )
 8048c8a:	4c0b      	ldr	r4, [pc, #44]	; (8048cb8 <LoRaMacConfirmQueueSetStatus+0x30>)
 8048c8c:	6922      	ldr	r2, [r4, #16]
 8048c8e:	7d13      	ldrb	r3, [r2, #20]
 8048c90:	b12b      	cbz	r3, 8048c9e <LoRaMacConfirmQueueSetStatus+0x16>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8048c92:	e9d4 3401 	ldrd	r3, r4, [r4, #4]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8048c96:	f102 0510 	add.w	r5, r2, #16
    while( element != bufferEnd )
 8048c9a:	429c      	cmp	r4, r3
 8048c9c:	d100      	bne.n	8048ca0 <LoRaMacConfirmQueueSetStatus+0x18>
        {
            element->Status = status;
            element->ReadyToHandle = true;
        }
    }
}
 8048c9e:	bd70      	pop	{r4, r5, r6, pc}
        if( element->Request == request )
 8048ca0:	781e      	ldrb	r6, [r3, #0]
 8048ca2:	428e      	cmp	r6, r1
 8048ca4:	d004      	beq.n	8048cb0 <LoRaMacConfirmQueueSetStatus+0x28>
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8048ca6:	42ab      	cmp	r3, r5
        bufferPointer = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 8048ca8:	bf0c      	ite	eq
 8048caa:	4613      	moveq	r3, r2
        bufferPointer++;
 8048cac:	3304      	addne	r3, #4
 8048cae:	e7f4      	b.n	8048c9a <LoRaMacConfirmQueueSetStatus+0x12>
            element->ReadyToHandle = true;
 8048cb0:	2201      	movs	r2, #1
            element->Status = status;
 8048cb2:	7058      	strb	r0, [r3, #1]
            element->ReadyToHandle = true;
 8048cb4:	709a      	strb	r2, [r3, #2]
 8048cb6:	e7f2      	b.n	8048c9e <LoRaMacConfirmQueueSetStatus+0x16>
 8048cb8:	20008ff8 	.word	0x20008ff8

08048cbc <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 8048cbc:	b530      	push	{r4, r5, lr}
    MlmeConfirmQueue_t* element = NULL;

    if( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt > 0 )
 8048cbe:	490b      	ldr	r1, [pc, #44]	; (8048cec <LoRaMacConfirmQueueGetStatus+0x30>)
 8048cc0:	690a      	ldr	r2, [r1, #16]
 8048cc2:	7d13      	ldrb	r3, [r2, #20]
 8048cc4:	b12b      	cbz	r3, 8048cd2 <LoRaMacConfirmQueueGetStatus+0x16>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8048cc6:	e9d1 3101 	ldrd	r3, r1, [r1, #4]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8048cca:	f102 0410 	add.w	r4, r2, #16
    while( element != bufferEnd )
 8048cce:	4299      	cmp	r1, r3
 8048cd0:	d101      	bne.n	8048cd6 <LoRaMacConfirmQueueGetStatus+0x1a>
        if( element != NULL )
        {
            return element->Status;
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 8048cd2:	2001      	movs	r0, #1
}
 8048cd4:	bd30      	pop	{r4, r5, pc}
        if( element->Request == request )
 8048cd6:	781d      	ldrb	r5, [r3, #0]
 8048cd8:	4285      	cmp	r5, r0
 8048cda:	d004      	beq.n	8048ce6 <LoRaMacConfirmQueueGetStatus+0x2a>
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8048cdc:	42a3      	cmp	r3, r4
        bufferPointer = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 8048cde:	bf0c      	ite	eq
 8048ce0:	4613      	moveq	r3, r2
        bufferPointer++;
 8048ce2:	3304      	addne	r3, #4
 8048ce4:	e7f3      	b.n	8048cce <LoRaMacConfirmQueueGetStatus+0x12>
            return element->Status;
 8048ce6:	7858      	ldrb	r0, [r3, #1]
 8048ce8:	e7f4      	b.n	8048cd4 <LoRaMacConfirmQueueGetStatus+0x18>
 8048cea:	bf00      	nop
 8048cec:	20008ff8 	.word	0x20008ff8

08048cf0 <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 8048cf0:	b570      	push	{r4, r5, r6, lr}
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 8048cf2:	490a      	ldr	r1, [pc, #40]	; (8048d1c <LoRaMacConfirmQueueSetStatusCmn+0x2c>)

    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = status;
 8048cf4:	690a      	ldr	r2, [r1, #16]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 8048cf6:	684b      	ldr	r3, [r1, #4]

    if( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt > 0 )
 8048cf8:	7d14      	ldrb	r4, [r2, #20]
    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = status;
 8048cfa:	7550      	strb	r0, [r2, #21]
    if( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt > 0 )
 8048cfc:	b16c      	cbz	r4, 8048d1a <LoRaMacConfirmQueueSetStatusCmn+0x2a>
            if( element->RestrictCommonReadyToHandle == false )
            {
                element->ReadyToHandle = true;
            }
            element = IncreaseBufferPointer( element );
        }while( element != ConfirmQueueCtx.BufferEnd );
 8048cfe:	6889      	ldr	r1, [r1, #8]
                element->ReadyToHandle = true;
 8048d00:	2501      	movs	r5, #1
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8048d02:	f102 0410 	add.w	r4, r2, #16
            if( element->RestrictCommonReadyToHandle == false )
 8048d06:	78de      	ldrb	r6, [r3, #3]
            element->Status = status;
 8048d08:	7058      	strb	r0, [r3, #1]
            if( element->RestrictCommonReadyToHandle == false )
 8048d0a:	b906      	cbnz	r6, 8048d0e <LoRaMacConfirmQueueSetStatusCmn+0x1e>
                element->ReadyToHandle = true;
 8048d0c:	709d      	strb	r5, [r3, #2]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8048d0e:	42a3      	cmp	r3, r4
        bufferPointer = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 8048d10:	bf0c      	ite	eq
 8048d12:	4613      	moveq	r3, r2
        bufferPointer++;
 8048d14:	3304      	addne	r3, #4
        }while( element != ConfirmQueueCtx.BufferEnd );
 8048d16:	4299      	cmp	r1, r3
 8048d18:	d1f5      	bne.n	8048d06 <LoRaMacConfirmQueueSetStatusCmn+0x16>
    }
}
 8048d1a:	bd70      	pop	{r4, r5, r6, pc}
 8048d1c:	20008ff8 	.word	0x20008ff8

08048d20 <LoRaMacConfirmQueueIsCmdActive>:
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 8048d20:	4a0a      	ldr	r2, [pc, #40]	; (8048d4c <LoRaMacConfirmQueueIsCmdActive+0x2c>)
 8048d22:	e9d2 3101 	ldrd	r3, r1, [r2, #4]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8048d26:	6912      	ldr	r2, [r2, #16]
{
 8048d28:	b530      	push	{r4, r5, lr}
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8048d2a:	f102 0410 	add.w	r4, r2, #16
    while( element != bufferEnd )
 8048d2e:	4299      	cmp	r1, r3
 8048d30:	d101      	bne.n	8048d36 <LoRaMacConfirmQueueIsCmdActive+0x16>
    {
        return true;
    }
    return false;
 8048d32:	2000      	movs	r0, #0
}
 8048d34:	bd30      	pop	{r4, r5, pc}
        if( element->Request == request )
 8048d36:	781d      	ldrb	r5, [r3, #0]
 8048d38:	4285      	cmp	r5, r0
 8048d3a:	d004      	beq.n	8048d46 <LoRaMacConfirmQueueIsCmdActive+0x26>
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8048d3c:	42a3      	cmp	r3, r4
        bufferPointer++;
 8048d3e:	bf14      	ite	ne
 8048d40:	3304      	addne	r3, #4
        bufferPointer = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 8048d42:	4613      	moveq	r3, r2
 8048d44:	e7f3      	b.n	8048d2e <LoRaMacConfirmQueueIsCmdActive+0xe>
        return true;
 8048d46:	2001      	movs	r0, #1
 8048d48:	e7f4      	b.n	8048d34 <LoRaMacConfirmQueueIsCmdActive+0x14>
 8048d4a:	bf00      	nop
 8048d4c:	20008ff8 	.word	0x20008ff8

08048d50 <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 8048d50:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    uint8_t nbElements = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 8048d54:	4c13      	ldr	r4, [pc, #76]	; (8048da4 <LoRaMacConfirmQueueHandleCb+0x54>)
 8048d56:	6923      	ldr	r3, [r4, #16]
 8048d58:	f893 8014 	ldrb.w	r8, [r3, #20]
{
 8048d5c:	4606      	mov	r6, r0
    bool readyToHandle = false;
    MlmeConfirmQueue_t mlmeConfirmToStore;

    for( uint8_t i = 0; i < nbElements; i++ )
 8048d5e:	2500      	movs	r5, #0
 8048d60:	b2eb      	uxtb	r3, r5
 8048d62:	4598      	cmp	r8, r3
 8048d64:	d802      	bhi.n	8048d6c <LoRaMacConfirmQueueHandleCb+0x1c>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
        }
    }
}
 8048d66:	b002      	add	sp, #8
 8048d68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 8048d6c:	6863      	ldr	r3, [r4, #4]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 8048d6e:	789f      	ldrb	r7, [r3, #2]
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 8048d70:	7819      	ldrb	r1, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 8048d72:	785a      	ldrb	r2, [r3, #1]
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 8048d74:	7031      	strb	r1, [r6, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 8048d76:	7072      	strb	r2, [r6, #1]
        if( readyToHandle == true )
 8048d78:	b15f      	cbz	r7, 8048d92 <LoRaMacConfirmQueueHandleCb+0x42>
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 8048d7a:	6823      	ldr	r3, [r4, #0]
 8048d7c:	4630      	mov	r0, r6
 8048d7e:	689b      	ldr	r3, [r3, #8]
 8048d80:	4798      	blx	r3
        LoRaMacConfirmQueueRemoveFirst( );
 8048d82:	f7ff ff6f 	bl	8048c64 <LoRaMacConfirmQueueRemoveFirst>
        if( readyToHandle == false )
 8048d86:	b917      	cbnz	r7, 8048d8e <LoRaMacConfirmQueueHandleCb+0x3e>
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 8048d88:	a801      	add	r0, sp, #4
 8048d8a:	f7ff ff4d 	bl	8048c28 <LoRaMacConfirmQueueAdd>
 8048d8e:	3501      	adds	r5, #1
 8048d90:	e7e6      	b.n	8048d60 <LoRaMacConfirmQueueHandleCb+0x10>
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 8048d92:	78db      	ldrb	r3, [r3, #3]
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 8048d94:	f88d 1004 	strb.w	r1, [sp, #4]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 8048d98:	f88d 2005 	strb.w	r2, [sp, #5]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 8048d9c:	f88d 3007 	strb.w	r3, [sp, #7]
 8048da0:	e7ef      	b.n	8048d82 <LoRaMacConfirmQueueHandleCb+0x32>
 8048da2:	bf00      	nop
 8048da4:	20008ff8 	.word	0x20008ff8

08048da8 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 8048da8:	4b01      	ldr	r3, [pc, #4]	; (8048db0 <LoRaMacConfirmQueueGetCnt+0x8>)
 8048daa:	691b      	ldr	r3, [r3, #16]
}
 8048dac:	7d18      	ldrb	r0, [r3, #20]
 8048dae:	4770      	bx	lr
 8048db0:	20008ff8 	.word	0x20008ff8

08048db4 <GetLastFcntDown>:
{
    if( lastDown == NULL )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
    }
    switch( fCntID )
 8048db4:	3801      	subs	r0, #1
 8048db6:	2806      	cmp	r0, #6
 8048db8:	d82b      	bhi.n	8048e12 <GetLastFcntDown+0x5e>
 8048dba:	e8df f000 	tbb	[pc, r0]
 8048dbe:	0d04      	.short	0x0d04
 8048dc0:	221e1913 	.word	0x221e1913
 8048dc4:	26          	.byte	0x26
 8048dc5:	00          	.byte	0x00
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.NFCntDown;
 8048dc6:	4b14      	ldr	r3, [pc, #80]	; (8048e18 <GetLastFcntDown+0x64>)
 8048dc8:	685a      	ldr	r2, [r3, #4]
 8048dca:	4613      	mov	r3, r2
 8048dcc:	f853 0f10 	ldr.w	r0, [r3, #16]!
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.NFCntDown;
            break;
        case A_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.AFCntDown;
 8048dd0:	6008      	str	r0, [r1, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.AFCntDown;
 8048dd2:	6313      	str	r3, [r2, #48]	; 0x30
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown3;
            break;
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8048dd4:	2000      	movs	r0, #0
            break;
 8048dd6:	4770      	bx	lr
            *lastDown = CryptoCtx.NvmCtx->FCntList.AFCntDown;
 8048dd8:	4b0f      	ldr	r3, [pc, #60]	; (8048e18 <GetLastFcntDown+0x64>)
 8048dda:	685a      	ldr	r2, [r3, #4]
 8048ddc:	4613      	mov	r3, r2
 8048dde:	f853 0f14 	ldr.w	r0, [r3, #20]!
 8048de2:	e7f5      	b.n	8048dd0 <GetLastFcntDown+0x1c>
            *lastDown = CryptoCtx.NvmCtx->FCntList.FCntDown;
 8048de4:	4b0c      	ldr	r3, [pc, #48]	; (8048e18 <GetLastFcntDown+0x64>)
 8048de6:	685a      	ldr	r2, [r3, #4]
 8048de8:	4613      	mov	r3, r2
 8048dea:	f853 0f18 	ldr.w	r0, [r3, #24]!
 8048dee:	e7ef      	b.n	8048dd0 <GetLastFcntDown+0x1c>
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown0;
 8048df0:	4b09      	ldr	r3, [pc, #36]	; (8048e18 <GetLastFcntDown+0x64>)
 8048df2:	685b      	ldr	r3, [r3, #4]
 8048df4:	69db      	ldr	r3, [r3, #28]
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown3;
 8048df6:	600b      	str	r3, [r1, #0]
 8048df8:	e7ec      	b.n	8048dd4 <GetLastFcntDown+0x20>
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown1;
 8048dfa:	4b07      	ldr	r3, [pc, #28]	; (8048e18 <GetLastFcntDown+0x64>)
 8048dfc:	685b      	ldr	r3, [r3, #4]
 8048dfe:	6a1b      	ldr	r3, [r3, #32]
 8048e00:	e7f9      	b.n	8048df6 <GetLastFcntDown+0x42>
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown2;
 8048e02:	4b05      	ldr	r3, [pc, #20]	; (8048e18 <GetLastFcntDown+0x64>)
 8048e04:	685b      	ldr	r3, [r3, #4]
 8048e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8048e08:	e7f5      	b.n	8048df6 <GetLastFcntDown+0x42>
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown3;
 8048e0a:	4b03      	ldr	r3, [pc, #12]	; (8048e18 <GetLastFcntDown+0x64>)
 8048e0c:	685b      	ldr	r3, [r3, #4]
 8048e0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8048e10:	e7f1      	b.n	8048df6 <GetLastFcntDown+0x42>
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 8048e12:	2005      	movs	r0, #5
}
 8048e14:	4770      	bx	lr
 8048e16:	bf00      	nop
 8048e18:	20009024 	.word	0x20009024

08048e1c <PayloadEncrypt>:
{
 8048e1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8048e20:	b089      	sub	sp, #36	; 0x24
 8048e22:	460f      	mov	r7, r1
 8048e24:	4690      	mov	r8, r2
 8048e26:	4699      	mov	r9, r3
 8048e28:	9d11      	ldr	r5, [sp, #68]	; 0x44
    if( buffer == 0 )
 8048e2a:	4606      	mov	r6, r0
 8048e2c:	2800      	cmp	r0, #0
 8048e2e:	d058      	beq.n	8048ee2 <PayloadEncrypt+0xc6>
    uint8_t sBlock[16] = { 0 };
 8048e30:	2210      	movs	r2, #16
 8048e32:	2100      	movs	r1, #0
 8048e34:	4668      	mov	r0, sp
 8048e36:	f003 fdff 	bl	804ca38 <memset>
    uint8_t aBlock[16] = { 0 };
 8048e3a:	2210      	movs	r2, #16
 8048e3c:	2100      	movs	r1, #0
 8048e3e:	eb0d 0002 	add.w	r0, sp, r2
 8048e42:	f003 fdf9 	bl	804ca38 <memset>
    aBlock[5] = dir;
 8048e46:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
 8048e4a:	f88d 3015 	strb.w	r3, [sp, #21]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 8048e4e:	ea4f 2319 	mov.w	r3, r9, lsr #8
 8048e52:	f88d 3017 	strb.w	r3, [sp, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 8048e56:	ea4f 4319 	mov.w	r3, r9, lsr #16
 8048e5a:	f88d 3018 	strb.w	r3, [sp, #24]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 8048e5e:	0a2b      	lsrs	r3, r5, #8
    aBlock[0] = 0x01;
 8048e60:	2401      	movs	r4, #1
    aBlock[6] = address & 0xFF;
 8048e62:	f88d 9016 	strb.w	r9, [sp, #22]
    aBlock[10] = frameCounter & 0xFF;
 8048e66:	f88d 501a 	strb.w	r5, [sp, #26]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 8048e6a:	ea4f 6919 	mov.w	r9, r9, lsr #24
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 8048e6e:	f88d 301b 	strb.w	r3, [sp, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 8048e72:	0c2b      	lsrs	r3, r5, #16
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 8048e74:	0e2d      	lsrs	r5, r5, #24
 8048e76:	f88d 501d 	strb.w	r5, [sp, #29]
    aBlock[0] = 0x01;
 8048e7a:	f88d 4010 	strb.w	r4, [sp, #16]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 8048e7e:	f88d 9019 	strb.w	r9, [sp, #25]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 8048e82:	f88d 301c 	strb.w	r3, [sp, #28]
    while( size > 0 )
 8048e86:	463d      	mov	r5, r7
 8048e88:	eba7 0905 	sub.w	r9, r7, r5
 8048e8c:	2d00      	cmp	r5, #0
 8048e8e:	fa5f f989 	uxtb.w	r9, r9
 8048e92:	dc03      	bgt.n	8048e9c <PayloadEncrypt+0x80>
    return LORAMAC_CRYPTO_SUCCESS;
 8048e94:	2000      	movs	r0, #0
}
 8048e96:	b009      	add	sp, #36	; 0x24
 8048e98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 8048e9c:	2110      	movs	r1, #16
        aBlock[15] = ctr & 0xFF;
 8048e9e:	f88d 401f 	strb.w	r4, [sp, #31]
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 8048ea2:	466b      	mov	r3, sp
        ctr++;
 8048ea4:	3401      	adds	r4, #1
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 8048ea6:	4642      	mov	r2, r8
 8048ea8:	eb0d 0001 	add.w	r0, sp, r1
        ctr++;
 8048eac:	b2a4      	uxth	r4, r4
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 8048eae:	f7fe fb1f 	bl	80474f0 <SecureElementAesEncrypt>
 8048eb2:	b9c0      	cbnz	r0, 8048ee6 <PayloadEncrypt+0xca>
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8048eb4:	2d10      	cmp	r5, #16
 8048eb6:	46ac      	mov	ip, r5
 8048eb8:	bfa8      	it	ge
 8048eba:	f04f 0c10 	movge.w	ip, #16
 8048ebe:	b2c3      	uxtb	r3, r0
 8048ec0:	4563      	cmp	r3, ip
 8048ec2:	f100 0001 	add.w	r0, r0, #1
 8048ec6:	db02      	blt.n	8048ece <PayloadEncrypt+0xb2>
 8048ec8:	3d10      	subs	r5, #16
 8048eca:	b22d      	sxth	r5, r5
 8048ecc:	e7dc      	b.n	8048e88 <PayloadEncrypt+0x6c>
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 8048ece:	aa08      	add	r2, sp, #32
 8048ed0:	eb09 0103 	add.w	r1, r9, r3
 8048ed4:	4413      	add	r3, r2
 8048ed6:	5c72      	ldrb	r2, [r6, r1]
 8048ed8:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8048edc:	4053      	eors	r3, r2
 8048ede:	5473      	strb	r3, [r6, r1]
 8048ee0:	e7ed      	b.n	8048ebe <PayloadEncrypt+0xa2>
        return LORAMAC_CRYPTO_ERROR_NPE;
 8048ee2:	200a      	movs	r0, #10
 8048ee4:	e7d7      	b.n	8048e96 <PayloadEncrypt+0x7a>
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8048ee6:	200f      	movs	r0, #15
 8048ee8:	e7d5      	b.n	8048e96 <PayloadEncrypt+0x7a>
	...

08048eec <DeriveSessionKey10x>:
{
 8048eec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8048eee:	4604      	mov	r4, r0
 8048ef0:	b085      	sub	sp, #20
 8048ef2:	460f      	mov	r7, r1
 8048ef4:	4616      	mov	r6, r2
    if( ( joinNonce == 0 ) || ( netID == 0 ) || ( devNonce == 0 ) )
 8048ef6:	461d      	mov	r5, r3
 8048ef8:	b34b      	cbz	r3, 8048f4e <DeriveSessionKey10x+0x62>
    uint8_t compBase[16] = { 0 };
 8048efa:	2210      	movs	r2, #16
 8048efc:	2100      	movs	r1, #0
 8048efe:	4668      	mov	r0, sp
 8048f00:	f003 fd9a 	bl	804ca38 <memset>
    switch( keyID )
 8048f04:	2c08      	cmp	r4, #8
            compBase[0] = 0x01;
 8048f06:	bf14      	ite	ne
 8048f08:	2301      	movne	r3, #1
            compBase[0] = 0x02;
 8048f0a:	2302      	moveq	r3, #2
    memcpy1( compBase + 1, joinNonce, 3 );
 8048f0c:	2203      	movs	r2, #3
 8048f0e:	4639      	mov	r1, r7
 8048f10:	f10d 0001 	add.w	r0, sp, #1
            compBase[0] = 0x02;
 8048f14:	f88d 3000 	strb.w	r3, [sp]
    memcpy1( compBase + 1, joinNonce, 3 );
 8048f18:	f001 fe71 	bl	804abfe <memcpy1>
    memcpy1( compBase + 4, netID, 3 );
 8048f1c:	2203      	movs	r2, #3
 8048f1e:	4631      	mov	r1, r6
 8048f20:	a801      	add	r0, sp, #4
 8048f22:	f001 fe6c 	bl	804abfe <memcpy1>
    memcpy1( compBase + 7, devNonce, 2 );
 8048f26:	2202      	movs	r2, #2
 8048f28:	4629      	mov	r1, r5
 8048f2a:	f10d 0007 	add.w	r0, sp, #7
 8048f2e:	f001 fe66 	bl	804abfe <memcpy1>
    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 8048f32:	4b08      	ldr	r3, [pc, #32]	; (8048f54 <DeriveSessionKey10x+0x68>)
 8048f34:	6858      	ldr	r0, [r3, #4]
 8048f36:	2202      	movs	r2, #2
 8048f38:	4623      	mov	r3, r4
 8048f3a:	4669      	mov	r1, sp
 8048f3c:	6800      	ldr	r0, [r0, #0]
 8048f3e:	f7fe fb4f 	bl	80475e0 <SecureElementDeriveAndStoreKey>
    return LORAMAC_CRYPTO_SUCCESS;
 8048f42:	2800      	cmp	r0, #0
 8048f44:	bf14      	ite	ne
 8048f46:	200f      	movne	r0, #15
 8048f48:	2000      	moveq	r0, #0
}
 8048f4a:	b005      	add	sp, #20
 8048f4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return LORAMAC_CRYPTO_ERROR_NPE;
 8048f4e:	200a      	movs	r0, #10
 8048f50:	e7fb      	b.n	8048f4a <DeriveSessionKey10x+0x5e>
 8048f52:	bf00      	nop
 8048f54:	20009024 	.word	0x20009024

08048f58 <LoRaMacCryptoDeriveMcKEKey.part.2>:
    }

    return LORAMAC_CRYPTO_SUCCESS;
}

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcKEKey( KeyIdentifier_t keyID )
 8048f58:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    // Prevent other keys than McRootKey
    if( keyID != MC_ROOT_KEY )
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
    }
    uint8_t compBase[16] = { 0 };
 8048f5a:	2210      	movs	r2, #16
 8048f5c:	2100      	movs	r1, #0
 8048f5e:	4668      	mov	r0, sp
 8048f60:	f003 fd6a 	bl	804ca38 <memset>

    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_KE_KEY ) != SECURE_ELEMENT_SUCCESS )
 8048f64:	4b07      	ldr	r3, [pc, #28]	; (8048f84 <LoRaMacCryptoDeriveMcKEKey.part.2+0x2c>)
 8048f66:	6858      	ldr	r0, [r3, #4]
 8048f68:	2209      	movs	r2, #9
 8048f6a:	237f      	movs	r3, #127	; 0x7f
 8048f6c:	4669      	mov	r1, sp
 8048f6e:	6800      	ldr	r0, [r0, #0]
 8048f70:	f7fe fb36 	bl	80475e0 <SecureElementDeriveAndStoreKey>
 8048f74:	2800      	cmp	r0, #0
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
    }

    return LORAMAC_CRYPTO_SUCCESS;
}
 8048f76:	bf14      	ite	ne
 8048f78:	200f      	movne	r0, #15
 8048f7a:	2000      	moveq	r0, #0
 8048f7c:	b005      	add	sp, #20
 8048f7e:	f85d fb04 	ldr.w	pc, [sp], #4
 8048f82:	bf00      	nop
 8048f84:	20009024 	.word	0x20009024

08048f88 <VerifyCmacB0.constprop.3>:
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
 8048f88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8048f8c:	b0c5      	sub	sp, #276	; 0x114
 8048f8e:	460c      	mov	r4, r1
 8048f90:	4617      	mov	r7, r2
 8048f92:	4699      	mov	r9, r3
 8048f94:	9e4c      	ldr	r6, [sp, #304]	; 0x130
 8048f96:	9d4d      	ldr	r5, [sp, #308]	; 0x134
    if( msg == 0 )
 8048f98:	4680      	mov	r8, r0
 8048f9a:	2800      	cmp	r0, #0
 8048f9c:	d053      	beq.n	8049046 <VerifyCmacB0.constprop.3+0xbe>
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8048f9e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8048fa2:	d852      	bhi.n	804904a <VerifyCmacB0.constprop.3+0xc2>
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 8048fa4:	f44f 7288 	mov.w	r2, #272	; 0x110
 8048fa8:	2100      	movs	r1, #0
 8048faa:	4668      	mov	r0, sp
 8048fac:	f001 fe3b 	bl	804ac26 <memset1>
    b0[0] = 0x49;
 8048fb0:	2349      	movs	r3, #73	; 0x49
 8048fb2:	f88d 3000 	strb.w	r3, [sp]
    if( ( isAck == true ) && ( dir == DOWNLINK ) )
 8048fb6:	f1b9 0f00 	cmp.w	r9, #0
 8048fba:	d03f      	beq.n	804903c <VerifyCmacB0.constprop.3+0xb4>
        confFCnt = ( uint16_t )( CryptoCtx.NvmCtx->FCntList.FCntUp % 65536 );
 8048fbc:	4b24      	ldr	r3, [pc, #144]	; (8049050 <VerifyCmacB0.constprop.3+0xc8>)
 8048fbe:	685b      	ldr	r3, [r3, #4]
 8048fc0:	68db      	ldr	r3, [r3, #12]
        b0[1] = confFCnt & 0xFF;
 8048fc2:	f88d 3001 	strb.w	r3, [sp, #1]
        b0[2] = ( confFCnt >> 8 ) & 0xFF;
 8048fc6:	f3c3 2307 	ubfx	r3, r3, #8, #8
 8048fca:	f88d 3002 	strb.w	r3, [sp, #2]
    b0[5] = dir;
 8048fce:	2201      	movs	r2, #1
 8048fd0:	f88d 2005 	strb.w	r2, [sp, #5]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 8048fd4:	0a32      	lsrs	r2, r6, #8
 8048fd6:	f88d 2007 	strb.w	r2, [sp, #7]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 8048fda:	0c32      	lsrs	r2, r6, #16
 8048fdc:	f88d 2008 	strb.w	r2, [sp, #8]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 8048fe0:	0a2a      	lsrs	r2, r5, #8
 8048fe2:	f88d 200b 	strb.w	r2, [sp, #11]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 8048fe6:	0c2a      	lsrs	r2, r5, #16
    b0[3] = 0x00;
 8048fe8:	2300      	movs	r3, #0
    b0[6] = devAddr & 0xFF;
 8048fea:	f88d 6006 	strb.w	r6, [sp, #6]
    b0[10] = fCnt & 0xFF;
 8048fee:	f88d 500a 	strb.w	r5, [sp, #10]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 8048ff2:	f88d 200c 	strb.w	r2, [sp, #12]
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 8048ff6:	4641      	mov	r1, r8
 8048ff8:	4622      	mov	r2, r4
 8048ffa:	a804      	add	r0, sp, #16
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 8048ffc:	0e36      	lsrs	r6, r6, #24
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 8048ffe:	0e2d      	lsrs	r5, r5, #24
    b0[3] = 0x00;
 8049000:	f88d 3003 	strb.w	r3, [sp, #3]
    b0[4] = 0x00;
 8049004:	f88d 3004 	strb.w	r3, [sp, #4]
    b0[14] = 0x00;
 8049008:	f88d 300e 	strb.w	r3, [sp, #14]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 804900c:	f88d 6009 	strb.w	r6, [sp, #9]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 8049010:	f88d 500d 	strb.w	r5, [sp, #13]
    b0[15] = msgLen & 0xFF;
 8049014:	f88d 400f 	strb.w	r4, [sp, #15]
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 8049018:	f001 fdf1 	bl	804abfe <memcpy1>
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 804901c:	f104 0110 	add.w	r1, r4, #16
 8049020:	463b      	mov	r3, r7
 8049022:	9a4e      	ldr	r2, [sp, #312]	; 0x138
 8049024:	b289      	uxth	r1, r1
 8049026:	4668      	mov	r0, sp
 8049028:	f7fe fa4a 	bl	80474c0 <SecureElementVerifyAesCmac>
    if( retval == SECURE_ELEMENT_SUCCESS )
 804902c:	b118      	cbz	r0, 8049036 <VerifyCmacB0.constprop.3+0xae>
    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 804902e:	2801      	cmp	r0, #1
 8049030:	bf0c      	ite	eq
 8049032:	2001      	moveq	r0, #1
 8049034:	200f      	movne	r0, #15
}
 8049036:	b045      	add	sp, #276	; 0x114
 8049038:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        b0[1] = 0x00;
 804903c:	f88d 9001 	strb.w	r9, [sp, #1]
        b0[2] = 0x00;
 8049040:	f88d 9002 	strb.w	r9, [sp, #2]
 8049044:	e7c3      	b.n	8048fce <VerifyCmacB0.constprop.3+0x46>
        return LORAMAC_CRYPTO_ERROR_NPE;
 8049046:	200a      	movs	r0, #10
 8049048:	e7f5      	b.n	8049036 <VerifyCmacB0.constprop.3+0xae>
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 804904a:	200e      	movs	r0, #14
 804904c:	e7f3      	b.n	8049036 <VerifyCmacB0.constprop.3+0xae>
 804904e:	bf00      	nop
 8049050:	20009024 	.word	0x20009024

08049054 <LoRaMacCryptoGetFCntUp>:
    if( currentUp == NULL )
 8049054:	b130      	cbz	r0, 8049064 <LoRaMacCryptoGetFCntUp+0x10>
    *currentUp = CryptoCtx.NvmCtx->FCntList.FCntUp + 1;
 8049056:	4b04      	ldr	r3, [pc, #16]	; (8049068 <LoRaMacCryptoGetFCntUp+0x14>)
 8049058:	685b      	ldr	r3, [r3, #4]
 804905a:	68db      	ldr	r3, [r3, #12]
 804905c:	3301      	adds	r3, #1
 804905e:	6003      	str	r3, [r0, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 8049060:	2000      	movs	r0, #0
 8049062:	4770      	bx	lr
        return LORAMAC_CRYPTO_ERROR_NPE;
 8049064:	200a      	movs	r0, #10
}
 8049066:	4770      	bx	lr
 8049068:	20009024 	.word	0x20009024

0804906c <LoRaMacCryptoGetFCntDown>:
{
 804906c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 804906e:	4617      	mov	r7, r2
    uint32_t lastDown = 0;
 8049070:	2200      	movs	r2, #0
{
 8049072:	460e      	mov	r6, r1
    uint32_t lastDown = 0;
 8049074:	9201      	str	r2, [sp, #4]
    if( currentDown == NULL )
 8049076:	461d      	mov	r5, r3
 8049078:	b353      	cbz	r3, 80490d0 <LoRaMacCryptoGetFCntDown+0x64>
    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 804907a:	a901      	add	r1, sp, #4
 804907c:	f7ff fe9a 	bl	8048db4 <GetLastFcntDown>
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 8049080:	b9e8      	cbnz	r0, 80490be <LoRaMacCryptoGetFCntDown+0x52>
    if( lastDown == FCNT_DOWN_INITAL_VALUE )
 8049082:	9c01      	ldr	r4, [sp, #4]
 8049084:	1c63      	adds	r3, r4, #1
 8049086:	d110      	bne.n	80490aa <LoRaMacCryptoGetFCntDown+0x3e>
         *currentDown = frameFcnt;
 8049088:	602f      	str	r7, [r5, #0]
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 804908a:	4b12      	ldr	r3, [pc, #72]	; (80490d4 <LoRaMacCryptoGetFCntDown+0x68>)
 804908c:	685b      	ldr	r3, [r3, #4]
 804908e:	789b      	ldrb	r3, [r3, #2]
 8049090:	b9ab      	cbnz	r3, 80490be <LoRaMacCryptoGetFCntDown+0x52>
        if( ( ( int64_t )*currentDown - ( int64_t )lastDown ) >= maxFCntGap )
 8049092:	682b      	ldr	r3, [r5, #0]
 8049094:	b2b6      	uxth	r6, r6
 8049096:	1b1c      	subs	r4, r3, r4
 8049098:	eb63 0503 	sbc.w	r5, r3, r3
 804909c:	2700      	movs	r7, #0
 804909e:	42b4      	cmp	r4, r6
 80490a0:	eb75 0307 	sbcs.w	r3, r5, r7
            return LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT;
 80490a4:	bfa8      	it	ge
 80490a6:	2008      	movge	r0, #8
 80490a8:	e009      	b.n	80490be <LoRaMacCryptoGetFCntDown+0x52>
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 80490aa:	b2a3      	uxth	r3, r4
 80490ac:	1afb      	subs	r3, r7, r3
        if( fCntDiff > 0 )
 80490ae:	2b00      	cmp	r3, #0
 80490b0:	dd02      	ble.n	80490b8 <LoRaMacCryptoGetFCntDown+0x4c>
            *currentDown = lastDown + fCntDiff;
 80490b2:	4423      	add	r3, r4
 80490b4:	602b      	str	r3, [r5, #0]
 80490b6:	e7e8      	b.n	804908a <LoRaMacCryptoGetFCntDown+0x1e>
        else if( fCntDiff == 0 )
 80490b8:	d103      	bne.n	80490c2 <LoRaMacCryptoGetFCntDown+0x56>
            *currentDown = lastDown;
 80490ba:	602c      	str	r4, [r5, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 80490bc:	2007      	movs	r0, #7
}
 80490be:	b003      	add	sp, #12
 80490c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 80490c2:	0c21      	lsrs	r1, r4, #16
 80490c4:	0409      	lsls	r1, r1, #16
 80490c6:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
 80490ca:	4439      	add	r1, r7
 80490cc:	6029      	str	r1, [r5, #0]
 80490ce:	e7dc      	b.n	804908a <LoRaMacCryptoGetFCntDown+0x1e>
        return LORAMAC_CRYPTO_ERROR_NPE;
 80490d0:	200a      	movs	r0, #10
 80490d2:	e7f4      	b.n	80490be <LoRaMacCryptoGetFCntDown+0x52>
 80490d4:	20009024 	.word	0x20009024

080490d8 <LoRaMacCryptoPrepareJoinRequest>:
{
 80490d8:	b530      	push	{r4, r5, lr}
    if( macMsg == 0 )
 80490da:	4604      	mov	r4, r0
{
 80490dc:	b085      	sub	sp, #20
    if( macMsg == 0 )
 80490de:	b320      	cbz	r0, 804912a <LoRaMacCryptoPrepareJoinRequest+0x52>
    uint32_t devNonce = 0;
 80490e0:	a804      	add	r0, sp, #16
 80490e2:	2300      	movs	r3, #0
    CryptoCtx.NvmCtx->DevNonce = devNonce;
 80490e4:	4d13      	ldr	r5, [pc, #76]	; (8049134 <LoRaMacCryptoPrepareJoinRequest+0x5c>)
    uint32_t devNonce = 0;
 80490e6:	f840 3d04 	str.w	r3, [r0, #-4]!
    SecureElementRandomNumber( &devNonce );
 80490ea:	f7fe fa9f 	bl	804762c <SecureElementRandomNumber>
    CryptoCtx.NvmCtx->DevNonce = devNonce;
 80490ee:	686b      	ldr	r3, [r5, #4]
 80490f0:	9a03      	ldr	r2, [sp, #12]
 80490f2:	809a      	strh	r2, [r3, #4]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 80490f4:	68ab      	ldr	r3, [r5, #8]
 80490f6:	4798      	blx	r3
    macMsg->DevNonce = CryptoCtx.NvmCtx->DevNonce;
 80490f8:	686b      	ldr	r3, [r5, #4]
 80490fa:	889b      	ldrh	r3, [r3, #4]
 80490fc:	82e3      	strh	r3, [r4, #22]
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 80490fe:	4620      	mov	r0, r4
 8049100:	f000 fa9f 	bl	8049642 <LoRaMacSerializerJoinRequest>
 8049104:	b110      	cbz	r0, 804910c <LoRaMacCryptoPrepareJoinRequest+0x34>
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8049106:	2011      	movs	r0, #17
}
 8049108:	b005      	add	sp, #20
 804910a:	bd30      	pop	{r4, r5, pc}
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 804910c:	f104 0318 	add.w	r3, r4, #24
 8049110:	9300      	str	r3, [sp, #0]
 8049112:	2213      	movs	r2, #19
 8049114:	2302      	movs	r3, #2
 8049116:	6821      	ldr	r1, [r4, #0]
 8049118:	f7fe f9c4 	bl	80474a4 <SecureElementComputeAesCmac>
 804911c:	b938      	cbnz	r0, 804912e <LoRaMacCryptoPrepareJoinRequest+0x56>
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 804911e:	4620      	mov	r0, r4
 8049120:	f000 fa8f 	bl	8049642 <LoRaMacSerializerJoinRequest>
 8049124:	2800      	cmp	r0, #0
 8049126:	d0ef      	beq.n	8049108 <LoRaMacCryptoPrepareJoinRequest+0x30>
 8049128:	e7ed      	b.n	8049106 <LoRaMacCryptoPrepareJoinRequest+0x2e>
        return LORAMAC_CRYPTO_ERROR_NPE;
 804912a:	200a      	movs	r0, #10
 804912c:	e7ec      	b.n	8049108 <LoRaMacCryptoPrepareJoinRequest+0x30>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 804912e:	200f      	movs	r0, #15
 8049130:	e7ea      	b.n	8049108 <LoRaMacCryptoPrepareJoinRequest+0x30>
 8049132:	bf00      	nop
 8049134:	20009024 	.word	0x20009024

08049138 <LoRaMacCryptoSecureMessage>:
{
 8049138:	b5f0      	push	{r4, r5, r6, r7, lr}
 804913a:	4605      	mov	r5, r0
 804913c:	b087      	sub	sp, #28
    if( macMsg == NULL )
 804913e:	461c      	mov	r4, r3
 8049140:	b32b      	cbz	r3, 804918e <LoRaMacCryptoSecureMessage+0x56>
    if( fCntUp < CryptoCtx.NvmCtx->FCntList.FCntUp )
 8049142:	4e30      	ldr	r6, [pc, #192]	; (8049204 <LoRaMacCryptoSecureMessage+0xcc>)
 8049144:	6873      	ldr	r3, [r6, #4]
 8049146:	68db      	ldr	r3, [r3, #12]
 8049148:	4283      	cmp	r3, r0
 804914a:	d859      	bhi.n	8049200 <LoRaMacCryptoSecureMessage+0xc8>
    if( macMsg->FPort == 0 )
 804914c:	f894 2020 	ldrb.w	r2, [r4, #32]
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
 8049150:	2a00      	cmp	r2, #0
 8049152:	bf14      	ite	ne
 8049154:	2208      	movne	r2, #8
 8049156:	2207      	moveq	r2, #7
    if( fCntUp > CryptoCtx.NvmCtx->FCntList.FCntUp )
 8049158:	4283      	cmp	r3, r0
 804915a:	d309      	bcc.n	8049170 <LoRaMacCryptoSecureMessage+0x38>
    CryptoCtx.NvmCtx->FCntList.FCntUp = fCntUp;
 804915c:	6873      	ldr	r3, [r6, #4]
 804915e:	60dd      	str	r5, [r3, #12]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 8049160:	68b3      	ldr	r3, [r6, #8]
 8049162:	4798      	blx	r3
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8049164:	4620      	mov	r0, r4
 8049166:	f000 faa0 	bl	80496aa <LoRaMacSerializerData>
 804916a:	b170      	cbz	r0, 804918a <LoRaMacCryptoSecureMessage+0x52>
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 804916c:	2011      	movs	r0, #17
 804916e:	e00a      	b.n	8049186 <LoRaMacCryptoSecureMessage+0x4e>
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 8049170:	2300      	movs	r3, #0
 8049172:	f894 1028 	ldrb.w	r1, [r4, #40]	; 0x28
 8049176:	9001      	str	r0, [sp, #4]
 8049178:	9300      	str	r3, [sp, #0]
 804917a:	68a3      	ldr	r3, [r4, #8]
 804917c:	6a60      	ldr	r0, [r4, #36]	; 0x24
 804917e:	f7ff fe4d 	bl	8048e1c <PayloadEncrypt>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8049182:	2800      	cmp	r0, #0
 8049184:	d0ea      	beq.n	804915c <LoRaMacCryptoSecureMessage+0x24>
}
 8049186:	b007      	add	sp, #28
 8049188:	bdf0      	pop	{r4, r5, r6, r7, pc}
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), NWK_S_ENC_KEY, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 804918a:	6821      	ldr	r1, [r4, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 804918c:	b909      	cbnz	r1, 8049192 <LoRaMacCryptoSecureMessage+0x5a>
        return LORAMAC_CRYPTO_ERROR_NPE;
 804918e:	200a      	movs	r0, #10
 8049190:	e7f9      	b.n	8049186 <LoRaMacCryptoSecureMessage+0x4e>
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), NWK_S_ENC_KEY, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 8049192:	7926      	ldrb	r6, [r4, #4]
 8049194:	3e04      	subs	r6, #4
 8049196:	b2b2      	uxth	r2, r6
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8049198:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 804919c:	d82e      	bhi.n	80491fc <LoRaMacCryptoSecureMessage+0xc4>
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), NWK_S_ENC_KEY, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 804919e:	68a3      	ldr	r3, [r4, #8]
    b0[6] = devAddr & 0xFF;
 80491a0:	f88d 300e 	strb.w	r3, [sp, #14]
    b0[0] = 0x49;
 80491a4:	2749      	movs	r7, #73	; 0x49
 80491a6:	9702      	str	r7, [sp, #8]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 80491a8:	0a1f      	lsrs	r7, r3, #8
 80491aa:	f88d 700f 	strb.w	r7, [sp, #15]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 80491ae:	0c1f      	lsrs	r7, r3, #16
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 80491b0:	0e1b      	lsrs	r3, r3, #24
 80491b2:	f88d 3011 	strb.w	r3, [sp, #17]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 80491b6:	0a2b      	lsrs	r3, r5, #8
 80491b8:	f88d 3013 	strb.w	r3, [sp, #19]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 80491bc:	0c2b      	lsrs	r3, r5, #16
 80491be:	f88d 3014 	strb.w	r3, [sp, #20]
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), NWK_S_ENC_KEY, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 80491c2:	f104 032c 	add.w	r3, r4, #44	; 0x2c
    b0[3] = 0x00;
 80491c6:	f8ad 000c 	strh.w	r0, [sp, #12]
    b0[10] = fCnt & 0xFF;
 80491ca:	f88d 5012 	strb.w	r5, [sp, #18]
    b0[14] = 0x00;
 80491ce:	f88d 0016 	strb.w	r0, [sp, #22]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 80491d2:	0e2d      	lsrs	r5, r5, #24
    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 80491d4:	9300      	str	r3, [sp, #0]
 80491d6:	a802      	add	r0, sp, #8
 80491d8:	2307      	movs	r3, #7
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 80491da:	f88d 7010 	strb.w	r7, [sp, #16]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 80491de:	f88d 5015 	strb.w	r5, [sp, #21]
    b0[15] = msgLen & 0xFF;
 80491e2:	f88d 6017 	strb.w	r6, [sp, #23]
    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 80491e6:	f7fe f95d 	bl	80474a4 <SecureElementComputeAesCmac>
 80491ea:	b928      	cbnz	r0, 80491f8 <LoRaMacCryptoSecureMessage+0xc0>
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 80491ec:	4620      	mov	r0, r4
 80491ee:	f000 fa5c 	bl	80496aa <LoRaMacSerializerData>
 80491f2:	2800      	cmp	r0, #0
 80491f4:	d0c7      	beq.n	8049186 <LoRaMacCryptoSecureMessage+0x4e>
 80491f6:	e7b9      	b.n	804916c <LoRaMacCryptoSecureMessage+0x34>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80491f8:	200f      	movs	r0, #15
 80491fa:	e7c4      	b.n	8049186 <LoRaMacCryptoSecureMessage+0x4e>
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 80491fc:	200e      	movs	r0, #14
 80491fe:	e7c2      	b.n	8049186 <LoRaMacCryptoSecureMessage+0x4e>
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8049200:	2006      	movs	r0, #6
 8049202:	e7c0      	b.n	8049186 <LoRaMacCryptoSecureMessage+0x4e>
 8049204:	20009024 	.word	0x20009024

08049208 <LoRaMacCryptoUnsecureMessage>:
{
 8049208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 804920c:	b086      	sub	sp, #24
 804920e:	4604      	mov	r4, r0
 8049210:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8049212:	4689      	mov	r9, r1
 8049214:	4690      	mov	r8, r2
 8049216:	461d      	mov	r5, r3
    if( macMsg == 0 )
 8049218:	2e00      	cmp	r6, #0
 804921a:	d07a      	beq.n	8049312 <LoRaMacCryptoUnsecureMessage+0x10a>
    uint32_t lastDown = 0;
 804921c:	a906      	add	r1, sp, #24
 804921e:	2300      	movs	r3, #0
 8049220:	f841 3d04 	str.w	r3, [r1, #-4]!
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 8049224:	4610      	mov	r0, r2
 8049226:	f7ff fdc5 	bl	8048db4 <GetLastFcntDown>
 804922a:	b120      	cbz	r0, 8049236 <LoRaMacCryptoUnsecureMessage+0x2e>
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 804922c:	2706      	movs	r7, #6
}
 804922e:	4638      	mov	r0, r7
 8049230:	b006      	add	sp, #24
 8049232:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if( ( currentDown > lastDown ) ||
 8049236:	9b05      	ldr	r3, [sp, #20]
 8049238:	429d      	cmp	r5, r3
 804923a:	d801      	bhi.n	8049240 <LoRaMacCryptoUnsecureMessage+0x38>
 804923c:	3301      	adds	r3, #1
 804923e:	d1f5      	bne.n	804922c <LoRaMacCryptoUnsecureMessage+0x24>
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8049240:	4630      	mov	r0, r6
 8049242:	f000 f9a3 	bl	804958c <LoRaMacParserData>
 8049246:	2800      	cmp	r0, #0
 8049248:	d165      	bne.n	8049316 <LoRaMacCryptoUnsecureMessage+0x10e>
        if( KeyAddrList[i].AddrID == addrID )
 804924a:	4b34      	ldr	r3, [pc, #208]	; (804931c <LoRaMacCryptoUnsecureMessage+0x114>)
 804924c:	461a      	mov	r2, r3
 804924e:	f813 1020 	ldrb.w	r1, [r3, r0, lsl #2]
 8049252:	42a1      	cmp	r1, r4
 8049254:	ea4f 0780 	mov.w	r7, r0, lsl #2
 8049258:	d104      	bne.n	8049264 <LoRaMacCryptoUnsecureMessage+0x5c>
    if( address != macMsg->FHDR.DevAddr )
 804925a:	68b3      	ldr	r3, [r6, #8]
 804925c:	454b      	cmp	r3, r9
 804925e:	d006      	beq.n	804926e <LoRaMacCryptoUnsecureMessage+0x66>
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 8049260:	2702      	movs	r7, #2
 8049262:	e7e4      	b.n	804922e <LoRaMacCryptoUnsecureMessage+0x26>
 8049264:	3001      	adds	r0, #1
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8049266:	2805      	cmp	r0, #5
 8049268:	d1f1      	bne.n	804924e <LoRaMacCryptoUnsecureMessage+0x46>
 804926a:	270c      	movs	r7, #12
 804926c:	e7df      	b.n	804922e <LoRaMacCryptoUnsecureMessage+0x26>
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 804926e:	4c2c      	ldr	r4, [pc, #176]	; (8049320 <LoRaMacCryptoUnsecureMessage+0x118>)
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 8049270:	6af0      	ldr	r0, [r6, #44]	; 0x2c
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 8049272:	6861      	ldr	r1, [r4, #4]
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 8049274:	7b33      	ldrb	r3, [r6, #12]
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 8049276:	7889      	ldrb	r1, [r1, #2]
    payloadDecryptionKeyID = curItem->AppSkey;
 8049278:	443a      	add	r2, r7
        isAck = false;
 804927a:	2900      	cmp	r1, #0
    payloadDecryptionKeyID = curItem->AppSkey;
 804927c:	f892 a001 	ldrb.w	sl, [r2, #1]
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 8049280:	7931      	ldrb	r1, [r6, #4]
 8049282:	7892      	ldrb	r2, [r2, #2]
 8049284:	f8cd 9000 	str.w	r9, [sp]
 8049288:	e9cd 5001 	strd	r5, r0, [sp, #4]
 804928c:	f1a1 0104 	sub.w	r1, r1, #4
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 8049290:	f3c3 1340 	ubfx	r3, r3, #5, #1
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 8049294:	b289      	uxth	r1, r1
 8049296:	bf08      	it	eq
 8049298:	2300      	moveq	r3, #0
 804929a:	6830      	ldr	r0, [r6, #0]
 804929c:	f7ff fe74 	bl	8048f88 <VerifyCmacB0.constprop.3>
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80492a0:	4607      	mov	r7, r0
 80492a2:	2800      	cmp	r0, #0
 80492a4:	d1c3      	bne.n	804922e <LoRaMacCryptoUnsecureMessage+0x26>
    if( macMsg->FPort == 0 )
 80492a6:	f896 3020 	ldrb.w	r3, [r6, #32]
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 80492aa:	f896 1028 	ldrb.w	r1, [r6, #40]	; 0x28
 80492ae:	9501      	str	r5, [sp, #4]
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
 80492b0:	2b00      	cmp	r3, #0
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 80492b2:	f04f 0301 	mov.w	r3, #1
 80492b6:	9300      	str	r3, [sp, #0]
 80492b8:	bf18      	it	ne
 80492ba:	4652      	movne	r2, sl
 80492bc:	464b      	mov	r3, r9
 80492be:	bf08      	it	eq
 80492c0:	2207      	moveq	r2, #7
 80492c2:	6a70      	ldr	r0, [r6, #36]	; 0x24
 80492c4:	f7ff fdaa 	bl	8048e1c <PayloadEncrypt>
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80492c8:	4607      	mov	r7, r0
 80492ca:	2800      	cmp	r0, #0
 80492cc:	d1af      	bne.n	804922e <LoRaMacCryptoUnsecureMessage+0x26>
    switch( fCntID )
 80492ce:	f108 38ff 	add.w	r8, r8, #4294967295
 80492d2:	f1b8 0f06 	cmp.w	r8, #6
 80492d6:	d807      	bhi.n	80492e8 <LoRaMacCryptoUnsecureMessage+0xe0>
 80492d8:	e8df f008 	tbb	[pc, r8]
 80492dc:	0f0c0904 	.word	0x0f0c0904
 80492e0:	1512      	.short	0x1512
 80492e2:	18          	.byte	0x18
 80492e3:	00          	.byte	0x00
            CryptoCtx.NvmCtx->FCntList.NFCntDown = currentDown;
 80492e4:	6863      	ldr	r3, [r4, #4]
 80492e6:	611d      	str	r5, [r3, #16]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 80492e8:	68a3      	ldr	r3, [r4, #8]
 80492ea:	4798      	blx	r3
 80492ec:	e79f      	b.n	804922e <LoRaMacCryptoUnsecureMessage+0x26>
            CryptoCtx.NvmCtx->FCntList.AFCntDown = currentDown;
 80492ee:	6863      	ldr	r3, [r4, #4]
 80492f0:	615d      	str	r5, [r3, #20]
 80492f2:	e7f9      	b.n	80492e8 <LoRaMacCryptoUnsecureMessage+0xe0>
            CryptoCtx.NvmCtx->FCntList.FCntDown = currentDown;
 80492f4:	6863      	ldr	r3, [r4, #4]
 80492f6:	619d      	str	r5, [r3, #24]
 80492f8:	e7f6      	b.n	80492e8 <LoRaMacCryptoUnsecureMessage+0xe0>
            CryptoCtx.NvmCtx->FCntList.McFCntDown0 = currentDown;
 80492fa:	6863      	ldr	r3, [r4, #4]
 80492fc:	61dd      	str	r5, [r3, #28]
 80492fe:	e7f3      	b.n	80492e8 <LoRaMacCryptoUnsecureMessage+0xe0>
            CryptoCtx.NvmCtx->FCntList.McFCntDown1 = currentDown;
 8049300:	6863      	ldr	r3, [r4, #4]
 8049302:	621d      	str	r5, [r3, #32]
 8049304:	e7f0      	b.n	80492e8 <LoRaMacCryptoUnsecureMessage+0xe0>
            CryptoCtx.NvmCtx->FCntList.McFCntDown2 = currentDown;
 8049306:	6863      	ldr	r3, [r4, #4]
 8049308:	625d      	str	r5, [r3, #36]	; 0x24
 804930a:	e7ed      	b.n	80492e8 <LoRaMacCryptoUnsecureMessage+0xe0>
            CryptoCtx.NvmCtx->FCntList.McFCntDown3 = currentDown;
 804930c:	6863      	ldr	r3, [r4, #4]
 804930e:	629d      	str	r5, [r3, #40]	; 0x28
 8049310:	e7ea      	b.n	80492e8 <LoRaMacCryptoUnsecureMessage+0xe0>
        return LORAMAC_CRYPTO_ERROR_NPE;
 8049312:	270a      	movs	r7, #10
 8049314:	e78b      	b.n	804922e <LoRaMacCryptoUnsecureMessage+0x26>
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8049316:	2710      	movs	r7, #16
 8049318:	e789      	b.n	804922e <LoRaMacCryptoUnsecureMessage+0x26>
 804931a:	bf00      	nop
 804931c:	2000109c 	.word	0x2000109c
 8049320:	20009024 	.word	0x20009024

08049324 <LoRaMacCryptoDeriveMcRootKey>:
{
 8049324:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8049326:	4b11      	ldr	r3, [pc, #68]	; (804936c <LoRaMacCryptoDeriveMcRootKey+0x48>)
 8049328:	685e      	ldr	r6, [r3, #4]
    if( ( ( keyID == APP_KEY ) && ( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 ) ) ||
 804932a:	4604      	mov	r4, r0
 804932c:	78b5      	ldrb	r5, [r6, #2]
 804932e:	b910      	cbnz	r0, 8049336 <LoRaMacCryptoDeriveMcRootKey+0x12>
 8049330:	b92d      	cbnz	r5, 804933e <LoRaMacCryptoDeriveMcRootKey+0x1a>
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8049332:	200b      	movs	r0, #11
 8049334:	e017      	b.n	8049366 <LoRaMacCryptoDeriveMcRootKey+0x42>
    if( ( ( keyID == APP_KEY ) && ( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 ) ) ||
 8049336:	2801      	cmp	r0, #1
 8049338:	d101      	bne.n	804933e <LoRaMacCryptoDeriveMcRootKey+0x1a>
        ( ( keyID == GEN_APP_KEY ) && ( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 1 ) ) )
 804933a:	2d01      	cmp	r5, #1
 804933c:	d0f9      	beq.n	8049332 <LoRaMacCryptoDeriveMcRootKey+0xe>
    uint8_t compBase[16] = { 0 };
 804933e:	2210      	movs	r2, #16
 8049340:	2100      	movs	r1, #0
 8049342:	4668      	mov	r0, sp
 8049344:	f003 fb78 	bl	804ca38 <memset>
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 1 )
 8049348:	2d01      	cmp	r5, #1
        compBase[0] = 0x20;
 804934a:	bf04      	itt	eq
 804934c:	2320      	moveq	r3, #32
 804934e:	f88d 3000 	strbeq.w	r3, [sp]
    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_ROOT_KEY ) != SECURE_ELEMENT_SUCCESS )
 8049352:	4622      	mov	r2, r4
 8049354:	2309      	movs	r3, #9
 8049356:	4669      	mov	r1, sp
 8049358:	6830      	ldr	r0, [r6, #0]
 804935a:	f7fe f941 	bl	80475e0 <SecureElementDeriveAndStoreKey>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 804935e:	2800      	cmp	r0, #0
 8049360:	bf0c      	ite	eq
 8049362:	2000      	moveq	r0, #0
 8049364:	200f      	movne	r0, #15
}
 8049366:	b004      	add	sp, #16
 8049368:	bd70      	pop	{r4, r5, r6, pc}
 804936a:	bf00      	nop
 804936c:	20009024 	.word	0x20009024

08049370 <LoRaMacCryptoHandleJoinAccept>:
{
 8049370:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8049374:	4681      	mov	r9, r0
 8049376:	b0c7      	sub	sp, #284	; 0x11c
 8049378:	4688      	mov	r8, r1
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 804937a:	4614      	mov	r4, r2
 804937c:	2a00      	cmp	r2, #0
 804937e:	f000 80af 	beq.w	80494e0 <LoRaMacCryptoHandleJoinAccept+0x170>
 8049382:	2900      	cmp	r1, #0
 8049384:	f000 80ac 	beq.w	80494e0 <LoRaMacCryptoHandleJoinAccept+0x170>
    uint8_t micComputationOffset = 0;
 8049388:	28ff      	cmp	r0, #255	; 0xff
 804938a:	bf0c      	ite	eq
 804938c:	250c      	moveq	r5, #12
 804938e:	2500      	movne	r5, #0
    memset1( procBuffer, 0, ( macMsg->BufSize + micComputationOffset ) );
 8049390:	7912      	ldrb	r2, [r2, #4]
 8049392:	b2ae      	uxth	r6, r5
 8049394:	4432      	add	r2, r6
 8049396:	2100      	movs	r1, #0
 8049398:	a803      	add	r0, sp, #12
 804939a:	f001 fc44 	bl	804ac26 <memset1>
    if( SecureElementAesEncrypt( macMsg->Buffer + LORAMAC_MHDR_FIELD_SIZE, ( macMsg->BufSize - LORAMAC_MHDR_FIELD_SIZE ), encryptionKeyID, ( procBuffer + micComputationOffset ) ) != SECURE_ELEMENT_SUCCESS )
 804939e:	7921      	ldrb	r1, [r4, #4]
 80493a0:	6820      	ldr	r0, [r4, #0]
 80493a2:	ab03      	add	r3, sp, #12
 80493a4:	441d      	add	r5, r3
 80493a6:	3901      	subs	r1, #1
 80493a8:	462b      	mov	r3, r5
 80493aa:	2202      	movs	r2, #2
 80493ac:	b289      	uxth	r1, r1
 80493ae:	3001      	adds	r0, #1
 80493b0:	f7fe f89e 	bl	80474f0 <SecureElementAesEncrypt>
 80493b4:	b118      	cbz	r0, 80493be <LoRaMacCryptoHandleJoinAccept+0x4e>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80493b6:	200f      	movs	r0, #15
}
 80493b8:	b047      	add	sp, #284	; 0x11c
 80493ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    memcpy1( macMsg->Buffer + LORAMAC_MHDR_FIELD_SIZE, ( procBuffer + micComputationOffset ), ( macMsg->BufSize - LORAMAC_MHDR_FIELD_SIZE ) );
 80493be:	7922      	ldrb	r2, [r4, #4]
 80493c0:	6820      	ldr	r0, [r4, #0]
 80493c2:	3a01      	subs	r2, #1
 80493c4:	3001      	adds	r0, #1
 80493c6:	b292      	uxth	r2, r2
 80493c8:	4629      	mov	r1, r5
 80493ca:	f001 fc18 	bl	804abfe <memcpy1>
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 80493ce:	4620      	mov	r0, r4
 80493d0:	f000 f88e 	bl	80494f0 <LoRaMacParserJoinAccept>
 80493d4:	2800      	cmp	r0, #0
 80493d6:	f040 8085 	bne.w	80494e4 <LoRaMacCryptoHandleJoinAccept+0x174>
    if( macMsg->DLSettings.Bits.OptNeg == 1 )
 80493da:	f994 2010 	ldrsb.w	r2, [r4, #16]
 80493de:	4d43      	ldr	r5, [pc, #268]	; (80494ec <LoRaMacCryptoHandleJoinAccept+0x17c>)
 80493e0:	2a00      	cmp	r2, #0
 80493e2:	686b      	ldr	r3, [r5, #4]
        CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = 1;
 80493e4:	bfba      	itte	lt
 80493e6:	2201      	movlt	r2, #1
 80493e8:	709a      	strblt	r2, [r3, #2]
        CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = 0;
 80493ea:	7098      	strbge	r0, [r3, #2]
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 80493ec:	789b      	ldrb	r3, [r3, #2]
        micComputationKeyID = J_S_INT_KEY;
 80493ee:	bfb4      	ite	lt
 80493f0:	2703      	movlt	r7, #3
        micComputationKeyID = NWK_KEY;
 80493f2:	2702      	movge	r7, #2
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 80493f4:	2b00      	cmp	r3, #0
 80493f6:	d145      	bne.n	8049484 <LoRaMacCryptoHandleJoinAccept+0x114>
        if( SecureElementVerifyAesCmac( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), macMsg->MIC, micComputationKeyID ) != SECURE_ELEMENT_SUCCESS )
 80493f8:	7921      	ldrb	r1, [r4, #4]
 80493fa:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80493fc:	6820      	ldr	r0, [r4, #0]
 80493fe:	3904      	subs	r1, #4
 8049400:	463b      	mov	r3, r7
 8049402:	b289      	uxth	r1, r1
 8049404:	f7fe f85c 	bl	80474c0 <SecureElementVerifyAesCmac>
 8049408:	2800      	cmp	r0, #0
 804940a:	d1d4      	bne.n	80493b6 <LoRaMacCryptoHandleJoinAccept+0x46>
        retval = LoRaMacCryptoDeriveMcRootKey( GEN_APP_KEY );
 804940c:	2001      	movs	r0, #1
 804940e:	f7ff ff89 	bl	8049324 <LoRaMacCryptoDeriveMcRootKey>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8049412:	2800      	cmp	r0, #0
 8049414:	d1d0      	bne.n	80493b8 <LoRaMacCryptoHandleJoinAccept+0x48>
 8049416:	f7ff fd9f 	bl	8048f58 <LoRaMacCryptoDeriveMcKEKey.part.2>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 804941a:	2800      	cmp	r0, #0
 804941c:	d1cc      	bne.n	80493b8 <LoRaMacCryptoHandleJoinAccept+0x48>
        retval = DeriveSessionKey10x( APP_S_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* ) &CryptoCtx.NvmCtx->DevNonce );
 804941e:	686b      	ldr	r3, [r5, #4]
 8049420:	1da6      	adds	r6, r4, #6
 8049422:	3409      	adds	r4, #9
 8049424:	3304      	adds	r3, #4
 8049426:	4622      	mov	r2, r4
 8049428:	4631      	mov	r1, r6
 804942a:	2008      	movs	r0, #8
 804942c:	f7ff fd5e 	bl	8048eec <DeriveSessionKey10x>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8049430:	2800      	cmp	r0, #0
 8049432:	d1c1      	bne.n	80493b8 <LoRaMacCryptoHandleJoinAccept+0x48>
        retval = DeriveSessionKey10x( NWK_S_ENC_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* ) &CryptoCtx.NvmCtx->DevNonce );
 8049434:	686b      	ldr	r3, [r5, #4]
 8049436:	4622      	mov	r2, r4
 8049438:	3304      	adds	r3, #4
 804943a:	4631      	mov	r1, r6
 804943c:	2007      	movs	r0, #7
 804943e:	f7ff fd55 	bl	8048eec <DeriveSessionKey10x>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8049442:	2800      	cmp	r0, #0
 8049444:	d1b8      	bne.n	80493b8 <LoRaMacCryptoHandleJoinAccept+0x48>
        retval = DeriveSessionKey10x( F_NWK_S_INT_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* ) &CryptoCtx.NvmCtx->DevNonce );
 8049446:	686b      	ldr	r3, [r5, #4]
 8049448:	4622      	mov	r2, r4
 804944a:	3304      	adds	r3, #4
 804944c:	4631      	mov	r1, r6
 804944e:	2005      	movs	r0, #5
 8049450:	f7ff fd4c 	bl	8048eec <DeriveSessionKey10x>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8049454:	2800      	cmp	r0, #0
 8049456:	d1af      	bne.n	80493b8 <LoRaMacCryptoHandleJoinAccept+0x48>
        retval = DeriveSessionKey10x( S_NWK_S_INT_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* ) &CryptoCtx.NvmCtx->DevNonce );
 8049458:	686b      	ldr	r3, [r5, #4]
 804945a:	4622      	mov	r2, r4
 804945c:	3304      	adds	r3, #4
 804945e:	4631      	mov	r1, r6
 8049460:	2006      	movs	r0, #6
 8049462:	f7ff fd43 	bl	8048eec <DeriveSessionKey10x>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8049466:	2800      	cmp	r0, #0
 8049468:	d1a6      	bne.n	80493b8 <LoRaMacCryptoHandleJoinAccept+0x48>
    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 804946a:	686b      	ldr	r3, [r5, #4]
    CryptoCtx.RJcount0 = 0;
 804946c:	8028      	strh	r0, [r5, #0]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 804946e:	f04f 32ff 	mov.w	r2, #4294967295
    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 8049472:	60d8      	str	r0, [r3, #12]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 8049474:	619a      	str	r2, [r3, #24]
    CryptoCtx.NvmCtx->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 8049476:	e9c3 2204 	strd	r2, r2, [r3, #16]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 804947a:	68ab      	ldr	r3, [r5, #8]
    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 804947c:	9001      	str	r0, [sp, #4]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 804947e:	4798      	blx	r3
    return LORAMAC_CRYPTO_SUCCESS;
 8049480:	9801      	ldr	r0, [sp, #4]
 8049482:	e799      	b.n	80493b8 <LoRaMacCryptoHandleJoinAccept+0x48>
        memcpyr( &procBuffer[bufItr], joinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 8049484:	2208      	movs	r2, #8
 8049486:	4641      	mov	r1, r8
 8049488:	f10d 000d 	add.w	r0, sp, #13
        procBuffer[bufItr++] = ( uint8_t ) joinReqType;
 804948c:	f88d 900c 	strb.w	r9, [sp, #12]
        memcpyr( &procBuffer[bufItr], joinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 8049490:	f001 fbbf 	bl	804ac12 <memcpyr>
        procBuffer[bufItr++] = CryptoCtx.NvmCtx->DevNonce & 0xFF;
 8049494:	686b      	ldr	r3, [r5, #4]
        if( SecureElementVerifyAesCmac( procBuffer,  ( macMsg->BufSize + micComputationOffset - LORAMAC_MHDR_FIELD_SIZE - LORAMAC_MIC_FIELD_SIZE ), macMsg->MIC, micComputationKeyID ) != SECURE_ELEMENT_SUCCESS )
 8049496:	7921      	ldrb	r1, [r4, #4]
        procBuffer[bufItr++] = CryptoCtx.NvmCtx->DevNonce & 0xFF;
 8049498:	889a      	ldrh	r2, [r3, #4]
 804949a:	f88d 2015 	strb.w	r2, [sp, #21]
        procBuffer[bufItr++] = ( CryptoCtx.NvmCtx->DevNonce >> 8 ) & 0xFF;
 804949e:	889b      	ldrh	r3, [r3, #4]
        if( SecureElementVerifyAesCmac( procBuffer,  ( macMsg->BufSize + micComputationOffset - LORAMAC_MHDR_FIELD_SIZE - LORAMAC_MIC_FIELD_SIZE ), macMsg->MIC, micComputationKeyID ) != SECURE_ELEMENT_SUCCESS )
 80494a0:	6a62      	ldr	r2, [r4, #36]	; 0x24
        procBuffer[bufItr++] = ( CryptoCtx.NvmCtx->DevNonce >> 8 ) & 0xFF;
 80494a2:	0a1b      	lsrs	r3, r3, #8
        if( SecureElementVerifyAesCmac( procBuffer,  ( macMsg->BufSize + micComputationOffset - LORAMAC_MHDR_FIELD_SIZE - LORAMAC_MIC_FIELD_SIZE ), macMsg->MIC, micComputationKeyID ) != SECURE_ELEMENT_SUCCESS )
 80494a4:	3905      	subs	r1, #5
        procBuffer[bufItr++] = ( CryptoCtx.NvmCtx->DevNonce >> 8 ) & 0xFF;
 80494a6:	f88d 3016 	strb.w	r3, [sp, #22]
        if( SecureElementVerifyAesCmac( procBuffer,  ( macMsg->BufSize + micComputationOffset - LORAMAC_MHDR_FIELD_SIZE - LORAMAC_MIC_FIELD_SIZE ), macMsg->MIC, micComputationKeyID ) != SECURE_ELEMENT_SUCCESS )
 80494aa:	4431      	add	r1, r6
        procBuffer[bufItr++] = macMsg->MHDR.Value;
 80494ac:	7963      	ldrb	r3, [r4, #5]
 80494ae:	f88d 3017 	strb.w	r3, [sp, #23]
        if( SecureElementVerifyAesCmac( procBuffer,  ( macMsg->BufSize + micComputationOffset - LORAMAC_MHDR_FIELD_SIZE - LORAMAC_MIC_FIELD_SIZE ), macMsg->MIC, micComputationKeyID ) != SECURE_ELEMENT_SUCCESS )
 80494b2:	b289      	uxth	r1, r1
 80494b4:	463b      	mov	r3, r7
 80494b6:	a803      	add	r0, sp, #12
 80494b8:	f7fe f802 	bl	80474c0 <SecureElementVerifyAesCmac>
 80494bc:	2800      	cmp	r0, #0
 80494be:	f47f af7a 	bne.w	80493b6 <LoRaMacCryptoHandleJoinAccept+0x46>
        currentJoinNonce |= ( ( uint32_t ) macMsg->JoinNonce[2] << 16 );
 80494c2:	7a23      	ldrb	r3, [r4, #8]
        currentJoinNonce |= ( ( uint32_t ) macMsg->JoinNonce[1] << 8 );
 80494c4:	79e1      	ldrb	r1, [r4, #7]
        currentJoinNonce = ( uint32_t ) macMsg->JoinNonce[0];
 80494c6:	79a2      	ldrb	r2, [r4, #6]
        currentJoinNonce |= ( ( uint32_t ) macMsg->JoinNonce[2] << 16 );
 80494c8:	041b      	lsls	r3, r3, #16
 80494ca:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80494ce:	4313      	orrs	r3, r2
        if( currentJoinNonce > CryptoCtx.NvmCtx->JoinNonce )
 80494d0:	686a      	ldr	r2, [r5, #4]
 80494d2:	6891      	ldr	r1, [r2, #8]
 80494d4:	4299      	cmp	r1, r3
 80494d6:	d207      	bcs.n	80494e8 <LoRaMacCryptoHandleJoinAccept+0x178>
            CryptoCtx.NvmCtx->JoinNonce = currentJoinNonce;
 80494d8:	6093      	str	r3, [r2, #8]
            CryptoCtx.EventCryptoNvmCtxChanged( );
 80494da:	68ab      	ldr	r3, [r5, #8]
 80494dc:	4798      	blx	r3
 80494de:	e795      	b.n	804940c <LoRaMacCryptoHandleJoinAccept+0x9c>
        return LORAMAC_CRYPTO_ERROR_NPE;
 80494e0:	200a      	movs	r0, #10
 80494e2:	e769      	b.n	80493b8 <LoRaMacCryptoHandleJoinAccept+0x48>
        return LORAMAC_CRYPTO_ERROR_PARSER;
 80494e4:	2010      	movs	r0, #16
 80494e6:	e767      	b.n	80493b8 <LoRaMacCryptoHandleJoinAccept+0x48>
            return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
 80494e8:	2003      	movs	r0, #3
 80494ea:	e765      	b.n	80493b8 <LoRaMacCryptoHandleJoinAccept+0x48>
 80494ec:	20009024 	.word	0x20009024

080494f0 <LoRaMacParserJoinAccept>:
*/
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 80494f0:	b510      	push	{r4, lr}
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80494f2:	4604      	mov	r4, r0
 80494f4:	2800      	cmp	r0, #0
 80494f6:	d045      	beq.n	8049584 <LoRaMacParserJoinAccept+0x94>
 80494f8:	6801      	ldr	r1, [r0, #0]
 80494fa:	2900      	cmp	r1, #0
 80494fc:	d042      	beq.n	8049584 <LoRaMacParserJoinAccept+0x94>
        return LORAMAC_PARSER_ERROR_NPE;
    }

    uint16_t bufItr = 0;

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 80494fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8049502:	7143      	strb	r3, [r0, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 8049504:	2203      	movs	r2, #3
 8049506:	3006      	adds	r0, #6
 8049508:	f001 fb79 	bl	804abfe <memcpy1>
    bufItr = bufItr + 3;

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 804950c:	4620      	mov	r0, r4
 804950e:	2203      	movs	r2, #3
 8049510:	f850 1b09 	ldr.w	r1, [r0], #9
 8049514:	3104      	adds	r1, #4
 8049516:	f001 fb72 	bl	804abfe <memcpy1>
    bufItr = bufItr + 3;

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 804951a:	6821      	ldr	r1, [r4, #0]
 804951c:	79cb      	ldrb	r3, [r1, #7]
 804951e:	60e3      	str	r3, [r4, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8049520:	7a0a      	ldrb	r2, [r1, #8]
 8049522:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8049526:	60e3      	str	r3, [r4, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8049528:	7a4a      	ldrb	r2, [r1, #9]
 804952a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 804952e:	60e3      	str	r3, [r4, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8049530:	7a8a      	ldrb	r2, [r1, #10]
 8049532:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8049536:	60e3      	str	r3, [r4, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 8049538:	7acb      	ldrb	r3, [r1, #11]
 804953a:	7423      	strb	r3, [r4, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 804953c:	7b0b      	ldrb	r3, [r1, #12]
 804953e:	7463      	strb	r3, [r4, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_C_FLIST_FIELD_SIZE )
 8049540:	7923      	ldrb	r3, [r4, #4]
 8049542:	2b21      	cmp	r3, #33	; 0x21
 8049544:	d11a      	bne.n	804957c <LoRaMacParserJoinAccept+0x8c>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_C_FLIST_FIELD_SIZE );
 8049546:	2210      	movs	r2, #16
 8049548:	310d      	adds	r1, #13
 804954a:	f104 0012 	add.w	r0, r4, #18
 804954e:	f001 fb56 	bl	804abfe <memcpy1>
        bufItr = bufItr + LORAMAC_C_FLIST_FIELD_SIZE;
 8049552:	221d      	movs	r2, #29
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
    {
        return LORAMAC_PARSER_FAIL;
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 8049554:	6821      	ldr	r1, [r4, #0]
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8049556:	1c50      	adds	r0, r2, #1
    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 8049558:	5c8b      	ldrb	r3, [r1, r2]
 804955a:	6263      	str	r3, [r4, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 804955c:	5c08      	ldrb	r0, [r1, r0]
 804955e:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8049562:	1c90      	adds	r0, r2, #2
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8049564:	6263      	str	r3, [r4, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8049566:	5c08      	ldrb	r0, [r1, r0]
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8049568:	3203      	adds	r2, #3
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 804956a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 804956e:	6263      	str	r3, [r4, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8049570:	5c8a      	ldrb	r2, [r1, r2]
 8049572:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8049576:	6263      	str	r3, [r4, #36]	; 0x24

    return LORAMAC_PARSER_SUCCESS;
 8049578:	2000      	movs	r0, #0
}
 804957a:	bd10      	pop	{r4, pc}
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 804957c:	2b11      	cmp	r3, #17
 804957e:	dc03      	bgt.n	8049588 <LoRaMacParserJoinAccept+0x98>
    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 8049580:	220d      	movs	r2, #13
 8049582:	e7e7      	b.n	8049554 <LoRaMacParserJoinAccept+0x64>
        return LORAMAC_PARSER_ERROR_NPE;
 8049584:	2002      	movs	r0, #2
 8049586:	e7f8      	b.n	804957a <LoRaMacParserJoinAccept+0x8a>
        return LORAMAC_PARSER_FAIL;
 8049588:	2001      	movs	r0, #1
 804958a:	e7f6      	b.n	804957a <LoRaMacParserJoinAccept+0x8a>

0804958c <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 804958c:	b510      	push	{r4, lr}
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 804958e:	4604      	mov	r4, r0
 8049590:	2800      	cmp	r0, #0
 8049592:	d054      	beq.n	804963e <LoRaMacParserData+0xb2>
 8049594:	6801      	ldr	r1, [r0, #0]
 8049596:	2900      	cmp	r1, #0
 8049598:	d051      	beq.n	804963e <LoRaMacParserData+0xb2>
        return LORAMAC_PARSER_ERROR_NPE;
    }

    uint16_t bufItr = 0;

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 804959a:	780b      	ldrb	r3, [r1, #0]
 804959c:	7143      	strb	r3, [r0, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 804959e:	784b      	ldrb	r3, [r1, #1]
 80495a0:	6083      	str	r3, [r0, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 80495a2:	788a      	ldrb	r2, [r1, #2]
 80495a4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80495a8:	6083      	str	r3, [r0, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 80495aa:	78ca      	ldrb	r2, [r1, #3]
 80495ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80495b0:	6083      	str	r3, [r0, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 80495b2:	790a      	ldrb	r2, [r1, #4]
 80495b4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80495b8:	6083      	str	r3, [r0, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 80495ba:	794b      	ldrb	r3, [r1, #5]
 80495bc:	7303      	strb	r3, [r0, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 80495be:	798b      	ldrb	r3, [r1, #6]
 80495c0:	81c3      	strh	r3, [r0, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 80495c2:	79ca      	ldrb	r2, [r1, #7]
 80495c4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

    if( macMsg->FHDR.FCtrl.Bits.FOptsLen <= 15 )
    {
        memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 80495c8:	7b02      	ldrb	r2, [r0, #12]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 80495ca:	81c3      	strh	r3, [r0, #14]
        memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 80495cc:	f002 020f 	and.w	r2, r2, #15
 80495d0:	3108      	adds	r1, #8
 80495d2:	3010      	adds	r0, #16
 80495d4:	f001 fb13 	bl	804abfe <memcpy1>
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80495d8:	7b23      	ldrb	r3, [r4, #12]
    {
        return LORAMAC_PARSER_FAIL;
    }

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 80495da:	2200      	movs	r2, #0
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80495dc:	f003 030f 	and.w	r3, r3, #15
    macMsg->FPort = 0;
 80495e0:	f884 2020 	strb.w	r2, [r4, #32]
    macMsg->FRMPayloadSize = 0;
 80495e4:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 80495e8:	7922      	ldrb	r2, [r4, #4]
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80495ea:	f103 0008 	add.w	r0, r3, #8
    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 80495ee:	1a11      	subs	r1, r2, r0
 80495f0:	2904      	cmp	r1, #4
 80495f2:	dd0d      	ble.n	8049610 <LoRaMacParserData+0x84>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 80495f4:	6821      	ldr	r1, [r4, #0]
 80495f6:	3309      	adds	r3, #9

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 80495f8:	3a04      	subs	r2, #4
 80495fa:	1ad2      	subs	r2, r2, r3
        macMsg->FPort = macMsg->Buffer[bufItr++];
 80495fc:	5c08      	ldrb	r0, [r1, r0]
 80495fe:	f884 0020 	strb.w	r0, [r4, #32]
        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 8049602:	b2d2      	uxtb	r2, r2
 8049604:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 8049608:	4419      	add	r1, r3
 804960a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 804960c:	f001 faf7 	bl	804abfe <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 8049610:	7923      	ldrb	r3, [r4, #4]
 8049612:	6822      	ldr	r2, [r4, #0]
 8049614:	441a      	add	r2, r3
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );

    return LORAMAC_PARSER_SUCCESS;
 8049616:	2000      	movs	r0, #0
    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 8049618:	f812 3c04 	ldrb.w	r3, [r2, #-4]
 804961c:	62e3      	str	r3, [r4, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 804961e:	f812 1c03 	ldrb.w	r1, [r2, #-3]
 8049622:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8049626:	62e3      	str	r3, [r4, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 8049628:	f812 1c02 	ldrb.w	r1, [r2, #-2]
 804962c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8049630:	62e3      	str	r3, [r4, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 8049632:	f812 2c01 	ldrb.w	r2, [r2, #-1]
 8049636:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 804963a:	62e3      	str	r3, [r4, #44]	; 0x2c
}
 804963c:	bd10      	pop	{r4, pc}
        return LORAMAC_PARSER_ERROR_NPE;
 804963e:	2002      	movs	r0, #2
 8049640:	e7fc      	b.n	804963c <LoRaMacParserData+0xb0>

08049642 <LoRaMacSerializerJoinRequest>:
*/
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8049642:	b538      	push	{r3, r4, r5, lr}
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8049644:	4604      	mov	r4, r0
 8049646:	b360      	cbz	r0, 80496a2 <LoRaMacSerializerJoinRequest+0x60>
 8049648:	6803      	ldr	r3, [r0, #0]
 804964a:	b353      	cbz	r3, 80496a2 <LoRaMacSerializerJoinRequest+0x60>
    }

    uint16_t bufItr = 0;

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 804964c:	7902      	ldrb	r2, [r0, #4]
 804964e:	2a16      	cmp	r2, #22
 8049650:	d929      	bls.n	80496a6 <LoRaMacSerializerJoinRequest+0x64>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8049652:	7942      	ldrb	r2, [r0, #5]
 8049654:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 8049656:	4605      	mov	r5, r0
 8049658:	2208      	movs	r2, #8
 804965a:	f855 0b0e 	ldr.w	r0, [r5], #14
 804965e:	1da1      	adds	r1, r4, #6
 8049660:	3001      	adds	r0, #1
 8049662:	f001 fad6 	bl	804ac12 <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 8049666:	6820      	ldr	r0, [r4, #0]
 8049668:	2208      	movs	r2, #8
 804966a:	3009      	adds	r0, #9
 804966c:	4629      	mov	r1, r5
 804966e:	f001 fad0 	bl	804ac12 <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 8049672:	6823      	ldr	r3, [r4, #0]
 8049674:	8ae2      	ldrh	r2, [r4, #22]
 8049676:	745a      	strb	r2, [r3, #17]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 8049678:	8ae3      	ldrh	r3, [r4, #22]
 804967a:	6822      	ldr	r2, [r4, #0]
 804967c:	0a1b      	lsrs	r3, r3, #8
 804967e:	7493      	strb	r3, [r2, #18]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8049680:	6823      	ldr	r3, [r4, #0]
 8049682:	69a2      	ldr	r2, [r4, #24]
 8049684:	74da      	strb	r2, [r3, #19]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8049686:	69a3      	ldr	r3, [r4, #24]
 8049688:	6822      	ldr	r2, [r4, #0]
 804968a:	0a1b      	lsrs	r3, r3, #8
 804968c:	7513      	strb	r3, [r2, #20]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 804968e:	6823      	ldr	r3, [r4, #0]
 8049690:	8b62      	ldrh	r2, [r4, #26]
 8049692:	755a      	strb	r2, [r3, #21]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8049694:	6823      	ldr	r3, [r4, #0]
 8049696:	7ee2      	ldrb	r2, [r4, #27]
 8049698:	759a      	strb	r2, [r3, #22]

    macMsg->BufSize = bufItr;
 804969a:	2317      	movs	r3, #23
 804969c:	7123      	strb	r3, [r4, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 804969e:	2000      	movs	r0, #0
}
 80496a0:	bd38      	pop	{r3, r4, r5, pc}
        return LORAMAC_SERIALIZER_ERROR_NPE;
 80496a2:	2001      	movs	r0, #1
 80496a4:	e7fc      	b.n	80496a0 <LoRaMacSerializerJoinRequest+0x5e>
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 80496a6:	2002      	movs	r0, #2
 80496a8:	e7fa      	b.n	80496a0 <LoRaMacSerializerJoinRequest+0x5e>

080496aa <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 80496aa:	b538      	push	{r3, r4, r5, lr}
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80496ac:	4604      	mov	r4, r0
 80496ae:	2800      	cmp	r0, #0
 80496b0:	d063      	beq.n	804977a <LoRaMacSerializerData+0xd0>
 80496b2:	6801      	ldr	r1, [r0, #0]
 80496b4:	2900      	cmp	r1, #0
 80496b6:	d060      	beq.n	804977a <LoRaMacSerializerData+0xd0>
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
                               + LORAMAC_FHDR_DEV_ADD_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80496b8:	7b03      	ldrb	r3, [r0, #12]

    if( macMsg->FRMPayloadSize > 0 )
 80496ba:	f890 2028 	ldrb.w	r2, [r0, #40]	; 0x28
    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80496be:	f003 030f 	and.w	r3, r3, #15
    if( macMsg->FRMPayloadSize > 0 )
 80496c2:	2a00      	cmp	r2, #0
 80496c4:	d157      	bne.n	8049776 <LoRaMacSerializerData+0xcc>
    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80496c6:	3308      	adds	r3, #8
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
    }

    computedBufSize += macMsg->FRMPayloadSize;
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 80496c8:	3204      	adds	r2, #4

    if( macMsg->BufSize < computedBufSize )
 80496ca:	7920      	ldrb	r0, [r4, #4]
 80496cc:	4413      	add	r3, r2
 80496ce:	4298      	cmp	r0, r3
 80496d0:	d355      	bcc.n	804977e <LoRaMacSerializerData+0xd4>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 80496d2:	7963      	ldrb	r3, [r4, #5]
 80496d4:	700b      	strb	r3, [r1, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 80496d6:	6823      	ldr	r3, [r4, #0]
 80496d8:	68a2      	ldr	r2, [r4, #8]
 80496da:	705a      	strb	r2, [r3, #1]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 80496dc:	68a3      	ldr	r3, [r4, #8]
 80496de:	6822      	ldr	r2, [r4, #0]
 80496e0:	0a1b      	lsrs	r3, r3, #8
 80496e2:	7093      	strb	r3, [r2, #2]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 80496e4:	6823      	ldr	r3, [r4, #0]
 80496e6:	8962      	ldrh	r2, [r4, #10]
 80496e8:	70da      	strb	r2, [r3, #3]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 80496ea:	6823      	ldr	r3, [r4, #0]
 80496ec:	7ae2      	ldrb	r2, [r4, #11]
 80496ee:	711a      	strb	r2, [r3, #4]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 80496f0:	6823      	ldr	r3, [r4, #0]
 80496f2:	7b22      	ldrb	r2, [r4, #12]
 80496f4:	715a      	strb	r2, [r3, #5]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 80496f6:	6823      	ldr	r3, [r4, #0]
 80496f8:	89e2      	ldrh	r2, [r4, #14]
 80496fa:	719a      	strb	r2, [r3, #6]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 80496fc:	89e3      	ldrh	r3, [r4, #14]
 80496fe:	6822      	ldr	r2, [r4, #0]
 8049700:	0a1b      	lsrs	r3, r3, #8
 8049702:	71d3      	strb	r3, [r2, #7]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8049704:	7b22      	ldrb	r2, [r4, #12]
 8049706:	6820      	ldr	r0, [r4, #0]
 8049708:	f002 020f 	and.w	r2, r2, #15
 804970c:	f104 0110 	add.w	r1, r4, #16
 8049710:	3008      	adds	r0, #8
 8049712:	f001 fa74 	bl	804abfe <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8049716:	7b23      	ldrb	r3, [r4, #12]

    if( macMsg->FRMPayloadSize > 0 )
 8049718:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 804971c:	f003 030f 	and.w	r3, r3, #15
 8049720:	f103 0508 	add.w	r5, r3, #8
    if( macMsg->FRMPayloadSize > 0 )
 8049724:	b12a      	cbz	r2, 8049732 <LoRaMacSerializerData+0x88>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 8049726:	6822      	ldr	r2, [r4, #0]
 8049728:	f894 1020 	ldrb.w	r1, [r4, #32]
 804972c:	5551      	strb	r1, [r2, r5]
 804972e:	f103 0509 	add.w	r5, r3, #9
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 8049732:	6820      	ldr	r0, [r4, #0]
 8049734:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 8049738:	6a61      	ldr	r1, [r4, #36]	; 0x24
 804973a:	4428      	add	r0, r5
 804973c:	f001 fa5f 	bl	804abfe <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 8049740:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8049744:	6822      	ldr	r2, [r4, #0]
 8049746:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    bufItr = bufItr + macMsg->FRMPayloadSize;
 8049748:	442b      	add	r3, r5
    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 804974a:	54d1      	strb	r1, [r2, r3]
 804974c:	1c5a      	adds	r2, r3, #1
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 804974e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8049750:	6820      	ldr	r0, [r4, #0]
 8049752:	b292      	uxth	r2, r2
 8049754:	0a09      	lsrs	r1, r1, #8
 8049756:	5481      	strb	r1, [r0, r2]
 8049758:	1c9a      	adds	r2, r3, #2
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 804975a:	6821      	ldr	r1, [r4, #0]
 804975c:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
 804975e:	b292      	uxth	r2, r2
 8049760:	5488      	strb	r0, [r1, r2]
 8049762:	1cda      	adds	r2, r3, #3
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8049764:	b292      	uxth	r2, r2
 8049766:	6821      	ldr	r1, [r4, #0]
 8049768:	f894 002f 	ldrb.w	r0, [r4, #47]	; 0x2f
 804976c:	5488      	strb	r0, [r1, r2]
 804976e:	3304      	adds	r3, #4

    macMsg->BufSize = bufItr;
 8049770:	7123      	strb	r3, [r4, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8049772:	2000      	movs	r0, #0
}
 8049774:	bd38      	pop	{r3, r4, r5, pc}
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 8049776:	3309      	adds	r3, #9
 8049778:	e7a6      	b.n	80496c8 <LoRaMacSerializerData+0x1e>
        return LORAMAC_SERIALIZER_ERROR_NPE;
 804977a:	2001      	movs	r0, #1
 804977c:	e7fa      	b.n	8049774 <LoRaMacSerializerData+0xca>
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 804977e:	2002      	movs	r0, #2
 8049780:	e7f8      	b.n	8049774 <LoRaMacSerializerData+0xca>

08049782 <RegionGetPhyParam>:
}

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
    PhyParam_t phyParam = { 0 };
    switch( region )
 8049782:	2801      	cmp	r0, #1
{
 8049784:	b082      	sub	sp, #8
    switch( region )
 8049786:	d103      	bne.n	8049790 <RegionGetPhyParam+0xe>
    {
        AS923_GET_PHY_PARAM( );
        AU915_GET_PHY_PARAM( );
 8049788:	4608      	mov	r0, r1
        default:
        {
            return phyParam;
        }
    }
}
 804978a:	b002      	add	sp, #8
        AU915_GET_PHY_PARAM( );
 804978c:	f000 b8ac 	b.w	80498e8 <RegionAU915GetPhyParam>
}
 8049790:	2000      	movs	r0, #0
 8049792:	b002      	add	sp, #8
 8049794:	4770      	bx	lr

08049796 <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
    switch( region )
 8049796:	2801      	cmp	r0, #1
 8049798:	d102      	bne.n	80497a0 <RegionSetBandTxDone+0xa>
    {
        AS923_SET_BAND_TX_DONE( );
        AU915_SET_BAND_TX_DONE( );
 804979a:	4608      	mov	r0, r1
 804979c:	f000 b94e 	b.w	8049a3c <RegionAU915SetBandTxDone>
        default:
        {
            return;
        }
    }
}
 80497a0:	4770      	bx	lr

080497a2 <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
    switch( region )
 80497a2:	2801      	cmp	r0, #1
 80497a4:	d102      	bne.n	80497ac <RegionInitDefaults+0xa>
    {
        AS923_INIT_DEFAULTS( );
        AU915_INIT_DEFAULTS( );
 80497a6:	4608      	mov	r0, r1
 80497a8:	f000 b958 	b.w	8049a5c <RegionAU915InitDefaults>
        default:
        {
            break;
        }
    }
}
 80497ac:	4770      	bx	lr

080497ae <RegionApplyCFList>:
    }
}

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
    switch( region )
 80497ae:	2801      	cmp	r0, #1
 80497b0:	d102      	bne.n	80497b8 <RegionApplyCFList+0xa>
    {
        AS923_APPLY_CF_LIST( );
        AU915_APPLY_CF_LIST( );
 80497b2:	4608      	mov	r0, r1
 80497b4:	f000 b9ce 	b.w	8049b54 <RegionAU915ApplyCFList>
        default:
        {
            break;
        }
    }
}
 80497b8:	4770      	bx	lr

080497ba <RegionComputeRxWindowParameters>:
        }
    }
}

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 80497ba:	b410      	push	{r4}
    switch( region )
 80497bc:	2801      	cmp	r0, #1
{
 80497be:	460c      	mov	r4, r1
 80497c0:	4611      	mov	r1, r2
 80497c2:	461a      	mov	r2, r3
 80497c4:	9b01      	ldr	r3, [sp, #4]
    switch( region )
 80497c6:	d104      	bne.n	80497d2 <RegionComputeRxWindowParameters+0x18>
    {
        AS923_COMPUTE_RX_WINDOW_PARAMETERS( );
        AU915_COMPUTE_RX_WINDOW_PARAMETERS( );
 80497c8:	4620      	mov	r0, r4
        default:
        {
            break;
        }
    }
}
 80497ca:	f85d 4b04 	ldr.w	r4, [sp], #4
        AU915_COMPUTE_RX_WINDOW_PARAMETERS( );
 80497ce:	f000 b9e7 	b.w	8049ba0 <RegionAU915ComputeRxWindowParameters>
}
 80497d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80497d6:	4770      	bx	lr

080497d8 <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
    switch( region )
 80497d8:	2801      	cmp	r0, #1
{
 80497da:	460b      	mov	r3, r1
    switch( region )
 80497dc:	d103      	bne.n	80497e6 <RegionRxConfig+0xe>
    {
        AS923_RX_CONFIG( );
        AU915_RX_CONFIG( );
 80497de:	4611      	mov	r1, r2
 80497e0:	4618      	mov	r0, r3
 80497e2:	f000 ba1f 	b.w	8049c24 <RegionAU915RxConfig>
        default:
        {
            return false;
        }
    }
}
 80497e6:	2000      	movs	r0, #0
 80497e8:	4770      	bx	lr

080497ea <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
    switch( region )
 80497ea:	2801      	cmp	r0, #1
{
 80497ec:	b410      	push	{r4}
 80497ee:	460c      	mov	r4, r1
 80497f0:	4611      	mov	r1, r2
    switch( region )
 80497f2:	d105      	bne.n	8049800 <RegionTxConfig+0x16>
    {
        AS923_TX_CONFIG( );
        AU915_TX_CONFIG( );
 80497f4:	4620      	mov	r0, r4
 80497f6:	461a      	mov	r2, r3
        default:
        {
            return false;
        }
    }
}
 80497f8:	f85d 4b04 	ldr.w	r4, [sp], #4
        AU915_TX_CONFIG( );
 80497fc:	f000 ba6c 	b.w	8049cd8 <RegionAU915TxConfig>
}
 8049800:	2000      	movs	r0, #0
 8049802:	f85d 4b04 	ldr.w	r4, [sp], #4
 8049806:	4770      	bx	lr

08049808 <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8049808:	b430      	push	{r4, r5}
    switch( region )
 804980a:	2801      	cmp	r0, #1
{
 804980c:	460c      	mov	r4, r1
 804980e:	4611      	mov	r1, r2
 8049810:	461a      	mov	r2, r3
 8049812:	e9dd 3502 	ldrd	r3, r5, [sp, #8]
    switch( region )
 8049816:	d104      	bne.n	8049822 <RegionLinkAdrReq+0x1a>
    {
        AS923_LINK_ADR_REQ( );
        AU915_LINK_ADR_REQ( );
 8049818:	9502      	str	r5, [sp, #8]
 804981a:	4620      	mov	r0, r4
        default:
        {
            return 0;
        }
    }
}
 804981c:	bc30      	pop	{r4, r5}
        AU915_LINK_ADR_REQ( );
 804981e:	f000 bad7 	b.w	8049dd0 <RegionAU915LinkAdrReq>
}
 8049822:	2000      	movs	r0, #0
 8049824:	bc30      	pop	{r4, r5}
 8049826:	4770      	bx	lr

08049828 <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
    switch( region )
 8049828:	2801      	cmp	r0, #1
 804982a:	d102      	bne.n	8049832 <RegionRxParamSetupReq+0xa>
    {
        AS923_RX_PARAM_SETUP_REQ( );
        AU915_RX_PARAM_SETUP_REQ( );
 804982c:	4608      	mov	r0, r1
 804982e:	f000 bbdb 	b.w	8049fe8 <RegionAU915RxParamSetupReq>
        default:
        {
            return 0;
        }
    }
}
 8049832:	2000      	movs	r0, #0
 8049834:	4770      	bx	lr

08049836 <RegionNewChannelReq>:

uint8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
    switch( region )
 8049836:	2801      	cmp	r0, #1
 8049838:	d102      	bne.n	8049840 <RegionNewChannelReq+0xa>
    {
        AS923_NEW_CHANNEL_REQ( );
        AU915_NEW_CHANNEL_REQ( );
 804983a:	4608      	mov	r0, r1
 804983c:	f000 bbfa 	b.w	804a034 <RegionAU915NewChannelReq>
        default:
        {
            return 0;
        }
    }
}
 8049840:	2000      	movs	r0, #0
 8049842:	4770      	bx	lr

08049844 <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
    switch( region )
 8049844:	2801      	cmp	r0, #1
 8049846:	d102      	bne.n	804984e <RegionTxParamSetupReq+0xa>
    {
        AS923_TX_PARAM_SETUP_REQ( );
        AU915_TX_PARAM_SETUP_REQ( );
 8049848:	4608      	mov	r0, r1
 804984a:	f000 bbf5 	b.w	804a038 <RegionAU915TxParamSetupReq>
        default:
        {
            return 0;
        }
    }
}
 804984e:	2000      	movs	r0, #0
 8049850:	4770      	bx	lr

08049852 <RegionDlChannelReq>:

uint8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
    switch( region )
 8049852:	2801      	cmp	r0, #1
 8049854:	d102      	bne.n	804985c <RegionDlChannelReq+0xa>
    {
        AS923_DL_CHANNEL_REQ( );
        AU915_DL_CHANNEL_REQ( );
 8049856:	4608      	mov	r0, r1
 8049858:	f000 bbf0 	b.w	804a03c <RegionAU915DlChannelReq>
        default:
        {
            return 0;
        }
    }
}
 804985c:	2000      	movs	r0, #0
 804985e:	4770      	bx	lr

08049860 <RegionCalcBackOff>:
    }
}

void RegionCalcBackOff( LoRaMacRegion_t region, CalcBackOffParams_t* calcBackOff )
{
    switch( region )
 8049860:	2801      	cmp	r0, #1
 8049862:	d102      	bne.n	804986a <RegionCalcBackOff+0xa>
    {
        AS923_CALC_BACKOFF( );
        AU915_CALC_BACKOFF( );
 8049864:	4608      	mov	r0, r1
 8049866:	f000 bbeb 	b.w	804a040 <RegionAU915CalcBackOff>
        default:
        {
            break;
        }
    }
}
 804986a:	4770      	bx	lr

0804986c <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 804986c:	b410      	push	{r4}
    switch( region )
 804986e:	2801      	cmp	r0, #1
{
 8049870:	460c      	mov	r4, r1
 8049872:	4611      	mov	r1, r2
 8049874:	461a      	mov	r2, r3
 8049876:	9b01      	ldr	r3, [sp, #4]
    switch( region )
 8049878:	d104      	bne.n	8049884 <RegionNextChannel+0x18>
    {
        AS923_NEXT_CHANNEL( );
        AU915_NEXT_CHANNEL( );
 804987a:	4620      	mov	r0, r4
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
        }
    }
}
 804987c:	f85d 4b04 	ldr.w	r4, [sp], #4
        AU915_NEXT_CHANNEL( );
 8049880:	f000 bbfc 	b.w	804a07c <RegionAU915NextChannel>
}
 8049884:	2009      	movs	r0, #9
 8049886:	f85d 4b04 	ldr.w	r4, [sp], #4
 804988a:	4770      	bx	lr

0804988c <RegionApplyDrOffset>:
    }
}

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
    switch( region )
 804988c:	2801      	cmp	r0, #1
{
 804988e:	b410      	push	{r4}
 8049890:	460c      	mov	r4, r1
 8049892:	4611      	mov	r1, r2
    switch( region )
 8049894:	d105      	bne.n	80498a2 <RegionApplyDrOffset+0x16>
    {
        AS923_APPLY_DR_OFFSET( );
        AU915_APPLY_DR_OFFSET( );
 8049896:	4620      	mov	r0, r4
 8049898:	461a      	mov	r2, r3
        default:
        {
            return dr;
        }
    }
}
 804989a:	f85d 4b04 	ldr.w	r4, [sp], #4
        AU915_APPLY_DR_OFFSET( );
 804989e:	f000 bc8f 	b.w	804a1c0 <RegionAU915ApplyDrOffset>
}
 80498a2:	b2d0      	uxtb	r0, r2
 80498a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80498a8:	4770      	bx	lr
	...

080498ac <VerifyRfFreq>:
}

static bool VerifyRfFreq( uint32_t freq )
{
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 80498ac:	4b0a      	ldr	r3, [pc, #40]	; (80498d8 <VerifyRfFreq+0x2c>)
{
 80498ae:	b510      	push	{r4, lr}
    if( Radio.CheckRfFrequency( freq ) == false )
 80498b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
{
 80498b2:	4604      	mov	r4, r0
    if( Radio.CheckRfFrequency( freq ) == false )
 80498b4:	4798      	blx	r3
 80498b6:	b170      	cbz	r0, 80498d6 <VerifyRfFreq+0x2a>
    {
        return false;
    }

    // Rx frequencies
    if( ( freq < AU915_FIRST_RX1_CHANNEL ) ||
 80498b8:	4b08      	ldr	r3, [pc, #32]	; (80498dc <VerifyRfFreq+0x30>)
 80498ba:	4a09      	ldr	r2, [pc, #36]	; (80498e0 <VerifyRfFreq+0x34>)
 80498bc:	4423      	add	r3, r4
 80498be:	4293      	cmp	r3, r2
        ( freq > AU915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) AU915_FIRST_RX1_CHANNEL ) % ( uint32_t ) AU915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 80498c0:	bf9f      	itttt	ls
 80498c2:	4a08      	ldrls	r2, [pc, #32]	; (80498e4 <VerifyRfFreq+0x38>)
 80498c4:	fbb3 f0f2 	udivls	r0, r3, r2
 80498c8:	fb02 3010 	mlsls	r0, r2, r0, r3
        ( freq > AU915_LAST_RX1_CHANNEL ) ||
 80498cc:	fab0 f080 	clzls	r0, r0
 80498d0:	bf94      	ite	ls
 80498d2:	0940      	lsrls	r0, r0, #5
        return false;
 80498d4:	2000      	movhi	r0, #0
    if( ( freq < 915200000 ) ||  ( freq > 927800000 ) )
    {
        return false;
    }
    return true;
}
 80498d6:	bd10      	pop	{r4, pc}
 80498d8:	0804e218 	.word	0x0804e218
 80498dc:	c8f78f60 	.word	0xc8f78f60
 80498e0:	00401640 	.word	0x00401640
 80498e4:	000927c0 	.word	0x000927c0

080498e8 <RegionAU915GetPhyParam>:
    *delayTx = delayTransmission;
    return nbEnabledChannels;
}

PhyParam_t RegionAU915GetPhyParam( GetPhyParams_t* getPhy )
{
 80498e8:	b507      	push	{r0, r1, r2, lr}
    PhyParam_t phyParam = { 0 };
 80498ea:	2300      	movs	r3, #0
 80498ec:	9300      	str	r3, [sp, #0]

    switch( getPhy->Attribute )
 80498ee:	7803      	ldrb	r3, [r0, #0]
 80498f0:	3b01      	subs	r3, #1
 80498f2:	2b34      	cmp	r3, #52	; 0x34
 80498f4:	d832      	bhi.n	804995c <RegionAU915GetPhyParam+0x74>
 80498f6:	e8df f003 	tbb	[pc, r3]
 80498fa:	1f1b      	.short	0x1f1b
 80498fc:	21313131 	.word	0x21313131
 8049900:	31313131 	.word	0x31313131
 8049904:	4d43413f 	.word	0x4d43413f
 8049908:	5e5b5831 	.word	0x5e5b5831
 804990c:	6a676461 	.word	0x6a676461
 8049910:	751d7331 	.word	0x751d7331
 8049914:	7d7b7977 	.word	0x7d7b7977
 8049918:	24827f31 	.word	0x24827f31
 804991c:	31313131 	.word	0x31313131
 8049920:	31313131 	.word	0x31313131
 8049924:	31313131 	.word	0x31313131
 8049928:	1d843131 	.word	0x1d843131
 804992c:	1d8c      	.short	0x1d8c
 804992e:	1d          	.byte	0x1d
 804992f:	00          	.byte	0x00
    {
        case PHY_MIN_RX_DR:
        {
            if( getPhy->DownlinkDwellTime == 0)
 8049930:	78c3      	ldrb	r3, [r0, #3]
 8049932:	b91b      	cbnz	r3, 804993c <RegionAU915GetPhyParam+0x54>
            phyParam.Value = AU915_RX_WND_2_FREQ;
            break;
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = AU915_RX_WND_2_DR;
 8049934:	2308      	movs	r3, #8
 8049936:	e002      	b.n	804993e <RegionAU915GetPhyParam+0x56>
            if( getPhy->UplinkDwellTime == 0)
 8049938:	7883      	ldrb	r3, [r0, #2]
 804993a:	b17b      	cbz	r3, 804995c <RegionAU915GetPhyParam+0x74>
            phyParam.Value = AU915_DEFAULT_DATARATE;
 804993c:	2302      	movs	r3, #2
            phyParam.Value = AU915_BEACON_CHANNEL_DR;
            break;
        }
        case PHY_BEACON_CHANNEL_STEPWIDTH:
        {
            phyParam.Value = AU915_BEACON_CHANNEL_STEPWIDTH;
 804993e:	9300      	str	r3, [sp, #0]
            break;
 8049940:	e00c      	b.n	804995c <RegionAU915GetPhyParam+0x74>
            if( getPhy->UplinkDwellTime == 0)
 8049942:	7882      	ldrb	r2, [r0, #2]
 8049944:	f990 3001 	ldrsb.w	r3, [r0, #1]
 8049948:	b962      	cbnz	r2, 8049964 <RegionAU915GetPhyParam+0x7c>
    if( dr == minDr )
 804994a:	b12b      	cbz	r3, 8049958 <RegionAU915GetPhyParam+0x70>
    else if( dr == DR_8 )
 804994c:	2b08      	cmp	r3, #8
        nextLowerDr = dr - 1;
 804994e:	bf1a      	itte	ne
 8049950:	f103 33ff 	addne.w	r3, r3, #4294967295
 8049954:	b2da      	uxtbne	r2, r3
        nextLowerDr = DR_6;
 8049956:	2206      	moveq	r2, #6
                phyParam.Value = GetNextLowerTxDr( getPhy->Datarate, AU915_TX_MIN_DATARATE );
 8049958:	b252      	sxtb	r2, r2
 804995a:	9200      	str	r2, [sp, #0]
            break;
        }
    }

    return phyParam;
}
 804995c:	9800      	ldr	r0, [sp, #0]
 804995e:	b003      	add	sp, #12
 8049960:	f85d fb04 	ldr.w	pc, [sp], #4
    if( dr == minDr )
 8049964:	2b02      	cmp	r3, #2
 8049966:	d005      	beq.n	8049974 <RegionAU915GetPhyParam+0x8c>
    else if( dr == DR_8 )
 8049968:	2b08      	cmp	r3, #8
        nextLowerDr = dr - 1;
 804996a:	bf1a      	itte	ne
 804996c:	f103 33ff 	addne.w	r3, r3, #4294967295
 8049970:	b2db      	uxtbne	r3, r3
        nextLowerDr = DR_6;
 8049972:	2306      	moveq	r3, #6
                phyParam.Value = GetNextLowerTxDr( getPhy->Datarate, AU915_DWELL_LIMIT_DATARATE );
 8049974:	b25b      	sxtb	r3, r3
 8049976:	e7e2      	b.n	804993e <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_ADR_ACK_LIMIT;
 8049978:	2340      	movs	r3, #64	; 0x40
 804997a:	e7e0      	b.n	804993e <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_ADR_ACK_DELAY;
 804997c:	2320      	movs	r3, #32
 804997e:	e7de      	b.n	804993e <RegionAU915GetPhyParam+0x56>
            if( getPhy->UplinkDwellTime == 0 )
 8049980:	7881      	ldrb	r1, [r0, #2]
 8049982:	f990 2001 	ldrsb.w	r2, [r0, #1]
 8049986:	4b24      	ldr	r3, [pc, #144]	; (8049a18 <RegionAU915GetPhyParam+0x130>)
 8049988:	b909      	cbnz	r1, 804998e <RegionAU915GetPhyParam+0xa6>
                phyParam.Value = MaxPayloadOfDatarateDwell0AU915[getPhy->Datarate];
 804998a:	5c9b      	ldrb	r3, [r3, r2]
 804998c:	e7d7      	b.n	804993e <RegionAU915GetPhyParam+0x56>
                phyParam.Value = MaxPayloadOfDatarateDwell1AU915[getPhy->Datarate];
 804998e:	4413      	add	r3, r2
 8049990:	7b9b      	ldrb	r3, [r3, #14]
 8049992:	e7d4      	b.n	804993e <RegionAU915GetPhyParam+0x56>
 8049994:	f990 2001 	ldrsb.w	r2, [r0, #1]
 8049998:	4b1f      	ldr	r3, [pc, #124]	; (8049a18 <RegionAU915GetPhyParam+0x130>)
            if( getPhy->UplinkDwellTime == 0)
 804999a:	7881      	ldrb	r1, [r0, #2]
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell0AU915[getPhy->Datarate];
 804999c:	4413      	add	r3, r2
            if( getPhy->UplinkDwellTime == 0)
 804999e:	b909      	cbnz	r1, 80499a4 <RegionAU915GetPhyParam+0xbc>
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell0AU915[getPhy->Datarate];
 80499a0:	7f1b      	ldrb	r3, [r3, #28]
 80499a2:	e7cc      	b.n	804993e <RegionAU915GetPhyParam+0x56>
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell1AU915[getPhy->Datarate];
 80499a4:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80499a8:	e7c9      	b.n	804993e <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_MAX_RX_WINDOW;
 80499aa:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80499ae:	e7c6      	b.n	804993e <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_RECEIVE_DELAY1;
 80499b0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80499b4:	e7c3      	b.n	804993e <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_RECEIVE_DELAY2;
 80499b6:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80499ba:	e7c0      	b.n	804993e <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_JOIN_ACCEPT_DELAY1;
 80499bc:	f241 3388 	movw	r3, #5000	; 0x1388
 80499c0:	e7bd      	b.n	804993e <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_JOIN_ACCEPT_DELAY2;
 80499c2:	f241 7370 	movw	r3, #6000	; 0x1770
 80499c6:	e7ba      	b.n	804993e <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_MAX_FCNT_GAP;
 80499c8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80499cc:	e7b7      	b.n	804993e <RegionAU915GetPhyParam+0x56>
            phyParam.Value = ( AU915_ACKTIMEOUT + randr( -AU915_ACK_TIMEOUT_RND, AU915_ACK_TIMEOUT_RND ) );
 80499ce:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80499d2:	4812      	ldr	r0, [pc, #72]	; (8049a1c <RegionAU915GetPhyParam+0x134>)
 80499d4:	f001 f906 	bl	804abe4 <randr>
 80499d8:	f500 60fa 	add.w	r0, r0, #2000	; 0x7d0
 80499dc:	9000      	str	r0, [sp, #0]
            break;
 80499de:	e7bd      	b.n	804995c <RegionAU915GetPhyParam+0x74>
            phyParam.Value = AU915_RX_WND_2_FREQ;
 80499e0:	4b0f      	ldr	r3, [pc, #60]	; (8049a20 <RegionAU915GetPhyParam+0x138>)
 80499e2:	e7ac      	b.n	804993e <RegionAU915GetPhyParam+0x56>
            phyParam.ChannelsMask = NvmCtx.ChannelsMask;
 80499e4:	4b0f      	ldr	r3, [pc, #60]	; (8049a24 <RegionAU915GetPhyParam+0x13c>)
 80499e6:	e7aa      	b.n	804993e <RegionAU915GetPhyParam+0x56>
            phyParam.ChannelsMask = NvmCtx.ChannelsDefaultMask;
 80499e8:	4b0f      	ldr	r3, [pc, #60]	; (8049a28 <RegionAU915GetPhyParam+0x140>)
 80499ea:	e7a8      	b.n	804993e <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_MAX_NB_CHANNELS;
 80499ec:	2348      	movs	r3, #72	; 0x48
 80499ee:	e7a6      	b.n	804993e <RegionAU915GetPhyParam+0x56>
            phyParam.Channels = NvmCtx.Channels;
 80499f0:	4b0e      	ldr	r3, [pc, #56]	; (8049a2c <RegionAU915GetPhyParam+0x144>)
 80499f2:	e7a4      	b.n	804993e <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_DEFAULT_UPLINK_DWELL_TIME;
 80499f4:	2301      	movs	r3, #1
 80499f6:	e7a2      	b.n	804993e <RegionAU915GetPhyParam+0x56>
            phyParam.fValue = AU915_DEFAULT_MAX_EIRP;
 80499f8:	4b0d      	ldr	r3, [pc, #52]	; (8049a30 <RegionAU915GetPhyParam+0x148>)
            phyParam.fValue = AU915_DEFAULT_ANTENNA_GAIN;
 80499fa:	9300      	str	r3, [sp, #0]
            break;
 80499fc:	e7ae      	b.n	804995c <RegionAU915GetPhyParam+0x74>
            phyParam.fValue = AU915_DEFAULT_ANTENNA_GAIN;
 80499fe:	4b0d      	ldr	r3, [pc, #52]	; (8049a34 <RegionAU915GetPhyParam+0x14c>)
 8049a00:	e7fb      	b.n	80499fa <RegionAU915GetPhyParam+0x112>
            phyParam.BeaconFormat.BeaconSize = AU915_BEACON_SIZE;
 8049a02:	f240 3313 	movw	r3, #787	; 0x313
 8049a06:	f8ad 3000 	strh.w	r3, [sp]
            phyParam.BeaconFormat.Rfu1Size = AU915_RFU1_SIZE;
 8049a0a:	2301      	movs	r3, #1
 8049a0c:	f88d 3002 	strb.w	r3, [sp, #2]
            break;
 8049a10:	e7a4      	b.n	804995c <RegionAU915GetPhyParam+0x74>
            phyParam.Value = AU915_BEACON_CHANNEL_STEPWIDTH;
 8049a12:	4b09      	ldr	r3, [pc, #36]	; (8049a38 <RegionAU915GetPhyParam+0x150>)
 8049a14:	e793      	b.n	804993e <RegionAU915GetPhyParam+0x56>
 8049a16:	bf00      	nop
 8049a18:	0804e5d0 	.word	0x0804e5d0
 8049a1c:	fffffc18 	.word	0xfffffc18
 8049a20:	370870a0 	.word	0x370870a0
 8049a24:	200093d4 	.word	0x200093d4
 8049a28:	200093ec 	.word	0x200093ec
 8049a2c:	20009064 	.word	0x20009064
 8049a30:	41f00000 	.word	0x41f00000
 8049a34:	3e19999a 	.word	0x3e19999a
 8049a38:	000927c0 	.word	0x000927c0

08049a3c <RegionAU915SetBandTxDone>:

void RegionAU915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
    RegionCommonSetBandTxDone( txDone->Joined, &NvmCtx.Bands[NvmCtx.Channels[txDone->Channel].Band], txDone->LastTxDoneTime );
 8049a3c:	4906      	ldr	r1, [pc, #24]	; (8049a58 <RegionAU915SetBandTxDone+0x1c>)
 8049a3e:	7803      	ldrb	r3, [r0, #0]
 8049a40:	220c      	movs	r2, #12
 8049a42:	fb02 1303 	mla	r3, r2, r3, r1
 8049a46:	6842      	ldr	r2, [r0, #4]
 8049a48:	7a5b      	ldrb	r3, [r3, #9]
 8049a4a:	7840      	ldrb	r0, [r0, #1]
 8049a4c:	3336      	adds	r3, #54	; 0x36
 8049a4e:	eb01 1103 	add.w	r1, r1, r3, lsl #4
 8049a52:	f000 bc5b 	b.w	804a30c <RegionCommonSetBandTxDone>
 8049a56:	bf00      	nop
 8049a58:	20009064 	.word	0x20009064

08049a5c <RegionAU915InitDefaults>:
}

void RegionAU915InitDefaults( InitDefaultsParams_t* params )
{
 8049a5c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    Band_t bands[AU915_MAX_NB_BANDS] =
 8049a5e:	2301      	movs	r3, #1
 8049a60:	f8ad 3000 	strh.w	r3, [sp]
    {
        AU915_BAND0
    };

    switch( params->Type )
 8049a64:	7903      	ldrb	r3, [r0, #4]
    Band_t bands[AU915_MAX_NB_BANDS] =
 8049a66:	2400      	movs	r4, #0
    switch( params->Type )
 8049a68:	2b01      	cmp	r3, #1
    Band_t bands[AU915_MAX_NB_BANDS] =
 8049a6a:	f88d 4002 	strb.w	r4, [sp, #2]
 8049a6e:	e9cd 4401 	strd	r4, r4, [sp, #4]
 8049a72:	9403      	str	r4, [sp, #12]
    switch( params->Type )
 8049a74:	d049      	beq.n	8049b0a <RegionAU915InitDefaults+0xae>
 8049a76:	d303      	bcc.n	8049a80 <RegionAU915InitDefaults+0x24>
 8049a78:	2b02      	cmp	r3, #2
 8049a7a:	d03d      	beq.n	8049af8 <RegionAU915InitDefaults+0x9c>
        default:
        {
            break;
        }
    }
}
 8049a7c:	b004      	add	sp, #16
 8049a7e:	bd70      	pop	{r4, r5, r6, pc}
            memcpy1( ( uint8_t* )NvmCtx.Bands, ( uint8_t* )bands, sizeof( Band_t ) * AU915_MAX_NB_BANDS );
 8049a80:	2210      	movs	r2, #16
 8049a82:	4669      	mov	r1, sp
 8049a84:	482a      	ldr	r0, [pc, #168]	; (8049b30 <RegionAU915InitDefaults+0xd4>)
            for( uint8_t i = 0; i < AU915_MAX_NB_CHANNELS - 8; i++ )
 8049a86:	4d2b      	ldr	r5, [pc, #172]	; (8049b34 <RegionAU915InitDefaults+0xd8>)
            memcpy1( ( uint8_t* )NvmCtx.Bands, ( uint8_t* )bands, sizeof( Band_t ) * AU915_MAX_NB_BANDS );
 8049a88:	f001 f8b9 	bl	804abfe <memcpy1>
 8049a8c:	4b2a      	ldr	r3, [pc, #168]	; (8049b38 <RegionAU915InitDefaults+0xdc>)
 8049a8e:	4a2b      	ldr	r2, [pc, #172]	; (8049b3c <RegionAU915InitDefaults+0xe0>)
 8049a90:	4619      	mov	r1, r3
 8049a92:	4618      	mov	r0, r3
                NvmCtx.Channels[i].DrRange.Value = ( DR_5 << 4 ) | DR_0;
 8049a94:	2650      	movs	r6, #80	; 0x50
                NvmCtx.Channels[i].Frequency = 915200000 + i * 200000;
 8049a96:	600a      	str	r2, [r1, #0]
 8049a98:	f502 3243 	add.w	r2, r2, #199680	; 0x30c00
 8049a9c:	f502 72a0 	add.w	r2, r2, #320	; 0x140
            for( uint8_t i = 0; i < AU915_MAX_NB_CHANNELS - 8; i++ )
 8049aa0:	42aa      	cmp	r2, r5
                NvmCtx.Channels[i].DrRange.Value = ( DR_5 << 4 ) | DR_0;
 8049aa2:	720e      	strb	r6, [r1, #8]
                NvmCtx.Channels[i].Band = 0;
 8049aa4:	724c      	strb	r4, [r1, #9]
 8049aa6:	f101 010c 	add.w	r1, r1, #12
            for( uint8_t i = 0; i < AU915_MAX_NB_CHANNELS - 8; i++ )
 8049aaa:	d1f4      	bne.n	8049a96 <RegionAU915InitDefaults+0x3a>
 8049aac:	4a24      	ldr	r2, [pc, #144]	; (8049b40 <RegionAU915InitDefaults+0xe4>)
            for( uint8_t i = AU915_MAX_NB_CHANNELS - 8; i < AU915_MAX_NB_CHANNELS; i++ )
 8049aae:	4c25      	ldr	r4, [pc, #148]	; (8049b44 <RegionAU915InitDefaults+0xe8>)
                NvmCtx.Channels[i].DrRange.Value = ( DR_6 << 4 ) | DR_6;
 8049ab0:	2566      	movs	r5, #102	; 0x66
                NvmCtx.Channels[i].Band = 0;
 8049ab2:	2100      	movs	r1, #0
                NvmCtx.Channels[i].Frequency = 915900000 + ( i - ( AU915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 8049ab4:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
 8049ab8:	f502 12c3 	add.w	r2, r2, #1597440	; 0x186000
 8049abc:	f502 6220 	add.w	r2, r2, #2560	; 0xa00
            for( uint8_t i = AU915_MAX_NB_CHANNELS - 8; i < AU915_MAX_NB_CHANNELS; i++ )
 8049ac0:	42a2      	cmp	r2, r4
                NvmCtx.Channels[i].DrRange.Value = ( DR_6 << 4 ) | DR_6;
 8049ac2:	f883 5308 	strb.w	r5, [r3, #776]	; 0x308
                NvmCtx.Channels[i].Band = 0;
 8049ac6:	f883 1309 	strb.w	r1, [r3, #777]	; 0x309
 8049aca:	f103 030c 	add.w	r3, r3, #12
            for( uint8_t i = AU915_MAX_NB_CHANNELS - 8; i < AU915_MAX_NB_CHANNELS; i++ )
 8049ace:	d1f1      	bne.n	8049ab4 <RegionAU915InitDefaults+0x58>
            NvmCtx.ChannelsDefaultMask[1] = 0x0000;
 8049ad0:	f8c0 138c 	str.w	r1, [r0, #908]	; 0x38c
            NvmCtx.ChannelsDefaultMask[3] = 0x0000;
 8049ad4:	f8c0 1390 	str.w	r1, [r0, #912]	; 0x390
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 8049ad8:	491b      	ldr	r1, [pc, #108]	; (8049b48 <RegionAU915InitDefaults+0xec>)
            NvmCtx.ChannelsDefaultMask[0] = 0x0001;
 8049ada:	2301      	movs	r3, #1
 8049adc:	f8c0 3388 	str.w	r3, [r0, #904]	; 0x388
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 8049ae0:	2206      	movs	r2, #6
 8049ae2:	f1a1 0018 	sub.w	r0, r1, #24
 8049ae6:	f000 fc02 	bl	804a2ee <RegionCommonChanMaskCopy>
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMaskRemaining, NvmCtx.ChannelsMask, 6 );
 8049aea:	4918      	ldr	r1, [pc, #96]	; (8049b4c <RegionAU915InitDefaults+0xf0>)
 8049aec:	2206      	movs	r2, #6
 8049aee:	f101 000c 	add.w	r0, r1, #12
 8049af2:	f000 fbfc 	bl	804a2ee <RegionCommonChanMaskCopy>
            break;
 8049af6:	e7c1      	b.n	8049a7c <RegionAU915InitDefaults+0x20>
            if( params->NvmCtx != 0 )
 8049af8:	6801      	ldr	r1, [r0, #0]
 8049afa:	2900      	cmp	r1, #0
 8049afc:	d0be      	beq.n	8049a7c <RegionAU915InitDefaults+0x20>
                memcpy1( (uint8_t*) &NvmCtx, (uint8_t*) params->NvmCtx, sizeof( NvmCtx ) );
 8049afe:	f44f 7265 	mov.w	r2, #916	; 0x394
 8049b02:	480d      	ldr	r0, [pc, #52]	; (8049b38 <RegionAU915InitDefaults+0xdc>)
 8049b04:	f001 f87b 	bl	804abfe <memcpy1>
 8049b08:	e7b8      	b.n	8049a7c <RegionAU915InitDefaults+0x20>
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 8049b0a:	490f      	ldr	r1, [pc, #60]	; (8049b48 <RegionAU915InitDefaults+0xec>)
 8049b0c:	2206      	movs	r2, #6
 8049b0e:	f1a1 0018 	sub.w	r0, r1, #24
 8049b12:	f000 fbec 	bl	804a2ee <RegionCommonChanMaskCopy>
 8049b16:	4b0e      	ldr	r3, [pc, #56]	; (8049b50 <RegionAU915InitDefaults+0xf4>)
 8049b18:	f103 010c 	add.w	r1, r3, #12
                NvmCtx.ChannelsMaskRemaining[i] &= NvmCtx.ChannelsMask[i];
 8049b1c:	881a      	ldrh	r2, [r3, #0]
 8049b1e:	f833 0c0c 	ldrh.w	r0, [r3, #-12]
 8049b22:	4002      	ands	r2, r0
 8049b24:	f823 2b02 	strh.w	r2, [r3], #2
            for( uint8_t i = 0; i < 6; i++ )
 8049b28:	428b      	cmp	r3, r1
 8049b2a:	d1f7      	bne.n	8049b1c <RegionAU915InitDefaults+0xc0>
 8049b2c:	e7a6      	b.n	8049a7c <RegionAU915InitDefaults+0x20>
 8049b2e:	bf00      	nop
 8049b30:	200093c4 	.word	0x200093c4
 8049b34:	37502800 	.word	0x37502800
 8049b38:	20009064 	.word	0x20009064
 8049b3c:	368cd800 	.word	0x368cd800
 8049b40:	36978660 	.word	0x36978660
 8049b44:	375ad660 	.word	0x375ad660
 8049b48:	200093ec 	.word	0x200093ec
 8049b4c:	200093d4 	.word	0x200093d4
 8049b50:	200093e0 	.word	0x200093e0

08049b54 <RegionAU915ApplyCFList>:
            return false;
    }
}

void RegionAU915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 8049b54:	b530      	push	{r4, r5, lr}
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 8049b56:	7903      	ldrb	r3, [r0, #4]
 8049b58:	2b10      	cmp	r3, #16
 8049b5a:	d11d      	bne.n	8049b98 <RegionAU915ApplyCFList+0x44>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 8049b5c:	6800      	ldr	r0, [r0, #0]
 8049b5e:	7bc3      	ldrb	r3, [r0, #15]
 8049b60:	2b01      	cmp	r3, #1
 8049b62:	d119      	bne.n	8049b98 <RegionAU915ApplyCFList+0x44>
 8049b64:	4b0d      	ldr	r3, [pc, #52]	; (8049b9c <RegionAU915ApplyCFList+0x48>)
 8049b66:	2100      	movs	r1, #0
    {
        NvmCtx.ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
        NvmCtx.ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
        if( chMaskItr == 4 )
        {
            NvmCtx.ChannelsMask[chMaskItr] = NvmCtx.ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 8049b68:	f2a3 356e 	subw	r5, r3, #878	; 0x36e
        NvmCtx.ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 8049b6c:	f810 2011 	ldrb.w	r2, [r0, r1, lsl #1]
 8049b70:	805a      	strh	r2, [r3, #2]
        NvmCtx.ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 8049b72:	eb00 0441 	add.w	r4, r0, r1, lsl #1
        if( chMaskItr == 4 )
 8049b76:	2904      	cmp	r1, #4
        NvmCtx.ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 8049b78:	7864      	ldrb	r4, [r4, #1]
 8049b7a:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
 8049b7e:	f823 2f02 	strh.w	r2, [r3, #2]!
            NvmCtx.ChannelsMask[chMaskItr] = NvmCtx.ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 8049b82:	bf04      	itt	eq
 8049b84:	b2d2      	uxtbeq	r2, r2
 8049b86:	f8a5 2378 	strheq.w	r2, [r5, #888]	; 0x378
        }
        // Set the channel mask to the remaining
        NvmCtx.ChannelsMaskRemaining[chMaskItr] &= NvmCtx.ChannelsMask[chMaskItr];
 8049b8a:	899a      	ldrh	r2, [r3, #12]
 8049b8c:	881c      	ldrh	r4, [r3, #0]
 8049b8e:	3101      	adds	r1, #1
 8049b90:	4022      	ands	r2, r4
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 8049b92:	2905      	cmp	r1, #5
        NvmCtx.ChannelsMaskRemaining[chMaskItr] &= NvmCtx.ChannelsMask[chMaskItr];
 8049b94:	819a      	strh	r2, [r3, #12]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 8049b96:	d1e9      	bne.n	8049b6c <RegionAU915ApplyCFList+0x18>
    }
}
 8049b98:	bd30      	pop	{r4, r5, pc}
 8049b9a:	bf00      	nop
 8049b9c:	200093d2 	.word	0x200093d2

08049ba0 <RegionAU915ComputeRxWindowParameters>:
    }
    return true;
}

void RegionAU915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8049ba0:	b5f0      	push	{r4, r5, r6, r7, lr}
    double tSymbol = 0.0;

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, AU915_RX_MAX_DATARATE );
 8049ba2:	280d      	cmp	r0, #13
 8049ba4:	bfa8      	it	ge
 8049ba6:	200d      	movge	r0, #13
{
 8049ba8:	4616      	mov	r6, r2
    switch( BandwidthsAU915[drIndex] )
 8049baa:	4a1a      	ldr	r2, [pc, #104]	; (8049c14 <RegionAU915ComputeRxWindowParameters+0x74>)
 8049bac:	4f1a      	ldr	r7, [pc, #104]	; (8049c18 <RegionAU915ComputeRxWindowParameters+0x78>)
{
 8049bae:	ed2d 8b02 	vpush	{d8}
 8049bb2:	461c      	mov	r4, r3
    rxConfigParams->Datarate = MIN( datarate, AU915_RX_MAX_DATARATE );
 8049bb4:	7058      	strb	r0, [r3, #1]
    switch( BandwidthsAU915[drIndex] )
 8049bb6:	0083      	lsls	r3, r0, #2
{
 8049bb8:	460d      	mov	r5, r1
    switch( BandwidthsAU915[drIndex] )
 8049bba:	18d1      	adds	r1, r2, r3
{
 8049bbc:	b083      	sub	sp, #12
    switch( BandwidthsAU915[drIndex] )
 8049bbe:	6b89      	ldr	r1, [r1, #56]	; 0x38
 8049bc0:	42b9      	cmp	r1, r7
 8049bc2:	d025      	beq.n	8049c10 <RegionAU915ComputeRxWindowParameters+0x70>
            return 0;
 8049bc4:	4f15      	ldr	r7, [pc, #84]	; (8049c1c <RegionAU915ComputeRxWindowParameters+0x7c>)
 8049bc6:	42b9      	cmp	r1, r7
 8049bc8:	bf0c      	ite	eq
 8049bca:	2102      	moveq	r1, #2
 8049bcc:	2100      	movne	r1, #0
    rxConfigParams->Bandwidth = GetBandwidth( rxConfigParams->Datarate );

    tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesAU915[rxConfigParams->Datarate], BandwidthsAU915[rxConfigParams->Datarate] );
 8049bce:	4413      	add	r3, r2
 8049bd0:	4402      	add	r2, r0
    rxConfigParams->Bandwidth = GetBandwidth( rxConfigParams->Datarate );
 8049bd2:	70a1      	strb	r1, [r4, #2]
    tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesAU915[rxConfigParams->Datarate], BandwidthsAU915[rxConfigParams->Datarate] );
 8049bd4:	f892 0078 	ldrb.w	r0, [r2, #120]	; 0x78
 8049bd8:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8049bda:	f000 fc2d 	bl	804a438 <RegionCommonComputeSymbolTimeLoRa>

    RegionCommonComputeRxWindowParameters( tSymbol, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 8049bde:	4b10      	ldr	r3, [pc, #64]	; (8049c20 <RegionAU915ComputeRxWindowParameters+0x80>)
    tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesAU915[rxConfigParams->Datarate], BandwidthsAU915[rxConfigParams->Datarate] );
 8049be0:	eeb0 8a40 	vmov.f32	s16, s0
 8049be4:	eef0 8a60 	vmov.f32	s17, s1
    RegionCommonComputeRxWindowParameters( tSymbol, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 8049be8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8049bea:	4798      	blx	r3
 8049bec:	eeb0 0a48 	vmov.f32	s0, s16
 8049bf0:	eef0 0a68 	vmov.f32	s1, s17
 8049bf4:	f104 030c 	add.w	r3, r4, #12
 8049bf8:	9300      	str	r3, [sp, #0]
 8049bfa:	4602      	mov	r2, r0
 8049bfc:	f104 0308 	add.w	r3, r4, #8
 8049c00:	4631      	mov	r1, r6
 8049c02:	4628      	mov	r0, r5
 8049c04:	f000 fc34 	bl	804a470 <RegionCommonComputeRxWindowParameters>
}
 8049c08:	b003      	add	sp, #12
 8049c0a:	ecbd 8b02 	vpop	{d8}
 8049c0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
            return 1;
 8049c10:	2101      	movs	r1, #1
 8049c12:	e7dc      	b.n	8049bce <RegionAU915ComputeRxWindowParameters+0x2e>
 8049c14:	0804e5d0 	.word	0x0804e5d0
 8049c18:	0003d090 	.word	0x0003d090
 8049c1c:	0007a120 	.word	0x0007a120
 8049c20:	0804e218 	.word	0x0804e218

08049c24 <RegionAU915RxConfig>:

bool RegionAU915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8049c24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    int8_t dr = rxConfig->Datarate;
    uint8_t maxPayload = 0;
    int8_t phyDr = 0;
    uint32_t frequency = rxConfig->Frequency;

    if( Radio.GetStatus( ) != RF_IDLE )
 8049c28:	4e26      	ldr	r6, [pc, #152]	; (8049cc4 <RegionAU915RxConfig+0xa0>)
    int8_t dr = rxConfig->Datarate;
 8049c2a:	f990 8001 	ldrsb.w	r8, [r0, #1]
    if( Radio.GetStatus( ) != RF_IDLE )
 8049c2e:	68f3      	ldr	r3, [r6, #12]
    uint32_t frequency = rxConfig->Frequency;
 8049c30:	6845      	ldr	r5, [r0, #4]
{
 8049c32:	b08d      	sub	sp, #52	; 0x34
 8049c34:	4604      	mov	r4, r0
 8049c36:	468b      	mov	fp, r1
    if( Radio.GetStatus( ) != RF_IDLE )
 8049c38:	4798      	blx	r3
 8049c3a:	2800      	cmp	r0, #0
 8049c3c:	d140      	bne.n	8049cc0 <RegionAU915RxConfig+0x9c>
    {
        return false;
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 8049c3e:	7ce3      	ldrb	r3, [r4, #19]
 8049c40:	b933      	cbnz	r3, 8049c50 <RegionAU915RxConfig+0x2c>
    {
        // Apply window 1 frequency
        frequency = AU915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * AU915_STEPWIDTH_RX1_CHANNEL;
 8049c42:	7825      	ldrb	r5, [r4, #0]
 8049c44:	4a20      	ldr	r2, [pc, #128]	; (8049cc8 <RegionAU915RxConfig+0xa4>)
 8049c46:	4b21      	ldr	r3, [pc, #132]	; (8049ccc <RegionAU915RxConfig+0xa8>)
 8049c48:	f005 0507 	and.w	r5, r5, #7
 8049c4c:	fb02 3505 	mla	r5, r2, r5, r3
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesAU915[dr];
 8049c50:	f8df 9080 	ldr.w	r9, [pc, #128]	; 8049cd4 <RegionAU915RxConfig+0xb0>

    Radio.SetChannel( frequency );
 8049c54:	6973      	ldr	r3, [r6, #20]
    phyDr = DataratesAU915[dr];
 8049c56:	eb09 0a08 	add.w	sl, r9, r8
    Radio.SetChannel( frequency );
 8049c5a:	4628      	mov	r0, r5
    phyDr = DataratesAU915[dr];
 8049c5c:	f99a 2078 	ldrsb.w	r2, [sl, #120]	; 0x78
 8049c60:	920b      	str	r2, [sp, #44]	; 0x2c
    Radio.SetChannel( frequency );
 8049c62:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 8049c64:	7ca3      	ldrb	r3, [r4, #18]
 8049c66:	8927      	ldrh	r7, [r4, #8]
 8049c68:	9309      	str	r3, [sp, #36]	; 0x24
 8049c6a:	2000      	movs	r0, #0
 8049c6c:	2301      	movs	r3, #1
 8049c6e:	9702      	str	r7, [sp, #8]
 8049c70:	2708      	movs	r7, #8
 8049c72:	e9cd 0307 	strd	r0, r3, [sp, #28]
 8049c76:	e9cd 0700 	strd	r0, r7, [sp]
 8049c7a:	e9cd 0005 	strd	r0, r0, [sp, #20]
 8049c7e:	e9cd 0003 	strd	r0, r0, [sp, #12]
 8049c82:	78a1      	ldrb	r1, [r4, #2]
 8049c84:	6a37      	ldr	r7, [r6, #32]
 8049c86:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8049c88:	4618      	mov	r0, r3
 8049c8a:	47b8      	blx	r7

    if( rxConfig->RepeaterSupport == true )
 8049c8c:	7c63      	ldrb	r3, [r4, #17]
 8049c8e:	b1a3      	cbz	r3, 8049cba <RegionAU915RxConfig+0x96>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterDwell0AU915[dr];
 8049c90:	f89a 101c 	ldrb.w	r1, [sl, #28]
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateDwell0AU915[dr];
    }
    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORA_MAC_FRMPAYLOAD_OVERHEAD );
 8049c94:	6df3      	ldr	r3, [r6, #92]	; 0x5c
 8049c96:	310d      	adds	r1, #13
 8049c98:	b2c9      	uxtb	r1, r1
 8049c9a:	2001      	movs	r0, #1
 8049c9c:	4798      	blx	r3
    //TVL1( PRINTF( "RX on freq %d Hz at DR %d\n\r", frequency, dr );)
    PRINTF( "RX on freq %d Hz at DR %d band %d channel %d \n\r", frequency, dr, rxConfig->Bandwidth, rxConfig->Channel );
 8049c9e:	7822      	ldrb	r2, [r4, #0]
 8049ca0:	9200      	str	r2, [sp, #0]
 8049ca2:	78a3      	ldrb	r3, [r4, #2]
 8049ca4:	480a      	ldr	r0, [pc, #40]	; (8049cd0 <RegionAU915RxConfig+0xac>)
 8049ca6:	4642      	mov	r2, r8
 8049ca8:	4629      	mov	r1, r5
 8049caa:	f000 ff49 	bl	804ab40 <TraceSend>
    *datarate = (uint8_t) dr;
 8049cae:	f88b 8000 	strb.w	r8, [fp]
    return true;
 8049cb2:	2001      	movs	r0, #1
}
 8049cb4:	b00d      	add	sp, #52	; 0x34
 8049cb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        maxPayload = MaxPayloadOfDatarateDwell0AU915[dr];
 8049cba:	f819 1008 	ldrb.w	r1, [r9, r8]
 8049cbe:	e7e9      	b.n	8049c94 <RegionAU915RxConfig+0x70>
        return false;
 8049cc0:	2000      	movs	r0, #0
 8049cc2:	e7f7      	b.n	8049cb4 <RegionAU915RxConfig+0x90>
 8049cc4:	0804e218 	.word	0x0804e218
 8049cc8:	000927c0 	.word	0x000927c0
 8049ccc:	370870a0 	.word	0x370870a0
 8049cd0:	0804e8e4 	.word	0x0804e8e4
 8049cd4:	0804e5d0 	.word	0x0804e5d0

08049cd8 <RegionAU915TxConfig>:

bool RegionAU915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8049cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8049cdc:	b08f      	sub	sp, #60	; 0x3c
 8049cde:	e9cd 120b 	strd	r1, r2, [sp, #44]	; 0x2c
    int8_t phyDr = DataratesAU915[txConfig->Datarate];
 8049ce2:	4b35      	ldr	r3, [pc, #212]	; (8049db8 <RegionAU915TxConfig+0xe0>)
 8049ce4:	f990 1001 	ldrsb.w	r1, [r0, #1]
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 8049ce8:	4e34      	ldr	r6, [pc, #208]	; (8049dbc <RegionAU915TxConfig+0xe4>)
    int8_t phyDr = DataratesAU915[txConfig->Datarate];
 8049cea:	185a      	adds	r2, r3, r1
{
 8049cec:	4604      	mov	r4, r0
    int8_t phyDr = DataratesAU915[txConfig->Datarate];
 8049cee:	f992 7078 	ldrsb.w	r7, [r2, #120]	; 0x78
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 8049cf2:	7802      	ldrb	r2, [r0, #0]
 8049cf4:	200c      	movs	r0, #12
 8049cf6:	fb00 6202 	mla	r2, r0, r2, r6
    switch( BandwidthsAU915[drIndex] )
 8049cfa:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 8049cfe:	7a52      	ldrb	r2, [r2, #9]
    switch( BandwidthsAU915[drIndex] )
 8049d00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 8049d02:	eb06 1202 	add.w	r2, r6, r2, lsl #4
    txPowerResult =  MAX( txPower, maxBandTxPower );
 8049d06:	f992 9362 	ldrsb.w	r9, [r2, #866]	; 0x362
 8049d0a:	f994 2002 	ldrsb.w	r2, [r4, #2]
 8049d0e:	4591      	cmp	r9, r2
 8049d10:	bfb8      	it	lt
 8049d12:	4691      	movlt	r9, r2
    switch( BandwidthsAU915[drIndex] )
 8049d14:	4a2a      	ldr	r2, [pc, #168]	; (8049dc0 <RegionAU915TxConfig+0xe8>)
 8049d16:	4293      	cmp	r3, r2
 8049d18:	d04b      	beq.n	8049db2 <RegionAU915TxConfig+0xda>
            return 0;
 8049d1a:	4a2a      	ldr	r2, [pc, #168]	; (8049dc4 <RegionAU915TxConfig+0xec>)
 8049d1c:	4293      	cmp	r3, r2
 8049d1e:	bf0c      	ite	eq
 8049d20:	f04f 0802 	moveq.w	r8, #2
 8049d24:	f04f 0800 	movne.w	r8, #0
    uint32_t bandwidth = GetBandwidth( txConfig->Datarate );
    int8_t phyTxPower = 0;

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 8049d28:	edd4 0a02 	vldr	s1, [r4, #8]
 8049d2c:	ed94 0a01 	vldr	s0, [r4, #4]
    //PRINTF( "TX power %d, txPowerLimited %d, txConfig->MaxEirp %d, txConfig->AntennaGain %d \n\r", phyTxPower, txPowerLimited, (int8_t)(txConfig->MaxEirp*100), (int8_t)(txConfig->AntennaGain*100));
    // Setup the radio frequency
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 8049d30:	f8df a098 	ldr.w	sl, [pc, #152]	; 8049dcc <RegionAU915TxConfig+0xf4>
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 8049d34:	4648      	mov	r0, r9
 8049d36:	f000 fbfd 	bl	804a534 <RegionCommonComputeTxPower>
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 8049d3a:	7822      	ldrb	r2, [r4, #0]
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 8049d3c:	900d      	str	r0, [sp, #52]	; 0x34
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 8049d3e:	f04f 0b0c 	mov.w	fp, #12
 8049d42:	fb0b f202 	mul.w	r2, fp, r2
 8049d46:	f8da 3014 	ldr.w	r3, [sl, #20]
 8049d4a:	58b0      	ldr	r0, [r6, r2]
 8049d4c:	4798      	blx	r3

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 8049d4e:	2200      	movs	r2, #0
 8049d50:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8049d54:	2501      	movs	r5, #1
 8049d56:	e9cd 2307 	strd	r2, r3, [sp, #28]
 8049d5a:	2308      	movs	r3, #8
 8049d5c:	e9cd 2205 	strd	r2, r2, [sp, #20]
 8049d60:	e9cd 2503 	strd	r2, r5, [sp, #12]
 8049d64:	e9cd 5301 	strd	r5, r3, [sp, #4]
 8049d68:	9700      	str	r7, [sp, #0]
 8049d6a:	4643      	mov	r3, r8
 8049d6c:	990d      	ldr	r1, [sp, #52]	; 0x34
 8049d6e:	f8da 7024 	ldr.w	r7, [sl, #36]	; 0x24
 8049d72:	4628      	mov	r0, r5
 8049d74:	47b8      	blx	r7
    PRINTF( "TX on freq %d Hz at DR %d BW %d\n\r", NvmCtx.Channels[txConfig->Channel].Frequency, txConfig->Datarate, bandwidth );
 8049d76:	7823      	ldrb	r3, [r4, #0]
 8049d78:	f994 2001 	ldrsb.w	r2, [r4, #1]
 8049d7c:	4812      	ldr	r0, [pc, #72]	; (8049dc8 <RegionAU915TxConfig+0xf0>)
 8049d7e:	fb0b fb03 	mul.w	fp, fp, r3
 8049d82:	4643      	mov	r3, r8
 8049d84:	f856 100b 	ldr.w	r1, [r6, fp]
 8049d88:	f000 feda 	bl	804ab40 <TraceSend>
    //TVL1( PRINTF( "TX on freq %d Hz at DR %d\n\r", NvmCtx.Channels[txConfig->Channel].Frequency, txConfig->Datarate );)

    // Setup maximum payload lenght of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 8049d8c:	f8da 305c 	ldr.w	r3, [sl, #92]	; 0x5c
 8049d90:	7b21      	ldrb	r1, [r4, #12]
 8049d92:	4628      	mov	r0, r5
 8049d94:	4798      	blx	r3

    *txTimeOnAir = Radio.TimeOnAir( MODEM_LORA, txConfig->PktLen );
 8049d96:	f8da 302c 	ldr.w	r3, [sl, #44]	; 0x2c
 8049d9a:	7b21      	ldrb	r1, [r4, #12]
 8049d9c:	4628      	mov	r0, r5
 8049d9e:	4798      	blx	r3
 8049da0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8049da2:	6018      	str	r0, [r3, #0]
    *txPower = txPowerLimited;
 8049da4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c

    return true;
}
 8049da6:	4628      	mov	r0, r5
    *txPower = txPowerLimited;
 8049da8:	f883 9000 	strb.w	r9, [r3]
}
 8049dac:	b00f      	add	sp, #60	; 0x3c
 8049dae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            return 1;
 8049db2:	f04f 0801 	mov.w	r8, #1
 8049db6:	e7b7      	b.n	8049d28 <RegionAU915TxConfig+0x50>
 8049db8:	0804e5d0 	.word	0x0804e5d0
 8049dbc:	20009064 	.word	0x20009064
 8049dc0:	0003d090 	.word	0x0003d090
 8049dc4:	0007a120 	.word	0x0007a120
 8049dc8:	0804e914 	.word	0x0804e914
 8049dcc:	0804e218 	.word	0x0804e218

08049dd0 <RegionAU915LinkAdrReq>:

uint8_t RegionAU915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8049dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8049dd4:	b093      	sub	sp, #76	; 0x4c
    uint8_t status = 0x07;
    RegionCommonLinkAdrParams_t linkAdrParams;
    uint8_t nextIndex = 0;
    uint8_t bytesProcessed = 0;
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 8049dd6:	ae07      	add	r6, sp, #28
 8049dd8:	2400      	movs	r4, #0
{
 8049dda:	4605      	mov	r5, r0
 8049ddc:	4689      	mov	r9, r1
 8049dde:	4690      	mov	r8, r2
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, NvmCtx.ChannelsMask, 6 );
 8049de0:	497f      	ldr	r1, [pc, #508]	; (8049fe0 <RegionAU915LinkAdrReq+0x210>)
{
 8049de2:	9301      	str	r3, [sp, #4]
    RegionCommonChanMaskCopy( channelsMask, NvmCtx.ChannelsMask, 6 );
 8049de4:	2206      	movs	r2, #6
 8049de6:	4630      	mov	r0, r6
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 8049de8:	9407      	str	r4, [sp, #28]
 8049dea:	e9c6 4401 	strd	r4, r4, [r6, #4]
    RegionCommonChanMaskCopy( channelsMask, NvmCtx.ChannelsMask, 6 );
 8049dee:	f000 fa7e 	bl	804a2ee <RegionCommonChanMaskCopy>
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 8049df2:	46a2      	mov	sl, r4
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8049df4:	7a2b      	ldrb	r3, [r5, #8]
 8049df6:	42a3      	cmp	r3, r4
 8049df8:	d905      	bls.n	8049e06 <RegionAU915LinkAdrReq+0x36>
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 8049dfa:	6868      	ldr	r0, [r5, #4]
 8049dfc:	a905      	add	r1, sp, #20
 8049dfe:	4420      	add	r0, r4
 8049e00:	f000 fabf 	bl	804a382 <RegionCommonParseLinkAdrReq>
        if( nextIndex == 0 )
 8049e04:	b968      	cbnz	r0, 8049e22 <RegionAU915LinkAdrReq+0x52>
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_6 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 8049e06:	f99d 3015 	ldrsb.w	r3, [sp, #21]
 8049e0a:	2b05      	cmp	r3, #5
 8049e0c:	dc69      	bgt.n	8049ee2 <RegionAU915LinkAdrReq+0x112>
 8049e0e:	2204      	movs	r2, #4
 8049e10:	2100      	movs	r1, #0
 8049e12:	4630      	mov	r0, r6
 8049e14:	f000 fa4b 	bl	804a2ae <RegionCommonCountChannels>
 8049e18:	2801      	cmp	r0, #1
 8049e1a:	d862      	bhi.n	8049ee2 <RegionAU915LinkAdrReq+0x112>
    {
        status &= 0xFE; // Channel mask KO
 8049e1c:	f04f 0a06 	mov.w	sl, #6
 8049e20:	e061      	b.n	8049ee6 <RegionAU915LinkAdrReq+0x116>
        if( linkAdrParams.ChMaskCtrl == 6 )
 8049e22:	f89d 2017 	ldrb.w	r2, [sp, #23]
 8049e26:	f8bd 3018 	ldrh.w	r3, [sp, #24]
        bytesProcessed += nextIndex;
 8049e2a:	4404      	add	r4, r0
        if( linkAdrParams.ChMaskCtrl == 6 )
 8049e2c:	2a06      	cmp	r2, #6
        bytesProcessed += nextIndex;
 8049e2e:	b2e4      	uxtb	r4, r4
        if( linkAdrParams.ChMaskCtrl == 6 )
 8049e30:	d107      	bne.n	8049e42 <RegionAU915LinkAdrReq+0x72>
            channelsMask[0] = 0xFFFF;
 8049e32:	f04f 32ff 	mov.w	r2, #4294967295
            channelsMask[1] = 0xFFFF;
 8049e36:	e9cd 2207 	strd	r2, r2, [sp, #28]
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 8049e3a:	b2db      	uxtb	r3, r3
 8049e3c:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
 8049e40:	e7d8      	b.n	8049df4 <RegionAU915LinkAdrReq+0x24>
        else if( linkAdrParams.ChMaskCtrl == 7 )
 8049e42:	2a07      	cmp	r2, #7
 8049e44:	d102      	bne.n	8049e4c <RegionAU915LinkAdrReq+0x7c>
            channelsMask[1] = 0x0000;
 8049e46:	e9cd aa07 	strd	sl, sl, [sp, #28]
 8049e4a:	e7f6      	b.n	8049e3a <RegionAU915LinkAdrReq+0x6a>
        else if( linkAdrParams.ChMaskCtrl == 5 )
 8049e4c:	2a05      	cmp	r2, #5
 8049e4e:	d142      	bne.n	8049ed6 <RegionAU915LinkAdrReq+0x106>
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 8049e50:	b2db      	uxtb	r3, r3
 8049e52:	2000      	movs	r0, #0
 8049e54:	9300      	str	r3, [sp, #0]
            uint8_t cntChannelMask = 0;
 8049e56:	4602      	mov	r2, r0
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 8049e58:	2301      	movs	r3, #1
 8049e5a:	fa03 fe00 	lsl.w	lr, r3, r0
 8049e5e:	ea00 0b03 	and.w	fp, r0, r3
 8049e62:	9f00      	ldr	r7, [sp, #0]
 8049e64:	ab12      	add	r3, sp, #72	; 0x48
 8049e66:	eb03 0c42 	add.w	ip, r3, r2, lsl #1
 8049e6a:	ea17 0f0e 	tst.w	r7, lr
 8049e6e:	fa0f f18e 	sxth.w	r1, lr
 8049e72:	f83c 3c2c 	ldrh.w	r3, [ip, #-44]
 8049e76:	d01b      	beq.n	8049eb0 <RegionAU915LinkAdrReq+0xe0>
                    if( ( i % 2 ) == 0 )
 8049e78:	f1bb 0f00 	cmp.w	fp, #0
 8049e7c:	d10c      	bne.n	8049e98 <RegionAU915LinkAdrReq+0xc8>
                        channelsMask[cntChannelMask] |= 0x00FF;
 8049e7e:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
 8049e82:	f82c 3c2c 	strh.w	r3, [ip, #-44]
                        channelsMask[4] |= ( bitMask << i );
 8049e86:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 8049e8a:	4319      	orrs	r1, r3
                        channelsMask[4] &= ~( bitMask << i );
 8049e8c:	f8ad 1024 	strh.w	r1, [sp, #36]	; 0x24
 8049e90:	3001      	adds	r0, #1
            for( uint8_t i = 0; i <= 7; i++ )
 8049e92:	2808      	cmp	r0, #8
 8049e94:	d1e0      	bne.n	8049e58 <RegionAU915LinkAdrReq+0x88>
 8049e96:	e7ad      	b.n	8049df4 <RegionAU915LinkAdrReq+0x24>
                        channelsMask[cntChannelMask] |= 0xFF00;
 8049e98:	f063 03ff 	orn	r3, r3, #255	; 0xff
 8049e9c:	f82c 3c2c 	strh.w	r3, [ip, #-44]
                        channelsMask[4] |= ( bitMask << i );
 8049ea0:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 8049ea4:	4319      	orrs	r1, r3
                        cntChannelMask++;
 8049ea6:	3201      	adds	r2, #1
                        channelsMask[4] &= ~( bitMask << i );
 8049ea8:	f8ad 1024 	strh.w	r1, [sp, #36]	; 0x24
                        cntChannelMask++;
 8049eac:	b2d2      	uxtb	r2, r2
 8049eae:	e7ef      	b.n	8049e90 <RegionAU915LinkAdrReq+0xc0>
 8049eb0:	43c9      	mvns	r1, r1
                    if( ( i % 2 ) == 0 )
 8049eb2:	f1bb 0f00 	cmp.w	fp, #0
 8049eb6:	d107      	bne.n	8049ec8 <RegionAU915LinkAdrReq+0xf8>
                        channelsMask[cntChannelMask] &= 0xFF00;
 8049eb8:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8049ebc:	f82c 3c2c 	strh.w	r3, [ip, #-44]
                        channelsMask[4] &= ~( bitMask << i );
 8049ec0:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 8049ec4:	4019      	ands	r1, r3
 8049ec6:	e7e1      	b.n	8049e8c <RegionAU915LinkAdrReq+0xbc>
                        channelsMask[cntChannelMask] &= 0x00FF;
 8049ec8:	b2db      	uxtb	r3, r3
 8049eca:	f82c 3c2c 	strh.w	r3, [ip, #-44]
                        channelsMask[4] &= ~( bitMask << i );
 8049ece:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 8049ed2:	4019      	ands	r1, r3
 8049ed4:	e7e7      	b.n	8049ea6 <RegionAU915LinkAdrReq+0xd6>
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 8049ed6:	a912      	add	r1, sp, #72	; 0x48
 8049ed8:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8049edc:	f822 3c2c 	strh.w	r3, [r2, #-44]
 8049ee0:	e788      	b.n	8049df4 <RegionAU915LinkAdrReq+0x24>
    uint8_t bytesProcessed = 0;
 8049ee2:	f04f 0a07 	mov.w	sl, #7
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8049ee6:	2302      	movs	r3, #2
 8049ee8:	f88d 300c 	strb.w	r3, [sp, #12]
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
    phyParam = RegionAU915GetPhyParam( &getPhy );
 8049eec:	a803      	add	r0, sp, #12
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 8049eee:	7a6b      	ldrb	r3, [r5, #9]
 8049ef0:	f88d 300e 	strb.w	r3, [sp, #14]
    phyParam = RegionAU915GetPhyParam( &getPhy );
 8049ef4:	f7ff fcf8 	bl	80498e8 <RegionAU915GetPhyParam>

    linkAdrVerifyParams.Status = status;
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 8049ef8:	7aab      	ldrb	r3, [r5, #10]
 8049efa:	f88d 302d 	strb.w	r3, [sp, #45]	; 0x2d
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 8049efe:	f89d 3015 	ldrb.w	r3, [sp, #21]
 8049f02:	f88d 302e 	strb.w	r3, [sp, #46]	; 0x2e
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 8049f06:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8049f0a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 8049f0e:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8049f12:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 8049f16:	7aeb      	ldrb	r3, [r5, #11]
 8049f18:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 8049f1c:	7b2b      	ldrb	r3, [r5, #12]
 8049f1e:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 8049f22:	7b6b      	ldrb	r3, [r5, #13]
 8049f24:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
    linkAdrVerifyParams.NbChannels = AU915_MAX_NB_CHANNELS;
 8049f28:	2348      	movs	r3, #72	; 0x48
 8049f2a:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
    linkAdrVerifyParams.ChannelsMask = channelsMask;
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
    linkAdrVerifyParams.MaxDatarate = AU915_TX_MAX_DATARATE;
 8049f2e:	230d      	movs	r3, #13
 8049f30:	f88d 303d 	strb.w	r3, [sp, #61]	; 0x3d
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
    linkAdrVerifyParams.MinTxPower = AU915_MIN_TX_POWER;
 8049f34:	230e      	movs	r3, #14
 8049f36:	f8ad 3044 	strh.w	r3, [sp, #68]	; 0x44
    linkAdrVerifyParams.MaxTxPower = AU915_MAX_TX_POWER;
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 8049f3a:	682b      	ldr	r3, [r5, #0]
    linkAdrVerifyParams.Status = status;
 8049f3c:	f88d a02c 	strb.w	sl, [sp, #44]	; 0x2c
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 8049f40:	f88d 003c 	strb.w	r0, [sp, #60]	; 0x3c
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 8049f44:	930a      	str	r3, [sp, #40]	; 0x28
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
 8049f46:	f8df a09c 	ldr.w	sl, [pc, #156]	; 8049fe4 <RegionAU915LinkAdrReq+0x214>
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 8049f4a:	960e      	str	r6, [sp, #56]	; 0x38

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 8049f4c:	ab05      	add	r3, sp, #20
 8049f4e:	f10d 0216 	add.w	r2, sp, #22
 8049f52:	f10d 0115 	add.w	r1, sp, #21
 8049f56:	a80a      	add	r0, sp, #40	; 0x28
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
 8049f58:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 8049f5c:	f000 fa2b 	bl	804a3b6 <RegionCommonLinkAdrReqVerifyParams>

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 8049f60:	2807      	cmp	r0, #7
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 8049f62:	4605      	mov	r5, r0
    if( status == 0x07 )
 8049f64:	d129      	bne.n	8049fba <RegionAU915LinkAdrReq+0x1ea>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, channelsMask, 6 );
 8049f66:	2206      	movs	r2, #6
 8049f68:	4631      	mov	r1, r6
 8049f6a:	f50a 705c 	add.w	r0, sl, #880	; 0x370
 8049f6e:	f000 f9be 	bl	804a2ee <RegionCommonChanMaskCopy>

        NvmCtx.ChannelsMaskRemaining[0] &= NvmCtx.ChannelsMask[0];
 8049f72:	f8ba 337c 	ldrh.w	r3, [sl, #892]	; 0x37c
 8049f76:	f8ba 2370 	ldrh.w	r2, [sl, #880]	; 0x370
 8049f7a:	4013      	ands	r3, r2
 8049f7c:	f8aa 337c 	strh.w	r3, [sl, #892]	; 0x37c
        NvmCtx.ChannelsMaskRemaining[1] &= NvmCtx.ChannelsMask[1];
 8049f80:	f8ba 2372 	ldrh.w	r2, [sl, #882]	; 0x372
 8049f84:	f8ba 337e 	ldrh.w	r3, [sl, #894]	; 0x37e
 8049f88:	4013      	ands	r3, r2
 8049f8a:	f8aa 337e 	strh.w	r3, [sl, #894]	; 0x37e
        NvmCtx.ChannelsMaskRemaining[2] &= NvmCtx.ChannelsMask[2];
 8049f8e:	f8ba 2374 	ldrh.w	r2, [sl, #884]	; 0x374
 8049f92:	f8ba 3380 	ldrh.w	r3, [sl, #896]	; 0x380
 8049f96:	4013      	ands	r3, r2
 8049f98:	f8aa 3380 	strh.w	r3, [sl, #896]	; 0x380
        NvmCtx.ChannelsMaskRemaining[3] &= NvmCtx.ChannelsMask[3];
 8049f9c:	f8ba 2376 	ldrh.w	r2, [sl, #886]	; 0x376
 8049fa0:	f8ba 3382 	ldrh.w	r3, [sl, #898]	; 0x382
 8049fa4:	4013      	ands	r3, r2
 8049fa6:	f8aa 3382 	strh.w	r3, [sl, #898]	; 0x382
        NvmCtx.ChannelsMaskRemaining[4] = NvmCtx.ChannelsMask[4];
 8049faa:	f8ba 3378 	ldrh.w	r3, [sl, #888]	; 0x378
 8049fae:	f8aa 3384 	strh.w	r3, [sl, #900]	; 0x384
        NvmCtx.ChannelsMaskRemaining[5] = NvmCtx.ChannelsMask[5];
 8049fb2:	f8ba 337a 	ldrh.w	r3, [sl, #890]	; 0x37a
 8049fb6:	f8aa 3386 	strh.w	r3, [sl, #902]	; 0x386
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 8049fba:	f89d 3015 	ldrb.w	r3, [sp, #21]
 8049fbe:	f889 3000 	strb.w	r3, [r9]
    *txPowOut = linkAdrParams.TxPower;
    *nbRepOut = linkAdrParams.NbRep;
 8049fc2:	9a01      	ldr	r2, [sp, #4]
    *txPowOut = linkAdrParams.TxPower;
 8049fc4:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8049fc8:	f888 3000 	strb.w	r3, [r8]
    *nbRepOut = linkAdrParams.NbRep;
 8049fcc:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8049fd0:	7013      	strb	r3, [r2, #0]
    *nbBytesParsed = bytesProcessed;
 8049fd2:	9b1c      	ldr	r3, [sp, #112]	; 0x70

    return status;
}
 8049fd4:	4628      	mov	r0, r5
    *nbBytesParsed = bytesProcessed;
 8049fd6:	701c      	strb	r4, [r3, #0]
}
 8049fd8:	b013      	add	sp, #76	; 0x4c
 8049fda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8049fde:	bf00      	nop
 8049fe0:	200093d4 	.word	0x200093d4
 8049fe4:	20009064 	.word	0x20009064

08049fe8 <RegionAU915RxParamSetupReq>:

uint8_t RegionAU915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 8049fe8:	b538      	push	{r3, r4, r5, lr}
 8049fea:	4605      	mov	r5, r0
    uint8_t status = 0x07;

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 8049fec:	6840      	ldr	r0, [r0, #4]
 8049fee:	f7ff fc5d 	bl	80498ac <VerifyRfFreq>
    {
        status &= 0xFE; // Channel frequency KO
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE ) == false )
 8049ff2:	220d      	movs	r2, #13
        status &= 0xFE; // Channel frequency KO
 8049ff4:	2800      	cmp	r0, #0
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE ) == false )
 8049ff6:	f04f 0108 	mov.w	r1, #8
 8049ffa:	f995 0000 	ldrsb.w	r0, [r5]
        status &= 0xFE; // Channel frequency KO
 8049ffe:	bf14      	ite	ne
 804a000:	2407      	movne	r4, #7
 804a002:	2406      	moveq	r4, #6
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE ) == false )
 804a004:	f000 f933 	bl	804a26e <RegionCommonValueInRange>
 804a008:	b908      	cbnz	r0, 804a00e <RegionAU915RxParamSetupReq+0x26>
    {
        status &= 0xFD; // Datarate KO
 804a00a:	f004 0405 	and.w	r4, r4, #5
    }
    if( ( rxParamSetupReq->Datarate == DR_7 ) ||
 804a00e:	f995 3000 	ldrsb.w	r3, [r5]
 804a012:	2b07      	cmp	r3, #7
 804a014:	d001      	beq.n	804a01a <RegionAU915RxParamSetupReq+0x32>
 804a016:	2b0d      	cmp	r3, #13
 804a018:	dd01      	ble.n	804a01e <RegionAU915RxParamSetupReq+0x36>
        ( rxParamSetupReq->Datarate > DR_13 ) )
    {
        status &= 0xFD; // Datarate KO
 804a01a:	f004 04fd 	and.w	r4, r4, #253	; 0xfd
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, AU915_MIN_RX1_DR_OFFSET, AU915_MAX_RX1_DR_OFFSET ) == false )
 804a01e:	2206      	movs	r2, #6
 804a020:	2100      	movs	r1, #0
 804a022:	f995 0001 	ldrsb.w	r0, [r5, #1]
 804a026:	f000 f922 	bl	804a26e <RegionCommonValueInRange>
 804a02a:	b908      	cbnz	r0, 804a030 <RegionAU915RxParamSetupReq+0x48>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 804a02c:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
    }

    return status;
}
 804a030:	4620      	mov	r0, r4
 804a032:	bd38      	pop	{r3, r4, r5, pc}

0804a034 <RegionAU915NewChannelReq>:

uint8_t RegionAU915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
    // Datarate and frequency KO
    return 0;
}
 804a034:	2000      	movs	r0, #0
 804a036:	4770      	bx	lr

0804a038 <RegionAU915TxParamSetupReq>:

int8_t RegionAU915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
    // Accept the request
    return 0;
}
 804a038:	2000      	movs	r0, #0
 804a03a:	4770      	bx	lr

0804a03c <RegionAU915DlChannelReq>:
 804a03c:	2000      	movs	r0, #0
 804a03e:	4770      	bx	lr

0804a040 <RegionAU915CalcBackOff>:
    trialsCount++;
    return currentDr;
}

void RegionAU915CalcBackOff( CalcBackOffParams_t* calcBackOff )
{
 804a040:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    RegionCommonCalcBackOffParams_t calcBackOffParams;

    calcBackOffParams.Channels = NvmCtx.Channels;
 804a042:	4b0d      	ldr	r3, [pc, #52]	; (804a078 <RegionAU915CalcBackOff+0x38>)
 804a044:	9301      	str	r3, [sp, #4]
    calcBackOffParams.Bands = NvmCtx.Bands;
 804a046:	f503 7358 	add.w	r3, r3, #864	; 0x360
 804a04a:	9302      	str	r3, [sp, #8]
    calcBackOffParams.LastTxIsJoinRequest = calcBackOff->LastTxIsJoinRequest;
 804a04c:	7843      	ldrb	r3, [r0, #1]
 804a04e:	f88d 300c 	strb.w	r3, [sp, #12]
    calcBackOffParams.Joined = calcBackOff->Joined;
 804a052:	7803      	ldrb	r3, [r0, #0]
 804a054:	f88d 300d 	strb.w	r3, [sp, #13]
    calcBackOffParams.DutyCycleEnabled = calcBackOff->DutyCycleEnabled;
 804a058:	7883      	ldrb	r3, [r0, #2]
 804a05a:	f88d 300e 	strb.w	r3, [sp, #14]
    calcBackOffParams.Channel = calcBackOff->Channel;
 804a05e:	78c3      	ldrb	r3, [r0, #3]
 804a060:	f88d 300f 	strb.w	r3, [sp, #15]
    calcBackOffParams.ElapsedTime = calcBackOff->ElapsedTime;
 804a064:	6843      	ldr	r3, [r0, #4]
 804a066:	9304      	str	r3, [sp, #16]
    calcBackOffParams.TxTimeOnAir = calcBackOff->TxTimeOnAir;
 804a068:	6883      	ldr	r3, [r0, #8]
 804a06a:	9305      	str	r3, [sp, #20]

    RegionCommonCalcBackOff( &calcBackOffParams );
 804a06c:	a801      	add	r0, sp, #4
 804a06e:	f000 fa79 	bl	804a564 <RegionCommonCalcBackOff>
}
 804a072:	b007      	add	sp, #28
 804a074:	f85d fb04 	ldr.w	pc, [sp], #4
 804a078:	20009064 	.word	0x20009064

0804a07c <RegionAU915NextChannel>:

LoRaMacStatus_t RegionAU915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 804a07c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804a080:	b099      	sub	sp, #100	; 0x64
 804a082:	4605      	mov	r5, r0
 804a084:	9104      	str	r1, [sp, #16]
 804a086:	4693      	mov	fp, r2
    uint8_t nbEnabledChannels = 0;
    uint8_t delayTx = 0;
    uint8_t enabledChannels[AU915_MAX_NB_CHANNELS] = { 0 };
 804a088:	2100      	movs	r1, #0
 804a08a:	2248      	movs	r2, #72	; 0x48
 804a08c:	a806      	add	r0, sp, #24
{
 804a08e:	461e      	mov	r6, r3
    uint8_t enabledChannels[AU915_MAX_NB_CHANNELS] = { 0 };
 804a090:	f002 fcd2 	bl	804ca38 <memset>
    TimerTime_t nextTxDelay = 0;

    // Count 125kHz channels
    if( RegionCommonCountChannels( NvmCtx.ChannelsMaskRemaining, 0, 4 ) == 0 )
 804a094:	2204      	movs	r2, #4
 804a096:	2100      	movs	r1, #0
 804a098:	4846      	ldr	r0, [pc, #280]	; (804a1b4 <RegionAU915NextChannel+0x138>)
 804a09a:	f8df 9120 	ldr.w	r9, [pc, #288]	; 804a1bc <RegionAU915NextChannel+0x140>
 804a09e:	f000 f906 	bl	804a2ae <RegionCommonCountChannels>
 804a0a2:	b930      	cbnz	r0, 804a0b2 <RegionAU915NextChannel+0x36>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( NvmCtx.ChannelsMaskRemaining, NvmCtx.ChannelsMask, 4  );
 804a0a4:	f509 715c 	add.w	r1, r9, #880	; 0x370
 804a0a8:	2204      	movs	r2, #4
 804a0aa:	f101 000c 	add.w	r0, r1, #12
 804a0ae:	f000 f91e 	bl	804a2ee <RegionCommonChanMaskCopy>
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_6 )
 804a0b2:	f995 3008 	ldrsb.w	r3, [r5, #8]
 804a0b6:	2b05      	cmp	r3, #5
 804a0b8:	dd06      	ble.n	804a0c8 <RegionAU915NextChannel+0x4c>
    {
        if( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 804a0ba:	f899 3384 	ldrb.w	r3, [r9, #900]	; 0x384
 804a0be:	b91b      	cbnz	r3, 804a0c8 <RegionAU915NextChannel+0x4c>
        {
            NvmCtx.ChannelsMaskRemaining[4] = NvmCtx.ChannelsMask[4];
 804a0c0:	f8b9 3378 	ldrh.w	r3, [r9, #888]	; 0x378
 804a0c4:	f8a9 3384 	strh.w	r3, [r9, #900]	; 0x384
        }
    }

    TimerTime_t elapsed = TimerGetElapsedTime( nextChanParams->LastAggrTx );
 804a0c8:	6868      	ldr	r0, [r5, #4]
 804a0ca:	f000 fcef 	bl	804aaac <TimerGetElapsedTime>
    if( ( nextChanParams->LastAggrTx == 0 ) || ( nextChanParams->AggrTimeOff <= elapsed ) )
 804a0ce:	686b      	ldr	r3, [r5, #4]
 804a0d0:	b113      	cbz	r3, 804a0d8 <RegionAU915NextChannel+0x5c>
 804a0d2:	682b      	ldr	r3, [r5, #0]
 804a0d4:	4283      	cmp	r3, r0
 804a0d6:	d860      	bhi.n	804a19a <RegionAU915NextChannel+0x11e>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 804a0d8:	2400      	movs	r4, #0

        // Update bands Time OFF
        nextTxDelay = RegionCommonUpdateBandTimeOff( nextChanParams->Joined, nextChanParams->DutyCycleEnabled, NvmCtx.Bands, AU915_MAX_NB_BANDS );
 804a0da:	2301      	movs	r3, #1
 804a0dc:	7aa9      	ldrb	r1, [r5, #10]
 804a0de:	7a68      	ldrb	r0, [r5, #9]
        *aggregatedTimeOff = 0;
 804a0e0:	6034      	str	r4, [r6, #0]
        nextTxDelay = RegionCommonUpdateBandTimeOff( nextChanParams->Joined, nextChanParams->DutyCycleEnabled, NvmCtx.Bands, AU915_MAX_NB_BANDS );
 804a0e2:	4a35      	ldr	r2, [pc, #212]	; (804a1b8 <RegionAU915NextChannel+0x13c>)
 804a0e4:	f8df a0cc 	ldr.w	sl, [pc, #204]	; 804a1b4 <RegionAU915NextChannel+0x138>
 804a0e8:	f000 f915 	bl	804a316 <RegionCommonUpdateBandTimeOff>

        // Search how many channels are enabled
        nbEnabledChannels = CountNbOfEnabledChannels( nextChanParams->Datarate,
 804a0ec:	f995 3008 	ldrsb.w	r3, [r5, #8]
        nextTxDelay = RegionCommonUpdateBandTimeOff( nextChanParams->Joined, nextChanParams->DutyCycleEnabled, NvmCtx.Bands, AU915_MAX_NB_BANDS );
 804a0f0:	9001      	str	r0, [sp, #4]
        nbEnabledChannels = CountNbOfEnabledChannels( nextChanParams->Datarate,
 804a0f2:	9302      	str	r3, [sp, #8]
 804a0f4:	f5aa 785f 	sub.w	r8, sl, #892	; 0x37c
    uint8_t delayTransmission = 0;
 804a0f8:	4627      	mov	r7, r4
    uint8_t nbEnabledChannels = 0;
 804a0fa:	4625      	mov	r5, r4
 804a0fc:	b2e3      	uxtb	r3, r4
 804a0fe:	9303      	str	r3, [sp, #12]
{
 804a100:	2600      	movs	r6, #0
            if( ( channelsMask[k] & ( 1 << j ) ) != 0 )
 804a102:	f8ba 3000 	ldrh.w	r3, [sl]
 804a106:	4133      	asrs	r3, r6
 804a108:	07db      	lsls	r3, r3, #31
 804a10a:	d51e      	bpl.n	804a14a <RegionAU915NextChannel+0xce>
 804a10c:	230c      	movs	r3, #12
 804a10e:	19a2      	adds	r2, r4, r6
 804a110:	fb03 9202 	mla	r2, r3, r2, r9
 804a114:	4373      	muls	r3, r6
                if( channels[i + j].Frequency == 0 )
 804a116:	9305      	str	r3, [sp, #20]
 804a118:	f858 1003 	ldr.w	r1, [r8, r3]
 804a11c:	b1a9      	cbz	r1, 804a14a <RegionAU915NextChannel+0xce>
                                              channels[i + j].DrRange.Fields.Max ) == false )
 804a11e:	7a11      	ldrb	r1, [r2, #8]
                if( RegionCommonValueInRange( datarate, channels[i + j].DrRange.Fields.Min,
 804a120:	9802      	ldr	r0, [sp, #8]
                                              channels[i + j].DrRange.Fields.Max ) == false )
 804a122:	f341 1203 	sbfx	r2, r1, #4, #4
                if( RegionCommonValueInRange( datarate, channels[i + j].DrRange.Fields.Min,
 804a126:	f341 0103 	sbfx	r1, r1, #0, #4
 804a12a:	b252      	sxtb	r2, r2
 804a12c:	b249      	sxtb	r1, r1
 804a12e:	f000 f89e 	bl	804a26e <RegionCommonValueInRange>
 804a132:	b150      	cbz	r0, 804a14a <RegionAU915NextChannel+0xce>
                if( bands[channels[i + j].Band].TimeOff > 0 )
 804a134:	9b05      	ldr	r3, [sp, #20]
 804a136:	4a21      	ldr	r2, [pc, #132]	; (804a1bc <RegionAU915NextChannel+0x140>)
 804a138:	4443      	add	r3, r8
 804a13a:	7a5b      	ldrb	r3, [r3, #9]
 804a13c:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 804a140:	f8d3 336c 	ldr.w	r3, [r3, #876]	; 0x36c
 804a144:	b303      	cbz	r3, 804a188 <RegionAU915NextChannel+0x10c>
                    delayTransmission++;
 804a146:	3701      	adds	r7, #1
 804a148:	b2ff      	uxtb	r7, r7
 804a14a:	3601      	adds	r6, #1
        for( uint8_t j = 0; j < 16; j++ )
 804a14c:	2e10      	cmp	r6, #16
 804a14e:	d1d8      	bne.n	804a102 <RegionAU915NextChannel+0x86>
 804a150:	3410      	adds	r4, #16
    for( uint8_t i = 0, k = 0; i < AU915_MAX_NB_CHANNELS; i += 16, k++ )
 804a152:	2c50      	cmp	r4, #80	; 0x50
 804a154:	f10a 0a02 	add.w	sl, sl, #2
 804a158:	f108 08c0 	add.w	r8, r8, #192	; 0xc0
 804a15c:	d1ce      	bne.n	804a0fc <RegionAU915NextChannel+0x80>
    {
        delayTx++;
        nextTxDelay = nextChanParams->AggrTimeOff - elapsed;
    }

    if( nbEnabledChannels > 0 )
 804a15e:	b31d      	cbz	r5, 804a1a8 <RegionAU915NextChannel+0x12c>
    {
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 804a160:	1e69      	subs	r1, r5, #1
 804a162:	2000      	movs	r0, #0
 804a164:	f000 fd3e 	bl	804abe4 <randr>
 804a168:	ab18      	add	r3, sp, #96	; 0x60
 804a16a:	4418      	add	r0, r3
 804a16c:	9b04      	ldr	r3, [sp, #16]
 804a16e:	f810 1c48 	ldrb.w	r1, [r0, #-72]
 804a172:	7019      	strb	r1, [r3, #0]
        // Disable the channel in the mask
        RegionCommonChanDisable( NvmCtx.ChannelsMaskRemaining, *channel, AU915_MAX_NB_CHANNELS - 8 );
 804a174:	2240      	movs	r2, #64	; 0x40
 804a176:	480f      	ldr	r0, [pc, #60]	; (804a1b4 <RegionAU915NextChannel+0x138>)
 804a178:	f000 f882 	bl	804a280 <RegionCommonChanDisable>

        *time = 0;
 804a17c:	2000      	movs	r0, #0
 804a17e:	f8cb 0000 	str.w	r0, [fp]
        }
        // Datarate not supported by any channel
        *time = 0;
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
    }
}
 804a182:	b019      	add	sp, #100	; 0x64
 804a184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                enabledChannels[nbEnabledChannels++] = i + j;
 804a188:	aa18      	add	r2, sp, #96	; 0x60
 804a18a:	1c6b      	adds	r3, r5, #1
 804a18c:	4415      	add	r5, r2
 804a18e:	9a03      	ldr	r2, [sp, #12]
 804a190:	4432      	add	r2, r6
 804a192:	f805 2c48 	strb.w	r2, [r5, #-72]
 804a196:	b2dd      	uxtb	r5, r3
 804a198:	e7d7      	b.n	804a14a <RegionAU915NextChannel+0xce>
        nextTxDelay = nextChanParams->AggrTimeOff - elapsed;
 804a19a:	1a1b      	subs	r3, r3, r0
 804a19c:	9301      	str	r3, [sp, #4]
            *time = nextTxDelay;
 804a19e:	9b01      	ldr	r3, [sp, #4]
 804a1a0:	f8cb 3000 	str.w	r3, [fp]
            return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 804a1a4:	200b      	movs	r0, #11
 804a1a6:	e7ec      	b.n	804a182 <RegionAU915NextChannel+0x106>
        if( delayTx > 0 )
 804a1a8:	2f00      	cmp	r7, #0
 804a1aa:	d1f8      	bne.n	804a19e <RegionAU915NextChannel+0x122>
        *time = 0;
 804a1ac:	f8cb 7000 	str.w	r7, [fp]
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 804a1b0:	200c      	movs	r0, #12
 804a1b2:	e7e6      	b.n	804a182 <RegionAU915NextChannel+0x106>
 804a1b4:	200093e0 	.word	0x200093e0
 804a1b8:	200093c4 	.word	0x200093c4
 804a1bc:	20009064 	.word	0x20009064

0804a1c0 <RegionAU915ApplyDrOffset>:

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
}

uint8_t RegionAU915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 804a1c0:	b510      	push	{r4, lr}
    int8_t datarate = DatarateOffsetsAU915[dr][drOffset];
 804a1c2:	4c07      	ldr	r4, [pc, #28]	; (804a1e0 <RegionAU915ApplyDrOffset+0x20>)
 804a1c4:	2306      	movs	r3, #6
 804a1c6:	fb03 4101 	mla	r1, r3, r1, r4
 804a1ca:	4411      	add	r1, r2
 804a1cc:	f991 3088 	ldrsb.w	r3, [r1, #136]	; 0x88

    if( datarate < 0 )
 804a1d0:	2b00      	cmp	r3, #0
 804a1d2:	da03      	bge.n	804a1dc <RegionAU915ApplyDrOffset+0x1c>
    {
        if( downlinkDwellTime == 0 )
 804a1d4:	2800      	cmp	r0, #0
        {
            datarate = AU915_TX_MIN_DATARATE;
        }
        else
        {
            datarate = AU915_DWELL_LIMIT_DATARATE;
 804a1d6:	bf0c      	ite	eq
 804a1d8:	2300      	moveq	r3, #0
 804a1da:	2302      	movne	r3, #2
        }
    }
    return datarate;
}
 804a1dc:	b2d8      	uxtb	r0, r3
 804a1de:	bd10      	pop	{r4, pc}
 804a1e0:	0804e5d0 	.word	0x0804e5d0

0804a1e4 <RegionCommonGetJoinDc>:

uint16_t RegionCommonGetJoinDc( TimerTime_t elapsedTime )
{
    uint16_t dutyCycle = 0;

    if( elapsedTime < 3600000 )
 804a1e4:	4b06      	ldr	r3, [pc, #24]	; (804a200 <RegionCommonGetJoinDc+0x1c>)
 804a1e6:	4298      	cmp	r0, r3
 804a1e8:	d908      	bls.n	804a1fc <RegionCommonGetJoinDc+0x18>
    {
        dutyCycle = BACKOFF_DC_10_HOURS;
    }
    else
    {
        dutyCycle = BACKOFF_DC_24_HOURS;
 804a1ea:	4a06      	ldr	r2, [pc, #24]	; (804a204 <RegionCommonGetJoinDc+0x20>)
 804a1ec:	f242 7310 	movw	r3, #10000	; 0x2710
 804a1f0:	4290      	cmp	r0, r2
 804a1f2:	bf8c      	ite	hi
 804a1f4:	4618      	movhi	r0, r3
 804a1f6:	f44f 707a 	movls.w	r0, #1000	; 0x3e8
 804a1fa:	4770      	bx	lr
        dutyCycle = BACKOFF_DC_1_HOUR;
 804a1fc:	2064      	movs	r0, #100	; 0x64
    }
    return dutyCycle;
}
 804a1fe:	4770      	bx	lr
 804a200:	0036ee7f 	.word	0x0036ee7f
 804a204:	025c3f7f 	.word	0x025c3f7f

0804a208 <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 804a208:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    return false;
}

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
    if( ( value >= min ) && ( value <= max ) )
 804a20c:	429a      	cmp	r2, r3
{
 804a20e:	9f07      	ldr	r7, [sp, #28]
    if( ( value >= min ) && ( value <= max ) )
 804a210:	db03      	blt.n	804a21a <RegionCommonChanVerifyDr+0x12>
 804a212:	f99d 3018 	ldrsb.w	r3, [sp, #24]
 804a216:	429a      	cmp	r2, r3
 804a218:	dd23      	ble.n	804a262 <RegionCommonChanVerifyDr+0x5a>
        return false;
 804a21a:	2000      	movs	r0, #0
}
 804a21c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 804a220:	f831 8013 	ldrh.w	r8, [r1, r3, lsl #1]
 804a224:	2400      	movs	r4, #0
 804a226:	fa48 f504 	asr.w	r5, r8, r4
 804a22a:	07ed      	lsls	r5, r5, #31
 804a22c:	d50f      	bpl.n	804a24e <RegionCommonChanVerifyDr+0x46>
 804a22e:	1935      	adds	r5, r6, r4
 804a230:	fb0e 7505 	mla	r5, lr, r5, r7
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 804a234:	f895 c008 	ldrb.w	ip, [r5, #8]
 804a238:	f34c 1503 	sbfx	r5, ip, #4, #4
    if( ( value >= min ) && ( value <= max ) )
 804a23c:	f00c 0c0f 	and.w	ip, ip, #15
 804a240:	4562      	cmp	r2, ip
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 804a242:	b26d      	sxtb	r5, r5
    if( ( value >= min ) && ( value <= max ) )
 804a244:	db03      	blt.n	804a24e <RegionCommonChanVerifyDr+0x46>
 804a246:	f005 050f 	and.w	r5, r5, #15
 804a24a:	42aa      	cmp	r2, r5
 804a24c:	dd0d      	ble.n	804a26a <RegionCommonChanVerifyDr+0x62>
 804a24e:	3401      	adds	r4, #1
        for( uint8_t j = 0; j < 16; j++ )
 804a250:	2c10      	cmp	r4, #16
 804a252:	d1e8      	bne.n	804a226 <RegionCommonChanVerifyDr+0x1e>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 804a254:	3301      	adds	r3, #1
 804a256:	b2db      	uxtb	r3, r3
 804a258:	011e      	lsls	r6, r3, #4
 804a25a:	b2f6      	uxtb	r6, r6
 804a25c:	42b0      	cmp	r0, r6
 804a25e:	d8df      	bhi.n	804a220 <RegionCommonChanVerifyDr+0x18>
 804a260:	e7db      	b.n	804a21a <RegionCommonChanVerifyDr+0x12>
 804a262:	2300      	movs	r3, #0
 804a264:	f04f 0e0c 	mov.w	lr, #12
 804a268:	e7f6      	b.n	804a258 <RegionCommonChanVerifyDr+0x50>
                    return true;
 804a26a:	2001      	movs	r0, #1
 804a26c:	e7d6      	b.n	804a21c <RegionCommonChanVerifyDr+0x14>

0804a26e <RegionCommonValueInRange>:
    if( ( value >= min ) && ( value <= max ) )
 804a26e:	4288      	cmp	r0, r1
 804a270:	db04      	blt.n	804a27c <RegionCommonValueInRange+0xe>
    {
        return 1;
 804a272:	4290      	cmp	r0, r2
 804a274:	bfcc      	ite	gt
 804a276:	2000      	movgt	r0, #0
 804a278:	2001      	movle	r0, #1
 804a27a:	4770      	bx	lr
    }
    return 0;
 804a27c:	2000      	movs	r0, #0
}
 804a27e:	4770      	bx	lr

0804a280 <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
    uint8_t index = id / 16;
 804a280:	090b      	lsrs	r3, r1, #4

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 804a282:	ebb3 1f12 	cmp.w	r3, r2, lsr #4
{
 804a286:	b510      	push	{r4, lr}
    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 804a288:	d80f      	bhi.n	804a2aa <RegionCommonChanDisable+0x2a>
 804a28a:	4291      	cmp	r1, r2
 804a28c:	d20d      	bcs.n	804a2aa <RegionCommonChanDisable+0x2a>
    {
        return false;
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 804a28e:	b21a      	sxth	r2, r3
 804a290:	f001 010f 	and.w	r1, r1, #15
 804a294:	f830 4012 	ldrh.w	r4, [r0, r2, lsl #1]
 804a298:	2301      	movs	r3, #1
 804a29a:	fa03 f101 	lsl.w	r1, r3, r1
 804a29e:	ea24 0101 	bic.w	r1, r4, r1
 804a2a2:	f820 1012 	strh.w	r1, [r0, r2, lsl #1]

    return true;
 804a2a6:	4618      	mov	r0, r3
}
 804a2a8:	bd10      	pop	{r4, pc}
        return false;
 804a2aa:	2000      	movs	r0, #0
 804a2ac:	e7fc      	b.n	804a2a8 <RegionCommonChanDisable+0x28>

0804a2ae <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 804a2ae:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t nbChannels = 0;

    if( channelsMask == NULL )
 804a2b0:	b140      	cbz	r0, 804a2c4 <RegionCommonCountChannels+0x16>
 804a2b2:	2300      	movs	r3, #0
 804a2b4:	eb00 0641 	add.w	r6, r0, r1, lsl #1
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 804a2b8:	2701      	movs	r7, #1
    uint8_t nbChannels = 0;
 804a2ba:	4618      	mov	r0, r3
    {
        return 0;
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 804a2bc:	18cc      	adds	r4, r1, r3
 804a2be:	b2e4      	uxtb	r4, r4
 804a2c0:	42a2      	cmp	r2, r4
 804a2c2:	d800      	bhi.n	804a2c6 <RegionCommonCountChannels+0x18>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
    }

    return nbChannels;
}
 804a2c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
        nbChannels += CountChannels( channelsMask[i], 16 );
 804a2c6:	2500      	movs	r5, #0
 804a2c8:	f836 c013 	ldrh.w	ip, [r6, r3, lsl #1]
    uint8_t nbActiveBits = 0;
 804a2cc:	462c      	mov	r4, r5
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 804a2ce:	fa07 fe05 	lsl.w	lr, r7, r5
 804a2d2:	ea3e 0e0c 	bics.w	lr, lr, ip
            nbActiveBits++;
 804a2d6:	bf08      	it	eq
 804a2d8:	3401      	addeq	r4, #1
 804a2da:	f105 0501 	add.w	r5, r5, #1
 804a2de:	bf08      	it	eq
 804a2e0:	b2e4      	uxtbeq	r4, r4
    for( uint8_t j = 0; j < nbBits; j++ )
 804a2e2:	2d10      	cmp	r5, #16
 804a2e4:	d1f3      	bne.n	804a2ce <RegionCommonCountChannels+0x20>
        nbChannels += CountChannels( channelsMask[i], 16 );
 804a2e6:	4420      	add	r0, r4
 804a2e8:	b2c0      	uxtb	r0, r0
 804a2ea:	3301      	adds	r3, #1
 804a2ec:	e7e6      	b.n	804a2bc <RegionCommonCountChannels+0xe>

0804a2ee <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 804a2ee:	b510      	push	{r4, lr}
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 804a2f0:	b100      	cbz	r0, 804a2f4 <RegionCommonChanMaskCopy+0x6>
 804a2f2:	b949      	cbnz	r1, 804a308 <RegionCommonChanMaskCopy+0x1a>
        for( uint8_t i = 0; i < len; i++ )
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
        }
    }
}
 804a2f4:	bd10      	pop	{r4, pc}
            channelsMaskDest[i] = channelsMaskSrc[i];
 804a2f6:	f831 4013 	ldrh.w	r4, [r1, r3, lsl #1]
 804a2fa:	f820 4013 	strh.w	r4, [r0, r3, lsl #1]
 804a2fe:	3301      	adds	r3, #1
        for( uint8_t i = 0; i < len; i++ )
 804a300:	b2dc      	uxtb	r4, r3
 804a302:	42a2      	cmp	r2, r4
 804a304:	d8f7      	bhi.n	804a2f6 <RegionCommonChanMaskCopy+0x8>
 804a306:	e7f5      	b.n	804a2f4 <RegionCommonChanMaskCopy+0x6>
 804a308:	2300      	movs	r3, #0
 804a30a:	e7f9      	b.n	804a300 <RegionCommonChanMaskCopy+0x12>

0804a30c <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( bool joined, Band_t* band, TimerTime_t lastTxDone )
{
    if( joined == true )
    {
        band->LastTxDoneTime = lastTxDone;
 804a30c:	608a      	str	r2, [r1, #8]
    if( joined == true )
 804a30e:	b100      	cbz	r0, 804a312 <RegionCommonSetBandTxDone+0x6>
 804a310:	4770      	bx	lr
    }
    else
    {
        band->LastTxDoneTime = lastTxDone;
        band->LastJoinTxDoneTime = lastTxDone;
 804a312:	604a      	str	r2, [r1, #4]
    }
}
 804a314:	4770      	bx	lr

0804a316 <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, bool dutyCycle, Band_t* bands, uint8_t nbBands )
{
 804a316:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 804a31a:	4681      	mov	r9, r0
 804a31c:	460e      	mov	r6, r1
 804a31e:	4614      	mov	r4, r2
 804a320:	eb02 1803 	add.w	r8, r2, r3, lsl #4
    TimerTime_t nextTxDelay = TIMERTIME_T_MAX;
 804a324:	f04f 35ff 	mov.w	r5, #4294967295
            if( dutyCycle == true )
            {
                TimerTime_t elapsed = TimerGetElapsedTime( bands[i].LastTxDoneTime );
                if( bands[i].TimeOff <= elapsed )
                {
                    bands[i].TimeOff = 0;
 804a328:	2700      	movs	r7, #0
    for( uint8_t i = 0; i < nbBands; i++ )
 804a32a:	45a0      	cmp	r8, r4
 804a32c:	d105      	bne.n	804a33a <RegionCommonUpdateBandTimeOff+0x24>
                bands[i].TimeOff = 0;
            }
        }
    }

    return ( nextTxDelay == TIMERTIME_T_MAX ) ? 0 : nextTxDelay;
 804a32e:	1c6b      	adds	r3, r5, #1
}
 804a330:	bf14      	ite	ne
 804a332:	4628      	movne	r0, r5
 804a334:	2000      	moveq	r0, #0
 804a336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        if( joined == false )
 804a33a:	f1b9 0f00 	cmp.w	r9, #0
 804a33e:	d118      	bne.n	804a372 <RegionCommonUpdateBandTimeOff+0x5c>
            TimerTime_t elapsedJoin = TimerGetElapsedTime( bands[i].LastJoinTxDoneTime );
 804a340:	6860      	ldr	r0, [r4, #4]
 804a342:	f000 fbb3 	bl	804aaac <TimerGetElapsedTime>
 804a346:	4682      	mov	sl, r0
            TimerTime_t elapsedTx = TimerGetElapsedTime( bands[i].LastTxDoneTime );
 804a348:	68a0      	ldr	r0, [r4, #8]
 804a34a:	f000 fbaf 	bl	804aaac <TimerGetElapsedTime>
            TimerTime_t txDoneTime =  MAX( elapsedJoin,
 804a34e:	2e00      	cmp	r6, #0
 804a350:	bf08      	it	eq
 804a352:	2000      	moveq	r0, #0
 804a354:	4550      	cmp	r0, sl
 804a356:	bf38      	it	cc
 804a358:	4650      	movcc	r0, sl
                if( bands[i].TimeOff <= elapsed )
 804a35a:	68e3      	ldr	r3, [r4, #12]
 804a35c:	4283      	cmp	r3, r0
                    bands[i].TimeOff = 0;
 804a35e:	bf98      	it	ls
 804a360:	60e7      	strls	r7, [r4, #12]
                if( bands[i].TimeOff != 0 )
 804a362:	68e3      	ldr	r3, [r4, #12]
 804a364:	b11b      	cbz	r3, 804a36e <RegionCommonUpdateBandTimeOff+0x58>
                    nextTxDelay = MIN( bands[i].TimeOff - elapsed, nextTxDelay );
 804a366:	1a1b      	subs	r3, r3, r0
 804a368:	429d      	cmp	r5, r3
 804a36a:	bf28      	it	cs
 804a36c:	461d      	movcs	r5, r3
 804a36e:	3410      	adds	r4, #16
 804a370:	e7db      	b.n	804a32a <RegionCommonUpdateBandTimeOff+0x14>
            if( dutyCycle == true )
 804a372:	b11e      	cbz	r6, 804a37c <RegionCommonUpdateBandTimeOff+0x66>
                TimerTime_t elapsed = TimerGetElapsedTime( bands[i].LastTxDoneTime );
 804a374:	68a0      	ldr	r0, [r4, #8]
 804a376:	f000 fb99 	bl	804aaac <TimerGetElapsedTime>
 804a37a:	e7ee      	b.n	804a35a <RegionCommonUpdateBandTimeOff+0x44>
                bands[i].TimeOff = 0;
 804a37c:	60e6      	str	r6, [r4, #12]
                nextTxDelay = 0;
 804a37e:	4635      	mov	r5, r6
 804a380:	e7f5      	b.n	804a36e <RegionCommonUpdateBandTimeOff+0x58>

0804a382 <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
    uint8_t retIndex = 0;

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 804a382:	7803      	ldrb	r3, [r0, #0]
 804a384:	2b03      	cmp	r3, #3
 804a386:	d114      	bne.n	804a3b2 <RegionCommonParseLinkAdrReq+0x30>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 804a388:	7843      	ldrb	r3, [r0, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 804a38a:	f003 020f 	and.w	r2, r3, #15
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 804a38e:	091b      	lsrs	r3, r3, #4
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 804a390:	708a      	strb	r2, [r1, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 804a392:	704b      	strb	r3, [r1, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 804a394:	7883      	ldrb	r3, [r0, #2]
 804a396:	808b      	strh	r3, [r1, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 804a398:	78c2      	ldrb	r2, [r0, #3]
 804a39a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 804a39e:	808b      	strh	r3, [r1, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 804a3a0:	7903      	ldrb	r3, [r0, #4]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 804a3a2:	f3c3 1202 	ubfx	r2, r3, #4, #3
        linkAdrParams->NbRep &= 0x0F;
 804a3a6:	f003 030f 	and.w	r3, r3, #15
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 804a3aa:	70ca      	strb	r2, [r1, #3]
        linkAdrParams->NbRep &= 0x0F;
 804a3ac:	700b      	strb	r3, [r1, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 804a3ae:	2005      	movs	r0, #5
 804a3b0:	4770      	bx	lr
    uint8_t retIndex = 0;
 804a3b2:	2000      	movs	r0, #0
    }
    return retIndex;
}
 804a3b4:	4770      	bx	lr

0804a3b6 <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 804a3b6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804a3ba:	4699      	mov	r9, r3
    int8_t datarate = verifyParams->Datarate;
    int8_t txPower = verifyParams->TxPower;
    int8_t nbRepetitions = verifyParams->NbRep;

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 804a3bc:	7943      	ldrb	r3, [r0, #5]
    uint8_t status = verifyParams->Status;
 804a3be:	7905      	ldrb	r5, [r0, #4]
    int8_t datarate = verifyParams->Datarate;
 804a3c0:	f990 8006 	ldrsb.w	r8, [r0, #6]
    int8_t txPower = verifyParams->TxPower;
 804a3c4:	f990 7007 	ldrsb.w	r7, [r0, #7]
    int8_t nbRepetitions = verifyParams->NbRep;
 804a3c8:	7a06      	ldrb	r6, [r0, #8]
{
 804a3ca:	4604      	mov	r4, r0
 804a3cc:	468b      	mov	fp, r1
 804a3ce:	4692      	mov	sl, r2
    if( verifyParams->AdrEnabled == false )
 804a3d0:	b34b      	cbz	r3, 804a426 <RegionCommonLinkAdrReqVerifyParams+0x70>
    int8_t nbRepetitions = verifyParams->NbRep;
 804a3d2:	b276      	sxtb	r6, r6
        nbRepetitions = verifyParams->CurrentNbRep;
        datarate =  verifyParams->CurrentDatarate;
        txPower =  verifyParams->CurrentTxPower;
    }

    if( status != 0 )
 804a3d4:	b1ed      	cbz	r5, 804a412 <RegionCommonLinkAdrReqVerifyParams+0x5c>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 804a3d6:	69a2      	ldr	r2, [r4, #24]
 804a3d8:	9201      	str	r2, [sp, #4]
 804a3da:	f994 2015 	ldrsb.w	r2, [r4, #21]
 804a3de:	9200      	str	r2, [sp, #0]
 804a3e0:	f994 3014 	ldrsb.w	r3, [r4, #20]
 804a3e4:	7b20      	ldrb	r0, [r4, #12]
 804a3e6:	6921      	ldr	r1, [r4, #16]
 804a3e8:	4642      	mov	r2, r8
 804a3ea:	f7ff ff0d 	bl	804a208 <RegionCommonChanVerifyDr>
 804a3ee:	b908      	cbnz	r0, 804a3f4 <RegionCommonLinkAdrReqVerifyParams+0x3e>
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
        {
            status &= 0xFD; // Datarate KO
 804a3f0:	f005 05fd 	and.w	r5, r5, #253	; 0xfd
        }

        // Verify tx power
        if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 804a3f4:	f994 301d 	ldrsb.w	r3, [r4, #29]
 804a3f8:	f994 201c 	ldrsb.w	r2, [r4, #28]
    if( ( value >= min ) && ( value <= max ) )
 804a3fc:	42bb      	cmp	r3, r7
 804a3fe:	dc19      	bgt.n	804a434 <RegionCommonLinkAdrReqVerifyParams+0x7e>
 804a400:	42ba      	cmp	r2, r7
 804a402:	da01      	bge.n	804a408 <RegionCommonLinkAdrReqVerifyParams+0x52>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
            }
            else
            {
                status &= 0xFB; // TxPower KO
 804a404:	f005 05fb 	and.w	r5, r5, #251	; 0xfb
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 804a408:	2d07      	cmp	r5, #7
 804a40a:	d102      	bne.n	804a412 <RegionCommonLinkAdrReqVerifyParams+0x5c>
    {
        if( nbRepetitions == 0 )
        { // Restore the default value according to the LoRaWAN specification
            nbRepetitions = 1;
 804a40c:	2e00      	cmp	r6, #0
 804a40e:	bf08      	it	eq
 804a410:	2601      	moveq	r6, #1
    *dr = datarate;
    *txPow = txPower;
    *nbRep = nbRepetitions;

    return status;
}
 804a412:	4628      	mov	r0, r5
    *dr = datarate;
 804a414:	f88b 8000 	strb.w	r8, [fp]
    *txPow = txPower;
 804a418:	f88a 7000 	strb.w	r7, [sl]
    *nbRep = nbRepetitions;
 804a41c:	f889 6000 	strb.w	r6, [r9]
}
 804a420:	b003      	add	sp, #12
 804a422:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        nbRepetitions = verifyParams->CurrentNbRep;
 804a426:	f990 600b 	ldrsb.w	r6, [r0, #11]
        datarate =  verifyParams->CurrentDatarate;
 804a42a:	f990 8009 	ldrsb.w	r8, [r0, #9]
        txPower =  verifyParams->CurrentTxPower;
 804a42e:	f990 700a 	ldrsb.w	r7, [r0, #10]
 804a432:	e7cf      	b.n	804a3d4 <RegionCommonLinkAdrReqVerifyParams+0x1e>
    if( ( value >= min ) && ( value <= max ) )
 804a434:	461f      	mov	r7, r3
 804a436:	e7e7      	b.n	804a408 <RegionCommonLinkAdrReqVerifyParams+0x52>

0804a438 <RegionCommonComputeSymbolTimeLoRa>:

double RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidth )
{
    return ( ( double )( 1 << phyDr ) / ( double )bandwidth ) * 1000;
 804a438:	2301      	movs	r3, #1
{
 804a43a:	b570      	push	{r4, r5, r6, lr}
    return ( ( double )( 1 << phyDr ) / ( double )bandwidth ) * 1000;
 804a43c:	fa03 f000 	lsl.w	r0, r3, r0
{
 804a440:	460e      	mov	r6, r1
    return ( ( double )( 1 << phyDr ) / ( double )bandwidth ) * 1000;
 804a442:	f7f6 f99f 	bl	8040784 <__aeabi_i2d>
 804a446:	4604      	mov	r4, r0
 804a448:	4630      	mov	r0, r6
 804a44a:	460d      	mov	r5, r1
 804a44c:	f7f6 f98a 	bl	8040764 <__aeabi_ui2d>
 804a450:	4602      	mov	r2, r0
 804a452:	460b      	mov	r3, r1
 804a454:	4620      	mov	r0, r4
 804a456:	4629      	mov	r1, r5
 804a458:	f7f6 fb28 	bl	8040aac <__aeabi_ddiv>
 804a45c:	2200      	movs	r2, #0
 804a45e:	4b03      	ldr	r3, [pc, #12]	; (804a46c <RegionCommonComputeSymbolTimeLoRa+0x34>)
 804a460:	f7f6 f9fa 	bl	8040858 <__aeabi_dmul>
}
 804a464:	ec41 0b10 	vmov	d0, r0, r1
 804a468:	bd70      	pop	{r4, r5, r6, pc}
 804a46a:	bf00      	nop
 804a46c:	408f4000 	.word	0x408f4000

0804a470 <RegionCommonComputeRxWindowParameters>:
{
    return ( 8.0 / ( double )phyDr ); // 1 symbol equals 1 byte
}

void RegionCommonComputeRxWindowParameters( double tSymbol, uint8_t minRxSymbols, uint32_t rxError, uint32_t wakeUpTime, uint32_t* windowTimeout, int32_t* windowOffset )
{
 804a470:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804a474:	ec57 6b10 	vmov	r6, r7, d0
 804a478:	4604      	mov	r4, r0
    *windowTimeout = MAX( ( uint32_t )ceil( ( ( 2 * minRxSymbols - 8 ) * tSymbol + 2 * rxError ) / tSymbol ), minRxSymbols ); // Computed number of symbols
 804a47a:	3804      	subs	r0, #4
 804a47c:	0040      	lsls	r0, r0, #1
{
 804a47e:	4615      	mov	r5, r2
 804a480:	469a      	mov	sl, r3
 804a482:	468b      	mov	fp, r1
    *windowTimeout = MAX( ( uint32_t )ceil( ( ( 2 * minRxSymbols - 8 ) * tSymbol + 2 * rxError ) / tSymbol ), minRxSymbols ); // Computed number of symbols
 804a484:	f7f6 f97e 	bl	8040784 <__aeabi_i2d>
 804a488:	4632      	mov	r2, r6
 804a48a:	463b      	mov	r3, r7
 804a48c:	f7f6 f9e4 	bl	8040858 <__aeabi_dmul>
 804a490:	4680      	mov	r8, r0
 804a492:	ea4f 004b 	mov.w	r0, fp, lsl #1
 804a496:	4689      	mov	r9, r1
 804a498:	f7f6 f964 	bl	8040764 <__aeabi_ui2d>
 804a49c:	4602      	mov	r2, r0
 804a49e:	460b      	mov	r3, r1
 804a4a0:	4640      	mov	r0, r8
 804a4a2:	4649      	mov	r1, r9
 804a4a4:	f7f6 f822 	bl	80404ec <__adddf3>
 804a4a8:	4632      	mov	r2, r6
 804a4aa:	463b      	mov	r3, r7
 804a4ac:	f7f6 fafe 	bl	8040aac <__aeabi_ddiv>
 804a4b0:	ec41 0b10 	vmov	d0, r0, r1
 804a4b4:	f003 fc9c 	bl	804ddf0 <ceil>
 804a4b8:	ec51 0b10 	vmov	r0, r1, d0
 804a4bc:	f7f6 fc8e 	bl	8040ddc <__aeabi_d2uiz>
 804a4c0:	4284      	cmp	r4, r0
 804a4c2:	bf38      	it	cc
 804a4c4:	4604      	movcc	r4, r0
    *windowOffset = ( int32_t )ceil( ( 4.0 * tSymbol ) - ( ( *windowTimeout * tSymbol ) / 2.0 ) - wakeUpTime );
 804a4c6:	2200      	movs	r2, #0
 804a4c8:	4b18      	ldr	r3, [pc, #96]	; (804a52c <RegionCommonComputeRxWindowParameters+0xbc>)
    *windowTimeout = MAX( ( uint32_t )ceil( ( ( 2 * minRxSymbols - 8 ) * tSymbol + 2 * rxError ) / tSymbol ), minRxSymbols ); // Computed number of symbols
 804a4ca:	f8ca 4000 	str.w	r4, [sl]
    *windowOffset = ( int32_t )ceil( ( 4.0 * tSymbol ) - ( ( *windowTimeout * tSymbol ) / 2.0 ) - wakeUpTime );
 804a4ce:	4630      	mov	r0, r6
 804a4d0:	4639      	mov	r1, r7
 804a4d2:	f7f6 f9c1 	bl	8040858 <__aeabi_dmul>
 804a4d6:	4680      	mov	r8, r0
 804a4d8:	4620      	mov	r0, r4
 804a4da:	4689      	mov	r9, r1
 804a4dc:	f7f6 f942 	bl	8040764 <__aeabi_ui2d>
 804a4e0:	4632      	mov	r2, r6
 804a4e2:	463b      	mov	r3, r7
 804a4e4:	f7f6 f9b8 	bl	8040858 <__aeabi_dmul>
 804a4e8:	2200      	movs	r2, #0
 804a4ea:	4b11      	ldr	r3, [pc, #68]	; (804a530 <RegionCommonComputeRxWindowParameters+0xc0>)
 804a4ec:	f7f6 f9b4 	bl	8040858 <__aeabi_dmul>
 804a4f0:	4602      	mov	r2, r0
 804a4f2:	460b      	mov	r3, r1
 804a4f4:	4640      	mov	r0, r8
 804a4f6:	4649      	mov	r1, r9
 804a4f8:	f7f5 fff6 	bl	80404e8 <__aeabi_dsub>
 804a4fc:	4606      	mov	r6, r0
 804a4fe:	4628      	mov	r0, r5
 804a500:	460f      	mov	r7, r1
 804a502:	f7f6 f92f 	bl	8040764 <__aeabi_ui2d>
 804a506:	460b      	mov	r3, r1
 804a508:	4602      	mov	r2, r0
 804a50a:	4639      	mov	r1, r7
 804a50c:	4630      	mov	r0, r6
 804a50e:	f7f5 ffeb 	bl	80404e8 <__aeabi_dsub>
 804a512:	ec41 0b10 	vmov	d0, r0, r1
 804a516:	f003 fc6b 	bl	804ddf0 <ceil>
 804a51a:	ec51 0b10 	vmov	r0, r1, d0
 804a51e:	f7f6 fc35 	bl	8040d8c <__aeabi_d2iz>
 804a522:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 804a524:	6018      	str	r0, [r3, #0]
}
 804a526:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 804a52a:	bf00      	nop
 804a52c:	40100000 	.word	0x40100000
 804a530:	3fe00000 	.word	0x3fe00000

0804a534 <RegionCommonComputeTxPower>:

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
    int8_t phyTxPower = 0;

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 804a534:	0040      	lsls	r0, r0, #1
 804a536:	ee07 0a90 	vmov	s15, r0
 804a53a:	eef8 7a67 	vcvt.f32.u32	s15, s15
{
 804a53e:	b508      	push	{r3, lr}
    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 804a540:	ee30 0a67 	vsub.f32	s0, s0, s15
 804a544:	ee70 7a60 	vsub.f32	s15, s0, s1
 804a548:	ee17 0a90 	vmov	r0, s15
 804a54c:	f7f6 f92c 	bl	80407a8 <__aeabi_f2d>
 804a550:	ec41 0b10 	vmov	d0, r0, r1
 804a554:	f003 fccc 	bl	804def0 <floor>
 804a558:	ec51 0b10 	vmov	r0, r1, d0
 804a55c:	f7f6 fc16 	bl	8040d8c <__aeabi_d2iz>

    return phyTxPower;
}
 804a560:	b240      	sxtb	r0, r0
 804a562:	bd08      	pop	{r3, pc}

0804a564 <RegionCommonCalcBackOff>:

void RegionCommonCalcBackOff( RegionCommonCalcBackOffParams_t* calcBackOffParams )
{
 804a564:	b570      	push	{r4, r5, r6, lr}
    uint8_t bandIdx = calcBackOffParams->Channels[calcBackOffParams->Channel].Band;
 804a566:	7ac3      	ldrb	r3, [r0, #11]
 804a568:	6802      	ldr	r2, [r0, #0]
 804a56a:	7a86      	ldrb	r6, [r0, #10]
 804a56c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 804a570:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    uint16_t dutyCycle = calcBackOffParams->Bands[bandIdx].DCycle;
 804a574:	6842      	ldr	r2, [r0, #4]
 804a576:	7a5b      	ldrb	r3, [r3, #9]
 804a578:	011b      	lsls	r3, r3, #4
 804a57a:	18d5      	adds	r5, r2, r3
 804a57c:	5ad1      	ldrh	r1, [r2, r3]
    uint16_t joinDutyCycle = 0;

    // Reset time-off to initial value.
    calcBackOffParams->Bands[bandIdx].TimeOff = 0;
 804a57e:	2300      	movs	r3, #0
 804a580:	60eb      	str	r3, [r5, #12]

    if( calcBackOffParams->Joined == false )
 804a582:	7a43      	ldrb	r3, [r0, #9]
{
 804a584:	4604      	mov	r4, r0
    if( calcBackOffParams->Joined == false )
 804a586:	b973      	cbnz	r3, 804a5a6 <RegionCommonCalcBackOff+0x42>
    {
        // Get the join duty cycle
        joinDutyCycle = RegionCommonGetJoinDc( calcBackOffParams->ElapsedTime );
 804a588:	68c0      	ldr	r0, [r0, #12]
 804a58a:	f7ff fe2b 	bl	804a1e4 <RegionCommonGetJoinDc>
        // Apply the most restricting duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
        // Reset the timeoff if the last frame was not a join request and when the duty cycle is not enabled
        if( ( calcBackOffParams->DutyCycleEnabled == false ) && ( calcBackOffParams->LastTxIsJoinRequest == false ) )
 804a58e:	b90e      	cbnz	r6, 804a594 <RegionCommonCalcBackOff+0x30>
 804a590:	7a23      	ldrb	r3, [r4, #8]
 804a592:	b153      	cbz	r3, 804a5aa <RegionCommonCalcBackOff+0x46>
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 804a594:	4281      	cmp	r1, r0
 804a596:	bf38      	it	cc
 804a598:	4601      	movcc	r1, r0
            calcBackOffParams->Bands[bandIdx].TimeOff = 0;
        }
        else
        {
            // Apply band time-off.
            calcBackOffParams->Bands[bandIdx].TimeOff = calcBackOffParams->TxTimeOnAir * dutyCycle - calcBackOffParams->TxTimeOnAir;
 804a59a:	b289      	uxth	r1, r1
    }
    else
    {
        if( calcBackOffParams->DutyCycleEnabled == true )
        {
            calcBackOffParams->Bands[bandIdx].TimeOff = calcBackOffParams->TxTimeOnAir * dutyCycle - calcBackOffParams->TxTimeOnAir;
 804a59c:	6923      	ldr	r3, [r4, #16]
 804a59e:	3901      	subs	r1, #1
 804a5a0:	4359      	muls	r1, r3
 804a5a2:	60e9      	str	r1, [r5, #12]
        else
        {
            calcBackOffParams->Bands[bandIdx].TimeOff = 0;
        }
    }
}
 804a5a4:	e001      	b.n	804a5aa <RegionCommonCalcBackOff+0x46>
        if( calcBackOffParams->DutyCycleEnabled == true )
 804a5a6:	2e00      	cmp	r6, #0
 804a5a8:	d1f8      	bne.n	804a59c <RegionCommonCalcBackOff+0x38>
}
 804a5aa:	bd70      	pop	{r4, r5, r6, pc}

0804a5ac <LPM_SetOffMode>:

/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/
void LPM_SetOffMode(LPM_Id_t id, LPM_SetMode_t mode)
{
 804a5ac:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804a5ae:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804a5b2:	b672      	cpsid	i
  BACKUP_PRIMASK();
  
  DISABLE_IRQ( );
  
  
  switch(mode)
 804a5b4:	b141      	cbz	r1, 804a5c8 <LPM_SetOffMode+0x1c>
 804a5b6:	2901      	cmp	r1, #1
 804a5b8:	d103      	bne.n	804a5c2 <LPM_SetOffMode+0x16>
  {
    case LPM_Disable:
    {
      OffModeDisable |= (uint32_t)id;
 804a5ba:	4b06      	ldr	r3, [pc, #24]	; (804a5d4 <LPM_SetOffMode+0x28>)
 804a5bc:	681a      	ldr	r2, [r3, #0]
 804a5be:	4302      	orrs	r2, r0
 804a5c0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804a5c2:	f384 8810 	msr	PRIMASK, r4
  }
  
  RESTORE_PRIMASK( );

  return;
}
 804a5c6:	bd10      	pop	{r4, pc}
      OffModeDisable &= ~(uint32_t)id;
 804a5c8:	4902      	ldr	r1, [pc, #8]	; (804a5d4 <LPM_SetOffMode+0x28>)
 804a5ca:	680b      	ldr	r3, [r1, #0]
 804a5cc:	ea23 0300 	bic.w	r3, r3, r0
 804a5d0:	600b      	str	r3, [r1, #0]
      break;
 804a5d2:	e7f6      	b.n	804a5c2 <LPM_SetOffMode+0x16>
 804a5d4:	200093fc 	.word	0x200093fc

0804a5d8 <LPM_SetStopMode>:

void LPM_SetStopMode(LPM_Id_t id, LPM_SetMode_t mode)
{
 804a5d8:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804a5da:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804a5de:	b672      	cpsid	i
  BACKUP_PRIMASK();
  
  DISABLE_IRQ( );
  
  
  switch(mode)
 804a5e0:	b141      	cbz	r1, 804a5f4 <LPM_SetStopMode+0x1c>
 804a5e2:	2901      	cmp	r1, #1
 804a5e4:	d103      	bne.n	804a5ee <LPM_SetStopMode+0x16>
  {
    case LPM_Disable:
    {
      StopModeDisable |= (uint32_t)id;
 804a5e6:	4b06      	ldr	r3, [pc, #24]	; (804a600 <LPM_SetStopMode+0x28>)
 804a5e8:	685a      	ldr	r2, [r3, #4]
 804a5ea:	4302      	orrs	r2, r0
 804a5ec:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804a5ee:	f384 8810 	msr	PRIMASK, r4
      break;
  }
  RESTORE_PRIMASK( );

  return;
}
 804a5f2:	bd10      	pop	{r4, pc}
      StopModeDisable &= ~(uint32_t)id;
 804a5f4:	4902      	ldr	r1, [pc, #8]	; (804a600 <LPM_SetStopMode+0x28>)
 804a5f6:	684b      	ldr	r3, [r1, #4]
 804a5f8:	ea23 0300 	bic.w	r3, r3, r0
 804a5fc:	604b      	str	r3, [r1, #4]
      break;
 804a5fe:	e7f6      	b.n	804a5ee <LPM_SetStopMode+0x16>
 804a600:	200093fc 	.word	0x200093fc

0804a604 <LPM_GetMode>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804a604:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804a608:	b672      	cpsid	i

  BACKUP_PRIMASK();
  
  DISABLE_IRQ( );

  if(StopModeDisable )
 804a60a:	4b06      	ldr	r3, [pc, #24]	; (804a624 <LPM_GetMode+0x20>)
 804a60c:	6859      	ldr	r1, [r3, #4]
 804a60e:	b939      	cbnz	r1, 804a620 <LPM_GetMode+0x1c>
  {
    mode_selected = LPM_SleepMode;
  }
  else
  {
    if(OffModeDisable)
 804a610:	681b      	ldr	r3, [r3, #0]
 804a612:	2b00      	cmp	r3, #0
    {
      mode_selected = LPM_StopMode;
    }
    else
    {
      mode_selected = LPM_OffMode;
 804a614:	bf14      	ite	ne
 804a616:	2001      	movne	r0, #1
 804a618:	2002      	moveq	r0, #2
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804a61a:	f382 8810 	msr	PRIMASK, r2
  }

  RESTORE_PRIMASK( );

  return mode_selected;
}
 804a61e:	4770      	bx	lr
    mode_selected = LPM_SleepMode;
 804a620:	2000      	movs	r0, #0
 804a622:	e7fa      	b.n	804a61a <LPM_GetMode+0x16>
 804a624:	200093fc 	.word	0x200093fc

0804a628 <add_elementSize_and_inc_writeIdx>:
  }
}

static void add_elementSize_and_inc_writeIdx(queue_param_t* queue,uint16_t element_size)
{
  queue->queue_buff[queue->queue_write_idx++]=(uint8_t) (element_size>>8);
 804a628:	8843      	ldrh	r3, [r0, #2]
 804a62a:	6882      	ldr	r2, [r0, #8]
{
 804a62c:	b510      	push	{r4, lr}
  queue->queue_buff[queue->queue_write_idx++]=(uint8_t) (element_size>>8);
 804a62e:	1c5c      	adds	r4, r3, #1
 804a630:	8044      	strh	r4, [r0, #2]
 804a632:	0a0c      	lsrs	r4, r1, #8
 804a634:	54d4      	strb	r4, [r2, r3]
  /*wrap if needed*/
  if ( queue->queue_write_idx == queue->queue_size)
 804a636:	8842      	ldrh	r2, [r0, #2]
 804a638:	88c3      	ldrh	r3, [r0, #6]
 804a63a:	429a      	cmp	r2, r3
  {
    queue->queue_write_idx=0;
 804a63c:	bf04      	itt	eq
 804a63e:	2300      	moveq	r3, #0
 804a640:	8043      	strheq	r3, [r0, #2]
  }
  queue->queue_buff[queue->queue_write_idx++]=(uint8_t) (element_size);
 804a642:	8843      	ldrh	r3, [r0, #2]
 804a644:	6882      	ldr	r2, [r0, #8]
 804a646:	1c5c      	adds	r4, r3, #1
 804a648:	8044      	strh	r4, [r0, #2]
 804a64a:	54d1      	strb	r1, [r2, r3]
  /*wrap if needed*/
  if ( queue->queue_write_idx == queue->queue_size)
 804a64c:	88c3      	ldrh	r3, [r0, #6]
 804a64e:	8842      	ldrh	r2, [r0, #2]
 804a650:	429a      	cmp	r2, r3
  {
    queue->queue_write_idx=0;
 804a652:	bf04      	itt	eq
 804a654:	2300      	moveq	r3, #0
 804a656:	8043      	strheq	r3, [r0, #2]
  }
}
 804a658:	bd10      	pop	{r4, pc}

0804a65a <circular_queue_init>:
  queue->queue_read_idx=0;
 804a65a:	2300      	movs	r3, #0
 804a65c:	6003      	str	r3, [r0, #0]
  queue->queue_write_idx=0;
 804a65e:	8083      	strh	r3, [r0, #4]
  queue->queue_buff=queue_buff;
 804a660:	6081      	str	r1, [r0, #8]
  queue->queue_size=queue_size;
 804a662:	80c2      	strh	r2, [r0, #6]
  queue->queue_full=0;
 804a664:	7303      	strb	r3, [r0, #12]
}
 804a666:	4770      	bx	lr

0804a668 <circular_queue_add>:
{
 804a668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (queue->queue_write_idx>=queue->queue_read_idx)
 804a66a:	8803      	ldrh	r3, [r0, #0]
{
 804a66c:	4615      	mov	r5, r2
  if (queue->queue_write_idx>=queue->queue_read_idx)
 804a66e:	8842      	ldrh	r2, [r0, #2]
 804a670:	429a      	cmp	r2, r3
{
 804a672:	460e      	mov	r6, r1
    free_size=queue->queue_size-(queue->queue_write_idx-queue->queue_read_idx); 
 804a674:	bf24      	itt	cs
 804a676:	88c1      	ldrhcs	r1, [r0, #6]
 804a678:	185b      	addcs	r3, r3, r1
  if ( queue->queue_full==1)
 804a67a:	7b01      	ldrb	r1, [r0, #12]
    free_size=(queue->queue_read_idx-queue->queue_write_idx); 
 804a67c:	1a9b      	subs	r3, r3, r2
    free_size=0;
 804a67e:	2901      	cmp	r1, #1
    free_size=(queue->queue_read_idx-queue->queue_write_idx); 
 804a680:	b21b      	sxth	r3, r3
  if ((buff_size+ELEMENT_SIZE_LEN<=free_buff_len)&& 
 804a682:	f105 0101 	add.w	r1, r5, #1
    free_size=0;
 804a686:	bf08      	it	eq
 804a688:	2300      	moveq	r3, #0
  if ((buff_size+ELEMENT_SIZE_LEN<=free_buff_len)&& 
 804a68a:	4299      	cmp	r1, r3
{
 804a68c:	4604      	mov	r4, r0
  if ((buff_size+ELEMENT_SIZE_LEN<=free_buff_len)&& 
 804a68e:	da2c      	bge.n	804a6ea <circular_queue_add+0x82>
      ((queue->queue_write_idx+buff_size+ELEMENT_SIZE_LEN<=queue->queue_size) 
 804a690:	88c1      	ldrh	r1, [r0, #6]
 804a692:	18a8      	adds	r0, r5, r2
 804a694:	3001      	adds	r0, #1
  if ((buff_size+ELEMENT_SIZE_LEN<=free_buff_len)&& 
 804a696:	4288      	cmp	r0, r1
 804a698:	db02      	blt.n	804a6a0 <circular_queue_add+0x38>
        || (queue->queue_write_idx>=queue->queue_size-ELEMENT_SIZE_LEN))) /*elementSize cut in 2 or elementSize at Top*/
 804a69a:	3902      	subs	r1, #2
 804a69c:	428a      	cmp	r2, r1
 804a69e:	db24      	blt.n	804a6ea <circular_queue_add+0x82>
    add_elementSize_and_inc_writeIdx(queue, buff_size);
 804a6a0:	4629      	mov	r1, r5
 804a6a2:	4620      	mov	r0, r4
 804a6a4:	f7ff ffc0 	bl	804a628 <add_elementSize_and_inc_writeIdx>
    queue_copy(queue->queue_buff+queue->queue_write_idx,buff,buff_size);
 804a6a8:	8863      	ldrh	r3, [r4, #2]
 804a6aa:	1e5a      	subs	r2, r3, #1
 804a6ac:	68a3      	ldr	r3, [r4, #8]
 804a6ae:	4413      	add	r3, r2
 804a6b0:	1972      	adds	r2, r6, r5
  while(size--)
 804a6b2:	42b2      	cmp	r2, r6
 804a6b4:	d114      	bne.n	804a6e0 <circular_queue_add+0x78>
    queue->queue_write_idx+=buff_size;
 804a6b6:	8862      	ldrh	r2, [r4, #2]
    if (queue->queue_write_idx==queue->queue_size)
 804a6b8:	88e3      	ldrh	r3, [r4, #6]
    queue->queue_write_idx+=buff_size;
 804a6ba:	4415      	add	r5, r2
 804a6bc:	b2ad      	uxth	r5, r5
    if (queue->queue_write_idx==queue->queue_size)
 804a6be:	42ab      	cmp	r3, r5
        queue->queue_write_idx=0;
 804a6c0:	bf08      	it	eq
 804a6c2:	2300      	moveq	r3, #0
    queue->queue_write_idx+=buff_size;
 804a6c4:	8065      	strh	r5, [r4, #2]
        queue->queue_write_idx=0;
 804a6c6:	bf08      	it	eq
 804a6c8:	8063      	strheq	r3, [r4, #2]
    queue->queue_nb_element++; 
 804a6ca:	88a3      	ldrh	r3, [r4, #4]
    if (queue->queue_write_idx== queue->queue_read_idx)
 804a6cc:	8862      	ldrh	r2, [r4, #2]
    queue->queue_nb_element++; 
 804a6ce:	3301      	adds	r3, #1
 804a6d0:	80a3      	strh	r3, [r4, #4]
    if (queue->queue_write_idx== queue->queue_read_idx)
 804a6d2:	8823      	ldrh	r3, [r4, #0]
 804a6d4:	429a      	cmp	r2, r3
      queue->queue_full=1;
 804a6d6:	bf04      	itt	eq
 804a6d8:	2301      	moveq	r3, #1
 804a6da:	7323      	strbeq	r3, [r4, #12]
    status=0;
 804a6dc:	2000      	movs	r0, #0
}
 804a6de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    *out++= *in++;
 804a6e0:	f816 1b01 	ldrb.w	r1, [r6], #1
 804a6e4:	f803 1f01 	strb.w	r1, [r3, #1]!
 804a6e8:	e7e3      	b.n	804a6b2 <circular_queue_add+0x4a>
  else if (buff_size+2*ELEMENT_SIZE_LEN<=free_buff_len)
 804a6ea:	1ce9      	adds	r1, r5, #3
 804a6ec:	428b      	cmp	r3, r1
 804a6ee:	dd31      	ble.n	804a754 <circular_queue_add+0xec>
    uint16_t top_size = queue->queue_size-(queue->queue_write_idx+ELEMENT_SIZE_LEN);
 804a6f0:	88e7      	ldrh	r7, [r4, #6]
 804a6f2:	3f02      	subs	r7, #2
 804a6f4:	1abf      	subs	r7, r7, r2
 804a6f6:	b2bf      	uxth	r7, r7
    add_elementSize_and_inc_writeIdx(queue,top_size);
 804a6f8:	4639      	mov	r1, r7
 804a6fa:	4620      	mov	r0, r4
 804a6fc:	f7ff ff94 	bl	804a628 <add_elementSize_and_inc_writeIdx>
    queue_copy(queue->queue_buff+queue->queue_write_idx,buff,top_size);
 804a700:	8863      	ldrh	r3, [r4, #2]
 804a702:	1e5a      	subs	r2, r3, #1
 804a704:	68a3      	ldr	r3, [r4, #8]
 804a706:	4413      	add	r3, r2
 804a708:	19f2      	adds	r2, r6, r7
  while(size--)
 804a70a:	4296      	cmp	r6, r2
 804a70c:	d118      	bne.n	804a740 <circular_queue_add+0xd8>
    buff_size-=top_size;
 804a70e:	1bed      	subs	r5, r5, r7
    queue->queue_write_idx=0;
 804a710:	2300      	movs	r3, #0
    buff_size-=top_size;
 804a712:	b2ad      	uxth	r5, r5
    queue->queue_write_idx=0;
 804a714:	8063      	strh	r3, [r4, #2]
    add_elementSize_and_inc_writeIdx(queue, buff_size);
 804a716:	4629      	mov	r1, r5
 804a718:	4620      	mov	r0, r4
 804a71a:	f7ff ff85 	bl	804a628 <add_elementSize_and_inc_writeIdx>
    queue_copy(queue->queue_buff+queue->queue_write_idx,buff+top_size,buff_size);
 804a71e:	8863      	ldrh	r3, [r4, #2]
 804a720:	1e5a      	subs	r2, r3, #1
 804a722:	68a3      	ldr	r3, [r4, #8]
 804a724:	4413      	add	r3, r2
 804a726:	1972      	adds	r2, r6, r5
  while(size--)
 804a728:	42b2      	cmp	r2, r6
 804a72a:	d10e      	bne.n	804a74a <circular_queue_add+0xe2>
    queue->queue_nb_element+=2;
 804a72c:	88a3      	ldrh	r3, [r4, #4]
    queue->queue_write_idx+=buff_size;
 804a72e:	8862      	ldrh	r2, [r4, #2]
    queue->queue_nb_element+=2;
 804a730:	3302      	adds	r3, #2
    queue->queue_write_idx+=buff_size;
 804a732:	4415      	add	r5, r2
    queue->queue_nb_element+=2;
 804a734:	80a3      	strh	r3, [r4, #4]
    if (queue->queue_write_idx== queue->queue_read_idx)
 804a736:	8823      	ldrh	r3, [r4, #0]
    queue->queue_write_idx+=buff_size;
 804a738:	b2ad      	uxth	r5, r5
 804a73a:	8065      	strh	r5, [r4, #2]
    if (queue->queue_write_idx== queue->queue_read_idx)
 804a73c:	42ab      	cmp	r3, r5
 804a73e:	e7ca      	b.n	804a6d6 <circular_queue_add+0x6e>
    *out++= *in++;
 804a740:	f816 1b01 	ldrb.w	r1, [r6], #1
 804a744:	f803 1f01 	strb.w	r1, [r3, #1]!
 804a748:	e7df      	b.n	804a70a <circular_queue_add+0xa2>
 804a74a:	f816 1b01 	ldrb.w	r1, [r6], #1
 804a74e:	f803 1f01 	strb.w	r1, [r3, #1]!
 804a752:	e7e9      	b.n	804a728 <circular_queue_add+0xc0>
    status=-1;
 804a754:	f04f 30ff 	mov.w	r0, #4294967295
  return status;
 804a758:	e7c1      	b.n	804a6de <circular_queue_add+0x76>

0804a75a <circular_queue_get>:
  if (queue->queue_nb_element==0)
 804a75a:	8883      	ldrh	r3, [r0, #4]
{
 804a75c:	b570      	push	{r4, r5, r6, lr}
  if (queue->queue_nb_element==0)
 804a75e:	b1ab      	cbz	r3, 804a78c <circular_queue_get+0x32>
    uint16_t read_idx=queue->queue_read_idx;
 804a760:	8805      	ldrh	r5, [r0, #0]
    size=(uint16_t) queue->queue_buff[read_idx++]<<8;
 804a762:	6884      	ldr	r4, [r0, #8]
 804a764:	1c6b      	adds	r3, r5, #1
 804a766:	5d66      	ldrb	r6, [r4, r5]
    if (read_idx==queue->queue_size)
 804a768:	88c5      	ldrh	r5, [r0, #6]
    size=(uint16_t) queue->queue_buff[read_idx++]<<8;
 804a76a:	b29b      	uxth	r3, r3
      read_idx=0;
 804a76c:	429d      	cmp	r5, r3
 804a76e:	bf08      	it	eq
 804a770:	2300      	moveq	r3, #0
    size|=(uint16_t) queue->queue_buff[read_idx++];
 804a772:	1c58      	adds	r0, r3, #1
 804a774:	b280      	uxth	r0, r0
 804a776:	5ce3      	ldrb	r3, [r4, r3]
      read_idx=0;
 804a778:	4285      	cmp	r5, r0
 804a77a:	bf08      	it	eq
 804a77c:	2000      	moveq	r0, #0
    *buff= queue->queue_buff+read_idx;
 804a77e:	4420      	add	r0, r4
    size|=(uint16_t) queue->queue_buff[read_idx++];
 804a780:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
    *buff= queue->queue_buff+read_idx;
 804a784:	6008      	str	r0, [r1, #0]
    * buff_size=size;
 804a786:	8013      	strh	r3, [r2, #0]
    status=0;
 804a788:	2000      	movs	r0, #0
}
 804a78a:	bd70      	pop	{r4, r5, r6, pc}
    status=-1;
 804a78c:	f04f 30ff 	mov.w	r0, #4294967295
  return status;
 804a790:	e7fb      	b.n	804a78a <circular_queue_get+0x30>

0804a792 <circular_queue_remove>:
  if (queue->queue_nb_element==0)
 804a792:	8882      	ldrh	r2, [r0, #4]
{
 804a794:	b570      	push	{r4, r5, r6, lr}
  if (queue->queue_nb_element==0)
 804a796:	b322      	cbz	r2, 804a7e2 <circular_queue_remove+0x50>
    size=(uint16_t) queue->queue_buff[queue->queue_read_idx++]<<8;
 804a798:	8803      	ldrh	r3, [r0, #0]
    if (queue->queue_read_idx==queue->queue_size)
 804a79a:	88c4      	ldrh	r4, [r0, #6]
    size=(uint16_t) queue->queue_buff[queue->queue_read_idx++]<<8;
 804a79c:	6886      	ldr	r6, [r0, #8]
 804a79e:	1c59      	adds	r1, r3, #1
 804a7a0:	b289      	uxth	r1, r1
    if (queue->queue_read_idx==queue->queue_size)
 804a7a2:	42a1      	cmp	r1, r4
    size=(uint16_t) queue->queue_buff[queue->queue_read_idx++]<<8;
 804a7a4:	8001      	strh	r1, [r0, #0]
      queue->queue_read_idx=0;
 804a7a6:	bf08      	it	eq
 804a7a8:	2100      	moveq	r1, #0
    size=(uint16_t) queue->queue_buff[queue->queue_read_idx++]<<8;
 804a7aa:	5cf3      	ldrb	r3, [r6, r3]
      queue->queue_read_idx=0;
 804a7ac:	bf08      	it	eq
 804a7ae:	8001      	strheq	r1, [r0, #0]
    size|=(uint16_t) queue->queue_buff[queue->queue_read_idx++];
 804a7b0:	8805      	ldrh	r5, [r0, #0]
 804a7b2:	1c69      	adds	r1, r5, #1
 804a7b4:	b289      	uxth	r1, r1
    if (queue->queue_read_idx==queue->queue_size)
 804a7b6:	428c      	cmp	r4, r1
    size|=(uint16_t) queue->queue_buff[queue->queue_read_idx++];
 804a7b8:	8001      	strh	r1, [r0, #0]
      queue->queue_read_idx=0;
 804a7ba:	bf08      	it	eq
 804a7bc:	2100      	moveq	r1, #0
    size|=(uint16_t) queue->queue_buff[queue->queue_read_idx++];
 804a7be:	5d75      	ldrb	r5, [r6, r5]
      queue->queue_read_idx=0;
 804a7c0:	bf08      	it	eq
 804a7c2:	8001      	strheq	r1, [r0, #0]
    queue->queue_read_idx+=size;
 804a7c4:	8801      	ldrh	r1, [r0, #0]
    size=(uint16_t) queue->queue_buff[queue->queue_read_idx++]<<8;
 804a7c6:	021b      	lsls	r3, r3, #8
    size|=(uint16_t) queue->queue_buff[queue->queue_read_idx++];
 804a7c8:	432b      	orrs	r3, r5
    queue->queue_read_idx+=size;
 804a7ca:	440b      	add	r3, r1
 804a7cc:	b29b      	uxth	r3, r3
    if (queue->queue_read_idx==queue->queue_size)
 804a7ce:	429c      	cmp	r4, r3
        queue->queue_read_idx=0;
 804a7d0:	bf08      	it	eq
 804a7d2:	2300      	moveq	r3, #0
 804a7d4:	8003      	strh	r3, [r0, #0]
    queue->queue_nb_element--;
 804a7d6:	3a01      	subs	r2, #1
    queue->queue_full=0;
 804a7d8:	2300      	movs	r3, #0
    queue->queue_nb_element--;
 804a7da:	8082      	strh	r2, [r0, #4]
    queue->queue_full=0;
 804a7dc:	7303      	strb	r3, [r0, #12]
    status=0;
 804a7de:	4618      	mov	r0, r3
}
 804a7e0:	bd70      	pop	{r4, r5, r6, pc}
      status=-1;
 804a7e2:	f04f 30ff 	mov.w	r0, #4294967295
  return status;
 804a7e6:	e7fb      	b.n	804a7e0 <circular_queue_remove+0x4e>

0804a7e8 <circular_queue_sense>:
  if (queue->queue_nb_element==0)
 804a7e8:	8880      	ldrh	r0, [r0, #4]
 804a7ea:	fab0 f080 	clz	r0, r0
 804a7ee:	0940      	lsrs	r0, r0, #5
}
 804a7f0:	4240      	negs	r0, r0
 804a7f2:	4770      	bx	lr

0804a7f4 <SysTimeAdd>:
static void CalendarDiv60( uint32_t in, uint32_t* out, uint32_t* remainder );

const char *WeekDayString[]={ "Sun", "Mon", "Tue", "Wed", "Thu", "Fri", "Sat" };

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 804a7f4:	b082      	sub	sp, #8
 804a7f6:	b082      	sub	sp, #8
 804a7f8:	f10d 0c08 	add.w	ip, sp, #8
 804a7fc:	e90c 0006 	stmdb	ip, {r1, r2}
    SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };

    c.Seconds = a.Seconds + b.Seconds;
 804a800:	9a00      	ldr	r2, [sp, #0]
    c.SubSeconds = a.SubSeconds + b.SubSeconds;
 804a802:	f8bd 1010 	ldrh.w	r1, [sp, #16]
{
 804a806:	9303      	str	r3, [sp, #12]
    c.Seconds = a.Seconds + b.Seconds;
 804a808:	4413      	add	r3, r2
    c.SubSeconds = a.SubSeconds + b.SubSeconds;
 804a80a:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 804a80e:	440a      	add	r2, r1
 804a810:	b292      	uxth	r2, r2
 804a812:	b211      	sxth	r1, r2
    if( c.SubSeconds >= 1000 )
 804a814:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
    {
        c.Seconds++;
        c.SubSeconds -= 1000;
 804a818:	bfa2      	ittt	ge
 804a81a:	f5a2 727a 	subge.w	r2, r2, #1000	; 0x3e8
        c.Seconds++;
 804a81e:	3301      	addge	r3, #1
        c.SubSeconds -= 1000;
 804a820:	b211      	sxthge	r1, r2
    }
    return c;
 804a822:	6003      	str	r3, [r0, #0]
 804a824:	8081      	strh	r1, [r0, #4]
}
 804a826:	b002      	add	sp, #8
 804a828:	b002      	add	sp, #8
 804a82a:	4770      	bx	lr

0804a82c <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 804a82c:	b082      	sub	sp, #8
 804a82e:	b082      	sub	sp, #8
 804a830:	f10d 0c08 	add.w	ip, sp, #8
 804a834:	e90c 0006 	stmdb	ip, {r1, r2}
    SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };

    c.Seconds = a.Seconds - b.Seconds;
 804a838:	9a00      	ldr	r2, [sp, #0]
    c.SubSeconds = a.SubSeconds - b.SubSeconds;
 804a83a:	f8bd 1010 	ldrh.w	r1, [sp, #16]
{
 804a83e:	9303      	str	r3, [sp, #12]
    c.Seconds = a.Seconds - b.Seconds;
 804a840:	1ad3      	subs	r3, r2, r3
    c.SubSeconds = a.SubSeconds - b.SubSeconds;
 804a842:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 804a846:	1a52      	subs	r2, r2, r1
 804a848:	b292      	uxth	r2, r2
 804a84a:	b211      	sxth	r1, r2
    if( c.SubSeconds < 0 )
 804a84c:	2900      	cmp	r1, #0
    {
        c.Seconds--;
        c.SubSeconds += 1000;
 804a84e:	bfbe      	ittt	lt
 804a850:	f502 727a 	addlt.w	r2, r2, #1000	; 0x3e8
        c.Seconds--;
 804a854:	f103 33ff 	addlt.w	r3, r3, #4294967295
        c.SubSeconds += 1000;
 804a858:	b211      	sxthlt	r1, r2
    }
    return c;
 804a85a:	6003      	str	r3, [r0, #0]
 804a85c:	8081      	strh	r1, [r0, #4]
}
 804a85e:	b002      	add	sp, #8
 804a860:	b002      	add	sp, #8
 804a862:	4770      	bx	lr

0804a864 <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 804a864:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 804a866:	466b      	mov	r3, sp
 804a868:	e883 0003 	stmia.w	r3, {r0, r1}
    SysTime_t DeltaTime;
  
    SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 804a86c:	a804      	add	r0, sp, #16
 804a86e:	2300      	movs	r3, #0
 804a870:	f820 3d04 	strh.w	r3, [r0, #-4]!
 804a874:	9302      	str	r3, [sp, #8]

    calendarTime.Seconds = HW_RTC_GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 804a876:	f000 fe95 	bl	804b5a4 <HW_RTC_GetCalendarTime>
    c.Seconds = a.Seconds - b.Seconds;
 804a87a:	9b00      	ldr	r3, [sp, #0]
    c.SubSeconds = a.SubSeconds - b.SubSeconds;
 804a87c:	f8bd 100c 	ldrh.w	r1, [sp, #12]
    calendarTime.Seconds = HW_RTC_GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 804a880:	9002      	str	r0, [sp, #8]
    c.Seconds = a.Seconds - b.Seconds;
 804a882:	1a18      	subs	r0, r3, r0
    c.SubSeconds = a.SubSeconds - b.SubSeconds;
 804a884:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 804a888:	1a5b      	subs	r3, r3, r1
 804a88a:	b29b      	uxth	r3, r3
 804a88c:	b219      	sxth	r1, r3
    if( c.SubSeconds < 0 )
 804a88e:	2900      	cmp	r1, #0
        c.SubSeconds += 1000;
 804a890:	bfbe      	ittt	lt
 804a892:	f503 737a 	addlt.w	r3, r3, #1000	; 0x3e8
        c.Seconds--;
 804a896:	f100 30ff 	addlt.w	r0, r0, #4294967295
        c.SubSeconds += 1000;
 804a89a:	b219      	sxthlt	r1, r3

    // sysTime is epoch
    DeltaTime = SysTimeSub( sysTime, calendarTime );

    HW_RTC_BKUPWrite( DeltaTime.Seconds, ( uint32_t )DeltaTime.SubSeconds );
 804a89c:	f000 fe94 	bl	804b5c8 <HW_RTC_BKUPWrite>
}
 804a8a0:	b005      	add	sp, #20
 804a8a2:	f85d fb04 	ldr.w	pc, [sp], #4

0804a8a6 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 804a8a6:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 804a8a8:	4604      	mov	r4, r0
    SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 804a8aa:	a804      	add	r0, sp, #16
 804a8ac:	2300      	movs	r3, #0
 804a8ae:	f820 3d0c 	strh.w	r3, [r0, #-12]!
 804a8b2:	9300      	str	r3, [sp, #0]
    SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
    SysTime_t DeltaTime;

    calendarTime.Seconds = HW_RTC_GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 804a8b4:	f000 fe76 	bl	804b5a4 <HW_RTC_GetCalendarTime>

    HW_RTC_BKUPRead( &DeltaTime.Seconds, ( uint32_t* )&DeltaTime.SubSeconds );
 804a8b8:	a903      	add	r1, sp, #12
    calendarTime.Seconds = HW_RTC_GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 804a8ba:	9000      	str	r0, [sp, #0]
    HW_RTC_BKUPRead( &DeltaTime.Seconds, ( uint32_t* )&DeltaTime.SubSeconds );
 804a8bc:	a802      	add	r0, sp, #8
 804a8be:	f000 fe95 	bl	804b5ec <HW_RTC_BKUPRead>
    c.Seconds = a.Seconds + b.Seconds;
 804a8c2:	9b00      	ldr	r3, [sp, #0]
 804a8c4:	9a02      	ldr	r2, [sp, #8]
    c.SubSeconds = a.SubSeconds + b.SubSeconds;
 804a8c6:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    c.Seconds = a.Seconds + b.Seconds;
 804a8ca:	441a      	add	r2, r3
    c.SubSeconds = a.SubSeconds + b.SubSeconds;
 804a8cc:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 804a8d0:	440b      	add	r3, r1
 804a8d2:	b29b      	uxth	r3, r3
 804a8d4:	b219      	sxth	r1, r3
    if( c.SubSeconds >= 1000 )
 804a8d6:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
        c.SubSeconds -= 1000;
 804a8da:	bfa2      	ittt	ge
 804a8dc:	f5a3 737a 	subge.w	r3, r3, #1000	; 0x3e8
        c.Seconds++;
 804a8e0:	3201      	addge	r2, #1
        c.SubSeconds -= 1000;
 804a8e2:	b219      	sxthge	r1, r3

    sysTime = SysTimeAdd( DeltaTime, calendarTime );

    return sysTime;
}
 804a8e4:	4620      	mov	r0, r4
    return sysTime;
 804a8e6:	6022      	str	r2, [r4, #0]
 804a8e8:	80a1      	strh	r1, [r4, #4]
}
 804a8ea:	b004      	add	sp, #16
 804a8ec:	bd10      	pop	{r4, pc}

0804a8ee <TimerSetTimeout>:
    cur = cur->Next;
  }
  return false;
}
static void TimerSetTimeout( TimerEvent_t *obj )
{
 804a8ee:	b570      	push	{r4, r5, r6, lr}
 804a8f0:	4604      	mov	r4, r0
  int32_t minTicks= HW_RTC_GetMinimumTimeout( );
 804a8f2:	f000 fce3 	bl	804b2bc <HW_RTC_GetMinimumTimeout>
  obj->IsNext2Expire = true; 
 804a8f6:	2301      	movs	r3, #1
 804a8f8:	7263      	strb	r3, [r4, #9]
  int32_t minTicks= HW_RTC_GetMinimumTimeout( );
 804a8fa:	4605      	mov	r5, r0

  // In case deadline too soon
  if(obj->Timestamp  < (HW_RTC_GetTimerElapsedTime(  ) + minTicks) )
 804a8fc:	6826      	ldr	r6, [r4, #0]
 804a8fe:	f000 fcf3 	bl	804b2e8 <HW_RTC_GetTimerElapsedTime>
 804a902:	4428      	add	r0, r5
 804a904:	4286      	cmp	r6, r0
 804a906:	d203      	bcs.n	804a910 <TimerSetTimeout+0x22>
  {
    obj->Timestamp = HW_RTC_GetTimerElapsedTime(  ) + minTicks;
 804a908:	f000 fcee 	bl	804b2e8 <HW_RTC_GetTimerElapsedTime>
 804a90c:	4428      	add	r0, r5
 804a90e:	6020      	str	r0, [r4, #0]
  }
  HW_RTC_SetAlarm( obj->Timestamp );
 804a910:	6820      	ldr	r0, [r4, #0]
}
 804a912:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  HW_RTC_SetAlarm( obj->Timestamp );
 804a916:	f000 bd13 	b.w	804b340 <HW_RTC_SetAlarm>
	...

0804a91c <TimerInsertNewHeadTimer>:
  obj->Next = NULL;
}

static void TimerInsertNewHeadTimer( TimerEvent_t *obj )
{
  TimerEvent_t* cur = TimerListHead;
 804a91c:	4b04      	ldr	r3, [pc, #16]	; (804a930 <TimerInsertNewHeadTimer+0x14>)
 804a91e:	681a      	ldr	r2, [r3, #0]

  if( cur != NULL )
 804a920:	b10a      	cbz	r2, 804a926 <TimerInsertNewHeadTimer+0xa>
  {
    cur->IsNext2Expire = false;
 804a922:	2100      	movs	r1, #0
 804a924:	7251      	strb	r1, [r2, #9]
  }

  obj->Next = cur;
 804a926:	6142      	str	r2, [r0, #20]
  TimerListHead = obj;
 804a928:	6018      	str	r0, [r3, #0]
  TimerSetTimeout( TimerListHead );
 804a92a:	f7ff bfe0 	b.w	804a8ee <TimerSetTimeout>
 804a92e:	bf00      	nop
 804a930:	20009404 	.word	0x20009404

0804a934 <TimerInit>:
  obj->Timestamp = 0;
 804a934:	2300      	movs	r3, #0
  obj->ReloadValue = 0;
 804a936:	e9c0 3300 	strd	r3, r3, [r0]
  obj->IsStarted = false;
 804a93a:	7203      	strb	r3, [r0, #8]
  obj->IsNext2Expire = false;
 804a93c:	7243      	strb	r3, [r0, #9]
  obj->Context = NULL;
 804a93e:	e9c0 1303 	strd	r1, r3, [r0, #12]
  obj->Next = NULL;
 804a942:	6143      	str	r3, [r0, #20]
}
 804a944:	4770      	bx	lr
	...

0804a948 <TimerStart>:
{
 804a948:	b570      	push	{r4, r5, r6, lr}
 804a94a:	4604      	mov	r4, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804a94c:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804a950:	b672      	cpsid	i
  if( ( obj == NULL ) || ( TimerExists( obj ) == true ) )
 804a952:	b170      	cbz	r0, 804a972 <TimerStart+0x2a>
  TimerEvent_t* cur = TimerListHead;
 804a954:	4e16      	ldr	r6, [pc, #88]	; (804a9b0 <TimerStart+0x68>)
 804a956:	6831      	ldr	r1, [r6, #0]
 804a958:	460b      	mov	r3, r1
  while( cur != NULL )
 804a95a:	b96b      	cbnz	r3, 804a978 <TimerStart+0x30>
  obj->Timestamp = obj->ReloadValue;
 804a95c:	6862      	ldr	r2, [r4, #4]
 804a95e:	6022      	str	r2, [r4, #0]
  obj->IsStarted = true;
 804a960:	2201      	movs	r2, #1
 804a962:	7222      	strb	r2, [r4, #8]
  obj->IsNext2Expire = false;
 804a964:	7263      	strb	r3, [r4, #9]
  if( TimerListHead == NULL )
 804a966:	b959      	cbnz	r1, 804a980 <TimerStart+0x38>
    HW_RTC_SetTimerContext( );
 804a968:	f000 fdd2 	bl	804b510 <HW_RTC_SetTimerContext>
      TimerInsertNewHeadTimer( obj);
 804a96c:	4620      	mov	r0, r4
 804a96e:	f7ff ffd5 	bl	804a91c <TimerInsertNewHeadTimer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804a972:	f385 8810 	msr	PRIMASK, r5
}
 804a976:	bd70      	pop	{r4, r5, r6, pc}
    if( cur == obj )
 804a978:	429c      	cmp	r4, r3
 804a97a:	d0fa      	beq.n	804a972 <TimerStart+0x2a>
    cur = cur->Next;
 804a97c:	695b      	ldr	r3, [r3, #20]
 804a97e:	e7ec      	b.n	804a95a <TimerStart+0x12>
    elapsedTime = HW_RTC_GetTimerElapsedTime( );
 804a980:	f000 fcb2 	bl	804b2e8 <HW_RTC_GetTimerElapsedTime>
    obj->Timestamp += elapsedTime;
 804a984:	6823      	ldr	r3, [r4, #0]
 804a986:	4418      	add	r0, r3
    if( obj->Timestamp < TimerListHead->Timestamp )
 804a988:	6833      	ldr	r3, [r6, #0]
    obj->Timestamp += elapsedTime;
 804a98a:	6020      	str	r0, [r4, #0]
    if( obj->Timestamp < TimerListHead->Timestamp )
 804a98c:	681a      	ldr	r2, [r3, #0]
 804a98e:	4290      	cmp	r0, r2
 804a990:	d3ec      	bcc.n	804a96c <TimerStart+0x24>
  TimerEvent_t* next = TimerListHead->Next;
 804a992:	695a      	ldr	r2, [r3, #20]
  while (cur->Next != NULL )
 804a994:	6959      	ldr	r1, [r3, #20]
 804a996:	b911      	cbnz	r1, 804a99e <TimerStart+0x56>
  cur->Next = obj;
 804a998:	615c      	str	r4, [r3, #20]
  obj->Next = NULL;
 804a99a:	6161      	str	r1, [r4, #20]
 804a99c:	e7e9      	b.n	804a972 <TimerStart+0x2a>
    if( obj->Timestamp  > next->Timestamp )
 804a99e:	6811      	ldr	r1, [r2, #0]
 804a9a0:	4288      	cmp	r0, r1
 804a9a2:	d902      	bls.n	804a9aa <TimerStart+0x62>
        next = next->Next;
 804a9a4:	4613      	mov	r3, r2
 804a9a6:	6952      	ldr	r2, [r2, #20]
 804a9a8:	e7f4      	b.n	804a994 <TimerStart+0x4c>
        cur->Next = obj;
 804a9aa:	615c      	str	r4, [r3, #20]
        obj->Next = next;
 804a9ac:	6162      	str	r2, [r4, #20]
 804a9ae:	e7e0      	b.n	804a972 <TimerStart+0x2a>
 804a9b0:	20009404 	.word	0x20009404

0804a9b4 <TimerIrqHandler>:
{
 804a9b4:	b570      	push	{r4, r5, r6, lr}
  uint32_t old =  HW_RTC_GetTimerContext( );
 804a9b6:	f000 fdef 	bl	804b598 <HW_RTC_GetTimerContext>
  if ( TimerListHead != NULL )
 804a9ba:	4c1b      	ldr	r4, [pc, #108]	; (804aa28 <TimerIrqHandler+0x74>)
  uint32_t old =  HW_RTC_GetTimerContext( );
 804a9bc:	4605      	mov	r5, r0
  uint32_t now =  HW_RTC_SetTimerContext( );
 804a9be:	f000 fda7 	bl	804b510 <HW_RTC_SetTimerContext>
  if ( TimerListHead != NULL )
 804a9c2:	6822      	ldr	r2, [r4, #0]
 804a9c4:	b19a      	cbz	r2, 804a9ee <TimerIrqHandler+0x3a>
  uint32_t DeltaContext = now - old; //intentionnal wrap around
 804a9c6:	1b40      	subs	r0, r0, r5
 804a9c8:	4613      	mov	r3, r2
        next->Timestamp = 0 ;
 804a9ca:	2500      	movs	r5, #0
    for (cur=TimerListHead; cur->Next != NULL; cur= cur->Next)
 804a9cc:	695b      	ldr	r3, [r3, #20]
 804a9ce:	b92b      	cbnz	r3, 804a9dc <TimerIrqHandler+0x28>
    cur->IsStarted = false;
 804a9d0:	7213      	strb	r3, [r2, #8]
    exec_cb( cur->Callback, cur->Context );
 804a9d2:	68d3      	ldr	r3, [r2, #12]
    TimerListHead = TimerListHead->Next;
 804a9d4:	6951      	ldr	r1, [r2, #20]
 804a9d6:	6021      	str	r1, [r4, #0]
    exec_cb( cur->Callback, cur->Context );
 804a9d8:	b93b      	cbnz	r3, 804a9ea <TimerIrqHandler+0x36>
 804a9da:	e7fe      	b.n	804a9da <TimerIrqHandler+0x26>
      if (next->Timestamp > DeltaContext)
 804a9dc:	6819      	ldr	r1, [r3, #0]
 804a9de:	4281      	cmp	r1, r0
        next->Timestamp -= DeltaContext;
 804a9e0:	bf86      	itte	hi
 804a9e2:	1a09      	subhi	r1, r1, r0
 804a9e4:	6019      	strhi	r1, [r3, #0]
        next->Timestamp = 0 ;
 804a9e6:	601d      	strls	r5, [r3, #0]
 804a9e8:	e7f0      	b.n	804a9cc <TimerIrqHandler+0x18>
    exec_cb( cur->Callback, cur->Context );
 804a9ea:	6910      	ldr	r0, [r2, #16]
 804a9ec:	4798      	blx	r3
   cur->IsStarted = false;
 804a9ee:	2600      	movs	r6, #0
  while( ( TimerListHead != NULL ) && ( TimerListHead->Timestamp < HW_RTC_GetTimerElapsedTime(  )  ))
 804a9f0:	6823      	ldr	r3, [r4, #0]
 804a9f2:	b92b      	cbnz	r3, 804aa00 <TimerIrqHandler+0x4c>
  if( ( TimerListHead != NULL ) && ( TimerListHead->IsNext2Expire == false ) )
 804a9f4:	6820      	ldr	r0, [r4, #0]
 804a9f6:	b980      	cbnz	r0, 804aa1a <TimerIrqHandler+0x66>
}
 804a9f8:	bd70      	pop	{r4, r5, r6, pc}
   exec_cb( cur->Callback, cur->Context );
 804a9fa:	6918      	ldr	r0, [r3, #16]
 804a9fc:	4790      	blx	r2
 804a9fe:	e7f7      	b.n	804a9f0 <TimerIrqHandler+0x3c>
  while( ( TimerListHead != NULL ) && ( TimerListHead->Timestamp < HW_RTC_GetTimerElapsedTime(  )  ))
 804aa00:	681d      	ldr	r5, [r3, #0]
 804aa02:	f000 fc71 	bl	804b2e8 <HW_RTC_GetTimerElapsedTime>
 804aa06:	4285      	cmp	r5, r0
 804aa08:	d2f4      	bcs.n	804a9f4 <TimerIrqHandler+0x40>
   cur = TimerListHead;
 804aa0a:	6823      	ldr	r3, [r4, #0]
   TimerListHead = TimerListHead->Next;
 804aa0c:	695a      	ldr	r2, [r3, #20]
 804aa0e:	6022      	str	r2, [r4, #0]
   exec_cb( cur->Callback, cur->Context );
 804aa10:	68da      	ldr	r2, [r3, #12]
   cur->IsStarted = false;
 804aa12:	721e      	strb	r6, [r3, #8]
   exec_cb( cur->Callback, cur->Context );
 804aa14:	2a00      	cmp	r2, #0
 804aa16:	d1f0      	bne.n	804a9fa <TimerIrqHandler+0x46>
 804aa18:	e7fe      	b.n	804aa18 <TimerIrqHandler+0x64>
  if( ( TimerListHead != NULL ) && ( TimerListHead->IsNext2Expire == false ) )
 804aa1a:	7a43      	ldrb	r3, [r0, #9]
 804aa1c:	2b00      	cmp	r3, #0
 804aa1e:	d1eb      	bne.n	804a9f8 <TimerIrqHandler+0x44>
}
 804aa20:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    TimerSetTimeout( TimerListHead );
 804aa24:	f7ff bf63 	b.w	804a8ee <TimerSetTimeout>
 804aa28:	20009404 	.word	0x20009404

0804aa2c <TimerStop>:
{
 804aa2c:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804aa2e:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804aa32:	b672      	cpsid	i
  TimerEvent_t* prev = TimerListHead;
 804aa34:	4d10      	ldr	r5, [pc, #64]	; (804aa78 <TimerStop+0x4c>)
 804aa36:	682b      	ldr	r3, [r5, #0]
  if( ( TimerListHead == NULL ) || ( obj == NULL ) )
 804aa38:	b103      	cbz	r3, 804aa3c <TimerStop+0x10>
 804aa3a:	b910      	cbnz	r0, 804aa42 <TimerStop+0x16>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804aa3c:	f386 8810 	msr	PRIMASK, r6
}  
 804aa40:	bd70      	pop	{r4, r5, r6, pc}
  obj->IsStarted = false;
 804aa42:	2200      	movs	r2, #0
  if( TimerListHead == obj ) // Stop the Head                  
 804aa44:	4283      	cmp	r3, r0
  obj->IsStarted = false;
 804aa46:	7202      	strb	r2, [r0, #8]
  if( TimerListHead == obj ) // Stop the Head                  
 804aa48:	d10e      	bne.n	804aa68 <TimerStop+0x3c>
    if( TimerListHead->IsNext2Expire == true ) // The head is already running 
 804aa4a:	7a59      	ldrb	r1, [r3, #9]
 804aa4c:	695c      	ldr	r4, [r3, #20]
 804aa4e:	b141      	cbz	r1, 804aa62 <TimerStop+0x36>
      TimerListHead->IsNext2Expire = false;
 804aa50:	725a      	strb	r2, [r3, #9]
      if( TimerListHead->Next != NULL )
 804aa52:	b124      	cbz	r4, 804aa5e <TimerStop+0x32>
        TimerSetTimeout( TimerListHead );
 804aa54:	4620      	mov	r0, r4
        TimerListHead = TimerListHead->Next;
 804aa56:	602c      	str	r4, [r5, #0]
        TimerSetTimeout( TimerListHead );
 804aa58:	f7ff ff49 	bl	804a8ee <TimerSetTimeout>
 804aa5c:	e7ee      	b.n	804aa3c <TimerStop+0x10>
        HW_RTC_StopAlarm( );
 804aa5e:	f000 fc59 	bl	804b314 <HW_RTC_StopAlarm>
        TimerListHead = NULL;
 804aa62:	602c      	str	r4, [r5, #0]
 804aa64:	e7ea      	b.n	804aa3c <TimerStop+0x10>
 804aa66:	4613      	mov	r3, r2
        cur = cur->Next;
 804aa68:	695a      	ldr	r2, [r3, #20]
    while( cur != NULL )
 804aa6a:	2a00      	cmp	r2, #0
 804aa6c:	d0e6      	beq.n	804aa3c <TimerStop+0x10>
      if( cur == obj )
 804aa6e:	4290      	cmp	r0, r2
 804aa70:	d1f9      	bne.n	804aa66 <TimerStop+0x3a>
        if( cur->Next != NULL )
 804aa72:	6942      	ldr	r2, [r0, #20]
          prev->Next = cur;
 804aa74:	615a      	str	r2, [r3, #20]
 804aa76:	e7e1      	b.n	804aa3c <TimerStop+0x10>
 804aa78:	20009404 	.word	0x20009404

0804aa7c <TimerSetValue>:
{
 804aa7c:	b538      	push	{r3, r4, r5, lr}
 804aa7e:	4605      	mov	r5, r0
  uint32_t ticks = HW_RTC_ms2Tick( value );
 804aa80:	4608      	mov	r0, r1
 804aa82:	f000 fc1d 	bl	804b2c0 <HW_RTC_ms2Tick>
 804aa86:	4604      	mov	r4, r0
  TimerStop( obj );
 804aa88:	4628      	mov	r0, r5
 804aa8a:	f7ff ffcf 	bl	804aa2c <TimerStop>
  minValue = HW_RTC_GetMinimumTimeout( );
 804aa8e:	f000 fc15 	bl	804b2bc <HW_RTC_GetMinimumTimeout>
 804aa92:	42a0      	cmp	r0, r4
 804aa94:	bf38      	it	cc
 804aa96:	4620      	movcc	r0, r4
  obj->ReloadValue = ticks;
 804aa98:	e9c5 0000 	strd	r0, r0, [r5]
}
 804aa9c:	bd38      	pop	{r3, r4, r5, pc}

0804aa9e <TimerGetCurrentTime>:
{
 804aa9e:	b508      	push	{r3, lr}
  uint32_t now = HW_RTC_GetTimerValue( );
 804aaa0:	f000 fc30 	bl	804b304 <HW_RTC_GetTimerValue>
}
 804aaa4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return  HW_RTC_Tick2ms(now);
 804aaa8:	f000 bc13 	b.w	804b2d2 <HW_RTC_Tick2ms>

0804aaac <TimerGetElapsedTime>:
{
 804aaac:	b538      	push	{r3, r4, r5, lr}
  if ( past == 0 )
 804aaae:	4605      	mov	r5, r0
 804aab0:	b150      	cbz	r0, 804aac8 <TimerGetElapsedTime+0x1c>
  uint32_t nowInTicks = HW_RTC_GetTimerValue( );
 804aab2:	f000 fc27 	bl	804b304 <HW_RTC_GetTimerValue>
 804aab6:	4604      	mov	r4, r0
  uint32_t pastInTicks = HW_RTC_ms2Tick( past );
 804aab8:	4628      	mov	r0, r5
 804aaba:	f000 fc01 	bl	804b2c0 <HW_RTC_ms2Tick>
  return HW_RTC_Tick2ms( nowInTicks- pastInTicks );
 804aabe:	1a20      	subs	r0, r4, r0
}
 804aac0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return HW_RTC_Tick2ms( nowInTicks- pastInTicks );
 804aac4:	f000 bc05 	b.w	804b2d2 <HW_RTC_Tick2ms>
}
 804aac8:	bd38      	pop	{r3, r4, r5, pc}
	...

0804aacc <Trace_TxCpltCallback>:
}

/* Private Functions Definition ------------------------------------------------------*/

static void Trace_TxCpltCallback(void)
{
 804aacc:	b513      	push	{r0, r1, r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804aace:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804aad2:	b672      	cpsid	i

  BACKUP_PRIMASK();

  DISABLE_IRQ(); /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  /* Remove element just sent to UART */
  circular_queue_remove(&MsgTraceQueue);
 804aad4:	480f      	ldr	r0, [pc, #60]	; (804ab14 <Trace_TxCpltCallback+0x48>)
 804aad6:	f7ff fe5c 	bl	804a792 <circular_queue_remove>
  //DBG_GPIO_SET(GPIOB, GPIO_PIN_13);
  //DBG_GPIO_RST(GPIOB, GPIO_PIN_13);
  /* Sense if new data to be sent */
  status=circular_queue_sense(&MsgTraceQueue);
 804aada:	480e      	ldr	r0, [pc, #56]	; (804ab14 <Trace_TxCpltCallback+0x48>)
 804aadc:	f7ff fe84 	bl	804a7e8 <circular_queue_sense>

  if ( status == 0) 
 804aae0:	b970      	cbnz	r0, 804ab00 <Trace_TxCpltCallback+0x34>
  {
    circular_queue_get(&MsgTraceQueue,&buffer,&bufSize);
 804aae2:	f10d 0202 	add.w	r2, sp, #2
 804aae6:	a901      	add	r1, sp, #4
 804aae8:	480a      	ldr	r0, [pc, #40]	; (804ab14 <Trace_TxCpltCallback+0x48>)
 804aaea:	f7ff fe36 	bl	804a75a <circular_queue_get>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804aaee:	f384 8810 	msr	PRIMASK, r4
    RESTORE_PRIMASK();
    //DBG_GPIO_SET(GPIOB, GPIO_PIN_14);
    //DBG_GPIO_RST(GPIOB, GPIO_PIN_14);
    OutputTrace(buffer, bufSize);
 804aaf2:	f8bd 1002 	ldrh.w	r1, [sp, #2]
 804aaf6:	9801      	ldr	r0, [sp, #4]
 804aaf8:	f001 fc52 	bl	804c3a0 <vcom_Trace>

    LPM_SetStopMode(LPM_UART_TX_Id , LPM_Enable );
    TracePeripheralReady = SET;
    RESTORE_PRIMASK();
  }
}
 804aafc:	b002      	add	sp, #8
 804aafe:	bd10      	pop	{r4, pc}
    LPM_SetStopMode(LPM_UART_TX_Id , LPM_Enable );
 804ab00:	2100      	movs	r1, #0
 804ab02:	2020      	movs	r0, #32
 804ab04:	f7ff fd68 	bl	804a5d8 <LPM_SetStopMode>
    TracePeripheralReady = SET;
 804ab08:	4b03      	ldr	r3, [pc, #12]	; (804ab18 <Trace_TxCpltCallback+0x4c>)
 804ab0a:	2201      	movs	r2, #1
 804ab0c:	701a      	strb	r2, [r3, #0]
 804ab0e:	f384 8810 	msr	PRIMASK, r4
}
 804ab12:	e7f3      	b.n	804aafc <Trace_TxCpltCallback+0x30>
 804ab14:	20009408 	.word	0x20009408
 804ab18:	200010b0 	.word	0x200010b0

0804ab1c <TraceInit>:
{
 804ab1c:	b508      	push	{r3, lr}
  OutputInit(Trace_TxCpltCallback);
 804ab1e:	4806      	ldr	r0, [pc, #24]	; (804ab38 <TraceInit+0x1c>)
 804ab20:	f001 fc22 	bl	804c368 <vcom_Init>
  circular_queue_init(&MsgTraceQueue, MsgTraceQueueBuff, DBG_TRACE_MSG_QUEUE_SIZE);
 804ab24:	4805      	ldr	r0, [pc, #20]	; (804ab3c <TraceInit+0x20>)
 804ab26:	f44f 7280 	mov.w	r2, #256	; 0x100
 804ab2a:	f100 0110 	add.w	r1, r0, #16
}
 804ab2e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  circular_queue_init(&MsgTraceQueue, MsgTraceQueueBuff, DBG_TRACE_MSG_QUEUE_SIZE);
 804ab32:	f7ff bd92 	b.w	804a65a <circular_queue_init>
 804ab36:	bf00      	nop
 804ab38:	0804aacd 	.word	0x0804aacd
 804ab3c:	20009408 	.word	0x20009408

0804ab40 <TraceSend>:
{
 804ab40:	b40f      	push	{r0, r1, r2, r3}
 804ab42:	b5f0      	push	{r4, r5, r6, r7, lr}
 804ab44:	b0c5      	sub	sp, #276	; 0x114
 804ab46:	ab4a      	add	r3, sp, #296	; 0x128
  uint16_t bufSize=vsnprintf(buf,TEMPBUFSIZE,strFormat, vaArgs);
 804ab48:	f44f 7180 	mov.w	r1, #256	; 0x100
{
 804ab4c:	f853 2b04 	ldr.w	r2, [r3], #4
  va_start( vaArgs, strFormat);
 804ab50:	9302      	str	r3, [sp, #8]
  uint16_t bufSize=vsnprintf(buf,TEMPBUFSIZE,strFormat, vaArgs);
 804ab52:	a804      	add	r0, sp, #16
 804ab54:	f002 f8ce 	bl	804ccf4 <vsniprintf>
 804ab58:	f8ad 0006 	strh.w	r0, [sp, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804ab5c:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804ab60:	b672      	cpsid	i
  status =circular_queue_add(&MsgTraceQueue,(uint8_t*)buf, bufSize);
 804ab62:	4814      	ldr	r0, [pc, #80]	; (804abb4 <TraceSend+0x74>)
 804ab64:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 804ab68:	a904      	add	r1, sp, #16
 804ab6a:	f7ff fd7d 	bl	804a668 <circular_queue_add>
  if ((status==0 ) && (TracePeripheralReady==SET))
 804ab6e:	4605      	mov	r5, r0
 804ab70:	b9e0      	cbnz	r0, 804abac <TraceSend+0x6c>
 804ab72:	4f11      	ldr	r7, [pc, #68]	; (804abb8 <TraceSend+0x78>)
 804ab74:	783c      	ldrb	r4, [r7, #0]
 804ab76:	b2e4      	uxtb	r4, r4
 804ab78:	2c01      	cmp	r4, #1
 804ab7a:	d117      	bne.n	804abac <TraceSend+0x6c>
    circular_queue_get(&MsgTraceQueue,&buffer,&bufSize);
 804ab7c:	f10d 0206 	add.w	r2, sp, #6
 804ab80:	a903      	add	r1, sp, #12
 804ab82:	480c      	ldr	r0, [pc, #48]	; (804abb4 <TraceSend+0x74>)
 804ab84:	f7ff fde9 	bl	804a75a <circular_queue_get>
    LPM_SetStopMode(LPM_UART_TX_Id , LPM_Disable );
 804ab88:	4621      	mov	r1, r4
 804ab8a:	2020      	movs	r0, #32
    TracePeripheralReady = RESET;
 804ab8c:	703d      	strb	r5, [r7, #0]
    LPM_SetStopMode(LPM_UART_TX_Id , LPM_Disable );
 804ab8e:	f7ff fd23 	bl	804a5d8 <LPM_SetStopMode>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804ab92:	f386 8810 	msr	PRIMASK, r6
    OutputTrace(buffer, bufSize);
 804ab96:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 804ab9a:	9803      	ldr	r0, [sp, #12]
 804ab9c:	f001 fc00 	bl	804c3a0 <vcom_Trace>
}
 804aba0:	4628      	mov	r0, r5
 804aba2:	b045      	add	sp, #276	; 0x114
 804aba4:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 804aba8:	b004      	add	sp, #16
 804abaa:	4770      	bx	lr
 804abac:	f386 8810 	msr	PRIMASK, r6
  return status;
 804abb0:	e7f6      	b.n	804aba0 <TraceSend+0x60>
 804abb2:	bf00      	nop
 804abb4:	20009408 	.word	0x20009408
 804abb8:	200010b0 	.word	0x200010b0

0804abbc <rand1>:

static uint32_t next = 1;

int32_t rand1( void )
{
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 804abbc:	4b07      	ldr	r3, [pc, #28]	; (804abdc <rand1+0x20>)
 804abbe:	4908      	ldr	r1, [pc, #32]	; (804abe0 <rand1+0x24>)
 804abc0:	6818      	ldr	r0, [r3, #0]
 804abc2:	f243 0239 	movw	r2, #12345	; 0x3039
 804abc6:	fb01 2000 	mla	r0, r1, r0, r2
 804abca:	6018      	str	r0, [r3, #0]
 804abcc:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 804abd0:	fbb0 f3f3 	udiv	r3, r0, r3
 804abd4:	ebc3 73c3 	rsb	r3, r3, r3, lsl #31
}
 804abd8:	1ac0      	subs	r0, r0, r3
 804abda:	4770      	bx	lr
 804abdc:	200010b4 	.word	0x200010b4
 804abe0:	41c64e6d 	.word	0x41c64e6d

0804abe4 <randr>:
    next = seed;
}
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 804abe4:	b538      	push	{r3, r4, r5, lr}
 804abe6:	4605      	mov	r5, r0
 804abe8:	460c      	mov	r4, r1
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 804abea:	f7ff ffe7 	bl	804abbc <rand1>
 804abee:	1b61      	subs	r1, r4, r5
 804abf0:	3101      	adds	r1, #1
 804abf2:	fb90 f3f1 	sdiv	r3, r0, r1
 804abf6:	fb03 0011 	mls	r0, r3, r1, r0
}
 804abfa:	4428      	add	r0, r5
 804abfc:	bd38      	pop	{r3, r4, r5, pc}

0804abfe <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 804abfe:	3801      	subs	r0, #1
 804ac00:	440a      	add	r2, r1
    while( size-- )
 804ac02:	4291      	cmp	r1, r2
 804ac04:	d100      	bne.n	804ac08 <memcpy1+0xa>
    {
        *dst++ = *src++;
    }
}
 804ac06:	4770      	bx	lr
        *dst++ = *src++;
 804ac08:	f811 3b01 	ldrb.w	r3, [r1], #1
 804ac0c:	f800 3f01 	strb.w	r3, [r0, #1]!
 804ac10:	e7f7      	b.n	804ac02 <memcpy1+0x4>

0804ac12 <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 804ac12:	4410      	add	r0, r2
 804ac14:	440a      	add	r2, r1
    dst = dst + ( size - 1 );
    while( size-- )
 804ac16:	4291      	cmp	r1, r2
 804ac18:	d100      	bne.n	804ac1c <memcpyr+0xa>
    {
        *dst-- = *src++;
    }
}
 804ac1a:	4770      	bx	lr
        *dst-- = *src++;
 804ac1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 804ac20:	f800 3d01 	strb.w	r3, [r0, #-1]!
 804ac24:	e7f7      	b.n	804ac16 <memcpyr+0x4>

0804ac26 <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 804ac26:	4402      	add	r2, r0
    while( size-- )
 804ac28:	4290      	cmp	r0, r2
 804ac2a:	d100      	bne.n	804ac2e <memset1+0x8>
    {
        *dst++ = value;
    }
}
 804ac2c:	4770      	bx	lr
        *dst++ = value;
 804ac2e:	f800 1b01 	strb.w	r1, [r0], #1
 804ac32:	e7f9      	b.n	804ac28 <memset1+0x2>

0804ac34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 804ac34:	f8df d034 	ldr.w	sp, [pc, #52]	; 804ac6c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 804ac38:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 804ac3a:	e003      	b.n	804ac44 <LoopCopyDataInit>

0804ac3c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 804ac3c:	4b0c      	ldr	r3, [pc, #48]	; (804ac70 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 804ac3e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 804ac40:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 804ac42:	3104      	adds	r1, #4

0804ac44 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 804ac44:	480b      	ldr	r0, [pc, #44]	; (804ac74 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 804ac46:	4b0c      	ldr	r3, [pc, #48]	; (804ac78 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 804ac48:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 804ac4a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 804ac4c:	d3f6      	bcc.n	804ac3c <CopyDataInit>
  ldr  r2, =_sbss
 804ac4e:	4a0b      	ldr	r2, [pc, #44]	; (804ac7c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 804ac50:	e002      	b.n	804ac58 <LoopFillZerobss>

0804ac52 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 804ac52:	2300      	movs	r3, #0
  str  r3, [r2], #4
 804ac54:	f842 3b04 	str.w	r3, [r2], #4

0804ac58 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 804ac58:	4b09      	ldr	r3, [pc, #36]	; (804ac80 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 804ac5a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 804ac5c:	d3f9      	bcc.n	804ac52 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 804ac5e:	f7f8 f811 	bl	8042c84 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 804ac62:	f001 feab 	bl	804c9bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 804ac66:	f000 fe23 	bl	804b8b0 <main>
  bx  lr    
 804ac6a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 804ac6c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 804ac70:	0804ee50 	.word	0x0804ee50
  ldr  r0, =_sdata
 804ac74:	20001000 	.word	0x20001000
  ldr  r3, =_edata
 804ac78:	20001150 	.word	0x20001150
  ldr  r2, =_sbss
 804ac7c:	20001150 	.word	0x20001150
  ldr  r3, = _ebss
 804ac80:	2000c38c 	.word	0x2000c38c

0804ac84 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 804ac84:	e7fe      	b.n	804ac84 <ADC_IRQHandler>

0804ac86 <Str2Int>:
  * @param  pIntNum: The integer value
  * @retval 1: Correct
  *         0: Error
  */
uint32_t Str2Int(uint8_t *pInputStr, uint32_t *pIntNum)
{
 804ac86:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t i = 0U;
  uint32_t res = 0U;
  uint32_t val = 0U;

  if ((pInputStr[0U] == '0') && ((pInputStr[1U] == 'x') || (pInputStr[1U] == 'X')))
 804ac88:	7803      	ldrb	r3, [r0, #0]
 804ac8a:	2b30      	cmp	r3, #48	; 0x30
 804ac8c:	d127      	bne.n	804acde <Str2Int+0x58>
 804ac8e:	7843      	ldrb	r3, [r0, #1]
 804ac90:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 804ac94:	2b58      	cmp	r3, #88	; 0x58
 804ac96:	d122      	bne.n	804acde <Str2Int+0x58>
 804ac98:	2400      	movs	r4, #0
 804ac9a:	2502      	movs	r5, #2
  {
    i = 2U;
    while ((i < 11U) && (pInputStr[i] != '\0'))
 804ac9c:	5d43      	ldrb	r3, [r0, r5]
 804ac9e:	b193      	cbz	r3, 804acc6 <Str2Int+0x40>
    {
      if (ISVALIDHEX(pInputStr[i]))
 804aca0:	f023 0620 	bic.w	r6, r3, #32
 804aca4:	3e41      	subs	r6, #65	; 0x41
 804aca6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 804acaa:	2e05      	cmp	r6, #5
 804acac:	b2d7      	uxtb	r7, r2
 804acae:	d901      	bls.n	804acb4 <Str2Int+0x2e>
 804acb0:	2f09      	cmp	r7, #9
 804acb2:	d808      	bhi.n	804acc6 <Str2Int+0x40>
      {
        val = (val << 4U) + CONVERTHEX(pInputStr[i]);
 804acb4:	2f09      	cmp	r7, #9
 804acb6:	ea4f 1404 	mov.w	r4, r4, lsl #4
 804acba:	d809      	bhi.n	804acd0 <Str2Int+0x4a>
 804acbc:	4613      	mov	r3, r2
      {
        /* Return 0, Invalid input */
        res = 0U;
        break;
      }
      i++;
 804acbe:	3501      	adds	r5, #1
    while ((i < 11U) && (pInputStr[i] != '\0'))
 804acc0:	2d0b      	cmp	r5, #11
        val = (val << 4U) + CONVERTHEX(pInputStr[i]);
 804acc2:	441c      	add	r4, r3
    while ((i < 11U) && (pInputStr[i] != '\0'))
 804acc4:	d1ea      	bne.n	804ac9c <Str2Int+0x16>
    }

    /* valid result */
    if (pInputStr[i] == '\0')
 804acc6:	5d43      	ldrb	r3, [r0, r5]
 804acc8:	bb4b      	cbnz	r3, 804ad1e <Str2Int+0x98>
    {
      *pIntNum = val;
 804acca:	600c      	str	r4, [r1, #0]
      res = 1U;
 804accc:	2001      	movs	r0, #1
 804acce:	e027      	b.n	804ad20 <Str2Int+0x9a>
        val = (val << 4U) + CONVERTHEX(pInputStr[i]);
 804acd0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 804acd4:	2a05      	cmp	r2, #5
 804acd6:	bf94      	ite	ls
 804acd8:	3b37      	subls	r3, #55	; 0x37
 804acda:	3b57      	subhi	r3, #87	; 0x57
 804acdc:	e7ef      	b.n	804acbe <Str2Int+0x38>
 804acde:	1e44      	subs	r4, r0, #1
 804ace0:	f100 060a 	add.w	r6, r0, #10
 804ace4:	2300      	movs	r3, #0
        *pIntNum = val;
        res = 1U;
      }
      else if (ISVALIDDEC(pInputStr[i]))
      {
        val = val * 10U + CONVERTDEC(pInputStr[i]);
 804ace6:	270a      	movs	r7, #10
      if (pInputStr[i] == '\0')
 804ace8:	f814 2f01 	ldrb.w	r2, [r4, #1]!
 804acec:	b90a      	cbnz	r2, 804acf2 <Str2Int+0x6c>
        *pIntNum = val;
 804acee:	600b      	str	r3, [r1, #0]
        res = 1U;
 804acf0:	e7ec      	b.n	804accc <Str2Int+0x46>
      else if (((pInputStr[i] == 'k') || (pInputStr[i] == 'K')) && (i > 0U))
 804acf2:	f002 05df 	and.w	r5, r2, #223	; 0xdf
 804acf6:	2d4b      	cmp	r5, #75	; 0x4b
 804acf8:	d103      	bne.n	804ad02 <Str2Int+0x7c>
 804acfa:	4284      	cmp	r4, r0
 804acfc:	d007      	beq.n	804ad0e <Str2Int+0x88>
        val = val << 10U;
 804acfe:	029b      	lsls	r3, r3, #10
 804ad00:	e7f5      	b.n	804acee <Str2Int+0x68>
      else if (((pInputStr[i] == 'm') || (pInputStr[i] == 'M')) && (i > 0U))
 804ad02:	2d4d      	cmp	r5, #77	; 0x4d
 804ad04:	d103      	bne.n	804ad0e <Str2Int+0x88>
 804ad06:	4284      	cmp	r4, r0
 804ad08:	d009      	beq.n	804ad1e <Str2Int+0x98>
        val = val << 20U;
 804ad0a:	051b      	lsls	r3, r3, #20
 804ad0c:	e7ef      	b.n	804acee <Str2Int+0x68>
      else if (ISVALIDDEC(pInputStr[i]))
 804ad0e:	3a30      	subs	r2, #48	; 0x30
 804ad10:	b2d5      	uxtb	r5, r2
 804ad12:	2d09      	cmp	r5, #9
 804ad14:	d803      	bhi.n	804ad1e <Str2Int+0x98>
    while ((i < 11U) && (res != 1U))
 804ad16:	42b4      	cmp	r4, r6
        val = val * 10U + CONVERTDEC(pInputStr[i]);
 804ad18:	fb07 2303 	mla	r3, r7, r3, r2
    while ((i < 11U) && (res != 1U))
 804ad1c:	d1e4      	bne.n	804ace8 <Str2Int+0x62>
      res = 1U;
 804ad1e:	2000      	movs	r0, #0
      i++;
    }
  }

  return res;
}
 804ad20:	bdf0      	pop	{r4, r5, r6, r7, pc}

0804ad22 <Serial_PutByte>:
  * @brief  Transmit a byte to the HyperTerminal
  * @param  param The byte to be sent
  * @retval HAL_StatusTypeDef HAL_OK if OK
  */
HAL_StatusTypeDef Serial_PutByte(uint8_t uParam)
{
 804ad22:	b507      	push	{r0, r1, r2, lr}
 804ad24:	ab02      	add	r3, sp, #8
  return COM_Transmit(&uParam, 1U, TX_TIMEOUT);
 804ad26:	2264      	movs	r2, #100	; 0x64
{
 804ad28:	f803 0d01 	strb.w	r0, [r3, #-1]!
  return COM_Transmit(&uParam, 1U, TX_TIMEOUT);
 804ad2c:	2101      	movs	r1, #1
 804ad2e:	4618      	mov	r0, r3
 804ad30:	f001 fcd6 	bl	804c6e0 <COM_Transmit>
}
 804ad34:	b003      	add	sp, #12
 804ad36:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0804ad3c <Error_Handler>:
  __HAL_RCC_DBGMCU_CLK_DISABLE();
#endif
}

void Error_Handler(void)
{
 804ad3c:	b508      	push	{r3, lr}
	PRINTF("Erro Handler");
 804ad3e:	4802      	ldr	r0, [pc, #8]	; (804ad48 <Error_Handler+0xc>)
 804ad40:	f7ff fefe 	bl	804ab40 <TraceSend>
 804ad44:	e7fe      	b.n	804ad44 <Error_Handler+0x8>
 804ad46:	bf00      	nop
 804ad48:	0804e936 	.word	0x0804e936

0804ad4c <FLASH_INT_If_Clear_Error>:
  * @brief  Clear error flags raised during previous operation
  * @param  None
  * @retval HAL Status.
  */
HAL_StatusTypeDef FLASH_INT_If_Clear_Error(void)
{
 804ad4c:	b508      	push	{r3, lr}
  HAL_StatusTypeDef ret = HAL_ERROR;

  /* Unlock the Program memory */
  if (HAL_FLASH_Unlock() == HAL_OK)
 804ad4e:	f7f8 fbfd 	bl	804354c <HAL_FLASH_Unlock>
 804ad52:	b950      	cbnz	r0, 804ad6a <FLASH_INT_If_Clear_Error+0x1e>
  {

    /* Clear all FLASH flags */
    __HAL_FLASH_CLEAR_FLAG(FLASH_SR_WRPERR | FLASH_SR_PGAERR | FLASH_SR_PGPERR | FLASH_SR_PGSERR);
 804ad54:	4b06      	ldr	r3, [pc, #24]	; (804ad70 <FLASH_INT_If_Clear_Error+0x24>)
 804ad56:	22f0      	movs	r2, #240	; 0xf0
 804ad58:	60da      	str	r2, [r3, #12]
    /* Unlock the Program memory */
    if (HAL_FLASH_Lock() == HAL_OK)
 804ad5a:	f7f8 fc09 	bl	8043570 <HAL_FLASH_Lock>
 804ad5e:	b118      	cbz	r0, 804ad68 <FLASH_INT_If_Clear_Error+0x1c>
      ret = HAL_OK;
    }
#ifdef FLASH_IF_DBG
    else
    {
      FLASH_IF_TRACE("[FLASH_IF] Lock failure\r\n");
 804ad60:	4804      	ldr	r0, [pc, #16]	; (804ad74 <FLASH_INT_If_Clear_Error+0x28>)
#endif /* FLASH_IF_DBG */
  }
#ifdef FLASH_IF_DBG
  else
  {
    FLASH_IF_TRACE("[FLASH_IF] Unlock failure\r\n");
 804ad62:	f001 fee5 	bl	804cb30 <puts>
  HAL_StatusTypeDef ret = HAL_ERROR;
 804ad66:	2001      	movs	r0, #1
  }
#endif /* FLASH_IF_DBG */
  return ret;
}
 804ad68:	bd08      	pop	{r3, pc}
    FLASH_IF_TRACE("[FLASH_IF] Unlock failure\r\n");
 804ad6a:	4803      	ldr	r0, [pc, #12]	; (804ad78 <FLASH_INT_If_Clear_Error+0x2c>)
 804ad6c:	e7f9      	b.n	804ad62 <FLASH_INT_If_Clear_Error+0x16>
 804ad6e:	bf00      	nop
 804ad70:	40023c00 	.word	0x40023c00
 804ad74:	0804e943 	.word	0x0804e943
 804ad78:	0804e95c 	.word	0x0804e95c

0804ad7c <FLASH_If_Read>:
  if ((uint32_t) pSource < EXTERNAL_FLASH_ADDRESS)
 804ad7c:	f1b1 4f10 	cmp.w	r1, #2415919104	; 0x90000000
{
 804ad80:	b508      	push	{r3, lr}
  if ((uint32_t) pSource < EXTERNAL_FLASH_ADDRESS)
 804ad82:	d203      	bcs.n	804ad8c <FLASH_If_Read+0x10>
  memcpy(pDestination, pSource, uLength);
 804ad84:	f001 fe4d 	bl	804ca22 <memcpy>
    return FLASH_INT_If_Read(pDestination, pSource, uLength);
 804ad88:	2000      	movs	r0, #0
}
 804ad8a:	bd08      	pop	{r3, pc}
    return FLASH_EXT_If_Read(pDestination, pSource, uLength);
 804ad8c:	2001      	movs	r0, #1
 804ad8e:	e7fc      	b.n	804ad8a <FLASH_If_Read+0xe>

0804ad90 <FLASH_INT_If_Erase_Size>:
{
 804ad90:	b5f0      	push	{r4, r5, r6, r7, lr}
 804ad92:	b087      	sub	sp, #28
  uint32_t sector_error = 0U;
 804ad94:	2300      	movs	r3, #0
{
 804ad96:	4605      	mov	r5, r0
 804ad98:	460f      	mov	r7, r1
  uint32_t sector_error = 0U;
 804ad9a:	9300      	str	r3, [sp, #0]
  e_ret_status = FLASH_INT_If_Clear_Error();
 804ad9c:	f7ff ffd6 	bl	804ad4c <FLASH_INT_If_Clear_Error>
  if (e_ret_status == HAL_OK)
 804ada0:	4604      	mov	r4, r0
 804ada2:	bb90      	cbnz	r0, 804ae0a <FLASH_INT_If_Erase_Size+0x7a>
    if (HAL_FLASH_Unlock() == HAL_OK)
 804ada4:	f7f8 fbd2 	bl	804354c <HAL_FLASH_Unlock>
 804ada8:	4604      	mov	r4, r0
 804adaa:	bba8      	cbnz	r0, 804ae18 <FLASH_INT_If_Erase_Size+0x88>

static uint32_t GetSector(uint32_t Add)
{
  uint32_t sector = 0;

  while (Add >= FlashSectorsAddress[sector + 1])
 804adac:	4b1b      	ldr	r3, [pc, #108]	; (804ae1c <FLASH_INT_If_Erase_Size+0x8c>)
  uint32_t sector = 0;
 804adae:	4606      	mov	r6, r0
 804adb0:	4618      	mov	r0, r3
  while (Add >= FlashSectorsAddress[sector + 1])
 804adb2:	1c72      	adds	r2, r6, #1
 804adb4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 804adb8:	428d      	cmp	r5, r1
 804adba:	d229      	bcs.n	804ae10 <FLASH_INT_If_Erase_Size+0x80>
      nb_sectors = GetSector(uStart + uLength - 1U) - first_sector + 1U;
 804adbc:	3f01      	subs	r7, #1
 804adbe:	443d      	add	r5, r7
  uint32_t sector = 0;
 804adc0:	2300      	movs	r3, #0
  while (Add >= FlashSectorsAddress[sector + 1])
 804adc2:	1c5a      	adds	r2, r3, #1
 804adc4:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 804adc8:	428d      	cmp	r5, r1
 804adca:	d223      	bcs.n	804ae14 <FLASH_INT_If_Erase_Size+0x84>
      nb_sectors = GetSector(uStart + uLength - 1U) - first_sector + 1U;
 804adcc:	f1c6 0501 	rsb	r5, r6, #1
 804add0:	441d      	add	r5, r3
      p_erase_init.TypeErase     = FLASH_TYPEERASE_SECTORS;
 804add2:	2300      	movs	r3, #0
 804add4:	9301      	str	r3, [sp, #4]
        WRITE_REG(IWDG->KR, IWDG_KEY_RELOAD);
 804add6:	4f12      	ldr	r7, [pc, #72]	; (804ae20 <FLASH_INT_If_Erase_Size+0x90>)
      p_erase_init.VoltageRange  = FLASH_VOLTAGE_RANGE_3;
 804add8:	2302      	movs	r3, #2
 804adda:	9305      	str	r3, [sp, #20]
        chunk_nb_sectors = (nb_sectors >= NB_PAGE_SECTOR_PER_ERASE) ? NB_PAGE_SECTOR_PER_ERASE : nb_sectors;
 804addc:	2d02      	cmp	r5, #2
 804adde:	462b      	mov	r3, r5
        if (HAL_FLASHEx_Erase(&p_erase_init, &sector_error) != HAL_OK)
 804ade0:	4669      	mov	r1, sp
        chunk_nb_sectors = (nb_sectors >= NB_PAGE_SECTOR_PER_ERASE) ? NB_PAGE_SECTOR_PER_ERASE : nb_sectors;
 804ade2:	bf28      	it	cs
 804ade4:	2302      	movcs	r3, #2
        if (HAL_FLASHEx_Erase(&p_erase_init, &sector_error) != HAL_OK)
 804ade6:	a801      	add	r0, sp, #4
        p_erase_init.NbSectors = chunk_nb_sectors;
 804ade8:	e9cd 6303 	strd	r6, r3, [sp, #12]
        nb_sectors -= chunk_nb_sectors;
 804adec:	1aed      	subs	r5, r5, r3
        first_sector += chunk_nb_sectors;
 804adee:	441e      	add	r6, r3
        if (HAL_FLASHEx_Erase(&p_erase_init, &sector_error) != HAL_OK)
 804adf0:	f7f8 fca2 	bl	8043738 <HAL_FLASHEx_Erase>
 804adf4:	b110      	cbz	r0, 804adfc <FLASH_INT_If_Erase_Size+0x6c>
          HAL_FLASH_GetError();
 804adf6:	f7f8 fbc5 	bl	8043584 <HAL_FLASH_GetError>
          e_ret_status = HAL_ERROR;
 804adfa:	2401      	movs	r4, #1
        WRITE_REG(IWDG->KR, IWDG_KEY_RELOAD);
 804adfc:	f64a 23aa 	movw	r3, #43690	; 0xaaaa
 804ae00:	603b      	str	r3, [r7, #0]
      } while (nb_sectors > 0);
 804ae02:	2d00      	cmp	r5, #0
 804ae04:	d1ea      	bne.n	804addc <FLASH_INT_If_Erase_Size+0x4c>
      HAL_FLASH_Lock();
 804ae06:	f7f8 fbb3 	bl	8043570 <HAL_FLASH_Lock>
}
 804ae0a:	4620      	mov	r0, r4
 804ae0c:	b007      	add	sp, #28
 804ae0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  {
    sector++;
 804ae10:	4616      	mov	r6, r2
 804ae12:	e7ce      	b.n	804adb2 <FLASH_INT_If_Erase_Size+0x22>
 804ae14:	4613      	mov	r3, r2
 804ae16:	e7d4      	b.n	804adc2 <FLASH_INT_If_Erase_Size+0x32>
      e_ret_status = HAL_ERROR;
 804ae18:	2401      	movs	r4, #1
 804ae1a:	e7f6      	b.n	804ae0a <FLASH_INT_If_Erase_Size+0x7a>
 804ae1c:	200010b8 	.word	0x200010b8
 804ae20:	40003000 	.word	0x40003000

0804ae24 <FLASH_If_Erase_Size>:
  if ((uint32_t) pStart < EXTERNAL_FLASH_ADDRESS)
 804ae24:	f1b0 4f10 	cmp.w	r0, #2415919104	; 0x90000000
 804ae28:	d201      	bcs.n	804ae2e <FLASH_If_Erase_Size+0xa>
    return FLASH_INT_If_Erase_Size(pStart, uLength);
 804ae2a:	f7ff bfb1 	b.w	804ad90 <FLASH_INT_If_Erase_Size>
}
 804ae2e:	2001      	movs	r0, #1
 804ae30:	4770      	bx	lr

0804ae32 <FLASH_INT_If_Write>:
{
 804ae32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 804ae36:	4605      	mov	r5, r0
 804ae38:	460e      	mov	r6, r1
 804ae3a:	4617      	mov	r7, r2
  e_ret_status = FLASH_INT_If_Clear_Error();
 804ae3c:	f7ff ff86 	bl	804ad4c <FLASH_INT_If_Clear_Error>
  if (e_ret_status == HAL_OK)
 804ae40:	4604      	mov	r4, r0
 804ae42:	b940      	cbnz	r0, 804ae56 <FLASH_INT_If_Write+0x24>
    if (HAL_FLASH_Unlock() != HAL_OK)
 804ae44:	f7f8 fb82 	bl	804354c <HAL_FLASH_Unlock>
 804ae48:	4604      	mov	r4, r0
 804ae4a:	b9c8      	cbnz	r0, 804ae80 <FLASH_INT_If_Write+0x4e>
 804ae4c:	442f      	add	r7, r5
      for (i = 0U; i < uLength; i++)
 804ae4e:	42bd      	cmp	r5, r7
 804ae50:	d104      	bne.n	804ae5c <FLASH_INT_If_Write+0x2a>
      HAL_FLASH_Lock();
 804ae52:	f7f8 fb8d 	bl	8043570 <HAL_FLASH_Lock>
}
 804ae56:	4620      	mov	r0, r4
 804ae58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, (uint32_t) pDestination,  *((uint8_t *)(pdata + i))) == HAL_OK)
 804ae5c:	7832      	ldrb	r2, [r6, #0]
 804ae5e:	2300      	movs	r3, #0
 804ae60:	4629      	mov	r1, r5
 804ae62:	2000      	movs	r0, #0
 804ae64:	46b0      	mov	r8, r6
 804ae66:	f7f8 fbbd 	bl	80435e4 <HAL_FLASH_Program>
 804ae6a:	b938      	cbnz	r0, 804ae7c <FLASH_INT_If_Write+0x4a>
          if (*(uint8_t *)pDestination != *(uint8_t *)(pdata + i))
 804ae6c:	f815 3b01 	ldrb.w	r3, [r5], #1
 804ae70:	f898 2000 	ldrb.w	r2, [r8]
 804ae74:	429a      	cmp	r2, r3
 804ae76:	f106 0601 	add.w	r6, r6, #1
 804ae7a:	d0e8      	beq.n	804ae4e <FLASH_INT_If_Write+0x1c>
          e_ret_status = HAL_ERROR;
 804ae7c:	2401      	movs	r4, #1
 804ae7e:	e7e8      	b.n	804ae52 <FLASH_INT_If_Write+0x20>
      return HAL_ERROR;
 804ae80:	2401      	movs	r4, #1
 804ae82:	e7e8      	b.n	804ae56 <FLASH_INT_If_Write+0x24>

0804ae84 <FLASH_If_Write>:
  if ((uint32_t) pDestination < EXTERNAL_FLASH_ADDRESS)
 804ae84:	f1b0 4f10 	cmp.w	r0, #2415919104	; 0x90000000
 804ae88:	d201      	bcs.n	804ae8e <FLASH_If_Write+0xa>
    return FLASH_INT_If_Write(pDestination, pSource, uLength);
 804ae8a:	f7ff bfd2 	b.w	804ae32 <FLASH_INT_If_Write>
}
 804ae8e:	2001      	movs	r0, #1
 804ae90:	4770      	bx	lr
	...

0804ae94 <Ymodem_HeaderPktRxCpltCallback>:
  * @brief  Ymodem Header Packet Transfer completed callback.
  * @param  uFileSize Dimension of the file that will be received (Bytes).
  * @retval None
  */
HAL_StatusTypeDef Ymodem_HeaderPktRxCpltCallback(uint32_t uFileSize)
{
 804ae94:	b510      	push	{r4, lr}
  /*Reset of the ymodem variables */
  m_uFileSizeYmodem = 0U;
  m_uPacketsReceived = 0U;
 804ae96:	4b07      	ldr	r3, [pc, #28]	; (804aeb4 <Ymodem_HeaderPktRxCpltCallback+0x20>)
 804ae98:	2400      	movs	r4, #0
  m_uNbrBlocksYmodem = 0U;

  /*Filesize information is stored*/
  m_uFileSizeYmodem = uFileSize;
 804ae9a:	e9c3 4000 	strd	r4, r0, [r3]

  /*Compute the number of blocks */
#ifndef MINICOM_YMODEM
  /* Teraterm sends 1kB YMODEM packets */
  m_uNbrBlocksYmodem = (m_uFileSizeYmodem + (PACKET_1K_SIZE - 1U)) / PACKET_1K_SIZE;
 804ae9e:	f200 30ff 	addw	r0, r0, #1023	; 0x3ff
 804aea2:	0a80      	lsrs	r0, r0, #10
 804aea4:	6098      	str	r0, [r3, #8]
  /* Minicom sends 128 bytes YMODEM packets */
  m_uNbrBlocksYmodem = (m_uFileSizeYmodem + (PACKET_SIZE - 1U)) / PACKET_SIZE;
#endif /* MINICOM_YMODEM */

  /* NOTE : delay inserted for Ymodem protocol*/
  HAL_Delay(1000U);
 804aea6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 804aeaa:	f000 ff67 	bl	804bd7c <HAL_Delay>

  return HAL_OK;
}
 804aeae:	4620      	mov	r0, r4
 804aeb0:	bd10      	pop	{r4, pc}
 804aeb2:	bf00      	nop
 804aeb4:	20009518 	.word	0x20009518

0804aeb8 <Ymodem_DataPktRxCpltCallback>:
  * @retval None
  */
#ifndef MINICOM_YMODEM
/* Teraterm YMODEM */
HAL_StatusTypeDef Ymodem_DataPktRxCpltCallback(uint8_t *pData, uint32_t uFlashDestination, uint32_t uSize)
{
 804aeb8:	b570      	push	{r4, r5, r6, lr}
  uint32_t uOldSize;
#if !defined(SFU_NO_SWAP)
  SE_FwRawHeaderTypeDef fw_header_dwl;
#endif /* (SFU_NO_SWAP) */

  m_uPacketsReceived++;
 804aeba:	4c43      	ldr	r4, [pc, #268]	; (804afc8 <Ymodem_DataPktRxCpltCallback+0x110>)
 804aebc:	6823      	ldr	r3, [r4, #0]
{
 804aebe:	4615      	mov	r5, r2

  /*Increase the number of received packets*/
  if (m_uPacketsReceived == m_uNbrBlocksYmodem) /*Last Packet*/
 804aec0:	68a2      	ldr	r2, [r4, #8]
  m_uPacketsReceived++;
 804aec2:	3301      	adds	r3, #1
  if (m_uPacketsReceived == m_uNbrBlocksYmodem) /*Last Packet*/
 804aec4:	4293      	cmp	r3, r2
{
 804aec6:	b0d0      	sub	sp, #320	; 0x140
 804aec8:	4606      	mov	r6, r0
  m_uPacketsReceived++;
 804aeca:	6023      	str	r3, [r4, #0]
  if (m_uPacketsReceived == m_uNbrBlocksYmodem) /*Last Packet*/
 804aecc:	d106      	bne.n	804aedc <Ymodem_DataPktRxCpltCallback+0x24>
  {
    /*Extracting actual payload from last packet*/
    if (0 == (m_uFileSizeYmodem % PACKET_1K_SIZE))
 804aece:	6865      	ldr	r5, [r4, #4]
 804aed0:	f3c5 0509 	ubfx	r5, r5, #0, #10
    {
      /* The last packet must be fully considered */
      uSize = PACKET_1K_SIZE;
 804aed4:	2d00      	cmp	r5, #0
 804aed6:	bf08      	it	eq
 804aed8:	f44f 6580 	moveq.w	r5, #1024	; 0x400
      uSize = m_uFileSizeYmodem - ((uint32_t)(m_uFileSizeYmodem / PACKET_1K_SIZE) * PACKET_1K_SIZE);
    }
  }

  /* First packet : Contains header information: PartialFwSize and PartialFwOffset information */
  if (m_uPacketsReceived == 1)
 804aedc:	2b01      	cmp	r3, #1
 804aede:	d112      	bne.n	804af06 <Ymodem_DataPktRxCpltCallback+0x4e>
    /* End of Image to be downloaded */
#if defined(SFU_NO_SWAP)
    m_uDwlImgEnd = uFlashDestination + ((SE_FwRawHeaderTypeDef *)pData)->FwSize + SFU_IMG_IMAGE_OFFSET;
#else
    m_uDwlImgEnd = uFlashDestination + ((SE_FwRawHeaderTypeDef *)pData)->PartialFwSize
                   + (((SE_FwRawHeaderTypeDef *)pData)->PartialFwOffset % SLOT_SIZE(SLOT_SWAP))
 804aee0:	4b3a      	ldr	r3, [pc, #232]	; (804afcc <Ymodem_DataPktRxCpltCallback+0x114>)
 804aee2:	4a3b      	ldr	r2, [pc, #236]	; (804afd0 <Ymodem_DataPktRxCpltCallback+0x118>)
 804aee4:	69db      	ldr	r3, [r3, #28]
 804aee6:	69d2      	ldr	r2, [r2, #28]
 804aee8:	68f0      	ldr	r0, [r6, #12]
 804aeea:	3301      	adds	r3, #1
 804aeec:	1a9b      	subs	r3, r3, r2
 804aeee:	fbb0 f2f3 	udiv	r2, r0, r3
 804aef2:	fb03 0312 	mls	r3, r3, r2, r0
    m_uDwlImgEnd = uFlashDestination + ((SE_FwRawHeaderTypeDef *)pData)->PartialFwSize
 804aef6:	6932      	ldr	r2, [r6, #16]
    m_uDwlImgCurrent = uFlashDestination;
 804aef8:	e9c4 1103 	strd	r1, r1, [r4, #12]
    m_uDwlImgEnd = uFlashDestination + ((SE_FwRawHeaderTypeDef *)pData)->PartialFwSize
 804aefc:	4411      	add	r1, r2
                   + SFU_IMG_IMAGE_OFFSET;
 804aefe:	f501 7100 	add.w	r1, r1, #512	; 0x200
 804af02:	4419      	add	r1, r3
    m_uDwlImgEnd = uFlashDestination + ((SE_FwRawHeaderTypeDef *)pData)->PartialFwSize
 804af04:	6161      	str	r1, [r4, #20]
#endif /* SFU_NO_SWAP */
  }

  /* This packet : contains end of FW header */
  if ((m_uDwlImgCurrent < (m_uDwlImgStart + SFU_IMG_IMAGE_OFFSET)) &&
 804af06:	68e3      	ldr	r3, [r4, #12]
 804af08:	6920      	ldr	r0, [r4, #16]
 804af0a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 804af0e:	4283      	cmp	r3, r0
 804af10:	d946      	bls.n	804afa0 <Ymodem_DataPktRxCpltCallback+0xe8>
      ((m_uDwlImgCurrent + uSize) >= (m_uDwlImgStart + SFU_IMG_IMAGE_OFFSET)))
 804af12:	1942      	adds	r2, r0, r5
  if ((m_uDwlImgCurrent < (m_uDwlImgStart + SFU_IMG_IMAGE_OFFSET)) &&
 804af14:	4293      	cmp	r3, r2
 804af16:	d843      	bhi.n	804afa0 <Ymodem_DataPktRxCpltCallback+0xe8>
    uLength = SFU_IMG_IMAGE_OFFSET % PACKET_1K_SIZE;
    if (uLength == 0)
    {
      uLength = PACKET_1K_SIZE;
    }
    if (FLASH_If_Write((void *)m_uDwlImgCurrent, pData, uLength) == HAL_OK)
 804af18:	f44f 7200 	mov.w	r2, #512	; 0x200
 804af1c:	4631      	mov	r1, r6
 804af1e:	f7ff ffb1 	bl	804ae84 <FLASH_If_Write>
 804af22:	2800      	cmp	r0, #0
 804af24:	d13e      	bne.n	804afa4 <Ymodem_DataPktRxCpltCallback+0xec>
#else
      /*
       * Read header from dwl area : in some configuration header can be transmitted with 2 YMODEM packets
       * ==> pData contains only the last part of the header and cannot be used to retrieve PartialFwOffset
       */
      e_ret_status = FLASH_If_Read((uint8_t *)&fw_header_dwl, (void *) m_uDwlImgStart, SE_FW_HEADER_TOT_LEN);
 804af26:	f44f 72a0 	mov.w	r2, #320	; 0x140
 804af2a:	68e1      	ldr	r1, [r4, #12]
 804af2c:	4668      	mov	r0, sp
 804af2e:	f7ff ff25 	bl	804ad7c <FLASH_If_Read>

      /* Shift the DWL area pointer, to align image with (PartialFwOffset % sector size) in DWL area */
      m_uDwlImgCurrent += uLength + fw_header_dwl.PartialFwOffset % SLOT_SIZE(SLOT_SWAP);
 804af32:	4b26      	ldr	r3, [pc, #152]	; (804afcc <Ymodem_DataPktRxCpltCallback+0x114>)
 804af34:	4a26      	ldr	r2, [pc, #152]	; (804afd0 <Ymodem_DataPktRxCpltCallback+0x118>)
 804af36:	69db      	ldr	r3, [r3, #28]
 804af38:	69d2      	ldr	r2, [r2, #28]
 804af3a:	9903      	ldr	r1, [sp, #12]
 804af3c:	3301      	adds	r3, #1
 804af3e:	1a9b      	subs	r3, r3, r2
 804af40:	fbb1 f2f3 	udiv	r2, r1, r3
 804af44:	fb03 1312 	mls	r3, r3, r2, r1
 804af48:	6922      	ldr	r2, [r4, #16]
 804af4a:	f502 7200 	add.w	r2, r2, #512	; 0x200
 804af4e:	4413      	add	r3, r2
 804af50:	6123      	str	r3, [r4, #16]
#endif /* SFU_NO_SWAP */

      /* Update remaining packet size to write */
      uSize -= uLength;
 804af52:	f5a5 7500 	sub.w	r5, r5, #512	; 0x200

      /* Update pData pointer to received packet data */
      pData += uLength;
 804af56:	f506 7600 	add.w	r6, r6, #512	; 0x200
      e_ret_status = HAL_ERROR;
    }
  }

  /* Skip data write if all has been already written as part of the header */
  if (uSize != 0U)
 804af5a:	b19d      	cbz	r5, 804af84 <Ymodem_DataPktRxCpltCallback+0xcc>
  {
    /*Adjust dimension to unitary flash programming length */
    if (uSize % FLASH_IF_MIN_WRITE_LEN != 0U)
 804af5c:	076b      	lsls	r3, r5, #29
 804af5e:	d00b      	beq.n	804af78 <Ymodem_DataPktRxCpltCallback+0xc0>
    {
      uOldSize = uSize;
      uSize += (FLASH_IF_MIN_WRITE_LEN - (uSize % FLASH_IF_MIN_WRITE_LEN));
      m_uDwlImgEnd += (FLASH_IF_MIN_WRITE_LEN - (uSize % FLASH_IF_MIN_WRITE_LEN));
 804af60:	6962      	ldr	r2, [r4, #20]
      uSize += (FLASH_IF_MIN_WRITE_LEN - (uSize % FLASH_IF_MIN_WRITE_LEN));
 804af62:	f025 0307 	bic.w	r3, r5, #7
      m_uDwlImgEnd += (FLASH_IF_MIN_WRITE_LEN - (uSize % FLASH_IF_MIN_WRITE_LEN));
 804af66:	3208      	adds	r2, #8
      uSize += (FLASH_IF_MIN_WRITE_LEN - (uSize % FLASH_IF_MIN_WRITE_LEN));
 804af68:	3308      	adds	r3, #8
      m_uDwlImgEnd += (FLASH_IF_MIN_WRITE_LEN - (uSize % FLASH_IF_MIN_WRITE_LEN));
 804af6a:	6162      	str	r2, [r4, #20]
 804af6c:	4435      	add	r5, r6
      while (uOldSize < uSize)
      {
        pData[uOldSize] = 0xFF;
 804af6e:	21ff      	movs	r1, #255	; 0xff
      while (uOldSize < uSize)
 804af70:	1baa      	subs	r2, r5, r6
 804af72:	429a      	cmp	r2, r3
 804af74:	d318      	bcc.n	804afa8 <Ymodem_DataPktRxCpltCallback+0xf0>
 804af76:	461d      	mov	r5, r3
    }

    /* Write Data in Flash - size has to be 64-bit aligned */

    /* Write in flash only if not beyond allowed area */
    if (((m_uDwlImgCurrent + uSize) <= m_uDwlImgEnd) && (e_ret_status == HAL_OK))
 804af78:	6923      	ldr	r3, [r4, #16]
 804af7a:	6962      	ldr	r2, [r4, #20]
 804af7c:	1959      	adds	r1, r3, r5
 804af7e:	4291      	cmp	r1, r2
 804af80:	d915      	bls.n	804afae <Ymodem_DataPktRxCpltCallback+0xf6>
        e_ret_status = HAL_ERROR;
      }
    }
    else
    {
      e_ret_status = HAL_ERROR;
 804af82:	2001      	movs	r0, #1
    }
  }

  /* Last packet : reset m_uPacketsReceived */
  if (m_uPacketsReceived == m_uNbrBlocksYmodem)
 804af84:	68a3      	ldr	r3, [r4, #8]
 804af86:	6822      	ldr	r2, [r4, #0]
 804af88:	429a      	cmp	r2, r3
  {
    m_uPacketsReceived = 0U;
 804af8a:	bf04      	itt	eq
 804af8c:	2300      	moveq	r3, #0
 804af8e:	6023      	streq	r3, [r4, #0]
  }

  /* Reset data counters in case of error */
  if (e_ret_status == HAL_ERROR)
 804af90:	2801      	cmp	r0, #1
  {

    /*Reset of the ymodem variables */
    m_uFileSizeYmodem = 0U;
 804af92:	bf02      	ittt	eq
 804af94:	2300      	moveq	r3, #0
    m_uPacketsReceived = 0U;
 804af96:	e9c4 3300 	strdeq	r3, r3, [r4]
    m_uNbrBlocksYmodem = 0U;
 804af9a:	60a3      	streq	r3, [r4, #8]
  }
  return e_ret_status;
}
 804af9c:	b050      	add	sp, #320	; 0x140
 804af9e:	bd70      	pop	{r4, r5, r6, pc}
  HAL_StatusTypeDef e_ret_status = HAL_OK;
 804afa0:	2000      	movs	r0, #0
 804afa2:	e7da      	b.n	804af5a <Ymodem_DataPktRxCpltCallback+0xa2>
      e_ret_status = HAL_ERROR;
 804afa4:	2001      	movs	r0, #1
 804afa6:	e7d8      	b.n	804af5a <Ymodem_DataPktRxCpltCallback+0xa2>
        pData[uOldSize] = 0xFF;
 804afa8:	f805 1b01 	strb.w	r1, [r5], #1
 804afac:	e7e0      	b.n	804af70 <Ymodem_DataPktRxCpltCallback+0xb8>
    if (((m_uDwlImgCurrent + uSize) <= m_uDwlImgEnd) && (e_ret_status == HAL_OK))
 804afae:	2800      	cmp	r0, #0
 804afb0:	d1e7      	bne.n	804af82 <Ymodem_DataPktRxCpltCallback+0xca>
      if (FLASH_If_Write((void *)m_uDwlImgCurrent, pData, uSize) == HAL_OK)
 804afb2:	462a      	mov	r2, r5
 804afb4:	4631      	mov	r1, r6
 804afb6:	4618      	mov	r0, r3
 804afb8:	f7ff ff64 	bl	804ae84 <FLASH_If_Write>
 804afbc:	2800      	cmp	r0, #0
 804afbe:	d1e0      	bne.n	804af82 <Ymodem_DataPktRxCpltCallback+0xca>
        m_uDwlImgCurrent += uSize;
 804afc0:	6923      	ldr	r3, [r4, #16]
 804afc2:	441d      	add	r5, r3
 804afc4:	6125      	str	r5, [r4, #16]
 804afc6:	e7dd      	b.n	804af84 <Ymodem_DataPktRxCpltCallback+0xcc>
 804afc8:	20009518 	.word	0x20009518
 804afcc:	0804e6c4 	.word	0x0804e6c4
 804afd0:	0804e6a4 	.word	0x0804e6a4

0804afd4 <FW_UPDATE_Run>:
{
 804afd4:	b530      	push	{r4, r5, lr}
  PRINTF("\r\n================ New Fw Download =========================\r\n\n");
 804afd6:	482c      	ldr	r0, [pc, #176]	; (804b088 <FW_UPDATE_Run+0xb4>)
{
 804afd8:	b0d7      	sub	sp, #348	; 0x15c
  PRINTF("\r\n================ New Fw Download =========================\r\n\n");
 804afda:	f7ff fdb1 	bl	804ab40 <TraceSend>
  SFU_APP_GetDownloadAreaInfo(SLOT_DWL_1, &fw_image_dwl_area);
 804afde:	a902      	add	r1, sp, #8
 804afe0:	2004      	movs	r0, #4
 804afe2:	f000 fe69 	bl	804bcb8 <SFU_APP_GetDownloadAreaInfo>
  YMODEM_CallbacksTypeDef ymodemCb = {Ymodem_HeaderPktRxCpltCallback, Ymodem_DataPktRxCpltCallback};
 804afe6:	4b29      	ldr	r3, [pc, #164]	; (804b08c <FW_UPDATE_Run+0xb8>)
 804afe8:	e893 0003 	ldmia.w	r3, {r0, r1}
 804afec:	ac06      	add	r4, sp, #24
 804afee:	e884 0003 	stmia.w	r4, {r0, r1}
  PRINTF("  -- Send Firmware \r\n\n");
 804aff2:	4827      	ldr	r0, [pc, #156]	; (804b090 <FW_UPDATE_Run+0xbc>)
 804aff4:	f7ff fda4 	bl	804ab40 <TraceSend>
  WRITE_REG(IWDG->KR, IWDG_KEY_RELOAD);
 804aff8:	4b26      	ldr	r3, [pc, #152]	; (804b094 <FW_UPDATE_Run+0xc0>)
  PRINTF("  -- -- Erasing download area ...\r\n\n");
 804affa:	4827      	ldr	r0, [pc, #156]	; (804b098 <FW_UPDATE_Run+0xc4>)
  WRITE_REG(IWDG->KR, IWDG_KEY_RELOAD);
 804affc:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 804b000:	601a      	str	r2, [r3, #0]
  PRINTF("  -- -- Erasing download area ...\r\n\n");
 804b002:	f7ff fd9d 	bl	804ab40 <TraceSend>
  if ((ret = FLASH_If_Erase_Size((void *)(pFwImageDwlArea->DownloadAddr), pFwImageDwlArea->MaxSizeInBytes)) == HAL_OK)
 804b006:	e9dd 1002 	ldrd	r1, r0, [sp, #8]
 804b00a:	f7ff ff0b 	bl	804ae24 <FLASH_If_Erase_Size>
 804b00e:	bb70      	cbnz	r0, 804b06e <FW_UPDATE_Run+0x9a>
	  PRINTF("  -- -- File> Transfer> YMODEM> Send ");
 804b010:	4822      	ldr	r0, [pc, #136]	; (804b09c <FW_UPDATE_Run+0xc8>)
 804b012:	f7ff fd95 	bl	804ab40 <TraceSend>
    Ymodem_Init();
 804b016:	f001 fb7b 	bl	804c710 <Ymodem_Init>
    e_result = Ymodem_Receive(&u_fw_size, pFwImageDwlArea->DownloadAddr, &ymodemCb);
 804b01a:	4622      	mov	r2, r4
 804b01c:	9903      	ldr	r1, [sp, #12]
 804b01e:	a801      	add	r0, sp, #4
 804b020:	f001 fb78 	bl	804c714 <Ymodem_Receive>
 804b024:	4605      	mov	r5, r0
    PRINTF("\r\n\n");
 804b026:	481e      	ldr	r0, [pc, #120]	; (804b0a0 <FW_UPDATE_Run+0xcc>)
 804b028:	f7ff fd8a 	bl	804ab40 <TraceSend>
    if ((e_result == COM_OK))
 804b02c:	bb25      	cbnz	r5, 804b078 <FW_UPDATE_Run+0xa4>
    	PRINTF("  -- -- Programming Completed Successfully!\r\n\n");
 804b02e:	481d      	ldr	r0, [pc, #116]	; (804b0a4 <FW_UPDATE_Run+0xd0>)
 804b030:	f7ff fd86 	bl	804ab40 <TraceSend>
    	PRINTF("  -- -- Bytes: %ld\r\n\n", u_fw_size);
 804b034:	9901      	ldr	r1, [sp, #4]
 804b036:	481c      	ldr	r0, [pc, #112]	; (804b0a8 <FW_UPDATE_Run+0xd4>)
 804b038:	f7ff fd82 	bl	804ab40 <TraceSend>
    ret = FLASH_If_Read(fw_header_dwl_slot, (void *) fw_image_dwl_area.DownloadAddr, SE_FW_HEADER_TOT_LEN);
 804b03c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 804b040:	9903      	ldr	r1, [sp, #12]
 804b042:	4620      	mov	r0, r4
 804b044:	f7ff fe9a 	bl	804ad7c <FLASH_If_Read>
 804b048:	4605      	mov	r5, r0
    (void)SFU_APP_InstallAtNextReset((uint8_t *) fw_header_dwl_slot);
 804b04a:	4620      	mov	r0, r4
 804b04c:	f000 fe18 	bl	804bc80 <SFU_APP_InstallAtNextReset>
    PRINTF("  -- Image correctly downloaded - reboot\r\n\n");
 804b050:	4816      	ldr	r0, [pc, #88]	; (804b0ac <FW_UPDATE_Run+0xd8>)
 804b052:	f7ff fd75 	bl	804ab40 <TraceSend>
    COM_Transmit((uint8_t*)&answer_update_success_buffer, sizeof(answer_update_success_buffer), 100);
 804b056:	2264      	movs	r2, #100	; 0x64
 804b058:	2103      	movs	r1, #3
 804b05a:	4815      	ldr	r0, [pc, #84]	; (804b0b0 <FW_UPDATE_Run+0xdc>)
 804b05c:	f001 fb40 	bl	804c6e0 <COM_Transmit>
    HAL_Delay(1000U);
 804b060:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 804b064:	f000 fe8a 	bl	804bd7c <HAL_Delay>
    HAL_NVIC_SystemReset();
 804b068:	f7f8 f810 	bl	804308c <HAL_NVIC_SystemReset>
  if (ret != HAL_OK)
 804b06c:	b115      	cbz	r5, 804b074 <FW_UPDATE_Run+0xa0>
	  PRINTF("  -- !!Operation failed!! \r\n\n");
 804b06e:	4811      	ldr	r0, [pc, #68]	; (804b0b4 <FW_UPDATE_Run+0xe0>)
 804b070:	f7ff fd66 	bl	804ab40 <TraceSend>
}
 804b074:	b057      	add	sp, #348	; 0x15c
 804b076:	bd30      	pop	{r4, r5, pc}
    else if (e_result == COM_ABORT)
 804b078:	2d02      	cmp	r5, #2
    	PRINTF("  -- -- !!Aborted by user!!\r\n\n");
 804b07a:	bf0c      	ite	eq
 804b07c:	480e      	ldreq	r0, [pc, #56]	; (804b0b8 <FW_UPDATE_Run+0xe4>)
    	PRINTF("  -- -- !!Error during file download!!\r\n\n");
 804b07e:	480f      	ldrne	r0, [pc, #60]	; (804b0bc <FW_UPDATE_Run+0xe8>)
 804b080:	f7ff fd5e 	bl	804ab40 <TraceSend>
 804b084:	e7f3      	b.n	804b06e <FW_UPDATE_Run+0x9a>
 804b086:	bf00      	nop
 804b088:	0804e977 	.word	0x0804e977
 804b08c:	0804e684 	.word	0x0804e684
 804b090:	0804e9b7 	.word	0x0804e9b7
 804b094:	40003000 	.word	0x40003000
 804b098:	0804e9ce 	.word	0x0804e9ce
 804b09c:	0804e9f3 	.word	0x0804e9f3
 804b0a0:	0804eaed 	.word	0x0804eaed
 804b0a4:	0804ea19 	.word	0x0804ea19
 804b0a8:	0804ea48 	.word	0x0804ea48
 804b0ac:	0804ea5e 	.word	0x0804ea5e
 804b0b0:	20001043 	.word	0x20001043
 804b0b4:	0804ead3 	.word	0x0804ead3
 804b0b8:	0804ea8a 	.word	0x0804ea8a
 804b0bc:	0804eaa9 	.word	0x0804eaa9

0804b0c0 <HW_GPIO_GetBitPos>:

  if ((GPIO_Pin & 0xFF00) != 0)
  {
    PinPos |= 0x8;
  }
  if ((GPIO_Pin & 0xF0F0) != 0)
 804b0c0:	4a0a      	ldr	r2, [pc, #40]	; (804b0ec <HW_GPIO_GetBitPos+0x2c>)
    PinPos |= 0x8;
 804b0c2:	f410 4f7f 	tst.w	r0, #65280	; 0xff00
 804b0c6:	bf14      	ite	ne
 804b0c8:	2308      	movne	r3, #8
 804b0ca:	2300      	moveq	r3, #0
  if ((GPIO_Pin & 0xF0F0) != 0)
 804b0cc:	4210      	tst	r0, r2
  {
    PinPos |= 0x4;
  }
  if ((GPIO_Pin & 0xCCCC) != 0)
 804b0ce:	4a08      	ldr	r2, [pc, #32]	; (804b0f0 <HW_GPIO_GetBitPos+0x30>)
    PinPos |= 0x4;
 804b0d0:	bf18      	it	ne
 804b0d2:	f043 0304 	orrne.w	r3, r3, #4
  if ((GPIO_Pin & 0xCCCC) != 0)
 804b0d6:	4210      	tst	r0, r2
  {
    PinPos |= 0x2;
  }
  if ((GPIO_Pin & 0xAAAA) != 0)
 804b0d8:	4a06      	ldr	r2, [pc, #24]	; (804b0f4 <HW_GPIO_GetBitPos+0x34>)
    PinPos |= 0x2;
 804b0da:	bf18      	it	ne
 804b0dc:	f043 0302 	orrne.w	r3, r3, #2
  if ((GPIO_Pin & 0xAAAA) != 0)
 804b0e0:	4210      	tst	r0, r2
  {
    PinPos |= 0x1;
 804b0e2:	bf18      	it	ne
 804b0e4:	f043 0301 	orrne.w	r3, r3, #1
  }


  return PinPos;
}
 804b0e8:	4618      	mov	r0, r3
 804b0ea:	4770      	bx	lr
 804b0ec:	fffff0f0 	.word	0xfffff0f0
 804b0f0:	ffffcccc 	.word	0xffffcccc
 804b0f4:	ffffaaaa 	.word	0xffffaaaa

0804b0f8 <HW_GPIO_Init>:
{
 804b0f8:	b430      	push	{r4, r5}
  RCC_GPIO_CLK_ENABLE((uint32_t) port);
 804b0fa:	4b28      	ldr	r3, [pc, #160]	; (804b19c <HW_GPIO_Init+0xa4>)
 804b0fc:	4298      	cmp	r0, r3
{
 804b0fe:	b086      	sub	sp, #24
  RCC_GPIO_CLK_ENABLE((uint32_t) port);
 804b100:	f04f 0400 	mov.w	r4, #0
 804b104:	f503 5350 	add.w	r3, r3, #13312	; 0x3400
 804b108:	d032      	beq.n	804b170 <HW_GPIO_Init+0x78>
 804b10a:	d80f      	bhi.n	804b12c <HW_GPIO_Init+0x34>
 804b10c:	4d24      	ldr	r5, [pc, #144]	; (804b1a0 <HW_GPIO_Init+0xa8>)
 804b10e:	42a8      	cmp	r0, r5
 804b110:	d01e      	beq.n	804b150 <HW_GPIO_Init+0x58>
 804b112:	2300      	movs	r3, #0
 804b114:	9305      	str	r3, [sp, #20]
 804b116:	4b23      	ldr	r3, [pc, #140]	; (804b1a4 <HW_GPIO_Init+0xac>)
 804b118:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 804b11a:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 804b11e:	631c      	str	r4, [r3, #48]	; 0x30
 804b120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804b122:	f003 0380 	and.w	r3, r3, #128	; 0x80
 804b126:	9305      	str	r3, [sp, #20]
 804b128:	9b05      	ldr	r3, [sp, #20]
 804b12a:	e01b      	b.n	804b164 <HW_GPIO_Init+0x6c>
 804b12c:	4d1e      	ldr	r5, [pc, #120]	; (804b1a8 <HW_GPIO_Init+0xb0>)
 804b12e:	42a8      	cmp	r0, r5
 804b130:	d029      	beq.n	804b186 <HW_GPIO_Init+0x8e>
 804b132:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 804b136:	42a8      	cmp	r0, r5
 804b138:	d1eb      	bne.n	804b112 <HW_GPIO_Init+0x1a>
 804b13a:	9404      	str	r4, [sp, #16]
 804b13c:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 804b13e:	f044 0408 	orr.w	r4, r4, #8
 804b142:	631c      	str	r4, [r3, #48]	; 0x30
 804b144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804b146:	f003 0308 	and.w	r3, r3, #8
 804b14a:	9304      	str	r3, [sp, #16]
 804b14c:	9b04      	ldr	r3, [sp, #16]
 804b14e:	e009      	b.n	804b164 <HW_GPIO_Init+0x6c>
 804b150:	9401      	str	r4, [sp, #4]
 804b152:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 804b154:	f044 0401 	orr.w	r4, r4, #1
 804b158:	631c      	str	r4, [r3, #48]	; 0x30
 804b15a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804b15c:	f003 0301 	and.w	r3, r3, #1
 804b160:	9301      	str	r3, [sp, #4]
 804b162:	9b01      	ldr	r3, [sp, #4]
  initStruct->Pin = GPIO_Pin ;
 804b164:	6011      	str	r1, [r2, #0]
  HAL_GPIO_Init(port, initStruct);
 804b166:	4611      	mov	r1, r2
}
 804b168:	b006      	add	sp, #24
 804b16a:	bc30      	pop	{r4, r5}
  HAL_GPIO_Init(port, initStruct);
 804b16c:	f7f8 bb32 	b.w	80437d4 <HAL_GPIO_Init>
  RCC_GPIO_CLK_ENABLE((uint32_t) port);
 804b170:	9402      	str	r4, [sp, #8]
 804b172:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 804b174:	f044 0402 	orr.w	r4, r4, #2
 804b178:	631c      	str	r4, [r3, #48]	; 0x30
 804b17a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804b17c:	f003 0302 	and.w	r3, r3, #2
 804b180:	9302      	str	r3, [sp, #8]
 804b182:	9b02      	ldr	r3, [sp, #8]
 804b184:	e7ee      	b.n	804b164 <HW_GPIO_Init+0x6c>
 804b186:	9403      	str	r4, [sp, #12]
 804b188:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 804b18a:	f044 0404 	orr.w	r4, r4, #4
 804b18e:	631c      	str	r4, [r3, #48]	; 0x30
 804b190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804b192:	f003 0304 	and.w	r3, r3, #4
 804b196:	9303      	str	r3, [sp, #12]
 804b198:	9b03      	ldr	r3, [sp, #12]
 804b19a:	e7e3      	b.n	804b164 <HW_GPIO_Init+0x6c>
 804b19c:	40020400 	.word	0x40020400
 804b1a0:	40020000 	.word	0x40020000
 804b1a4:	40023800 	.word	0x40023800
 804b1a8:	40020800 	.word	0x40020800

0804b1ac <HW_GPIO_SetIrq>:
{
 804b1ac:	b538      	push	{r3, r4, r5, lr}
  uint32_t BitPos = HW_GPIO_GetBitPos(GPIO_Pin) ;
 804b1ae:	4608      	mov	r0, r1
{
 804b1b0:	461c      	mov	r4, r3
 804b1b2:	4615      	mov	r5, r2
  uint32_t BitPos = HW_GPIO_GetBitPos(GPIO_Pin) ;
 804b1b4:	f7ff ff84 	bl	804b0c0 <HW_GPIO_GetBitPos>
 804b1b8:	4b08      	ldr	r3, [pc, #32]	; (804b1dc <HW_GPIO_SetIrq+0x30>)
    GpioIrq[ BitPos ] = irqHandler;
 804b1ba:	f843 4020 	str.w	r4, [r3, r0, lsl #2]
  if (irqHandler != NULL)
 804b1be:	b164      	cbz	r4, 804b1da <HW_GPIO_SetIrq+0x2e>
    IRQnb = MSP_GetIRQn(GPIO_Pin);
 804b1c0:	4608      	mov	r0, r1
 804b1c2:	f000 fe29 	bl	804be18 <MSP_GetIRQn>
    HAL_NVIC_SetPriority(IRQnb, prio, 0);
 804b1c6:	4629      	mov	r1, r5
    IRQnb = MSP_GetIRQn(GPIO_Pin);
 804b1c8:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(IRQnb, prio, 0);
 804b1ca:	2200      	movs	r2, #0
 804b1cc:	f7f7 ff08 	bl	8042fe0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IRQnb);
 804b1d0:	4620      	mov	r0, r4
}
 804b1d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    HAL_NVIC_EnableIRQ(IRQnb);
 804b1d6:	f7f7 bf37 	b.w	8043048 <HAL_NVIC_EnableIRQ>
}
 804b1da:	bd38      	pop	{r3, r4, r5, pc}
 804b1dc:	20009530 	.word	0x20009530

0804b1e0 <HW_GPIO_IrqHandler>:
{
 804b1e0:	b510      	push	{r4, lr}
  uint32_t BitPos = HW_GPIO_GetBitPos(GPIO_Pin);
 804b1e2:	f7ff ff6d 	bl	804b0c0 <HW_GPIO_GetBitPos>
  if (GpioIrq[ BitPos ]  != NULL)
 804b1e6:	4b04      	ldr	r3, [pc, #16]	; (804b1f8 <HW_GPIO_IrqHandler+0x18>)
 804b1e8:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 804b1ec:	b11b      	cbz	r3, 804b1f6 <HW_GPIO_IrqHandler+0x16>
    GpioIrq[ BitPos ](NULL);
 804b1ee:	2000      	movs	r0, #0
}
 804b1f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    GpioIrq[ BitPos ](NULL);
 804b1f4:	4718      	bx	r3
}
 804b1f6:	bd10      	pop	{r4, pc}
 804b1f8:	20009530 	.word	0x20009530

0804b1fc <HW_GPIO_Write>:
  HAL_GPIO_WritePin(GPIOx, GPIO_Pin, (GPIO_PinState) value);
 804b1fc:	b2d2      	uxtb	r2, r2
 804b1fe:	f7f8 bc5d 	b.w	8043abc <HAL_GPIO_WritePin>
	...

0804b204 <HW_RTC_GetCalendarValue>:
 * @param pointer to RTC_DateStruct
 * @param pointer to RTC_TimeStruct
 * @retval time in ticks
 */
static uint64_t HW_RTC_GetCalendarValue(RTC_DateTypeDef *RTC_DateStruct, RTC_TimeTypeDef *RTC_TimeStruct)
{
 804b204:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t first_read;
  uint32_t correction;
  uint32_t seconds;

  /* Get Time and Date*/
  HAL_RTC_GetTime(&RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN);
 804b208:	2200      	movs	r2, #0
{
 804b20a:	4605      	mov	r5, r0
  HAL_RTC_GetTime(&RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN);
 804b20c:	4826      	ldr	r0, [pc, #152]	; (804b2a8 <HW_RTC_GetCalendarValue+0xa4>)
  * @param  RTCx RTC Instance
  * @retval Sub second value (number between 0 and 65535)
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 804b20e:	4f27      	ldr	r7, [pc, #156]	; (804b2ac <HW_RTC_GetCalendarValue+0xa8>)

  /* make sure it is correct due to asynchronus nature of RTC*/
  do
  {
    first_read = LL_RTC_TIME_GetSubSecond(RTC);
    HAL_RTC_GetDate(&RtcHandle, RTC_DateStruct, RTC_FORMAT_BIN);
 804b210:	f8df 8094 	ldr.w	r8, [pc, #148]	; 804b2a8 <HW_RTC_GetCalendarValue+0xa4>
{
 804b214:	460c      	mov	r4, r1
  HAL_RTC_GetTime(&RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN);
 804b216:	f7f9 f9e6 	bl	80445e6 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&RtcHandle, RTC_DateStruct, RTC_FORMAT_BIN);
 804b21a:	2200      	movs	r2, #0
 804b21c:	4629      	mov	r1, r5
 804b21e:	4640      	mov	r0, r8
 804b220:	6abe      	ldr	r6, [r7, #40]	; 0x28
 804b222:	f7f9 fa07 	bl	8044634 <HAL_RTC_GetDate>
    HAL_RTC_GetTime(&RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN);
 804b226:	2200      	movs	r2, #0
 804b228:	4621      	mov	r1, r4
 804b22a:	4640      	mov	r0, r8
 804b22c:	f7f9 f9db 	bl	80445e6 <HAL_RTC_GetTime>
 804b230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 804b232:	b2b6      	uxth	r6, r6
 804b234:	b29b      	uxth	r3, r3

  }
  while (first_read != LL_RTC_TIME_GetSubSecond(RTC));
 804b236:	42b3      	cmp	r3, r6
 804b238:	d1ef      	bne.n	804b21a <HW_RTC_GetCalendarValue+0x16>

  /* calculte amount of elapsed days since 01/01/2000 */
  seconds = DIVC((DAYS_IN_YEAR * 3 + DAYS_IN_LEAP_YEAR) * RTC_DateStruct->Year, 4);
 804b23a:	78eb      	ldrb	r3, [r5, #3]

  correction = ((RTC_DateStruct->Year % 4) == 0) ? DAYS_IN_MONTH_CORRECTION_LEAP : DAYS_IN_MONTH_CORRECTION_NORM ;
 804b23c:	4a1c      	ldr	r2, [pc, #112]	; (804b2b0 <HW_RTC_GetCalendarValue+0xac>)
 804b23e:	491d      	ldr	r1, [pc, #116]	; (804b2b4 <HW_RTC_GetCalendarValue+0xb0>)
 804b240:	f013 0f03 	tst.w	r3, #3
 804b244:	bf08      	it	eq
 804b246:	4611      	moveq	r1, r2

  seconds += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31), 2) - (((correction >> ((RTC_DateStruct->Month - 1) * 2)) & 0x3)));
 804b248:	786a      	ldrb	r2, [r5, #1]
  seconds = DIVC((DAYS_IN_YEAR * 3 + DAYS_IN_LEAP_YEAR) * RTC_DateStruct->Year, 4);
 804b24a:	f240 50b5 	movw	r0, #1461	; 0x5b5
 804b24e:	4358      	muls	r0, r3
  seconds += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31), 2) - (((correction >> ((RTC_DateStruct->Month - 1) * 2)) & 0x3)));
 804b250:	3a01      	subs	r2, #1
 804b252:	233d      	movs	r3, #61	; 0x3d
 804b254:	4353      	muls	r3, r2
  seconds = DIVC((DAYS_IN_YEAR * 3 + DAYS_IN_LEAP_YEAR) * RTC_DateStruct->Year, 4);
 804b256:	1cc6      	adds	r6, r0, #3
  seconds += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31), 2) - (((correction >> ((RTC_DateStruct->Month - 1) * 2)) & 0x3)));
 804b258:	3301      	adds	r3, #1
 804b25a:	2002      	movs	r0, #2
 804b25c:	fb93 f3f0 	sdiv	r3, r3, r0

  seconds += (RTC_DateStruct->Date - 1);
 804b260:	78a8      	ldrb	r0, [r5, #2]
  seconds += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31), 2) - (((correction >> ((RTC_DateStruct->Month - 1) * 2)) & 0x3)));
 804b262:	0052      	lsls	r2, r2, #1
 804b264:	3801      	subs	r0, #1
 804b266:	eb00 0096 	add.w	r0, r0, r6, lsr #2
 804b26a:	fa21 f202 	lsr.w	r2, r1, r2
 804b26e:	4403      	add	r3, r0
 804b270:	f002 0203 	and.w	r2, r2, #3
  seconds += (RTC_DateStruct->Date - 1);
 804b274:	1a9b      	subs	r3, r3, r2

  /* convert from days to seconds */
  seconds *= SECONDS_IN_1DAY;

  seconds += ((uint32_t)RTC_TimeStruct->Seconds +
              ((uint32_t)RTC_TimeStruct->Minutes * SECONDS_IN_1MINUTE) +
 804b276:	7862      	ldrb	r2, [r4, #1]
              ((uint32_t)RTC_TimeStruct->Hours * SECONDS_IN_1HOUR)) ;
 804b278:	7821      	ldrb	r1, [r4, #0]
              ((uint32_t)RTC_TimeStruct->Minutes * SECONDS_IN_1MINUTE) +
 804b27a:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 804b27e:	f44f 6061 	mov.w	r0, #3600	; 0xe10
 804b282:	0092      	lsls	r2, r2, #2
 804b284:	fb00 2201 	mla	r2, r0, r1, r2
  seconds += ((uint32_t)RTC_TimeStruct->Seconds +
 804b288:	78a1      	ldrb	r1, [r4, #2]
              ((uint32_t)RTC_TimeStruct->Minutes * SECONDS_IN_1MINUTE) +
 804b28a:	440a      	add	r2, r1
  seconds += ((uint32_t)RTC_TimeStruct->Seconds +
 804b28c:	490a      	ldr	r1, [pc, #40]	; (804b2b8 <HW_RTC_GetCalendarValue+0xb4>)
 804b28e:	fb01 2303 	mla	r3, r1, r3, r2



  calendarValue = (((uint64_t) seconds) << N_PREDIV_S) + (PREDIV_S - RTC_TimeStruct->SubSeconds);
 804b292:	0d9e      	lsrs	r6, r3, #22
 804b294:	029d      	lsls	r5, r3, #10
 804b296:	6863      	ldr	r3, [r4, #4]
 804b298:	f5c3 737f 	rsb	r3, r3, #1020	; 0x3fc
 804b29c:	3303      	adds	r3, #3

  return (calendarValue);
}
 804b29e:	18e8      	adds	r0, r5, r3
 804b2a0:	f146 0100 	adc.w	r1, r6, #0
 804b2a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 804b2a8:	20009570 	.word	0x20009570
 804b2ac:	40002800 	.word	0x40002800
 804b2b0:	00445550 	.word	0x00445550
 804b2b4:	0099aaa0 	.word	0x0099aaa0
 804b2b8:	00015180 	.word	0x00015180

0804b2bc <HW_RTC_GetMinimumTimeout>:
}
 804b2bc:	2003      	movs	r0, #3
 804b2be:	4770      	bx	lr

0804b2c0 <HW_RTC_ms2Tick>:
{
 804b2c0:	b508      	push	{r3, lr}
 804b2c2:	4601      	mov	r1, r0
  return (uint32_t)((((uint64_t)timeMilliSec) * CONV_DENOM) / CONV_NUMER);
 804b2c4:	227d      	movs	r2, #125	; 0x7d
 804b2c6:	2300      	movs	r3, #0
 804b2c8:	01c0      	lsls	r0, r0, #7
 804b2ca:	0e49      	lsrs	r1, r1, #25
 804b2cc:	f7f5 fda6 	bl	8040e1c <__aeabi_uldivmod>
}
 804b2d0:	bd08      	pop	{r3, pc}

0804b2d2 <HW_RTC_Tick2ms>:
  return ((seconds * 1000) + ((tick * 1000) >> N_PREDIV_S));
 804b2d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  tick = tick & PREDIV_S;
 804b2d6:	f3c0 0209 	ubfx	r2, r0, #0, #10
  uint32_t seconds = tick >> N_PREDIV_S;
 804b2da:	0a80      	lsrs	r0, r0, #10
  return ((seconds * 1000) + ((tick * 1000) >> N_PREDIV_S));
 804b2dc:	435a      	muls	r2, r3
 804b2de:	4358      	muls	r0, r3
}
 804b2e0:	eb00 2092 	add.w	r0, r0, r2, lsr #10
 804b2e4:	4770      	bx	lr
	...

0804b2e8 <HW_RTC_GetTimerElapsedTime>:
{
 804b2e8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  uint32_t CalendarValue = (uint32_t) HW_RTC_GetCalendarValue(&RTC_DateStruct, &RTC_TimeStruct);
 804b2ea:	a901      	add	r1, sp, #4
 804b2ec:	4668      	mov	r0, sp
 804b2ee:	f7ff ff89 	bl	804b204 <HW_RTC_GetCalendarValue>
  return ((uint32_t)(CalendarValue - RtcTimerContext.Rtc_Time));
 804b2f2:	4b03      	ldr	r3, [pc, #12]	; (804b300 <HW_RTC_GetTimerElapsedTime+0x18>)
 804b2f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
}
 804b2f6:	1ac0      	subs	r0, r0, r3
 804b2f8:	b007      	add	sp, #28
 804b2fa:	f85d fb04 	ldr.w	pc, [sp], #4
 804b2fe:	bf00      	nop
 804b300:	20009570 	.word	0x20009570

0804b304 <HW_RTC_GetTimerValue>:
{
 804b304:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  uint32_t CalendarValue = (uint32_t) HW_RTC_GetCalendarValue(&RTC_DateStruct, &RTC_TimeStruct);
 804b306:	a901      	add	r1, sp, #4
 804b308:	4668      	mov	r0, sp
 804b30a:	f7ff ff7b 	bl	804b204 <HW_RTC_GetCalendarValue>
}
 804b30e:	b007      	add	sp, #28
 804b310:	f85d fb04 	ldr.w	pc, [sp], #4

0804b314 <HW_RTC_StopAlarm>:
{
 804b314:	b510      	push	{r4, lr}
  HAL_RTC_DeactivateAlarm(&RtcHandle, RTC_ALARM_A);
 804b316:	4c08      	ldr	r4, [pc, #32]	; (804b338 <HW_RTC_StopAlarm+0x24>)
 804b318:	f44f 7180 	mov.w	r1, #256	; 0x100
 804b31c:	4620      	mov	r0, r4
 804b31e:	f7f8 ff05 	bl	804412c <HAL_RTC_DeactivateAlarm>
  __HAL_RTC_ALARM_CLEAR_FLAG(&RtcHandle, RTC_FLAG_ALRAF);
 804b322:	6822      	ldr	r2, [r4, #0]
 804b324:	68d3      	ldr	r3, [r2, #12]
 804b326:	b2db      	uxtb	r3, r3
 804b328:	f463 73c0 	orn	r3, r3, #384	; 0x180
 804b32c:	60d3      	str	r3, [r2, #12]
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 804b32e:	4b03      	ldr	r3, [pc, #12]	; (804b33c <HW_RTC_StopAlarm+0x28>)
 804b330:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 804b334:	615a      	str	r2, [r3, #20]
}
 804b336:	bd10      	pop	{r4, pc}
 804b338:	20009570 	.word	0x20009570
 804b33c:	40013c00 	.word	0x40013c00

0804b340 <HW_RTC_SetAlarm>:
{
 804b340:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if ((MIN_ALARM_DELAY + McuWakeUpTimeCal) < ((timeout - HW_RTC_GetTimerElapsedTime())))
 804b344:	4c54      	ldr	r4, [pc, #336]	; (804b498 <HW_RTC_SetAlarm+0x158>)
{
 804b346:	4605      	mov	r5, r0
  if ((MIN_ALARM_DELAY + McuWakeUpTimeCal) < ((timeout - HW_RTC_GetTimerElapsedTime())))
 804b348:	f9b4 604c 	ldrsh.w	r6, [r4, #76]	; 0x4c
 804b34c:	f7ff ffcc 	bl	804b2e8 <HW_RTC_GetTimerElapsedTime>
 804b350:	3603      	adds	r6, #3
 804b352:	1a28      	subs	r0, r5, r0
 804b354:	4286      	cmp	r6, r0
    LPM_SetStopMode(LPM_RTC_Id, LPM_Enable);
 804b356:	bf34      	ite	cc
 804b358:	2100      	movcc	r1, #0
    LPM_SetStopMode(LPM_RTC_Id, LPM_Disable);
 804b35a:	2101      	movcs	r1, #1
 804b35c:	2004      	movs	r0, #4
 804b35e:	f7ff f93b 	bl	804a5d8 <LPM_SetStopMode>
  if (LPM_GetMode() == LPM_StopMode)
 804b362:	f7ff f94f 	bl	804a604 <LPM_GetMode>
 804b366:	2801      	cmp	r0, #1
    timeout = timeout -  McuWakeUpTimeCal;
 804b368:	bf08      	it	eq
 804b36a:	f9b4 304c 	ldrsheq.w	r3, [r4, #76]	; 0x4c
  RTC_TimeTypeDef RTC_TimeStruct = RtcTimerContext.RTC_Calndr_Time;
 804b36e:	6da6      	ldr	r6, [r4, #88]	; 0x58
 804b370:	f894 2054 	ldrb.w	r2, [r4, #84]	; 0x54
 804b374:	9201      	str	r2, [sp, #4]
    timeout = timeout -  McuWakeUpTimeCal;
 804b376:	bf08      	it	eq
 804b378:	1aed      	subeq	r5, r5, r3
  rtcAlarmSubSeconds =  PREDIV_S - RTC_TimeStruct.SubSeconds;
 804b37a:	f5c6 767f 	rsb	r6, r6, #1020	; 0x3fc
  RTC_DateTypeDef RTC_DateStruct = RtcTimerContext.RTC_Calndr_Date;
 804b37e:	f894 306a 	ldrb.w	r3, [r4, #106]	; 0x6a
 804b382:	9300      	str	r3, [sp, #0]
  RTC_TimeTypeDef RTC_TimeStruct = RtcTimerContext.RTC_Calndr_Time;
 804b384:	f894 b055 	ldrb.w	fp, [r4, #85]	; 0x55
 804b388:	f894 a056 	ldrb.w	sl, [r4, #86]	; 0x56
 804b38c:	f894 8057 	ldrb.w	r8, [r4, #87]	; 0x57
  RTC_DateTypeDef RTC_DateStruct = RtcTimerContext.RTC_Calndr_Date;
 804b390:	f894 7069 	ldrb.w	r7, [r4, #105]	; 0x69
 804b394:	f894 906b 	ldrb.w	r9, [r4, #107]	; 0x6b
  rtcAlarmSubSeconds =  PREDIV_S - RTC_TimeStruct.SubSeconds;
 804b398:	3603      	adds	r6, #3
  HW_RTC_StopAlarm();
 804b39a:	f7ff ffbb 	bl	804b314 <HW_RTC_StopAlarm>
  rtcAlarmSubSeconds += (timeoutValue & PREDIV_S);
 804b39e:	f3c5 0109 	ubfx	r1, r5, #0, #10
  rtcAlarmDays =  RTC_DateStruct.Date;
 804b3a2:	9b00      	ldr	r3, [sp, #0]
 804b3a4:	9a01      	ldr	r2, [sp, #4]
  rtcAlarmSubSeconds += (timeoutValue & PREDIV_S);
 804b3a6:	fa11 f686 	uxtah	r6, r1, r6
  while (timeoutValue >= SECONDS_IN_1DAY)
 804b3aa:	493c      	ldr	r1, [pc, #240]	; (804b49c <HW_RTC_SetAlarm+0x15c>)
  rtcAlarmSubSeconds += (timeoutValue & PREDIV_S);
 804b3ac:	b2b6      	uxth	r6, r6
  timeoutValue >>= N_PREDIV_S;  /* convert timeout  in seconds */
 804b3ae:	0aad      	lsrs	r5, r5, #10
  rtcAlarmDays =  RTC_DateStruct.Date;
 804b3b0:	b29b      	uxth	r3, r3
  while (timeoutValue >= SECONDS_IN_1DAY)
 804b3b2:	428d      	cmp	r5, r1
 804b3b4:	d84b      	bhi.n	804b44e <HW_RTC_SetAlarm+0x10e>
  rtcAlarmHours = RTC_TimeStruct.Hours;
 804b3b6:	fa1f fc82 	uxth.w	ip, r2
  while (timeoutValue >= SECONDS_IN_1HOUR)
 804b3ba:	f5b5 6f61 	cmp.w	r5, #3600	; 0xe10
 804b3be:	d24d      	bcs.n	804b45c <HW_RTC_SetAlarm+0x11c>
  rtcAlarmMinutes = RTC_TimeStruct.Minutes;
 804b3c0:	fa1f f28b 	uxth.w	r2, fp
  while (timeoutValue >= SECONDS_IN_1MINUTE)
 804b3c4:	2d3b      	cmp	r5, #59	; 0x3b
 804b3c6:	d850      	bhi.n	804b46a <HW_RTC_SetAlarm+0x12a>
 804b3c8:	0ab1      	lsrs	r1, r6, #10
 804b3ca:	ebc1 1081 	rsb	r0, r1, r1, lsl #6
 804b3ce:	eb06 2680 	add.w	r6, r6, r0, lsl #10
 804b3d2:	eb01 000a 	add.w	r0, r1, sl
 804b3d6:	4428      	add	r0, r5
 804b3d8:	b2b6      	uxth	r6, r6
 804b3da:	b280      	uxth	r0, r0
  while (rtcAlarmSeconds >= SECONDS_IN_1MINUTE)
 804b3dc:	283b      	cmp	r0, #59	; 0x3b
 804b3de:	d848      	bhi.n	804b472 <HW_RTC_SetAlarm+0x132>
  while (rtcAlarmMinutes >= MINUTES_IN_1HOUR)
 804b3e0:	2a3b      	cmp	r2, #59	; 0x3b
 804b3e2:	d84b      	bhi.n	804b47c <HW_RTC_SetAlarm+0x13c>
  while (rtcAlarmHours >= HOURS_IN_1DAY)
 804b3e4:	f1bc 0f17 	cmp.w	ip, #23
 804b3e8:	d84f      	bhi.n	804b48a <HW_RTC_SetAlarm+0x14a>
 804b3ea:	492d      	ldr	r1, [pc, #180]	; (804b4a0 <HW_RTC_SetAlarm+0x160>)
  RTC_AlarmStructure.AlarmTime.Seconds = rtcAlarmSeconds;
 804b3ec:	f884 0026 	strb.w	r0, [r4, #38]	; 0x26
  if (RTC_DateStruct.Year % 4 == 0)
 804b3f0:	f019 0f03 	tst.w	r9, #3
 804b3f4:	f107 37ff 	add.w	r7, r7, #4294967295
    if (rtcAlarmDays > DaysInMonth[ RTC_DateStruct.Month - 1 ])
 804b3f8:	bf16      	itet	ne
 804b3fa:	19c9      	addne	r1, r1, r7
    if (rtcAlarmDays > DaysInMonthLeapYear[ RTC_DateStruct.Month - 1 ])
 804b3fc:	5dcd      	ldrbeq	r5, [r1, r7]
    if (rtcAlarmDays > DaysInMonth[ RTC_DateStruct.Month - 1 ])
 804b3fe:	7b0d      	ldrbne	r5, [r1, #12]
  RTC_AlarmStructure.AlarmTime.Minutes = rtcAlarmMinutes;
 804b400:	f884 2025 	strb.w	r2, [r4, #37]	; 0x25
    if (rtcAlarmDays > DaysInMonth[ RTC_DateStruct.Month - 1 ])
 804b404:	42ab      	cmp	r3, r5
      rtcAlarmDays = rtcAlarmDays % DaysInMonth[ RTC_DateStruct.Month - 1 ];
 804b406:	bf84      	itt	hi
 804b408:	fb93 f1f5 	sdivhi	r1, r3, r5
 804b40c:	fb05 3311 	mlshi	r3, r5, r1, r3
  RTC_AlarmStructure.AlarmSubSecondMask  = HW_RTC_ALARMSUBSECONDMASK;
 804b410:	f04f 6120 	mov.w	r1, #167772160	; 0xa000000
 804b414:	63e1      	str	r1, [r4, #60]	; 0x3c
  HAL_RTC_SetAlarm_IT(&RtcHandle, &RTC_AlarmStructure, RTC_FORMAT_BIN);
 804b416:	4923      	ldr	r1, [pc, #140]	; (804b4a4 <HW_RTC_SetAlarm+0x164>)
  RTC_AlarmStructure.AlarmTime.Hours   = rtcAlarmHours;
 804b418:	f884 c024 	strb.w	ip, [r4, #36]	; 0x24
      rtcAlarmDays = rtcAlarmDays % DaysInMonth[ RTC_DateStruct.Month - 1 ];
 804b41c:	bf88      	it	hi
 804b41e:	b29b      	uxthhi	r3, r3
  RTC_AlarmStructure.AlarmTime.SubSeconds = PREDIV_S - rtcAlarmSubSeconds;
 804b420:	f5c6 767f 	rsb	r6, r6, #1020	; 0x3fc
  RTC_AlarmStructure.AlarmDateWeekDaySel   = RTC_ALARMDATEWEEKDAYSEL_DATE;
 804b424:	2200      	movs	r2, #0
  RTC_AlarmStructure.AlarmTime.SubSeconds = PREDIV_S - rtcAlarmSubSeconds;
 804b426:	3603      	adds	r6, #3
  RTC_AlarmStructure.AlarmDateWeekDay    = (uint8_t)rtcAlarmDays;
 804b428:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  HAL_RTC_SetAlarm_IT(&RtcHandle, &RTC_AlarmStructure, RTC_FORMAT_BIN);
 804b42c:	f1a1 0024 	sub.w	r0, r1, #36	; 0x24
  RTC_AlarmStructure.Alarm = RTC_ALARM_A;
 804b430:	f44f 7380 	mov.w	r3, #256	; 0x100
  RTC_AlarmStructure.AlarmTime.SubSeconds = PREDIV_S - rtcAlarmSubSeconds;
 804b434:	62a6      	str	r6, [r4, #40]	; 0x28
  RTC_AlarmStructure.AlarmTime.TimeFormat   = RTC_TimeStruct.TimeFormat;
 804b436:	f884 8027 	strb.w	r8, [r4, #39]	; 0x27
  RTC_AlarmStructure.AlarmDateWeekDaySel   = RTC_ALARMDATEWEEKDAYSEL_DATE;
 804b43a:	6422      	str	r2, [r4, #64]	; 0x40
  RTC_AlarmStructure.AlarmMask       = RTC_ALARMMASK_NONE;
 804b43c:	63a2      	str	r2, [r4, #56]	; 0x38
  RTC_AlarmStructure.Alarm = RTC_ALARM_A;
 804b43e:	64a3      	str	r3, [r4, #72]	; 0x48
  RTC_AlarmStructure.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 804b440:	e9c4 220c 	strd	r2, r2, [r4, #48]	; 0x30
}
 804b444:	b003      	add	sp, #12
 804b446:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  HAL_RTC_SetAlarm_IT(&RtcHandle, &RTC_AlarmStructure, RTC_FORMAT_BIN);
 804b44a:	f7f9 b815 	b.w	8044478 <HAL_RTC_SetAlarm_IT>
    timeoutValue -= SECONDS_IN_1DAY;
 804b44e:	f5a5 35a8 	sub.w	r5, r5, #86016	; 0x15000
    rtcAlarmDays++;
 804b452:	3301      	adds	r3, #1
    timeoutValue -= SECONDS_IN_1DAY;
 804b454:	f5a5 75c0 	sub.w	r5, r5, #384	; 0x180
    rtcAlarmDays++;
 804b458:	b29b      	uxth	r3, r3
 804b45a:	e7aa      	b.n	804b3b2 <HW_RTC_SetAlarm+0x72>
    rtcAlarmHours++;
 804b45c:	f10c 0c01 	add.w	ip, ip, #1
    timeoutValue -= SECONDS_IN_1HOUR;
 804b460:	f5a5 6561 	sub.w	r5, r5, #3600	; 0xe10
    rtcAlarmHours++;
 804b464:	fa1f fc8c 	uxth.w	ip, ip
 804b468:	e7a7      	b.n	804b3ba <HW_RTC_SetAlarm+0x7a>
    rtcAlarmMinutes++;
 804b46a:	3201      	adds	r2, #1
    timeoutValue -= SECONDS_IN_1MINUTE;
 804b46c:	3d3c      	subs	r5, #60	; 0x3c
    rtcAlarmMinutes++;
 804b46e:	b292      	uxth	r2, r2
 804b470:	e7a8      	b.n	804b3c4 <HW_RTC_SetAlarm+0x84>
    rtcAlarmSeconds -= SECONDS_IN_1MINUTE;
 804b472:	383c      	subs	r0, #60	; 0x3c
    rtcAlarmMinutes++;
 804b474:	3201      	adds	r2, #1
    rtcAlarmSeconds -= SECONDS_IN_1MINUTE;
 804b476:	b280      	uxth	r0, r0
    rtcAlarmMinutes++;
 804b478:	b292      	uxth	r2, r2
 804b47a:	e7af      	b.n	804b3dc <HW_RTC_SetAlarm+0x9c>
    rtcAlarmMinutes -= MINUTES_IN_1HOUR;
 804b47c:	3a3c      	subs	r2, #60	; 0x3c
    rtcAlarmHours++;
 804b47e:	f10c 0c01 	add.w	ip, ip, #1
    rtcAlarmMinutes -= MINUTES_IN_1HOUR;
 804b482:	b292      	uxth	r2, r2
    rtcAlarmHours++;
 804b484:	fa1f fc8c 	uxth.w	ip, ip
 804b488:	e7aa      	b.n	804b3e0 <HW_RTC_SetAlarm+0xa0>
    rtcAlarmHours -= HOURS_IN_1DAY;
 804b48a:	f1ac 0c18 	sub.w	ip, ip, #24
    rtcAlarmDays++;
 804b48e:	3301      	adds	r3, #1
    rtcAlarmHours -= HOURS_IN_1DAY;
 804b490:	fa1f fc8c 	uxth.w	ip, ip
    rtcAlarmDays++;
 804b494:	b29b      	uxth	r3, r3
 804b496:	e7a5      	b.n	804b3e4 <HW_RTC_SetAlarm+0xa4>
 804b498:	20009570 	.word	0x20009570
 804b49c:	0001517f 	.word	0x0001517f
 804b4a0:	0804e68c 	.word	0x0804e68c
 804b4a4:	20009594 	.word	0x20009594

0804b4a8 <HW_RTC_IrqHandler>:
{
 804b4a8:	b508      	push	{r3, lr}
  LPM_SetStopMode(LPM_RTC_Id, LPM_Enable);
 804b4aa:	2100      	movs	r1, #0
 804b4ac:	2004      	movs	r0, #4
 804b4ae:	f7ff f893 	bl	804a5d8 <LPM_SetStopMode>
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 804b4b2:	4b0b      	ldr	r3, [pc, #44]	; (804b4e0 <HW_RTC_IrqHandler+0x38>)
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != RESET)
 804b4b4:	480b      	ldr	r0, [pc, #44]	; (804b4e4 <HW_RTC_IrqHandler+0x3c>)
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 804b4b6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 804b4ba:	615a      	str	r2, [r3, #20]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != RESET)
 804b4bc:	6802      	ldr	r2, [r0, #0]
 804b4be:	6893      	ldr	r3, [r2, #8]
 804b4c0:	04d9      	lsls	r1, r3, #19
 804b4c2:	d50b      	bpl.n	804b4dc <HW_RTC_IrqHandler+0x34>
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != RESET)
 804b4c4:	68d3      	ldr	r3, [r2, #12]
 804b4c6:	05db      	lsls	r3, r3, #23
 804b4c8:	d508      	bpl.n	804b4dc <HW_RTC_IrqHandler+0x34>
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 804b4ca:	68d3      	ldr	r3, [r2, #12]
 804b4cc:	b2db      	uxtb	r3, r3
 804b4ce:	f463 73c0 	orn	r3, r3, #384	; 0x180
 804b4d2:	60d3      	str	r3, [r2, #12]
}
 804b4d4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      HAL_RTC_AlarmAEventCallback(hrtc);
 804b4d8:	f000 bc9a 	b.w	804be10 <HAL_RTC_AlarmAEventCallback>
}
 804b4dc:	bd08      	pop	{r3, pc}
 804b4de:	bf00      	nop
 804b4e0:	40013c00 	.word	0x40013c00
 804b4e4:	20009570 	.word	0x20009570

0804b4e8 <HW_RTC_DelayMs>:
{
 804b4e8:	4601      	mov	r1, r0
 804b4ea:	b538      	push	{r3, r4, r5, lr}
  return (uint32_t)((((uint64_t)timeMilliSec) * CONV_DENOM) / CONV_NUMER);
 804b4ec:	227d      	movs	r2, #125	; 0x7d
 804b4ee:	2300      	movs	r3, #0
 804b4f0:	01c0      	lsls	r0, r0, #7
 804b4f2:	0e49      	lsrs	r1, r1, #25
 804b4f4:	f7f5 fc92 	bl	8040e1c <__aeabi_uldivmod>
 804b4f8:	4604      	mov	r4, r0
  timeout = HW_RTC_GetTimerValue();
 804b4fa:	f7ff ff03 	bl	804b304 <HW_RTC_GetTimerValue>
 804b4fe:	4605      	mov	r5, r0
  while (((HW_RTC_GetTimerValue() - timeout)) < delayValue)
 804b500:	f7ff ff00 	bl	804b304 <HW_RTC_GetTimerValue>
 804b504:	1b40      	subs	r0, r0, r5
 804b506:	42a0      	cmp	r0, r4
 804b508:	d300      	bcc.n	804b50c <HW_RTC_DelayMs+0x24>
}
 804b50a:	bd38      	pop	{r3, r4, r5, pc}
    __NOP();
 804b50c:	bf00      	nop
 804b50e:	e7f7      	b.n	804b500 <HW_RTC_DelayMs+0x18>

0804b510 <HW_RTC_SetTimerContext>:
{
 804b510:	b510      	push	{r4, lr}
  RtcTimerContext.Rtc_Time = (uint32_t) HW_RTC_GetCalendarValue(&RtcTimerContext.RTC_Calndr_Date, &RtcTimerContext.RTC_Calndr_Time);
 804b512:	4c04      	ldr	r4, [pc, #16]	; (804b524 <HW_RTC_SetTimerContext+0x14>)
 804b514:	f104 0154 	add.w	r1, r4, #84	; 0x54
 804b518:	f104 0068 	add.w	r0, r4, #104	; 0x68
 804b51c:	f7ff fe72 	bl	804b204 <HW_RTC_GetCalendarValue>
 804b520:	6520      	str	r0, [r4, #80]	; 0x50
}
 804b522:	bd10      	pop	{r4, pc}
 804b524:	20009570 	.word	0x20009570

0804b528 <HW_RTC_Init>:
{
 804b528:	b530      	push	{r4, r5, lr}
  if (HW_RTC_Initalized == false)
 804b52a:	4c18      	ldr	r4, [pc, #96]	; (804b58c <HW_RTC_Init+0x64>)
 804b52c:	f894 506c 	ldrb.w	r5, [r4, #108]	; 0x6c
{
 804b530:	b087      	sub	sp, #28
  if (HW_RTC_Initalized == false)
 804b532:	bb45      	cbnz	r5, 804b586 <HW_RTC_Init+0x5e>
  RtcHandle.Instance = RTC;
 804b534:	4b16      	ldr	r3, [pc, #88]	; (804b590 <HW_RTC_Init+0x68>)
  RtcHandle.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 804b536:	61a5      	str	r5, [r4, #24]
  RtcHandle.Init.SynchPrediv = PREDIV_S;  /*RTC_SYNCH_PREDIV; */
 804b538:	221f      	movs	r2, #31
  RtcHandle.Init.HourFormat = RTC_HOURFORMAT_24;
 804b53a:	e9c4 3500 	strd	r3, r5, [r4]
  HAL_RTC_Init(&RtcHandle);
 804b53e:	4620      	mov	r0, r4
  RtcHandle.Init.SynchPrediv = PREDIV_S;  /*RTC_SYNCH_PREDIV; */
 804b540:	f240 33ff 	movw	r3, #1023	; 0x3ff
 804b544:	e9c4 2302 	strd	r2, r3, [r4, #8]
  RtcHandle.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 804b548:	e9c4 5504 	strd	r5, r5, [r4, #16]
  HAL_RTC_Init(&RtcHandle);
 804b54c:	f7f8 fe6d 	bl	804422a <HAL_RTC_Init>
  RTC_DateStruct.WeekDay = RTC_WEEKDAY_MONDAY;
 804b550:	a906      	add	r1, sp, #24
 804b552:	4b10      	ldr	r3, [pc, #64]	; (804b594 <HW_RTC_Init+0x6c>)
 804b554:	f841 3d18 	str.w	r3, [r1, #-24]!
  HAL_RTC_SetDate(&RtcHandle, &RTC_DateStruct, RTC_FORMAT_BIN);
 804b558:	462a      	mov	r2, r5
 804b55a:	4620      	mov	r0, r4
 804b55c:	f7f8 ff2f 	bl	80443be <HAL_RTC_SetDate>
  RTC_TimeStruct.Hours = 11;
 804b560:	f242 530b 	movw	r3, #9483	; 0x250b
  HAL_RTC_SetTime(&RtcHandle, &RTC_TimeStruct, RTC_FORMAT_BIN);
 804b564:	462a      	mov	r2, r5
 804b566:	a901      	add	r1, sp, #4
 804b568:	4620      	mov	r0, r4
  RTC_TimeStruct.TimeFormat = 0;
 804b56a:	e9cd 3501 	strd	r3, r5, [sp, #4]
  RTC_TimeStruct.DayLightSaving = RTC_STOREOPERATION_RESET;
 804b56e:	e9cd 5504 	strd	r5, r5, [sp, #16]
  HAL_RTC_SetTime(&RtcHandle, &RTC_TimeStruct, RTC_FORMAT_BIN);
 804b572:	f7f8 feb3 	bl	80442dc <HAL_RTC_SetTime>
  HAL_RTCEx_EnableBypassShadow(&RtcHandle);
 804b576:	4620      	mov	r0, r4
 804b578:	f7f9 f885 	bl	8044686 <HAL_RTCEx_EnableBypassShadow>
    HW_RTC_SetTimerContext();
 804b57c:	f7ff ffc8 	bl	804b510 <HW_RTC_SetTimerContext>
    HW_RTC_Initalized = true;
 804b580:	2301      	movs	r3, #1
 804b582:	f884 306c 	strb.w	r3, [r4, #108]	; 0x6c
}
 804b586:	b007      	add	sp, #28
 804b588:	bd30      	pop	{r4, r5, pc}
 804b58a:	bf00      	nop
 804b58c:	20009570 	.word	0x20009570
 804b590:	40002800 	.word	0x40002800
 804b594:	15080301 	.word	0x15080301

0804b598 <HW_RTC_GetTimerContext>:
}
 804b598:	4b01      	ldr	r3, [pc, #4]	; (804b5a0 <HW_RTC_GetTimerContext+0x8>)
 804b59a:	6d18      	ldr	r0, [r3, #80]	; 0x50
 804b59c:	4770      	bx	lr
 804b59e:	bf00      	nop
 804b5a0:	20009570 	.word	0x20009570

0804b5a4 <HW_RTC_GetCalendarTime>:
 * \param [IN]   pointer to ms
 *
 * \return uint32_t seconds
 */
uint32_t HW_RTC_GetCalendarTime(uint16_t *mSeconds)
{
 804b5a4:	b530      	push	{r4, r5, lr}
 804b5a6:	b087      	sub	sp, #28
 804b5a8:	4605      	mov	r5, r0
  RTC_TimeTypeDef RTC_TimeStruct ;
  RTC_DateTypeDef RTC_DateStruct;
  uint32_t ticks;

  uint64_t calendarValue = HW_RTC_GetCalendarValue(&RTC_DateStruct, &RTC_TimeStruct);
 804b5aa:	a901      	add	r1, sp, #4
 804b5ac:	4668      	mov	r0, sp
 804b5ae:	f7ff fe29 	bl	804b204 <HW_RTC_GetCalendarValue>
 804b5b2:	4604      	mov	r4, r0

  uint32_t seconds = (uint32_t)(calendarValue >> N_PREDIV_S);

  ticks = (uint32_t) calendarValue & PREDIV_S;

  *mSeconds = HW_RTC_Tick2ms(ticks);
 804b5b4:	f3c0 0009 	ubfx	r0, r0, #0, #10
 804b5b8:	f7ff fe8b 	bl	804b2d2 <HW_RTC_Tick2ms>
 804b5bc:	8028      	strh	r0, [r5, #0]
  uint32_t seconds = (uint32_t)(calendarValue >> N_PREDIV_S);
 804b5be:	0aa0      	lsrs	r0, r4, #10

  return seconds;
}
 804b5c0:	ea40 5081 	orr.w	r0, r0, r1, lsl #22
 804b5c4:	b007      	add	sp, #28
 804b5c6:	bd30      	pop	{r4, r5, pc}

0804b5c8 <HW_RTC_BKUPWrite>:

void HW_RTC_BKUPWrite(uint32_t Data0, uint32_t Data1)
{
 804b5c8:	b538      	push	{r3, r4, r5, lr}
  HAL_RTCEx_BKUPWrite(&RtcHandle, RTC_BKP_DR0, Data0);
 804b5ca:	4c07      	ldr	r4, [pc, #28]	; (804b5e8 <HW_RTC_BKUPWrite+0x20>)
{
 804b5cc:	460d      	mov	r5, r1
  HAL_RTCEx_BKUPWrite(&RtcHandle, RTC_BKP_DR0, Data0);
 804b5ce:	4602      	mov	r2, r0
 804b5d0:	2100      	movs	r1, #0
 804b5d2:	4620      	mov	r0, r4
 804b5d4:	f7f9 f84d 	bl	8044672 <HAL_RTCEx_BKUPWrite>
  HAL_RTCEx_BKUPWrite(&RtcHandle, RTC_BKP_DR1, Data1);
 804b5d8:	462a      	mov	r2, r5
 804b5da:	4620      	mov	r0, r4
 804b5dc:	2101      	movs	r1, #1
}
 804b5de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  HAL_RTCEx_BKUPWrite(&RtcHandle, RTC_BKP_DR1, Data1);
 804b5e2:	f7f9 b846 	b.w	8044672 <HAL_RTCEx_BKUPWrite>
 804b5e6:	bf00      	nop
 804b5e8:	20009570 	.word	0x20009570

0804b5ec <HW_RTC_BKUPRead>:

void HW_RTC_BKUPRead(uint32_t *Data0, uint32_t *Data1)
{
 804b5ec:	b570      	push	{r4, r5, r6, lr}
  *Data0 = HAL_RTCEx_BKUPRead(&RtcHandle, RTC_BKP_DR0);
 804b5ee:	4c07      	ldr	r4, [pc, #28]	; (804b60c <HW_RTC_BKUPRead+0x20>)
{
 804b5f0:	4606      	mov	r6, r0
 804b5f2:	460d      	mov	r5, r1
  *Data0 = HAL_RTCEx_BKUPRead(&RtcHandle, RTC_BKP_DR0);
 804b5f4:	4620      	mov	r0, r4
 804b5f6:	2100      	movs	r1, #0
 804b5f8:	f7f9 f840 	bl	804467c <HAL_RTCEx_BKUPRead>
  *Data1 = HAL_RTCEx_BKUPRead(&RtcHandle, RTC_BKP_DR1);
 804b5fc:	2101      	movs	r1, #1
  *Data0 = HAL_RTCEx_BKUPRead(&RtcHandle, RTC_BKP_DR0);
 804b5fe:	6030      	str	r0, [r6, #0]
  *Data1 = HAL_RTCEx_BKUPRead(&RtcHandle, RTC_BKP_DR1);
 804b600:	4620      	mov	r0, r4
 804b602:	f7f9 f83b 	bl	804467c <HAL_RTCEx_BKUPRead>
 804b606:	6028      	str	r0, [r5, #0]
}
 804b608:	bd70      	pop	{r4, r5, r6, pc}
 804b60a:	bf00      	nop
 804b60c:	20009570 	.word	0x20009570

0804b610 <HW_SPI_IoInit>:
  /*##-2- Configure the SPI GPIOs */
  HW_SPI_IoDeInit();
}

void HW_SPI_IoInit(void)
{
 804b610:	b570      	push	{r4, r5, r6, lr}
 804b612:	b088      	sub	sp, #32

	GPIO_InitTypeDef initStruct = { 0 };
 804b614:	2214      	movs	r2, #20
 804b616:	2100      	movs	r1, #0
 804b618:	a803      	add	r0, sp, #12
 804b61a:	f001 fa0d 	bl	804ca38 <memset>
	if (hspi.Instance == SPI2) {
 804b61e:	4b25      	ldr	r3, [pc, #148]	; (804b6b4 <HW_SPI_IoInit+0xa4>)
 804b620:	681a      	ldr	r2, [r3, #0]
 804b622:	4b25      	ldr	r3, [pc, #148]	; (804b6b8 <HW_SPI_IoInit+0xa8>)
 804b624:	429a      	cmp	r2, r3
 804b626:	d143      	bne.n	804b6b0 <HW_SPI_IoInit+0xa0>
		/* Peripheral clock enable */
		__HAL_RCC_SPI2_CLK_ENABLE();
 804b628:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 804b62c:	2400      	movs	r4, #0
 804b62e:	9400      	str	r4, [sp, #0]
 804b630:	6c1a      	ldr	r2, [r3, #64]	; 0x40
		initStruct.Mode = GPIO_MODE_AF_PP;
		initStruct.Pull = GPIO_NOPULL;
		initStruct.Speed = GPIO_SPEED_HIGH;
		initStruct.Alternate = SPI2_AF;

		HW_GPIO_Init(RADIO_SCLK_PORT, RADIO_SCLK_PIN, &initStruct);
 804b632:	4822      	ldr	r0, [pc, #136]	; (804b6bc <HW_SPI_IoInit+0xac>)
		__HAL_RCC_SPI2_CLK_ENABLE();
 804b634:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 804b638:	641a      	str	r2, [r3, #64]	; 0x40
 804b63a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 804b63c:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 804b640:	9200      	str	r2, [sp, #0]
 804b642:	9a00      	ldr	r2, [sp, #0]
		__HAL_RCC_GPIOC_CLK_ENABLE();
 804b644:	9401      	str	r4, [sp, #4]
 804b646:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804b648:	f042 0204 	orr.w	r2, r2, #4
 804b64c:	631a      	str	r2, [r3, #48]	; 0x30
 804b64e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804b650:	f002 0204 	and.w	r2, r2, #4
 804b654:	9201      	str	r2, [sp, #4]
 804b656:	9a01      	ldr	r2, [sp, #4]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 804b658:	9402      	str	r4, [sp, #8]
 804b65a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804b65c:	f042 0202 	orr.w	r2, r2, #2
 804b660:	631a      	str	r2, [r3, #48]	; 0x30
 804b662:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804b664:	f003 0302 	and.w	r3, r3, #2
 804b668:	9302      	str	r3, [sp, #8]
 804b66a:	9b02      	ldr	r3, [sp, #8]
		initStruct.Alternate = SPI2_AF;
 804b66c:	2203      	movs	r2, #3
 804b66e:	2305      	movs	r3, #5
 804b670:	e9cd 2306 	strd	r2, r3, [sp, #24]
		initStruct.Mode = GPIO_MODE_AF_PP;
 804b674:	2502      	movs	r5, #2
		HW_GPIO_Init(RADIO_SCLK_PORT, RADIO_SCLK_PIN, &initStruct);
 804b676:	aa03      	add	r2, sp, #12
 804b678:	f44f 5100 	mov.w	r1, #8192	; 0x2000
		initStruct.Mode = GPIO_MODE_AF_PP;
 804b67c:	9504      	str	r5, [sp, #16]
		HW_GPIO_Init(RADIO_SCLK_PORT, RADIO_SCLK_PIN, &initStruct);
 804b67e:	f7ff fd3b 	bl	804b0f8 <HW_GPIO_Init>
		HW_GPIO_Init(RADIO_MISO_PORT, RADIO_MISO_PIN, &initStruct);
 804b682:	aa03      	add	r2, sp, #12
 804b684:	2104      	movs	r1, #4
 804b686:	480e      	ldr	r0, [pc, #56]	; (804b6c0 <HW_SPI_IoInit+0xb0>)
 804b688:	f7ff fd36 	bl	804b0f8 <HW_GPIO_Init>
		HW_GPIO_Init(RADIO_MOSI_PORT, RADIO_MOSI_PIN, &initStruct);
 804b68c:	aa03      	add	r2, sp, #12
 804b68e:	2108      	movs	r1, #8
 804b690:	480b      	ldr	r0, [pc, #44]	; (804b6c0 <HW_SPI_IoInit+0xb0>)
 804b692:	f7ff fd31 	bl	804b0f8 <HW_GPIO_Init>

		initStruct.Mode = GPIO_MODE_OUTPUT_PP;
 804b696:	2601      	movs	r6, #1
		initStruct.Pull = GPIO_NOPULL;

		HW_GPIO_Init(RADIO_NSS_PORT, RADIO_NSS_PIN, &initStruct);
 804b698:	aa03      	add	r2, sp, #12
 804b69a:	4629      	mov	r1, r5
 804b69c:	4807      	ldr	r0, [pc, #28]	; (804b6bc <HW_SPI_IoInit+0xac>)
		initStruct.Pull = GPIO_NOPULL;
 804b69e:	e9cd 6404 	strd	r6, r4, [sp, #16]
		HW_GPIO_Init(RADIO_NSS_PORT, RADIO_NSS_PIN, &initStruct);
 804b6a2:	f7ff fd29 	bl	804b0f8 <HW_GPIO_Init>

		HW_GPIO_Write(RADIO_NSS_PORT, RADIO_NSS_PIN, 1);
 804b6a6:	4632      	mov	r2, r6
 804b6a8:	4629      	mov	r1, r5
 804b6aa:	4804      	ldr	r0, [pc, #16]	; (804b6bc <HW_SPI_IoInit+0xac>)
 804b6ac:	f7ff fda6 	bl	804b1fc <HW_GPIO_Write>
	}
}
 804b6b0:	b008      	add	sp, #32
 804b6b2:	bd70      	pop	{r4, r5, r6, pc}
 804b6b4:	200095e0 	.word	0x200095e0
 804b6b8:	40003800 	.word	0x40003800
 804b6bc:	40020400 	.word	0x40020400
 804b6c0:	40020800 	.word	0x40020800

0804b6c4 <HW_SPI_Init>:
{
 804b6c4:	b508      	push	{r3, lr}
  hspi.Instance = SPI_RADIO;
 804b6c6:	4b1b      	ldr	r3, [pc, #108]	; (804b734 <HW_SPI_Init+0x70>)
 804b6c8:	4a1b      	ldr	r2, [pc, #108]	; (804b738 <HW_SPI_Init+0x74>)
 804b6ca:	601a      	str	r2, [r3, #0]
/* Private functions ---------------------------------------------------------*/

static uint32_t SpiFrequency(uint32_t hz)
{
  uint32_t divisor = 0;
  uint32_t SysClkTmp = SystemCoreClock;
 804b6cc:	4a1b      	ldr	r2, [pc, #108]	; (804b73c <HW_SPI_Init+0x78>)
  uint32_t baudRate;

  while (SysClkTmp > hz)
 804b6ce:	481c      	ldr	r0, [pc, #112]	; (804b740 <HW_SPI_Init+0x7c>)
  uint32_t SysClkTmp = SystemCoreClock;
 804b6d0:	6811      	ldr	r1, [r2, #0]
  uint32_t divisor = 0;
 804b6d2:	2200      	movs	r2, #0
  while (SysClkTmp > hz)
 804b6d4:	4281      	cmp	r1, r0
 804b6d6:	d904      	bls.n	804b6e2 <HW_SPI_Init+0x1e>
  {
    divisor++;
 804b6d8:	3201      	adds	r2, #1
    SysClkTmp = (SysClkTmp >> 1);

    if (divisor >= 7)
 804b6da:	2a07      	cmp	r2, #7
    SysClkTmp = (SysClkTmp >> 1);
 804b6dc:	ea4f 0151 	mov.w	r1, r1, lsr #1
    if (divisor >= 7)
 804b6e0:	d1f8      	bne.n	804b6d4 <HW_SPI_Init+0x10>
    {
      break;
    }
  }

  baudRate = (((divisor & 0x4) == 0) ? 0x0 : SPI_CR1_BR_2) |
 804b6e2:	f012 0104 	ands.w	r1, r2, #4
 804b6e6:	bf18      	it	ne
 804b6e8:	2120      	movne	r1, #32
             (((divisor & 0x2) == 0) ? 0x0 : SPI_CR1_BR_1) |
 804b6ea:	f012 0002 	ands.w	r0, r2, #2
 804b6ee:	bf18      	it	ne
 804b6f0:	2010      	movne	r0, #16
             (((divisor & 0x1) == 0) ? 0x0 : SPI_CR1_BR_0);
 804b6f2:	f012 0201 	ands.w	r2, r2, #1
  baudRate = (((divisor & 0x4) == 0) ? 0x0 : SPI_CR1_BR_2) |
 804b6f6:	ea41 0100 	orr.w	r1, r1, r0
             (((divisor & 0x1) == 0) ? 0x0 : SPI_CR1_BR_0);
 804b6fa:	bf18      	it	ne
 804b6fc:	2208      	movne	r2, #8
  baudRate = (((divisor & 0x4) == 0) ? 0x0 : SPI_CR1_BR_2) |
 804b6fe:	430a      	orrs	r2, r1
  hspi.Init.BaudRatePrescaler = SpiFrequency(10000000);
 804b700:	61da      	str	r2, [r3, #28]
  hspi.Init.Mode           = SPI_MODE_MASTER;
 804b702:	f44f 7182 	mov.w	r1, #260	; 0x104
 804b706:	2200      	movs	r2, #0
 804b708:	e9c3 1201 	strd	r1, r2, [r3, #4]
  if (HAL_SPI_Init(&hspi) != HAL_OK)
 804b70c:	4809      	ldr	r0, [pc, #36]	; (804b734 <HW_SPI_Init+0x70>)
  hspi.Init.DataSize       = SPI_DATASIZE_8BIT;
 804b70e:	60da      	str	r2, [r3, #12]
  hspi.Init.NSS            = SPI_NSS_SOFT;
 804b710:	f44f 7100 	mov.w	r1, #512	; 0x200
  hspi.Init.CLKPhase       = SPI_PHASE_1EDGE;
 804b714:	e9c3 2204 	strd	r2, r2, [r3, #16]
  hspi.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 804b718:	629a      	str	r2, [r3, #40]	; 0x28
  hspi.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 804b71a:	621a      	str	r2, [r3, #32]
  hspi.Init.NSS            = SPI_NSS_SOFT;
 804b71c:	6199      	str	r1, [r3, #24]
  hspi.Init.TIMode         = SPI_TIMODE_DISABLE;
 804b71e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_SPI_Init(&hspi) != HAL_OK)
 804b720:	f7f9 fdba 	bl	8045298 <HAL_SPI_Init>
 804b724:	b108      	cbz	r0, 804b72a <HW_SPI_Init+0x66>
    Error_Handler();
 804b726:	f7ff fb09 	bl	804ad3c <Error_Handler>
}
 804b72a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HW_SPI_IoInit();
 804b72e:	f7ff bf6f 	b.w	804b610 <HW_SPI_IoInit>
 804b732:	bf00      	nop
 804b734:	200095e0 	.word	0x200095e0
 804b738:	40003800 	.word	0x40003800
 804b73c:	2000108c 	.word	0x2000108c
 804b740:	00989680 	.word	0x00989680

0804b744 <HW_SPI_InOut>:
{
 804b744:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  HAL_SPI_TransmitReceive(&hspi, (uint8_t *) &txData, (uint8_t *) &rxData, 1, HAL_MAX_DELAY);
 804b746:	f04f 33ff 	mov.w	r3, #4294967295
{
 804b74a:	f8ad 000e 	strh.w	r0, [sp, #14]
  HAL_SPI_TransmitReceive(&hspi, (uint8_t *) &txData, (uint8_t *) &rxData, 1, HAL_MAX_DELAY);
 804b74e:	9300      	str	r3, [sp, #0]
 804b750:	f10d 0216 	add.w	r2, sp, #22
 804b754:	2301      	movs	r3, #1
 804b756:	f10d 010e 	add.w	r1, sp, #14
 804b75a:	4804      	ldr	r0, [pc, #16]	; (804b76c <HW_SPI_InOut+0x28>)
 804b75c:	f7f9 fdd9 	bl	8045312 <HAL_SPI_TransmitReceive>
}
 804b760:	f8bd 0016 	ldrh.w	r0, [sp, #22]
 804b764:	b007      	add	sp, #28
 804b766:	f85d fb04 	ldr.w	pc, [sp], #4
 804b76a:	bf00      	nop
 804b76c:	200095e0 	.word	0x200095e0

0804b770 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init()
{
 804b770:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 804b772:	2210      	movs	r2, #16
 804b774:	2100      	movs	r1, #0
 804b776:	a802      	add	r0, sp, #8
 804b778:	f001 f95e 	bl	804ca38 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 804b77c:	4815      	ldr	r0, [pc, #84]	; (804b7d4 <MX_TIM2_Init+0x64>)
	htim2.Init.Prescaler = 100;
 804b77e:	2264      	movs	r2, #100	; 0x64
 804b780:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 804b784:	2300      	movs	r3, #0
	htim2.Init.Prescaler = 100;
 804b786:	e9c0 1200 	strd	r1, r2, [r0]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
	htim2.Init.Period = 16000;
 804b78a:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 804b78e:	e9cd 3300 	strd	r3, r3, [sp]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 804b792:	6083      	str	r3, [r0, #8]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 804b794:	e9c0 2303 	strd	r2, r3, [r0, #12]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 804b798:	6183      	str	r3, [r0, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 804b79a:	f7f9 ffdd 	bl	8045758 <HAL_TIM_Base_Init>
 804b79e:	b108      	cbz	r0, 804b7a4 <MX_TIM2_Init+0x34>
		Error_Handler();
 804b7a0:	f7ff facc 	bl	804ad3c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 804b7a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 804b7a8:	a902      	add	r1, sp, #8
 804b7aa:	480a      	ldr	r0, [pc, #40]	; (804b7d4 <MX_TIM2_Init+0x64>)
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 804b7ac:	9302      	str	r3, [sp, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 804b7ae:	f7f9 fff7 	bl	80457a0 <HAL_TIM_ConfigClockSource>
 804b7b2:	b108      	cbz	r0, 804b7b8 <MX_TIM2_Init+0x48>
		Error_Handler();
 804b7b4:	f7ff fac2 	bl	804ad3c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 804b7b8:	2300      	movs	r3, #0
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 804b7ba:	4669      	mov	r1, sp
 804b7bc:	4805      	ldr	r0, [pc, #20]	; (804b7d4 <MX_TIM2_Init+0x64>)
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 804b7be:	e9cd 3300 	strd	r3, r3, [sp]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 804b7c2:	f7fa f881 	bl	80458c8 <HAL_TIMEx_MasterConfigSynchronization>
 804b7c6:	b108      	cbz	r0, 804b7cc <MX_TIM2_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 804b7c8:	f7ff fab8 	bl	804ad3c <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
}
 804b7cc:	b007      	add	sp, #28
 804b7ce:	f85d fb04 	ldr.w	pc, [sp], #4
 804b7d2:	bf00      	nop
 804b7d4:	2000bda0 	.word	0x2000bda0

0804b7d8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM3_Init(void)
{
 804b7d8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 804b7da:	2210      	movs	r2, #16
 804b7dc:	2100      	movs	r1, #0
 804b7de:	a802      	add	r0, sp, #8
 804b7e0:	f001 f92a 	bl	804ca38 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 804b7e4:	4814      	ldr	r0, [pc, #80]	; (804b838 <MX_TIM3_Init+0x60>)
  htim3.Init.Prescaler = 100;
 804b7e6:	4915      	ldr	r1, [pc, #84]	; (804b83c <MX_TIM3_Init+0x64>)
 804b7e8:	2264      	movs	r2, #100	; 0x64
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 804b7ea:	2300      	movs	r3, #0
  htim3.Init.Prescaler = 100;
 804b7ec:	e9c0 1200 	strd	r1, r2, [r0]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 16000;
 804b7f0:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 804b7f4:	e9cd 3300 	strd	r3, r3, [sp]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 804b7f8:	6083      	str	r3, [r0, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 804b7fa:	e9c0 2303 	strd	r2, r3, [r0, #12]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 804b7fe:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 804b800:	f7f9 ffaa 	bl	8045758 <HAL_TIM_Base_Init>
 804b804:	b108      	cbz	r0, 804b80a <MX_TIM3_Init+0x32>
  {
    Error_Handler();
 804b806:	f7ff fa99 	bl	804ad3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 804b80a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 804b80e:	a902      	add	r1, sp, #8
 804b810:	4809      	ldr	r0, [pc, #36]	; (804b838 <MX_TIM3_Init+0x60>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 804b812:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 804b814:	f7f9 ffc4 	bl	80457a0 <HAL_TIM_ConfigClockSource>
 804b818:	b108      	cbz	r0, 804b81e <MX_TIM3_Init+0x46>
  {
    Error_Handler();
 804b81a:	f7ff fa8f 	bl	804ad3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 804b81e:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 804b820:	4669      	mov	r1, sp
 804b822:	4805      	ldr	r0, [pc, #20]	; (804b838 <MX_TIM3_Init+0x60>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 804b824:	e9cd 3300 	strd	r3, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 804b828:	f7fa f84e 	bl	80458c8 <HAL_TIMEx_MasterConfigSynchronization>
 804b82c:	b108      	cbz	r0, 804b832 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 804b82e:	f7ff fa85 	bl	804ad3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 804b832:	b007      	add	sp, #28
 804b834:	f85d fb04 	ldr.w	pc, [sp], #4
 804b838:	2000bd60 	.word	0x2000bd60
 804b83c:	40000400 	.word	0x40000400

0804b840 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 804b840:	6803      	ldr	r3, [r0, #0]
 804b842:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 804b846:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM2)
 804b848:	d116      	bne.n	804b878 <HAL_TIM_Base_MspInit+0x38>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 804b84a:	2200      	movs	r2, #0
 804b84c:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 804b850:	9200      	str	r2, [sp, #0]
 804b852:	6c19      	ldr	r1, [r3, #64]	; 0x40
 804b854:	f041 0101 	orr.w	r1, r1, #1
 804b858:	6419      	str	r1, [r3, #64]	; 0x40
 804b85a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 804b85c:	f003 0301 	and.w	r3, r3, #1
 804b860:	9300      	str	r3, [sp, #0]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 804b862:	201c      	movs	r0, #28
 804b864:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 804b866:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 804b868:	f7f7 fbba 	bl	8042fe0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 804b86c:	201c      	movs	r0, #28
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 804b86e:	b003      	add	sp, #12
 804b870:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 804b874:	f7f7 bbe8 	b.w	8043048 <HAL_NVIC_EnableIRQ>
  else if(htim_base->Instance==TIM3)
 804b878:	4a0b      	ldr	r2, [pc, #44]	; (804b8a8 <HAL_TIM_Base_MspInit+0x68>)
 804b87a:	4293      	cmp	r3, r2
 804b87c:	d111      	bne.n	804b8a2 <HAL_TIM_Base_MspInit+0x62>
    __HAL_RCC_TIM3_CLK_ENABLE();
 804b87e:	2200      	movs	r2, #0
 804b880:	4b0a      	ldr	r3, [pc, #40]	; (804b8ac <HAL_TIM_Base_MspInit+0x6c>)
 804b882:	9201      	str	r2, [sp, #4]
 804b884:	6c19      	ldr	r1, [r3, #64]	; 0x40
 804b886:	f041 0102 	orr.w	r1, r1, #2
 804b88a:	6419      	str	r1, [r3, #64]	; 0x40
 804b88c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 804b88e:	f003 0302 	and.w	r3, r3, #2
 804b892:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 804b894:	201d      	movs	r0, #29
 804b896:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 804b898:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 804b89a:	f7f7 fba1 	bl	8042fe0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 804b89e:	201d      	movs	r0, #29
 804b8a0:	e7e5      	b.n	804b86e <HAL_TIM_Base_MspInit+0x2e>
}
 804b8a2:	b003      	add	sp, #12
 804b8a4:	f85d fb04 	ldr.w	pc, [sp], #4
 804b8a8:	40000400 	.word	0x40000400
 804b8ac:	40023800 	.word	0x40023800

0804b8b0 <main>:
  * @retval None
  */
int main(void)
{

  flags_ble.all_flags=RESET;
 804b8b0:	4d7a      	ldr	r5, [pc, #488]	; (804ba9c <main+0x1ec>)
{
 804b8b2:	b583      	push	{r0, r1, r7, lr}
  flags_ble.all_flags=RESET;
 804b8b4:	2300      	movs	r3, #0
 804b8b6:	702b      	strb	r3, [r5, #0]
  /* STM32 HAL library initialization*/
  HAL_Init();
 804b8b8:	f7f7 fb54 	bl	8042f64 <HAL_Init>

  /* Configure the system clock*/
  SystemClock_Config();
 804b8bc:	f000 fbcc 	bl	804c058 <SystemClock_Config>

  /* Configure the debug mode*/
  //DBG_Init();

  /* Configure the hardware*/
  HW_Init();
 804b8c0:	f000 fad2 	bl	804be68 <HW_Init>
	if(f_mount(&SDFatFS, (const TCHAR *)&SDPath, 1) != FR_OK)
 804b8c4:	2201      	movs	r2, #1
 804b8c6:	4976      	ldr	r1, [pc, #472]	; (804baa0 <main+0x1f0>)
 804b8c8:	4876      	ldr	r0, [pc, #472]	; (804baa4 <main+0x1f4>)
 804b8ca:	f7fb f9c5 	bl	8046c58 <f_mount>
 804b8ce:	b110      	cbz	r0, 804b8d6 <main+0x26>
		PRINT_SD_CARD(PRINTF("Erro ao montar o cartao\r\n");)
 804b8d0:	4875      	ldr	r0, [pc, #468]	; (804baa8 <main+0x1f8>)
 804b8d2:	f7ff f935 	bl	804ab40 <TraceSend>

  // Mount and prepare SD Card
  mount_sd_card();

  /*Disbale Stand-by mode*/
  LPM_SetOffMode(LPM_APPLI_Id, LPM_Disable);
 804b8d6:	2101      	movs	r1, #1
 804b8d8:	4608      	mov	r0, r1

  PRINTF("APP_VERSION= %02X.%02X.%02X.%02X\r\n", (uint8_t)(__APP_VERSION >> 24), (uint8_t)(__APP_VERSION >> 16), (uint8_t)(__APP_VERSION >> 8), (uint8_t)__APP_VERSION);
 804b8da:	2400      	movs	r4, #0
  LPM_SetOffMode(LPM_APPLI_Id, LPM_Disable);
 804b8dc:	f7fe fe66 	bl	804a5ac <LPM_SetOffMode>
  PRINTF("APP_VERSION= %02X.%02X.%02X.%02X\r\n", (uint8_t)(__APP_VERSION >> 24), (uint8_t)(__APP_VERSION >> 16), (uint8_t)(__APP_VERSION >> 8), (uint8_t)__APP_VERSION);
 804b8e0:	4623      	mov	r3, r4
 804b8e2:	2203      	movs	r2, #3
 804b8e4:	2101      	movs	r1, #1
 804b8e6:	9400      	str	r4, [sp, #0]
 804b8e8:	4870      	ldr	r0, [pc, #448]	; (804baac <main+0x1fc>)

  LoraStartTx(TX_ON_TIMER);

#endif

  in_use_TAG = EMPTY_QUEUE;
 804b8ea:	4e71      	ldr	r6, [pc, #452]	; (804bab0 <main+0x200>)
			if(bytes_read_rfid>4)
				b  = message_handler((uint8_t*)&message, bytes_read_rfid);
			flags_ble.tag = RESET;
		}

		if (last_TAG >= 0)
 804b8ec:	4f71      	ldr	r7, [pc, #452]	; (804bab4 <main+0x204>)
  PRINTF("APP_VERSION= %02X.%02X.%02X.%02X\r\n", (uint8_t)(__APP_VERSION >> 24), (uint8_t)(__APP_VERSION >> 16), (uint8_t)(__APP_VERSION >> 8), (uint8_t)__APP_VERSION);
 804b8ee:	f7ff f927 	bl	804ab40 <TraceSend>
  PRINTF("MAC_VERSION= %02X.%02X.%02X.%02X\r\n", (uint8_t)(__LORA_MAC_VERSION >> 24), (uint8_t)(__LORA_MAC_VERSION >> 16), (uint8_t)(__LORA_MAC_VERSION >> 8), (uint8_t)__LORA_MAC_VERSION);
 804b8f2:	2204      	movs	r2, #4
 804b8f4:	2302      	movs	r3, #2
 804b8f6:	9400      	str	r4, [sp, #0]
 804b8f8:	4611      	mov	r1, r2
 804b8fa:	486f      	ldr	r0, [pc, #444]	; (804bab8 <main+0x208>)
 804b8fc:	f7ff f920 	bl	804ab40 <TraceSend>
  in_use_TAG = EMPTY_QUEUE;
 804b900:	f04f 33ff 	mov.w	r3, #4294967295
 804b904:	6033      	str	r3, [r6, #0]
		ble_handler((uint8_t*)&message_ble);					// Aciona o handler para selecionar a mensagem de resposta.
 804b906:	f8df 81ec 	ldr.w	r8, [pc, #492]	; 804baf4 <main+0x244>
	if (flags_ble.enable_handler){
 804b90a:	782b      	ldrb	r3, [r5, #0]
 804b90c:	0698      	lsls	r0, r3, #26
 804b90e:	d505      	bpl.n	804b91c <main+0x6c>
		flags_ble.enable_handler = 0;
 804b910:	f36f 1345 	bfc	r3, #5, #1
		ble_handler((uint8_t*)&message_ble);					// Aciona o handler para selecionar a mensagem de resposta.
 804b914:	4640      	mov	r0, r8
		flags_ble.enable_handler = 0;
 804b916:	702b      	strb	r3, [r5, #0]
		ble_handler((uint8_t*)&message_ble);					// Aciona o handler para selecionar a mensagem de resposta.
 804b918:	f7f5 fc1e 	bl	8041158 <ble_handler>
	if (flags_ble.update_mode){
 804b91c:	782b      	ldrb	r3, [r5, #0]
 804b91e:	06d9      	lsls	r1, r3, #27
 804b920:	d51e      	bpl.n	804b960 <main+0xb0>
		flags_ble.update_mode = RESET;
 804b922:	f36f 1304 	bfc	r3, #4, #1
		HAL_NVIC_DisableIRQ(USART1_IRQn);
 804b926:	2025      	movs	r0, #37	; 0x25
		flags_ble.update_mode = RESET;
 804b928:	702b      	strb	r3, [r5, #0]
		HAL_NVIC_DisableIRQ(USART1_IRQn);
 804b92a:	f7f7 fb9b 	bl	8043064 <HAL_NVIC_DisableIRQ>
		HAL_UART_AbortReceive_IT(&huart1);
 804b92e:	4863      	ldr	r0, [pc, #396]	; (804babc <main+0x20c>)
 804b930:	f7fa fbc4 	bl	80460bc <HAL_UART_AbortReceive_IT>
		HAL_UART_DeInit(&huart1);
 804b934:	4861      	ldr	r0, [pc, #388]	; (804babc <main+0x20c>)
 804b936:	f7fa f8df 	bl	8045af8 <HAL_UART_DeInit>
		HAL_Delay(1);
 804b93a:	2001      	movs	r0, #1
 804b93c:	f000 fa1e 	bl	804bd7c <HAL_Delay>
		COM_Init();
 804b940:	f000 feae 	bl	804c6a0 <COM_Init>
		HAL_Delay(1);
 804b944:	2001      	movs	r0, #1
 804b946:	f000 fa19 	bl	804bd7c <HAL_Delay>
		COM_Flush();
 804b94a:	f000 fed9 	bl	804c700 <COM_Flush>
		FW_UPDATE_Run();
 804b94e:	f7ff fb41 	bl	804afd4 <FW_UPDATE_Run>
		MX_USART1_UART_Init();
 804b952:	f7f5 fd0d 	bl	8041370 <MX_USART1_UART_Init>
		HAL_UART_Receive_IT(&huart1, rx_byte_uart1, 1);
 804b956:	2201      	movs	r2, #1
 804b958:	4959      	ldr	r1, [pc, #356]	; (804bac0 <main+0x210>)
 804b95a:	4858      	ldr	r0, [pc, #352]	; (804babc <main+0x20c>)
 804b95c:	f7fa f9a2 	bl	8045ca4 <HAL_UART_Receive_IT>
	if (flags_ble.start == SET)
 804b960:	782b      	ldrb	r3, [r5, #0]
 804b962:	4c58      	ldr	r4, [pc, #352]	; (804bac4 <main+0x214>)
 804b964:	f013 0f01 	tst.w	r3, #1
 804b968:	d077      	beq.n	804ba5a <main+0x1aa>
		if(flags_ble.rfid_send_cmd == SET){
 804b96a:	065a      	lsls	r2, r3, #25
 804b96c:	d508      	bpl.n	804b980 <main+0xd0>
			flags_ble.rfid_send_cmd = RESET;
 804b96e:	f36f 1386 	bfc	r3, #6, #1
 804b972:	702b      	strb	r3, [r5, #0]
			HAL_UART_Transmit(&huart2, (uint8_t *)READ_MULTIPLE_TAG, MSG_MULTI_TAG_SIZE, 50);
 804b974:	2203      	movs	r2, #3
 804b976:	2332      	movs	r3, #50	; 0x32
 804b978:	4953      	ldr	r1, [pc, #332]	; (804bac8 <main+0x218>)
 804b97a:	4854      	ldr	r0, [pc, #336]	; (804bacc <main+0x21c>)
 804b97c:	f7fa f8d4 	bl	8045b28 <HAL_UART_Transmit>
		if(flags_ble.tag == SET)
 804b980:	782b      	ldrb	r3, [r5, #0]
 804b982:	0798      	lsls	r0, r3, #30
 804b984:	d50b      	bpl.n	804b99e <main+0xee>
			if(bytes_read_rfid>4)
 804b986:	4b52      	ldr	r3, [pc, #328]	; (804bad0 <main+0x220>)
 804b988:	7819      	ldrb	r1, [r3, #0]
 804b98a:	2904      	cmp	r1, #4
 804b98c:	d903      	bls.n	804b996 <main+0xe6>
				b  = message_handler((uint8_t*)&message, bytes_read_rfid);
 804b98e:	4851      	ldr	r0, [pc, #324]	; (804bad4 <main+0x224>)
 804b990:	f7f5 fc8c 	bl	80412ac <message_handler>
 804b994:	7020      	strb	r0, [r4, #0]
			flags_ble.tag = RESET;
 804b996:	782b      	ldrb	r3, [r5, #0]
 804b998:	f36f 0341 	bfc	r3, #1, #1
 804b99c:	702b      	strb	r3, [r5, #0]
		if (last_TAG >= 0)
 804b99e:	683a      	ldr	r2, [r7, #0]
 804b9a0:	2a00      	cmp	r2, #0
 804b9a2:	db5a      	blt.n	804ba5a <main+0x1aa>
		{
			// Variavel auxiliar para fazer envios sequenciais das TAGs sem mexer no indice original
			PRINTF("====> indices: IN: %d LS: %d\r\n", in_use_TAG, last_TAG);
 804b9a4:	6831      	ldr	r1, [r6, #0]
 804b9a6:	484c      	ldr	r0, [pc, #304]	; (804bad8 <main+0x228>)
 804b9a8:	f7ff f8ca 	bl	804ab40 <TraceSend>

			if ( (in_use_TAG<0) || (last_TAG == 0) )
 804b9ac:	6833      	ldr	r3, [r6, #0]
 804b9ae:	2b00      	cmp	r3, #0
 804b9b0:	db01      	blt.n	804b9b6 <main+0x106>
 804b9b2:	683b      	ldr	r3, [r7, #0]
 804b9b4:	b90b      	cbnz	r3, 804b9ba <main+0x10a>
			{
				in_use_TAG=0;
 804b9b6:	2300      	movs	r3, #0
 804b9b8:	6033      	str	r3, [r6, #0]
			}

			if ( pack_position < 0 || last_TAG == 0)
 804b9ba:	683b      	ldr	r3, [r7, #0]
 804b9bc:	b903      	cbnz	r3, 804b9c0 <main+0x110>
			{
				pack_position=0;
 804b9be:	7063      	strb	r3, [r4, #1]
			}

			if (pack_position > last_TAG)
 804b9c0:	7862      	ldrb	r2, [r4, #1]
 804b9c2:	4293      	cmp	r3, r2
			{
				pack_position = last_TAG;
			}

			if (in_use_TAG>last_TAG)
 804b9c4:	6832      	ldr	r2, [r6, #0]
				pack_position = last_TAG;
 804b9c6:	bfb8      	it	lt
 804b9c8:	7063      	strblt	r3, [r4, #1]
			if (in_use_TAG>last_TAG)
 804b9ca:	4293      	cmp	r3, r2
			{
				in_use_TAG = last_TAG;
 804b9cc:	bfb8      	it	lt
 804b9ce:	6033      	strlt	r3, [r6, #0]
			}

			// 	Envio ao app via bluetooth
			if(in_use_TAG>=0)
 804b9d0:	6830      	ldr	r0, [r6, #0]
 804b9d2:	2800      	cmp	r0, #0
 804b9d4:	db41      	blt.n	804ba5a <main+0x1aa>
//					PRINTF("%X ", (store_TAG[in_use_TAG].N_TAG[i]));
//				}
//				PRINTF("\r\n");
//################################

				if(flags_ble.connection)
 804b9d6:	782b      	ldrb	r3, [r5, #0]
 804b9d8:	0719      	lsls	r1, r3, #28
 804b9da:	d50d      	bpl.n	804b9f8 <main+0x148>
				{
					HAL_UART_Transmit(&huart1, (uint8_t*) store_TAG[in_use_TAG].N_TAG, TAG_SIZE-1, 1000);
 804b9dc:	493f      	ldr	r1, [pc, #252]	; (804badc <main+0x22c>)
 804b9de:	f04f 0c3c 	mov.w	ip, #60	; 0x3c
 804b9e2:	fb0c 1100 	mla	r1, ip, r0, r1
 804b9e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 804b9ea:	2223      	movs	r2, #35	; 0x23
 804b9ec:	4833      	ldr	r0, [pc, #204]	; (804babc <main+0x20c>)
 804b9ee:	f7fa f89b 	bl	8045b28 <HAL_UART_Transmit>
					HAL_Delay(TIMEOUT_BETWEEN_RESEND_TAG);
 804b9f2:	2064      	movs	r0, #100	; 0x64
 804b9f4:	f000 f9c2 	bl	804bd7c <HAL_Delay>
				}

				if (pack_position < last_TAG)
 804b9f8:	7862      	ldrb	r2, [r4, #1]
 804b9fa:	6838      	ldr	r0, [r7, #0]
 804b9fc:	4282      	cmp	r2, r0
 804b9fe:	da1c      	bge.n	804ba3a <main+0x18a>
				{
					flag_send_to_lora++;
 804ba00:	78a3      	ldrb	r3, [r4, #2]
					if(pack_position >= 10)
						pack_position=0;
					memcpy(pack_to_lora[pack_position++].N_TAG, store_TAG[in_use_TAG].N_TAG, TAG_SIZE);
 804ba02:	4936      	ldr	r1, [pc, #216]	; (804badc <main+0x22c>)
					flag_send_to_lora++;
 804ba04:	3301      	adds	r3, #1
					if(pack_position >= 10)
 804ba06:	2a09      	cmp	r2, #9
					flag_send_to_lora++;
 804ba08:	70a3      	strb	r3, [r4, #2]
						pack_position=0;
 804ba0a:	bf84      	itt	hi
 804ba0c:	2300      	movhi	r3, #0
 804ba0e:	7063      	strbhi	r3, [r4, #1]
					memcpy(pack_to_lora[pack_position++].N_TAG, store_TAG[in_use_TAG].N_TAG, TAG_SIZE);
 804ba10:	7863      	ldrb	r3, [r4, #1]
 804ba12:	1c5a      	adds	r2, r3, #1
 804ba14:	7062      	strb	r2, [r4, #1]
 804ba16:	ebc3 1203 	rsb	r2, r3, r3, lsl #4
 804ba1a:	6833      	ldr	r3, [r6, #0]
 804ba1c:	f04f 0c3c 	mov.w	ip, #60	; 0x3c
 804ba20:	fb0c 1303 	mla	r3, ip, r3, r1
 804ba24:	492e      	ldr	r1, [pc, #184]	; (804bae0 <main+0x230>)
 804ba26:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 804ba2a:	f103 0124 	add.w	r1, r3, #36	; 0x24
 804ba2e:	f853 cb04 	ldr.w	ip, [r3], #4
 804ba32:	f842 cb04 	str.w	ip, [r2], #4
 804ba36:	428b      	cmp	r3, r1
 804ba38:	d1f9      	bne.n	804ba2e <main+0x17e>
				}

				if ((in_use_TAG<last_TAG) && (flags_ble.confirm == SET))
 804ba3a:	6833      	ldr	r3, [r6, #0]
 804ba3c:	4298      	cmp	r0, r3
 804ba3e:	dd26      	ble.n	804ba8e <main+0x1de>
 804ba40:	782b      	ldrb	r3, [r5, #0]
 804ba42:	075a      	lsls	r2, r3, #29
 804ba44:	d509      	bpl.n	804ba5a <main+0x1aa>
				{
					flags_ble.confirm = RESET;
 804ba46:	f36f 0382 	bfc	r3, #2, #1
					PRINTF("NewTag to bluetooth \n\r", pack_position);
 804ba4a:	7861      	ldrb	r1, [r4, #1]
 804ba4c:	4825      	ldr	r0, [pc, #148]	; (804bae4 <main+0x234>)
					flags_ble.confirm = RESET;
 804ba4e:	702b      	strb	r3, [r5, #0]
					PRINTF("NewTag to bluetooth \n\r", pack_position);
 804ba50:	f7ff f876 	bl	804ab40 <TraceSend>
					in_use_TAG++;
 804ba54:	6833      	ldr	r3, [r6, #0]
 804ba56:	3301      	adds	r3, #1
 804ba58:	6033      	str	r3, [r6, #0]

	}


#define form1
	if (flag_send_timeout == SET)
 804ba5a:	4a23      	ldr	r2, [pc, #140]	; (804bae8 <main+0x238>)
 804ba5c:	7813      	ldrb	r3, [r2, #0]
 804ba5e:	2b01      	cmp	r3, #1
 804ba60:	d10c      	bne.n	804ba7c <main+0x1cc>
	{
		flag_send_timeout = RESET;
 804ba62:	2300      	movs	r3, #0
 804ba64:	7013      	strb	r3, [r2, #0]
		if (AppProcessRequest == LORA_SET)
 804ba66:	78e2      	ldrb	r2, [r4, #3]
 804ba68:	2a01      	cmp	r2, #1
 804ba6a:	d107      	bne.n	804ba7c <main+0x1cc>
		{
			AppProcessRequest = LORA_RESET;
 804ba6c:	70e3      	strb	r3, [r4, #3]
			if(flag_send_to_lora > 0 ){
 804ba6e:	78a3      	ldrb	r3, [r4, #2]
 804ba70:	b123      	cbz	r3, 804ba7c <main+0x1cc>
				flag_send_to_lora--;
 804ba72:	3b01      	subs	r3, #1
			//	Send(NULL);
				PRINTF("\n Envio pelo tempo configurado \n");
 804ba74:	481d      	ldr	r0, [pc, #116]	; (804baec <main+0x23c>)
				flag_send_to_lora--;
 804ba76:	70a3      	strb	r3, [r4, #2]
				PRINTF("\n Envio pelo tempo configurado \n");
 804ba78:	f7ff f862 	bl	804ab40 <TraceSend>
			}
		}
	}

    if (LoraMacProcessRequest == LORA_SET)
 804ba7c:	7923      	ldrb	r3, [r4, #4]
 804ba7e:	2b01      	cmp	r3, #1
 804ba80:	f47f af43 	bne.w	804b90a <main+0x5a>
    {
      LoraMacProcessRequest = LORA_RESET;
 804ba84:	2300      	movs	r3, #0
 804ba86:	7123      	strb	r3, [r4, #4]
      LoRaMacProcess();
 804ba88:	f7fc fb82 	bl	8048190 <LoRaMacProcess>
 804ba8c:	e73b      	b.n	804b906 <main+0x56>
					PRINTF("FilaVazia \n\r");
 804ba8e:	4818      	ldr	r0, [pc, #96]	; (804baf0 <main+0x240>)
 804ba90:	f7ff f856 	bl	804ab40 <TraceSend>
					clear_buffers();
 804ba94:	f7f5 fbfc 	bl	8041290 <clear_buffers>
 804ba98:	e7df      	b.n	804ba5a <main+0x1aa>
 804ba9a:	bf00      	nop
 804ba9c:	20009b48 	.word	0x20009b48
 804baa0:	20009c81 	.word	0x20009c81
 804baa4:	2000acb8 	.word	0x2000acb8
 804baa8:	0804ecd9 	.word	0x0804ecd9
 804baac:	0804ecf3 	.word	0x0804ecf3
 804bab0:	20005270 	.word	0x20005270
 804bab4:	2000103c 	.word	0x2000103c
 804bab8:	0804ed16 	.word	0x0804ed16
 804babc:	20009b4c 	.word	0x20009b4c
 804bac0:	20009b40 	.word	0x20009b40
 804bac4:	20009638 	.word	0x20009638
 804bac8:	20001046 	.word	0x20001046
 804bacc:	20009b8c 	.word	0x20009b8c
 804bad0:	20002384 	.word	0x20002384
 804bad4:	20008184 	.word	0x20008184
 804bad8:	0804ed39 	.word	0x0804ed39
 804badc:	20005274 	.word	0x20005274
 804bae0:	2000bf5e 	.word	0x2000bf5e
 804bae4:	0804ed58 	.word	0x0804ed58
 804bae8:	20008378 	.word	0x20008378
 804baec:	0804ed7c 	.word	0x0804ed7c
 804baf0:	0804ed6f 	.word	0x0804ed6f
 804baf4:	2000815c 	.word	0x2000815c

0804baf8 <MX_SDIO_SD_Init>:
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 804baf8:	4b05      	ldr	r3, [pc, #20]	; (804bb10 <MX_SDIO_SD_Init+0x18>)
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 804bafa:	4906      	ldr	r1, [pc, #24]	; (804bb14 <MX_SDIO_SD_Init+0x1c>)
 804bafc:	2200      	movs	r2, #0
 804bafe:	e9c3 1200 	strd	r1, r2, [r3]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 804bb02:	e9c3 2202 	strd	r2, r2, [r3, #8]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 804bb06:	e9c3 2204 	strd	r2, r2, [r3, #16]
  hsd.Init.ClockDiv = 5;
 804bb0a:	2205      	movs	r2, #5
 804bb0c:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 804bb0e:	4770      	bx	lr
 804bb10:	2000c2c0 	.word	0x2000c2c0
 804bb14:	40012c00 	.word	0x40012c00

0804bb18 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 804bb18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 804bb1c:	4606      	mov	r6, r0
 804bb1e:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 804bb20:	2214      	movs	r2, #20
 804bb22:	2100      	movs	r1, #0
 804bb24:	a803      	add	r0, sp, #12
 804bb26:	f000 ff87 	bl	804ca38 <memset>
  if(sdHandle->Instance==SDIO)
 804bb2a:	6832      	ldr	r2, [r6, #0]
 804bb2c:	4b4d      	ldr	r3, [pc, #308]	; (804bc64 <HAL_SD_MspInit+0x14c>)
 804bb2e:	429a      	cmp	r2, r3
 804bb30:	f040 8094 	bne.w	804bc5c <HAL_SD_MspInit+0x144>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 804bb34:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 804bb38:	2500      	movs	r5, #0
 804bb3a:	9500      	str	r5, [sp, #0]
 804bb3c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 804bb3e:	484a      	ldr	r0, [pc, #296]	; (804bc68 <HAL_SD_MspInit+0x150>)
    __HAL_RCC_SDIO_CLK_ENABLE();
 804bb40:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 804bb44:	645a      	str	r2, [r3, #68]	; 0x44
 804bb46:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 804bb48:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 804bb4c:	9200      	str	r2, [sp, #0]
 804bb4e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 804bb50:	9501      	str	r5, [sp, #4]
 804bb52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804bb54:	f042 0204 	orr.w	r2, r2, #4
 804bb58:	631a      	str	r2, [r3, #48]	; 0x30
 804bb5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804bb5c:	f002 0204 	and.w	r2, r2, #4
 804bb60:	9201      	str	r2, [sp, #4]
 804bb62:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 804bb64:	9502      	str	r5, [sp, #8]
 804bb66:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804bb68:	f042 0208 	orr.w	r2, r2, #8
 804bb6c:	631a      	str	r2, [r3, #48]	; 0x30
 804bb6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804bb70:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 804bb74:	240c      	movs	r4, #12
    __HAL_RCC_GPIOD_CLK_ENABLE();
 804bb76:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804bb78:	f04f 0a02 	mov.w	sl, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 804bb7c:	f04f 0901 	mov.w	r9, #1
 804bb80:	2703      	movs	r7, #3
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 804bb82:	eb0d 0104 	add.w	r1, sp, r4
    __HAL_RCC_GPIOD_CLK_ENABLE();
 804bb86:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 804bb88:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804bb8a:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 804bb8e:	e9cd 3a03 	strd	r3, sl, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 804bb92:	e9cd 9705 	strd	r9, r7, [sp, #20]

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 804bb96:	f04f 0804 	mov.w	r8, #4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 804bb9a:	f7f7 fe1b 	bl	80437d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 804bb9e:	eb0d 0104 	add.w	r1, sp, r4
 804bba2:	4832      	ldr	r0, [pc, #200]	; (804bc6c <HAL_SD_MspInit+0x154>)
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 804bba4:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804bba6:	e9cd 8a03 	strd	r8, sl, [sp, #12]

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 804bbaa:	4c31      	ldr	r4, [pc, #196]	; (804bc70 <HAL_SD_MspInit+0x158>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 804bbac:	e9cd 9705 	strd	r9, r7, [sp, #20]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 804bbb0:	f7f7 fe10 	bl	80437d4 <HAL_GPIO_Init>
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 804bbb4:	f8df e0c4 	ldr.w	lr, [pc, #196]	; 804bc7c <HAL_SD_MspInit+0x164>
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 804bbb8:	62a7      	str	r7, [r4, #40]	; 0x28
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 804bbba:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 804bbbe:	e9c4 e300 	strd	lr, r3, [r4]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 804bbc2:	f44f 6980 	mov.w	r9, #1024	; 0x400
 804bbc6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 804bbca:	e9c4 9304 	strd	r9, r3, [r4, #16]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 804bbce:	f44f 4a80 	mov.w	sl, #16384	; 0x4000
 804bbd2:	2320      	movs	r3, #32
 804bbd4:	e9c4 a306 	strd	sl, r3, [r4, #24]
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 804bbd8:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 804bbdc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 804bbe0:	4620      	mov	r0, r4
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 804bbe2:	e9c4 5502 	strd	r5, r5, [r4, #8]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 804bbe6:	e9c4 5808 	strd	r5, r8, [r4, #32]
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 804bbea:	e9c4 230b 	strd	r2, r3, [r4, #44]	; 0x2c
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 804bbee:	f7f7 fa85 	bl	80430fc <HAL_DMA_Init>
 804bbf2:	b108      	cbz	r0, 804bbf8 <HAL_SD_MspInit+0xe0>
    {
      Error_Handler();
 804bbf4:	f7ff f8a2 	bl	804ad3c <Error_Handler>

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 804bbf8:	4a1e      	ldr	r2, [pc, #120]	; (804bc74 <HAL_SD_MspInit+0x15c>)
    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 804bbfa:	6434      	str	r4, [r6, #64]	; 0x40
 804bbfc:	63a6      	str	r6, [r4, #56]	; 0x38
    hdma_sdio_tx.Instance = DMA2_Stream6;
 804bbfe:	4c1e      	ldr	r4, [pc, #120]	; (804bc78 <HAL_SD_MspInit+0x160>)
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 804bc00:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 804bc04:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 804bc08:	2140      	movs	r1, #64	; 0x40
 804bc0a:	2300      	movs	r3, #0
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 804bc0c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 804bc10:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 804bc14:	e9c4 1302 	strd	r1, r3, [r4, #8]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 804bc18:	6223      	str	r3, [r4, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 804bc1a:	2704      	movs	r7, #4
 804bc1c:	2303      	movs	r3, #3
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 804bc1e:	e9c4 0204 	strd	r0, r2, [r4, #16]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 804bc22:	f44f 4580 	mov.w	r5, #16384	; 0x4000
 804bc26:	2220      	movs	r2, #32
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 804bc28:	e9c4 7309 	strd	r7, r3, [r4, #36]	; 0x24
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 804bc2c:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 804bc30:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 804bc34:	4620      	mov	r0, r4
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 804bc36:	e9c4 5206 	strd	r5, r2, [r4, #24]
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 804bc3a:	e9c4 c30b 	strd	ip, r3, [r4, #44]	; 0x2c
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 804bc3e:	f7f7 fa5d 	bl	80430fc <HAL_DMA_Init>
 804bc42:	b108      	cbz	r0, 804bc48 <HAL_SD_MspInit+0x130>
    {
      Error_Handler();
 804bc44:	f7ff f87a 	bl	804ad3c <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 804bc48:	2200      	movs	r2, #0
 804bc4a:	2031      	movs	r0, #49	; 0x31
    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 804bc4c:	63f4      	str	r4, [r6, #60]	; 0x3c
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 804bc4e:	4611      	mov	r1, r2
    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 804bc50:	63a6      	str	r6, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 804bc52:	f7f7 f9c5 	bl	8042fe0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 804bc56:	2031      	movs	r0, #49	; 0x31
 804bc58:	f7f7 f9f6 	bl	8043048 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 804bc5c:	b008      	add	sp, #32
 804bc5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 804bc62:	bf00      	nop
 804bc64:	40012c00 	.word	0x40012c00
 804bc68:	40020800 	.word	0x40020800
 804bc6c:	40020c00 	.word	0x40020c00
 804bc70:	2000c200 	.word	0x2000c200
 804bc74:	400264a0 	.word	0x400264a0
 804bc78:	2000c260 	.word	0x2000c260
 804bc7c:	40026458 	.word	0x40026458

0804bc80 <SFU_APP_InstallAtNextReset>:
  *         This function is used by the User Application to request a Firmware installation (at next reboot).
  * @param  fw_header FW header of the FW to be installed
  * @retval HAL_OK if successful, otherwise HAL_ERROR
  */
HAL_StatusTypeDef SFU_APP_InstallAtNextReset(uint8_t *fw_header)
{
 804bc80:	b513      	push	{r0, r1, r4, lr}
#if  !defined(SFU_NO_SWAP)
  if (fw_header == NULL)
 804bc82:	4604      	mov	r4, r0
 804bc84:	b910      	cbnz	r0, 804bc8c <SFU_APP_InstallAtNextReset+0xc>
  {
    return HAL_ERROR;
 804bc86:	2001      	movs	r0, #1
  }
  return HAL_OK;
#else
  return HAL_OK;                   /* Nothing to do */
#endif /* !SFU_NO_SWAP */
}
 804bc88:	b002      	add	sp, #8
 804bc8a:	bd10      	pop	{r4, pc}
  ret = FLASH_If_Erase_Size((void *) SlotStartAdd[SLOT_SWAP], SFU_IMG_IMAGE_OFFSET);
 804bc8c:	4b09      	ldr	r3, [pc, #36]	; (804bcb4 <SFU_APP_InstallAtNextReset+0x34>)
 804bc8e:	69db      	ldr	r3, [r3, #28]
 804bc90:	9301      	str	r3, [sp, #4]
 804bc92:	f44f 7100 	mov.w	r1, #512	; 0x200
 804bc96:	4618      	mov	r0, r3
 804bc98:	f7ff f8c4 	bl	804ae24 <FLASH_If_Erase_Size>
  if (ret == HAL_OK)
 804bc9c:	2800      	cmp	r0, #0
 804bc9e:	d1f2      	bne.n	804bc86 <SFU_APP_InstallAtNextReset+0x6>
    ret = FLASH_If_Write((void *)SlotStartAdd[SLOT_SWAP], pfw_header, SE_FW_HEADER_TOT_LEN);
 804bca0:	f44f 72a0 	mov.w	r2, #320	; 0x140
 804bca4:	4621      	mov	r1, r4
 804bca6:	9801      	ldr	r0, [sp, #4]
 804bca8:	f7ff f8ec 	bl	804ae84 <FLASH_If_Write>
    return HAL_ERROR;
 804bcac:	3000      	adds	r0, #0
 804bcae:	bf18      	it	ne
 804bcb0:	2001      	movne	r0, #1
 804bcb2:	e7e9      	b.n	804bc88 <SFU_APP_InstallAtNextReset+0x8>
 804bcb4:	0804e6a4 	.word	0x0804e6a4

0804bcb8 <SFU_APP_GetDownloadAreaInfo>:
  * @retval HAL_OK if successful, otherwise HAL_ERROR
  */

void SFU_APP_GetDownloadAreaInfo(uint32_t DwlSlot, SFU_FwImageFlashTypeDef *pArea)
{
  pArea->DownloadAddr = SlotStartAdd[DwlSlot];
 804bcb8:	4b06      	ldr	r3, [pc, #24]	; (804bcd4 <SFU_APP_GetDownloadAreaInfo+0x1c>)
 804bcba:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
  pArea->MaxSizeInBytes = (uint32_t)SLOT_SIZE(DwlSlot);
 804bcbe:	4b06      	ldr	r3, [pc, #24]	; (804bcd8 <SFU_APP_GetDownloadAreaInfo+0x20>)
  pArea->DownloadAddr = SlotStartAdd[DwlSlot];
 804bcc0:	604a      	str	r2, [r1, #4]
  pArea->MaxSizeInBytes = (uint32_t)SLOT_SIZE(DwlSlot);
 804bcc2:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 804bcc6:	3301      	adds	r3, #1
 804bcc8:	1a9b      	subs	r3, r3, r2
 804bcca:	600b      	str	r3, [r1, #0]
  pArea->ImageOffsetInBytes = SFU_IMG_IMAGE_OFFSET;
 804bccc:	f44f 7300 	mov.w	r3, #512	; 0x200
 804bcd0:	608b      	str	r3, [r1, #8]
}
 804bcd2:	4770      	bx	lr
 804bcd4:	0804e6a4 	.word	0x0804e6a4
 804bcd8:	0804e6c4 	.word	0x0804e6c4

0804bcdc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 804bcdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 804bcde:	4604      	mov	r4, r0
 804bce0:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 804bce2:	2214      	movs	r2, #20
 804bce4:	2100      	movs	r1, #0
 804bce6:	a803      	add	r0, sp, #12
 804bce8:	f000 fea6 	bl	804ca38 <memset>
  if(hspi->Instance==SPI2)
 804bcec:	6822      	ldr	r2, [r4, #0]
 804bcee:	4b1f      	ldr	r3, [pc, #124]	; (804bd6c <HAL_SPI_MspInit+0x90>)
 804bcf0:	429a      	cmp	r2, r3
 804bcf2:	d138      	bne.n	804bd66 <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 804bcf4:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 804bcf8:	2400      	movs	r4, #0
 804bcfa:	9400      	str	r4, [sp, #0]
 804bcfc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = LORA_MISO_Pin|LORA_MOSI_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 804bcfe:	481c      	ldr	r0, [pc, #112]	; (804bd70 <HAL_SPI_MspInit+0x94>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 804bd00:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 804bd04:	641a      	str	r2, [r3, #64]	; 0x40
 804bd06:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 804bd08:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 804bd0c:	9200      	str	r2, [sp, #0]
 804bd0e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 804bd10:	9401      	str	r4, [sp, #4]
 804bd12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804bd14:	f042 0204 	orr.w	r2, r2, #4
 804bd18:	631a      	str	r2, [r3, #48]	; 0x30
 804bd1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804bd1c:	f002 0204 	and.w	r2, r2, #4
 804bd20:	9201      	str	r2, [sp, #4]
 804bd22:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 804bd24:	9402      	str	r4, [sp, #8]
 804bd26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804bd28:	f042 0202 	orr.w	r2, r2, #2
 804bd2c:	631a      	str	r2, [r3, #48]	; 0x30
 804bd2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804bd30:	f003 0302 	and.w	r3, r3, #2
 804bd34:	9302      	str	r3, [sp, #8]
 804bd36:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804bd38:	230c      	movs	r3, #12
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 804bd3a:	eb0d 0103 	add.w	r1, sp, r3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804bd3e:	2702      	movs	r7, #2
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 804bd40:	2603      	movs	r6, #3
 804bd42:	2505      	movs	r5, #5
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804bd44:	e9cd 3703 	strd	r3, r7, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 804bd48:	e9cd 6506 	strd	r6, r5, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 804bd4c:	f7f7 fd42 	bl	80437d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LORA_SCK_Pin;
 804bd50:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
    HAL_GPIO_Init(LORA_SCK_GPIO_Port, &GPIO_InitStruct);
 804bd54:	a903      	add	r1, sp, #12
 804bd56:	4807      	ldr	r0, [pc, #28]	; (804bd74 <HAL_SPI_MspInit+0x98>)
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 804bd58:	9507      	str	r5, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804bd5a:	e9cd 3703 	strd	r3, r7, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 804bd5e:	e9cd 4605 	strd	r4, r6, [sp, #20]
    HAL_GPIO_Init(LORA_SCK_GPIO_Port, &GPIO_InitStruct);
 804bd62:	f7f7 fd37 	bl	80437d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 804bd66:	b009      	add	sp, #36	; 0x24
 804bd68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 804bd6a:	bf00      	nop
 804bd6c:	40003800 	.word	0x40003800
 804bd70:	40020800 	.word	0x40020800
 804bd74:	40020400 	.word	0x40020400

0804bd78 <HAL_InitTick>:
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Return function status */
  return HAL_OK;
}
 804bd78:	2000      	movs	r0, #0
 804bd7a:	4770      	bx	lr

0804bd7c <HAL_Delay>:
  * @brief This function provides delay (in ms)
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
void HAL_Delay(__IO uint32_t Delay)
{
 804bd7c:	b082      	sub	sp, #8
 804bd7e:	9001      	str	r0, [sp, #4]
  HW_RTC_DelayMs(Delay);   /* based on RTC */
 804bd80:	9801      	ldr	r0, [sp, #4]
}
 804bd82:	b002      	add	sp, #8
  HW_RTC_DelayMs(Delay);   /* based on RTC */
 804bd84:	f7ff bbb0 	b.w	804b4e8 <HW_RTC_DelayMs>

0804bd88 <HAL_MspInit>:
/**
  * @brief  Initializes the MSP.
  * @retval None
  */
void HAL_MspInit(void)
{
 804bd88:	b082      	sub	sp, #8
  /* Enable Power Clock */
  __HAL_RCC_PWR_CLK_ENABLE();
 804bd8a:	2300      	movs	r3, #0
 804bd8c:	9301      	str	r3, [sp, #4]
 804bd8e:	4b06      	ldr	r3, [pc, #24]	; (804bda8 <HAL_MspInit+0x20>)
 804bd90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 804bd92:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 804bd96:	641a      	str	r2, [r3, #64]	; 0x40
 804bd98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 804bd9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 804bd9e:	9301      	str	r3, [sp, #4]
 804bda0:	9b01      	ldr	r3, [sp, #4]

  HW_GpioInit();
}
 804bda2:	b002      	add	sp, #8
  HW_GpioInit();
 804bda4:	f000 b89a 	b.w	804bedc <HW_GpioInit>
 804bda8:	40023800 	.word	0x40023800

0804bdac <HAL_RTC_MspInit>:
  *        order to modify the RTC Clock source, as consequence RTC registers (including
  *        the backup registers) and RCC_CSR register are set to their reset values.
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc)
{
 804bdac:	b500      	push	{lr}
 804bdae:	b091      	sub	sp, #68	; 0x44
	  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 804bdb0:	222c      	movs	r2, #44	; 0x2c
 804bdb2:	2100      	movs	r1, #0
 804bdb4:	a805      	add	r0, sp, #20
 804bdb6:	f000 fe3f 	bl	804ca38 <memset>
	  RCC_PeriphCLKInitTypeDef  PeriphClkInitStruct = {0};
 804bdba:	2210      	movs	r2, #16
 804bdbc:	2100      	movs	r1, #0
 804bdbe:	4668      	mov	r0, sp
 804bdc0:	f000 fe3a 	bl	804ca38 <memset>

	  /*##-1- Configue the RTC clock soucre ######################################*/
	  /* -a- Enable LSE Oscillator */
	  RCC_OscInitStruct.OscillatorType =  RCC_OSCILLATORTYPE_LSI; //_LSE
 804bdc4:	2308      	movs	r3, #8
 804bdc6:	9304      	str	r3, [sp, #16]
	  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
	  RCC_OscInitStruct.LSIState = RCC_LSI_ON; //.LSEState = LSE_ON
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 804bdc8:	a804      	add	r0, sp, #16
	  RCC_OscInitStruct.LSIState = RCC_LSI_ON; //.LSEState = LSE_ON
 804bdca:	2301      	movs	r3, #1
 804bdcc:	9309      	str	r3, [sp, #36]	; 0x24
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 804bdce:	f7f7 fe87 	bl	8043ae0 <HAL_RCC_OscConfig>
 804bdd2:	b108      	cbz	r0, 804bdd8 <HAL_RTC_MspInit+0x2c>
	  {
	    Error_Handler();
 804bdd4:	f7fe ffb2 	bl	804ad3c <Error_Handler>
	  }

	  /* -b- Select LSI as RTC clock source */
	  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 804bdd8:	2302      	movs	r3, #2
 804bdda:	9300      	str	r3, [sp, #0]
	  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;//LSE
	  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 804bddc:	4668      	mov	r0, sp
	  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;//LSE
 804bdde:	f44f 7300 	mov.w	r3, #512	; 0x200
 804bde2:	9303      	str	r3, [sp, #12]
	  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 804bde4:	f7f8 f90a 	bl	8043ffc <HAL_RCCEx_PeriphCLKConfig>
 804bde8:	b108      	cbz	r0, 804bdee <HAL_RTC_MspInit+0x42>
	  {
	    Error_Handler();
 804bdea:	f7fe ffa7 	bl	804ad3c <Error_Handler>
	  }

	  /*##-2- Enable the RTC peripheral Clock ####################################*/
	  /* Enable RTC Clock */
	  __HAL_RCC_RTC_ENABLE();//RTCCLK
 804bdee:	4b07      	ldr	r3, [pc, #28]	; (804be0c <HAL_RTC_MspInit+0x60>)
 804bdf0:	2201      	movs	r2, #1
 804bdf2:	601a      	str	r2, [r3, #0]

	  /*##-3- Configure the NVIC for RTC Alarm ###################################*/
	  HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0x0, 0);
 804bdf4:	2200      	movs	r2, #0
 804bdf6:	4611      	mov	r1, r2
 804bdf8:	2029      	movs	r0, #41	; 0x29
 804bdfa:	f7f7 f8f1 	bl	8042fe0 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 804bdfe:	2029      	movs	r0, #41	; 0x29
 804be00:	f7f7 f922 	bl	8043048 <HAL_NVIC_EnableIRQ>
}
 804be04:	b011      	add	sp, #68	; 0x44
 804be06:	f85d fb04 	ldr.w	pc, [sp], #4
 804be0a:	bf00      	nop
 804be0c:	42470e3c 	.word	0x42470e3c

0804be10 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc: RTC handle
  * @retval None
  */
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
  TimerIrqHandler();
 804be10:	f7fe bdd0 	b.w	804a9b4 <TimerIrqHandler>

0804be14 <HAL_GPIO_EXTI_Callback>:
  * @param  GPIO_Pin: Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
	HW_GPIO_IrqHandler(GPIO_Pin);
 804be14:	f7ff b9e4 	b.w	804b1e0 <HW_GPIO_IrqHandler>

0804be18 <MSP_GetIRQn>:
  * @param  GPIO_Pin: Specifies the pins connected to the EXTI line.
  * @retval IRQ number
  */
IRQn_Type MSP_GetIRQn(uint16_t GPIO_Pin)
{
  switch (GPIO_Pin)
 804be18:	2810      	cmp	r0, #16
 804be1a:	d020      	beq.n	804be5e <MSP_GetIRQn+0x46>
 804be1c:	d80c      	bhi.n	804be38 <MSP_GetIRQn+0x20>
 804be1e:	2802      	cmp	r0, #2
 804be20:	d019      	beq.n	804be56 <MSP_GetIRQn+0x3e>
 804be22:	d803      	bhi.n	804be2c <MSP_GetIRQn+0x14>
 804be24:	2801      	cmp	r0, #1
 804be26:	d01c      	beq.n	804be62 <MSP_GetIRQn+0x4a>
    case GPIO_PIN_12:
    case GPIO_PIN_13:
    case GPIO_PIN_14:
    case GPIO_PIN_15:
    default:
      return EXTI15_10_IRQn;
 804be28:	2028      	movs	r0, #40	; 0x28
 804be2a:	4770      	bx	lr
  switch (GPIO_Pin)
 804be2c:	2804      	cmp	r0, #4
 804be2e:	d014      	beq.n	804be5a <MSP_GetIRQn+0x42>
 804be30:	2808      	cmp	r0, #8
 804be32:	d1f9      	bne.n	804be28 <MSP_GetIRQn+0x10>
      return EXTI3_IRQn;
 804be34:	2009      	movs	r0, #9
 804be36:	4770      	bx	lr
  switch (GPIO_Pin)
 804be38:	2880      	cmp	r0, #128	; 0x80
 804be3a:	d004      	beq.n	804be46 <MSP_GetIRQn+0x2e>
 804be3c:	d805      	bhi.n	804be4a <MSP_GetIRQn+0x32>
 804be3e:	2820      	cmp	r0, #32
 804be40:	d001      	beq.n	804be46 <MSP_GetIRQn+0x2e>
 804be42:	2840      	cmp	r0, #64	; 0x40
 804be44:	d1f0      	bne.n	804be28 <MSP_GetIRQn+0x10>
      return EXTI9_5_IRQn;
 804be46:	2017      	movs	r0, #23
 804be48:	4770      	bx	lr
  switch (GPIO_Pin)
 804be4a:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 804be4e:	d0fa      	beq.n	804be46 <MSP_GetIRQn+0x2e>
 804be50:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 804be54:	e7f6      	b.n	804be44 <MSP_GetIRQn+0x2c>
      return EXTI1_IRQn;
 804be56:	2007      	movs	r0, #7
 804be58:	4770      	bx	lr
      return EXTI2_IRQn;
 804be5a:	2008      	movs	r0, #8
 804be5c:	4770      	bx	lr
      return EXTI4_IRQn;
 804be5e:	200a      	movs	r0, #10
 804be60:	4770      	bx	lr
      return EXTI0_IRQn;
 804be62:	2006      	movs	r0, #6
  }
}
 804be64:	4770      	bx	lr
	...

0804be68 <HW_Init>:
  * @brief This function initializes the hardware
  * @param None
  * @retval None
  */
void HW_Init(void)
{
 804be68:	b510      	push	{r4, lr}
  if (McuInitialized == false)
 804be6a:	4c15      	ldr	r4, [pc, #84]	; (804bec0 <HW_Init+0x58>)
 804be6c:	7823      	ldrb	r3, [r4, #0]
 804be6e:	bb2b      	cbnz	r3, 804bebc <HW_Init+0x54>
    NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
#endif

    //HW_AdcInit();

    Radio.IoInit();
 804be70:	4b14      	ldr	r3, [pc, #80]	; (804bec4 <HW_Init+0x5c>)
 804be72:	681b      	ldr	r3, [r3, #0]
 804be74:	4798      	blx	r3

    HW_SPI_Init();
 804be76:	f7ff fc25 	bl	804b6c4 <HW_SPI_Init>

    HW_RTC_Init();
 804be7a:	f7ff fb55 	bl	804b528 <HW_RTC_Init>

//    HW_I2C1_Init();

    TraceInit();
 804be7e:	f7fe fe4d 	bl	804ab1c <TraceInit>

    //BSP_sensor_Init();

    Ble_Init_GPIO();
 804be82:	f7f5 faad 	bl	80413e0 <Ble_Init_GPIO>
    //COM_Init();
    MX_USART1_UART_Init();
 804be86:	f7f5 fa73 	bl	8041370 <MX_USART1_UART_Init>
    MX_USART2_UART_Init();
 804be8a:	f7f5 fa8d 	bl	80413a8 <MX_USART2_UART_Init>
	MX_TIM3_Init();
 804be8e:	f7ff fca3 	bl	804b7d8 <MX_TIM3_Init>
    MX_TIM2_Init();
 804be92:	f7ff fc6d 	bl	804b770 <MX_TIM2_Init>

    MX_SDIO_SD_Init();
 804be96:	f7ff fe2f 	bl	804baf8 <MX_SDIO_SD_Init>
    MX_FATFS_Init();
 804be9a:	f7f6 ff77 	bl	8042d8c <MX_FATFS_Init>

    // Inicialização da Base do timer
    HAL_TIM_Base_Start_IT(&htim3);
 804be9e:	480a      	ldr	r0, [pc, #40]	; (804bec8 <HW_Init+0x60>)
 804bea0:	f7f9 fb27 	bl	80454f2 <HAL_TIM_Base_Start_IT>
    //__HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE);		// Habilita receber interrupções da UART com Bluetooth
    //__HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);		// Habilita receber interrupções da UART com RFID
    HAL_UART_Receive_IT(&huart1, rx_byte_uart1, 1);
 804bea4:	2201      	movs	r2, #1
 804bea6:	4909      	ldr	r1, [pc, #36]	; (804becc <HW_Init+0x64>)
 804bea8:	4809      	ldr	r0, [pc, #36]	; (804bed0 <HW_Init+0x68>)
 804beaa:	f7f9 fefb 	bl	8045ca4 <HAL_UART_Receive_IT>
    HAL_UART_Receive_IT(&huart2, rx_byte_uart2, 1);
 804beae:	2201      	movs	r2, #1
 804beb0:	4908      	ldr	r1, [pc, #32]	; (804bed4 <HW_Init+0x6c>)
 804beb2:	4809      	ldr	r0, [pc, #36]	; (804bed8 <HW_Init+0x70>)
 804beb4:	f7f9 fef6 	bl	8045ca4 <HAL_UART_Receive_IT>
    McuInitialized = true;
 804beb8:	2301      	movs	r3, #1
 804beba:	7023      	strb	r3, [r4, #0]
  }
}
 804bebc:	bd10      	pop	{r4, pc}
 804bebe:	bf00      	nop
 804bec0:	2000967c 	.word	0x2000967c
 804bec4:	0804e218 	.word	0x0804e218
 804bec8:	2000bd60 	.word	0x2000bd60
 804becc:	20009b40 	.word	0x20009b40
 804bed0:	20009b4c 	.word	0x20009b4c
 804bed4:	20009b38 	.word	0x20009b38
 804bed8:	20009b8c 	.word	0x20009b8c

0804bedc <HW_GpioInit>:
  vcom_IoDeInit();
}


void HW_GpioInit(void)
{
 804bedc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 804bee0:	b08c      	sub	sp, #48	; 0x30
	 GPIO_InitTypeDef GPIO_InitStruct = {0};

	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOE_CLK_ENABLE();
 804bee2:	4c59      	ldr	r4, [pc, #356]	; (804c048 <HW_GpioInit+0x16c>)
	  __HAL_RCC_GPIOA_CLK_ENABLE();
	  __HAL_RCC_GPIOB_CLK_ENABLE();
	  __HAL_RCC_GPIOD_CLK_ENABLE();

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, GPIO_PIN_RESET);
 804bee4:	4f59      	ldr	r7, [pc, #356]	; (804c04c <HW_GpioInit+0x170>)

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(LORA_RESET_GPIO_Port, LORA_RESET_Pin, GPIO_PIN_RESET);
 804bee6:	f8df 8168 	ldr.w	r8, [pc, #360]	; 804c050 <HW_GpioInit+0x174>
	  /*Configure GPIO pin Output Level */
	  //HAL_GPIO_WritePin(GPIOB, LED_PLUVIOMETRO_Pin|LED_ANEMOMETRO_Pin, GPIO_PIN_RESET);

	  /*Configure GPIO pin : USER_BUTTON_Pin */
	  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
	  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 804beea:	f8df 9168 	ldr.w	r9, [pc, #360]	; 804c054 <HW_GpioInit+0x178>
	  __HAL_RCC_GPIOE_CLK_ENABLE();
 804beee:	2500      	movs	r5, #0
	 GPIO_InitTypeDef GPIO_InitStruct = {0};
 804bef0:	2214      	movs	r2, #20
 804bef2:	2100      	movs	r1, #0
 804bef4:	a807      	add	r0, sp, #28
 804bef6:	f000 fd9f 	bl	804ca38 <memset>
	  __HAL_RCC_GPIOE_CLK_ENABLE();
 804befa:	9500      	str	r5, [sp, #0]
 804befc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804befe:	f043 0310 	orr.w	r3, r3, #16
 804bf02:	6323      	str	r3, [r4, #48]	; 0x30
 804bf04:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804bf06:	f003 0310 	and.w	r3, r3, #16
 804bf0a:	9300      	str	r3, [sp, #0]
 804bf0c:	9b00      	ldr	r3, [sp, #0]
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 804bf0e:	9501      	str	r5, [sp, #4]
 804bf10:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804bf12:	f043 0304 	orr.w	r3, r3, #4
 804bf16:	6323      	str	r3, [r4, #48]	; 0x30
 804bf18:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804bf1a:	f003 0304 	and.w	r3, r3, #4
 804bf1e:	9301      	str	r3, [sp, #4]
 804bf20:	9b01      	ldr	r3, [sp, #4]
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 804bf22:	9502      	str	r5, [sp, #8]
 804bf24:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804bf26:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 804bf2a:	6323      	str	r3, [r4, #48]	; 0x30
 804bf2c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804bf2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 804bf32:	9302      	str	r3, [sp, #8]
 804bf34:	9b02      	ldr	r3, [sp, #8]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 804bf36:	9503      	str	r5, [sp, #12]
 804bf38:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804bf3a:	f043 0301 	orr.w	r3, r3, #1
 804bf3e:	6323      	str	r3, [r4, #48]	; 0x30
 804bf40:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804bf42:	f003 0301 	and.w	r3, r3, #1
 804bf46:	9303      	str	r3, [sp, #12]
 804bf48:	9b03      	ldr	r3, [sp, #12]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 804bf4a:	9504      	str	r5, [sp, #16]
 804bf4c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804bf4e:	f043 0302 	orr.w	r3, r3, #2
 804bf52:	6323      	str	r3, [r4, #48]	; 0x30
 804bf54:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804bf56:	f003 0302 	and.w	r3, r3, #2
 804bf5a:	9304      	str	r3, [sp, #16]
 804bf5c:	9b04      	ldr	r3, [sp, #16]
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 804bf5e:	9505      	str	r5, [sp, #20]
 804bf60:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804bf62:	f043 0308 	orr.w	r3, r3, #8
 804bf66:	6323      	str	r3, [r4, #48]	; 0x30
 804bf68:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804bf6a:	f003 0308 	and.w	r3, r3, #8
 804bf6e:	9305      	str	r3, [sp, #20]
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, GPIO_PIN_RESET);
 804bf70:	462a      	mov	r2, r5
 804bf72:	4638      	mov	r0, r7
 804bf74:	2140      	movs	r1, #64	; 0x40
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 804bf76:	9b05      	ldr	r3, [sp, #20]
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, GPIO_PIN_RESET);
 804bf78:	f7f7 fda0 	bl	8043abc <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LORA_RESET_GPIO_Port, LORA_RESET_Pin, GPIO_PIN_RESET);
 804bf7c:	462a      	mov	r2, r5
 804bf7e:	4640      	mov	r0, r8
 804bf80:	2101      	movs	r1, #1
 804bf82:	f7f7 fd9b 	bl	8043abc <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(MEM_WP_GPIO_Port, MEM_WP_Pin, GPIO_PIN_SET);
 804bf86:	2201      	movs	r2, #1
 804bf88:	4640      	mov	r0, r8
 804bf8a:	f44f 7180 	mov.w	r1, #256	; 0x100
 804bf8e:	f7f7 fd95 	bl	8043abc <HAL_GPIO_WritePin>
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 804bf92:	2601      	movs	r6, #1
	  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 804bf94:	2308      	movs	r3, #8
	  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 804bf96:	a907      	add	r1, sp, #28
 804bf98:	4638      	mov	r0, r7
	  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 804bf9a:	e9cd 3907 	strd	r3, r9, [sp, #28]
//	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
//	  GPIO_InitStruct.Pull = GPIO_NOPULL;
//	  HAL_GPIO_Init(LORA_DIO5_GPIO_Port, &GPIO_InitStruct);

	  /*Configure GPIO pin : PtPin */
      GPIO_InitStruct.Pin = ANEMOMETRO_Pin;
 804bf9e:	f44f 4a80 	mov.w	sl, #16384	; 0x4000
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 804bfa2:	9609      	str	r6, [sp, #36]	; 0x24
	  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 804bfa4:	f7f7 fc16 	bl	80437d4 <HAL_GPIO_Init>
      GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
      GPIO_InitStruct.Pull = GPIO_PULLUP;
      HAL_GPIO_Init(ANEMOMETRO_GPIO_Port, &GPIO_InitStruct);
 804bfa8:	a907      	add	r1, sp, #28
 804bfaa:	4638      	mov	r0, r7
      GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 804bfac:	e9cd a907 	strd	sl, r9, [sp, #28]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 804bfb0:	9609      	str	r6, [sp, #36]	; 0x24
      HAL_GPIO_Init(ANEMOMETRO_GPIO_Port, &GPIO_InitStruct);
 804bfb2:	f7f7 fc0f 	bl	80437d4 <HAL_GPIO_Init>

      /*Configure GPIO pin : PtPin */
      GPIO_InitStruct.Pin = PLUVIOMETRO_Pin;
 804bfb6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
      GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 804bfba:	e9cd 3907 	strd	r3, r9, [sp, #28]
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
      HAL_GPIO_Init(PLUVIOMETRO_GPIO_Port, &GPIO_InitStruct);
 804bfbe:	a907      	add	r1, sp, #28
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 804bfc0:	2302      	movs	r3, #2
      HAL_GPIO_Init(PLUVIOMETRO_GPIO_Port, &GPIO_InitStruct);
 804bfc2:	4638      	mov	r0, r7
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 804bfc4:	9309      	str	r3, [sp, #36]	; 0x24
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 804bfc6:	f5a7 6700 	sub.w	r7, r7, #2048	; 0x800
      HAL_GPIO_Init(PLUVIOMETRO_GPIO_Port, &GPIO_InitStruct);
 804bfca:	f7f7 fc03 	bl	80437d4 <HAL_GPIO_Init>
	  GPIO_InitStruct.Pin = LORA_RESET_Pin|MEM_WP_Pin;
 804bfce:	f240 1301 	movw	r3, #257	; 0x101
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 804bfd2:	a907      	add	r1, sp, #28
 804bfd4:	4640      	mov	r0, r8
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 804bfd6:	e9cd 3607 	strd	r3, r6, [sp, #28]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 804bfda:	e9cd 5509 	strd	r5, r5, [sp, #36]	; 0x24
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 804bfde:	f7f7 fbf9 	bl	80437d4 <HAL_GPIO_Init>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 804bfe2:	4632      	mov	r2, r6
 804bfe4:	4651      	mov	r1, sl
 804bfe6:	4638      	mov	r0, r7
 804bfe8:	f7f7 fd68 	bl	8043abc <HAL_GPIO_WritePin>

	  /*Configure GPIO pin : PtPin */
	  GPIO_InitStruct.Pin = SD_DET_CARD_Pin;
 804bfec:	2380      	movs	r3, #128	; 0x80
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
	  HAL_GPIO_Init(SD_DET_CARD_GPIO_Port, &GPIO_InitStruct);
 804bfee:	a907      	add	r1, sp, #28
 804bff0:	4638      	mov	r0, r7
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 804bff2:	e9cd 3507 	strd	r3, r5, [sp, #28]
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 804bff6:	9609      	str	r6, [sp, #36]	; 0x24
	  HAL_GPIO_Init(SD_DET_CARD_GPIO_Port, &GPIO_InitStruct);
 804bff8:	f7f7 fbec 	bl	80437d4 <HAL_GPIO_Init>

	  /* DMA controller clock enable */
	  __HAL_RCC_DMA2_CLK_ENABLE();
 804bffc:	9506      	str	r5, [sp, #24]
 804bffe:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804c000:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 804c004:	6323      	str	r3, [r4, #48]	; 0x30
 804c006:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804c008:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000

	  /* DMA interrupt init */
	  /* DMA2_Stream3_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 804c00c:	462a      	mov	r2, r5
 804c00e:	4629      	mov	r1, r5
	  __HAL_RCC_DMA2_CLK_ENABLE();
 804c010:	9306      	str	r3, [sp, #24]
	  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 804c012:	203b      	movs	r0, #59	; 0x3b
	  __HAL_RCC_DMA2_CLK_ENABLE();
 804c014:	9b06      	ldr	r3, [sp, #24]
	  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 804c016:	f7f6 ffe3 	bl	8042fe0 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 804c01a:	203b      	movs	r0, #59	; 0x3b
 804c01c:	f7f7 f814 	bl	8043048 <HAL_NVIC_EnableIRQ>
	  /* DMA2_Stream6_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 804c020:	462a      	mov	r2, r5
 804c022:	4629      	mov	r1, r5
 804c024:	2045      	movs	r0, #69	; 0x45
 804c026:	f7f6 ffdb 	bl	8042fe0 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 804c02a:	2045      	movs	r0, #69	; 0x45
 804c02c:	f7f7 f80c 	bl	8043048 <HAL_NVIC_EnableIRQ>


	  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 804c030:	462a      	mov	r2, r5
 804c032:	4629      	mov	r1, r5
 804c034:	2028      	movs	r0, #40	; 0x28
 804c036:	f7f6 ffd3 	bl	8042fe0 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 804c03a:	2028      	movs	r0, #40	; 0x28
 804c03c:	f7f7 f804 	bl	8043048 <HAL_NVIC_EnableIRQ>

}
 804c040:	b00c      	add	sp, #48	; 0x30
 804c042:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 804c046:	bf00      	nop
 804c048:	40023800 	.word	0x40023800
 804c04c:	40021000 	.word	0x40021000
 804c050:	40020400 	.word	0x40020400
 804c054:	10110000 	.word	0x10110000

0804c058 <SystemClock_Config>:
  */



void SystemClock_Config(void)
{
 804c058:	b530      	push	{r4, r5, lr}
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 804c05a:	2400      	movs	r4, #0
{
 804c05c:	b099      	sub	sp, #100	; 0x64
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 804c05e:	2510      	movs	r5, #16
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 804c060:	2214      	movs	r2, #20
 804c062:	4621      	mov	r1, r4
 804c064:	a807      	add	r0, sp, #28
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 804c066:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 804c06a:	f000 fce5 	bl	804ca38 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 804c06e:	462a      	mov	r2, r5
 804c070:	4621      	mov	r1, r4
 804c072:	a803      	add	r0, sp, #12
 804c074:	f000 fce0 	bl	804ca38 <memset>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 804c078:	4b22      	ldr	r3, [pc, #136]	; (804c104 <SystemClock_Config+0xac>)
 804c07a:	9401      	str	r4, [sp, #4]
 804c07c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 804c07e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 804c082:	641a      	str	r2, [r3, #64]	; 0x40
 804c084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 804c086:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 804c08a:	9301      	str	r3, [sp, #4]
 804c08c:	9b01      	ldr	r3, [sp, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 804c08e:	4b1e      	ldr	r3, [pc, #120]	; (804c108 <SystemClock_Config+0xb0>)
 804c090:	9402      	str	r4, [sp, #8]
 804c092:	681a      	ldr	r2, [r3, #0]
 804c094:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 804c098:	601a      	str	r2, [r3, #0]
 804c09a:	681b      	ldr	r3, [r3, #0]
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
	//RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;

	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
	RCC_OscInitStruct.PLL.PLLM = 16;
 804c09c:	9514      	str	r5, [sp, #80]	; 0x50
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 804c09e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 804c0a2:	9302      	str	r3, [sp, #8]
 804c0a4:	9b02      	ldr	r3, [sp, #8]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSI;
 804c0a6:	230a      	movs	r3, #10
 804c0a8:	930c      	str	r3, [sp, #48]	; 0x30
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 804c0aa:	2301      	movs	r3, #1
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 804c0ac:	e9cd 350f 	strd	r3, r5, [sp, #60]	; 0x3c
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 804c0b0:	9311      	str	r3, [sp, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLN = 192;
 804c0b2:	22c0      	movs	r2, #192	; 0xc0
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 804c0b4:	2302      	movs	r3, #2
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 804c0b6:	e9cd 3412 	strd	r3, r4, [sp, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 804c0ba:	e9cd 2315 	strd	r2, r3, [sp, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLQ = 4;

	//RCC_OscInitStruct.LSEState = RCC_LSE_ON;
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 804c0be:	a80c      	add	r0, sp, #48	; 0x30
	RCC_OscInitStruct.PLL.PLLQ = 4;
 804c0c0:	2304      	movs	r3, #4
 804c0c2:	9317      	str	r3, [sp, #92]	; 0x5c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 804c0c4:	f7f7 fd0c 	bl	8043ae0 <HAL_RCC_OscConfig>
 804c0c8:	b108      	cbz	r0, 804c0ce <SystemClock_Config+0x76>
		Error_Handler();
 804c0ca:	f7fe fe37 	bl	804ad3c <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 804c0ce:	230f      	movs	r3, #15
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 804c0d0:	2100      	movs	r1, #0
 804c0d2:	a807      	add	r0, sp, #28
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 804c0d4:	e9cd 3407 	strd	r3, r4, [sp, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 804c0d8:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 804c0dc:	940b      	str	r4, [sp, #44]	; 0x2c
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 804c0de:	f7f7 fed3 	bl	8043e88 <HAL_RCC_ClockConfig>
 804c0e2:	b108      	cbz	r0, 804c0e8 <SystemClock_Config+0x90>
		Error_Handler();
 804c0e4:	f7fe fe2a 	bl	804ad3c <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 804c0e8:	2302      	movs	r3, #2
 804c0ea:	9303      	str	r3, [sp, #12]
	PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;

	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 804c0ec:	a803      	add	r0, sp, #12
	PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 804c0ee:	f44f 7300 	mov.w	r3, #512	; 0x200
 804c0f2:	9306      	str	r3, [sp, #24]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 804c0f4:	f7f7 ff82 	bl	8043ffc <HAL_RCCEx_PeriphCLKConfig>
 804c0f8:	b108      	cbz	r0, 804c0fe <SystemClock_Config+0xa6>
		Error_Handler();
 804c0fa:	f7fe fe1f 	bl	804ad3c <Error_Handler>
	}

}
 804c0fe:	b019      	add	sp, #100	; 0x64
 804c100:	bd30      	pop	{r4, r5, pc}
 804c102:	bf00      	nop
 804c104:	40023800 	.word	0x40023800
 804c108:	40007000 	.word	0x40007000

0804c10c <NMI_Handler>:
  * @retval None
  */

void NMI_Handler(void)
{
}
 804c10c:	4770      	bx	lr

0804c10e <HardFault_Handler>:

void HardFault_Handler(void)
{
  while (1)
  {
    __NOP();
 804c10e:	bf00      	nop
 804c110:	e7fd      	b.n	804c10e <HardFault_Handler>

0804c112 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 804c112:	e7fe      	b.n	804c112 <MemManage_Handler>

0804c114 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 804c114:	e7fe      	b.n	804c114 <BusFault_Handler>

0804c116 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 804c116:	e7fe      	b.n	804c116 <UsageFault_Handler>

0804c118 <SVC_Handler>:
 804c118:	4770      	bx	lr

0804c11a <DebugMon_Handler>:
 804c11a:	4770      	bx	lr

0804c11c <PendSV_Handler>:
 804c11c:	4770      	bx	lr

0804c11e <SysTick_Handler>:
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
  HAL_IncTick();
 804c11e:	f7f6 bf3b 	b.w	8042f98 <HAL_IncTick>
	...

0804c124 <TIM2_IRQHandler>:
}

void TIM2_IRQHandler(void)
{
	flags_ble.rfid_send_cmd = SET;
 804c124:	4a03      	ldr	r2, [pc, #12]	; (804c134 <TIM2_IRQHandler+0x10>)

	HAL_TIM_IRQHandler(&htim2);
 804c126:	4804      	ldr	r0, [pc, #16]	; (804c138 <TIM2_IRQHandler+0x14>)
	flags_ble.rfid_send_cmd = SET;
 804c128:	7813      	ldrb	r3, [r2, #0]
 804c12a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 804c12e:	7013      	strb	r3, [r2, #0]
	HAL_TIM_IRQHandler(&htim2);
 804c130:	f7f9 ba09 	b.w	8045546 <HAL_TIM_IRQHandler>
 804c134:	20009b48 	.word	0x20009b48
 804c138:	2000bda0 	.word	0x2000bda0

0804c13c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 804c13c:	b510      	push	{r4, lr}
	/*
	 * 	Timer dispara a cada 100 ms e se tiver 10 contagens, sinaliza que
	 * 	o pino de estado se manteve em alta e conexão foi bem sucedida.
	 */

	ble_state = HAL_GPIO_ReadPin(BLE_STATE_GPIO_Port,BLE_STATE_Pin);
 804c13e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 804c142:	481a      	ldr	r0, [pc, #104]	; (804c1ac <TIM3_IRQHandler+0x70>)
 804c144:	4c1a      	ldr	r4, [pc, #104]	; (804c1b0 <TIM3_IRQHandler+0x74>)
 804c146:	f7f7 fcb3 	bl	8043ab0 <HAL_GPIO_ReadPin>
 804c14a:	4b1a      	ldr	r3, [pc, #104]	; (804c1b4 <TIM3_IRQHandler+0x78>)
 804c14c:	4a1a      	ldr	r2, [pc, #104]	; (804c1b8 <TIM3_IRQHandler+0x7c>)
 804c14e:	7018      	strb	r0, [r3, #0]
	if (ble_state == 1)
 804c150:	2801      	cmp	r0, #1
 804c152:	d127      	bne.n	804c1a4 <TIM3_IRQHandler+0x68>
	{
		if (++count_tim3 > 9)
 804c154:	7813      	ldrb	r3, [r2, #0]
 804c156:	3301      	adds	r3, #1
 804c158:	b2db      	uxtb	r3, r3
 804c15a:	2b09      	cmp	r3, #9
 804c15c:	7013      	strb	r3, [r2, #0]
 804c15e:	d905      	bls.n	804c16c <TIM3_IRQHandler+0x30>
		{
			flags_ble.connection = SET;
 804c160:	7823      	ldrb	r3, [r4, #0]
 804c162:	f043 0308 	orr.w	r3, r3, #8
			count_tim3 = 0;
		}
	}
	else
	{
		flags_ble.connection = RESET;
 804c166:	7023      	strb	r3, [r4, #0]
		count_tim3 = 0;
 804c168:	2300      	movs	r3, #0
 804c16a:	7013      	strb	r3, [r2, #0]
	}

	// Para as requisições de TAG pois a conexão foi quebrada
	if(flags_ble.connection == RESET)
 804c16c:	7823      	ldrb	r3, [r4, #0]
 804c16e:	071a      	lsls	r2, r3, #28
 804c170:	d402      	bmi.n	804c178 <TIM3_IRQHandler+0x3c>
	{
			HAL_TIM_Base_Stop_IT(&htim2);
 804c172:	4812      	ldr	r0, [pc, #72]	; (804c1bc <TIM3_IRQHandler+0x80>)
 804c174:	f7f9 f9cd 	bl	8045512 <HAL_TIM_Base_Stop_IT>
	}

	if(flags_ble.start == SET){
 804c178:	7823      	ldrb	r3, [r4, #0]
 804c17a:	07db      	lsls	r3, r3, #31
 804c17c:	d50a      	bpl.n	804c194 <TIM3_IRQHandler+0x58>
		//Flag count to send data via lora
		if(count_send++ == 50)
 804c17e:	4b10      	ldr	r3, [pc, #64]	; (804c1c0 <TIM3_IRQHandler+0x84>)
 804c180:	681a      	ldr	r2, [r3, #0]
 804c182:	1c51      	adds	r1, r2, #1
 804c184:	2a32      	cmp	r2, #50	; 0x32
 804c186:	6019      	str	r1, [r3, #0]
 804c188:	d104      	bne.n	804c194 <TIM3_IRQHandler+0x58>
		{
			flag_send_timeout = SET;
 804c18a:	4a0e      	ldr	r2, [pc, #56]	; (804c1c4 <TIM3_IRQHandler+0x88>)
 804c18c:	2101      	movs	r1, #1
 804c18e:	7011      	strb	r1, [r2, #0]
			count_send = 0;
 804c190:	2200      	movs	r2, #0
 804c192:	601a      	str	r2, [r3, #0]
		}
	}


	HAL_NVIC_ClearPendingIRQ(TIM3_IRQn); // limpa flags de interrupção
 804c194:	201d      	movs	r0, #29
 804c196:	f7f6 ff8b 	bl	80430b0 <HAL_NVIC_ClearPendingIRQ>

	HAL_TIM_IRQHandler(&htim3);
 804c19a:	480b      	ldr	r0, [pc, #44]	; (804c1c8 <TIM3_IRQHandler+0x8c>)

}
 804c19c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_TIM_IRQHandler(&htim3);
 804c1a0:	f7f9 b9d1 	b.w	8045546 <HAL_TIM_IRQHandler>
		flags_ble.connection = RESET;
 804c1a4:	7823      	ldrb	r3, [r4, #0]
 804c1a6:	f36f 03c3 	bfc	r3, #3, #1
 804c1aa:	e7dc      	b.n	804c166 <TIM3_IRQHandler+0x2a>
 804c1ac:	40020000 	.word	0x40020000
 804c1b0:	20009b48 	.word	0x20009b48
 804c1b4:	20008154 	.word	0x20008154
 804c1b8:	2000967e 	.word	0x2000967e
 804c1bc:	2000bda0 	.word	0x2000bda0
 804c1c0:	2000837c 	.word	0x2000837c
 804c1c4:	20008378 	.word	0x20008378
 804c1c8:	2000bd60 	.word	0x2000bd60

0804c1cc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 804c1cc:	b508      	push	{r3, lr}


	HAL_UART_IRQHandler(&huart1);
 804c1ce:	4815      	ldr	r0, [pc, #84]	; (804c224 <USART1_IRQHandler+0x58>)
 804c1d0:	f7f9 fe4a 	bl	8045e68 <HAL_UART_IRQHandler>
	if(ble_index>sizeof(message_ble))
 804c1d4:	4b14      	ldr	r3, [pc, #80]	; (804c228 <USART1_IRQHandler+0x5c>)
		ble_index=0;
	message_ble[ble_index] = rx_byte_uart1[0];
 804c1d6:	4915      	ldr	r1, [pc, #84]	; (804c22c <USART1_IRQHandler+0x60>)
	if(ble_index>sizeof(message_ble))
 804c1d8:	681a      	ldr	r2, [r3, #0]
	message_ble[ble_index] = rx_byte_uart1[0];
 804c1da:	4815      	ldr	r0, [pc, #84]	; (804c230 <USART1_IRQHandler+0x64>)
 804c1dc:	7809      	ldrb	r1, [r1, #0]
	if(ble_index>sizeof(message_ble))
 804c1de:	2a21      	cmp	r2, #33	; 0x21
		ble_index=0;
 804c1e0:	bf84      	itt	hi
 804c1e2:	2200      	movhi	r2, #0
 804c1e4:	601a      	strhi	r2, [r3, #0]
	message_ble[ble_index] = rx_byte_uart1[0];
 804c1e6:	681a      	ldr	r2, [r3, #0]
 804c1e8:	5481      	strb	r1, [r0, r2]
	ble_index++;
 804c1ea:	3201      	adds	r2, #1
	if(ble_index>2){
 804c1ec:	2a02      	cmp	r2, #2
	ble_index++;
 804c1ee:	601a      	str	r2, [r3, #0]
	if(ble_index>2){
 804c1f0:	dd0b      	ble.n	804c20a <USART1_IRQHandler+0x3e>
		if(message_ble[0] == 0xa){
 804c1f2:	7802      	ldrb	r2, [r0, #0]
 804c1f4:	2a0a      	cmp	r2, #10
 804c1f6:	d108      	bne.n	804c20a <USART1_IRQHandler+0x3e>
			if(message_ble[ble_index-1] == 0xd)
 804c1f8:	290d      	cmp	r1, #13
 804c1fa:	d106      	bne.n	804c20a <USART1_IRQHandler+0x3e>
			{
				// Sinaliza que chegou uma mensagem válida
				ble_index = 0;								// Zera o índice para nova mensagem
 804c1fc:	2200      	movs	r2, #0
 804c1fe:	601a      	str	r2, [r3, #0]
				flags_ble.enable_handler = 1;
 804c200:	4a0c      	ldr	r2, [pc, #48]	; (804c234 <USART1_IRQHandler+0x68>)
 804c202:	7813      	ldrb	r3, [r2, #0]
 804c204:	f043 0320 	orr.w	r3, r3, #32
 804c208:	7013      	strb	r3, [r2, #0]
			}
		}
	}

	HAL_NVIC_ClearPendingIRQ(USART1_IRQn);
 804c20a:	2025      	movs	r0, #37	; 0x25
 804c20c:	f7f6 ff50 	bl	80430b0 <HAL_NVIC_ClearPendingIRQ>
	HAL_UART_Abort_IT(&huart1);
 804c210:	4804      	ldr	r0, [pc, #16]	; (804c224 <USART1_IRQHandler+0x58>)
 804c212:	f7f9 fed5 	bl	8045fc0 <HAL_UART_Abort_IT>
	HAL_UART_Receive_IT(&huart1, rx_byte_uart1, 1);
 804c216:	2201      	movs	r2, #1
 804c218:	4904      	ldr	r1, [pc, #16]	; (804c22c <USART1_IRQHandler+0x60>)
 804c21a:	4802      	ldr	r0, [pc, #8]	; (804c224 <USART1_IRQHandler+0x58>)

}
 804c21c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_UART_Receive_IT(&huart1, rx_byte_uart1, 1);
 804c220:	f7f9 bd40 	b.w	8045ca4 <HAL_UART_Receive_IT>
 804c224:	20009b4c 	.word	0x20009b4c
 804c228:	20008158 	.word	0x20008158
 804c22c:	20009b40 	.word	0x20009b40
 804c230:	2000815c 	.word	0x2000815c
 804c234:	20009b48 	.word	0x20009b48

0804c238 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 804c238:	b570      	push	{r4, r5, r6, lr}
	 * 	mensagem é padrão, logo ao se detectar o caracter 0x0D
	 * 	habilitar a flag que permite tratar a mensagem.
	 */

  /* USER CODE END USART2_IRQn 0 */
	HAL_UART_IRQHandler(&huart2);
 804c23a:	481a      	ldr	r0, [pc, #104]	; (804c2a4 <USART2_IRQHandler+0x6c>)
 804c23c:	f7f9 fe14 	bl	8045e68 <HAL_UART_IRQHandler>
	/* USER CODE BEGIN USART2_IRQn 1 */
	message[message_index] = rx_byte_uart2[0];
 804c240:	4919      	ldr	r1, [pc, #100]	; (804c2a8 <USART2_IRQHandler+0x70>)
 804c242:	4b1a      	ldr	r3, [pc, #104]	; (804c2ac <USART2_IRQHandler+0x74>)
 804c244:	680a      	ldr	r2, [r1, #0]
 804c246:	781c      	ldrb	r4, [r3, #0]
 804c248:	4b19      	ldr	r3, [pc, #100]	; (804c2b0 <USART2_IRQHandler+0x78>)
	message_index++;
 804c24a:	1c50      	adds	r0, r2, #1

	/*
	 * Testa se recebeu o fim da messagem 0x0D.
	 */
	if (message_index > 3)
 804c24c:	2803      	cmp	r0, #3
	message[message_index] = rx_byte_uart2[0];
 804c24e:	549c      	strb	r4, [r3, r2]
	message_index++;
 804c250:	6008      	str	r0, [r1, #0]
	if (message_index > 3)
 804c252:	dd1a      	ble.n	804c28a <USART2_IRQHandler+0x52>
	{
		if ((message[message_index - 4] == 0x0A)
 804c254:	189d      	adds	r5, r3, r2
 804c256:	f815 6c03 	ldrb.w	r6, [r5, #-3]
 804c25a:	2e0a      	cmp	r6, #10
 804c25c:	d115      	bne.n	804c28a <USART2_IRQHandler+0x52>
				&& ((message[message_index - 3] == 0x55) || (message[message_index - 3] == 0x58))
 804c25e:	f815 5c02 	ldrb.w	r5, [r5, #-2]
 804c262:	2d55      	cmp	r5, #85	; 0x55
 804c264:	d001      	beq.n	804c26a <USART2_IRQHandler+0x32>
 804c266:	2d58      	cmp	r5, #88	; 0x58
 804c268:	d10f      	bne.n	804c28a <USART2_IRQHandler+0x52>
				&& (message[message_index - 2] == 0x0D)
 804c26a:	4413      	add	r3, r2
 804c26c:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 804c270:	2b0d      	cmp	r3, #13
 804c272:	d10a      	bne.n	804c28a <USART2_IRQHandler+0x52>
				&& (message[message_index - 1] == 0x0A))
 804c274:	2c0a      	cmp	r4, #10
 804c276:	d108      	bne.n	804c28a <USART2_IRQHandler+0x52>
		{
			flags_ble.tag = SET;// Aciona a flag mostrando que recebeu mensagem válida
 804c278:	4a0e      	ldr	r2, [pc, #56]	; (804c2b4 <USART2_IRQHandler+0x7c>)
 804c27a:	7813      	ldrb	r3, [r2, #0]
 804c27c:	f043 0302 	orr.w	r3, r3, #2
 804c280:	7013      	strb	r3, [r2, #0]
			bytes_read_rfid = message_index;
 804c282:	4b0d      	ldr	r3, [pc, #52]	; (804c2b8 <USART2_IRQHandler+0x80>)
 804c284:	7018      	strb	r0, [r3, #0]
			message_index=0;
 804c286:	2300      	movs	r3, #0
 804c288:	600b      	str	r3, [r1, #0]
		}
	}
	HAL_NVIC_ClearPendingIRQ(USART2_IRQn);
 804c28a:	2026      	movs	r0, #38	; 0x26
 804c28c:	f7f6 ff10 	bl	80430b0 <HAL_NVIC_ClearPendingIRQ>
	HAL_UART_Abort_IT(&huart2);
 804c290:	4804      	ldr	r0, [pc, #16]	; (804c2a4 <USART2_IRQHandler+0x6c>)
 804c292:	f7f9 fe95 	bl	8045fc0 <HAL_UART_Abort_IT>
	HAL_UART_Receive_IT(&huart2, rx_byte_uart2, 1);
 804c296:	2201      	movs	r2, #1
 804c298:	4904      	ldr	r1, [pc, #16]	; (804c2ac <USART2_IRQHandler+0x74>)
 804c29a:	4802      	ldr	r0, [pc, #8]	; (804c2a4 <USART2_IRQHandler+0x6c>)
	/* USER CODE END USART2_IRQn 1 */
}
 804c29c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_UART_Receive_IT(&huart2, rx_byte_uart2, 1);
 804c2a0:	f7f9 bd00 	b.w	8045ca4 <HAL_UART_Receive_IT>
 804c2a4:	20009b8c 	.word	0x20009b8c
 804c2a8:	20008180 	.word	0x20008180
 804c2ac:	20009b38 	.word	0x20009b38
 804c2b0:	20008184 	.word	0x20008184
 804c2b4:	20009b48 	.word	0x20009b48
 804c2b8:	20002384 	.word	0x20002384

0804c2bc <SDIO_IRQHandler>:
void SDIO_IRQHandler(void)
{
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 804c2bc:	4801      	ldr	r0, [pc, #4]	; (804c2c4 <SDIO_IRQHandler+0x8>)
 804c2be:	f7f8 be77 	b.w	8044fb0 <HAL_SD_IRQHandler>
 804c2c2:	bf00      	nop
 804c2c4:	2000c2c0 	.word	0x2000c2c0

0804c2c8 <DMA2_Stream3_IRQHandler>:
void DMA2_Stream3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 804c2c8:	4801      	ldr	r0, [pc, #4]	; (804c2d0 <DMA2_Stream3_IRQHandler+0x8>)
 804c2ca:	f7f7 b80b 	b.w	80432e4 <HAL_DMA_IRQHandler>
 804c2ce:	bf00      	nop
 804c2d0:	2000c200 	.word	0x2000c200

0804c2d4 <DMA2_Stream6_IRQHandler>:
void DMA2_Stream6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 804c2d4:	4801      	ldr	r0, [pc, #4]	; (804c2dc <DMA2_Stream6_IRQHandler+0x8>)
 804c2d6:	f7f7 b805 	b.w	80432e4 <HAL_DMA_IRQHandler>
 804c2da:	bf00      	nop
 804c2dc:	2000c260 	.word	0x2000c260

0804c2e0 <USART3_IRQHandler>:
  /* USER CODE END DMA2_Stream6_IRQn 1 */
}

void USARTx_IRQHandler(void)
{
  vcom_IRQHandler();
 804c2e0:	f000 b872 	b.w	804c3c8 <vcom_IRQHandler>

0804c2e4 <DMA1_Stream4_IRQHandler>:
}

void USARTx_DMA_TX_IRQHandler(void)
{
  vcom_DMA_TX_IRQHandler();
 804c2e4:	f000 b86a 	b.w	804c3bc <vcom_DMA_TX_IRQHandler>

0804c2e8 <RTC_Alarm_IRQHandler>:
}

void RTC_Alarm_IRQHandler(void)
{
  HW_RTC_IrqHandler();
 804c2e8:	f7ff b8de 	b.w	804b4a8 <HW_RTC_IrqHandler>

0804c2ec <EXTI0_IRQHandler>:
}

void EXTI0_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 804c2ec:	2001      	movs	r0, #1
 804c2ee:	f7f7 bbeb 	b.w	8043ac8 <HAL_GPIO_EXTI_IRQHandler>

0804c2f2 <EXTI1_IRQHandler>:
}

void EXTI1_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 804c2f2:	2002      	movs	r0, #2
 804c2f4:	f7f7 bbe8 	b.w	8043ac8 <HAL_GPIO_EXTI_IRQHandler>

0804c2f8 <EXTI2_IRQHandler>:
}

void EXTI2_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 804c2f8:	2004      	movs	r0, #4
 804c2fa:	f7f7 bbe5 	b.w	8043ac8 <HAL_GPIO_EXTI_IRQHandler>

0804c2fe <EXTI3_IRQHandler>:
}

void EXTI3_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 804c2fe:	2008      	movs	r0, #8
 804c300:	f7f7 bbe2 	b.w	8043ac8 <HAL_GPIO_EXTI_IRQHandler>

0804c304 <EXTI4_IRQHandler>:
}

void EXTI4_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 804c304:	2010      	movs	r0, #16
 804c306:	f7f7 bbdf 	b.w	8043ac8 <HAL_GPIO_EXTI_IRQHandler>

0804c30a <EXTI9_5_IRQHandler>:
}


void EXTI9_5_IRQHandler(void)
{
 804c30a:	b508      	push	{r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 804c30c:	2020      	movs	r0, #32
 804c30e:	f7f7 fbdb 	bl	8043ac8 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 804c312:	2040      	movs	r0, #64	; 0x40
 804c314:	f7f7 fbd8 	bl	8043ac8 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 804c318:	2080      	movs	r0, #128	; 0x80
 804c31a:	f7f7 fbd5 	bl	8043ac8 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 804c31e:	f44f 7080 	mov.w	r0, #256	; 0x100
 804c322:	f7f7 fbd1 	bl	8043ac8 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 804c326:	f44f 7000 	mov.w	r0, #512	; 0x200
}
 804c32a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 804c32e:	f7f7 bbcb 	b.w	8043ac8 <HAL_GPIO_EXTI_IRQHandler>

0804c332 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 804c332:	b508      	push	{r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 804c334:	f44f 6080 	mov.w	r0, #1024	; 0x400
 804c338:	f7f7 fbc6 	bl	8043ac8 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 804c33c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 804c340:	f7f7 fbc2 	bl	8043ac8 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 804c344:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 804c348:	f7f7 fbbe 	bl	8043ac8 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 804c34c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 804c350:	f7f7 fbba 	bl	8043ac8 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 804c354:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 804c358:	f7f7 fbb6 	bl	8043ac8 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 804c35c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
}
 804c360:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 804c364:	f7f7 bbb0 	b.w	8043ac8 <HAL_GPIO_EXTI_IRQHandler>

0804c368 <vcom_Init>:

static void (*TxCpltCallback)(void);
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/
void vcom_Init(void (*TxCb)(void))
{
 804c368:	b508      	push	{r3, lr}
      - Parity = ODD parity
      - BaudRate = 921600 baud
      - Hardware flow control disabled (RTS and CTS signals) */
  UartHandle.Instance        = USARTx;

  UartHandle.Init.BaudRate   = 115200;
 804c36a:	490b      	ldr	r1, [pc, #44]	; (804c398 <vcom_Init+0x30>)
  TxCpltCallback = TxCb;
 804c36c:	4b0b      	ldr	r3, [pc, #44]	; (804c39c <vcom_Init+0x34>)
  UartHandle.Init.BaudRate   = 115200;
 804c36e:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 804c372:	e9c3 1201 	strd	r1, r2, [r3, #4]
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 804c376:	2200      	movs	r2, #0
  TxCpltCallback = TxCb;
 804c378:	6018      	str	r0, [r3, #0]
  UartHandle.Init.StopBits   = UART_STOPBITS_1;
 804c37a:	e9c3 2203 	strd	r2, r2, [r3, #12]
  UartHandle.Init.Parity     = UART_PARITY_NONE;
 804c37e:	615a      	str	r2, [r3, #20]
  UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 804c380:	61da      	str	r2, [r3, #28]
  UartHandle.Init.Mode       = UART_MODE_TX;

  if (HAL_UART_Init(&UartHandle) != HAL_OK)
 804c382:	1d18      	adds	r0, r3, #4
  UartHandle.Init.Mode       = UART_MODE_TX;
 804c384:	2208      	movs	r2, #8
 804c386:	619a      	str	r2, [r3, #24]
  if (HAL_UART_Init(&UartHandle) != HAL_OK)
 804c388:	f7f9 fb88 	bl	8045a9c <HAL_UART_Init>
 804c38c:	b118      	cbz	r0, 804c396 <vcom_Init+0x2e>
  {
    /* Initialization Error */
    Error_Handler();
  }
}
 804c38e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 804c392:	f7fe bcd3 	b.w	804ad3c <Error_Handler>
}
 804c396:	bd08      	pop	{r3, pc}
 804c398:	40004800 	.word	0x40004800
 804c39c:	20009680 	.word	0x20009680

0804c3a0 <vcom_Trace>:

void vcom_Trace(uint8_t *p_data, uint16_t size)
{
  HAL_UART_Transmit_DMA(&UartHandle, p_data, size);
 804c3a0:	460a      	mov	r2, r1
 804c3a2:	4601      	mov	r1, r0
 804c3a4:	4801      	ldr	r0, [pc, #4]	; (804c3ac <vcom_Trace+0xc>)
 804c3a6:	f7f9 bca5 	b.w	8045cf4 <HAL_UART_Transmit_DMA>
 804c3aa:	bf00      	nop
 804c3ac:	20009684 	.word	0x20009684

0804c3b0 <HAL_UART_TxCpltCallback>:
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *UartHandle)
{
  /* buffer transmission complete*/
  TxCpltCallback();
 804c3b0:	4b01      	ldr	r3, [pc, #4]	; (804c3b8 <HAL_UART_TxCpltCallback+0x8>)
 804c3b2:	681b      	ldr	r3, [r3, #0]
 804c3b4:	4718      	bx	r3
 804c3b6:	bf00      	nop
 804c3b8:	20009680 	.word	0x20009680

0804c3bc <vcom_DMA_TX_IRQHandler>:
}

void vcom_DMA_TX_IRQHandler(void)
{
  HAL_DMA_IRQHandler(UartHandle.hdmatx);
 804c3bc:	4b01      	ldr	r3, [pc, #4]	; (804c3c4 <vcom_DMA_TX_IRQHandler+0x8>)
 804c3be:	6b58      	ldr	r0, [r3, #52]	; 0x34
 804c3c0:	f7f6 bf90 	b.w	80432e4 <HAL_DMA_IRQHandler>
 804c3c4:	20009680 	.word	0x20009680

0804c3c8 <vcom_IRQHandler>:
}

void vcom_IRQHandler(void)
{
  HAL_UART_IRQHandler(&UartHandle);
 804c3c8:	4801      	ldr	r0, [pc, #4]	; (804c3d0 <vcom_IRQHandler+0x8>)
 804c3ca:	f7f9 bd4d 	b.w	8045e68 <HAL_UART_IRQHandler>
 804c3ce:	bf00      	nop
 804c3d0:	20009684 	.word	0x20009684

0804c3d4 <vcom_IoInit>:
		HAL_NVIC_DisableIRQ(USARTx_DMA_TX_IRQn);
	}
}

void vcom_IoInit(void)
{
 804c3d4:	b530      	push	{r4, r5, lr}
 804c3d6:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef  GPIO_InitStruct = {0};
  /* Enable GPIO TX/RX clock */
  USARTx_TX_GPIO_CLK_ENABLE();
 804c3d8:	4b17      	ldr	r3, [pc, #92]	; (804c438 <vcom_IoInit+0x64>)
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
  GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
  GPIO_InitStruct.Alternate = USARTx_TX_AF;

  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 804c3da:	4c18      	ldr	r4, [pc, #96]	; (804c43c <vcom_IoInit+0x68>)
  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 804c3dc:	2200      	movs	r2, #0
  USARTx_TX_GPIO_CLK_ENABLE();
 804c3de:	9201      	str	r2, [sp, #4]
  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 804c3e0:	9205      	str	r2, [sp, #20]
  USARTx_TX_GPIO_CLK_ENABLE();
 804c3e2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 804c3e4:	f041 0102 	orr.w	r1, r1, #2
 804c3e8:	6319      	str	r1, [r3, #48]	; 0x30
 804c3ea:	6b19      	ldr	r1, [r3, #48]	; 0x30
 804c3ec:	f001 0102 	and.w	r1, r1, #2
 804c3f0:	9101      	str	r1, [sp, #4]
 804c3f2:	9901      	ldr	r1, [sp, #4]
  USARTx_RX_GPIO_CLK_ENABLE();
 804c3f4:	9202      	str	r2, [sp, #8]
 804c3f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804c3f8:	f042 0202 	orr.w	r2, r2, #2
 804c3fc:	631a      	str	r2, [r3, #48]	; 0x30
 804c3fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804c400:	f003 0302 	and.w	r3, r3, #2
 804c404:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 804c406:	f44f 6280 	mov.w	r2, #1024	; 0x400
  USARTx_RX_GPIO_CLK_ENABLE();
 804c40a:	9b02      	ldr	r3, [sp, #8]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 804c40c:	2302      	movs	r3, #2
 804c40e:	e9cd 2303 	strd	r2, r3, [sp, #12]
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 804c412:	2507      	movs	r5, #7
 804c414:	2303      	movs	r3, #3
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 804c416:	a903      	add	r1, sp, #12
 804c418:	4620      	mov	r0, r4
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 804c41a:	e9cd 3506 	strd	r3, r5, [sp, #24]
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 804c41e:	f7f7 f9d9 	bl	80437d4 <HAL_GPIO_Init>

  /* UART RX GPIO pin configuration  */
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 804c422:	f44f 6300 	mov.w	r3, #2048	; 0x800
  GPIO_InitStruct.Alternate = USARTx_RX_AF;

  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 804c426:	a903      	add	r1, sp, #12
 804c428:	4620      	mov	r0, r4
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 804c42a:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Alternate = USARTx_RX_AF;
 804c42c:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 804c42e:	f7f7 f9d1 	bl	80437d4 <HAL_GPIO_Init>
}
 804c432:	b009      	add	sp, #36	; 0x24
 804c434:	bd30      	pop	{r4, r5, pc}
 804c436:	bf00      	nop
 804c438:	40023800 	.word	0x40023800
 804c43c:	40020400 	.word	0x40020400

0804c440 <HAL_UART_MspInit>:
{
 804c440:	b5f0      	push	{r4, r5, r6, r7, lr}
 804c442:	4606      	mov	r6, r0
 804c444:	b08f      	sub	sp, #60	; 0x3c
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 804c446:	2214      	movs	r2, #20
 804c448:	2100      	movs	r1, #0
 804c44a:	a809      	add	r0, sp, #36	; 0x24
 804c44c:	f000 faf4 	bl	804ca38 <memset>
	if (huart->Instance == USART1) {
 804c450:	6833      	ldr	r3, [r6, #0]
 804c452:	4a58      	ldr	r2, [pc, #352]	; (804c5b4 <HAL_UART_MspInit+0x174>)
 804c454:	4293      	cmp	r3, r2
 804c456:	d12c      	bne.n	804c4b2 <HAL_UART_MspInit+0x72>
		__HAL_RCC_USART1_CLK_ENABLE();
 804c458:	4b57      	ldr	r3, [pc, #348]	; (804c5b8 <HAL_UART_MspInit+0x178>)
		HAL_GPIO_Init(BLE_TX_GPIO_Port, &GPIO_InitStruct);
 804c45a:	4858      	ldr	r0, [pc, #352]	; (804c5bc <HAL_UART_MspInit+0x17c>)
		__HAL_RCC_USART1_CLK_ENABLE();
 804c45c:	2400      	movs	r4, #0
 804c45e:	9401      	str	r4, [sp, #4]
 804c460:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 804c462:	f042 0210 	orr.w	r2, r2, #16
 804c466:	645a      	str	r2, [r3, #68]	; 0x44
 804c468:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 804c46a:	f002 0210 	and.w	r2, r2, #16
 804c46e:	9201      	str	r2, [sp, #4]
 804c470:	9a01      	ldr	r2, [sp, #4]
		__HAL_RCC_GPIOA_CLK_ENABLE();
 804c472:	9402      	str	r4, [sp, #8]
 804c474:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804c476:	f042 0201 	orr.w	r2, r2, #1
 804c47a:	631a      	str	r2, [r3, #48]	; 0x30
 804c47c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804c47e:	f003 0301 	and.w	r3, r3, #1
 804c482:	9302      	str	r3, [sp, #8]
 804c484:	9b02      	ldr	r3, [sp, #8]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804c486:	2502      	movs	r5, #2
 804c488:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 804c48c:	e9cd 3509 	strd	r3, r5, [sp, #36]	; 0x24
		HAL_GPIO_Init(BLE_TX_GPIO_Port, &GPIO_InitStruct);
 804c490:	a909      	add	r1, sp, #36	; 0x24
		GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 804c492:	2307      	movs	r3, #7
 804c494:	2603      	movs	r6, #3
 804c496:	e9cd 630c 	strd	r6, r3, [sp, #48]	; 0x30
		HAL_GPIO_Init(BLE_TX_GPIO_Port, &GPIO_InitStruct);
 804c49a:	f7f7 f99b 	bl	80437d4 <HAL_GPIO_Init>
		HAL_NVIC_SetPriority(USART1_IRQn, 0, 2);
 804c49e:	2025      	movs	r0, #37	; 0x25
 804c4a0:	462a      	mov	r2, r5
 804c4a2:	4621      	mov	r1, r4
 804c4a4:	f7f6 fd9c 	bl	8042fe0 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART1_IRQn);
 804c4a8:	2025      	movs	r0, #37	; 0x25
		HAL_NVIC_EnableIRQ(USARTx_IRQn);
 804c4aa:	f7f6 fdcd 	bl	8043048 <HAL_NVIC_EnableIRQ>
}
 804c4ae:	b00f      	add	sp, #60	; 0x3c
 804c4b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	else if (huart->Instance == USART2) {
 804c4b2:	4a43      	ldr	r2, [pc, #268]	; (804c5c0 <HAL_UART_MspInit+0x180>)
 804c4b4:	4293      	cmp	r3, r2
 804c4b6:	d128      	bne.n	804c50a <HAL_UART_MspInit+0xca>
		__HAL_RCC_USART2_CLK_ENABLE();
 804c4b8:	4b3f      	ldr	r3, [pc, #252]	; (804c5b8 <HAL_UART_MspInit+0x178>)
 804c4ba:	2400      	movs	r4, #0
 804c4bc:	9403      	str	r4, [sp, #12]
 804c4be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 804c4c0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 804c4c4:	641a      	str	r2, [r3, #64]	; 0x40
 804c4c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 804c4c8:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 804c4cc:	9203      	str	r2, [sp, #12]
 804c4ce:	9a03      	ldr	r2, [sp, #12]
		__HAL_RCC_GPIOA_CLK_ENABLE();
 804c4d0:	9404      	str	r4, [sp, #16]
 804c4d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804c4d4:	f042 0201 	orr.w	r2, r2, #1
 804c4d8:	631a      	str	r2, [r3, #48]	; 0x30
 804c4da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804c4dc:	f003 0301 	and.w	r3, r3, #1
 804c4e0:	9304      	str	r3, [sp, #16]
 804c4e2:	9b04      	ldr	r3, [sp, #16]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804c4e4:	210c      	movs	r1, #12
 804c4e6:	2302      	movs	r3, #2
 804c4e8:	e9cd 1309 	strd	r1, r3, [sp, #36]	; 0x24
		GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 804c4ec:	2003      	movs	r0, #3
 804c4ee:	2307      	movs	r3, #7
 804c4f0:	e9cd 030c 	strd	r0, r3, [sp, #48]	; 0x30
		HAL_GPIO_Init(RFID_TX_GPIO_Port, &GPIO_InitStruct);
 804c4f4:	a909      	add	r1, sp, #36	; 0x24
 804c4f6:	4831      	ldr	r0, [pc, #196]	; (804c5bc <HAL_UART_MspInit+0x17c>)
 804c4f8:	f7f7 f96c 	bl	80437d4 <HAL_GPIO_Init>
		HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 804c4fc:	2026      	movs	r0, #38	; 0x26
 804c4fe:	4622      	mov	r2, r4
 804c500:	4621      	mov	r1, r4
 804c502:	f7f6 fd6d 	bl	8042fe0 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART2_IRQn);
 804c506:	2026      	movs	r0, #38	; 0x26
 804c508:	e7cf      	b.n	804c4aa <HAL_UART_MspInit+0x6a>
	else if (huart->Instance == USARTx) {
 804c50a:	4a2e      	ldr	r2, [pc, #184]	; (804c5c4 <HAL_UART_MspInit+0x184>)
 804c50c:	4293      	cmp	r3, r2
 804c50e:	d1ce      	bne.n	804c4ae <HAL_UART_MspInit+0x6e>
		USARTx_TX_GPIO_CLK_ENABLE();
 804c510:	4b29      	ldr	r3, [pc, #164]	; (804c5b8 <HAL_UART_MspInit+0x178>)
		hdma_tx.Instance = USARTx_TX_DMA_CHANNEL;
 804c512:	4d2d      	ldr	r5, [pc, #180]	; (804c5c8 <HAL_UART_MspInit+0x188>)
		USARTx_TX_GPIO_CLK_ENABLE();
 804c514:	2400      	movs	r4, #0
 804c516:	9405      	str	r4, [sp, #20]
 804c518:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804c51a:	f042 0202 	orr.w	r2, r2, #2
 804c51e:	631a      	str	r2, [r3, #48]	; 0x30
 804c520:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804c522:	f002 0202 	and.w	r2, r2, #2
 804c526:	9205      	str	r2, [sp, #20]
 804c528:	9a05      	ldr	r2, [sp, #20]
		USARTx_RX_GPIO_CLK_ENABLE();
 804c52a:	9406      	str	r4, [sp, #24]
 804c52c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804c52e:	f042 0202 	orr.w	r2, r2, #2
 804c532:	631a      	str	r2, [r3, #48]	; 0x30
 804c534:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804c536:	f002 0202 	and.w	r2, r2, #2
 804c53a:	9206      	str	r2, [sp, #24]
 804c53c:	9a06      	ldr	r2, [sp, #24]
		USARTx_CLK_ENABLE();
 804c53e:	9407      	str	r4, [sp, #28]
 804c540:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 804c542:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 804c546:	641a      	str	r2, [r3, #64]	; 0x40
 804c548:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 804c54a:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 804c54e:	9207      	str	r2, [sp, #28]
 804c550:	9a07      	ldr	r2, [sp, #28]
		DMAx_CLK_ENABLE();
 804c552:	9408      	str	r4, [sp, #32]
 804c554:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804c556:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 804c55a:	631a      	str	r2, [r3, #48]	; 0x30
 804c55c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804c55e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 804c562:	9308      	str	r3, [sp, #32]
 804c564:	9b08      	ldr	r3, [sp, #32]
		vcom_IoInit();
 804c566:	f7ff ff35 	bl	804c3d4 <vcom_IoInit>
		hdma_tx.Init.Channel = DMA_CHANNEL_7;
 804c56a:	4a18      	ldr	r2, [pc, #96]	; (804c5cc <HAL_UART_MspInit+0x18c>)
		hdma_tx.Init.Priority = DMA_PRIORITY_LOW;
 804c56c:	666c      	str	r4, [r5, #100]	; 0x64
		hdma_tx.Init.Channel = DMA_CHANNEL_7;
 804c56e:	f04f 6360 	mov.w	r3, #234881024	; 0xe000000
 804c572:	e9c5 2311 	strd	r2, r3, [r5, #68]	; 0x44
		HAL_DMA_Init(&hdma_tx);
 804c576:	f105 0744 	add.w	r7, r5, #68	; 0x44
		hdma_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 804c57a:	2340      	movs	r3, #64	; 0x40
		hdma_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 804c57c:	e9c5 3413 	strd	r3, r4, [r5, #76]	; 0x4c
		HAL_DMA_Init(&hdma_tx);
 804c580:	4638      	mov	r0, r7
		hdma_tx.Init.MemInc = DMA_MINC_ENABLE;
 804c582:	f44f 6380 	mov.w	r3, #1024	; 0x400
		hdma_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 804c586:	e9c5 3415 	strd	r3, r4, [r5, #84]	; 0x54
		hdma_tx.Init.Mode = DMA_NORMAL;
 804c58a:	e9c5 4417 	strd	r4, r4, [r5, #92]	; 0x5c
		HAL_DMA_Init(&hdma_tx);
 804c58e:	f7f6 fdb5 	bl	80430fc <HAL_DMA_Init>
		HAL_NVIC_SetPriority(USARTx_DMA_TX_IRQn, USARTx_Priority, 1);
 804c592:	2201      	movs	r2, #1
 804c594:	4621      	mov	r1, r4
		__HAL_LINKDMA(huart, hdmatx, hdma_tx);
 804c596:	6337      	str	r7, [r6, #48]	; 0x30
		HAL_NVIC_SetPriority(USARTx_DMA_TX_IRQn, USARTx_Priority, 1);
 804c598:	200f      	movs	r0, #15
		__HAL_LINKDMA(huart, hdmatx, hdma_tx);
 804c59a:	67ee      	str	r6, [r5, #124]	; 0x7c
		HAL_NVIC_SetPriority(USARTx_DMA_TX_IRQn, USARTx_Priority, 1);
 804c59c:	f7f6 fd20 	bl	8042fe0 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USARTx_DMA_TX_IRQn);
 804c5a0:	200f      	movs	r0, #15
 804c5a2:	f7f6 fd51 	bl	8043048 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(USARTx_IRQn, USARTx_DMA_Priority, 1);
 804c5a6:	2027      	movs	r0, #39	; 0x27
 804c5a8:	2201      	movs	r2, #1
 804c5aa:	4621      	mov	r1, r4
 804c5ac:	f7f6 fd18 	bl	8042fe0 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USARTx_IRQn);
 804c5b0:	2027      	movs	r0, #39	; 0x27
 804c5b2:	e77a      	b.n	804c4aa <HAL_UART_MspInit+0x6a>
 804c5b4:	40011000 	.word	0x40011000
 804c5b8:	40023800 	.word	0x40023800
 804c5bc:	40020000 	.word	0x40020000
 804c5c0:	40004400 	.word	0x40004400
 804c5c4:	40004800 	.word	0x40004800
 804c5c8:	20009680 	.word	0x20009680
 804c5cc:	40026070 	.word	0x40026070

0804c5d0 <vcom_IoDeInit>:

void vcom_IoDeInit(void)
{
 804c5d0:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStructure = {0};
 804c5d2:	2300      	movs	r3, #0
{
 804c5d4:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStructure = {0};
 804c5d6:	e9cd 3303 	strd	r3, r3, [sp, #12]

  USARTx_TX_GPIO_CLK_ENABLE();
 804c5da:	9300      	str	r3, [sp, #0]
  GPIO_InitTypeDef GPIO_InitStructure = {0};
 804c5dc:	9305      	str	r3, [sp, #20]
  USARTx_TX_GPIO_CLK_ENABLE();
 804c5de:	4b0f      	ldr	r3, [pc, #60]	; (804c61c <vcom_IoDeInit+0x4c>)

  GPIO_InitStructure.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStructure.Pull = GPIO_NOPULL;

  GPIO_InitStructure.Pin =  USARTx_TX_PIN ;
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStructure);
 804c5e0:	4d0f      	ldr	r5, [pc, #60]	; (804c620 <vcom_IoDeInit+0x50>)
  USARTx_TX_GPIO_CLK_ENABLE();
 804c5e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804c5e4:	f042 0202 	orr.w	r2, r2, #2
 804c5e8:	631a      	str	r2, [r3, #48]	; 0x30
 804c5ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804c5ec:	f003 0302 	and.w	r3, r3, #2
 804c5f0:	9300      	str	r3, [sp, #0]
  GPIO_InitStructure.Pin =  USARTx_TX_PIN ;
 804c5f2:	ac06      	add	r4, sp, #24
  USARTx_TX_GPIO_CLK_ENABLE();
 804c5f4:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStructure.Mode = GPIO_MODE_ANALOG;
 804c5f6:	2303      	movs	r3, #3
 804c5f8:	9302      	str	r3, [sp, #8]
  GPIO_InitStructure.Pin =  USARTx_TX_PIN ;
 804c5fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 804c5fe:	f844 3d14 	str.w	r3, [r4, #-20]!
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStructure);
 804c602:	4628      	mov	r0, r5
 804c604:	4621      	mov	r1, r4
 804c606:	f7f7 f8e5 	bl	80437d4 <HAL_GPIO_Init>

  GPIO_InitStructure.Pin =  USARTx_RX_PIN ;
 804c60a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStructure);
 804c60e:	4621      	mov	r1, r4
 804c610:	4628      	mov	r0, r5
  GPIO_InitStructure.Pin =  USARTx_RX_PIN ;
 804c612:	9301      	str	r3, [sp, #4]
  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStructure);
 804c614:	f7f7 f8de 	bl	80437d4 <HAL_GPIO_Init>
}
 804c618:	b007      	add	sp, #28
 804c61a:	bd30      	pop	{r4, r5, pc}
 804c61c:	40023800 	.word	0x40023800
 804c620:	40020400 	.word	0x40020400

0804c624 <HAL_UART_MspDeInit>:
void HAL_UART_MspDeInit(UART_HandleTypeDef *huart) {
 804c624:	b538      	push	{r3, r4, r5, lr}
	if (huart->Instance == USART1) {
 804c626:	4a1a      	ldr	r2, [pc, #104]	; (804c690 <HAL_UART_MspDeInit+0x6c>)
 804c628:	6803      	ldr	r3, [r0, #0]
 804c62a:	4c1a      	ldr	r4, [pc, #104]	; (804c694 <HAL_UART_MspDeInit+0x70>)
 804c62c:	4293      	cmp	r3, r2
void HAL_UART_MspDeInit(UART_HandleTypeDef *huart) {
 804c62e:	4605      	mov	r5, r0
	if (huart->Instance == USART1) {
 804c630:	d10d      	bne.n	804c64e <HAL_UART_MspDeInit+0x2a>
		__HAL_RCC_USART1_CLK_DISABLE();
 804c632:	6c63      	ldr	r3, [r4, #68]	; 0x44
		HAL_GPIO_DeInit(BLE_TX_GPIO_Port, BLE_TX_Pin | BLE_RX_Pin);
 804c634:	4818      	ldr	r0, [pc, #96]	; (804c698 <HAL_UART_MspDeInit+0x74>)
		__HAL_RCC_USART1_CLK_DISABLE();
 804c636:	f023 0310 	bic.w	r3, r3, #16
 804c63a:	6463      	str	r3, [r4, #68]	; 0x44
		HAL_GPIO_DeInit(BLE_TX_GPIO_Port, BLE_TX_Pin | BLE_RX_Pin);
 804c63c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 804c640:	f7f7 f9a8 	bl	8043994 <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(USART1_IRQn);
 804c644:	2025      	movs	r0, #37	; 0x25
}
 804c646:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		HAL_NVIC_DisableIRQ(USARTx_DMA_TX_IRQn);
 804c64a:	f7f6 bd0b 	b.w	8043064 <HAL_NVIC_DisableIRQ>
	} else if (huart->Instance == USART2) {
 804c64e:	4a13      	ldr	r2, [pc, #76]	; (804c69c <HAL_UART_MspDeInit+0x78>)
 804c650:	4293      	cmp	r3, r2
 804c652:	d109      	bne.n	804c668 <HAL_UART_MspDeInit+0x44>
		__HAL_RCC_USART2_CLK_DISABLE();
 804c654:	6c23      	ldr	r3, [r4, #64]	; 0x40
		HAL_GPIO_DeInit(RFID_TX_GPIO_Port, GPIO_PIN_2 | GPIO_PIN_3);
 804c656:	4810      	ldr	r0, [pc, #64]	; (804c698 <HAL_UART_MspDeInit+0x74>)
		__HAL_RCC_USART2_CLK_DISABLE();
 804c658:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 804c65c:	6423      	str	r3, [r4, #64]	; 0x40
		HAL_GPIO_DeInit(RFID_TX_GPIO_Port, GPIO_PIN_2 | GPIO_PIN_3);
 804c65e:	210c      	movs	r1, #12
 804c660:	f7f7 f998 	bl	8043994 <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(USART2_IRQn);
 804c664:	2026      	movs	r0, #38	; 0x26
 804c666:	e7ee      	b.n	804c646 <HAL_UART_MspDeInit+0x22>
		vcom_IoDeInit();
 804c668:	f7ff ffb2 	bl	804c5d0 <vcom_IoDeInit>
		USARTx_FORCE_RESET();
 804c66c:	6a23      	ldr	r3, [r4, #32]
		if (huart->hdmarx != 0) {
 804c66e:	6b68      	ldr	r0, [r5, #52]	; 0x34
		USARTx_FORCE_RESET();
 804c670:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 804c674:	6223      	str	r3, [r4, #32]
		USARTx_RELEASE_RESET();
 804c676:	6a23      	ldr	r3, [r4, #32]
 804c678:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 804c67c:	6223      	str	r3, [r4, #32]
		if (huart->hdmarx != 0) {
 804c67e:	b108      	cbz	r0, 804c684 <HAL_UART_MspDeInit+0x60>
			HAL_DMA_DeInit(huart->hdmarx);
 804c680:	f7f6 fdba 	bl	80431f8 <HAL_DMA_DeInit>
		if (huart->hdmatx != 0) {
 804c684:	6b28      	ldr	r0, [r5, #48]	; 0x30
 804c686:	b108      	cbz	r0, 804c68c <HAL_UART_MspDeInit+0x68>
			HAL_DMA_DeInit(huart->hdmatx);
 804c688:	f7f6 fdb6 	bl	80431f8 <HAL_DMA_DeInit>
		HAL_NVIC_DisableIRQ(USARTx_DMA_TX_IRQn);
 804c68c:	200f      	movs	r0, #15
 804c68e:	e7da      	b.n	804c646 <HAL_UART_MspDeInit+0x22>
 804c690:	40011000 	.word	0x40011000
 804c694:	40023800 	.word	0x40023800
 804c698:	40020000 	.word	0x40020000
 804c69c:	40004400 	.word	0x40004400

0804c6a0 <COM_Init>:
  * @brief  Initialize COM module.
  * @param  None.
  * @retval HAL Status.
  */
HAL_StatusTypeDef  COM_Init(void)
{
 804c6a0:	b508      	push	{r3, lr}
#if defined(__GNUC__)
  setvbuf(stdout, NULL, _IONBF, 0);
 804c6a2:	4b0c      	ldr	r3, [pc, #48]	; (804c6d4 <COM_Init+0x34>)
 804c6a4:	6818      	ldr	r0, [r3, #0]
 804c6a6:	2300      	movs	r3, #0
 804c6a8:	2202      	movs	r2, #2
 804c6aa:	4619      	mov	r1, r3
 804c6ac:	6880      	ldr	r0, [r0, #8]
 804c6ae:	f000 fa47 	bl	804cb40 <setvbuf>
  - One Stop Bit
  - No parity
  - Hardware flow control disabled (RTS and CTS signals)
  - Receive and transmit enabled
  */
  /*UartHandleUpdate*/huart1.Instance = COM_UART;
 804c6b2:	4809      	ldr	r0, [pc, #36]	; (804c6d8 <COM_Init+0x38>)
  /*UartHandleUpdate*/huart1.Init.BaudRate = 9600;
 804c6b4:	4a09      	ldr	r2, [pc, #36]	; (804c6dc <COM_Init+0x3c>)
 804c6b6:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 804c6ba:	e9c0 2300 	strd	r2, r3, [r0]
  /*UartHandleUpdate*/huart1.Init.WordLength = UART_WORDLENGTH_8B;
 804c6be:	2300      	movs	r3, #0
  /*UartHandleUpdate*/huart1.Init.StopBits = UART_STOPBITS_1;
 804c6c0:	e9c0 3302 	strd	r3, r3, [r0, #8]
  /*UartHandleUpdate*/huart1.Init.Parity = UART_PARITY_NONE;
 804c6c4:	6103      	str	r3, [r0, #16]
  /*UartHandleUpdate*/huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 804c6c6:	6183      	str	r3, [r0, #24]
  /*UartHandleUpdate*/huart1.Init.Mode = UART_MODE_RX | UART_MODE_TX;
 804c6c8:	230c      	movs	r3, #12
 804c6ca:	6143      	str	r3, [r0, #20]

  return HAL_UART_Init(&huart1/*UartHandleUpdate*/);
}
 804c6cc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return HAL_UART_Init(&huart1/*UartHandleUpdate*/);
 804c6d0:	f7f9 b9e4 	b.w	8045a9c <HAL_UART_Init>
 804c6d4:	200010ec 	.word	0x200010ec
 804c6d8:	20009b4c 	.word	0x20009b4c
 804c6dc:	40011000 	.word	0x40011000

0804c6e0 <COM_Transmit>:
  * @param uTimeout: Timeout duration.
  * @retval Status of the Transmit operation.
  */
HAL_StatusTypeDef COM_Transmit(uint8_t *Data, uint16_t uDataLength, uint32_t uTimeout)
{ //UartHandleUpdate
  return HAL_UART_Transmit(&huart1, (uint8_t *)Data, uDataLength, uTimeout);
 804c6e0:	4613      	mov	r3, r2
 804c6e2:	460a      	mov	r2, r1
 804c6e4:	4601      	mov	r1, r0
 804c6e6:	4801      	ldr	r0, [pc, #4]	; (804c6ec <COM_Transmit+0xc>)
 804c6e8:	f7f9 ba1e 	b.w	8045b28 <HAL_UART_Transmit>
 804c6ec:	20009b4c 	.word	0x20009b4c

0804c6f0 <COM_Receive>:
  * @param uTimeout: Timeout duration.
  * @retval Status of the Receive operation.
  */
HAL_StatusTypeDef COM_Receive(uint8_t *Data, uint16_t uDataLength, uint32_t uTimeout)
{
  return HAL_UART_Receive(&huart1, (uint8_t *)Data, uDataLength, uTimeout);
 804c6f0:	4613      	mov	r3, r2
 804c6f2:	460a      	mov	r2, r1
 804c6f4:	4601      	mov	r1, r0
 804c6f6:	4801      	ldr	r0, [pc, #4]	; (804c6fc <COM_Receive+0xc>)
 804c6f8:	f7f9 ba72 	b.w	8045be0 <HAL_UART_Receive>
 804c6fc:	20009b4c 	.word	0x20009b4c

0804c700 <COM_Flush>:
  * @retval HAL_Status.
  */
HAL_StatusTypeDef COM_Flush(void)
{
  /* Clean the input path */
  __HAL_UART_FLUSH_DRREGISTER(&huart1);
 804c700:	4b02      	ldr	r3, [pc, #8]	; (804c70c <COM_Flush+0xc>)
 804c702:	681b      	ldr	r3, [r3, #0]
  return HAL_OK;
}
 804c704:	2000      	movs	r0, #0
  __HAL_UART_FLUSH_DRREGISTER(&huart1);
 804c706:	685b      	ldr	r3, [r3, #4]
}
 804c708:	4770      	bx	lr
 804c70a:	bf00      	nop
 804c70c:	20009b4c 	.word	0x20009b4c

0804c710 <Ymodem_Init>:
  * @param None.
  * @retval None.
  */
void Ymodem_Init(void)
{
}
 804c710:	4770      	bx	lr
	...

0804c714 <Ymodem_Receive>:
  * @param  puSize The uSize of the file.
  * @param  uFlashDestination where the file has to be downloaded.
  * @retval COM_StatusTypeDef result of reception/programming
  */
COM_StatusTypeDef Ymodem_Receive(uint32_t *puSize, uint32_t uFlashDestination, YMODEM_CallbacksTypeDef *appCb)
{
 804c714:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804c718:	b08d      	sub	sp, #52	; 0x34
 804c71a:	e9cd 0102 	strd	r0, r1, [sp, #8]
    *pData = char1;
 804c71e:	4fa0      	ldr	r7, [pc, #640]	; (804c9a0 <Ymodem_Receive+0x28c>)
{
 804c720:	4692      	mov	sl, r2
  uint32_t i;
  uint32_t packet_length;
  uint32_t session_done = 0U;
  uint32_t file_done;
  uint32_t errors = 0U;
  uint32_t session_begin = 0U;
 804c722:	f04f 0900 	mov.w	r9, #0
 804c726:	2600      	movs	r6, #0
 804c728:	e0db      	b.n	804c8e2 <Ymodem_Receive+0x1ce>
    switch (char1)
 804c72a:	2b61      	cmp	r3, #97	; 0x61
 804c72c:	d004      	beq.n	804c738 <Ymodem_Receive+0x24>
 804c72e:	2b72      	cmp	r3, #114	; 0x72
 804c730:	d076      	beq.n	804c820 <Ymodem_Receive+0x10c>
 804c732:	2b41      	cmp	r3, #65	; 0x41
 804c734:	f040 8084 	bne.w	804c840 <Ymodem_Receive+0x12c>
        status = HAL_BUSY;
 804c738:	2402      	movs	r4, #2
  uint32_t packet_size = 0U;
 804c73a:	2500      	movs	r5, #0
 804c73c:	e001      	b.n	804c742 <Ymodem_Receive+0x2e>
        packet_size = PACKET_1K_SIZE;
 804c73e:	f44f 6580 	mov.w	r5, #1024	; 0x400
    *pData = char1;
 804c742:	f89d 3017 	ldrb.w	r3, [sp, #23]
 804c746:	703b      	strb	r3, [r7, #0]
    if (packet_size >= PACKET_SIZE)
 804c748:	2d7f      	cmp	r5, #127	; 0x7f
 804c74a:	d97d      	bls.n	804c848 <Ymodem_Receive+0x134>
      status = COM_Receive(&pData[PACKET_NUMBER_INDEX], packet_size + PACKET_OVERHEAD_SIZE, uTimeout);
 804c74c:	fa1f fb85 	uxth.w	fp, r5
 804c750:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 804c754:	f10b 0104 	add.w	r1, fp, #4
 804c758:	4892      	ldr	r0, [pc, #584]	; (804c9a4 <Ymodem_Receive+0x290>)
 804c75a:	f7ff ffc9 	bl	804c6f0 <COM_Receive>
      if (status == HAL_OK)
 804c75e:	4604      	mov	r4, r0
 804c760:	2800      	cmp	r0, #0
 804c762:	d172      	bne.n	804c84a <Ymodem_Receive+0x136>
        if (pData[PACKET_NUMBER_INDEX] != ((pData[PACKET_CNUMBER_INDEX]) ^ NEGATIVE_BYTE))
 804c764:	78fb      	ldrb	r3, [r7, #3]
 804c766:	78ba      	ldrb	r2, [r7, #2]
 804c768:	43db      	mvns	r3, r3
 804c76a:	b2db      	uxtb	r3, r3
 804c76c:	429a      	cmp	r2, r3
 804c76e:	d16e      	bne.n	804c84e <Ymodem_Receive+0x13a>
          crc = pData[ packet_size + PACKET_DATA_INDEX ] << 8U;
 804c770:	197b      	adds	r3, r7, r5
    out ^= 0x1021;
 804c772:	f241 0e21 	movw	lr, #4129	; 0x1021
          crc = pData[ packet_size + PACKET_DATA_INDEX ] << 8U;
 804c776:	791a      	ldrb	r2, [r3, #4]
          crc += pData[ packet_size + PACKET_DATA_INDEX + 1U ];
 804c778:	795b      	ldrb	r3, [r3, #5]
 804c77a:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 804c77e:	4a8a      	ldr	r2, [pc, #552]	; (804c9a8 <Ymodem_Receive+0x294>)
 804c780:	9301      	str	r3, [sp, #4]
 804c782:	1c51      	adds	r1, r2, #1
 804c784:	f10b 33ff 	add.w	r3, fp, #4294967295
 804c788:	fa11 f383 	uxtah	r3, r1, r3
      crc = crc_update(crc, *pdata & i);
 804c78c:	f812 cf01 	ldrb.w	ip, [r2, #1]!
 804c790:	2008      	movs	r0, #8
    for (i = 0x80; i; i >>= 1)
 804c792:	2180      	movs	r1, #128	; 0x80
  uint16_t xor = crc_in >> 15;
 804c794:	ea4f 3bd4 	mov.w	fp, r4, lsr #15
  uint16_t out = crc_in << 1;
 804c798:	0064      	lsls	r4, r4, #1
 804c79a:	b2a4      	uxth	r4, r4
  if (incr)
 804c79c:	ea1c 0f01 	tst.w	ip, r1
    out++;
 804c7a0:	bf1c      	itt	ne
 804c7a2:	3401      	addne	r4, #1
 804c7a4:	b2a4      	uxthne	r4, r4
  if (xor)
 804c7a6:	f1bb 0f00 	cmp.w	fp, #0
 804c7aa:	d001      	beq.n	804c7b0 <Ymodem_Receive+0x9c>
    out ^= 0x1021;
 804c7ac:	ea84 040e 	eor.w	r4, r4, lr
    for (i = 0x80; i; i >>= 1)
 804c7b0:	3801      	subs	r0, #1
 804c7b2:	ea4f 0151 	mov.w	r1, r1, lsr #1
 804c7b6:	d1ed      	bne.n	804c794 <Ymodem_Receive+0x80>
  for (crc = 0; size > 0; size--, pdata++)
 804c7b8:	429a      	cmp	r2, r3
 804c7ba:	d1e7      	bne.n	804c78c <Ymodem_Receive+0x78>
 804c7bc:	2310      	movs	r3, #16
    out ^= 0x1021;
 804c7be:	f241 0221 	movw	r2, #4129	; 0x1021
  uint16_t xor = crc_in >> 15;
 804c7c2:	0be1      	lsrs	r1, r4, #15
  uint16_t out = crc_in << 1;
 804c7c4:	0064      	lsls	r4, r4, #1
 804c7c6:	b2a4      	uxth	r4, r4
  if (xor)
 804c7c8:	b101      	cbz	r1, 804c7cc <Ymodem_Receive+0xb8>
    out ^= 0x1021;
 804c7ca:	4054      	eors	r4, r2
 804c7cc:	3b01      	subs	r3, #1
  for (i = 0; i < 16; i++)
 804c7ce:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 804c7d2:	d1f6      	bne.n	804c7c2 <Ymodem_Receive+0xae>
          if (crc16(&pData[PACKET_DATA_INDEX], packet_size) != crc)
 804c7d4:	9b01      	ldr	r3, [sp, #4]
 804c7d6:	42a3      	cmp	r3, r4
 804c7d8:	d139      	bne.n	804c84e <Ymodem_Receive+0x13a>
              *puSize = filesize;
              file_done = 1U;           /* file reception ended */
              break;
            default:
              /* Normal packet */
              if (m_aPacketData[PACKET_NUMBER_INDEX] != (packets_received & 0xff))
 804c7da:	78ba      	ldrb	r2, [r7, #2]
 804c7dc:	b2f3      	uxtb	r3, r6
 804c7de:	429a      	cmp	r2, r3
 804c7e0:	d17f      	bne.n	804c8e2 <Ymodem_Receive+0x1ce>
                /* Serial_PutByte(NAK); */
              }
              else
              {
                /* first packet : header (file name + file size) */
                if (packets_received == 0U)
 804c7e2:	2e00      	cmp	r6, #0
 804c7e4:	f040 80b8 	bne.w	804c958 <Ymodem_Receive+0x244>
                {
                  /* File name packet */
                  if (m_aPacketData[PACKET_DATA_INDEX] != 0U)
 804c7e8:	793b      	ldrb	r3, [r7, #4]
 804c7ea:	2b00      	cmp	r3, #0
 804c7ec:	f040 809b 	bne.w	804c926 <Ymodem_Receive+0x212>

                  }
                  /* File header packet is empty, end session */
                  else
                  {
                    Serial_PutByte(ACK);
 804c7f0:	2006      	movs	r0, #6
 804c7f2:	f7fe fa96 	bl	804ad22 <Serial_PutByte>
 804c7f6:	4630      	mov	r0, r6
          break;
      }
    }
  }
  return e_result;
}
 804c7f8:	b00d      	add	sp, #52	; 0x34
 804c7fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((COM_Receive(&char1, 1U, uTimeout) == HAL_OK) && (char1 == CA))
 804c7fe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 804c802:	2101      	movs	r1, #1
 804c804:	f10d 0017 	add.w	r0, sp, #23
 804c808:	f7ff ff72 	bl	804c6f0 <COM_Receive>
 804c80c:	4604      	mov	r4, r0
 804c80e:	b9c8      	cbnz	r0, 804c844 <Ymodem_Receive+0x130>
 804c810:	f89d 3017 	ldrb.w	r3, [sp, #23]
          packet_size = 2U;                               /* specific packet_size to indicate transmission aborted */
 804c814:	2b18      	cmp	r3, #24
 804c816:	bf16      	itet	ne
 804c818:	2500      	movne	r5, #0
 804c81a:	2502      	moveq	r5, #2
 804c81c:	2401      	movne	r4, #1
 804c81e:	e790      	b.n	804c742 <Ymodem_Receive+0x2e>
        COM_Receive(&char1, 1U, uTimeout);                /* Ymodem startup sequence : rb ==> 0x72 + 0x62 + 0x0D */
 804c820:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 804c824:	2101      	movs	r1, #1
 804c826:	f10d 0017 	add.w	r0, sp, #23
 804c82a:	f7ff ff61 	bl	804c6f0 <COM_Receive>
        COM_Receive(&char1, 1U, uTimeout);
 804c82e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 804c832:	2101      	movs	r1, #1
 804c834:	f10d 0017 	add.w	r0, sp, #23
 804c838:	f7ff ff5a 	bl	804c6f0 <COM_Receive>
        packet_size = 3U;                                 /* specific packet_size to indicate transmission started */
 804c83c:	2503      	movs	r5, #3
 804c83e:	e780      	b.n	804c742 <Ymodem_Receive+0x2e>
        status = HAL_ERROR;
 804c840:	2401      	movs	r4, #1
 804c842:	e77a      	b.n	804c73a <Ymodem_Receive+0x26>
          status = HAL_ERROR;
 804c844:	2401      	movs	r4, #1
 804c846:	e77c      	b.n	804c742 <Ymodem_Receive+0x2e>
      switch (ReceivePacket(m_aPacketData, &packet_length, DOWNLOAD_TIMEOUT))
 804c848:	b17c      	cbz	r4, 804c86a <Ymodem_Receive+0x156>
 804c84a:	2c02      	cmp	r4, #2
 804c84c:	d008      	beq.n	804c860 <Ymodem_Receive+0x14c>
          if (session_begin > 0U)
 804c84e:	f1b9 0f00 	cmp.w	r9, #0
 804c852:	d001      	beq.n	804c858 <Ymodem_Receive+0x144>
            errors ++;
 804c854:	f108 0801 	add.w	r8, r8, #1
          if (errors > MAX_ERRORS)
 804c858:	f1b8 0f05 	cmp.w	r8, #5
 804c85c:	f240 8098 	bls.w	804c990 <Ymodem_Receive+0x27c>
          Serial_PutByte(CA);
 804c860:	2018      	movs	r0, #24
 804c862:	f7fe fa5e 	bl	804ad22 <Serial_PutByte>
          Serial_PutByte(CA);
 804c866:	2018      	movs	r0, #24
 804c868:	e00d      	b.n	804c886 <Ymodem_Receive+0x172>
          switch (packet_length)
 804c86a:	2d02      	cmp	r5, #2
 804c86c:	d00a      	beq.n	804c884 <Ymodem_Receive+0x170>
 804c86e:	2d03      	cmp	r5, #3
 804c870:	d037      	beq.n	804c8e2 <Ymodem_Receive+0x1ce>
 804c872:	2d00      	cmp	r5, #0
 804c874:	d1b1      	bne.n	804c7da <Ymodem_Receive+0xc6>
              Serial_PutByte(ACK);
 804c876:	2006      	movs	r0, #6
 804c878:	f7fe fa53 	bl	804ad22 <Serial_PutByte>
              *puSize = filesize;
 804c87c:	9a02      	ldr	r2, [sp, #8]
 804c87e:	9b06      	ldr	r3, [sp, #24]
 804c880:	6013      	str	r3, [r2, #0]
 804c882:	e750      	b.n	804c726 <Ymodem_Receive+0x12>
              Serial_PutByte(ACK);
 804c884:	2006      	movs	r0, #6
          Serial_PutByte(CA);
 804c886:	f7fe fa4c 	bl	804ad22 <Serial_PutByte>
          break;
 804c88a:	e063      	b.n	804c954 <Ymodem_Receive+0x240>
                      m_aFileName[i++] = *file_ptr++;
 804c88c:	5483      	strb	r3, [r0, r2]
 804c88e:	3201      	adds	r2, #1
                    while ((*file_ptr != 0U) && (i < FILE_NAME_LENGTH))
 804c890:	f811 3b01 	ldrb.w	r3, [r1], #1
 804c894:	b10b      	cbz	r3, 804c89a <Ymodem_Receive+0x186>
 804c896:	2a40      	cmp	r2, #64	; 0x40
 804c898:	d1f8      	bne.n	804c88c <Ymodem_Receive+0x178>
                    m_aFileName[i++] = '\0';
 804c89a:	2300      	movs	r3, #0
 804c89c:	5483      	strb	r3, [r0, r2]
 804c89e:	a807      	add	r0, sp, #28
                    while ((*file_ptr != ' ') && (i < FILE_SIZE_LENGTH))
 804c8a0:	5cca      	ldrb	r2, [r1, r3]
 804c8a2:	2a20      	cmp	r2, #32
 804c8a4:	d001      	beq.n	804c8aa <Ymodem_Receive+0x196>
 804c8a6:	2b10      	cmp	r3, #16
 804c8a8:	d141      	bne.n	804c92e <Ymodem_Receive+0x21a>
                    file_size[i++] = '\0';
 804c8aa:	aa0c      	add	r2, sp, #48	; 0x30
 804c8ac:	4413      	add	r3, r2
                    Str2Int(file_size, &filesize);
 804c8ae:	a906      	add	r1, sp, #24
                    file_size[i++] = '\0';
 804c8b0:	2200      	movs	r2, #0
 804c8b2:	f803 2c14 	strb.w	r2, [r3, #-20]
                    Str2Int(file_size, &filesize);
 804c8b6:	f7fe f9e6 	bl	804ac86 <Str2Int>
                    if (appCb->Ymodem_HeaderPktRxCpltCallback((uint32_t) filesize) == HAL_OK)
 804c8ba:	f8da 3000 	ldr.w	r3, [sl]
 804c8be:	9806      	ldr	r0, [sp, #24]
 804c8c0:	4798      	blx	r3
 804c8c2:	4604      	mov	r4, r0
 804c8c4:	bbb0      	cbnz	r0, 804c934 <Ymodem_Receive+0x220>
                      Serial_PutByte(ACK);
 804c8c6:	2006      	movs	r0, #6
 804c8c8:	f7fe fa2b 	bl	804ad22 <Serial_PutByte>
                      COM_Flush();
 804c8cc:	f7ff ff18 	bl	804c700 <COM_Flush>
                      Serial_PutByte(CRC16);
 804c8d0:	2043      	movs	r0, #67	; 0x43
                    Serial_PutByte(ACK);
 804c8d2:	f7fe fa26 	bl	804ad22 <Serial_PutByte>
 804c8d6:	4620      	mov	r0, r4
                packets_received ++;
 804c8d8:	3601      	adds	r6, #1
                session_begin = 1U;
 804c8da:	f04f 0901 	mov.w	r9, #1
    while ((file_done == 0U) && (e_result == COM_OK))
 804c8de:	2800      	cmp	r0, #0
 804c8e0:	d18a      	bne.n	804c7f8 <Ymodem_Receive+0xe4>
 804c8e2:	f04f 0800 	mov.w	r8, #0
  WRITE_REG(IWDG->KR, IWDG_KEY_RELOAD);
 804c8e6:	4b31      	ldr	r3, [pc, #196]	; (804c9ac <Ymodem_Receive+0x298>)
 804c8e8:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 804c8ec:	601a      	str	r2, [r3, #0]
  status = (HAL_StatusTypeDef)COM_Receive(&char1, 1, uTimeout);
 804c8ee:	2101      	movs	r1, #1
 804c8f0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 804c8f4:	f10d 0017 	add.w	r0, sp, #23
 804c8f8:	f7ff fefa 	bl	804c6f0 <COM_Receive>
 804c8fc:	4604      	mov	r4, r0
 804c8fe:	4605      	mov	r5, r0
  if (status == HAL_OK)
 804c900:	2800      	cmp	r0, #0
 804c902:	d1a2      	bne.n	804c84a <Ymodem_Receive+0x136>
    switch (char1)
 804c904:	f89d 3017 	ldrb.w	r3, [sp, #23]
 804c908:	2b18      	cmp	r3, #24
 804c90a:	f43f af78 	beq.w	804c7fe <Ymodem_Receive+0xea>
 804c90e:	f63f af0c 	bhi.w	804c72a <Ymodem_Receive+0x16>
 804c912:	2b02      	cmp	r3, #2
 804c914:	f43f af13 	beq.w	804c73e <Ymodem_Receive+0x2a>
 804c918:	2b04      	cmp	r3, #4
 804c91a:	f43f af0e 	beq.w	804c73a <Ymodem_Receive+0x26>
 804c91e:	2b01      	cmp	r3, #1
 804c920:	d18e      	bne.n	804c840 <Ymodem_Receive+0x12c>
        packet_size = PACKET_SIZE;
 804c922:	2580      	movs	r5, #128	; 0x80
 804c924:	e70d      	b.n	804c742 <Ymodem_Receive+0x2e>
 804c926:	4632      	mov	r2, r6
                    file_ptr = m_aPacketData + PACKET_DATA_INDEX;
 804c928:	4921      	ldr	r1, [pc, #132]	; (804c9b0 <Ymodem_Receive+0x29c>)
 804c92a:	4822      	ldr	r0, [pc, #136]	; (804c9b4 <Ymodem_Receive+0x2a0>)
 804c92c:	e7b0      	b.n	804c890 <Ymodem_Receive+0x17c>
                      file_size[i++] = *file_ptr++;
 804c92e:	54c2      	strb	r2, [r0, r3]
 804c930:	3301      	adds	r3, #1
 804c932:	e7b5      	b.n	804c8a0 <Ymodem_Receive+0x18c>
                      tmp = CA;
 804c934:	ac0c      	add	r4, sp, #48	; 0x30
 804c936:	2318      	movs	r3, #24
 804c938:	f804 3d1a 	strb.w	r3, [r4, #-26]!
                      COM_Transmit(&tmp, 1U, NAK_TIMEOUT);
 804c93c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 804c940:	2101      	movs	r1, #1
 804c942:	4620      	mov	r0, r4
 804c944:	f7ff fecc 	bl	804c6e0 <COM_Transmit>
                      COM_Transmit(&tmp, 1U, NAK_TIMEOUT);
 804c948:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 804c94c:	2101      	movs	r1, #1
 804c94e:	4620      	mov	r0, r4
 804c950:	f7ff fec6 	bl	804c6e0 <COM_Transmit>
                session_begin = 1U;
 804c954:	2002      	movs	r0, #2
  return e_result;
 804c956:	e74f      	b.n	804c7f8 <Ymodem_Receive+0xe4>
                  if (appCb->Ymodem_DataPktRxCpltCallback((uint8_t *) ramsource, uFlashDestination,
 804c958:	f8da 3004 	ldr.w	r3, [sl, #4]
 804c95c:	9903      	ldr	r1, [sp, #12]
 804c95e:	4814      	ldr	r0, [pc, #80]	; (804c9b0 <Ymodem_Receive+0x29c>)
 804c960:	462a      	mov	r2, r5
 804c962:	4798      	blx	r3
 804c964:	4604      	mov	r4, r0
 804c966:	b908      	cbnz	r0, 804c96c <Ymodem_Receive+0x258>
                    Serial_PutByte(ACK);
 804c968:	2006      	movs	r0, #6
 804c96a:	e7b2      	b.n	804c8d2 <Ymodem_Receive+0x1be>
                    tmp = CA;
 804c96c:	ac0c      	add	r4, sp, #48	; 0x30
 804c96e:	2318      	movs	r3, #24
 804c970:	f804 3d1a 	strb.w	r3, [r4, #-26]!
                    COM_Transmit(&tmp, 1U, NAK_TIMEOUT);
 804c974:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 804c978:	2101      	movs	r1, #1
 804c97a:	4620      	mov	r0, r4
 804c97c:	f7ff feb0 	bl	804c6e0 <COM_Transmit>
                    COM_Transmit(&tmp, 1U, NAK_TIMEOUT);
 804c980:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 804c984:	2101      	movs	r1, #1
 804c986:	4620      	mov	r0, r4
 804c988:	f7ff feaa 	bl	804c6e0 <COM_Transmit>
                    e_result = COM_ERROR;
 804c98c:	2001      	movs	r0, #1
 804c98e:	e7a3      	b.n	804c8d8 <Ymodem_Receive+0x1c4>
            Serial_PutByte(CRC16); /* Ask for a packet */
 804c990:	2043      	movs	r0, #67	; 0x43
 804c992:	f7fe f9c6 	bl	804ad22 <Serial_PutByte>
            printf("\b.");         /* Replace C char by . on display console */
 804c996:	4808      	ldr	r0, [pc, #32]	; (804c9b8 <Ymodem_Receive+0x2a4>)
 804c998:	f000 f856 	bl	804ca48 <iprintf>
 804c99c:	e7a3      	b.n	804c8e6 <Ymodem_Receive+0x1d2>
 804c99e:	bf00      	nop
 804c9a0:	20009724 	.word	0x20009724
 804c9a4:	20009726 	.word	0x20009726
 804c9a8:	20009727 	.word	0x20009727
 804c9ac:	40003000 	.word	0x40003000
 804c9b0:	20009728 	.word	0x20009728
 804c9b4:	2000c344 	.word	0x2000c344
 804c9b8:	0804ed9d 	.word	0x0804ed9d

0804c9bc <__libc_init_array>:
 804c9bc:	b570      	push	{r4, r5, r6, lr}
 804c9be:	4e0d      	ldr	r6, [pc, #52]	; (804c9f4 <__libc_init_array+0x38>)
 804c9c0:	4c0d      	ldr	r4, [pc, #52]	; (804c9f8 <__libc_init_array+0x3c>)
 804c9c2:	1ba4      	subs	r4, r4, r6
 804c9c4:	10a4      	asrs	r4, r4, #2
 804c9c6:	2500      	movs	r5, #0
 804c9c8:	42a5      	cmp	r5, r4
 804c9ca:	d109      	bne.n	804c9e0 <__libc_init_array+0x24>
 804c9cc:	4e0b      	ldr	r6, [pc, #44]	; (804c9fc <__libc_init_array+0x40>)
 804c9ce:	4c0c      	ldr	r4, [pc, #48]	; (804ca00 <__libc_init_array+0x44>)
 804c9d0:	f001 fb9a 	bl	804e108 <_init>
 804c9d4:	1ba4      	subs	r4, r4, r6
 804c9d6:	10a4      	asrs	r4, r4, #2
 804c9d8:	2500      	movs	r5, #0
 804c9da:	42a5      	cmp	r5, r4
 804c9dc:	d105      	bne.n	804c9ea <__libc_init_array+0x2e>
 804c9de:	bd70      	pop	{r4, r5, r6, pc}
 804c9e0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 804c9e4:	4798      	blx	r3
 804c9e6:	3501      	adds	r5, #1
 804c9e8:	e7ee      	b.n	804c9c8 <__libc_init_array+0xc>
 804c9ea:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 804c9ee:	4798      	blx	r3
 804c9f0:	3501      	adds	r5, #1
 804c9f2:	e7f2      	b.n	804c9da <__libc_init_array+0x1e>
 804c9f4:	0804ee40 	.word	0x0804ee40
 804c9f8:	0804ee40 	.word	0x0804ee40
 804c9fc:	0804ee40 	.word	0x0804ee40
 804ca00:	0804ee44 	.word	0x0804ee44

0804ca04 <memcmp>:
 804ca04:	b530      	push	{r4, r5, lr}
 804ca06:	2400      	movs	r4, #0
 804ca08:	42a2      	cmp	r2, r4
 804ca0a:	d101      	bne.n	804ca10 <memcmp+0xc>
 804ca0c:	2000      	movs	r0, #0
 804ca0e:	e007      	b.n	804ca20 <memcmp+0x1c>
 804ca10:	5d03      	ldrb	r3, [r0, r4]
 804ca12:	3401      	adds	r4, #1
 804ca14:	190d      	adds	r5, r1, r4
 804ca16:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 804ca1a:	42ab      	cmp	r3, r5
 804ca1c:	d0f4      	beq.n	804ca08 <memcmp+0x4>
 804ca1e:	1b58      	subs	r0, r3, r5
 804ca20:	bd30      	pop	{r4, r5, pc}

0804ca22 <memcpy>:
 804ca22:	b510      	push	{r4, lr}
 804ca24:	1e43      	subs	r3, r0, #1
 804ca26:	440a      	add	r2, r1
 804ca28:	4291      	cmp	r1, r2
 804ca2a:	d100      	bne.n	804ca2e <memcpy+0xc>
 804ca2c:	bd10      	pop	{r4, pc}
 804ca2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 804ca32:	f803 4f01 	strb.w	r4, [r3, #1]!
 804ca36:	e7f7      	b.n	804ca28 <memcpy+0x6>

0804ca38 <memset>:
 804ca38:	4402      	add	r2, r0
 804ca3a:	4603      	mov	r3, r0
 804ca3c:	4293      	cmp	r3, r2
 804ca3e:	d100      	bne.n	804ca42 <memset+0xa>
 804ca40:	4770      	bx	lr
 804ca42:	f803 1b01 	strb.w	r1, [r3], #1
 804ca46:	e7f9      	b.n	804ca3c <memset+0x4>

0804ca48 <iprintf>:
 804ca48:	b40f      	push	{r0, r1, r2, r3}
 804ca4a:	4b0a      	ldr	r3, [pc, #40]	; (804ca74 <iprintf+0x2c>)
 804ca4c:	b513      	push	{r0, r1, r4, lr}
 804ca4e:	681c      	ldr	r4, [r3, #0]
 804ca50:	b124      	cbz	r4, 804ca5c <iprintf+0x14>
 804ca52:	69a3      	ldr	r3, [r4, #24]
 804ca54:	b913      	cbnz	r3, 804ca5c <iprintf+0x14>
 804ca56:	4620      	mov	r0, r4
 804ca58:	f000 fb0a 	bl	804d070 <__sinit>
 804ca5c:	ab05      	add	r3, sp, #20
 804ca5e:	9a04      	ldr	r2, [sp, #16]
 804ca60:	68a1      	ldr	r1, [r4, #8]
 804ca62:	9301      	str	r3, [sp, #4]
 804ca64:	4620      	mov	r0, r4
 804ca66:	f000 fe1d 	bl	804d6a4 <_vfiprintf_r>
 804ca6a:	b002      	add	sp, #8
 804ca6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 804ca70:	b004      	add	sp, #16
 804ca72:	4770      	bx	lr
 804ca74:	200010ec 	.word	0x200010ec

0804ca78 <_puts_r>:
 804ca78:	b570      	push	{r4, r5, r6, lr}
 804ca7a:	460e      	mov	r6, r1
 804ca7c:	4605      	mov	r5, r0
 804ca7e:	b118      	cbz	r0, 804ca88 <_puts_r+0x10>
 804ca80:	6983      	ldr	r3, [r0, #24]
 804ca82:	b90b      	cbnz	r3, 804ca88 <_puts_r+0x10>
 804ca84:	f000 faf4 	bl	804d070 <__sinit>
 804ca88:	69ab      	ldr	r3, [r5, #24]
 804ca8a:	68ac      	ldr	r4, [r5, #8]
 804ca8c:	b913      	cbnz	r3, 804ca94 <_puts_r+0x1c>
 804ca8e:	4628      	mov	r0, r5
 804ca90:	f000 faee 	bl	804d070 <__sinit>
 804ca94:	4b23      	ldr	r3, [pc, #140]	; (804cb24 <_puts_r+0xac>)
 804ca96:	429c      	cmp	r4, r3
 804ca98:	d117      	bne.n	804caca <_puts_r+0x52>
 804ca9a:	686c      	ldr	r4, [r5, #4]
 804ca9c:	89a3      	ldrh	r3, [r4, #12]
 804ca9e:	071b      	lsls	r3, r3, #28
 804caa0:	d51d      	bpl.n	804cade <_puts_r+0x66>
 804caa2:	6923      	ldr	r3, [r4, #16]
 804caa4:	b1db      	cbz	r3, 804cade <_puts_r+0x66>
 804caa6:	3e01      	subs	r6, #1
 804caa8:	68a3      	ldr	r3, [r4, #8]
 804caaa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 804caae:	3b01      	subs	r3, #1
 804cab0:	60a3      	str	r3, [r4, #8]
 804cab2:	b9e9      	cbnz	r1, 804caf0 <_puts_r+0x78>
 804cab4:	2b00      	cmp	r3, #0
 804cab6:	da2e      	bge.n	804cb16 <_puts_r+0x9e>
 804cab8:	4622      	mov	r2, r4
 804caba:	210a      	movs	r1, #10
 804cabc:	4628      	mov	r0, r5
 804cabe:	f000 f927 	bl	804cd10 <__swbuf_r>
 804cac2:	3001      	adds	r0, #1
 804cac4:	d011      	beq.n	804caea <_puts_r+0x72>
 804cac6:	200a      	movs	r0, #10
 804cac8:	e011      	b.n	804caee <_puts_r+0x76>
 804caca:	4b17      	ldr	r3, [pc, #92]	; (804cb28 <_puts_r+0xb0>)
 804cacc:	429c      	cmp	r4, r3
 804cace:	d101      	bne.n	804cad4 <_puts_r+0x5c>
 804cad0:	68ac      	ldr	r4, [r5, #8]
 804cad2:	e7e3      	b.n	804ca9c <_puts_r+0x24>
 804cad4:	4b15      	ldr	r3, [pc, #84]	; (804cb2c <_puts_r+0xb4>)
 804cad6:	429c      	cmp	r4, r3
 804cad8:	bf08      	it	eq
 804cada:	68ec      	ldreq	r4, [r5, #12]
 804cadc:	e7de      	b.n	804ca9c <_puts_r+0x24>
 804cade:	4621      	mov	r1, r4
 804cae0:	4628      	mov	r0, r5
 804cae2:	f000 f967 	bl	804cdb4 <__swsetup_r>
 804cae6:	2800      	cmp	r0, #0
 804cae8:	d0dd      	beq.n	804caa6 <_puts_r+0x2e>
 804caea:	f04f 30ff 	mov.w	r0, #4294967295
 804caee:	bd70      	pop	{r4, r5, r6, pc}
 804caf0:	2b00      	cmp	r3, #0
 804caf2:	da04      	bge.n	804cafe <_puts_r+0x86>
 804caf4:	69a2      	ldr	r2, [r4, #24]
 804caf6:	429a      	cmp	r2, r3
 804caf8:	dc06      	bgt.n	804cb08 <_puts_r+0x90>
 804cafa:	290a      	cmp	r1, #10
 804cafc:	d004      	beq.n	804cb08 <_puts_r+0x90>
 804cafe:	6823      	ldr	r3, [r4, #0]
 804cb00:	1c5a      	adds	r2, r3, #1
 804cb02:	6022      	str	r2, [r4, #0]
 804cb04:	7019      	strb	r1, [r3, #0]
 804cb06:	e7cf      	b.n	804caa8 <_puts_r+0x30>
 804cb08:	4622      	mov	r2, r4
 804cb0a:	4628      	mov	r0, r5
 804cb0c:	f000 f900 	bl	804cd10 <__swbuf_r>
 804cb10:	3001      	adds	r0, #1
 804cb12:	d1c9      	bne.n	804caa8 <_puts_r+0x30>
 804cb14:	e7e9      	b.n	804caea <_puts_r+0x72>
 804cb16:	6823      	ldr	r3, [r4, #0]
 804cb18:	200a      	movs	r0, #10
 804cb1a:	1c5a      	adds	r2, r3, #1
 804cb1c:	6022      	str	r2, [r4, #0]
 804cb1e:	7018      	strb	r0, [r3, #0]
 804cb20:	e7e5      	b.n	804caee <_puts_r+0x76>
 804cb22:	bf00      	nop
 804cb24:	0804edc4 	.word	0x0804edc4
 804cb28:	0804ede4 	.word	0x0804ede4
 804cb2c:	0804eda4 	.word	0x0804eda4

0804cb30 <puts>:
 804cb30:	4b02      	ldr	r3, [pc, #8]	; (804cb3c <puts+0xc>)
 804cb32:	4601      	mov	r1, r0
 804cb34:	6818      	ldr	r0, [r3, #0]
 804cb36:	f7ff bf9f 	b.w	804ca78 <_puts_r>
 804cb3a:	bf00      	nop
 804cb3c:	200010ec 	.word	0x200010ec

0804cb40 <setvbuf>:
 804cb40:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 804cb44:	461d      	mov	r5, r3
 804cb46:	4b51      	ldr	r3, [pc, #324]	; (804cc8c <setvbuf+0x14c>)
 804cb48:	681e      	ldr	r6, [r3, #0]
 804cb4a:	4604      	mov	r4, r0
 804cb4c:	460f      	mov	r7, r1
 804cb4e:	4690      	mov	r8, r2
 804cb50:	b126      	cbz	r6, 804cb5c <setvbuf+0x1c>
 804cb52:	69b3      	ldr	r3, [r6, #24]
 804cb54:	b913      	cbnz	r3, 804cb5c <setvbuf+0x1c>
 804cb56:	4630      	mov	r0, r6
 804cb58:	f000 fa8a 	bl	804d070 <__sinit>
 804cb5c:	4b4c      	ldr	r3, [pc, #304]	; (804cc90 <setvbuf+0x150>)
 804cb5e:	429c      	cmp	r4, r3
 804cb60:	d152      	bne.n	804cc08 <setvbuf+0xc8>
 804cb62:	6874      	ldr	r4, [r6, #4]
 804cb64:	f1b8 0f02 	cmp.w	r8, #2
 804cb68:	d006      	beq.n	804cb78 <setvbuf+0x38>
 804cb6a:	f1b8 0f01 	cmp.w	r8, #1
 804cb6e:	f200 8089 	bhi.w	804cc84 <setvbuf+0x144>
 804cb72:	2d00      	cmp	r5, #0
 804cb74:	f2c0 8086 	blt.w	804cc84 <setvbuf+0x144>
 804cb78:	4621      	mov	r1, r4
 804cb7a:	4630      	mov	r0, r6
 804cb7c:	f000 fa0e 	bl	804cf9c <_fflush_r>
 804cb80:	6b61      	ldr	r1, [r4, #52]	; 0x34
 804cb82:	b141      	cbz	r1, 804cb96 <setvbuf+0x56>
 804cb84:	f104 0344 	add.w	r3, r4, #68	; 0x44
 804cb88:	4299      	cmp	r1, r3
 804cb8a:	d002      	beq.n	804cb92 <setvbuf+0x52>
 804cb8c:	4630      	mov	r0, r6
 804cb8e:	f000 fb65 	bl	804d25c <_free_r>
 804cb92:	2300      	movs	r3, #0
 804cb94:	6363      	str	r3, [r4, #52]	; 0x34
 804cb96:	2300      	movs	r3, #0
 804cb98:	61a3      	str	r3, [r4, #24]
 804cb9a:	6063      	str	r3, [r4, #4]
 804cb9c:	89a3      	ldrh	r3, [r4, #12]
 804cb9e:	061b      	lsls	r3, r3, #24
 804cba0:	d503      	bpl.n	804cbaa <setvbuf+0x6a>
 804cba2:	6921      	ldr	r1, [r4, #16]
 804cba4:	4630      	mov	r0, r6
 804cba6:	f000 fb59 	bl	804d25c <_free_r>
 804cbaa:	89a3      	ldrh	r3, [r4, #12]
 804cbac:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 804cbb0:	f023 0303 	bic.w	r3, r3, #3
 804cbb4:	f1b8 0f02 	cmp.w	r8, #2
 804cbb8:	81a3      	strh	r3, [r4, #12]
 804cbba:	d05d      	beq.n	804cc78 <setvbuf+0x138>
 804cbbc:	ab01      	add	r3, sp, #4
 804cbbe:	466a      	mov	r2, sp
 804cbc0:	4621      	mov	r1, r4
 804cbc2:	4630      	mov	r0, r6
 804cbc4:	f000 fade 	bl	804d184 <__swhatbuf_r>
 804cbc8:	89a3      	ldrh	r3, [r4, #12]
 804cbca:	4318      	orrs	r0, r3
 804cbcc:	81a0      	strh	r0, [r4, #12]
 804cbce:	bb2d      	cbnz	r5, 804cc1c <setvbuf+0xdc>
 804cbd0:	9d00      	ldr	r5, [sp, #0]
 804cbd2:	4628      	mov	r0, r5
 804cbd4:	f000 fb3a 	bl	804d24c <malloc>
 804cbd8:	4607      	mov	r7, r0
 804cbda:	2800      	cmp	r0, #0
 804cbdc:	d14e      	bne.n	804cc7c <setvbuf+0x13c>
 804cbde:	f8dd 9000 	ldr.w	r9, [sp]
 804cbe2:	45a9      	cmp	r9, r5
 804cbe4:	d13c      	bne.n	804cc60 <setvbuf+0x120>
 804cbe6:	f04f 30ff 	mov.w	r0, #4294967295
 804cbea:	89a3      	ldrh	r3, [r4, #12]
 804cbec:	f043 0302 	orr.w	r3, r3, #2
 804cbf0:	81a3      	strh	r3, [r4, #12]
 804cbf2:	2300      	movs	r3, #0
 804cbf4:	60a3      	str	r3, [r4, #8]
 804cbf6:	f104 0347 	add.w	r3, r4, #71	; 0x47
 804cbfa:	6023      	str	r3, [r4, #0]
 804cbfc:	6123      	str	r3, [r4, #16]
 804cbfe:	2301      	movs	r3, #1
 804cc00:	6163      	str	r3, [r4, #20]
 804cc02:	b003      	add	sp, #12
 804cc04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 804cc08:	4b22      	ldr	r3, [pc, #136]	; (804cc94 <setvbuf+0x154>)
 804cc0a:	429c      	cmp	r4, r3
 804cc0c:	d101      	bne.n	804cc12 <setvbuf+0xd2>
 804cc0e:	68b4      	ldr	r4, [r6, #8]
 804cc10:	e7a8      	b.n	804cb64 <setvbuf+0x24>
 804cc12:	4b21      	ldr	r3, [pc, #132]	; (804cc98 <setvbuf+0x158>)
 804cc14:	429c      	cmp	r4, r3
 804cc16:	bf08      	it	eq
 804cc18:	68f4      	ldreq	r4, [r6, #12]
 804cc1a:	e7a3      	b.n	804cb64 <setvbuf+0x24>
 804cc1c:	2f00      	cmp	r7, #0
 804cc1e:	d0d8      	beq.n	804cbd2 <setvbuf+0x92>
 804cc20:	69b3      	ldr	r3, [r6, #24]
 804cc22:	b913      	cbnz	r3, 804cc2a <setvbuf+0xea>
 804cc24:	4630      	mov	r0, r6
 804cc26:	f000 fa23 	bl	804d070 <__sinit>
 804cc2a:	f1b8 0f01 	cmp.w	r8, #1
 804cc2e:	bf08      	it	eq
 804cc30:	89a3      	ldrheq	r3, [r4, #12]
 804cc32:	6027      	str	r7, [r4, #0]
 804cc34:	bf04      	itt	eq
 804cc36:	f043 0301 	orreq.w	r3, r3, #1
 804cc3a:	81a3      	strheq	r3, [r4, #12]
 804cc3c:	89a3      	ldrh	r3, [r4, #12]
 804cc3e:	f013 0008 	ands.w	r0, r3, #8
 804cc42:	e9c4 7504 	strd	r7, r5, [r4, #16]
 804cc46:	d01b      	beq.n	804cc80 <setvbuf+0x140>
 804cc48:	f013 0001 	ands.w	r0, r3, #1
 804cc4c:	bf18      	it	ne
 804cc4e:	426d      	negne	r5, r5
 804cc50:	f04f 0300 	mov.w	r3, #0
 804cc54:	bf1d      	ittte	ne
 804cc56:	60a3      	strne	r3, [r4, #8]
 804cc58:	61a5      	strne	r5, [r4, #24]
 804cc5a:	4618      	movne	r0, r3
 804cc5c:	60a5      	streq	r5, [r4, #8]
 804cc5e:	e7d0      	b.n	804cc02 <setvbuf+0xc2>
 804cc60:	4648      	mov	r0, r9
 804cc62:	f000 faf3 	bl	804d24c <malloc>
 804cc66:	4607      	mov	r7, r0
 804cc68:	2800      	cmp	r0, #0
 804cc6a:	d0bc      	beq.n	804cbe6 <setvbuf+0xa6>
 804cc6c:	89a3      	ldrh	r3, [r4, #12]
 804cc6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 804cc72:	81a3      	strh	r3, [r4, #12]
 804cc74:	464d      	mov	r5, r9
 804cc76:	e7d3      	b.n	804cc20 <setvbuf+0xe0>
 804cc78:	2000      	movs	r0, #0
 804cc7a:	e7b6      	b.n	804cbea <setvbuf+0xaa>
 804cc7c:	46a9      	mov	r9, r5
 804cc7e:	e7f5      	b.n	804cc6c <setvbuf+0x12c>
 804cc80:	60a0      	str	r0, [r4, #8]
 804cc82:	e7be      	b.n	804cc02 <setvbuf+0xc2>
 804cc84:	f04f 30ff 	mov.w	r0, #4294967295
 804cc88:	e7bb      	b.n	804cc02 <setvbuf+0xc2>
 804cc8a:	bf00      	nop
 804cc8c:	200010ec 	.word	0x200010ec
 804cc90:	0804edc4 	.word	0x0804edc4
 804cc94:	0804ede4 	.word	0x0804ede4
 804cc98:	0804eda4 	.word	0x0804eda4

0804cc9c <_vsniprintf_r>:
 804cc9c:	b530      	push	{r4, r5, lr}
 804cc9e:	1e14      	subs	r4, r2, #0
 804cca0:	4605      	mov	r5, r0
 804cca2:	b09b      	sub	sp, #108	; 0x6c
 804cca4:	4618      	mov	r0, r3
 804cca6:	da05      	bge.n	804ccb4 <_vsniprintf_r+0x18>
 804cca8:	238b      	movs	r3, #139	; 0x8b
 804ccaa:	602b      	str	r3, [r5, #0]
 804ccac:	f04f 30ff 	mov.w	r0, #4294967295
 804ccb0:	b01b      	add	sp, #108	; 0x6c
 804ccb2:	bd30      	pop	{r4, r5, pc}
 804ccb4:	f44f 7302 	mov.w	r3, #520	; 0x208
 804ccb8:	f8ad 300c 	strh.w	r3, [sp, #12]
 804ccbc:	bf14      	ite	ne
 804ccbe:	f104 33ff 	addne.w	r3, r4, #4294967295
 804ccc2:	4623      	moveq	r3, r4
 804ccc4:	9302      	str	r3, [sp, #8]
 804ccc6:	9305      	str	r3, [sp, #20]
 804ccc8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 804cccc:	9100      	str	r1, [sp, #0]
 804ccce:	9104      	str	r1, [sp, #16]
 804ccd0:	f8ad 300e 	strh.w	r3, [sp, #14]
 804ccd4:	4602      	mov	r2, r0
 804ccd6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 804ccd8:	4669      	mov	r1, sp
 804ccda:	4628      	mov	r0, r5
 804ccdc:	f000 fbc0 	bl	804d460 <_svfiprintf_r>
 804cce0:	1c43      	adds	r3, r0, #1
 804cce2:	bfbc      	itt	lt
 804cce4:	238b      	movlt	r3, #139	; 0x8b
 804cce6:	602b      	strlt	r3, [r5, #0]
 804cce8:	2c00      	cmp	r4, #0
 804ccea:	d0e1      	beq.n	804ccb0 <_vsniprintf_r+0x14>
 804ccec:	9b00      	ldr	r3, [sp, #0]
 804ccee:	2200      	movs	r2, #0
 804ccf0:	701a      	strb	r2, [r3, #0]
 804ccf2:	e7dd      	b.n	804ccb0 <_vsniprintf_r+0x14>

0804ccf4 <vsniprintf>:
 804ccf4:	b507      	push	{r0, r1, r2, lr}
 804ccf6:	9300      	str	r3, [sp, #0]
 804ccf8:	4613      	mov	r3, r2
 804ccfa:	460a      	mov	r2, r1
 804ccfc:	4601      	mov	r1, r0
 804ccfe:	4803      	ldr	r0, [pc, #12]	; (804cd0c <vsniprintf+0x18>)
 804cd00:	6800      	ldr	r0, [r0, #0]
 804cd02:	f7ff ffcb 	bl	804cc9c <_vsniprintf_r>
 804cd06:	b003      	add	sp, #12
 804cd08:	f85d fb04 	ldr.w	pc, [sp], #4
 804cd0c:	200010ec 	.word	0x200010ec

0804cd10 <__swbuf_r>:
 804cd10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804cd12:	460e      	mov	r6, r1
 804cd14:	4614      	mov	r4, r2
 804cd16:	4605      	mov	r5, r0
 804cd18:	b118      	cbz	r0, 804cd22 <__swbuf_r+0x12>
 804cd1a:	6983      	ldr	r3, [r0, #24]
 804cd1c:	b90b      	cbnz	r3, 804cd22 <__swbuf_r+0x12>
 804cd1e:	f000 f9a7 	bl	804d070 <__sinit>
 804cd22:	4b21      	ldr	r3, [pc, #132]	; (804cda8 <__swbuf_r+0x98>)
 804cd24:	429c      	cmp	r4, r3
 804cd26:	d12a      	bne.n	804cd7e <__swbuf_r+0x6e>
 804cd28:	686c      	ldr	r4, [r5, #4]
 804cd2a:	69a3      	ldr	r3, [r4, #24]
 804cd2c:	60a3      	str	r3, [r4, #8]
 804cd2e:	89a3      	ldrh	r3, [r4, #12]
 804cd30:	071a      	lsls	r2, r3, #28
 804cd32:	d52e      	bpl.n	804cd92 <__swbuf_r+0x82>
 804cd34:	6923      	ldr	r3, [r4, #16]
 804cd36:	b363      	cbz	r3, 804cd92 <__swbuf_r+0x82>
 804cd38:	6923      	ldr	r3, [r4, #16]
 804cd3a:	6820      	ldr	r0, [r4, #0]
 804cd3c:	1ac0      	subs	r0, r0, r3
 804cd3e:	6963      	ldr	r3, [r4, #20]
 804cd40:	b2f6      	uxtb	r6, r6
 804cd42:	4283      	cmp	r3, r0
 804cd44:	4637      	mov	r7, r6
 804cd46:	dc04      	bgt.n	804cd52 <__swbuf_r+0x42>
 804cd48:	4621      	mov	r1, r4
 804cd4a:	4628      	mov	r0, r5
 804cd4c:	f000 f926 	bl	804cf9c <_fflush_r>
 804cd50:	bb28      	cbnz	r0, 804cd9e <__swbuf_r+0x8e>
 804cd52:	68a3      	ldr	r3, [r4, #8]
 804cd54:	3b01      	subs	r3, #1
 804cd56:	60a3      	str	r3, [r4, #8]
 804cd58:	6823      	ldr	r3, [r4, #0]
 804cd5a:	1c5a      	adds	r2, r3, #1
 804cd5c:	6022      	str	r2, [r4, #0]
 804cd5e:	701e      	strb	r6, [r3, #0]
 804cd60:	6963      	ldr	r3, [r4, #20]
 804cd62:	3001      	adds	r0, #1
 804cd64:	4283      	cmp	r3, r0
 804cd66:	d004      	beq.n	804cd72 <__swbuf_r+0x62>
 804cd68:	89a3      	ldrh	r3, [r4, #12]
 804cd6a:	07db      	lsls	r3, r3, #31
 804cd6c:	d519      	bpl.n	804cda2 <__swbuf_r+0x92>
 804cd6e:	2e0a      	cmp	r6, #10
 804cd70:	d117      	bne.n	804cda2 <__swbuf_r+0x92>
 804cd72:	4621      	mov	r1, r4
 804cd74:	4628      	mov	r0, r5
 804cd76:	f000 f911 	bl	804cf9c <_fflush_r>
 804cd7a:	b190      	cbz	r0, 804cda2 <__swbuf_r+0x92>
 804cd7c:	e00f      	b.n	804cd9e <__swbuf_r+0x8e>
 804cd7e:	4b0b      	ldr	r3, [pc, #44]	; (804cdac <__swbuf_r+0x9c>)
 804cd80:	429c      	cmp	r4, r3
 804cd82:	d101      	bne.n	804cd88 <__swbuf_r+0x78>
 804cd84:	68ac      	ldr	r4, [r5, #8]
 804cd86:	e7d0      	b.n	804cd2a <__swbuf_r+0x1a>
 804cd88:	4b09      	ldr	r3, [pc, #36]	; (804cdb0 <__swbuf_r+0xa0>)
 804cd8a:	429c      	cmp	r4, r3
 804cd8c:	bf08      	it	eq
 804cd8e:	68ec      	ldreq	r4, [r5, #12]
 804cd90:	e7cb      	b.n	804cd2a <__swbuf_r+0x1a>
 804cd92:	4621      	mov	r1, r4
 804cd94:	4628      	mov	r0, r5
 804cd96:	f000 f80d 	bl	804cdb4 <__swsetup_r>
 804cd9a:	2800      	cmp	r0, #0
 804cd9c:	d0cc      	beq.n	804cd38 <__swbuf_r+0x28>
 804cd9e:	f04f 37ff 	mov.w	r7, #4294967295
 804cda2:	4638      	mov	r0, r7
 804cda4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 804cda6:	bf00      	nop
 804cda8:	0804edc4 	.word	0x0804edc4
 804cdac:	0804ede4 	.word	0x0804ede4
 804cdb0:	0804eda4 	.word	0x0804eda4

0804cdb4 <__swsetup_r>:
 804cdb4:	4b32      	ldr	r3, [pc, #200]	; (804ce80 <__swsetup_r+0xcc>)
 804cdb6:	b570      	push	{r4, r5, r6, lr}
 804cdb8:	681d      	ldr	r5, [r3, #0]
 804cdba:	4606      	mov	r6, r0
 804cdbc:	460c      	mov	r4, r1
 804cdbe:	b125      	cbz	r5, 804cdca <__swsetup_r+0x16>
 804cdc0:	69ab      	ldr	r3, [r5, #24]
 804cdc2:	b913      	cbnz	r3, 804cdca <__swsetup_r+0x16>
 804cdc4:	4628      	mov	r0, r5
 804cdc6:	f000 f953 	bl	804d070 <__sinit>
 804cdca:	4b2e      	ldr	r3, [pc, #184]	; (804ce84 <__swsetup_r+0xd0>)
 804cdcc:	429c      	cmp	r4, r3
 804cdce:	d10f      	bne.n	804cdf0 <__swsetup_r+0x3c>
 804cdd0:	686c      	ldr	r4, [r5, #4]
 804cdd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 804cdd6:	b29a      	uxth	r2, r3
 804cdd8:	0715      	lsls	r5, r2, #28
 804cdda:	d42c      	bmi.n	804ce36 <__swsetup_r+0x82>
 804cddc:	06d0      	lsls	r0, r2, #27
 804cdde:	d411      	bmi.n	804ce04 <__swsetup_r+0x50>
 804cde0:	2209      	movs	r2, #9
 804cde2:	6032      	str	r2, [r6, #0]
 804cde4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 804cde8:	81a3      	strh	r3, [r4, #12]
 804cdea:	f04f 30ff 	mov.w	r0, #4294967295
 804cdee:	e03e      	b.n	804ce6e <__swsetup_r+0xba>
 804cdf0:	4b25      	ldr	r3, [pc, #148]	; (804ce88 <__swsetup_r+0xd4>)
 804cdf2:	429c      	cmp	r4, r3
 804cdf4:	d101      	bne.n	804cdfa <__swsetup_r+0x46>
 804cdf6:	68ac      	ldr	r4, [r5, #8]
 804cdf8:	e7eb      	b.n	804cdd2 <__swsetup_r+0x1e>
 804cdfa:	4b24      	ldr	r3, [pc, #144]	; (804ce8c <__swsetup_r+0xd8>)
 804cdfc:	429c      	cmp	r4, r3
 804cdfe:	bf08      	it	eq
 804ce00:	68ec      	ldreq	r4, [r5, #12]
 804ce02:	e7e6      	b.n	804cdd2 <__swsetup_r+0x1e>
 804ce04:	0751      	lsls	r1, r2, #29
 804ce06:	d512      	bpl.n	804ce2e <__swsetup_r+0x7a>
 804ce08:	6b61      	ldr	r1, [r4, #52]	; 0x34
 804ce0a:	b141      	cbz	r1, 804ce1e <__swsetup_r+0x6a>
 804ce0c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 804ce10:	4299      	cmp	r1, r3
 804ce12:	d002      	beq.n	804ce1a <__swsetup_r+0x66>
 804ce14:	4630      	mov	r0, r6
 804ce16:	f000 fa21 	bl	804d25c <_free_r>
 804ce1a:	2300      	movs	r3, #0
 804ce1c:	6363      	str	r3, [r4, #52]	; 0x34
 804ce1e:	89a3      	ldrh	r3, [r4, #12]
 804ce20:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 804ce24:	81a3      	strh	r3, [r4, #12]
 804ce26:	2300      	movs	r3, #0
 804ce28:	6063      	str	r3, [r4, #4]
 804ce2a:	6923      	ldr	r3, [r4, #16]
 804ce2c:	6023      	str	r3, [r4, #0]
 804ce2e:	89a3      	ldrh	r3, [r4, #12]
 804ce30:	f043 0308 	orr.w	r3, r3, #8
 804ce34:	81a3      	strh	r3, [r4, #12]
 804ce36:	6923      	ldr	r3, [r4, #16]
 804ce38:	b94b      	cbnz	r3, 804ce4e <__swsetup_r+0x9a>
 804ce3a:	89a3      	ldrh	r3, [r4, #12]
 804ce3c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 804ce40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 804ce44:	d003      	beq.n	804ce4e <__swsetup_r+0x9a>
 804ce46:	4621      	mov	r1, r4
 804ce48:	4630      	mov	r0, r6
 804ce4a:	f000 f9bf 	bl	804d1cc <__smakebuf_r>
 804ce4e:	89a2      	ldrh	r2, [r4, #12]
 804ce50:	f012 0301 	ands.w	r3, r2, #1
 804ce54:	d00c      	beq.n	804ce70 <__swsetup_r+0xbc>
 804ce56:	2300      	movs	r3, #0
 804ce58:	60a3      	str	r3, [r4, #8]
 804ce5a:	6963      	ldr	r3, [r4, #20]
 804ce5c:	425b      	negs	r3, r3
 804ce5e:	61a3      	str	r3, [r4, #24]
 804ce60:	6923      	ldr	r3, [r4, #16]
 804ce62:	b953      	cbnz	r3, 804ce7a <__swsetup_r+0xc6>
 804ce64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 804ce68:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 804ce6c:	d1ba      	bne.n	804cde4 <__swsetup_r+0x30>
 804ce6e:	bd70      	pop	{r4, r5, r6, pc}
 804ce70:	0792      	lsls	r2, r2, #30
 804ce72:	bf58      	it	pl
 804ce74:	6963      	ldrpl	r3, [r4, #20]
 804ce76:	60a3      	str	r3, [r4, #8]
 804ce78:	e7f2      	b.n	804ce60 <__swsetup_r+0xac>
 804ce7a:	2000      	movs	r0, #0
 804ce7c:	e7f7      	b.n	804ce6e <__swsetup_r+0xba>
 804ce7e:	bf00      	nop
 804ce80:	200010ec 	.word	0x200010ec
 804ce84:	0804edc4 	.word	0x0804edc4
 804ce88:	0804ede4 	.word	0x0804ede4
 804ce8c:	0804eda4 	.word	0x0804eda4

0804ce90 <__sflush_r>:
 804ce90:	898a      	ldrh	r2, [r1, #12]
 804ce92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 804ce96:	4605      	mov	r5, r0
 804ce98:	0710      	lsls	r0, r2, #28
 804ce9a:	460c      	mov	r4, r1
 804ce9c:	d458      	bmi.n	804cf50 <__sflush_r+0xc0>
 804ce9e:	684b      	ldr	r3, [r1, #4]
 804cea0:	2b00      	cmp	r3, #0
 804cea2:	dc05      	bgt.n	804ceb0 <__sflush_r+0x20>
 804cea4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 804cea6:	2b00      	cmp	r3, #0
 804cea8:	dc02      	bgt.n	804ceb0 <__sflush_r+0x20>
 804ceaa:	2000      	movs	r0, #0
 804ceac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 804ceb0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 804ceb2:	2e00      	cmp	r6, #0
 804ceb4:	d0f9      	beq.n	804ceaa <__sflush_r+0x1a>
 804ceb6:	2300      	movs	r3, #0
 804ceb8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 804cebc:	682f      	ldr	r7, [r5, #0]
 804cebe:	6a21      	ldr	r1, [r4, #32]
 804cec0:	602b      	str	r3, [r5, #0]
 804cec2:	d032      	beq.n	804cf2a <__sflush_r+0x9a>
 804cec4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 804cec6:	89a3      	ldrh	r3, [r4, #12]
 804cec8:	075a      	lsls	r2, r3, #29
 804ceca:	d505      	bpl.n	804ced8 <__sflush_r+0x48>
 804cecc:	6863      	ldr	r3, [r4, #4]
 804cece:	1ac0      	subs	r0, r0, r3
 804ced0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 804ced2:	b10b      	cbz	r3, 804ced8 <__sflush_r+0x48>
 804ced4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 804ced6:	1ac0      	subs	r0, r0, r3
 804ced8:	2300      	movs	r3, #0
 804ceda:	4602      	mov	r2, r0
 804cedc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 804cede:	6a21      	ldr	r1, [r4, #32]
 804cee0:	4628      	mov	r0, r5
 804cee2:	47b0      	blx	r6
 804cee4:	1c43      	adds	r3, r0, #1
 804cee6:	89a3      	ldrh	r3, [r4, #12]
 804cee8:	d106      	bne.n	804cef8 <__sflush_r+0x68>
 804ceea:	6829      	ldr	r1, [r5, #0]
 804ceec:	291d      	cmp	r1, #29
 804ceee:	d848      	bhi.n	804cf82 <__sflush_r+0xf2>
 804cef0:	4a29      	ldr	r2, [pc, #164]	; (804cf98 <__sflush_r+0x108>)
 804cef2:	40ca      	lsrs	r2, r1
 804cef4:	07d6      	lsls	r6, r2, #31
 804cef6:	d544      	bpl.n	804cf82 <__sflush_r+0xf2>
 804cef8:	2200      	movs	r2, #0
 804cefa:	6062      	str	r2, [r4, #4]
 804cefc:	04d9      	lsls	r1, r3, #19
 804cefe:	6922      	ldr	r2, [r4, #16]
 804cf00:	6022      	str	r2, [r4, #0]
 804cf02:	d504      	bpl.n	804cf0e <__sflush_r+0x7e>
 804cf04:	1c42      	adds	r2, r0, #1
 804cf06:	d101      	bne.n	804cf0c <__sflush_r+0x7c>
 804cf08:	682b      	ldr	r3, [r5, #0]
 804cf0a:	b903      	cbnz	r3, 804cf0e <__sflush_r+0x7e>
 804cf0c:	6560      	str	r0, [r4, #84]	; 0x54
 804cf0e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 804cf10:	602f      	str	r7, [r5, #0]
 804cf12:	2900      	cmp	r1, #0
 804cf14:	d0c9      	beq.n	804ceaa <__sflush_r+0x1a>
 804cf16:	f104 0344 	add.w	r3, r4, #68	; 0x44
 804cf1a:	4299      	cmp	r1, r3
 804cf1c:	d002      	beq.n	804cf24 <__sflush_r+0x94>
 804cf1e:	4628      	mov	r0, r5
 804cf20:	f000 f99c 	bl	804d25c <_free_r>
 804cf24:	2000      	movs	r0, #0
 804cf26:	6360      	str	r0, [r4, #52]	; 0x34
 804cf28:	e7c0      	b.n	804ceac <__sflush_r+0x1c>
 804cf2a:	2301      	movs	r3, #1
 804cf2c:	4628      	mov	r0, r5
 804cf2e:	47b0      	blx	r6
 804cf30:	1c41      	adds	r1, r0, #1
 804cf32:	d1c8      	bne.n	804cec6 <__sflush_r+0x36>
 804cf34:	682b      	ldr	r3, [r5, #0]
 804cf36:	2b00      	cmp	r3, #0
 804cf38:	d0c5      	beq.n	804cec6 <__sflush_r+0x36>
 804cf3a:	2b1d      	cmp	r3, #29
 804cf3c:	d001      	beq.n	804cf42 <__sflush_r+0xb2>
 804cf3e:	2b16      	cmp	r3, #22
 804cf40:	d101      	bne.n	804cf46 <__sflush_r+0xb6>
 804cf42:	602f      	str	r7, [r5, #0]
 804cf44:	e7b1      	b.n	804ceaa <__sflush_r+0x1a>
 804cf46:	89a3      	ldrh	r3, [r4, #12]
 804cf48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 804cf4c:	81a3      	strh	r3, [r4, #12]
 804cf4e:	e7ad      	b.n	804ceac <__sflush_r+0x1c>
 804cf50:	690f      	ldr	r7, [r1, #16]
 804cf52:	2f00      	cmp	r7, #0
 804cf54:	d0a9      	beq.n	804ceaa <__sflush_r+0x1a>
 804cf56:	0793      	lsls	r3, r2, #30
 804cf58:	680e      	ldr	r6, [r1, #0]
 804cf5a:	bf08      	it	eq
 804cf5c:	694b      	ldreq	r3, [r1, #20]
 804cf5e:	600f      	str	r7, [r1, #0]
 804cf60:	bf18      	it	ne
 804cf62:	2300      	movne	r3, #0
 804cf64:	eba6 0807 	sub.w	r8, r6, r7
 804cf68:	608b      	str	r3, [r1, #8]
 804cf6a:	f1b8 0f00 	cmp.w	r8, #0
 804cf6e:	dd9c      	ble.n	804ceaa <__sflush_r+0x1a>
 804cf70:	4643      	mov	r3, r8
 804cf72:	463a      	mov	r2, r7
 804cf74:	6a21      	ldr	r1, [r4, #32]
 804cf76:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 804cf78:	4628      	mov	r0, r5
 804cf7a:	47b0      	blx	r6
 804cf7c:	2800      	cmp	r0, #0
 804cf7e:	dc06      	bgt.n	804cf8e <__sflush_r+0xfe>
 804cf80:	89a3      	ldrh	r3, [r4, #12]
 804cf82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 804cf86:	81a3      	strh	r3, [r4, #12]
 804cf88:	f04f 30ff 	mov.w	r0, #4294967295
 804cf8c:	e78e      	b.n	804ceac <__sflush_r+0x1c>
 804cf8e:	4407      	add	r7, r0
 804cf90:	eba8 0800 	sub.w	r8, r8, r0
 804cf94:	e7e9      	b.n	804cf6a <__sflush_r+0xda>
 804cf96:	bf00      	nop
 804cf98:	20400001 	.word	0x20400001

0804cf9c <_fflush_r>:
 804cf9c:	b538      	push	{r3, r4, r5, lr}
 804cf9e:	690b      	ldr	r3, [r1, #16]
 804cfa0:	4605      	mov	r5, r0
 804cfa2:	460c      	mov	r4, r1
 804cfa4:	b1db      	cbz	r3, 804cfde <_fflush_r+0x42>
 804cfa6:	b118      	cbz	r0, 804cfb0 <_fflush_r+0x14>
 804cfa8:	6983      	ldr	r3, [r0, #24]
 804cfaa:	b90b      	cbnz	r3, 804cfb0 <_fflush_r+0x14>
 804cfac:	f000 f860 	bl	804d070 <__sinit>
 804cfb0:	4b0c      	ldr	r3, [pc, #48]	; (804cfe4 <_fflush_r+0x48>)
 804cfb2:	429c      	cmp	r4, r3
 804cfb4:	d109      	bne.n	804cfca <_fflush_r+0x2e>
 804cfb6:	686c      	ldr	r4, [r5, #4]
 804cfb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 804cfbc:	b17b      	cbz	r3, 804cfde <_fflush_r+0x42>
 804cfbe:	4621      	mov	r1, r4
 804cfc0:	4628      	mov	r0, r5
 804cfc2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 804cfc6:	f7ff bf63 	b.w	804ce90 <__sflush_r>
 804cfca:	4b07      	ldr	r3, [pc, #28]	; (804cfe8 <_fflush_r+0x4c>)
 804cfcc:	429c      	cmp	r4, r3
 804cfce:	d101      	bne.n	804cfd4 <_fflush_r+0x38>
 804cfd0:	68ac      	ldr	r4, [r5, #8]
 804cfd2:	e7f1      	b.n	804cfb8 <_fflush_r+0x1c>
 804cfd4:	4b05      	ldr	r3, [pc, #20]	; (804cfec <_fflush_r+0x50>)
 804cfd6:	429c      	cmp	r4, r3
 804cfd8:	bf08      	it	eq
 804cfda:	68ec      	ldreq	r4, [r5, #12]
 804cfdc:	e7ec      	b.n	804cfb8 <_fflush_r+0x1c>
 804cfde:	2000      	movs	r0, #0
 804cfe0:	bd38      	pop	{r3, r4, r5, pc}
 804cfe2:	bf00      	nop
 804cfe4:	0804edc4 	.word	0x0804edc4
 804cfe8:	0804ede4 	.word	0x0804ede4
 804cfec:	0804eda4 	.word	0x0804eda4

0804cff0 <std>:
 804cff0:	2300      	movs	r3, #0
 804cff2:	b510      	push	{r4, lr}
 804cff4:	4604      	mov	r4, r0
 804cff6:	e9c0 3300 	strd	r3, r3, [r0]
 804cffa:	6083      	str	r3, [r0, #8]
 804cffc:	8181      	strh	r1, [r0, #12]
 804cffe:	6643      	str	r3, [r0, #100]	; 0x64
 804d000:	81c2      	strh	r2, [r0, #14]
 804d002:	e9c0 3304 	strd	r3, r3, [r0, #16]
 804d006:	6183      	str	r3, [r0, #24]
 804d008:	4619      	mov	r1, r3
 804d00a:	2208      	movs	r2, #8
 804d00c:	305c      	adds	r0, #92	; 0x5c
 804d00e:	f7ff fd13 	bl	804ca38 <memset>
 804d012:	4b05      	ldr	r3, [pc, #20]	; (804d028 <std+0x38>)
 804d014:	6263      	str	r3, [r4, #36]	; 0x24
 804d016:	4b05      	ldr	r3, [pc, #20]	; (804d02c <std+0x3c>)
 804d018:	62a3      	str	r3, [r4, #40]	; 0x28
 804d01a:	4b05      	ldr	r3, [pc, #20]	; (804d030 <std+0x40>)
 804d01c:	62e3      	str	r3, [r4, #44]	; 0x2c
 804d01e:	4b05      	ldr	r3, [pc, #20]	; (804d034 <std+0x44>)
 804d020:	6224      	str	r4, [r4, #32]
 804d022:	6323      	str	r3, [r4, #48]	; 0x30
 804d024:	bd10      	pop	{r4, pc}
 804d026:	bf00      	nop
 804d028:	0804dc01 	.word	0x0804dc01
 804d02c:	0804dc23 	.word	0x0804dc23
 804d030:	0804dc5b 	.word	0x0804dc5b
 804d034:	0804dc7f 	.word	0x0804dc7f

0804d038 <_cleanup_r>:
 804d038:	4901      	ldr	r1, [pc, #4]	; (804d040 <_cleanup_r+0x8>)
 804d03a:	f000 b885 	b.w	804d148 <_fwalk_reent>
 804d03e:	bf00      	nop
 804d040:	0804cf9d 	.word	0x0804cf9d

0804d044 <__sfmoreglue>:
 804d044:	b570      	push	{r4, r5, r6, lr}
 804d046:	1e4a      	subs	r2, r1, #1
 804d048:	2568      	movs	r5, #104	; 0x68
 804d04a:	4355      	muls	r5, r2
 804d04c:	460e      	mov	r6, r1
 804d04e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 804d052:	f000 f951 	bl	804d2f8 <_malloc_r>
 804d056:	4604      	mov	r4, r0
 804d058:	b140      	cbz	r0, 804d06c <__sfmoreglue+0x28>
 804d05a:	2100      	movs	r1, #0
 804d05c:	e9c0 1600 	strd	r1, r6, [r0]
 804d060:	300c      	adds	r0, #12
 804d062:	60a0      	str	r0, [r4, #8]
 804d064:	f105 0268 	add.w	r2, r5, #104	; 0x68
 804d068:	f7ff fce6 	bl	804ca38 <memset>
 804d06c:	4620      	mov	r0, r4
 804d06e:	bd70      	pop	{r4, r5, r6, pc}

0804d070 <__sinit>:
 804d070:	6983      	ldr	r3, [r0, #24]
 804d072:	b510      	push	{r4, lr}
 804d074:	4604      	mov	r4, r0
 804d076:	bb33      	cbnz	r3, 804d0c6 <__sinit+0x56>
 804d078:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 804d07c:	6503      	str	r3, [r0, #80]	; 0x50
 804d07e:	4b12      	ldr	r3, [pc, #72]	; (804d0c8 <__sinit+0x58>)
 804d080:	4a12      	ldr	r2, [pc, #72]	; (804d0cc <__sinit+0x5c>)
 804d082:	681b      	ldr	r3, [r3, #0]
 804d084:	6282      	str	r2, [r0, #40]	; 0x28
 804d086:	4298      	cmp	r0, r3
 804d088:	bf04      	itt	eq
 804d08a:	2301      	moveq	r3, #1
 804d08c:	6183      	streq	r3, [r0, #24]
 804d08e:	f000 f81f 	bl	804d0d0 <__sfp>
 804d092:	6060      	str	r0, [r4, #4]
 804d094:	4620      	mov	r0, r4
 804d096:	f000 f81b 	bl	804d0d0 <__sfp>
 804d09a:	60a0      	str	r0, [r4, #8]
 804d09c:	4620      	mov	r0, r4
 804d09e:	f000 f817 	bl	804d0d0 <__sfp>
 804d0a2:	2200      	movs	r2, #0
 804d0a4:	60e0      	str	r0, [r4, #12]
 804d0a6:	2104      	movs	r1, #4
 804d0a8:	6860      	ldr	r0, [r4, #4]
 804d0aa:	f7ff ffa1 	bl	804cff0 <std>
 804d0ae:	2201      	movs	r2, #1
 804d0b0:	2109      	movs	r1, #9
 804d0b2:	68a0      	ldr	r0, [r4, #8]
 804d0b4:	f7ff ff9c 	bl	804cff0 <std>
 804d0b8:	2202      	movs	r2, #2
 804d0ba:	2112      	movs	r1, #18
 804d0bc:	68e0      	ldr	r0, [r4, #12]
 804d0be:	f7ff ff97 	bl	804cff0 <std>
 804d0c2:	2301      	movs	r3, #1
 804d0c4:	61a3      	str	r3, [r4, #24]
 804d0c6:	bd10      	pop	{r4, pc}
 804d0c8:	0804eda0 	.word	0x0804eda0
 804d0cc:	0804d039 	.word	0x0804d039

0804d0d0 <__sfp>:
 804d0d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804d0d2:	4b1b      	ldr	r3, [pc, #108]	; (804d140 <__sfp+0x70>)
 804d0d4:	681e      	ldr	r6, [r3, #0]
 804d0d6:	69b3      	ldr	r3, [r6, #24]
 804d0d8:	4607      	mov	r7, r0
 804d0da:	b913      	cbnz	r3, 804d0e2 <__sfp+0x12>
 804d0dc:	4630      	mov	r0, r6
 804d0de:	f7ff ffc7 	bl	804d070 <__sinit>
 804d0e2:	3648      	adds	r6, #72	; 0x48
 804d0e4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 804d0e8:	3b01      	subs	r3, #1
 804d0ea:	d503      	bpl.n	804d0f4 <__sfp+0x24>
 804d0ec:	6833      	ldr	r3, [r6, #0]
 804d0ee:	b133      	cbz	r3, 804d0fe <__sfp+0x2e>
 804d0f0:	6836      	ldr	r6, [r6, #0]
 804d0f2:	e7f7      	b.n	804d0e4 <__sfp+0x14>
 804d0f4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 804d0f8:	b16d      	cbz	r5, 804d116 <__sfp+0x46>
 804d0fa:	3468      	adds	r4, #104	; 0x68
 804d0fc:	e7f4      	b.n	804d0e8 <__sfp+0x18>
 804d0fe:	2104      	movs	r1, #4
 804d100:	4638      	mov	r0, r7
 804d102:	f7ff ff9f 	bl	804d044 <__sfmoreglue>
 804d106:	6030      	str	r0, [r6, #0]
 804d108:	2800      	cmp	r0, #0
 804d10a:	d1f1      	bne.n	804d0f0 <__sfp+0x20>
 804d10c:	230c      	movs	r3, #12
 804d10e:	603b      	str	r3, [r7, #0]
 804d110:	4604      	mov	r4, r0
 804d112:	4620      	mov	r0, r4
 804d114:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 804d116:	4b0b      	ldr	r3, [pc, #44]	; (804d144 <__sfp+0x74>)
 804d118:	6665      	str	r5, [r4, #100]	; 0x64
 804d11a:	e9c4 5500 	strd	r5, r5, [r4]
 804d11e:	60a5      	str	r5, [r4, #8]
 804d120:	e9c4 3503 	strd	r3, r5, [r4, #12]
 804d124:	e9c4 5505 	strd	r5, r5, [r4, #20]
 804d128:	2208      	movs	r2, #8
 804d12a:	4629      	mov	r1, r5
 804d12c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 804d130:	f7ff fc82 	bl	804ca38 <memset>
 804d134:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 804d138:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 804d13c:	e7e9      	b.n	804d112 <__sfp+0x42>
 804d13e:	bf00      	nop
 804d140:	0804eda0 	.word	0x0804eda0
 804d144:	ffff0001 	.word	0xffff0001

0804d148 <_fwalk_reent>:
 804d148:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 804d14c:	4680      	mov	r8, r0
 804d14e:	4689      	mov	r9, r1
 804d150:	f100 0448 	add.w	r4, r0, #72	; 0x48
 804d154:	2600      	movs	r6, #0
 804d156:	b914      	cbnz	r4, 804d15e <_fwalk_reent+0x16>
 804d158:	4630      	mov	r0, r6
 804d15a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 804d15e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 804d162:	3f01      	subs	r7, #1
 804d164:	d501      	bpl.n	804d16a <_fwalk_reent+0x22>
 804d166:	6824      	ldr	r4, [r4, #0]
 804d168:	e7f5      	b.n	804d156 <_fwalk_reent+0xe>
 804d16a:	89ab      	ldrh	r3, [r5, #12]
 804d16c:	2b01      	cmp	r3, #1
 804d16e:	d907      	bls.n	804d180 <_fwalk_reent+0x38>
 804d170:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 804d174:	3301      	adds	r3, #1
 804d176:	d003      	beq.n	804d180 <_fwalk_reent+0x38>
 804d178:	4629      	mov	r1, r5
 804d17a:	4640      	mov	r0, r8
 804d17c:	47c8      	blx	r9
 804d17e:	4306      	orrs	r6, r0
 804d180:	3568      	adds	r5, #104	; 0x68
 804d182:	e7ee      	b.n	804d162 <_fwalk_reent+0x1a>

0804d184 <__swhatbuf_r>:
 804d184:	b570      	push	{r4, r5, r6, lr}
 804d186:	460e      	mov	r6, r1
 804d188:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 804d18c:	2900      	cmp	r1, #0
 804d18e:	b096      	sub	sp, #88	; 0x58
 804d190:	4614      	mov	r4, r2
 804d192:	461d      	mov	r5, r3
 804d194:	da07      	bge.n	804d1a6 <__swhatbuf_r+0x22>
 804d196:	2300      	movs	r3, #0
 804d198:	602b      	str	r3, [r5, #0]
 804d19a:	89b3      	ldrh	r3, [r6, #12]
 804d19c:	061a      	lsls	r2, r3, #24
 804d19e:	d410      	bmi.n	804d1c2 <__swhatbuf_r+0x3e>
 804d1a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 804d1a4:	e00e      	b.n	804d1c4 <__swhatbuf_r+0x40>
 804d1a6:	466a      	mov	r2, sp
 804d1a8:	f000 fd90 	bl	804dccc <_fstat_r>
 804d1ac:	2800      	cmp	r0, #0
 804d1ae:	dbf2      	blt.n	804d196 <__swhatbuf_r+0x12>
 804d1b0:	9a01      	ldr	r2, [sp, #4]
 804d1b2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 804d1b6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 804d1ba:	425a      	negs	r2, r3
 804d1bc:	415a      	adcs	r2, r3
 804d1be:	602a      	str	r2, [r5, #0]
 804d1c0:	e7ee      	b.n	804d1a0 <__swhatbuf_r+0x1c>
 804d1c2:	2340      	movs	r3, #64	; 0x40
 804d1c4:	2000      	movs	r0, #0
 804d1c6:	6023      	str	r3, [r4, #0]
 804d1c8:	b016      	add	sp, #88	; 0x58
 804d1ca:	bd70      	pop	{r4, r5, r6, pc}

0804d1cc <__smakebuf_r>:
 804d1cc:	898b      	ldrh	r3, [r1, #12]
 804d1ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 804d1d0:	079d      	lsls	r5, r3, #30
 804d1d2:	4606      	mov	r6, r0
 804d1d4:	460c      	mov	r4, r1
 804d1d6:	d507      	bpl.n	804d1e8 <__smakebuf_r+0x1c>
 804d1d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 804d1dc:	6023      	str	r3, [r4, #0]
 804d1de:	6123      	str	r3, [r4, #16]
 804d1e0:	2301      	movs	r3, #1
 804d1e2:	6163      	str	r3, [r4, #20]
 804d1e4:	b002      	add	sp, #8
 804d1e6:	bd70      	pop	{r4, r5, r6, pc}
 804d1e8:	ab01      	add	r3, sp, #4
 804d1ea:	466a      	mov	r2, sp
 804d1ec:	f7ff ffca 	bl	804d184 <__swhatbuf_r>
 804d1f0:	9900      	ldr	r1, [sp, #0]
 804d1f2:	4605      	mov	r5, r0
 804d1f4:	4630      	mov	r0, r6
 804d1f6:	f000 f87f 	bl	804d2f8 <_malloc_r>
 804d1fa:	b948      	cbnz	r0, 804d210 <__smakebuf_r+0x44>
 804d1fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 804d200:	059a      	lsls	r2, r3, #22
 804d202:	d4ef      	bmi.n	804d1e4 <__smakebuf_r+0x18>
 804d204:	f023 0303 	bic.w	r3, r3, #3
 804d208:	f043 0302 	orr.w	r3, r3, #2
 804d20c:	81a3      	strh	r3, [r4, #12]
 804d20e:	e7e3      	b.n	804d1d8 <__smakebuf_r+0xc>
 804d210:	4b0d      	ldr	r3, [pc, #52]	; (804d248 <__smakebuf_r+0x7c>)
 804d212:	62b3      	str	r3, [r6, #40]	; 0x28
 804d214:	89a3      	ldrh	r3, [r4, #12]
 804d216:	6020      	str	r0, [r4, #0]
 804d218:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 804d21c:	81a3      	strh	r3, [r4, #12]
 804d21e:	9b00      	ldr	r3, [sp, #0]
 804d220:	6163      	str	r3, [r4, #20]
 804d222:	9b01      	ldr	r3, [sp, #4]
 804d224:	6120      	str	r0, [r4, #16]
 804d226:	b15b      	cbz	r3, 804d240 <__smakebuf_r+0x74>
 804d228:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 804d22c:	4630      	mov	r0, r6
 804d22e:	f000 fd5f 	bl	804dcf0 <_isatty_r>
 804d232:	b128      	cbz	r0, 804d240 <__smakebuf_r+0x74>
 804d234:	89a3      	ldrh	r3, [r4, #12]
 804d236:	f023 0303 	bic.w	r3, r3, #3
 804d23a:	f043 0301 	orr.w	r3, r3, #1
 804d23e:	81a3      	strh	r3, [r4, #12]
 804d240:	89a3      	ldrh	r3, [r4, #12]
 804d242:	431d      	orrs	r5, r3
 804d244:	81a5      	strh	r5, [r4, #12]
 804d246:	e7cd      	b.n	804d1e4 <__smakebuf_r+0x18>
 804d248:	0804d039 	.word	0x0804d039

0804d24c <malloc>:
 804d24c:	4b02      	ldr	r3, [pc, #8]	; (804d258 <malloc+0xc>)
 804d24e:	4601      	mov	r1, r0
 804d250:	6818      	ldr	r0, [r3, #0]
 804d252:	f000 b851 	b.w	804d2f8 <_malloc_r>
 804d256:	bf00      	nop
 804d258:	200010ec 	.word	0x200010ec

0804d25c <_free_r>:
 804d25c:	b538      	push	{r3, r4, r5, lr}
 804d25e:	4605      	mov	r5, r0
 804d260:	2900      	cmp	r1, #0
 804d262:	d045      	beq.n	804d2f0 <_free_r+0x94>
 804d264:	f851 3c04 	ldr.w	r3, [r1, #-4]
 804d268:	1f0c      	subs	r4, r1, #4
 804d26a:	2b00      	cmp	r3, #0
 804d26c:	bfb8      	it	lt
 804d26e:	18e4      	addlt	r4, r4, r3
 804d270:	f000 fd79 	bl	804dd66 <__malloc_lock>
 804d274:	4a1f      	ldr	r2, [pc, #124]	; (804d2f4 <_free_r+0x98>)
 804d276:	6813      	ldr	r3, [r2, #0]
 804d278:	4610      	mov	r0, r2
 804d27a:	b933      	cbnz	r3, 804d28a <_free_r+0x2e>
 804d27c:	6063      	str	r3, [r4, #4]
 804d27e:	6014      	str	r4, [r2, #0]
 804d280:	4628      	mov	r0, r5
 804d282:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 804d286:	f000 bd6f 	b.w	804dd68 <__malloc_unlock>
 804d28a:	42a3      	cmp	r3, r4
 804d28c:	d90c      	bls.n	804d2a8 <_free_r+0x4c>
 804d28e:	6821      	ldr	r1, [r4, #0]
 804d290:	1862      	adds	r2, r4, r1
 804d292:	4293      	cmp	r3, r2
 804d294:	bf04      	itt	eq
 804d296:	681a      	ldreq	r2, [r3, #0]
 804d298:	685b      	ldreq	r3, [r3, #4]
 804d29a:	6063      	str	r3, [r4, #4]
 804d29c:	bf04      	itt	eq
 804d29e:	1852      	addeq	r2, r2, r1
 804d2a0:	6022      	streq	r2, [r4, #0]
 804d2a2:	6004      	str	r4, [r0, #0]
 804d2a4:	e7ec      	b.n	804d280 <_free_r+0x24>
 804d2a6:	4613      	mov	r3, r2
 804d2a8:	685a      	ldr	r2, [r3, #4]
 804d2aa:	b10a      	cbz	r2, 804d2b0 <_free_r+0x54>
 804d2ac:	42a2      	cmp	r2, r4
 804d2ae:	d9fa      	bls.n	804d2a6 <_free_r+0x4a>
 804d2b0:	6819      	ldr	r1, [r3, #0]
 804d2b2:	1858      	adds	r0, r3, r1
 804d2b4:	42a0      	cmp	r0, r4
 804d2b6:	d10b      	bne.n	804d2d0 <_free_r+0x74>
 804d2b8:	6820      	ldr	r0, [r4, #0]
 804d2ba:	4401      	add	r1, r0
 804d2bc:	1858      	adds	r0, r3, r1
 804d2be:	4282      	cmp	r2, r0
 804d2c0:	6019      	str	r1, [r3, #0]
 804d2c2:	d1dd      	bne.n	804d280 <_free_r+0x24>
 804d2c4:	6810      	ldr	r0, [r2, #0]
 804d2c6:	6852      	ldr	r2, [r2, #4]
 804d2c8:	605a      	str	r2, [r3, #4]
 804d2ca:	4401      	add	r1, r0
 804d2cc:	6019      	str	r1, [r3, #0]
 804d2ce:	e7d7      	b.n	804d280 <_free_r+0x24>
 804d2d0:	d902      	bls.n	804d2d8 <_free_r+0x7c>
 804d2d2:	230c      	movs	r3, #12
 804d2d4:	602b      	str	r3, [r5, #0]
 804d2d6:	e7d3      	b.n	804d280 <_free_r+0x24>
 804d2d8:	6820      	ldr	r0, [r4, #0]
 804d2da:	1821      	adds	r1, r4, r0
 804d2dc:	428a      	cmp	r2, r1
 804d2de:	bf04      	itt	eq
 804d2e0:	6811      	ldreq	r1, [r2, #0]
 804d2e2:	6852      	ldreq	r2, [r2, #4]
 804d2e4:	6062      	str	r2, [r4, #4]
 804d2e6:	bf04      	itt	eq
 804d2e8:	1809      	addeq	r1, r1, r0
 804d2ea:	6021      	streq	r1, [r4, #0]
 804d2ec:	605c      	str	r4, [r3, #4]
 804d2ee:	e7c7      	b.n	804d280 <_free_r+0x24>
 804d2f0:	bd38      	pop	{r3, r4, r5, pc}
 804d2f2:	bf00      	nop
 804d2f4:	20009b2c 	.word	0x20009b2c

0804d2f8 <_malloc_r>:
 804d2f8:	b570      	push	{r4, r5, r6, lr}
 804d2fa:	1ccd      	adds	r5, r1, #3
 804d2fc:	f025 0503 	bic.w	r5, r5, #3
 804d300:	3508      	adds	r5, #8
 804d302:	2d0c      	cmp	r5, #12
 804d304:	bf38      	it	cc
 804d306:	250c      	movcc	r5, #12
 804d308:	2d00      	cmp	r5, #0
 804d30a:	4606      	mov	r6, r0
 804d30c:	db01      	blt.n	804d312 <_malloc_r+0x1a>
 804d30e:	42a9      	cmp	r1, r5
 804d310:	d903      	bls.n	804d31a <_malloc_r+0x22>
 804d312:	230c      	movs	r3, #12
 804d314:	6033      	str	r3, [r6, #0]
 804d316:	2000      	movs	r0, #0
 804d318:	bd70      	pop	{r4, r5, r6, pc}
 804d31a:	f000 fd24 	bl	804dd66 <__malloc_lock>
 804d31e:	4a21      	ldr	r2, [pc, #132]	; (804d3a4 <_malloc_r+0xac>)
 804d320:	6814      	ldr	r4, [r2, #0]
 804d322:	4621      	mov	r1, r4
 804d324:	b991      	cbnz	r1, 804d34c <_malloc_r+0x54>
 804d326:	4c20      	ldr	r4, [pc, #128]	; (804d3a8 <_malloc_r+0xb0>)
 804d328:	6823      	ldr	r3, [r4, #0]
 804d32a:	b91b      	cbnz	r3, 804d334 <_malloc_r+0x3c>
 804d32c:	4630      	mov	r0, r6
 804d32e:	f000 fc57 	bl	804dbe0 <_sbrk_r>
 804d332:	6020      	str	r0, [r4, #0]
 804d334:	4629      	mov	r1, r5
 804d336:	4630      	mov	r0, r6
 804d338:	f000 fc52 	bl	804dbe0 <_sbrk_r>
 804d33c:	1c43      	adds	r3, r0, #1
 804d33e:	d124      	bne.n	804d38a <_malloc_r+0x92>
 804d340:	230c      	movs	r3, #12
 804d342:	6033      	str	r3, [r6, #0]
 804d344:	4630      	mov	r0, r6
 804d346:	f000 fd0f 	bl	804dd68 <__malloc_unlock>
 804d34a:	e7e4      	b.n	804d316 <_malloc_r+0x1e>
 804d34c:	680b      	ldr	r3, [r1, #0]
 804d34e:	1b5b      	subs	r3, r3, r5
 804d350:	d418      	bmi.n	804d384 <_malloc_r+0x8c>
 804d352:	2b0b      	cmp	r3, #11
 804d354:	d90f      	bls.n	804d376 <_malloc_r+0x7e>
 804d356:	600b      	str	r3, [r1, #0]
 804d358:	50cd      	str	r5, [r1, r3]
 804d35a:	18cc      	adds	r4, r1, r3
 804d35c:	4630      	mov	r0, r6
 804d35e:	f000 fd03 	bl	804dd68 <__malloc_unlock>
 804d362:	f104 000b 	add.w	r0, r4, #11
 804d366:	1d23      	adds	r3, r4, #4
 804d368:	f020 0007 	bic.w	r0, r0, #7
 804d36c:	1ac3      	subs	r3, r0, r3
 804d36e:	d0d3      	beq.n	804d318 <_malloc_r+0x20>
 804d370:	425a      	negs	r2, r3
 804d372:	50e2      	str	r2, [r4, r3]
 804d374:	e7d0      	b.n	804d318 <_malloc_r+0x20>
 804d376:	428c      	cmp	r4, r1
 804d378:	684b      	ldr	r3, [r1, #4]
 804d37a:	bf16      	itet	ne
 804d37c:	6063      	strne	r3, [r4, #4]
 804d37e:	6013      	streq	r3, [r2, #0]
 804d380:	460c      	movne	r4, r1
 804d382:	e7eb      	b.n	804d35c <_malloc_r+0x64>
 804d384:	460c      	mov	r4, r1
 804d386:	6849      	ldr	r1, [r1, #4]
 804d388:	e7cc      	b.n	804d324 <_malloc_r+0x2c>
 804d38a:	1cc4      	adds	r4, r0, #3
 804d38c:	f024 0403 	bic.w	r4, r4, #3
 804d390:	42a0      	cmp	r0, r4
 804d392:	d005      	beq.n	804d3a0 <_malloc_r+0xa8>
 804d394:	1a21      	subs	r1, r4, r0
 804d396:	4630      	mov	r0, r6
 804d398:	f000 fc22 	bl	804dbe0 <_sbrk_r>
 804d39c:	3001      	adds	r0, #1
 804d39e:	d0cf      	beq.n	804d340 <_malloc_r+0x48>
 804d3a0:	6025      	str	r5, [r4, #0]
 804d3a2:	e7db      	b.n	804d35c <_malloc_r+0x64>
 804d3a4:	20009b2c 	.word	0x20009b2c
 804d3a8:	20009b30 	.word	0x20009b30

0804d3ac <__ssputs_r>:
 804d3ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 804d3b0:	688e      	ldr	r6, [r1, #8]
 804d3b2:	429e      	cmp	r6, r3
 804d3b4:	4682      	mov	sl, r0
 804d3b6:	460c      	mov	r4, r1
 804d3b8:	4690      	mov	r8, r2
 804d3ba:	4699      	mov	r9, r3
 804d3bc:	d837      	bhi.n	804d42e <__ssputs_r+0x82>
 804d3be:	898a      	ldrh	r2, [r1, #12]
 804d3c0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 804d3c4:	d031      	beq.n	804d42a <__ssputs_r+0x7e>
 804d3c6:	6825      	ldr	r5, [r4, #0]
 804d3c8:	6909      	ldr	r1, [r1, #16]
 804d3ca:	1a6f      	subs	r7, r5, r1
 804d3cc:	6965      	ldr	r5, [r4, #20]
 804d3ce:	2302      	movs	r3, #2
 804d3d0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 804d3d4:	fb95 f5f3 	sdiv	r5, r5, r3
 804d3d8:	f109 0301 	add.w	r3, r9, #1
 804d3dc:	443b      	add	r3, r7
 804d3de:	429d      	cmp	r5, r3
 804d3e0:	bf38      	it	cc
 804d3e2:	461d      	movcc	r5, r3
 804d3e4:	0553      	lsls	r3, r2, #21
 804d3e6:	d530      	bpl.n	804d44a <__ssputs_r+0x9e>
 804d3e8:	4629      	mov	r1, r5
 804d3ea:	f7ff ff85 	bl	804d2f8 <_malloc_r>
 804d3ee:	4606      	mov	r6, r0
 804d3f0:	b950      	cbnz	r0, 804d408 <__ssputs_r+0x5c>
 804d3f2:	230c      	movs	r3, #12
 804d3f4:	f8ca 3000 	str.w	r3, [sl]
 804d3f8:	89a3      	ldrh	r3, [r4, #12]
 804d3fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 804d3fe:	81a3      	strh	r3, [r4, #12]
 804d400:	f04f 30ff 	mov.w	r0, #4294967295
 804d404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 804d408:	463a      	mov	r2, r7
 804d40a:	6921      	ldr	r1, [r4, #16]
 804d40c:	f7ff fb09 	bl	804ca22 <memcpy>
 804d410:	89a3      	ldrh	r3, [r4, #12]
 804d412:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 804d416:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 804d41a:	81a3      	strh	r3, [r4, #12]
 804d41c:	6126      	str	r6, [r4, #16]
 804d41e:	6165      	str	r5, [r4, #20]
 804d420:	443e      	add	r6, r7
 804d422:	1bed      	subs	r5, r5, r7
 804d424:	6026      	str	r6, [r4, #0]
 804d426:	60a5      	str	r5, [r4, #8]
 804d428:	464e      	mov	r6, r9
 804d42a:	454e      	cmp	r6, r9
 804d42c:	d900      	bls.n	804d430 <__ssputs_r+0x84>
 804d42e:	464e      	mov	r6, r9
 804d430:	4632      	mov	r2, r6
 804d432:	4641      	mov	r1, r8
 804d434:	6820      	ldr	r0, [r4, #0]
 804d436:	f000 fc7d 	bl	804dd34 <memmove>
 804d43a:	68a3      	ldr	r3, [r4, #8]
 804d43c:	1b9b      	subs	r3, r3, r6
 804d43e:	60a3      	str	r3, [r4, #8]
 804d440:	6823      	ldr	r3, [r4, #0]
 804d442:	441e      	add	r6, r3
 804d444:	6026      	str	r6, [r4, #0]
 804d446:	2000      	movs	r0, #0
 804d448:	e7dc      	b.n	804d404 <__ssputs_r+0x58>
 804d44a:	462a      	mov	r2, r5
 804d44c:	f000 fc8d 	bl	804dd6a <_realloc_r>
 804d450:	4606      	mov	r6, r0
 804d452:	2800      	cmp	r0, #0
 804d454:	d1e2      	bne.n	804d41c <__ssputs_r+0x70>
 804d456:	6921      	ldr	r1, [r4, #16]
 804d458:	4650      	mov	r0, sl
 804d45a:	f7ff feff 	bl	804d25c <_free_r>
 804d45e:	e7c8      	b.n	804d3f2 <__ssputs_r+0x46>

0804d460 <_svfiprintf_r>:
 804d460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804d464:	461d      	mov	r5, r3
 804d466:	898b      	ldrh	r3, [r1, #12]
 804d468:	061f      	lsls	r7, r3, #24
 804d46a:	b09d      	sub	sp, #116	; 0x74
 804d46c:	4680      	mov	r8, r0
 804d46e:	460c      	mov	r4, r1
 804d470:	4616      	mov	r6, r2
 804d472:	d50f      	bpl.n	804d494 <_svfiprintf_r+0x34>
 804d474:	690b      	ldr	r3, [r1, #16]
 804d476:	b96b      	cbnz	r3, 804d494 <_svfiprintf_r+0x34>
 804d478:	2140      	movs	r1, #64	; 0x40
 804d47a:	f7ff ff3d 	bl	804d2f8 <_malloc_r>
 804d47e:	6020      	str	r0, [r4, #0]
 804d480:	6120      	str	r0, [r4, #16]
 804d482:	b928      	cbnz	r0, 804d490 <_svfiprintf_r+0x30>
 804d484:	230c      	movs	r3, #12
 804d486:	f8c8 3000 	str.w	r3, [r8]
 804d48a:	f04f 30ff 	mov.w	r0, #4294967295
 804d48e:	e0c8      	b.n	804d622 <_svfiprintf_r+0x1c2>
 804d490:	2340      	movs	r3, #64	; 0x40
 804d492:	6163      	str	r3, [r4, #20]
 804d494:	2300      	movs	r3, #0
 804d496:	9309      	str	r3, [sp, #36]	; 0x24
 804d498:	2320      	movs	r3, #32
 804d49a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 804d49e:	2330      	movs	r3, #48	; 0x30
 804d4a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 804d4a4:	9503      	str	r5, [sp, #12]
 804d4a6:	f04f 0b01 	mov.w	fp, #1
 804d4aa:	4637      	mov	r7, r6
 804d4ac:	463d      	mov	r5, r7
 804d4ae:	f815 3b01 	ldrb.w	r3, [r5], #1
 804d4b2:	b10b      	cbz	r3, 804d4b8 <_svfiprintf_r+0x58>
 804d4b4:	2b25      	cmp	r3, #37	; 0x25
 804d4b6:	d13e      	bne.n	804d536 <_svfiprintf_r+0xd6>
 804d4b8:	ebb7 0a06 	subs.w	sl, r7, r6
 804d4bc:	d00b      	beq.n	804d4d6 <_svfiprintf_r+0x76>
 804d4be:	4653      	mov	r3, sl
 804d4c0:	4632      	mov	r2, r6
 804d4c2:	4621      	mov	r1, r4
 804d4c4:	4640      	mov	r0, r8
 804d4c6:	f7ff ff71 	bl	804d3ac <__ssputs_r>
 804d4ca:	3001      	adds	r0, #1
 804d4cc:	f000 80a4 	beq.w	804d618 <_svfiprintf_r+0x1b8>
 804d4d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 804d4d2:	4453      	add	r3, sl
 804d4d4:	9309      	str	r3, [sp, #36]	; 0x24
 804d4d6:	783b      	ldrb	r3, [r7, #0]
 804d4d8:	2b00      	cmp	r3, #0
 804d4da:	f000 809d 	beq.w	804d618 <_svfiprintf_r+0x1b8>
 804d4de:	2300      	movs	r3, #0
 804d4e0:	f04f 32ff 	mov.w	r2, #4294967295
 804d4e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 804d4e8:	9304      	str	r3, [sp, #16]
 804d4ea:	9307      	str	r3, [sp, #28]
 804d4ec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 804d4f0:	931a      	str	r3, [sp, #104]	; 0x68
 804d4f2:	462f      	mov	r7, r5
 804d4f4:	2205      	movs	r2, #5
 804d4f6:	f817 1b01 	ldrb.w	r1, [r7], #1
 804d4fa:	4850      	ldr	r0, [pc, #320]	; (804d63c <_svfiprintf_r+0x1dc>)
 804d4fc:	f7f2 ffa0 	bl	8040440 <memchr>
 804d500:	9b04      	ldr	r3, [sp, #16]
 804d502:	b9d0      	cbnz	r0, 804d53a <_svfiprintf_r+0xda>
 804d504:	06d9      	lsls	r1, r3, #27
 804d506:	bf44      	itt	mi
 804d508:	2220      	movmi	r2, #32
 804d50a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 804d50e:	071a      	lsls	r2, r3, #28
 804d510:	bf44      	itt	mi
 804d512:	222b      	movmi	r2, #43	; 0x2b
 804d514:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 804d518:	782a      	ldrb	r2, [r5, #0]
 804d51a:	2a2a      	cmp	r2, #42	; 0x2a
 804d51c:	d015      	beq.n	804d54a <_svfiprintf_r+0xea>
 804d51e:	9a07      	ldr	r2, [sp, #28]
 804d520:	462f      	mov	r7, r5
 804d522:	2000      	movs	r0, #0
 804d524:	250a      	movs	r5, #10
 804d526:	4639      	mov	r1, r7
 804d528:	f811 3b01 	ldrb.w	r3, [r1], #1
 804d52c:	3b30      	subs	r3, #48	; 0x30
 804d52e:	2b09      	cmp	r3, #9
 804d530:	d94d      	bls.n	804d5ce <_svfiprintf_r+0x16e>
 804d532:	b1b8      	cbz	r0, 804d564 <_svfiprintf_r+0x104>
 804d534:	e00f      	b.n	804d556 <_svfiprintf_r+0xf6>
 804d536:	462f      	mov	r7, r5
 804d538:	e7b8      	b.n	804d4ac <_svfiprintf_r+0x4c>
 804d53a:	4a40      	ldr	r2, [pc, #256]	; (804d63c <_svfiprintf_r+0x1dc>)
 804d53c:	1a80      	subs	r0, r0, r2
 804d53e:	fa0b f000 	lsl.w	r0, fp, r0
 804d542:	4318      	orrs	r0, r3
 804d544:	9004      	str	r0, [sp, #16]
 804d546:	463d      	mov	r5, r7
 804d548:	e7d3      	b.n	804d4f2 <_svfiprintf_r+0x92>
 804d54a:	9a03      	ldr	r2, [sp, #12]
 804d54c:	1d11      	adds	r1, r2, #4
 804d54e:	6812      	ldr	r2, [r2, #0]
 804d550:	9103      	str	r1, [sp, #12]
 804d552:	2a00      	cmp	r2, #0
 804d554:	db01      	blt.n	804d55a <_svfiprintf_r+0xfa>
 804d556:	9207      	str	r2, [sp, #28]
 804d558:	e004      	b.n	804d564 <_svfiprintf_r+0x104>
 804d55a:	4252      	negs	r2, r2
 804d55c:	f043 0302 	orr.w	r3, r3, #2
 804d560:	9207      	str	r2, [sp, #28]
 804d562:	9304      	str	r3, [sp, #16]
 804d564:	783b      	ldrb	r3, [r7, #0]
 804d566:	2b2e      	cmp	r3, #46	; 0x2e
 804d568:	d10c      	bne.n	804d584 <_svfiprintf_r+0x124>
 804d56a:	787b      	ldrb	r3, [r7, #1]
 804d56c:	2b2a      	cmp	r3, #42	; 0x2a
 804d56e:	d133      	bne.n	804d5d8 <_svfiprintf_r+0x178>
 804d570:	9b03      	ldr	r3, [sp, #12]
 804d572:	1d1a      	adds	r2, r3, #4
 804d574:	681b      	ldr	r3, [r3, #0]
 804d576:	9203      	str	r2, [sp, #12]
 804d578:	2b00      	cmp	r3, #0
 804d57a:	bfb8      	it	lt
 804d57c:	f04f 33ff 	movlt.w	r3, #4294967295
 804d580:	3702      	adds	r7, #2
 804d582:	9305      	str	r3, [sp, #20]
 804d584:	4d2e      	ldr	r5, [pc, #184]	; (804d640 <_svfiprintf_r+0x1e0>)
 804d586:	7839      	ldrb	r1, [r7, #0]
 804d588:	2203      	movs	r2, #3
 804d58a:	4628      	mov	r0, r5
 804d58c:	f7f2 ff58 	bl	8040440 <memchr>
 804d590:	b138      	cbz	r0, 804d5a2 <_svfiprintf_r+0x142>
 804d592:	2340      	movs	r3, #64	; 0x40
 804d594:	1b40      	subs	r0, r0, r5
 804d596:	fa03 f000 	lsl.w	r0, r3, r0
 804d59a:	9b04      	ldr	r3, [sp, #16]
 804d59c:	4303      	orrs	r3, r0
 804d59e:	3701      	adds	r7, #1
 804d5a0:	9304      	str	r3, [sp, #16]
 804d5a2:	7839      	ldrb	r1, [r7, #0]
 804d5a4:	4827      	ldr	r0, [pc, #156]	; (804d644 <_svfiprintf_r+0x1e4>)
 804d5a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 804d5aa:	2206      	movs	r2, #6
 804d5ac:	1c7e      	adds	r6, r7, #1
 804d5ae:	f7f2 ff47 	bl	8040440 <memchr>
 804d5b2:	2800      	cmp	r0, #0
 804d5b4:	d038      	beq.n	804d628 <_svfiprintf_r+0x1c8>
 804d5b6:	4b24      	ldr	r3, [pc, #144]	; (804d648 <_svfiprintf_r+0x1e8>)
 804d5b8:	bb13      	cbnz	r3, 804d600 <_svfiprintf_r+0x1a0>
 804d5ba:	9b03      	ldr	r3, [sp, #12]
 804d5bc:	3307      	adds	r3, #7
 804d5be:	f023 0307 	bic.w	r3, r3, #7
 804d5c2:	3308      	adds	r3, #8
 804d5c4:	9303      	str	r3, [sp, #12]
 804d5c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 804d5c8:	444b      	add	r3, r9
 804d5ca:	9309      	str	r3, [sp, #36]	; 0x24
 804d5cc:	e76d      	b.n	804d4aa <_svfiprintf_r+0x4a>
 804d5ce:	fb05 3202 	mla	r2, r5, r2, r3
 804d5d2:	2001      	movs	r0, #1
 804d5d4:	460f      	mov	r7, r1
 804d5d6:	e7a6      	b.n	804d526 <_svfiprintf_r+0xc6>
 804d5d8:	2300      	movs	r3, #0
 804d5da:	3701      	adds	r7, #1
 804d5dc:	9305      	str	r3, [sp, #20]
 804d5de:	4619      	mov	r1, r3
 804d5e0:	250a      	movs	r5, #10
 804d5e2:	4638      	mov	r0, r7
 804d5e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 804d5e8:	3a30      	subs	r2, #48	; 0x30
 804d5ea:	2a09      	cmp	r2, #9
 804d5ec:	d903      	bls.n	804d5f6 <_svfiprintf_r+0x196>
 804d5ee:	2b00      	cmp	r3, #0
 804d5f0:	d0c8      	beq.n	804d584 <_svfiprintf_r+0x124>
 804d5f2:	9105      	str	r1, [sp, #20]
 804d5f4:	e7c6      	b.n	804d584 <_svfiprintf_r+0x124>
 804d5f6:	fb05 2101 	mla	r1, r5, r1, r2
 804d5fa:	2301      	movs	r3, #1
 804d5fc:	4607      	mov	r7, r0
 804d5fe:	e7f0      	b.n	804d5e2 <_svfiprintf_r+0x182>
 804d600:	ab03      	add	r3, sp, #12
 804d602:	9300      	str	r3, [sp, #0]
 804d604:	4622      	mov	r2, r4
 804d606:	4b11      	ldr	r3, [pc, #68]	; (804d64c <_svfiprintf_r+0x1ec>)
 804d608:	a904      	add	r1, sp, #16
 804d60a:	4640      	mov	r0, r8
 804d60c:	f3af 8000 	nop.w
 804d610:	f1b0 3fff 	cmp.w	r0, #4294967295
 804d614:	4681      	mov	r9, r0
 804d616:	d1d6      	bne.n	804d5c6 <_svfiprintf_r+0x166>
 804d618:	89a3      	ldrh	r3, [r4, #12]
 804d61a:	065b      	lsls	r3, r3, #25
 804d61c:	f53f af35 	bmi.w	804d48a <_svfiprintf_r+0x2a>
 804d620:	9809      	ldr	r0, [sp, #36]	; 0x24
 804d622:	b01d      	add	sp, #116	; 0x74
 804d624:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 804d628:	ab03      	add	r3, sp, #12
 804d62a:	9300      	str	r3, [sp, #0]
 804d62c:	4622      	mov	r2, r4
 804d62e:	4b07      	ldr	r3, [pc, #28]	; (804d64c <_svfiprintf_r+0x1ec>)
 804d630:	a904      	add	r1, sp, #16
 804d632:	4640      	mov	r0, r8
 804d634:	f000 f9c2 	bl	804d9bc <_printf_i>
 804d638:	e7ea      	b.n	804d610 <_svfiprintf_r+0x1b0>
 804d63a:	bf00      	nop
 804d63c:	0804ee04 	.word	0x0804ee04
 804d640:	0804ee0a 	.word	0x0804ee0a
 804d644:	0804ee0e 	.word	0x0804ee0e
 804d648:	00000000 	.word	0x00000000
 804d64c:	0804d3ad 	.word	0x0804d3ad

0804d650 <__sfputc_r>:
 804d650:	6893      	ldr	r3, [r2, #8]
 804d652:	3b01      	subs	r3, #1
 804d654:	2b00      	cmp	r3, #0
 804d656:	b410      	push	{r4}
 804d658:	6093      	str	r3, [r2, #8]
 804d65a:	da08      	bge.n	804d66e <__sfputc_r+0x1e>
 804d65c:	6994      	ldr	r4, [r2, #24]
 804d65e:	42a3      	cmp	r3, r4
 804d660:	db01      	blt.n	804d666 <__sfputc_r+0x16>
 804d662:	290a      	cmp	r1, #10
 804d664:	d103      	bne.n	804d66e <__sfputc_r+0x1e>
 804d666:	f85d 4b04 	ldr.w	r4, [sp], #4
 804d66a:	f7ff bb51 	b.w	804cd10 <__swbuf_r>
 804d66e:	6813      	ldr	r3, [r2, #0]
 804d670:	1c58      	adds	r0, r3, #1
 804d672:	6010      	str	r0, [r2, #0]
 804d674:	7019      	strb	r1, [r3, #0]
 804d676:	4608      	mov	r0, r1
 804d678:	f85d 4b04 	ldr.w	r4, [sp], #4
 804d67c:	4770      	bx	lr

0804d67e <__sfputs_r>:
 804d67e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804d680:	4606      	mov	r6, r0
 804d682:	460f      	mov	r7, r1
 804d684:	4614      	mov	r4, r2
 804d686:	18d5      	adds	r5, r2, r3
 804d688:	42ac      	cmp	r4, r5
 804d68a:	d101      	bne.n	804d690 <__sfputs_r+0x12>
 804d68c:	2000      	movs	r0, #0
 804d68e:	e007      	b.n	804d6a0 <__sfputs_r+0x22>
 804d690:	463a      	mov	r2, r7
 804d692:	f814 1b01 	ldrb.w	r1, [r4], #1
 804d696:	4630      	mov	r0, r6
 804d698:	f7ff ffda 	bl	804d650 <__sfputc_r>
 804d69c:	1c43      	adds	r3, r0, #1
 804d69e:	d1f3      	bne.n	804d688 <__sfputs_r+0xa>
 804d6a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0804d6a4 <_vfiprintf_r>:
 804d6a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804d6a8:	460c      	mov	r4, r1
 804d6aa:	b09d      	sub	sp, #116	; 0x74
 804d6ac:	4617      	mov	r7, r2
 804d6ae:	461d      	mov	r5, r3
 804d6b0:	4606      	mov	r6, r0
 804d6b2:	b118      	cbz	r0, 804d6bc <_vfiprintf_r+0x18>
 804d6b4:	6983      	ldr	r3, [r0, #24]
 804d6b6:	b90b      	cbnz	r3, 804d6bc <_vfiprintf_r+0x18>
 804d6b8:	f7ff fcda 	bl	804d070 <__sinit>
 804d6bc:	4b7c      	ldr	r3, [pc, #496]	; (804d8b0 <_vfiprintf_r+0x20c>)
 804d6be:	429c      	cmp	r4, r3
 804d6c0:	d158      	bne.n	804d774 <_vfiprintf_r+0xd0>
 804d6c2:	6874      	ldr	r4, [r6, #4]
 804d6c4:	89a3      	ldrh	r3, [r4, #12]
 804d6c6:	0718      	lsls	r0, r3, #28
 804d6c8:	d55e      	bpl.n	804d788 <_vfiprintf_r+0xe4>
 804d6ca:	6923      	ldr	r3, [r4, #16]
 804d6cc:	2b00      	cmp	r3, #0
 804d6ce:	d05b      	beq.n	804d788 <_vfiprintf_r+0xe4>
 804d6d0:	2300      	movs	r3, #0
 804d6d2:	9309      	str	r3, [sp, #36]	; 0x24
 804d6d4:	2320      	movs	r3, #32
 804d6d6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 804d6da:	2330      	movs	r3, #48	; 0x30
 804d6dc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 804d6e0:	9503      	str	r5, [sp, #12]
 804d6e2:	f04f 0b01 	mov.w	fp, #1
 804d6e6:	46b8      	mov	r8, r7
 804d6e8:	4645      	mov	r5, r8
 804d6ea:	f815 3b01 	ldrb.w	r3, [r5], #1
 804d6ee:	b10b      	cbz	r3, 804d6f4 <_vfiprintf_r+0x50>
 804d6f0:	2b25      	cmp	r3, #37	; 0x25
 804d6f2:	d154      	bne.n	804d79e <_vfiprintf_r+0xfa>
 804d6f4:	ebb8 0a07 	subs.w	sl, r8, r7
 804d6f8:	d00b      	beq.n	804d712 <_vfiprintf_r+0x6e>
 804d6fa:	4653      	mov	r3, sl
 804d6fc:	463a      	mov	r2, r7
 804d6fe:	4621      	mov	r1, r4
 804d700:	4630      	mov	r0, r6
 804d702:	f7ff ffbc 	bl	804d67e <__sfputs_r>
 804d706:	3001      	adds	r0, #1
 804d708:	f000 80c2 	beq.w	804d890 <_vfiprintf_r+0x1ec>
 804d70c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 804d70e:	4453      	add	r3, sl
 804d710:	9309      	str	r3, [sp, #36]	; 0x24
 804d712:	f898 3000 	ldrb.w	r3, [r8]
 804d716:	2b00      	cmp	r3, #0
 804d718:	f000 80ba 	beq.w	804d890 <_vfiprintf_r+0x1ec>
 804d71c:	2300      	movs	r3, #0
 804d71e:	f04f 32ff 	mov.w	r2, #4294967295
 804d722:	e9cd 2305 	strd	r2, r3, [sp, #20]
 804d726:	9304      	str	r3, [sp, #16]
 804d728:	9307      	str	r3, [sp, #28]
 804d72a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 804d72e:	931a      	str	r3, [sp, #104]	; 0x68
 804d730:	46a8      	mov	r8, r5
 804d732:	2205      	movs	r2, #5
 804d734:	f818 1b01 	ldrb.w	r1, [r8], #1
 804d738:	485e      	ldr	r0, [pc, #376]	; (804d8b4 <_vfiprintf_r+0x210>)
 804d73a:	f7f2 fe81 	bl	8040440 <memchr>
 804d73e:	9b04      	ldr	r3, [sp, #16]
 804d740:	bb78      	cbnz	r0, 804d7a2 <_vfiprintf_r+0xfe>
 804d742:	06d9      	lsls	r1, r3, #27
 804d744:	bf44      	itt	mi
 804d746:	2220      	movmi	r2, #32
 804d748:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 804d74c:	071a      	lsls	r2, r3, #28
 804d74e:	bf44      	itt	mi
 804d750:	222b      	movmi	r2, #43	; 0x2b
 804d752:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 804d756:	782a      	ldrb	r2, [r5, #0]
 804d758:	2a2a      	cmp	r2, #42	; 0x2a
 804d75a:	d02a      	beq.n	804d7b2 <_vfiprintf_r+0x10e>
 804d75c:	9a07      	ldr	r2, [sp, #28]
 804d75e:	46a8      	mov	r8, r5
 804d760:	2000      	movs	r0, #0
 804d762:	250a      	movs	r5, #10
 804d764:	4641      	mov	r1, r8
 804d766:	f811 3b01 	ldrb.w	r3, [r1], #1
 804d76a:	3b30      	subs	r3, #48	; 0x30
 804d76c:	2b09      	cmp	r3, #9
 804d76e:	d969      	bls.n	804d844 <_vfiprintf_r+0x1a0>
 804d770:	b360      	cbz	r0, 804d7cc <_vfiprintf_r+0x128>
 804d772:	e024      	b.n	804d7be <_vfiprintf_r+0x11a>
 804d774:	4b50      	ldr	r3, [pc, #320]	; (804d8b8 <_vfiprintf_r+0x214>)
 804d776:	429c      	cmp	r4, r3
 804d778:	d101      	bne.n	804d77e <_vfiprintf_r+0xda>
 804d77a:	68b4      	ldr	r4, [r6, #8]
 804d77c:	e7a2      	b.n	804d6c4 <_vfiprintf_r+0x20>
 804d77e:	4b4f      	ldr	r3, [pc, #316]	; (804d8bc <_vfiprintf_r+0x218>)
 804d780:	429c      	cmp	r4, r3
 804d782:	bf08      	it	eq
 804d784:	68f4      	ldreq	r4, [r6, #12]
 804d786:	e79d      	b.n	804d6c4 <_vfiprintf_r+0x20>
 804d788:	4621      	mov	r1, r4
 804d78a:	4630      	mov	r0, r6
 804d78c:	f7ff fb12 	bl	804cdb4 <__swsetup_r>
 804d790:	2800      	cmp	r0, #0
 804d792:	d09d      	beq.n	804d6d0 <_vfiprintf_r+0x2c>
 804d794:	f04f 30ff 	mov.w	r0, #4294967295
 804d798:	b01d      	add	sp, #116	; 0x74
 804d79a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 804d79e:	46a8      	mov	r8, r5
 804d7a0:	e7a2      	b.n	804d6e8 <_vfiprintf_r+0x44>
 804d7a2:	4a44      	ldr	r2, [pc, #272]	; (804d8b4 <_vfiprintf_r+0x210>)
 804d7a4:	1a80      	subs	r0, r0, r2
 804d7a6:	fa0b f000 	lsl.w	r0, fp, r0
 804d7aa:	4318      	orrs	r0, r3
 804d7ac:	9004      	str	r0, [sp, #16]
 804d7ae:	4645      	mov	r5, r8
 804d7b0:	e7be      	b.n	804d730 <_vfiprintf_r+0x8c>
 804d7b2:	9a03      	ldr	r2, [sp, #12]
 804d7b4:	1d11      	adds	r1, r2, #4
 804d7b6:	6812      	ldr	r2, [r2, #0]
 804d7b8:	9103      	str	r1, [sp, #12]
 804d7ba:	2a00      	cmp	r2, #0
 804d7bc:	db01      	blt.n	804d7c2 <_vfiprintf_r+0x11e>
 804d7be:	9207      	str	r2, [sp, #28]
 804d7c0:	e004      	b.n	804d7cc <_vfiprintf_r+0x128>
 804d7c2:	4252      	negs	r2, r2
 804d7c4:	f043 0302 	orr.w	r3, r3, #2
 804d7c8:	9207      	str	r2, [sp, #28]
 804d7ca:	9304      	str	r3, [sp, #16]
 804d7cc:	f898 3000 	ldrb.w	r3, [r8]
 804d7d0:	2b2e      	cmp	r3, #46	; 0x2e
 804d7d2:	d10e      	bne.n	804d7f2 <_vfiprintf_r+0x14e>
 804d7d4:	f898 3001 	ldrb.w	r3, [r8, #1]
 804d7d8:	2b2a      	cmp	r3, #42	; 0x2a
 804d7da:	d138      	bne.n	804d84e <_vfiprintf_r+0x1aa>
 804d7dc:	9b03      	ldr	r3, [sp, #12]
 804d7de:	1d1a      	adds	r2, r3, #4
 804d7e0:	681b      	ldr	r3, [r3, #0]
 804d7e2:	9203      	str	r2, [sp, #12]
 804d7e4:	2b00      	cmp	r3, #0
 804d7e6:	bfb8      	it	lt
 804d7e8:	f04f 33ff 	movlt.w	r3, #4294967295
 804d7ec:	f108 0802 	add.w	r8, r8, #2
 804d7f0:	9305      	str	r3, [sp, #20]
 804d7f2:	4d33      	ldr	r5, [pc, #204]	; (804d8c0 <_vfiprintf_r+0x21c>)
 804d7f4:	f898 1000 	ldrb.w	r1, [r8]
 804d7f8:	2203      	movs	r2, #3
 804d7fa:	4628      	mov	r0, r5
 804d7fc:	f7f2 fe20 	bl	8040440 <memchr>
 804d800:	b140      	cbz	r0, 804d814 <_vfiprintf_r+0x170>
 804d802:	2340      	movs	r3, #64	; 0x40
 804d804:	1b40      	subs	r0, r0, r5
 804d806:	fa03 f000 	lsl.w	r0, r3, r0
 804d80a:	9b04      	ldr	r3, [sp, #16]
 804d80c:	4303      	orrs	r3, r0
 804d80e:	f108 0801 	add.w	r8, r8, #1
 804d812:	9304      	str	r3, [sp, #16]
 804d814:	f898 1000 	ldrb.w	r1, [r8]
 804d818:	482a      	ldr	r0, [pc, #168]	; (804d8c4 <_vfiprintf_r+0x220>)
 804d81a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 804d81e:	2206      	movs	r2, #6
 804d820:	f108 0701 	add.w	r7, r8, #1
 804d824:	f7f2 fe0c 	bl	8040440 <memchr>
 804d828:	2800      	cmp	r0, #0
 804d82a:	d037      	beq.n	804d89c <_vfiprintf_r+0x1f8>
 804d82c:	4b26      	ldr	r3, [pc, #152]	; (804d8c8 <_vfiprintf_r+0x224>)
 804d82e:	bb1b      	cbnz	r3, 804d878 <_vfiprintf_r+0x1d4>
 804d830:	9b03      	ldr	r3, [sp, #12]
 804d832:	3307      	adds	r3, #7
 804d834:	f023 0307 	bic.w	r3, r3, #7
 804d838:	3308      	adds	r3, #8
 804d83a:	9303      	str	r3, [sp, #12]
 804d83c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 804d83e:	444b      	add	r3, r9
 804d840:	9309      	str	r3, [sp, #36]	; 0x24
 804d842:	e750      	b.n	804d6e6 <_vfiprintf_r+0x42>
 804d844:	fb05 3202 	mla	r2, r5, r2, r3
 804d848:	2001      	movs	r0, #1
 804d84a:	4688      	mov	r8, r1
 804d84c:	e78a      	b.n	804d764 <_vfiprintf_r+0xc0>
 804d84e:	2300      	movs	r3, #0
 804d850:	f108 0801 	add.w	r8, r8, #1
 804d854:	9305      	str	r3, [sp, #20]
 804d856:	4619      	mov	r1, r3
 804d858:	250a      	movs	r5, #10
 804d85a:	4640      	mov	r0, r8
 804d85c:	f810 2b01 	ldrb.w	r2, [r0], #1
 804d860:	3a30      	subs	r2, #48	; 0x30
 804d862:	2a09      	cmp	r2, #9
 804d864:	d903      	bls.n	804d86e <_vfiprintf_r+0x1ca>
 804d866:	2b00      	cmp	r3, #0
 804d868:	d0c3      	beq.n	804d7f2 <_vfiprintf_r+0x14e>
 804d86a:	9105      	str	r1, [sp, #20]
 804d86c:	e7c1      	b.n	804d7f2 <_vfiprintf_r+0x14e>
 804d86e:	fb05 2101 	mla	r1, r5, r1, r2
 804d872:	2301      	movs	r3, #1
 804d874:	4680      	mov	r8, r0
 804d876:	e7f0      	b.n	804d85a <_vfiprintf_r+0x1b6>
 804d878:	ab03      	add	r3, sp, #12
 804d87a:	9300      	str	r3, [sp, #0]
 804d87c:	4622      	mov	r2, r4
 804d87e:	4b13      	ldr	r3, [pc, #76]	; (804d8cc <_vfiprintf_r+0x228>)
 804d880:	a904      	add	r1, sp, #16
 804d882:	4630      	mov	r0, r6
 804d884:	f3af 8000 	nop.w
 804d888:	f1b0 3fff 	cmp.w	r0, #4294967295
 804d88c:	4681      	mov	r9, r0
 804d88e:	d1d5      	bne.n	804d83c <_vfiprintf_r+0x198>
 804d890:	89a3      	ldrh	r3, [r4, #12]
 804d892:	065b      	lsls	r3, r3, #25
 804d894:	f53f af7e 	bmi.w	804d794 <_vfiprintf_r+0xf0>
 804d898:	9809      	ldr	r0, [sp, #36]	; 0x24
 804d89a:	e77d      	b.n	804d798 <_vfiprintf_r+0xf4>
 804d89c:	ab03      	add	r3, sp, #12
 804d89e:	9300      	str	r3, [sp, #0]
 804d8a0:	4622      	mov	r2, r4
 804d8a2:	4b0a      	ldr	r3, [pc, #40]	; (804d8cc <_vfiprintf_r+0x228>)
 804d8a4:	a904      	add	r1, sp, #16
 804d8a6:	4630      	mov	r0, r6
 804d8a8:	f000 f888 	bl	804d9bc <_printf_i>
 804d8ac:	e7ec      	b.n	804d888 <_vfiprintf_r+0x1e4>
 804d8ae:	bf00      	nop
 804d8b0:	0804edc4 	.word	0x0804edc4
 804d8b4:	0804ee04 	.word	0x0804ee04
 804d8b8:	0804ede4 	.word	0x0804ede4
 804d8bc:	0804eda4 	.word	0x0804eda4
 804d8c0:	0804ee0a 	.word	0x0804ee0a
 804d8c4:	0804ee0e 	.word	0x0804ee0e
 804d8c8:	00000000 	.word	0x00000000
 804d8cc:	0804d67f 	.word	0x0804d67f

0804d8d0 <_printf_common>:
 804d8d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 804d8d4:	4691      	mov	r9, r2
 804d8d6:	461f      	mov	r7, r3
 804d8d8:	688a      	ldr	r2, [r1, #8]
 804d8da:	690b      	ldr	r3, [r1, #16]
 804d8dc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 804d8e0:	4293      	cmp	r3, r2
 804d8e2:	bfb8      	it	lt
 804d8e4:	4613      	movlt	r3, r2
 804d8e6:	f8c9 3000 	str.w	r3, [r9]
 804d8ea:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 804d8ee:	4606      	mov	r6, r0
 804d8f0:	460c      	mov	r4, r1
 804d8f2:	b112      	cbz	r2, 804d8fa <_printf_common+0x2a>
 804d8f4:	3301      	adds	r3, #1
 804d8f6:	f8c9 3000 	str.w	r3, [r9]
 804d8fa:	6823      	ldr	r3, [r4, #0]
 804d8fc:	0699      	lsls	r1, r3, #26
 804d8fe:	bf42      	ittt	mi
 804d900:	f8d9 3000 	ldrmi.w	r3, [r9]
 804d904:	3302      	addmi	r3, #2
 804d906:	f8c9 3000 	strmi.w	r3, [r9]
 804d90a:	6825      	ldr	r5, [r4, #0]
 804d90c:	f015 0506 	ands.w	r5, r5, #6
 804d910:	d107      	bne.n	804d922 <_printf_common+0x52>
 804d912:	f104 0a19 	add.w	sl, r4, #25
 804d916:	68e3      	ldr	r3, [r4, #12]
 804d918:	f8d9 2000 	ldr.w	r2, [r9]
 804d91c:	1a9b      	subs	r3, r3, r2
 804d91e:	42ab      	cmp	r3, r5
 804d920:	dc28      	bgt.n	804d974 <_printf_common+0xa4>
 804d922:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 804d926:	6822      	ldr	r2, [r4, #0]
 804d928:	3300      	adds	r3, #0
 804d92a:	bf18      	it	ne
 804d92c:	2301      	movne	r3, #1
 804d92e:	0692      	lsls	r2, r2, #26
 804d930:	d42d      	bmi.n	804d98e <_printf_common+0xbe>
 804d932:	f104 0243 	add.w	r2, r4, #67	; 0x43
 804d936:	4639      	mov	r1, r7
 804d938:	4630      	mov	r0, r6
 804d93a:	47c0      	blx	r8
 804d93c:	3001      	adds	r0, #1
 804d93e:	d020      	beq.n	804d982 <_printf_common+0xb2>
 804d940:	6823      	ldr	r3, [r4, #0]
 804d942:	68e5      	ldr	r5, [r4, #12]
 804d944:	f8d9 2000 	ldr.w	r2, [r9]
 804d948:	f003 0306 	and.w	r3, r3, #6
 804d94c:	2b04      	cmp	r3, #4
 804d94e:	bf08      	it	eq
 804d950:	1aad      	subeq	r5, r5, r2
 804d952:	68a3      	ldr	r3, [r4, #8]
 804d954:	6922      	ldr	r2, [r4, #16]
 804d956:	bf0c      	ite	eq
 804d958:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 804d95c:	2500      	movne	r5, #0
 804d95e:	4293      	cmp	r3, r2
 804d960:	bfc4      	itt	gt
 804d962:	1a9b      	subgt	r3, r3, r2
 804d964:	18ed      	addgt	r5, r5, r3
 804d966:	f04f 0900 	mov.w	r9, #0
 804d96a:	341a      	adds	r4, #26
 804d96c:	454d      	cmp	r5, r9
 804d96e:	d11a      	bne.n	804d9a6 <_printf_common+0xd6>
 804d970:	2000      	movs	r0, #0
 804d972:	e008      	b.n	804d986 <_printf_common+0xb6>
 804d974:	2301      	movs	r3, #1
 804d976:	4652      	mov	r2, sl
 804d978:	4639      	mov	r1, r7
 804d97a:	4630      	mov	r0, r6
 804d97c:	47c0      	blx	r8
 804d97e:	3001      	adds	r0, #1
 804d980:	d103      	bne.n	804d98a <_printf_common+0xba>
 804d982:	f04f 30ff 	mov.w	r0, #4294967295
 804d986:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 804d98a:	3501      	adds	r5, #1
 804d98c:	e7c3      	b.n	804d916 <_printf_common+0x46>
 804d98e:	18e1      	adds	r1, r4, r3
 804d990:	1c5a      	adds	r2, r3, #1
 804d992:	2030      	movs	r0, #48	; 0x30
 804d994:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 804d998:	4422      	add	r2, r4
 804d99a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 804d99e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 804d9a2:	3302      	adds	r3, #2
 804d9a4:	e7c5      	b.n	804d932 <_printf_common+0x62>
 804d9a6:	2301      	movs	r3, #1
 804d9a8:	4622      	mov	r2, r4
 804d9aa:	4639      	mov	r1, r7
 804d9ac:	4630      	mov	r0, r6
 804d9ae:	47c0      	blx	r8
 804d9b0:	3001      	adds	r0, #1
 804d9b2:	d0e6      	beq.n	804d982 <_printf_common+0xb2>
 804d9b4:	f109 0901 	add.w	r9, r9, #1
 804d9b8:	e7d8      	b.n	804d96c <_printf_common+0x9c>
	...

0804d9bc <_printf_i>:
 804d9bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 804d9c0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 804d9c4:	460c      	mov	r4, r1
 804d9c6:	7e09      	ldrb	r1, [r1, #24]
 804d9c8:	b085      	sub	sp, #20
 804d9ca:	296e      	cmp	r1, #110	; 0x6e
 804d9cc:	4617      	mov	r7, r2
 804d9ce:	4606      	mov	r6, r0
 804d9d0:	4698      	mov	r8, r3
 804d9d2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 804d9d4:	f000 80b3 	beq.w	804db3e <_printf_i+0x182>
 804d9d8:	d822      	bhi.n	804da20 <_printf_i+0x64>
 804d9da:	2963      	cmp	r1, #99	; 0x63
 804d9dc:	d036      	beq.n	804da4c <_printf_i+0x90>
 804d9de:	d80a      	bhi.n	804d9f6 <_printf_i+0x3a>
 804d9e0:	2900      	cmp	r1, #0
 804d9e2:	f000 80b9 	beq.w	804db58 <_printf_i+0x19c>
 804d9e6:	2958      	cmp	r1, #88	; 0x58
 804d9e8:	f000 8083 	beq.w	804daf2 <_printf_i+0x136>
 804d9ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 804d9f0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 804d9f4:	e032      	b.n	804da5c <_printf_i+0xa0>
 804d9f6:	2964      	cmp	r1, #100	; 0x64
 804d9f8:	d001      	beq.n	804d9fe <_printf_i+0x42>
 804d9fa:	2969      	cmp	r1, #105	; 0x69
 804d9fc:	d1f6      	bne.n	804d9ec <_printf_i+0x30>
 804d9fe:	6820      	ldr	r0, [r4, #0]
 804da00:	6813      	ldr	r3, [r2, #0]
 804da02:	0605      	lsls	r5, r0, #24
 804da04:	f103 0104 	add.w	r1, r3, #4
 804da08:	d52a      	bpl.n	804da60 <_printf_i+0xa4>
 804da0a:	681b      	ldr	r3, [r3, #0]
 804da0c:	6011      	str	r1, [r2, #0]
 804da0e:	2b00      	cmp	r3, #0
 804da10:	da03      	bge.n	804da1a <_printf_i+0x5e>
 804da12:	222d      	movs	r2, #45	; 0x2d
 804da14:	425b      	negs	r3, r3
 804da16:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 804da1a:	486f      	ldr	r0, [pc, #444]	; (804dbd8 <_printf_i+0x21c>)
 804da1c:	220a      	movs	r2, #10
 804da1e:	e039      	b.n	804da94 <_printf_i+0xd8>
 804da20:	2973      	cmp	r1, #115	; 0x73
 804da22:	f000 809d 	beq.w	804db60 <_printf_i+0x1a4>
 804da26:	d808      	bhi.n	804da3a <_printf_i+0x7e>
 804da28:	296f      	cmp	r1, #111	; 0x6f
 804da2a:	d020      	beq.n	804da6e <_printf_i+0xb2>
 804da2c:	2970      	cmp	r1, #112	; 0x70
 804da2e:	d1dd      	bne.n	804d9ec <_printf_i+0x30>
 804da30:	6823      	ldr	r3, [r4, #0]
 804da32:	f043 0320 	orr.w	r3, r3, #32
 804da36:	6023      	str	r3, [r4, #0]
 804da38:	e003      	b.n	804da42 <_printf_i+0x86>
 804da3a:	2975      	cmp	r1, #117	; 0x75
 804da3c:	d017      	beq.n	804da6e <_printf_i+0xb2>
 804da3e:	2978      	cmp	r1, #120	; 0x78
 804da40:	d1d4      	bne.n	804d9ec <_printf_i+0x30>
 804da42:	2378      	movs	r3, #120	; 0x78
 804da44:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 804da48:	4864      	ldr	r0, [pc, #400]	; (804dbdc <_printf_i+0x220>)
 804da4a:	e055      	b.n	804daf8 <_printf_i+0x13c>
 804da4c:	6813      	ldr	r3, [r2, #0]
 804da4e:	1d19      	adds	r1, r3, #4
 804da50:	681b      	ldr	r3, [r3, #0]
 804da52:	6011      	str	r1, [r2, #0]
 804da54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 804da58:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 804da5c:	2301      	movs	r3, #1
 804da5e:	e08c      	b.n	804db7a <_printf_i+0x1be>
 804da60:	681b      	ldr	r3, [r3, #0]
 804da62:	6011      	str	r1, [r2, #0]
 804da64:	f010 0f40 	tst.w	r0, #64	; 0x40
 804da68:	bf18      	it	ne
 804da6a:	b21b      	sxthne	r3, r3
 804da6c:	e7cf      	b.n	804da0e <_printf_i+0x52>
 804da6e:	6813      	ldr	r3, [r2, #0]
 804da70:	6825      	ldr	r5, [r4, #0]
 804da72:	1d18      	adds	r0, r3, #4
 804da74:	6010      	str	r0, [r2, #0]
 804da76:	0628      	lsls	r0, r5, #24
 804da78:	d501      	bpl.n	804da7e <_printf_i+0xc2>
 804da7a:	681b      	ldr	r3, [r3, #0]
 804da7c:	e002      	b.n	804da84 <_printf_i+0xc8>
 804da7e:	0668      	lsls	r0, r5, #25
 804da80:	d5fb      	bpl.n	804da7a <_printf_i+0xbe>
 804da82:	881b      	ldrh	r3, [r3, #0]
 804da84:	4854      	ldr	r0, [pc, #336]	; (804dbd8 <_printf_i+0x21c>)
 804da86:	296f      	cmp	r1, #111	; 0x6f
 804da88:	bf14      	ite	ne
 804da8a:	220a      	movne	r2, #10
 804da8c:	2208      	moveq	r2, #8
 804da8e:	2100      	movs	r1, #0
 804da90:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 804da94:	6865      	ldr	r5, [r4, #4]
 804da96:	60a5      	str	r5, [r4, #8]
 804da98:	2d00      	cmp	r5, #0
 804da9a:	f2c0 8095 	blt.w	804dbc8 <_printf_i+0x20c>
 804da9e:	6821      	ldr	r1, [r4, #0]
 804daa0:	f021 0104 	bic.w	r1, r1, #4
 804daa4:	6021      	str	r1, [r4, #0]
 804daa6:	2b00      	cmp	r3, #0
 804daa8:	d13d      	bne.n	804db26 <_printf_i+0x16a>
 804daaa:	2d00      	cmp	r5, #0
 804daac:	f040 808e 	bne.w	804dbcc <_printf_i+0x210>
 804dab0:	4665      	mov	r5, ip
 804dab2:	2a08      	cmp	r2, #8
 804dab4:	d10b      	bne.n	804dace <_printf_i+0x112>
 804dab6:	6823      	ldr	r3, [r4, #0]
 804dab8:	07db      	lsls	r3, r3, #31
 804daba:	d508      	bpl.n	804dace <_printf_i+0x112>
 804dabc:	6923      	ldr	r3, [r4, #16]
 804dabe:	6862      	ldr	r2, [r4, #4]
 804dac0:	429a      	cmp	r2, r3
 804dac2:	bfde      	ittt	le
 804dac4:	2330      	movle	r3, #48	; 0x30
 804dac6:	f805 3c01 	strble.w	r3, [r5, #-1]
 804daca:	f105 35ff 	addle.w	r5, r5, #4294967295
 804dace:	ebac 0305 	sub.w	r3, ip, r5
 804dad2:	6123      	str	r3, [r4, #16]
 804dad4:	f8cd 8000 	str.w	r8, [sp]
 804dad8:	463b      	mov	r3, r7
 804dada:	aa03      	add	r2, sp, #12
 804dadc:	4621      	mov	r1, r4
 804dade:	4630      	mov	r0, r6
 804dae0:	f7ff fef6 	bl	804d8d0 <_printf_common>
 804dae4:	3001      	adds	r0, #1
 804dae6:	d14d      	bne.n	804db84 <_printf_i+0x1c8>
 804dae8:	f04f 30ff 	mov.w	r0, #4294967295
 804daec:	b005      	add	sp, #20
 804daee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 804daf2:	4839      	ldr	r0, [pc, #228]	; (804dbd8 <_printf_i+0x21c>)
 804daf4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 804daf8:	6813      	ldr	r3, [r2, #0]
 804dafa:	6821      	ldr	r1, [r4, #0]
 804dafc:	1d1d      	adds	r5, r3, #4
 804dafe:	681b      	ldr	r3, [r3, #0]
 804db00:	6015      	str	r5, [r2, #0]
 804db02:	060a      	lsls	r2, r1, #24
 804db04:	d50b      	bpl.n	804db1e <_printf_i+0x162>
 804db06:	07ca      	lsls	r2, r1, #31
 804db08:	bf44      	itt	mi
 804db0a:	f041 0120 	orrmi.w	r1, r1, #32
 804db0e:	6021      	strmi	r1, [r4, #0]
 804db10:	b91b      	cbnz	r3, 804db1a <_printf_i+0x15e>
 804db12:	6822      	ldr	r2, [r4, #0]
 804db14:	f022 0220 	bic.w	r2, r2, #32
 804db18:	6022      	str	r2, [r4, #0]
 804db1a:	2210      	movs	r2, #16
 804db1c:	e7b7      	b.n	804da8e <_printf_i+0xd2>
 804db1e:	064d      	lsls	r5, r1, #25
 804db20:	bf48      	it	mi
 804db22:	b29b      	uxthmi	r3, r3
 804db24:	e7ef      	b.n	804db06 <_printf_i+0x14a>
 804db26:	4665      	mov	r5, ip
 804db28:	fbb3 f1f2 	udiv	r1, r3, r2
 804db2c:	fb02 3311 	mls	r3, r2, r1, r3
 804db30:	5cc3      	ldrb	r3, [r0, r3]
 804db32:	f805 3d01 	strb.w	r3, [r5, #-1]!
 804db36:	460b      	mov	r3, r1
 804db38:	2900      	cmp	r1, #0
 804db3a:	d1f5      	bne.n	804db28 <_printf_i+0x16c>
 804db3c:	e7b9      	b.n	804dab2 <_printf_i+0xf6>
 804db3e:	6813      	ldr	r3, [r2, #0]
 804db40:	6825      	ldr	r5, [r4, #0]
 804db42:	6961      	ldr	r1, [r4, #20]
 804db44:	1d18      	adds	r0, r3, #4
 804db46:	6010      	str	r0, [r2, #0]
 804db48:	0628      	lsls	r0, r5, #24
 804db4a:	681b      	ldr	r3, [r3, #0]
 804db4c:	d501      	bpl.n	804db52 <_printf_i+0x196>
 804db4e:	6019      	str	r1, [r3, #0]
 804db50:	e002      	b.n	804db58 <_printf_i+0x19c>
 804db52:	066a      	lsls	r2, r5, #25
 804db54:	d5fb      	bpl.n	804db4e <_printf_i+0x192>
 804db56:	8019      	strh	r1, [r3, #0]
 804db58:	2300      	movs	r3, #0
 804db5a:	6123      	str	r3, [r4, #16]
 804db5c:	4665      	mov	r5, ip
 804db5e:	e7b9      	b.n	804dad4 <_printf_i+0x118>
 804db60:	6813      	ldr	r3, [r2, #0]
 804db62:	1d19      	adds	r1, r3, #4
 804db64:	6011      	str	r1, [r2, #0]
 804db66:	681d      	ldr	r5, [r3, #0]
 804db68:	6862      	ldr	r2, [r4, #4]
 804db6a:	2100      	movs	r1, #0
 804db6c:	4628      	mov	r0, r5
 804db6e:	f7f2 fc67 	bl	8040440 <memchr>
 804db72:	b108      	cbz	r0, 804db78 <_printf_i+0x1bc>
 804db74:	1b40      	subs	r0, r0, r5
 804db76:	6060      	str	r0, [r4, #4]
 804db78:	6863      	ldr	r3, [r4, #4]
 804db7a:	6123      	str	r3, [r4, #16]
 804db7c:	2300      	movs	r3, #0
 804db7e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 804db82:	e7a7      	b.n	804dad4 <_printf_i+0x118>
 804db84:	6923      	ldr	r3, [r4, #16]
 804db86:	462a      	mov	r2, r5
 804db88:	4639      	mov	r1, r7
 804db8a:	4630      	mov	r0, r6
 804db8c:	47c0      	blx	r8
 804db8e:	3001      	adds	r0, #1
 804db90:	d0aa      	beq.n	804dae8 <_printf_i+0x12c>
 804db92:	6823      	ldr	r3, [r4, #0]
 804db94:	079b      	lsls	r3, r3, #30
 804db96:	d413      	bmi.n	804dbc0 <_printf_i+0x204>
 804db98:	68e0      	ldr	r0, [r4, #12]
 804db9a:	9b03      	ldr	r3, [sp, #12]
 804db9c:	4298      	cmp	r0, r3
 804db9e:	bfb8      	it	lt
 804dba0:	4618      	movlt	r0, r3
 804dba2:	e7a3      	b.n	804daec <_printf_i+0x130>
 804dba4:	2301      	movs	r3, #1
 804dba6:	464a      	mov	r2, r9
 804dba8:	4639      	mov	r1, r7
 804dbaa:	4630      	mov	r0, r6
 804dbac:	47c0      	blx	r8
 804dbae:	3001      	adds	r0, #1
 804dbb0:	d09a      	beq.n	804dae8 <_printf_i+0x12c>
 804dbb2:	3501      	adds	r5, #1
 804dbb4:	68e3      	ldr	r3, [r4, #12]
 804dbb6:	9a03      	ldr	r2, [sp, #12]
 804dbb8:	1a9b      	subs	r3, r3, r2
 804dbba:	42ab      	cmp	r3, r5
 804dbbc:	dcf2      	bgt.n	804dba4 <_printf_i+0x1e8>
 804dbbe:	e7eb      	b.n	804db98 <_printf_i+0x1dc>
 804dbc0:	2500      	movs	r5, #0
 804dbc2:	f104 0919 	add.w	r9, r4, #25
 804dbc6:	e7f5      	b.n	804dbb4 <_printf_i+0x1f8>
 804dbc8:	2b00      	cmp	r3, #0
 804dbca:	d1ac      	bne.n	804db26 <_printf_i+0x16a>
 804dbcc:	7803      	ldrb	r3, [r0, #0]
 804dbce:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 804dbd2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 804dbd6:	e76c      	b.n	804dab2 <_printf_i+0xf6>
 804dbd8:	0804ee15 	.word	0x0804ee15
 804dbdc:	0804ee26 	.word	0x0804ee26

0804dbe0 <_sbrk_r>:
 804dbe0:	b538      	push	{r3, r4, r5, lr}
 804dbe2:	4c06      	ldr	r4, [pc, #24]	; (804dbfc <_sbrk_r+0x1c>)
 804dbe4:	2300      	movs	r3, #0
 804dbe6:	4605      	mov	r5, r0
 804dbe8:	4608      	mov	r0, r1
 804dbea:	6023      	str	r3, [r4, #0]
 804dbec:	f000 fa76 	bl	804e0dc <_sbrk>
 804dbf0:	1c43      	adds	r3, r0, #1
 804dbf2:	d102      	bne.n	804dbfa <_sbrk_r+0x1a>
 804dbf4:	6823      	ldr	r3, [r4, #0]
 804dbf6:	b103      	cbz	r3, 804dbfa <_sbrk_r+0x1a>
 804dbf8:	602b      	str	r3, [r5, #0]
 804dbfa:	bd38      	pop	{r3, r4, r5, pc}
 804dbfc:	2000c388 	.word	0x2000c388

0804dc00 <__sread>:
 804dc00:	b510      	push	{r4, lr}
 804dc02:	460c      	mov	r4, r1
 804dc04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 804dc08:	f000 f8d6 	bl	804ddb8 <_read_r>
 804dc0c:	2800      	cmp	r0, #0
 804dc0e:	bfab      	itete	ge
 804dc10:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 804dc12:	89a3      	ldrhlt	r3, [r4, #12]
 804dc14:	181b      	addge	r3, r3, r0
 804dc16:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 804dc1a:	bfac      	ite	ge
 804dc1c:	6563      	strge	r3, [r4, #84]	; 0x54
 804dc1e:	81a3      	strhlt	r3, [r4, #12]
 804dc20:	bd10      	pop	{r4, pc}

0804dc22 <__swrite>:
 804dc22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 804dc26:	461f      	mov	r7, r3
 804dc28:	898b      	ldrh	r3, [r1, #12]
 804dc2a:	05db      	lsls	r3, r3, #23
 804dc2c:	4605      	mov	r5, r0
 804dc2e:	460c      	mov	r4, r1
 804dc30:	4616      	mov	r6, r2
 804dc32:	d505      	bpl.n	804dc40 <__swrite+0x1e>
 804dc34:	2302      	movs	r3, #2
 804dc36:	2200      	movs	r2, #0
 804dc38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 804dc3c:	f000 f868 	bl	804dd10 <_lseek_r>
 804dc40:	89a3      	ldrh	r3, [r4, #12]
 804dc42:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 804dc46:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 804dc4a:	81a3      	strh	r3, [r4, #12]
 804dc4c:	4632      	mov	r2, r6
 804dc4e:	463b      	mov	r3, r7
 804dc50:	4628      	mov	r0, r5
 804dc52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 804dc56:	f000 b817 	b.w	804dc88 <_write_r>

0804dc5a <__sseek>:
 804dc5a:	b510      	push	{r4, lr}
 804dc5c:	460c      	mov	r4, r1
 804dc5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 804dc62:	f000 f855 	bl	804dd10 <_lseek_r>
 804dc66:	1c43      	adds	r3, r0, #1
 804dc68:	89a3      	ldrh	r3, [r4, #12]
 804dc6a:	bf15      	itete	ne
 804dc6c:	6560      	strne	r0, [r4, #84]	; 0x54
 804dc6e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 804dc72:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 804dc76:	81a3      	strheq	r3, [r4, #12]
 804dc78:	bf18      	it	ne
 804dc7a:	81a3      	strhne	r3, [r4, #12]
 804dc7c:	bd10      	pop	{r4, pc}

0804dc7e <__sclose>:
 804dc7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 804dc82:	f000 b813 	b.w	804dcac <_close_r>
	...

0804dc88 <_write_r>:
 804dc88:	b538      	push	{r3, r4, r5, lr}
 804dc8a:	4c07      	ldr	r4, [pc, #28]	; (804dca8 <_write_r+0x20>)
 804dc8c:	4605      	mov	r5, r0
 804dc8e:	4608      	mov	r0, r1
 804dc90:	4611      	mov	r1, r2
 804dc92:	2200      	movs	r2, #0
 804dc94:	6022      	str	r2, [r4, #0]
 804dc96:	461a      	mov	r2, r3
 804dc98:	f000 fa2e 	bl	804e0f8 <_write>
 804dc9c:	1c43      	adds	r3, r0, #1
 804dc9e:	d102      	bne.n	804dca6 <_write_r+0x1e>
 804dca0:	6823      	ldr	r3, [r4, #0]
 804dca2:	b103      	cbz	r3, 804dca6 <_write_r+0x1e>
 804dca4:	602b      	str	r3, [r5, #0]
 804dca6:	bd38      	pop	{r3, r4, r5, pc}
 804dca8:	2000c388 	.word	0x2000c388

0804dcac <_close_r>:
 804dcac:	b538      	push	{r3, r4, r5, lr}
 804dcae:	4c06      	ldr	r4, [pc, #24]	; (804dcc8 <_close_r+0x1c>)
 804dcb0:	2300      	movs	r3, #0
 804dcb2:	4605      	mov	r5, r0
 804dcb4:	4608      	mov	r0, r1
 804dcb6:	6023      	str	r3, [r4, #0]
 804dcb8:	f000 f9e8 	bl	804e08c <_close>
 804dcbc:	1c43      	adds	r3, r0, #1
 804dcbe:	d102      	bne.n	804dcc6 <_close_r+0x1a>
 804dcc0:	6823      	ldr	r3, [r4, #0]
 804dcc2:	b103      	cbz	r3, 804dcc6 <_close_r+0x1a>
 804dcc4:	602b      	str	r3, [r5, #0]
 804dcc6:	bd38      	pop	{r3, r4, r5, pc}
 804dcc8:	2000c388 	.word	0x2000c388

0804dccc <_fstat_r>:
 804dccc:	b538      	push	{r3, r4, r5, lr}
 804dcce:	4c07      	ldr	r4, [pc, #28]	; (804dcec <_fstat_r+0x20>)
 804dcd0:	2300      	movs	r3, #0
 804dcd2:	4605      	mov	r5, r0
 804dcd4:	4608      	mov	r0, r1
 804dcd6:	4611      	mov	r1, r2
 804dcd8:	6023      	str	r3, [r4, #0]
 804dcda:	f000 f9df 	bl	804e09c <_fstat>
 804dcde:	1c43      	adds	r3, r0, #1
 804dce0:	d102      	bne.n	804dce8 <_fstat_r+0x1c>
 804dce2:	6823      	ldr	r3, [r4, #0]
 804dce4:	b103      	cbz	r3, 804dce8 <_fstat_r+0x1c>
 804dce6:	602b      	str	r3, [r5, #0]
 804dce8:	bd38      	pop	{r3, r4, r5, pc}
 804dcea:	bf00      	nop
 804dcec:	2000c388 	.word	0x2000c388

0804dcf0 <_isatty_r>:
 804dcf0:	b538      	push	{r3, r4, r5, lr}
 804dcf2:	4c06      	ldr	r4, [pc, #24]	; (804dd0c <_isatty_r+0x1c>)
 804dcf4:	2300      	movs	r3, #0
 804dcf6:	4605      	mov	r5, r0
 804dcf8:	4608      	mov	r0, r1
 804dcfa:	6023      	str	r3, [r4, #0]
 804dcfc:	f000 f9d6 	bl	804e0ac <_isatty>
 804dd00:	1c43      	adds	r3, r0, #1
 804dd02:	d102      	bne.n	804dd0a <_isatty_r+0x1a>
 804dd04:	6823      	ldr	r3, [r4, #0]
 804dd06:	b103      	cbz	r3, 804dd0a <_isatty_r+0x1a>
 804dd08:	602b      	str	r3, [r5, #0]
 804dd0a:	bd38      	pop	{r3, r4, r5, pc}
 804dd0c:	2000c388 	.word	0x2000c388

0804dd10 <_lseek_r>:
 804dd10:	b538      	push	{r3, r4, r5, lr}
 804dd12:	4c07      	ldr	r4, [pc, #28]	; (804dd30 <_lseek_r+0x20>)
 804dd14:	4605      	mov	r5, r0
 804dd16:	4608      	mov	r0, r1
 804dd18:	4611      	mov	r1, r2
 804dd1a:	2200      	movs	r2, #0
 804dd1c:	6022      	str	r2, [r4, #0]
 804dd1e:	461a      	mov	r2, r3
 804dd20:	f000 f9cc 	bl	804e0bc <_lseek>
 804dd24:	1c43      	adds	r3, r0, #1
 804dd26:	d102      	bne.n	804dd2e <_lseek_r+0x1e>
 804dd28:	6823      	ldr	r3, [r4, #0]
 804dd2a:	b103      	cbz	r3, 804dd2e <_lseek_r+0x1e>
 804dd2c:	602b      	str	r3, [r5, #0]
 804dd2e:	bd38      	pop	{r3, r4, r5, pc}
 804dd30:	2000c388 	.word	0x2000c388

0804dd34 <memmove>:
 804dd34:	4288      	cmp	r0, r1
 804dd36:	b510      	push	{r4, lr}
 804dd38:	eb01 0302 	add.w	r3, r1, r2
 804dd3c:	d807      	bhi.n	804dd4e <memmove+0x1a>
 804dd3e:	1e42      	subs	r2, r0, #1
 804dd40:	4299      	cmp	r1, r3
 804dd42:	d00a      	beq.n	804dd5a <memmove+0x26>
 804dd44:	f811 4b01 	ldrb.w	r4, [r1], #1
 804dd48:	f802 4f01 	strb.w	r4, [r2, #1]!
 804dd4c:	e7f8      	b.n	804dd40 <memmove+0xc>
 804dd4e:	4283      	cmp	r3, r0
 804dd50:	d9f5      	bls.n	804dd3e <memmove+0xa>
 804dd52:	1881      	adds	r1, r0, r2
 804dd54:	1ad2      	subs	r2, r2, r3
 804dd56:	42d3      	cmn	r3, r2
 804dd58:	d100      	bne.n	804dd5c <memmove+0x28>
 804dd5a:	bd10      	pop	{r4, pc}
 804dd5c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 804dd60:	f801 4d01 	strb.w	r4, [r1, #-1]!
 804dd64:	e7f7      	b.n	804dd56 <memmove+0x22>

0804dd66 <__malloc_lock>:
 804dd66:	4770      	bx	lr

0804dd68 <__malloc_unlock>:
 804dd68:	4770      	bx	lr

0804dd6a <_realloc_r>:
 804dd6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804dd6c:	4607      	mov	r7, r0
 804dd6e:	4614      	mov	r4, r2
 804dd70:	460e      	mov	r6, r1
 804dd72:	b921      	cbnz	r1, 804dd7e <_realloc_r+0x14>
 804dd74:	4611      	mov	r1, r2
 804dd76:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 804dd7a:	f7ff babd 	b.w	804d2f8 <_malloc_r>
 804dd7e:	b922      	cbnz	r2, 804dd8a <_realloc_r+0x20>
 804dd80:	f7ff fa6c 	bl	804d25c <_free_r>
 804dd84:	4625      	mov	r5, r4
 804dd86:	4628      	mov	r0, r5
 804dd88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 804dd8a:	f000 f827 	bl	804dddc <_malloc_usable_size_r>
 804dd8e:	42a0      	cmp	r0, r4
 804dd90:	d20f      	bcs.n	804ddb2 <_realloc_r+0x48>
 804dd92:	4621      	mov	r1, r4
 804dd94:	4638      	mov	r0, r7
 804dd96:	f7ff faaf 	bl	804d2f8 <_malloc_r>
 804dd9a:	4605      	mov	r5, r0
 804dd9c:	2800      	cmp	r0, #0
 804dd9e:	d0f2      	beq.n	804dd86 <_realloc_r+0x1c>
 804dda0:	4631      	mov	r1, r6
 804dda2:	4622      	mov	r2, r4
 804dda4:	f7fe fe3d 	bl	804ca22 <memcpy>
 804dda8:	4631      	mov	r1, r6
 804ddaa:	4638      	mov	r0, r7
 804ddac:	f7ff fa56 	bl	804d25c <_free_r>
 804ddb0:	e7e9      	b.n	804dd86 <_realloc_r+0x1c>
 804ddb2:	4635      	mov	r5, r6
 804ddb4:	e7e7      	b.n	804dd86 <_realloc_r+0x1c>
	...

0804ddb8 <_read_r>:
 804ddb8:	b538      	push	{r3, r4, r5, lr}
 804ddba:	4c07      	ldr	r4, [pc, #28]	; (804ddd8 <_read_r+0x20>)
 804ddbc:	4605      	mov	r5, r0
 804ddbe:	4608      	mov	r0, r1
 804ddc0:	4611      	mov	r1, r2
 804ddc2:	2200      	movs	r2, #0
 804ddc4:	6022      	str	r2, [r4, #0]
 804ddc6:	461a      	mov	r2, r3
 804ddc8:	f000 f980 	bl	804e0cc <_read>
 804ddcc:	1c43      	adds	r3, r0, #1
 804ddce:	d102      	bne.n	804ddd6 <_read_r+0x1e>
 804ddd0:	6823      	ldr	r3, [r4, #0]
 804ddd2:	b103      	cbz	r3, 804ddd6 <_read_r+0x1e>
 804ddd4:	602b      	str	r3, [r5, #0]
 804ddd6:	bd38      	pop	{r3, r4, r5, pc}
 804ddd8:	2000c388 	.word	0x2000c388

0804dddc <_malloc_usable_size_r>:
 804dddc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 804dde0:	1f18      	subs	r0, r3, #4
 804dde2:	2b00      	cmp	r3, #0
 804dde4:	bfbc      	itt	lt
 804dde6:	580b      	ldrlt	r3, [r1, r0]
 804dde8:	18c0      	addlt	r0, r0, r3
 804ddea:	4770      	bx	lr
 804ddec:	0000      	movs	r0, r0
	...

0804ddf0 <ceil>:
 804ddf0:	ec51 0b10 	vmov	r0, r1, d0
 804ddf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 804ddf8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 804ddfc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 804de00:	2e13      	cmp	r6, #19
 804de02:	460c      	mov	r4, r1
 804de04:	ee10 5a10 	vmov	r5, s0
 804de08:	4680      	mov	r8, r0
 804de0a:	dc30      	bgt.n	804de6e <ceil+0x7e>
 804de0c:	2e00      	cmp	r6, #0
 804de0e:	da12      	bge.n	804de36 <ceil+0x46>
 804de10:	a333      	add	r3, pc, #204	; (adr r3, 804dee0 <ceil+0xf0>)
 804de12:	e9d3 2300 	ldrd	r2, r3, [r3]
 804de16:	f7f2 fb69 	bl	80404ec <__adddf3>
 804de1a:	2200      	movs	r2, #0
 804de1c:	2300      	movs	r3, #0
 804de1e:	f7f2 ffab 	bl	8040d78 <__aeabi_dcmpgt>
 804de22:	b128      	cbz	r0, 804de30 <ceil+0x40>
 804de24:	2c00      	cmp	r4, #0
 804de26:	db55      	blt.n	804ded4 <ceil+0xe4>
 804de28:	432c      	orrs	r4, r5
 804de2a:	d057      	beq.n	804dedc <ceil+0xec>
 804de2c:	4c2e      	ldr	r4, [pc, #184]	; (804dee8 <ceil+0xf8>)
 804de2e:	2500      	movs	r5, #0
 804de30:	4621      	mov	r1, r4
 804de32:	4628      	mov	r0, r5
 804de34:	e025      	b.n	804de82 <ceil+0x92>
 804de36:	4f2d      	ldr	r7, [pc, #180]	; (804deec <ceil+0xfc>)
 804de38:	4137      	asrs	r7, r6
 804de3a:	ea01 0307 	and.w	r3, r1, r7
 804de3e:	4303      	orrs	r3, r0
 804de40:	d01f      	beq.n	804de82 <ceil+0x92>
 804de42:	a327      	add	r3, pc, #156	; (adr r3, 804dee0 <ceil+0xf0>)
 804de44:	e9d3 2300 	ldrd	r2, r3, [r3]
 804de48:	f7f2 fb50 	bl	80404ec <__adddf3>
 804de4c:	2200      	movs	r2, #0
 804de4e:	2300      	movs	r3, #0
 804de50:	f7f2 ff92 	bl	8040d78 <__aeabi_dcmpgt>
 804de54:	2800      	cmp	r0, #0
 804de56:	d0eb      	beq.n	804de30 <ceil+0x40>
 804de58:	2c00      	cmp	r4, #0
 804de5a:	bfc2      	ittt	gt
 804de5c:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 804de60:	fa43 f606 	asrgt.w	r6, r3, r6
 804de64:	19a4      	addgt	r4, r4, r6
 804de66:	ea24 0407 	bic.w	r4, r4, r7
 804de6a:	2500      	movs	r5, #0
 804de6c:	e7e0      	b.n	804de30 <ceil+0x40>
 804de6e:	2e33      	cmp	r6, #51	; 0x33
 804de70:	dd0b      	ble.n	804de8a <ceil+0x9a>
 804de72:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 804de76:	d104      	bne.n	804de82 <ceil+0x92>
 804de78:	ee10 2a10 	vmov	r2, s0
 804de7c:	460b      	mov	r3, r1
 804de7e:	f7f2 fb35 	bl	80404ec <__adddf3>
 804de82:	ec41 0b10 	vmov	d0, r0, r1
 804de86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 804de8a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 804de8e:	f04f 33ff 	mov.w	r3, #4294967295
 804de92:	fa23 f707 	lsr.w	r7, r3, r7
 804de96:	4207      	tst	r7, r0
 804de98:	d0f3      	beq.n	804de82 <ceil+0x92>
 804de9a:	a311      	add	r3, pc, #68	; (adr r3, 804dee0 <ceil+0xf0>)
 804de9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 804dea0:	f7f2 fb24 	bl	80404ec <__adddf3>
 804dea4:	2200      	movs	r2, #0
 804dea6:	2300      	movs	r3, #0
 804dea8:	f7f2 ff66 	bl	8040d78 <__aeabi_dcmpgt>
 804deac:	2800      	cmp	r0, #0
 804deae:	d0bf      	beq.n	804de30 <ceil+0x40>
 804deb0:	2c00      	cmp	r4, #0
 804deb2:	dd02      	ble.n	804deba <ceil+0xca>
 804deb4:	2e14      	cmp	r6, #20
 804deb6:	d103      	bne.n	804dec0 <ceil+0xd0>
 804deb8:	3401      	adds	r4, #1
 804deba:	ea25 0507 	bic.w	r5, r5, r7
 804debe:	e7b7      	b.n	804de30 <ceil+0x40>
 804dec0:	2301      	movs	r3, #1
 804dec2:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 804dec6:	fa03 f606 	lsl.w	r6, r3, r6
 804deca:	4435      	add	r5, r6
 804decc:	4545      	cmp	r5, r8
 804dece:	bf38      	it	cc
 804ded0:	18e4      	addcc	r4, r4, r3
 804ded2:	e7f2      	b.n	804deba <ceil+0xca>
 804ded4:	2500      	movs	r5, #0
 804ded6:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 804deda:	e7a9      	b.n	804de30 <ceil+0x40>
 804dedc:	4625      	mov	r5, r4
 804dede:	e7a7      	b.n	804de30 <ceil+0x40>
 804dee0:	8800759c 	.word	0x8800759c
 804dee4:	7e37e43c 	.word	0x7e37e43c
 804dee8:	3ff00000 	.word	0x3ff00000
 804deec:	000fffff 	.word	0x000fffff

0804def0 <floor>:
 804def0:	ec51 0b10 	vmov	r0, r1, d0
 804def4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 804def8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 804defc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 804df00:	2e13      	cmp	r6, #19
 804df02:	460c      	mov	r4, r1
 804df04:	ee10 5a10 	vmov	r5, s0
 804df08:	4680      	mov	r8, r0
 804df0a:	dc34      	bgt.n	804df76 <floor+0x86>
 804df0c:	2e00      	cmp	r6, #0
 804df0e:	da16      	bge.n	804df3e <floor+0x4e>
 804df10:	a335      	add	r3, pc, #212	; (adr r3, 804dfe8 <floor+0xf8>)
 804df12:	e9d3 2300 	ldrd	r2, r3, [r3]
 804df16:	f7f2 fae9 	bl	80404ec <__adddf3>
 804df1a:	2200      	movs	r2, #0
 804df1c:	2300      	movs	r3, #0
 804df1e:	f7f2 ff2b 	bl	8040d78 <__aeabi_dcmpgt>
 804df22:	b148      	cbz	r0, 804df38 <floor+0x48>
 804df24:	2c00      	cmp	r4, #0
 804df26:	da59      	bge.n	804dfdc <floor+0xec>
 804df28:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 804df2c:	4a30      	ldr	r2, [pc, #192]	; (804dff0 <floor+0x100>)
 804df2e:	432b      	orrs	r3, r5
 804df30:	2500      	movs	r5, #0
 804df32:	42ab      	cmp	r3, r5
 804df34:	bf18      	it	ne
 804df36:	4614      	movne	r4, r2
 804df38:	4621      	mov	r1, r4
 804df3a:	4628      	mov	r0, r5
 804df3c:	e025      	b.n	804df8a <floor+0x9a>
 804df3e:	4f2d      	ldr	r7, [pc, #180]	; (804dff4 <floor+0x104>)
 804df40:	4137      	asrs	r7, r6
 804df42:	ea01 0307 	and.w	r3, r1, r7
 804df46:	4303      	orrs	r3, r0
 804df48:	d01f      	beq.n	804df8a <floor+0x9a>
 804df4a:	a327      	add	r3, pc, #156	; (adr r3, 804dfe8 <floor+0xf8>)
 804df4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 804df50:	f7f2 facc 	bl	80404ec <__adddf3>
 804df54:	2200      	movs	r2, #0
 804df56:	2300      	movs	r3, #0
 804df58:	f7f2 ff0e 	bl	8040d78 <__aeabi_dcmpgt>
 804df5c:	2800      	cmp	r0, #0
 804df5e:	d0eb      	beq.n	804df38 <floor+0x48>
 804df60:	2c00      	cmp	r4, #0
 804df62:	bfbe      	ittt	lt
 804df64:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 804df68:	fa43 f606 	asrlt.w	r6, r3, r6
 804df6c:	19a4      	addlt	r4, r4, r6
 804df6e:	ea24 0407 	bic.w	r4, r4, r7
 804df72:	2500      	movs	r5, #0
 804df74:	e7e0      	b.n	804df38 <floor+0x48>
 804df76:	2e33      	cmp	r6, #51	; 0x33
 804df78:	dd0b      	ble.n	804df92 <floor+0xa2>
 804df7a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 804df7e:	d104      	bne.n	804df8a <floor+0x9a>
 804df80:	ee10 2a10 	vmov	r2, s0
 804df84:	460b      	mov	r3, r1
 804df86:	f7f2 fab1 	bl	80404ec <__adddf3>
 804df8a:	ec41 0b10 	vmov	d0, r0, r1
 804df8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 804df92:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 804df96:	f04f 33ff 	mov.w	r3, #4294967295
 804df9a:	fa23 f707 	lsr.w	r7, r3, r7
 804df9e:	4207      	tst	r7, r0
 804dfa0:	d0f3      	beq.n	804df8a <floor+0x9a>
 804dfa2:	a311      	add	r3, pc, #68	; (adr r3, 804dfe8 <floor+0xf8>)
 804dfa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 804dfa8:	f7f2 faa0 	bl	80404ec <__adddf3>
 804dfac:	2200      	movs	r2, #0
 804dfae:	2300      	movs	r3, #0
 804dfb0:	f7f2 fee2 	bl	8040d78 <__aeabi_dcmpgt>
 804dfb4:	2800      	cmp	r0, #0
 804dfb6:	d0bf      	beq.n	804df38 <floor+0x48>
 804dfb8:	2c00      	cmp	r4, #0
 804dfba:	da02      	bge.n	804dfc2 <floor+0xd2>
 804dfbc:	2e14      	cmp	r6, #20
 804dfbe:	d103      	bne.n	804dfc8 <floor+0xd8>
 804dfc0:	3401      	adds	r4, #1
 804dfc2:	ea25 0507 	bic.w	r5, r5, r7
 804dfc6:	e7b7      	b.n	804df38 <floor+0x48>
 804dfc8:	2301      	movs	r3, #1
 804dfca:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 804dfce:	fa03 f606 	lsl.w	r6, r3, r6
 804dfd2:	4435      	add	r5, r6
 804dfd4:	4545      	cmp	r5, r8
 804dfd6:	bf38      	it	cc
 804dfd8:	18e4      	addcc	r4, r4, r3
 804dfda:	e7f2      	b.n	804dfc2 <floor+0xd2>
 804dfdc:	2500      	movs	r5, #0
 804dfde:	462c      	mov	r4, r5
 804dfe0:	e7aa      	b.n	804df38 <floor+0x48>
 804dfe2:	bf00      	nop
 804dfe4:	f3af 8000 	nop.w
 804dfe8:	8800759c 	.word	0x8800759c
 804dfec:	7e37e43c 	.word	0x7e37e43c
 804dff0:	bff00000 	.word	0xbff00000
 804dff4:	000fffff 	.word	0x000fffff

0804dff8 <round>:
 804dff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804dffa:	ec57 6b10 	vmov	r6, r7, d0
 804dffe:	f3c7 500a 	ubfx	r0, r7, #20, #11
 804e002:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 804e006:	2c13      	cmp	r4, #19
 804e008:	463b      	mov	r3, r7
 804e00a:	463d      	mov	r5, r7
 804e00c:	dc17      	bgt.n	804e03e <round+0x46>
 804e00e:	2c00      	cmp	r4, #0
 804e010:	da09      	bge.n	804e026 <round+0x2e>
 804e012:	3401      	adds	r4, #1
 804e014:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 804e018:	d103      	bne.n	804e022 <round+0x2a>
 804e01a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 804e01e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 804e022:	2100      	movs	r1, #0
 804e024:	e02c      	b.n	804e080 <round+0x88>
 804e026:	4a18      	ldr	r2, [pc, #96]	; (804e088 <round+0x90>)
 804e028:	4122      	asrs	r2, r4
 804e02a:	4217      	tst	r7, r2
 804e02c:	d100      	bne.n	804e030 <round+0x38>
 804e02e:	b19e      	cbz	r6, 804e058 <round+0x60>
 804e030:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 804e034:	4123      	asrs	r3, r4
 804e036:	442b      	add	r3, r5
 804e038:	ea23 0302 	bic.w	r3, r3, r2
 804e03c:	e7f1      	b.n	804e022 <round+0x2a>
 804e03e:	2c33      	cmp	r4, #51	; 0x33
 804e040:	dd0d      	ble.n	804e05e <round+0x66>
 804e042:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 804e046:	d107      	bne.n	804e058 <round+0x60>
 804e048:	4630      	mov	r0, r6
 804e04a:	4639      	mov	r1, r7
 804e04c:	ee10 2a10 	vmov	r2, s0
 804e050:	f7f2 fa4c 	bl	80404ec <__adddf3>
 804e054:	4606      	mov	r6, r0
 804e056:	460f      	mov	r7, r1
 804e058:	ec47 6b10 	vmov	d0, r6, r7
 804e05c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 804e05e:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 804e062:	f04f 30ff 	mov.w	r0, #4294967295
 804e066:	40d0      	lsrs	r0, r2
 804e068:	4206      	tst	r6, r0
 804e06a:	d0f5      	beq.n	804e058 <round+0x60>
 804e06c:	2201      	movs	r2, #1
 804e06e:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 804e072:	fa02 f404 	lsl.w	r4, r2, r4
 804e076:	1931      	adds	r1, r6, r4
 804e078:	bf28      	it	cs
 804e07a:	189b      	addcs	r3, r3, r2
 804e07c:	ea21 0100 	bic.w	r1, r1, r0
 804e080:	461f      	mov	r7, r3
 804e082:	460e      	mov	r6, r1
 804e084:	e7e8      	b.n	804e058 <round+0x60>
 804e086:	bf00      	nop
 804e088:	000fffff 	.word	0x000fffff

0804e08c <_close>:
 804e08c:	4b02      	ldr	r3, [pc, #8]	; (804e098 <_close+0xc>)
 804e08e:	2258      	movs	r2, #88	; 0x58
 804e090:	601a      	str	r2, [r3, #0]
 804e092:	f04f 30ff 	mov.w	r0, #4294967295
 804e096:	4770      	bx	lr
 804e098:	2000c388 	.word	0x2000c388

0804e09c <_fstat>:
 804e09c:	4b02      	ldr	r3, [pc, #8]	; (804e0a8 <_fstat+0xc>)
 804e09e:	2258      	movs	r2, #88	; 0x58
 804e0a0:	601a      	str	r2, [r3, #0]
 804e0a2:	f04f 30ff 	mov.w	r0, #4294967295
 804e0a6:	4770      	bx	lr
 804e0a8:	2000c388 	.word	0x2000c388

0804e0ac <_isatty>:
 804e0ac:	4b02      	ldr	r3, [pc, #8]	; (804e0b8 <_isatty+0xc>)
 804e0ae:	2258      	movs	r2, #88	; 0x58
 804e0b0:	601a      	str	r2, [r3, #0]
 804e0b2:	2000      	movs	r0, #0
 804e0b4:	4770      	bx	lr
 804e0b6:	bf00      	nop
 804e0b8:	2000c388 	.word	0x2000c388

0804e0bc <_lseek>:
 804e0bc:	4b02      	ldr	r3, [pc, #8]	; (804e0c8 <_lseek+0xc>)
 804e0be:	2258      	movs	r2, #88	; 0x58
 804e0c0:	601a      	str	r2, [r3, #0]
 804e0c2:	f04f 30ff 	mov.w	r0, #4294967295
 804e0c6:	4770      	bx	lr
 804e0c8:	2000c388 	.word	0x2000c388

0804e0cc <_read>:
 804e0cc:	4b02      	ldr	r3, [pc, #8]	; (804e0d8 <_read+0xc>)
 804e0ce:	2258      	movs	r2, #88	; 0x58
 804e0d0:	601a      	str	r2, [r3, #0]
 804e0d2:	f04f 30ff 	mov.w	r0, #4294967295
 804e0d6:	4770      	bx	lr
 804e0d8:	2000c388 	.word	0x2000c388

0804e0dc <_sbrk>:
 804e0dc:	4b04      	ldr	r3, [pc, #16]	; (804e0f0 <_sbrk+0x14>)
 804e0de:	6819      	ldr	r1, [r3, #0]
 804e0e0:	4602      	mov	r2, r0
 804e0e2:	b909      	cbnz	r1, 804e0e8 <_sbrk+0xc>
 804e0e4:	4903      	ldr	r1, [pc, #12]	; (804e0f4 <_sbrk+0x18>)
 804e0e6:	6019      	str	r1, [r3, #0]
 804e0e8:	6818      	ldr	r0, [r3, #0]
 804e0ea:	4402      	add	r2, r0
 804e0ec:	601a      	str	r2, [r3, #0]
 804e0ee:	4770      	bx	lr
 804e0f0:	20009b34 	.word	0x20009b34
 804e0f4:	2000c390 	.word	0x2000c390

0804e0f8 <_write>:
 804e0f8:	4b02      	ldr	r3, [pc, #8]	; (804e104 <_write+0xc>)
 804e0fa:	2258      	movs	r2, #88	; 0x58
 804e0fc:	601a      	str	r2, [r3, #0]
 804e0fe:	f04f 30ff 	mov.w	r0, #4294967295
 804e102:	4770      	bx	lr
 804e104:	2000c388 	.word	0x2000c388

0804e108 <_init>:
 804e108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804e10a:	bf00      	nop
 804e10c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 804e10e:	bc08      	pop	{r3}
 804e110:	469e      	mov	lr, r3
 804e112:	4770      	bx	lr

0804e114 <_fini>:
 804e114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804e116:	bf00      	nop
 804e118:	bcf8      	pop	{r3, r4, r5, r6, r7}
 804e11a:	bc08      	pop	{r3}
 804e11c:	469e      	mov	lr, r3
 804e11e:	4770      	bx	lr
