
---------- Begin Simulation Statistics ----------
final_tick                               5228438431600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 173908                       # Simulator instruction rate (inst/s)
host_mem_usage                               17025232                       # Number of bytes of host memory used
host_op_rate                                   181615                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.75                       # Real time elapsed on the host
host_tick_rate                              171561381                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000027                       # Number of instructions simulated
sim_ops                                       1044355                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000987                       # Number of seconds simulated
sim_ticks                                   986545200                       # Number of ticks simulated
system.cpu.Branches                                 6                       # Number of branches fetched
system.cpu.committedInsts                          25                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                   12                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  12                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            6                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  29                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 19                       # number of times the integer registers were written
system.cpu.num_load_insts                          10                       # Number of load instructions
system.cpu.num_mem_refs                            10                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        15     60.00%     60.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::MemRead                       10     40.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        30451                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69273                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            372141                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           375264                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1044330                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.466333                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.466333                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    3320                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        10652                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           217141                       # Number of branches executed
system.switch_cpus.iew.exec_nop                   474                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.645455                       # Inst execution rate
system.switch_cpus.iew.exec_refs               731028                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             172712                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          240702                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        591390                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            5                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       232080                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1895171                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        558316                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        17440                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1591910                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            503                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents          3005                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           9861                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          3558                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         5446                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         5206                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1746584                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1496373                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.541801                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            946301                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.606719                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1501249                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          2054552                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1120770                       # number of integer regfile writes
system.switch_cpus.ipc                       0.405460                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.405460                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        862476     53.59%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           24      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             3      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       568033     35.30%     88.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       178818     11.11%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1609354                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              670068                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.416358                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          204053     30.45%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              3      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         359041     53.58%     84.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        106971     15.96%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2279422                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      6386376                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1496373                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      2744965                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1894692                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1609354                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            5                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       850251                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        34586                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       668396                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      2463018                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.653407                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.106652                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1643110     66.71%     66.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       379277     15.40%     82.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       182861      7.42%     89.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       166726      6.77%     96.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        91043      3.70%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            1      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      2463018                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.652528                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads        43323                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        26611                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       591390                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       232080                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         3275071                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  2466338                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       103446                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          307                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       207194                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            307                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            6                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       403506                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           403512                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            6                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       403506                       # number of overall hits
system.cpu.dcache.overall_hits::total          403512                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       179796                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         179800                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       179796                       # number of overall misses
system.cpu.dcache.overall_misses::total        179800                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   5699426758                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5699426758                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   5699426758                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5699426758                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           10                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       583302                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       583312                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           10                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       583302                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       583312                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.400000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.308238                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.308240                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.400000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.308238                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.308240                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 31699.407985                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31698.702770                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 31699.407985                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31698.702770                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       335013                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       168797                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             34667                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1293                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.663744                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   130.546790                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       103445                       # number of writebacks
system.cpu.dcache.writebacks::total            103445                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        76099                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        76099                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        76099                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        76099                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       103697                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       103697                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       103697                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       103697                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2814003596                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2814003596                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2814003596                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2814003596                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.177776                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.177773                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.177776                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.177773                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 27136.788875                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27136.788875                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 27136.788875                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27136.788875                       # average overall mshr miss latency
system.cpu.dcache.replacements                 103445                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            6                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       310341                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          310347                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       164367                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        164371                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4669806400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4669806400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data           10                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       474708                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       474718                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.346249                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.346250                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 28410.851327                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28410.159943                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        63569                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        63569                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       100798                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       100798                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2598564800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2598564800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.212337                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.212332                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25779.924205                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25779.924205                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        93165                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          93165                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        15429                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15429                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1029620358                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1029620358                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       108594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       108594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.142080                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.142080                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 66732.799144                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66732.799144                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        12530                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        12530                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         2899                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2899                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    215438796                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    215438796                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.026696                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026696                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 74314.865816                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74314.865816                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 5228438431600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.230509                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              494336                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            103445                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.778733                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      5227451887600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.047679                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   255.182830                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000186                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.996808                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          249                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4770197                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4770197                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5228438431600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5228438431600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5228438431600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 5228438431600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5228438431600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           23                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       297477                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           297500                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           23                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       297477                       # number of overall hits
system.cpu.icache.overall_hits::total          297500                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           58                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             60                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           58                       # number of overall misses
system.cpu.icache.overall_misses::total            60                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3913199                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3913199                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3913199                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3913199                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       297535                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       297560                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       297535                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       297560                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.080000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000195                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000202                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.080000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000195                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000202                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 67468.948276                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65219.983333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 67468.948276                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65219.983333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2211                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   122.833333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           13                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           45                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3290799                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3290799                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3290799                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3290799                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000151                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000151                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000151                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000151                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 73128.866667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73128.866667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 73128.866667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73128.866667                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           23                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       297477                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          297500                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           58                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            60                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3913199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3913199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       297535                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       297560                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000195                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000202                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 67468.948276                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65219.983333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           45                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3290799                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3290799                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000151                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000151                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 73128.866667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73128.866667                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 5228438431600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            43.641495                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      5227451886800                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.999998                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    41.641497                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.081331                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.085237                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.091797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2380527                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2380527                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5228438431600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5228438431600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5228438431600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 5228438431600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5228438431600                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 5227451896400                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    986535200                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data        76322                       # number of demand (read+write) hits
system.l2.demand_hits::total                    76322                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        76322                       # number of overall hits
system.l2.overall_hits::total                   76322                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        27375                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27426                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           45                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        27375                       # number of overall misses
system.l2.overall_misses::total                 27426                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3254000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   2183247600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2186501600                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3254000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   2183247600                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2186501600                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       103697                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               103748                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       103697                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              103748                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.263990                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.264352                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.263990                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.264352                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 72311.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79753.336986                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79723.678262                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 72311.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79753.336986                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79723.678262                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 16                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         3                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       5.333333                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     19405                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                3689                       # number of writebacks
system.l2.writebacks::total                      3689                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data         8046                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                8046                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data         8046                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               8046                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        19329                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19374                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        19733                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        19329                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39107                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3033200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1702972000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1706005200                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   1682846661                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3033200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1702972000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3388851861                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.186399                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.186741                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.186399                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.376942                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 67404.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 88104.506182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88056.426138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 85280.832159                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 67404.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 88104.506182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86655.889253                       # average overall mshr miss latency
system.l2.replacements                          30451                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         5153                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5153                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         5153                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5153                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        98292                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            98292                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        98292                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        98292                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        19733                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          19733                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   1682846661                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1682846661                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 85280.832159                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 85280.832159                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data          254                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   254                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         2645                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2645                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    209936800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     209936800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2899                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2899                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.912384                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.912384                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79371.190926                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79371.190926                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2645                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2645                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    196949400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    196949400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.912384                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.912384                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74461.020794                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74461.020794                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           45                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               47                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3254000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3254000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           45                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             47                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 72311.111111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69234.042553                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           45                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           45                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3033200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3033200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.957447                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 67404.444444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67404.444444                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        76068                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             76068                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        24730                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           24734                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1973310800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1973310800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       100798                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        100802                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.245342                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.245372                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 79794.209462                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79781.305086                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data         8046                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         8046                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        16684                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        16684                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1506022600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1506022600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.165519                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.165513                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90267.477823                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90267.477823                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 5228438431600                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  204661                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              213366                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                 5494                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 47530                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 5228438431600                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7261.135865                       # Cycle average of tags in use
system.l2.tags.total_refs                      191141                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    114819                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.664716                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              5227452398000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    7247.867580                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.268285                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.884749                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.886369                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8047                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          381                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         6221                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1445                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.002563                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.982300                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3437975                       # Number of tag accesses
system.l2.tags.data_accesses                  3437975                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5228438431600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      7378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     38852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        90.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     38680.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000103246014                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          442                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          442                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              105687                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6933                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       38816                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3689                       # Number of write requests accepted
system.mem_ctrls.readBursts                     77632                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     7378                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       6.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.17                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 77632                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 7378                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    6555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    3474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                    262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                    213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                    125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                    102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          442                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     175.615385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    120.704738                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    702.186818                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           439     99.32%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            2      0.45%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14847            1      0.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           442                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.658371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.608506                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.368096                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              335     75.79%     75.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      2.49%     78.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               58     13.12%     91.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      1.81%     93.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      4.98%     98.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.23%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      1.13%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.23%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           442                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 4968448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               472192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   5036.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    478.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     986405000                       # Total gap between requests
system.mem_ctrls.avgGap                      23206.80                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      2486528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         5760                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      2475520                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       471232                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 2520440016.331740379333                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 5838556.611496360973                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 2509281885.918658256531                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 477658803.671641230583                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        38852                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           90                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        38690                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         7378                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   1975588622                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      2630908                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   1847888158                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  20248049120                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     50849.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     29232.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     47761.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2744381.83                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      2486528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         5760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      2476160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       4969216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         5760                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         6016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       472192                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       472192                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        19426                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           45                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        19345                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          38822                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         3689                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          3689                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       259491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       518983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher   2520440016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      5838557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   2509930614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       5036987662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       259491                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      5838557                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      6098048                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    478631896                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       478631896                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    478631896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       259491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       518983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher   2520440016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      5838557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   2509930614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      5515619558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                77622                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                7363                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6456                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3716                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         4186                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         4810                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4240                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4718                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         6146                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3986                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5908                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3800                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         4518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         4462                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5314                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5576                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         4394                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          424                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          496                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          492                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          530                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          468                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          484                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          460                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          614                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          450                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          394                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          387                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          454                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          384                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2518797964                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             291237744                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         3826107688                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                32449.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           49291.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               68732                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4833                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.55                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           65.64                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        11409                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   476.468753                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   334.932423                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   366.415280                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          241      2.11%      2.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3886     34.06%     36.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1628     14.27%     50.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          916      8.03%     58.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          671      5.88%     64.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          527      4.62%     68.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          438      3.84%     72.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          376      3.30%     76.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2726     23.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        11409                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               4967808                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             471232                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             5035.560459                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              477.658804                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   32.32                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               29.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 5228438431600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    58177671.552000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    28689900.624000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   253211644.224000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  19658919.168000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 81220684.608000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 512823585.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 6764338.224000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  960546743.520000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   973.646969                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     11197171                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     32760000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    942578029                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    62139063.168000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    30634802.352000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   260531736.192000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  17801904.288000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 81220684.608000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 513485257.824000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 6206265.744000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  972019714.176000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   985.276411                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     10179653                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     32760000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    943595547                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 5228438431600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              36177                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3689                       # Transaction distribution
system.membus.trans_dist::CleanEvict            26762                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2645                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2645                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          36177                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       108095                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 108095                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5441408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5441408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38822                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   38822    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               38822                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 5228438431600                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           119853073                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          356205907                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             36.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          357363                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       316850                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         9865                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       148276                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          148210                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.955488                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed           13390                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       831326                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts         9845                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      2236848                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.466876                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.181270                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      1861063     83.20%     83.20% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       121148      5.42%     88.62% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        40545      1.81%     90.43% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        14276      0.64%     91.07% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       199816      8.93%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      2236848                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1000002                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1044330                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              448408                       # Number of memory references committed
system.switch_cpus.commit.loads                339813                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             160263                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              938633                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls          4724                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       595898     57.06%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult           24      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     57.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       339813     32.54%     89.60% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       108595     10.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1044330                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       199816                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            76370                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       2079036                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            226810                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         70929                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles           9861                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       124387                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            23                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        2019337                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         38497                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5228438431600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5228438431600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles         8906                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                2300105                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              357363                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       161600                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               2443559                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           19762                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          563                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.icacheWaitRetryStallCycles          109                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines            297539                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            39                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      2463018                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      0.985191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.269207                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          1990874     80.83%     80.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            23266      0.94%     81.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            44759      1.82%     83.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            27851      1.13%     84.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           184796      7.50%     92.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5             2296      0.09%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6             3528      0.14%     92.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            26810      1.09%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           158838      6.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      2463018                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.144896                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.932599                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5228438431600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5228438431600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads               10802                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          251555                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           17                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         123445                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache          27501                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    986545200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles           9861                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           127848                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         1874154                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         6296                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            242418                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        202429                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1917125                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         17347                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1498                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          13237                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents          72383                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents       116000                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      1931193                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             3036753                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          2515134                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps       1083366                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           847730                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing              37                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            410901                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  3912688                       # The number of ROB reads
system.switch_cpus.rob.writes                 3977776                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000002                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1044330                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            100849                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         8842                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        98292                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           26762                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            27328                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2899                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2899                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            47                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       100802                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           94                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       310847                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                310941                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     26514688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               26520704                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           57779                       # Total snoops (count)
system.tol2bus.snoopTraffic                    472192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           161527                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001901                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.043555                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 161220     99.81%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    307      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             161527                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 5228438431600                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          248387599                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             25.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             90000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         207394000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            21.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               5238585186400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 189885                       # Simulator instruction rate (inst/s)
host_mem_usage                               17025232                       # Number of bytes of host memory used
host_op_rate                                   199961                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    57.93                       # Real time elapsed on the host
host_tick_rate                              175155217                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000025                       # Number of instructions simulated
sim_ops                                      11583733                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010147                       # Number of seconds simulated
sim_ticks                                 10146754800                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       382794                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        765510                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           3661380                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          3695286                       # number of cc regfile writes
system.switch_cpus.committedInsts             9999998                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10539378                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.536689                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.536689                       # CPI: Total CPI of All Threads
system.switch_cpus.iew.branchMispredicts       101369                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2190526                       # Number of branches executed
system.switch_cpus.iew.exec_nop                    82                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.645118                       # Inst execution rate
system.switch_cpus.iew.exec_refs              7376826                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2017154                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2530332                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5528938                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2592163                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     19045560                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5359672                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       166503                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16364634                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           7374                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         38217                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          94816                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         47035                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          194                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        51738                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        49631                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          17889212                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              15417895                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.540633                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           9671494                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.607796                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               15461252                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21371163                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        11376181                       # number of integer regfile writes
system.switch_cpus.ipc                       0.394215                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.394215                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       9004073     54.47%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          216      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             2      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     54.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5450240     32.97%     87.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      2076602     12.56%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16531133                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             7034398                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.425524                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         2409912     34.26%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             68      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     34.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3463138     49.23%     83.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       1161280     16.51%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       23565531                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     65781516                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15417895                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     27551749                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           19045478                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16531133                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      8506080                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       317961                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      6123895                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     25366887                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.651682                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.133863                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     17344263     68.37%     68.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3392167     13.37%     81.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1793213      7.07%     88.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1796439      7.08%     95.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1040802      4.10%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            3      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     25366887                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.651682                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       462845                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       260127                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5528938                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2592163                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        33735163                       # number of misc regfile reads
system.switch_cpus.numCycles                 25366887                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       903220                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2534                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1806444                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2534                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      4086034                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4086034                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4086034                       # number of overall hits
system.cpu.dcache.overall_hits::total         4086034                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data      1638373                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1638373                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1638373                       # number of overall misses
system.cpu.dcache.overall_misses::total       1638373                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  60433157337                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  60433157337                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  60433157337                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  60433157337                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      5724407                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5724407                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5724407                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5724407                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.286208                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.286208                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.286208                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.286208                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 36886.079871                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36886.079871                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 36886.079871                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36886.079871                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3320866                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      3046266                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            297436                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           22270                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.164977                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   136.787876                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       903216                       # number of writebacks
system.cpu.dcache.writebacks::total            903216                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       735156                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       735156                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       735156                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       735156                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       903217                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       903217                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       903217                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       903217                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  27600835984                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27600835984                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  27600835984                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27600835984                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.157784                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.157784                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.157784                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.157784                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 30558.366355                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30558.366355                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 30558.366355                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30558.366355                       # average overall mshr miss latency
system.cpu.dcache.replacements                 903216                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3031922                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3031922                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1405057                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1405057                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  44742218400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  44742218400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4436979                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4436979                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.316670                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.316670                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 31843.703423                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31843.703423                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       540928                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       540928                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       864129                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       864129                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  24652511200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24652511200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.194756                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.194756                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 28528.739575                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28528.739575                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1054112                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1054112                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       233316                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       233316                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  15690938937                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15690938937                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1287428                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1287428                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.181226                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.181226                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 67251.877012                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67251.877012                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       194228                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       194228                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        39088                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        39088                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2948324784                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2948324784                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.030361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 75427.875153                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75427.875153                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  10146754800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5002127                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            903472                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.536560                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data          256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          255                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          46698472                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         46698472                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10146754800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10146754800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10146754800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  10146754800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10146754800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      3123870                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3123870                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3123870                       # number of overall hits
system.cpu.icache.overall_hits::total         3123870                       # number of overall hits
system.cpu.icache.demand_accesses::.switch_cpus.inst      3123870                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3123870                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3123870                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3123870                       # number of overall (read+write) accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3123870                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3123870                       # number of ReadReq hits
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3123870                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3123870                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  10146754800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                   47                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3421417                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                47                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          72796.106383                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            2                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst           45                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.087891                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.091797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.091797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          24990960                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         24990960                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10146754800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10146754800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10146754800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  10146754800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10146754800                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  10146754800                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       629024                       # number of demand (read+write) hits
system.l2.demand_hits::total                   629024                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       629024                       # number of overall hits
system.l2.overall_hits::total                  629024                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data       274193                       # number of demand (read+write) misses
system.l2.demand_misses::total                 274193                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data       274193                       # number of overall misses
system.l2.overall_misses::total                274193                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data  22423633398                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22423633398                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  22423633398                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22423633398                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data       903217                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               903217                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       903217                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              903217                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.303574                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.303574                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.303574                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.303574                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 81780.473601                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81780.473601                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81780.473601                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81780.473601                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 52                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         2                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             26                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    183847                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               67304                       # number of writebacks
system.l2.writebacks::total                     67304                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data        75535                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               75535                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data        75535                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              75535                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.data       198658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            198658                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       186379                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       198658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           385037                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data  17715117399                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17715117399                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  16453644071                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  17715117399                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  34168761470                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.219945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.219945                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.219945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.426295                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 89173.944160                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89173.944160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88280.568471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 89173.944160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88741.501388                       # average overall mshr miss latency
system.l2.replacements                         382795                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        69079                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            69079                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        69079                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        69079                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       834137                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           834137                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       834137                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       834137                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       186379                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         186379                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  16453644071                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  16453644071                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88280.568471                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88280.568471                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         3250                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3250                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        35844                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35844                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2873504800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2873504800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        39094                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             39094                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.916867                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.916867                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80166.967972                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80166.967972                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        35842                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35842                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2697611600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2697611600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.916816                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.916816                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75263.980805                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75263.980805                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       625774                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            625774                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       238349                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          238349                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  19550128598                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  19550128598                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       864123                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        864123                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.275828                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.275828                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82023.119870                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82023.119870                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data        75533                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        75533                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       162816                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       162816                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  15017505799                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  15017505799                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.188418                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.188418                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92236.056647                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92236.056647                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  10146754800                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                 1738820                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1816980                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                48564                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                406340                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  10146754800                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8033.308699                       # Cycle average of tags in use
system.l2.tags.total_refs                     1724366                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1095340                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.574275                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    8018.696557                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.612142                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.978845                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980629                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7971                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1820                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         5557                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          567                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.002075                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.973022                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  29990200                       # Number of tag accesses
system.l2.tags.data_accesses                 29990200                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10146754800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    134608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    367690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    397670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000068642562                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8023                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8023                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1050449                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             126884                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      382716                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      67304                       # Number of write requests accepted
system.mem_ctrls.readBursts                    765432                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   134608                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     72                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       6.82                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.38                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                765432                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               134608                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   83965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   90765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   76869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   80036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   63820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   64193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   50543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   48727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   37687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   35653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  26704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  24814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  18105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  16336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  11476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  10277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   6790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   6041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   3276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                   1805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                   1536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                    783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                    683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                    305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                    255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8023                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      95.383273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     79.891643                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     62.069042                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            400      4.99%      4.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          2395     29.85%     34.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          2300     28.67%     63.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         1189     14.82%     78.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          711      8.86%     87.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          382      4.76%     91.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          248      3.09%     95.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          176      2.19%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           86      1.07%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           48      0.60%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           36      0.45%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           22      0.27%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           12      0.15%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           10      0.12%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8023                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8023                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.776144                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.715452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.520653                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5814     72.47%     72.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              231      2.88%     75.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1128     14.06%     89.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              257      3.20%     92.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              341      4.25%     96.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               81      1.01%     97.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               96      1.20%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               31      0.39%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               19      0.24%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.12%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.11%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8023                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    4608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                48987648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8614912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   4827.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    849.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   10146785800                       # Total gap between requests
system.mem_ctrls.avgGap                      22547.41                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher     23532160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     25450880                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8614080                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 2319180906.983186721802                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 2508277819.032347202301                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 848949262.083282113075                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher       367690                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       397742                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       134608                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher  19708168610                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data  19414766850                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 249481525589                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     53599.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     48812.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1853393.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher     23532160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     25455488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      48987648                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      8614912                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      8614912                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher       183845                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       198871                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         382716                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        67304                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         67304                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher   2319180907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   2508731954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       4827912861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    849031259                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       849031259                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    849031259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher   2319180907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   2508731954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      5676944120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               765360                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              134595                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        64031                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        37896                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        41688                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        44119                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        40880                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        45092                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        58710                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        43264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        58170                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        37520                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        43942                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        42266                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        50990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        52424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        58114                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        46254                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         8450                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8546                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         8310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8348                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         8192                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         8316                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         8536                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         8388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         8626                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8284                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8299                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8446                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         8432                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         8492                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8612                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             26232742340                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2871630720                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        39122935460                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                34275.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           51117.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              672091                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              84138                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            87.81                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           62.51                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       143724                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   400.744983                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   277.259794                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   344.266828                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4184      2.91%      2.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        60957     42.41%     45.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        21396     14.89%     60.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        11097      7.72%     67.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         7285      5.07%     73.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         5644      3.93%     76.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4471      3.11%     80.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3839      2.67%     82.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        24851     17.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       143724                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              48983040                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8614080                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             4827.458726                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              848.949262                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   33.28                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               28.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  10146754800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    716927597.568001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    353857708.512000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   2486448599.039999                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  341314247.232001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 839925016.224012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 5276781373.248018                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 67865778.288000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  10083120320.111986                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   993.728588                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    115363003                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    338780000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   9692611797                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    797314347.648001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    393551384.688001                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   2579107991.040000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  343466349.408001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 839925016.224012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 5299138580.736009                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 49065399.264000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  10301569069.008015                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower  1015.257516                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     69858862                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    338780000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   9738115938                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  10146754800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             346873                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        67304                       # Transaction distribution
system.membus.trans_dist::CleanEvict           315490                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35842                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35842                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         346874                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1148225                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1148225                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     57602432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                57602432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            382716                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  382716    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              382716                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  10146754800                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1520625656                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3512669809                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             34.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         3511824                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      2989204                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        94649                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1534398                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1534298                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.993483                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          178740                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      8347297                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        94649                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     23130545                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.455648                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.174104                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0     19397649     83.86%     83.86% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1153700      4.99%     88.85% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       392539      1.70%     90.55% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       146028      0.63%     91.18% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      2040629      8.82%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     23130545                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      9999998                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10539378                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4436666                       # Number of memory references committed
system.switch_cpus.commit.loads               3149234                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1564219                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             9511325                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         64914                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      6102520     57.90%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult          192      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      3149234     29.88%     87.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1287432     12.22%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10539378                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      2040629                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           742241                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles      21524077                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           2322515                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        683238                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          94816                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1282065                       # Number of times decode resolved a  branch
system.switch_cpus.decode.decodedInsts       20203529                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        296852                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10146754800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10146754800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        76514                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               22901859                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             3511824                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1713038                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              25195557                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          189632                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.cacheLines           3123870                       # Number of cache lines fetched
system.switch_cpus.fetch.nisnDist::samples     25366887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      0.956469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.229329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         20562990     81.06%     81.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           232222      0.92%     81.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           558306      2.20%     84.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           286330      1.13%     85.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4          1826873      7.20%     92.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            24078      0.09%     92.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            30129      0.12%     92.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           321518      1.27%     93.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          1524441      6.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     25366887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.138441                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.902825                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10146754800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10146754800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              178369                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         2379694                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses          134                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          194                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores        1304740                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads           96                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache         252356                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  10146754800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          94816                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          1239944                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles        19589297                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        66368                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           2471348                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1905114                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       19225773                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts        135922                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         14943                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         123793                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents         655758                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents      1105801                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     18977384                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            30516391                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         25512772                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps      10644076                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          8333281                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             224                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           3996774                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 39976578                       # The number of ROB reads
system.switch_cpus.rob.writes                40010295                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          9999998                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10539378                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            864122                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       136383                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       834137                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          315491                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           264600                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            39094                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           39094                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       864123                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2709649                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2709649                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    231223296                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              231223296                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          647395                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8614912                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1550619                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001634                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040392                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1548085     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2534      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1550619                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  10146754800                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2167725990                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             21.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1806432000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            17.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
