$comment
	File created using the following command:
		vcd file Aula7.msim.vcd -direction
$end
$date
	Sun Oct 09 16:41:21 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula7_vhd_vec_tst $end
$var wire 1 ! ADD_OUT [7] $end
$var wire 1 " ADD_OUT [6] $end
$var wire 1 # ADD_OUT [5] $end
$var wire 1 $ ADD_OUT [4] $end
$var wire 1 % ADD_OUT [3] $end
$var wire 1 & ADD_OUT [2] $end
$var wire 1 ' ADD_OUT [1] $end
$var wire 1 ( ADD_OUT [0] $end
$var wire 1 ) CLOCK_50 $end
$var wire 1 * EQUAL_FLAG $end
$var wire 1 + HabilitaRAM $end
$var wire 1 , KEY [3] $end
$var wire 1 - KEY [2] $end
$var wire 1 . KEY [1] $end
$var wire 1 / KEY [0] $end
$var wire 1 0 LEDR [9] $end
$var wire 1 1 LEDR [8] $end
$var wire 1 2 LEDR [7] $end
$var wire 1 3 LEDR [6] $end
$var wire 1 4 LEDR [5] $end
$var wire 1 5 LEDR [4] $end
$var wire 1 6 LEDR [3] $end
$var wire 1 7 LEDR [2] $end
$var wire 1 8 LEDR [1] $end
$var wire 1 9 LEDR [0] $end
$var wire 1 : MEM_ADDRESS [5] $end
$var wire 1 ; MEM_ADDRESS [4] $end
$var wire 1 < MEM_ADDRESS [3] $end
$var wire 1 = MEM_ADDRESS [2] $end
$var wire 1 > MEM_ADDRESS [1] $end
$var wire 1 ? MEM_ADDRESS [0] $end
$var wire 1 @ Palavra [11] $end
$var wire 1 A Palavra [10] $end
$var wire 1 B Palavra [9] $end
$var wire 1 C Palavra [8] $end
$var wire 1 D Palavra [7] $end
$var wire 1 E Palavra [6] $end
$var wire 1 F Palavra [5] $end
$var wire 1 G Palavra [4] $end
$var wire 1 H Palavra [3] $end
$var wire 1 I Palavra [2] $end
$var wire 1 J Palavra [1] $end
$var wire 1 K Palavra [0] $end
$var wire 1 L PC_OUT [8] $end
$var wire 1 M PC_OUT [7] $end
$var wire 1 N PC_OUT [6] $end
$var wire 1 O PC_OUT [5] $end
$var wire 1 P PC_OUT [4] $end
$var wire 1 Q PC_OUT [3] $end
$var wire 1 R PC_OUT [2] $end
$var wire 1 S PC_OUT [1] $end
$var wire 1 T PC_OUT [0] $end
$var wire 1 U REGA_OUT [7] $end
$var wire 1 V REGA_OUT [6] $end
$var wire 1 W REGA_OUT [5] $end
$var wire 1 X REGA_OUT [4] $end
$var wire 1 Y REGA_OUT [3] $end
$var wire 1 Z REGA_OUT [2] $end
$var wire 1 [ REGA_OUT [1] $end
$var wire 1 \ REGA_OUT [0] $end

$scope module i1 $end
$var wire 1 ] gnd $end
$var wire 1 ^ vcc $end
$var wire 1 _ unknown $end
$var wire 1 ` devoe $end
$var wire 1 a devclrn $end
$var wire 1 b devpor $end
$var wire 1 c ww_devoe $end
$var wire 1 d ww_devclrn $end
$var wire 1 e ww_devpor $end
$var wire 1 f ww_CLOCK_50 $end
$var wire 1 g ww_KEY [3] $end
$var wire 1 h ww_KEY [2] $end
$var wire 1 i ww_KEY [1] $end
$var wire 1 j ww_KEY [0] $end
$var wire 1 k ww_PC_OUT [8] $end
$var wire 1 l ww_PC_OUT [7] $end
$var wire 1 m ww_PC_OUT [6] $end
$var wire 1 n ww_PC_OUT [5] $end
$var wire 1 o ww_PC_OUT [4] $end
$var wire 1 p ww_PC_OUT [3] $end
$var wire 1 q ww_PC_OUT [2] $end
$var wire 1 r ww_PC_OUT [1] $end
$var wire 1 s ww_PC_OUT [0] $end
$var wire 1 t ww_LEDR [9] $end
$var wire 1 u ww_LEDR [8] $end
$var wire 1 v ww_LEDR [7] $end
$var wire 1 w ww_LEDR [6] $end
$var wire 1 x ww_LEDR [5] $end
$var wire 1 y ww_LEDR [4] $end
$var wire 1 z ww_LEDR [3] $end
$var wire 1 { ww_LEDR [2] $end
$var wire 1 | ww_LEDR [1] $end
$var wire 1 } ww_LEDR [0] $end
$var wire 1 ~ ww_REGA_OUT [7] $end
$var wire 1 !! ww_REGA_OUT [6] $end
$var wire 1 "! ww_REGA_OUT [5] $end
$var wire 1 #! ww_REGA_OUT [4] $end
$var wire 1 $! ww_REGA_OUT [3] $end
$var wire 1 %! ww_REGA_OUT [2] $end
$var wire 1 &! ww_REGA_OUT [1] $end
$var wire 1 '! ww_REGA_OUT [0] $end
$var wire 1 (! ww_Palavra [11] $end
$var wire 1 )! ww_Palavra [10] $end
$var wire 1 *! ww_Palavra [9] $end
$var wire 1 +! ww_Palavra [8] $end
$var wire 1 ,! ww_Palavra [7] $end
$var wire 1 -! ww_Palavra [6] $end
$var wire 1 .! ww_Palavra [5] $end
$var wire 1 /! ww_Palavra [4] $end
$var wire 1 0! ww_Palavra [3] $end
$var wire 1 1! ww_Palavra [2] $end
$var wire 1 2! ww_Palavra [1] $end
$var wire 1 3! ww_Palavra [0] $end
$var wire 1 4! ww_EQUAL_FLAG $end
$var wire 1 5! ww_HabilitaRAM $end
$var wire 1 6! ww_MEM_ADDRESS [5] $end
$var wire 1 7! ww_MEM_ADDRESS [4] $end
$var wire 1 8! ww_MEM_ADDRESS [3] $end
$var wire 1 9! ww_MEM_ADDRESS [2] $end
$var wire 1 :! ww_MEM_ADDRESS [1] $end
$var wire 1 ;! ww_MEM_ADDRESS [0] $end
$var wire 1 <! ww_ADD_OUT [7] $end
$var wire 1 =! ww_ADD_OUT [6] $end
$var wire 1 >! ww_ADD_OUT [5] $end
$var wire 1 ?! ww_ADD_OUT [4] $end
$var wire 1 @! ww_ADD_OUT [3] $end
$var wire 1 A! ww_ADD_OUT [2] $end
$var wire 1 B! ww_ADD_OUT [1] $end
$var wire 1 C! ww_ADD_OUT [0] $end
$var wire 1 D! \CLOCK_50~input_o\ $end
$var wire 1 E! \KEY[1]~input_o\ $end
$var wire 1 F! \KEY[2]~input_o\ $end
$var wire 1 G! \KEY[3]~input_o\ $end
$var wire 1 H! \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 I! \KEY[0]~input_o\ $end
$var wire 1 J! \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 K! \processador|incrementaPC|Add0~1_sumout\ $end
$var wire 1 L! \ROM1|memROM~7_combout\ $end
$var wire 1 M! \processador|incrementaPC|Add0~2\ $end
$var wire 1 N! \processador|incrementaPC|Add0~6\ $end
$var wire 1 O! \processador|incrementaPC|Add0~10\ $end
$var wire 1 P! \processador|incrementaPC|Add0~13_sumout\ $end
$var wire 1 Q! \processador|PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 R! \ROM1|memROM~0_combout\ $end
$var wire 1 S! \ROM1|memROM~2_combout\ $end
$var wire 1 T! \ROM1|memROM~1_combout\ $end
$var wire 1 U! \processador|decoderInstru1|Equal10~4_combout\ $end
$var wire 1 V! \processador|PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 W! \ROM1|memROM~6_combout\ $end
$var wire 1 X! \processador|incrementaPC|Add0~9_sumout\ $end
$var wire 1 Y! \processador|PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 Z! \ROM1|memROM~5_combout\ $end
$var wire 1 [! \processador|incrementaPC|Add0~5_sumout\ $end
$var wire 1 \! \processador|PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 ]! \ROM1|memROM~4_combout\ $end
$var wire 1 ^! \ROM1|memROM~4_wirecell_combout\ $end
$var wire 1 _! \processador|decoderInstru1|Equal10~2_combout\ $end
$var wire 1 `! \RAM1|dado_out~16_combout\ $end
$var wire 1 a! \RAM1|dado_out[0]~8_combout\ $end
$var wire 1 b! \processador|ULA1|Add0~1_sumout\ $end
$var wire 1 c! \processador|decoderInstru1|saida[4]~1_combout\ $end
$var wire 1 d! \processador|ULA1|Add1~34_cout\ $end
$var wire 1 e! \processador|ULA1|Add1~1_sumout\ $end
$var wire 1 f! \processador|ULA1|saida[0]~0_combout\ $end
$var wire 1 g! \processador|decoderInstru1|Equal10~1_combout\ $end
$var wire 1 h! \processador|decoderInstru1|saida~2_combout\ $end
$var wire 1 i! \RAM1|ram~560_combout\ $end
$var wire 1 j! \RAM1|ram~23_q\ $end
$var wire 1 k! \RAM1|ram~527_combout\ $end
$var wire 1 l! \RAM1|ram~559_combout\ $end
$var wire 1 m! \RAM1|ram~15_q\ $end
$var wire 1 n! \RAM1|ram~528_combout\ $end
$var wire 1 o! \ROM1|memROM~8_combout\ $end
$var wire 1 p! \RAM1|ram~529_combout\ $end
$var wire 1 q! \RAM1|ram~551_combout\ $end
$var wire 1 r! \RAM1|dado_out[1]~9_combout\ $end
$var wire 1 s! \processador|ULA1|Add1~2\ $end
$var wire 1 t! \processador|ULA1|Add1~5_sumout\ $end
$var wire 1 u! \processador|ULA1|saida[1]~1_combout\ $end
$var wire 1 v! \processador|ULA1|Add0~2\ $end
$var wire 1 w! \processador|ULA1|Add0~5_sumout\ $end
$var wire 1 x! \processador|REGA|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 y! \RAM1|ram~24_q\ $end
$var wire 1 z! \RAM1|ram~530_combout\ $end
$var wire 1 {! \RAM1|ram~16_q\ $end
$var wire 1 |! \RAM1|ram~531_combout\ $end
$var wire 1 }! \RAM1|ram~532_combout\ $end
$var wire 1 ~! \RAM1|ram~552_combout\ $end
$var wire 1 !" \RAM1|dado_out[2]~10_combout\ $end
$var wire 1 "" \processador|ULA1|Add0~6\ $end
$var wire 1 #" \processador|ULA1|Add0~9_sumout\ $end
$var wire 1 $" \processador|ULA1|Add1~6\ $end
$var wire 1 %" \processador|ULA1|Add1~9_sumout\ $end
$var wire 1 &" \processador|ULA1|saida[2]~2_combout\ $end
$var wire 1 '" \RAM1|ram~17_q\ $end
$var wire 1 (" \RAM1|ram~534_combout\ $end
$var wire 1 )" \RAM1|ram~25_q\ $end
$var wire 1 *" \RAM1|ram~533_combout\ $end
$var wire 1 +" \RAM1|ram~535_combout\ $end
$var wire 1 ," \RAM1|ram~553_combout\ $end
$var wire 1 -" \RAM1|dado_out[3]~11_combout\ $end
$var wire 1 ." \processador|ULA1|Add0~10\ $end
$var wire 1 /" \processador|ULA1|Add0~13_sumout\ $end
$var wire 1 0" \processador|REGA|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 1" \processador|ULA1|Add1~10\ $end
$var wire 1 2" \processador|ULA1|Add1~13_sumout\ $end
$var wire 1 3" \processador|ULA1|saida[3]~3_combout\ $end
$var wire 1 4" \RAM1|ram~26_q\ $end
$var wire 1 5" \RAM1|ram~536_combout\ $end
$var wire 1 6" \RAM1|ram~18_q\ $end
$var wire 1 7" \RAM1|ram~537_combout\ $end
$var wire 1 8" \RAM1|ram~538_combout\ $end
$var wire 1 9" \RAM1|ram~554_combout\ $end
$var wire 1 :" \RAM1|dado_out[4]~12_combout\ $end
$var wire 1 ;" \processador|ULA1|Add1~14\ $end
$var wire 1 <" \processador|ULA1|Add1~17_sumout\ $end
$var wire 1 =" \processador|ULA1|saida[4]~4_combout\ $end
$var wire 1 >" \processador|ULA1|Add0~14\ $end
$var wire 1 ?" \processador|ULA1|Add0~17_sumout\ $end
$var wire 1 @" \processador|REGA|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 A" \RAM1|ram~27_q\ $end
$var wire 1 B" \RAM1|ram~539_combout\ $end
$var wire 1 C" \RAM1|ram~19_q\ $end
$var wire 1 D" \RAM1|ram~540_combout\ $end
$var wire 1 E" \RAM1|ram~541_combout\ $end
$var wire 1 F" \RAM1|ram~555_combout\ $end
$var wire 1 G" \RAM1|dado_out[5]~13_combout\ $end
$var wire 1 H" \processador|ULA1|Add1~18\ $end
$var wire 1 I" \processador|ULA1|Add1~21_sumout\ $end
$var wire 1 J" \processador|ULA1|saida[5]~5_combout\ $end
$var wire 1 K" \processador|ULA1|Add0~18\ $end
$var wire 1 L" \processador|ULA1|Add0~21_sumout\ $end
$var wire 1 M" \processador|REGA|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 N" \RAM1|ram~20_q\ $end
$var wire 1 O" \RAM1|ram~543_combout\ $end
$var wire 1 P" \RAM1|ram~28_q\ $end
$var wire 1 Q" \RAM1|ram~542_combout\ $end
$var wire 1 R" \RAM1|ram~544_combout\ $end
$var wire 1 S" \RAM1|ram~556_combout\ $end
$var wire 1 T" \RAM1|dado_out[6]~14_combout\ $end
$var wire 1 U" \processador|ULA1|Add0~22\ $end
$var wire 1 V" \processador|ULA1|Add0~25_sumout\ $end
$var wire 1 W" \processador|ULA1|Add1~22\ $end
$var wire 1 X" \processador|ULA1|Add1~25_sumout\ $end
$var wire 1 Y" \processador|ULA1|saida[6]~6_combout\ $end
$var wire 1 Z" \RAM1|ram~29_q\ $end
$var wire 1 [" \RAM1|ram~545_combout\ $end
$var wire 1 \" \RAM1|ram~21_q\ $end
$var wire 1 ]" \RAM1|ram~546_combout\ $end
$var wire 1 ^" \RAM1|ram~547_combout\ $end
$var wire 1 _" \RAM1|ram~557_combout\ $end
$var wire 1 `" \RAM1|dado_out[7]~15_combout\ $end
$var wire 1 a" \processador|ULA1|Add0~26\ $end
$var wire 1 b" \processador|ULA1|Add0~29_sumout\ $end
$var wire 1 c" \processador|ULA1|Add1~26\ $end
$var wire 1 d" \processador|ULA1|Add1~29_sumout\ $end
$var wire 1 e" \processador|ULA1|saida[7]~7_combout\ $end
$var wire 1 f" \RAM1|ram~22_q\ $end
$var wire 1 g" \RAM1|ram~549_combout\ $end
$var wire 1 h" \RAM1|ram~30_q\ $end
$var wire 1 i" \RAM1|ram~548_combout\ $end
$var wire 1 j" \RAM1|ram~550_combout\ $end
$var wire 1 k" \RAM1|ram~558_combout\ $end
$var wire 1 l" \processador|incrementaPC|Add0~14\ $end
$var wire 1 m" \processador|incrementaPC|Add0~17_sumout\ $end
$var wire 1 n" \processador|incrementaPC|Add0~18\ $end
$var wire 1 o" \processador|incrementaPC|Add0~21_sumout\ $end
$var wire 1 p" \processador|incrementaPC|Add0~22\ $end
$var wire 1 q" \processador|incrementaPC|Add0~25_sumout\ $end
$var wire 1 r" \processador|incrementaPC|Add0~26\ $end
$var wire 1 s" \processador|incrementaPC|Add0~29_sumout\ $end
$var wire 1 t" \processador|incrementaPC|Add0~30\ $end
$var wire 1 u" \processador|incrementaPC|Add0~33_sumout\ $end
$var wire 1 v" \ROM1|memROM~3_combout\ $end
$var wire 1 w" \logica_LED|comb~1_combout\ $end
$var wire 1 x" \logica_LED|comb~0_combout\ $end
$var wire 1 y" \logica_LED|FlipFlop1|DOUT~0_combout\ $end
$var wire 1 z" \logica_LED|FlipFlop1|DOUT~q\ $end
$var wire 1 {" \logica_LED|FlipFlop2|DOUT~0_combout\ $end
$var wire 1 |" \logica_LED|FlipFlop2|DOUT~q\ $end
$var wire 1 }" \processador|decoderInstru1|Equal10~0_combout\ $end
$var wire 1 ~" \processador|decoderInstru1|saida~0_combout\ $end
$var wire 1 !# \processador|decoderInstru1|Equal10~3_combout\ $end
$var wire 1 "# \decoderBloco|Equal7~0_combout\ $end
$var wire 1 ## \processador|PC|DOUT\ [8] $end
$var wire 1 $# \processador|PC|DOUT\ [7] $end
$var wire 1 %# \processador|PC|DOUT\ [6] $end
$var wire 1 &# \processador|PC|DOUT\ [5] $end
$var wire 1 '# \processador|PC|DOUT\ [4] $end
$var wire 1 (# \processador|PC|DOUT\ [3] $end
$var wire 1 )# \processador|PC|DOUT\ [2] $end
$var wire 1 *# \processador|PC|DOUT\ [1] $end
$var wire 1 +# \processador|PC|DOUT\ [0] $end
$var wire 1 ,# \logica_LED|REG_LEDS|DOUT\ [7] $end
$var wire 1 -# \logica_LED|REG_LEDS|DOUT\ [6] $end
$var wire 1 .# \logica_LED|REG_LEDS|DOUT\ [5] $end
$var wire 1 /# \logica_LED|REG_LEDS|DOUT\ [4] $end
$var wire 1 0# \logica_LED|REG_LEDS|DOUT\ [3] $end
$var wire 1 1# \logica_LED|REG_LEDS|DOUT\ [2] $end
$var wire 1 2# \logica_LED|REG_LEDS|DOUT\ [1] $end
$var wire 1 3# \logica_LED|REG_LEDS|DOUT\ [0] $end
$var wire 1 4# \processador|REGA|DOUT\ [7] $end
$var wire 1 5# \processador|REGA|DOUT\ [6] $end
$var wire 1 6# \processador|REGA|DOUT\ [5] $end
$var wire 1 7# \processador|REGA|DOUT\ [4] $end
$var wire 1 8# \processador|REGA|DOUT\ [3] $end
$var wire 1 9# \processador|REGA|DOUT\ [2] $end
$var wire 1 :# \processador|REGA|DOUT\ [1] $end
$var wire 1 ;# \processador|REGA|DOUT\ [0] $end
$var wire 1 <# \processador|REGA|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$var wire 1 =# \processador|REGA|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 ># \processador|REGA|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 ?# \processador|REGA|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 @# \processador|PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 A# \processador|PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 B# \processador|PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 C# \processador|PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 D# \logica_LED|ALT_INV_comb~1_combout\ $end
$var wire 1 E# \RAM1|ALT_INV_dado_out~16_combout\ $end
$var wire 1 F# \RAM1|ALT_INV_dado_out[7]~15_combout\ $end
$var wire 1 G# \RAM1|ALT_INV_ram~550_combout\ $end
$var wire 1 H# \RAM1|ALT_INV_ram~549_combout\ $end
$var wire 1 I# \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 J# \RAM1|ALT_INV_ram~548_combout\ $end
$var wire 1 K# \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 L# \RAM1|ALT_INV_dado_out[6]~14_combout\ $end
$var wire 1 M# \RAM1|ALT_INV_ram~547_combout\ $end
$var wire 1 N# \RAM1|ALT_INV_ram~546_combout\ $end
$var wire 1 O# \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 P# \RAM1|ALT_INV_ram~545_combout\ $end
$var wire 1 Q# \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 R# \RAM1|ALT_INV_dado_out[5]~13_combout\ $end
$var wire 1 S# \RAM1|ALT_INV_ram~544_combout\ $end
$var wire 1 T# \RAM1|ALT_INV_ram~543_combout\ $end
$var wire 1 U# \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 V# \RAM1|ALT_INV_ram~542_combout\ $end
$var wire 1 W# \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 X# \RAM1|ALT_INV_dado_out[4]~12_combout\ $end
$var wire 1 Y# \RAM1|ALT_INV_ram~541_combout\ $end
$var wire 1 Z# \RAM1|ALT_INV_ram~540_combout\ $end
$var wire 1 [# \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 \# \RAM1|ALT_INV_ram~539_combout\ $end
$var wire 1 ]# \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 ^# \RAM1|ALT_INV_dado_out[3]~11_combout\ $end
$var wire 1 _# \RAM1|ALT_INV_ram~538_combout\ $end
$var wire 1 `# \RAM1|ALT_INV_ram~537_combout\ $end
$var wire 1 a# \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 b# \RAM1|ALT_INV_ram~536_combout\ $end
$var wire 1 c# \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 d# \RAM1|ALT_INV_dado_out[2]~10_combout\ $end
$var wire 1 e# \RAM1|ALT_INV_ram~535_combout\ $end
$var wire 1 f# \RAM1|ALT_INV_ram~534_combout\ $end
$var wire 1 g# \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 h# \RAM1|ALT_INV_ram~533_combout\ $end
$var wire 1 i# \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 j# \RAM1|ALT_INV_dado_out[1]~9_combout\ $end
$var wire 1 k# \RAM1|ALT_INV_ram~532_combout\ $end
$var wire 1 l# \RAM1|ALT_INV_ram~531_combout\ $end
$var wire 1 m# \RAM1|ALT_INV_ram~16_q\ $end
$var wire 1 n# \RAM1|ALT_INV_ram~530_combout\ $end
$var wire 1 o# \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 p# \RAM1|ALT_INV_dado_out[0]~8_combout\ $end
$var wire 1 q# \RAM1|ALT_INV_ram~529_combout\ $end
$var wire 1 r# \RAM1|ALT_INV_ram~528_combout\ $end
$var wire 1 s# \RAM1|ALT_INV_ram~15_q\ $end
$var wire 1 t# \RAM1|ALT_INV_ram~527_combout\ $end
$var wire 1 u# \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 v# \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 w# \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 x# \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 y# \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 z# \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 {# \processador|decoderInstru1|ALT_INV_Equal10~2_combout\ $end
$var wire 1 |# \processador|decoderInstru1|ALT_INV_saida[4]~1_combout\ $end
$var wire 1 }# \processador|decoderInstru1|ALT_INV_Equal10~1_combout\ $end
$var wire 1 ~# \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 !$ \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 "$ \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 #$ \logica_LED|FlipFlop2|ALT_INV_DOUT~q\ $end
$var wire 1 $$ \logica_LED|FlipFlop1|ALT_INV_DOUT~q\ $end
$var wire 1 %$ \processador|ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 &$ \processador|ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 '$ \processador|ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 ($ \processador|ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 )$ \processador|ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 *$ \processador|ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 +$ \processador|ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 ,$ \processador|ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 -$ \processador|REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 .$ \processador|REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 /$ \processador|REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 0$ \processador|REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 1$ \processador|REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 2$ \processador|REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 3$ \processador|REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 4$ \processador|REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 5$ \processador|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 6$ \processador|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 7$ \processador|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 8$ \processador|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 9$ \processador|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 :$ \processador|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 ;$ \processador|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 <$ \processador|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 =$ \processador|PC|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
0*
1+
0]
1^
x_
1`
1a
1b
1c
1d
1e
xf
04!
15!
xD!
xE!
xF!
xG!
xH!
1I!
1J!
1K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
1^!
1_!
0`!
1a!
1b!
0c!
1d!
1e!
1f!
0g!
1h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
1r!
0s!
1t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
1!"
0""
0#"
0$"
1%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
1-"
0."
0/"
00"
01"
12"
03"
04"
05"
06"
07"
08"
09"
1:"
0;"
1<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
1G"
0H"
1I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
1T"
0U"
0V"
0W"
1X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
1`"
0a"
0b"
0c"
1d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
1"#
1<#
1=#
1>#
1?#
1@#
1A#
1B#
1C#
1D#
1E#
0F#
1G#
1H#
1I#
1J#
1K#
0L#
1M#
1N#
1O#
1P#
1Q#
0R#
1S#
1T#
1U#
1V#
1W#
0X#
1Y#
1Z#
1[#
1\#
1]#
0^#
1_#
1`#
1a#
1b#
1c#
0d#
1e#
1f#
1g#
1h#
1i#
0j#
1k#
1l#
1m#
1n#
1o#
0p#
1q#
1r#
1s#
1t#
1u#
1v#
1w#
1x#
1y#
1z#
0{#
1|#
1}#
1~#
1!$
1"$
1#$
1$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
x,
x-
x.
1/
0L
0M
0N
0O
0P
0Q
0R
0S
0T
00
01
02
03
04
05
06
07
08
09
0U
0V
0W
0X
0Y
0Z
0[
0\
0@
0A
0B
0C
0D
1E
1F
1G
0H
0I
0J
0K
0:
0;
0<
0=
0>
1?
z!
z"
z#
z$
z%
z&
z'
z(
xg
xh
xi
1j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
1-!
1.!
1/!
00!
01!
02!
03!
06!
07!
08!
09!
0:!
1;!
z<!
z=!
z>!
z?!
z@!
zA!
zB!
zC!
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
1-$
1.$
1/$
10$
11$
12$
13$
14$
15$
16$
17$
18$
19$
1:$
1;$
1<$
1=$
$end
#20000
0/
0j
0I!
0J!
#40000
1/
1j
1I!
1J!
1V!
1+#
1;#
04$
0=$
0C#
1l!
0K!
1M!
1T!
1]!
0b!
1v!
0e!
1s!
1,$
0z#
0!$
1'!
1s
0t!
1$"
1w!
1[!
0_!
1c!
0h!
1}"
0^!
1b!
0v!
1e!
0f!
1+$
1\
1T
0%"
11"
0,$
0|#
1{#
0w!
1*$
0;!
0b!
1v!
0e!
1t!
0$"
1w!
1#"
1%"
01"
1/"
0<"
1?"
0I"
1L"
1V"
0X"
1b"
0d"
1&"
13"
1="
1J"
1Y"
1e"
1f!
0&"
1%$
1&$
1'$
1($
0*$
0+$
1,$
0?
13!
0.!
0-!
02"
0%"
0w!
1""
0/!
0f!
1u!
1&"
0="
0J"
0Y"
0e"
1*$
1)$
1K
0F
0E
0#"
1."
0G
03"
0&"
0/"
1>"
0?"
1K"
0L"
1U"
0V"
1a"
0b"
#60000
0/
0j
0I!
0J!
#80000
1/
1j
1I!
1J!
0V!
1*#
1\!
0+#
1m!
0s#
1=$
0B#
0<$
1C#
0[!
1N!
1`!
0l!
1K!
0M!
1R!
1S!
0T!
1n!
0r#
1!$
0~#
0"$
0E#
0s
1r
1[!
0N!
1X!
0a!
0r!
0!"
0-"
0:"
0G"
0T"
0`"
1g!
1h!
0}"
1~"
1p!
0T
1S
0X!
0q#
0}#
1F#
1L#
1R#
1X#
1^#
1d#
1j#
1p#
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
1b!
0v!
1e!
0t!
1$"
1w!
0""
1#"
0."
1%"
1/"
0>"
12"
1<"
1?"
0K"
1I"
1L"
0U"
1V"
0a"
1X"
1b"
1d"
1a!
1q!
0(
0'
0&
0%
0$
0#
0"
0!
0p#
0%$
0&$
0'$
0($
0)$
0*$
1+$
0,$
12!
03!
1.!
10!
0b"
0V"
0L"
0?"
0/"
0#"
0%"
11"
0w!
0u!
1&"
13"
1="
1J"
1Y"
1e"
0b!
1v!
0e!
1f!
1*$
0K
1J
1H
1F
02"
1;"
1,$
1C!
0&"
1w!
1)$
0f!
0<"
1H"
1(
03"
1($
0I"
1W"
0="
1'$
0X"
1c"
0J"
1&$
0d"
0Y"
1%$
0e"
#100000
0/
0j
0I!
0J!
#120000
1/
1j
1I!
1J!
1V!
1+#
0;#
1:#
1x!
0?#
03$
14$
0=$
0C#
0`!
1i!
0K!
1M!
0R!
0S!
1T!
0]!
1b!
0v!
1e!
0s!
0w!
1""
1t!
0+$
0,$
1z#
0!$
1~#
1"$
1E#
1&!
0'!
1s
1#"
0t!
1w!
0""
0[!
1N!
1r!
1!"
1-"
1:"
1G"
1T"
1`"
0g!
0h!
1}"
0~"
1^!
0p!
1f!
1u!
1+$
0\
1[
1T
1X!
0#"
1q#
1}#
0F#
0L#
0R#
0X#
0^#
0d#
0j#
zC!
zB!
zA!
z@!
z?!
z>!
z=!
z<!
0u!
1;!
1t!
0$"
0w!
1""
1#"
1%"
01"
1/"
12"
0;"
1<"
0H"
1?"
1I"
0W"
1L"
1V"
1X"
0c"
1b"
1d"
0q!
z(
z'
z&
z%
z$
z#
z"
z!
0%$
0&$
0'$
0($
0)$
0*$
0+$
1?
02!
13!
0.!
00!
0d"
0X"
0I"
0<"
02"
0#"
1."
0%"
1u!
1&"
13"
1="
1J"
1Y"
1e"
1*$
1)$
1($
1'$
1&$
1%$
1K
0J
0H
0F
0/"
1>"
0e"
0Y"
0J"
0="
03"
0&"
0?"
1K"
0L"
1U"
0V"
1a"
0b"
#140000
0/
0j
0I!
0J!
#160000
1/
1j
1I!
1J!
0V!
1)#
1Y!
0*#
0\!
0+#
1y!
0o#
1=$
1B#
1<$
0A#
0;$
1C#
0X!
1O!
1[!
0N!
1`!
0i!
1K!
0M!
1S!
1]!
1z!
0n#
0z#
0~#
0E#
0s
0r
1q
0[!
1X!
0O!
1P!
0a!
0r!
0!"
0-"
0:"
0G"
0T"
0`"
0c!
1h!
0}"
1~"
0^!
1p!
0T
0S
1R
0P!
0q#
1|#
1F#
1L#
1R#
1X#
1^#
1d#
1j#
1p#
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0b!
0e!
1s!
0t!
1$"
1w!
0""
1#"
0."
1%"
1/"
0>"
12"
1<"
1?"
0K"
1I"
1L"
0U"
1V"
0a"
1X"
1b"
1d"
0f!
0u!
1a!
1q!
0(
0'
0&
0%
0$
0#
0"
0!
0p#
0%$
0&$
0'$
0($
0)$
0*$
1+$
1,$
0?
12!
03!
1.!
0b"
0V"
0L"
0?"
0/"
0#"
0%"
11"
1t!
1/!
1b!
1e!
0s!
1f!
0+$
1*$
0K
1J
1F
02"
1;"
0,$
1G
1C!
0t!
1)$
0<"
1H"
1+$
1(
1($
0I"
1W"
1'$
0X"
1c"
1&$
0d"
1%$
#180000
0/
0j
0I!
0J!
#200000
1/
1j
1I!
1J!
1V!
1+#
1;#
0:#
0x!
1?#
13$
04$
0=$
0C#
0`!
1w"
0K!
1M!
0S!
0]!
1v"
0"#
0b!
1v!
0e!
1s!
0w!
1t!
0$"
0+$
1,$
1z#
1~#
0D#
1E#
0&!
1'!
1s
1%"
01"
0t!
1$"
1w!
1[!
1r!
1!"
1-"
1:"
1G"
1T"
1`"
1c!
0h!
1}"
0~"
1^!
0p!
1}!
1y"
1+$
0*$
1\
0[
1T
0%"
11"
12"
0;"
0k#
1q#
0|#
0F#
0L#
0R#
0X#
0^#
0d#
0j#
05!
zC!
zB!
zA!
z@!
z?!
z>!
z=!
z<!
0)$
1*$
1;!
1t!
0$"
0w!
1""
1#"
1%"
01"
1/"
1?"
1I"
0W"
1L"
1V"
1X"
0c"
1b"
1d"
0f!
1&"
0q!
1~!
0H"
0+
z(
z'
z&
z%
z$
z#
z"
z!
0&"
13"
0%$
0&$
0'$
0*$
0+$
1?
02!
13!
0.!
0I"
0d"
0X"
02"
0#"
1."
0%"
0/!
1u!
1&"
1J"
1Y"
1e"
1*$
1)$
1&$
1%$
1'$
1K
0J
0F
0/"
1>"
0G
0J"
0e"
0Y"
03"
0&"
0?"
1K"
0L"
1U"
0V"
1a"
0b"
#220000
0/
0j
0I!
0J!
#240000
1/
1j
1I!
1J!
0V!
1*#
1\!
0+#
1z"
0$$
1=$
0B#
0<$
1C#
0[!
1N!
0n!
1K!
0M!
1Z!
1]!
0z!
1n#
0z#
0y#
1r#
1u
0s
1r
1[!
0N!
0X!
1O!
0^!
1{"
0}!
11
0T
1S
1P!
1X!
0O!
1k#
1:!
0;!
0~!
0P!
1>
0?
#260000
0/
0j
0I!
0J!
#280000
1/
1j
1I!
1J!
1V!
1+#
1|"
0#$
0=$
0C#
1W!
1n!
0w"
0K!
1M!
0T!
0Z!
0]!
1z!
0v"
0n#
1z#
1y#
1!$
1D#
0r#
0x#
1t
1s
0[!
1N!
1_!
0c!
1h!
0}"
1^!
1}!
10
1T
0X!
1O!
0k#
1|#
0{#
0:!
19!
17!
1;!
0t!
1$"
1w!
0""
1/"
0>"
12"
1I"
1L"
0U"
1b"
1d"
1f!
0u!
1&"
1="
1Y"
1P!
0>
1=
1;
0%$
0'$
0)$
1+$
1?
03!
1.!
1-!
1V"
0a"
1?"
0K"
1#"
0."
1%"
1/!
0*$
0K
1F
1E
0/"
0L"
0b"
1G
#300000
0/
0j
0I!
0J!
#320000
1/
1j
1I!
1J!
1(#
1Q!
0V!
0)#
0Y!
0*#
0\!
0+#
19#
17#
1@"
15#
0.$
0=#
00$
02$
1=$
1B#
1<$
1A#
1;$
1C#
0@#
0:$
0P!
1l"
1X!
0O!
1[!
0N!
0W!
1w"
1K!
0M!
1T!
1]!
1v"
0#"
1."
0%"
11"
0?"
1K"
1<"
0V"
1a"
1X"
0&$
0($
1*$
0z#
0!$
0D#
1x#
1!!
1#!
1%!
0s
0r
0q
1p
1b"
1L"
02"
1;"
1/"
0[!
0X!
1P!
0l"
1m"
1~!
1#"
0."
1%"
0<"
1H"
1?"
0K"
1V"
0a"
0X"
1c"
0_!
1c!
0h!
1}"
0^!
1b!
0v!
1e!
0f!
1p!
0}!
1x"
0&"
0="
0Y"
1)$
1Z
1X
1V
0T
0S
0R
1Q
0m"
1<"
1k#
0q#
0,$
0|#
1{#
1&$
1($
0*$
09!
07!
0w!
0d"
0b"
0L"
0I"
1W"
0/"
0($
0;!
0b!
1v!
0e!
1t!
0$"
1w!
0#"
1."
0%"
1/"
12"
0;"
0<"
0?"
1K"
1I"
0W"
1L"
0V"
1a"
1X"
0c"
1b"
1d"
1&"
1J"
1e"
1f!
1q!
0~!
1'$
1%$
0=
0;
1="
0X"
1c"
0%$
0&$
0'$
1($
0)$
1*$
0+$
1,$
0?
13!
0.!
0-!
0e"
0J"
0d"
0b"
1X"
0c"
0L"
1U"
1<"
0H"
0/"
1>"
1%"
01"
0w!
1""
1&$
0/!
0f!
1u!
0&"
13"
0="
1J"
1Y"
1e"
1d"
0*$
0($
0&$
1%$
1K
0F
0E
0Y"
1#"
02"
1?"
0I"
1V"
0d"
0%$
0G
0e"
1Y"
1="
1&"
1%$
1'$
1)$
1e"
03"
0J"
0e"
#340000
0/
0j
0I!
0J!
#360000
1/
1j
1I!
1J!
1V!
1+#
13#
11#
1/#
1-#
0=$
0C#
0n!
0w"
0K!
1M!
1L!
0T!
1Z!
1o!
0z!
0v"
1n#
0v#
0y#
1!$
0w#
1D#
1r#
1w
1y
1{
1}
1s
1[!
1_!
0c!
1h!
0}"
0x"
0p!
19
17
15
13
1T
1q#
1|#
0{#
16!
1:!
18!
1b!
0v!
1e!
0#"
0%"
11"
0<"
1H"
0?"
0V"
0X"
1c"
0&"
13"
0="
1J"
0Y"
1e"
0q!
1>
1<
1:
1&$
1($
1*$
0,$
03!
1.!
1-!
1d"
1I"
12"
1w!
0""
1/!
0)$
0'$
0%$
0K
1F
1E
1#"
0."
1G
1/"
0>"
1?"
0K"
1L"
0U"
1V"
0a"
1b"
#380000
0/
0j
0I!
0J!
#400000
1/
1j
1I!
1J!
0V!
1*#
1\!
0+#
0;#
1:#
1x!
09#
10"
18#
07#
0@"
16#
1M"
05#
14#
0-$
1.$
0<#
0/$
1=#
10$
01$
0>#
12$
0?#
03$
14$
1=$
0B#
0<$
1C#
0[!
1N!
1n!
1w"
1K!
0M!
0L!
1T!
0Z!
0o!
1z!
1v"
0b!
0e!
0w!
1""
0t!
1$"
0#"
1%"
01"
02"
1;"
0/"
1>"
0?"
1<"
0H"
0L"
1U"
0I"
1W"
0V"
1X"
0c"
0b"
0d"
1%$
0&$
1'$
0($
1)$
0*$
1+$
1,$
0n#
1v#
1y#
0!$
1w#
0D#
0r#
1~
0!!
1"!
0#!
1$!
0%!
1&!
0'!
0s
1r
1d"
0X"
1c"
1V"
1I"
0W"
1?"
0<"
1H"
12"
0;"
0%"
11"
1#"
1[!
0N!
1X!
1/"
0>"
02"
1;"
0_!
1c!
0h!
1}"
1t!
1w!
0""
1x"
1p!
0I"
1W"
1L"
0U"
1b"
0d"
0u!
03"
0J"
0e"
1*$
0)$
1($
0'$
1&$
0%$
0\
1[
0Z
1Y
0X
1W
0V
1U
0T
1S
0X!
12"
1<"
0H"
1I"
1X"
0c"
1d"
1%$
1'$
0q#
0+$
0|#
1{#
1)$
06!
0:!
08!
0V"
0X"
1c"
0#"
0<"
1H"
0?"
0%$
0&$
0'$
0($
0)$
1b!
1e!
0s!
0t!
0w!
1""
1#"
1%"
01"
0/"
1>"
02"
1<"
0H"
1?"
0L"
1U"
1V"
1X"
0c"
0b"
1u!
1q!
0W"
1($
1&$
0>
0<
0:
13"
1="
1J"
1Y"
1e"
0I"
1W"
0d"
0&$
0($
1)$
0*$
1+$
0,$
13!
0.!
0-!
0Y"
0="
0X"
1d"
0V"
1a"
1I"
0W"
0?"
1K"
12"
0;"
0#"
1."
1t!
0$"
1%$
1'$
0/!
1f!
0u!
1&"
03"
1="
1Y"
1X"
0+$
0)$
0'$
0%$
1&$
1K
0F
0E
0J"
0e"
0%"
1/"
0<"
1L"
0X"
1b"
0&$
0G
0Y"
1e"
1J"
13"
1u!
1&$
1($
1*$
1Y"
0&"
0="
0Y"
#420000
0/
0j
0I!
0J!
#440000
1/
1j
1I!
1J!
1V!
1+#
03#
12#
01#
10#
0/#
1.#
0-#
1,#
0=$
0C#
0n!
0w"
0K!
1M!
1L!
1R!
0T!
1Z!
0]!
0z!
0v"
1"#
1n#
1z#
0y#
1!$
0"$
0w#
1D#
1r#
1v
0w
1x
0y
1z
0{
1|
0}
1s
0[!
1N!
1U!
0}"
1^!
0p!
0x"
09
18
07
16
05
14
03
12
1T
1X!
1q#
15!
1:!
18!
1;!
0q!
1+
1>
1<
1?
03!
1)!
0K
1A
#460000
0/
0j
0I!
0J!
#480000
1/
1j
1I!
1J!
#500000
0/
0j
0I!
0J!
#520000
1/
1j
1I!
1J!
#540000
0/
0j
0I!
0J!
#560000
1/
1j
1I!
1J!
#580000
0/
0j
0I!
0J!
#600000
1/
1j
1I!
1J!
#620000
0/
0j
0I!
0J!
#640000
1/
1j
1I!
1J!
#660000
0/
0j
0I!
0J!
#680000
1/
1j
1I!
1J!
#700000
0/
0j
0I!
0J!
#720000
1/
1j
1I!
1J!
#740000
0/
0j
0I!
0J!
#760000
1/
1j
1I!
1J!
#780000
0/
0j
0I!
0J!
#800000
1/
1j
1I!
1J!
#820000
0/
0j
0I!
0J!
#840000
1/
1j
1I!
1J!
#860000
0/
0j
0I!
0J!
#880000
1/
1j
1I!
1J!
#900000
0/
0j
0I!
0J!
#920000
1/
1j
1I!
1J!
#940000
0/
0j
0I!
0J!
#960000
1/
1j
1I!
1J!
#980000
0/
0j
0I!
0J!
#1000000
