-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tTest_tCalc1 is
port (
    varSum : IN STD_LOGIC_VECTOR (62 downto 0);
    numData : IN STD_LOGIC_VECTOR (39 downto 0);
    out_r : OUT STD_LOGIC_VECTOR (63 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    numData_ap_vld : IN STD_LOGIC;
    varSum_ap_vld : IN STD_LOGIC;
    out_r_ap_vld : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of tTest_tCalc1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal tCalc1_Block_entry5_proc_U0_ap_start : STD_LOGIC;
    signal tCalc1_Block_entry5_proc_U0_ap_done : STD_LOGIC;
    signal tCalc1_Block_entry5_proc_U0_ap_continue : STD_LOGIC;
    signal tCalc1_Block_entry5_proc_U0_ap_idle : STD_LOGIC;
    signal tCalc1_Block_entry5_proc_U0_ap_ready : STD_LOGIC;
    signal tCalc1_Block_entry5_proc_U0_out_r : STD_LOGIC_VECTOR (63 downto 0);
    signal tCalc1_Block_entry5_proc_U0_out_r_ap_vld : STD_LOGIC;

    component tTest_tCalc1_Block_entry5_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numData : IN STD_LOGIC_VECTOR (39 downto 0);
        varSum : IN STD_LOGIC_VECTOR (62 downto 0);
        out_r : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_r_ap_vld : OUT STD_LOGIC );
    end component;



begin
    tCalc1_Block_entry5_proc_U0 : component tTest_tCalc1_Block_entry5_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => tCalc1_Block_entry5_proc_U0_ap_start,
        ap_done => tCalc1_Block_entry5_proc_U0_ap_done,
        ap_continue => tCalc1_Block_entry5_proc_U0_ap_continue,
        ap_idle => tCalc1_Block_entry5_proc_U0_ap_idle,
        ap_ready => tCalc1_Block_entry5_proc_U0_ap_ready,
        numData => numData,
        varSum => varSum,
        out_r => tCalc1_Block_entry5_proc_U0_out_r,
        out_r_ap_vld => tCalc1_Block_entry5_proc_U0_out_r_ap_vld);




    ap_done <= tCalc1_Block_entry5_proc_U0_ap_done;
    ap_idle <= tCalc1_Block_entry5_proc_U0_ap_idle;
    ap_ready <= tCalc1_Block_entry5_proc_U0_ap_ready;
    out_r <= tCalc1_Block_entry5_proc_U0_out_r;
    out_r_ap_vld <= tCalc1_Block_entry5_proc_U0_out_r_ap_vld;
    tCalc1_Block_entry5_proc_U0_ap_continue <= ap_continue;
    tCalc1_Block_entry5_proc_U0_ap_start <= ap_start;
end behav;
