//  Copyright Â© 2022-2023 ChefKiss Inc. Licensed under the Thou Shalt Not Profit License version 1.0. See LICENSE for
//  details.

#ifndef kern_amd_hpp
#define kern_amd_hpp
#include <Headers/kern_util.hpp>

using t_GenericConstructor = void (*)(void *that);
using t_dumpASICHangState = void (*)(void *that, bool param_1);
using t_getVMPT = uint (*)(void *that, void *vmptCtl, uint32_t vmptLevel, uint64_t param_3, uint64_t *virtAddrOffsetPtr,
    uint64_t *sizeToPrintPtr, uint64_t *entriesBuf, uint32_t entriesBufSize);
using t_timeStampInterruptCallback = void (*)(void *that, void *param_2);

constexpr uint32_t AMDGPU_FAMILY_RAVEN = 0x8E;

constexpr uint32_t PPSMC_MSG_PowerUpSdma = 0xE;

constexpr uint32_t mmHUBP0_DCSURF_ADDR_CONFIG = 0x55A;
constexpr uint32_t mmHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION = 0x55D;
constexpr uint32_t mmHUBP0_DCSURF_PRI_VIEWPORT_START = 0x55C;
constexpr uint32_t mmHUBP0_DCSURF_SURFACE_CONFIG = 0x559;
constexpr uint32_t mmHUBP0_DCSURF_TILING_CONFIG = 0x55B;
constexpr uint32_t mmHUBP1_DCSURF_ADDR_CONFIG = 0x61E;
constexpr uint32_t mmHUBP1_DCSURF_PRI_VIEWPORT_DIMENSION = 0x621;
constexpr uint32_t mmHUBP1_DCSURF_PRI_VIEWPORT_START = 0x620;
constexpr uint32_t mmHUBP1_DCSURF_SURFACE_CONFIG = 0x61D;
constexpr uint32_t mmHUBP1_DCSURF_TILING_CONFIG = 0x61F;
constexpr uint32_t mmHUBP2_DCSURF_ADDR_CONFIG = 0x6E2;
constexpr uint32_t mmHUBP2_DCSURF_PRI_VIEWPORT_DIMENSION = 0x6E5;
constexpr uint32_t mmHUBP2_DCSURF_PRI_VIEWPORT_START = 0x6E4;
constexpr uint32_t mmHUBP2_DCSURF_SURFACE_CONFIG = 0x6E1;
constexpr uint32_t mmHUBP2_DCSURF_TILING_CONFIG = 0x6E3;
constexpr uint32_t mmHUBP3_DCSURF_ADDR_CONFIG = 0x7A6;
constexpr uint32_t mmHUBP3_DCSURF_PRI_VIEWPORT_DIMENSION = 0x7A9;
constexpr uint32_t mmHUBP3_DCSURF_PRI_VIEWPORT_START = 0x7A8;
constexpr uint32_t mmHUBP3_DCSURF_SURFACE_CONFIG = 0x7A5;
constexpr uint32_t mmHUBP3_DCSURF_TILING_CONFIG = 0x7A7;
constexpr uint32_t mmHUBPREQ0_DCSURF_FLIP_CONTROL = 0x58E;
constexpr uint32_t mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS = 0x57D;
constexpr uint32_t mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH = 0x57E;
constexpr uint32_t mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE = 0x597;
constexpr uint32_t mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_HIGH = 0x598;
constexpr uint32_t mmHUBPREQ0_DCSURF_SURFACE_PITCH = 0x57B;
constexpr uint32_t mmHUBPREQ1_DCSURF_FLIP_CONTROL = 0x652;
constexpr uint32_t mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS = 0x641;
constexpr uint32_t mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH = 0x642;
constexpr uint32_t mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE = 0x65B;
constexpr uint32_t mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_HIGH = 0x65C;
constexpr uint32_t mmHUBPREQ1_DCSURF_SURFACE_PITCH = 0x63F;
constexpr uint32_t mmHUBPREQ2_DCSURF_FLIP_CONTROL = 0x716;
constexpr uint32_t mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS = 0x705;
constexpr uint32_t mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH = 0x706;
constexpr uint32_t mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE = 0x71F;
constexpr uint32_t mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_HIGH = 0x720;
constexpr uint32_t mmHUBPREQ2_DCSURF_SURFACE_PITCH = 0x703;
constexpr uint32_t mmHUBPREQ3_DCSURF_FLIP_CONTROL = 0x7DA;
constexpr uint32_t mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS = 0x7C9;
constexpr uint32_t mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH = 0x7CA;
constexpr uint32_t mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE = 0x7E3;
constexpr uint32_t mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_HIGH = 0x7E4;
constexpr uint32_t mmHUBPREQ3_DCSURF_SURFACE_PITCH = 0x7C7;
constexpr uint32_t mmHUBPRET0_HUBPRET_CONTROL = 0x5E0;
constexpr uint32_t mmHUBPRET1_HUBPRET_CONTROL = 0x6A4;
constexpr uint32_t mmHUBPRET2_HUBPRET_CONTROL = 0x768;
constexpr uint32_t mmHUBPRET3_HUBPRET_CONTROL = 0x82C;
constexpr uint32_t mmOTG0_OTG_CONTROL = 0x1B41;
constexpr uint32_t mmOTG0_OTG_INTERLACE_CONTROL = 0x1B44;
constexpr uint32_t mmOTG1_OTG_CONTROL = 0x1BC1;
constexpr uint32_t mmOTG1_OTG_INTERLACE_CONTROL = 0x1BC4;
constexpr uint32_t mmOTG2_OTG_CONTROL = 0x1C41;
constexpr uint32_t mmOTG2_OTG_INTERLACE_CONTROL = 0x1C44;
constexpr uint32_t mmOTG3_OTG_CONTROL = 0x1CC1;
constexpr uint32_t mmOTG3_OTG_INTERLACE_CONTROL = 0x1CC4;
constexpr uint32_t mmOTG4_OTG_CONTROL = 0x1D41;
constexpr uint32_t mmOTG4_OTG_INTERLACE_CONTROL = 0x1D44;
constexpr uint32_t mmOTG5_OTG_CONTROL = 0x1DC1;
constexpr uint32_t mmOTG5_OTG_INTERLACE_CONTROL = 0x1DC4;

constexpr uint32_t mmPCIE_INDEX2 = 0xE;
constexpr uint32_t mmPCIE_DATA2 = 0xF;

struct CommonFirmwareHeader {
    uint32_t size;
    uint32_t headerSize;
    uint16_t headerMajor;
    uint16_t headerMinor;
    uint16_t ipMajor;
    uint16_t ipMinor;
    uint32_t ucodeVer;
    uint32_t ucodeSize;
    uint32_t ucodeOff;
    uint32_t crc32;
} PACKED;

struct GPUInfoFirmware {
    uint32_t gcNumSe;
    uint32_t gcNumCuPerSh;
    uint32_t gcNumShPerSe;
    uint32_t gcNumRbPerSe;
    uint32_t gcNumTccs;
    uint32_t gcNumGprs;
    uint32_t gcNumMaxGsThds;
    uint32_t gcGsTableDepth;
    uint32_t gcGsPrimBuffDepth;
    uint32_t gcParameterCacheDepth;
    uint32_t gcDoubleOffchipLdsBuffer;
    uint32_t gcWaveSize;
    uint32_t gcMaxWavesPerSimd;
    uint32_t gcMaxScratchSlotsPerCu;
    uint32_t gcLdsSize;
} PACKED;

struct CailAsicCapEntry {
    uint32_t familyId, deviceId;
    uint32_t revision, emulatedRev;
    uint32_t pciRev;
    uint32_t _reserved;
    const uint32_t *caps;
    const uint32_t *skeleton;
} PACKED;

struct CailInitAsicCapEntry {
    uint64_t familyId, deviceId;
    uint64_t revision, emulatedRev;
    uint64_t pciRev;
    const uint32_t *caps;
    const void *goldenCaps;
} PACKED;

static const uint32_t ddiCapsRaven[16] = {0x800005U, 0x500011FEU, 0x80000U, 0x11001000U, 0x200U, 0x68000001U,
    0x20000000, 0x4002U, 0x22420001U, 0x9E20E10U, 0x2000120U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U};
static const uint32_t ddiCapsRenoir[16] = {0x800005U, 0x500011FEU, 0x80000U, 0x11001000U, 0x200U, 0x68000001U,
    0x20000000, 0x4002U, 0x22420001U, 0x9E20E18U, 0x2000120U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U};

enum AMDReturn : uint32_t {
    kAMDReturnSuccess = 0,
    kAMDReturnInvalidArgument,
    kAMDReturnGeneralFailure,
    kAMDReturnResourcesExhausted,
    kAMDReturnUnsupported,
};

struct CailDeviceTypeEntry {
    uint32_t deviceId;
    uint32_t deviceType;
} PACKED;

static const uint32_t ravenDevAttrFlags = 0x49;

struct DeviceCapabilityEntry {
    uint64_t familyId, deviceId;
    uint64_t internalRevision, externalRevision;
    const void *swipInfo, *swipInfoMinimal;
    const uint32_t *devAttrFlags;
    const void *goldenRegisterSetings, *doorbellRange;
} PACKED;

// Modified to remove PTE flags too
constexpr uint64_t AMDGPU_GMC_HOLE_MASK = 0x0000FFFFFFFFF000ULL;

enum eAMD_VM_HUB_TYPE { GFX, MM };

#endif /* kern_amd.hpp */
