../../../RTL/core_logic/rtl/pcs/block_ram_reg.v
../../../RTL/core_logic/rtl/pcs/cgeth_rate_compute.v
../../../RTL/core_logic/rtl/pcs/cgeth_mac_csr.v
../../../RTL/core_logic/rtl/pcs/cgeth_macled_flash.v
../../../RTL/core_logic/rtl/pcs/cgeth_pause_syncer.v
../../../RTL/core_logic/rtl/pcs/mac_int_ctrl.v
../../../RTL/core_logic/rtl/pcs/cgpcs_top.v
../../../RTL/core_logic/rtl/pcs/scrambler_100g.v
#../../../RTL/core_logic/rtl/pcs/cgeth_crc/cgeth_crc32_d64.v
#../../../RTL/core_logic/rtl/pcs/cgeth_crc/cgeth_crc32_d256_pre.v
#../../../RTL/core_logic/rtl/pcs/cgeth_crc/cgeth_crc32_check_d1024.v
#../../../RTL/core_logic/rtl/pcs/cgeth_crc/cgeth_crc32_d32.v
#../../../RTL/core_logic/rtl/pcs/cgeth_crc/eth_crc32_d1024_para.v
#../../../RTL/core_logic/rtl/pcs/cgeth_crc/cgeth_crc32_check_zero.v
#../../../RTL/core_logic/rtl/pcs/cgeth_crc/cgeth_crc32_d480.v
#../../../RTL/core_logic/rtl/pcs/cgeth_crc/eth_crc32_d128.v
#../../../RTL/core_logic/rtl/pcs/cgeth_crc/cgeth_crc32_d32_fragment.v
#../../../RTL/core_logic/rtl/pcs/cgeth_crc/cgeth_crc32_d512.v
#../../../RTL/core_logic/rtl/pcs/cgeth_crc/eth_crc32_d512.v
#../../../RTL/core_logic/rtl/pcs/cgeth_crc/cgeth_fcs_check_top.v
#../../../RTL/core_logic/rtl/pcs/cgeth_crc/eth_crc32_d64.v
#../../../RTL/core_logic/rtl/pcs/cgeth_crc/eth_crc32_d256.v
#../../../RTL/core_logic/rtl/pcs/cgeth_crc/eth_crc32_d16.v
#../../../RTL/core_logic/rtl/pcs/cgeth_crc/eth_crc32_d32.v
#../../../RTL/core_logic/rtl/pcs/cgeth_crc/eth_crc32_d24.v
#../../../RTL/core_logic/rtl/pcs/cgeth_crc/cgeth_tx_crc_fifo.v
#../../../RTL/core_logic/rtl/pcs/cgeth_crc/cgeth_fcs_gen_top.v
#../../../RTL/core_logic/rtl/pcs/cgeth_crc/cgeth_crc32_check_magic.v
#../../../RTL/core_logic/rtl/pcs/cgeth_crc/eth_crc32_d48.v
#../../../RTL/core_logic/rtl/pcs/cgeth_crc/cgeth_crc32_d256.v
#../../../RTL/core_logic/rtl/pcs/cgeth_crc/eth_crc32_d40.v
#../../../RTL/core_logic/rtl/pcs/cgeth_crc/cgeth_crc32_d1024.v
#../../../RTL/core_logic/rtl/pcs/cgeth_crc/eth_crc32_d64_fragment.v
#../../../RTL/core_logic/rtl/pcs/cgeth_crc/eth_crc32_d56.v
#../../../RTL/core_logic/rtl/pcs/cgeth_crc/eth_crc32_d768.v
#../../../RTL/core_logic/rtl/pcs/cgeth_crc/eth_crc32_d8.v
#../../../RTL/core_logic/rtl/pcs/cgeth_crc/eth_crc32_d1024.v
#../../../RTL/core_logic/rtl/pcs/cgeth_crc/cgeth_crc32_d128.v
../../../RTL/core_logic/rtl/pcs/cgeth_pma_tx/cgeth_pma_tx_top.v
../../../RTL/core_logic/rtl/pcs/cgeth_pma_tx/cgeth_pma_tx_mux.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_rx/cgeth_pcs_rx_align_ctrl.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_rx/cgeth_pcs_rx_lane_select.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_rx/cgeth_pcs_rx_ber_statistic.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_rx/cgeth_pcs_rx_mark_lock_ctrl.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_rx/cgeth_pcs_rx_alignmark_top.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_rx/cgeth_pcs_rx_recv_state.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_rx/cgeth_pcs_align_mark_ctrl.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_rx/cgeth_pcs_rx_alignmark_lane.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_rx/cgeth_pcs_rx_deskew_ctrl.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_rx/cgeth_pcs_rx_swap_deskew.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_rx/cgeth_pcs_rx_laneswap_ctrl.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_rx/cgeth_pcs_rx_gearbox.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_rx/cgeth_pcs_rx_ber_statistic_top.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_rx/cgeth_pcs_rx_mark_delete.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_rx/cgeth_pcs_rx_descramble.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_rx/cgeth_pcs_ber_monitor.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_rx/cgeth_pcs_rx_read_ctrl.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_rx/cgeth_pcs_rx_mark_detect.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_rx/cgeth_pcs_rx_laneswap.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_rx/cgeth_pcs_rx_data_merge.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_rx/cgeth_pcs_rx_deskew.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_rx/cgeth_pcs_rx_decode.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_rx/cgeth_pcs_rx_decode_scramble.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_rx/cgeth_pcs_rx_wordalign.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_rx/cgeth_pcs_rx_wordalign_top.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_rx/cgeth_pcs_rx_lanefifo_top.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_rx/cgeth_pcs_rx_mark_ctrl.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_rx/cgeth_pcs_rx_lanestrip.v


#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_tx/cgeth_mac_rs_tx_shaper.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_tx/cgeth_mac_rs_tx_crc32append.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_tx/cgeth_mac_rs_tx_statistic.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_tx/cgeth_mac_rs_tx_stripper.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_tx/cgeth_mac_rs_tx_stripper_control.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_tx/cgeth_mac_rs_tx_ram_W64_D16.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_tx/cgeth_mac_rs_tx_ram_W1024_D16.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_tx/cgeth_mac_rs_tx_pause_arbitrate.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_tx/cgeth_mac_rs_tx_ctr_dly.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_tx/cgeth_mac_rs_tx_ram_W16_D16.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_tx/cgeth_mac_rs_tx_ram_W32_D16.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_tx/cgeth_mac_rs_tx_link_status.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_tx/cgeth_mac_rs_tx_ram_W8_D16.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_tx/cgeth_tx_pause_gen.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_tx/cgeth_mac_rs_tx_arbitrate.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_tx/cgeth_mac_rs_tx_ram_W64_D32.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_tx/cgeth_mac_rs_tx_ram_W1024_D32.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_tx/cgeth_mac_rs_tx_pkt_buffer.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_tx/cgeth_mac_rs_tx_top.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_tx/cgeth_mac_rs_tx_ram_W32_D32.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_tx/cgeth_mac_rs_tx_data_pause_mux.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_tx/cgeth_mac_rs_tx_buffer_control.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_tx/cgeth_mac_rs_tx_ram_W8_D32.v
../../../RTL/core_logic/rtl/pcs/ipe_cgmii_monitor.v
../../../RTL/core_logic/rtl/pcs/cgpcs_core.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_core.v
../../../RTL/core_logic/rtl/pcs/cgpcs_rx_core.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rx_core.v
../../../RTL/core_logic/rtl/pcs/cgpcs_tx_core.v
../../../RTL/core_logic/rtl/pcs/cgeth_pma_rx/cgeth_pma_rx_top.v
../../../RTL/core_logic/rtl/pcs/cgeth_pma_rx/cgeth_pma_rx_demux.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_pause_test.v
../../../RTL/core_logic/ipcore/xil_ip/xil_async_fifo67x128/xil_async_fifo67x128_stub.v
../../../RTL/core_logic/ipcore/xil_ip/xil_async_fifo67x128/xil_async_fifo67x128_sim_netlist.v
##../../../RTL/core_logic/ipcore/xil_ip/xil_async_fifo661X32/xil_async_fifo661X32/xil_async_fifo661X32_stub.v
##../../../RTL/core_logic/ipcore/xil_ip/xil_async_fifo661X32/xil_async_fifo661X32/xil_async_fifo661X32_sim_netlist.v
../../../local_project/PCIE_serdes_clk/PCIE_serdes_clk/ftn609_vu9p_pcie_1/ftn609_vu9p.srcs/sources_1/ip/xil_async_fifo661X32/xil_async_fifo661X32_stub.v
../../../local_project/PCIE_serdes_clk/PCIE_serdes_clk/ftn609_vu9p_pcie_1/ftn609_vu9p.srcs/sources_1/ip/xil_async_fifo661X32/xil_async_fifo661X32_sim_netlist.v

../../../RTL/core_logic/ipcore/xil_ip/fifo_c1_p2_w32_d16/fifo_c1_p2_w32_d16_stub.v
../../../RTL/core_logic/ipcore/xil_ip/fifo_c1_p2_w32_d16/fifo_c1_p2_w32_d16_sim_netlist.v
../../../RTL/core_logic/ipcore/xil_ip/xil_c2_p2_w640_d32/sim/xil_c2_p2_w640_d32.v
../../../RTL/core_logic/ipcore/xil_ip/xil_c2_p2_w640_d32/xil_c2_p2_w640_d32_funcsim.v
../../../RTL/core_logic/ipcore/xil_ip/xil_c2_p2_w640_d32/fifo_generator_v12_0/hdl/fifo_generator_v12_0_rfs.v
../../../RTL/core_logic/ipcore/xil_ip/xil_c2_p2_w640_d32/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v
../../../RTL/core_logic/ipcore/xil_ip/xil_c2_p2_w640_d32/xil_c2_p2_w640_d32_stub.v
../../../RTL/core_logic/ipcore/xil_ip/xil_c2_p2_w640_d32/xil_c2_p2_w640_d32_sim_netlist.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_tx/cgeth_pcs_tx_mark_fsm.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_tx/cgeth_pcs_tx_mark.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_tx/cgeth_pcs_tx_scramble.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_tx/cgeth_pcs_tx_mark_gearbox.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_tx/cgeth_pcs_tx_gearbox.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_tx/cgeth_pcs_tx_mark_asyncfifo.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_tx/cgeth_pcs_tx_data_split.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_tx/cgeth_pcs_tx_mark_gearbox_top.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_tx/cgeth_pcs_tx_mark_top.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_tx/cgeth_pcs_tx_lanestrip.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_tx/cgeth_pcs_tx_encode.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_tx/cgeth_pcs_tx_encode_scramble.v
../../../RTL/core_logic/rtl/pcs/cgeth_pcs_tx/cgeth_pcs_tx_lanestrip_new.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_rx/cgeth_mac_rx_assemble.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_rx/cgeth_fcs_check.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_rx/cgeth_mac_rx_addzeros.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_rx/cgeth_mac_rx_statistic.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_rx/cgeth_mac_rx_pktshape.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_rx/cgeth_fcs_check_d1024_crc.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_rx/cgeth_fcs_rom.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_rx/cgeth_mac_rs_rx_top.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_rx/cgeth_fcs_check_magic_table.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_rx/cgeth_mac_rx_checkpause.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_rx/cgeth_mac_rx_psreqgen.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_rx/eth_crc32_d1024_r.v
#../../../RTL/core_logic/rtl/pcs/cgeth_mac_rs_rx/cgeth_mac_rx_linkst.v
