Protel Design System Design Rule Check
PCB File : F:\Git_repository\OurEDA\OurEDA-B2S\Hardware\Board\WaterDepthAnalysisBoardv2\WaterDepthAnalysisBoardv2.PcbDoc
Date     : 2022/3/24
Time     : 18:38:55

Processing Rule : Clearance Constraint (Gap=0.1mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=1mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.254mm) Between Pad *-1(0mm,27.178mm) on Multi-Layer And Pad *3-1(0mm,24.13mm) on Multi-Layer [Top Solder] Mask Sliver [0.145mm] / [Bottom Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.254mm) Between Pad *-1(0mm,27.178mm) on Multi-Layer And Pad *4-1(0mm,30.226mm) on Multi-Layer [Top Solder] Mask Sliver [0.145mm] / [Bottom Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.254mm) Between Pad *1-1(0mm,21.082mm) on Multi-Layer And Pad *2-1(0mm,18.034mm) on Multi-Layer [Top Solder] Mask Sliver [0.145mm] / [Bottom Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.254mm) Between Pad *1-1(0mm,21.082mm) on Multi-Layer And Pad *3-1(0mm,24.13mm) on Multi-Layer [Top Solder] Mask Sliver [0.145mm] / [Bottom Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.254mm) Between Pad *2-1(0mm,18.034mm) on Multi-Layer And Pad *5-1(0mm,14.986mm) on Multi-Layer [Top Solder] Mask Sliver [0.145mm] / [Bottom Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.14mm < 0.254mm) Between Pad C1-1(20.686mm,22.86mm) on Top Layer And Via (20.712mm,21.881mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.14mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.205mm < 0.254mm) Between Pad C5-2(4.953mm,16.129mm) on Top Layer And Via (5.961mm,16.807mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.205mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad JP1-1(2.299mm,1.798mm) on Multi-Layer And Pad JP1-2(2.299mm,3.048mm) on Multi-Layer [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad JP1-2(2.299mm,3.048mm) on Multi-Layer And Pad JP1-3(2.299mm,4.298mm) on Multi-Layer [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad JP1-3(2.299mm,4.298mm) on Multi-Layer And Pad JP1-4(2.299mm,5.548mm) on Multi-Layer [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad JP2-1(15.18mm,28.067mm) on Top Layer And Pad JP2-2(13.93mm,28.067mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad JP2-2(13.93mm,28.067mm) on Top Layer And Pad JP2-3(12.68mm,28.067mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad JP2-3(12.68mm,28.067mm) on Top Layer And Pad JP2-4(11.43mm,28.067mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad JP2-4(11.43mm,28.067mm) on Top Layer And Via (11.364mm,29.424mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.24mm < 0.254mm) Between Pad U1-14(15.911mm,16.8mm) on Top Layer And Via (17.396mm,17.412mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.24mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.254mm) Between Pad U1-16(15.911mm,17.8mm) on Top Layer And Via (17.396mm,17.412mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.249mm < 0.254mm) Between Pad U1-22(15.911mm,20.8mm) on Top Layer And Via (17.653mm,20.955mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.249mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.166mm < 0.254mm) Between Pad U1-46(7.457mm,17.3mm) on Top Layer And Via (5.961mm,16.807mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.166mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.254mm) Between Pad U1-48(7.457mm,16.3mm) on Top Layer And Via (5.961mm,16.807mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.234mm < 0.254mm) Between Pad U1-8(12.434mm,14.823mm) on Top Layer And Via (12.435mm,16.564mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.234mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Via (10.888mm,16.872mm) from Top Layer to Bottom Layer And Via (10.997mm,17.806mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.229mm] / [Bottom Solder] Mask Sliver [0.229mm]
Rule Violations :21

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Arc (19.798mm,25.286mm) on Top Overlay And Pad V1-1(20.598mm,25.734mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad *-1(0mm,27.178mm) on Multi-Layer And Text "*" (1.76mm,26.786mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C10-1(18.923mm,8.875mm) on Top Layer And Track (18.273mm,8.225mm)(18.273mm,9.144mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C10-1(18.923mm,8.875mm) on Top Layer And Track (18.273mm,8.225mm)(19.573mm,8.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C10-1(18.923mm,8.875mm) on Top Layer And Track (18.694mm,9.525mm)(19.152mm,9.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C10-1(18.923mm,8.875mm) on Top Layer And Track (18.923mm,9.449mm)(18.923mm,9.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C10-1(18.923mm,8.875mm) on Top Layer And Track (18.923mm,9.525mm)(18.923mm,9.601mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C10-1(18.923mm,8.875mm) on Top Layer And Track (19.543mm,8.225mm)(19.543mm,10.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C10-1(18.923mm,8.875mm) on Top Layer And Track (19.573mm,8.225mm)(19.573mm,9.144mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C10-2(18.923mm,10.175mm) on Top Layer And Track (18.273mm,10.825mm)(19.573mm,10.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C10-2(18.923mm,10.175mm) on Top Layer And Track (18.273mm,9.906mm)(18.273mm,10.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C10-2(18.923mm,10.175mm) on Top Layer And Track (18.694mm,9.525mm)(19.152mm,9.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C10-2(18.923mm,10.175mm) on Top Layer And Track (18.923mm,9.449mm)(18.923mm,9.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C10-2(18.923mm,10.175mm) on Top Layer And Track (18.923mm,9.525mm)(18.923mm,9.601mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C10-2(18.923mm,10.175mm) on Top Layer And Track (19.543mm,8.225mm)(19.543mm,10.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C10-2(18.923mm,10.175mm) on Top Layer And Track (19.573mm,9.906mm)(19.573mm,10.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C1-1(20.686mm,22.86mm) on Top Layer And Track (20.036mm,22.21mm)(20.036mm,23.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C1-1(20.686mm,22.86mm) on Top Layer And Track (20.036mm,22.21mm)(20.955mm,22.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C1-1(20.686mm,22.86mm) on Top Layer And Track (20.036mm,23.48mm)(20.955mm,23.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C1-1(20.686mm,22.86mm) on Top Layer And Track (20.036mm,23.51mm)(20.955mm,23.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C1-1(20.686mm,22.86mm) on Top Layer And Track (21.26mm,22.86mm)(21.336mm,22.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C1-1(20.686mm,22.86mm) on Top Layer And Track (21.336mm,22.631mm)(21.336mm,23.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C1-1(20.686mm,22.86mm) on Top Layer And Track (21.336mm,22.86mm)(21.412mm,22.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C1-2(21.986mm,22.86mm) on Top Layer And Track (21.26mm,22.86mm)(21.336mm,22.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C1-2(21.986mm,22.86mm) on Top Layer And Track (21.336mm,22.631mm)(21.336mm,23.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C1-2(21.986mm,22.86mm) on Top Layer And Track (21.336mm,22.86mm)(21.412mm,22.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C1-2(21.986mm,22.86mm) on Top Layer And Track (21.717mm,22.21mm)(22.636mm,22.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C1-2(21.986mm,22.86mm) on Top Layer And Track (21.717mm,23.48mm)(22.636mm,23.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C1-2(21.986mm,22.86mm) on Top Layer And Track (21.717mm,23.51mm)(22.636mm,23.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C1-2(21.986mm,22.86mm) on Top Layer And Track (22.636mm,22.21mm)(22.636mm,23.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C2-1(20.686mm,24.13mm) on Top Layer And Track (20.036mm,23.48mm)(20.036mm,24.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C2-1(20.686mm,24.13mm) on Top Layer And Track (20.036mm,23.48mm)(20.955mm,23.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C2-1(20.686mm,24.13mm) on Top Layer And Track (20.036mm,23.51mm)(20.955mm,23.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C2-1(20.686mm,24.13mm) on Top Layer And Track (20.036mm,24.78mm)(20.955mm,24.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C2-1(20.686mm,24.13mm) on Top Layer And Track (21.26mm,24.13mm)(21.336mm,24.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C2-1(20.686mm,24.13mm) on Top Layer And Track (21.336mm,23.901mm)(21.336mm,24.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C2-1(20.686mm,24.13mm) on Top Layer And Track (21.336mm,24.13mm)(21.412mm,24.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C2-2(21.986mm,24.13mm) on Top Layer And Track (21.26mm,24.13mm)(21.336mm,24.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C2-2(21.986mm,24.13mm) on Top Layer And Track (21.336mm,23.901mm)(21.336mm,24.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C2-2(21.986mm,24.13mm) on Top Layer And Track (21.336mm,24.13mm)(21.412mm,24.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C2-2(21.986mm,24.13mm) on Top Layer And Track (21.717mm,23.48mm)(22.636mm,23.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C2-2(21.986mm,24.13mm) on Top Layer And Track (21.717mm,23.51mm)(22.636mm,23.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C2-2(21.986mm,24.13mm) on Top Layer And Track (21.717mm,24.78mm)(22.636mm,24.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C2-2(21.986mm,24.13mm) on Top Layer And Track (22.636mm,23.48mm)(22.636mm,24.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-1(20.559mm,31.242mm) on Top Layer And Track (19.909mm,30.592mm)(19.909mm,31.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-1(20.559mm,31.242mm) on Top Layer And Track (19.909mm,30.592mm)(20.828mm,30.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-1(20.559mm,31.242mm) on Top Layer And Track (19.909mm,31.892mm)(20.828mm,31.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C3-1(20.559mm,31.242mm) on Top Layer And Track (21.133mm,31.242mm)(21.209mm,31.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C3-1(20.559mm,31.242mm) on Top Layer And Track (21.209mm,31.013mm)(21.209mm,31.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C3-1(20.559mm,31.242mm) on Top Layer And Track (21.209mm,31.242mm)(21.285mm,31.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C3-2(21.859mm,31.242mm) on Top Layer And Track (21.133mm,31.242mm)(21.209mm,31.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C3-2(21.859mm,31.242mm) on Top Layer And Track (21.209mm,31.013mm)(21.209mm,31.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C3-2(21.859mm,31.242mm) on Top Layer And Track (21.209mm,31.242mm)(21.285mm,31.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-2(21.859mm,31.242mm) on Top Layer And Track (21.59mm,30.592mm)(22.509mm,30.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-2(21.859mm,31.242mm) on Top Layer And Track (21.59mm,31.892mm)(22.509mm,31.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-2(21.859mm,31.242mm) on Top Layer And Track (22.509mm,30.592mm)(22.509mm,31.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C4-1(3.653mm,14.859mm) on Top Layer And Track (3.003mm,14.209mm)(3.003mm,15.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C4-1(3.653mm,14.859mm) on Top Layer And Track (3.003mm,14.209mm)(3.922mm,14.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C4-1(3.653mm,14.859mm) on Top Layer And Track (3.003mm,15.479mm)(3.922mm,15.479mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C4-1(3.653mm,14.859mm) on Top Layer And Track (3.003mm,15.509mm)(3.922mm,15.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C4-1(3.653mm,14.859mm) on Top Layer And Track (4.227mm,14.859mm)(4.303mm,14.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C4-1(3.653mm,14.859mm) on Top Layer And Track (4.303mm,14.63mm)(4.303mm,15.088mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C4-1(3.653mm,14.859mm) on Top Layer And Track (4.303mm,14.859mm)(4.379mm,14.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C4-2(4.953mm,14.859mm) on Top Layer And Track (4.227mm,14.859mm)(4.303mm,14.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C4-2(4.953mm,14.859mm) on Top Layer And Track (4.303mm,14.63mm)(4.303mm,15.088mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C4-2(4.953mm,14.859mm) on Top Layer And Track (4.303mm,14.859mm)(4.379mm,14.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C4-2(4.953mm,14.859mm) on Top Layer And Track (4.684mm,14.209mm)(5.603mm,14.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C4-2(4.953mm,14.859mm) on Top Layer And Track (4.684mm,15.479mm)(5.603mm,15.479mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C4-2(4.953mm,14.859mm) on Top Layer And Track (4.684mm,15.509mm)(5.603mm,15.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C4-2(4.953mm,14.859mm) on Top Layer And Track (5.603mm,14.209mm)(5.603mm,15.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C5-1(3.653mm,16.129mm) on Top Layer And Track (3.003mm,15.479mm)(3.003mm,16.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C5-1(3.653mm,16.129mm) on Top Layer And Track (3.003mm,15.479mm)(3.922mm,15.479mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C5-1(3.653mm,16.129mm) on Top Layer And Track (3.003mm,15.509mm)(3.922mm,15.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C5-1(3.653mm,16.129mm) on Top Layer And Track (3.003mm,16.779mm)(3.922mm,16.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C5-1(3.653mm,16.129mm) on Top Layer And Track (4.227mm,16.129mm)(4.303mm,16.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C5-1(3.653mm,16.129mm) on Top Layer And Track (4.303mm,15.9mm)(4.303mm,16.358mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C5-1(3.653mm,16.129mm) on Top Layer And Track (4.303mm,16.129mm)(4.379mm,16.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C5-2(4.953mm,16.129mm) on Top Layer And Track (4.227mm,16.129mm)(4.303mm,16.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C5-2(4.953mm,16.129mm) on Top Layer And Track (4.303mm,15.9mm)(4.303mm,16.358mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C5-2(4.953mm,16.129mm) on Top Layer And Track (4.303mm,16.129mm)(4.379mm,16.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C5-2(4.953mm,16.129mm) on Top Layer And Track (4.684mm,15.479mm)(5.603mm,15.479mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C5-2(4.953mm,16.129mm) on Top Layer And Track (4.684mm,15.509mm)(5.603mm,15.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C5-2(4.953mm,16.129mm) on Top Layer And Track (4.684mm,16.779mm)(5.603mm,16.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C5-2(4.953mm,16.129mm) on Top Layer And Track (5.603mm,15.479mm)(5.603mm,16.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C6-1(17.018mm,24.272mm) on Top Layer And Track (16.368mm,24.003mm)(16.368mm,24.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C6-1(17.018mm,24.272mm) on Top Layer And Track (16.368mm,24.922mm)(17.668mm,24.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C6-1(17.018mm,24.272mm) on Top Layer And Track (16.789mm,23.622mm)(17.247mm,23.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C6-1(17.018mm,24.272mm) on Top Layer And Track (17.018mm,23.546mm)(17.018mm,23.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C6-1(17.018mm,24.272mm) on Top Layer And Track (17.018mm,23.622mm)(17.018mm,23.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C6-1(17.018mm,24.272mm) on Top Layer And Track (17.668mm,24.003mm)(17.668mm,24.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C6-2(17.018mm,22.972mm) on Top Layer And Track (16.368mm,22.322mm)(16.368mm,23.241mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C6-2(17.018mm,22.972mm) on Top Layer And Track (16.368mm,22.322mm)(17.668mm,22.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C6-2(17.018mm,22.972mm) on Top Layer And Track (16.789mm,23.622mm)(17.247mm,23.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C6-2(17.018mm,22.972mm) on Top Layer And Track (17.018mm,23.546mm)(17.018mm,23.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C6-2(17.018mm,22.972mm) on Top Layer And Track (17.018mm,23.622mm)(17.018mm,23.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C6-2(17.018mm,22.972mm) on Top Layer And Track (17.668mm,22.322mm)(17.668mm,23.241mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad C7-1(6.604mm,25.796mm) on Top Layer And Track (4.684mm,26.431mm)(5.984mm,26.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C7-1(6.604mm,25.796mm) on Top Layer And Track (5.954mm,25.527mm)(5.954mm,26.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C7-1(6.604mm,25.796mm) on Top Layer And Track (5.954mm,26.446mm)(7.254mm,26.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C7-1(6.604mm,25.796mm) on Top Layer And Track (5.984mm,23.831mm)(5.984mm,26.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C7-1(6.604mm,25.796mm) on Top Layer And Track (6.375mm,25.146mm)(6.833mm,25.146mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C7-1(6.604mm,25.796mm) on Top Layer And Track (6.604mm,25.07mm)(6.604mm,25.146mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C7-1(6.604mm,25.796mm) on Top Layer And Track (6.604mm,25.146mm)(6.604mm,25.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C7-1(6.604mm,25.796mm) on Top Layer And Track (7.224mm,23.831mm)(7.224mm,26.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad C7-1(6.604mm,25.796mm) on Top Layer And Track (7.224mm,26.431mm)(8.524mm,26.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C7-1(6.604mm,25.796mm) on Top Layer And Track (7.254mm,25.527mm)(7.254mm,26.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C7-2(6.604mm,24.496mm) on Top Layer And Track (5.954mm,23.846mm)(5.954mm,24.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C7-2(6.604mm,24.496mm) on Top Layer And Track (5.954mm,23.846mm)(7.254mm,23.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C7-2(6.604mm,24.496mm) on Top Layer And Track (5.984mm,23.831mm)(5.984mm,26.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C7-2(6.604mm,24.496mm) on Top Layer And Track (6.375mm,25.146mm)(6.833mm,25.146mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C7-2(6.604mm,24.496mm) on Top Layer And Track (6.604mm,25.07mm)(6.604mm,25.146mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C7-2(6.604mm,24.496mm) on Top Layer And Track (6.604mm,25.146mm)(6.604mm,25.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C7-2(6.604mm,24.496mm) on Top Layer And Track (7.224mm,23.831mm)(7.224mm,26.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C7-2(6.604mm,24.496mm) on Top Layer And Track (7.254mm,23.846mm)(7.254mm,24.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C8-1(9.398mm,8.875mm) on Top Layer And Track (10.048mm,8.225mm)(10.048mm,9.144mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C8-1(9.398mm,8.875mm) on Top Layer And Track (8.748mm,8.225mm)(10.048mm,8.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C8-1(9.398mm,8.875mm) on Top Layer And Track (8.748mm,8.225mm)(8.748mm,9.144mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C8-1(9.398mm,8.875mm) on Top Layer And Track (9.169mm,9.525mm)(9.627mm,9.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C8-1(9.398mm,8.875mm) on Top Layer And Track (9.398mm,9.449mm)(9.398mm,9.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C8-1(9.398mm,8.875mm) on Top Layer And Track (9.398mm,9.525mm)(9.398mm,9.601mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad C8-2(9.398mm,10.175mm) on Top Layer And Track (10.031mm,10.673mm)(10.031mm,11.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C8-2(9.398mm,10.175mm) on Top Layer And Track (10.048mm,9.906mm)(10.048mm,10.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C8-2(9.398mm,10.175mm) on Top Layer And Track (8.748mm,10.825mm)(10.048mm,10.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C8-2(9.398mm,10.175mm) on Top Layer And Track (8.748mm,9.906mm)(8.748mm,10.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C8-2(9.398mm,10.175mm) on Top Layer And Track (9.169mm,9.525mm)(9.627mm,9.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C8-2(9.398mm,10.175mm) on Top Layer And Track (9.398mm,9.449mm)(9.398mm,9.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C8-2(9.398mm,10.175mm) on Top Layer And Track (9.398mm,9.525mm)(9.398mm,9.601mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C9-1(11.796mm,4.953mm) on Top Layer And Track (11.146mm,4.303mm)(11.146mm,5.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C9-1(11.796mm,4.953mm) on Top Layer And Track (11.146mm,4.303mm)(12.065mm,4.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C9-1(11.796mm,4.953mm) on Top Layer And Track (11.146mm,5.603mm)(12.065mm,5.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C9-1(11.796mm,4.953mm) on Top Layer And Track (12.37mm,4.953mm)(12.446mm,4.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C9-1(11.796mm,4.953mm) on Top Layer And Track (12.446mm,4.724mm)(12.446mm,5.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C9-1(11.796mm,4.953mm) on Top Layer And Track (12.446mm,4.953mm)(12.522mm,4.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C9-2(13.096mm,4.953mm) on Top Layer And Track (12.37mm,4.953mm)(12.446mm,4.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C9-2(13.096mm,4.953mm) on Top Layer And Track (12.446mm,4.724mm)(12.446mm,5.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C9-2(13.096mm,4.953mm) on Top Layer And Track (12.446mm,4.953mm)(12.522mm,4.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C9-2(13.096mm,4.953mm) on Top Layer And Track (12.827mm,4.303mm)(13.746mm,4.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C9-2(13.096mm,4.953mm) on Top Layer And Track (12.827mm,5.603mm)(13.746mm,5.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C9-2(13.096mm,4.953mm) on Top Layer And Track (13.746mm,4.303mm)(13.746mm,5.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad JP2-0(17.923mm,30.709mm) on Top Layer And Track (18.586mm,28.194mm)(18.586mm,29.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.02mm < 0.254mm) Between Pad JP2-0(17.923mm,30.709mm) on Top Layer And Track (8.024mm,32.106mm)(18.431mm,32.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.02mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad JP2-0(8.687mm,30.709mm) on Top Layer And Track (8.024mm,28.194mm)(8.024mm,29.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.02mm < 0.254mm) Between Pad JP2-0(8.687mm,30.709mm) on Top Layer And Track (8.024mm,32.106mm)(18.431mm,32.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.02mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad JP2-1(15.18mm,28.067mm) on Top Layer And Track (15.919mm,28.194mm)(18.586mm,28.194mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad JP2-4(11.43mm,28.067mm) on Top Layer And Track (8.024mm,28.194mm)(10.691mm,28.194mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad LED1-1(4.057mm,28.067mm) on Top Layer And Track (3.346mm,27.153mm)(4.718mm,27.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad LED1-1(4.057mm,28.067mm) on Top Layer And Track (3.346mm,27.178mm)(3.346mm,28.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad LED1-1(4.057mm,28.067mm) on Top Layer And Track (4.718mm,27.153mm)(4.769mm,27.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad LED1-1(4.057mm,28.067mm) on Top Layer And Track (4.769mm,27.153mm)(4.769mm,28.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad LED1-2(4.057mm,29.845mm) on Top Layer And Track (3.346mm,29.388mm)(3.346mm,30.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad LED1-2(4.057mm,29.845mm) on Top Layer And Track (3.397mm,30.76mm)(4.769mm,30.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad LED1-2(4.057mm,29.845mm) on Top Layer And Track (4.769mm,29.388mm)(4.769mm,30.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad LED2-1(19.551mm,3.937mm) on Top Layer And Track (18.84mm,3.023mm)(20.212mm,3.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad LED2-1(19.551mm,3.937mm) on Top Layer And Track (18.84mm,3.048mm)(18.84mm,4.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad LED2-1(19.551mm,3.937mm) on Top Layer And Track (20.212mm,3.023mm)(20.263mm,3.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad LED2-1(19.551mm,3.937mm) on Top Layer And Track (20.263mm,3.023mm)(20.263mm,4.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad LED2-1(19.551mm,3.937mm) on Top Layer And Track (20.305mm,3.257mm)(20.305mm,5.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad LED2-1(19.551mm,3.937mm) on Top Layer And Track (20.305mm,3.257mm)(21.605mm,3.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad LED2-2(19.551mm,5.715mm) on Top Layer And Track (18.84mm,5.258mm)(18.84mm,6.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad LED2-2(19.551mm,5.715mm) on Top Layer And Track (18.891mm,6.63mm)(20.263mm,6.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad LED2-2(19.551mm,5.715mm) on Top Layer And Track (20.263mm,5.258mm)(20.263mm,6.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad LED2-2(19.551mm,5.715mm) on Top Layer And Track (20.305mm,3.257mm)(20.305mm,5.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad LED2-2(19.551mm,5.715mm) on Top Layer And Track (20.305mm,5.857mm)(21.605mm,5.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad Q1-B(15.621mm,8.636mm) on Top Layer And Track (15.068mm,6.589mm)(15.068mm,7.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad Q1-B(15.621mm,8.636mm) on Top Layer And Track (15.068mm,7.889mm)(17.668mm,7.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad Q1-E(17.526mm,8.636mm) on Top Layer And Track (15.068mm,7.889mm)(17.668mm,7.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad Q1-E(17.526mm,8.636mm) on Top Layer And Track (17.668mm,6.589mm)(17.668mm,7.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad Q1-E(17.526mm,8.636mm) on Top Layer And Track (18.273mm,8.225mm)(18.273mm,9.144mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad Q1-E(17.526mm,8.636mm) on Top Layer And Track (18.273mm,8.225mm)(19.573mm,8.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R10-1(7.112mm,2.159mm) on Top Layer And Track (6.462mm,0.209mm)(6.462mm,2.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R10-1(7.112mm,2.159mm) on Top Layer And Track (6.462mm,2.809mm)(7.762mm,2.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R10-1(7.112mm,2.159mm) on Top Layer And Track (7.732mm,0.224mm)(7.732mm,2.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R10-1(7.112mm,2.159mm) on Top Layer And Track (7.762mm,0.209mm)(7.762mm,2.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R10-2(7.112mm,0.859mm) on Top Layer And Track (6.462mm,0.209mm)(6.462mm,2.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R10-2(7.112mm,0.859mm) on Top Layer And Track (6.462mm,0.209mm)(7.762mm,0.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R10-2(7.112mm,0.859mm) on Top Layer And Track (7.732mm,0.224mm)(7.732mm,2.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad R10-2(7.112mm,0.859mm) on Top Layer And Track (7.732mm,0.224mm)(9.032mm,0.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R10-2(7.112mm,0.859mm) on Top Layer And Track (7.762mm,0.209mm)(7.762mm,2.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R1-1(4.445mm,2.189mm) on Top Layer And Track (3.795mm,0.239mm)(3.795mm,2.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R1-1(4.445mm,2.189mm) on Top Layer And Track (3.795mm,2.839mm)(5.095mm,2.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R1-1(4.445mm,2.189mm) on Top Layer And Track (5.065mm,0.224mm)(5.065mm,2.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad R1-1(4.445mm,2.189mm) on Top Layer And Track (5.065mm,2.824mm)(6.365mm,2.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R1-1(4.445mm,2.189mm) on Top Layer And Track (5.095mm,0.239mm)(5.095mm,2.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad R11-1(7.874mm,24.481mm) on Top Layer And Track (5.954mm,23.846mm)(7.254mm,23.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R11-1(7.874mm,24.481mm) on Top Layer And Track (7.224mm,23.831mm)(7.224mm,26.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R11-1(7.874mm,24.481mm) on Top Layer And Track (7.224mm,23.831mm)(8.524mm,23.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R11-1(7.874mm,24.481mm) on Top Layer And Track (7.254mm,23.846mm)(7.254mm,24.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R11-1(7.874mm,24.481mm) on Top Layer And Track (8.524mm,23.831mm)(8.524mm,26.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R11-2(7.874mm,25.781mm) on Top Layer And Track (7.224mm,23.831mm)(7.224mm,26.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R11-2(7.874mm,25.781mm) on Top Layer And Track (7.224mm,26.431mm)(8.524mm,26.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R11-2(7.874mm,25.781mm) on Top Layer And Track (7.254mm,25.527mm)(7.254mm,26.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R11-2(7.874mm,25.781mm) on Top Layer And Track (8.524mm,23.831mm)(8.524mm,26.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R1-2(4.445mm,0.889mm) on Top Layer And Track (3.795mm,0.239mm)(3.795mm,2.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R1-2(4.445mm,0.889mm) on Top Layer And Track (3.795mm,0.239mm)(5.095mm,0.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R1-2(4.445mm,0.889mm) on Top Layer And Track (5.065mm,0.224mm)(5.065mm,2.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R1-2(4.445mm,0.889mm) on Top Layer And Track (5.095mm,0.239mm)(5.095mm,2.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R12-1(5.334mm,25.781mm) on Top Layer And Track (4.684mm,23.831mm)(4.684mm,26.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R12-1(5.334mm,25.781mm) on Top Layer And Track (4.684mm,26.431mm)(5.984mm,26.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R12-1(5.334mm,25.781mm) on Top Layer And Track (5.954mm,25.527mm)(5.954mm,26.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R12-1(5.334mm,25.781mm) on Top Layer And Track (5.984mm,23.831mm)(5.984mm,26.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R12-2(5.334mm,24.481mm) on Top Layer And Track (4.684mm,23.831mm)(4.684mm,26.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R12-2(5.334mm,24.481mm) on Top Layer And Track (4.684mm,23.831mm)(5.984mm,23.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R12-2(5.334mm,24.481mm) on Top Layer And Track (5.954mm,23.846mm)(5.954mm,24.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad R12-2(5.334mm,24.481mm) on Top Layer And Track (5.954mm,23.846mm)(7.254mm,23.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R12-2(5.334mm,24.481mm) on Top Layer And Track (5.984mm,23.831mm)(5.984mm,26.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R13-1(3.668mm,13.462mm) on Top Layer And Track (3.018mm,12.812mm)(3.018mm,14.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R13-1(3.668mm,13.462mm) on Top Layer And Track (3.018mm,12.812mm)(5.618mm,12.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R13-1(3.668mm,13.462mm) on Top Layer And Track (3.018mm,14.112mm)(5.618mm,14.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad R13-1(3.668mm,13.462mm) on Top Layer And Track (3.033mm,11.542mm)(3.033mm,12.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R13-1(3.668mm,13.462mm) on Top Layer And Track (3.033mm,12.842mm)(5.633mm,12.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R13-2(4.968mm,13.462mm) on Top Layer And Track (3.018mm,12.812mm)(5.618mm,12.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R13-2(4.968mm,13.462mm) on Top Layer And Track (3.018mm,14.112mm)(5.618mm,14.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R13-2(4.968mm,13.462mm) on Top Layer And Track (3.033mm,12.842mm)(5.633mm,12.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R13-2(4.968mm,13.462mm) on Top Layer And Track (5.618mm,12.812mm)(5.618mm,14.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R14-1(3.683mm,12.192mm) on Top Layer And Track (3.003mm,11.572mm)(5.603mm,11.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R14-1(3.683mm,12.192mm) on Top Layer And Track (3.018mm,12.812mm)(5.618mm,12.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R14-1(3.683mm,12.192mm) on Top Layer And Track (3.033mm,11.542mm)(3.033mm,12.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R14-1(3.683mm,12.192mm) on Top Layer And Track (3.033mm,11.542mm)(5.633mm,11.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R14-1(3.683mm,12.192mm) on Top Layer And Track (3.033mm,12.842mm)(5.633mm,12.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R14-2(4.983mm,12.192mm) on Top Layer And Track (3.003mm,11.572mm)(5.603mm,11.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R14-2(4.983mm,12.192mm) on Top Layer And Track (3.018mm,12.812mm)(5.618mm,12.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R14-2(4.983mm,12.192mm) on Top Layer And Track (3.033mm,11.542mm)(5.633mm,11.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R14-2(4.983mm,12.192mm) on Top Layer And Track (3.033mm,12.842mm)(5.633mm,12.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad R14-2(4.983mm,12.192mm) on Top Layer And Track (5.603mm,10.272mm)(5.603mm,11.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad R14-2(4.983mm,12.192mm) on Top Layer And Track (5.618mm,12.812mm)(5.618mm,14.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R14-2(4.983mm,12.192mm) on Top Layer And Track (5.633mm,11.542mm)(5.633mm,12.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R15-1(3.653mm,10.922mm) on Top Layer And Track (3.003mm,10.272mm)(3.003mm,11.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R15-1(3.653mm,10.922mm) on Top Layer And Track (3.003mm,10.272mm)(5.603mm,10.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R15-1(3.653mm,10.922mm) on Top Layer And Track (3.003mm,11.572mm)(5.603mm,11.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad R15-1(3.653mm,10.922mm) on Top Layer And Track (3.033mm,11.542mm)(3.033mm,12.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R15-1(3.653mm,10.922mm) on Top Layer And Track (3.033mm,11.542mm)(5.633mm,11.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R15-2(4.953mm,10.922mm) on Top Layer And Track (3.003mm,10.272mm)(5.603mm,10.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R15-2(4.953mm,10.922mm) on Top Layer And Track (3.003mm,11.572mm)(5.603mm,11.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R15-2(4.953mm,10.922mm) on Top Layer And Track (3.033mm,11.542mm)(5.633mm,11.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R15-2(4.953mm,10.922mm) on Top Layer And Track (5.603mm,10.272mm)(5.603mm,11.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R16-1(3.668mm,18.034mm) on Top Layer And Track (3.018mm,17.384mm)(3.018mm,18.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R16-1(3.668mm,18.034mm) on Top Layer And Track (3.018mm,17.384mm)(5.618mm,17.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R16-1(3.668mm,18.034mm) on Top Layer And Track (3.018mm,18.654mm)(5.618mm,18.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R16-1(3.668mm,18.034mm) on Top Layer And Track (3.018mm,18.684mm)(5.618mm,18.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R16-2(4.968mm,18.034mm) on Top Layer And Track (3.018mm,17.384mm)(5.618mm,17.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R16-2(4.968mm,18.034mm) on Top Layer And Track (3.018mm,18.654mm)(5.618mm,18.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R16-2(4.968mm,18.034mm) on Top Layer And Track (3.018mm,18.684mm)(5.618mm,18.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R16-2(4.968mm,18.034mm) on Top Layer And Track (5.618mm,17.384mm)(5.618mm,18.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R17-1(3.668mm,19.304mm) on Top Layer And Track (3.018mm,18.654mm)(3.018mm,19.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R17-1(3.668mm,19.304mm) on Top Layer And Track (3.018mm,18.654mm)(5.618mm,18.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R17-1(3.668mm,19.304mm) on Top Layer And Track (3.018mm,18.684mm)(5.618mm,18.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R17-1(3.668mm,19.304mm) on Top Layer And Track (3.018mm,19.954mm)(5.618mm,19.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R17-2(4.968mm,19.304mm) on Top Layer And Track (3.018mm,18.654mm)(5.618mm,18.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R17-2(4.968mm,19.304mm) on Top Layer And Track (3.018mm,18.684mm)(5.618mm,18.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R17-2(4.968mm,19.304mm) on Top Layer And Track (3.018mm,19.954mm)(5.618mm,19.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R17-2(4.968mm,19.304mm) on Top Layer And Track (5.618mm,18.654mm)(5.618mm,19.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R18-1(21.463mm,8.875mm) on Top Layer And Track (20.813mm,8.225mm)(20.813mm,10.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R18-1(21.463mm,8.875mm) on Top Layer And Track (20.813mm,8.225mm)(22.113mm,8.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R18-1(21.463mm,8.875mm) on Top Layer And Track (20.843mm,8.225mm)(20.843mm,10.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R18-1(21.463mm,8.875mm) on Top Layer And Track (22.113mm,8.225mm)(22.113mm,10.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R18-2(21.463mm,10.175mm) on Top Layer And Track (20.813mm,10.825mm)(22.113mm,10.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R18-2(21.463mm,10.175mm) on Top Layer And Track (20.813mm,8.225mm)(20.813mm,10.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R18-2(21.463mm,10.175mm) on Top Layer And Track (20.843mm,8.225mm)(20.843mm,10.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R18-2(21.463mm,10.175mm) on Top Layer And Track (22.113mm,8.225mm)(22.113mm,10.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R19-1(12.715mm,2.667mm) on Top Layer And Track (10.765mm,2.017mm)(13.365mm,2.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R19-1(12.715mm,2.667mm) on Top Layer And Track (10.765mm,3.317mm)(13.365mm,3.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R19-1(12.715mm,2.667mm) on Top Layer And Track (13.365mm,2.017mm)(13.365mm,3.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R19-2(11.415mm,2.667mm) on Top Layer And Track (10.765mm,2.017mm)(10.765mm,3.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R19-2(11.415mm,2.667mm) on Top Layer And Track (10.765mm,2.017mm)(13.365mm,2.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R19-2(11.415mm,2.667mm) on Top Layer And Track (10.765mm,3.317mm)(13.365mm,3.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R20-1(15.718mm,7.239mm) on Top Layer And Track (15.068mm,6.589mm)(15.068mm,7.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R20-1(15.718mm,7.239mm) on Top Layer And Track (15.068mm,6.589mm)(17.668mm,6.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R20-1(15.718mm,7.239mm) on Top Layer And Track (15.068mm,7.889mm)(17.668mm,7.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R20-2(17.018mm,7.239mm) on Top Layer And Track (15.068mm,6.589mm)(17.668mm,6.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R20-2(17.018mm,7.239mm) on Top Layer And Track (15.068mm,7.889mm)(17.668mm,7.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R20-2(17.018mm,7.239mm) on Top Layer And Track (17.668mm,6.589mm)(17.668mm,7.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R2-1(5.715mm,2.174mm) on Top Layer And Track (5.065mm,0.224mm)(5.065mm,2.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R2-1(5.715mm,2.174mm) on Top Layer And Track (5.065mm,2.824mm)(6.365mm,2.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R2-1(5.715mm,2.174mm) on Top Layer And Track (5.095mm,0.239mm)(5.095mm,2.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R2-1(5.715mm,2.174mm) on Top Layer And Track (6.365mm,0.224mm)(6.365mm,2.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R21-1(20.193mm,10.175mm) on Top Layer And Track (19.543mm,10.825mm)(20.843mm,10.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R21-1(20.193mm,10.175mm) on Top Layer And Track (19.543mm,8.225mm)(19.543mm,10.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R21-1(20.193mm,10.175mm) on Top Layer And Track (19.573mm,9.906mm)(19.573mm,10.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R21-1(20.193mm,10.175mm) on Top Layer And Track (20.813mm,8.225mm)(20.813mm,10.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R21-1(20.193mm,10.175mm) on Top Layer And Track (20.843mm,8.225mm)(20.843mm,10.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R21-2(20.193mm,8.875mm) on Top Layer And Track (19.543mm,8.225mm)(19.543mm,10.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R21-2(20.193mm,8.875mm) on Top Layer And Track (19.543mm,8.225mm)(20.843mm,8.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R21-2(20.193mm,8.875mm) on Top Layer And Track (19.573mm,8.225mm)(19.573mm,9.144mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R21-2(20.193mm,8.875mm) on Top Layer And Track (20.813mm,8.225mm)(20.813mm,10.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R21-2(20.193mm,8.875mm) on Top Layer And Track (20.843mm,8.225mm)(20.843mm,10.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad R2-2(5.715mm,0.874mm) on Top Layer And Track (3.795mm,0.239mm)(5.095mm,0.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R2-2(5.715mm,0.874mm) on Top Layer And Track (5.065mm,0.224mm)(5.065mm,2.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R2-2(5.715mm,0.874mm) on Top Layer And Track (5.065mm,0.224mm)(6.365mm,0.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R2-2(5.715mm,0.874mm) on Top Layer And Track (5.095mm,0.239mm)(5.095mm,2.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R2-2(5.715mm,0.874mm) on Top Layer And Track (6.365mm,0.224mm)(6.365mm,2.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R3-1(18.781mm,14.351mm) on Top Layer And Track (18.131mm,13.701mm)(18.131mm,15.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R3-1(18.781mm,14.351mm) on Top Layer And Track (18.131mm,13.701mm)(20.731mm,13.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R3-1(18.781mm,14.351mm) on Top Layer And Track (18.131mm,15.001mm)(20.731mm,15.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R3-2(20.081mm,14.351mm) on Top Layer And Track (18.131mm,13.701mm)(20.731mm,13.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R3-2(20.081mm,14.351mm) on Top Layer And Track (18.131mm,15.001mm)(20.731mm,15.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R3-2(20.081mm,14.351mm) on Top Layer And Track (20.731mm,13.701mm)(20.731mm,15.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R4-1(5.715mm,29.068mm) on Top Layer And Track (5.065mm,28.418mm)(5.065mm,31.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R4-1(5.715mm,29.068mm) on Top Layer And Track (5.065mm,28.418mm)(6.365mm,28.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R4-1(5.715mm,29.068mm) on Top Layer And Track (6.365mm,28.418mm)(6.365mm,31.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R4-2(5.715mm,30.368mm) on Top Layer And Track (5.065mm,28.418mm)(5.065mm,31.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R4-2(5.715mm,30.368mm) on Top Layer And Track (5.065mm,31.018mm)(6.365mm,31.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R4-2(5.715mm,30.368mm) on Top Layer And Track (6.365mm,28.418mm)(6.365mm,31.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R5-1(20.955mm,3.907mm) on Top Layer And Track (20.263mm,3.023mm)(20.263mm,4.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R5-1(20.955mm,3.907mm) on Top Layer And Track (20.305mm,3.257mm)(20.305mm,5.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R5-1(20.955mm,3.907mm) on Top Layer And Track (20.305mm,3.257mm)(21.605mm,3.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R5-1(20.955mm,3.907mm) on Top Layer And Track (21.605mm,3.257mm)(21.605mm,5.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R5-2(20.955mm,5.207mm) on Top Layer And Track (20.263mm,5.258mm)(20.263mm,6.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R5-2(20.955mm,5.207mm) on Top Layer And Track (20.305mm,3.257mm)(20.305mm,5.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R5-2(20.955mm,5.207mm) on Top Layer And Track (20.305mm,5.857mm)(21.605mm,5.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R5-2(20.955mm,5.207mm) on Top Layer And Track (21.605mm,3.257mm)(21.605mm,5.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R6-1(18.766mm,12.954mm) on Top Layer And Track (18.116mm,12.304mm)(18.116mm,13.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R6-1(18.766mm,12.954mm) on Top Layer And Track (18.116mm,12.304mm)(20.716mm,12.304mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R6-1(18.766mm,12.954mm) on Top Layer And Track (18.116mm,13.604mm)(20.716mm,13.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R6-2(20.066mm,12.954mm) on Top Layer And Track (18.116mm,12.304mm)(20.716mm,12.304mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R6-2(20.066mm,12.954mm) on Top Layer And Track (18.116mm,13.604mm)(20.716mm,13.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R6-2(20.066mm,12.954mm) on Top Layer And Track (20.716mm,12.304mm)(20.716mm,13.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R7-1(20.081mm,20.32mm) on Top Layer And Track (18.131mm,19.67mm)(20.731mm,19.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R7-1(20.081mm,20.32mm) on Top Layer And Track (18.131mm,19.7mm)(20.731mm,19.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R7-1(20.081mm,20.32mm) on Top Layer And Track (18.131mm,20.97mm)(20.731mm,20.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R7-1(20.081mm,20.32mm) on Top Layer And Track (20.731mm,19.67mm)(20.731mm,20.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R7-2(18.781mm,20.32mm) on Top Layer And Track (18.131mm,19.67mm)(18.131mm,20.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R7-2(18.781mm,20.32mm) on Top Layer And Track (18.131mm,19.67mm)(20.731mm,19.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R7-2(18.781mm,20.32mm) on Top Layer And Track (18.131mm,19.7mm)(20.731mm,19.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R7-2(18.781mm,20.32mm) on Top Layer And Track (18.131mm,20.97mm)(20.731mm,20.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R8-1(20.081mm,19.05mm) on Top Layer And Track (18.131mm,18.4mm)(20.731mm,18.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R8-1(20.081mm,19.05mm) on Top Layer And Track (18.131mm,19.67mm)(20.731mm,19.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R8-1(20.081mm,19.05mm) on Top Layer And Track (18.131mm,19.7mm)(20.731mm,19.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R8-1(20.081mm,19.05mm) on Top Layer And Track (20.731mm,18.4mm)(20.731mm,19.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R8-2(18.781mm,19.05mm) on Top Layer And Track (18.131mm,18.4mm)(18.131mm,19.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R8-2(18.781mm,19.05mm) on Top Layer And Track (18.131mm,18.4mm)(20.731mm,18.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R8-2(18.781mm,19.05mm) on Top Layer And Track (18.131mm,19.67mm)(20.731mm,19.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R8-2(18.781mm,19.05mm) on Top Layer And Track (18.131mm,19.7mm)(20.731mm,19.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad R9-1(8.382mm,2.174mm) on Top Layer And Track (6.462mm,2.809mm)(7.762mm,2.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R9-1(8.382mm,2.174mm) on Top Layer And Track (7.732mm,0.224mm)(7.732mm,2.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R9-1(8.382mm,2.174mm) on Top Layer And Track (7.732mm,2.824mm)(9.032mm,2.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R9-1(8.382mm,2.174mm) on Top Layer And Track (7.762mm,0.209mm)(7.762mm,2.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R9-1(8.382mm,2.174mm) on Top Layer And Track (9.032mm,0.224mm)(9.032mm,2.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R9-2(8.382mm,0.874mm) on Top Layer And Track (7.732mm,0.224mm)(7.732mm,2.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R9-2(8.382mm,0.874mm) on Top Layer And Track (7.732mm,0.224mm)(9.032mm,0.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R9-2(8.382mm,0.874mm) on Top Layer And Track (7.762mm,0.209mm)(7.762mm,2.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R9-2(8.382mm,0.874mm) on Top Layer And Track (9.032mm,0.224mm)(9.032mm,2.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad U1-25(14.434mm,23.252mm) on Top Layer And Track (14.478mm,16.256mm)(14.478mm,21.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad U1-25(14.434mm,23.252mm) on Top Layer And Track (8.89mm,21.844mm)(14.478mm,21.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad U1-26(13.934mm,23.252mm) on Top Layer And Track (8.89mm,21.844mm)(14.478mm,21.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad U1-27(13.434mm,23.252mm) on Top Layer And Track (8.89mm,21.844mm)(14.478mm,21.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad U1-28(12.934mm,23.252mm) on Top Layer And Track (8.89mm,21.844mm)(14.478mm,21.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad U1-29(12.434mm,23.252mm) on Top Layer And Track (8.89mm,21.844mm)(14.478mm,21.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad U1-30(11.934mm,23.252mm) on Top Layer And Track (8.89mm,21.844mm)(14.478mm,21.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad U1-31(11.434mm,23.252mm) on Top Layer And Track (8.89mm,21.844mm)(14.478mm,21.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad U1-32(10.934mm,23.252mm) on Top Layer And Track (8.89mm,21.844mm)(14.478mm,21.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad U1-33(10.434mm,23.252mm) on Top Layer And Track (8.89mm,21.844mm)(14.478mm,21.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad U1-34(9.934mm,23.252mm) on Top Layer And Track (8.89mm,21.844mm)(14.478mm,21.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad U1-35(9.434mm,23.252mm) on Top Layer And Track (8.89mm,21.844mm)(14.478mm,21.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad U1-36(8.934mm,23.252mm) on Top Layer And Track (7.224mm,23.831mm)(8.524mm,23.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad U1-36(8.934mm,23.252mm) on Top Layer And Track (8.524mm,23.831mm)(8.524mm,26.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad U1-36(8.934mm,23.252mm) on Top Layer And Track (8.89mm,16.256mm)(8.89mm,21.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad U1-36(8.934mm,23.252mm) on Top Layer And Track (8.89mm,21.844mm)(14.478mm,21.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U1-48(7.457mm,16.3mm) on Top Layer And Text "C5" (5.726mm,16.533mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad V1-1(20.598mm,25.734mm) on Top Layer And Track (20.036mm,23.48mm)(20.036mm,24.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad V1-1(20.598mm,25.734mm) on Top Layer And Track (20.036mm,24.78mm)(20.955mm,24.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad V1-2(22.098mm,26.06mm) on Top Layer And Track (21.717mm,24.78mm)(22.636mm,24.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad V1-2(22.098mm,26.06mm) on Top Layer And Track (22.636mm,23.48mm)(22.636mm,24.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad V1-2(22.098mm,28.702mm) on Top Layer And Track (19.558mm,29.21mm)(20.828mm,29.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad V1-2(22.098mm,28.702mm) on Top Layer And Track (21.59mm,30.592mm)(22.509mm,30.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad V1-2(22.098mm,28.702mm) on Top Layer And Track (22.509mm,30.592mm)(22.509mm,31.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad V1-2(22.098mm,28.702mm) on Top Layer And Track (23.368mm,29.21mm)(24.638mm,29.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad X1-1(10.913mm,10.668mm) on Top Layer And Track (10.031mm,10.673mm)(10.031mm,11.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad X1-1(10.913mm,10.668mm) on Top Layer And Track (10.031mm,11.816mm)(11.047mm,11.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Pad X1-1(10.913mm,10.668mm) on Top Layer And Track (10.048mm,9.906mm)(10.048mm,10.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad X1-1(10.913mm,10.668mm) on Top Layer And Track (10.412mm,8.006mm)(10.412mm,9.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad X1-1(10.913mm,10.668mm) on Top Layer And Track (11.809mm,10.673mm)(12.063mm,10.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad X1-1(10.913mm,10.668mm) on Top Layer And Track (11.809mm,11.308mm)(12.444mm,11.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Pad X1-1(10.913mm,10.668mm) on Top Layer And Track (8.748mm,10.825mm)(10.048mm,10.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad X1-2(10.913mm,6.868mm) on Top Layer And Track (10.412mm,8.006mm)(10.412mm,9.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad X1-2(10.913mm,6.868mm) on Top Layer And Track (11.809mm,6.228mm)(12.444mm,6.228mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad X1-3(13.335mm,6.868mm) on Top Layer And Track (11.809mm,6.228mm)(12.444mm,6.228mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad X1-3(13.335mm,6.868mm) on Top Layer And Track (13.714mm,8.006mm)(13.714mm,9.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad X1-4(13.335mm,10.668mm) on Top Layer And Track (11.809mm,11.308mm)(12.444mm,11.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad X1-4(13.335mm,10.668mm) on Top Layer And Track (13.714mm,8.006mm)(13.714mm,9.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
Rule Violations :379

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (19.928mm,22.378mm) on Top Overlay And Track (20.036mm,22.21mm)(20.036mm,23.51mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.181mm < 0.254mm) Between Text "C1" (19.928mm,22.378mm) on Top Overlay And Track (20.036mm,22.21mm)(20.955mm,22.21mm) on Top Overlay Silk Text to Silk Clearance [0.181mm]
   Violation between Silk To Silk Clearance Constraint: (0.144mm < 0.254mm) Between Text "C10" (18.332mm,7.631mm) on Top Overlay And Text "R21" (19.658mm,7.63mm) on Top Overlay Silk Text to Silk Clearance [0.144mm]
   Violation between Silk To Silk Clearance Constraint: (0.104mm < 0.254mm) Between Text "C10" (18.332mm,7.631mm) on Top Overlay And Track (18.273mm,8.225mm)(18.273mm,9.144mm) on Top Overlay Silk Text to Silk Clearance [0.104mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C10" (18.332mm,7.631mm) on Top Overlay And Track (18.273mm,8.225mm)(19.573mm,8.225mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.066mm < 0.254mm) Between Text "C10" (18.332mm,7.631mm) on Top Overlay And Track (19.543mm,8.225mm)(19.543mm,10.825mm) on Top Overlay Silk Text to Silk Clearance [0.066mm]
   Violation between Silk To Silk Clearance Constraint: (0.066mm < 0.254mm) Between Text "C10" (18.332mm,7.631mm) on Top Overlay And Track (19.543mm,8.225mm)(20.843mm,8.225mm) on Top Overlay Silk Text to Silk Clearance [0.066mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.254mm) Between Text "C10" (18.332mm,7.631mm) on Top Overlay And Track (19.573mm,8.225mm)(19.573mm,9.144mm) on Top Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.223mm < 0.254mm) Between Text "C2" (19.928mm,23.73mm) on Top Overlay And Track (20.036mm,22.21mm)(20.036mm,23.51mm) on Top Overlay Silk Text to Silk Clearance [0.223mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2" (19.928mm,23.73mm) on Top Overlay And Track (20.036mm,23.48mm)(20.036mm,24.78mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.248mm < 0.254mm) Between Text "C2" (19.928mm,23.73mm) on Top Overlay And Track (20.036mm,23.48mm)(20.955mm,23.48mm) on Top Overlay Silk Text to Silk Clearance [0.248mm]
   Violation between Silk To Silk Clearance Constraint: (0.223mm < 0.254mm) Between Text "C2" (19.928mm,23.73mm) on Top Overlay And Track (20.036mm,23.51mm)(20.955mm,23.51mm) on Top Overlay Silk Text to Silk Clearance [0.223mm]
   Violation between Silk To Silk Clearance Constraint: (0.17mm < 0.254mm) Between Text "C2" (19.928mm,23.73mm) on Top Overlay And Track (20.036mm,24.78mm)(20.955mm,24.78mm) on Top Overlay Silk Text to Silk Clearance [0.17mm]
   Violation between Silk To Silk Clearance Constraint: (0.166mm < 0.254mm) Between Text "C3" (22.712mm,30.618mm) on Top Overlay And Track (21.59mm,30.592mm)(22.509mm,30.592mm) on Top Overlay Silk Text to Silk Clearance [0.166mm]
   Violation between Silk To Silk Clearance Constraint: (0.101mm < 0.254mm) Between Text "C3" (22.712mm,30.618mm) on Top Overlay And Track (22.509mm,30.592mm)(22.509mm,31.892mm) on Top Overlay Silk Text to Silk Clearance [0.101mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "C4" (5.726mm,15.26mm) on Top Overlay And Track (4.684mm,14.209mm)(5.603mm,14.209mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.231mm < 0.254mm) Between Text "C4" (5.726mm,15.26mm) on Top Overlay And Track (4.684mm,15.479mm)(5.603mm,15.479mm) on Top Overlay Silk Text to Silk Clearance [0.231mm]
   Violation between Silk To Silk Clearance Constraint: (0.013mm < 0.254mm) Between Text "C4" (5.726mm,15.26mm) on Top Overlay And Track (5.603mm,14.209mm)(5.603mm,15.509mm) on Top Overlay Silk Text to Silk Clearance [0.013mm]
   Violation between Silk To Silk Clearance Constraint: (0.231mm < 0.254mm) Between Text "C4" (5.726mm,15.26mm) on Top Overlay And Track (5.603mm,15.479mm)(5.603mm,16.779mm) on Top Overlay Silk Text to Silk Clearance [0.231mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.254mm) Between Text "C5" (5.726mm,16.533mm) on Top Overlay And Track (4.684mm,15.479mm)(5.603mm,15.479mm) on Top Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (0.206mm < 0.254mm) Between Text "C5" (5.726mm,16.533mm) on Top Overlay And Track (4.684mm,15.509mm)(5.603mm,15.509mm) on Top Overlay Silk Text to Silk Clearance [0.206mm]
   Violation between Silk To Silk Clearance Constraint: (0.253mm < 0.254mm) Between Text "C5" (5.726mm,16.533mm) on Top Overlay And Track (4.684mm,16.779mm)(5.603mm,16.779mm) on Top Overlay Silk Text to Silk Clearance [0.253mm]
   Violation between Silk To Silk Clearance Constraint: (0.206mm < 0.254mm) Between Text "C5" (5.726mm,16.533mm) on Top Overlay And Track (5.603mm,14.209mm)(5.603mm,15.509mm) on Top Overlay Silk Text to Silk Clearance [0.206mm]
   Violation between Silk To Silk Clearance Constraint: (0.013mm < 0.254mm) Between Text "C5" (5.726mm,16.533mm) on Top Overlay And Track (5.603mm,15.479mm)(5.603mm,16.779mm) on Top Overlay Silk Text to Silk Clearance [0.013mm]
   Violation between Silk To Silk Clearance Constraint: (0.116mm < 0.254mm) Between Text "C6" (15.346mm,22.363mm) on Top Overlay And Track (16.368mm,22.322mm)(16.368mm,23.241mm) on Top Overlay Silk Text to Silk Clearance [0.116mm]
   Violation between Silk To Silk Clearance Constraint: (0.161mm < 0.254mm) Between Text "C6" (15.346mm,22.363mm) on Top Overlay And Track (16.368mm,22.322mm)(17.668mm,22.322mm) on Top Overlay Silk Text to Silk Clearance [0.161mm]
   Violation between Silk To Silk Clearance Constraint: (0.125mm < 0.254mm) Between Text "C7" (6.202mm,23.125mm) on Top Overlay And Track (5.954mm,23.846mm)(7.254mm,23.846mm) on Top Overlay Silk Text to Silk Clearance [0.125mm]
   Violation between Silk To Silk Clearance Constraint: (0.212mm < 0.254mm) Between Text "C7" (6.202mm,23.125mm) on Top Overlay And Track (7.224mm,23.831mm)(7.224mm,26.431mm) on Top Overlay Silk Text to Silk Clearance [0.212mm]
   Violation between Silk To Silk Clearance Constraint: (0.212mm < 0.254mm) Between Text "C7" (6.202mm,23.125mm) on Top Overlay And Track (7.224mm,23.831mm)(8.524mm,23.831mm) on Top Overlay Silk Text to Silk Clearance [0.212mm]
   Violation between Silk To Silk Clearance Constraint: (0.244mm < 0.254mm) Between Text "C7" (6.202mm,23.125mm) on Top Overlay And Track (7.254mm,23.846mm)(7.254mm,24.765mm) on Top Overlay Silk Text to Silk Clearance [0.244mm]
   Violation between Silk To Silk Clearance Constraint: (0.231mm < 0.254mm) Between Text "C8" (8.995mm,7.631mm) on Top Overlay And Track (10.048mm,8.225mm)(10.048mm,9.144mm) on Top Overlay Silk Text to Silk Clearance [0.231mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C8" (8.995mm,7.631mm) on Top Overlay And Track (8.748mm,8.225mm)(10.048mm,8.225mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.246mm < 0.254mm) Between Text "C8" (8.995mm,7.631mm) on Top Overlay And Track (8.748mm,8.225mm)(8.748mm,9.144mm) on Top Overlay Silk Text to Silk Clearance [0.246mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C9" (11.038mm,4.677mm) on Top Overlay And Track (11.146mm,4.303mm)(11.146mm,5.603mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.13mm < 0.254mm) Between Text "C9" (11.038mm,4.677mm) on Top Overlay And Track (11.146mm,5.603mm)(12.065mm,5.603mm) on Top Overlay Silk Text to Silk Clearance [0.13mm]
   Violation between Silk To Silk Clearance Constraint: (0.135mm < 0.254mm) Between Text "JP1" (0.374mm,6.491mm) on Top Overlay And Track (0.14mm,0.194mm)(0.14mm,7.172mm) on Top Overlay Silk Text to Silk Clearance [0.135mm]
   Violation between Silk To Silk Clearance Constraint: (0.092mm < 0.254mm) Between Text "JP1" (0.374mm,6.491mm) on Top Overlay And Track (0.14mm,7.172mm)(3.569mm,7.172mm) on Top Overlay Silk Text to Silk Clearance [0.092mm]
   Violation between Silk To Silk Clearance Constraint: (0.032mm < 0.254mm) Between Text "JP3" (25.005mm,1.596mm) on Top Overlay And Track (25.146mm,1.27mm)(25.146mm,31.75mm) on Top Overlay Silk Text to Silk Clearance [0.032mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.254mm) Between Text "JP4" (23.95mm,0.269mm) on Top Overlay And Track (23.749mm,-1.27mm)(23.749mm,1.27mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.136mm < 0.254mm) Between Text "LED1" (3.301mm,31.252mm) on Top Overlay And Track (3.346mm,30.76mm)(3.346mm,31.014mm) on Top Overlay Silk Text to Silk Clearance [0.136mm]
   Violation between Silk To Silk Clearance Constraint: (0.136mm < 0.254mm) Between Text "LED1" (3.301mm,31.252mm) on Top Overlay And Track (3.346mm,31.014mm)(4.769mm,31.014mm) on Top Overlay Silk Text to Silk Clearance [0.136mm]
   Violation between Silk To Silk Clearance Constraint: (0.136mm < 0.254mm) Between Text "LED1" (3.301mm,31.252mm) on Top Overlay And Track (4.769mm,30.76mm)(4.769mm,31.014mm) on Top Overlay Silk Text to Silk Clearance [0.136mm]
   Violation between Silk To Silk Clearance Constraint: (0.232mm < 0.254mm) Between Text "LED1" (3.301mm,31.252mm) on Top Overlay And Track (5.065mm,28.418mm)(5.065mm,31.018mm) on Top Overlay Silk Text to Silk Clearance [0.232mm]
   Violation between Silk To Silk Clearance Constraint: (0.232mm < 0.254mm) Between Text "LED1" (3.301mm,31.252mm) on Top Overlay And Track (5.065mm,31.018mm)(6.365mm,31.018mm) on Top Overlay Silk Text to Silk Clearance [0.232mm]
   Violation between Silk To Silk Clearance Constraint: (0.142mm < 0.254mm) Between Text "LED2" (18.877mm,2.296mm) on Top Overlay And Track (18.84mm,3.023mm)(18.84mm,3.048mm) on Top Overlay Silk Text to Silk Clearance [0.142mm]
   Violation between Silk To Silk Clearance Constraint: (0.139mm < 0.254mm) Between Text "LED2" (18.877mm,2.296mm) on Top Overlay And Track (18.84mm,3.023mm)(20.212mm,3.023mm) on Top Overlay Silk Text to Silk Clearance [0.139mm]
   Violation between Silk To Silk Clearance Constraint: (0.167mm < 0.254mm) Between Text "LED2" (18.877mm,2.296mm) on Top Overlay And Track (18.84mm,3.048mm)(18.84mm,4.394mm) on Top Overlay Silk Text to Silk Clearance [0.167mm]
   Violation between Silk To Silk Clearance Constraint: (0.144mm < 0.254mm) Between Text "LED2" (18.877mm,2.296mm) on Top Overlay And Track (20.212mm,3.023mm)(20.263mm,3.023mm) on Top Overlay Silk Text to Silk Clearance [0.144mm]
   Violation between Silk To Silk Clearance Constraint: (0.144mm < 0.254mm) Between Text "LED2" (18.877mm,2.296mm) on Top Overlay And Track (20.263mm,3.023mm)(20.263mm,4.394mm) on Top Overlay Silk Text to Silk Clearance [0.144mm]
   Violation between Silk To Silk Clearance Constraint: (0.216mm < 0.254mm) Between Text "Q1" (14.991mm,11.201mm) on Top Overlay And Track (15.113mm,10.795mm)(15.621mm,10.795mm) on Top Overlay Silk Text to Silk Clearance [0.216mm]
   Violation between Silk To Silk Clearance Constraint: (0.216mm < 0.254mm) Between Text "R1" (4.1mm,2.931mm) on Top Overlay And Track (3.795mm,0.239mm)(3.795mm,2.839mm) on Top Overlay Silk Text to Silk Clearance [0.216mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1" (4.1mm,2.931mm) on Top Overlay And Track (3.795mm,2.839mm)(5.095mm,2.839mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.193mm < 0.254mm) Between Text "R1" (4.1mm,2.931mm) on Top Overlay And Track (5.065mm,0.224mm)(5.065mm,2.824mm) on Top Overlay Silk Text to Silk Clearance [0.193mm]
   Violation between Silk To Silk Clearance Constraint: (0.193mm < 0.254mm) Between Text "R1" (4.1mm,2.931mm) on Top Overlay And Track (5.065mm,2.824mm)(6.365mm,2.824mm) on Top Overlay Silk Text to Silk Clearance [0.193mm]
   Violation between Silk To Silk Clearance Constraint: (0.216mm < 0.254mm) Between Text "R1" (4.1mm,2.931mm) on Top Overlay And Track (5.095mm,0.239mm)(5.095mm,2.839mm) on Top Overlay Silk Text to Silk Clearance [0.216mm]
   Violation between Silk To Silk Clearance Constraint: (0.098mm < 0.254mm) Between Text "R10" (6.531mm,2.935mm) on Top Overlay And Track (5.065mm,2.824mm)(6.365mm,2.824mm) on Top Overlay Silk Text to Silk Clearance [0.098mm]
   Violation between Silk To Silk Clearance Constraint: (0.098mm < 0.254mm) Between Text "R10" (6.531mm,2.935mm) on Top Overlay And Track (6.365mm,0.224mm)(6.365mm,2.824mm) on Top Overlay Silk Text to Silk Clearance [0.098mm]
   Violation between Silk To Silk Clearance Constraint: (0.042mm < 0.254mm) Between Text "R10" (6.531mm,2.935mm) on Top Overlay And Track (6.462mm,0.209mm)(6.462mm,2.809mm) on Top Overlay Silk Text to Silk Clearance [0.042mm]
   Violation between Silk To Silk Clearance Constraint: (0.016mm < 0.254mm) Between Text "R10" (6.531mm,2.935mm) on Top Overlay And Track (6.462mm,2.809mm)(7.762mm,2.809mm) on Top Overlay Silk Text to Silk Clearance [0.016mm]
   Violation between Silk To Silk Clearance Constraint: (0.069mm < 0.254mm) Between Text "R10" (6.531mm,2.935mm) on Top Overlay And Track (7.732mm,0.224mm)(7.732mm,2.824mm) on Top Overlay Silk Text to Silk Clearance [0.069mm]
   Violation between Silk To Silk Clearance Constraint: (0.069mm < 0.254mm) Between Text "R10" (6.531mm,2.935mm) on Top Overlay And Track (7.732mm,2.824mm)(9.032mm,2.824mm) on Top Overlay Silk Text to Silk Clearance [0.069mm]
   Violation between Silk To Silk Clearance Constraint: (0.1mm < 0.254mm) Between Text "R10" (6.531mm,2.935mm) on Top Overlay And Track (7.762mm,0.209mm)(7.762mm,2.809mm) on Top Overlay Silk Text to Silk Clearance [0.1mm]
   Violation between Silk To Silk Clearance Constraint: (0.149mm < 0.254mm) Between Text "R11" (7.339mm,23.124mm) on Top Overlay And Track (5.954mm,23.846mm)(7.254mm,23.846mm) on Top Overlay Silk Text to Silk Clearance [0.149mm]
   Violation between Silk To Silk Clearance Constraint: (0.147mm < 0.254mm) Between Text "R11" (7.339mm,23.124mm) on Top Overlay And Track (7.224mm,23.831mm)(7.224mm,26.431mm) on Top Overlay Silk Text to Silk Clearance [0.147mm]
   Violation between Silk To Silk Clearance Constraint: (0.117mm < 0.254mm) Between Text "R11" (7.339mm,23.124mm) on Top Overlay And Track (7.224mm,23.831mm)(8.524mm,23.831mm) on Top Overlay Silk Text to Silk Clearance [0.117mm]
   Violation between Silk To Silk Clearance Constraint: (0.149mm < 0.254mm) Between Text "R11" (7.339mm,23.124mm) on Top Overlay And Track (7.254mm,23.846mm)(7.254mm,24.765mm) on Top Overlay Silk Text to Silk Clearance [0.149mm]
   Violation between Silk To Silk Clearance Constraint: (0.145mm < 0.254mm) Between Text "R11" (7.339mm,23.124mm) on Top Overlay And Track (8.524mm,23.831mm)(8.524mm,26.431mm) on Top Overlay Silk Text to Silk Clearance [0.145mm]
   Violation between Silk To Silk Clearance Constraint: (0.13mm < 0.254mm) Between Text "R12" (4.755mm,23.124mm) on Top Overlay And Track (4.684mm,23.831mm)(4.684mm,26.431mm) on Top Overlay Silk Text to Silk Clearance [0.13mm]
   Violation between Silk To Silk Clearance Constraint: (0.117mm < 0.254mm) Between Text "R12" (4.755mm,23.124mm) on Top Overlay And Track (4.684mm,23.831mm)(5.984mm,23.831mm) on Top Overlay Silk Text to Silk Clearance [0.117mm]
   Violation between Silk To Silk Clearance Constraint: (0.175mm < 0.254mm) Between Text "R12" (4.755mm,23.124mm) on Top Overlay And Track (5.954mm,23.846mm)(5.954mm,24.765mm) on Top Overlay Silk Text to Silk Clearance [0.175mm]
   Violation between Silk To Silk Clearance Constraint: (0.175mm < 0.254mm) Between Text "R12" (4.755mm,23.124mm) on Top Overlay And Track (5.954mm,23.846mm)(7.254mm,23.846mm) on Top Overlay Silk Text to Silk Clearance [0.175mm]
   Violation between Silk To Silk Clearance Constraint: (0.175mm < 0.254mm) Between Text "R12" (4.755mm,23.124mm) on Top Overlay And Track (5.984mm,23.831mm)(5.984mm,26.431mm) on Top Overlay Silk Text to Silk Clearance [0.175mm]
   Violation between Silk To Silk Clearance Constraint: (0.234mm < 0.254mm) Between Text "R13" (5.729mm,14.044mm) on Top Overlay And Text "R14" (5.725mm,12.646mm) on Top Overlay Silk Text to Silk Clearance [0.234mm]
   Violation between Silk To Silk Clearance Constraint: (0.085mm < 0.254mm) Between Text "R13" (5.729mm,14.044mm) on Top Overlay And Track (3.018mm,12.812mm)(5.618mm,12.812mm) on Top Overlay Silk Text to Silk Clearance [0.085mm]
   Violation between Silk To Silk Clearance Constraint: (0.028mm < 0.254mm) Between Text "R13" (5.729mm,14.044mm) on Top Overlay And Track (3.018mm,14.112mm)(5.618mm,14.112mm) on Top Overlay Silk Text to Silk Clearance [0.028mm]
   Violation between Silk To Silk Clearance Constraint: (0.054mm < 0.254mm) Between Text "R13" (5.729mm,14.044mm) on Top Overlay And Track (3.033mm,12.842mm)(5.633mm,12.842mm) on Top Overlay Silk Text to Silk Clearance [0.054mm]
   Violation between Silk To Silk Clearance Constraint: (0.106mm < 0.254mm) Between Text "R13" (5.729mm,14.044mm) on Top Overlay And Track (4.684mm,14.209mm)(5.603mm,14.209mm) on Top Overlay Silk Text to Silk Clearance [0.106mm]
   Violation between Silk To Silk Clearance Constraint: (0.106mm < 0.254mm) Between Text "R13" (5.729mm,14.044mm) on Top Overlay And Track (5.603mm,14.209mm)(5.603mm,15.509mm) on Top Overlay Silk Text to Silk Clearance [0.106mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "R13" (5.729mm,14.044mm) on Top Overlay And Track (5.618mm,12.812mm)(5.618mm,14.112mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.054mm < 0.254mm) Between Text "R13" (5.729mm,14.044mm) on Top Overlay And Track (5.633mm,11.542mm)(5.633mm,12.842mm) on Top Overlay Silk Text to Silk Clearance [0.054mm]
   Violation between Silk To Silk Clearance Constraint: (0.106mm < 0.254mm) Between Text "R14" (5.725mm,12.646mm) on Top Overlay And Text "R15" (5.729mm,11.379mm) on Top Overlay Silk Text to Silk Clearance [0.106mm]
   Violation between Silk To Silk Clearance Constraint: (0.02mm < 0.254mm) Between Text "R14" (5.725mm,12.646mm) on Top Overlay And Track (3.003mm,11.572mm)(5.603mm,11.572mm) on Top Overlay Silk Text to Silk Clearance [0.02mm]
   Violation between Silk To Silk Clearance Constraint: (0.096mm < 0.254mm) Between Text "R14" (5.725mm,12.646mm) on Top Overlay And Track (3.018mm,12.812mm)(5.618mm,12.812mm) on Top Overlay Silk Text to Silk Clearance [0.096mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R14" (5.725mm,12.646mm) on Top Overlay And Track (3.033mm,11.542mm)(5.633mm,11.542mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "R14" (5.725mm,12.646mm) on Top Overlay And Track (3.033mm,12.842mm)(5.633mm,12.842mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (0.02mm < 0.254mm) Between Text "R14" (5.725mm,12.646mm) on Top Overlay And Track (5.603mm,10.272mm)(5.603mm,11.572mm) on Top Overlay Silk Text to Silk Clearance [0.02mm]
   Violation between Silk To Silk Clearance Constraint: (0.096mm < 0.254mm) Between Text "R14" (5.725mm,12.646mm) on Top Overlay And Track (5.618mm,12.812mm)(5.618mm,14.112mm) on Top Overlay Silk Text to Silk Clearance [0.096mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R14" (5.725mm,12.646mm) on Top Overlay And Track (5.633mm,11.542mm)(5.633mm,12.842mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.035mm < 0.254mm) Between Text "R15" (5.729mm,11.379mm) on Top Overlay And Track (3.003mm,10.272mm)(5.603mm,10.272mm) on Top Overlay Silk Text to Silk Clearance [0.035mm]
   Violation between Silk To Silk Clearance Constraint: (0.129mm < 0.254mm) Between Text "R15" (5.729mm,11.379mm) on Top Overlay And Track (3.003mm,11.572mm)(5.603mm,11.572mm) on Top Overlay Silk Text to Silk Clearance [0.129mm]
   Violation between Silk To Silk Clearance Constraint: (0.088mm < 0.254mm) Between Text "R15" (5.729mm,11.379mm) on Top Overlay And Track (3.033mm,11.542mm)(5.633mm,11.542mm) on Top Overlay Silk Text to Silk Clearance [0.088mm]
   Violation between Silk To Silk Clearance Constraint: (0.016mm < 0.254mm) Between Text "R15" (5.729mm,11.379mm) on Top Overlay And Track (5.603mm,10.272mm)(5.603mm,11.572mm) on Top Overlay Silk Text to Silk Clearance [0.016mm]
   Violation between Silk To Silk Clearance Constraint: (0.088mm < 0.254mm) Between Text "R15" (5.729mm,11.379mm) on Top Overlay And Track (5.633mm,11.542mm)(5.633mm,12.842mm) on Top Overlay Silk Text to Silk Clearance [0.088mm]
   Violation between Silk To Silk Clearance Constraint: (0.233mm < 0.254mm) Between Text "R16" (2.78mm,17.452mm) on Top Overlay And Text "R17" (2.784mm,18.849mm) on Top Overlay Silk Text to Silk Clearance [0.233mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Text "R16" (2.78mm,17.452mm) on Top Overlay And Track (3.018mm,17.384mm)(3.018mm,18.684mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (0.146mm < 0.254mm) Between Text "R16" (2.78mm,17.452mm) on Top Overlay And Track (3.018mm,17.384mm)(5.618mm,17.384mm) on Top Overlay Silk Text to Silk Clearance [0.146mm]
   Violation between Silk To Silk Clearance Constraint: (0.172mm < 0.254mm) Between Text "R16" (2.78mm,17.452mm) on Top Overlay And Track (3.018mm,18.654mm)(3.018mm,19.954mm) on Top Overlay Silk Text to Silk Clearance [0.172mm]
   Violation between Silk To Silk Clearance Constraint: (0.172mm < 0.254mm) Between Text "R16" (2.78mm,17.452mm) on Top Overlay And Track (3.018mm,18.654mm)(5.618mm,18.654mm) on Top Overlay Silk Text to Silk Clearance [0.172mm]
   Violation between Silk To Silk Clearance Constraint: (0.186mm < 0.254mm) Between Text "R16" (2.78mm,17.452mm) on Top Overlay And Track (3.018mm,18.684mm)(5.618mm,18.684mm) on Top Overlay Silk Text to Silk Clearance [0.186mm]
   Violation between Silk To Silk Clearance Constraint: (0.184mm < 0.254mm) Between Text "R17" (2.784mm,18.849mm) on Top Overlay And Track (3.018mm,17.384mm)(3.018mm,18.684mm) on Top Overlay Silk Text to Silk Clearance [0.184mm]
   Violation between Silk To Silk Clearance Constraint: (0.132mm < 0.254mm) Between Text "R17" (2.784mm,18.849mm) on Top Overlay And Track (3.018mm,18.654mm)(3.018mm,19.954mm) on Top Overlay Silk Text to Silk Clearance [0.132mm]
   Violation between Silk To Silk Clearance Constraint: (0.203mm < 0.254mm) Between Text "R17" (2.784mm,18.849mm) on Top Overlay And Track (3.018mm,18.654mm)(5.618mm,18.654mm) on Top Overlay Silk Text to Silk Clearance [0.203mm]
   Violation between Silk To Silk Clearance Constraint: (0.184mm < 0.254mm) Between Text "R17" (2.784mm,18.849mm) on Top Overlay And Track (3.018mm,18.684mm)(5.618mm,18.684mm) on Top Overlay Silk Text to Silk Clearance [0.184mm]
   Violation between Silk To Silk Clearance Constraint: (0.164mm < 0.254mm) Between Text "R17" (2.784mm,18.849mm) on Top Overlay And Track (3.018mm,19.954mm)(5.618mm,19.954mm) on Top Overlay Silk Text to Silk Clearance [0.164mm]
   Violation between Silk To Silk Clearance Constraint: (0.094mm < 0.254mm) Between Text "R18" (21.008mm,7.634mm) on Top Overlay And Track (19.543mm,8.225mm)(20.843mm,8.225mm) on Top Overlay Silk Text to Silk Clearance [0.094mm]
   Violation between Silk To Silk Clearance Constraint: (0.119mm < 0.254mm) Between Text "R18" (21.008mm,7.634mm) on Top Overlay And Track (20.813mm,8.225mm)(20.813mm,10.825mm) on Top Overlay Silk Text to Silk Clearance [0.119mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "R18" (21.008mm,7.634mm) on Top Overlay And Track (20.813mm,8.225mm)(22.113mm,8.225mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.094mm < 0.254mm) Between Text "R18" (21.008mm,7.634mm) on Top Overlay And Track (20.843mm,8.225mm)(20.843mm,10.825mm) on Top Overlay Silk Text to Silk Clearance [0.094mm]
   Violation between Silk To Silk Clearance Constraint: (0.02mm < 0.254mm) Between Text "R18" (21.008mm,7.634mm) on Top Overlay And Track (22.113mm,8.225mm)(22.113mm,10.825mm) on Top Overlay Silk Text to Silk Clearance [0.02mm]
   Violation between Silk To Silk Clearance Constraint: (0.049mm < 0.254mm) Between Text "R19" (10.848mm,3.443mm) on Top Overlay And Track (10.765mm,2.017mm)(10.765mm,3.317mm) on Top Overlay Silk Text to Silk Clearance [0.049mm]
   Violation between Silk To Silk Clearance Constraint: (0.016mm < 0.254mm) Between Text "R19" (10.848mm,3.443mm) on Top Overlay And Track (10.765mm,3.317mm)(13.365mm,3.317mm) on Top Overlay Silk Text to Silk Clearance [0.016mm]
   Violation between Silk To Silk Clearance Constraint: (0.146mm < 0.254mm) Between Text "R2" (5.325mm,2.931mm) on Top Overlay And Track (3.795mm,2.839mm)(5.095mm,2.839mm) on Top Overlay Silk Text to Silk Clearance [0.146mm]
   Violation between Silk To Silk Clearance Constraint: (0.179mm < 0.254mm) Between Text "R2" (5.325mm,2.931mm) on Top Overlay And Track (5.065mm,0.224mm)(5.065mm,2.824mm) on Top Overlay Silk Text to Silk Clearance [0.179mm]
   Violation between Silk To Silk Clearance Constraint: (0.005mm < 0.254mm) Between Text "R2" (5.325mm,2.931mm) on Top Overlay And Track (5.065mm,2.824mm)(6.365mm,2.824mm) on Top Overlay Silk Text to Silk Clearance [0.005mm]
   Violation between Silk To Silk Clearance Constraint: (0.146mm < 0.254mm) Between Text "R2" (5.325mm,2.931mm) on Top Overlay And Track (5.095mm,0.239mm)(5.095mm,2.839mm) on Top Overlay Silk Text to Silk Clearance [0.146mm]
   Violation between Silk To Silk Clearance Constraint: (0.179mm < 0.254mm) Between Text "R2" (5.325mm,2.931mm) on Top Overlay And Track (6.365mm,0.224mm)(6.365mm,2.824mm) on Top Overlay Silk Text to Silk Clearance [0.179mm]
   Violation between Silk To Silk Clearance Constraint: (0.053mm < 0.254mm) Between Text "R20" (15.167mm,5.983mm) on Top Overlay And Track (15.068mm,6.589mm)(15.068mm,7.889mm) on Top Overlay Silk Text to Silk Clearance [0.053mm]
   Violation between Silk To Silk Clearance Constraint: (0.016mm < 0.254mm) Between Text "R20" (15.167mm,5.983mm) on Top Overlay And Track (15.068mm,6.589mm)(17.668mm,6.589mm) on Top Overlay Silk Text to Silk Clearance [0.016mm]
   Violation between Silk To Silk Clearance Constraint: (0.036mm < 0.254mm) Between Text "R21" (19.658mm,7.63mm) on Top Overlay And Track (18.273mm,8.225mm)(19.573mm,8.225mm) on Top Overlay Silk Text to Silk Clearance [0.036mm]
   Violation between Silk To Silk Clearance Constraint: (0.057mm < 0.254mm) Between Text "R21" (19.658mm,7.63mm) on Top Overlay And Track (19.543mm,8.225mm)(19.543mm,10.825mm) on Top Overlay Silk Text to Silk Clearance [0.057mm]
   Violation between Silk To Silk Clearance Constraint: (0.005mm < 0.254mm) Between Text "R21" (19.658mm,7.63mm) on Top Overlay And Track (19.543mm,8.225mm)(20.843mm,8.225mm) on Top Overlay Silk Text to Silk Clearance [0.005mm]
   Violation between Silk To Silk Clearance Constraint: (0.036mm < 0.254mm) Between Text "R21" (19.658mm,7.63mm) on Top Overlay And Track (19.573mm,8.225mm)(19.573mm,9.144mm) on Top Overlay Silk Text to Silk Clearance [0.036mm]
   Violation between Silk To Silk Clearance Constraint: (0.035mm < 0.254mm) Between Text "R21" (19.658mm,7.63mm) on Top Overlay And Track (20.813mm,8.225mm)(20.813mm,10.825mm) on Top Overlay Silk Text to Silk Clearance [0.035mm]
   Violation between Silk To Silk Clearance Constraint: (0.035mm < 0.254mm) Between Text "R21" (19.658mm,7.63mm) on Top Overlay And Track (20.813mm,8.225mm)(22.113mm,8.225mm) on Top Overlay Silk Text to Silk Clearance [0.035mm]
   Violation between Silk To Silk Clearance Constraint: (0.055mm < 0.254mm) Between Text "R21" (19.658mm,7.63mm) on Top Overlay And Track (20.843mm,8.225mm)(20.843mm,10.825mm) on Top Overlay Silk Text to Silk Clearance [0.055mm]
   Violation between Silk To Silk Clearance Constraint: (0.111mm < 0.254mm) Between Text "R3" (20.943mm,14.111mm) on Top Overlay And Track (20.731mm,13.701mm)(20.731mm,15.001mm) on Top Overlay Silk Text to Silk Clearance [0.111mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "R4" (5.323mm,31.253mm) on Top Overlay And Track (5.065mm,28.418mm)(5.065mm,31.018mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (0.133mm < 0.254mm) Between Text "R4" (5.323mm,31.253mm) on Top Overlay And Track (5.065mm,31.018mm)(6.365mm,31.018mm) on Top Overlay Silk Text to Silk Clearance [0.133mm]
   Violation between Silk To Silk Clearance Constraint: (0.017mm < 0.254mm) Between Text "R5" (20.688mm,5.984mm) on Top Overlay And Track (20.305mm,5.857mm)(21.605mm,5.857mm) on Top Overlay Silk Text to Silk Clearance [0.017mm]
   Violation between Silk To Silk Clearance Constraint: (0.142mm < 0.254mm) Between Text "R5" (20.688mm,5.984mm) on Top Overlay And Track (21.605mm,3.257mm)(21.605mm,5.857mm) on Top Overlay Silk Text to Silk Clearance [0.142mm]
   Violation between Silk To Silk Clearance Constraint: (0.126mm < 0.254mm) Between Text "R6" (20.943mm,12.714mm) on Top Overlay And Track (20.716mm,12.304mm)(20.716mm,13.604mm) on Top Overlay Silk Text to Silk Clearance [0.126mm]
   Violation between Silk To Silk Clearance Constraint: (0.111mm < 0.254mm) Between Text "R7" (20.943mm,20.077mm) on Top Overlay And Track (20.731mm,19.67mm)(20.731mm,20.97mm) on Top Overlay Silk Text to Silk Clearance [0.111mm]
   Violation between Silk To Silk Clearance Constraint: (0.11mm < 0.254mm) Between Text "R8" (20.943mm,18.81mm) on Top Overlay And Track (20.731mm,18.4mm)(20.731mm,19.7mm) on Top Overlay Silk Text to Silk Clearance [0.11mm]
   Violation between Silk To Silk Clearance Constraint: (0.158mm < 0.254mm) Between Text "R9" (7.989mm,2.935mm) on Top Overlay And Track (6.462mm,2.809mm)(7.762mm,2.809mm) on Top Overlay Silk Text to Silk Clearance [0.158mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "R9" (7.989mm,2.935mm) on Top Overlay And Track (7.732mm,0.224mm)(7.732mm,2.824mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "R9" (7.989mm,2.935mm) on Top Overlay And Track (7.732mm,2.824mm)(9.032mm,2.824mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.158mm < 0.254mm) Between Text "R9" (7.989mm,2.935mm) on Top Overlay And Track (7.762mm,0.209mm)(7.762mm,2.809mm) on Top Overlay Silk Text to Silk Clearance [0.158mm]
   Violation between Silk To Silk Clearance Constraint: (0.244mm < 0.254mm) Between Text "R9" (7.989mm,2.935mm) on Top Overlay And Track (9.032mm,0.224mm)(9.032mm,2.824mm) on Top Overlay Silk Text to Silk Clearance [0.244mm]
   Violation between Silk To Silk Clearance Constraint: (0.164mm < 0.254mm) Between Text "V1" (23.524mm,29.474mm) on Top Overlay And Track (23.368mm,29.21mm)(24.638mm,29.21mm) on Top Overlay Silk Text to Silk Clearance [0.164mm]
Rule Violations :139

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 539
Waived Violations : 0
Time Elapsed        : 00:00:01