aag 994 52 79 1 863
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106 1
108 353
110 365
112 377
114 393
116 405
118 417
120 429
122 441
124 459
126 471
128 483
130 495
132 507
134 519
136 531
138 543
140 641
142 660
144 678
146 695
148 707
150 719
152 731
154 743
156 755
158 767
160 779
162 791
164 815
166 833
168 851
170 861
172 875
174 897
176 915
178 933
180 1087
182 1115
184 1121
186 1127
188 1133
190 1145
192 1157
194 1169
196 1673
198 1722
200 1760
202 1798
204 1805
206 1811
208 1817
210 1823
212 1829
214 1835
216 1841
218 1847
220 1853
222 1854
224 1862
226 1872
228 1883
230 1889
232 1895
234 1901
236 1907
238 1913
240 1923
242 1929
244 1935
246 1941
248 1947
250 1953
252 1959
254 1965
256 1971
258 1977
260 1983
262 1989
327
264 227 106
266 226 106
268 265 106
270 225 106
272 224 106
274 271 106
276 223 106
278 222 106
280 277 106
282 275 269
284 283 268
286 284 274
288 274 269
290 275 266
292 291 289
294 279 274
296 294 292
298 297 287
300 95 93
302 300 97
304 303 96
306 304 301
308 94 92
310 309 301
312 301 97
314 300 96
316 315 313
318 92 91
320 318 310
322 320 316
324 323 307
326 324 298
328 93 91
330 328 95
332 330 97
334 332 54
336 4 3
338 336 7
340 338 334
342 109 106
344 108 106
346 343 106
348 340 8
350 344 341
352 351 349
354 111 106
356 110 106
358 355 106
360 340 10
362 356 341
364 363 361
366 113 106
368 112 106
370 367 106
372 340 12
374 368 341
376 375 373
378 328 94
380 378 97
382 115 106
384 114 106
386 383 106
388 380 28
390 384 381
392 391 389
394 117 106
396 116 106
398 395 106
400 380 30
402 396 381
404 403 401
406 119 106
408 118 106
410 407 106
412 380 32
414 408 381
416 415 413
418 121 106
420 120 106
422 419 106
424 380 14
426 420 381
428 427 425
430 123 106
432 122 106
434 431 106
436 380 16
438 432 381
440 439 437
442 5 2
444 442 7
446 444 334
448 125 106
450 124 106
452 449 106
454 446 8
456 450 447
458 457 455
460 127 106
462 126 106
464 461 106
466 446 10
468 462 447
470 469 467
472 129 106
474 128 106
476 473 106
478 380 68
480 474 381
482 481 479
484 131 106
486 130 106
488 485 106
490 380 70
492 486 381
494 493 491
496 133 106
498 132 106
500 497 106
502 380 72
504 498 381
506 505 503
508 135 106
510 134 106
512 509 106
514 380 34
516 510 381
518 517 515
520 137 106
522 136 106
524 521 106
526 380 36
528 522 381
530 529 527
532 139 106
534 138 106
536 533 106
538 380 38
540 534 381
542 541 539
544 93 90
546 544 95
548 546 96
550 141 106
552 140 106
554 551 106
556 143 106
558 142 106
560 557 106
562 145 106
564 144 106
566 563 106
568 559 553
570 568 565
572 570 548
574 463 452
576 574 572
578 464 451
580 578 572
582 464 452
584 582 572
586 358 346
588 586 370
590 588 584
592 559 554
594 592 565
596 594 548
598 596 88
600 560 553
602 600 565
604 602 548
606 604 98
608 560 554
610 608 565
612 610 548
614 612 56
616 568 566
618 616 548
620 618 56
622 621 552
624 622 615
626 624 607
628 626 599
630 628 585
632 630 591
634 633 591
636 635 581
638 636 577
640 639 577
642 621 558
644 642 615
646 644 607
648 646 599
650 648 585
652 650 591
654 653 591
656 655 581
658 657 581
660 659 577
662 621 564
664 662 615
666 664 607
668 666 599
670 668 585
672 671 585
674 673 591
676 674 581
678 676 577
680 318 95
682 680 97
684 147 106
686 146 106
688 685 106
690 682 74
692 686 683
694 693 691
696 149 106
698 148 106
700 697 106
702 682 76
704 698 683
706 705 703
708 151 106
710 150 106
712 709 106
714 682 78
716 710 683
718 717 715
720 153 106
722 152 106
724 721 106
726 682 80
728 722 683
730 729 727
732 155 106
734 154 106
736 733 106
738 682 82
740 734 683
742 741 739
744 157 106
746 156 106
748 745 106
750 682 84
752 746 683
754 753 751
756 159 106
758 158 106
760 757 106
762 380 48
764 758 381
766 765 763
768 161 106
770 160 106
772 769 106
774 380 50
776 770 381
778 777 775
780 163 106
782 162 106
784 781 106
786 380 52
788 782 381
790 789 787
792 4 2
794 792 7
796 794 334
798 253 106
800 252 106
802 799 106
804 165 106
806 164 106
808 805 106
810 800 796
812 806 797
814 813 811
816 255 106
818 254 106
820 817 106
822 167 106
824 166 106
826 823 106
828 818 796
830 824 797
832 831 829
834 257 106
836 256 106
838 835 106
840 169 106
842 168 106
844 841 106
846 836 796
848 842 797
850 849 847
852 336 6
854 852 334
856 854 12
858 855 12
860 859 857
862 332 55
864 5 3
866 864 7
868 866 862
870 868 8
872 869 8
874 873 871
876 864 6
878 876 334
880 259 106
882 258 106
884 881 106
886 175 106
888 174 106
890 887 106
892 882 878
894 888 879
896 895 893
898 261 106
900 260 106
902 899 106
904 177 106
906 176 106
908 905 106
910 900 878
912 906 879
914 913 911
916 263 106
918 262 106
920 917 106
922 179 106
924 178 106
926 923 106
928 918 878
930 924 879
932 931 929
934 172 106
936 935 8
938 181 106
940 180 106
942 939 106
944 940 937
946 183 106
948 182 106
950 947 106
952 950 941
954 221 106
956 220 106
958 955 106
960 229 106
962 228 106
964 961 106
966 231 106
968 230 106
970 967 106
972 232 106
974 969 964
976 974 973
978 977 958
980 970 963
982 980 973
984 983 957
986 985 979
988 686 347
990 689 344
992 991 989
994 698 359
996 701 356
998 997 995
1000 710 371
1002 713 368
1004 1003 1001
1006 998 992
1008 1006 1004
1010 1008 986
1012 185 106
1014 184 106
1016 1013 106
1018 1017 722
1020 1014 725
1022 1021 1019
1024 187 106
1026 186 106
1028 1025 106
1030 1029 734
1032 1026 737
1034 1033 1031
1036 189 106
1038 188 106
1040 1037 106
1042 1041 746
1044 1038 749
1046 1045 1043
1048 1034 1022
1050 1048 1046
1052 1050 1010
1054 171 106
1056 1055 106
1058 1056 1052
1060 940 47
1062 1061 47
1064 1059 940
1066 1063 1058
1068 1067 1065
1070 950 942
1072 1070 86
1074 1073 940
1076 1069 952
1078 1074 953
1080 1079 1077
1082 944 868
1084 1081 869
1086 1085 1083
1088 948 937
1090 1089 937
1092 948 47
1094 1093 47
1096 1059 948
1098 1095 1058
1100 1099 1097
1102 1073 948
1104 1101 952
1106 1102 953
1108 1107 1105
1110 1091 868
1112 1109 869
1114 1113 1111
1116 344 340
1118 1014 341
1120 1119 1117
1122 356 340
1124 1026 341
1126 1125 1123
1128 368 340
1130 1038 341
1132 1131 1129
1134 191 106
1136 190 106
1138 1135 106
1140 380 100
1142 1136 381
1144 1143 1141
1146 193 106
1148 192 106
1150 1147 106
1152 380 102
1154 1148 381
1156 1155 1153
1158 195 106
1160 194 106
1162 1159 106
1164 380 104
1166 1160 381
1168 1167 1165
1170 197 106
1172 196 106
1174 1171 106
1176 199 106
1178 198 106
1180 1177 106
1182 201 106
1184 200 106
1186 1183 106
1188 203 106
1190 202 106
1192 1189 106
1194 1179 1173
1196 1194 1185
1198 1196 1191
1200 92 90
1202 1200 95
1204 1202 97
1206 1204 1198
1208 1179 1174
1210 1208 1185
1212 1210 1191
1214 602 98
1216 1214 1212
1218 1216 548
1220 1180 1173
1222 1220 1185
1224 1222 1191
1226 616 56
1228 1226 1224
1230 1228 548
1232 1180 1174
1234 1232 1185
1236 1234 1191
1238 1236 380
1240 1238 67
1242 1238 66
1244 1194 1186
1246 1244 1191
1248 1246 1072
1250 800 513
1252 803 510
1254 1253 1251
1256 818 525
1258 821 522
1260 1259 1257
1262 836 537
1264 839 534
1266 1265 1263
1268 1260 1254
1270 1268 1266
1272 235 106
1274 234 106
1276 1273 106
1278 1277 806
1280 1274 809
1282 1281 1279
1284 237 106
1286 236 106
1288 1285 106
1290 1289 824
1292 1286 827
1294 1293 1291
1296 239 106
1298 238 106
1300 1297 106
1302 1301 842
1304 1298 845
1306 1305 1303
1308 1294 1282
1310 1308 1306
1312 1310 1270
1314 1139 882
1316 1136 885
1318 1317 1315
1320 1151 900
1322 1148 903
1324 1323 1321
1326 1163 918
1328 1160 921
1330 1329 1327
1332 1324 1318
1334 1332 1330
1336 1334 1312
1338 888 387
1340 891 384
1342 1341 1339
1344 906 399
1346 909 396
1348 1347 1345
1350 924 411
1352 927 408
1354 1353 1351
1356 1348 1342
1358 1356 1354
1360 1358 1336
1362 215 106
1364 214 106
1366 1363 106
1368 241 106
1370 240 106
1372 1369 106
1374 1370 1367
1376 1373 1364
1378 1377 1375
1380 217 106
1382 216 106
1384 1381 106
1386 243 106
1388 242 106
1390 1387 106
1392 1388 1385
1394 1391 1382
1396 1395 1393
1398 219 106
1400 218 106
1402 1399 106
1404 245 106
1406 244 106
1408 1405 106
1410 1406 1403
1412 1409 1400
1414 1413 1411
1416 1396 1378
1418 1416 1414
1420 1418 1360
1422 247 106
1424 246 106
1426 1423 106
1428 1424 761
1430 1427 758
1432 1431 1429
1434 249 106
1436 248 106
1438 1435 106
1440 1436 773
1442 1439 770
1444 1443 1441
1446 251 106
1448 250 106
1450 1447 106
1452 1448 785
1454 1451 782
1456 1455 1453
1458 1444 1432
1460 1458 1456
1462 1460 1420
1464 477 344
1466 474 347
1468 1467 1465
1470 489 356
1472 486 359
1474 1473 1471
1476 501 368
1478 498 371
1480 1479 1477
1482 1474 1468
1484 1482 1480
1486 1484 1462
1488 209 106
1490 208 106
1492 1489 106
1494 1493 1014
1496 1490 1017
1498 1497 1495
1500 211 106
1502 210 106
1504 1501 106
1506 1505 1026
1508 1502 1029
1510 1509 1507
1512 213 106
1514 212 106
1516 1513 106
1518 1517 1038
1520 1514 1041
1522 1521 1519
1524 1510 1498
1526 1524 1522
1528 1526 1486
1530 205 106
1532 204 106
1534 1531 106
1536 1532 423
1538 1535 420
1540 1539 1537
1542 207 106
1544 206 106
1546 1543 106
1548 1544 435
1550 1547 432
1552 1551 1549
1554 1552 1540
1556 1554 1528
1558 1556 957
1560 1559 1248
1562 1560 548
1564 1248 58
1566 1564 548
1568 1248 59
1570 1568 548
1572 1208 1186
1574 1572 1191
1576 1574 1072
1578 1556 958
1580 1579 1576
1582 1580 548
1584 1576 58
1586 1584 548
1588 1576 59
1590 1588 548
1592 1220 1186
1594 1592 1191
1596 544 94
1598 1596 97
1600 1598 1594
1602 1232 1186
1604 1602 1191
1606 318 94
1608 1606 97
1610 1608 1604
1612 1196 1192
1614 1200 94
1616 1614 97
1618 1616 1612
1620 1210 1192
1622 330 96
1624 1622 1620
1626 1625 1172
1628 1627 1625
1630 1629 1619
1632 1631 1619
1634 1633 1611
1636 1635 1611
1638 1637 1601
1640 1639 1601
1642 1641 1591
1644 1643 1591
1646 1645 1587
1648 1646 1583
1650 1648 1571
1652 1651 1571
1654 1653 1567
1656 1654 1563
1658 1656 1243
1660 1659 1243
1662 1661 1241
1664 1662 1231
1666 1665 1231
1668 1667 1219
1670 1668 1207
1672 1671 1207
1674 1625 1178
1676 1675 1625
1678 1677 1619
1680 1679 1619
1682 1681 1611
1684 1683 1611
1686 1685 1601
1688 1687 1601
1690 1689 1591
1692 1690 1587
1694 1692 1583
1696 1695 1583
1698 1697 1571
1700 1699 1571
1702 1701 1567
1704 1703 1567
1706 1705 1563
1708 1707 1563
1710 1709 1243
1712 1710 1241
1714 1712 1231
1716 1715 1231
1718 1717 1219
1720 1719 1219
1722 1721 1207
1724 1625 1184
1726 1724 1619
1728 1726 1611
1730 1728 1601
1732 1730 1591
1734 1732 1587
1736 1734 1583
1738 1736 1571
1740 1739 1571
1742 1741 1567
1744 1743 1567
1746 1745 1563
1748 1746 1243
1750 1749 1243
1752 1751 1241
1754 1753 1241
1756 1755 1231
1758 1756 1219
1760 1758 1207
1762 1625 1190
1764 1762 1619
1766 1764 1611
1768 1766 1601
1770 1768 1591
1772 1771 1591
1774 1773 1587
1776 1775 1587
1778 1777 1583
1780 1779 1583
1782 1781 1571
1784 1782 1567
1786 1784 1563
1788 1787 1563
1790 1789 1243
1792 1790 1241
1794 1792 1231
1796 1794 1219
1798 1796 1207
1800 682 24
1802 1532 683
1804 1803 1801
1806 682 26
1808 1544 683
1810 1809 1807
1812 380 60
1814 1490 381
1816 1815 1813
1818 380 62
1820 1502 381
1822 1821 1819
1824 380 64
1826 1514 381
1828 1827 1825
1830 380 40
1832 1364 381
1834 1833 1831
1836 380 42
1838 1382 381
1840 1839 1837
1842 380 44
1844 1400 381
1846 1845 1843
1848 868 10
1850 869 10
1852 1851 1849
1854 1237 281
1856 278 275
1858 279 272
1860 1859 1857
1862 1861 1237
1864 278 272
1866 1864 269
1868 1865 266
1870 1869 1867
1872 1871 1237
1874 792 6
1876 1874 334
1878 1876 8
1880 1877 962
1882 1881 1879
1884 1876 10
1886 1877 968
1888 1887 1885
1890 1876 12
1892 1877 972
1894 1893 1891
1896 380 18
1898 1274 381
1900 1899 1897
1902 380 20
1904 1286 381
1906 1905 1903
1908 380 22
1910 1298 381
1912 1911 1909
1914 442 6
1916 1914 334
1918 1916 8
1920 1917 1370
1922 1921 1919
1924 1916 10
1926 1917 1388
1928 1927 1925
1930 1916 12
1932 1917 1406
1934 1933 1931
1936 1916 1370
1938 1917 1424
1940 1939 1937
1942 1916 1388
1944 1917 1436
1946 1945 1943
1948 1916 1406
1950 1917 1448
1952 1951 1949
1954 796 8
1956 800 797
1958 1957 1955
1960 796 10
1962 818 797
1964 1963 1961
1966 796 12
1968 836 797
1970 1969 1967
1972 878 8
1974 882 879
1976 1975 1973
1978 878 10
1980 900 879
1982 1981 1979
1984 878 12
1986 918 879
1988 1987 1985
i0 controllable_addr_abs<0>
i1 controllable_addr_abs<1>
i2 controllable_addr_abs<2>
i3 controllable_write8_val_abs<0>
i4 controllable_write8_val_abs<1>
i5 controllable_write8_val_abs<2>
i6 i_reqBuf_abs<0>
i7 i_reqBuf_abs<1>
i8 i_reqLBA1_abs<0>
i9 i_reqLBA1_abs<1>
i10 i_reqLBA1_abs<2>
i11 controllable_fillPrdAddr_abs<0>
i12 controllable_fillPrdAddr_abs<1>
i13 i_reqLBA3_abs<0>
i14 i_reqLBA3_abs<1>
i15 i_reqLBA3_abs<2>
i16 i_reqLBA0_abs<0>
i17 i_reqLBA0_abs<1>
i18 i_reqLBA0_abs<2>
i19 i_reqLBA4_abs<0>
i20 i_reqLBA4_abs<1>
i21 i_reqLBA4_abs<2>
i22 controllable_dmaStartClass_conc
i23 i_reqLBA5_abs<0>
i24 i_reqLBA5_abs<1>
i25 i_reqLBA5_abs<2>
i26 controllable_bank_abs
i27 controllable_featXFRClass_conc
i28 i_transSuccess_conc
i29 i_reqSect1_abs<0>
i30 i_reqSect1_abs<1>
i31 i_reqSect1_abs<2>
i32 i_osReqType_conc
i33 i_reqSect0_abs<0>
i34 i_reqSect0_abs<1>
i35 i_reqSect0_abs<2>
i36 controllable_fillPrdNSect_abs<0>
i37 controllable_fillPrdNSect_abs<1>
i38 controllable_fillPrdNSect_abs<2>
i39 controllable_fillPrdNSect_abs<3>
i40 controllable_fillPrdNSect_abs<4>
i41 controllable_fillPrdNSect_abs<5>
i42 controllable_busMasterClass_conc
i43 controllable_featWCClass_conc
i44 controllable_tag_conc<0>
i45 controllable_tag_conc<1>
i46 controllable_tag_conc<2>
i47 controllable_tag_conc<3>
i48 controllable_featNWCClass_conc
i49 i_reqLBA2_abs<0>
i50 i_reqLBA2_abs<1>
i51 i_reqLBA2_abs<2>
l0 n107
l1 state_regSectors0_abs<0>_out
l2 state_regSectors0_abs<1>_out
l3 state_regSectors0_abs<2>_out
l4 state_os_lba3_abs<0>_out
l5 state_os_lba3_abs<1>_out
l6 state_os_lba3_abs<2>_out
l7 state_os_buf_abs<0>_out
l8 state_os_buf_abs<1>_out
l9 state_regFeature0_abs<0>_out
l10 state_regFeature0_abs<1>_out
l11 state_os_sect0_abs<0>_out
l12 state_os_sect0_abs<1>_out
l13 state_os_sect0_abs<2>_out
l14 state_os_lba0_abs<0>_out
l15 state_os_lba0_abs<1>_out
l16 state_os_lba0_abs<2>_out
l17 state_setFeatState_conc<0>_out
l18 state_setFeatState_conc<1>_out
l19 state_setFeatState_conc<2>_out
l20 state_bufSectors_abs<0>_out
l21 state_bufSectors_abs<1>_out
l22 state_bufSectors_abs<2>_out
l23 state_bufSectors_abs<3>_out
l24 state_bufSectors_abs<4>_out
l25 state_bufSectors_abs<5>_out
l26 state_os_lba5_abs<0>_out
l27 state_os_lba5_abs<1>_out
l28 state_os_lba5_abs<2>_out
l29 state_regLBALow1_abs<0>_out
l30 state_regLBALow1_abs<1>_out
l31 state_regLBALow1_abs<2>_out
l32 state_regDev_LBA_abs_out
l33 state_regBMCommand_Start_abs_out
l34 state_regLBAMid1_abs<0>_out
l35 state_regLBAMid1_abs<1>_out
l36 state_regLBAMid1_abs<2>_out
l37 state_stDMACmd_conc<0>_out
l38 state_stDMACmd_conc<1>_out
l39 state_regSectors1_abs<0>_out
l40 state_regSectors1_abs<1>_out
l41 state_regSectors1_abs<2>_out
l42 state_os_lba2_abs<0>_out
l43 state_os_lba2_abs<1>_out
l44 state_os_lba2_abs<2>_out
l45 state_osState_conc<0>_out
l46 state_osState_conc<1>_out
l47 state_osState_conc<2>_out
l48 state_osState_conc<3>_out
l49 state_bufAddr_abs<0>_out
l50 state_bufAddr_abs<1>_out
l51 state_os_sect1_abs<0>_out
l52 state_os_sect1_abs<1>_out
l53 state_os_sect1_abs<2>_out
l54 state_os_lba4_abs<0>_out
l55 state_os_lba4_abs<1>_out
l56 state_os_lba4_abs<2>_out
l57 state_regBMCommand_RW_abs_out
l58 fair_cnt<0>_out
l59 fair_cnt<1>_out
l60 fair_cnt<2>_out
l61 state_regCommand_abs<0>_out
l62 state_regCommand_abs<1>_out
l63 state_regCommand_abs<2>_out
l64 state_os_lba1_abs<0>_out
l65 state_os_lba1_abs<1>_out
l66 state_os_lba1_abs<2>_out
l67 state_regLBAHigh0_abs<0>_out
l68 state_regLBAHigh0_abs<1>_out
l69 state_regLBAHigh0_abs<2>_out
l70 state_regLBAHigh1_abs<0>_out
l71 state_regLBAHigh1_abs<1>_out
l72 state_regLBAHigh1_abs<2>_out
l73 state_regLBALow0_abs<0>_out
l74 state_regLBALow0_abs<1>_out
l75 state_regLBALow0_abs<2>_out
l76 state_regLBAMid0_abs<0>_out
l77 state_regLBAMid0_abs<1>_out
l78 state_regLBAMid0_abs<2>_out
o0 o_err
c
ide_hard_drive_controller_2
This file was written by ABC on Tue Mar 11 20:24:17 2014
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv driver_c6.v   ---gives--> driver_c6.mv
> abc -c "read_blif_mv driver_c6.mv; write_aiger -s driver_c6n.aig"   ---gives--> driver_c6n.aig
> aigtoaig driver_c6n.aig driver_c6n.aag   ---gives--> driver_c6n.aag (this file)
Content of driver_c6.v:
// IDE hard drive controller specification and operating system interface
// specification for device driver synthesis.
// This file describes a GR(1) game played by a device driver for an IDE hard
// disk against its environment consisting of the hard disk and operating
// system.

`define WIDTH1 2
`define WIDTH2 1

`define CMD_READ_DMA_EXT  1
`define CMD_WRITE_DMA_EXT 2
`define FEAT_WC           1
`define FEAT_NWC          2
`define FEAT_XFR_MODE     3
`define XM_ULTRA_DMA      7

`define RCMD              1
`define REG_FEATURE0      1
`define REG_SECTORS       2
`define REG_LBA_LOW       3
`define REG_LBA_MID       4
`define REG_LBA_HIGH      5
`define REG_DEV           6
`define REG_ERRCMD        7

`define RDMA              0
`define REG_BM_COMMAND    0

//typedef enum {read=0, write=1} i_osReqType_enum;
`define read              0
`define write             1

//typedef enum {write8, write32, fillPrd, reset, os_req, ack_read_succ, ack_read_fail, ack_write_succ, ack_write_fail, class_event} controllable_tag_enum;
`define write8            0
`define write32           1
`define fillPrd           2
`define reset             3
`define os_req            4
`define ack_read_succ     5
`define ack_read_fail     6
`define ack_write_succ    7
`define ack_write_fail    8
`define class_event       9

//typedef enum {wait_bm_ready=0, dma_read=1, bm_read_prd=2, bm_ready=3} state_stDMACmd_enum;
`define wait_bm_ready     0
`define dma_read          1
`define bm_read_prd       2
`define bm_ready          3


//typedef enum {setFeatIdle=0, setFeatWC=1, setFeatNWC=2, setFeatXFR0=3, setFeatXFR1=4} state_setFeatState_enum;
`define setFeatIdle       0
`define setFeatWC         1
`define setFeatNWC        2
`define setFeatXFR0       3
`define setFeatXFR1       4

//typedef enum {os_init=0, os_reset=1, os_write_cache=2, os_idle=3, os_read_pending=4, os_write_pending=5, os_read_ack_succ=6, os_read_ack_fail=7, os_write_ack_succ=8, os_write_ack_fail=9, os_error=10} state_osState_enum;
`define os_init           0
`define os_reset          1
`define os_write_cache    2
`define os_idle           3
`define os_read_pending   4
`define os_write_pending  5
`define os_read_ack_succ  6
`define os_read_ack_fail  7
`define os_write_ack_succ 8
`define os_write_ack_fail 9
`define os_error          10

module ide_hard_drive_controller_2(
        o_err,
        i_clk,
        i_osReqType_conc,
        i_reqLBA0_abs,
        i_reqLBA1_abs,
        i_reqLBA2_abs,
        i_reqLBA3_abs,
        i_reqLBA4_abs,
        i_reqLBA5_abs,
        i_reqSect0_abs,
        i_reqSect1_abs,
        i_reqBuf_abs,
        i_transSuccess_conc,
        controllable_tag_conc,
        controllable_bank_abs,
        controllable_addr_abs,
        controllable_write8_val_abs,
        controllable_fillPrdAddr_abs,
        controllable_fillPrdNSect_abs,
        controllable_featWCClass_conc,
        controllable_featNWCClass_conc,
        controllable_featXFRClass_conc,
        controllable_busMasterClass_conc,
        controllable_dmaStartClass_conc );

input i_clk;
input i_osReqType_conc ;
input [`WIDTH1:0] i_reqLBA0_abs ;
input [`WIDTH1:0] i_reqLBA1_abs ;
input [`WIDTH1:0] i_reqLBA2_abs ;
input [`WIDTH1:0] i_reqLBA3_abs ;
input [`WIDTH1:0] i_reqLBA4_abs ;
input [`WIDTH1:0] i_reqLBA5_abs ;
input [`WIDTH1:0] i_reqSect0_abs ;
input [`WIDTH1:0] i_reqSect1_abs ;
input [`WIDTH2:0] i_reqBuf_abs ;
input i_transSuccess_conc ;
input [3:0] controllable_tag_conc ;
input controllable_bank_abs ;
input [2:0] controllable_addr_abs ;
input [`WIDTH1:0] controllable_write8_val_abs ;
input [`WIDTH2:0] controllable_fillPrdAddr_abs ;
input [5:0] controllable_fillPrdNSect_abs ;
input controllable_featWCClass_conc ;
input controllable_featNWCClass_conc ;
input controllable_featXFRClass_conc ;
input controllable_busMasterClass_conc ;
input controllable_dmaStartClass_conc ;
output o_err;

reg [1:0] state_stDMACmd_conc ;
reg [2:0] state_setFeatState_conc ;
reg [1:0] state_regFeature0_abs ;
reg [`WIDTH1:0] state_regSectors0_abs ;
reg [`WIDTH1:0] state_regSectors1_abs ;
reg [`WIDTH1:0] state_regLBALow0_abs ;
reg [`WIDTH1:0] state_regLBALow1_abs ;
reg [`WIDTH1:0] state_regLBAMid0_abs ;
reg [`WIDTH1:0] state_regLBAMid1_abs ;
reg [`WIDTH1:0] state_regLBAHigh0_abs ;
reg [`WIDTH1:0] state_regLBAHigh1_abs ;
reg state_regDev_LBA_abs ;
reg [`WIDTH1:0] state_regCommand_abs ;
reg state_regBMCommand_Start_abs ;
reg state_regBMCommand_RW_abs ;
reg [`WIDTH2:0] state_bufAddr_abs ;
reg [5:0] state_bufSectors_abs ;

reg [3:0] state_osState_conc ;
reg [`WIDTH1:0] state_os_lba0_abs ;
reg [`WIDTH1:0] state_os_lba1_abs ;
reg [`WIDTH1:0] state_os_lba2_abs ;
reg [`WIDTH1:0] state_os_lba3_abs ;
reg [`WIDTH1:0] state_os_lba4_abs ;
reg [`WIDTH1:0] state_os_lba5_abs ;
reg [`WIDTH1:0] state_os_sect0_abs ;
reg [`WIDTH1:0] state_os_sect1_abs ;
reg [`WIDTH2:0] state_os_buf_abs ;

reg [2:0] fair_cnt;

wire transferMode3;
wire nwc;
wire bm_event;
wire transferCorrect;
wire transferCorrect_0;
wire transferCorrect_1;
wire buechi_satisfied;
wire [1:0] next_state_stDMACmd_conc ;
wire [2:0] next_state_setFeatState_conc ;
wire [1:0] next_state_regFeature0_abs ;
wire [`WIDTH1:0] next_state_regSectors0_abs ;
wire [`WIDTH1:0] next_state_regSectors1_abs ;
wire [`WIDTH1:0] next_state_regLBALow0_abs ;
wire [`WIDTH1:0] next_state_regLBALow1_abs ;
wire [`WIDTH1:0] next_state_regLBAMid0_abs ;
wire [`WIDTH1:0] next_state_regLBAMid1_abs ;
wire [`WIDTH1:0] next_state_regLBAHigh0_abs ;
wire [`WIDTH1:0] next_state_regLBAHigh1_abs ;
wire next_state_regDev_LBA_abs ;
wire [`WIDTH1:0] next_state_regCommand_abs ;
wire next_state_regBMCommand_Start_abs ;
wire next_state_regBMCommand_RW_abs ;
wire [`WIDTH2:0] next_state_bufAddr_abs ;
wire [5:0] next_state_bufSectors_abs ;

wire [3:0] next_state_osState_conc ;
wire [`WIDTH1:0] next_state_os_lba0_abs ;
wire [`WIDTH1:0] next_state_os_lba1_abs ;
wire [`WIDTH1:0] next_state_os_lba2_abs ;
wire [`WIDTH1:0] next_state_os_lba3_abs ;
wire [`WIDTH1:0] next_state_os_lba4_abs ;
wire [`WIDTH1:0] next_state_os_lba5_abs ;
wire [`WIDTH1:0] next_state_os_sect0_abs ;
wire [`WIDTH1:0] next_state_os_sect1_abs ;
wire [`WIDTH2:0] next_state_os_buf_abs ;

// some abbreviations:
assign transferMode3 = (state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1);
assign nwc =           (state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1);
assign bm_event = (state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1);
assign transferCorrect = (state_os_lba0_abs==state_regLBALow0_abs    &&
                          state_os_lba1_abs==state_regLBALow1_abs    &&
                          state_os_lba2_abs==state_regLBAMid0_abs    &&
                          state_os_lba3_abs==state_regLBAMid1_abs    &&
                          state_os_lba4_abs==state_regLBAHigh0_abs   &&
                          state_os_lba5_abs==state_regLBAHigh1_abs   &&
                          state_os_sect0_abs==state_regSectors0_abs  &&
                          state_os_sect1_abs==state_regSectors1_abs  &&
                          state_os_buf_abs==state_bufAddr_abs);
assign transferCorrect_0 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==0);
assign transferCorrect_1 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==1);


// state updates:
  //Device state updates:
assign next_state_regFeature0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_FEATURE0) ? controllable_write8_val_abs  : state_regFeature0_abs;
assign next_state_regSectors0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? controllable_write8_val_abs  : state_regSectors0_abs;
assign next_state_regSectors1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? state_regSectors0_abs : state_regSectors1_abs;
assign next_state_regLBALow0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? controllable_write8_val_abs  : state_regLBALow0_abs;
assign next_state_regLBALow1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? state_regLBALow0_abs  : state_regLBALow1_abs;
assign next_state_regLBAMid0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? controllable_write8_val_abs  : state_regLBAMid0_abs;
assign next_state_regLBAMid1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? state_regLBAMid0_abs  : state_regLBAMid1_abs;
assign next_state_regLBAHigh0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? controllable_write8_val_abs  : state_regLBAHigh0_abs;
assign next_state_regLBAHigh1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? state_regLBAHigh0_abs : state_regLBAHigh1_abs;
assign next_state_regDev_LBA_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_DEV)      ? controllable_write8_val_abs[2:2] : state_regDev_LBA_abs;
assign next_state_regCommand_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD)   ? controllable_write8_val_abs  : state_regCommand_abs;
assign next_state_regBMCommand_Start_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[0:0] : state_regBMCommand_Start_abs;
assign next_state_regBMCommand_RW_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[1:1] : state_regBMCommand_RW_abs;
assign next_state_bufAddr_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdAddr_abs : state_bufAddr_abs;
assign next_state_bufSectors_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdNSect_abs : state_bufSectors_abs;

assign next_state_setFeatState_conc = (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_WC) ? `setFeatWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_NWC) ? `setFeatNWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE && state_regSectors0_abs==`XM_ULTRA_DMA) ? `setFeatXFR0 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE) ? `setFeatXFR1 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatWC   && controllable_featWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR0 && controllable_featXFRClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1) ? `setFeatIdle : state_setFeatState_conc)))))));

assign next_state_stDMACmd_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ?
               (
                 (state_regBMCommand_Start_abs==0 && controllable_write8_val_abs[0:0]==1) ? `bm_read_prd : state_stDMACmd_conc
               ) :
               (
                 (state_stDMACmd_conc==`bm_read_prd) ?
                 (((state_regBMCommand_RW_abs == 1 && state_regCommand_abs != `CMD_READ_DMA_EXT) || (state_regBMCommand_RW_abs == 0 && state_regCommand_abs != `CMD_WRITE_DMA_EXT) || (state_regSectors0_abs != state_bufSectors_abs[`WIDTH1:0]) || (state_regSectors1_abs != state_bufSectors_abs[5:3]) || state_regDev_LBA_abs != 1) ? state_stDMACmd_conc : ((controllable_dmaStartClass_conc==1) ? `bm_ready : state_stDMACmd_conc)) :
                 ((state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1) ? `wait_bm_ready : state_stDMACmd_conc)
               );

//OS state updates
assign next_state_os_lba0_abs = (controllable_tag_conc==`os_req) ? i_reqLBA0_abs : state_os_lba0_abs;
assign next_state_os_lba1_abs = (controllable_tag_conc==`os_req) ? i_reqLBA1_abs : state_os_lba1_abs;
assign next_state_os_lba2_abs = (controllable_tag_conc==`os_req) ? i_reqLBA2_abs : state_os_lba2_abs;
assign next_state_os_lba3_abs = (controllable_tag_conc==`os_req) ? i_reqLBA3_abs : state_os_lba3_abs;
assign next_state_os_lba4_abs = (controllable_tag_conc==`os_req) ? i_reqLBA4_abs : state_os_lba4_abs;
assign next_state_os_lba5_abs = (controllable_tag_conc==`os_req) ? i_reqLBA5_abs : state_os_lba5_abs;
assign next_state_os_sect0_abs = (controllable_tag_conc==`os_req) ? i_reqSect0_abs : state_os_sect0_abs;
assign next_state_os_sect1_abs = (controllable_tag_conc==`os_req) ? i_reqSect1_abs : state_os_sect1_abs;
assign next_state_os_buf_abs = (controllable_tag_conc==`os_req) ? i_reqBuf_abs : state_os_buf_abs;

assign next_state_osState_conc = (state_osState_conc==`os_init && controllable_tag_conc==`reset) ? `os_reset :
      ((state_osState_conc==`os_reset && nwc && controllable_tag_conc==`class_event) ? `os_write_cache :
      ((state_osState_conc==`os_write_cache && transferMode3 && controllable_tag_conc==`class_event) ? `os_idle :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`read) ? `os_read_pending :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`write) ? `os_write_pending :
      ((state_osState_conc==`os_read_pending && bm_event && !transferCorrect_0 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_read_ack_succ :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_read_ack_fail :
      ((state_osState_conc==`os_write_pending && bm_event && !transferCorrect_1 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_write_ack_succ :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_write_ack_fail :
      ((state_osState_conc==`os_read_ack_succ && controllable_tag_conc==`ack_read_succ) ? `os_idle :
      ((state_osState_conc==`os_read_ack_fail && controllable_tag_conc==`ack_read_fail) ? `os_idle :
      ((state_osState_conc==`os_write_ack_succ && controllable_tag_conc==`ack_write_succ) ? `os_idle :
      ((state_osState_conc==`os_write_ack_fail && controllable_tag_conc==`ack_write_fail) ? `os_idle : state_osState_conc))))))))))))));


// buechi-to-safety construction:                            
assign buechi_satisfied = (state_osState_conc == `os_idle);                          
                            
assign o_err = (fair_cnt >= 6) || controllable_tag_conc >= 10;

initial
 begin
  state_stDMACmd_conc = `wait_bm_ready;
  state_setFeatState_conc = `setFeatIdle;
  state_regFeature0_abs = 0;
  state_regSectors0_abs = 0;
  state_regSectors1_abs = 0;
  state_regLBALow0_abs = 0;
  state_regLBALow1_abs = 0;
  state_regLBAMid0_abs = 0;
  state_regLBAMid1_abs = 0;
  state_regLBAHigh0_abs = 0;
  state_regLBAHigh1_abs = 0;
  state_regDev_LBA_abs = 0;
  state_regCommand_abs = 0;
  state_regBMCommand_Start_abs = 0;
  state_regBMCommand_RW_abs = 0;
  state_bufAddr_abs = 0;
  state_bufSectors_abs = 0;
  state_osState_conc = `os_init;
  state_os_lba0_abs = 0;
  state_os_lba1_abs = 0;
  state_os_lba2_abs = 0;
  state_os_lba3_abs = 0;
  state_os_lba4_abs = 0;
  state_os_lba5_abs = 0;
  state_os_sect0_abs = 0;
  state_os_sect1_abs = 0;
  state_os_buf_abs = 0;
  fair_cnt = 0;
 end

always @(posedge i_clk)
 begin

  if(buechi_satisfied)
   begin
    fair_cnt = 0;
   end
  else
   begin
    fair_cnt = fair_cnt + 1;
   end
 
  //Device state updates:
  state_regFeature0_abs          = next_state_regFeature0_abs ;
  state_regSectors0_abs          = next_state_regSectors0_abs ;
  state_regSectors1_abs          = next_state_regSectors1_abs ;
  state_regLBALow0_abs           = next_state_regLBALow0_abs ;
  state_regLBALow1_abs           = next_state_regLBALow1_abs ;
  state_regLBAMid0_abs           = next_state_regLBAMid0_abs ;
  state_regLBAMid1_abs           = next_state_regLBAMid1_abs ;
  state_regLBAHigh0_abs          = next_state_regLBAHigh0_abs ;
  state_regLBAHigh1_abs          = next_state_regLBAHigh1_abs ;
  state_regDev_LBA_abs           = next_state_regDev_LBA_abs ;
  state_regCommand_abs           = next_state_regCommand_abs ;
  state_regBMCommand_Start_abs   = next_state_regBMCommand_Start_abs ;
  state_regBMCommand_RW_abs      = next_state_regBMCommand_RW_abs ;
  state_bufAddr_abs              = next_state_bufAddr_abs ;
  state_bufSectors_abs           = next_state_bufSectors_abs ;
  state_setFeatState_conc        = next_state_setFeatState_conc ;
  state_stDMACmd_conc            = next_state_stDMACmd_conc ;
  state_os_lba0_abs              = next_state_os_lba0_abs ;
  state_os_lba1_abs              = next_state_os_lba1_abs ;
  state_os_lba2_abs              = next_state_os_lba2_abs ;
  state_os_lba3_abs              = next_state_os_lba3_abs ;
  state_os_lba4_abs              = next_state_os_lba4_abs ;
  state_os_lba5_abs              = next_state_os_lba5_abs ;
  state_os_sect0_abs             = next_state_os_sect0_abs ;
  state_os_sect1_abs             = next_state_os_sect1_abs ;
  state_os_buf_abs               = next_state_os_buf_abs ;
  state_osState_conc             = next_state_osState_conc ;
 end
 
 
endmodule
-------------------------------
#!SYNTCOMP
SOLVED_BY : 3/3 [2015-pre-classification], 11/11 [SYNTCOMP2016-RealSeq], 6/6 [SYNTCOMP2016-RealPar]
SOLVED_IN : 72.4941 [2015-pre-classification], 0.08 [SYNTCOMP2016-RealSeq], 0.046058 [SYNTCOMP2016-RealPar]
REF_SIZE : 0
STATUS : unrealizable
#.
