{
  "module_name": "mana.h",
  "hash_id": "f5aa02fa6370ea4b97cc485ede41655dd118d50df131d3f8e26062d94ee36319",
  "original_prompt": "Ingested from linux-6.6.14/include/net/mana/mana.h",
  "human_readable_source": " \n \n\n#ifndef _MANA_H\n#define _MANA_H\n\n#include <net/xdp.h>\n\n#include \"gdma.h\"\n#include \"hw_channel.h\"\n\n \n\n \n#define MANA_MAJOR_VERSION\t0\n#define MANA_MINOR_VERSION\t1\n#define MANA_MICRO_VERSION\t1\n\ntypedef u64 mana_handle_t;\n#define INVALID_MANA_HANDLE ((mana_handle_t)-1)\n\nenum TRI_STATE {\n\tTRI_STATE_UNKNOWN = -1,\n\tTRI_STATE_FALSE = 0,\n\tTRI_STATE_TRUE = 1\n};\n\n \n#define MANA_INDIRECT_TABLE_SIZE 64\n#define MANA_INDIRECT_TABLE_MASK (MANA_INDIRECT_TABLE_SIZE - 1)\n\n \n#define MANA_HASH_KEY_SIZE 40\n\n#define COMP_ENTRY_SIZE 64\n\n#define RX_BUFFERS_PER_QUEUE 512\n#define MANA_RX_DATA_ALIGN 64\n\n#define MAX_SEND_BUFFERS_PER_QUEUE 256\n\n#define EQ_SIZE (8 * PAGE_SIZE)\n#define LOG2_EQ_THROTTLE 3\n\n#define MAX_PORTS_IN_MANA_DEV 256\n\n \n#define MANA_STATS_RX_COUNT 5\n#define MANA_STATS_TX_COUNT 11\n\nstruct mana_stats_rx {\n\tu64 packets;\n\tu64 bytes;\n\tu64 xdp_drop;\n\tu64 xdp_tx;\n\tu64 xdp_redirect;\n\tstruct u64_stats_sync syncp;\n};\n\nstruct mana_stats_tx {\n\tu64 packets;\n\tu64 bytes;\n\tu64 xdp_xmit;\n\tu64 tso_packets;\n\tu64 tso_bytes;\n\tu64 tso_inner_packets;\n\tu64 tso_inner_bytes;\n\tu64 short_pkt_fmt;\n\tu64 long_pkt_fmt;\n\tu64 csum_partial;\n\tu64 mana_map_err;\n\tstruct u64_stats_sync syncp;\n};\n\nstruct mana_txq {\n\tstruct gdma_queue *gdma_sq;\n\n\tunion {\n\t\tu32 gdma_txq_id;\n\t\tstruct {\n\t\t\tu32 reserved1\t: 10;\n\t\t\tu32 vsq_frame\t: 14;\n\t\t\tu32 reserved2\t: 8;\n\t\t};\n\t};\n\n\tu16 vp_offset;\n\n\tstruct net_device *ndev;\n\n\t \n\tstruct sk_buff_head pending_skbs;\n\tstruct netdev_queue *net_txq;\n\n\tatomic_t pending_sends;\n\n\tstruct mana_stats_tx stats;\n};\n\n \nstruct mana_skb_head {\n\t \n\tdma_addr_t dma_handle[MAX_SKB_FRAGS + 2];\n\n\tu32 size[MAX_SKB_FRAGS + 2];\n};\n\n#define MANA_HEADROOM sizeof(struct mana_skb_head)\n\nenum mana_tx_pkt_format {\n\tMANA_SHORT_PKT_FMT\t= 0,\n\tMANA_LONG_PKT_FMT\t= 1,\n};\n\nstruct mana_tx_short_oob {\n\tu32 pkt_fmt\t\t: 2;\n\tu32 is_outer_ipv4\t: 1;\n\tu32 is_outer_ipv6\t: 1;\n\tu32 comp_iphdr_csum\t: 1;\n\tu32 comp_tcp_csum\t: 1;\n\tu32 comp_udp_csum\t: 1;\n\tu32 supress_txcqe_gen\t: 1;\n\tu32 vcq_num\t\t: 24;\n\n\tu32 trans_off\t\t: 10;  \n\tu32 vsq_frame\t\t: 14;\n\tu32 short_vp_offset\t: 8;\n};  \n\nstruct mana_tx_long_oob {\n\tu32 is_encap\t\t: 1;\n\tu32 inner_is_ipv6\t: 1;\n\tu32 inner_tcp_opt\t: 1;\n\tu32 inject_vlan_pri_tag : 1;\n\tu32 reserved1\t\t: 12;\n\tu32 pcp\t\t\t: 3;   \n\tu32 dei\t\t\t: 1;   \n\tu32 vlan_id\t\t: 12;  \n\n\tu32 inner_frame_offset\t: 10;\n\tu32 inner_ip_rel_offset : 6;\n\tu32 long_vp_offset\t: 12;\n\tu32 reserved2\t\t: 4;\n\n\tu32 reserved3;\n\tu32 reserved4;\n};  \n\nstruct mana_tx_oob {\n\tstruct mana_tx_short_oob s_oob;\n\tstruct mana_tx_long_oob l_oob;\n};  \n\nenum mana_cq_type {\n\tMANA_CQ_TYPE_RX,\n\tMANA_CQ_TYPE_TX,\n};\n\nenum mana_cqe_type {\n\tCQE_INVALID\t\t\t= 0,\n\tCQE_RX_OKAY\t\t\t= 1,\n\tCQE_RX_COALESCED_4\t\t= 2,\n\tCQE_RX_OBJECT_FENCE\t\t= 3,\n\tCQE_RX_TRUNCATED\t\t= 4,\n\n\tCQE_TX_OKAY\t\t\t= 32,\n\tCQE_TX_SA_DROP\t\t\t= 33,\n\tCQE_TX_MTU_DROP\t\t\t= 34,\n\tCQE_TX_INVALID_OOB\t\t= 35,\n\tCQE_TX_INVALID_ETH_TYPE\t\t= 36,\n\tCQE_TX_HDR_PROCESSING_ERROR\t= 37,\n\tCQE_TX_VF_DISABLED\t\t= 38,\n\tCQE_TX_VPORT_IDX_OUT_OF_RANGE\t= 39,\n\tCQE_TX_VPORT_DISABLED\t\t= 40,\n\tCQE_TX_VLAN_TAGGING_VIOLATION\t= 41,\n};\n\n#define MANA_CQE_COMPLETION 1\n\nstruct mana_cqe_header {\n\tu32 cqe_type\t: 6;\n\tu32 client_type\t: 2;\n\tu32 vendor_err\t: 24;\n};  \n\n \n#define NDIS_HASH_IPV4\t\tBIT(0)\n#define NDIS_HASH_TCP_IPV4\tBIT(1)\n#define NDIS_HASH_UDP_IPV4\tBIT(2)\n#define NDIS_HASH_IPV6\t\tBIT(3)\n#define NDIS_HASH_TCP_IPV6\tBIT(4)\n#define NDIS_HASH_UDP_IPV6\tBIT(5)\n#define NDIS_HASH_IPV6_EX\tBIT(6)\n#define NDIS_HASH_TCP_IPV6_EX\tBIT(7)\n#define NDIS_HASH_UDP_IPV6_EX\tBIT(8)\n\n#define MANA_HASH_L3 (NDIS_HASH_IPV4 | NDIS_HASH_IPV6 | NDIS_HASH_IPV6_EX)\n#define MANA_HASH_L4                                                         \\\n\t(NDIS_HASH_TCP_IPV4 | NDIS_HASH_UDP_IPV4 | NDIS_HASH_TCP_IPV6 |      \\\n\t NDIS_HASH_UDP_IPV6 | NDIS_HASH_TCP_IPV6_EX | NDIS_HASH_UDP_IPV6_EX)\n\nstruct mana_rxcomp_perpkt_info {\n\tu32 pkt_len\t: 16;\n\tu32 reserved1\t: 16;\n\tu32 reserved2;\n\tu32 pkt_hash;\n};  \n\n#define MANA_RXCOMP_OOB_NUM_PPI 4\n\n \nstruct mana_rxcomp_oob {\n\tstruct mana_cqe_header cqe_hdr;\n\n\tu32 rx_vlan_id\t\t\t: 12;\n\tu32 rx_vlantag_present\t\t: 1;\n\tu32 rx_outer_iphdr_csum_succeed\t: 1;\n\tu32 rx_outer_iphdr_csum_fail\t: 1;\n\tu32 reserved1\t\t\t: 1;\n\tu32 rx_hashtype\t\t\t: 9;\n\tu32 rx_iphdr_csum_succeed\t: 1;\n\tu32 rx_iphdr_csum_fail\t\t: 1;\n\tu32 rx_tcp_csum_succeed\t\t: 1;\n\tu32 rx_tcp_csum_fail\t\t: 1;\n\tu32 rx_udp_csum_succeed\t\t: 1;\n\tu32 rx_udp_csum_fail\t\t: 1;\n\tu32 reserved2\t\t\t: 1;\n\n\tstruct mana_rxcomp_perpkt_info ppi[MANA_RXCOMP_OOB_NUM_PPI];\n\n\tu32 rx_wqe_offset;\n};  \n\nstruct mana_tx_comp_oob {\n\tstruct mana_cqe_header cqe_hdr;\n\n\tu32 tx_data_offset;\n\n\tu32 tx_sgl_offset\t: 5;\n\tu32 tx_wqe_offset\t: 27;\n\n\tu32 reserved[12];\n};  \n\nstruct mana_rxq;\n\n#define CQE_POLLING_BUFFER 512\n\nstruct mana_cq {\n\tstruct gdma_queue *gdma_cq;\n\n\t \n\tu32 gdma_id;\n\n\t \n\tenum mana_cq_type type;\n\n\t \n\tstruct mana_rxq *rxq;\n\n\t \n\tstruct mana_txq *txq;\n\n\t \n\tstruct gdma_comp gdma_comp_buf[CQE_POLLING_BUFFER];\n\n\t \n\tstruct napi_struct napi;\n\tint work_done;\n\tint budget;\n};\n\nstruct mana_recv_buf_oob {\n\t \n\tstruct gdma_wqe_request wqe_req;\n\n\tvoid *buf_va;\n\tbool from_pool;  \n\n\t \n\tu32 num_sge;\n\tstruct gdma_sge sgl[MAX_RX_WQE_SGL_ENTRIES];\n\n\t \n\tstruct gdma_posted_wqe_info wqe_inf;\n};\n\n#define MANA_RXBUF_PAD (SKB_DATA_ALIGN(sizeof(struct skb_shared_info)) \\\n\t\t\t+ ETH_HLEN)\n\n#define MANA_XDP_MTU_MAX (PAGE_SIZE - MANA_RXBUF_PAD - XDP_PACKET_HEADROOM)\n\nstruct mana_rxq {\n\tstruct gdma_queue *gdma_rq;\n\t \n\tu32 gdma_id;\n\n\t \n\tu32 rxq_idx;\n\n\tu32 datasize;\n\tu32 alloc_size;\n\tu32 headroom;\n\n\tmana_handle_t rxobj;\n\n\tstruct mana_cq rx_cq;\n\n\tstruct completion fence_event;\n\n\tstruct net_device *ndev;\n\n\t \n\tu32 num_rx_buf;\n\n\tu32 buf_index;\n\n\tstruct mana_stats_rx stats;\n\n\tstruct bpf_prog __rcu *bpf_prog;\n\tstruct xdp_rxq_info xdp_rxq;\n\tvoid *xdp_save_va;  \n\tbool xdp_flush;\n\tint xdp_rc;  \n\n\tstruct page_pool *page_pool;\n\n\t \n\tstruct mana_recv_buf_oob rx_oobs[];\n};\n\nstruct mana_tx_qp {\n\tstruct mana_txq txq;\n\n\tstruct mana_cq tx_cq;\n\n\tmana_handle_t tx_object;\n};\n\nstruct mana_ethtool_stats {\n\tu64 stop_queue;\n\tu64 wake_queue;\n\tu64 hc_tx_bytes;\n\tu64 hc_tx_ucast_pkts;\n\tu64 hc_tx_ucast_bytes;\n\tu64 hc_tx_bcast_pkts;\n\tu64 hc_tx_bcast_bytes;\n\tu64 hc_tx_mcast_pkts;\n\tu64 hc_tx_mcast_bytes;\n\tu64 tx_cqe_err;\n\tu64 tx_cqe_unknown_type;\n\tu64 rx_coalesced_err;\n\tu64 rx_cqe_unknown_type;\n};\n\nstruct mana_context {\n\tstruct gdma_dev *gdma_dev;\n\n\tu16 num_ports;\n\n\tstruct mana_eq *eqs;\n\n\tstruct net_device *ports[MAX_PORTS_IN_MANA_DEV];\n};\n\nstruct mana_port_context {\n\tstruct mana_context *ac;\n\tstruct net_device *ndev;\n\n\tu8 mac_addr[ETH_ALEN];\n\n\tenum TRI_STATE rss_state;\n\n\tmana_handle_t default_rxobj;\n\tbool tx_shortform_allowed;\n\tu16 tx_vp_offset;\n\n\tstruct mana_tx_qp *tx_qp;\n\n\t \n\tu32 indir_table[MANA_INDIRECT_TABLE_SIZE];\n\n\t \n\tmana_handle_t rxobj_table[MANA_INDIRECT_TABLE_SIZE];\n\n\t \n\tu8 hashkey[MANA_HASH_KEY_SIZE];\n\n\t \n\tstruct mana_rxq **rxqs;\n\n\t \n\tvoid **rxbufs_pre;\n\tdma_addr_t *das_pre;\n\tint rxbpre_total;\n\tu32 rxbpre_datasize;\n\tu32 rxbpre_alloc_size;\n\tu32 rxbpre_headroom;\n\n\tstruct bpf_prog *bpf_prog;\n\n\t \n\tunsigned int max_queues;\n\tunsigned int num_queues;\n\n\tmana_handle_t port_handle;\n\tmana_handle_t pf_filter_handle;\n\n\t \n\tstruct mutex vport_mutex;\n\tint vport_use_count;\n\n\tu16 port_idx;\n\n\tbool port_is_up;\n\tbool port_st_save;  \n\n\tstruct mana_ethtool_stats eth_stats;\n};\n\nnetdev_tx_t mana_start_xmit(struct sk_buff *skb, struct net_device *ndev);\nint mana_config_rss(struct mana_port_context *ac, enum TRI_STATE rx,\n\t\t    bool update_hash, bool update_tab);\n\nint mana_alloc_queues(struct net_device *ndev);\nint mana_attach(struct net_device *ndev);\nint mana_detach(struct net_device *ndev, bool from_close);\n\nint mana_probe(struct gdma_dev *gd, bool resuming);\nvoid mana_remove(struct gdma_dev *gd, bool suspending);\n\nvoid mana_xdp_tx(struct sk_buff *skb, struct net_device *ndev);\nint mana_xdp_xmit(struct net_device *ndev, int n, struct xdp_frame **frames,\n\t\t  u32 flags);\nu32 mana_run_xdp(struct net_device *ndev, struct mana_rxq *rxq,\n\t\t struct xdp_buff *xdp, void *buf_va, uint pkt_len);\nstruct bpf_prog *mana_xdp_get(struct mana_port_context *apc);\nvoid mana_chn_setxdp(struct mana_port_context *apc, struct bpf_prog *prog);\nint mana_bpf(struct net_device *ndev, struct netdev_bpf *bpf);\nvoid mana_query_gf_stats(struct mana_port_context *apc);\n\nextern const struct ethtool_ops mana_ethtool_ops;\n\n \n#define GDMA_CQ_NO_EQ  0xffff\n\nstruct mana_obj_spec {\n\tu32 queue_index;\n\tu64 gdma_region;\n\tu32 queue_size;\n\tu32 attached_eq;\n\tu32 modr_ctx_id;\n};\n\nenum mana_command_code {\n\tMANA_QUERY_DEV_CONFIG\t= 0x20001,\n\tMANA_QUERY_GF_STAT\t= 0x20002,\n\tMANA_CONFIG_VPORT_TX\t= 0x20003,\n\tMANA_CREATE_WQ_OBJ\t= 0x20004,\n\tMANA_DESTROY_WQ_OBJ\t= 0x20005,\n\tMANA_FENCE_RQ\t\t= 0x20006,\n\tMANA_CONFIG_VPORT_RX\t= 0x20007,\n\tMANA_QUERY_VPORT_CONFIG\t= 0x20008,\n\n\t \n\tMANA_REGISTER_FILTER\t= 0x28000,\n\tMANA_DEREGISTER_FILTER\t= 0x28001,\n\tMANA_REGISTER_HW_PORT\t= 0x28003,\n\tMANA_DEREGISTER_HW_PORT\t= 0x28004,\n};\n\n \nstruct mana_query_device_cfg_req {\n\tstruct gdma_req_hdr hdr;\n\n\t \n\tu64 mn_drv_cap_flags1;\n\tu64 mn_drv_cap_flags2;\n\tu64 mn_drv_cap_flags3;\n\tu64 mn_drv_cap_flags4;\n\n\tu32 proto_major_ver;\n\tu32 proto_minor_ver;\n\tu32 proto_micro_ver;\n\n\tu32 reserved;\n};  \n\nstruct mana_query_device_cfg_resp {\n\tstruct gdma_resp_hdr hdr;\n\n\tu64 pf_cap_flags1;\n\tu64 pf_cap_flags2;\n\tu64 pf_cap_flags3;\n\tu64 pf_cap_flags4;\n\n\tu16 max_num_vports;\n\tu16 reserved;\n\tu32 max_num_eqs;\n\n\t \n\tu16 adapter_mtu;\n\tu16 reserved2;\n\tu32 reserved3;\n};  \n\n \nstruct mana_query_vport_cfg_req {\n\tstruct gdma_req_hdr hdr;\n\tu32 vport_index;\n};  \n\nstruct mana_query_vport_cfg_resp {\n\tstruct gdma_resp_hdr hdr;\n\tu32 max_num_sq;\n\tu32 max_num_rq;\n\tu32 num_indirection_ent;\n\tu32 reserved1;\n\tu8 mac_addr[6];\n\tu8 reserved2[2];\n\tmana_handle_t vport;\n};  \n\n \nstruct mana_config_vport_req {\n\tstruct gdma_req_hdr hdr;\n\tmana_handle_t vport;\n\tu32 pdid;\n\tu32 doorbell_pageid;\n};  \n\nstruct mana_config_vport_resp {\n\tstruct gdma_resp_hdr hdr;\n\tu16 tx_vport_offset;\n\tu8 short_form_allowed;\n\tu8 reserved;\n};  \n\n \nstruct mana_create_wqobj_req {\n\tstruct gdma_req_hdr hdr;\n\tmana_handle_t vport;\n\tu32 wq_type;\n\tu32 reserved;\n\tu64 wq_gdma_region;\n\tu64 cq_gdma_region;\n\tu32 wq_size;\n\tu32 cq_size;\n\tu32 cq_moderation_ctx_id;\n\tu32 cq_parent_qid;\n};  \n\nstruct mana_create_wqobj_resp {\n\tstruct gdma_resp_hdr hdr;\n\tu32 wq_id;\n\tu32 cq_id;\n\tmana_handle_t wq_obj;\n};  \n\n \nstruct mana_destroy_wqobj_req {\n\tstruct gdma_req_hdr hdr;\n\tu32 wq_type;\n\tu32 reserved;\n\tmana_handle_t wq_obj_handle;\n};  \n\nstruct mana_destroy_wqobj_resp {\n\tstruct gdma_resp_hdr hdr;\n};  \n\n \nstruct mana_fence_rq_req {\n\tstruct gdma_req_hdr hdr;\n\tmana_handle_t wq_obj_handle;\n};  \n\nstruct mana_fence_rq_resp {\n\tstruct gdma_resp_hdr hdr;\n};  \n\n \nstruct mana_query_gf_stat_req {\n\tstruct gdma_req_hdr hdr;\n\tu64 req_stats;\n};  \n\nstruct mana_query_gf_stat_resp {\n\tstruct gdma_resp_hdr hdr;\n\tu64 reported_stats;\n\t \n\tu64 discard_rx_nowqe;\n\tu64 err_rx_vport_disabled;\n\t \n\tu64 hc_rx_bytes;\n\tu64 hc_rx_ucast_pkts;\n\tu64 hc_rx_ucast_bytes;\n\tu64 hc_rx_bcast_pkts;\n\tu64 hc_rx_bcast_bytes;\n\tu64 hc_rx_mcast_pkts;\n\tu64 hc_rx_mcast_bytes;\n\t \n\tu64 err_tx_gf_disabled;\n\tu64 err_tx_vport_disabled;\n\tu64 err_tx_inval_vport_offset_pkt;\n\tu64 err_tx_vlan_enforcement;\n\tu64 err_tx_ethtype_enforcement;\n\tu64 err_tx_SA_enforecement;\n\tu64 err_tx_SQPDID_enforcement;\n\tu64 err_tx_CQPDID_enforcement;\n\tu64 err_tx_mtu_violation;\n\tu64 err_tx_inval_oob;\n\t \n\tu64 hc_tx_bytes;\n\tu64 hc_tx_ucast_pkts;\n\tu64 hc_tx_ucast_bytes;\n\tu64 hc_tx_bcast_pkts;\n\tu64 hc_tx_bcast_bytes;\n\tu64 hc_tx_mcast_pkts;\n\tu64 hc_tx_mcast_bytes;\n\t \n\tu64 err_tx_gdma;\n};  \n\n \nstruct mana_cfg_rx_steer_req_v2 {\n\tstruct gdma_req_hdr hdr;\n\tmana_handle_t vport;\n\tu16 num_indir_entries;\n\tu16 indir_tab_offset;\n\tu32 rx_enable;\n\tu32 rss_enable;\n\tu8 update_default_rxobj;\n\tu8 update_hashkey;\n\tu8 update_indir_tab;\n\tu8 reserved;\n\tmana_handle_t default_rxobj;\n\tu8 hashkey[MANA_HASH_KEY_SIZE];\n\tu8 cqe_coalescing_enable;\n\tu8 reserved2[7];\n};  \n\nstruct mana_cfg_rx_steer_resp {\n\tstruct gdma_resp_hdr hdr;\n};  \n\n \nstruct mana_register_hw_vport_req {\n\tstruct gdma_req_hdr hdr;\n\tu16 attached_gfid;\n\tu8 is_pf_default_vport;\n\tu8 reserved1;\n\tu8 allow_all_ether_types;\n\tu8 reserved2;\n\tu8 reserved3;\n\tu8 reserved4;\n};  \n\nstruct mana_register_hw_vport_resp {\n\tstruct gdma_resp_hdr hdr;\n\tmana_handle_t hw_vport_handle;\n};  \n\n \nstruct mana_deregister_hw_vport_req {\n\tstruct gdma_req_hdr hdr;\n\tmana_handle_t hw_vport_handle;\n};  \n\nstruct mana_deregister_hw_vport_resp {\n\tstruct gdma_resp_hdr hdr;\n};  \n\n \nstruct mana_register_filter_req {\n\tstruct gdma_req_hdr hdr;\n\tmana_handle_t vport;\n\tu8 mac_addr[6];\n\tu8 reserved1;\n\tu8 reserved2;\n\tu8 reserved3;\n\tu8 reserved4;\n\tu16 reserved5;\n\tu32 reserved6;\n\tu32 reserved7;\n\tu32 reserved8;\n};  \n\nstruct mana_register_filter_resp {\n\tstruct gdma_resp_hdr hdr;\n\tmana_handle_t filter_handle;\n};  \n\n \nstruct mana_deregister_filter_req {\n\tstruct gdma_req_hdr hdr;\n\tmana_handle_t filter_handle;\n};  \n\nstruct mana_deregister_filter_resp {\n\tstruct gdma_resp_hdr hdr;\n};  \n\n \n \n#define STATISTICS_FLAGS_RX_DISCARDS_NO_WQE\t\t0x0000000000000001\n#define STATISTICS_FLAGS_RX_ERRORS_VPORT_DISABLED\t0x0000000000000002\n \n#define STATISTICS_FLAGS_HC_RX_BYTES\t\t\t0x0000000000000004\n#define STATISTICS_FLAGS_HC_RX_UCAST_PACKETS\t\t0x0000000000000008\n#define STATISTICS_FLAGS_HC_RX_UCAST_BYTES\t\t0x0000000000000010\n#define STATISTICS_FLAGS_HC_RX_MCAST_PACKETS\t\t0x0000000000000020\n#define STATISTICS_FLAGS_HC_RX_MCAST_BYTES\t\t0x0000000000000040\n#define STATISTICS_FLAGS_HC_RX_BCAST_PACKETS\t\t0x0000000000000080\n#define STATISTICS_FLAGS_HC_RX_BCAST_BYTES\t\t0x0000000000000100\n \n#define STATISTICS_FLAGS_TX_ERRORS_GF_DISABLED\t\t0x0000000000000200\n#define STATISTICS_FLAGS_TX_ERRORS_VPORT_DISABLED\t0x0000000000000400\n#define STATISTICS_FLAGS_TX_ERRORS_INVAL_VPORT_OFFSET_PACKETS\t\t\\\n\t\t\t\t\t\t\t0x0000000000000800\n#define STATISTICS_FLAGS_TX_ERRORS_VLAN_ENFORCEMENT\t0x0000000000001000\n#define STATISTICS_FLAGS_TX_ERRORS_ETH_TYPE_ENFORCEMENT\t\t\t\\\n\t\t\t\t\t\t\t0x0000000000002000\n#define STATISTICS_FLAGS_TX_ERRORS_SA_ENFORCEMENT\t0x0000000000004000\n#define STATISTICS_FLAGS_TX_ERRORS_SQPDID_ENFORCEMENT\t0x0000000000008000\n#define STATISTICS_FLAGS_TX_ERRORS_CQPDID_ENFORCEMENT\t0x0000000000010000\n#define STATISTICS_FLAGS_TX_ERRORS_MTU_VIOLATION\t0x0000000000020000\n#define STATISTICS_FLAGS_TX_ERRORS_INVALID_OOB\t\t0x0000000000040000\n \n#define STATISTICS_FLAGS_HC_TX_BYTES\t\t\t0x0000000000080000\n#define STATISTICS_FLAGS_HC_TX_UCAST_PACKETS\t\t0x0000000000100000\n#define STATISTICS_FLAGS_HC_TX_UCAST_BYTES\t\t0x0000000000200000\n#define STATISTICS_FLAGS_HC_TX_MCAST_PACKETS\t\t0x0000000000400000\n#define STATISTICS_FLAGS_HC_TX_MCAST_BYTES\t\t0x0000000000800000\n#define STATISTICS_FLAGS_HC_TX_BCAST_PACKETS\t\t0x0000000001000000\n#define STATISTICS_FLAGS_HC_TX_BCAST_BYTES\t\t0x0000000002000000\n \n#define STATISTICS_FLAGS_TX_ERRORS_GDMA_ERROR\t\t0x0000000004000000\n\n#define MANA_MAX_NUM_QUEUES 64\n\n#define MANA_SHORT_VPORT_OFFSET_MAX ((1U << 8) - 1)\n\nstruct mana_tx_package {\n\tstruct gdma_wqe_request wqe_req;\n\tstruct gdma_sge sgl_array[5];\n\tstruct gdma_sge *sgl_ptr;\n\n\tstruct mana_tx_oob tx_oob;\n\n\tstruct gdma_posted_wqe_info wqe_info;\n};\n\nint mana_create_wq_obj(struct mana_port_context *apc,\n\t\t       mana_handle_t vport,\n\t\t       u32 wq_type, struct mana_obj_spec *wq_spec,\n\t\t       struct mana_obj_spec *cq_spec,\n\t\t       mana_handle_t *wq_obj);\n\nvoid mana_destroy_wq_obj(struct mana_port_context *apc, u32 wq_type,\n\t\t\t mana_handle_t wq_obj);\n\nint mana_cfg_vport(struct mana_port_context *apc, u32 protection_dom_id,\n\t\t   u32 doorbell_pg_id);\nvoid mana_uncfg_vport(struct mana_port_context *apc);\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}