;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	SUB #552, @300
	ADD #270, <1
	MOV -7, <-20
	SPL @70, #90
	SUB #0, @60
	SUB <125, <100
	JMP -12, #-10
	JMP -12, #-10
	SPL 40, <17
	SUB @127, 106
	JMP 210
	SUB #552, @300
	ADD 40, @10
	ADD 40, @10
	SUB -12, <-10
	SPL 0, <-2
	SUB #0, @60
	SLT 521, 0
	MOV -7, <-20
	SUB #552, @300
	SUB #552, @300
	MOV -7, <-20
	SUB @127, 106
	SUB @-127, 100
	JMZ 1, @-1
	MOV -7, <-20
	JMZ 1, @-1
	DAT <0, <60
	JMZ 1, @-1
	SUB -207, <-120
	SUB -207, <-120
	SUB @127, 106
	SUB #70, @206
	ADD 130, 9
	SLT -1, 600
	SUB @-127, 100
	SUB @-127, 100
	CMP -207, <-120
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	CMP -207, <-120
	SPL 0, <-2
	DJN -1, @-20
	SUB #552, @300
	DAT <552, <300
	ADD #270, <1
	MOV -7, <-20
	SPL @70, #90
