============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  02:21:01 pm
  Module:                 ripple_carry_adder_16bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1 ps) Path Delay Check
     Startpoint: (R) B[0]
       Endpoint: (R) Cout

                   Capture    Launch  
      Path Delay:+    2750         -  
      Drv Adjust:+       0         0  
         Arrival:=    2750            
                                      
   Required Time:=    2750            
       Data Path:-    2749            
           Slack:=       1            

Exceptions/Constraints:
  max_delay             2750            constraints.sdc_line_1 

#---------------------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  B[0]                               -       -     R     (arrival)                      1  3.5  1000     0       0    (-,-) 
  g3/X                               -       A->X  R     sky130_fd_sc_hd__clkbuf_1      1  5.9    90   179     179    (-,-) 
  F1A/g36/Y                          -       A->Y  F     sky130_fd_sc_hd__inv_2         2  8.3    34    48     228    (-,-) 
  F1A/g34__5107/Y                    -       A->Y  R     sky130_fd_sc_hd__nor2_2        2 11.0   146   149     376    (-,-) 
  full_adder_loop[1].FA/g123__8428/Y -       B->Y  F     sky130_fd_sc_hd__nand2_2       1  5.6    45    73     450    (-,-) 
  full_adder_loop[1].FA/g121__6260/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       2 11.0    92    77     526    (-,-) 
  full_adder_loop[2].FA/g62__1705/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2       1  5.6    42    58     584    (-,-) 
  full_adder_loop[2].FA/g60__1617/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2       2  8.8    66    68     651    (-,-) 
  full_adder_loop[3].FA/g62__5115/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_1       1  5.6    52    65     717    (-,-) 
  full_adder_loop[3].FA/g60__6131/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2       2 11.0    76    80     796    (-,-) 
  full_adder_loop[4].FA/g62__2883/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2       1  5.6    40    54     850    (-,-) 
  full_adder_loop[4].FA/g60__9315/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2       2  8.8    66    66     916    (-,-) 
  full_adder_loop[5].FA/g59__2398/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_1       1  3.6    40    55     971    (-,-) 
  full_adder_loop[5].FA/g57__6417/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_1       2  8.8    97    89    1060    (-,-) 
  full_adder_loop[6].FA/g59__6783/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_1       1  5.6    57    75    1135    (-,-) 
  full_adder_loop[6].FA/g57__8428/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2       2  8.8    66    74    1209    (-,-) 
  full_adder_loop[7].FA/g59__8246/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_1       1  3.6    40    55    1264    (-,-) 
  full_adder_loop[7].FA/g57__1705/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_1       2  8.8   106    90    1353    (-,-) 
  full_adder_loop[8].FA/g59__4733/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_1       1  5.6    59    78    1431    (-,-) 
  full_adder_loop[8].FA/g57__5115/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2       2 11.0    92    82    1514    (-,-) 
  full_adder_loop[9].FA/g59__1666/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2       1  5.6    42    58    1571    (-,-) 
  full_adder_loop[9].FA/g57__2883/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2       2  8.9    67    68    1639    (-,-) 
  full_adder_loop[10].FA/g59__5107/Y -       A->Y  F     sky130_fd_sc_hd__nand2_1       1  3.6    40    55    1694    (-,-) 
  full_adder_loop[10].FA/g57__2398/Y -       A->Y  R     sky130_fd_sc_hd__nand2_1       2  8.9   107    90    1784    (-,-) 
  full_adder_loop[11].FA/g59__6783/Y -       A->Y  F     sky130_fd_sc_hd__nand2_1       1  3.6    48    66    1850    (-,-) 
  full_adder_loop[11].FA/g57__5526/Y -       A->Y  R     sky130_fd_sc_hd__nand2_1       2 10.0   116   100    1951    (-,-) 
  full_adder_loop[12].FA/g59__8246/Y -       B1->Y F     sky130_fd_sc_hd__o21ai_2       1  3.6    46    66    2017    (-,-) 
  full_adder_loop[12].FA/g57__1705/Y -       B->Y  R     sky130_fd_sc_hd__nand2b_1      2  7.9    97   100    2116    (-,-) 
  full_adder_loop[13].FA/g59__5115/Y -       A->Y  F     sky130_fd_sc_hd__nand2_1       1  3.6    46    64    2180    (-,-) 
  full_adder_loop[13].FA/g57__6131/Y -       B->Y  R     sky130_fd_sc_hd__nand2b_1      2  7.9    97    99    2279    (-,-) 
  full_adder_loop[14].FA/g2__2883/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_1       1  5.6    57    75    2354    (-,-) 
  full_adder_loop[14].FA/g57__6161/Y -       B->Y  R     sky130_fd_sc_hd__nand2b_2      3 14.1    94   103    2457    (-,-) 
  full_adder_loop[15].FA/g2/X        -       A1->X R     sky130_fd_sc_hd__a21o_2        1 51.3   259   292    2749    (-,-) 
  Cout                               -       -     R     (port)                         -    -     -     0    2749    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

