

================================================================
== Vitis HLS Report for 'operator_1_Pipeline_VITIS_LOOP_21_1'
================================================================
* Date:           Tue Feb  8 11:01:44 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  0.975 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |        3|        3|         1|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.97>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_17 = alloca i32 1"   --->   Operation 4 'alloca' 'i_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%agg_result_num2_6 = alloca i32 1"   --->   Operation 5 'alloca' 'agg_result_num2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%write_flag_6 = alloca i32 1"   --->   Operation 6 'alloca' 'write_flag_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%write_flag8_6 = alloca i32 1"   --->   Operation 7 'alloca' 'write_flag8_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%agg_result_num16_6 = alloca i32 1"   --->   Operation 8 'alloca' 'agg_result_num16_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%agg_result_num_6 = alloca i32 1"   --->   Operation 9 'alloca' 'agg_result_num_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%write_flag4_6 = alloca i32 1"   --->   Operation 10 'alloca' 'write_flag4_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%num_res_2_01_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_res_2_01_reload"   --->   Operation 11 'read' 'num_res_2_01_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%num_res_1_02_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_res_1_02_reload"   --->   Operation 12 'read' 'num_res_1_02_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %n"   --->   Operation 13 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i1 0, i1 %write_flag4_6"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i1 0, i1 %write_flag8_6"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i1 0, i1 %write_flag_6"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %i_17"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK3Ban22sum_infinitesimal_realEPff.exit"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i = load i2 %i_17" [../src/ban.cpp:21]   --->   Operation 19 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.44ns)   --->   "%icmp_ln21 = icmp_eq  i2 %i, i2 3" [../src/ban.cpp:21]   --->   Operation 21 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.54ns)   --->   "%add_ln21 = add i2 %i, i2 1" [../src/ban.cpp:21]   --->   Operation 23 'add' 'add_ln21' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split7, void %_ZN3BanC2EiPKf.61.exit.loopexit.exitStub" [../src/ban.cpp:21]   --->   Operation 24 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [../src/ban.cpp:21]   --->   Operation 25 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.47ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %n_read, i32 %num_res_1_02_reload_read, i32 %num_res_2_01_reload_read, i2 %i" [../src/ban.cpp:22]   --->   Operation 26 'mux' 'tmp_s' <Predicate = (!icmp_ln21)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.58ns)   --->   "%switch_ln22 = switch i2 %i, void %branch218, i2 0, void %.split7..split715_crit_edge, i2 1, void %.split7..split715_crit_edge4" [../src/ban.cpp:22]   --->   Operation 27 'switch' 'switch_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.58>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln22 = store i1 1, i1 %write_flag4_6" [../src/ban.cpp:22]   --->   Operation 28 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i == 1)> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %tmp_s, i32 %agg_result_num16_6" [../src/ban.cpp:22]   --->   Operation 29 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i == 1)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln22 = br void %.split715" [../src/ban.cpp:22]   --->   Operation 30 'br' 'br_ln22' <Predicate = (!icmp_ln21 & i == 1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %tmp_s, i32 %agg_result_num_6" [../src/ban.cpp:22]   --->   Operation 31 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i == 0)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln22 = store i1 1, i1 %write_flag_6" [../src/ban.cpp:22]   --->   Operation 32 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i == 0)> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln22 = br void %.split715" [../src/ban.cpp:22]   --->   Operation 33 'br' 'br_ln22' <Predicate = (!icmp_ln21 & i == 0)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln22 = store i1 1, i1 %write_flag8_6" [../src/ban.cpp:22]   --->   Operation 34 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i != 0 & i != 1)> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %tmp_s, i32 %agg_result_num2_6" [../src/ban.cpp:22]   --->   Operation 35 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i != 0 & i != 1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln22 = br void %.split715" [../src/ban.cpp:22]   --->   Operation 36 'br' 'br_ln22' <Predicate = (!icmp_ln21 & i != 0 & i != 1)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln21 = store i2 %add_ln21, i2 %i_17" [../src/ban.cpp:21]   --->   Operation 37 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK3Ban22sum_infinitesimal_realEPff.exit"   --->   Operation 38 'br' 'br_ln0' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%agg_result_num2_6_load = load i32 %agg_result_num2_6"   --->   Operation 39 'load' 'agg_result_num2_6_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%write_flag_6_load = load i1 %write_flag_6"   --->   Operation 40 'load' 'write_flag_6_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_flag8_6_load = load i1 %write_flag8_6"   --->   Operation 41 'load' 'write_flag8_6_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%agg_result_num16_6_load = load i32 %agg_result_num16_6"   --->   Operation 42 'load' 'agg_result_num16_6_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%agg_result_num_6_load = load i32 %agg_result_num_6"   --->   Operation 43 'load' 'agg_result_num_6_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%write_flag4_6_load = load i1 %write_flag4_6"   --->   Operation 44 'load' 'write_flag4_6_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %write_flag4_6_out, i1 %write_flag4_6_load"   --->   Operation 45 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %agg_result_num_6_out, i32 %agg_result_num_6_load"   --->   Operation 46 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %agg_result_num16_6_out, i32 %agg_result_num16_6_load"   --->   Operation 47 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %write_flag8_6_out, i1 %write_flag8_6_load"   --->   Operation 48 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %write_flag_6_out, i1 %write_flag_6_load"   --->   Operation 49 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %agg_result_num2_6_out, i32 %agg_result_num2_6_load"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_res_1_02_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_res_2_01_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ write_flag4_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_num_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_num16_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ write_flag8_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ write_flag_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_num2_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_17                     (alloca           ) [ 01]
agg_result_num2_6        (alloca           ) [ 01]
write_flag_6             (alloca           ) [ 01]
write_flag8_6            (alloca           ) [ 01]
agg_result_num16_6       (alloca           ) [ 01]
agg_result_num_6         (alloca           ) [ 01]
write_flag4_6            (alloca           ) [ 01]
num_res_2_01_reload_read (read             ) [ 00]
num_res_1_02_reload_read (read             ) [ 00]
n_read                   (read             ) [ 00]
store_ln0                (store            ) [ 00]
store_ln0                (store            ) [ 00]
store_ln0                (store            ) [ 00]
store_ln0                (store            ) [ 00]
br_ln0                   (br               ) [ 00]
i                        (load             ) [ 01]
specpipeline_ln0         (specpipeline     ) [ 00]
icmp_ln21                (icmp             ) [ 01]
empty                    (speclooptripcount) [ 00]
add_ln21                 (add              ) [ 00]
br_ln21                  (br               ) [ 00]
specloopname_ln21        (specloopname     ) [ 00]
tmp_s                    (mux              ) [ 00]
switch_ln22              (switch           ) [ 00]
store_ln22               (store            ) [ 00]
store_ln22               (store            ) [ 00]
br_ln22                  (br               ) [ 00]
store_ln22               (store            ) [ 00]
store_ln22               (store            ) [ 00]
br_ln22                  (br               ) [ 00]
store_ln22               (store            ) [ 00]
store_ln22               (store            ) [ 00]
br_ln22                  (br               ) [ 00]
store_ln21               (store            ) [ 00]
br_ln0                   (br               ) [ 00]
agg_result_num2_6_load   (load             ) [ 00]
write_flag_6_load        (load             ) [ 00]
write_flag8_6_load       (load             ) [ 00]
agg_result_num16_6_load  (load             ) [ 00]
agg_result_num_6_load    (load             ) [ 00]
write_flag4_6_load       (load             ) [ 00]
write_ln0                (write            ) [ 00]
write_ln0                (write            ) [ 00]
write_ln0                (write            ) [ 00]
write_ln0                (write            ) [ 00]
write_ln0                (write            ) [ 00]
write_ln0                (write            ) [ 00]
ret_ln0                  (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="num_res_1_02_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_res_1_02_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="num_res_2_01_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_res_2_01_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="write_flag4_6_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_flag4_6_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="agg_result_num_6_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_num_6_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="agg_result_num16_6_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_num16_6_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="write_flag8_6_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_flag8_6_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="write_flag_6_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_flag_6_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="agg_result_num2_6_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_num2_6_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_17_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_17/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="agg_result_num2_6_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num2_6/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_flag_6_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag_6/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_flag8_6_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag8_6/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="agg_result_num16_6_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num16_6/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="agg_result_num_6_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num_6/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_flag4_6_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag4_6/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="num_res_2_01_reload_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_res_2_01_reload_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="num_res_1_02_reload_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_res_1_02_reload_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="n_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln0_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="write_ln0_write_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="0" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="0" index="2" bw="32" slack="0"/>
<pin id="111" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln0_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="write_ln0_write_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="1" slack="0"/>
<pin id="125" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln0_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="write_ln0_write_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="0" index="2" bw="32" slack="0"/>
<pin id="139" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln0_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln0_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln0_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="2" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="i_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="2" slack="0"/>
<pin id="164" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln21_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln21_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_s_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="32" slack="0"/>
<pin id="181" dir="0" index="3" bw="32" slack="0"/>
<pin id="182" dir="0" index="4" bw="2" slack="0"/>
<pin id="183" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln22_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln22_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln22_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln22_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln22_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln22_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln21_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="0"/>
<pin id="221" dir="0" index="1" bw="2" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="agg_result_num2_6_load_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num2_6_load/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="write_flag_6_load_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag_6_load/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="write_flag8_6_load_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag8_6_load/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="agg_result_num16_6_load_load_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num16_6_load/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="agg_result_num_6_load_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num_6_load/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="write_flag4_6_load_load_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag4_6_load/1 "/>
</bind>
</comp>

<comp id="248" class="1005" name="i_17_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="0"/>
<pin id="250" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_17 "/>
</bind>
</comp>

<comp id="255" class="1005" name="agg_result_num2_6_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="agg_result_num2_6 "/>
</bind>
</comp>

<comp id="261" class="1005" name="write_flag_6_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag_6 "/>
</bind>
</comp>

<comp id="268" class="1005" name="write_flag8_6_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag8_6 "/>
</bind>
</comp>

<comp id="275" class="1005" name="agg_result_num16_6_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="agg_result_num16_6 "/>
</bind>
</comp>

<comp id="281" class="1005" name="agg_result_num_6_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="agg_result_num_6 "/>
</bind>
</comp>

<comp id="287" class="1005" name="write_flag4_6_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag4_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="18" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="50" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="52" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="52" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="50" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="50" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="52" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="146"><net_src comp="22" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="169"><net_src comp="162" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="162" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="40" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="184"><net_src comp="46" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="94" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="88" pin="2"/><net_sink comp="177" pin=2"/></net>

<net id="187"><net_src comp="82" pin="2"/><net_sink comp="177" pin=3"/></net>

<net id="188"><net_src comp="162" pin="1"/><net_sink comp="177" pin=4"/></net>

<net id="193"><net_src comp="48" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="177" pin="5"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="177" pin="5"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="48" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="48" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="177" pin="5"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="171" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="224" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="231"><net_src comp="228" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="235"><net_src comp="232" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="239"><net_src comp="236" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="243"><net_src comp="240" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="247"><net_src comp="244" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="251"><net_src comp="54" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="254"><net_src comp="248" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="258"><net_src comp="58" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="264"><net_src comp="62" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="271"><net_src comp="66" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="274"><net_src comp="268" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="278"><net_src comp="70" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="284"><net_src comp="74" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="290"><net_src comp="78" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="292"><net_src comp="287" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="293"><net_src comp="287" pin="1"/><net_sink comp="244" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: write_flag4_6_out | {1 }
	Port: agg_result_num_6_out | {1 }
	Port: agg_result_num16_6_out | {1 }
	Port: write_flag8_6_out | {1 }
	Port: write_flag_6_out | {1 }
	Port: agg_result_num2_6_out | {1 }
 - Input state : 
	Port: operator+.1_Pipeline_VITIS_LOOP_21_1 : n | {1 }
	Port: operator+.1_Pipeline_VITIS_LOOP_21_1 : num_res_1_02_reload | {1 }
	Port: operator+.1_Pipeline_VITIS_LOOP_21_1 : num_res_2_01_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i : 1
		icmp_ln21 : 2
		add_ln21 : 2
		br_ln21 : 3
		tmp_s : 2
		switch_ln22 : 2
		store_ln22 : 1
		store_ln22 : 3
		store_ln22 : 3
		store_ln22 : 1
		store_ln22 : 1
		store_ln22 : 3
		store_ln21 : 3
		agg_result_num2_6_load : 1
		write_flag_6_load : 1
		write_flag8_6_load : 1
		agg_result_num16_6_load : 1
		agg_result_num_6_load : 1
		write_flag4_6_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|    mux   |             tmp_s_fu_177            |    0    |    14   |
|----------|-------------------------------------|---------|---------|
|    add   |           add_ln21_fu_171           |    0    |    9    |
|----------|-------------------------------------|---------|---------|
|   icmp   |           icmp_ln21_fu_165          |    0    |    8    |
|----------|-------------------------------------|---------|---------|
|          | num_res_2_01_reload_read_read_fu_82 |    0    |    0    |
|   read   | num_res_1_02_reload_read_read_fu_88 |    0    |    0    |
|          |          n_read_read_fu_94          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |        write_ln0_write_fu_100       |    0    |    0    |
|          |        write_ln0_write_fu_107       |    0    |    0    |
|   write  |        write_ln0_write_fu_114       |    0    |    0    |
|          |        write_ln0_write_fu_121       |    0    |    0    |
|          |        write_ln0_write_fu_128       |    0    |    0    |
|          |        write_ln0_write_fu_135       |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |    31   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|agg_result_num16_6_reg_275|   32   |
| agg_result_num2_6_reg_255|   32   |
| agg_result_num_6_reg_281 |   32   |
|       i_17_reg_248       |    2   |
|   write_flag4_6_reg_287  |    1   |
|   write_flag8_6_reg_268  |    1   |
|   write_flag_6_reg_261   |    1   |
+--------------------------+--------+
|           Total          |   101  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   31   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   101  |    -   |
+-----------+--------+--------+
|   Total   |   101  |   31   |
+-----------+--------+--------+
