

================================================================
== Vivado HLS Report for 'WriteOneBlock_f2r_entry_s2e_forEnd13'
================================================================
* Date:           Fri May  4 18:09:25 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        WriteOneBlock
* Solution:       OPT
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|      2.62|        0.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  208|  208|        13|          -|          -|    16|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|         8|          -|          -|     ?|    no    |
        | + Loop 2.2  |    ?|    ?|         8|          -|          -|     ?|    no    |
        | + Loop 2.3  |    ?|    ?|         8|          -|          -|     ?|    no    |
        | + Loop 2.4  |    ?|    ?|         8|          -|          -|     ?|    no    |
        |- Loop 3     |    ?|    ?|        12|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 68
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond7)
	15  / (exitcond7)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	2  / true
15 --> 
	16  / (or_cond1_17)
	56  / (!or_cond1_17)
16 --> 
	17  / true
17 --> 
	18  / (or_cond_18)
	23  / (!or_cond_18)
18 --> 
	19  / true
19 --> 
	20  / (tmp_4_0_1)
	23  / (!tmp_4_0_1)
20 --> 
	21  / true
21 --> 
	22  / (tmp_4_0_2)
	23  / (!tmp_4_0_2)
22 --> 
	23  / true
23 --> 
	24  / (or_cond_18 & tmp_4_0_1 & tmp_4_0_2 & tmp_4_0_3)
	25  / (!or_cond_18) | (!tmp_4_0_1) | (!tmp_4_0_2) | (!tmp_4_0_3)
24 --> 
	17  / true
25 --> 
	26  / (tmp_6_1)
	56  / (!tmp_6_1)
26 --> 
	27  / true
27 --> 
	28  / (or_cond2_19)
	33  / (!or_cond2_19)
28 --> 
	29  / true
29 --> 
	30  / (tmp_4_1_1)
	33  / (!tmp_4_1_1)
30 --> 
	31  / true
31 --> 
	32  / (tmp_4_1_2)
	33  / (!tmp_4_1_2)
32 --> 
	33  / true
33 --> 
	34  / (or_cond2_19 & tmp_4_1_1 & tmp_4_1_2 & tmp_4_1_3)
	35  / (!or_cond2_19) | (!tmp_4_1_1) | (!tmp_4_1_2) | (!tmp_4_1_3)
34 --> 
	27  / true
35 --> 
	36  / (tmp_6_2)
	56  / (!tmp_6_2)
36 --> 
	37  / true
37 --> 
	38  / (or_cond3_20)
	43  / (!or_cond3_20)
38 --> 
	39  / true
39 --> 
	40  / (tmp_4_2_1)
	43  / (!tmp_4_2_1)
40 --> 
	41  / true
41 --> 
	42  / (tmp_4_2_2)
	43  / (!tmp_4_2_2)
42 --> 
	43  / true
43 --> 
	44  / (or_cond3_20 & tmp_4_2_1 & tmp_4_2_2 & tmp_4_2_3)
	45  / (!or_cond3_20) | (!tmp_4_2_1) | (!tmp_4_2_2) | (!tmp_4_2_3)
44 --> 
	37  / true
45 --> 
	46  / (tmp_6_3)
	56  / (!tmp_6_3)
46 --> 
	47  / true
47 --> 
	48  / (or_cond4)
	53  / (!or_cond4)
48 --> 
	49  / true
49 --> 
	50  / (tmp_4_3_1)
	53  / (!tmp_4_3_1)
50 --> 
	51  / true
51 --> 
	52  / (tmp_4_3_2)
	53  / (!tmp_4_3_2)
52 --> 
	53  / true
53 --> 
	54  / (or_cond4 & tmp_4_3_1 & tmp_4_3_2 & tmp_4_3_3)
	55  / (!or_cond4) | (!tmp_4_3_1) | (!tmp_4_3_2) | (!tmp_4_3_3)
54 --> 
	47  / true
55 --> 
	15  / true
56 --> 
	57  / true
57 --> 
	58  / (!tmp_52)
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	57  / true

* FSM state operations: 

 <State 1> : 1.00ns
ST_1 : Operation 69 [1/1] (1.00ns)   --->   "%hoffs_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %hoffs)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 70 [1/1] (1.00ns)   --->   "%voffs_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %voffs)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 71 [1/1] (1.00ns)   --->   "%height_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %height)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 72 [1/1] (1.00ns)   --->   "%width_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %width)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 73 [1/1] (1.00ns)   --->   "%out_buf_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %out_buf)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 74 [1/1] (1.00ns)   --->   "%store_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %store)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_2 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %store_read, i32 2, i32 63)"
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_27_cast = zext i62 %tmp_2 to i63"
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %BUS_DST), !map !278"
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %BUS_SRC), !map !283"
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %width) nounwind, !map !288"
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %height) nounwind, !map !294"
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %voffs) nounwind, !map !298"
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %hoffs) nounwind, !map !302"
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([37 x i8]* @WriteOneBlock_f2r_en) nounwind"
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%inp1_buf_0 = alloca [16 x i8], align 1" [../src/decode.c:249]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%inp1_buf_1 = alloca [16 x i8], align 1" [../src/decode.c:249]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%inp1_buf_2 = alloca [16 x i8], align 1" [../src/decode.c:249]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%inp1_buf_3 = alloca [16 x i8], align 1" [../src/decode.c:249]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%out1_buf_0 = alloca [1328 x i8], align 1" [../src/decode.c:250]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%out1_buf_1 = alloca [1328 x i8], align 1" [../src/decode.c:250]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%out1_buf_2 = alloca [1327 x i8], align 1" [../src/decode.c:250]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%out1_buf_3 = alloca [1327 x i8], align 1" [../src/decode.c:250]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%index = alloca [64 x i32], align 16" [../src/decode.c:251]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %BUS_SRC, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 64, [8 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %store, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 64, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %BUS_DST, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 5310, [8 x i8]* @p_str4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %out_buf, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 5310, [1 x i8]* @bundle4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %height, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str11, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/decode.c:240]
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %width, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str11, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/decode.c:241]
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %voffs, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str11, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/decode.c:242]
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %hoffs, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str11, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/decode.c:243]
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/decode.c:244]
ST_1 : Operation 102 [1/1] (0.65ns)   --->   "br label %1" [../src/decode.c:260]

 <State 2> : 1.09ns
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%j = phi i7 [ 0, %0 ], [ %j_1_3, %2 ]" [../src/decode.c:260]
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%p_0_rec_cast_cast = zext i7 %j to i63" [../src/decode.c:260]
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"
ST_2 : Operation 106 [1/1] (1.08ns)   --->   "%store2_sum = add i63 %p_0_rec_cast_cast, %tmp_27_cast" [../src/decode.c:260]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%store2_sum_cast = zext i63 %store2_sum to i64" [../src/decode.c:260]
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%BUS_SRC_addr = getelementptr i32* %BUS_SRC, i64 %store2_sum_cast" [../src/decode.c:260]
ST_2 : Operation 109 [1/1] (0.81ns)   --->   "%exitcond7 = icmp eq i7 %j, -64" [../src/decode.c:260]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader.preheader, label %2" [../src/decode.c:260]
ST_2 : Operation 111 [1/1] (1.01ns)   --->   "%tmp = add nsw i32 %voffs_read, 8" [../src/decode.c:269]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (1.01ns)   --->   "%tmp_1 = add nsw i32 %hoffs_read, 8" [../src/decode.c:276]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.65ns)   --->   "br label %.preheader.0" [../src/decode.c:269]

 <State 3> : 2.62ns
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i7 %j to i6" [../src/decode.c:260]
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node store2_sum5)   --->   "%p_rec_s = or i6 %tmp_21, 1" [../src/decode.c:263]
ST_3 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node store2_sum5)   --->   "%p_rec_cast_cast = zext i6 %p_rec_s to i63" [../src/decode.c:263]
ST_3 : Operation 117 [7/7] (2.62ns)   --->   "%BUS_SRC_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr, i32 1)" [../src/decode.c:263]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%newIndex1 = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %j, i32 2, i32 6)" [../src/decode.c:260]
ST_3 : Operation 119 [1/1] (1.08ns) (out node of the LUT)   --->   "%store2_sum5 = add i63 %tmp_27_cast, %p_rec_cast_cast" [../src/decode.c:263]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%store2_sum5_cast = zext i63 %store2_sum5 to i64" [../src/decode.c:263]
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%BUS_SRC_addr_1 = getelementptr i32* %BUS_SRC, i64 %store2_sum5_cast" [../src/decode.c:263]
ST_3 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node store2_sum6)   --->   "%p_rec_1 = or i6 %tmp_21, 2" [../src/decode.c:263]
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node store2_sum6)   --->   "%p_rec_1_cast_cast = zext i6 %p_rec_1 to i63" [../src/decode.c:263]
ST_3 : Operation 124 [1/1] (1.08ns) (out node of the LUT)   --->   "%store2_sum6 = add i63 %tmp_27_cast, %p_rec_1_cast_cast" [../src/decode.c:263]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%store2_sum6_cast = zext i63 %store2_sum6 to i64" [../src/decode.c:263]
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%BUS_SRC_addr_2 = getelementptr i32* %BUS_SRC, i64 %store2_sum6_cast" [../src/decode.c:263]
ST_3 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node store2_sum7)   --->   "%p_rec_2 = or i6 %tmp_21, 3" [../src/decode.c:263]
ST_3 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node store2_sum7)   --->   "%p_rec_2_cast_cast = zext i6 %p_rec_2 to i63" [../src/decode.c:263]
ST_3 : Operation 129 [1/1] (1.08ns) (out node of the LUT)   --->   "%store2_sum7 = add i63 %tmp_27_cast, %p_rec_2_cast_cast" [../src/decode.c:263]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%store2_sum7_cast = zext i63 %store2_sum7 to i64" [../src/decode.c:263]
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%BUS_SRC_addr_3 = getelementptr i32* %BUS_SRC, i64 %store2_sum7_cast" [../src/decode.c:263]
ST_3 : Operation 132 [1/1] (0.77ns)   --->   "%j_1_3 = add i7 4, %j" [../src/decode.c:260]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 2.62ns
ST_4 : Operation 133 [6/7] (2.62ns)   --->   "%BUS_SRC_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr, i32 1)" [../src/decode.c:263]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 134 [7/7] (2.62ns)   --->   "%BUS_SRC_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_1, i32 1)" [../src/decode.c:263]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 2.62ns
ST_5 : Operation 135 [5/7] (2.62ns)   --->   "%BUS_SRC_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr, i32 1)" [../src/decode.c:263]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 136 [6/7] (2.62ns)   --->   "%BUS_SRC_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_1, i32 1)" [../src/decode.c:263]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 137 [7/7] (2.62ns)   --->   "%BUS_SRC_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_2, i32 1)" [../src/decode.c:263]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 2.62ns
ST_6 : Operation 138 [4/7] (2.62ns)   --->   "%BUS_SRC_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr, i32 1)" [../src/decode.c:263]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 139 [5/7] (2.62ns)   --->   "%BUS_SRC_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_1, i32 1)" [../src/decode.c:263]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 140 [6/7] (2.62ns)   --->   "%BUS_SRC_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_2, i32 1)" [../src/decode.c:263]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 141 [7/7] (2.62ns)   --->   "%BUS_SRC_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_3, i32 1)" [../src/decode.c:263]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 2.62ns
ST_7 : Operation 142 [3/7] (2.62ns)   --->   "%BUS_SRC_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr, i32 1)" [../src/decode.c:263]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 143 [4/7] (2.62ns)   --->   "%BUS_SRC_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_1, i32 1)" [../src/decode.c:263]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 144 [5/7] (2.62ns)   --->   "%BUS_SRC_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_2, i32 1)" [../src/decode.c:263]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 145 [6/7] (2.62ns)   --->   "%BUS_SRC_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_3, i32 1)" [../src/decode.c:263]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 2.62ns
ST_8 : Operation 146 [2/7] (2.62ns)   --->   "%BUS_SRC_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr, i32 1)" [../src/decode.c:263]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 147 [3/7] (2.62ns)   --->   "%BUS_SRC_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_1, i32 1)" [../src/decode.c:263]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 148 [4/7] (2.62ns)   --->   "%BUS_SRC_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_2, i32 1)" [../src/decode.c:263]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 149 [5/7] (2.62ns)   --->   "%BUS_SRC_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_3, i32 1)" [../src/decode.c:263]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 2.62ns
ST_9 : Operation 150 [1/7] (2.62ns)   --->   "%BUS_SRC_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr, i32 1)" [../src/decode.c:263]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 151 [2/7] (2.62ns)   --->   "%BUS_SRC_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_1, i32 1)" [../src/decode.c:263]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 152 [3/7] (2.62ns)   --->   "%BUS_SRC_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_2, i32 1)" [../src/decode.c:263]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 153 [4/7] (2.62ns)   --->   "%BUS_SRC_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_3, i32 1)" [../src/decode.c:263]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 10> : 2.62ns
ST_10 : Operation 154 [1/1] (2.62ns)   --->   "%BUS_SRC_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %BUS_SRC_addr)" [../src/decode.c:263]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i32 %BUS_SRC_addr_read to i8" [../src/decode.c:263]
ST_10 : Operation 156 [1/7] (2.62ns)   --->   "%BUS_SRC_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_1, i32 1)" [../src/decode.c:263]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 157 [2/7] (2.62ns)   --->   "%BUS_SRC_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_2, i32 1)" [../src/decode.c:263]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 158 [3/7] (2.62ns)   --->   "%BUS_SRC_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_3, i32 1)" [../src/decode.c:263]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 11> : 2.62ns
ST_11 : Operation 159 [1/1] (2.62ns)   --->   "%BUS_SRC_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %BUS_SRC_addr_1)" [../src/decode.c:263]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_28 = trunc i32 %BUS_SRC_addr_1_read to i8" [../src/decode.c:263]
ST_11 : Operation 161 [1/7] (2.62ns)   --->   "%BUS_SRC_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_2, i32 1)" [../src/decode.c:263]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 162 [2/7] (2.62ns)   --->   "%BUS_SRC_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_3, i32 1)" [../src/decode.c:263]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 12> : 2.62ns
ST_12 : Operation 163 [1/1] (2.62ns)   --->   "%BUS_SRC_addr_2_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %BUS_SRC_addr_2)" [../src/decode.c:263]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_29 = trunc i32 %BUS_SRC_addr_2_read to i8" [../src/decode.c:263]
ST_12 : Operation 165 [1/7] (2.62ns)   --->   "%BUS_SRC_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_addr_3, i32 1)" [../src/decode.c:263]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 13> : 2.62ns
ST_13 : Operation 166 [1/1] (2.62ns)   --->   "%BUS_SRC_addr_3_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %BUS_SRC_addr_3)" [../src/decode.c:263]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_30 = trunc i32 %BUS_SRC_addr_3_read to i8" [../src/decode.c:263]

 <State 14> : 0.68ns
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%newIndex2 = zext i5 %newIndex1 to i64" [../src/decode.c:260]
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%inp1_buf_0_addr = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex2" [../src/decode.c:260]
ST_14 : Operation 170 [1/1] (0.67ns)   --->   "store i8 %tmp_27, i8* %inp1_buf_0_addr, align 4" [../src/decode.c:263]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%inp1_buf_1_addr = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex2" [../src/decode.c:260]
ST_14 : Operation 172 [1/1] (0.67ns)   --->   "store i8 %tmp_28, i8* %inp1_buf_1_addr, align 1" [../src/decode.c:263]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "%inp1_buf_2_addr = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex2" [../src/decode.c:260]
ST_14 : Operation 174 [1/1] (0.67ns)   --->   "store i8 %tmp_29, i8* %inp1_buf_2_addr, align 2" [../src/decode.c:263]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%inp1_buf_3_addr = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex2" [../src/decode.c:260]
ST_14 : Operation 176 [1/1] (0.67ns)   --->   "store i8 %tmp_30, i8* %inp1_buf_3_addr, align 1" [../src/decode.c:263]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "br label %1" [../src/decode.c:260]

 <State 15> : 2.37ns
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%l = phi i32 [ %l_1_lcssa_3, %.loopexit.3 ], [ 0, %.preheader.preheader ]" [../src/decode.c:281]
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%k = phi i32 [ %k_1_3, %.loopexit.3 ], [ %voffs_read, %.preheader.preheader ]" [../src/decode.c:269]
ST_15 : Operation 180 [1/1] (0.99ns)   --->   "%tmp_5 = icmp slt i32 %k, %tmp" [../src/decode.c:269]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 181 [1/1] (0.99ns)   --->   "%tmp_6 = icmp slt i32 %k, %height_read" [../src/decode.c:272]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 182 [1/1] (0.42ns)   --->   "%or_cond1_17 = and i1 %tmp_5, %tmp_6" [../src/decode.c:272]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 183 [1/1] (0.69ns)   --->   "br i1 %or_cond1_17, label %12, label %.loopexit1" [../src/decode.c:269]
ST_15 : Operation 184 [2/2] (2.36ns)   --->   "%diff = mul nsw i32 %k, %width_read" [../src/decode.c:274]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 2.37ns
ST_16 : Operation 185 [1/2] (2.36ns)   --->   "%diff = mul nsw i32 %k, %width_read" [../src/decode.c:274]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 186 [1/1] (0.65ns)   --->   "br label %3" [../src/decode.c:276]

 <State 17> : 2.11ns
ST_17 : Operation 187 [1/1] (0.00ns)   --->   "%l_1 = phi i32 [ %l, %12 ], [ %l_2_0_3, %11 ]" [../src/decode.c:281]
ST_17 : Operation 188 [1/1] (0.00ns)   --->   "%e = phi i32 [ %hoffs_read, %12 ], [ %e_1_0_3, %11 ]" [../src/decode.c:276]
ST_17 : Operation 189 [1/1] (0.99ns)   --->   "%tmp_3 = icmp slt i32 %e, %tmp_1" [../src/decode.c:276]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 190 [1/1] (0.99ns)   --->   "%tmp_4 = icmp slt i32 %e, %width_read" [../src/decode.c:278]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 191 [1/1] (0.42ns)   --->   "%or_cond_18 = and i1 %tmp_3, %tmp_4" [../src/decode.c:278]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 192 [1/1] (0.69ns)   --->   "br i1 %or_cond_18, label %4, label %.loopexit.0" [../src/decode.c:276]
ST_17 : Operation 193 [1/1] (0.00ns)   --->   "%newIndex3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_1, i32 2, i32 31)" [../src/decode.c:281]
ST_17 : Operation 194 [1/1] (0.00ns)   --->   "%newIndex4 = zext i30 %newIndex3 to i64" [../src/decode.c:281]
ST_17 : Operation 195 [1/1] (0.00ns)   --->   "%inp1_buf_0_addr_1 = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex4" [../src/decode.c:281]
ST_17 : Operation 196 [2/2] (0.67ns)   --->   "%inp1_buf_0_load = load i8* %inp1_buf_0_addr_1, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_17 : Operation 197 [1/1] (0.00ns)   --->   "%inp1_buf_1_addr_1 = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex4" [../src/decode.c:281]
ST_17 : Operation 198 [2/2] (0.67ns)   --->   "%inp1_buf_1_load = load i8* %inp1_buf_1_addr_1, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%inp1_buf_2_addr_1 = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex4" [../src/decode.c:281]
ST_17 : Operation 200 [2/2] (0.67ns)   --->   "%inp1_buf_2_load = load i8* %inp1_buf_2_addr_1, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_17 : Operation 201 [1/1] (0.00ns)   --->   "%inp1_buf_3_addr_1 = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex4" [../src/decode.c:281]
ST_17 : Operation 202 [2/2] (0.67ns)   --->   "%inp1_buf_3_load = load i8* %inp1_buf_3_addr_1, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>

 <State 18> : 2.31ns
ST_18 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_7 = sext i32 %l_1 to i64" [../src/decode.c:279]
ST_18 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i32 %l_1 to i2" [../src/decode.c:281]
ST_18 : Operation 205 [1/2] (0.67ns)   --->   "%inp1_buf_0_load = load i8* %inp1_buf_0_addr_1, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_18 : Operation 206 [1/2] (0.67ns)   --->   "%inp1_buf_1_load = load i8* %inp1_buf_1_addr_1, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_18 : Operation 207 [1/2] (0.67ns)   --->   "%inp1_buf_2_load = load i8* %inp1_buf_2_addr_1, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_18 : Operation 208 [1/2] (0.67ns)   --->   "%inp1_buf_3_load = load i8* %inp1_buf_3_addr_1, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_18 : Operation 209 [1/1] (0.39ns)   --->   "%tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %inp1_buf_0_load, i8 %inp1_buf_1_load, i8 %inp1_buf_2_load, i8 %inp1_buf_3_load, i2 %tmp_31) nounwind" [../src/decode.c:281]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 210 [1/1] (1.01ns)   --->   "%tmp_9 = add nsw i32 %e, %diff" [../src/decode.c:279]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_32 = trunc i32 %tmp_9 to i2" [../src/decode.c:279]
ST_18 : Operation 212 [1/1] (0.00ns)   --->   "%newIndex5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_9, i32 2, i32 31)" [../src/decode.c:279]
ST_18 : Operation 213 [1/1] (0.00ns)   --->   "%newIndex6 = zext i30 %newIndex5 to i64" [../src/decode.c:279]
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "%out1_buf_0_addr = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex6" [../src/decode.c:279]
ST_18 : Operation 215 [1/1] (0.00ns)   --->   "%out1_buf_1_addr = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex6" [../src/decode.c:279]
ST_18 : Operation 216 [1/1] (0.00ns)   --->   "%out1_buf_2_addr = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex6" [../src/decode.c:279]
ST_18 : Operation 217 [1/1] (0.00ns)   --->   "%out1_buf_3_addr = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex6" [../src/decode.c:279]
ST_18 : Operation 218 [1/1] (0.72ns)   --->   "switch i2 %tmp_32, label %branch79 [
    i2 0, label %branch76
    i2 1, label %branch77
    i2 -2, label %branch78
  ]" [../src/decode.c:279]
ST_18 : Operation 219 [1/1] (1.23ns)   --->   "store i8 %tmp_8, i8* %out1_buf_2_addr, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "br label %5" [../src/decode.c:279]
ST_18 : Operation 221 [1/1] (1.23ns)   --->   "store i8 %tmp_8, i8* %out1_buf_1_addr, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_18 : Operation 222 [1/1] (0.00ns)   --->   "br label %5" [../src/decode.c:279]
ST_18 : Operation 223 [1/1] (1.23ns)   --->   "store i8 %tmp_8, i8* %out1_buf_0_addr, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "br label %5" [../src/decode.c:279]
ST_18 : Operation 225 [1/1] (1.23ns)   --->   "store i8 %tmp_8, i8* %out1_buf_3_addr, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_18 : Operation 226 [1/1] (0.00ns)   --->   "br label %5" [../src/decode.c:279]
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "%index_addr = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_7" [../src/decode.c:280]
ST_18 : Operation 228 [1/1] (1.23ns)   --->   "store i32 %tmp_9, i32* %index_addr, align 4" [../src/decode.c:280]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_18 : Operation 229 [1/1] (1.01ns)   --->   "%e_1 = add nsw i32 %e, 1" [../src/decode.c:276]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 1.71ns
ST_19 : Operation 230 [1/1] (1.01ns)   --->   "%l_2 = add nsw i32 %l_1, 1" [../src/decode.c:281]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 231 [1/1] (0.99ns)   --->   "%tmp_4_0_1 = icmp slt i32 %e_1, %width_read" [../src/decode.c:278]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 232 [1/1] (0.69ns)   --->   "br i1 %tmp_4_0_1, label %6, label %.loopexit.0" [../src/decode.c:278]
ST_19 : Operation 233 [1/1] (0.00ns)   --->   "%newIndex7 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_2, i32 2, i32 31)" [../src/decode.c:281]
ST_19 : Operation 234 [1/1] (0.00ns)   --->   "%newIndex8 = zext i30 %newIndex7 to i64" [../src/decode.c:281]
ST_19 : Operation 235 [1/1] (0.00ns)   --->   "%inp1_buf_1_addr_2 = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex8" [../src/decode.c:281]
ST_19 : Operation 236 [2/2] (0.67ns)   --->   "%inp1_buf_1_load_1 = load i8* %inp1_buf_1_addr_2, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_19 : Operation 237 [1/1] (0.00ns)   --->   "%inp1_buf_2_addr_2 = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex8" [../src/decode.c:281]
ST_19 : Operation 238 [2/2] (0.67ns)   --->   "%inp1_buf_2_load_1 = load i8* %inp1_buf_2_addr_2, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_19 : Operation 239 [1/1] (0.00ns)   --->   "%inp1_buf_3_addr_2 = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex8" [../src/decode.c:281]
ST_19 : Operation 240 [2/2] (0.67ns)   --->   "%inp1_buf_3_load_1 = load i8* %inp1_buf_3_addr_2, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_19 : Operation 241 [1/1] (0.00ns)   --->   "%inp1_buf_0_addr_2 = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex8" [../src/decode.c:281]
ST_19 : Operation 242 [2/2] (0.67ns)   --->   "%inp1_buf_0_load_1 = load i8* %inp1_buf_0_addr_2, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>

 <State 20> : 2.31ns
ST_20 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_10_0_1 = sext i32 %l_2 to i64" [../src/decode.c:279]
ST_20 : Operation 244 [1/2] (0.67ns)   --->   "%inp1_buf_1_load_1 = load i8* %inp1_buf_1_addr_2, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_20 : Operation 245 [1/2] (0.67ns)   --->   "%inp1_buf_2_load_1 = load i8* %inp1_buf_2_addr_2, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_20 : Operation 246 [1/2] (0.67ns)   --->   "%inp1_buf_3_load_1 = load i8* %inp1_buf_3_addr_2, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_20 : Operation 247 [1/2] (0.67ns)   --->   "%inp1_buf_0_load_1 = load i8* %inp1_buf_0_addr_2, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_20 : Operation 248 [1/1] (0.39ns)   --->   "%tmp_10 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %inp1_buf_1_load_1, i8 %inp1_buf_2_load_1, i8 %inp1_buf_3_load_1, i8 %inp1_buf_0_load_1, i2 %tmp_31) nounwind" [../src/decode.c:281]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 249 [1/1] (1.01ns)   --->   "%tmp_11_0_1 = add nsw i32 %e_1, %diff" [../src/decode.c:279]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_33 = trunc i32 %tmp_11_0_1 to i2" [../src/decode.c:279]
ST_20 : Operation 251 [1/1] (0.00ns)   --->   "%newIndex9 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_11_0_1, i32 2, i32 31)" [../src/decode.c:279]
ST_20 : Operation 252 [1/1] (0.00ns)   --->   "%newIndex10 = zext i30 %newIndex9 to i64" [../src/decode.c:279]
ST_20 : Operation 253 [1/1] (0.00ns)   --->   "%out1_buf_0_addr_1 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex10" [../src/decode.c:279]
ST_20 : Operation 254 [1/1] (0.00ns)   --->   "%out1_buf_1_addr_1 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex10" [../src/decode.c:279]
ST_20 : Operation 255 [1/1] (0.00ns)   --->   "%out1_buf_2_addr_1 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex10" [../src/decode.c:279]
ST_20 : Operation 256 [1/1] (0.00ns)   --->   "%out1_buf_3_addr_1 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex10" [../src/decode.c:279]
ST_20 : Operation 257 [1/1] (0.72ns)   --->   "switch i2 %tmp_33, label %branch75 [
    i2 0, label %branch72
    i2 1, label %branch73
    i2 -2, label %branch74
  ]" [../src/decode.c:279]
ST_20 : Operation 258 [1/1] (1.23ns)   --->   "store i8 %tmp_10, i8* %out1_buf_2_addr_1, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_20 : Operation 259 [1/1] (0.00ns)   --->   "br label %7" [../src/decode.c:279]
ST_20 : Operation 260 [1/1] (1.23ns)   --->   "store i8 %tmp_10, i8* %out1_buf_1_addr_1, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_20 : Operation 261 [1/1] (0.00ns)   --->   "br label %7" [../src/decode.c:279]
ST_20 : Operation 262 [1/1] (1.23ns)   --->   "store i8 %tmp_10, i8* %out1_buf_0_addr_1, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_20 : Operation 263 [1/1] (0.00ns)   --->   "br label %7" [../src/decode.c:279]
ST_20 : Operation 264 [1/1] (1.23ns)   --->   "store i8 %tmp_10, i8* %out1_buf_3_addr_1, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_20 : Operation 265 [1/1] (0.00ns)   --->   "br label %7" [../src/decode.c:279]
ST_20 : Operation 266 [1/1] (0.00ns)   --->   "%index_addr_4 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_10_0_1" [../src/decode.c:280]
ST_20 : Operation 267 [1/1] (1.23ns)   --->   "store i32 %tmp_11_0_1, i32* %index_addr_4, align 4" [../src/decode.c:280]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_20 : Operation 268 [1/1] (1.01ns)   --->   "%e_1_0_1 = add nsw i32 %e, 2" [../src/decode.c:276]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 1.71ns
ST_21 : Operation 269 [1/1] (1.01ns)   --->   "%l_2_0_1 = add nsw i32 %l_1, 2" [../src/decode.c:281]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 270 [1/1] (0.99ns)   --->   "%tmp_4_0_2 = icmp slt i32 %e_1_0_1, %width_read" [../src/decode.c:278]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 271 [1/1] (0.69ns)   --->   "br i1 %tmp_4_0_2, label %8, label %.loopexit.0" [../src/decode.c:278]
ST_21 : Operation 272 [1/1] (0.00ns)   --->   "%newIndex11 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_2_0_1, i32 2, i32 31)" [../src/decode.c:281]
ST_21 : Operation 273 [1/1] (0.00ns)   --->   "%newIndex12 = zext i30 %newIndex11 to i64" [../src/decode.c:281]
ST_21 : Operation 274 [1/1] (0.00ns)   --->   "%inp1_buf_2_addr_3 = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex12" [../src/decode.c:281]
ST_21 : Operation 275 [2/2] (0.67ns)   --->   "%inp1_buf_2_load_2 = load i8* %inp1_buf_2_addr_3, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_21 : Operation 276 [1/1] (0.00ns)   --->   "%inp1_buf_3_addr_3 = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex12" [../src/decode.c:281]
ST_21 : Operation 277 [2/2] (0.67ns)   --->   "%inp1_buf_3_load_2 = load i8* %inp1_buf_3_addr_3, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_21 : Operation 278 [1/1] (0.00ns)   --->   "%inp1_buf_0_addr_3 = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex12" [../src/decode.c:281]
ST_21 : Operation 279 [2/2] (0.67ns)   --->   "%inp1_buf_0_load_2 = load i8* %inp1_buf_0_addr_3, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_21 : Operation 280 [1/1] (0.00ns)   --->   "%inp1_buf_1_addr_3 = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex12" [../src/decode.c:281]
ST_21 : Operation 281 [2/2] (0.67ns)   --->   "%inp1_buf_1_load_2 = load i8* %inp1_buf_1_addr_3, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>

 <State 22> : 2.31ns
ST_22 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_10_0_2 = sext i32 %l_2_0_1 to i64" [../src/decode.c:279]
ST_22 : Operation 283 [1/2] (0.67ns)   --->   "%inp1_buf_2_load_2 = load i8* %inp1_buf_2_addr_3, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_22 : Operation 284 [1/2] (0.67ns)   --->   "%inp1_buf_3_load_2 = load i8* %inp1_buf_3_addr_3, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_22 : Operation 285 [1/2] (0.67ns)   --->   "%inp1_buf_0_load_2 = load i8* %inp1_buf_0_addr_3, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_22 : Operation 286 [1/2] (0.67ns)   --->   "%inp1_buf_1_load_2 = load i8* %inp1_buf_1_addr_3, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_22 : Operation 287 [1/1] (0.39ns)   --->   "%tmp_11 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %inp1_buf_2_load_2, i8 %inp1_buf_3_load_2, i8 %inp1_buf_0_load_2, i8 %inp1_buf_1_load_2, i2 %tmp_31) nounwind" [../src/decode.c:281]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 288 [1/1] (1.01ns)   --->   "%tmp_11_0_2 = add nsw i32 %e_1_0_1, %diff" [../src/decode.c:279]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i32 %tmp_11_0_2 to i2" [../src/decode.c:279]
ST_22 : Operation 290 [1/1] (0.00ns)   --->   "%newIndex13 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_11_0_2, i32 2, i32 31)" [../src/decode.c:279]
ST_22 : Operation 291 [1/1] (0.00ns)   --->   "%newIndex14 = zext i30 %newIndex13 to i64" [../src/decode.c:279]
ST_22 : Operation 292 [1/1] (0.00ns)   --->   "%out1_buf_0_addr_2 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex14" [../src/decode.c:279]
ST_22 : Operation 293 [1/1] (0.00ns)   --->   "%out1_buf_1_addr_2 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex14" [../src/decode.c:279]
ST_22 : Operation 294 [1/1] (0.00ns)   --->   "%out1_buf_2_addr_2 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex14" [../src/decode.c:279]
ST_22 : Operation 295 [1/1] (0.00ns)   --->   "%out1_buf_3_addr_2 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex14" [../src/decode.c:279]
ST_22 : Operation 296 [1/1] (0.72ns)   --->   "switch i2 %tmp_34, label %branch71 [
    i2 0, label %branch68
    i2 1, label %branch69
    i2 -2, label %branch70
  ]" [../src/decode.c:279]
ST_22 : Operation 297 [1/1] (1.23ns)   --->   "store i8 %tmp_11, i8* %out1_buf_2_addr_2, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_22 : Operation 298 [1/1] (0.00ns)   --->   "br label %9" [../src/decode.c:279]
ST_22 : Operation 299 [1/1] (1.23ns)   --->   "store i8 %tmp_11, i8* %out1_buf_1_addr_2, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_22 : Operation 300 [1/1] (0.00ns)   --->   "br label %9" [../src/decode.c:279]
ST_22 : Operation 301 [1/1] (1.23ns)   --->   "store i8 %tmp_11, i8* %out1_buf_0_addr_2, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_22 : Operation 302 [1/1] (0.00ns)   --->   "br label %9" [../src/decode.c:279]
ST_22 : Operation 303 [1/1] (1.23ns)   --->   "store i8 %tmp_11, i8* %out1_buf_3_addr_2, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_22 : Operation 304 [1/1] (0.00ns)   --->   "br label %9" [../src/decode.c:279]
ST_22 : Operation 305 [1/1] (0.00ns)   --->   "%index_addr_5 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_10_0_2" [../src/decode.c:280]
ST_22 : Operation 306 [1/1] (1.23ns)   --->   "store i32 %tmp_11_0_2, i32* %index_addr_5, align 4" [../src/decode.c:280]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_22 : Operation 307 [1/1] (1.01ns)   --->   "%e_1_0_2 = add nsw i32 %e, 3" [../src/decode.c:276]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 23> : 1.71ns
ST_23 : Operation 308 [1/1] (1.01ns)   --->   "%l_2_0_2 = add nsw i32 %l_1, 3" [../src/decode.c:281]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 309 [1/1] (0.99ns)   --->   "%tmp_4_0_3 = icmp slt i32 %e_1_0_2, %width_read" [../src/decode.c:278]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 310 [1/1] (0.69ns)   --->   "br i1 %tmp_4_0_3, label %10, label %.loopexit.0" [../src/decode.c:278]
ST_23 : Operation 311 [1/1] (0.00ns)   --->   "%newIndex15 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_2_0_2, i32 2, i32 31)" [../src/decode.c:281]
ST_23 : Operation 312 [1/1] (0.00ns)   --->   "%newIndex16 = zext i30 %newIndex15 to i64" [../src/decode.c:281]
ST_23 : Operation 313 [1/1] (0.00ns)   --->   "%inp1_buf_3_addr_4 = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex16" [../src/decode.c:281]
ST_23 : Operation 314 [2/2] (0.67ns)   --->   "%inp1_buf_3_load_3 = load i8* %inp1_buf_3_addr_4, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_23 : Operation 315 [1/1] (0.00ns)   --->   "%inp1_buf_0_addr_4 = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex16" [../src/decode.c:281]
ST_23 : Operation 316 [2/2] (0.67ns)   --->   "%inp1_buf_0_load_3 = load i8* %inp1_buf_0_addr_4, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_23 : Operation 317 [1/1] (0.00ns)   --->   "%inp1_buf_1_addr_4 = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex16" [../src/decode.c:281]
ST_23 : Operation 318 [2/2] (0.67ns)   --->   "%inp1_buf_1_load_3 = load i8* %inp1_buf_1_addr_4, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_23 : Operation 319 [1/1] (0.00ns)   --->   "%inp1_buf_2_addr_4 = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex16" [../src/decode.c:281]
ST_23 : Operation 320 [2/2] (0.67ns)   --->   "%inp1_buf_2_load_3 = load i8* %inp1_buf_2_addr_4, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_23 : Operation 321 [1/1] (1.01ns)   --->   "%k_1 = add nsw i32 %k, 1" [../src/decode.c:269]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 2.31ns
ST_24 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_10_0_3 = sext i32 %l_2_0_2 to i64" [../src/decode.c:279]
ST_24 : Operation 323 [1/2] (0.67ns)   --->   "%inp1_buf_3_load_3 = load i8* %inp1_buf_3_addr_4, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_24 : Operation 324 [1/2] (0.67ns)   --->   "%inp1_buf_0_load_3 = load i8* %inp1_buf_0_addr_4, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_24 : Operation 325 [1/2] (0.67ns)   --->   "%inp1_buf_1_load_3 = load i8* %inp1_buf_1_addr_4, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_24 : Operation 326 [1/2] (0.67ns)   --->   "%inp1_buf_2_load_3 = load i8* %inp1_buf_2_addr_4, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_24 : Operation 327 [1/1] (0.39ns)   --->   "%tmp_12 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %inp1_buf_3_load_3, i8 %inp1_buf_0_load_3, i8 %inp1_buf_1_load_3, i8 %inp1_buf_2_load_3, i2 %tmp_31) nounwind" [../src/decode.c:281]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 328 [1/1] (1.01ns)   --->   "%tmp_11_0_3 = add nsw i32 %e_1_0_2, %diff" [../src/decode.c:279]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_35 = trunc i32 %tmp_11_0_3 to i2" [../src/decode.c:279]
ST_24 : Operation 330 [1/1] (0.00ns)   --->   "%newIndex17 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_11_0_3, i32 2, i32 31)" [../src/decode.c:279]
ST_24 : Operation 331 [1/1] (0.00ns)   --->   "%newIndex18 = zext i30 %newIndex17 to i64" [../src/decode.c:279]
ST_24 : Operation 332 [1/1] (0.00ns)   --->   "%out1_buf_0_addr_3 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex18" [../src/decode.c:279]
ST_24 : Operation 333 [1/1] (0.00ns)   --->   "%out1_buf_1_addr_3 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex18" [../src/decode.c:279]
ST_24 : Operation 334 [1/1] (0.00ns)   --->   "%out1_buf_2_addr_3 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex18" [../src/decode.c:279]
ST_24 : Operation 335 [1/1] (0.00ns)   --->   "%out1_buf_3_addr_3 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex18" [../src/decode.c:279]
ST_24 : Operation 336 [1/1] (0.72ns)   --->   "switch i2 %tmp_35, label %branch67 [
    i2 0, label %branch64
    i2 1, label %branch65
    i2 -2, label %branch66
  ]" [../src/decode.c:279]
ST_24 : Operation 337 [1/1] (1.23ns)   --->   "store i8 %tmp_12, i8* %out1_buf_2_addr_3, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_24 : Operation 338 [1/1] (0.00ns)   --->   "br label %11" [../src/decode.c:279]
ST_24 : Operation 339 [1/1] (1.23ns)   --->   "store i8 %tmp_12, i8* %out1_buf_1_addr_3, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_24 : Operation 340 [1/1] (0.00ns)   --->   "br label %11" [../src/decode.c:279]
ST_24 : Operation 341 [1/1] (1.23ns)   --->   "store i8 %tmp_12, i8* %out1_buf_0_addr_3, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_24 : Operation 342 [1/1] (0.00ns)   --->   "br label %11" [../src/decode.c:279]
ST_24 : Operation 343 [1/1] (1.23ns)   --->   "store i8 %tmp_12, i8* %out1_buf_3_addr_3, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_24 : Operation 344 [1/1] (0.00ns)   --->   "br label %11" [../src/decode.c:279]
ST_24 : Operation 345 [1/1] (0.00ns)   --->   "%index_addr_6 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_10_0_3" [../src/decode.c:280]
ST_24 : Operation 346 [1/1] (1.23ns)   --->   "store i32 %tmp_11_0_3, i32* %index_addr_6, align 4" [../src/decode.c:280]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_24 : Operation 347 [1/1] (1.01ns)   --->   "%l_2_0_3 = add nsw i32 %l_1, 4" [../src/decode.c:281]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 348 [1/1] (1.01ns)   --->   "%e_1_0_3 = add nsw i32 %e, 4" [../src/decode.c:276]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 349 [1/1] (0.00ns)   --->   "br label %3" [../src/decode.c:276]

 <State 25> : 2.37ns
ST_25 : Operation 350 [1/1] (0.00ns)   --->   "%l_1_lcssa = phi i32 [ %l_1, %3 ], [ %l_2, %5 ], [ %l_2_0_1, %7 ], [ %l_2_0_2, %9 ]" [../src/decode.c:281]
ST_25 : Operation 351 [1/1] (0.99ns)   --->   "%tmp_6_1 = icmp slt i32 %k_1, %height_read" [../src/decode.c:272]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 352 [1/1] (0.69ns)   --->   "br i1 %tmp_6_1, label %22, label %.loopexit1" [../src/decode.c:272]
ST_25 : Operation 353 [2/2] (2.36ns)   --->   "%diff_1 = mul nsw i32 %k_1, %width_read" [../src/decode.c:274]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 26> : 2.37ns
ST_26 : Operation 354 [1/2] (2.36ns)   --->   "%diff_1 = mul nsw i32 %k_1, %width_read" [../src/decode.c:274]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 355 [1/1] (0.65ns)   --->   "br label %13" [../src/decode.c:276]

 <State 27> : 2.11ns
ST_27 : Operation 356 [1/1] (0.00ns)   --->   "%l_1_1 = phi i32 [ %l_1_lcssa, %22 ], [ %l_2_1_3, %21 ]" [../src/decode.c:281]
ST_27 : Operation 357 [1/1] (0.00ns)   --->   "%e_s = phi i32 [ %hoffs_read, %22 ], [ %e_1_1_3, %21 ]" [../src/decode.c:276]
ST_27 : Operation 358 [1/1] (0.99ns)   --->   "%tmp_8_1 = icmp slt i32 %e_s, %tmp_1" [../src/decode.c:276]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 359 [1/1] (0.99ns)   --->   "%tmp_4_1 = icmp slt i32 %e_s, %width_read" [../src/decode.c:278]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 360 [1/1] (0.42ns)   --->   "%or_cond2_19 = and i1 %tmp_8_1, %tmp_4_1" [../src/decode.c:278]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 361 [1/1] (0.69ns)   --->   "br i1 %or_cond2_19, label %14, label %.loopexit.1" [../src/decode.c:276]
ST_27 : Operation 362 [1/1] (0.00ns)   --->   "%newIndex19 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_1_1, i32 2, i32 31)" [../src/decode.c:281]
ST_27 : Operation 363 [1/1] (0.00ns)   --->   "%newIndex20 = zext i30 %newIndex19 to i64" [../src/decode.c:281]
ST_27 : Operation 364 [1/1] (0.00ns)   --->   "%inp1_buf_0_addr_5 = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex20" [../src/decode.c:281]
ST_27 : Operation 365 [2/2] (0.67ns)   --->   "%inp1_buf_0_load_4 = load i8* %inp1_buf_0_addr_5, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_27 : Operation 366 [1/1] (0.00ns)   --->   "%inp1_buf_1_addr_5 = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex20" [../src/decode.c:281]
ST_27 : Operation 367 [2/2] (0.67ns)   --->   "%inp1_buf_1_load_4 = load i8* %inp1_buf_1_addr_5, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_27 : Operation 368 [1/1] (0.00ns)   --->   "%inp1_buf_2_addr_5 = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex20" [../src/decode.c:281]
ST_27 : Operation 369 [2/2] (0.67ns)   --->   "%inp1_buf_2_load_4 = load i8* %inp1_buf_2_addr_5, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_27 : Operation 370 [1/1] (0.00ns)   --->   "%inp1_buf_3_addr_5 = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex20" [../src/decode.c:281]
ST_27 : Operation 371 [2/2] (0.67ns)   --->   "%inp1_buf_3_load_4 = load i8* %inp1_buf_3_addr_5, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>

 <State 28> : 2.31ns
ST_28 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_10_1 = sext i32 %l_1_1 to i64" [../src/decode.c:279]
ST_28 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i32 %l_1_1 to i2" [../src/decode.c:281]
ST_28 : Operation 374 [1/2] (0.67ns)   --->   "%inp1_buf_0_load_4 = load i8* %inp1_buf_0_addr_5, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_28 : Operation 375 [1/2] (0.67ns)   --->   "%inp1_buf_1_load_4 = load i8* %inp1_buf_1_addr_5, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_28 : Operation 376 [1/2] (0.67ns)   --->   "%inp1_buf_2_load_4 = load i8* %inp1_buf_2_addr_5, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_28 : Operation 377 [1/2] (0.67ns)   --->   "%inp1_buf_3_load_4 = load i8* %inp1_buf_3_addr_5, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_28 : Operation 378 [1/1] (0.39ns)   --->   "%tmp_13 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %inp1_buf_0_load_4, i8 %inp1_buf_1_load_4, i8 %inp1_buf_2_load_4, i8 %inp1_buf_3_load_4, i2 %tmp_36) nounwind" [../src/decode.c:281]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 379 [1/1] (1.01ns)   --->   "%tmp_11_1 = add nsw i32 %e_s, %diff_1" [../src/decode.c:279]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_37 = trunc i32 %tmp_11_1 to i2" [../src/decode.c:279]
ST_28 : Operation 381 [1/1] (0.00ns)   --->   "%newIndex21 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_11_1, i32 2, i32 31)" [../src/decode.c:279]
ST_28 : Operation 382 [1/1] (0.00ns)   --->   "%newIndex22 = zext i30 %newIndex21 to i64" [../src/decode.c:279]
ST_28 : Operation 383 [1/1] (0.00ns)   --->   "%out1_buf_0_addr_4 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex22" [../src/decode.c:279]
ST_28 : Operation 384 [1/1] (0.00ns)   --->   "%out1_buf_1_addr_4 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex22" [../src/decode.c:279]
ST_28 : Operation 385 [1/1] (0.00ns)   --->   "%out1_buf_2_addr_4 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex22" [../src/decode.c:279]
ST_28 : Operation 386 [1/1] (0.00ns)   --->   "%out1_buf_3_addr_4 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex22" [../src/decode.c:279]
ST_28 : Operation 387 [1/1] (0.72ns)   --->   "switch i2 %tmp_37, label %branch63 [
    i2 0, label %branch60
    i2 1, label %branch61
    i2 -2, label %branch62
  ]" [../src/decode.c:279]
ST_28 : Operation 388 [1/1] (1.23ns)   --->   "store i8 %tmp_13, i8* %out1_buf_2_addr_4, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_28 : Operation 389 [1/1] (0.00ns)   --->   "br label %15" [../src/decode.c:279]
ST_28 : Operation 390 [1/1] (1.23ns)   --->   "store i8 %tmp_13, i8* %out1_buf_1_addr_4, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_28 : Operation 391 [1/1] (0.00ns)   --->   "br label %15" [../src/decode.c:279]
ST_28 : Operation 392 [1/1] (1.23ns)   --->   "store i8 %tmp_13, i8* %out1_buf_0_addr_4, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_28 : Operation 393 [1/1] (0.00ns)   --->   "br label %15" [../src/decode.c:279]
ST_28 : Operation 394 [1/1] (1.23ns)   --->   "store i8 %tmp_13, i8* %out1_buf_3_addr_4, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_28 : Operation 395 [1/1] (0.00ns)   --->   "br label %15" [../src/decode.c:279]
ST_28 : Operation 396 [1/1] (0.00ns)   --->   "%index_addr_7 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_10_1" [../src/decode.c:280]
ST_28 : Operation 397 [1/1] (1.23ns)   --->   "store i32 %tmp_11_1, i32* %index_addr_7, align 4" [../src/decode.c:280]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_28 : Operation 398 [1/1] (1.01ns)   --->   "%e_1_1 = add nsw i32 %e_s, 1" [../src/decode.c:276]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 29> : 1.71ns
ST_29 : Operation 399 [1/1] (1.01ns)   --->   "%l_2_1 = add nsw i32 %l_1_1, 1" [../src/decode.c:281]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 400 [1/1] (0.99ns)   --->   "%tmp_4_1_1 = icmp slt i32 %e_1_1, %width_read" [../src/decode.c:278]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 401 [1/1] (0.69ns)   --->   "br i1 %tmp_4_1_1, label %16, label %.loopexit.1" [../src/decode.c:278]
ST_29 : Operation 402 [1/1] (0.00ns)   --->   "%newIndex23 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_2_1, i32 2, i32 31)" [../src/decode.c:281]
ST_29 : Operation 403 [1/1] (0.00ns)   --->   "%newIndex24 = zext i30 %newIndex23 to i64" [../src/decode.c:281]
ST_29 : Operation 404 [1/1] (0.00ns)   --->   "%inp1_buf_1_addr_6 = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex24" [../src/decode.c:281]
ST_29 : Operation 405 [2/2] (0.67ns)   --->   "%inp1_buf_1_load_5 = load i8* %inp1_buf_1_addr_6, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_29 : Operation 406 [1/1] (0.00ns)   --->   "%inp1_buf_2_addr_6 = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex24" [../src/decode.c:281]
ST_29 : Operation 407 [2/2] (0.67ns)   --->   "%inp1_buf_2_load_5 = load i8* %inp1_buf_2_addr_6, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_29 : Operation 408 [1/1] (0.00ns)   --->   "%inp1_buf_3_addr_6 = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex24" [../src/decode.c:281]
ST_29 : Operation 409 [2/2] (0.67ns)   --->   "%inp1_buf_3_load_5 = load i8* %inp1_buf_3_addr_6, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_29 : Operation 410 [1/1] (0.00ns)   --->   "%inp1_buf_0_addr_6 = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex24" [../src/decode.c:281]
ST_29 : Operation 411 [2/2] (0.67ns)   --->   "%inp1_buf_0_load_5 = load i8* %inp1_buf_0_addr_6, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>

 <State 30> : 2.31ns
ST_30 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_10_1_1 = sext i32 %l_2_1 to i64" [../src/decode.c:279]
ST_30 : Operation 413 [1/2] (0.67ns)   --->   "%inp1_buf_1_load_5 = load i8* %inp1_buf_1_addr_6, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_30 : Operation 414 [1/2] (0.67ns)   --->   "%inp1_buf_2_load_5 = load i8* %inp1_buf_2_addr_6, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_30 : Operation 415 [1/2] (0.67ns)   --->   "%inp1_buf_3_load_5 = load i8* %inp1_buf_3_addr_6, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_30 : Operation 416 [1/2] (0.67ns)   --->   "%inp1_buf_0_load_5 = load i8* %inp1_buf_0_addr_6, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_30 : Operation 417 [1/1] (0.39ns)   --->   "%tmp_14 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %inp1_buf_1_load_5, i8 %inp1_buf_2_load_5, i8 %inp1_buf_3_load_5, i8 %inp1_buf_0_load_5, i2 %tmp_36) nounwind" [../src/decode.c:281]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 418 [1/1] (1.01ns)   --->   "%tmp_11_1_1 = add nsw i32 %e_1_1, %diff_1" [../src/decode.c:279]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_38 = trunc i32 %tmp_11_1_1 to i2" [../src/decode.c:279]
ST_30 : Operation 420 [1/1] (0.00ns)   --->   "%newIndex25 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_11_1_1, i32 2, i32 31)" [../src/decode.c:279]
ST_30 : Operation 421 [1/1] (0.00ns)   --->   "%newIndex26 = zext i30 %newIndex25 to i64" [../src/decode.c:279]
ST_30 : Operation 422 [1/1] (0.00ns)   --->   "%out1_buf_0_addr_5 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex26" [../src/decode.c:279]
ST_30 : Operation 423 [1/1] (0.00ns)   --->   "%out1_buf_1_addr_5 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex26" [../src/decode.c:279]
ST_30 : Operation 424 [1/1] (0.00ns)   --->   "%out1_buf_2_addr_5 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex26" [../src/decode.c:279]
ST_30 : Operation 425 [1/1] (0.00ns)   --->   "%out1_buf_3_addr_5 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex26" [../src/decode.c:279]
ST_30 : Operation 426 [1/1] (0.72ns)   --->   "switch i2 %tmp_38, label %branch59 [
    i2 0, label %branch56
    i2 1, label %branch57
    i2 -2, label %branch58
  ]" [../src/decode.c:279]
ST_30 : Operation 427 [1/1] (1.23ns)   --->   "store i8 %tmp_14, i8* %out1_buf_2_addr_5, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_30 : Operation 428 [1/1] (0.00ns)   --->   "br label %17" [../src/decode.c:279]
ST_30 : Operation 429 [1/1] (1.23ns)   --->   "store i8 %tmp_14, i8* %out1_buf_1_addr_5, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_30 : Operation 430 [1/1] (0.00ns)   --->   "br label %17" [../src/decode.c:279]
ST_30 : Operation 431 [1/1] (1.23ns)   --->   "store i8 %tmp_14, i8* %out1_buf_0_addr_5, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_30 : Operation 432 [1/1] (0.00ns)   --->   "br label %17" [../src/decode.c:279]
ST_30 : Operation 433 [1/1] (1.23ns)   --->   "store i8 %tmp_14, i8* %out1_buf_3_addr_5, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_30 : Operation 434 [1/1] (0.00ns)   --->   "br label %17" [../src/decode.c:279]
ST_30 : Operation 435 [1/1] (0.00ns)   --->   "%index_addr_8 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_10_1_1" [../src/decode.c:280]
ST_30 : Operation 436 [1/1] (1.23ns)   --->   "store i32 %tmp_11_1_1, i32* %index_addr_8, align 4" [../src/decode.c:280]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_30 : Operation 437 [1/1] (1.01ns)   --->   "%e_1_1_1 = add nsw i32 %e_s, 2" [../src/decode.c:276]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 31> : 1.71ns
ST_31 : Operation 438 [1/1] (1.01ns)   --->   "%l_2_1_1 = add nsw i32 %l_1_1, 2" [../src/decode.c:281]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 439 [1/1] (0.99ns)   --->   "%tmp_4_1_2 = icmp slt i32 %e_1_1_1, %width_read" [../src/decode.c:278]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 440 [1/1] (0.69ns)   --->   "br i1 %tmp_4_1_2, label %18, label %.loopexit.1" [../src/decode.c:278]
ST_31 : Operation 441 [1/1] (0.00ns)   --->   "%newIndex28 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_2_1_1, i32 2, i32 31)" [../src/decode.c:281]
ST_31 : Operation 442 [1/1] (0.00ns)   --->   "%newIndex29 = zext i30 %newIndex28 to i64" [../src/decode.c:281]
ST_31 : Operation 443 [1/1] (0.00ns)   --->   "%inp1_buf_2_addr_7 = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex29" [../src/decode.c:281]
ST_31 : Operation 444 [2/2] (0.67ns)   --->   "%inp1_buf_2_load_6 = load i8* %inp1_buf_2_addr_7, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_31 : Operation 445 [1/1] (0.00ns)   --->   "%inp1_buf_3_addr_7 = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex29" [../src/decode.c:281]
ST_31 : Operation 446 [2/2] (0.67ns)   --->   "%inp1_buf_3_load_6 = load i8* %inp1_buf_3_addr_7, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_31 : Operation 447 [1/1] (0.00ns)   --->   "%inp1_buf_0_addr_7 = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex29" [../src/decode.c:281]
ST_31 : Operation 448 [2/2] (0.67ns)   --->   "%inp1_buf_0_load_6 = load i8* %inp1_buf_0_addr_7, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_31 : Operation 449 [1/1] (0.00ns)   --->   "%inp1_buf_1_addr_7 = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex29" [../src/decode.c:281]
ST_31 : Operation 450 [2/2] (0.67ns)   --->   "%inp1_buf_1_load_6 = load i8* %inp1_buf_1_addr_7, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>

 <State 32> : 2.31ns
ST_32 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_10_1_2 = sext i32 %l_2_1_1 to i64" [../src/decode.c:279]
ST_32 : Operation 452 [1/2] (0.67ns)   --->   "%inp1_buf_2_load_6 = load i8* %inp1_buf_2_addr_7, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_32 : Operation 453 [1/2] (0.67ns)   --->   "%inp1_buf_3_load_6 = load i8* %inp1_buf_3_addr_7, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_32 : Operation 454 [1/2] (0.67ns)   --->   "%inp1_buf_0_load_6 = load i8* %inp1_buf_0_addr_7, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_32 : Operation 455 [1/2] (0.67ns)   --->   "%inp1_buf_1_load_6 = load i8* %inp1_buf_1_addr_7, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_32 : Operation 456 [1/1] (0.39ns)   --->   "%tmp_15 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %inp1_buf_2_load_6, i8 %inp1_buf_3_load_6, i8 %inp1_buf_0_load_6, i8 %inp1_buf_1_load_6, i2 %tmp_36) nounwind" [../src/decode.c:281]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 457 [1/1] (1.01ns)   --->   "%tmp_11_1_2 = add nsw i32 %e_1_1_1, %diff_1" [../src/decode.c:279]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_39 = trunc i32 %tmp_11_1_2 to i2" [../src/decode.c:279]
ST_32 : Operation 459 [1/1] (0.00ns)   --->   "%newIndex30 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_11_1_2, i32 2, i32 31)" [../src/decode.c:279]
ST_32 : Operation 460 [1/1] (0.00ns)   --->   "%newIndex31 = zext i30 %newIndex30 to i64" [../src/decode.c:279]
ST_32 : Operation 461 [1/1] (0.00ns)   --->   "%out1_buf_0_addr_6 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex31" [../src/decode.c:279]
ST_32 : Operation 462 [1/1] (0.00ns)   --->   "%out1_buf_1_addr_6 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex31" [../src/decode.c:279]
ST_32 : Operation 463 [1/1] (0.00ns)   --->   "%out1_buf_2_addr_6 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex31" [../src/decode.c:279]
ST_32 : Operation 464 [1/1] (0.00ns)   --->   "%out1_buf_3_addr_6 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex31" [../src/decode.c:279]
ST_32 : Operation 465 [1/1] (0.72ns)   --->   "switch i2 %tmp_39, label %branch55 [
    i2 0, label %branch52
    i2 1, label %branch53
    i2 -2, label %branch54
  ]" [../src/decode.c:279]
ST_32 : Operation 466 [1/1] (1.23ns)   --->   "store i8 %tmp_15, i8* %out1_buf_2_addr_6, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_32 : Operation 467 [1/1] (0.00ns)   --->   "br label %19" [../src/decode.c:279]
ST_32 : Operation 468 [1/1] (1.23ns)   --->   "store i8 %tmp_15, i8* %out1_buf_1_addr_6, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_32 : Operation 469 [1/1] (0.00ns)   --->   "br label %19" [../src/decode.c:279]
ST_32 : Operation 470 [1/1] (1.23ns)   --->   "store i8 %tmp_15, i8* %out1_buf_0_addr_6, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_32 : Operation 471 [1/1] (0.00ns)   --->   "br label %19" [../src/decode.c:279]
ST_32 : Operation 472 [1/1] (1.23ns)   --->   "store i8 %tmp_15, i8* %out1_buf_3_addr_6, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_32 : Operation 473 [1/1] (0.00ns)   --->   "br label %19" [../src/decode.c:279]
ST_32 : Operation 474 [1/1] (0.00ns)   --->   "%index_addr_9 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_10_1_2" [../src/decode.c:280]
ST_32 : Operation 475 [1/1] (1.23ns)   --->   "store i32 %tmp_11_1_2, i32* %index_addr_9, align 4" [../src/decode.c:280]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_32 : Operation 476 [1/1] (1.01ns)   --->   "%e_1_1_2 = add nsw i32 %e_s, 3" [../src/decode.c:276]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 33> : 1.71ns
ST_33 : Operation 477 [1/1] (1.01ns)   --->   "%l_2_1_2 = add nsw i32 %l_1_1, 3" [../src/decode.c:281]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 478 [1/1] (0.99ns)   --->   "%tmp_4_1_3 = icmp slt i32 %e_1_1_2, %width_read" [../src/decode.c:278]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 479 [1/1] (0.69ns)   --->   "br i1 %tmp_4_1_3, label %20, label %.loopexit.1" [../src/decode.c:278]
ST_33 : Operation 480 [1/1] (0.00ns)   --->   "%newIndex33 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_2_1_2, i32 2, i32 31)" [../src/decode.c:281]
ST_33 : Operation 481 [1/1] (0.00ns)   --->   "%newIndex34 = zext i30 %newIndex33 to i64" [../src/decode.c:281]
ST_33 : Operation 482 [1/1] (0.00ns)   --->   "%inp1_buf_3_addr_8 = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex34" [../src/decode.c:281]
ST_33 : Operation 483 [2/2] (0.67ns)   --->   "%inp1_buf_3_load_7 = load i8* %inp1_buf_3_addr_8, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_33 : Operation 484 [1/1] (0.00ns)   --->   "%inp1_buf_0_addr_8 = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex34" [../src/decode.c:281]
ST_33 : Operation 485 [2/2] (0.67ns)   --->   "%inp1_buf_0_load_7 = load i8* %inp1_buf_0_addr_8, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_33 : Operation 486 [1/1] (0.00ns)   --->   "%inp1_buf_1_addr_8 = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex34" [../src/decode.c:281]
ST_33 : Operation 487 [2/2] (0.67ns)   --->   "%inp1_buf_1_load_7 = load i8* %inp1_buf_1_addr_8, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_33 : Operation 488 [1/1] (0.00ns)   --->   "%inp1_buf_2_addr_8 = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex34" [../src/decode.c:281]
ST_33 : Operation 489 [2/2] (0.67ns)   --->   "%inp1_buf_2_load_7 = load i8* %inp1_buf_2_addr_8, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_33 : Operation 490 [1/1] (1.01ns)   --->   "%k_1_1 = add nsw i32 %k, 2" [../src/decode.c:269]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 34> : 2.31ns
ST_34 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_10_1_3 = sext i32 %l_2_1_2 to i64" [../src/decode.c:279]
ST_34 : Operation 492 [1/2] (0.67ns)   --->   "%inp1_buf_3_load_7 = load i8* %inp1_buf_3_addr_8, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_34 : Operation 493 [1/2] (0.67ns)   --->   "%inp1_buf_0_load_7 = load i8* %inp1_buf_0_addr_8, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_34 : Operation 494 [1/2] (0.67ns)   --->   "%inp1_buf_1_load_7 = load i8* %inp1_buf_1_addr_8, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_34 : Operation 495 [1/2] (0.67ns)   --->   "%inp1_buf_2_load_7 = load i8* %inp1_buf_2_addr_8, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_34 : Operation 496 [1/1] (0.39ns)   --->   "%tmp_16 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %inp1_buf_3_load_7, i8 %inp1_buf_0_load_7, i8 %inp1_buf_1_load_7, i8 %inp1_buf_2_load_7, i2 %tmp_36) nounwind" [../src/decode.c:281]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 497 [1/1] (1.01ns)   --->   "%tmp_11_1_3 = add nsw i32 %e_1_1_2, %diff_1" [../src/decode.c:279]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_40 = trunc i32 %tmp_11_1_3 to i2" [../src/decode.c:279]
ST_34 : Operation 499 [1/1] (0.00ns)   --->   "%newIndex35 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_11_1_3, i32 2, i32 31)" [../src/decode.c:279]
ST_34 : Operation 500 [1/1] (0.00ns)   --->   "%newIndex36 = zext i30 %newIndex35 to i64" [../src/decode.c:279]
ST_34 : Operation 501 [1/1] (0.00ns)   --->   "%out1_buf_0_addr_7 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex36" [../src/decode.c:279]
ST_34 : Operation 502 [1/1] (0.00ns)   --->   "%out1_buf_1_addr_7 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex36" [../src/decode.c:279]
ST_34 : Operation 503 [1/1] (0.00ns)   --->   "%out1_buf_2_addr_7 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex36" [../src/decode.c:279]
ST_34 : Operation 504 [1/1] (0.00ns)   --->   "%out1_buf_3_addr_7 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex36" [../src/decode.c:279]
ST_34 : Operation 505 [1/1] (0.72ns)   --->   "switch i2 %tmp_40, label %branch51 [
    i2 0, label %branch48
    i2 1, label %branch49
    i2 -2, label %branch50
  ]" [../src/decode.c:279]
ST_34 : Operation 506 [1/1] (1.23ns)   --->   "store i8 %tmp_16, i8* %out1_buf_2_addr_7, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_34 : Operation 507 [1/1] (0.00ns)   --->   "br label %21" [../src/decode.c:279]
ST_34 : Operation 508 [1/1] (1.23ns)   --->   "store i8 %tmp_16, i8* %out1_buf_1_addr_7, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_34 : Operation 509 [1/1] (0.00ns)   --->   "br label %21" [../src/decode.c:279]
ST_34 : Operation 510 [1/1] (1.23ns)   --->   "store i8 %tmp_16, i8* %out1_buf_0_addr_7, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_34 : Operation 511 [1/1] (0.00ns)   --->   "br label %21" [../src/decode.c:279]
ST_34 : Operation 512 [1/1] (1.23ns)   --->   "store i8 %tmp_16, i8* %out1_buf_3_addr_7, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_34 : Operation 513 [1/1] (0.00ns)   --->   "br label %21" [../src/decode.c:279]
ST_34 : Operation 514 [1/1] (0.00ns)   --->   "%index_addr_10 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_10_1_3" [../src/decode.c:280]
ST_34 : Operation 515 [1/1] (1.23ns)   --->   "store i32 %tmp_11_1_3, i32* %index_addr_10, align 4" [../src/decode.c:280]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_34 : Operation 516 [1/1] (1.01ns)   --->   "%l_2_1_3 = add nsw i32 %l_1_1, 4" [../src/decode.c:281]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 517 [1/1] (1.01ns)   --->   "%e_1_1_3 = add nsw i32 %e_s, 4" [../src/decode.c:276]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 518 [1/1] (0.00ns)   --->   "br label %13" [../src/decode.c:276]

 <State 35> : 2.37ns
ST_35 : Operation 519 [1/1] (0.00ns)   --->   "%l_1_lcssa_1 = phi i32 [ %l_1_1, %13 ], [ %l_2_1, %15 ], [ %l_2_1_1, %17 ], [ %l_2_1_2, %19 ]" [../src/decode.c:281]
ST_35 : Operation 520 [1/1] (0.99ns)   --->   "%tmp_6_2 = icmp slt i32 %k_1_1, %height_read" [../src/decode.c:272]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 521 [1/1] (0.69ns)   --->   "br i1 %tmp_6_2, label %32, label %.loopexit1" [../src/decode.c:272]
ST_35 : Operation 522 [2/2] (2.36ns)   --->   "%diff_2 = mul nsw i32 %k_1_1, %width_read" [../src/decode.c:274]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 36> : 2.37ns
ST_36 : Operation 523 [1/2] (2.36ns)   --->   "%diff_2 = mul nsw i32 %k_1_1, %width_read" [../src/decode.c:274]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 524 [1/1] (0.65ns)   --->   "br label %23" [../src/decode.c:276]

 <State 37> : 2.11ns
ST_37 : Operation 525 [1/1] (0.00ns)   --->   "%l_1_2 = phi i32 [ %l_1_lcssa_1, %32 ], [ %l_2_2_3, %31 ]" [../src/decode.c:281]
ST_37 : Operation 526 [1/1] (0.00ns)   --->   "%e_2 = phi i32 [ %hoffs_read, %32 ], [ %e_1_2_3, %31 ]" [../src/decode.c:276]
ST_37 : Operation 527 [1/1] (0.99ns)   --->   "%tmp_8_2 = icmp slt i32 %e_2, %tmp_1" [../src/decode.c:276]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 528 [1/1] (0.99ns)   --->   "%tmp_4_2 = icmp slt i32 %e_2, %width_read" [../src/decode.c:278]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 529 [1/1] (0.42ns)   --->   "%or_cond3_20 = and i1 %tmp_8_2, %tmp_4_2" [../src/decode.c:278]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 530 [1/1] (0.69ns)   --->   "br i1 %or_cond3_20, label %24, label %.loopexit.2" [../src/decode.c:276]
ST_37 : Operation 531 [1/1] (0.00ns)   --->   "%newIndex37 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_1_2, i32 2, i32 31)" [../src/decode.c:281]
ST_37 : Operation 532 [1/1] (0.00ns)   --->   "%newIndex38 = zext i30 %newIndex37 to i64" [../src/decode.c:281]
ST_37 : Operation 533 [1/1] (0.00ns)   --->   "%inp1_buf_0_addr_9 = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex38" [../src/decode.c:281]
ST_37 : Operation 534 [2/2] (0.67ns)   --->   "%inp1_buf_0_load_8 = load i8* %inp1_buf_0_addr_9, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_37 : Operation 535 [1/1] (0.00ns)   --->   "%inp1_buf_1_addr_9 = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex38" [../src/decode.c:281]
ST_37 : Operation 536 [2/2] (0.67ns)   --->   "%inp1_buf_1_load_8 = load i8* %inp1_buf_1_addr_9, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_37 : Operation 537 [1/1] (0.00ns)   --->   "%inp1_buf_2_addr_9 = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex38" [../src/decode.c:281]
ST_37 : Operation 538 [2/2] (0.67ns)   --->   "%inp1_buf_2_load_8 = load i8* %inp1_buf_2_addr_9, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_37 : Operation 539 [1/1] (0.00ns)   --->   "%inp1_buf_3_addr_9 = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex38" [../src/decode.c:281]
ST_37 : Operation 540 [2/2] (0.67ns)   --->   "%inp1_buf_3_load_8 = load i8* %inp1_buf_3_addr_9, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>

 <State 38> : 2.31ns
ST_38 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_10_2 = sext i32 %l_1_2 to i64" [../src/decode.c:279]
ST_38 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_41 = trunc i32 %l_1_2 to i2" [../src/decode.c:281]
ST_38 : Operation 543 [1/2] (0.67ns)   --->   "%inp1_buf_0_load_8 = load i8* %inp1_buf_0_addr_9, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_38 : Operation 544 [1/2] (0.67ns)   --->   "%inp1_buf_1_load_8 = load i8* %inp1_buf_1_addr_9, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_38 : Operation 545 [1/2] (0.67ns)   --->   "%inp1_buf_2_load_8 = load i8* %inp1_buf_2_addr_9, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_38 : Operation 546 [1/2] (0.67ns)   --->   "%inp1_buf_3_load_8 = load i8* %inp1_buf_3_addr_9, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_38 : Operation 547 [1/1] (0.39ns)   --->   "%tmp_17 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %inp1_buf_0_load_8, i8 %inp1_buf_1_load_8, i8 %inp1_buf_2_load_8, i8 %inp1_buf_3_load_8, i2 %tmp_41) nounwind" [../src/decode.c:281]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 548 [1/1] (1.01ns)   --->   "%tmp_11_2 = add nsw i32 %e_2, %diff_2" [../src/decode.c:279]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_42 = trunc i32 %tmp_11_2 to i2" [../src/decode.c:279]
ST_38 : Operation 550 [1/1] (0.00ns)   --->   "%newIndex40 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_11_2, i32 2, i32 31)" [../src/decode.c:279]
ST_38 : Operation 551 [1/1] (0.00ns)   --->   "%newIndex41 = zext i30 %newIndex40 to i64" [../src/decode.c:279]
ST_38 : Operation 552 [1/1] (0.00ns)   --->   "%out1_buf_0_addr_8 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex41" [../src/decode.c:279]
ST_38 : Operation 553 [1/1] (0.00ns)   --->   "%out1_buf_1_addr_8 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex41" [../src/decode.c:279]
ST_38 : Operation 554 [1/1] (0.00ns)   --->   "%out1_buf_2_addr_8 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex41" [../src/decode.c:279]
ST_38 : Operation 555 [1/1] (0.00ns)   --->   "%out1_buf_3_addr_8 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex41" [../src/decode.c:279]
ST_38 : Operation 556 [1/1] (0.72ns)   --->   "switch i2 %tmp_42, label %branch47 [
    i2 0, label %branch44
    i2 1, label %branch45
    i2 -2, label %branch46
  ]" [../src/decode.c:279]
ST_38 : Operation 557 [1/1] (1.23ns)   --->   "store i8 %tmp_17, i8* %out1_buf_2_addr_8, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_38 : Operation 558 [1/1] (0.00ns)   --->   "br label %25" [../src/decode.c:279]
ST_38 : Operation 559 [1/1] (1.23ns)   --->   "store i8 %tmp_17, i8* %out1_buf_1_addr_8, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_38 : Operation 560 [1/1] (0.00ns)   --->   "br label %25" [../src/decode.c:279]
ST_38 : Operation 561 [1/1] (1.23ns)   --->   "store i8 %tmp_17, i8* %out1_buf_0_addr_8, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_38 : Operation 562 [1/1] (0.00ns)   --->   "br label %25" [../src/decode.c:279]
ST_38 : Operation 563 [1/1] (1.23ns)   --->   "store i8 %tmp_17, i8* %out1_buf_3_addr_8, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_38 : Operation 564 [1/1] (0.00ns)   --->   "br label %25" [../src/decode.c:279]
ST_38 : Operation 565 [1/1] (0.00ns)   --->   "%index_addr_11 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_10_2" [../src/decode.c:280]
ST_38 : Operation 566 [1/1] (1.23ns)   --->   "store i32 %tmp_11_2, i32* %index_addr_11, align 4" [../src/decode.c:280]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_38 : Operation 567 [1/1] (1.01ns)   --->   "%e_1_2 = add nsw i32 %e_2, 1" [../src/decode.c:276]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 39> : 1.71ns
ST_39 : Operation 568 [1/1] (1.01ns)   --->   "%l_2_2 = add nsw i32 %l_1_2, 1" [../src/decode.c:281]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 569 [1/1] (0.99ns)   --->   "%tmp_4_2_1 = icmp slt i32 %e_1_2, %width_read" [../src/decode.c:278]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 570 [1/1] (0.69ns)   --->   "br i1 %tmp_4_2_1, label %26, label %.loopexit.2" [../src/decode.c:278]
ST_39 : Operation 571 [1/1] (0.00ns)   --->   "%newIndex42 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_2_2, i32 2, i32 31)" [../src/decode.c:281]
ST_39 : Operation 572 [1/1] (0.00ns)   --->   "%newIndex43 = zext i30 %newIndex42 to i64" [../src/decode.c:281]
ST_39 : Operation 573 [1/1] (0.00ns)   --->   "%inp1_buf_1_addr_10 = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex43" [../src/decode.c:281]
ST_39 : Operation 574 [2/2] (0.67ns)   --->   "%inp1_buf_1_load_9 = load i8* %inp1_buf_1_addr_10, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_39 : Operation 575 [1/1] (0.00ns)   --->   "%inp1_buf_2_addr_10 = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex43" [../src/decode.c:281]
ST_39 : Operation 576 [2/2] (0.67ns)   --->   "%inp1_buf_2_load_9 = load i8* %inp1_buf_2_addr_10, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_39 : Operation 577 [1/1] (0.00ns)   --->   "%inp1_buf_3_addr_10 = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex43" [../src/decode.c:281]
ST_39 : Operation 578 [2/2] (0.67ns)   --->   "%inp1_buf_3_load_9 = load i8* %inp1_buf_3_addr_10, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_39 : Operation 579 [1/1] (0.00ns)   --->   "%inp1_buf_0_addr_10 = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex43" [../src/decode.c:281]
ST_39 : Operation 580 [2/2] (0.67ns)   --->   "%inp1_buf_0_load_9 = load i8* %inp1_buf_0_addr_10, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>

 <State 40> : 2.31ns
ST_40 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_10_2_1 = sext i32 %l_2_2 to i64" [../src/decode.c:279]
ST_40 : Operation 582 [1/2] (0.67ns)   --->   "%inp1_buf_1_load_9 = load i8* %inp1_buf_1_addr_10, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_40 : Operation 583 [1/2] (0.67ns)   --->   "%inp1_buf_2_load_9 = load i8* %inp1_buf_2_addr_10, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_40 : Operation 584 [1/2] (0.67ns)   --->   "%inp1_buf_3_load_9 = load i8* %inp1_buf_3_addr_10, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_40 : Operation 585 [1/2] (0.67ns)   --->   "%inp1_buf_0_load_9 = load i8* %inp1_buf_0_addr_10, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_40 : Operation 586 [1/1] (0.39ns)   --->   "%tmp_18 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %inp1_buf_1_load_9, i8 %inp1_buf_2_load_9, i8 %inp1_buf_3_load_9, i8 %inp1_buf_0_load_9, i2 %tmp_41) nounwind" [../src/decode.c:281]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 587 [1/1] (1.01ns)   --->   "%tmp_11_2_1 = add nsw i32 %e_1_2, %diff_2" [../src/decode.c:279]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 588 [1/1] (0.00ns)   --->   "%tmp_43 = trunc i32 %tmp_11_2_1 to i2" [../src/decode.c:279]
ST_40 : Operation 589 [1/1] (0.00ns)   --->   "%newIndex44 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_11_2_1, i32 2, i32 31)" [../src/decode.c:279]
ST_40 : Operation 590 [1/1] (0.00ns)   --->   "%newIndex45 = zext i30 %newIndex44 to i64" [../src/decode.c:279]
ST_40 : Operation 591 [1/1] (0.00ns)   --->   "%out1_buf_0_addr_9 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex45" [../src/decode.c:279]
ST_40 : Operation 592 [1/1] (0.00ns)   --->   "%out1_buf_1_addr_9 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex45" [../src/decode.c:279]
ST_40 : Operation 593 [1/1] (0.00ns)   --->   "%out1_buf_2_addr_9 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex45" [../src/decode.c:279]
ST_40 : Operation 594 [1/1] (0.00ns)   --->   "%out1_buf_3_addr_9 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex45" [../src/decode.c:279]
ST_40 : Operation 595 [1/1] (0.72ns)   --->   "switch i2 %tmp_43, label %branch43 [
    i2 0, label %branch40
    i2 1, label %branch41
    i2 -2, label %branch42
  ]" [../src/decode.c:279]
ST_40 : Operation 596 [1/1] (1.23ns)   --->   "store i8 %tmp_18, i8* %out1_buf_2_addr_9, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_40 : Operation 597 [1/1] (0.00ns)   --->   "br label %27" [../src/decode.c:279]
ST_40 : Operation 598 [1/1] (1.23ns)   --->   "store i8 %tmp_18, i8* %out1_buf_1_addr_9, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_40 : Operation 599 [1/1] (0.00ns)   --->   "br label %27" [../src/decode.c:279]
ST_40 : Operation 600 [1/1] (1.23ns)   --->   "store i8 %tmp_18, i8* %out1_buf_0_addr_9, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_40 : Operation 601 [1/1] (0.00ns)   --->   "br label %27" [../src/decode.c:279]
ST_40 : Operation 602 [1/1] (1.23ns)   --->   "store i8 %tmp_18, i8* %out1_buf_3_addr_9, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_40 : Operation 603 [1/1] (0.00ns)   --->   "br label %27" [../src/decode.c:279]
ST_40 : Operation 604 [1/1] (0.00ns)   --->   "%index_addr_12 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_10_2_1" [../src/decode.c:280]
ST_40 : Operation 605 [1/1] (1.23ns)   --->   "store i32 %tmp_11_2_1, i32* %index_addr_12, align 4" [../src/decode.c:280]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_40 : Operation 606 [1/1] (1.01ns)   --->   "%e_1_2_1 = add nsw i32 %e_2, 2" [../src/decode.c:276]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 41> : 1.71ns
ST_41 : Operation 607 [1/1] (1.01ns)   --->   "%l_2_2_1 = add nsw i32 %l_1_2, 2" [../src/decode.c:281]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 608 [1/1] (0.99ns)   --->   "%tmp_4_2_2 = icmp slt i32 %e_1_2_1, %width_read" [../src/decode.c:278]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 609 [1/1] (0.69ns)   --->   "br i1 %tmp_4_2_2, label %28, label %.loopexit.2" [../src/decode.c:278]
ST_41 : Operation 610 [1/1] (0.00ns)   --->   "%newIndex47 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_2_2_1, i32 2, i32 31)" [../src/decode.c:281]
ST_41 : Operation 611 [1/1] (0.00ns)   --->   "%newIndex48 = zext i30 %newIndex47 to i64" [../src/decode.c:281]
ST_41 : Operation 612 [1/1] (0.00ns)   --->   "%inp1_buf_2_addr_11 = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex48" [../src/decode.c:281]
ST_41 : Operation 613 [2/2] (0.67ns)   --->   "%inp1_buf_2_load_10 = load i8* %inp1_buf_2_addr_11, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_41 : Operation 614 [1/1] (0.00ns)   --->   "%inp1_buf_3_addr_11 = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex48" [../src/decode.c:281]
ST_41 : Operation 615 [2/2] (0.67ns)   --->   "%inp1_buf_3_load_10 = load i8* %inp1_buf_3_addr_11, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_41 : Operation 616 [1/1] (0.00ns)   --->   "%inp1_buf_0_addr_11 = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex48" [../src/decode.c:281]
ST_41 : Operation 617 [2/2] (0.67ns)   --->   "%inp1_buf_0_load_10 = load i8* %inp1_buf_0_addr_11, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_41 : Operation 618 [1/1] (0.00ns)   --->   "%inp1_buf_1_addr_11 = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex48" [../src/decode.c:281]
ST_41 : Operation 619 [2/2] (0.67ns)   --->   "%inp1_buf_1_load_10 = load i8* %inp1_buf_1_addr_11, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>

 <State 42> : 2.31ns
ST_42 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_10_2_2 = sext i32 %l_2_2_1 to i64" [../src/decode.c:279]
ST_42 : Operation 621 [1/2] (0.67ns)   --->   "%inp1_buf_2_load_10 = load i8* %inp1_buf_2_addr_11, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_42 : Operation 622 [1/2] (0.67ns)   --->   "%inp1_buf_3_load_10 = load i8* %inp1_buf_3_addr_11, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_42 : Operation 623 [1/2] (0.67ns)   --->   "%inp1_buf_0_load_10 = load i8* %inp1_buf_0_addr_11, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_42 : Operation 624 [1/2] (0.67ns)   --->   "%inp1_buf_1_load_10 = load i8* %inp1_buf_1_addr_11, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_42 : Operation 625 [1/1] (0.39ns)   --->   "%tmp_19 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %inp1_buf_2_load_10, i8 %inp1_buf_3_load_10, i8 %inp1_buf_0_load_10, i8 %inp1_buf_1_load_10, i2 %tmp_41) nounwind" [../src/decode.c:281]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 626 [1/1] (1.01ns)   --->   "%tmp_11_2_2 = add nsw i32 %e_1_2_1, %diff_2" [../src/decode.c:279]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 627 [1/1] (0.00ns)   --->   "%tmp_44 = trunc i32 %tmp_11_2_2 to i2" [../src/decode.c:279]
ST_42 : Operation 628 [1/1] (0.00ns)   --->   "%newIndex49 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_11_2_2, i32 2, i32 31)" [../src/decode.c:279]
ST_42 : Operation 629 [1/1] (0.00ns)   --->   "%newIndex50 = zext i30 %newIndex49 to i64" [../src/decode.c:279]
ST_42 : Operation 630 [1/1] (0.00ns)   --->   "%out1_buf_0_addr_10 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex50" [../src/decode.c:279]
ST_42 : Operation 631 [1/1] (0.00ns)   --->   "%out1_buf_1_addr_10 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex50" [../src/decode.c:279]
ST_42 : Operation 632 [1/1] (0.00ns)   --->   "%out1_buf_2_addr_10 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex50" [../src/decode.c:279]
ST_42 : Operation 633 [1/1] (0.00ns)   --->   "%out1_buf_3_addr_10 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex50" [../src/decode.c:279]
ST_42 : Operation 634 [1/1] (0.72ns)   --->   "switch i2 %tmp_44, label %branch39 [
    i2 0, label %branch36
    i2 1, label %branch37
    i2 -2, label %branch38
  ]" [../src/decode.c:279]
ST_42 : Operation 635 [1/1] (1.23ns)   --->   "store i8 %tmp_19, i8* %out1_buf_2_addr_10, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_42 : Operation 636 [1/1] (0.00ns)   --->   "br label %29" [../src/decode.c:279]
ST_42 : Operation 637 [1/1] (1.23ns)   --->   "store i8 %tmp_19, i8* %out1_buf_1_addr_10, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_42 : Operation 638 [1/1] (0.00ns)   --->   "br label %29" [../src/decode.c:279]
ST_42 : Operation 639 [1/1] (1.23ns)   --->   "store i8 %tmp_19, i8* %out1_buf_0_addr_10, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_42 : Operation 640 [1/1] (0.00ns)   --->   "br label %29" [../src/decode.c:279]
ST_42 : Operation 641 [1/1] (1.23ns)   --->   "store i8 %tmp_19, i8* %out1_buf_3_addr_10, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_42 : Operation 642 [1/1] (0.00ns)   --->   "br label %29" [../src/decode.c:279]
ST_42 : Operation 643 [1/1] (0.00ns)   --->   "%index_addr_13 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_10_2_2" [../src/decode.c:280]
ST_42 : Operation 644 [1/1] (1.23ns)   --->   "store i32 %tmp_11_2_2, i32* %index_addr_13, align 4" [../src/decode.c:280]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_42 : Operation 645 [1/1] (1.01ns)   --->   "%e_1_2_2 = add nsw i32 %e_2, 3" [../src/decode.c:276]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 43> : 2.01ns
ST_43 : Operation 646 [1/1] (1.01ns)   --->   "%l_2_2_2 = add nsw i32 %l_1_2, 3" [../src/decode.c:281]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 647 [1/1] (0.99ns)   --->   "%tmp_4_2_3 = icmp slt i32 %e_1_2_2, %width_read" [../src/decode.c:278]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 648 [1/1] (0.69ns)   --->   "br i1 %tmp_4_2_3, label %30, label %.loopexit.2" [../src/decode.c:278]
ST_43 : Operation 649 [1/1] (0.00ns)   --->   "%newIndex51 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_2_2_2, i32 2, i32 31)" [../src/decode.c:281]
ST_43 : Operation 650 [1/1] (0.00ns)   --->   "%newIndex52 = zext i30 %newIndex51 to i64" [../src/decode.c:281]
ST_43 : Operation 651 [1/1] (0.00ns)   --->   "%inp1_buf_3_addr_12 = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex52" [../src/decode.c:281]
ST_43 : Operation 652 [2/2] (0.67ns)   --->   "%inp1_buf_3_load_11 = load i8* %inp1_buf_3_addr_12, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_43 : Operation 653 [1/1] (0.00ns)   --->   "%inp1_buf_0_addr_12 = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex52" [../src/decode.c:281]
ST_43 : Operation 654 [2/2] (0.67ns)   --->   "%inp1_buf_0_load_11 = load i8* %inp1_buf_0_addr_12, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_43 : Operation 655 [1/1] (0.00ns)   --->   "%inp1_buf_1_addr_12 = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex52" [../src/decode.c:281]
ST_43 : Operation 656 [2/2] (0.67ns)   --->   "%inp1_buf_1_load_11 = load i8* %inp1_buf_1_addr_12, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_43 : Operation 657 [1/1] (0.00ns)   --->   "%inp1_buf_2_addr_12 = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex52" [../src/decode.c:281]
ST_43 : Operation 658 [2/2] (0.67ns)   --->   "%inp1_buf_2_load_11 = load i8* %inp1_buf_2_addr_12, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_43 : Operation 659 [1/1] (1.01ns)   --->   "%k_1_2 = add nsw i32 %k, 3" [../src/decode.c:269]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 660 [1/1] (0.99ns)   --->   "%tmp_6_3 = icmp slt i32 %k_1_2, %height_read" [../src/decode.c:272]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 44> : 2.31ns
ST_44 : Operation 661 [1/1] (0.00ns)   --->   "%tmp_10_2_3 = sext i32 %l_2_2_2 to i64" [../src/decode.c:279]
ST_44 : Operation 662 [1/2] (0.67ns)   --->   "%inp1_buf_3_load_11 = load i8* %inp1_buf_3_addr_12, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_44 : Operation 663 [1/2] (0.67ns)   --->   "%inp1_buf_0_load_11 = load i8* %inp1_buf_0_addr_12, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_44 : Operation 664 [1/2] (0.67ns)   --->   "%inp1_buf_1_load_11 = load i8* %inp1_buf_1_addr_12, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_44 : Operation 665 [1/2] (0.67ns)   --->   "%inp1_buf_2_load_11 = load i8* %inp1_buf_2_addr_12, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_44 : Operation 666 [1/1] (0.39ns)   --->   "%tmp_20 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %inp1_buf_3_load_11, i8 %inp1_buf_0_load_11, i8 %inp1_buf_1_load_11, i8 %inp1_buf_2_load_11, i2 %tmp_41) nounwind" [../src/decode.c:281]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 667 [1/1] (1.01ns)   --->   "%tmp_11_2_3 = add nsw i32 %e_1_2_2, %diff_2" [../src/decode.c:279]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_45 = trunc i32 %tmp_11_2_3 to i2" [../src/decode.c:279]
ST_44 : Operation 669 [1/1] (0.00ns)   --->   "%newIndex53 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_11_2_3, i32 2, i32 31)" [../src/decode.c:279]
ST_44 : Operation 670 [1/1] (0.00ns)   --->   "%newIndex54 = zext i30 %newIndex53 to i64" [../src/decode.c:279]
ST_44 : Operation 671 [1/1] (0.00ns)   --->   "%out1_buf_0_addr_11 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex54" [../src/decode.c:279]
ST_44 : Operation 672 [1/1] (0.00ns)   --->   "%out1_buf_1_addr_11 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex54" [../src/decode.c:279]
ST_44 : Operation 673 [1/1] (0.00ns)   --->   "%out1_buf_2_addr_11 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex54" [../src/decode.c:279]
ST_44 : Operation 674 [1/1] (0.00ns)   --->   "%out1_buf_3_addr_11 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex54" [../src/decode.c:279]
ST_44 : Operation 675 [1/1] (0.72ns)   --->   "switch i2 %tmp_45, label %branch35 [
    i2 0, label %branch32
    i2 1, label %branch33
    i2 -2, label %branch34
  ]" [../src/decode.c:279]
ST_44 : Operation 676 [1/1] (1.23ns)   --->   "store i8 %tmp_20, i8* %out1_buf_2_addr_11, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_44 : Operation 677 [1/1] (0.00ns)   --->   "br label %31" [../src/decode.c:279]
ST_44 : Operation 678 [1/1] (1.23ns)   --->   "store i8 %tmp_20, i8* %out1_buf_1_addr_11, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_44 : Operation 679 [1/1] (0.00ns)   --->   "br label %31" [../src/decode.c:279]
ST_44 : Operation 680 [1/1] (1.23ns)   --->   "store i8 %tmp_20, i8* %out1_buf_0_addr_11, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_44 : Operation 681 [1/1] (0.00ns)   --->   "br label %31" [../src/decode.c:279]
ST_44 : Operation 682 [1/1] (1.23ns)   --->   "store i8 %tmp_20, i8* %out1_buf_3_addr_11, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_44 : Operation 683 [1/1] (0.00ns)   --->   "br label %31" [../src/decode.c:279]
ST_44 : Operation 684 [1/1] (0.00ns)   --->   "%index_addr_14 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_10_2_3" [../src/decode.c:280]
ST_44 : Operation 685 [1/1] (1.23ns)   --->   "store i32 %tmp_11_2_3, i32* %index_addr_14, align 4" [../src/decode.c:280]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_44 : Operation 686 [1/1] (1.01ns)   --->   "%l_2_2_3 = add nsw i32 %l_1_2, 4" [../src/decode.c:281]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 687 [1/1] (1.01ns)   --->   "%e_1_2_3 = add nsw i32 %e_2, 4" [../src/decode.c:276]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 688 [1/1] (0.00ns)   --->   "br label %23" [../src/decode.c:276]

 <State 45> : 2.37ns
ST_45 : Operation 689 [1/1] (0.00ns)   --->   "%l_1_lcssa_2 = phi i32 [ %l_1_2, %23 ], [ %l_2_2, %25 ], [ %l_2_2_1, %27 ], [ %l_2_2_2, %29 ]" [../src/decode.c:281]
ST_45 : Operation 690 [1/1] (0.69ns)   --->   "br i1 %tmp_6_3, label %42, label %.loopexit1" [../src/decode.c:272]
ST_45 : Operation 691 [2/2] (2.36ns)   --->   "%diff_3 = mul nsw i32 %k_1_2, %width_read" [../src/decode.c:274]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 46> : 2.37ns
ST_46 : Operation 692 [1/2] (2.36ns)   --->   "%diff_3 = mul nsw i32 %k_1_2, %width_read" [../src/decode.c:274]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 693 [1/1] (0.65ns)   --->   "br label %33" [../src/decode.c:276]

 <State 47> : 2.11ns
ST_47 : Operation 694 [1/1] (0.00ns)   --->   "%l_1_3 = phi i32 [ %l_1_lcssa_2, %42 ], [ %l_2_3_3, %41 ]" [../src/decode.c:281]
ST_47 : Operation 695 [1/1] (0.00ns)   --->   "%e_3 = phi i32 [ %hoffs_read, %42 ], [ %e_1_3_3, %41 ]" [../src/decode.c:276]
ST_47 : Operation 696 [1/1] (0.99ns)   --->   "%tmp_8_3 = icmp slt i32 %e_3, %tmp_1" [../src/decode.c:276]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 697 [1/1] (0.99ns)   --->   "%tmp_4_3 = icmp slt i32 %e_3, %width_read" [../src/decode.c:278]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 698 [1/1] (0.42ns)   --->   "%or_cond4 = and i1 %tmp_8_3, %tmp_4_3" [../src/decode.c:278]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 699 [1/1] (0.69ns)   --->   "br i1 %or_cond4, label %34, label %.loopexit.3" [../src/decode.c:276]
ST_47 : Operation 700 [1/1] (0.00ns)   --->   "%newIndex46 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_1_3, i32 2, i32 31)" [../src/decode.c:281]
ST_47 : Operation 701 [1/1] (0.00ns)   --->   "%newIndex55 = zext i30 %newIndex46 to i64" [../src/decode.c:281]
ST_47 : Operation 702 [1/1] (0.00ns)   --->   "%inp1_buf_0_addr_13 = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex55" [../src/decode.c:281]
ST_47 : Operation 703 [2/2] (0.67ns)   --->   "%inp1_buf_0_load_12 = load i8* %inp1_buf_0_addr_13, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_47 : Operation 704 [1/1] (0.00ns)   --->   "%inp1_buf_1_addr_13 = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex55" [../src/decode.c:281]
ST_47 : Operation 705 [2/2] (0.67ns)   --->   "%inp1_buf_1_load_12 = load i8* %inp1_buf_1_addr_13, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_47 : Operation 706 [1/1] (0.00ns)   --->   "%inp1_buf_2_addr_13 = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex55" [../src/decode.c:281]
ST_47 : Operation 707 [2/2] (0.67ns)   --->   "%inp1_buf_2_load_12 = load i8* %inp1_buf_2_addr_13, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_47 : Operation 708 [1/1] (0.00ns)   --->   "%inp1_buf_3_addr_13 = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex55" [../src/decode.c:281]
ST_47 : Operation 709 [2/2] (0.67ns)   --->   "%inp1_buf_3_load_12 = load i8* %inp1_buf_3_addr_13, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>

 <State 48> : 2.31ns
ST_48 : Operation 710 [1/1] (0.00ns)   --->   "%tmp_10_3 = sext i32 %l_1_3 to i64" [../src/decode.c:279]
ST_48 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_53 = trunc i32 %l_1_3 to i2" [../src/decode.c:281]
ST_48 : Operation 712 [1/2] (0.67ns)   --->   "%inp1_buf_0_load_12 = load i8* %inp1_buf_0_addr_13, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_48 : Operation 713 [1/2] (0.67ns)   --->   "%inp1_buf_1_load_12 = load i8* %inp1_buf_1_addr_13, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_48 : Operation 714 [1/2] (0.67ns)   --->   "%inp1_buf_2_load_12 = load i8* %inp1_buf_2_addr_13, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_48 : Operation 715 [1/2] (0.67ns)   --->   "%inp1_buf_3_load_12 = load i8* %inp1_buf_3_addr_13, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_48 : Operation 716 [1/1] (0.39ns)   --->   "%tmp_23 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %inp1_buf_0_load_12, i8 %inp1_buf_1_load_12, i8 %inp1_buf_2_load_12, i8 %inp1_buf_3_load_12, i2 %tmp_53) nounwind" [../src/decode.c:281]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 717 [1/1] (1.01ns)   --->   "%tmp_11_3 = add nsw i32 %e_3, %diff_3" [../src/decode.c:279]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 718 [1/1] (0.00ns)   --->   "%tmp_54 = trunc i32 %tmp_11_3 to i2" [../src/decode.c:279]
ST_48 : Operation 719 [1/1] (0.00ns)   --->   "%newIndex56 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_11_3, i32 2, i32 31)" [../src/decode.c:279]
ST_48 : Operation 720 [1/1] (0.00ns)   --->   "%newIndex57 = zext i30 %newIndex56 to i64" [../src/decode.c:279]
ST_48 : Operation 721 [1/1] (0.00ns)   --->   "%out1_buf_0_addr_12 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex57" [../src/decode.c:279]
ST_48 : Operation 722 [1/1] (0.00ns)   --->   "%out1_buf_1_addr_12 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex57" [../src/decode.c:279]
ST_48 : Operation 723 [1/1] (0.00ns)   --->   "%out1_buf_2_addr_12 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex57" [../src/decode.c:279]
ST_48 : Operation 724 [1/1] (0.00ns)   --->   "%out1_buf_3_addr_12 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex57" [../src/decode.c:279]
ST_48 : Operation 725 [1/1] (0.72ns)   --->   "switch i2 %tmp_54, label %branch31 [
    i2 0, label %branch28
    i2 1, label %branch29
    i2 -2, label %branch30
  ]" [../src/decode.c:279]
ST_48 : Operation 726 [1/1] (1.23ns)   --->   "store i8 %tmp_23, i8* %out1_buf_2_addr_12, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_48 : Operation 727 [1/1] (0.00ns)   --->   "br label %35" [../src/decode.c:279]
ST_48 : Operation 728 [1/1] (1.23ns)   --->   "store i8 %tmp_23, i8* %out1_buf_1_addr_12, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_48 : Operation 729 [1/1] (0.00ns)   --->   "br label %35" [../src/decode.c:279]
ST_48 : Operation 730 [1/1] (1.23ns)   --->   "store i8 %tmp_23, i8* %out1_buf_0_addr_12, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_48 : Operation 731 [1/1] (0.00ns)   --->   "br label %35" [../src/decode.c:279]
ST_48 : Operation 732 [1/1] (1.23ns)   --->   "store i8 %tmp_23, i8* %out1_buf_3_addr_12, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_48 : Operation 733 [1/1] (0.00ns)   --->   "br label %35" [../src/decode.c:279]
ST_48 : Operation 734 [1/1] (0.00ns)   --->   "%index_addr_16 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_10_3" [../src/decode.c:280]
ST_48 : Operation 735 [1/1] (1.23ns)   --->   "store i32 %tmp_11_3, i32* %index_addr_16, align 4" [../src/decode.c:280]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_48 : Operation 736 [1/1] (1.01ns)   --->   "%e_1_3 = add nsw i32 %e_3, 1" [../src/decode.c:276]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 49> : 1.71ns
ST_49 : Operation 737 [1/1] (1.01ns)   --->   "%l_2_3 = add nsw i32 %l_1_3, 1" [../src/decode.c:281]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 738 [1/1] (0.99ns)   --->   "%tmp_4_3_1 = icmp slt i32 %e_1_3, %width_read" [../src/decode.c:278]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 739 [1/1] (0.69ns)   --->   "br i1 %tmp_4_3_1, label %36, label %.loopexit.3" [../src/decode.c:278]
ST_49 : Operation 740 [1/1] (0.00ns)   --->   "%newIndex39 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_2_3, i32 2, i32 31)" [../src/decode.c:281]
ST_49 : Operation 741 [1/1] (0.00ns)   --->   "%newIndex62 = zext i30 %newIndex39 to i64" [../src/decode.c:281]
ST_49 : Operation 742 [1/1] (0.00ns)   --->   "%inp1_buf_1_addr_14 = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex62" [../src/decode.c:281]
ST_49 : Operation 743 [2/2] (0.67ns)   --->   "%inp1_buf_1_load_13 = load i8* %inp1_buf_1_addr_14, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_49 : Operation 744 [1/1] (0.00ns)   --->   "%inp1_buf_2_addr_14 = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex62" [../src/decode.c:281]
ST_49 : Operation 745 [2/2] (0.67ns)   --->   "%inp1_buf_2_load_13 = load i8* %inp1_buf_2_addr_14, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_49 : Operation 746 [1/1] (0.00ns)   --->   "%inp1_buf_3_addr_14 = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex62" [../src/decode.c:281]
ST_49 : Operation 747 [2/2] (0.67ns)   --->   "%inp1_buf_3_load_13 = load i8* %inp1_buf_3_addr_14, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_49 : Operation 748 [1/1] (0.00ns)   --->   "%inp1_buf_0_addr_14 = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex62" [../src/decode.c:281]
ST_49 : Operation 749 [2/2] (0.67ns)   --->   "%inp1_buf_0_load_13 = load i8* %inp1_buf_0_addr_14, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>

 <State 50> : 2.31ns
ST_50 : Operation 750 [1/1] (0.00ns)   --->   "%tmp_10_3_1 = sext i32 %l_2_3 to i64" [../src/decode.c:279]
ST_50 : Operation 751 [1/2] (0.67ns)   --->   "%inp1_buf_1_load_13 = load i8* %inp1_buf_1_addr_14, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_50 : Operation 752 [1/2] (0.67ns)   --->   "%inp1_buf_2_load_13 = load i8* %inp1_buf_2_addr_14, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_50 : Operation 753 [1/2] (0.67ns)   --->   "%inp1_buf_3_load_13 = load i8* %inp1_buf_3_addr_14, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_50 : Operation 754 [1/2] (0.67ns)   --->   "%inp1_buf_0_load_13 = load i8* %inp1_buf_0_addr_14, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_50 : Operation 755 [1/1] (0.39ns)   --->   "%tmp_24 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %inp1_buf_1_load_13, i8 %inp1_buf_2_load_13, i8 %inp1_buf_3_load_13, i8 %inp1_buf_0_load_13, i2 %tmp_53) nounwind" [../src/decode.c:281]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 756 [1/1] (1.01ns)   --->   "%tmp_11_3_1 = add nsw i32 %e_1_3, %diff_3" [../src/decode.c:279]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 757 [1/1] (0.00ns)   --->   "%tmp_59 = trunc i32 %tmp_11_3_1 to i2" [../src/decode.c:279]
ST_50 : Operation 758 [1/1] (0.00ns)   --->   "%newIndex63 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_11_3_1, i32 2, i32 31)" [../src/decode.c:279]
ST_50 : Operation 759 [1/1] (0.00ns)   --->   "%newIndex64 = zext i30 %newIndex63 to i64" [../src/decode.c:279]
ST_50 : Operation 760 [1/1] (0.00ns)   --->   "%out1_buf_0_addr_15 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex64" [../src/decode.c:279]
ST_50 : Operation 761 [1/1] (0.00ns)   --->   "%out1_buf_1_addr_15 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex64" [../src/decode.c:279]
ST_50 : Operation 762 [1/1] (0.00ns)   --->   "%out1_buf_2_addr_15 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex64" [../src/decode.c:279]
ST_50 : Operation 763 [1/1] (0.00ns)   --->   "%out1_buf_3_addr_15 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex64" [../src/decode.c:279]
ST_50 : Operation 764 [1/1] (0.72ns)   --->   "switch i2 %tmp_59, label %branch27 [
    i2 0, label %branch24
    i2 1, label %branch25
    i2 -2, label %branch26
  ]" [../src/decode.c:279]
ST_50 : Operation 765 [1/1] (1.23ns)   --->   "store i8 %tmp_24, i8* %out1_buf_2_addr_15, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_50 : Operation 766 [1/1] (0.00ns)   --->   "br label %37" [../src/decode.c:279]
ST_50 : Operation 767 [1/1] (1.23ns)   --->   "store i8 %tmp_24, i8* %out1_buf_1_addr_15, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_50 : Operation 768 [1/1] (0.00ns)   --->   "br label %37" [../src/decode.c:279]
ST_50 : Operation 769 [1/1] (1.23ns)   --->   "store i8 %tmp_24, i8* %out1_buf_0_addr_15, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_50 : Operation 770 [1/1] (0.00ns)   --->   "br label %37" [../src/decode.c:279]
ST_50 : Operation 771 [1/1] (1.23ns)   --->   "store i8 %tmp_24, i8* %out1_buf_3_addr_15, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_50 : Operation 772 [1/1] (0.00ns)   --->   "br label %37" [../src/decode.c:279]
ST_50 : Operation 773 [1/1] (0.00ns)   --->   "%index_addr_17 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_10_3_1" [../src/decode.c:280]
ST_50 : Operation 774 [1/1] (1.23ns)   --->   "store i32 %tmp_11_3_1, i32* %index_addr_17, align 4" [../src/decode.c:280]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_50 : Operation 775 [1/1] (1.01ns)   --->   "%e_1_3_1 = add nsw i32 %e_3, 2" [../src/decode.c:276]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 51> : 1.71ns
ST_51 : Operation 776 [1/1] (1.01ns)   --->   "%l_2_3_1 = add nsw i32 %l_1_3, 2" [../src/decode.c:281]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 777 [1/1] (0.99ns)   --->   "%tmp_4_3_2 = icmp slt i32 %e_1_3_1, %width_read" [../src/decode.c:278]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 778 [1/1] (0.69ns)   --->   "br i1 %tmp_4_3_2, label %38, label %.loopexit.3" [../src/decode.c:278]
ST_51 : Operation 779 [1/1] (0.00ns)   --->   "%newIndex32 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_2_3_1, i32 2, i32 31)" [../src/decode.c:281]
ST_51 : Operation 780 [1/1] (0.00ns)   --->   "%newIndex67 = zext i30 %newIndex32 to i64" [../src/decode.c:281]
ST_51 : Operation 781 [1/1] (0.00ns)   --->   "%inp1_buf_2_addr_15 = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex67" [../src/decode.c:281]
ST_51 : Operation 782 [2/2] (0.67ns)   --->   "%inp1_buf_2_load_14 = load i8* %inp1_buf_2_addr_15, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_51 : Operation 783 [1/1] (0.00ns)   --->   "%inp1_buf_3_addr_15 = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex67" [../src/decode.c:281]
ST_51 : Operation 784 [2/2] (0.67ns)   --->   "%inp1_buf_3_load_14 = load i8* %inp1_buf_3_addr_15, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_51 : Operation 785 [1/1] (0.00ns)   --->   "%inp1_buf_0_addr_15 = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex67" [../src/decode.c:281]
ST_51 : Operation 786 [2/2] (0.67ns)   --->   "%inp1_buf_0_load_14 = load i8* %inp1_buf_0_addr_15, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_51 : Operation 787 [1/1] (0.00ns)   --->   "%inp1_buf_1_addr_15 = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex67" [../src/decode.c:281]
ST_51 : Operation 788 [2/2] (0.67ns)   --->   "%inp1_buf_1_load_14 = load i8* %inp1_buf_1_addr_15, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>

 <State 52> : 2.31ns
ST_52 : Operation 789 [1/1] (0.00ns)   --->   "%tmp_10_3_2 = sext i32 %l_2_3_1 to i64" [../src/decode.c:279]
ST_52 : Operation 790 [1/2] (0.67ns)   --->   "%inp1_buf_2_load_14 = load i8* %inp1_buf_2_addr_15, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_52 : Operation 791 [1/2] (0.67ns)   --->   "%inp1_buf_3_load_14 = load i8* %inp1_buf_3_addr_15, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_52 : Operation 792 [1/2] (0.67ns)   --->   "%inp1_buf_0_load_14 = load i8* %inp1_buf_0_addr_15, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_52 : Operation 793 [1/2] (0.67ns)   --->   "%inp1_buf_1_load_14 = load i8* %inp1_buf_1_addr_15, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_52 : Operation 794 [1/1] (0.39ns)   --->   "%tmp_25 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %inp1_buf_2_load_14, i8 %inp1_buf_3_load_14, i8 %inp1_buf_0_load_14, i8 %inp1_buf_1_load_14, i2 %tmp_53) nounwind" [../src/decode.c:281]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 795 [1/1] (1.01ns)   --->   "%tmp_11_3_2 = add nsw i32 %e_1_3_1, %diff_3" [../src/decode.c:279]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 796 [1/1] (0.00ns)   --->   "%tmp_60 = trunc i32 %tmp_11_3_2 to i2" [../src/decode.c:279]
ST_52 : Operation 797 [1/1] (0.00ns)   --->   "%newIndex68 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_11_3_2, i32 2, i32 31)" [../src/decode.c:279]
ST_52 : Operation 798 [1/1] (0.00ns)   --->   "%newIndex69 = zext i30 %newIndex68 to i64" [../src/decode.c:279]
ST_52 : Operation 799 [1/1] (0.00ns)   --->   "%out1_buf_0_addr_17 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex69" [../src/decode.c:279]
ST_52 : Operation 800 [1/1] (0.00ns)   --->   "%out1_buf_1_addr_17 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex69" [../src/decode.c:279]
ST_52 : Operation 801 [1/1] (0.00ns)   --->   "%out1_buf_2_addr_17 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex69" [../src/decode.c:279]
ST_52 : Operation 802 [1/1] (0.00ns)   --->   "%out1_buf_3_addr_17 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex69" [../src/decode.c:279]
ST_52 : Operation 803 [1/1] (0.72ns)   --->   "switch i2 %tmp_60, label %branch23 [
    i2 0, label %branch20
    i2 1, label %branch21
    i2 -2, label %branch22
  ]" [../src/decode.c:279]
ST_52 : Operation 804 [1/1] (1.23ns)   --->   "store i8 %tmp_25, i8* %out1_buf_2_addr_17, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_52 : Operation 805 [1/1] (0.00ns)   --->   "br label %39" [../src/decode.c:279]
ST_52 : Operation 806 [1/1] (1.23ns)   --->   "store i8 %tmp_25, i8* %out1_buf_1_addr_17, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_52 : Operation 807 [1/1] (0.00ns)   --->   "br label %39" [../src/decode.c:279]
ST_52 : Operation 808 [1/1] (1.23ns)   --->   "store i8 %tmp_25, i8* %out1_buf_0_addr_17, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_52 : Operation 809 [1/1] (0.00ns)   --->   "br label %39" [../src/decode.c:279]
ST_52 : Operation 810 [1/1] (1.23ns)   --->   "store i8 %tmp_25, i8* %out1_buf_3_addr_17, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_52 : Operation 811 [1/1] (0.00ns)   --->   "br label %39" [../src/decode.c:279]
ST_52 : Operation 812 [1/1] (0.00ns)   --->   "%index_addr_18 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_10_3_2" [../src/decode.c:280]
ST_52 : Operation 813 [1/1] (1.23ns)   --->   "store i32 %tmp_11_3_2, i32* %index_addr_18, align 4" [../src/decode.c:280]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_52 : Operation 814 [1/1] (1.01ns)   --->   "%e_1_3_2 = add nsw i32 %e_3, 3" [../src/decode.c:276]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 815 [1/1] (0.99ns)   --->   "%tmp_4_3_3 = icmp slt i32 %e_1_3_2, %width_read" [../src/decode.c:278]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 53> : 1.71ns
ST_53 : Operation 816 [1/1] (1.01ns)   --->   "%l_2_3_2 = add nsw i32 %l_1_3, 3" [../src/decode.c:281]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 817 [1/1] (0.69ns)   --->   "br i1 %tmp_4_3_3, label %40, label %.loopexit.3" [../src/decode.c:278]
ST_53 : Operation 818 [1/1] (0.00ns)   --->   "%newIndex = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_2_3_2, i32 2, i32 31)" [../src/decode.c:281]
ST_53 : Operation 819 [1/1] (0.00ns)   --->   "%newIndex27 = zext i30 %newIndex to i64" [../src/decode.c:281]
ST_53 : Operation 820 [1/1] (0.00ns)   --->   "%inp1_buf_3_addr_16 = getelementptr [16 x i8]* %inp1_buf_3, i64 0, i64 %newIndex27" [../src/decode.c:281]
ST_53 : Operation 821 [2/2] (0.67ns)   --->   "%inp1_buf_3_load_15 = load i8* %inp1_buf_3_addr_16, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_53 : Operation 822 [1/1] (0.00ns)   --->   "%inp1_buf_0_addr_16 = getelementptr [16 x i8]* %inp1_buf_0, i64 0, i64 %newIndex27" [../src/decode.c:281]
ST_53 : Operation 823 [2/2] (0.67ns)   --->   "%inp1_buf_0_load_15 = load i8* %inp1_buf_0_addr_16, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_53 : Operation 824 [1/1] (0.00ns)   --->   "%inp1_buf_1_addr_16 = getelementptr [16 x i8]* %inp1_buf_1, i64 0, i64 %newIndex27" [../src/decode.c:281]
ST_53 : Operation 825 [2/2] (0.67ns)   --->   "%inp1_buf_1_load_15 = load i8* %inp1_buf_1_addr_16, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_53 : Operation 826 [1/1] (0.00ns)   --->   "%inp1_buf_2_addr_16 = getelementptr [16 x i8]* %inp1_buf_2, i64 0, i64 %newIndex27" [../src/decode.c:281]
ST_53 : Operation 827 [2/2] (0.67ns)   --->   "%inp1_buf_2_load_15 = load i8* %inp1_buf_2_addr_16, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_53 : Operation 828 [1/1] (1.01ns)   --->   "%k_1_3 = add nsw i32 %k, 4" [../src/decode.c:269]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 54> : 2.31ns
ST_54 : Operation 829 [1/1] (0.00ns)   --->   "%tmp_10_3_3 = sext i32 %l_2_3_2 to i64" [../src/decode.c:279]
ST_54 : Operation 830 [1/2] (0.67ns)   --->   "%inp1_buf_3_load_15 = load i8* %inp1_buf_3_addr_16, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_54 : Operation 831 [1/2] (0.67ns)   --->   "%inp1_buf_0_load_15 = load i8* %inp1_buf_0_addr_16, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_54 : Operation 832 [1/2] (0.67ns)   --->   "%inp1_buf_1_load_15 = load i8* %inp1_buf_1_addr_16, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_54 : Operation 833 [1/2] (0.67ns)   --->   "%inp1_buf_2_load_15 = load i8* %inp1_buf_2_addr_16, align 1" [../src/decode.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_54 : Operation 834 [1/1] (0.39ns)   --->   "%tmp_26 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %inp1_buf_3_load_15, i8 %inp1_buf_0_load_15, i8 %inp1_buf_1_load_15, i8 %inp1_buf_2_load_15, i2 %tmp_53) nounwind" [../src/decode.c:281]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 835 [1/1] (1.01ns)   --->   "%tmp_11_3_3 = add nsw i32 %e_1_3_2, %diff_3" [../src/decode.c:279]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 836 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i32 %tmp_11_3_3 to i2" [../src/decode.c:279]
ST_54 : Operation 837 [1/1] (0.00ns)   --->   "%newIndex72 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_11_3_3, i32 2, i32 31)" [../src/decode.c:279]
ST_54 : Operation 838 [1/1] (0.00ns)   --->   "%newIndex73 = zext i30 %newIndex72 to i64" [../src/decode.c:279]
ST_54 : Operation 839 [1/1] (0.00ns)   --->   "%out1_buf_0_addr_19 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex73" [../src/decode.c:279]
ST_54 : Operation 840 [1/1] (0.00ns)   --->   "%out1_buf_1_addr_19 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex73" [../src/decode.c:279]
ST_54 : Operation 841 [1/1] (0.00ns)   --->   "%out1_buf_2_addr_19 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex73" [../src/decode.c:279]
ST_54 : Operation 842 [1/1] (0.00ns)   --->   "%out1_buf_3_addr_19 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex73" [../src/decode.c:279]
ST_54 : Operation 843 [1/1] (0.72ns)   --->   "switch i2 %tmp_61, label %branch19 [
    i2 0, label %branch16
    i2 1, label %branch17
    i2 -2, label %branch18
  ]" [../src/decode.c:279]
ST_54 : Operation 844 [1/1] (1.23ns)   --->   "store i8 %tmp_26, i8* %out1_buf_2_addr_19, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_54 : Operation 845 [1/1] (0.00ns)   --->   "br label %41" [../src/decode.c:279]
ST_54 : Operation 846 [1/1] (1.23ns)   --->   "store i8 %tmp_26, i8* %out1_buf_1_addr_19, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_54 : Operation 847 [1/1] (0.00ns)   --->   "br label %41" [../src/decode.c:279]
ST_54 : Operation 848 [1/1] (1.23ns)   --->   "store i8 %tmp_26, i8* %out1_buf_0_addr_19, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_54 : Operation 849 [1/1] (0.00ns)   --->   "br label %41" [../src/decode.c:279]
ST_54 : Operation 850 [1/1] (1.23ns)   --->   "store i8 %tmp_26, i8* %out1_buf_3_addr_19, align 1" [../src/decode.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_54 : Operation 851 [1/1] (0.00ns)   --->   "br label %41" [../src/decode.c:279]
ST_54 : Operation 852 [1/1] (0.00ns)   --->   "%index_addr_19 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_10_3_3" [../src/decode.c:280]
ST_54 : Operation 853 [1/1] (1.23ns)   --->   "store i32 %tmp_11_3_3, i32* %index_addr_19, align 4" [../src/decode.c:280]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_54 : Operation 854 [1/1] (1.01ns)   --->   "%l_2_3_3 = add nsw i32 %l_1_3, 4" [../src/decode.c:281]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 855 [1/1] (1.01ns)   --->   "%e_1_3_3 = add nsw i32 %e_3, 4" [../src/decode.c:276]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 856 [1/1] (0.00ns)   --->   "br label %33" [../src/decode.c:276]

 <State 55> : 0.00ns
ST_55 : Operation 857 [1/1] (0.00ns)   --->   "%l_1_lcssa_3 = phi i32 [ %l_1_3, %33 ], [ %l_2_3, %35 ], [ %l_2_3_1, %37 ], [ %l_2_3_2, %39 ]" [../src/decode.c:281]
ST_55 : Operation 858 [1/1] (0.00ns)   --->   "br label %.preheader.0" [../src/decode.c:269]

 <State 56> : 2.49ns
ST_56 : Operation 859 [1/1] (0.00ns)   --->   "%l_lcssa = phi i32 [ %l, %.preheader.0 ], [ %l_1_lcssa, %.loopexit.0 ], [ %l_1_lcssa_1, %.loopexit.1 ], [ %l_1_lcssa_2, %.loopexit.2 ]" [../src/decode.c:281]
ST_56 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node tmp_50)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %l_lcssa, i32 31)" [../src/decode.c:281]
ST_56 : Operation 861 [1/1] (1.01ns)   --->   "%l_lcssa_op_op = add i32 %l_lcssa, 3" [../src/decode.c:281]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node tmp_50)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %l_lcssa_op_op, i32 31)" [../src/decode.c:281]
ST_56 : Operation 863 [1/1] (1.01ns)   --->   "%p_neg = sub i32 -3, %l_lcssa" [../src/decode.c:281]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 864 [1/1] (0.00ns)   --->   "%p_lshr = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %p_neg, i32 2, i32 31)" [../src/decode.c:281]
ST_56 : Operation 865 [1/1] (0.99ns)   --->   "%p_neg_t = sub i30 0, %p_lshr" [../src/decode.c:281]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node tmp_50)   --->   "%tmp_48 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %l_lcssa_op_op, i32 2, i32 31)" [../src/decode.c:281]
ST_56 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node tmp_50)   --->   "%tmp_49 = select i1 %tmp_47, i30 %p_neg_t, i30 %tmp_48" [../src/decode.c:281]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 868 [1/1] (0.48ns) (out node of the LUT)   --->   "%tmp_50 = select i1 %tmp_46, i30 0, i30 %tmp_49" [../src/decode.c:281]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 869 [1/1] (0.00ns)   --->   "%tmp_51 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %tmp_50, i2 0)" [../src/decode.c:281]
ST_56 : Operation 870 [1/1] (0.65ns)   --->   "br label %43" [../src/decode.c:292]

 <State 57> : 1.24ns
ST_57 : Operation 871 [1/1] (0.00ns)   --->   "%m = phi i32 [ 0, %.loopexit1 ], [ %m_1_3, %_ifconv ]" [../src/decode.c:292]
ST_57 : Operation 872 [1/1] (0.99ns)   --->   "%tmp_52 = icmp eq i32 %m, %tmp_51" [../src/decode.c:292]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 873 [1/1] (0.00ns)   --->   "br i1 %tmp_52, label %44, label %_ifconv" [../src/decode.c:292]
ST_57 : Operation 874 [1/1] (0.00ns)   --->   "%tmp_22 = zext i32 %m to i64" [../src/decode.c:294]
ST_57 : Operation 875 [1/1] (0.00ns)   --->   "%index_addr_15 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_22" [../src/decode.c:294]
ST_57 : Operation 876 [2/2] (1.23ns)   --->   "%index_load = load i32* %index_addr_15, align 16" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_57 : Operation 877 [1/1] (0.00ns)   --->   "%m_1_s = or i32 %m, 1" [../src/decode.c:292]
ST_57 : Operation 878 [1/1] (0.00ns)   --->   "%tmp_9_1 = zext i32 %m_1_s to i64" [../src/decode.c:294]
ST_57 : Operation 879 [1/1] (0.00ns)   --->   "%index_addr_1 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_9_1" [../src/decode.c:294]
ST_57 : Operation 880 [2/2] (1.23ns)   --->   "%index_load_1 = load i32* %index_addr_1, align 4" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_57 : Operation 881 [1/1] (0.00ns)   --->   "ret void" [../src/decode.c:298]

 <State 58> : 2.47ns
ST_58 : Operation 882 [1/2] (1.23ns)   --->   "%index_load = load i32* %index_addr_15, align 16" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_58 : Operation 883 [1/1] (0.00ns)   --->   "%tmp_s = sext i32 %index_load to i64" [../src/decode.c:294]
ST_58 : Operation 884 [1/1] (0.00ns)   --->   "%tmp_55 = trunc i32 %index_load to i2" [../src/decode.c:294]
ST_58 : Operation 885 [1/1] (0.00ns)   --->   "%newIndex58 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %index_load, i32 2, i32 31)" [../src/decode.c:294]
ST_58 : Operation 886 [1/1] (0.00ns)   --->   "%newIndex59 = zext i30 %newIndex58 to i64" [../src/decode.c:294]
ST_58 : Operation 887 [1/1] (0.00ns)   --->   "%out1_buf_0_addr_13 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex59" [../src/decode.c:294]
ST_58 : Operation 888 [1/1] (0.00ns)   --->   "%out1_buf_1_addr_13 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex59" [../src/decode.c:294]
ST_58 : Operation 889 [1/1] (0.00ns)   --->   "%out1_buf_2_addr_13 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex59" [../src/decode.c:294]
ST_58 : Operation 890 [1/1] (0.00ns)   --->   "%out1_buf_3_addr_13 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex59" [../src/decode.c:294]
ST_58 : Operation 891 [2/2] (1.23ns)   --->   "%out1_buf_3_load = load i8* %out1_buf_3_addr_13, align 1" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_58 : Operation 892 [2/2] (1.23ns)   --->   "%out1_buf_0_load = load i8* %out1_buf_0_addr_13, align 1" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_58 : Operation 893 [2/2] (1.23ns)   --->   "%out1_buf_1_load = load i8* %out1_buf_1_addr_13, align 1" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_58 : Operation 894 [2/2] (1.23ns)   --->   "%out1_buf_2_load = load i8* %out1_buf_2_addr_13, align 1" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_58 : Operation 895 [1/1] (1.08ns)   --->   "%out_buf4_sum = add i64 %out_buf_read, %tmp_s" [../src/decode.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 896 [1/1] (0.00ns)   --->   "%BUS_DST_addr = getelementptr i8* %BUS_DST, i64 %out_buf4_sum" [../src/decode.c:294]
ST_58 : Operation 897 [1/2] (1.23ns)   --->   "%index_load_1 = load i32* %index_addr_1, align 4" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_58 : Operation 898 [1/1] (0.00ns)   --->   "%tmp_1_21 = sext i32 %index_load_1 to i64" [../src/decode.c:294]
ST_58 : Operation 899 [1/1] (0.00ns)   --->   "%tmp_56 = trunc i32 %index_load_1 to i2" [../src/decode.c:294]
ST_58 : Operation 900 [1/1] (0.00ns)   --->   "%newIndex60 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %index_load_1, i32 2, i32 31)" [../src/decode.c:294]
ST_58 : Operation 901 [1/1] (0.00ns)   --->   "%newIndex61 = zext i30 %newIndex60 to i64" [../src/decode.c:294]
ST_58 : Operation 902 [1/1] (0.00ns)   --->   "%out1_buf_0_addr_14 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex61" [../src/decode.c:294]
ST_58 : Operation 903 [1/1] (0.00ns)   --->   "%out1_buf_1_addr_14 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex61" [../src/decode.c:294]
ST_58 : Operation 904 [1/1] (0.00ns)   --->   "%out1_buf_2_addr_14 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex61" [../src/decode.c:294]
ST_58 : Operation 905 [1/1] (0.00ns)   --->   "%out1_buf_3_addr_14 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex61" [../src/decode.c:294]
ST_58 : Operation 906 [2/2] (1.23ns)   --->   "%out1_buf_3_load_1 = load i8* %out1_buf_3_addr_14, align 1" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_58 : Operation 907 [2/2] (1.23ns)   --->   "%out1_buf_0_load_1 = load i8* %out1_buf_0_addr_14, align 1" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_58 : Operation 908 [2/2] (1.23ns)   --->   "%out1_buf_1_load_1 = load i8* %out1_buf_1_addr_14, align 1" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_58 : Operation 909 [2/2] (1.23ns)   --->   "%out1_buf_2_load_1 = load i8* %out1_buf_2_addr_14, align 1" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_58 : Operation 910 [1/1] (1.08ns)   --->   "%out_buf4_sum8 = add i64 %out_buf_read, %tmp_1_21" [../src/decode.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 911 [1/1] (0.00ns)   --->   "%BUS_DST_addr_1 = getelementptr i8* %BUS_DST, i64 %out_buf4_sum8" [../src/decode.c:294]
ST_58 : Operation 912 [1/1] (0.00ns)   --->   "%m_1_1 = or i32 %m, 2" [../src/decode.c:292]
ST_58 : Operation 913 [1/1] (0.00ns)   --->   "%tmp_9_2 = zext i32 %m_1_1 to i64" [../src/decode.c:294]
ST_58 : Operation 914 [1/1] (0.00ns)   --->   "%index_addr_2 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_9_2" [../src/decode.c:294]
ST_58 : Operation 915 [2/2] (1.23ns)   --->   "%index_load_2 = load i32* %index_addr_2, align 8" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_58 : Operation 916 [1/1] (0.00ns)   --->   "%m_1_2 = or i32 %m, 3" [../src/decode.c:292]
ST_58 : Operation 917 [1/1] (0.00ns)   --->   "%tmp_9_3 = zext i32 %m_1_2 to i64" [../src/decode.c:294]
ST_58 : Operation 918 [1/1] (0.00ns)   --->   "%index_addr_3 = getelementptr inbounds [64 x i32]* %index, i64 0, i64 %tmp_9_3" [../src/decode.c:294]
ST_58 : Operation 919 [2/2] (1.23ns)   --->   "%index_load_3 = load i32* %index_addr_3, align 4" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_58 : Operation 920 [1/1] (1.01ns)   --->   "%m_1_3 = add nsw i32 4, %m" [../src/decode.c:292]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 59> : 2.62ns
ST_59 : Operation 921 [1/2] (1.23ns)   --->   "%out1_buf_3_load = load i8* %out1_buf_3_addr_13, align 1" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_59 : Operation 922 [1/2] (1.23ns)   --->   "%out1_buf_0_load = load i8* %out1_buf_0_addr_13, align 1" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_59 : Operation 923 [1/2] (1.23ns)   --->   "%out1_buf_1_load = load i8* %out1_buf_1_addr_13, align 1" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_59 : Operation 924 [1/2] (1.23ns)   --->   "%out1_buf_2_load = load i8* %out1_buf_2_addr_13, align 1" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_59 : Operation 925 [1/1] (0.44ns)   --->   "%sel_tmp = icmp eq i2 %tmp_55, 0" [../src/decode.c:294]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 926 [1/1] (0.44ns)   --->   "%sel_tmp2 = icmp eq i2 %tmp_55, 1" [../src/decode.c:294]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 927 [1/1] (0.44ns)   --->   "%sel_tmp4 = icmp eq i2 %tmp_55, -2" [../src/decode.c:294]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%newSel = select i1 %sel_tmp4, i8 %out1_buf_2_load, i8 %out1_buf_1_load" [../src/decode.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%or_cond = or i1 %sel_tmp4, %sel_tmp2" [../src/decode.c:294]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 930 [1/1] (0.48ns) (out node of the LUT)   --->   "%newSel1 = select i1 %sel_tmp, i8 %out1_buf_0_load, i8 %out1_buf_3_load" [../src/decode.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 931 [1/1] (0.48ns) (out node of the LUT)   --->   "%newSel2 = select i1 %or_cond, i8 %newSel, i8 %newSel1" [../src/decode.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 932 [1/1] (2.62ns)   --->   "%BUS_DST_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %BUS_DST_addr, i32 1)" [../src/decode.c:294]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 933 [1/2] (1.23ns)   --->   "%out1_buf_3_load_1 = load i8* %out1_buf_3_addr_14, align 1" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_59 : Operation 934 [1/2] (1.23ns)   --->   "%out1_buf_0_load_1 = load i8* %out1_buf_0_addr_14, align 1" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_59 : Operation 935 [1/2] (1.23ns)   --->   "%out1_buf_1_load_1 = load i8* %out1_buf_1_addr_14, align 1" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_59 : Operation 936 [1/2] (1.23ns)   --->   "%out1_buf_2_load_1 = load i8* %out1_buf_2_addr_14, align 1" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_59 : Operation 937 [1/1] (0.44ns)   --->   "%sel_tmp6 = icmp eq i2 %tmp_56, 0" [../src/decode.c:294]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 938 [1/1] (0.44ns)   --->   "%sel_tmp8 = icmp eq i2 %tmp_56, 1" [../src/decode.c:294]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 939 [1/1] (0.44ns)   --->   "%sel_tmp1 = icmp eq i2 %tmp_56, -2" [../src/decode.c:294]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node newSel5)   --->   "%newSel3 = select i1 %sel_tmp1, i8 %out1_buf_2_load_1, i8 %out1_buf_1_load_1" [../src/decode.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node newSel5)   --->   "%or_cond1 = or i1 %sel_tmp1, %sel_tmp8" [../src/decode.c:294]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 942 [1/1] (0.48ns) (out node of the LUT)   --->   "%newSel4 = select i1 %sel_tmp6, i8 %out1_buf_0_load_1, i8 %out1_buf_3_load_1" [../src/decode.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 943 [1/1] (0.48ns) (out node of the LUT)   --->   "%newSel5 = select i1 %or_cond1, i8 %newSel3, i8 %newSel4" [../src/decode.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 944 [1/2] (1.23ns)   --->   "%index_load_2 = load i32* %index_addr_2, align 8" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_59 : Operation 945 [1/1] (0.00ns)   --->   "%tmp_2_22 = sext i32 %index_load_2 to i64" [../src/decode.c:294]
ST_59 : Operation 946 [1/1] (0.00ns)   --->   "%tmp_57 = trunc i32 %index_load_2 to i2" [../src/decode.c:294]
ST_59 : Operation 947 [1/1] (0.00ns)   --->   "%newIndex65 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %index_load_2, i32 2, i32 31)" [../src/decode.c:294]
ST_59 : Operation 948 [1/1] (0.00ns)   --->   "%newIndex66 = zext i30 %newIndex65 to i64" [../src/decode.c:294]
ST_59 : Operation 949 [1/1] (0.00ns)   --->   "%out1_buf_0_addr_16 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex66" [../src/decode.c:294]
ST_59 : Operation 950 [1/1] (0.00ns)   --->   "%out1_buf_1_addr_16 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex66" [../src/decode.c:294]
ST_59 : Operation 951 [1/1] (0.00ns)   --->   "%out1_buf_2_addr_16 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex66" [../src/decode.c:294]
ST_59 : Operation 952 [1/1] (0.00ns)   --->   "%out1_buf_3_addr_16 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex66" [../src/decode.c:294]
ST_59 : Operation 953 [2/2] (1.23ns)   --->   "%out1_buf_3_load_2 = load i8* %out1_buf_3_addr_16, align 1" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_59 : Operation 954 [2/2] (1.23ns)   --->   "%out1_buf_0_load_2 = load i8* %out1_buf_0_addr_16, align 1" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_59 : Operation 955 [2/2] (1.23ns)   --->   "%out1_buf_1_load_2 = load i8* %out1_buf_1_addr_16, align 1" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_59 : Operation 956 [2/2] (1.23ns)   --->   "%out1_buf_2_load_2 = load i8* %out1_buf_2_addr_16, align 1" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_59 : Operation 957 [1/1] (1.08ns)   --->   "%out_buf4_sum9 = add i64 %out_buf_read, %tmp_2_22" [../src/decode.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 958 [1/1] (0.00ns)   --->   "%BUS_DST_addr_2 = getelementptr i8* %BUS_DST, i64 %out_buf4_sum9" [../src/decode.c:294]
ST_59 : Operation 959 [1/2] (1.23ns)   --->   "%index_load_3 = load i32* %index_addr_3, align 4" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_59 : Operation 960 [1/1] (0.00ns)   --->   "%tmp_3_23 = sext i32 %index_load_3 to i64" [../src/decode.c:294]
ST_59 : Operation 961 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i32 %index_load_3 to i2" [../src/decode.c:294]
ST_59 : Operation 962 [1/1] (0.00ns)   --->   "%newIndex70 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %index_load_3, i32 2, i32 31)" [../src/decode.c:294]
ST_59 : Operation 963 [1/1] (0.00ns)   --->   "%newIndex71 = zext i30 %newIndex70 to i64" [../src/decode.c:294]
ST_59 : Operation 964 [1/1] (0.00ns)   --->   "%out1_buf_0_addr_18 = getelementptr [1328 x i8]* %out1_buf_0, i64 0, i64 %newIndex71" [../src/decode.c:294]
ST_59 : Operation 965 [1/1] (0.00ns)   --->   "%out1_buf_1_addr_18 = getelementptr [1328 x i8]* %out1_buf_1, i64 0, i64 %newIndex71" [../src/decode.c:294]
ST_59 : Operation 966 [1/1] (0.00ns)   --->   "%out1_buf_2_addr_18 = getelementptr [1327 x i8]* %out1_buf_2, i64 0, i64 %newIndex71" [../src/decode.c:294]
ST_59 : Operation 967 [1/1] (0.00ns)   --->   "%out1_buf_3_addr_18 = getelementptr [1327 x i8]* %out1_buf_3, i64 0, i64 %newIndex71" [../src/decode.c:294]
ST_59 : Operation 968 [2/2] (1.23ns)   --->   "%out1_buf_3_load_3 = load i8* %out1_buf_3_addr_18, align 1" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_59 : Operation 969 [2/2] (1.23ns)   --->   "%out1_buf_0_load_3 = load i8* %out1_buf_0_addr_18, align 1" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_59 : Operation 970 [2/2] (1.23ns)   --->   "%out1_buf_1_load_3 = load i8* %out1_buf_1_addr_18, align 1" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_59 : Operation 971 [2/2] (1.23ns)   --->   "%out1_buf_2_load_3 = load i8* %out1_buf_2_addr_18, align 1" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_59 : Operation 972 [1/1] (1.08ns)   --->   "%out_buf4_sum1 = add i64 %out_buf_read, %tmp_3_23" [../src/decode.c:294]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 973 [1/1] (0.00ns)   --->   "%BUS_DST_addr_3 = getelementptr i8* %BUS_DST, i64 %out_buf4_sum1" [../src/decode.c:294]

 <State 60> : 2.62ns
ST_60 : Operation 974 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %BUS_DST_addr, i8 %newSel2, i1 true)" [../src/decode.c:294]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 975 [1/1] (2.62ns)   --->   "%BUS_DST_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %BUS_DST_addr_1, i32 1)" [../src/decode.c:294]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 976 [1/2] (1.23ns)   --->   "%out1_buf_3_load_2 = load i8* %out1_buf_3_addr_16, align 1" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_60 : Operation 977 [1/2] (1.23ns)   --->   "%out1_buf_0_load_2 = load i8* %out1_buf_0_addr_16, align 1" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_60 : Operation 978 [1/2] (1.23ns)   --->   "%out1_buf_1_load_2 = load i8* %out1_buf_1_addr_16, align 1" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_60 : Operation 979 [1/2] (1.23ns)   --->   "%out1_buf_2_load_2 = load i8* %out1_buf_2_addr_16, align 1" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_60 : Operation 980 [1/1] (0.44ns)   --->   "%sel_tmp3 = icmp eq i2 %tmp_57, 0" [../src/decode.c:294]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 981 [1/1] (0.44ns)   --->   "%sel_tmp5 = icmp eq i2 %tmp_57, 1" [../src/decode.c:294]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 982 [1/1] (0.44ns)   --->   "%sel_tmp7 = icmp eq i2 %tmp_57, -2" [../src/decode.c:294]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node newSel8)   --->   "%newSel6 = select i1 %sel_tmp7, i8 %out1_buf_2_load_2, i8 %out1_buf_1_load_2" [../src/decode.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node newSel8)   --->   "%or_cond2 = or i1 %sel_tmp7, %sel_tmp5" [../src/decode.c:294]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 985 [1/1] (0.48ns) (out node of the LUT)   --->   "%newSel7 = select i1 %sel_tmp3, i8 %out1_buf_0_load_2, i8 %out1_buf_3_load_2" [../src/decode.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 986 [1/1] (0.48ns) (out node of the LUT)   --->   "%newSel8 = select i1 %or_cond2, i8 %newSel6, i8 %newSel7" [../src/decode.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 987 [1/2] (1.23ns)   --->   "%out1_buf_3_load_3 = load i8* %out1_buf_3_addr_18, align 1" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_60 : Operation 988 [1/2] (1.23ns)   --->   "%out1_buf_0_load_3 = load i8* %out1_buf_0_addr_18, align 1" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_60 : Operation 989 [1/2] (1.23ns)   --->   "%out1_buf_1_load_3 = load i8* %out1_buf_1_addr_18, align 1" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_60 : Operation 990 [1/2] (1.23ns)   --->   "%out1_buf_2_load_3 = load i8* %out1_buf_2_addr_18, align 1" [../src/decode.c:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1327> <RAM>
ST_60 : Operation 991 [1/1] (0.44ns)   --->   "%sel_tmp9 = icmp eq i2 %tmp_58, 0" [../src/decode.c:294]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 992 [1/1] (0.44ns)   --->   "%sel_tmp10 = icmp eq i2 %tmp_58, 1" [../src/decode.c:294]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 993 [1/1] (0.44ns)   --->   "%sel_tmp11 = icmp eq i2 %tmp_58, -2" [../src/decode.c:294]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node newSel11)   --->   "%newSel9 = select i1 %sel_tmp11, i8 %out1_buf_2_load_3, i8 %out1_buf_1_load_3" [../src/decode.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node newSel11)   --->   "%or_cond3 = or i1 %sel_tmp11, %sel_tmp10" [../src/decode.c:294]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 996 [1/1] (0.48ns) (out node of the LUT)   --->   "%newSel10 = select i1 %sel_tmp9, i8 %out1_buf_0_load_3, i8 %out1_buf_3_load_3" [../src/decode.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 997 [1/1] (0.48ns) (out node of the LUT)   --->   "%newSel11 = select i1 %or_cond3, i8 %newSel9, i8 %newSel10" [../src/decode.c:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 61> : 2.62ns
ST_61 : Operation 998 [5/5] (2.62ns)   --->   "%BUS_DST_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr)" [../src/decode.c:294]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 999 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %BUS_DST_addr_1, i8 %newSel5, i1 true)" [../src/decode.c:294]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 1000 [1/1] (2.62ns)   --->   "%BUS_DST_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %BUS_DST_addr_2, i32 1)" [../src/decode.c:294]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 62> : 2.62ns
ST_62 : Operation 1001 [4/5] (2.62ns)   --->   "%BUS_DST_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr)" [../src/decode.c:294]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 1002 [5/5] (2.62ns)   --->   "%BUS_DST_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr_1)" [../src/decode.c:294]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 1003 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %BUS_DST_addr_2, i8 %newSel8, i1 true)" [../src/decode.c:294]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 1004 [1/1] (2.62ns)   --->   "%BUS_DST_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %BUS_DST_addr_3, i32 1)" [../src/decode.c:294]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 63> : 2.62ns
ST_63 : Operation 1005 [3/5] (2.62ns)   --->   "%BUS_DST_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr)" [../src/decode.c:294]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 1006 [4/5] (2.62ns)   --->   "%BUS_DST_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr_1)" [../src/decode.c:294]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 1007 [5/5] (2.62ns)   --->   "%BUS_DST_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr_2)" [../src/decode.c:294]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 1008 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %BUS_DST_addr_3, i8 %newSel11, i1 true)" [../src/decode.c:294]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 64> : 2.62ns
ST_64 : Operation 1009 [2/5] (2.62ns)   --->   "%BUS_DST_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr)" [../src/decode.c:294]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 1010 [3/5] (2.62ns)   --->   "%BUS_DST_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr_1)" [../src/decode.c:294]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 1011 [4/5] (2.62ns)   --->   "%BUS_DST_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr_2)" [../src/decode.c:294]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 1012 [5/5] (2.62ns)   --->   "%BUS_DST_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr_3)" [../src/decode.c:294]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 65> : 2.62ns
ST_65 : Operation 1013 [1/5] (2.62ns)   --->   "%BUS_DST_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr)" [../src/decode.c:294]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 1014 [2/5] (2.62ns)   --->   "%BUS_DST_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr_1)" [../src/decode.c:294]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 1015 [3/5] (2.62ns)   --->   "%BUS_DST_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr_2)" [../src/decode.c:294]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 1016 [4/5] (2.62ns)   --->   "%BUS_DST_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr_3)" [../src/decode.c:294]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 66> : 2.62ns
ST_66 : Operation 1017 [1/5] (2.62ns)   --->   "%BUS_DST_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr_1)" [../src/decode.c:294]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 1018 [2/5] (2.62ns)   --->   "%BUS_DST_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr_2)" [../src/decode.c:294]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 1019 [3/5] (2.62ns)   --->   "%BUS_DST_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr_3)" [../src/decode.c:294]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 67> : 2.62ns
ST_67 : Operation 1020 [1/5] (2.62ns)   --->   "%BUS_DST_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr_2)" [../src/decode.c:294]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 1021 [2/5] (2.62ns)   --->   "%BUS_DST_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr_3)" [../src/decode.c:294]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 68> : 2.62ns
ST_68 : Operation 1022 [1/5] (2.62ns)   --->   "%BUS_DST_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %BUS_DST_addr_3)" [../src/decode.c:294]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 1023 [1/1] (0.00ns)   --->   "br label %43" [../src/decode.c:292]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.375ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'hoffs' [9]  (1 ns)

 <State 2>: 1.09ns
The critical path consists of the following:
	'phi' operation ('j', ../src/decode.c:260) with incoming values : ('j_1_3', ../src/decode.c:260) [44]  (0 ns)
	'add' operation ('store2_sum', ../src/decode.c:260) [47]  (1.09 ns)

 <State 3>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC' (../src/decode.c:263) [56]  (2.62 ns)

 <State 4>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC' (../src/decode.c:263) [56]  (2.62 ns)

 <State 5>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC' (../src/decode.c:263) [56]  (2.62 ns)

 <State 6>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC' (../src/decode.c:263) [56]  (2.62 ns)

 <State 7>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC' (../src/decode.c:263) [56]  (2.62 ns)

 <State 8>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC' (../src/decode.c:263) [56]  (2.62 ns)

 <State 9>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC' (../src/decode.c:263) [56]  (2.62 ns)

 <State 10>: 2.62ns
The critical path consists of the following:
	bus read on port 'BUS_SRC' (../src/decode.c:263) [57]  (2.62 ns)

 <State 11>: 2.62ns
The critical path consists of the following:
	bus read on port 'BUS_SRC' (../src/decode.c:263) [69]  (2.62 ns)

 <State 12>: 2.62ns
The critical path consists of the following:
	bus read on port 'BUS_SRC' (../src/decode.c:263) [79]  (2.62 ns)

 <State 13>: 2.62ns
The critical path consists of the following:
	bus read on port 'BUS_SRC' (../src/decode.c:263) [88]  (2.62 ns)

 <State 14>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('inp1_buf_1_addr', ../src/decode.c:260) [71]  (0 ns)
	'store' operation (../src/decode.c:263) of variable 'tmp_28', ../src/decode.c:263 on array 'inp1_buf[1]', ../src/decode.c:249 [72]  (0.677 ns)

 <State 15>: 2.37ns
The critical path consists of the following:
	'phi' operation ('k', ../src/decode.c:269) with incoming values : ('voffs') ('k_1_3', ../src/decode.c:269) [99]  (0 ns)
	'mul' operation ('diff', ../src/decode.c:274) [105]  (2.37 ns)

 <State 16>: 2.37ns
The critical path consists of the following:
	'mul' operation ('diff', ../src/decode.c:274) [105]  (2.37 ns)

 <State 17>: 2.11ns
The critical path consists of the following:
	'phi' operation ('e', ../src/decode.c:276) with incoming values : ('hoffs') ('e_1_0_3', ../src/decode.c:276) [109]  (0 ns)
	'icmp' operation ('tmp_3', ../src/decode.c:276) [110]  (0.991 ns)
	'and' operation ('or_cond_18', ../src/decode.c:278) [112]  (0.422 ns)
	multiplexor before 'phi' operation ('l_1_lcssa', ../src/decode.c:281) with incoming values : ('l_2', ../src/decode.c:281) ('l_2_0_1', ../src/decode.c:281) ('l_2_0_2', ../src/decode.c:281) ('l_2_0_3', ../src/decode.c:281) ('l_2_1', ../src/decode.c:281) ('l_2_1_1', ../src/decode.c:281) ('l_2_1_2', ../src/decode.c:281) ('l_2_1_3', ../src/decode.c:281) ('l_2_2', ../src/decode.c:281) ('l_2_2_1', ../src/decode.c:281) ('l_2_2_2', ../src/decode.c:281) ('l_2_2_3', ../src/decode.c:281) ('l_2_3', ../src/decode.c:281) ('l_2_3_1', ../src/decode.c:281) ('l_2_3_2', ../src/decode.c:281) ('l_2_3_3', ../src/decode.c:281) [279]  (0.694 ns)

 <State 18>: 2.31ns
The critical path consists of the following:
	'load' operation ('inp1_buf_0_load', ../src/decode.c:281) on array 'inp1_buf[0]', ../src/decode.c:249 [120]  (0.677 ns)
	'mux' operation ('tmp_8', ../src/decode.c:281) [127]  (0.392 ns)
	'store' operation (../src/decode.c:279) of variable 'tmp_8', ../src/decode.c:281 on array 'out1_buf[3]', ../src/decode.c:250 [147]  (1.24 ns)

 <State 19>: 1.71ns
The critical path consists of the following:
	'add' operation ('l_2', ../src/decode.c:281) [152]  (1.02 ns)
	multiplexor before 'phi' operation ('l_1_lcssa', ../src/decode.c:281) with incoming values : ('l_2', ../src/decode.c:281) ('l_2_0_1', ../src/decode.c:281) ('l_2_0_2', ../src/decode.c:281) ('l_2_0_3', ../src/decode.c:281) ('l_2_1', ../src/decode.c:281) ('l_2_1_1', ../src/decode.c:281) ('l_2_1_2', ../src/decode.c:281) ('l_2_1_3', ../src/decode.c:281) ('l_2_2', ../src/decode.c:281) ('l_2_2_1', ../src/decode.c:281) ('l_2_2_2', ../src/decode.c:281) ('l_2_2_3', ../src/decode.c:281) ('l_2_3', ../src/decode.c:281) ('l_2_3_1', ../src/decode.c:281) ('l_2_3_2', ../src/decode.c:281) ('l_2_3_3', ../src/decode.c:281) [279]  (0.694 ns)

 <State 20>: 2.31ns
The critical path consists of the following:
	'load' operation ('inp1_buf_1_load_1', ../src/decode.c:281) on array 'inp1_buf[1]', ../src/decode.c:249 [161]  (0.677 ns)
	'mux' operation ('tmp_10', ../src/decode.c:281) [168]  (0.392 ns)
	'store' operation (../src/decode.c:279) of variable 'tmp_10', ../src/decode.c:281 on array 'out1_buf[3]', ../src/decode.c:250 [188]  (1.24 ns)

 <State 21>: 1.71ns
The critical path consists of the following:
	'add' operation ('l_2_0_1', ../src/decode.c:281) [193]  (1.02 ns)
	multiplexor before 'phi' operation ('l_1_lcssa', ../src/decode.c:281) with incoming values : ('l_2', ../src/decode.c:281) ('l_2_0_1', ../src/decode.c:281) ('l_2_0_2', ../src/decode.c:281) ('l_2_0_3', ../src/decode.c:281) ('l_2_1', ../src/decode.c:281) ('l_2_1_1', ../src/decode.c:281) ('l_2_1_2', ../src/decode.c:281) ('l_2_1_3', ../src/decode.c:281) ('l_2_2', ../src/decode.c:281) ('l_2_2_1', ../src/decode.c:281) ('l_2_2_2', ../src/decode.c:281) ('l_2_2_3', ../src/decode.c:281) ('l_2_3', ../src/decode.c:281) ('l_2_3_1', ../src/decode.c:281) ('l_2_3_2', ../src/decode.c:281) ('l_2_3_3', ../src/decode.c:281) [279]  (0.694 ns)

 <State 22>: 2.31ns
The critical path consists of the following:
	'load' operation ('inp1_buf_2_load_2', ../src/decode.c:281) on array 'inp1_buf[2]', ../src/decode.c:249 [202]  (0.677 ns)
	'mux' operation ('tmp_11', ../src/decode.c:281) [209]  (0.392 ns)
	'store' operation (../src/decode.c:279) of variable 'tmp_11', ../src/decode.c:281 on array 'out1_buf[1]', ../src/decode.c:250 [223]  (1.24 ns)

 <State 23>: 1.71ns
The critical path consists of the following:
	'add' operation ('l_2_0_2', ../src/decode.c:281) [234]  (1.02 ns)
	multiplexor before 'phi' operation ('l_1_lcssa', ../src/decode.c:281) with incoming values : ('l_2', ../src/decode.c:281) ('l_2_0_1', ../src/decode.c:281) ('l_2_0_2', ../src/decode.c:281) ('l_2_0_3', ../src/decode.c:281) ('l_2_1', ../src/decode.c:281) ('l_2_1_1', ../src/decode.c:281) ('l_2_1_2', ../src/decode.c:281) ('l_2_1_3', ../src/decode.c:281) ('l_2_2', ../src/decode.c:281) ('l_2_2_1', ../src/decode.c:281) ('l_2_2_2', ../src/decode.c:281) ('l_2_2_3', ../src/decode.c:281) ('l_2_3', ../src/decode.c:281) ('l_2_3_1', ../src/decode.c:281) ('l_2_3_2', ../src/decode.c:281) ('l_2_3_3', ../src/decode.c:281) [279]  (0.694 ns)

 <State 24>: 2.31ns
The critical path consists of the following:
	'load' operation ('inp1_buf_3_load_3', ../src/decode.c:281) on array 'inp1_buf[3]', ../src/decode.c:249 [243]  (0.677 ns)
	'mux' operation ('tmp_12', ../src/decode.c:281) [250]  (0.392 ns)
	'store' operation (../src/decode.c:279) of variable 'tmp_12', ../src/decode.c:281 on array 'out1_buf[0]', ../src/decode.c:250 [267]  (1.24 ns)

 <State 25>: 2.37ns
The critical path consists of the following:
	'mul' operation ('diff_1', ../src/decode.c:274) [284]  (2.37 ns)

 <State 26>: 2.37ns
The critical path consists of the following:
	'mul' operation ('diff_1', ../src/decode.c:274) [284]  (2.37 ns)

 <State 27>: 2.11ns
The critical path consists of the following:
	'phi' operation ('e_s', ../src/decode.c:276) with incoming values : ('hoffs') ('e_1_1_3', ../src/decode.c:276) [288]  (0 ns)
	'icmp' operation ('tmp_8_1', ../src/decode.c:276) [289]  (0.991 ns)
	'and' operation ('or_cond2_19', ../src/decode.c:278) [291]  (0.422 ns)
	multiplexor before 'phi' operation ('l_1_lcssa_1', ../src/decode.c:281) with incoming values : ('l_2', ../src/decode.c:281) ('l_2_0_1', ../src/decode.c:281) ('l_2_0_2', ../src/decode.c:281) ('l_2_0_3', ../src/decode.c:281) ('l_2_1', ../src/decode.c:281) ('l_2_1_1', ../src/decode.c:281) ('l_2_1_2', ../src/decode.c:281) ('l_2_1_3', ../src/decode.c:281) ('l_2_2', ../src/decode.c:281) ('l_2_2_1', ../src/decode.c:281) ('l_2_2_2', ../src/decode.c:281) ('l_2_2_3', ../src/decode.c:281) ('l_2_3', ../src/decode.c:281) ('l_2_3_1', ../src/decode.c:281) ('l_2_3_2', ../src/decode.c:281) ('l_2_3_3', ../src/decode.c:281) [458]  (0.694 ns)

 <State 28>: 2.31ns
The critical path consists of the following:
	'load' operation ('inp1_buf_0_load_4', ../src/decode.c:281) on array 'inp1_buf[0]', ../src/decode.c:249 [299]  (0.677 ns)
	'mux' operation ('tmp_13', ../src/decode.c:281) [306]  (0.392 ns)
	'store' operation (../src/decode.c:279) of variable 'tmp_13', ../src/decode.c:281 on array 'out1_buf[0]', ../src/decode.c:250 [323]  (1.24 ns)

 <State 29>: 1.71ns
The critical path consists of the following:
	'add' operation ('l_2_1', ../src/decode.c:281) [331]  (1.02 ns)
	multiplexor before 'phi' operation ('l_1_lcssa_1', ../src/decode.c:281) with incoming values : ('l_2', ../src/decode.c:281) ('l_2_0_1', ../src/decode.c:281) ('l_2_0_2', ../src/decode.c:281) ('l_2_0_3', ../src/decode.c:281) ('l_2_1', ../src/decode.c:281) ('l_2_1_1', ../src/decode.c:281) ('l_2_1_2', ../src/decode.c:281) ('l_2_1_3', ../src/decode.c:281) ('l_2_2', ../src/decode.c:281) ('l_2_2_1', ../src/decode.c:281) ('l_2_2_2', ../src/decode.c:281) ('l_2_2_3', ../src/decode.c:281) ('l_2_3', ../src/decode.c:281) ('l_2_3_1', ../src/decode.c:281) ('l_2_3_2', ../src/decode.c:281) ('l_2_3_3', ../src/decode.c:281) [458]  (0.694 ns)

 <State 30>: 2.31ns
The critical path consists of the following:
	'load' operation ('inp1_buf_1_load_5', ../src/decode.c:281) on array 'inp1_buf[1]', ../src/decode.c:249 [340]  (0.677 ns)
	'mux' operation ('tmp_14', ../src/decode.c:281) [347]  (0.392 ns)
	'store' operation (../src/decode.c:279) of variable 'tmp_14', ../src/decode.c:281 on array 'out1_buf[1]', ../src/decode.c:250 [361]  (1.24 ns)

 <State 31>: 1.71ns
The critical path consists of the following:
	'add' operation ('l_2_1_1', ../src/decode.c:281) [372]  (1.02 ns)
	multiplexor before 'phi' operation ('l_1_lcssa_1', ../src/decode.c:281) with incoming values : ('l_2', ../src/decode.c:281) ('l_2_0_1', ../src/decode.c:281) ('l_2_0_2', ../src/decode.c:281) ('l_2_0_3', ../src/decode.c:281) ('l_2_1', ../src/decode.c:281) ('l_2_1_1', ../src/decode.c:281) ('l_2_1_2', ../src/decode.c:281) ('l_2_1_3', ../src/decode.c:281) ('l_2_2', ../src/decode.c:281) ('l_2_2_1', ../src/decode.c:281) ('l_2_2_2', ../src/decode.c:281) ('l_2_2_3', ../src/decode.c:281) ('l_2_3', ../src/decode.c:281) ('l_2_3_1', ../src/decode.c:281) ('l_2_3_2', ../src/decode.c:281) ('l_2_3_3', ../src/decode.c:281) [458]  (0.694 ns)

 <State 32>: 2.31ns
The critical path consists of the following:
	'load' operation ('inp1_buf_2_load_6', ../src/decode.c:281) on array 'inp1_buf[2]', ../src/decode.c:249 [381]  (0.677 ns)
	'mux' operation ('tmp_15', ../src/decode.c:281) [388]  (0.392 ns)
	'store' operation (../src/decode.c:279) of variable 'tmp_15', ../src/decode.c:281 on array 'out1_buf[2]', ../src/decode.c:250 [399]  (1.24 ns)

 <State 33>: 1.71ns
The critical path consists of the following:
	'add' operation ('l_2_1_2', ../src/decode.c:281) [413]  (1.02 ns)
	multiplexor before 'phi' operation ('l_1_lcssa_1', ../src/decode.c:281) with incoming values : ('l_2', ../src/decode.c:281) ('l_2_0_1', ../src/decode.c:281) ('l_2_0_2', ../src/decode.c:281) ('l_2_0_3', ../src/decode.c:281) ('l_2_1', ../src/decode.c:281) ('l_2_1_1', ../src/decode.c:281) ('l_2_1_2', ../src/decode.c:281) ('l_2_1_3', ../src/decode.c:281) ('l_2_2', ../src/decode.c:281) ('l_2_2_1', ../src/decode.c:281) ('l_2_2_2', ../src/decode.c:281) ('l_2_2_3', ../src/decode.c:281) ('l_2_3', ../src/decode.c:281) ('l_2_3_1', ../src/decode.c:281) ('l_2_3_2', ../src/decode.c:281) ('l_2_3_3', ../src/decode.c:281) [458]  (0.694 ns)

 <State 34>: 2.31ns
The critical path consists of the following:
	'load' operation ('inp1_buf_3_load_7', ../src/decode.c:281) on array 'inp1_buf[3]', ../src/decode.c:249 [422]  (0.677 ns)
	'mux' operation ('tmp_16', ../src/decode.c:281) [429]  (0.392 ns)
	'store' operation (../src/decode.c:279) of variable 'tmp_16', ../src/decode.c:281 on array 'out1_buf[2]', ../src/decode.c:250 [440]  (1.24 ns)

 <State 35>: 2.37ns
The critical path consists of the following:
	'mul' operation ('diff_2', ../src/decode.c:274) [463]  (2.37 ns)

 <State 36>: 2.37ns
The critical path consists of the following:
	'mul' operation ('diff_2', ../src/decode.c:274) [463]  (2.37 ns)

 <State 37>: 2.11ns
The critical path consists of the following:
	'phi' operation ('e_2', ../src/decode.c:276) with incoming values : ('hoffs') ('e_1_2_3', ../src/decode.c:276) [467]  (0 ns)
	'icmp' operation ('tmp_8_2', ../src/decode.c:276) [468]  (0.991 ns)
	'and' operation ('or_cond3_20', ../src/decode.c:278) [470]  (0.422 ns)
	multiplexor before 'phi' operation ('l_1_lcssa_2', ../src/decode.c:281) with incoming values : ('l_2', ../src/decode.c:281) ('l_2_0_1', ../src/decode.c:281) ('l_2_0_2', ../src/decode.c:281) ('l_2_0_3', ../src/decode.c:281) ('l_2_1', ../src/decode.c:281) ('l_2_1_1', ../src/decode.c:281) ('l_2_1_2', ../src/decode.c:281) ('l_2_1_3', ../src/decode.c:281) ('l_2_2', ../src/decode.c:281) ('l_2_2_1', ../src/decode.c:281) ('l_2_2_2', ../src/decode.c:281) ('l_2_2_3', ../src/decode.c:281) ('l_2_3', ../src/decode.c:281) ('l_2_3_1', ../src/decode.c:281) ('l_2_3_2', ../src/decode.c:281) ('l_2_3_3', ../src/decode.c:281) [637]  (0.694 ns)

 <State 38>: 2.31ns
The critical path consists of the following:
	'load' operation ('inp1_buf_0_load_8', ../src/decode.c:281) on array 'inp1_buf[0]', ../src/decode.c:249 [478]  (0.677 ns)
	'mux' operation ('tmp_17', ../src/decode.c:281) [485]  (0.392 ns)
	'store' operation (../src/decode.c:279) of variable 'tmp_17', ../src/decode.c:281 on array 'out1_buf[2]', ../src/decode.c:250 [496]  (1.24 ns)

 <State 39>: 1.71ns
The critical path consists of the following:
	'add' operation ('l_2_2', ../src/decode.c:281) [510]  (1.02 ns)
	multiplexor before 'phi' operation ('l_1_lcssa_2', ../src/decode.c:281) with incoming values : ('l_2', ../src/decode.c:281) ('l_2_0_1', ../src/decode.c:281) ('l_2_0_2', ../src/decode.c:281) ('l_2_0_3', ../src/decode.c:281) ('l_2_1', ../src/decode.c:281) ('l_2_1_1', ../src/decode.c:281) ('l_2_1_2', ../src/decode.c:281) ('l_2_1_3', ../src/decode.c:281) ('l_2_2', ../src/decode.c:281) ('l_2_2_1', ../src/decode.c:281) ('l_2_2_2', ../src/decode.c:281) ('l_2_2_3', ../src/decode.c:281) ('l_2_3', ../src/decode.c:281) ('l_2_3_1', ../src/decode.c:281) ('l_2_3_2', ../src/decode.c:281) ('l_2_3_3', ../src/decode.c:281) [637]  (0.694 ns)

 <State 40>: 2.31ns
The critical path consists of the following:
	'load' operation ('inp1_buf_1_load_9', ../src/decode.c:281) on array 'inp1_buf[1]', ../src/decode.c:249 [519]  (0.677 ns)
	'mux' operation ('tmp_18', ../src/decode.c:281) [526]  (0.392 ns)
	'store' operation (../src/decode.c:279) of variable 'tmp_18', ../src/decode.c:281 on array 'out1_buf[1]', ../src/decode.c:250 [540]  (1.24 ns)

 <State 41>: 1.71ns
The critical path consists of the following:
	'add' operation ('l_2_2_1', ../src/decode.c:281) [551]  (1.02 ns)
	multiplexor before 'phi' operation ('l_1_lcssa_2', ../src/decode.c:281) with incoming values : ('l_2', ../src/decode.c:281) ('l_2_0_1', ../src/decode.c:281) ('l_2_0_2', ../src/decode.c:281) ('l_2_0_3', ../src/decode.c:281) ('l_2_1', ../src/decode.c:281) ('l_2_1_1', ../src/decode.c:281) ('l_2_1_2', ../src/decode.c:281) ('l_2_1_3', ../src/decode.c:281) ('l_2_2', ../src/decode.c:281) ('l_2_2_1', ../src/decode.c:281) ('l_2_2_2', ../src/decode.c:281) ('l_2_2_3', ../src/decode.c:281) ('l_2_3', ../src/decode.c:281) ('l_2_3_1', ../src/decode.c:281) ('l_2_3_2', ../src/decode.c:281) ('l_2_3_3', ../src/decode.c:281) [637]  (0.694 ns)

 <State 42>: 2.31ns
The critical path consists of the following:
	'load' operation ('inp1_buf_2_load_10', ../src/decode.c:281) on array 'inp1_buf[2]', ../src/decode.c:249 [560]  (0.677 ns)
	'mux' operation ('tmp_19', ../src/decode.c:281) [567]  (0.392 ns)
	'store' operation (../src/decode.c:279) of variable 'tmp_19', ../src/decode.c:281 on array 'out1_buf[2]', ../src/decode.c:250 [578]  (1.24 ns)

 <State 43>: 2.01ns
The critical path consists of the following:
	'add' operation ('k_1_2', ../src/decode.c:269) [638]  (1.02 ns)
	'icmp' operation ('tmp_6_3', ../src/decode.c:272) [639]  (0.991 ns)

 <State 44>: 2.31ns
The critical path consists of the following:
	'load' operation ('inp1_buf_3_load_11', ../src/decode.c:281) on array 'inp1_buf[3]', ../src/decode.c:249 [601]  (0.677 ns)
	'mux' operation ('tmp_20', ../src/decode.c:281) [608]  (0.392 ns)
	'store' operation (../src/decode.c:279) of variable 'tmp_20', ../src/decode.c:281 on array 'out1_buf[2]', ../src/decode.c:250 [619]  (1.24 ns)

 <State 45>: 2.37ns
The critical path consists of the following:
	'mul' operation ('diff_3', ../src/decode.c:274) [642]  (2.37 ns)

 <State 46>: 2.37ns
The critical path consists of the following:
	'mul' operation ('diff_3', ../src/decode.c:274) [642]  (2.37 ns)

 <State 47>: 2.11ns
The critical path consists of the following:
	'phi' operation ('e_3', ../src/decode.c:276) with incoming values : ('hoffs') ('e_1_3_3', ../src/decode.c:276) [646]  (0 ns)
	'icmp' operation ('tmp_8_3', ../src/decode.c:276) [647]  (0.991 ns)
	'and' operation ('or_cond4', ../src/decode.c:278) [649]  (0.422 ns)
	multiplexor before 'phi' operation ('l_1_lcssa_3', ../src/decode.c:281) with incoming values : ('l_2', ../src/decode.c:281) ('l_2_0_1', ../src/decode.c:281) ('l_2_0_2', ../src/decode.c:281) ('l_2_0_3', ../src/decode.c:281) ('l_2_1', ../src/decode.c:281) ('l_2_1_1', ../src/decode.c:281) ('l_2_1_2', ../src/decode.c:281) ('l_2_1_3', ../src/decode.c:281) ('l_2_2', ../src/decode.c:281) ('l_2_2_1', ../src/decode.c:281) ('l_2_2_2', ../src/decode.c:281) ('l_2_2_3', ../src/decode.c:281) ('l_2_3', ../src/decode.c:281) ('l_2_3_1', ../src/decode.c:281) ('l_2_3_2', ../src/decode.c:281) ('l_2_3_3', ../src/decode.c:281) [816]  (0.694 ns)

 <State 48>: 2.31ns
The critical path consists of the following:
	'load' operation ('inp1_buf_0_load_12', ../src/decode.c:281) on array 'inp1_buf[0]', ../src/decode.c:249 [657]  (0.677 ns)
	'mux' operation ('tmp_23', ../src/decode.c:281) [664]  (0.392 ns)
	'store' operation (../src/decode.c:279) of variable 'tmp_23', ../src/decode.c:281 on array 'out1_buf[1]', ../src/decode.c:250 [678]  (1.24 ns)

 <State 49>: 1.71ns
The critical path consists of the following:
	'add' operation ('l_2_3', ../src/decode.c:281) [689]  (1.02 ns)
	multiplexor before 'phi' operation ('l_1_lcssa_3', ../src/decode.c:281) with incoming values : ('l_2', ../src/decode.c:281) ('l_2_0_1', ../src/decode.c:281) ('l_2_0_2', ../src/decode.c:281) ('l_2_0_3', ../src/decode.c:281) ('l_2_1', ../src/decode.c:281) ('l_2_1_1', ../src/decode.c:281) ('l_2_1_2', ../src/decode.c:281) ('l_2_1_3', ../src/decode.c:281) ('l_2_2', ../src/decode.c:281) ('l_2_2_1', ../src/decode.c:281) ('l_2_2_2', ../src/decode.c:281) ('l_2_2_3', ../src/decode.c:281) ('l_2_3', ../src/decode.c:281) ('l_2_3_1', ../src/decode.c:281) ('l_2_3_2', ../src/decode.c:281) ('l_2_3_3', ../src/decode.c:281) [816]  (0.694 ns)

 <State 50>: 2.31ns
The critical path consists of the following:
	'load' operation ('inp1_buf_1_load_13', ../src/decode.c:281) on array 'inp1_buf[1]', ../src/decode.c:249 [698]  (0.677 ns)
	'mux' operation ('tmp_24', ../src/decode.c:281) [705]  (0.392 ns)
	'store' operation (../src/decode.c:279) of variable 'tmp_24', ../src/decode.c:281 on array 'out1_buf[2]', ../src/decode.c:250 [716]  (1.24 ns)

 <State 51>: 1.71ns
The critical path consists of the following:
	'add' operation ('l_2_3_1', ../src/decode.c:281) [730]  (1.02 ns)
	multiplexor before 'phi' operation ('l_1_lcssa_3', ../src/decode.c:281) with incoming values : ('l_2', ../src/decode.c:281) ('l_2_0_1', ../src/decode.c:281) ('l_2_0_2', ../src/decode.c:281) ('l_2_0_3', ../src/decode.c:281) ('l_2_1', ../src/decode.c:281) ('l_2_1_1', ../src/decode.c:281) ('l_2_1_2', ../src/decode.c:281) ('l_2_1_3', ../src/decode.c:281) ('l_2_2', ../src/decode.c:281) ('l_2_2_1', ../src/decode.c:281) ('l_2_2_2', ../src/decode.c:281) ('l_2_2_3', ../src/decode.c:281) ('l_2_3', ../src/decode.c:281) ('l_2_3_1', ../src/decode.c:281) ('l_2_3_2', ../src/decode.c:281) ('l_2_3_3', ../src/decode.c:281) [816]  (0.694 ns)

 <State 52>: 2.31ns
The critical path consists of the following:
	'load' operation ('inp1_buf_2_load_14', ../src/decode.c:281) on array 'inp1_buf[2]', ../src/decode.c:249 [739]  (0.677 ns)
	'mux' operation ('tmp_25', ../src/decode.c:281) [746]  (0.392 ns)
	'store' operation (../src/decode.c:279) of variable 'tmp_25', ../src/decode.c:281 on array 'out1_buf[2]', ../src/decode.c:250 [757]  (1.24 ns)

 <State 53>: 1.71ns
The critical path consists of the following:
	'add' operation ('l_2_3_2', ../src/decode.c:281) [771]  (1.02 ns)
	multiplexor before 'phi' operation ('l_1_lcssa_3', ../src/decode.c:281) with incoming values : ('l_2', ../src/decode.c:281) ('l_2_0_1', ../src/decode.c:281) ('l_2_0_2', ../src/decode.c:281) ('l_2_0_3', ../src/decode.c:281) ('l_2_1', ../src/decode.c:281) ('l_2_1_1', ../src/decode.c:281) ('l_2_1_2', ../src/decode.c:281) ('l_2_1_3', ../src/decode.c:281) ('l_2_2', ../src/decode.c:281) ('l_2_2_1', ../src/decode.c:281) ('l_2_2_2', ../src/decode.c:281) ('l_2_2_3', ../src/decode.c:281) ('l_2_3', ../src/decode.c:281) ('l_2_3_1', ../src/decode.c:281) ('l_2_3_2', ../src/decode.c:281) ('l_2_3_3', ../src/decode.c:281) [816]  (0.694 ns)

 <State 54>: 2.31ns
The critical path consists of the following:
	'load' operation ('inp1_buf_3_load_15', ../src/decode.c:281) on array 'inp1_buf[3]', ../src/decode.c:249 [780]  (0.677 ns)
	'mux' operation ('tmp_26', ../src/decode.c:281) [787]  (0.392 ns)
	'store' operation (../src/decode.c:279) of variable 'tmp_26', ../src/decode.c:281 on array 'out1_buf[2]', ../src/decode.c:250 [798]  (1.24 ns)

 <State 55>: 0ns
The critical path consists of the following:

 <State 56>: 2.49ns
The critical path consists of the following:
	'phi' operation ('l_lcssa', ../src/decode.c:281) with incoming values : ('l_2', ../src/decode.c:281) ('l_2_0_1', ../src/decode.c:281) ('l_2_0_2', ../src/decode.c:281) ('l_2_0_3', ../src/decode.c:281) ('l_2_1', ../src/decode.c:281) ('l_2_1_1', ../src/decode.c:281) ('l_2_1_2', ../src/decode.c:281) ('l_2_1_3', ../src/decode.c:281) ('l_2_2', ../src/decode.c:281) ('l_2_2_1', ../src/decode.c:281) ('l_2_2_2', ../src/decode.c:281) ('l_2_2_3', ../src/decode.c:281) ('l_2_3', ../src/decode.c:281) ('l_2_3_1', ../src/decode.c:281) ('l_2_3_2', ../src/decode.c:281) ('l_2_3_3', ../src/decode.c:281) [820]  (0 ns)
	'sub' operation ('p_neg', ../src/decode.c:281) [824]  (1.02 ns)
	'sub' operation ('p_neg_t', ../src/decode.c:281) [826]  (0.996 ns)
	'select' operation ('tmp_49', ../src/decode.c:281) [828]  (0 ns)
	'select' operation ('tmp_50', ../src/decode.c:281) [829]  (0.48 ns)

 <State 57>: 1.24ns
The critical path consists of the following:
	'phi' operation ('m', ../src/decode.c:292) with incoming values : ('m_1_3', ../src/decode.c:292) [833]  (0 ns)
	'getelementptr' operation ('index_addr_15', ../src/decode.c:294) [838]  (0 ns)
	'load' operation ('index_load', ../src/decode.c:294) on array 'index', ../src/decode.c:251 [839]  (1.24 ns)

 <State 58>: 2.47ns
The critical path consists of the following:
	'load' operation ('index_load', ../src/decode.c:294) on array 'index', ../src/decode.c:251 [839]  (1.24 ns)
	'getelementptr' operation ('out1_buf_3_addr_13', ../src/decode.c:294) [847]  (0 ns)
	'load' operation ('out1_buf_3_load', ../src/decode.c:294) on array 'out1_buf[3]', ../src/decode.c:250 [848]  (1.24 ns)

 <State 59>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_DST' (../src/decode.c:294) [861]  (2.62 ns)

 <State 60>: 2.62ns
The critical path consists of the following:
	bus write on port 'BUS_DST' (../src/decode.c:294) [862]  (2.62 ns)

 <State 61>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_DST' (../src/decode.c:294) [863]  (2.62 ns)

 <State 62>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_DST' (../src/decode.c:294) [863]  (2.62 ns)

 <State 63>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_DST' (../src/decode.c:294) [863]  (2.62 ns)

 <State 64>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_DST' (../src/decode.c:294) [863]  (2.62 ns)

 <State 65>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_DST' (../src/decode.c:294) [863]  (2.62 ns)

 <State 66>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_DST' (../src/decode.c:294) [891]  (2.62 ns)

 <State 67>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_DST' (../src/decode.c:294) [919]  (2.62 ns)

 <State 68>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_DST' (../src/decode.c:294) [947]  (2.62 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
