======================================================
RTLCompiler invoked with options:
======================================================
-sv -hdl vhdl  -main work.ctrlrs232c  -no_drc -free_mem -fsm_opt -2000 -infer_mem precision  -thr_opt -out_dir C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1//rtlc.out  -infer_rom -allow_4ST -allow_GSD -force_all -sv2009 -flatten_or 0  -no_rtlplus -infer_mac -tech_map -res_share -flatten_and 0  -allow_MDR -allow_IPC -fsm_stg_opt -pipe_flow -allow_FSW -new_init_ff -allow_ISL -msgpipefdr 1736  -allow_CVD -one_hot_enc -driver_pid 3296@cgjeeedbbj  -new_rom_flow -allow_WFU -dfa_cp_opt -dc_onset_opt -msgpipefdw 2624  -if_to_case -allow_IFC -allow_VAC -no_add3_opt -allow_UFO -new_ram_flow -loopset_opt -allow_FRN -pri_enc_opt -reg_ctrl_opt -disable_opt -case_sel_opt -pconst_prop -use_enable_dff -lib_map_file C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1//.jaguarc  -xprobe -disable_incr -infer_counter 2  -infer_swp_ram -preserve_mults -disable_dumps -vecwriteopt -no_addbuf_opt -enable_stmt_opt -translucent_ps -no_radtolerant -cross_hier_mem -no_if_els_if_mod -cdfg_sweep_opt -smart_rmv_gendh -cross_hier_dsp -prepend_version Precision 64-bit 2017.1.0.15  -no_cross_share -new_partsel_flow -bundle_instances -enable_eval_free -std_generate_name -fsm_bin_heur_one -xor_eq_opt -xdbpipefdr 1752  -ccp_extended -crtl_case_path 2  -implicit_state binary  -use_sync_dff -max_count 10000  -xdbpipefdw 2568  -bind_mem_instances -case_to_shifter -aggressive_rom -muxnn_decomp -thru_reg_or_opt -altera_override -aggressive_cse -fast_partition -state_space_opt -concat_transform -enable_recursion -new_mux_flow -rom_casexz -compile_LD_inits -compile_celldefines -acceptance_level medium  -fsm_opt_thru_func -case_const_sel_opt -shifter_trans_opt -ctrl_mux_flat never  -max_loop_cnt 5000  -exemplar_best -inline_flatten_proc -lower_enum_break 5  -fsm_opt_thru_hier -preserve_name_case -rom_extensions -muxnn_cond_opt -encoding_style onehot  -log_mux_merge -ctrl_sub_prog_flat 1024  -strict_drc_check -barrel_shifter_opt -prune_unread_donodes -infer_var_shifters -infer_nary_op -exemplar_eval 1  -enhanced_messaging -new_instance_naming -upper_enum_break 800  -enable_time_support -shifter_pattern_opt -enable_BHV_messages -dont_infer_sel_counters -generic_shine_thru -crossscope_hier_ref -max_mesg_count 10000  -dual_edge_ff_support -enable_res_share_comm -latch_mux_opt -show_all_elab_errors -new_or_simplify -simple_vecwrite_impl -no_fsm_decoding_logic -mux_anded_sel_opt -enable_size_check -enable_nested_interface -stop_hetro_sharing -state_table_threshold 40  -legalize_module_names -new_mux_costing -lattice_ifelseif_flow -mux_factor_opt -enable_div_macro_opt -extended_iftocase -enable_case_pragmas -aggressive_ram_flow -localblock_hierref -do_size_based_sorting -enable_expr_node_del -gnd_hanging_terminals -if_else_if_for_condasgn -share_const_port_func -mid_rom_miss_addr_percent 40  -fsm_thru_unique_funcs -aggressive_if2case -replicate_mult_for_dsps -enable_generics_handler -muxnn_data_push -do_expression_opt -smart_cross_hier_for_mem -optimized_vector_read -extended_uncons_port -res_share_over_counter -fpga_technology cycloneii  -res_share_mux_opt -mid_rom_reduc_lits_percent 10  -infer_syncsetreset_mem -infer_priority_dff -memory_opt_switch -infer_latch_from_condops -omit_const_port_for_func -create_write_pri_for_mem -big_rom_miss_addr_percent 65  -enable_attrb_string_info -relaxed_mem_checks -omit_const_port_for_proc -enable_new_div_macro_opt -enable_infer_reset_dontcare -across_blk_rom_inference -allow_twod_to_oned_memories -enable_unconstrained_port -enhanced_cross_share_flow -enable_vhdl_conf_autotop -case_to_shifter_constants -mux_data_path_opt -set_evaluated_return_size -precision_port_style -use_vps_exprtree_flow -expanded_hier_control -block_defparam_support -do_expression_tree_opt -disable_svassigncheck -support_initial_block -optional_param_in_mod_hdr -allow_multi_fanout_chier -evaluate_decls_in_generates -support_mult_sync_csa -enable_opt_based_on_ff_control -xilinx_tech_map -infer_enable_across_blocks -enable_sv2k9_conf_support -share_mutex_read_ports -mux_factor_sel_cone_opt -infer_syncasync_mem -no_tri_for_hanging_output -aggressive_inline_subprog -no_aggressive_sync_en_ff -en_new_hierref_extname_flow -mux_data_path_modgen_l3 -hier_delimiter_in_annotations _  -new_xilinx_retiming -hdl_array_name_style %s(%d)  -honour_swp_infr_ram_init_val -disable_module_body_freeing -enable_arrayof_interface -enable_xprobe_info_tx -dont_bubble_comparator_inverter -enable_EEAddressBasedExprEval -do_common_input_extraction -support_greybox_flow -mux_data_path_bufinv_repl -allow_neg_range_for_leaf_type -enable_new_interface_strategy -no_flatten_dummy_hierarchies -aggressive_mux_factor_opt -mux_data_path_merg_cone_tune -partial_sanity_for_techcells -infer_quad_port_xilinx_ram -unpacked_array_concatenation -retain_bbox_param_value_type 
======================================================
