## Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
## Equipments Required:
## Hardware 
PCs, Cyclone II , USB flasher
## Software 
Quartus prime
## Truth table:
![Screenshot 2024-01-03 120940](https://github.com/yoganand12/Experiment--02-Implementation-of-combinational-logic-/assets/155515519/6561940a-d47c-4ea9-abbe-86ee12d6053e)

## Logic Diagram
![Screenshot 2024-01-03 120901](https://github.com/yoganand12/Experiment--02-Implementation-of-combinational-logic-/assets/155515519/cb949ccd-9341-4021-82ee-f87d85f1c04e)

## Program:
![Screenshot 2024-01-03 120844](https://github.com/yoganand12/Experiment--02-Implementation-of-combinational-logic-/assets/155515519/d3827292-1d17-44d4-b2d1-3a60c24d2922)

Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: 

## RTL realization
![Screenshot 2024-01-03 120918](https://github.com/yoganand12/Experiment--02-Implementation-of-combinational-logic-/assets/155515519/e56e6f28-7df9-4765-9ae4-5d78f859e1a9)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
