# Project 1: D Flip-Flop with Scan Chain (DFT_Verilog_Project1)

This project demonstrates the RTL design, simulation, and waveform validation of a **D Flip-Flop with Scan Chain** using Verilog. The design is simulated using **Icarus Verilog + GTKWave**, showcasing basic DFT logic.

---

## ðŸ”§ Tools Used

- **Icarus Verilog** â€“ RTL Simulation
- **GTKWave** â€“ Waveform Visualization
- **GitHub** â€“ Code Repository

---

## ðŸ“‚ Project Structure
