// Seed: 3078032390
module module_0 (
    output supply0 id_0,
    input  uwire   id_1,
    input  uwire   id_2
);
  wire  id_4;
  uwire id_5;
  genvar id_6;
  wire id_7;
  wire id_8;
  assign id_6 = id_1;
  assign id_5 = 1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1,
    input supply0 id_2,
    input supply0 id_3,
    output wire id_4,
    input wire id_5,
    output tri1 id_6,
    input supply1 id_7
);
  wand id_9, id_10, id_11;
  tri1  id_12 = id_5;
  uwire id_13 = (1);
  assign {1, id_3, 1'b0} = id_0;
  assign id_10 = (1 & 1);
  assign id_12 = id_5;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_7
  );
endmodule
