[{"DBLP title": "Chemical and Biological Applications of Digital-Microfluidic Devices.", "DBLP authors": ["Richard B. Fair", "Andrey Khlystov", "Tina D. Tailor", "Vladislav Ivanov", "Randall D. Evans", "Vijay Srinivasan", "Vamsee K. Pamula", "Michael G. Pollack", "Peter B. Griffin", "Jack Zhou"], "year": 2007, "MAG papers": [{"PaperId": 1964531440, "PaperTitle": "chemical and biological applications of digital microfluidic devices", "Year": 2007, "CitationCount": 275, "EstimatedCitation": 342, "Affiliations": ["stanford university", "duke university", null, null, null, "duke university", "duke university", "drexel university", "duke university", "duke university"]}], "source": "ES"}, {"DBLP title": "Lab on a Chip for Live-Cell Manipulation.", "DBLP authors": ["Gianni Medoro", "Roberto Guerrieri", "Nicol\u00f2 Manaresi", "Claudio Nastruzzi", "Roberto Gambari"], "year": 2007, "MAG papers": [{"PaperId": 2054362192, "PaperTitle": "lab on a chip for live cell manipulation", "Year": 2007, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": ["university of perugia", "university of ferrara", null, "university of bologna", null]}], "source": "ES"}, {"DBLP title": "Electronic Detection of DNA Hybridization: Toward CMOS Microarrays.", "DBLP authors": ["Luca Benini", "Carlotta Guiducci", "Christian Paulus"], "year": 2007, "MAG papers": [{"PaperId": 2076814487, "PaperTitle": "electronic detection of dna hybridization toward cmos microarrays", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": [null, "university of bologna", "siemens"]}], "source": "ES"}, {"DBLP title": "Simulation-Based Analysis of Dielectrophoretic Field Flow Fractionation Devices.", "DBLP authors": ["S. Krishnamoorthy", "J. J. Feng", "Z. J. Chen"], "year": 2007, "MAG papers": [{"PaperId": 2017164405, "PaperTitle": "simulation based analysis of dielectrophoretic field flow fractionation devices", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["procter gamble", null, "baxter international"]}], "source": "ES"}, {"DBLP title": "Computer-Aided Design and Test for Digital Microfluidics.", "DBLP authors": ["Fei Su", "Jun Zeng"], "year": 2007, "MAG papers": [{"PaperId": 1964305505, "PaperTitle": "computer aided design and test for digital microfluidics", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["intel", null]}], "source": "ES"}, {"DBLP title": "Testing Microelectronic Biofluidic Systems.", "DBLP authors": ["Hans G. Kerkhoff"], "year": 2007, "MAG papers": [{"PaperId": 2136322675, "PaperTitle": "testing microelectronic biofluidic systems", "Year": 2007, "CitationCount": 52, "EstimatedCitation": 64, "Affiliations": ["university of twente"]}], "source": "ES"}, {"DBLP title": "Roundtable: Design and CAD Challenges for Leading-Edge Multimedia Designs.", "DBLP authors": ["Andrew B. Kahng", "Ira Chayut", "John M. Cohn", "Toshihiro Hattori", "Jeong-Taek Kong", "Pierre G. Paulin", "Rich Tobias"], "year": 2007, "MAG papers": [{"PaperId": 1988700826, "PaperTitle": "roundtable design and cad challenges for leading edge multimedia designs", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of california san diego", null, "nvidia", "renesas electronics", "samsung", "stmicroelectronics", "ibm"]}], "source": "ES"}, {"DBLP title": "A Survey of Hybrid Techniques for Functional Verification.", "DBLP authors": ["Jayanta Bhadra", "Magdy S. Abadir", "Li-C. Wang", "Sandip Ray"], "year": 2007, "MAG papers": [{"PaperId": 1984733309, "PaperTitle": "a survey of hybrid techniques for functional verification", "Year": 2007, "CitationCount": 41, "EstimatedCitation": 72, "Affiliations": ["freescale semiconductor", "freescale semiconductor", "university of california santa barbara", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Hybrid Verification of Protocol Bridges.", "DBLP authors": ["Praveen Tiwari", "Raj S. Mitra"], "year": 2007, "MAG papers": [{"PaperId": 2139828280, "PaperTitle": "hybrid verification of protocol bridges", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["texas instruments", "texas instruments"]}], "source": "ES"}, {"DBLP title": "Combining Theorem Proving with Model Checking through Predicate Abstraction.", "DBLP authors": ["Sandip Ray", "Rob Sumners"], "year": 2007, "MAG papers": [{"PaperId": 1983371115, "PaperTitle": "combining theorem proving with model checking through predicate abstraction", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["advanced micro devices", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Hybrid, Incremental Assertion-Based Verification for TLM Design Flows.", "DBLP authors": ["Nicola Bombieri", "Franco Fummi", "Graziano Pravadelli", "Andrea Fedeli"], "year": 2007, "MAG papers": [{"PaperId": 2011710471, "PaperTitle": "hybrid incremental assertion based verification for tlm design flows", "Year": 2007, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["university of verona", "university of verona", "university of verona", "stmicroelectronics"]}], "source": "ES"}, {"DBLP title": "Hybrid Approach to Faster Functional Verification with Full Visibility.", "DBLP authors": ["Chin-Lung Chuang", "Wei-Hsiang Cheng", "Dong-Jung Lu", "Chien-Nan Jimmy Liu"], "year": 2007, "MAG papers": [{"PaperId": 2071396632, "PaperTitle": "hybrid approach to faster functional verification with full visibility", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["national central university", null, "national central university", "national central university"]}], "source": "ES"}, {"DBLP title": "Economic Aspects of Memory Built-in Self-Repair.", "DBLP authors": ["Rei-Fu Huang", "Chao-Hsun Chen", "Cheng-Wen Wu"], "year": 2007, "MAG papers": [{"PaperId": 1988399408, "PaperTitle": "economic aspects of memory built in self repair", "Year": 2007, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": ["national tsing hua university", null, "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Roundtable: Envisioning the Future for Multiprocessor SoC.", "DBLP authors": ["Ahmed Amine Jerraya", "Olivier Franza", "Markus Levy", "Masao Nakaya", "Pierre G. Paulin", "Ulrich Ramacher", "Deepu Talla", "Wayne H. Wolf"], "year": 2007, "MAG papers": [{"PaperId": 2035698524, "PaperTitle": "roundtable envisioning the future for multiprocessor soc", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["infineon technologies", null, "princeton university", "eembc", "intel", "stmicroelectronics", "texas instruments", "renesas electronics"]}], "source": "ES"}, {"DBLP title": "FSA SiP Market and Patent Analysis Report.", "DBLP authors": [], "year": 2007, "MAG papers": [{"PaperId": 1727858927, "PaperTitle": "fsa sip market and patent analysis report", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "On the cusp of a validation wall.", "DBLP authors": ["Priyadarsan Patra"], "year": 2007, "MAG papers": [{"PaperId": 2020584063, "PaperTitle": "on the cusp of a validation wall", "Year": 2007, "CitationCount": 63, "EstimatedCitation": 95, "Affiliations": ["intel"]}], "source": "ES"}, {"DBLP title": "A Production IR-Drop Screen on a Chip.", "DBLP authors": ["Zahi S. Abuhamdeh", "Bob Hannagan", "Jeff Remmers", "Alfred L. Crouch"], "year": 2007, "MAG papers": [{"PaperId": 2111212652, "PaperTitle": "a production ir drop screen on a chip", "Year": 2007, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Modeling Power Supply Noise in Delay Testing.", "DBLP authors": ["Jing Wang", "Duncan M. Hank Walker", "Xiang Lu", "Ananta K. Majhi", "Bram Kruseman", "Guido Gronthoud", "Luis Elvira Villagra", "Paul J. A. M. van de Wiel", "Stefan Eichenberger"], "year": 2007, "MAG papers": [{"PaperId": 2054718237, "PaperTitle": "modeling power supply noise in delay testing", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["texas a m university", "nxp semiconductors", "texas a m university", "nxp semiconductors", "nxp semiconductors", null, "nxp semiconductors", "nxp semiconductors", "nxp semiconductors"]}], "source": "ES"}, {"DBLP title": "Power Supply Noise in SoCs: Metrics, Management, and Measurement.", "DBLP authors": ["Karim Arabi", "Resve A. Saleh", "Xiongfei Meng"], "year": 2007, "MAG papers": [{"PaperId": 2160055399, "PaperTitle": "power supply noise in socs metrics management and measurement", "Year": 2007, "CitationCount": 62, "EstimatedCitation": 102, "Affiliations": ["university of british columbia", "university of british columbia", "pmc sierra"]}], "source": "ES"}, {"DBLP title": "Power Grid Physics and Implications for CAD.", "DBLP authors": ["Sanjay Pant", "Eli Chiprout", "David T. Blaauw"], "year": 2007, "MAG papers": [{"PaperId": 2171122001, "PaperTitle": "power grid physics and implications for cad", "Year": 2007, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["university of michigan", "intel", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Analysis of Power Supply Noise in the Presence of Process Variations.", "DBLP authors": ["Praveen Ghanta", "Sarma B. K. Vrudhula"], "year": 2007, "MAG papers": [{"PaperId": 2022602319, "PaperTitle": "analysis of power supply noise in the presence of process variations", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "Scan-Based Tests with Low Switching Activity.", "DBLP authors": ["Santiago Remersaro", "Xijiang Lin", "Sudhakar M. Reddy", "Irith Pomeranz", "Janusz Rajski"], "year": 2007, "MAG papers": [{"PaperId": 1986143702, "PaperTitle": "scan based tests with low switching activity", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["purdue university", "mentor graphics", "university of iowa", "university of iowa", "mentor graphics"]}], "source": "ES"}, {"DBLP title": "Power Droop Testing.", "DBLP authors": ["Ilia Polian", "Alejandro Czutro", "Sandip Kundu", "Bernd Becker"], "year": 2007, "MAG papers": [{"PaperId": 2102355929, "PaperTitle": "power droop testing", "Year": 2007, "CitationCount": 38, "EstimatedCitation": 60, "Affiliations": ["university of massachusetts amherst", "university of freiburg", "university of freiburg", "university of freiburg"]}], "source": "ES"}, {"DBLP title": "An Overview of Nanoscale Devices and Circuits.", "DBLP authors": ["Jing Huang", "Mariam Momenzadeh", "Fabrizio Lombardi"], "year": 2007, "MAG papers": [{"PaperId": 1971605421, "PaperTitle": "an overview of nanoscale devices and circuits", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["northeastern university", null, "northeastern university"]}], "source": "ES"}, {"DBLP title": "Tracking Uncertainty with Probabilistic Logic Circuit Testing.", "DBLP authors": ["Smita Krishnaswamy", "Igor L. Markov", "John P. Hayes"], "year": 2007, "MAG papers": [{"PaperId": 2149400686, "PaperTitle": "tracking uncertainty with probabilistic logic circuit testing", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Leakage Minimization Technique for Nanoscale CMOS VLSI.", "DBLP authors": ["Kyung Ki Kim", "Yong-Bin Kim", "Minsu Choi", "Nohpill Park"], "year": 2007, "MAG papers": [{"PaperId": 2025544757, "PaperTitle": "leakage minimization technique for nanoscale cmos vlsi", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["oklahoma state university stillwater", "northeastern university", "missouri university of science and technology", "northeastern university"]}], "source": "ES"}, {"DBLP title": "Practices in Mixed-Signal and RF IC Testing.", "DBLP authors": ["Salem Abdennadher", "Saghir A. Shaikh"], "year": 2007, "MAG papers": [{"PaperId": 2114265927, "PaperTitle": "practices in mixed signal and rf ic testing", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["cadence design systems", "oregon state university"]}], "source": "ES"}, {"DBLP title": "Crosstalk- and SEU-Aware Networks on Chips.", "DBLP authors": ["Arthur Pereira Frantz", "Maico Cassel", "Fernanda Lima Kastensmidt", "\u00c9rika F. Cota", "Luigi Carro"], "year": 2007, "MAG papers": [{"PaperId": 1964444399, "PaperTitle": "crosstalk and seu aware networks on chips", "Year": 2007, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": ["universidade federal do rio grande do sul", "universidade federal do rio grande do sul", "universidade federal do rio grande do sul", "universidade federal do rio grande do sul", null]}], "source": "ES"}, {"DBLP title": "ACID: Automatic Sort-Map Classification for Interactive Process Diagnosis.", "DBLP authors": ["Federico Di Palma", "Giuseppe De Nicolao", "Guido Miraglia", "Oliver M. Donzelli"], "year": 2007, "MAG papers": [{"PaperId": 2096156941, "PaperTitle": "acid automatic sort map classification for interactive process diagnosis", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of pavia", "stmicroelectronics", "university of pavia", "stmicroelectronics"]}], "source": "ES"}, {"DBLP title": "Empirical Validation of Yield Recovery Using Idle-Cycle Insertion.", "DBLP authors": ["Donghwi Lee", "Erik H. Volkerink", "Intaik Park", "Jeff Rearick"], "year": 2007, "MAG papers": [{"PaperId": 1991073801, "PaperTitle": "empirical validation of yield recovery using idle cycle insertion", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["stanford university", "stanford university", "advanced micro devices", "verigy"]}], "source": "ES"}, {"DBLP title": "Variation-Tolerant, Power-Safe Pattern Generation.", "DBLP authors": ["V. R. Devanathan", "C. P. Ravikumar", "V. Kamakoti"], "year": 2007, "MAG papers": [{"PaperId": 2006538575, "PaperTitle": "variation tolerant power safe pattern generation", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["texas instruments", "texas instruments", "indian institute of technology madras"]}], "source": "ES"}, {"DBLP title": "Raisin: Redundancy Analysis Algorithm Simulation.", "DBLP authors": ["Rei-Fu Huang", "Jin-Fu Li", "Jen-Chieh Yeh", "Cheng-Wen Wu"], "year": 2007, "MAG papers": [{"PaperId": 2009761792, "PaperTitle": "raisin redundancy analysis algorithm simulation", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["national tsing hua university", "mediatek", "national central university", "industrial technology research institute"]}], "source": "ES"}, {"DBLP title": "A Survey and Taxonomy of GALS Design Styles.", "DBLP authors": ["Paul Teehan", "Mark R. Greenstreet", "Guy G. Lemieux"], "year": 2007, "MAG papers": [{"PaperId": 2037181413, "PaperTitle": "a survey and taxonomy of gals design styles", "Year": 2007, "CitationCount": 134, "EstimatedCitation": 201, "Affiliations": ["university of british columbia", "university of british columbia", "university of british columbia"]}], "source": "ES"}, {"DBLP title": "Globally Asynchronous, Locally Synchronous Circuits: Overview and Outlook.", "DBLP authors": ["Milos Krstic", "Eckhard Grass", "Frank K. G\u00fcrkaynak", "Pascal Vivet"], "year": 2007, "MAG papers": [{"PaperId": 2152385473, "PaperTitle": "globally asynchronous locally synchronous circuits overview and outlook", "Year": 2007, "CitationCount": 151, "EstimatedCitation": 252, "Affiliations": [null, null, "ecole polytechnique federale de lausanne", null]}], "source": "ES"}, {"DBLP title": "Adaptive Latency-Insensitive Protocols.", "DBLP authors": ["Mario R. Casu", "Luca Macchiarulo"], "year": 2007, "MAG papers": [{"PaperId": 2142990928, "PaperTitle": "adaptive latency insensitive protocols", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["university of hawaii", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "A GALS Infrastructure for a Massively Parallel Multiprocessor.", "DBLP authors": ["Luis A. Plana", "Stephen B. Furber", "Steve Temple", "Muhammad Mukaram Khan", "Yebin Shi", "Jian Wu", "Shufan Yang"], "year": 2007, "MAG papers": [{"PaperId": 1972827198, "PaperTitle": "a gals infrastructure for a massively parallel multiprocessor", "Year": 2007, "CitationCount": 113, "EstimatedCitation": 170, "Affiliations": ["university of manchester", "university of manchester", "university of manchester", "university of manchester", "university of manchester", "university of manchester", "university of manchester"]}], "source": "ES"}, {"DBLP title": "A Highly Scalable GALS Crossbar Using Token Ring Arbitration.", "DBLP authors": ["Tejpal Singh", "Alexander Taubin"], "year": 2007, "MAG papers": [{"PaperId": 1967214146, "PaperTitle": "a highly scalable gals crossbar using token ring arbitration", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["intel", "boston university"]}], "source": "ES"}, {"DBLP title": "X-Tolerant Compactor with On-Chip Registration and Signature-Based Diagnosis.", "DBLP authors": ["Jerzy Tyszer", "Janusz Rajski", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Mark Kassab", "Wu-Tung Cheng", "Manish Sharma", "Liyang Lai"], "year": 2007, "MAG papers": [{"PaperId": 2032361349, "PaperTitle": "x tolerant compactor with on chip registration and signature based diagnosis", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["mentor graphics", null, "mentor graphics", "mentor graphics", "mentor graphics", "mentor graphics", "mentor graphics", "mentor graphics"]}], "source": "ES"}, {"DBLP title": "Cell Broadband Engine Debugging for Unknown Events.", "DBLP authors": ["Mack W. Riley", "Mike Genden"], "year": 2007, "MAG papers": [{"PaperId": 2166930733, "PaperTitle": "cell broadband engine debugging for unknown events", "Year": 2007, "CitationCount": 49, "EstimatedCitation": 83, "Affiliations": ["ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "The Psychology of Electronic Test.", "DBLP authors": ["Scott Davidson", "Helen Davidson"], "year": 2007, "MAG papers": [{"PaperId": 2071515325, "PaperTitle": "the psychology of electronic test", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "A Survey of Lightweight-Cryptography Implementations.", "DBLP authors": ["Thomas Eisenbarth", "Sandeep S. Kumar", "Christof Paar", "Axel Poschmann", "Leif Uhsadel"], "year": 2007, "MAG papers": [{"PaperId": 1987476244, "PaperTitle": "a survey of lightweight cryptography implementations", "Year": 2007, "CitationCount": 224, "EstimatedCitation": 404, "Affiliations": ["philips", null]}], "source": "ES"}, {"DBLP title": "Power Analysis Attacks and Countermeasures.", "DBLP authors": ["Thomas Popp", "Stefan Mangard", "Elisabeth Oswald"], "year": 2007, "MAG papers": [{"PaperId": 2055876860, "PaperTitle": "power analysis attacks and countermeasures", "Year": 2007, "CitationCount": 48, "EstimatedCitation": 74, "Affiliations": ["infineon technologies", "university of bristol", "graz university of technology"]}], "source": "ES"}, {"DBLP title": "Secured CAD Back-End Flow for Power-Analysis-Resistant Cryptoprocessors.", "DBLP authors": ["Sylvain Guilley", "Florent Flament", "Philippe Hoogvorst", "Renaud Pacalet", "Yves Mathieu"], "year": 2007, "MAG papers": [{"PaperId": 1998540796, "PaperTitle": "secured cad back end flow for power analysis resistant cryptoprocessors", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["ecole normale superieure", "ecole normale superieure", "hewlett packard", "ecole normale superieure", "centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "Security-Performance Trade-offs in Embedded Systems Using Flexible ECC Hardware.", "DBLP authors": ["Hamad Alrimeih", "Daler N. Rakhmatov"], "year": 2007, "MAG papers": [{"PaperId": 1992096905, "PaperTitle": "security performance trade offs in embedded systems using flexible ecc hardware", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of victoria", "university of victoria"]}], "source": "ES"}, {"DBLP title": "Aegis: A Single-Chip Secure Processor.", "DBLP authors": ["G. Edward Suh", "Charles W. O'Donnell", "Srinivas Devadas"], "year": 2007, "MAG papers": [{"PaperId": 2139291494, "PaperTitle": "aegis a single chip secure processor", "Year": 2007, "CitationCount": 162, "EstimatedCitation": 168, "Affiliations": ["cornell university", "cornell university", "cornell university"]}], "source": "ES"}, {"DBLP title": "Implementing Embedded Security on Dual-Virtual-CPU Systems.", "DBLP authors": ["Peter Wilson", "Alexandre Frey", "Tom Mihm", "Danny Kershaw", "Tiago Alves"], "year": 2007, "MAG papers": [{"PaperId": 2014880891, "PaperTitle": "implementing embedded security on dual virtual cpu systems", "Year": 2007, "CitationCount": 39, "EstimatedCitation": 60, "Affiliations": [null, null, "motorola", null, null]}], "source": "ES"}]