RTL and simulation code for RISC-V IRdrop testchip
taped out using 28nm with 1GHz RISC-V clock frequency

RISC-V used: OpenHWGroup cv32e40p RV32I

Only sharable files are included

Authors
design: Junkyu Kim
sim: Junkyu Kim/Hanzhao Yu
