/* Copyright 2011-2016 Tyler Gilbert; 
 * This file is part of Stratify OS.
 *
 * Stratify OS is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 *
 * Stratify OS is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with Stratify OS.  If not, see <http://www.gnu.org/licenses/>.
 * 
 * 
 */

#include <mcu/uart.h>
#include "lpc_local.h"


#define UART_DMA_START_CHAN 0
#define UART_PORTS MCU_UART_PORTS

#if MCU_UART_PORTS > 0


//LPC_UART_Type * uart_get_regs(int port);

// Interrupt Enable Register bit definitions
#define UIER_RBRIE			(1 << 0) 	// Enable data received interrupt
#define UIER_ERBFI          (1 << 0)    // Enable Receive Data Available Interrupt
#define UIER_ETBEI          (1 << 1)    // Enable Transmit Holding Register Empty Interrupt
#define UIER_ELSI           (1 << 2)    // Enable Receive Line Status Interrupt
#define UIER_EDSSI          (1 << 3)    // Enable MODEM Status Interrupt

// Interrupt ID Register bit definitions
#define UIIR_NO_INT         (1 << 0)    // NO INTERRUPTS PENDING
#define UIIR_MS_INT         (0 << 1)    // MODEM Status
#define UIIR_THRE_INT       (1 << 1)    // Transmit Holding Register Empty
#define UIIR_RDA_INT        (2 << 1)    // Receive Data Available
#define UIIR_RLS_INT        (3 << 1)    // Receive Line Status
#define UIIR_CTI_INT        (6 << 1)    // Character Timeout Indicator
#define UIIR_ID_MASK        0x0E

// FIFO Control Register bit definitions
#define UFCR_FIFO_ENABLE    (1 << 0)    // FIFO Enable
#define UFCR_RX_FIFO_RESET  (1 << 1)    // Reset Receive FIFO
#define UFCR_TX_FIFO_RESET  (1 << 2)    // Reset Transmit FIFO
#define UFCR_FIFO_TRIG1     (0 << 6)    // Trigger @ 1 character in FIFO
#define UFCR_FIFO_TRIG4     (1 << 6)    // Trigger @ 4 characters in FIFO
#define UFCR_FIFO_TRIG8     (2 << 6)    // Trigger @ 8 characters in FIFO
#define UFCR_FIFO_TRIG14    (3 << 6)    // Trigger @ 14 characters in FIFO

// Line Control Register bit definitions
#define ULCR_CHAR_5         (0 << 0)    // 5-bit character length
#define ULCR_CHAR_6         (1 << 0)    // 6-bit character length
#define ULCR_CHAR_7         (2 << 0)    // 7-bit character length
#define ULCR_CHAR_8         (3 << 0)    // 8-bit character length
#define ULCR_STOP_1         (0 << 2)    // 1 stop bit
#define ULCR_STOP_2         (1 << 2)    // 2 stop bits
#define ULCR_PAR_NO         (0 << 3)    // No Parity
#define ULCR_PAR_ODD        (1 << 3)    // Odd Parity
#define ULCR_PAR_EVEN       (3 << 3)    // Even Parity
#define ULCR_PAR_MARK       (5 << 3)    // MARK "1" Parity
#define ULCR_PAR_SPACE      (7 << 3)    // SPACE "0" Parity
#define ULCR_BREAK_ENABLE   (1 << 6)    // Output BREAK line condition
#define ULCR_DLAB_ENABLE    (1 << 7)    // Enable Divisor Latch Access
#define ULCR_RESET_RX		(1 << 1) 	//Reset the RX fifo
#define ULCR_RESET_TX		(1 << 2) 	//Resst the RX fifo
#define ULCR_DMA_SEL		(1 << 3)   //DMA Mode Select

// Modem Control Register bit definitions
#define UMCR_DTR            (1 << 0)    // Data Terminal Ready
#define UMCR_RTS            (1 << 1)    // Request To Send
#define UMCR_LB             (1 << 4)    // Loopback

// Line Status Register bit definitions
#define ULSR_RDR            (1 << 0)    // Receive Data Ready
#define ULSR_OE             (1 << 1)    // Overrun Error
#define ULSR_PE             (1 << 2)    // Parity Error
#define ULSR_FE             (1 << 3)    // Framing Error
#define ULSR_BI             (1 << 4)    // Break Interrupt
#define ULSR_THRE           (1 << 5)    // Transmit Holding Register Empty
#define ULSR_TEMT           (1 << 6)    // Transmitter Empty
#define ULSR_RXFE           (1 << 7)    // Error in Receive FIFO
#define ULSR_ERR_MASK       0x1E

// Modem Status Register bit definitions
#define UMSR_DCTS           (1 << 0)    // Delta Clear To Send
#define UMSR_DDSR           (1 << 1)    // Delta Data Set Ready
#define UMSR_TERI           (1 << 2)    // Trailing Edge Ring Indicator
#define UMSR_DDCD           (1 << 3)    // Delta Data Carrier Detect
#define UMSR_CTS            (1 << 4)    // Clear To Send
#define UMSR_DSR            (1 << 5)    // Data Set Ready
#define UMSR_RI             (1 << 6)    // Ring Indicator
#define UMSR_DCD            (1 << 7)    // Data Carrier Detect

#define UFIFOLVL_TX_MASK (0x0F00)
#define UFIFOLVL_TX(x) ( x >> 8)
#define UART_TX_FIFO_SIZE 16

//Transmit Enable
#define UTER_TXEN			(1 << 7) 	//Transmit Enable

typedef struct {
	mcu_event_handler_t write;
	mcu_event_handler_t read;
	char * rx_bufp;
	int * rx_nbyte;
	volatile int rx_len;
	const char * tx_bufp;
	volatile int tx_len;
	u8 ref_count;
} uart_local_t;

static uart_local_t uart_local[UART_PORTS] MCU_SYS_MEM;

static void read_rx_data(int port);
static void write_tx_data(int port);

LPC_UART_Type * const uart_regs_table[UART_PORTS] = MCU_UART_REGS;
u8 const uart_irqs[UART_PORTS] = MCU_UART_IRQS;

static void exec_readcallback(int port, LPC_UART_Type * uart_regs, u32 o_events);
static void exec_writecallback(int port, LPC_UART_Type * uart_regs, u32 o_events);

DEVFS_MCU_DRIVER_IOCTL_FUNCTION(uart, UART_VERSION, UART_IOC_IDENT_CHAR, I_MCU_TOTAL + I_UART_TOTAL, mcu_uart_get, mcu_uart_put, mcu_uart_flush)

int mcu_uart_open(const devfs_handle_t * handle){
	int port = handle->port;
	if ( uart_local[port].ref_count == 0 ){
		switch(port){
		case 0:
			mcu_lpc_core_enable_pwr(PCUART0);
			break;
#if MCU_UART_PORTS > 1
		case 1:
			mcu_lpc_core_enable_pwr(PCUART1);
			break;
#endif
#if MCU_UART_PORTS > 2
		case 2:
			mcu_lpc_core_enable_pwr(PCUART2);
			break;
#endif
#if MCU_UART_PORTS > 3
		case 3:
			mcu_lpc_core_enable_pwr(PCUART3);
			break;
#endif
#if MCU_UART_PORTS > 4
		case 4:
			mcu_lpc_core_enable_pwr(PCUART4);
			break;
#endif
		}
		uart_local[port].tx_bufp = NULL;
		uart_local[port].rx_bufp = NULL;
	}
	uart_local[port].ref_count++;

    return 0;
}

int mcu_uart_close(const devfs_handle_t * handle){
	int port = handle->port;

	if ( uart_local[port].ref_count > 0 ){
		if ( uart_local[port].ref_count == 1 ){
			cortexm_disable_irq(uart_irqs[port]);
			switch(port){
			case 0:
#if defined __lpc13uxx
				LPC_SYSCON->UARTCLKDIV = 0;
				LPC_SYSCON->SYSAHBCLKCTRL &= ~(SYSAHBCLKCTRL_UART);
#endif
				mcu_lpc_core_disable_pwr(PCUART0);
				break;
#if MCU_UART_PORTS > 1
			case 1:
				mcu_lpc_core_disable_pwr(PCUART1);
				break;
#endif
#if MCU_UART_PORTS > 2
			case 2:
				mcu_lpc_core_disable_pwr(PCUART2);
				break;
#endif
#if MCU_UART_PORTS > 3
			case 3:
				mcu_lpc_core_disable_pwr(PCUART3);
				break;
#endif
#if MCU_UART_PORTS > 4
			case 4:
				mcu_lpc_core_disable_pwr(PCUART4);
				break;
#endif

			}
			uart_local[port].tx_bufp = NULL;
			uart_local[port].rx_bufp = NULL;
		}
		uart_local[port].ref_count--;
	}
    return 0;
}

int mcu_uart_getinfo(const devfs_handle_t * handle, void * ctl){

	uart_info_t * info = ctl;

	info->o_flags = UART_FLAG_IS_PARITY_NONE |
			UART_FLAG_IS_PARITY_ODD |
			UART_FLAG_IS_PARITY_EVEN |
			UART_FLAG_IS_STOP1 |
			UART_FLAG_IS_STOP2;

	return 0;
}

int mcu_uart_setattr(const devfs_handle_t * handle, void * ctl){
	u32 baud_rate;
	u8 baud_low;
	u8 baud_high;
	u8 lcr;
	u32 f_div;
	LPC_UART_Type * uart_regs;
	u32 o_flags;
	int port = handle->port;

	const uart_attr_t * attr = mcu_select_attr(handle, ctl);
	if( attr == 0 ){
        return SYSFS_SET_RETURN(EINVAL);
	}

	uart_regs = uart_regs_table[port];
	o_flags = attr->o_flags;

	if ( attr->freq != 0 ){
		baud_rate = attr->freq;
	} else {
        return SYSFS_SET_RETURN(EINVAL);
	}

	lcr = 0;

	if( o_flags & UART_FLAG_IS_STOP2 ){
		lcr |= ULCR_STOP_2;
	}


	if ( (attr->width > 8) || (attr->width < 5) ){
        return SYSFS_SET_RETURN(EINVAL);
	} else {
		lcr |= (attr->width - 5);
	}


	if( o_flags & UART_FLAG_IS_PARITY_EVEN ){
		lcr |= ULCR_PAR_EVEN;
	} else if( o_flags & UART_FLAG_IS_PARITY_ODD ){
		lcr |= ULCR_PAR_ODD;
	}

	if( mcu_set_pin_assignment(
			&(attr->pin_assignment),
			MCU_CONFIG_PIN_ASSIGNMENT(uart_config_t, handle),
			MCU_PIN_ASSIGNMENT_COUNT(uart_pin_assignment_t),
            CORE_PERIPH_UART, port, 0, 0, 0) < 0 ){
        return SYSFS_SET_RETURN(EINVAL);
	}


	//disable NVIC interrupt
	cortexm_disable_irq(uart_irqs[port]);

	uart_regs->RBR;
	uart_regs->IIR;

	uart_regs->LCR = ULCR_DLAB_ENABLE;
	f_div =  (lpc_config.clock_peripheral_freq + attr->width*baud_rate) / (baud_rate * 16) ;	// calculate the divisor
	baud_low = f_div & 0xFF;
	baud_high = (f_div >> 8) & 0xFF;
	uart_regs->DLM = baud_high;
	uart_regs->DLL = baud_low;

	//line control
	uart_regs->LCR = lcr;

	//configure the TX/RX FIFOs
	uart_regs->FCR = UFCR_FIFO_ENABLE;
	uart_regs->FCR |= UFCR_FIFO_TRIG1|ULCR_RESET_RX|ULCR_RESET_TX;

	//read the LSR
	uart_regs->LSR;

	//flush out the old data
	while (( uart_regs->LSR & (ULSR_THRE|ULSR_TEMT)) != (ULSR_THRE|ULSR_TEMT) );
	while ( uart_regs->LSR & ULSR_RDR ){
		uart_regs->RBR;	// Dump data from RX FIFO
	}

	uart_regs->IER = 0; //disable the TX/RX interrupts

	cortexm_enable_irq(uart_irqs[port]);

	return 0;
}

static void exec_readcallback(int port, LPC_UART_Type * uart_regs, u32 o_events){
	uart_event_t uart_event;
	mcu_execute_event_handler(&(uart_local[port].read), o_events, &uart_event);

	//if the callback is NULL now, disable the interrupt
	if( uart_local[port].read.callback == NULL ){
		uart_regs->IER &= ~UIER_RBRIE; //disable the receive interrupt
	}
}

static void exec_writecallback(int port, LPC_UART_Type * uart_regs, u32 o_events){
	uart_event_t uart_event;
	uart_local[port].tx_bufp = NULL;
	//call the write callback
	mcu_execute_event_handler(&(uart_local[port].write), o_events, &uart_event);

	//if the callback is NULL now, disable the interrupt
	if( uart_local[port].write.callback == NULL ){
		uart_regs->IER &= ~UIER_ETBEI; //disable the transmit interrupt
	}
}

int mcu_uart_setaction(const devfs_handle_t * handle, void * ctl){
	mcu_action_t * action = (mcu_action_t*)ctl;
	int port = handle->port;

	LPC_UART_Type * uart_regs = uart_regs_table[port];

	if( action->handler.callback == 0 ){
		//if there is an ongoing operation -- cancel it

		if( action->o_events & MCU_EVENT_FLAG_DATA_READY ){
			//execute the read callback if not null
			exec_readcallback(port, uart_regs, MCU_EVENT_FLAG_CANCELED);
			uart_local[port].read.callback = 0;
			uart_regs->IER &= ~UIER_RBRIE; //disable the receive interrupt
		}

		if( action->o_events & MCU_EVENT_FLAG_WRITE_COMPLETE ){
			exec_writecallback(port, uart_regs, MCU_EVENT_FLAG_CANCELED);
			uart_local[port].write.callback = 0;
		}

	} else {

		if( cortexm_validate_callback(action->handler.callback) < 0 ){
            return SYSFS_SET_RETURN(EPERM);
		}

		if( action->o_events & MCU_EVENT_FLAG_DATA_READY ){
			uart_local[port].read = action->handler;
			uart_regs->IER |= (UIER_RBRIE);  //enable the receiver interrupt
			uart_local[port].rx_bufp = NULL; //the callback will need to read the incoming data
		}

		if ( action->o_events & MCU_EVENT_FLAG_WRITE_COMPLETE ){
			uart_local[port].write = action->handler;
		}
	}

    cortexm_set_irq_priority(uart_irqs[port], action->prio, action->o_events);


	return 0;
}

int mcu_uart_put(const devfs_handle_t * handle, void * ctl){
	char c = (u32)ctl;
	int port = handle->port;

	LPC_UART_Type * uart_regs = uart_regs_table[port];
	while( (uart_regs->LSR & ULSR_THRE) == 0 ){
		; //wait for transmitter to be free
	}
	uart_regs->THR = c;
	while( (uart_regs->LSR & ULSR_THRE) == 0 ){
		; //wait for transmitter to be free
	}

	return 0;
}

int mcu_uart_flush(const devfs_handle_t * handle, void * ctl){
	//char tmp;
	int port = handle->port;
	LPC_UART_Type * uart_regs = uart_regs_table[port];
	uart_regs->RBR;
	uart_regs->FCR = UFCR_RX_FIFO_RESET|UFCR_TX_FIFO_RESET;
	return 0;
}


int mcu_uart_get(const devfs_handle_t * handle, void * ctl){
	char * dest;
	int port = handle->port;

	LPC_UART_Type * uart_regs = uart_regs_table[port];
	if( uart_regs->LSR & ULSR_RDR ){ //check to see if a byte is available
		dest = ctl;
		*dest = uart_regs->RBR;
		return 0;
	}
    return SYSFS_SET_RETURN(ENODATA);
}

int mcu_uart_getall(const devfs_handle_t * handle, void * ctl){
	char * dest;
	int i;
	int port = handle->port;

	LPC_UART_Type * uart_regs = uart_regs_table[port];
	dest = ctl;
	i = 0;
	if( uart_regs->LSR & ULSR_RDR ){
		while( (uart_regs->LSR & ULSR_RDR) ){ //check to see if a byte is available
			*dest++ = uart_regs->RBR;
			i++;
		}
	}
	return i;
}



int mcu_uart_read(const devfs_handle_t * handle, devfs_async_t * rop){
	int len;
	int port;
	LPC_UART_Type * uart_regs;

	//grab the port and registers
	port = handle->port;
	uart_regs = uart_regs_table[port];

	if ( uart_local[port].read.callback ){
        return SYSFS_SET_RETURN(EBUSY);
	}

	//initialize the transfer
	uart_local[port].rx_bufp = rop->buf;
	uart_local[port].rx_len = rop->nbyte;
	uart_local[port].rx_nbyte = &rop->nbyte;

	//Check the local buffer for bytes that are immediately available
	read_rx_data(port);
	len = rop->nbyte - uart_local[port].rx_len;
	if ( len == 0 ){  //nothing available to read
		if ( rop->flags & O_NONBLOCK ){
			uart_local[port].read.callback = NULL;
			uart_local[port].rx_bufp = NULL;
			rop->nbyte = 0;
            len = SYSFS_SET_RETURN(EAGAIN);;
		} else {
			if( cortexm_validate_callback(rop->handler.callback) < 0 ){
                return SYSFS_SET_RETURN(EPERM);
            }

			uart_local[port].read.callback = rop->handler.callback;
			uart_local[port].read.context = rop->handler.context;
			uart_regs->IER |= UIER_RBRIE;  //enable the receiver interrupt
		}
	}
	return len;
}

int mcu_uart_write(const devfs_handle_t * handle, devfs_async_t * wop){
	LPC_UART_Type * uart_regs;
	int port;
	port = handle->port;

	//Grab the registers
	uart_regs = uart_regs_table[port];

	//Check to see if the port is busy
	if ( uart_local[port].write.callback ){
        return SYSFS_SET_RETURN(EBUSY);
	}

	if ( wop->nbyte == 0 ){
		return 0;
	}

	//Initialize variables
	uart_local[port].tx_bufp = wop->buf;
	uart_local[port].tx_len = wop->nbyte;

	//Check the local buffer for bytes that are immediately available
	uart_regs->TER = 0; //disable the transmitter
	write_tx_data(port);

	if( cortexm_validate_callback(wop->handler.callback) < 0 ){
        return SYSFS_SET_RETURN(EPERM);
	}

	uart_local[port].write.callback = wop->handler.callback;
	uart_local[port].write.context = wop->handler.context;
	uart_regs->IER |= UIER_ETBEI;  //enable the transmit interrupt
	uart_regs->TER = UTER_TXEN; //enable the transmitter

	return 0;
}

void read_rx_data(int port){
	LPC_UART_Type * uart_regs = uart_regs_table[port];
	while( (uart_local[port].rx_len) && (uart_regs->LSR & ULSR_RDR) ){
		*(uart_local[port].rx_bufp)++ = uart_regs->RBR;
		uart_local[port].rx_len--;
	}
}

void write_tx_data(int port){
	int fifo_cnt;
	fifo_cnt = UART_TX_FIFO_SIZE;
	LPC_UART_Type * uart_regs = uart_regs_table[port];
	while( (uart_local[port].tx_len > 0) && (fifo_cnt > 0) ){
		uart_regs->THR = *(uart_local[port].tx_bufp)++;
		fifo_cnt--;
		uart_local[port].tx_len--;
	}
}

void mcu_uart_isr(int port){
	//first determine if this is a UART0 interrupt
	LPC_UART_Type * uart_regs = uart_regs_table[port];

	//Read the IIR value
	uart_regs->IIR;

	//Check for incoming bytes
	if( uart_regs->LSR & ULSR_RDR ){ //this is the RX FIFO ready flag -- read all the bytes in the FIFO before exiting
		//todo check for errors with this byte

		if ( uart_local[port].rx_bufp != NULL ){
			read_rx_data(port);
			*(uart_local[port].rx_nbyte) = *(uart_local[port].rx_nbyte) - uart_local[port].rx_len;
			uart_local[port].rx_bufp = NULL;
		}

		exec_readcallback(port, uart_regs, 0);
	}


	if( ( (uart_regs->LSR & ULSR_THRE)) && (uart_regs->IER & UIER_ETBEI) ){ //THR is empty and interrupt enabled

		uart_regs->TER = 0; //disable the transmitter
		//check for outgoing bytes
		if ( uart_local[port].tx_len == 0 ){

			//no more outgoing bytes so operation is complete
			exec_writecallback(port, uart_regs, 0);
		} else if( uart_local[port].tx_bufp != NULL ){
			write_tx_data(port);
		}

		uart_regs->TER = UTER_TXEN; //enable the transmitter
	}
}

void mcu_core_uart0_isr(){
	mcu_uart_isr(0);
}

#if MCU_UART_PORTS > 1
void mcu_core_uart1_isr(){
	mcu_uart_isr(1);
}
#endif

#if MCU_UART_PORTS > 2
void mcu_core_uart2_isr(){
	mcu_uart_isr(2);
}
#endif

#if MCU_UART_PORTS > 3
void mcu_core_uart3_isr(){
	mcu_uart_isr(3);
}
#endif

#endif

