I 000049 55 1292          1688797023287 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version vef)
	(_time 1688797023288 2023.07.08 09:47:03)
	(_source(\../src/main.vhd\))
	(_parameters dbg tan)
	(_code 9692929991c0c6809596d0cc93909390c290c09194)
	(_coverage d)
	(_ent
		(_time 1688796841739)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(5)(4))(_sens(1))(_mon)(_read(5)(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000049 55 1318          1688797330982 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 1 22))
	(_version vef)
	(_time 1688797330983 2023.07.08 09:52:10)
	(_source(\../src/main.vhd\(\../src/data_memory.vhd\)))
	(_parameters dbg tan)
	(_code 8ddf8b83d8dbdd9b8e8dcbd7888b888bd98bdb8a8f)
	(_coverage d)
	(_ent
		(_time 1688796841739)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 1 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 1 24(_arch(_uni))))
		(_var(_int index -2 1 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 1 27(_prcs(_simple)(_trgt(5)(4))(_sens(1))(_mon)(_read(5)(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000049 55 1318          1688920969203 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 1 22))
	(_version vef)
	(_time 1688920969204 2023.07.09 20:12:49)
	(_source(\../src/main.vhd\(\../src/data_memory.vhd\)))
	(_parameters dbg tan)
	(_code 67676767613137716467213d626162613361316065)
	(_coverage d)
	(_ent
		(_time 1688796841739)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 1 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 1 24(_arch(_uni))))
		(_var(_int index -2 1 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 1 27(_prcs(_simple)(_trgt(5)(4))(_sens(1))(_mon)(_read(5)(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000050 55 1477          1688920991725 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version vef)
	(_time 1688920991726 2023.07.09 20:13:11)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 5b0f09585a0d0a4d595f18000f5d5a5d085c5e5d5a)
	(_coverage d)
	(_ent
		(_time 1688920980242)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int src1 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_var(_int src2 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . alu_struc 1 -1)
)
V 000050 55 3992          1688921055578 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version vef)
	(_time 1688921055579 2023.07.09 20:14:15)
	(_source(\../src/mem_stage.vhd\))
	(_parameters dbg tan)
	(_code ce9a9f9b9e99cedb9dcbdd959bc8cfc8c9c8cbc89a)
	(_coverage d)
	(_ent
		(_time 1688920892285)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(13)(0)(4)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(17)(19)(5)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(18)(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
V 000051 55 2556          1688921125814 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 21))
	(_version vef)
	(_time 1688921125815 2023.07.09 20:15:25)
	(_source(\../src/exec_stage.vhd\))
	(_parameters dbg tan)
	(_code 297c242c287e783f287f6f727b2e2d2f282f2e2f2c)
	(_coverage d)
	(_ent
		(_time 1688921073619)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 24(_ent (_in))))
				(_port(_int src1 4 0 25(_ent (_in))))
				(_port(_int src2 4 0 26(_ent (_in))))
				(_port(_int result 4 0 27(_ent (_out))))
				(_port(_int status 5 0 28(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 37(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 31(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 32(_arch(_uni))))
		(_sig(_int alu_src2 7 0 33(_arch(_uni))))
		(_sig(_int alu_result 7 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__42(_arch 1 0 42(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__44(_arch 2 0 44(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__45(_arch 3 0 45(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000052 55 956           1688928355794 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version vef)
	(_time 1688928355795 2023.07.09 22:15:55)
	(_source(\../src/adder.vhd\))
	(_parameters dbg tan)
	(_code 494e194b441e195f4e4f5b16194a4f4f484f4d4f4d)
	(_coverage d)
	(_ent
		(_time 1688928059670)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000050 55 2466          1688930561541 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version vef)
	(_time 1688930561542 2023.07.09 22:52:41)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 6f3a6c6f6a393e796a3b2c343b696e693c686a696e)
	(_coverage d)
	(_ent
		(_time 1688920980242)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 35(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 39(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 5 0 39(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 6 0 40(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(5)(6)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
V 000049 55 1318          1688930906951 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 1 22))
	(_version vef)
	(_time 1688930906952 2023.07.09 22:58:26)
	(_source(\../src/main.vhd\(\../src/data_memory.vhd\)))
	(_parameters dbg tan)
	(_code bdbbbee9e8ebedabbebdfbe7b8bbb8bbe9bbebbabf)
	(_coverage d)
	(_ent
		(_time 1688796841739)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 1 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 1 24(_arch(_uni))))
		(_var(_int index -2 1 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 1 27(_prcs(_simple)(_trgt(5)(4))(_sens(1))(_mon)(_read(5)(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
V 000052 55 956           1688968978098 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version vef)
	(_time 1688968978099 2023.07.10 09:32:58)
	(_source(\../src/adder.vhd\))
	(_parameters dbg tan)
	(_code feaef7aeafa9aee8f9f8eca1aefdf8f8fff8faf8fa)
	(_coverage d)
	(_ent
		(_time 1688928059670)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000050 55 2466          1688969771793 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version vef)
	(_time 1688969771794 2023.07.10 09:46:11)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 65626165333334736036263e316364633662606364)
	(_coverage d)
	(_ent
		(_time 1688920980242)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 35(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 39(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 5 0 39(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 6 0 40(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(5)(6)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
V 000050 55 2693          1688970195589 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version vef)
	(_time 1688970195590 2023.07.10 09:53:15)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code dad48888d88c8bccdedf99818edcdbdc89dddfdcdb)
	(_coverage d)
	(_ent
		(_time 1688920980242)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5)(6)(10)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000050 55 2697          1688963926759 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688963926760 2023.07.10 08:08:46)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 2e2e7a2a28787f382a2b6d757a282f287d292b282f)
	(_ent
		(_time 1688963926757)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5)(6)(10)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000049 55 1300          1688963929949 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688963929950 2023.07.10 08:08:49)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code a2a3f7f5a1f4f2b4a1a2e4f8a7a4a7a4f6a4f4a5a0)
	(_ent
		(_time 1688963929947)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688963929960 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 21))
	(_version ve8)
	(_time 1688963929961 2023.07.10 08:08:49)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code b1b0e5e4b8e6e0a7b0e7f7eae3b6b5b7b0b7b6b7b4)
	(_ent
		(_time 1688963929958)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 24(_ent (_in))))
				(_port(_int src1 4 0 25(_ent (_in))))
				(_port(_int src2 4 0 26(_ent (_in))))
				(_port(_int result 4 0 27(_ent (_out))))
				(_port(_int status 5 0 28(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 37(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 31(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 32(_arch(_uni))))
		(_sig(_int alu_src2 7 0 33(_arch(_uni))))
		(_sig(_int alu_result 7 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__42(_arch 1 0 42(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__44(_arch 2 0 44(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__45(_arch 3 0 45(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688963929981 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688963929982 2023.07.10 08:08:49)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code c1c0c494c596c1d492c4d29a94c7c0c7c6c7c4c795)
	(_ent
		(_time 1688963929979)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688963929990 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688963929991 2023.07.10 08:08:49)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code c1c09194939790d7c5c4829a95c7c0c792c6c4c7c0)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688963929998 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688963929999 2023.07.10 08:08:49)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code d1d08183d48681c7d6d7c38e81d2d7d7d0d7d5d7d5)
	(_ent
		(_time 1688963929996)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000049 55 1300          1688964222124 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688964222125 2023.07.10 08:13:42)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code eebdbcbdbab8bef8edeea8b4ebe8ebe8bae8b8e9ec)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688964222133 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 21))
	(_version ve8)
	(_time 1688964222134 2023.07.10 08:13:42)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code fdaeaeaca1aaacebfcabbba6affaf9fbfcfbfafbf8)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 24(_ent (_in))))
				(_port(_int src1 4 0 25(_ent (_in))))
				(_port(_int src2 4 0 26(_ent (_in))))
				(_port(_int result 4 0 27(_ent (_out))))
				(_port(_int status 5 0 28(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 37(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 31(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 32(_arch(_uni))))
		(_sig(_int alu_src2 7 0 33(_arch(_uni))))
		(_sig(_int alu_result 7 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__42(_arch 1 0 42(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__44(_arch 2 0 44(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__45(_arch 3 0 45(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688964222147 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688964222148 2023.07.10 08:13:42)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 0d5d590b5c5a0d185e081e56580b0c0b0a0b080b59)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688964222155 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688964222156 2023.07.10 08:13:42)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 0d5d0c0b0a5b5c1b09084e56590b0c0b5e0a080b0c)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688964222165 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688964222166 2023.07.10 08:13:42)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 1c4c1d1b4b4b4c0a1b1a0e434c1f1a1a1d1a181a18)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688964222174 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688964222175 2023.07.10 08:13:42)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 1c4c151b1a4a4b0b1a120e47481a1f1b181a151a4a)
	(_ent
		(_time 1688964222172)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1923          1688964222186 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688964222187 2023.07.10 08:13:42)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 2c7d2e287a7b7f3a212b3f77792a292b2e297a2a2a)
	(_ent
		(_time 1688964222184)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1621          1688964222196 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 17))
	(_version ve8)
	(_time 1688964222197 2023.07.10 08:13:42)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 3c6c35393a6a6b2b3a6f2e67683a3f3b383a353a6a)
	(_ent
		(_time 1688964222194)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 1 0 21(_ent (_in))))
				(_port(_int write_address 1 0 22(_ent (_in))))
				(_port(_int write_data 2 0 23(_ent (_in))))
				(_port(_int reg_write -1 0 25(_ent (_in))))
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int data_out 2 0 28(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 36(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)((_others(i 2))))
			((write_data)((_others(i 2))))
			((reg_write)((i 2)))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
			(_port
				((read_address)(read_address))
				((write_address)(write_address))
				((write_data)(write_data))
				((reg_write)(reg_write))
				((clk)(clk))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3874          1688964222202 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 34))
	(_version ve8)
	(_time 1688964222203 2023.07.10 08:13:42)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 3c6c35393a6a6b2b3f3e2e67683a3f3b383a353a6a)
	(_ent
		(_time 1688964222200)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 39(_ent (_in))))
				(_port(_int write_back -1 0 41(_ent (_out))))
				(_port(_int mem_write -1 0 42(_ent (_out))))
				(_port(_int alu_op 5 0 43(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 6 0 51(_ent (_in))))
				(_port(_int read_reg2 6 0 52(_ent (_in))))
				(_port(_int write_reg1 6 0 54(_ent (_in))))
				(_port(_int write_reg2 6 0 55(_ent (_in))))
				(_port(_int reg_write1 -1 0 57(_ent (_in))))
				(_port(_int reg_write2 -1 0 58(_ent (_in))))
				(_port(_int write_data1 7 0 60(_ent (_in))))
				(_port(_int write_data2 7 0 61(_ent (_in))))
				(_port(_int clk -1 0 63(_ent (_in))))
				(_port(_int data_out1 7 0 65(_ent (_out))))
				(_port(_int data_out2 7 0 66(_ent (_out))))
			)
		)
	)
	(_inst c 0 86(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 94(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extened_immediate 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1((_dto i 11 i 0)))))
		(_port(_int address 2 0 25(_ent(_out))))
		(_port(_int write_back -1 0 27(_ent(_out))))
		(_port(_int mem_write -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 3 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 51(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 8 0 73(_arch(_uni))))
		(_sig(_int rd_address 8 0 74(_arch(_uni))))
		(_sig(_int rs_address 8 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 9 0 76(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__83(_arch 1 0 83(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__84(_arch 2 0 84(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 1412          1688964287808 gate_level
(_unit VHDL(controller 0 5(gate_level 0 17))
	(_version ve8)
	(_time 1688964287809 2023.07.10 08:14:47)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 85d5868bd6d28492838797df8283d683d683808287)
	(_ent
		(_time 1688964222179)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 12(_ent(_out))))
		(_sig(_int is_add -1 0 19(_arch(_uni))))
		(_sig(_int is_sub -1 0 20(_arch(_uni))))
		(_sig(_int is_and -1 0 21(_arch(_uni))))
		(_sig(_int is_sll -1 0 22(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__27(_arch 1 0 27(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__31(_arch 2 0 31(_assignment(_trgt(7))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 3 0 32(_assignment(_trgt(6))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__33(_arch 4 0 33(_assignment(_trgt(5))(_sens(0(1))(0(0))(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 5 -1)
)
I 000051 55 1495          1688964320452 gate_level
(_unit VHDL(controller 0 5(gate_level 0 17))
	(_version ve8)
	(_time 1688964320453 2023.07.10 08:15:20)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 06070500565107110005145c010055005500030104)
	(_ent
		(_time 1688964222179)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 12(_ent(_out))))
		(_sig(_int is_add -1 0 19(_arch(_uni))))
		(_sig(_int is_sub -1 0 20(_arch(_uni))))
		(_sig(_int is_and -1 0 21(_arch(_uni))))
		(_sig(_int is_sll -1 0 22(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__27(_arch 1 0 27(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(4))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(7))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(6))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(5))(_sens(0(1))(0(0))(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 6 -1)
)
I 000049 55 1300          1688964372612 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688964372613 2023.07.10 08:16:12)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code c2c79497c19492d4c1c28498c7c4c7c496c494c5c0)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688964372621 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 21))
	(_version ve8)
	(_time 1688964372622 2023.07.10 08:16:12)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code d2d78581d88583c4d384948980d5d6d4d3d4d5d4d7)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 24(_ent (_in))))
				(_port(_int src1 4 0 25(_ent (_in))))
				(_port(_int src2 4 0 26(_ent (_in))))
				(_port(_int result 4 0 27(_ent (_out))))
				(_port(_int status 5 0 28(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 37(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 31(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 32(_arch(_uni))))
		(_sig(_int alu_src2 7 0 33(_arch(_uni))))
		(_sig(_int alu_result 7 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__42(_arch 1 0 42(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__44(_arch 2 0 44(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__45(_arch 3 0 45(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688964372641 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688964372642 2023.07.10 08:16:12)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code e1e4e7b2e5b6e1f4b2e4f2bab4e7e0e7e6e7e4e7b5)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688964372649 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688964372650 2023.07.10 08:16:12)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code f1f4a2a1a3a7a0e7f5f4b2aaa5f7f0f7a2f6f4f7f0)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688964372656 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688964372657 2023.07.10 08:16:12)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code f1f4a2a1f4a6a1e7f6f7e3aea1f2f7f7f0f7f5f7f5)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688964372664 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688964372665 2023.07.10 08:16:12)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 00055a0655565717060e125b540603070406090656)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1495          1688964372671 gate_level
(_unit VHDL(controller 0 5(gate_level 0 17))
	(_version ve8)
	(_time 1688964372672 2023.07.10 08:16:12)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 00055006565701170603125a070653065306050702)
	(_ent
		(_time 1688964222179)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 12(_ent(_out))))
		(_sig(_int is_add -1 0 19(_arch(_uni))))
		(_sig(_int is_sub -1 0 20(_arch(_uni))))
		(_sig(_int is_and -1 0 21(_arch(_uni))))
		(_sig(_int is_sll -1 0 22(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__27(_arch 1 0 27(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(4))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(7))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(6))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(5))(_sens(0(1))(0(0))(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 6 -1)
)
I 000051 55 1923          1688964372678 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688964372679 2023.07.10 08:16:12)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 00045106055753160d07135b550605070205560606)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1621          1688964372686 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 17))
	(_version ve8)
	(_time 1688964372687 2023.07.10 08:16:12)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 10154a17454647071643024b441613171416191646)
	(_ent
		(_time 1688964222193)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 1 0 21(_ent (_in))))
				(_port(_int write_address 1 0 22(_ent (_in))))
				(_port(_int write_data 2 0 23(_ent (_in))))
				(_port(_int reg_write -1 0 25(_ent (_in))))
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int data_out 2 0 28(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 36(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)((_others(i 2))))
			((write_data)((_others(i 2))))
			((reg_write)((i 2)))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
			(_port
				((read_address)(read_address))
				((write_address)(write_address))
				((write_data)(write_data))
				((reg_write)(reg_write))
				((clk)(clk))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3874          1688964372692 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 34))
	(_version ve8)
	(_time 1688964372693 2023.07.10 08:16:12)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 10154a17454647071312024b441613171416191646)
	(_ent
		(_time 1688964222199)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 39(_ent (_in))))
				(_port(_int write_back -1 0 41(_ent (_out))))
				(_port(_int mem_write -1 0 42(_ent (_out))))
				(_port(_int alu_op 5 0 43(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 6 0 51(_ent (_in))))
				(_port(_int read_reg2 6 0 52(_ent (_in))))
				(_port(_int write_reg1 6 0 54(_ent (_in))))
				(_port(_int write_reg2 6 0 55(_ent (_in))))
				(_port(_int reg_write1 -1 0 57(_ent (_in))))
				(_port(_int reg_write2 -1 0 58(_ent (_in))))
				(_port(_int write_data1 7 0 60(_ent (_in))))
				(_port(_int write_data2 7 0 61(_ent (_in))))
				(_port(_int clk -1 0 63(_ent (_in))))
				(_port(_int data_out1 7 0 65(_ent (_out))))
				(_port(_int data_out2 7 0 66(_ent (_out))))
			)
		)
	)
	(_inst c 0 86(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 94(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extened_immediate 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1((_dto i 11 i 0)))))
		(_port(_int address 2 0 25(_ent(_out))))
		(_port(_int write_back -1 0 27(_ent(_out))))
		(_port(_int mem_write -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 3 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 51(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 8 0 73(_arch(_uni))))
		(_sig(_int rd_address 8 0 74(_arch(_uni))))
		(_sig(_int rs_address 8 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 9 0 76(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__83(_arch 1 0 83(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__84(_arch 2 0 84(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 1085          1688964974987 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688964974988 2023.07.10 08:26:14)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code c9c9ce9cc99e99dc9dc8db939dcfcecf9dcfc0cfcd)
	(_ent
		(_time 1688964974981)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000051 55 962           1688965481166 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 25))
	(_version ve8)
	(_time 1688965481167 2023.07.10 08:34:41)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 14101113114240071744074e461215131417161717)
	(_ent
		(_time 1688965481164)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 1 0 15(_ent(_in))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_port(_int data_out 0 0 20(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1644          1688965687140 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688965687141 2023.07.10 08:38:07)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code a5a7fdf2f5f3f2b2a2a6b7fef1a3a6a2a1a3aca3f3)
	(_ent
		(_time 1688965687138)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 2088          1688966150572 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688966150573 2023.07.10 08:45:50)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code f3f0a3a3f1a5a7e0f5a5e0a9a1f5f2f4f3f0f1f0f0)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 47(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 52(_array -1((_dto c 0 i 0)))))
				(_port(_int input 5 0 52(_ent (_in))))
				(_port(_int reset -1 0 53(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 57(_array -1((_dto c 1 i 0)))))
				(_port(_int output 6 0 57(_ent (_out))))
			)
		)
	)
	(_inst pc 0 66(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 37(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 61(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 4 0 61(_arch(_uni))))
		(_sig(_int pc_get 4 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 2745          1688966820357 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688966820358 2023.07.10 08:57:00)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 48474e4a411e1c5b4f1f5b121a4e494f484b4a4b4b)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 47(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 52(_array -1((_dto c 0 i 0)))))
				(_port(_int input 5 0 52(_ent (_in))))
				(_port(_int reset -1 0 53(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 57(_array -1((_dto c 1 i 0)))))
				(_port(_int output 6 0 57(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 29(_ent (_in))))
				(_port(_int clk -1 0 30(_ent (_in))))
				(_port(_int data 2 0 33(_ent (_out))))
				(_port(_int write_address 3 0 37(_ent (_in))))
				(_port(_int write_data 2 0 38(_ent (_in))))
				(_port(_int reg_write -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst pc 0 68(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 80(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 37(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 61(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 4 0 61(_arch(_uni))))
		(_sig(_int pc_get 4 0 62(_arch(_uni))))
		(_sig(_int instruction 4 0 63(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000049 55 1300          1688966986582 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688966986583 2023.07.10 08:59:46)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 9394c29c91c5c3859093d5c996959695c795c59491)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688966986590 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 21))
	(_version ve8)
	(_time 1688966986591 2023.07.10 08:59:46)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code a2a5f2f4a8f5f3b4a3f4e4f9f0a5a6a4a3a4a5a4a7)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 24(_ent (_in))))
				(_port(_int src1 4 0 25(_ent (_in))))
				(_port(_int src2 4 0 26(_ent (_in))))
				(_port(_int result 4 0 27(_ent (_out))))
				(_port(_int status 5 0 28(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 37(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 31(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 32(_arch(_uni))))
		(_sig(_int alu_src2 7 0 33(_arch(_uni))))
		(_sig(_int alu_result 7 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__42(_arch 1 0 42(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__44(_arch 2 0 44(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__45(_arch 3 0 45(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688966986604 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688966986605 2023.07.10 08:59:46)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code b2b5b3e6b5e5b2a7e1b7a1e9e7b4b3b4b5b4b7b4e6)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(13)(0)(4)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(17)(19)(5)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(18)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688966986612 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688966986613 2023.07.10 08:59:46)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code b2b5e6e6e3e4e3a4b6b7f1e9e6b4b3b4e1b5b7b4b3)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688966986619 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688966986620 2023.07.10 08:59:46)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code c2c59697c49592d4c5c4d09d92c1c4c4c3c4c6c4c6)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688966986627 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688966986628 2023.07.10 08:59:46)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code c2c59e97959495d5c4ccd09996c4c1c5c6c4cbc494)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1923          1688966986637 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688966986638 2023.07.10 08:59:46)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code d1d78683d58682c7dcd6c28a84d7d4d6d3d487d7d7)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688966986645 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688966986646 2023.07.10 08:59:46)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code d1d68d83858786c6d6d2c38a85d7d2d6d5d7d8d787)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3874          1688966986651 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 34))
	(_version ve8)
	(_time 1688966986652 2023.07.10 08:59:46)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code e1e6bdb2b5b7b6f6e2e3f3bab5e7e2e6e5e7e8e7b7)
	(_ent
		(_time 1688964222199)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 39(_ent (_in))))
				(_port(_int write_back -1 0 41(_ent (_out))))
				(_port(_int mem_write -1 0 42(_ent (_out))))
				(_port(_int alu_op 5 0 43(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 6 0 51(_ent (_in))))
				(_port(_int read_reg2 6 0 52(_ent (_in))))
				(_port(_int write_reg1 6 0 54(_ent (_in))))
				(_port(_int write_reg2 6 0 55(_ent (_in))))
				(_port(_int reg_write1 -1 0 57(_ent (_in))))
				(_port(_int reg_write2 -1 0 58(_ent (_in))))
				(_port(_int write_data1 7 0 60(_ent (_in))))
				(_port(_int write_data2 7 0 61(_ent (_in))))
				(_port(_int clk -1 0 63(_ent (_in))))
				(_port(_int data_out1 7 0 65(_ent (_out))))
				(_port(_int data_out2 7 0 66(_ent (_out))))
			)
		)
	)
	(_inst c 0 86(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 94(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extened_immediate 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1((_dto i 11 i 0)))))
		(_port(_int address 2 0 25(_ent(_out))))
		(_port(_int write_back -1 0 27(_ent(_out))))
		(_port(_int mem_write -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 3 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 51(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 8 0 73(_arch(_uni))))
		(_sig(_int rd_address 8 0 74(_arch(_uni))))
		(_sig(_int rs_address 8 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 9 0 76(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__83(_arch 1 0 83(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__84(_arch 2 0 84(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 1085          1688966986659 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688966986660 2023.07.10 08:59:46)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code e1e6e0b2e9b6b1f4b5e0f3bbb5e7e6e7b5e7e8e7e5)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688967002161 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688967002162 2023.07.10 09:00:02)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 6d6e3b6d383b3d7b6e6d2b37686b686b396b3b6a6f)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688967002170 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 21))
	(_version ve8)
	(_time 1688967002171 2023.07.10 09:00:02)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 7c7f2b7c272b2d6a7d2a3a272e7b787a7d7a7b7a79)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 24(_ent (_in))))
				(_port(_int src1 4 0 25(_ent (_in))))
				(_port(_int src2 4 0 26(_ent (_in))))
				(_port(_int result 4 0 27(_ent (_out))))
				(_port(_int status 5 0 28(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 37(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 31(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 32(_arch(_uni))))
		(_sig(_int alu_src2 7 0 33(_arch(_uni))))
		(_sig(_int alu_result 7 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__42(_arch 1 0 42(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__44(_arch 2 0 44(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__45(_arch 3 0 45(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688967002184 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688967002185 2023.07.10 09:00:02)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 8c8f8a82dadb8c99df899fd7d98a8d8a8b8a898ad8)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688967002191 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688967002192 2023.07.10 09:00:02)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 8c8fdf828cdadd9a8889cfd7d88a8d8adf8b898a8d)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688967002198 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688967002199 2023.07.10 09:00:02)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 9c9fcf93cbcbcc8a9b9a8ec3cc9f9a9a9d9a989a98)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688967002205 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688967002206 2023.07.10 09:00:02)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 9c9fc7939acacb8b9a928ec7c89a9f9b989a959aca)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1923          1688967002216 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688967002217 2023.07.10 09:00:02)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code aba9fbfcfcfcf8bda6acb8f0feadaeaca9aefdadad)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(9)(10)(11)(12)(13)(14)(15))(_sens(8))(_mon)(_read(0)(1)(2)(3)(4)(5)(6)(7)(11)(12)(13)(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688967002224 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688967002225 2023.07.10 09:00:02)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code aba8f0fcacfdfcbcaca8b9f0ffada8acafada2adfd)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4046          1688967002230 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 34))
	(_version ve8)
	(_time 1688967002231 2023.07.10 09:00:02)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code bbb8e0efbcedecacb8b9a9e0efbdb8bcbfbdb2bded)
	(_ent
		(_time 1688964222199)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 39(_ent (_in))))
				(_port(_int write_back -1 0 41(_ent (_out))))
				(_port(_int mem_write -1 0 42(_ent (_out))))
				(_port(_int alu_op 5 0 43(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 6 0 51(_ent (_in))))
				(_port(_int read_reg2 6 0 52(_ent (_in))))
				(_port(_int write_reg1 6 0 54(_ent (_in))))
				(_port(_int write_reg2 6 0 55(_ent (_in))))
				(_port(_int reg_write1 -1 0 57(_ent (_in))))
				(_port(_int reg_write2 -1 0 58(_ent (_in))))
				(_port(_int write_data1 7 0 60(_ent (_in))))
				(_port(_int write_data2 7 0 61(_ent (_in))))
				(_port(_int clk -1 0 63(_ent (_in))))
				(_port(_int data_out1 7 0 65(_ent (_out))))
				(_port(_int data_out2 7 0 66(_ent (_out))))
			)
		)
	)
	(_inst c 0 86(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(_open))
				((status_write)(_open))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst r 0 94(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extened_immediate 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1((_dto i 11 i 0)))))
		(_port(_int address 2 0 25(_ent(_out))))
		(_port(_int write_back -1 0 27(_ent(_out))))
		(_port(_int mem_write -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 3 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 51(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 8 0 73(_arch(_uni))))
		(_sig(_int rd_address 8 0 74(_arch(_uni))))
		(_sig(_int rs_address 8 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 9 0 76(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__83(_arch 1 0 83(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__84(_arch 2 0 84(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 2745          1688967002236 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688967002237 2023.07.10 09:00:02)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code bbb8eaefe8edefa8bfb8a8e1e9bdbabcbbb8b9b8b8)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 47(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 52(_array -1((_dto c 0 i 0)))))
				(_port(_int input 5 0 52(_ent (_in))))
				(_port(_int reset -1 0 53(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 57(_array -1((_dto c 1 i 0)))))
				(_port(_int output 6 0 57(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 29(_ent (_in))))
				(_port(_int clk -1 0 30(_ent (_in))))
				(_port(_int data 2 0 33(_ent (_out))))
				(_port(_int write_address 3 0 37(_ent (_in))))
				(_port(_int write_data 2 0 38(_ent (_in))))
				(_port(_int reg_write -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst pc 0 68(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 80(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 37(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 61(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 4 0 61(_arch(_uni))))
		(_sig(_int pc_get 4 0 62(_arch(_uni))))
		(_sig(_int instruction 4 0 63(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 1085          1688967002242 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688967002243 2023.07.10 09:00:02)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code bbb8bdefe0ecebaeefbaa9e1efbdbcbdefbdb2bdbf)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688967018074 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688967018075 2023.07.10 09:00:18)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 9f909290c8c9cf899c9fd9c59a999a99cb99c9989d)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688967018083 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 21))
	(_version ve8)
	(_time 1688967018084 2023.07.10 09:00:18)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 9f909391c1c8ce899ec9d9c4cd989b999e9998999a)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 24(_ent (_in))))
				(_port(_int src1 4 0 25(_ent (_in))))
				(_port(_int src2 4 0 26(_ent (_in))))
				(_port(_int result 4 0 27(_ent (_out))))
				(_port(_int status 5 0 28(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 37(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 31(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 32(_arch(_uni))))
		(_sig(_int alu_src2 7 0 33(_arch(_uni))))
		(_sig(_int alu_result 7 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__42(_arch 1 0 42(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__44(_arch 2 0 44(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__45(_arch 3 0 45(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688967018096 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688967018097 2023.07.10 09:00:18)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code aea1f3f9fef9aebbfdabbdf5fba8afa8a9a8aba8fa)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688967018104 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688967018105 2023.07.10 09:00:18)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code beb1b6eab8e8efa8babbfde5eab8bfb8edb9bbb8bf)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688967018111 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688967018112 2023.07.10 09:00:18)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code beb1b6eaefe9eea8b9b8ace1eebdb8b8bfb8bab8ba)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688967018119 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688967018120 2023.07.10 09:00:18)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code cec1ce9bce9899d9c8c0dc959ac8cdc9cac8c7c898)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1590          1688967018125 gate_level
(_unit VHDL(controller 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688967018126 2023.07.10 09:00:18)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code cec1c49bcd99cfd9c8c0dc94c9c89dc89dc8cbc9cc)
	(_ent
		(_time 1688967002210)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_sig(_int is_add -1 0 21(_arch(_uni))))
		(_sig(_int is_sub -1 0 22(_arch(_uni))))
		(_sig(_int is_and -1 0 23(_arch(_uni))))
		(_sig(_int is_sll -1 0 24(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__29(_arch 1 0 29(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__31(_arch 2 0 31(_assignment(_trgt(6))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__32(_arch 3 0 32(_assignment(_trgt(9))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 4 0 33(_assignment(_trgt(8))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__34(_arch 5 0 34(_assignment(_trgt(7))(_sens(0(1))(0(0))(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 6 -1)
)
I 000051 55 1923          1688967018132 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688967018133 2023.07.10 09:00:18)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code ddd3d68f8c8a8ecbd0dace8688dbd8dadfd88bdbdb)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688967018141 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688967018142 2023.07.10 09:00:18)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code ddd2dd8fdc8b8acadadecf8689dbdedad9dbd4db8b)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4046          1688967018147 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 34))
	(_version ve8)
	(_time 1688967018148 2023.07.10 09:00:18)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code ddd2dd8fdc8b8acadedfcf8689dbdedad9dbd4db8b)
	(_ent
		(_time 1688964222199)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 39(_ent (_in))))
				(_port(_int write_back -1 0 41(_ent (_out))))
				(_port(_int mem_write -1 0 42(_ent (_out))))
				(_port(_int alu_op 5 0 43(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 6 0 51(_ent (_in))))
				(_port(_int read_reg2 6 0 52(_ent (_in))))
				(_port(_int write_reg1 6 0 54(_ent (_in))))
				(_port(_int write_reg2 6 0 55(_ent (_in))))
				(_port(_int reg_write1 -1 0 57(_ent (_in))))
				(_port(_int reg_write2 -1 0 58(_ent (_in))))
				(_port(_int write_data1 7 0 60(_ent (_in))))
				(_port(_int write_data2 7 0 61(_ent (_in))))
				(_port(_int clk -1 0 63(_ent (_in))))
				(_port(_int data_out1 7 0 65(_ent (_out))))
				(_port(_int data_out2 7 0 66(_ent (_out))))
			)
		)
	)
	(_inst c 0 86(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(_open))
				((status_write)(_open))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst r 0 94(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extened_immediate 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1((_dto i 11 i 0)))))
		(_port(_int address 2 0 25(_ent(_out))))
		(_port(_int write_back -1 0 27(_ent(_out))))
		(_port(_int mem_write -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 3 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 51(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 8 0 73(_arch(_uni))))
		(_sig(_int rd_address 8 0 74(_arch(_uni))))
		(_sig(_int rs_address 8 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 9 0 76(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__83(_arch 1 0 83(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__84(_arch 2 0 84(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 2745          1688967018153 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688967018154 2023.07.10 09:00:18)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code ede2e7beb8bbb9fee9eefeb7bfebeceaedeeefeeee)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 47(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 52(_array -1((_dto c 0 i 0)))))
				(_port(_int input 5 0 52(_ent (_in))))
				(_port(_int reset -1 0 53(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 57(_array -1((_dto c 1 i 0)))))
				(_port(_int output 6 0 57(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 29(_ent (_in))))
				(_port(_int clk -1 0 30(_ent (_in))))
				(_port(_int data 2 0 33(_ent (_out))))
				(_port(_int write_address 3 0 37(_ent (_in))))
				(_port(_int write_data 2 0 38(_ent (_in))))
				(_port(_int reg_write -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst pc 0 68(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 80(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 37(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 61(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 4 0 61(_arch(_uni))))
		(_sig(_int pc_get 4 0 62(_arch(_uni))))
		(_sig(_int instruction 4 0 63(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 1085          1688967018159 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688967018160 2023.07.10 09:00:18)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code ede2b0beb0babdf8b9ecffb7b9ebeaebb9ebe4ebe9)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688970214562 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688970214563 2023.07.10 09:53:34)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code e3e0b1b0e1b5b3f5e0e3a5b9e6e5e6e5b7e5b5e4e1)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688970214571 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688970214572 2023.07.10 09:53:34)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code f3f0a0a2f8a4a2e5f2a5b5a8a1f4f7f5f2f5f4f5f6)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688970214585 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688970214586 2023.07.10 09:53:34)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 020256040555021751071159570403040504070456)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(13)(0)(4)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(17)(19)(5)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(18)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688970214593 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688970214594 2023.07.10 09:53:34)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 020203045354531406074159560403045105070403)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5)(6)(10)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688970214601 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688970214602 2023.07.10 09:53:34)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 12121315144542041514004d421114141314161416)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688970214609 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688970214610 2023.07.10 09:53:34)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 12121b1545444505141c00494614111516141b1444)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(5)(6)(7)(8))(_sens(4))(_mon)(_read(0)(1)(2)(3)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1590          1688970214616 gate_level
(_unit VHDL(controller 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688970214617 2023.07.10 09:53:34)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 2222212676752335242c3078252471247124272520)
	(_ent
		(_time 1688967002210)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_sig(_int is_add -1 0 21(_arch(_uni))))
		(_sig(_int is_sub -1 0 22(_arch(_uni))))
		(_sig(_int is_and -1 0 23(_arch(_uni))))
		(_sig(_int is_sll -1 0 24(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__29(_arch 1 0 29(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__31(_arch 2 0 31(_assignment(_trgt(6))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__32(_arch 3 0 32(_assignment(_trgt(9))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 4 0 33(_assignment(_trgt(8))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__34(_arch 5 0 34(_assignment(_trgt(7))(_sens(0(1))(0(0))(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 6 -1)
)
I 000051 55 1923          1688970214623 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688970214624 2023.07.10 09:53:34)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 22232026257571342f253179772427252027742424)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(9)(10)(11)(12)(13)(14)(15))(_sens(8))(_mon)(_read(0)(1)(2)(3)(4)(5)(6)(7)(11)(12)(13)(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688970214632 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688970214633 2023.07.10 09:53:34)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 31313834656766263632236a653732363537383767)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3918          1688970214638 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 33))
	(_version ve8)
	(_time 1688970214639 2023.07.10 09:53:34)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 31313834656766263232236a653732363537383767)
	(_ent
		(_time 1688970214636)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 38(_ent (_in))))
				(_port(_int write_back -1 0 40(_ent (_out))))
				(_port(_int mem_write -1 0 41(_ent (_out))))
				(_port(_int alu_op 4 0 42(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 50(_ent (_in))))
				(_port(_int read_reg2 5 0 51(_ent (_in))))
				(_port(_int write_reg1 5 0 53(_ent (_in))))
				(_port(_int write_reg2 5 0 54(_ent (_in))))
				(_port(_int reg_write1 -1 0 56(_ent (_in))))
				(_port(_int reg_write2 -1 0 57(_ent (_in))))
				(_port(_int write_data1 6 0 59(_ent (_in))))
				(_port(_int write_data2 6 0 60(_ent (_in))))
				(_port(_int clk -1 0 62(_ent (_in))))
				(_port(_int data_out1 6 0 64(_ent (_out))))
				(_port(_int data_out2 6 0 65(_ent (_out))))
			)
		)
	)
	(_inst c 0 85(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(_open))
				((status_write)(_open))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst r 0 93(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extened_immediate 0 0 24(_ent(_out))))
		(_port(_int write_back -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 72(_arch(_uni))))
		(_sig(_int rd_address 7 0 73(_arch(_uni))))
		(_sig(_int rs_address 7 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 75(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(14))(_sens(0(d_15_12))))))
			(line__82(_arch 1 0 82(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(15))(_sens(0(d_11_8))))))
			(line__83(_arch 2 0 83(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(16))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 1085          1688970214646 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688970214647 2023.07.10 09:53:34)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 31316534396661246530236b653736376537383735)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688970221873 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688970221874 2023.07.10 09:53:41)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 74752375712224627774322e717271722072227376)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688970221881 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688970221882 2023.07.10 09:53:41)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 8382d58c88d4d29582d5c5d8d18487858285848586)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688970221895 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688970221896 2023.07.10 09:53:41)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 8382848d85d48396d08690d8d685828584858685d7)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(13)(0)(4)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(17)(19)(5)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(18)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688970221903 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688970221904 2023.07.10 09:53:41)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 9392c19cc3c5c2859796d0c8c7959295c094969592)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5)(6)(10)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688970221911 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688970221912 2023.07.10 09:53:41)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 9392c19c94c4c385949581ccc39095959295979597)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688970221919 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688970221920 2023.07.10 09:53:41)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code a2a3f8f5f5f4f5b5a4acb0f9f6a4a1a5a6a4aba4f4)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1590          1688970221926 gate_level
(_unit VHDL(controller 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688970221927 2023.07.10 09:53:41)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code a2a3f2f5f6f5a3b5a4acb0f8a5a4f1a4f1a4a7a5a0)
	(_ent
		(_time 1688967002210)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_sig(_int is_add -1 0 21(_arch(_uni))))
		(_sig(_int is_sub -1 0 22(_arch(_uni))))
		(_sig(_int is_and -1 0 23(_arch(_uni))))
		(_sig(_int is_sll -1 0 24(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__29(_arch 1 0 29(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__31(_arch 2 0 31(_assignment(_trgt(6))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__32(_arch 3 0 32(_assignment(_trgt(9))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 4 0 33(_assignment(_trgt(8))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__34(_arch 5 0 34(_assignment(_trgt(7))(_sens(0(1))(0(0))(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 6 -1)
)
I 000051 55 1923          1688970221933 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688970221934 2023.07.10 09:53:41)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code b2b2e3e6b5e5e1a4bfb5a1e9e7b4b7b5b0b7e4b4b4)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688970221941 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688970221942 2023.07.10 09:53:41)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code b2b3e8e6e5e4e5a5b5b1a0e9e6b4b1b5b6b4bbb4e4)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3918          1688970221947 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 33))
	(_version ve8)
	(_time 1688970221948 2023.07.10 09:53:41)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code b2b3e8e6e5e4e5a5b1b1a0e9e6b4b1b5b6b4bbb4e4)
	(_ent
		(_time 1688970214635)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 38(_ent (_in))))
				(_port(_int write_back -1 0 40(_ent (_out))))
				(_port(_int mem_write -1 0 41(_ent (_out))))
				(_port(_int alu_op 4 0 42(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 50(_ent (_in))))
				(_port(_int read_reg2 5 0 51(_ent (_in))))
				(_port(_int write_reg1 5 0 53(_ent (_in))))
				(_port(_int write_reg2 5 0 54(_ent (_in))))
				(_port(_int reg_write1 -1 0 56(_ent (_in))))
				(_port(_int reg_write2 -1 0 57(_ent (_in))))
				(_port(_int write_data1 6 0 59(_ent (_in))))
				(_port(_int write_data2 6 0 60(_ent (_in))))
				(_port(_int clk -1 0 62(_ent (_in))))
				(_port(_int data_out1 6 0 64(_ent (_out))))
				(_port(_int data_out2 6 0 65(_ent (_out))))
			)
		)
	)
	(_inst c 0 85(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(_open))
				((status_write)(_open))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst r 0 93(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extened_immediate 0 0 24(_ent(_out))))
		(_port(_int write_back -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 72(_arch(_uni))))
		(_sig(_int rd_address 7 0 73(_arch(_uni))))
		(_sig(_int rs_address 7 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 75(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(14))(_sens(0(d_15_12))))))
			(line__82(_arch 1 0 82(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(15))(_sens(0(d_11_8))))))
			(line__83(_arch 2 0 83(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(16))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 1085          1688970221955 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688970221956 2023.07.10 09:53:41)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code c2c3c597c99592d796c3d09896c4c5c496c4cbc4c6)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688970274635 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688970274636 2023.07.10 09:54:34)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 9193c49e91c7c1879291d7cb94979497c597c79693)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688970274643 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688970274644 2023.07.10 09:54:34)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 9193c59f98c6c08790c7d7cac39695979097969794)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688970274657 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688970274658 2023.07.10 09:54:34)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code a1a3a4f6a5f6a1b4f2a4b2faf4a7a0a7a6a7a4a7f5)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(13)(0)(4)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(17)(19)(5)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(18)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688970274666 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688970274667 2023.07.10 09:54:34)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code b0b2e0e4e3e6e1a6b4b5f3ebe4b6b1b6e3b7b5b6b1)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5)(6)(10)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688970274674 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688970274675 2023.07.10 09:54:34)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code b0b2e0e4b4e7e0a6b7b6a2efe0b3b6b6b1b6b4b6b4)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688970274681 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688970274682 2023.07.10 09:54:34)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code c0c29895959697d7c6ced29b94c6c3c7c4c6c9c696)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(5)(6)(7)(8))(_sens(4))(_mon)(_read(0)(1)(2)(3)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1590          1688970274688 gate_level
(_unit VHDL(controller 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688970274689 2023.07.10 09:54:34)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code c0c292959697c1d7c6ced29ac7c693c693c6c5c7c2)
	(_ent
		(_time 1688967002210)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_sig(_int is_add -1 0 21(_arch(_uni))))
		(_sig(_int is_sub -1 0 22(_arch(_uni))))
		(_sig(_int is_and -1 0 23(_arch(_uni))))
		(_sig(_int is_sll -1 0 24(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__29(_arch 1 0 29(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__31(_arch 2 0 31(_assignment(_trgt(6))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__32(_arch 3 0 32(_assignment(_trgt(9))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 4 0 33(_assignment(_trgt(8))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__34(_arch 5 0 34(_assignment(_trgt(7))(_sens(0(1))(0(0))(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 6 -1)
)
I 000051 55 1923          1688970274695 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688970274696 2023.07.10 09:54:34)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code d0d38382d58783c6ddd7c38b85d6d5d7d2d586d6d6)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(9)(10)(11)(12)(13)(14)(15))(_sens(8))(_mon)(_read(0)(1)(2)(3)(4)(5)(6)(7)(11)(12)(13)(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688970274704 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688970274705 2023.07.10 09:54:34)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code d0d28882858687c7d7d3c28b84d6d3d7d4d6d9d686)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3918          1688970274710 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 33))
	(_version ve8)
	(_time 1688970274711 2023.07.10 09:54:34)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code d0d28882858687c7d3d3c28b84d6d3d7d4d6d9d686)
	(_ent
		(_time 1688970214635)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 38(_ent (_in))))
				(_port(_int write_back -1 0 40(_ent (_out))))
				(_port(_int mem_write -1 0 41(_ent (_out))))
				(_port(_int alu_op 4 0 42(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 50(_ent (_in))))
				(_port(_int read_reg2 5 0 51(_ent (_in))))
				(_port(_int write_reg1 5 0 53(_ent (_in))))
				(_port(_int write_reg2 5 0 54(_ent (_in))))
				(_port(_int reg_write1 -1 0 56(_ent (_in))))
				(_port(_int reg_write2 -1 0 57(_ent (_in))))
				(_port(_int write_data1 6 0 59(_ent (_in))))
				(_port(_int write_data2 6 0 60(_ent (_in))))
				(_port(_int clk -1 0 62(_ent (_in))))
				(_port(_int data_out1 6 0 64(_ent (_out))))
				(_port(_int data_out2 6 0 65(_ent (_out))))
			)
		)
	)
	(_inst c 0 85(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(_open))
				((status_write)(_open))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst r 0 93(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extened_immediate 0 0 24(_ent(_out))))
		(_port(_int write_back -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 72(_arch(_uni))))
		(_sig(_int rd_address 7 0 73(_arch(_uni))))
		(_sig(_int rs_address 7 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 75(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(14))(_sens(0(d_15_12))))))
			(line__82(_arch 1 0 82(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(15))(_sens(0(d_11_8))))))
			(line__83(_arch 2 0 83(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(16))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 1085          1688970274718 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688970274719 2023.07.10 09:54:34)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code dfddda8d80888fca8bdecd858bd9d8d98bd9d6d9db)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688970286667 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688970286668 2023.07.10 09:54:46)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 90919d9f91c6c0869390d6ca95969596c496c69792)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688970286675 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688970286676 2023.07.10 09:54:46)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 90919c9e98c7c18691c6d6cbc29794969196979695)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688970286689 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688970286690 2023.07.10 09:54:46)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code a0a1fdf7a5f7a0b5f3a5b3fbf5a6a1a6a7a6a5a6f4)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688970286699 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688970286700 2023.07.10 09:54:46)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code b0b1b8e4e3e6e1a6b4b5f3ebe4b6b1b6e3b7b5b6b1)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688970286706 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688970286707 2023.07.10 09:54:46)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code b0b1b8e4b4e7e0a6b7b6a2efe0b3b6b6b1b6b4b6b4)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688970286714 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688970286715 2023.07.10 09:54:46)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code bfbebfebbce9e8a8b9b1ade4ebb9bcb8bbb9b6b9e9)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(5)(6)(7)(8))(_sens(4))(_mon)(_read(0)(1)(2)(3)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1590          1688970286721 gate_level
(_unit VHDL(controller 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688970286722 2023.07.10 09:54:46)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code bfbeb5ebbfe8bea8b9b1ade5b8b9ecb9ecb9bab8bd)
	(_ent
		(_time 1688967002210)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_sig(_int is_add -1 0 21(_arch(_uni))))
		(_sig(_int is_sub -1 0 22(_arch(_uni))))
		(_sig(_int is_and -1 0 23(_arch(_uni))))
		(_sig(_int is_sll -1 0 24(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__29(_arch 1 0 29(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__31(_arch 2 0 31(_assignment(_trgt(6))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__32(_arch 3 0 32(_assignment(_trgt(9))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 4 0 33(_assignment(_trgt(8))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__34(_arch 5 0 34(_assignment(_trgt(7))(_sens(0(1))(0(0))(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 6 -1)
)
I 000051 55 1923          1688970286728 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688970286729 2023.07.10 09:54:46)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code cfcfc49a9c989cd9c2c8dc949ac9cac8cdca99c9c9)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(9)(10)(11)(12)(13)(14)(15))(_sens(8))(_mon)(_read(0)(1)(2)(3)(4)(5)(6)(7)(11)(12)(13)(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688970286737 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688970286738 2023.07.10 09:54:46)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code cfcecf9acc9998d8c8ccdd949bc9ccc8cbc9c6c999)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3918          1688970286743 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 33))
	(_version ve8)
	(_time 1688970286744 2023.07.10 09:54:46)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code cfcecf9acc9998d8ccccdd949bc9ccc8cbc9c6c999)
	(_ent
		(_time 1688970214635)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 38(_ent (_in))))
				(_port(_int write_back -1 0 40(_ent (_out))))
				(_port(_int mem_write -1 0 41(_ent (_out))))
				(_port(_int alu_op 4 0 42(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 50(_ent (_in))))
				(_port(_int read_reg2 5 0 51(_ent (_in))))
				(_port(_int write_reg1 5 0 53(_ent (_in))))
				(_port(_int write_reg2 5 0 54(_ent (_in))))
				(_port(_int reg_write1 -1 0 56(_ent (_in))))
				(_port(_int reg_write2 -1 0 57(_ent (_in))))
				(_port(_int write_data1 6 0 59(_ent (_in))))
				(_port(_int write_data2 6 0 60(_ent (_in))))
				(_port(_int clk -1 0 62(_ent (_in))))
				(_port(_int data_out1 6 0 64(_ent (_out))))
				(_port(_int data_out2 6 0 65(_ent (_out))))
			)
		)
	)
	(_inst c 0 85(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(_open))
				((status_write)(_open))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst r 0 93(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extened_immediate 0 0 24(_ent(_out))))
		(_port(_int write_back -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 72(_arch(_uni))))
		(_sig(_int rd_address 7 0 73(_arch(_uni))))
		(_sig(_int rs_address 7 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 75(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(14))(_sens(0(d_15_12))))))
			(line__82(_arch 1 0 82(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(15))(_sens(0(d_11_8))))))
			(line__83(_arch 2 0 83(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(16))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 1085          1688970286751 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688970286752 2023.07.10 09:54:46)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code dfde828d80888fca8bdecd858bd9d8d98bd9d6d9db)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000051 55 6585          1688970306124 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688970306125 2023.07.10 09:55:06)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 8edb8880dad8da9ddfde9dd4dc888f898e8d8c8d8d)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 0 i 0)))))
				(_port(_int input 8 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 1 i 0)))))
				(_port(_int output 9 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int extened_immediate 4 0 79(_ent (_out))))
				(_port(_int write_back -1 0 81(_ent (_out))))
				(_port(_int mem_write -1 0 82(_ent (_out))))
				(_port(_int alu_op 6 0 83(_ent (_out))))
			)
		)
	)
	(_inst pc 0 112(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 123(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst rs 0 134(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(rs_data_set))
			((reset)(reset))
			((clk)(clk))
			((output)(rs_data_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst rd 0 145(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(rd_data_set))
			((reset)(reset))
			((clk)(clk))
			((output)(rd_data_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst rd_reg 0 156(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(rd_data_set))
			((reset)(reset))
			((clk)(clk))
			((output)(rd_data_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 168(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 180(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(rs_data_set))
			((rd)(rd_data_set))
			((extened_immediate)(immediate_set))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((extened_immediate)(extened_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((alu_op)(alu_op))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 83(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 88(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 7 0 88(_arch(_uni))))
		(_sig(_int pc_get 7 0 89(_arch(_uni))))
		(_sig(_int instruction_get 7 0 91(_arch(_uni))))
		(_sig(_int instruction_set 7 0 92(_arch(_uni))))
		(_sig(_int rs_address_get 7 0 94(_arch(_uni))))
		(_sig(_int rs_address_set 7 0 95(_arch(_uni))))
		(_sig(_int rs_data_get 7 0 97(_arch(_uni))))
		(_sig(_int rs_data_set 7 0 98(_arch(_uni))))
		(_sig(_int rd_address_get 7 0 100(_arch(_uni))))
		(_sig(_int rd_address_set 7 0 101(_arch(_uni))))
		(_sig(_int rd_data_get 7 0 103(_arch(_uni))))
		(_sig(_int rd_data_set 7 0 104(_arch(_uni))))
		(_sig(_int immediate_set 7 0 106(_arch(_uni))))
		(_sig(_int immediate_get 7 0 107(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 5525          1688970975766 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688970975767 2023.07.10 10:06:15)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 56060155510002450501450c045057515655545555)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 0 i 0)))))
				(_port(_int input 9 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 1 i 0)))))
				(_port(_int output 10 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int extened_immediate 4 0 79(_ent (_out))))
				(_port(_int write_back -1 0 81(_ent (_out))))
				(_port(_int mem_write -1 0 82(_ent (_out))))
				(_port(_int alu_op 6 0 83(_ent (_out))))
			)
		)
	)
	(_inst pc 0 104(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 115(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 126(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 138(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 150(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rd)(id_to_exec_set(d_52_37)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((extened_immediate)(extened_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((alu_op)(alu_op))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 83(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 88(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 7 0 88(_arch(_uni))))
		(_sig(_int pc_get 7 0 89(_arch(_uni))))
		(_sig(_int instruction_get 7 0 92(_arch(_uni))))
		(_sig(_int instruction_set 7 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{52~downto~0}~13 0 97(_array -1((_dto i 52 i 0)))))
		(_sig(_int id_to_exec_get 8 0 97(_arch(_uni))))
		(_sig(_int id_to_exec_set 8 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000049 55 1300          1688971150859 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688971150860 2023.07.10 10:09:10)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 4c1b414e1e1a1c5a4f4c0a16494a494a184a1a4b4e)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688971150868 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688971150869 2023.07.10 10:09:10)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 5c0b505e070b0d4a5d0a1a070e5b585a5d5a5b5a59)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688971150882 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688971150883 2023.07.10 10:09:10)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 6b3c366b3c3c6b7e386e78303e6d6a6d6c6d6e6d3f)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688971150890 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688971150891 2023.07.10 10:09:10)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 6b3c636b6a3d3a7d6f6e28303f6d6a6d386c6e6d6a)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688971150897 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688971150898 2023.07.10 10:09:10)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 7b2c737a2d2c2b6d7c7d69242b787d7d7a7d7f7d7f)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688971150905 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688971150906 2023.07.10 10:09:10)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 7b2c7b7a7c2d2c6c7d7569202f7d787c7f7d727d2d)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1590          1688971150912 gate_level
(_unit VHDL(controller 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688971150913 2023.07.10 10:09:10)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 7b2c717a7f2c7a6c7d7569217c7d287d287d7e7c79)
	(_ent
		(_time 1688967002210)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_sig(_int is_add -1 0 21(_arch(_uni))))
		(_sig(_int is_sub -1 0 22(_arch(_uni))))
		(_sig(_int is_and -1 0 23(_arch(_uni))))
		(_sig(_int is_sll -1 0 24(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__29(_arch 1 0 29(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__31(_arch 2 0 31(_assignment(_trgt(6))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__32(_arch 3 0 32(_assignment(_trgt(9))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 4 0 33(_assignment(_trgt(8))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__34(_arch 5 0 34(_assignment(_trgt(7))(_sens(0(1))(0(0))(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 6 -1)
)
I 000051 55 1923          1688971150918 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688971150919 2023.07.10 10:09:10)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 8adc8184deddd99c878d99d1df8c8f8d888fdc8c8c)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688971150927 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688971150928 2023.07.10 10:09:10)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 8add8a848edcdd9d8d8998d1de8c898d8e8c838cdc)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3963          1688971150933 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 35))
	(_version ve8)
	(_time 1688971150934 2023.07.10 10:09:10)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 9acd9a959ecccd8d999b88c1ce9c999d9e9c939ccc)
	(_ent
		(_time 1688971150931)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 40(_ent (_in))))
				(_port(_int write_back -1 0 42(_ent (_out))))
				(_port(_int mem_write -1 0 43(_ent (_out))))
				(_port(_int alu_op 4 0 44(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 52(_ent (_in))))
				(_port(_int read_reg2 5 0 53(_ent (_in))))
				(_port(_int write_reg1 5 0 55(_ent (_in))))
				(_port(_int write_reg2 5 0 56(_ent (_in))))
				(_port(_int reg_write1 -1 0 58(_ent (_in))))
				(_port(_int reg_write2 -1 0 59(_ent (_in))))
				(_port(_int write_data1 6 0 61(_ent (_in))))
				(_port(_int write_data2 6 0 62(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int data_out1 6 0 66(_ent (_out))))
				(_port(_int data_out2 6 0 67(_ent (_out))))
			)
		)
	)
	(_inst c 0 87(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(_open))
				((status_write)(_open))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst r 0 95(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extened_immediate 0 0 24(_ent(_out))))
		(_port(_int write_back -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 27(_ent(_out))))
		(_port(_int alu_src -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 74(_arch(_uni))))
		(_sig(_int rd_address 7 0 75(_arch(_uni))))
		(_sig(_int rs_address 7 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 77(_arch(_uni))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__84(_arch 1 0 84(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__85(_arch 2 0 85(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 1085          1688971150941 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688971150942 2023.07.10 10:09:10)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 9acdc795c2cdca8fce9b88c0ce9c9d9cce9c939c9e)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688971185573 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688971185574 2023.07.10 10:09:45)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code ebeeefb8b8bdbbfde8ebadb1eeedeeedbfedbdece9)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688971185583 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688971185584 2023.07.10 10:09:45)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code ebeeeeb9b1bcbafdeabdadb0b9ecefedeaedecedee)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688971185605 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688971185606 2023.07.10 10:09:45)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 0a0f5f0c5e5d0a1f590f19515f0c0b0c0d0c0f0c5e)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688971185613 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688971185614 2023.07.10 10:09:45)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 0a0f0a0c085c5b1c0e0f49515e0c0b0c590d0f0c0b)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688971185621 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688971185622 2023.07.10 10:09:45)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 1a1f1a1d4f4d4a0c1d1c08454a191c1c1b1c1e1c1e)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688971185629 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688971185630 2023.07.10 10:09:45)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 1a1f121d1e4c4d0d1c1408414e1c191d1e1c131c4c)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1590          1688971185637 gate_level
(_unit VHDL(controller 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688971185638 2023.07.10 10:09:45)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 292c2b2d767e283e2f273b732e2f7a2f7a2f2c2e2b)
	(_ent
		(_time 1688967002210)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_sig(_int is_add -1 0 21(_arch(_uni))))
		(_sig(_int is_sub -1 0 22(_arch(_uni))))
		(_sig(_int is_and -1 0 23(_arch(_uni))))
		(_sig(_int is_sll -1 0 24(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__29(_arch 1 0 29(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__31(_arch 2 0 31(_assignment(_trgt(6))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__32(_arch 3 0 32(_assignment(_trgt(9))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 4 0 33(_assignment(_trgt(8))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__34(_arch 5 0 34(_assignment(_trgt(7))(_sens(0(1))(0(0))(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 6 -1)
)
I 000051 55 1923          1688971185644 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688971185645 2023.07.10 10:09:45)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 292d2a2d257e7a3f242e3a727c2f2c2e2b2c7f2f2f)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(9)(10)(11)(12)(13)(14)(15))(_sens(8))(_mon)(_read(0)(1)(2)(3)(4)(5)(6)(7)(11)(12)(13)(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688971185652 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688971185653 2023.07.10 10:09:45)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 393c313c656f6e2e3e3a2b626d3f3a3e3d3f303f6f)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3964          1688971185658 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 35))
	(_version ve8)
	(_time 1688971185659 2023.07.10 10:09:45)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 393c313c656f6e2e3a382b626d3f3a3e3d3f303f6f)
	(_ent
		(_time 1688971185656)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 40(_ent (_in))))
				(_port(_int write_back -1 0 42(_ent (_out))))
				(_port(_int mem_write -1 0 43(_ent (_out))))
				(_port(_int alu_op 4 0 44(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 52(_ent (_in))))
				(_port(_int read_reg2 5 0 53(_ent (_in))))
				(_port(_int write_reg1 5 0 55(_ent (_in))))
				(_port(_int write_reg2 5 0 56(_ent (_in))))
				(_port(_int reg_write1 -1 0 58(_ent (_in))))
				(_port(_int reg_write2 -1 0 59(_ent (_in))))
				(_port(_int write_data1 6 0 61(_ent (_in))))
				(_port(_int write_data2 6 0 62(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int data_out1 6 0 66(_ent (_out))))
				(_port(_int data_out2 6 0 67(_ent (_out))))
			)
		)
	)
	(_inst c 0 87(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(_open))
				((status_write)(_open))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst r 0 95(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extended_immediate 0 0 24(_ent(_out))))
		(_port(_int write_back -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 27(_ent(_out))))
		(_port(_int alu_src -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 74(_arch(_uni))))
		(_sig(_int rd_address 7 0 75(_arch(_uni))))
		(_sig(_int rs_address 7 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 77(_arch(_uni))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__84(_arch 1 0 84(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__85(_arch 2 0 85(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 1085          1688971185666 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688971185667 2023.07.10 10:09:45)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 484d1d4a491f185d1c495a121c4e4f4e1c4e414e4c)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688971198385 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688971198386 2023.07.10 10:09:58)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code f7f7f1a7f1a1a7e1f4f7b1adf2f1f2f1a3f1a1f0f5)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688971198394 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688971198395 2023.07.10 10:09:58)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code f7f7f0a6f8a0a6e1f6a1b1aca5f0f3f1f6f1f0f1f2)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688971198409 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688971198410 2023.07.10 10:09:58)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 07075001055007125402145c520106010001020153)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(13)(0)(4)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(17)(19)(5)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(18)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688971198417 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688971198418 2023.07.10 10:09:58)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 16161411434047001213554d421017104511131017)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5)(6)(10)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688971198425 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688971198426 2023.07.10 10:09:58)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 161614111441460011100449461510101710121012)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688971198433 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688971198434 2023.07.10 10:09:58)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 26262c22757071312028347d7220252122202f2070)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1590          1688971198440 gate_level
(_unit VHDL(controller 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688971198441 2023.07.10 10:09:58)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 26262622767127312028347c212075207520232124)
	(_ent
		(_time 1688967002210)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_sig(_int is_add -1 0 21(_arch(_uni))))
		(_sig(_int is_sub -1 0 22(_arch(_uni))))
		(_sig(_int is_and -1 0 23(_arch(_uni))))
		(_sig(_int is_sll -1 0 24(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__29(_arch 1 0 29(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__31(_arch 2 0 31(_assignment(_trgt(6))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__32(_arch 3 0 32(_assignment(_trgt(9))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 4 0 33(_assignment(_trgt(8))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__34(_arch 5 0 34(_assignment(_trgt(7))(_sens(0(1))(0(0))(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 6 -1)
)
I 000051 55 1923          1688971198447 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688971198448 2023.07.10 10:09:58)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 36373733356165203b31256d633033313433603030)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688971198456 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688971198457 2023.07.10 10:09:58)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 36363c33656061213135246d6230353132303f3060)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3964          1688971198462 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 35))
	(_version ve8)
	(_time 1688971198463 2023.07.10 10:09:58)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 36363c33656061213537246d6230353132303f3060)
	(_ent
		(_time 1688971185655)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 40(_ent (_in))))
				(_port(_int write_back -1 0 42(_ent (_out))))
				(_port(_int mem_write -1 0 43(_ent (_out))))
				(_port(_int alu_op 4 0 44(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 52(_ent (_in))))
				(_port(_int read_reg2 5 0 53(_ent (_in))))
				(_port(_int write_reg1 5 0 55(_ent (_in))))
				(_port(_int write_reg2 5 0 56(_ent (_in))))
				(_port(_int reg_write1 -1 0 58(_ent (_in))))
				(_port(_int reg_write2 -1 0 59(_ent (_in))))
				(_port(_int write_data1 6 0 61(_ent (_in))))
				(_port(_int write_data2 6 0 62(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int data_out1 6 0 66(_ent (_out))))
				(_port(_int data_out2 6 0 67(_ent (_out))))
			)
		)
	)
	(_inst c 0 87(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(_open))
				((status_write)(_open))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst r 0 95(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extended_immediate 0 0 24(_ent(_out))))
		(_port(_int write_back -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 27(_ent(_out))))
		(_port(_int alu_src -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 74(_arch(_uni))))
		(_sig(_int rd_address 7 0 75(_arch(_uni))))
		(_sig(_int rs_address 7 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 77(_arch(_uni))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__84(_arch 1 0 84(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__85(_arch 2 0 85(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 5837          1688971198468 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688971198469 2023.07.10 10:09:58)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 45454547411311561540561f174344424546474646)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 0 i 0)))))
				(_port(_int input 9 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 1 i 0)))))
				(_port(_int output 10 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int extended_immediate 4 0 79(_ent (_out))))
				(_port(_int write_back -1 0 81(_ent (_out))))
				(_port(_int mem_write -1 0 82(_ent (_out))))
				(_port(_int alu_src -1 0 83(_ent (_out))))
				(_port(_int alu_op 6 0 84(_ent (_out))))
			)
		)
	)
	(_inst pc 0 105(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 116(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 127(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 139(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 151(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_52_37)))
			((rd)(id_to_exec_set(d_36_21)))
			((extended_immediate)(id_to_exec_set(d_20_5)))
			((write_back)(id_to_exec_set(1)))
			((mem_write)(id_to_exec_set(0)))
			((alu_src)(id_to_exec_set(2)))
			((alu_op)(id_to_exec_set(d_4_3)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 89(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 7 0 89(_arch(_uni))))
		(_sig(_int pc_get 7 0 90(_arch(_uni))))
		(_sig(_int instruction_get 7 0 93(_arch(_uni))))
		(_sig(_int instruction_set 7 0 94(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{52~downto~0}~13 0 98(_array -1((_dto i 52 i 0)))))
		(_sig(_int id_to_exec_get 8 0 98(_arch(_uni))))
		(_sig(_int id_to_exec_set 8 0 99(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 1085          1688971198474 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688971198475 2023.07.10 10:09:58)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 45451247491215501144571f1143424311434c4341)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688971280116 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688971280117 2023.07.10 10:11:20)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 3e69383b6a686e283d3e78643b383b386a3868393c)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688971280125 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688971280126 2023.07.10 10:11:20)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 3e69393a63696f283f6878656c393a383f3839383b)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688971280140 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688971280141 2023.07.10 10:11:20)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 4d1a1b4f1c1a4d581e485e16184b4c4b4a4b484b19)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688971280148 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688971280149 2023.07.10 10:11:20)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 5d0a5e5e5a0b0c4b59581e06095b5c5b0e5a585b5c)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688971280155 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688971280156 2023.07.10 10:11:20)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 5d0a5e5e0d0a0d4b5a5b4f020d5e5b5b5c5b595b59)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688971280163 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688971280164 2023.07.10 10:11:20)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 6c3b676c6a3a3b7b6a627e37386a6f6b686a656a3a)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1590          1688971280170 gate_level
(_unit VHDL(controller 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688971280171 2023.07.10 10:11:20)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 6c3b6d6c693b6d7b6a627e366b6a3f6a3f6a696b6e)
	(_ent
		(_time 1688967002210)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_sig(_int is_add -1 0 21(_arch(_uni))))
		(_sig(_int is_sub -1 0 22(_arch(_uni))))
		(_sig(_int is_and -1 0 23(_arch(_uni))))
		(_sig(_int is_sll -1 0 24(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__29(_arch 1 0 29(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__31(_arch 2 0 31(_assignment(_trgt(6))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__32(_arch 3 0 32(_assignment(_trgt(9))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 4 0 33(_assignment(_trgt(8))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__34(_arch 5 0 34(_assignment(_trgt(7))(_sens(0(1))(0(0))(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 6 -1)
)
I 000051 55 1923          1688971280177 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688971280178 2023.07.10 10:11:20)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 6c3a6c6c3a3b3f7a616b7f37396a696b6e693a6a6a)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688971280186 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688971280187 2023.07.10 10:11:20)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 7c2b777d7a2a2b6b7b7f6e27287a7f7b787a757a2a)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3964          1688971280192 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 35))
	(_version ve8)
	(_time 1688971280193 2023.07.10 10:11:20)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 7c2b777d7a2a2b6b7f7d6e27287a7f7b787a757a2a)
	(_ent
		(_time 1688971185655)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 40(_ent (_in))))
				(_port(_int write_back -1 0 42(_ent (_out))))
				(_port(_int mem_write -1 0 43(_ent (_out))))
				(_port(_int alu_op 4 0 44(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 52(_ent (_in))))
				(_port(_int read_reg2 5 0 53(_ent (_in))))
				(_port(_int write_reg1 5 0 55(_ent (_in))))
				(_port(_int write_reg2 5 0 56(_ent (_in))))
				(_port(_int reg_write1 -1 0 58(_ent (_in))))
				(_port(_int reg_write2 -1 0 59(_ent (_in))))
				(_port(_int write_data1 6 0 61(_ent (_in))))
				(_port(_int write_data2 6 0 62(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int data_out1 6 0 66(_ent (_out))))
				(_port(_int data_out2 6 0 67(_ent (_out))))
			)
		)
	)
	(_inst c 0 87(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(_open))
				((status_write)(_open))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst r 0 95(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extended_immediate 0 0 24(_ent(_out))))
		(_port(_int write_back -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 27(_ent(_out))))
		(_port(_int alu_src -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 74(_arch(_uni))))
		(_sig(_int rd_address 7 0 75(_arch(_uni))))
		(_sig(_int rs_address 7 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 77(_arch(_uni))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__84(_arch 1 0 84(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__85(_arch 2 0 85(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 5837          1688971280198 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688971280199 2023.07.10 10:11:20)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 8cdb8d82dedad89fdc8b9fd6de8a8d8b8c8f8e8f8f)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 0 i 0)))))
				(_port(_int input 9 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 1 i 0)))))
				(_port(_int output 10 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int extended_immediate 4 0 79(_ent (_out))))
				(_port(_int write_back -1 0 81(_ent (_out))))
				(_port(_int mem_write -1 0 82(_ent (_out))))
				(_port(_int alu_src -1 0 83(_ent (_out))))
				(_port(_int alu_op 6 0 84(_ent (_out))))
			)
		)
	)
	(_inst pc 0 105(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 116(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 127(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 139(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 151(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_52_37)))
			((rd)(id_to_exec_set(d_36_21)))
			((extended_immediate)(id_to_exec_set(d_20_5)))
			((write_back)(id_to_exec_set(1)))
			((mem_write)(id_to_exec_set(0)))
			((alu_src)(id_to_exec_set(2)))
			((alu_op)(id_to_exec_set(d_4_3)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 89(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 7 0 89(_arch(_uni))))
		(_sig(_int pc_get 7 0 90(_arch(_uni))))
		(_sig(_int instruction_get 7 0 93(_arch(_uni))))
		(_sig(_int instruction_set 7 0 94(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{52~downto~0}~13 0 98(_array -1((_dto i 52 i 0)))))
		(_sig(_int id_to_exec_get 8 0 98(_arch(_uni))))
		(_sig(_int id_to_exec_set 8 0 99(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 1101          1688971280204 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688971280205 2023.07.10 10:11:20)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 8cdbda82d6dbdc99d88d9ed6d88a8b8ad88a858a88)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000051 55 6899          1688971711197 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688971711198 2023.07.10 10:18:31)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 24212120217270377521377e762225232427262727)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 0 i 0)))))
				(_port(_int input 12 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 1 i 0)))))
				(_port(_int output 13 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int extended_immediate 4 0 79(_ent (_out))))
				(_port(_int write_back -1 0 81(_ent (_out))))
				(_port(_int mem_write -1 0 82(_ent (_out))))
				(_port(_int alu_src -1 0 83(_ent (_out))))
				(_port(_int alu_op 6 0 84(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 91(_ent (_in))))
				(_port(_int D2 7 0 92(_ent (_in))))
				(_port(_int Immed 7 0 93(_ent (_in))))
				(_port(_int AluSrc -1 0 94(_ent (_in))))
				(_port(_int AluOP 8 0 95(_ent (_in))))
				(_port(_int result 7 0 96(_ent (_out))))
				(_port(_int status 9 0 97(_ent (_out))))
			)
		)
	)
	(_inst pc 0 116(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 127(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 138(_comp mid_reg)
		(_gen
			((size)((i 53)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 53)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 150(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 162(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_52_37)))
			((rd)(id_to_exec_set(d_36_21)))
			((extended_immediate)(id_to_exec_set(d_20_5)))
			((write_back)(id_to_exec_set(1)))
			((mem_write)(id_to_exec_set(0)))
			((alu_src)(id_to_exec_set(2)))
			((alu_op)(id_to_exec_set(d_4_3)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst exec_stage_comp 0 187(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_52_37)))
			((D2)(id_to_exec_get(d_36_21)))
			((Immed)(id_to_exec_get(d_20_5)))
			((AluSrc)(id_to_exec_get(2)))
			((AluOP)(id_to_exec_get(d_4_3)))
		)
		(_use(_ent . exec_stage)
			(_port
				((D1)(D1))
				((D2)(D2))
				((Immed)(Immed))
				((AluSrc)(AluSrc))
				((AluOP)(AluOP))
				((result)(result))
				((status)(status))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 91(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 97(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 101(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 10 0 101(_arch(_uni))))
		(_sig(_int pc_get 10 0 102(_arch(_uni))))
		(_sig(_int instruction_get 10 0 105(_arch(_uni))))
		(_sig(_int instruction_set 10 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{52~downto~0}~13 0 110(_array -1((_dto i 52 i 0)))))
		(_sig(_int id_to_exec_get 11 0 110(_arch(_uni))))
		(_sig(_int id_to_exec_set 11 0 111(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000049 55 1300          1688971830239 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688971830240 2023.07.10 10:20:30)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 1b1d181c484d4b0d181b5d411e1d1e1d4f1d4d1c19)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688971830249 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688971830250 2023.07.10 10:20:30)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 2b2d292e717c7a3d2a7d6d70792c2f2d2a2d2c2d2e)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688971830265 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688971830266 2023.07.10 10:20:30)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 3a3c693f6e6d3a2f693f29616f3c3b3c3d3c3f3c6e)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688971830273 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688971830274 2023.07.10 10:20:30)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 4a4c4c48481c1b5c4e4f09111e4c4b4c194d4f4c4b)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688971830281 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688971830282 2023.07.10 10:20:30)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 4a4c4c481f1d1a5c4d4c58151a494c4c4b4c4e4c4e)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688971830288 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688971830289 2023.07.10 10:20:30)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 595f575a050f0e4e5f574b020d5f5a5e5d5f505f0f)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1636          1688971830296 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688971830297 2023.07.10 10:20:30)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 595f5d5a060e584e5f0f4b035e5f0a5f0a5f5c5e5b)
	(_ent
		(_time 1688971830294)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__30(_arch 1 0 30(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 2 0 32(_assignment(_trgt(7))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__33(_arch 3 0 33(_assignment(_trgt(10))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 4 0 34(_assignment(_trgt(9))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__35(_arch 5 0 35(_assignment(_trgt(8))(_sens(0(1))(0(0))(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 6 -1)
)
I 000051 55 1923          1688971830303 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688971830304 2023.07.10 10:20:30)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 696e6c69653e3a7f646e7a323c6f6c6e6b6c3f6f6f)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688971830312 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688971830313 2023.07.10 10:20:30)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 696f6769353f3e7e6e6a7b323d6f6a6e6d6f606f3f)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3988          1688971830318 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 35))
	(_version ve8)
	(_time 1688971830319 2023.07.10 10:20:30)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 696f6769353f3e7e6a687b323d6f6a6e6d6f606f3f)
	(_ent
		(_time 1688971185655)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 40(_ent (_in))))
				(_port(_int write_back -1 0 42(_ent (_out))))
				(_port(_int mem_write -1 0 43(_ent (_out))))
				(_port(_int alu_op 4 0 44(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 52(_ent (_in))))
				(_port(_int read_reg2 5 0 53(_ent (_in))))
				(_port(_int write_reg1 5 0 55(_ent (_in))))
				(_port(_int write_reg2 5 0 56(_ent (_in))))
				(_port(_int reg_write1 -1 0 58(_ent (_in))))
				(_port(_int reg_write2 -1 0 59(_ent (_in))))
				(_port(_int write_data1 6 0 61(_ent (_in))))
				(_port(_int write_data2 6 0 62(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int data_out1 6 0 66(_ent (_out))))
				(_port(_int data_out2 6 0 67(_ent (_out))))
			)
		)
	)
	(_inst c 0 87(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(_open))
				((status_write)(_open))
				((alu_op)(alu_op))
				((alu_src)(_open))
			)
		)
	)
	(_inst r 0 95(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extended_immediate 0 0 24(_ent(_out))))
		(_port(_int write_back -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 27(_ent(_out))))
		(_port(_int alu_src -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 74(_arch(_uni))))
		(_sig(_int rd_address 7 0 75(_arch(_uni))))
		(_sig(_int rs_address 7 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 77(_arch(_uni))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__84(_arch 1 0 84(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__85(_arch 2 0 85(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 6899          1688971830324 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688971830325 2023.07.10 10:20:30)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 797f7d78712f2d6a287c6a232b7f787e797a7b7a7a)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 0 i 0)))))
				(_port(_int input 12 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 1 i 0)))))
				(_port(_int output 13 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int extended_immediate 4 0 79(_ent (_out))))
				(_port(_int write_back -1 0 81(_ent (_out))))
				(_port(_int mem_write -1 0 82(_ent (_out))))
				(_port(_int alu_src -1 0 83(_ent (_out))))
				(_port(_int alu_op 6 0 84(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 91(_ent (_in))))
				(_port(_int D2 7 0 92(_ent (_in))))
				(_port(_int Immed 7 0 93(_ent (_in))))
				(_port(_int AluSrc -1 0 94(_ent (_in))))
				(_port(_int AluOP 8 0 95(_ent (_in))))
				(_port(_int result 7 0 96(_ent (_out))))
				(_port(_int status 9 0 97(_ent (_out))))
			)
		)
	)
	(_inst pc 0 116(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 127(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 138(_comp mid_reg)
		(_gen
			((size)((i 53)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 53)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 150(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 162(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_52_37)))
			((rd)(id_to_exec_set(d_36_21)))
			((extended_immediate)(id_to_exec_set(d_20_5)))
			((write_back)(id_to_exec_set(1)))
			((mem_write)(id_to_exec_set(0)))
			((alu_src)(id_to_exec_set(2)))
			((alu_op)(id_to_exec_set(d_4_3)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst exec_stage_comp 0 187(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_52_37)))
			((D2)(id_to_exec_get(d_36_21)))
			((Immed)(id_to_exec_get(d_20_5)))
			((AluSrc)(id_to_exec_get(2)))
			((AluOP)(id_to_exec_get(d_4_3)))
		)
		(_use(_ent . exec_stage)
			(_port
				((D1)(D1))
				((D2)(D2))
				((Immed)(Immed))
				((AluSrc)(AluSrc))
				((AluOP)(AluOP))
				((result)(result))
				((status)(status))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 91(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 97(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 101(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 10 0 101(_arch(_uni))))
		(_sig(_int pc_get 10 0 102(_arch(_uni))))
		(_sig(_int instruction_get 10 0 105(_arch(_uni))))
		(_sig(_int instruction_set 10 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{52~downto~0}~13 0 110(_array -1((_dto i 52 i 0)))))
		(_sig(_int id_to_exec_get 11 0 110(_arch(_uni))))
		(_sig(_int id_to_exec_set 11 0 111(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 1101          1688971830330 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688971830331 2023.07.10 10:20:30)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 797f2a78792e296c2d786b232d7f7e7f2d7f707f7d)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000051 55 3988          1688971838145 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 35))
	(_version ve8)
	(_time 1688971838146 2023.07.10 10:20:38)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code fdf9f1adfcabaaeafefcefa6a9fbfefaf9fbf4fbab)
	(_ent
		(_time 1688971185655)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 40(_ent (_in))))
				(_port(_int write_back -1 0 42(_ent (_out))))
				(_port(_int mem_write -1 0 43(_ent (_out))))
				(_port(_int alu_op 4 0 44(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 52(_ent (_in))))
				(_port(_int read_reg2 5 0 53(_ent (_in))))
				(_port(_int write_reg1 5 0 55(_ent (_in))))
				(_port(_int write_reg2 5 0 56(_ent (_in))))
				(_port(_int reg_write1 -1 0 58(_ent (_in))))
				(_port(_int reg_write2 -1 0 59(_ent (_in))))
				(_port(_int write_data1 6 0 61(_ent (_in))))
				(_port(_int write_data2 6 0 62(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int data_out1 6 0 66(_ent (_out))))
				(_port(_int data_out2 6 0 67(_ent (_out))))
			)
		)
	)
	(_inst c 0 87(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(_open))
				((status_write)(_open))
				((alu_op)(alu_op))
				((alu_src)(_open))
			)
		)
	)
	(_inst r 0 95(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extended_immediate 0 0 24(_ent(_out))))
		(_port(_int write_back -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 27(_ent(_out))))
		(_port(_int alu_src -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 74(_arch(_uni))))
		(_sig(_int rd_address 7 0 75(_arch(_uni))))
		(_sig(_int rs_address 7 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 77(_arch(_uni))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__84(_arch 1 0 84(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__85(_arch 2 0 85(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000049 55 1300          1688971852237 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688971852238 2023.07.10 10:20:52)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 0b085b0d585d5b1d080b4d510e0d0e0d5f0d5d0c09)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688971852247 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688971852248 2023.07.10 10:20:52)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 1b184a1d414c4a0d1a4d5d40491c1f1d1a1d1c1d1e)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688971852263 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688971852264 2023.07.10 10:20:52)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 2a292a2e7e7d2a3f792f39717f2c2b2c2d2c2f2c7e)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688971852271 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688971852272 2023.07.10 10:20:52)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 2a297f2e287c7b3c2e2f69717e2c2b2c792d2f2c2b)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5)(6)(10)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688971852278 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688971852279 2023.07.10 10:20:52)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 3a396f3f6f6d6a2c3d3c28656a393c3c3b3c3e3c3e)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688971852286 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688971852287 2023.07.10 10:20:52)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 3a39673f3e6c6d2d3c3428616e3c393d3e3c333c6c)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1637          1688971852293 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688971852294 2023.07.10 10:20:52)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 494a1e4b161e485e4f1f5b134e4f1a4f1a4f4c4e4b)
	(_ent
		(_time 1688971852291)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int aluj_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__30(_arch 1 0 30(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 2 0 32(_assignment(_trgt(7))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__33(_arch 3 0 33(_assignment(_trgt(10))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 4 0 34(_assignment(_trgt(9))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__35(_arch 5 0 35(_assignment(_trgt(8))(_sens(0(1))(0(0))(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 6 -1)
)
I 000051 55 1923          1688971852301 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688971852302 2023.07.10 10:20:52)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 494b1f4b451e1a5f444e5a121c4f4c4e4b4c1f4f4f)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(9)(10)(11)(12)(13)(14)(15))(_sens(8))(_mon)(_read(0)(1)(2)(3)(4)(5)(6)(7)(11)(12)(13)(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688971852309 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688971852310 2023.07.10 10:20:52)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 595a045a050f0e4e5e5a4b020d5f5a5e5d5f505f0f)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3903          1688971852315 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 35))
	(_version ve8)
	(_time 1688971852316 2023.07.10 10:20:52)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 595a045a050f0e4e5a584b020d5f5a5e5d5f505f0f)
	(_ent
		(_time 1688971185655)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 40(_ent (_in))))
				(_port(_int write_back -1 0 42(_ent (_out))))
				(_port(_int mem_write -1 0 43(_ent (_out))))
				(_port(_int alu_op 4 0 44(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 52(_ent (_in))))
				(_port(_int read_reg2 5 0 53(_ent (_in))))
				(_port(_int write_reg1 5 0 55(_ent (_in))))
				(_port(_int write_reg2 5 0 56(_ent (_in))))
				(_port(_int reg_write1 -1 0 58(_ent (_in))))
				(_port(_int reg_write2 -1 0 59(_ent (_in))))
				(_port(_int write_data1 6 0 61(_ent (_in))))
				(_port(_int write_data2 6 0 62(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int data_out1 6 0 66(_ent (_out))))
				(_port(_int data_out2 6 0 67(_ent (_out))))
			)
		)
	)
	(_inst c 0 87(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_implicit)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst r 0 95(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extended_immediate 0 0 24(_ent(_out))))
		(_port(_int write_back -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 27(_ent(_out))))
		(_port(_int alu_src -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 74(_arch(_uni))))
		(_sig(_int rd_address 7 0 75(_arch(_uni))))
		(_sig(_int rs_address 7 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 77(_arch(_uni))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__84(_arch 1 0 84(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__85(_arch 2 0 85(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 6899          1688971852321 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688971852322 2023.07.10 10:20:52)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 696a3e69613f3d7a386c7a333b6f686e696a6b6a6a)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 0 i 0)))))
				(_port(_int input 12 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 1 i 0)))))
				(_port(_int output 13 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int extended_immediate 4 0 79(_ent (_out))))
				(_port(_int write_back -1 0 81(_ent (_out))))
				(_port(_int mem_write -1 0 82(_ent (_out))))
				(_port(_int alu_src -1 0 83(_ent (_out))))
				(_port(_int alu_op 6 0 84(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 91(_ent (_in))))
				(_port(_int D2 7 0 92(_ent (_in))))
				(_port(_int Immed 7 0 93(_ent (_in))))
				(_port(_int AluSrc -1 0 94(_ent (_in))))
				(_port(_int AluOP 8 0 95(_ent (_in))))
				(_port(_int result 7 0 96(_ent (_out))))
				(_port(_int status 9 0 97(_ent (_out))))
			)
		)
	)
	(_inst pc 0 116(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 127(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 138(_comp mid_reg)
		(_gen
			((size)((i 53)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 53)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 150(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 162(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_52_37)))
			((rd)(id_to_exec_set(d_36_21)))
			((extended_immediate)(id_to_exec_set(d_20_5)))
			((write_back)(id_to_exec_set(1)))
			((mem_write)(id_to_exec_set(0)))
			((alu_src)(id_to_exec_set(2)))
			((alu_op)(id_to_exec_set(d_4_3)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst exec_stage_comp 0 187(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_52_37)))
			((D2)(id_to_exec_get(d_36_21)))
			((Immed)(id_to_exec_get(d_20_5)))
			((AluSrc)(id_to_exec_get(2)))
			((AluOP)(id_to_exec_get(d_4_3)))
		)
		(_use(_ent . exec_stage)
			(_port
				((D1)(D1))
				((D2)(D2))
				((Immed)(Immed))
				((AluSrc)(AluSrc))
				((AluOP)(AluOP))
				((result)(result))
				((status)(status))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 91(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 97(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 101(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 10 0 101(_arch(_uni))))
		(_sig(_int pc_get 10 0 102(_arch(_uni))))
		(_sig(_int instruction_get 10 0 105(_arch(_uni))))
		(_sig(_int instruction_set 10 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{52~downto~0}~13 0 110(_array -1((_dto i 52 i 0)))))
		(_sig(_int id_to_exec_get 11 0 110(_arch(_uni))))
		(_sig(_int id_to_exec_set 11 0 111(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 1101          1688971852327 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688971852328 2023.07.10 10:20:52)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 696a6969693e397c3d687b333d6f6e6f3d6f606f6d)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688972897879 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688972897880 2023.07.10 10:38:17)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 9497919b91c2c4829794d2ce91929192c092c29396)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688972897888 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688972897889 2023.07.10 10:38:17)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code a3a0a7f5a8f4f2b5a2f5e5f8f1a4a7a5a2a5a4a5a6)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688972897903 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688972897904 2023.07.10 10:38:17)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code b3b0e6e7b5e4b3a6e0b6a0e8e6b5b2b5b4b5b6b5e7)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(13)(0)(4)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(17)(19)(5)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(18)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688972897911 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688972897912 2023.07.10 10:38:17)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code b3b0b3e7e3e5e2a5b7b6f0e8e7b5b2b5e0b4b6b5b2)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688972897919 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688972897920 2023.07.10 10:38:17)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code c2c1c297c49592d4c5c4d09d92c1c4c4c3c4c6c4c6)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688972897927 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688972897928 2023.07.10 10:38:17)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code c2c1ca97959495d5c4ccd09996c4c1c5c6c4cbc494)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1923          1688972897937 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688972897938 2023.07.10 10:38:17)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code d2d0d180d58581c4dfd5c18987d4d7d5d0d784d4d4)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688972897946 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688972897947 2023.07.10 10:38:17)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code e2e1eab1b5b4b5f5e5e1f0b9b6e4e1e5e6e4ebe4b4)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3988          1688972897952 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 35))
	(_version ve8)
	(_time 1688972897953 2023.07.10 10:38:17)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code e2e1eab1b5b4b5f5e1e3f0b9b6e4e1e5e6e4ebe4b4)
	(_ent
		(_time 1688971185655)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 40(_ent (_in))))
				(_port(_int write_back -1 0 42(_ent (_out))))
				(_port(_int mem_write -1 0 43(_ent (_out))))
				(_port(_int alu_op 4 0 44(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 52(_ent (_in))))
				(_port(_int read_reg2 5 0 53(_ent (_in))))
				(_port(_int write_reg1 5 0 55(_ent (_in))))
				(_port(_int write_reg2 5 0 56(_ent (_in))))
				(_port(_int reg_write1 -1 0 58(_ent (_in))))
				(_port(_int reg_write2 -1 0 59(_ent (_in))))
				(_port(_int write_data1 6 0 61(_ent (_in))))
				(_port(_int write_data2 6 0 62(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int data_out1 6 0 66(_ent (_out))))
				(_port(_int data_out2 6 0 67(_ent (_out))))
			)
		)
	)
	(_inst c 0 87(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(_open))
				((status_write)(_open))
				((alu_op)(alu_op))
				((alu_src)(_open))
			)
		)
	)
	(_inst r 0 95(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extended_immediate 0 0 24(_ent(_out))))
		(_port(_int write_back -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 27(_ent(_out))))
		(_port(_int alu_src -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 74(_arch(_uni))))
		(_sig(_int rd_address 7 0 75(_arch(_uni))))
		(_sig(_int rs_address 7 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 77(_arch(_uni))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__84(_arch 1 0 84(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__85(_arch 2 0 85(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 6899          1688972897958 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688972897959 2023.07.10 10:38:17)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code e2e1e0b1e1b4b6f1b3e7f1b8b0e4e3e5e2e1e0e1e1)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 0 i 0)))))
				(_port(_int input 12 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 1 i 0)))))
				(_port(_int output 13 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int extended_immediate 4 0 79(_ent (_out))))
				(_port(_int write_back -1 0 81(_ent (_out))))
				(_port(_int mem_write -1 0 82(_ent (_out))))
				(_port(_int alu_src -1 0 83(_ent (_out))))
				(_port(_int alu_op 6 0 84(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 91(_ent (_in))))
				(_port(_int D2 7 0 92(_ent (_in))))
				(_port(_int Immed 7 0 93(_ent (_in))))
				(_port(_int AluSrc -1 0 94(_ent (_in))))
				(_port(_int AluOP 8 0 95(_ent (_in))))
				(_port(_int result 7 0 96(_ent (_out))))
				(_port(_int status 9 0 97(_ent (_out))))
			)
		)
	)
	(_inst pc 0 116(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 127(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 138(_comp mid_reg)
		(_gen
			((size)((i 53)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 53)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 150(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 162(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_52_37)))
			((rd)(id_to_exec_set(d_36_21)))
			((extended_immediate)(id_to_exec_set(d_20_5)))
			((write_back)(id_to_exec_set(1)))
			((mem_write)(id_to_exec_set(0)))
			((alu_src)(id_to_exec_set(2)))
			((alu_op)(id_to_exec_set(d_4_3)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst exec_stage_comp 0 187(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_52_37)))
			((D2)(id_to_exec_get(d_36_21)))
			((Immed)(id_to_exec_get(d_20_5)))
			((AluSrc)(id_to_exec_get(2)))
			((AluOP)(id_to_exec_get(d_4_3)))
		)
		(_use(_ent . exec_stage)
			(_port
				((D1)(D1))
				((D2)(D2))
				((Immed)(Immed))
				((AluSrc)(AluSrc))
				((AluOP)(AluOP))
				((result)(result))
				((status)(status))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 91(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 97(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 101(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 10 0 101(_arch(_uni))))
		(_sig(_int pc_get 10 0 102(_arch(_uni))))
		(_sig(_int instruction_get 10 0 105(_arch(_uni))))
		(_sig(_int instruction_set 10 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{52~downto~0}~13 0 110(_array -1((_dto i 52 i 0)))))
		(_sig(_int id_to_exec_get 11 0 110(_arch(_uni))))
		(_sig(_int id_to_exec_set 11 0 111(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 1101          1688972897964 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688972897965 2023.07.10 10:38:17)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code f1f2a4a1f9a6a1e4a5f0e3aba5f7f6f7a5f7f8f7f5)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000051 55 2186          1688973000942 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688973000943 2023.07.10 10:40:00)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 2a792d2e2d7d2b3d2d2d38702d2c792c792c2f2d28)
	(_ent
		(_time 1688972897931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000051 55 2186          1688973116519 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688973116520 2023.07.10 10:41:56)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code a4f3a0f3f6f3a5b3a3a2b6fea3a2f7a2f7a2a1a3a6)
	(_ent
		(_time 1688972897931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000051 55 3988          1688973123175 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 35))
	(_version ve8)
	(_time 1688973123176 2023.07.10 10:42:03)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code a4f1acf3f5f2f3b3a7a5b6fff0a2a7a3a0a2ada2f2)
	(_ent
		(_time 1688971185655)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 40(_ent (_in))))
				(_port(_int write_back -1 0 42(_ent (_out))))
				(_port(_int mem_write -1 0 43(_ent (_out))))
				(_port(_int alu_op 4 0 44(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 52(_ent (_in))))
				(_port(_int read_reg2 5 0 53(_ent (_in))))
				(_port(_int write_reg1 5 0 55(_ent (_in))))
				(_port(_int write_reg2 5 0 56(_ent (_in))))
				(_port(_int reg_write1 -1 0 58(_ent (_in))))
				(_port(_int reg_write2 -1 0 59(_ent (_in))))
				(_port(_int write_data1 6 0 61(_ent (_in))))
				(_port(_int write_data2 6 0 62(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int data_out1 6 0 66(_ent (_out))))
				(_port(_int data_out2 6 0 67(_ent (_out))))
			)
		)
	)
	(_inst c 0 87(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(_open))
				((status_write)(_open))
				((alu_op)(alu_op))
				((alu_src)(_open))
			)
		)
	)
	(_inst r 0 95(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extended_immediate 0 0 24(_ent(_out))))
		(_port(_int write_back -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 27(_ent(_out))))
		(_port(_int alu_src -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 74(_arch(_uni))))
		(_sig(_int rd_address 7 0 75(_arch(_uni))))
		(_sig(_int rs_address 7 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 77(_arch(_uni))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__84(_arch 1 0 84(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__85(_arch 2 0 85(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 4148          1688973205456 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 35))
	(_version ve8)
	(_time 1688973205457 2023.07.10 10:43:25)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 0e0804080e5859190d001c555a080d090a08070858)
	(_ent
		(_time 1688971185655)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 40(_ent (_in))))
				(_port(_int write_back -1 0 42(_ent (_out))))
				(_port(_int mem_write -1 0 43(_ent (_out))))
				(_port(_int is_addm -1 0 44(_ent (_out))))
				(_port(_int status_write -1 0 45(_ent (_out))))
				(_port(_int alu_op 4 0 46(_ent (_out))))
				(_port(_int alu_src -1 0 47(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 55(_ent (_in))))
				(_port(_int read_reg2 5 0 56(_ent (_in))))
				(_port(_int write_reg1 5 0 58(_ent (_in))))
				(_port(_int write_reg2 5 0 59(_ent (_in))))
				(_port(_int reg_write1 -1 0 61(_ent (_in))))
				(_port(_int reg_write2 -1 0 62(_ent (_in))))
				(_port(_int write_data1 6 0 64(_ent (_in))))
				(_port(_int write_data2 6 0 65(_ent (_in))))
				(_port(_int clk -1 0 67(_ent (_in))))
				(_port(_int data_out1 6 0 69(_ent (_out))))
				(_port(_int data_out2 6 0 70(_ent (_out))))
			)
		)
	)
	(_inst c 0 90(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_op)(alu_op))
				((alu_src)(alu_src))
			)
		)
	)
	(_inst r 0 98(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extended_immediate 0 0 24(_ent(_out))))
		(_port(_int write_back -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 27(_ent(_out))))
		(_port(_int alu_src -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 55(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 77(_arch(_uni))))
		(_sig(_int rd_address 7 0 78(_arch(_uni))))
		(_sig(_int rs_address 7 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 80(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 80(_arch(_uni))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__87(_arch 1 0 87(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__88(_arch 2 0 88(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 4122          1688973364804 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 36))
	(_version ve8)
	(_time 1688973364805 2023.07.10 10:46:04)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 8d8c85838cdbda9a8edc9fd6d98b8e8a898b848bdb)
	(_ent
		(_time 1688973364802)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 41(_ent (_in))))
				(_port(_int write_back -1 0 43(_ent (_out))))
				(_port(_int mem_write -1 0 44(_ent (_out))))
				(_port(_int is_addm -1 0 45(_ent (_out))))
				(_port(_int status_write -1 0 46(_ent (_out))))
				(_port(_int alu_op 4 0 47(_ent (_out))))
				(_port(_int alu_src -1 0 48(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 56(_ent (_in))))
				(_port(_int read_reg2 5 0 57(_ent (_in))))
				(_port(_int write_reg1 5 0 59(_ent (_in))))
				(_port(_int write_reg2 5 0 60(_ent (_in))))
				(_port(_int reg_write1 -1 0 62(_ent (_in))))
				(_port(_int reg_write2 -1 0 63(_ent (_in))))
				(_port(_int write_data1 6 0 65(_ent (_in))))
				(_port(_int write_data2 6 0 66(_ent (_in))))
				(_port(_int clk -1 0 68(_ent (_in))))
				(_port(_int data_out1 6 0 70(_ent (_out))))
				(_port(_int data_out2 6 0 71(_ent (_out))))
			)
		)
	)
	(_inst c 0 91(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 104(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extended_immediate 0 0 24(_ent(_out))))
		(_port(_int write_back -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 27(_ent(_out))))
		(_port(_int is_addm -1 0 28(_ent(_out))))
		(_port(_int status_write -1 0 29(_ent(_out))))
		(_port(_int alu_src -1 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 65(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 78(_arch(_uni))))
		(_sig(_int rd_address 7 0 79(_arch(_uni))))
		(_sig(_int rs_address 7 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 81(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(17))(_sens(0(d_15_12))))))
			(line__88(_arch 1 0 88(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(18))(_sens(0(d_11_8))))))
			(line__89(_arch 2 0 89(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(19))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 7137          1688973536828 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688973536829 2023.07.10 10:48:56)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 7d7a7f7c282b296e2c2c6e272f7b7c7a7d7e7f7e7e)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 0 i 0)))))
				(_port(_int input 12 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 1 i 0)))))
				(_port(_int output 13 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int extended_immediate 4 0 79(_ent (_out))))
				(_port(_int write_back -1 0 81(_ent (_out))))
				(_port(_int mem_write -1 0 82(_ent (_out))))
				(_port(_int is_addm -1 0 83(_ent (_out))))
				(_port(_int status_write -1 0 84(_ent (_out))))
				(_port(_int alu_src -1 0 85(_ent (_out))))
				(_port(_int alu_op 6 0 86(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 93(_ent (_in))))
				(_port(_int D2 7 0 94(_ent (_in))))
				(_port(_int Immed 7 0 95(_ent (_in))))
				(_port(_int AluSrc -1 0 96(_ent (_in))))
				(_port(_int AluOP 8 0 97(_ent (_in))))
				(_port(_int result 7 0 98(_ent (_out))))
				(_port(_int status 9 0 99(_ent (_out))))
			)
		)
	)
	(_inst pc 0 118(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 129(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 140(_comp mid_reg)
		(_gen
			((size)((i 53)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 53)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 152(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 164(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_54_39)))
			((rd)(id_to_exec_set(d_38_23)))
			((extended_immediate)(id_to_exec_set(d_22_7)))
			((write_back)(id_to_exec_set(3)))
			((mem_write)(id_to_exec_set(2)))
			((is_addm)(id_to_exec_set(1)))
			((status_write)(id_to_exec_set(0)))
			((alu_src)(id_to_exec_set(4)))
			((alu_op)(id_to_exec_set(d_6_5)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst exec_stage_comp 0 192(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_54_39)))
			((D2)(id_to_exec_get(d_38_23)))
			((Immed)(id_to_exec_get(d_22_7)))
			((AluSrc)(id_to_exec_get(4)))
			((AluOP)(id_to_exec_get(d_6_5)))
		)
		(_use(_ent . exec_stage)
			(_port
				((D1)(D1))
				((D2)(D2))
				((Immed)(Immed))
				((AluSrc)(AluSrc))
				((AluOP)(AluOP))
				((result)(result))
				((status)(status))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 93(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 97(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 99(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 103(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 10 0 103(_arch(_uni))))
		(_sig(_int pc_get 10 0 104(_arch(_uni))))
		(_sig(_int instruction_get 10 0 107(_arch(_uni))))
		(_sig(_int instruction_set 10 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{54~downto~0}~13 0 112(_array -1((_dto i 54 i 0)))))
		(_sig(_int id_to_exec_get 11 0 112(_arch(_uni))))
		(_sig(_int id_to_exec_set 11 0 113(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 4122          1688975936555 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 38))
	(_version ve8)
	(_time 1688975936556 2023.07.10 11:28:56)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 73242c72252524647f7461282775707477757a7525)
	(_ent
		(_time 1688975936553)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 43(_ent (_in))))
				(_port(_int write_back -1 0 45(_ent (_out))))
				(_port(_int mem_write -1 0 46(_ent (_out))))
				(_port(_int is_addm -1 0 47(_ent (_out))))
				(_port(_int status_write -1 0 48(_ent (_out))))
				(_port(_int alu_op 4 0 49(_ent (_out))))
				(_port(_int alu_src -1 0 50(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 58(_ent (_in))))
				(_port(_int read_reg2 5 0 59(_ent (_in))))
				(_port(_int write_reg1 5 0 61(_ent (_in))))
				(_port(_int write_reg2 5 0 62(_ent (_in))))
				(_port(_int reg_write1 -1 0 64(_ent (_in))))
				(_port(_int reg_write2 -1 0 65(_ent (_in))))
				(_port(_int write_data1 6 0 67(_ent (_in))))
				(_port(_int write_data2 6 0 68(_ent (_in))))
				(_port(_int clk -1 0 70(_ent (_in))))
				(_port(_int data_out1 6 0 72(_ent (_out))))
				(_port(_int data_out2 6 0 73(_ent (_out))))
			)
		)
	)
	(_inst c 0 92(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 105(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int rd_address 1 0 24(_ent(_out))))
		(_port(_int extended_immediate 0 0 26(_ent(_out))))
		(_port(_int write_back -1 0 28(_ent(_out))))
		(_port(_int mem_write -1 0 29(_ent(_out))))
		(_port(_int is_addm -1 0 30(_ent(_out))))
		(_port(_int status_write -1 0 31(_ent(_out))))
		(_port(_int alu_src -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 67(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 80(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 80(_arch(_uni))))
		(_sig(_int rs_address 7 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 82(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(18))(_sens(0(d_15_12))))))
			(line__89(_arch 1 0 89(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(10))(_sens(0(d_11_8))))))
			(line__90(_arch 2 0 90(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(19))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000049 55 1300          1688976074296 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688976074297 2023.07.10 11:31:14)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 792c7478712f296f7a793f237c7f7c7f2d7f2f7e7b)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688976074306 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688976074307 2023.07.10 11:31:14)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 89dc858688ded89f88dfcfd2db8e8d8f888f8e8f8c)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688976074320 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688976074321 2023.07.10 11:31:14)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 99ccc49695ce998cca9c8ac2cc9f989f9e9f9c9fcd)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688976074328 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688976074329 2023.07.10 11:31:14)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 99cc9196c3cfc88f9d9cdac2cd9f989fca9e9c9f98)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688976074336 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688976074337 2023.07.10 11:31:14)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code a8fda0ffa4fff8beafaebaf7f8abaeaea9aeacaeac)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688976074343 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688976074344 2023.07.10 11:31:14)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code a8fda8fff5feffbfaea6baf3fcaeabafacaea1aefe)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(5)(6)(7)(8))(_sens(4))(_mon)(_read(0)(1)(2)(3)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 2186          1688976074350 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688976074351 2023.07.10 11:31:14)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code b8edb2ece6efb9afbfbeaae2bfbeebbeebbebdbfba)
	(_ent
		(_time 1688972897931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000051 55 1923          1688976074357 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688976074358 2023.07.10 11:31:14)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code b8ecb3ecb5efebaeb5bfabe3edbebdbfbabdeebebe)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(9)(10)(11)(12)(13)(14)(15))(_sens(8))(_mon)(_read(0)(1)(2)(3)(4)(5)(6)(7)(11)(12)(13)(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688976074366 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688976074367 2023.07.10 11:31:14)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code c89dc89d959e9fdfcfcbda939ccecbcfcccec1ce9e)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4281          1688976074372 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 38))
	(_version ve8)
	(_time 1688976074373 2023.07.10 11:31:14)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code c89dc89d959e9fdfc4ccda939ccecbcfcccec1ce9e)
	(_ent
		(_time 1688975936552)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 43(_ent (_in))))
				(_port(_int write_back -1 0 45(_ent (_out))))
				(_port(_int mem_write -1 0 46(_ent (_out))))
				(_port(_int is_addm -1 0 47(_ent (_out))))
				(_port(_int status_write -1 0 48(_ent (_out))))
				(_port(_int alu_op 4 0 49(_ent (_out))))
				(_port(_int alu_src -1 0 50(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 58(_ent (_in))))
				(_port(_int read_reg2 5 0 59(_ent (_in))))
				(_port(_int write_reg1 5 0 61(_ent (_in))))
				(_port(_int write_reg2 5 0 62(_ent (_in))))
				(_port(_int reg_write1 -1 0 64(_ent (_in))))
				(_port(_int reg_write2 -1 0 65(_ent (_in))))
				(_port(_int write_data1 6 0 67(_ent (_in))))
				(_port(_int write_data2 6 0 68(_ent (_in))))
				(_port(_int clk -1 0 70(_ent (_in))))
				(_port(_int data_out1 6 0 72(_ent (_out))))
				(_port(_int data_out2 6 0 73(_ent (_out))))
			)
		)
	)
	(_inst c 0 94(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 107(_comp register_file)
		(_port
			((read_reg1)(rd_address_in))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int rd_address 1 0 24(_ent(_out))))
		(_port(_int extended_immediate 0 0 26(_ent(_out))))
		(_port(_int write_back -1 0 28(_ent(_out))))
		(_port(_int mem_write -1 0 29(_ent(_out))))
		(_port(_int is_addm -1 0 30(_ent(_out))))
		(_port(_int status_write -1 0 31(_ent(_out))))
		(_port(_int alu_src -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 67(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 80(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 80(_arch(_uni))))
		(_sig(_int rs_address 7 0 81(_arch(_uni))))
		(_sig(_int rd_address_in 7 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 84(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 84(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(18))(_sens(0(d_15_12))))))
			(line__91(_arch 1 0 91(_assignment(_alias((rd_address_in)(instruction(d_11_8))))(_trgt(20))(_sens(0(d_11_8))))))
			(line__92(_arch 2 0 92(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(19))(_sens(0(d_7_4))))))
			(line__127(_arch 3 0 127(_assignment(_alias((rd_address)(rd_address_in)))(_trgt(10))(_sens(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 4 -1)
)
I 000051 55 1101          1688976074380 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688976074381 2023.07.10 11:31:14)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code c89d959dc99f98dd9cc9da929ccecfce9ccec1cecc)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000051 55 7164          1688976087748 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688976087749 2023.07.10 11:31:27)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 07575101015153145656145d550106000704050404)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 0 i 0)))))
				(_port(_int input 12 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 1 i 0)))))
				(_port(_int output 13 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int extended_immediate 4 0 79(_ent (_out))))
				(_port(_int write_back -1 0 81(_ent (_out))))
				(_port(_int mem_write -1 0 82(_ent (_out))))
				(_port(_int is_addm -1 0 83(_ent (_out))))
				(_port(_int status_write -1 0 84(_ent (_out))))
				(_port(_int alu_src -1 0 85(_ent (_out))))
				(_port(_int alu_op 6 0 86(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 93(_ent (_in))))
				(_port(_int D2 7 0 94(_ent (_in))))
				(_port(_int Immed 7 0 95(_ent (_in))))
				(_port(_int AluSrc -1 0 96(_ent (_in))))
				(_port(_int AluOP 8 0 97(_ent (_in))))
				(_port(_int result 7 0 98(_ent (_out))))
				(_port(_int status 9 0 99(_ent (_out))))
			)
		)
	)
	(_inst pc 0 118(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 129(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 140(_comp mid_reg)
		(_gen
			((size)((i 53)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 53)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 152(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 164(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_54_39)))
			((rd)(id_to_exec_set(d_38_23)))
			((extended_immediate)(id_to_exec_set(d_22_7)))
			((write_back)(id_to_exec_set(3)))
			((mem_write)(id_to_exec_set(2)))
			((is_addm)(id_to_exec_set(1)))
			((status_write)(id_to_exec_set(0)))
			((alu_src)(id_to_exec_set(4)))
			((alu_op)(id_to_exec_set(d_6_5)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((rd_address)(_open))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst exec_stage_comp 0 192(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_54_39)))
			((D2)(id_to_exec_get(d_38_23)))
			((Immed)(id_to_exec_get(d_22_7)))
			((AluSrc)(id_to_exec_get(4)))
			((AluOP)(id_to_exec_get(d_6_5)))
		)
		(_use(_ent . exec_stage)
			(_port
				((D1)(D1))
				((D2)(D2))
				((Immed)(Immed))
				((AluSrc)(AluSrc))
				((AluOP)(AluOP))
				((result)(result))
				((status)(status))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 93(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 97(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 99(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 103(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 10 0 103(_arch(_uni))))
		(_sig(_int pc_get 10 0 104(_arch(_uni))))
		(_sig(_int instruction_get 10 0 107(_arch(_uni))))
		(_sig(_int instruction_set 10 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{54~downto~0}~13 0 112(_array -1((_dto i 54 i 0)))))
		(_sig(_int id_to_exec_get 11 0 112(_arch(_uni))))
		(_sig(_int id_to_exec_set 11 0 113(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 7265          1688976162565 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688976162566 2023.07.10 11:32:42)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 434742414115175012135019114542444340414040)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 0 i 0)))))
				(_port(_int input 12 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 1 i 0)))))
				(_port(_int output 13 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int rd_address 5 0 79(_ent (_out))))
				(_port(_int extended_immediate 4 0 80(_ent (_out))))
				(_port(_int write_back -1 0 82(_ent (_out))))
				(_port(_int mem_write -1 0 83(_ent (_out))))
				(_port(_int is_addm -1 0 84(_ent (_out))))
				(_port(_int status_write -1 0 85(_ent (_out))))
				(_port(_int alu_src -1 0 86(_ent (_out))))
				(_port(_int alu_op 6 0 87(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 94(_ent (_in))))
				(_port(_int D2 7 0 95(_ent (_in))))
				(_port(_int Immed 7 0 96(_ent (_in))))
				(_port(_int AluSrc -1 0 97(_ent (_in))))
				(_port(_int AluOP 8 0 98(_ent (_in))))
				(_port(_int result 7 0 99(_ent (_out))))
				(_port(_int status 9 0 100(_ent (_out))))
			)
		)
	)
	(_inst pc 0 119(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 130(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 141(_comp mid_reg)
		(_gen
			((size)((i 53)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 53)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 153(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 165(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_54_39)))
			((rd)(id_to_exec_set(d_38_23)))
			((rd_address)(id_to_exec_set(d_58_55)))
			((extended_immediate)(id_to_exec_set(d_22_7)))
			((write_back)(id_to_exec_set(3)))
			((mem_write)(id_to_exec_set(2)))
			((is_addm)(id_to_exec_set(1)))
			((status_write)(id_to_exec_set(0)))
			((alu_src)(id_to_exec_set(4)))
			((alu_op)(id_to_exec_set(d_6_5)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((rd_address)(rd_address))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst exec_stage_comp 0 193(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_54_39)))
			((D2)(id_to_exec_get(d_38_23)))
			((Immed)(id_to_exec_get(d_22_7)))
			((AluSrc)(id_to_exec_get(4)))
			((AluOP)(id_to_exec_get(d_6_5)))
		)
		(_use(_ent . exec_stage)
			(_port
				((D1)(D1))
				((D2)(D2))
				((Immed)(Immed))
				((AluSrc)(AluSrc))
				((AluOP)(AluOP))
				((result)(result))
				((status)(status))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 94(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 98(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 100(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 104(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 10 0 104(_arch(_uni))))
		(_sig(_int pc_get 10 0 105(_arch(_uni))))
		(_sig(_int instruction_get 10 0 108(_arch(_uni))))
		(_sig(_int instruction_set 10 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{58~downto~0}~13 0 113(_array -1((_dto i 58 i 0)))))
		(_sig(_int id_to_exec_get 11 0 113(_arch(_uni))))
		(_sig(_int id_to_exec_set 11 0 114(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 7265          1688976185103 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688976185104 2023.07.10 11:33:05)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 56570455510002450706450c045057515655545555)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 0 i 0)))))
				(_port(_int input 12 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 1 i 0)))))
				(_port(_int output 13 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int rd_address 5 0 79(_ent (_out))))
				(_port(_int extended_immediate 4 0 80(_ent (_out))))
				(_port(_int write_back -1 0 82(_ent (_out))))
				(_port(_int mem_write -1 0 83(_ent (_out))))
				(_port(_int is_addm -1 0 84(_ent (_out))))
				(_port(_int status_write -1 0 85(_ent (_out))))
				(_port(_int alu_src -1 0 86(_ent (_out))))
				(_port(_int alu_op 6 0 87(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 94(_ent (_in))))
				(_port(_int D2 7 0 95(_ent (_in))))
				(_port(_int Immed 7 0 96(_ent (_in))))
				(_port(_int AluSrc -1 0 97(_ent (_in))))
				(_port(_int AluOP 8 0 98(_ent (_in))))
				(_port(_int result 7 0 99(_ent (_out))))
				(_port(_int status 9 0 100(_ent (_out))))
			)
		)
	)
	(_inst pc 0 119(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 130(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 141(_comp mid_reg)
		(_gen
			((size)((i 53)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 53)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 153(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 165(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_54_39)))
			((rd)(id_to_exec_set(d_38_23)))
			((rd_address)(id_to_exec_set(d_58_55)))
			((extended_immediate)(id_to_exec_set(d_22_7)))
			((write_back)(id_to_exec_set(3)))
			((mem_write)(id_to_exec_set(2)))
			((is_addm)(id_to_exec_set(1)))
			((status_write)(id_to_exec_set(0)))
			((alu_src)(id_to_exec_set(4)))
			((alu_op)(id_to_exec_set(d_6_5)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((rd_address)(rd_address))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst exec_stage_comp 0 193(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_54_39)))
			((D2)(id_to_exec_get(d_38_23)))
			((Immed)(id_to_exec_get(d_22_7)))
			((AluSrc)(id_to_exec_get(4)))
			((AluOP)(id_to_exec_get(d_6_5)))
		)
		(_use(_ent . exec_stage)
			(_port
				((D1)(D1))
				((D2)(D2))
				((Immed)(Immed))
				((AluSrc)(AluSrc))
				((AluOP)(AluOP))
				((result)(result))
				((status)(status))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 94(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 98(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 100(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 104(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 10 0 104(_arch(_uni))))
		(_sig(_int pc_get 10 0 105(_arch(_uni))))
		(_sig(_int instruction_get 10 0 108(_arch(_uni))))
		(_sig(_int instruction_set 10 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{58~downto~0}~13 0 113(_array -1((_dto i 58 i 0)))))
		(_sig(_int id_to_exec_get 11 0 113(_arch(_uni))))
		(_sig(_int id_to_exec_set 11 0 114(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 7265          1688976200252 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688976200253 2023.07.10 11:33:20)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 7b2f7d7a282d2f682a2b6821297d7a7c7b78797878)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 0 i 0)))))
				(_port(_int input 12 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 1 i 0)))))
				(_port(_int output 13 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int rd_address 5 0 79(_ent (_out))))
				(_port(_int extended_immediate 4 0 80(_ent (_out))))
				(_port(_int write_back -1 0 82(_ent (_out))))
				(_port(_int mem_write -1 0 83(_ent (_out))))
				(_port(_int is_addm -1 0 84(_ent (_out))))
				(_port(_int status_write -1 0 85(_ent (_out))))
				(_port(_int alu_src -1 0 86(_ent (_out))))
				(_port(_int alu_op 6 0 87(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 94(_ent (_in))))
				(_port(_int D2 7 0 95(_ent (_in))))
				(_port(_int Immed 7 0 96(_ent (_in))))
				(_port(_int AluSrc -1 0 97(_ent (_in))))
				(_port(_int AluOP 8 0 98(_ent (_in))))
				(_port(_int result 7 0 99(_ent (_out))))
				(_port(_int status 9 0 100(_ent (_out))))
			)
		)
	)
	(_inst pc 0 119(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 130(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 141(_comp mid_reg)
		(_gen
			((size)((i 53)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 53)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 153(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 165(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_54_39)))
			((rd)(id_to_exec_set(d_38_23)))
			((rd_address)(id_to_exec_set(d_58_55)))
			((extended_immediate)(id_to_exec_set(d_22_7)))
			((write_back)(id_to_exec_set(3)))
			((mem_write)(id_to_exec_set(2)))
			((is_addm)(id_to_exec_set(1)))
			((status_write)(id_to_exec_set(0)))
			((alu_src)(id_to_exec_set(4)))
			((alu_op)(id_to_exec_set(d_6_5)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((rd_address)(rd_address))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst exec_stage_comp 0 193(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_54_39)))
			((D2)(id_to_exec_get(d_38_23)))
			((Immed)(id_to_exec_get(d_22_7)))
			((AluSrc)(id_to_exec_get(4)))
			((AluOP)(id_to_exec_get(d_6_5)))
		)
		(_use(_ent . exec_stage)
			(_port
				((D1)(D1))
				((D2)(D2))
				((Immed)(Immed))
				((AluSrc)(AluSrc))
				((AluOP)(AluOP))
				((result)(result))
				((status)(status))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 94(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 98(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 100(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 104(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 10 0 104(_arch(_uni))))
		(_sig(_int pc_get 10 0 105(_arch(_uni))))
		(_sig(_int instruction_get 10 0 108(_arch(_uni))))
		(_sig(_int instruction_set 10 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{58~downto~0}~13 0 113(_array -1((_dto i 58 i 0)))))
		(_sig(_int id_to_exec_get 11 0 113(_arch(_uni))))
		(_sig(_int id_to_exec_set 11 0 114(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 7265          1688976205221 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688976205222 2023.07.10 11:33:25)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code e3b6e8b0e1b5b7f0b2b3f0b9b1e5e2e4e3e0e1e0e0)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 0 i 0)))))
				(_port(_int input 12 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 1 i 0)))))
				(_port(_int output 13 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int rd_address 5 0 79(_ent (_out))))
				(_port(_int extended_immediate 4 0 80(_ent (_out))))
				(_port(_int write_back -1 0 82(_ent (_out))))
				(_port(_int mem_write -1 0 83(_ent (_out))))
				(_port(_int is_addm -1 0 84(_ent (_out))))
				(_port(_int status_write -1 0 85(_ent (_out))))
				(_port(_int alu_src -1 0 86(_ent (_out))))
				(_port(_int alu_op 6 0 87(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 94(_ent (_in))))
				(_port(_int D2 7 0 95(_ent (_in))))
				(_port(_int Immed 7 0 96(_ent (_in))))
				(_port(_int AluSrc -1 0 97(_ent (_in))))
				(_port(_int AluOP 8 0 98(_ent (_in))))
				(_port(_int result 7 0 99(_ent (_out))))
				(_port(_int status 9 0 100(_ent (_out))))
			)
		)
	)
	(_inst pc 0 119(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 130(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 141(_comp mid_reg)
		(_gen
			((size)((i 53)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 53)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 153(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 165(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_54_39)))
			((rd)(id_to_exec_set(d_38_23)))
			((rd_address)(id_to_exec_set(d_58_55)))
			((extended_immediate)(id_to_exec_set(d_22_7)))
			((write_back)(id_to_exec_set(3)))
			((mem_write)(id_to_exec_set(2)))
			((is_addm)(id_to_exec_set(1)))
			((status_write)(id_to_exec_set(0)))
			((alu_src)(id_to_exec_set(4)))
			((alu_op)(id_to_exec_set(d_6_5)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((rd_address)(rd_address))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst exec_stage_comp 0 193(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_54_39)))
			((D2)(id_to_exec_get(d_38_23)))
			((Immed)(id_to_exec_get(d_22_7)))
			((AluSrc)(id_to_exec_get(4)))
			((AluOP)(id_to_exec_get(d_6_5)))
		)
		(_use(_ent . exec_stage)
			(_port
				((D1)(D1))
				((D2)(D2))
				((Immed)(Immed))
				((AluSrc)(AluSrc))
				((AluOP)(AluOP))
				((result)(result))
				((status)(status))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 94(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 98(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 100(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 104(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 10 0 104(_arch(_uni))))
		(_sig(_int pc_get 10 0 105(_arch(_uni))))
		(_sig(_int instruction_get 10 0 108(_arch(_uni))))
		(_sig(_int instruction_set 10 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{58~downto~0}~13 0 113(_array -1((_dto i 58 i 0)))))
		(_sig(_int id_to_exec_get 11 0 113(_arch(_uni))))
		(_sig(_int id_to_exec_set 11 0 114(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 7826          1688979635287 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688979635288 2023.07.10 12:30:35)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code a1a6f4f6a1f7f5b2f6a6b2fbf3a7a0a6a1a2a3a2a2)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 0 i 0)))))
				(_port(_int input 13 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 1 i 0)))))
				(_port(_int output 14 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int rd_address 5 0 79(_ent (_out))))
				(_port(_int extended_immediate 4 0 80(_ent (_out))))
				(_port(_int write_back -1 0 82(_ent (_out))))
				(_port(_int mem_write -1 0 83(_ent (_out))))
				(_port(_int is_addm -1 0 84(_ent (_out))))
				(_port(_int status_write -1 0 85(_ent (_out))))
				(_port(_int alu_src -1 0 86(_ent (_out))))
				(_port(_int alu_op 6 0 87(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 94(_ent (_in))))
				(_port(_int D2 7 0 95(_ent (_in))))
				(_port(_int Immed 7 0 96(_ent (_in))))
				(_port(_int AluSrc -1 0 97(_ent (_in))))
				(_port(_int AluOP 8 0 98(_ent (_in))))
				(_port(_int result 7 0 99(_ent (_out))))
				(_port(_int status 9 0 100(_ent (_out))))
			)
		)
	)
	(_inst pc 0 125(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 136(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 147(_comp mid_reg)
		(_gen
			((size)((i 59)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 59)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst exec_to_mem 0 158(_comp mid_reg)
		(_gen
			((size)((i 24)))
		)
		(_port
			((input)(exec_to_mem_set))
			((reset)(reset))
			((clk)(clk))
			((output)(exec_to_mem_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 24)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 172(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 184(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_54_39)))
			((rd)(id_to_exec_set(d_38_23)))
			((rd_address)(id_to_exec_set(d_58_55)))
			((extended_immediate)(id_to_exec_set(d_22_7)))
			((write_back)(id_to_exec_set(6)))
			((mem_write)(id_to_exec_set(5)))
			((is_addm)(id_to_exec_set(1)))
			((status_write)(id_to_exec_set(0)))
			((alu_src)(id_to_exec_set(2)))
			((alu_op)(id_to_exec_set(d_4_3)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((rd_address)(rd_address))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst exec_stage_comp 0 215(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_54_39)))
			((D2)(id_to_exec_get(d_38_23)))
			((Immed)(id_to_exec_get(d_22_7)))
			((AluSrc)(id_to_exec_get(4)))
			((AluOP)(id_to_exec_get(d_6_5)))
		)
		(_use(_ent . exec_stage)
			(_port
				((D1)(D1))
				((D2)(D2))
				((Immed)(Immed))
				((AluSrc)(AluSrc))
				((AluOP)(AluOP))
				((result)(result))
				((status)(status))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 94(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 98(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 100(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 104(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 10 0 104(_arch(_uni))))
		(_sig(_int pc_get 10 0 105(_arch(_uni))))
		(_sig(_int instruction_get 10 0 108(_arch(_uni))))
		(_sig(_int instruction_set 10 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{58~downto~0}~13 0 113(_array -1((_dto i 58 i 0)))))
		(_sig(_int id_to_exec_get 11 0 113(_arch(_uni))))
		(_sig(_int id_to_exec_set 11 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 118(_array -1((_dto i 23 i 0)))))
		(_sig(_int exec_to_mem_get 12 0 118(_arch(_uni))))
		(_sig(_int exec_to_mem_set 12 0 119(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 7828          1688979645491 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688979645492 2023.07.10 12:30:45)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 7d7f797c282b296e2a7a6e272f7b7c7a7d7e7f7e7e)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 0 i 0)))))
				(_port(_int input 13 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 1 i 0)))))
				(_port(_int output 14 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int rd_address 5 0 79(_ent (_out))))
				(_port(_int extended_immediate 4 0 80(_ent (_out))))
				(_port(_int write_back -1 0 82(_ent (_out))))
				(_port(_int mem_write -1 0 83(_ent (_out))))
				(_port(_int is_addm -1 0 84(_ent (_out))))
				(_port(_int status_write -1 0 85(_ent (_out))))
				(_port(_int alu_src -1 0 86(_ent (_out))))
				(_port(_int alu_op 6 0 87(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 94(_ent (_in))))
				(_port(_int D2 7 0 95(_ent (_in))))
				(_port(_int Immed 7 0 96(_ent (_in))))
				(_port(_int AluSrc -1 0 97(_ent (_in))))
				(_port(_int AluOP 8 0 98(_ent (_in))))
				(_port(_int result 7 0 99(_ent (_out))))
				(_port(_int status 9 0 100(_ent (_out))))
			)
		)
	)
	(_inst pc 0 125(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 136(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 147(_comp mid_reg)
		(_gen
			((size)((i 599)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 599)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst exec_to_mem 0 158(_comp mid_reg)
		(_gen
			((size)((i 24)))
		)
		(_port
			((input)(exec_to_mem_set))
			((reset)(reset))
			((clk)(clk))
			((output)(exec_to_mem_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 24)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 172(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 184(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_54_39)))
			((rd)(id_to_exec_set(d_38_23)))
			((rd_address)(id_to_exec_set(d_58_55)))
			((extended_immediate)(id_to_exec_set(d_22_7)))
			((write_back)(id_to_exec_set(6)))
			((mem_write)(id_to_exec_set(5)))
			((is_addm)(id_to_exec_set(1)))
			((status_write)(id_to_exec_set(0)))
			((alu_src)(id_to_exec_set(2)))
			((alu_op)(id_to_exec_set(d_4_3)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((rd_address)(rd_address))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst exec_stage_comp 0 215(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_54_39)))
			((D2)(id_to_exec_get(d_38_23)))
			((Immed)(id_to_exec_get(d_22_7)))
			((AluSrc)(id_to_exec_get(4)))
			((AluOP)(id_to_exec_get(d_6_5)))
		)
		(_use(_ent . exec_stage)
			(_port
				((D1)(D1))
				((D2)(D2))
				((Immed)(Immed))
				((AluSrc)(AluSrc))
				((AluOP)(AluOP))
				((result)(result))
				((status)(status))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 94(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 98(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 100(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 104(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 10 0 104(_arch(_uni))))
		(_sig(_int pc_get 10 0 105(_arch(_uni))))
		(_sig(_int instruction_get 10 0 108(_arch(_uni))))
		(_sig(_int instruction_set 10 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{58~downto~0}~13 0 113(_array -1((_dto i 58 i 0)))))
		(_sig(_int id_to_exec_get 11 0 113(_arch(_uni))))
		(_sig(_int id_to_exec_set 11 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 118(_array -1((_dto i 23 i 0)))))
		(_sig(_int exec_to_mem_get 12 0 118(_arch(_uni))))
		(_sig(_int exec_to_mem_set 12 0 119(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 8434          1688979991028 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688979991029 2023.07.10 12:36:31)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 38366f3d316e6c2b6f692b626a3e393f383b3a3b3b)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int input 13 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 6 i 0)))))
				(_port(_int output 14 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int rd_address 5 0 79(_ent (_out))))
				(_port(_int extended_immediate 4 0 80(_ent (_out))))
				(_port(_int write_back -1 0 82(_ent (_out))))
				(_port(_int mem_write -1 0 83(_ent (_out))))
				(_port(_int is_addm -1 0 84(_ent (_out))))
				(_port(_int status_write -1 0 85(_ent (_out))))
				(_port(_int alu_src -1 0 86(_ent (_out))))
				(_port(_int alu_op 6 0 87(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 94(_ent (_in))))
				(_port(_int D2 7 0 95(_ent (_in))))
				(_port(_int Immed 7 0 96(_ent (_in))))
				(_port(_int AluSrc -1 0 97(_ent (_in))))
				(_port(_int AluOP 8 0 98(_ent (_in))))
				(_port(_int result 7 0 99(_ent (_out))))
				(_port(_int status 9 0 100(_ent (_out))))
			)
		)
	)
	(_inst pc 0 125(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 136(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 147(_comp mid_reg)
		(_gen
			((size)((i 59)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 59)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst exec_to_mem 0 158(_comp mid_reg)
		(_gen
			((size)((i 28)))
		)
		(_port
			((input)(exec_to_mem_set))
			((reset)(reset))
			((clk)(clk))
			((output)(exec_to_mem_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 28)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 172(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 184(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_54_39)))
			((rd)(id_to_exec_set(d_38_23)))
			((rd_address)(id_to_exec_set(d_58_55)))
			((extended_immediate)(id_to_exec_set(d_22_7)))
			((write_back)(id_to_exec_set(6)))
			((mem_write)(id_to_exec_set(5)))
			((is_addm)(id_to_exec_set(1)))
			((status_write)(id_to_exec_set(0)))
			((alu_src)(id_to_exec_set(2)))
			((alu_op)(id_to_exec_set(d_4_3)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((rd_address)(rd_address))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst exec_stage_comp 0 215(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_54_39)))
			((D2)(id_to_exec_get(d_38_23)))
			((Immed)(id_to_exec_get(d_22_7)))
			((AluSrc)(id_to_exec_get(4)))
			((AluOP)(id_to_exec_get(d_6_5)))
			((result)(exec_to_mem_set(d_19_4)))
			((status)(exec_to_mem_set(d_3_0)))
		)
		(_use(_ent . exec_stage)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 94(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 98(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 100(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 104(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 10 0 104(_arch(_uni))))
		(_sig(_int pc_get 10 0 105(_arch(_uni))))
		(_sig(_int instruction_get 10 0 108(_arch(_uni))))
		(_sig(_int instruction_set 10 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{58~downto~0}~13 0 113(_array -1((_dto i 58 i 0)))))
		(_sig(_int id_to_exec_get 11 0 113(_arch(_uni))))
		(_sig(_int id_to_exec_set 11 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 118(_array -1((_dto i 27 i 0)))))
		(_sig(_int exec_to_mem_get 12 0 118(_arch(_uni))))
		(_sig(_int exec_to_mem_set 12 0 119(_arch(_uni))))
		(_prcs
			(line__226(_arch 0 0 226(_assignment(_alias((exec_to_mem_set(d_27_24))(id_to_exec_get(d_58_55))))(_trgt(14(d_27_24)))(_sens(11(d_58_55))))))
			(line__227(_arch 1 0 227(_assignment(_alias((exec_to_mem_set(23))(id_to_exec_get(6))))(_trgt(14(23)))(_sens(11(6))))))
			(line__228(_arch 2 0 228(_assignment(_alias((exec_to_mem_set(22))(id_to_exec_get(5))))(_trgt(14(22)))(_sens(11(5))))))
			(line__229(_arch 3 0 229(_assignment(_alias((exec_to_mem_set(21))(id_to_exec_get(1))))(_trgt(14(21)))(_sens(11(1))))))
			(line__230(_arch 4 0 230(_assignment(_alias((exec_to_mem_set(20))(id_to_exec_get(0))))(_trgt(14(20)))(_sens(11(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (11(6))(11(5))(11(1))(11(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 7 -1)
)
I 000049 55 1300          1688980323592 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688980323593 2023.07.10 12:42:03)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 4a1d4e481a1c1a5c494a0c104f4c4f4c1e4c1c4d48)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688980323601 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688980323602 2023.07.10 12:42:03)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 5a0d5f58030d0b4c5b0c1c01085d5e5c5b5c5d5c5f)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688980323618 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688980323619 2023.07.10 12:42:03)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 6a3d3e6a3e3d6a7f396f79313f6c6b6c6d6c6f6c3e)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688980323628 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688980323629 2023.07.10 12:42:03)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 6a3d6b6a683c3b7c6e6f29313e6c6b6c396d6f6c6b)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688980323636 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688980323637 2023.07.10 12:42:03)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 792e7878742e296f7e7f6b26297a7f7f787f7d7f7d)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688980323644 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688980323645 2023.07.10 12:42:03)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 792e7078252f2e6e7f776b222d7f7a7e7d7f707f2f)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 2186          1688980323652 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688980323653 2023.07.10 12:42:03)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 89de8a87d6de889e8e8f9bd38e8fda8fda8f8c8e8b)
	(_ent
		(_time 1688972897931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000051 55 1923          1688980323660 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688980323661 2023.07.10 12:42:03)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 89df8b8785deda9f848e9ad2dc8f8c8e8b8cdf8f8f)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688980323669 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688980323670 2023.07.10 12:42:03)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 98cf9197c5cecf8f9f9b8ac3cc9e9b9f9c9e919ece)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4281          1688980323675 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 38))
	(_version ve8)
	(_time 1688980323676 2023.07.10 12:42:03)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 98cf9197c5cecf8f949c8ac3cc9e9b9f9c9e919ece)
	(_ent
		(_time 1688975936552)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 43(_ent (_in))))
				(_port(_int write_back -1 0 45(_ent (_out))))
				(_port(_int mem_write -1 0 46(_ent (_out))))
				(_port(_int is_addm -1 0 47(_ent (_out))))
				(_port(_int status_write -1 0 48(_ent (_out))))
				(_port(_int alu_op 4 0 49(_ent (_out))))
				(_port(_int alu_src -1 0 50(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 58(_ent (_in))))
				(_port(_int read_reg2 5 0 59(_ent (_in))))
				(_port(_int write_reg1 5 0 61(_ent (_in))))
				(_port(_int write_reg2 5 0 62(_ent (_in))))
				(_port(_int reg_write1 -1 0 64(_ent (_in))))
				(_port(_int reg_write2 -1 0 65(_ent (_in))))
				(_port(_int write_data1 6 0 67(_ent (_in))))
				(_port(_int write_data2 6 0 68(_ent (_in))))
				(_port(_int clk -1 0 70(_ent (_in))))
				(_port(_int data_out1 6 0 72(_ent (_out))))
				(_port(_int data_out2 6 0 73(_ent (_out))))
			)
		)
	)
	(_inst c 0 94(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 107(_comp register_file)
		(_port
			((read_reg1)(rd_address_in))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int rd_address 1 0 24(_ent(_out))))
		(_port(_int extended_immediate 0 0 26(_ent(_out))))
		(_port(_int write_back -1 0 28(_ent(_out))))
		(_port(_int mem_write -1 0 29(_ent(_out))))
		(_port(_int is_addm -1 0 30(_ent(_out))))
		(_port(_int status_write -1 0 31(_ent(_out))))
		(_port(_int alu_src -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 67(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 80(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 80(_arch(_uni))))
		(_sig(_int rs_address 7 0 81(_arch(_uni))))
		(_sig(_int rd_address_in 7 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 84(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 84(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(18))(_sens(0(d_15_12))))))
			(line__91(_arch 1 0 91(_assignment(_alias((rd_address_in)(instruction(d_11_8))))(_trgt(20))(_sens(0(d_11_8))))))
			(line__92(_arch 2 0 92(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(19))(_sens(0(d_7_4))))))
			(line__127(_arch 3 0 127(_assignment(_alias((rd_address)(rd_address_in)))(_trgt(10))(_sens(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 4 -1)
)
I 000051 55 8434          1688980323681 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688980323682 2023.07.10 12:42:03)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code a8ffabffa1fefcbbffffbbf2faaea9afa8abaaabab)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int input 13 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 6 i 0)))))
				(_port(_int output 14 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int rd_address 5 0 79(_ent (_out))))
				(_port(_int extended_immediate 4 0 80(_ent (_out))))
				(_port(_int write_back -1 0 82(_ent (_out))))
				(_port(_int mem_write -1 0 83(_ent (_out))))
				(_port(_int is_addm -1 0 84(_ent (_out))))
				(_port(_int status_write -1 0 85(_ent (_out))))
				(_port(_int alu_src -1 0 86(_ent (_out))))
				(_port(_int alu_op 6 0 87(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 94(_ent (_in))))
				(_port(_int D2 7 0 95(_ent (_in))))
				(_port(_int Immed 7 0 96(_ent (_in))))
				(_port(_int AluSrc -1 0 97(_ent (_in))))
				(_port(_int AluOP 8 0 98(_ent (_in))))
				(_port(_int result 7 0 99(_ent (_out))))
				(_port(_int status 9 0 100(_ent (_out))))
			)
		)
	)
	(_inst pc 0 125(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 136(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 147(_comp mid_reg)
		(_gen
			((size)((i 59)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 59)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst exec_to_mem 0 158(_comp mid_reg)
		(_gen
			((size)((i 28)))
		)
		(_port
			((input)(exec_to_mem_set))
			((reset)(reset))
			((clk)(clk))
			((output)(exec_to_mem_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 28)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 172(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 184(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_54_39)))
			((rd)(id_to_exec_set(d_38_23)))
			((rd_address)(id_to_exec_set(d_58_55)))
			((extended_immediate)(id_to_exec_set(d_22_7)))
			((write_back)(id_to_exec_set(6)))
			((mem_write)(id_to_exec_set(5)))
			((is_addm)(id_to_exec_set(1)))
			((status_write)(id_to_exec_set(0)))
			((alu_src)(id_to_exec_set(2)))
			((alu_op)(id_to_exec_set(d_4_3)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((rd_address)(rd_address))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst exec_stage_comp 0 215(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_54_39)))
			((D2)(id_to_exec_get(d_38_23)))
			((Immed)(id_to_exec_get(d_22_7)))
			((AluSrc)(id_to_exec_get(4)))
			((AluOP)(id_to_exec_get(d_6_5)))
			((result)(exec_to_mem_set(d_19_4)))
			((status)(exec_to_mem_set(d_3_0)))
		)
		(_use(_ent . exec_stage)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 94(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 98(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 100(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 104(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 10 0 104(_arch(_uni))))
		(_sig(_int pc_get 10 0 105(_arch(_uni))))
		(_sig(_int instruction_get 10 0 108(_arch(_uni))))
		(_sig(_int instruction_set 10 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{58~downto~0}~13 0 113(_array -1((_dto i 58 i 0)))))
		(_sig(_int id_to_exec_get 11 0 113(_arch(_uni))))
		(_sig(_int id_to_exec_set 11 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 118(_array -1((_dto i 27 i 0)))))
		(_sig(_int exec_to_mem_get 12 0 118(_arch(_uni))))
		(_sig(_int exec_to_mem_set 12 0 119(_arch(_uni))))
		(_prcs
			(line__226(_arch 0 0 226(_assignment(_alias((exec_to_mem_set(d_27_24))(id_to_exec_get(d_58_55))))(_trgt(14(d_27_24)))(_sens(11(d_58_55))))))
			(line__227(_arch 1 0 227(_assignment(_alias((exec_to_mem_set(23))(id_to_exec_get(6))))(_trgt(14(23)))(_sens(11(6))))))
			(line__228(_arch 2 0 228(_assignment(_alias((exec_to_mem_set(22))(id_to_exec_get(5))))(_trgt(14(22)))(_sens(11(5))))))
			(line__229(_arch 3 0 229(_assignment(_alias((exec_to_mem_set(21))(id_to_exec_get(1))))(_trgt(14(21)))(_sens(11(1))))))
			(line__230(_arch 4 0 230(_assignment(_alias((exec_to_mem_set(20))(id_to_exec_get(0))))(_trgt(14(20)))(_sens(11(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (11(6))(11(5))(11(1))(11(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 7 -1)
)
I 000051 55 1101          1688980323702 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688980323703 2023.07.10 12:42:03)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code b8efececb9efe8adecb9aae2ecbebfbeecbeb1bebc)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688981915604 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688981915605 2023.07.10 13:08:35)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 1a494c1d4a4c4a0c191a5c401f1c1f1c4e1c4c1d18)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688981915613 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688981915614 2023.07.10 13:08:35)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 1a494d1c434d4b0c1b4c5c41481d1e1c1b1c1d1c1f)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688981915628 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688981915629 2023.07.10 13:08:35)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 2a792c2e7e7d2a3f792f39717f2c2b2c2d2c2f2c7e)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688981915637 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688981915638 2023.07.10 13:08:35)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 396a6a3c636f682f3d3c7a626d3f383f6a3e3c3f38)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688981915645 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688981915646 2023.07.10 13:08:35)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 396a6a3c346e692f3e3f2b66693a3f3f383f3d3f3d)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688981915653 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688981915654 2023.07.10 13:08:35)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 491a124b151f1e5e4f475b121d4f4a4e4d4f404f1f)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 2186          1688981915661 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688981915662 2023.07.10 13:08:35)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 491a184b161e485e4e4f5b134e4f1a4f1a4f4c4e4b)
	(_ent
		(_time 1688972897931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000051 55 1923          1688981915669 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688981915670 2023.07.10 13:08:35)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 580a085b550f0b4e555f4b030d5e5d5f5a5d0e5e5e)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688981915679 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688981915680 2023.07.10 13:08:35)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 580b035b050e0f4f5f5b4a030c5e5b5f5c5e515e0e)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4454          1688981915685 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 39))
	(_version ve8)
	(_time 1688981915686 2023.07.10 13:08:35)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 683b3368353e3f7f646a7a333c6e6b6f6c6e616e3e)
	(_ent
		(_time 1688981915683)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 44(_ent (_in))))
				(_port(_int write_back -1 0 46(_ent (_out))))
				(_port(_int mem_write -1 0 47(_ent (_out))))
				(_port(_int is_addm -1 0 48(_ent (_out))))
				(_port(_int status_write -1 0 49(_ent (_out))))
				(_port(_int alu_op 4 0 50(_ent (_out))))
				(_port(_int alu_src -1 0 51(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 59(_ent (_in))))
				(_port(_int read_reg2 5 0 60(_ent (_in))))
				(_port(_int write_reg1 5 0 62(_ent (_in))))
				(_port(_int write_reg2 5 0 63(_ent (_in))))
				(_port(_int reg_write1 -1 0 65(_ent (_in))))
				(_port(_int reg_write2 -1 0 66(_ent (_in))))
				(_port(_int write_data1 6 0 68(_ent (_in))))
				(_port(_int write_data2 6 0 69(_ent (_in))))
				(_port(_int clk -1 0 71(_ent (_in))))
				(_port(_int data_out1 6 0 73(_ent (_out))))
				(_port(_int data_out2 6 0 74(_ent (_out))))
			)
		)
	)
	(_inst c 0 96(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 109(_comp register_file)
		(_port
			((read_reg1)(rd_address_in))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int rd_address 1 0 24(_ent(_out))))
		(_port(_int extended_immediate 0 0 26(_ent(_out))))
		(_port(_int write_back -1 0 28(_ent(_out))))
		(_port(_int mem_write -1 0 29(_ent(_out))))
		(_port(_int is_addm -1 0 30(_ent(_out))))
		(_port(_int status_write -1 0 31(_ent(_out))))
		(_port(_int alu_src -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 33(_ent(_out))))
		(_port(_int is_lw -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 81(_arch(_uni))))
		(_sig(_int rs_address 7 0 82(_arch(_uni))))
		(_sig(_int rd_address_in 7 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 85(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 85(_arch(_uni))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(19))(_sens(0(d_15_12))))))
			(line__92(_arch 1 0 92(_assignment(_alias((rd_address_in)(instruction(d_11_8))))(_trgt(21))(_sens(0(d_11_8))))))
			(line__93(_arch 2 0 93(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(20))(_sens(0(d_7_4))))))
			(line__95(_arch 3 0 95(_assignment(_trgt(18))(_sens(19(0))(19(1))(19(2))(19(3))))))
			(line__129(_arch 4 0 129(_assignment(_alias((rd_address)(rd_address_in)))(_trgt(10))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (19(0))(19(1))(19(2))(19(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 5 -1)
)
I 000051 55 1101          1688981915693 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688981915694 2023.07.10 13:08:35)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 683b6e68693f387d3c697a323c6e6f6e3c6e616e6c)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688981936823 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688981936824 2023.07.10 13:08:56)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code fdf8adada8abadebfefdbba7f8fbf8fba9fbabfaff)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688981936832 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688981936833 2023.07.10 13:08:56)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code fdf8acaca1aaacebfcabbba6affaf9fbfcfbfafbf8)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688981936847 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688981936848 2023.07.10 13:08:56)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 0c090d0a5a5b0c195f091f57590a0d0a0b0a090a58)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688981936855 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688981936856 2023.07.10 13:08:56)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 1c19481b1c4a4d0a18195f47481a1d1a4f1b191a1d)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688981936863 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688981936864 2023.07.10 13:08:56)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 1c19481b4b4b4c0a1b1a0e434c1f1a1a1d1a181a18)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688981936871 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688981936872 2023.07.10 13:08:56)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 2c2970282a7a7b3b2a223e77782a2f2b282a252a7a)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(5)(6)(7)(8))(_sens(4))(_mon)(_read(0)(1)(2)(3)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 2186          1688981936878 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688981936879 2023.07.10 13:08:56)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 2c297a28297b2d3b2b2a3e762b2a7f2a7f2a292b2e)
	(_ent
		(_time 1688972897931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000051 55 1923          1688981936886 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688981936887 2023.07.10 13:08:56)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 3b3f6c3e6c6c682d363c28606e3d3e3c393e6d3d3d)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(9)(10)(11)(12)(13)(14)(15))(_sens(8))(_mon)(_read(0)(1)(2)(3)(4)(5)(6)(7)(11)(12)(13)(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688981936895 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688981936896 2023.07.10 13:08:56)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 3b3e673e3c6d6c2c3c3829606f3d383c3f3d323d6d)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4454          1688981936901 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 39))
	(_version ve8)
	(_time 1688981936902 2023.07.10 13:08:56)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 4b4e17494c1d1c5c474959101f4d484c4f4d424d1d)
	(_ent
		(_time 1688981915682)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 44(_ent (_in))))
				(_port(_int write_back -1 0 46(_ent (_out))))
				(_port(_int mem_write -1 0 47(_ent (_out))))
				(_port(_int is_addm -1 0 48(_ent (_out))))
				(_port(_int status_write -1 0 49(_ent (_out))))
				(_port(_int alu_op 4 0 50(_ent (_out))))
				(_port(_int alu_src -1 0 51(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 59(_ent (_in))))
				(_port(_int read_reg2 5 0 60(_ent (_in))))
				(_port(_int write_reg1 5 0 62(_ent (_in))))
				(_port(_int write_reg2 5 0 63(_ent (_in))))
				(_port(_int reg_write1 -1 0 65(_ent (_in))))
				(_port(_int reg_write2 -1 0 66(_ent (_in))))
				(_port(_int write_data1 6 0 68(_ent (_in))))
				(_port(_int write_data2 6 0 69(_ent (_in))))
				(_port(_int clk -1 0 71(_ent (_in))))
				(_port(_int data_out1 6 0 73(_ent (_out))))
				(_port(_int data_out2 6 0 74(_ent (_out))))
			)
		)
	)
	(_inst c 0 96(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 109(_comp register_file)
		(_port
			((read_reg1)(rd_address_in))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int rd_address 1 0 24(_ent(_out))))
		(_port(_int extended_immediate 0 0 26(_ent(_out))))
		(_port(_int write_back -1 0 28(_ent(_out))))
		(_port(_int mem_write -1 0 29(_ent(_out))))
		(_port(_int is_addm -1 0 30(_ent(_out))))
		(_port(_int status_write -1 0 31(_ent(_out))))
		(_port(_int alu_src -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 33(_ent(_out))))
		(_port(_int is_lw -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 81(_arch(_uni))))
		(_sig(_int rs_address 7 0 82(_arch(_uni))))
		(_sig(_int rd_address_in 7 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 85(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 85(_arch(_uni))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(19))(_sens(0(d_15_12))))))
			(line__92(_arch 1 0 92(_assignment(_alias((rd_address_in)(instruction(d_11_8))))(_trgt(21))(_sens(0(d_11_8))))))
			(line__93(_arch 2 0 93(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(20))(_sens(0(d_7_4))))))
			(line__95(_arch 3 0 95(_assignment(_trgt(18))(_sens(19(0))(19(1))(19(2))(19(3))))))
			(line__129(_arch 4 0 129(_assignment(_alias((rd_address)(rd_address_in)))(_trgt(10))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (19(0))(19(1))(19(2))(19(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 5 -1)
)
I 000051 55 8838          1688981936907 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688981936908 2023.07.10 13:08:56)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 4b4e1d49181d1f581f1d5811194d4a4c4b48494848)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int input 15 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 7 i 0)))))
				(_port(_int output 16 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int rd_address 5 0 79(_ent (_out))))
				(_port(_int extended_immediate 4 0 80(_ent (_out))))
				(_port(_int write_back -1 0 82(_ent (_out))))
				(_port(_int mem_write -1 0 83(_ent (_out))))
				(_port(_int is_addm -1 0 84(_ent (_out))))
				(_port(_int is_lw -1 0 85(_ent (_out))))
				(_port(_int status_write -1 0 86(_ent (_out))))
				(_port(_int alu_src -1 0 87(_ent (_out))))
				(_port(_int alu_op 6 0 88(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 95(_ent (_in))))
				(_port(_int D2 7 0 96(_ent (_in))))
				(_port(_int Immed 7 0 97(_ent (_in))))
				(_port(_int AluSrc -1 0 98(_ent (_in))))
				(_port(_int AluOP 8 0 99(_ent (_in))))
				(_port(_int result 7 0 100(_ent (_out))))
				(_port(_int status 9 0 101(_ent (_out))))
			)
		)
	)
	(_inst pc 0 144(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 155(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 166(_comp mid_reg)
		(_gen
			((size)((i 60)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 60)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst exec_to_mem 0 177(_comp mid_reg)
		(_gen
			((size)((i 29)))
		)
		(_port
			((input)(exec_to_mem_set))
			((reset)(reset))
			((clk)(clk))
			((output)(exec_to_mem_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 29)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 191(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 203(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_55_40)))
			((rd)(id_to_exec_set(d_39_24)))
			((rd_address)(id_to_exec_set(d_59_56)))
			((extended_immediate)(id_to_exec_set(d_23_8)))
			((write_back)(id_to_exec_set(7)))
			((mem_write)(id_to_exec_set(6)))
			((is_addm)(id_to_exec_set(2)))
			((is_lw)(id_to_exec_set(0)))
			((status_write)(id_to_exec_set(1)))
			((alu_src)(id_to_exec_set(3)))
			((alu_op)(id_to_exec_set(d_5_4)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((rd_address)(rd_address))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
				((is_lw)(is_lw))
			)
		)
	)
	(_inst exec_stage_comp 0 235(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_54_39)))
			((D2)(id_to_exec_get(d_38_23)))
			((Immed)(id_to_exec_get(d_22_7)))
			((AluSrc)(id_to_exec_get(4)))
			((AluOP)(id_to_exec_get(d_6_5)))
			((result)(exec_to_mem_set(d_19_4)))
			((status)(exec_to_mem_set(d_3_0)))
		)
		(_use(_ent . exec_stage)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 95(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 109(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 110(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 123(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 12 0 123(_arch(_uni))))
		(_sig(_int pc_get 12 0 124(_arch(_uni))))
		(_sig(_int instruction_get 12 0 127(_arch(_uni))))
		(_sig(_int instruction_set 12 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 132(_array -1((_dto i 59 i 0)))))
		(_sig(_int id_to_exec_get 13 0 132(_arch(_uni))))
		(_sig(_int id_to_exec_set 13 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{28~downto~0}~13 0 137(_array -1((_dto i 28 i 0)))))
		(_sig(_int exec_to_mem_get 14 0 137(_arch(_uni))))
		(_sig(_int exec_to_mem_set 14 0 138(_arch(_uni))))
		(_prcs
			(line__246(_arch 0 0 246(_assignment(_alias((exec_to_mem_set(d_28_25))(id_to_exec_get(d_59_56))))(_trgt(14(d_28_25)))(_sens(11(d_59_56))))))
			(line__247(_arch 1 0 247(_assignment(_alias((exec_to_mem_set(24))(id_to_exec_get(7))))(_trgt(14(24)))(_sens(11(7))))))
			(line__248(_arch 2 0 248(_assignment(_alias((exec_to_mem_set(23))(id_to_exec_get(6))))(_trgt(14(23)))(_sens(11(6))))))
			(line__249(_arch 3 0 249(_assignment(_alias((exec_to_mem_set(22))(id_to_exec_get(2))))(_trgt(14(22)))(_sens(11(2))))))
			(line__250(_arch 4 0 250(_assignment(_alias((exec_to_mem_set(21))(id_to_exec_get(1))))(_trgt(14(21)))(_sens(11(1))))))
			(line__251(_arch 5 0 251(_assignment(_alias((exec_to_mem_set(20))(id_to_exec_get(0))))(_trgt(14(20)))(_sens(11(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (11(7))(11(6))(11(2))(11(1))(11(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 8 -1)
)
I 000051 55 1101          1688981936931 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688981936932 2023.07.10 13:08:56)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 6a6f6b6a323d3a7f3e6b78303e6c6d6c3e6c636c6e)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000051 55 9393          1688982411533 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688982411534 2023.07.10 13:16:51)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 4c4d1c4e1e1a185f4e4e4e4a5f161c4b4c4f4e4f4f4a4f)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 6 i 0)))))
				(_port(_int input 16 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 7 i 0)))))
				(_port(_int output 17 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int rd_address 5 0 79(_ent (_out))))
				(_port(_int extended_immediate 4 0 80(_ent (_out))))
				(_port(_int write_back -1 0 82(_ent (_out))))
				(_port(_int mem_write -1 0 83(_ent (_out))))
				(_port(_int is_addm -1 0 84(_ent (_out))))
				(_port(_int is_lw -1 0 85(_ent (_out))))
				(_port(_int status_write -1 0 86(_ent (_out))))
				(_port(_int alu_src -1 0 87(_ent (_out))))
				(_port(_int alu_op 6 0 88(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 95(_ent (_in))))
				(_port(_int D2 7 0 96(_ent (_in))))
				(_port(_int Immed 7 0 97(_ent (_in))))
				(_port(_int AluSrc -1 0 98(_ent (_in))))
				(_port(_int AluOP 8 0 99(_ent (_in))))
				(_port(_int result 7 0 100(_ent (_out))))
				(_port(_int status 9 0 101(_ent (_out))))
			)
		)
	)
	(_inst pc 0 150(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 161(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 172(_comp mid_reg)
		(_gen
			((size)((i 60)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 60)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst exec_to_mem 0 183(_comp mid_reg)
		(_gen
			((size)((i 29)))
		)
		(_port
			((input)(exec_to_mem_set))
			((reset)(reset))
			((clk)(clk))
			((output)(exec_to_mem_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 29)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst mem_to_wb 0 194(_comp mid_reg)
		(_gen
			((size)((i 26)))
		)
		(_port
			((input)(mem_to_wb_set))
			((reset)(reset))
			((clk)(clk))
			((output)(mem_to_wb_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 26)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 209(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 221(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_55_40)))
			((rd)(id_to_exec_set(d_39_24)))
			((rd_address)(id_to_exec_set(d_59_56)))
			((extended_immediate)(id_to_exec_set(d_23_8)))
			((write_back)(id_to_exec_set(7)))
			((mem_write)(id_to_exec_set(6)))
			((is_addm)(id_to_exec_set(2)))
			((is_lw)(id_to_exec_set(0)))
			((status_write)(id_to_exec_set(1)))
			((alu_src)(id_to_exec_set(3)))
			((alu_op)(id_to_exec_set(d_5_4)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((rd_address)(rd_address))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
				((is_lw)(is_lw))
			)
		)
	)
	(_inst exec_stage_comp 0 253(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_54_39)))
			((D2)(id_to_exec_get(d_38_23)))
			((Immed)(id_to_exec_get(d_22_7)))
			((AluSrc)(id_to_exec_get(4)))
			((AluOP)(id_to_exec_get(d_6_5)))
			((result)(exec_to_mem_set(d_19_4)))
			((status)(exec_to_mem_set(d_3_0)))
		)
		(_use(_ent . exec_stage)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 95(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 109(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 110(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 123(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 12 0 123(_arch(_uni))))
		(_sig(_int pc_get 12 0 124(_arch(_uni))))
		(_sig(_int instruction_get 12 0 127(_arch(_uni))))
		(_sig(_int instruction_set 12 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 132(_array -1((_dto i 59 i 0)))))
		(_sig(_int id_to_exec_get 13 0 132(_arch(_uni))))
		(_sig(_int id_to_exec_set 13 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{28~downto~0}~13 0 137(_array -1((_dto i 28 i 0)))))
		(_sig(_int exec_to_mem_get 14 0 137(_arch(_uni))))
		(_sig(_int exec_to_mem_set 14 0 138(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 143(_array -1((_dto i 25 i 0)))))
		(_sig(_int mem_to_wb_get 15 0 143(_arch(_uni))))
		(_sig(_int mem_to_wb_set 15 0 144(_arch(_uni))))
		(_prcs
			(line__264(_arch 0 0 264(_assignment(_alias((exec_to_mem_set(d_28_25))(id_to_exec_get(d_59_56))))(_trgt(14(d_28_25)))(_sens(11(d_59_56))))))
			(line__265(_arch 1 0 265(_assignment(_alias((exec_to_mem_set(24))(id_to_exec_get(7))))(_trgt(14(24)))(_sens(11(7))))))
			(line__266(_arch 2 0 266(_assignment(_alias((exec_to_mem_set(23))(id_to_exec_get(6))))(_trgt(14(23)))(_sens(11(6))))))
			(line__267(_arch 3 0 267(_assignment(_alias((exec_to_mem_set(22))(id_to_exec_get(2))))(_trgt(14(22)))(_sens(11(2))))))
			(line__268(_arch 4 0 268(_assignment(_alias((exec_to_mem_set(21))(id_to_exec_get(1))))(_trgt(14(21)))(_sens(11(1))))))
			(line__269(_arch 5 0 269(_assignment(_alias((exec_to_mem_set(20))(id_to_exec_get(0))))(_trgt(14(20)))(_sens(11(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (11(7))(11(6))(11(2))(11(1))(11(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 8 -1)
)
I 000049 55 1300          1688984178610 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688984178611 2023.07.10 13:46:18)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code f2f3f4a2f1a4a2e4f1f2b4a8f7f4f7f4a6f4a4f5f0)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688984178622 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688984178623 2023.07.10 13:46:18)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 020304050855531403544459500506040304050407)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688984178638 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688984178639 2023.07.10 13:46:18)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 11104616154611044214024a441710171617141745)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688984178646 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688984178647 2023.07.10 13:46:18)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 11101316434740071514524a451710174216141710)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688984178653 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688984178654 2023.07.10 13:46:18)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 21202325247671372627337e712227272027252725)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688984178661 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688984178662 2023.07.10 13:46:18)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 21202b2575777636272f337a752722262527282777)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 2186          1688984178669 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688984178670 2023.07.10 13:46:18)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 30313035666731273736226a373663366336353732)
	(_ent
		(_time 1688972897931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000051 55 1923          1688984178676 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688984178677 2023.07.10 13:46:18)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 30303135356763263d37236b653635373235663636)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688984178686 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688984178687 2023.07.10 13:46:18)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 40414a42151617574743521b144643474446494616)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4454          1688984178692 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 39))
	(_version ve8)
	(_time 1688984178693 2023.07.10 13:46:18)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 40414a42151617574c42521b144643474446494616)
	(_ent
		(_time 1688981915682)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 44(_ent (_in))))
				(_port(_int write_back -1 0 46(_ent (_out))))
				(_port(_int mem_write -1 0 47(_ent (_out))))
				(_port(_int is_addm -1 0 48(_ent (_out))))
				(_port(_int status_write -1 0 49(_ent (_out))))
				(_port(_int alu_op 4 0 50(_ent (_out))))
				(_port(_int alu_src -1 0 51(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 59(_ent (_in))))
				(_port(_int read_reg2 5 0 60(_ent (_in))))
				(_port(_int write_reg1 5 0 62(_ent (_in))))
				(_port(_int write_reg2 5 0 63(_ent (_in))))
				(_port(_int reg_write1 -1 0 65(_ent (_in))))
				(_port(_int reg_write2 -1 0 66(_ent (_in))))
				(_port(_int write_data1 6 0 68(_ent (_in))))
				(_port(_int write_data2 6 0 69(_ent (_in))))
				(_port(_int clk -1 0 71(_ent (_in))))
				(_port(_int data_out1 6 0 73(_ent (_out))))
				(_port(_int data_out2 6 0 74(_ent (_out))))
			)
		)
	)
	(_inst c 0 96(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 109(_comp register_file)
		(_port
			((read_reg1)(rd_address_in))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int rd_address 1 0 24(_ent(_out))))
		(_port(_int extended_immediate 0 0 26(_ent(_out))))
		(_port(_int write_back -1 0 28(_ent(_out))))
		(_port(_int mem_write -1 0 29(_ent(_out))))
		(_port(_int is_addm -1 0 30(_ent(_out))))
		(_port(_int status_write -1 0 31(_ent(_out))))
		(_port(_int alu_src -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 33(_ent(_out))))
		(_port(_int is_lw -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 81(_arch(_uni))))
		(_sig(_int rs_address 7 0 82(_arch(_uni))))
		(_sig(_int rd_address_in 7 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 85(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 85(_arch(_uni))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(19))(_sens(0(d_15_12))))))
			(line__92(_arch 1 0 92(_assignment(_alias((rd_address_in)(instruction(d_11_8))))(_trgt(21))(_sens(0(d_11_8))))))
			(line__93(_arch 2 0 93(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(20))(_sens(0(d_7_4))))))
			(line__95(_arch 3 0 95(_assignment(_trgt(18))(_sens(19(0))(19(1))(19(2))(19(3))))))
			(line__129(_arch 4 0 129(_assignment(_alias((rd_address)(rd_address_in)))(_trgt(10))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (19(0))(19(1))(19(2))(19(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 5 -1)
)
I 000051 55 1101          1688984178706 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688984178707 2023.07.10 13:46:18)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 50510753590700450451420a045657560456595654)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688984214721 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688984214722 2023.07.10 13:46:54)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code ffafadafa8a9afe9fcffb9a5faf9faf9abf9a9f8fd)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688984214729 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688984214730 2023.07.10 13:46:54)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 0f090a0851585e190e5949545d080b090e0908090a)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688984214745 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688984214746 2023.07.10 13:46:54)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 1f194b184c481f0a4c1a0c444a191e1918191a194b)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688984214753 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688984214754 2023.07.10 13:46:54)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 1f191e181a494e091b1a5c444b191e194c181a191e)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688984214760 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688984214761 2023.07.10 13:46:54)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 2e282f2a7f797e3829283c717e2d28282f282a282a)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688984214769 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688984214770 2023.07.10 13:46:54)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 2e28272a2e78793928203c757a282d292a28272878)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 2186          1688984214776 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688984214777 2023.07.10 13:46:54)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 3e383d3b3d693f2939382c6439386d386d383b393c)
	(_ent
		(_time 1688972897931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000051 55 1923          1688984214785 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688984214786 2023.07.10 13:46:54)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 3e393c3b6e696d2833392d656b383b393c3b683838)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688984214794 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688984214795 2023.07.10 13:46:54)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 4d4b444f4c1b1a5a4a4e5f16194b4e4a494b444b1b)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4454          1688984214800 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 39))
	(_version ve8)
	(_time 1688984214801 2023.07.10 13:46:54)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 4d4b444f4c1b1a5a414f5f16194b4e4a494b444b1b)
	(_ent
		(_time 1688981915682)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 44(_ent (_in))))
				(_port(_int write_back -1 0 46(_ent (_out))))
				(_port(_int mem_write -1 0 47(_ent (_out))))
				(_port(_int is_addm -1 0 48(_ent (_out))))
				(_port(_int status_write -1 0 49(_ent (_out))))
				(_port(_int alu_op 4 0 50(_ent (_out))))
				(_port(_int alu_src -1 0 51(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 59(_ent (_in))))
				(_port(_int read_reg2 5 0 60(_ent (_in))))
				(_port(_int write_reg1 5 0 62(_ent (_in))))
				(_port(_int write_reg2 5 0 63(_ent (_in))))
				(_port(_int reg_write1 -1 0 65(_ent (_in))))
				(_port(_int reg_write2 -1 0 66(_ent (_in))))
				(_port(_int write_data1 6 0 68(_ent (_in))))
				(_port(_int write_data2 6 0 69(_ent (_in))))
				(_port(_int clk -1 0 71(_ent (_in))))
				(_port(_int data_out1 6 0 73(_ent (_out))))
				(_port(_int data_out2 6 0 74(_ent (_out))))
			)
		)
	)
	(_inst c 0 96(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 109(_comp register_file)
		(_port
			((read_reg1)(rd_address_in))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int rd_address 1 0 24(_ent(_out))))
		(_port(_int extended_immediate 0 0 26(_ent(_out))))
		(_port(_int write_back -1 0 28(_ent(_out))))
		(_port(_int mem_write -1 0 29(_ent(_out))))
		(_port(_int is_addm -1 0 30(_ent(_out))))
		(_port(_int status_write -1 0 31(_ent(_out))))
		(_port(_int alu_src -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 33(_ent(_out))))
		(_port(_int is_lw -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 81(_arch(_uni))))
		(_sig(_int rs_address 7 0 82(_arch(_uni))))
		(_sig(_int rd_address_in 7 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 85(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 85(_arch(_uni))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(19))(_sens(0(d_15_12))))))
			(line__92(_arch 1 0 92(_assignment(_alias((rd_address_in)(instruction(d_11_8))))(_trgt(21))(_sens(0(d_11_8))))))
			(line__93(_arch 2 0 93(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(20))(_sens(0(d_7_4))))))
			(line__95(_arch 3 0 95(_assignment(_trgt(18))(_sens(19(0))(19(1))(19(2))(19(3))))))
			(line__129(_arch 4 0 129(_assignment(_alias((rd_address)(rd_address_in)))(_trgt(10))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (19(0))(19(1))(19(2))(19(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 5 -1)
)
I 000051 55 1101          1688984214815 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688984214816 2023.07.10 13:46:54)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 5d5b095e000a0d48095c4f07095b5a5b095b545b59)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688984259892 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688984259893 2023.07.10 13:47:39)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 732777727125236570733529767576752775257471)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688984259901 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688984259902 2023.07.10 13:47:39)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 83d7868c88d4d29582d5c5d8d18487858285848586)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688984259916 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688984259917 2023.07.10 13:47:39)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 92c6c69d95c59287c19781c9c794939495949794c6)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688984259924 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688984259925 2023.07.10 13:47:39)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 92c6939dc3c4c3849697d1c9c6949394c195979493)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5)(6)(10)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688984259931 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688984259932 2023.07.10 13:47:39)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code a2f6a3f5a4f5f2b4a5a4b0fdf2a1a4a4a3a4a6a4a6)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688984259940 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688984259941 2023.07.10 13:47:39)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code a2f6abf5f5f4f5b5a4acb0f9f6a4a1a5a6a4aba4f4)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 2186          1688984259948 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688984259949 2023.07.10 13:47:39)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code b2e6b1e6e6e5b3a5b5b4a0e8b5b4e1b4e1b4b7b5b0)
	(_ent
		(_time 1688972897931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000051 55 1923          1688984259956 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688984259957 2023.07.10 13:47:39)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code b2e7b0e6b5e5e1a4bfb5a1e9e7b4b7b5b0b7e4b4b4)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688984259965 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688984259966 2023.07.10 13:47:39)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code c195c894959796d6c6c2d39a95c7c2c6c5c7c8c797)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4454          1688984259971 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 39))
	(_version ve8)
	(_time 1688984259972 2023.07.10 13:47:39)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code c195c894959796d6cdc3d39a95c7c2c6c5c7c8c797)
	(_ent
		(_time 1688981915682)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 44(_ent (_in))))
				(_port(_int write_back -1 0 46(_ent (_out))))
				(_port(_int mem_write -1 0 47(_ent (_out))))
				(_port(_int is_addm -1 0 48(_ent (_out))))
				(_port(_int status_write -1 0 49(_ent (_out))))
				(_port(_int alu_op 4 0 50(_ent (_out))))
				(_port(_int alu_src -1 0 51(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 59(_ent (_in))))
				(_port(_int read_reg2 5 0 60(_ent (_in))))
				(_port(_int write_reg1 5 0 62(_ent (_in))))
				(_port(_int write_reg2 5 0 63(_ent (_in))))
				(_port(_int reg_write1 -1 0 65(_ent (_in))))
				(_port(_int reg_write2 -1 0 66(_ent (_in))))
				(_port(_int write_data1 6 0 68(_ent (_in))))
				(_port(_int write_data2 6 0 69(_ent (_in))))
				(_port(_int clk -1 0 71(_ent (_in))))
				(_port(_int data_out1 6 0 73(_ent (_out))))
				(_port(_int data_out2 6 0 74(_ent (_out))))
			)
		)
	)
	(_inst c 0 96(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 109(_comp register_file)
		(_port
			((read_reg1)(rd_address_in))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int rd_address 1 0 24(_ent(_out))))
		(_port(_int extended_immediate 0 0 26(_ent(_out))))
		(_port(_int write_back -1 0 28(_ent(_out))))
		(_port(_int mem_write -1 0 29(_ent(_out))))
		(_port(_int is_addm -1 0 30(_ent(_out))))
		(_port(_int status_write -1 0 31(_ent(_out))))
		(_port(_int alu_src -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 33(_ent(_out))))
		(_port(_int is_lw -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 81(_arch(_uni))))
		(_sig(_int rs_address 7 0 82(_arch(_uni))))
		(_sig(_int rd_address_in 7 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 85(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 85(_arch(_uni))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(19))(_sens(0(d_15_12))))))
			(line__92(_arch 1 0 92(_assignment(_alias((rd_address_in)(instruction(d_11_8))))(_trgt(21))(_sens(0(d_11_8))))))
			(line__93(_arch 2 0 93(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(20))(_sens(0(d_7_4))))))
			(line__95(_arch 3 0 95(_assignment(_trgt(18))(_sens(19(0))(19(1))(19(2))(19(3))))))
			(line__129(_arch 4 0 129(_assignment(_alias((rd_address)(rd_address_in)))(_trgt(10))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (19(0))(19(1))(19(2))(19(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 5 -1)
)
I 000051 55 1101          1688984259986 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688984259987 2023.07.10 13:47:39)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code d1858583d98681c485d0c38b85d7d6d785d7d8d7d5)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688984296296 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688984296297 2023.07.10 13:48:16)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code a9acf8fea1fff9bfaaa9eff3acafacaffdafffaeab)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688984296305 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688984296306 2023.07.10 13:48:16)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code b9bce9ecb8eee8afb8efffe2ebbebdbfb8bfbebfbc)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688984296319 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688984296320 2023.07.10 13:48:16)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code c9ccc89cc59ec9dc9accda929ccfc8cfcecfcccf9d)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688984296327 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688984296328 2023.07.10 13:48:16)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code c9cc9d9c939f98dfcdcc8a929dcfc8cf9acecccfc8)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5)(6)(10)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688984296336 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688984296337 2023.07.10 13:48:16)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code d8dd8c8ad48f88cedfdeca8788dbdeded9dedcdedc)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688984296345 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688984296346 2023.07.10 13:48:16)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code d8dd848a858e8fcfded6ca838cdedbdfdcded1de8e)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 2186          1688984296352 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688984296353 2023.07.10 13:48:16)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code e8edbebbb6bfe9ffefeefab2efeebbeebbeeedefea)
	(_ent
		(_time 1688972897931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000051 55 1923          1688984296359 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688984296360 2023.07.10 13:48:16)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code e8ecbfbbe5bfbbfee5effbb3bdeeedefeaedbeeeee)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688984296368 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688984296369 2023.07.10 13:48:16)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code f8fda4a8a5aeafeffffbeaa3acfefbfffcfef1feae)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4454          1688984296374 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 39))
	(_version ve8)
	(_time 1688984296375 2023.07.10 13:48:16)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code f8fda4a8a5aeafeff4faeaa3acfefbfffcfef1feae)
	(_ent
		(_time 1688981915682)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 44(_ent (_in))))
				(_port(_int write_back -1 0 46(_ent (_out))))
				(_port(_int mem_write -1 0 47(_ent (_out))))
				(_port(_int is_addm -1 0 48(_ent (_out))))
				(_port(_int status_write -1 0 49(_ent (_out))))
				(_port(_int alu_op 4 0 50(_ent (_out))))
				(_port(_int alu_src -1 0 51(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 59(_ent (_in))))
				(_port(_int read_reg2 5 0 60(_ent (_in))))
				(_port(_int write_reg1 5 0 62(_ent (_in))))
				(_port(_int write_reg2 5 0 63(_ent (_in))))
				(_port(_int reg_write1 -1 0 65(_ent (_in))))
				(_port(_int reg_write2 -1 0 66(_ent (_in))))
				(_port(_int write_data1 6 0 68(_ent (_in))))
				(_port(_int write_data2 6 0 69(_ent (_in))))
				(_port(_int clk -1 0 71(_ent (_in))))
				(_port(_int data_out1 6 0 73(_ent (_out))))
				(_port(_int data_out2 6 0 74(_ent (_out))))
			)
		)
	)
	(_inst c 0 96(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 109(_comp register_file)
		(_port
			((read_reg1)(rd_address_in))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int rd_address 1 0 24(_ent(_out))))
		(_port(_int extended_immediate 0 0 26(_ent(_out))))
		(_port(_int write_back -1 0 28(_ent(_out))))
		(_port(_int mem_write -1 0 29(_ent(_out))))
		(_port(_int is_addm -1 0 30(_ent(_out))))
		(_port(_int status_write -1 0 31(_ent(_out))))
		(_port(_int alu_src -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 33(_ent(_out))))
		(_port(_int is_lw -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 81(_arch(_uni))))
		(_sig(_int rs_address 7 0 82(_arch(_uni))))
		(_sig(_int rd_address_in 7 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 85(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 85(_arch(_uni))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(19))(_sens(0(d_15_12))))))
			(line__92(_arch 1 0 92(_assignment(_alias((rd_address_in)(instruction(d_11_8))))(_trgt(21))(_sens(0(d_11_8))))))
			(line__93(_arch 2 0 93(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(20))(_sens(0(d_7_4))))))
			(line__95(_arch 3 0 95(_assignment(_trgt(18))(_sens(19(0))(19(1))(19(2))(19(3))))))
			(line__129(_arch 4 0 129(_assignment(_alias((rd_address)(rd_address_in)))(_trgt(10))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (19(0))(19(1))(19(2))(19(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 5 -1)
)
I 000051 55 1101          1688984296390 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688984296391 2023.07.10 13:48:16)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 07020501095057125306155d5301000153010e0103)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688984305652 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688984305653 2023.07.10 13:48:25)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 39393e3c316f692f3a397f633c3f3c3f6d3f6f3e3b)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688984305662 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688984305663 2023.07.10 13:48:25)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 39393f3d386e682f386f7f626b3e3d3f383f3e3f3c)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688984305676 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688984305677 2023.07.10 13:48:25)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 48481f4a451f485d1b4d5b131d4e494e4f4e4d4e1c)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(13)(0)(4)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(17)(19)(5)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(18)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688984305684 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688984305685 2023.07.10 13:48:25)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 58585a5b030e094e5c5d1b030c5e595e0b5f5d5e59)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5)(6)(10)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688984305692 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688984305693 2023.07.10 13:48:25)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 58585a5b540f084e5f5e4a07085b5e5e595e5c5e5c)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688984305700 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688984305701 2023.07.10 13:48:25)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 68686268353e3f7f6e667a333c6e6b6f6c6e616e3e)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 2186          1688984305708 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688984305709 2023.07.10 13:48:25)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 68686868363f697f6f6e7a326f6e3b6e3b6e6d6f6a)
	(_ent
		(_time 1688972897931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000051 55 1923          1688984305716 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688984305717 2023.07.10 13:48:25)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 77767676752024617a70642c227172707572217171)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688984305725 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688984305726 2023.07.10 13:48:25)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 77777d76252120607074652c2371747073717e7121)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4454          1688984305731 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 39))
	(_version ve8)
	(_time 1688984305732 2023.07.10 13:48:25)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 87878d89d5d1d0908b8595dcd381848083818e81d1)
	(_ent
		(_time 1688981915682)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 44(_ent (_in))))
				(_port(_int write_back -1 0 46(_ent (_out))))
				(_port(_int mem_write -1 0 47(_ent (_out))))
				(_port(_int is_addm -1 0 48(_ent (_out))))
				(_port(_int status_write -1 0 49(_ent (_out))))
				(_port(_int alu_op 4 0 50(_ent (_out))))
				(_port(_int alu_src -1 0 51(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 59(_ent (_in))))
				(_port(_int read_reg2 5 0 60(_ent (_in))))
				(_port(_int write_reg1 5 0 62(_ent (_in))))
				(_port(_int write_reg2 5 0 63(_ent (_in))))
				(_port(_int reg_write1 -1 0 65(_ent (_in))))
				(_port(_int reg_write2 -1 0 66(_ent (_in))))
				(_port(_int write_data1 6 0 68(_ent (_in))))
				(_port(_int write_data2 6 0 69(_ent (_in))))
				(_port(_int clk -1 0 71(_ent (_in))))
				(_port(_int data_out1 6 0 73(_ent (_out))))
				(_port(_int data_out2 6 0 74(_ent (_out))))
			)
		)
	)
	(_inst c 0 96(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 109(_comp register_file)
		(_port
			((read_reg1)(rd_address_in))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int rd_address 1 0 24(_ent(_out))))
		(_port(_int extended_immediate 0 0 26(_ent(_out))))
		(_port(_int write_back -1 0 28(_ent(_out))))
		(_port(_int mem_write -1 0 29(_ent(_out))))
		(_port(_int is_addm -1 0 30(_ent(_out))))
		(_port(_int status_write -1 0 31(_ent(_out))))
		(_port(_int alu_src -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 33(_ent(_out))))
		(_port(_int is_lw -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 81(_arch(_uni))))
		(_sig(_int rs_address 7 0 82(_arch(_uni))))
		(_sig(_int rd_address_in 7 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 85(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 85(_arch(_uni))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(19))(_sens(0(d_15_12))))))
			(line__92(_arch 1 0 92(_assignment(_alias((rd_address_in)(instruction(d_11_8))))(_trgt(21))(_sens(0(d_11_8))))))
			(line__93(_arch 2 0 93(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(20))(_sens(0(d_7_4))))))
			(line__95(_arch 3 0 95(_assignment(_trgt(18))(_sens(19(0))(19(1))(19(2))(19(3))))))
			(line__129(_arch 4 0 129(_assignment(_alias((rd_address)(rd_address_in)))(_trgt(10))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (19(0))(19(1))(19(2))(19(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 5 -1)
)
I 000051 55 11605         1688984305742 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688984305743 2023.07.10 13:48:25)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 9797979891c1c384959596c284cdc79097949594949194)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 16 i 0)))))
				(_port(_int input 16 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 17 i 0)))))
				(_port(_int output 17 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int rd_address 5 0 79(_ent (_out))))
				(_port(_int extended_immediate 4 0 80(_ent (_out))))
				(_port(_int write_back -1 0 82(_ent (_out))))
				(_port(_int mem_write -1 0 83(_ent (_out))))
				(_port(_int is_addm -1 0 84(_ent (_out))))
				(_port(_int is_lw -1 0 85(_ent (_out))))
				(_port(_int status_write -1 0 86(_ent (_out))))
				(_port(_int alu_src -1 0 87(_ent (_out))))
				(_port(_int alu_op 6 0 88(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 95(_ent (_in))))
				(_port(_int D2 7 0 96(_ent (_in))))
				(_port(_int Immed 7 0 97(_ent (_in))))
				(_port(_int AluSrc -1 0 98(_ent (_in))))
				(_port(_int AluOP 8 0 99(_ent (_in))))
				(_port(_int result 7 0 100(_ent (_out))))
				(_port(_int status 9 0 101(_ent (_out))))
			)
		)
		(mem_stage
			(_object
				(_port(_int exec_res 10 0 109(_ent (_in))))
				(_port(_int exec_status 11 0 110(_ent (_in))))
				(_port(_int D2 10 0 111(_ent (_in))))
				(_port(_int mem_write -1 0 113(_ent (_in))))
				(_port(_int is_lw -1 0 114(_ent (_in))))
				(_port(_int is_addm -1 0 115(_ent (_in))))
				(_port(_int clk -1 0 116(_ent (_in))))
				(_port(_int result 10 0 118(_ent (_out))))
				(_port(_int status 11 0 119(_ent (_out))))
			)
		)
	)
	(_inst pc 0 151(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 162(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 173(_comp mid_reg)
		(_gen
			((size)((i 60)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 60)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst exec_to_mem 0 184(_comp mid_reg)
		(_gen
			((size)((i 29)))
		)
		(_port
			((input)(exec_to_mem_set))
			((reset)(reset))
			((clk)(clk))
			((output)(exec_to_mem_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 29)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst mem_to_wb 0 195(_comp mid_reg)
		(_gen
			((size)((i 26)))
		)
		(_port
			((input)(mem_to_wb_set))
			((reset)(reset))
			((clk)(clk))
			((output)(mem_to_wb_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 26)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 210(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 222(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_55_40)))
			((rd)(id_to_exec_set(d_39_24)))
			((rd_address)(id_to_exec_set(d_59_56)))
			((extended_immediate)(id_to_exec_set(d_23_8)))
			((write_back)(id_to_exec_set(7)))
			((mem_write)(id_to_exec_set(6)))
			((is_addm)(id_to_exec_set(2)))
			((is_lw)(id_to_exec_set(0)))
			((status_write)(id_to_exec_set(1)))
			((alu_src)(id_to_exec_set(3)))
			((alu_op)(id_to_exec_set(d_5_4)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((rd_address)(rd_address))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
				((is_lw)(is_lw))
			)
		)
	)
	(_inst exec_stage_comp 0 254(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_55_40)))
			((D2)(id_to_exec_get(d_39_24)))
			((Immed)(id_to_exec_get(d_23_8)))
			((AluSrc)(id_to_exec_get(3)))
			((AluOP)(id_to_exec_get(d_5_4)))
			((result)(exec_to_mem_set(d_19_4)))
			((status)(exec_to_mem_set(d_3_0)))
		)
		(_use(_ent . exec_stage)
		)
	)
	(_inst mem_stage_comp 0 275(_comp mem_stage)
		(_port
			((exec_res)(exec_to_mem_get(d_19_4)))
			((exec_status)(exec_to_mem_get(d_3_0)))
			((D2)(exec_to_mem_get(d_40_25)))
			((mem_write)(exec_to_mem_get(23)))
			((is_lw)(exec_to_mem_get(20)))
			((is_addm)(exec_to_mem_get(22)))
			((clk)(clk))
			((result)(mem_to_wb_set(d_19_4)))
			((status)(mem_to_wb_set(d_3_0)))
		)
		(_use(_ent . mem_stage)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 95(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 109(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 110(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 123(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 12 0 123(_arch(_uni))))
		(_sig(_int pc_get 12 0 124(_arch(_uni))))
		(_sig(_int instruction_get 12 0 127(_arch(_uni))))
		(_sig(_int instruction_set 12 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 132(_array -1((_dto i 59 i 0)))))
		(_sig(_int id_to_exec_get 13 0 132(_arch(_uni))))
		(_sig(_int id_to_exec_set 13 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 137(_array -1((_dto i 44 i 0)))))
		(_sig(_int exec_to_mem_get 14 0 137(_arch(_uni))))
		(_sig(_int exec_to_mem_set 14 0 138(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 143(_array -1((_dto i 25 i 0)))))
		(_sig(_int mem_to_wb_get 15 0 143(_arch(_uni))))
		(_sig(_int mem_to_wb_set 15 0 144(_arch(_uni))))
		(_prcs
			(line__266(_arch 0 0 266(_assignment(_alias((exec_to_mem_set(d_44_41))(id_to_exec_get(d_59_56))))(_trgt(14(d_44_41)))(_sens(11(d_59_56))))))
			(line__267(_arch 1 0 267(_assignment(_alias((exec_to_mem_set(d_40_25))(id_to_exec_get(d_39_24))))(_trgt(14(d_40_25)))(_sens(11(d_39_24))))))
			(line__268(_arch 2 0 268(_assignment(_alias((exec_to_mem_set(24))(id_to_exec_get(7))))(_trgt(14(24)))(_sens(11(7))))))
			(line__269(_arch 3 0 269(_assignment(_alias((exec_to_mem_set(23))(id_to_exec_get(6))))(_trgt(14(23)))(_sens(11(6))))))
			(line__270(_arch 4 0 270(_assignment(_alias((exec_to_mem_set(22))(id_to_exec_get(2))))(_trgt(14(22)))(_sens(11(2))))))
			(line__271(_arch 5 0 271(_assignment(_alias((exec_to_mem_set(21))(id_to_exec_get(1))))(_trgt(14(21)))(_sens(11(1))))))
			(line__272(_arch 6 0 272(_assignment(_alias((exec_to_mem_set(20))(id_to_exec_get(0))))(_trgt(14(20)))(_sens(11(0))))))
			(line__289(_arch 7 0 289(_assignment(_alias((exec_to_mem_set(d_28_25))(id_to_exec_get(d_59_56))))(_trgt(14(d_28_25)))(_sens(11(d_59_56))))))
			(line__290(_arch 8 0 290(_assignment(_alias((exec_to_mem_set(24))(id_to_exec_get(7))))(_trgt(14(24)))(_sens(11(7))))))
			(line__291(_arch 9 0 291(_assignment(_alias((exec_to_mem_set(23))(id_to_exec_get(6))))(_trgt(14(23)))(_sens(11(6))))))
			(line__292(_arch 10 0 292(_assignment(_alias((exec_to_mem_set(22))(id_to_exec_get(2))))(_trgt(14(22)))(_sens(11(2))))))
			(line__293(_arch 11 0 293(_assignment(_alias((exec_to_mem_set(21))(id_to_exec_get(1))))(_trgt(14(21)))(_sens(11(1))))))
			(line__294(_arch 12 0 294(_assignment(_alias((exec_to_mem_set(20))(id_to_exec_get(0))))(_trgt(14(20)))(_sens(11(0))))))
			(line__296(_arch 13 0 296(_assignment(_alias((mem_to_wb_set(d_25_22))(exec_to_mem_get(d_44_41))))(_trgt(16(d_25_22)))(_sens(13(d_44_41))))))
			(line__297(_arch 14 0 297(_assignment(_alias((mem_to_wb_set(21))(exec_to_mem_get(24))))(_trgt(16(21)))(_sens(13(24))))))
			(line__298(_arch 15 0 298(_assignment(_alias((mem_to_wb_set(20))(exec_to_mem_get(21))))(_trgt(16(20)))(_sens(13(21))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (11(7))(11(6))(11(2))(11(1))(11(0))(13(24))(13(21))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 18 -1)
)
I 000051 55 1101          1688984305752 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688984305753 2023.07.10 13:48:25)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 9797c09899c0c782c39685cdc3919091c3919e9193)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688984600282 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688984600283 2023.07.10 13:53:20)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 1a491c1d4a4c4a0c191a5c401f1c1f1c4e1c4c1d18)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688984600291 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688984600292 2023.07.10 13:53:20)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 297a2e2c287e783f287f6f727b2e2d2f282f2e2f2c)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688984600307 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688984600308 2023.07.10 13:53:20)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 396a6f3c356e392c6a3c2a626c3f383f3e3f3c3f6d)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688984600315 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688984600316 2023.07.10 13:53:20)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 396a3a3c636f682f3d3c7a626d3f383f6a3e3c3f38)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688984600323 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688984600324 2023.07.10 13:53:20)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 491a4a4b441e195f4e4f5b16194a4f4f484f4d4f4d)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688984600331 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688984600332 2023.07.10 13:53:20)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 491a424b151f1e5e4f475b121d4f4a4e4d4f404f1f)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 2186          1688984600338 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688984600339 2023.07.10 13:53:20)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 580b595b060f594f5f5e4a025f5e0b5e0b5e5d5f5a)
	(_ent
		(_time 1688972897931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000051 55 1923          1688984600346 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688984600347 2023.07.10 13:53:20)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 580a585b550f0b4e555f4b030d5e5d5f5a5d0e5e5e)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688984600354 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688984600355 2023.07.10 13:53:20)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 683b6368353e3f7f6f6b7a333c6e6b6f6c6e616e3e)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4454          1688984600360 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 39))
	(_version ve8)
	(_time 1688984600361 2023.07.10 13:53:20)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 683b6368353e3f7f646a7a333c6e6b6f6c6e616e3e)
	(_ent
		(_time 1688981915682)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 44(_ent (_in))))
				(_port(_int write_back -1 0 46(_ent (_out))))
				(_port(_int mem_write -1 0 47(_ent (_out))))
				(_port(_int is_addm -1 0 48(_ent (_out))))
				(_port(_int status_write -1 0 49(_ent (_out))))
				(_port(_int alu_op 4 0 50(_ent (_out))))
				(_port(_int alu_src -1 0 51(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 59(_ent (_in))))
				(_port(_int read_reg2 5 0 60(_ent (_in))))
				(_port(_int write_reg1 5 0 62(_ent (_in))))
				(_port(_int write_reg2 5 0 63(_ent (_in))))
				(_port(_int reg_write1 -1 0 65(_ent (_in))))
				(_port(_int reg_write2 -1 0 66(_ent (_in))))
				(_port(_int write_data1 6 0 68(_ent (_in))))
				(_port(_int write_data2 6 0 69(_ent (_in))))
				(_port(_int clk -1 0 71(_ent (_in))))
				(_port(_int data_out1 6 0 73(_ent (_out))))
				(_port(_int data_out2 6 0 74(_ent (_out))))
			)
		)
	)
	(_inst c 0 96(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 109(_comp register_file)
		(_port
			((read_reg1)(rd_address_in))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int rd_address 1 0 24(_ent(_out))))
		(_port(_int extended_immediate 0 0 26(_ent(_out))))
		(_port(_int write_back -1 0 28(_ent(_out))))
		(_port(_int mem_write -1 0 29(_ent(_out))))
		(_port(_int is_addm -1 0 30(_ent(_out))))
		(_port(_int status_write -1 0 31(_ent(_out))))
		(_port(_int alu_src -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 33(_ent(_out))))
		(_port(_int is_lw -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 81(_arch(_uni))))
		(_sig(_int rs_address 7 0 82(_arch(_uni))))
		(_sig(_int rd_address_in 7 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 85(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 85(_arch(_uni))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(19))(_sens(0(d_15_12))))))
			(line__92(_arch 1 0 92(_assignment(_alias((rd_address_in)(instruction(d_11_8))))(_trgt(21))(_sens(0(d_11_8))))))
			(line__93(_arch 2 0 93(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(20))(_sens(0(d_7_4))))))
			(line__95(_arch 3 0 95(_assignment(_trgt(18))(_sens(19(0))(19(1))(19(2))(19(3))))))
			(line__129(_arch 4 0 129(_assignment(_alias((rd_address)(rd_address_in)))(_trgt(10))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (19(0))(19(1))(19(2))(19(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 5 -1)
)
I 000051 55 1101          1688984600374 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688984600375 2023.07.10 13:53:20)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 782b2e79792f286d2c796a222c7e7f7e2c7e717e7c)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688984610807 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688984610808 2023.07.10 13:53:30)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 3d3b6b38686b6d2b3e3d7b67383b383b693b6b3a3f)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688984610817 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688984610818 2023.07.10 13:53:30)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 3d3b6a39616a6c2b3c6b7b666f3a393b3c3b3a3b38)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688984610838 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688984610839 2023.07.10 13:53:30)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 5c5a5a5f0a0b5c490f594f07095a5d5a5b5a595a08)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688984610846 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688984610847 2023.07.10 13:53:30)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 5c5a0f5f5c0a0d4a58591f07085a5d5a0f5b595a5d)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688984610853 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688984610854 2023.07.10 13:53:30)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 6c6a3f6c3b3b3c7a6b6a7e333c6f6a6a6d6a686a68)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688984610861 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688984610862 2023.07.10 13:53:30)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 6c6a376c6a3a3b7b6a627e37386a6f6b686a656a3a)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 2186          1688984610868 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688984610869 2023.07.10 13:53:30)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 7c7a2d7d792b7d6b7b7a6e267b7a2f7a2f7a797b7e)
	(_ent
		(_time 1688972897931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000051 55 1923          1688984610876 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688984610877 2023.07.10 13:53:30)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 7c7b2c7d2a2b2f6a717b6f27297a797b7e792a7a7a)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688984610885 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688984610886 2023.07.10 13:53:30)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 8b8dd0858cdddc9c8c8899d0df8d888c8f8d828ddd)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4454          1688984610891 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 39))
	(_version ve8)
	(_time 1688984610892 2023.07.10 13:53:30)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 8b8dd0858cdddc9c878999d0df8d888c8f8d828ddd)
	(_ent
		(_time 1688981915682)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 44(_ent (_in))))
				(_port(_int write_back -1 0 46(_ent (_out))))
				(_port(_int mem_write -1 0 47(_ent (_out))))
				(_port(_int is_addm -1 0 48(_ent (_out))))
				(_port(_int status_write -1 0 49(_ent (_out))))
				(_port(_int alu_op 4 0 50(_ent (_out))))
				(_port(_int alu_src -1 0 51(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 59(_ent (_in))))
				(_port(_int read_reg2 5 0 60(_ent (_in))))
				(_port(_int write_reg1 5 0 62(_ent (_in))))
				(_port(_int write_reg2 5 0 63(_ent (_in))))
				(_port(_int reg_write1 -1 0 65(_ent (_in))))
				(_port(_int reg_write2 -1 0 66(_ent (_in))))
				(_port(_int write_data1 6 0 68(_ent (_in))))
				(_port(_int write_data2 6 0 69(_ent (_in))))
				(_port(_int clk -1 0 71(_ent (_in))))
				(_port(_int data_out1 6 0 73(_ent (_out))))
				(_port(_int data_out2 6 0 74(_ent (_out))))
			)
		)
	)
	(_inst c 0 96(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 109(_comp register_file)
		(_port
			((read_reg1)(rd_address_in))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int rd_address 1 0 24(_ent(_out))))
		(_port(_int extended_immediate 0 0 26(_ent(_out))))
		(_port(_int write_back -1 0 28(_ent(_out))))
		(_port(_int mem_write -1 0 29(_ent(_out))))
		(_port(_int is_addm -1 0 30(_ent(_out))))
		(_port(_int status_write -1 0 31(_ent(_out))))
		(_port(_int alu_src -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 33(_ent(_out))))
		(_port(_int is_lw -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 81(_arch(_uni))))
		(_sig(_int rs_address 7 0 82(_arch(_uni))))
		(_sig(_int rd_address_in 7 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 85(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 85(_arch(_uni))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(19))(_sens(0(d_15_12))))))
			(line__92(_arch 1 0 92(_assignment(_alias((rd_address_in)(instruction(d_11_8))))(_trgt(21))(_sens(0(d_11_8))))))
			(line__93(_arch 2 0 93(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(20))(_sens(0(d_7_4))))))
			(line__95(_arch 3 0 95(_assignment(_trgt(18))(_sens(19(0))(19(1))(19(2))(19(3))))))
			(line__129(_arch 4 0 129(_assignment(_alias((rd_address)(rd_address_in)))(_trgt(10))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (19(0))(19(1))(19(2))(19(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 5 -1)
)
I 000051 55 1101          1688984610905 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688984610906 2023.07.10 13:53:30)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 9b9d9d94c0cccb8ecf9a89c1cf9d9c9dcf9d929d9f)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688984643314 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688984643315 2023.07.10 13:54:03)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 313f6434316761273231776b343734376537673633)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688984643324 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688984643325 2023.07.10 13:54:03)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 414f1542481610574017071a134645474047464744)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688984643338 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688984643339 2023.07.10 13:54:03)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 505e5553550750450355430b055651565756555604)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688984643347 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688984643348 2023.07.10 13:54:03)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 505e0053030601465455130b045651560357555651)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688984643355 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688984643356 2023.07.10 13:54:03)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 606e3060643730766766723f306366666166646664)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688984643362 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688984643363 2023.07.10 13:54:03)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 606e386035363777666e723b346663676466696636)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 2186          1688984643370 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688984643371 2023.07.10 13:54:03)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 707e2271262771677776622a777623762376757772)
	(_ent
		(_time 1688972897931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000051 55 1923          1688984643378 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688984643379 2023.07.10 13:54:03)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 707f2371752723667d77632b257675777275267676)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688984643387 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688984643388 2023.07.10 13:54:03)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 7f71277e7c292868787c6d242b797c787b79767929)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4454          1688984643393 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 39))
	(_version ve8)
	(_time 1688984643394 2023.07.10 13:54:03)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 7f71277e7c292868737d6d242b797c787b79767929)
	(_ent
		(_time 1688981915682)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 44(_ent (_in))))
				(_port(_int write_back -1 0 46(_ent (_out))))
				(_port(_int mem_write -1 0 47(_ent (_out))))
				(_port(_int is_addm -1 0 48(_ent (_out))))
				(_port(_int status_write -1 0 49(_ent (_out))))
				(_port(_int alu_op 4 0 50(_ent (_out))))
				(_port(_int alu_src -1 0 51(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 59(_ent (_in))))
				(_port(_int read_reg2 5 0 60(_ent (_in))))
				(_port(_int write_reg1 5 0 62(_ent (_in))))
				(_port(_int write_reg2 5 0 63(_ent (_in))))
				(_port(_int reg_write1 -1 0 65(_ent (_in))))
				(_port(_int reg_write2 -1 0 66(_ent (_in))))
				(_port(_int write_data1 6 0 68(_ent (_in))))
				(_port(_int write_data2 6 0 69(_ent (_in))))
				(_port(_int clk -1 0 71(_ent (_in))))
				(_port(_int data_out1 6 0 73(_ent (_out))))
				(_port(_int data_out2 6 0 74(_ent (_out))))
			)
		)
	)
	(_inst c 0 96(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 109(_comp register_file)
		(_port
			((read_reg1)(rd_address_in))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int rd_address 1 0 24(_ent(_out))))
		(_port(_int extended_immediate 0 0 26(_ent(_out))))
		(_port(_int write_back -1 0 28(_ent(_out))))
		(_port(_int mem_write -1 0 29(_ent(_out))))
		(_port(_int is_addm -1 0 30(_ent(_out))))
		(_port(_int status_write -1 0 31(_ent(_out))))
		(_port(_int alu_src -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 33(_ent(_out))))
		(_port(_int is_lw -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 81(_arch(_uni))))
		(_sig(_int rs_address 7 0 82(_arch(_uni))))
		(_sig(_int rd_address_in 7 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 85(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 85(_arch(_uni))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(19))(_sens(0(d_15_12))))))
			(line__92(_arch 1 0 92(_assignment(_alias((rd_address_in)(instruction(d_11_8))))(_trgt(21))(_sens(0(d_11_8))))))
			(line__93(_arch 2 0 93(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(20))(_sens(0(d_7_4))))))
			(line__95(_arch 3 0 95(_assignment(_trgt(18))(_sens(19(0))(19(1))(19(2))(19(3))))))
			(line__129(_arch 4 0 129(_assignment(_alias((rd_address)(rd_address_in)))(_trgt(10))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (19(0))(19(1))(19(2))(19(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 5 -1)
)
I 000051 55 1101          1688984643407 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688984643408 2023.07.10 13:54:03)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 8f818a81d0d8df9adb8e9dd5db898889db8986898b)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688984652202 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688984652203 2023.07.10 13:54:12)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code ecbbbbbfbebabcfaefecaab6e9eae9eab8eabaebee)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688984652211 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688984652212 2023.07.10 13:54:12)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code fbacadaaa1acaaedfaadbda0a9fcfffdfafdfcfdfe)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688984652227 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688984652228 2023.07.10 13:54:12)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 0b5c0b0d5c5c0b1e580e18505e0d0a0d0c0d0e0d5f)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688984652236 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688984652237 2023.07.10 13:54:12)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 0b5c5e0d0a5d5a1d0f0e48505f0d0a0d580c0e0d0a)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5)(6)(10)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688984652243 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688984652244 2023.07.10 13:54:12)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 1b4c4e1c4d4c4b0d1c1d09444b181d1d1a1d1f1d1f)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688984652251 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688984652252 2023.07.10 13:54:12)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 1b4c461c1c4d4c0c1d1509404f1d181c1f1d121d4d)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(5)(6)(7)(8))(_sens(4))(_mon)(_read(0)(1)(2)(3)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 2186          1688984652258 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688984652259 2023.07.10 13:54:12)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 2a7d7d2e2d7d2b3d2d2c38702d2c792c792c2f2d28)
	(_ent
		(_time 1688972897931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000051 55 1923          1688984652267 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688984652268 2023.07.10 13:54:12)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 2a7c7c2e7e7d793c272d39717f2c2f2d282f7c2c2c)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(9)(10)(11)(12)(13)(14)(15))(_sens(8))(_mon)(_read(0)(1)(2)(3)(4)(5)(6)(7)(11)(12)(13)(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688984652276 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688984652277 2023.07.10 13:54:12)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 3a6d673f3e6c6d2d3d3928616e3c393d3e3c333c6c)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4454          1688984652282 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 39))
	(_version ve8)
	(_time 1688984652283 2023.07.10 13:54:12)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 3a6d673f3e6c6d2d363828616e3c393d3e3c333c6c)
	(_ent
		(_time 1688981915682)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 44(_ent (_in))))
				(_port(_int write_back -1 0 46(_ent (_out))))
				(_port(_int mem_write -1 0 47(_ent (_out))))
				(_port(_int is_addm -1 0 48(_ent (_out))))
				(_port(_int status_write -1 0 49(_ent (_out))))
				(_port(_int alu_op 4 0 50(_ent (_out))))
				(_port(_int alu_src -1 0 51(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 59(_ent (_in))))
				(_port(_int read_reg2 5 0 60(_ent (_in))))
				(_port(_int write_reg1 5 0 62(_ent (_in))))
				(_port(_int write_reg2 5 0 63(_ent (_in))))
				(_port(_int reg_write1 -1 0 65(_ent (_in))))
				(_port(_int reg_write2 -1 0 66(_ent (_in))))
				(_port(_int write_data1 6 0 68(_ent (_in))))
				(_port(_int write_data2 6 0 69(_ent (_in))))
				(_port(_int clk -1 0 71(_ent (_in))))
				(_port(_int data_out1 6 0 73(_ent (_out))))
				(_port(_int data_out2 6 0 74(_ent (_out))))
			)
		)
	)
	(_inst c 0 96(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 109(_comp register_file)
		(_port
			((read_reg1)(rd_address_in))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int rd_address 1 0 24(_ent(_out))))
		(_port(_int extended_immediate 0 0 26(_ent(_out))))
		(_port(_int write_back -1 0 28(_ent(_out))))
		(_port(_int mem_write -1 0 29(_ent(_out))))
		(_port(_int is_addm -1 0 30(_ent(_out))))
		(_port(_int status_write -1 0 31(_ent(_out))))
		(_port(_int alu_src -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 33(_ent(_out))))
		(_port(_int is_lw -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 81(_arch(_uni))))
		(_sig(_int rs_address 7 0 82(_arch(_uni))))
		(_sig(_int rd_address_in 7 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 85(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 85(_arch(_uni))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(19))(_sens(0(d_15_12))))))
			(line__92(_arch 1 0 92(_assignment(_alias((rd_address_in)(instruction(d_11_8))))(_trgt(21))(_sens(0(d_11_8))))))
			(line__93(_arch 2 0 93(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(20))(_sens(0(d_7_4))))))
			(line__95(_arch 3 0 95(_assignment(_trgt(18))(_sens(19(0))(19(1))(19(2))(19(3))))))
			(line__129(_arch 4 0 129(_assignment(_alias((rd_address)(rd_address_in)))(_trgt(10))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (19(0))(19(1))(19(2))(19(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 5 -1)
)
I 000051 55 1101          1688984652297 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688984652298 2023.07.10 13:54:12)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 491e494b491e195c1d485b131d4f4e4f1d4f404f4d)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688984666729 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688984666730 2023.07.10 13:54:26)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code affcaef8f8f9ffb9acafe9f5aaa9aaa9fba9f9a8ad)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688984666739 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688984666740 2023.07.10 13:54:26)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code affcaff9f1f8feb9aef9e9f4fda8aba9aea9a8a9aa)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688984666753 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688984666754 2023.07.10 13:54:26)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code bfeceeebece8bfaaecbaace4eab9beb9b8b9bab9eb)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688984666762 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688984666763 2023.07.10 13:54:26)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code ce9dca9bc8989fd8cacb8d959ac8cfc89dc9cbc8cf)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688984666770 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688984666771 2023.07.10 13:54:26)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code ce9dca9b9f999ed8c9c8dc919ecdc8c8cfc8cac8ca)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688984666777 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688984666778 2023.07.10 13:54:26)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code de8dd28cde8889c9d8d0cc858ad8ddd9dad8d7d888)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 2186          1688984666785 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688984666786 2023.07.10 13:54:26)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code de8dd88cdd89dfc9d9d8cc84d9d88dd88dd8dbd9dc)
	(_ent
		(_time 1688972897931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000051 55 1923          1688984666792 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688984666793 2023.07.10 13:54:26)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code edbfeabebcbabefbe0eafeb6b8ebe8eaefe8bbebeb)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688984666801 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688984666802 2023.07.10 13:54:26)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code edbee1beecbbbafaeaeeffb6b9ebeeeae9ebe4ebbb)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4454          1688984666807 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 39))
	(_version ve8)
	(_time 1688984666808 2023.07.10 13:54:26)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code fdaef1adfcabaaeaf1ffefa6a9fbfefaf9fbf4fbab)
	(_ent
		(_time 1688981915682)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 44(_ent (_in))))
				(_port(_int write_back -1 0 46(_ent (_out))))
				(_port(_int mem_write -1 0 47(_ent (_out))))
				(_port(_int is_addm -1 0 48(_ent (_out))))
				(_port(_int status_write -1 0 49(_ent (_out))))
				(_port(_int alu_op 4 0 50(_ent (_out))))
				(_port(_int alu_src -1 0 51(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 59(_ent (_in))))
				(_port(_int read_reg2 5 0 60(_ent (_in))))
				(_port(_int write_reg1 5 0 62(_ent (_in))))
				(_port(_int write_reg2 5 0 63(_ent (_in))))
				(_port(_int reg_write1 -1 0 65(_ent (_in))))
				(_port(_int reg_write2 -1 0 66(_ent (_in))))
				(_port(_int write_data1 6 0 68(_ent (_in))))
				(_port(_int write_data2 6 0 69(_ent (_in))))
				(_port(_int clk -1 0 71(_ent (_in))))
				(_port(_int data_out1 6 0 73(_ent (_out))))
				(_port(_int data_out2 6 0 74(_ent (_out))))
			)
		)
	)
	(_inst c 0 96(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 109(_comp register_file)
		(_port
			((read_reg1)(rd_address_in))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int rd_address 1 0 24(_ent(_out))))
		(_port(_int extended_immediate 0 0 26(_ent(_out))))
		(_port(_int write_back -1 0 28(_ent(_out))))
		(_port(_int mem_write -1 0 29(_ent(_out))))
		(_port(_int is_addm -1 0 30(_ent(_out))))
		(_port(_int status_write -1 0 31(_ent(_out))))
		(_port(_int alu_src -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 33(_ent(_out))))
		(_port(_int is_lw -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 81(_arch(_uni))))
		(_sig(_int rs_address 7 0 82(_arch(_uni))))
		(_sig(_int rd_address_in 7 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 85(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 85(_arch(_uni))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(19))(_sens(0(d_15_12))))))
			(line__92(_arch 1 0 92(_assignment(_alias((rd_address_in)(instruction(d_11_8))))(_trgt(21))(_sens(0(d_11_8))))))
			(line__93(_arch 2 0 93(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(20))(_sens(0(d_7_4))))))
			(line__95(_arch 3 0 95(_assignment(_trgt(18))(_sens(19(0))(19(1))(19(2))(19(3))))))
			(line__129(_arch 4 0 129(_assignment(_alias((rd_address)(rd_address_in)))(_trgt(10))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (19(0))(19(1))(19(2))(19(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 5 -1)
)
I 000051 55 1101          1688984666821 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688984666822 2023.07.10 13:54:26)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 0d5e5f0b505a5d18590c1f57590b0a0b590b040b09)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688984719244 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688984719245 2023.07.10 13:55:19)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code d387d581d18583c5d0d39589d6d5d6d587d585d4d1)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688984719254 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688984719255 2023.07.10 13:55:19)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code d387d480d88482c5d285958881d4d7d5d2d5d4d5d6)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688984719268 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688984719269 2023.07.10 13:55:19)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code e2b6b4b1e5b5e2f7b1e7f1b9b7e4e3e4e5e4e7e4b6)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688984719277 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688984719278 2023.07.10 13:55:19)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code f2a6f1a2a3a4a3e4f6f7b1a9a6f4f3f4a1f5f7f4f3)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688984719285 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688984719286 2023.07.10 13:55:19)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code f2a6f1a2f4a5a2e4f5f4e0ada2f1f4f4f3f4f6f4f6)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688984719294 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688984719295 2023.07.10 13:55:19)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 01550b0755575616070f135a550702060507080757)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 2186          1688984719302 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688984719303 2023.07.10 13:55:19)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 01550107565600160607135b060752075207040603)
	(_ent
		(_time 1688972897931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000051 55 1923          1688984719310 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688984719311 2023.07.10 13:55:19)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 11441016154642071c16024a441714161314471717)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688984719320 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688984719321 2023.07.10 13:55:19)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 21752b25757776362622337a752722262527282777)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4454          1688984719326 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 39))
	(_version ve8)
	(_time 1688984719327 2023.07.10 13:55:19)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 21752b25757776362d23337a752722262527282777)
	(_ent
		(_time 1688981915682)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 44(_ent (_in))))
				(_port(_int write_back -1 0 46(_ent (_out))))
				(_port(_int mem_write -1 0 47(_ent (_out))))
				(_port(_int is_addm -1 0 48(_ent (_out))))
				(_port(_int status_write -1 0 49(_ent (_out))))
				(_port(_int alu_op 4 0 50(_ent (_out))))
				(_port(_int alu_src -1 0 51(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 59(_ent (_in))))
				(_port(_int read_reg2 5 0 60(_ent (_in))))
				(_port(_int write_reg1 5 0 62(_ent (_in))))
				(_port(_int write_reg2 5 0 63(_ent (_in))))
				(_port(_int reg_write1 -1 0 65(_ent (_in))))
				(_port(_int reg_write2 -1 0 66(_ent (_in))))
				(_port(_int write_data1 6 0 68(_ent (_in))))
				(_port(_int write_data2 6 0 69(_ent (_in))))
				(_port(_int clk -1 0 71(_ent (_in))))
				(_port(_int data_out1 6 0 73(_ent (_out))))
				(_port(_int data_out2 6 0 74(_ent (_out))))
			)
		)
	)
	(_inst c 0 96(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 109(_comp register_file)
		(_port
			((read_reg1)(rd_address_in))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int rd_address 1 0 24(_ent(_out))))
		(_port(_int extended_immediate 0 0 26(_ent(_out))))
		(_port(_int write_back -1 0 28(_ent(_out))))
		(_port(_int mem_write -1 0 29(_ent(_out))))
		(_port(_int is_addm -1 0 30(_ent(_out))))
		(_port(_int status_write -1 0 31(_ent(_out))))
		(_port(_int alu_src -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 33(_ent(_out))))
		(_port(_int is_lw -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 81(_arch(_uni))))
		(_sig(_int rs_address 7 0 82(_arch(_uni))))
		(_sig(_int rd_address_in 7 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 85(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 85(_arch(_uni))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(19))(_sens(0(d_15_12))))))
			(line__92(_arch 1 0 92(_assignment(_alias((rd_address_in)(instruction(d_11_8))))(_trgt(21))(_sens(0(d_11_8))))))
			(line__93(_arch 2 0 93(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(20))(_sens(0(d_7_4))))))
			(line__95(_arch 3 0 95(_assignment(_trgt(18))(_sens(19(0))(19(1))(19(2))(19(3))))))
			(line__129(_arch 4 0 129(_assignment(_alias((rd_address)(rd_address_in)))(_trgt(10))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (19(0))(19(1))(19(2))(19(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 5 -1)
)
I 000051 55 1101          1688984719340 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688984719341 2023.07.10 13:55:19)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 30646735396760256431226a643637366436393634)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688984828216 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688984828217 2023.07.10 13:57:08)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 7b782c7a282d2b6d787b3d217e7d7e7d2f7d2d7c79)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688984828226 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688984828227 2023.07.10 13:57:08)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 8b88dd84d1dcda9d8addcdd0d98c8f8d8a8d8c8d8e)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688984828240 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688984828241 2023.07.10 13:57:08)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 8b888c85dcdc8b9ed88e98d0de8d8a8d8c8d8e8ddf)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688984828248 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688984828249 2023.07.10 13:57:08)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 9b98c9949acdca8d9f9ed8c0cf9d9a9dc89c9e9d9a)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688984828256 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688984828257 2023.07.10 13:57:08)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 9b98c994cdcccb8d9c9d89c4cb989d9d9a9d9f9d9f)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688984828263 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688984828264 2023.07.10 13:57:08)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code aaa9f0fdaefcfdbdaca4b8f1feaca9adaeaca3acfc)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 2186          1688984828272 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688984828273 2023.07.10 13:57:08)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code bab9eaeebdedbbadbdbca8e0bdbce9bce9bcbfbdb8)
	(_ent
		(_time 1688972897931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000051 55 1923          1688984828281 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688984828282 2023.07.10 13:57:08)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code bab8ebeeeeede9acb7bda9e1efbcbfbdb8bfecbcbc)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688984828290 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688984828291 2023.07.10 13:57:08)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code c9ca939c959f9edececadb929dcfcacecdcfc0cf9f)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4454          1688984828296 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 39))
	(_version ve8)
	(_time 1688984828297 2023.07.10 13:57:08)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code c9ca939c959f9edec5cbdb929dcfcacecdcfc0cf9f)
	(_ent
		(_time 1688981915682)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 44(_ent (_in))))
				(_port(_int write_back -1 0 46(_ent (_out))))
				(_port(_int mem_write -1 0 47(_ent (_out))))
				(_port(_int is_addm -1 0 48(_ent (_out))))
				(_port(_int status_write -1 0 49(_ent (_out))))
				(_port(_int alu_op 4 0 50(_ent (_out))))
				(_port(_int alu_src -1 0 51(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 59(_ent (_in))))
				(_port(_int read_reg2 5 0 60(_ent (_in))))
				(_port(_int write_reg1 5 0 62(_ent (_in))))
				(_port(_int write_reg2 5 0 63(_ent (_in))))
				(_port(_int reg_write1 -1 0 65(_ent (_in))))
				(_port(_int reg_write2 -1 0 66(_ent (_in))))
				(_port(_int write_data1 6 0 68(_ent (_in))))
				(_port(_int write_data2 6 0 69(_ent (_in))))
				(_port(_int clk -1 0 71(_ent (_in))))
				(_port(_int data_out1 6 0 73(_ent (_out))))
				(_port(_int data_out2 6 0 74(_ent (_out))))
			)
		)
	)
	(_inst c 0 96(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 109(_comp register_file)
		(_port
			((read_reg1)(rd_address_in))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int rd_address 1 0 24(_ent(_out))))
		(_port(_int extended_immediate 0 0 26(_ent(_out))))
		(_port(_int write_back -1 0 28(_ent(_out))))
		(_port(_int mem_write -1 0 29(_ent(_out))))
		(_port(_int is_addm -1 0 30(_ent(_out))))
		(_port(_int status_write -1 0 31(_ent(_out))))
		(_port(_int alu_src -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 33(_ent(_out))))
		(_port(_int is_lw -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 81(_arch(_uni))))
		(_sig(_int rs_address 7 0 82(_arch(_uni))))
		(_sig(_int rd_address_in 7 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 85(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 85(_arch(_uni))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(19))(_sens(0(d_15_12))))))
			(line__92(_arch 1 0 92(_assignment(_alias((rd_address_in)(instruction(d_11_8))))(_trgt(21))(_sens(0(d_11_8))))))
			(line__93(_arch 2 0 93(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(20))(_sens(0(d_7_4))))))
			(line__95(_arch 3 0 95(_assignment(_trgt(18))(_sens(19(0))(19(1))(19(2))(19(3))))))
			(line__129(_arch 4 0 129(_assignment(_alias((rd_address)(rd_address_in)))(_trgt(10))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (19(0))(19(1))(19(2))(19(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 5 -1)
)
I 000051 55 1101          1688984828309 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688984828310 2023.07.10 13:57:08)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code d9dade8bd98e89cc8dd8cb838ddfdedf8ddfd0dfdd)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688984859632 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688984859633 2023.07.10 13:57:39)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 396b3a3c316f692f3a397f633c3f3c3f6d3f6f3e3b)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688984859641 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688984859642 2023.07.10 13:57:39)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 396b3b3d386e682f386f7f626b3e3d3f383f3e3f3c)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688984859658 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688984859659 2023.07.10 13:57:39)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 491b1a4b451e495c1a4c5a121c4f484f4e4f4c4f1d)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688984859667 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688984859668 2023.07.10 13:57:39)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 580a5e5b030e094e5c5d1b030c5e595e0b5f5d5e59)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5)(6)(10)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688984859675 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688984859676 2023.07.10 13:57:39)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 580a5e5b540f084e5f5e4a07085b5e5e595e5c5e5c)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688984859683 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688984859684 2023.07.10 13:57:39)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 683a6668353e3f7f6e667a333c6e6b6f6c6e616e3e)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 2186          1688984859690 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688984859691 2023.07.10 13:57:39)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 683a6c68363f697f6f6e7a326f6e3b6e3b6e6d6f6a)
	(_ent
		(_time 1688972897931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000051 55 1923          1688984859698 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688984859699 2023.07.10 13:57:39)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 782b7d79752f2b6e757f6b232d7e7d7f7a7d2e7e7e)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688984859707 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688984859708 2023.07.10 13:57:39)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 782a7679252e2f6f7f7b6a232c7e7b7f7c7e717e2e)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4454          1688984859713 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 39))
	(_version ve8)
	(_time 1688984859714 2023.07.10 13:57:39)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 87d58989d5d1d0908b8595dcd381848083818e81d1)
	(_ent
		(_time 1688981915682)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 44(_ent (_in))))
				(_port(_int write_back -1 0 46(_ent (_out))))
				(_port(_int mem_write -1 0 47(_ent (_out))))
				(_port(_int is_addm -1 0 48(_ent (_out))))
				(_port(_int status_write -1 0 49(_ent (_out))))
				(_port(_int alu_op 4 0 50(_ent (_out))))
				(_port(_int alu_src -1 0 51(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 59(_ent (_in))))
				(_port(_int read_reg2 5 0 60(_ent (_in))))
				(_port(_int write_reg1 5 0 62(_ent (_in))))
				(_port(_int write_reg2 5 0 63(_ent (_in))))
				(_port(_int reg_write1 -1 0 65(_ent (_in))))
				(_port(_int reg_write2 -1 0 66(_ent (_in))))
				(_port(_int write_data1 6 0 68(_ent (_in))))
				(_port(_int write_data2 6 0 69(_ent (_in))))
				(_port(_int clk -1 0 71(_ent (_in))))
				(_port(_int data_out1 6 0 73(_ent (_out))))
				(_port(_int data_out2 6 0 74(_ent (_out))))
			)
		)
	)
	(_inst c 0 96(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 109(_comp register_file)
		(_port
			((read_reg1)(rd_address_in))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int rd_address 1 0 24(_ent(_out))))
		(_port(_int extended_immediate 0 0 26(_ent(_out))))
		(_port(_int write_back -1 0 28(_ent(_out))))
		(_port(_int mem_write -1 0 29(_ent(_out))))
		(_port(_int is_addm -1 0 30(_ent(_out))))
		(_port(_int status_write -1 0 31(_ent(_out))))
		(_port(_int alu_src -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 33(_ent(_out))))
		(_port(_int is_lw -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 81(_arch(_uni))))
		(_sig(_int rs_address 7 0 82(_arch(_uni))))
		(_sig(_int rd_address_in 7 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 85(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 85(_arch(_uni))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(19))(_sens(0(d_15_12))))))
			(line__92(_arch 1 0 92(_assignment(_alias((rd_address_in)(instruction(d_11_8))))(_trgt(21))(_sens(0(d_11_8))))))
			(line__93(_arch 2 0 93(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(20))(_sens(0(d_7_4))))))
			(line__95(_arch 3 0 95(_assignment(_trgt(18))(_sens(19(0))(19(1))(19(2))(19(3))))))
			(line__129(_arch 4 0 129(_assignment(_alias((rd_address)(rd_address_in)))(_trgt(10))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (19(0))(19(1))(19(2))(19(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 5 -1)
)
I 000051 55 1101          1688984859726 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688984859727 2023.07.10 13:57:39)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 97c5c49899c0c782c39685cdc3919091c3919e9193)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688984866462 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688984866463 2023.07.10 13:57:46)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code e5b5e0b6e1b3b5f3e6e5a3bfe0e3e0e3b1e3b3e2e7)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688984866471 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688984866472 2023.07.10 13:57:46)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code e5b5e1b7e8b2b4f3e4b3a3beb7e2e1e3e4e3e2e3e0)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688984866485 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688984866486 2023.07.10 13:57:46)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code f5a5a0a5f5a2f5e0a6f0e6aea0f3f4f3f2f3f0f3a1)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688984866493 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688984866494 2023.07.10 13:57:46)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 05550603535354130100465e510304035602000304)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688984866500 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688984866501 2023.07.10 13:57:46)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 05550603045255130203175a550603030403010301)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688984866508 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688984866509 2023.07.10 13:57:46)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 14441f1345424303121a064f4012171310121d1242)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 2186          1688984866515 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688984866516 2023.07.10 13:57:46)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 14441513464315031312064e131247124712111316)
	(_ent
		(_time 1688972897931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000051 55 1923          1688984866523 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688984866524 2023.07.10 13:57:46)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 24752420257377322923377f712221232621722222)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688984866532 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688984866533 2023.07.10 13:57:46)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 24742f20757273332327367f7022272320222d2272)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4454          1688984866538 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 39))
	(_version ve8)
	(_time 1688984866539 2023.07.10 13:57:46)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 24742f20757273332826367f7022272320222d2272)
	(_ent
		(_time 1688981915682)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 44(_ent (_in))))
				(_port(_int write_back -1 0 46(_ent (_out))))
				(_port(_int mem_write -1 0 47(_ent (_out))))
				(_port(_int is_addm -1 0 48(_ent (_out))))
				(_port(_int status_write -1 0 49(_ent (_out))))
				(_port(_int alu_op 4 0 50(_ent (_out))))
				(_port(_int alu_src -1 0 51(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 59(_ent (_in))))
				(_port(_int read_reg2 5 0 60(_ent (_in))))
				(_port(_int write_reg1 5 0 62(_ent (_in))))
				(_port(_int write_reg2 5 0 63(_ent (_in))))
				(_port(_int reg_write1 -1 0 65(_ent (_in))))
				(_port(_int reg_write2 -1 0 66(_ent (_in))))
				(_port(_int write_data1 6 0 68(_ent (_in))))
				(_port(_int write_data2 6 0 69(_ent (_in))))
				(_port(_int clk -1 0 71(_ent (_in))))
				(_port(_int data_out1 6 0 73(_ent (_out))))
				(_port(_int data_out2 6 0 74(_ent (_out))))
			)
		)
	)
	(_inst c 0 96(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 109(_comp register_file)
		(_port
			((read_reg1)(rd_address_in))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int rd_address 1 0 24(_ent(_out))))
		(_port(_int extended_immediate 0 0 26(_ent(_out))))
		(_port(_int write_back -1 0 28(_ent(_out))))
		(_port(_int mem_write -1 0 29(_ent(_out))))
		(_port(_int is_addm -1 0 30(_ent(_out))))
		(_port(_int status_write -1 0 31(_ent(_out))))
		(_port(_int alu_src -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 33(_ent(_out))))
		(_port(_int is_lw -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 81(_arch(_uni))))
		(_sig(_int rs_address 7 0 82(_arch(_uni))))
		(_sig(_int rd_address_in 7 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 85(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 85(_arch(_uni))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(19))(_sens(0(d_15_12))))))
			(line__92(_arch 1 0 92(_assignment(_alias((rd_address_in)(instruction(d_11_8))))(_trgt(21))(_sens(0(d_11_8))))))
			(line__93(_arch 2 0 93(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(20))(_sens(0(d_7_4))))))
			(line__95(_arch 3 0 95(_assignment(_trgt(18))(_sens(19(0))(19(1))(19(2))(19(3))))))
			(line__129(_arch 4 0 129(_assignment(_alias((rd_address)(rd_address_in)))(_trgt(10))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (19(0))(19(1))(19(2))(19(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 5 -1)
)
I 000051 55 11826         1688984866549 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688984866550 2023.07.10 13:57:46)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 3363323631656720313132602069633433303130303530)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 17 i 0)))))
				(_port(_int input 16 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 18 i 0)))))
				(_port(_int output 17 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int rd_address 5 0 79(_ent (_out))))
				(_port(_int extended_immediate 4 0 80(_ent (_out))))
				(_port(_int write_back -1 0 82(_ent (_out))))
				(_port(_int mem_write -1 0 83(_ent (_out))))
				(_port(_int is_addm -1 0 84(_ent (_out))))
				(_port(_int is_lw -1 0 85(_ent (_out))))
				(_port(_int status_write -1 0 86(_ent (_out))))
				(_port(_int alu_src -1 0 87(_ent (_out))))
				(_port(_int alu_op 6 0 88(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 95(_ent (_in))))
				(_port(_int D2 7 0 96(_ent (_in))))
				(_port(_int Immed 7 0 97(_ent (_in))))
				(_port(_int AluSrc -1 0 98(_ent (_in))))
				(_port(_int AluOP 8 0 99(_ent (_in))))
				(_port(_int result 7 0 100(_ent (_out))))
				(_port(_int status 9 0 101(_ent (_out))))
			)
		)
		(mem_stage
			(_object
				(_port(_int exec_res 10 0 109(_ent (_in))))
				(_port(_int exec_status 11 0 110(_ent (_in))))
				(_port(_int D2 10 0 111(_ent (_in))))
				(_port(_int mem_write -1 0 113(_ent (_in))))
				(_port(_int is_lw -1 0 114(_ent (_in))))
				(_port(_int is_addm -1 0 115(_ent (_in))))
				(_port(_int clk -1 0 116(_ent (_in))))
				(_port(_int result 10 0 118(_ent (_out))))
				(_port(_int status 11 0 119(_ent (_out))))
			)
		)
	)
	(_inst pc 0 151(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 162(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 173(_comp mid_reg)
		(_gen
			((size)((i 60)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 60)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst exec_to_mem 0 184(_comp mid_reg)
		(_gen
			((size)((i 29)))
		)
		(_port
			((input)(exec_to_mem_set))
			((reset)(reset))
			((clk)(clk))
			((output)(exec_to_mem_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 29)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst mem_to_wb 0 195(_comp mid_reg)
		(_gen
			((size)((i 26)))
		)
		(_port
			((input)(mem_to_wb_set))
			((reset)(reset))
			((clk)(clk))
			((output)(mem_to_wb_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 26)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 210(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 222(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)(mem_to_wb_get(d_25_22)))
			((write_reg2)(_string \"1001"\))
			((reg_write1)(mem_to_wb_get(21)))
			((reg_write2)(mem_to_wb_get(20)))
			((write_data1)(mem_to_wb_get(d_19_4)))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_55_40)))
			((rd)(id_to_exec_set(d_39_24)))
			((rd_address)(id_to_exec_set(d_59_56)))
			((extended_immediate)(id_to_exec_set(d_23_8)))
			((write_back)(id_to_exec_set(7)))
			((mem_write)(id_to_exec_set(6)))
			((is_addm)(id_to_exec_set(2)))
			((is_lw)(id_to_exec_set(0)))
			((status_write)(id_to_exec_set(1)))
			((alu_src)(id_to_exec_set(3)))
			((alu_op)(id_to_exec_set(d_5_4)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((rd_address)(rd_address))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
				((is_lw)(is_lw))
			)
		)
	)
	(_inst exec_stage_comp 0 254(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_55_40)))
			((D2)(id_to_exec_get(d_39_24)))
			((Immed)(id_to_exec_get(d_23_8)))
			((AluSrc)(id_to_exec_get(3)))
			((AluOP)(id_to_exec_get(d_5_4)))
			((result)(exec_to_mem_set(d_19_4)))
			((status)(exec_to_mem_set(d_3_0)))
		)
		(_use(_ent . exec_stage)
		)
	)
	(_inst mem_stage_comp 0 275(_comp mem_stage)
		(_port
			((exec_res)(exec_to_mem_get(d_19_4)))
			((exec_status)(exec_to_mem_get(d_3_0)))
			((D2)(exec_to_mem_get(d_40_25)))
			((mem_write)(exec_to_mem_get(23)))
			((is_lw)(exec_to_mem_get(20)))
			((is_addm)(exec_to_mem_get(22)))
			((clk)(clk))
			((result)(mem_to_wb_set(d_19_4)))
			((status)(mem_to_wb_set(d_3_0)))
		)
		(_use(_ent . mem_stage)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 95(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 109(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 110(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 123(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 12 0 123(_arch(_uni))))
		(_sig(_int pc_get 12 0 124(_arch(_uni))))
		(_sig(_int instruction_get 12 0 127(_arch(_uni))))
		(_sig(_int instruction_set 12 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 132(_array -1((_dto i 59 i 0)))))
		(_sig(_int id_to_exec_get 13 0 132(_arch(_uni))))
		(_sig(_int id_to_exec_set 13 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 137(_array -1((_dto i 44 i 0)))))
		(_sig(_int exec_to_mem_get 14 0 137(_arch(_uni))))
		(_sig(_int exec_to_mem_set 14 0 138(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 143(_array -1((_dto i 25 i 0)))))
		(_sig(_int mem_to_wb_get 15 0 143(_arch(_uni))))
		(_sig(_int mem_to_wb_set 15 0 144(_arch(_uni))))
		(_sig(_int static_data_to_write 12 0 146(_arch(_uni))))
		(_prcs
			(line__266(_arch 0 0 266(_assignment(_alias((exec_to_mem_set(d_44_41))(id_to_exec_get(d_59_56))))(_trgt(14(d_44_41)))(_sens(11(d_59_56))))))
			(line__267(_arch 1 0 267(_assignment(_alias((exec_to_mem_set(d_40_25))(id_to_exec_get(d_39_24))))(_trgt(14(d_40_25)))(_sens(11(d_39_24))))))
			(line__268(_arch 2 0 268(_assignment(_alias((exec_to_mem_set(24))(id_to_exec_get(7))))(_trgt(14(24)))(_sens(11(7))))))
			(line__269(_arch 3 0 269(_assignment(_alias((exec_to_mem_set(23))(id_to_exec_get(6))))(_trgt(14(23)))(_sens(11(6))))))
			(line__270(_arch 4 0 270(_assignment(_alias((exec_to_mem_set(22))(id_to_exec_get(2))))(_trgt(14(22)))(_sens(11(2))))))
			(line__271(_arch 5 0 271(_assignment(_alias((exec_to_mem_set(21))(id_to_exec_get(1))))(_trgt(14(21)))(_sens(11(1))))))
			(line__272(_arch 6 0 272(_assignment(_alias((exec_to_mem_set(20))(id_to_exec_get(0))))(_trgt(14(20)))(_sens(11(0))))))
			(line__289(_arch 7 0 289(_assignment(_alias((exec_to_mem_set(d_28_25))(id_to_exec_get(d_59_56))))(_trgt(14(d_28_25)))(_sens(11(d_59_56))))))
			(line__290(_arch 8 0 290(_assignment(_alias((exec_to_mem_set(24))(id_to_exec_get(7))))(_trgt(14(24)))(_sens(11(7))))))
			(line__291(_arch 9 0 291(_assignment(_alias((exec_to_mem_set(23))(id_to_exec_get(6))))(_trgt(14(23)))(_sens(11(6))))))
			(line__292(_arch 10 0 292(_assignment(_alias((exec_to_mem_set(22))(id_to_exec_get(2))))(_trgt(14(22)))(_sens(11(2))))))
			(line__293(_arch 11 0 293(_assignment(_alias((exec_to_mem_set(21))(id_to_exec_get(1))))(_trgt(14(21)))(_sens(11(1))))))
			(line__294(_arch 12 0 294(_assignment(_alias((exec_to_mem_set(20))(id_to_exec_get(0))))(_trgt(14(20)))(_sens(11(0))))))
			(line__296(_arch 13 0 296(_assignment(_alias((mem_to_wb_set(d_25_22))(exec_to_mem_get(d_44_41))))(_trgt(16(d_25_22)))(_sens(13(d_44_41))))))
			(line__297(_arch 14 0 297(_assignment(_alias((mem_to_wb_set(21))(exec_to_mem_get(24))))(_trgt(16(21)))(_sens(13(24))))))
			(line__298(_arch 15 0 298(_assignment(_alias((mem_to_wb_set(20))(exec_to_mem_get(21))))(_trgt(16(20)))(_sens(13(21))))))
			(line__301(_arch 16 0 301(_assignment(_trgt(17))(_sens(15(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (11(7))(11(6))(11(2))(11(1))(11(0))(13(24))(13(21))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . gate_level 19 -1)
)
I 000051 55 1101          1688984866559 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688984866560 2023.07.10 13:57:46)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 4313154149141356174251191745444517454a4547)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688984896948 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688984896949 2023.07.10 13:58:16)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code fafaf6aaaaacaaecf9fabca0fffcfffcaefcacfdf8)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688984896957 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688984896958 2023.07.10 13:58:16)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code fafaf7aba3adabecfbacbca1a8fdfefcfbfcfdfcff)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688984896971 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688984896972 2023.07.10 13:58:16)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 0909540f055e091c5a0c1a525c0f080f0e0f0c0f5d)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688984896979 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688984896980 2023.07.10 13:58:16)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 1919111e434f480f1d1c5a424d1f181f4a1e1c1f18)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688984896987 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688984896988 2023.07.10 13:58:16)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 1919111e144e490f1e1f0b46491a1f1f181f1d1f1d)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688984896994 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688984896995 2023.07.10 13:58:16)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 2929292d757f7e3e2f273b727d2f2a2e2d2f202f7f)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 2186          1688984897001 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688984897002 2023.07.10 13:58:16)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 2929232d767e283e2e2f3b732e2f7a2f7a2f2c2e2b)
	(_ent
		(_time 1688972897931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000051 55 1923          1688984897009 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688984897010 2023.07.10 13:58:17)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 3839333d356f6b2e353f2b636d3e3d3f3a3d6e3e3e)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688984897017 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688984897018 2023.07.10 13:58:17)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 3838383d656e6f2f3f3b2a636c3e3b3f3c3e313e6e)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4454          1688984897023 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 39))
	(_version ve8)
	(_time 1688984897024 2023.07.10 13:58:17)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 3838383d656e6f2f343a2a636c3e3b3f3c3e313e6e)
	(_ent
		(_time 1688981915682)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 44(_ent (_in))))
				(_port(_int write_back -1 0 46(_ent (_out))))
				(_port(_int mem_write -1 0 47(_ent (_out))))
				(_port(_int is_addm -1 0 48(_ent (_out))))
				(_port(_int status_write -1 0 49(_ent (_out))))
				(_port(_int alu_op 4 0 50(_ent (_out))))
				(_port(_int alu_src -1 0 51(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 59(_ent (_in))))
				(_port(_int read_reg2 5 0 60(_ent (_in))))
				(_port(_int write_reg1 5 0 62(_ent (_in))))
				(_port(_int write_reg2 5 0 63(_ent (_in))))
				(_port(_int reg_write1 -1 0 65(_ent (_in))))
				(_port(_int reg_write2 -1 0 66(_ent (_in))))
				(_port(_int write_data1 6 0 68(_ent (_in))))
				(_port(_int write_data2 6 0 69(_ent (_in))))
				(_port(_int clk -1 0 71(_ent (_in))))
				(_port(_int data_out1 6 0 73(_ent (_out))))
				(_port(_int data_out2 6 0 74(_ent (_out))))
			)
		)
	)
	(_inst c 0 96(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 109(_comp register_file)
		(_port
			((read_reg1)(rd_address_in))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int rd_address 1 0 24(_ent(_out))))
		(_port(_int extended_immediate 0 0 26(_ent(_out))))
		(_port(_int write_back -1 0 28(_ent(_out))))
		(_port(_int mem_write -1 0 29(_ent(_out))))
		(_port(_int is_addm -1 0 30(_ent(_out))))
		(_port(_int status_write -1 0 31(_ent(_out))))
		(_port(_int alu_src -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 33(_ent(_out))))
		(_port(_int is_lw -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 59(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 81(_arch(_uni))))
		(_sig(_int rs_address 7 0 82(_arch(_uni))))
		(_sig(_int rd_address_in 7 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 85(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 85(_arch(_uni))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(19))(_sens(0(d_15_12))))))
			(line__92(_arch 1 0 92(_assignment(_alias((rd_address_in)(instruction(d_11_8))))(_trgt(21))(_sens(0(d_11_8))))))
			(line__93(_arch 2 0 93(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(20))(_sens(0(d_7_4))))))
			(line__95(_arch 3 0 95(_assignment(_trgt(18))(_sens(19(0))(19(1))(19(2))(19(3))))))
			(line__129(_arch 4 0 129(_assignment(_alias((rd_address)(rd_address_in)))(_trgt(10))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (19(0))(19(1))(19(2))(19(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 5 -1)
)
I 000051 55 11832         1688984897034 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688984897035 2023.07.10 13:58:17)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 4848424a411e1c5b4a4a491b5b12184f484b4a4b4b4e4b)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 17 i 0)))))
				(_port(_int input 16 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 18 i 0)))))
				(_port(_int output 17 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int rd_address 5 0 79(_ent (_out))))
				(_port(_int extended_immediate 4 0 80(_ent (_out))))
				(_port(_int write_back -1 0 82(_ent (_out))))
				(_port(_int mem_write -1 0 83(_ent (_out))))
				(_port(_int is_addm -1 0 84(_ent (_out))))
				(_port(_int is_lw -1 0 85(_ent (_out))))
				(_port(_int status_write -1 0 86(_ent (_out))))
				(_port(_int alu_src -1 0 87(_ent (_out))))
				(_port(_int alu_op 6 0 88(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 95(_ent (_in))))
				(_port(_int D2 7 0 96(_ent (_in))))
				(_port(_int Immed 7 0 97(_ent (_in))))
				(_port(_int AluSrc -1 0 98(_ent (_in))))
				(_port(_int AluOP 8 0 99(_ent (_in))))
				(_port(_int result 7 0 100(_ent (_out))))
				(_port(_int status 9 0 101(_ent (_out))))
			)
		)
		(mem_stage
			(_object
				(_port(_int exec_res 10 0 109(_ent (_in))))
				(_port(_int exec_status 11 0 110(_ent (_in))))
				(_port(_int D2 10 0 111(_ent (_in))))
				(_port(_int mem_write -1 0 113(_ent (_in))))
				(_port(_int is_lw -1 0 114(_ent (_in))))
				(_port(_int is_addm -1 0 115(_ent (_in))))
				(_port(_int clk -1 0 116(_ent (_in))))
				(_port(_int result 10 0 118(_ent (_out))))
				(_port(_int status 11 0 119(_ent (_out))))
			)
		)
	)
	(_inst pc 0 151(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 162(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 173(_comp mid_reg)
		(_gen
			((size)((i 60)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 60)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst exec_to_mem 0 184(_comp mid_reg)
		(_gen
			((size)((i 29)))
		)
		(_port
			((input)(exec_to_mem_set))
			((reset)(reset))
			((clk)(clk))
			((output)(exec_to_mem_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 29)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst mem_to_wb 0 195(_comp mid_reg)
		(_gen
			((size)((i 26)))
		)
		(_port
			((input)(mem_to_wb_set))
			((reset)(reset))
			((clk)(clk))
			((output)(mem_to_wb_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 26)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 210(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 222(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)(mem_to_wb_get(d_25_22)))
			((write_reg2)(_string \"1001"\))
			((reg_write1)(mem_to_wb_get(21)))
			((reg_write2)(mem_to_wb_get(20)))
			((write_data1)(mem_to_wb_get(d_19_4)))
			((write_data2)(static_data_to_write))
			((rs)(id_to_exec_set(d_55_40)))
			((rd)(id_to_exec_set(d_39_24)))
			((rd_address)(id_to_exec_set(d_59_56)))
			((extended_immediate)(id_to_exec_set(d_23_8)))
			((write_back)(id_to_exec_set(7)))
			((mem_write)(id_to_exec_set(6)))
			((is_addm)(id_to_exec_set(2)))
			((is_lw)(id_to_exec_set(0)))
			((status_write)(id_to_exec_set(1)))
			((alu_src)(id_to_exec_set(3)))
			((alu_op)(id_to_exec_set(d_5_4)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((rd_address)(rd_address))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
				((is_lw)(is_lw))
			)
		)
	)
	(_inst exec_stage_comp 0 254(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_55_40)))
			((D2)(id_to_exec_get(d_39_24)))
			((Immed)(id_to_exec_get(d_23_8)))
			((AluSrc)(id_to_exec_get(3)))
			((AluOP)(id_to_exec_get(d_5_4)))
			((result)(exec_to_mem_set(d_19_4)))
			((status)(exec_to_mem_set(d_3_0)))
		)
		(_use(_ent . exec_stage)
		)
	)
	(_inst mem_stage_comp 0 275(_comp mem_stage)
		(_port
			((exec_res)(exec_to_mem_get(d_19_4)))
			((exec_status)(exec_to_mem_get(d_3_0)))
			((D2)(exec_to_mem_get(d_40_25)))
			((mem_write)(exec_to_mem_get(23)))
			((is_lw)(exec_to_mem_get(20)))
			((is_addm)(exec_to_mem_get(22)))
			((clk)(clk))
			((result)(mem_to_wb_set(d_19_4)))
			((status)(mem_to_wb_set(d_3_0)))
		)
		(_use(_ent . mem_stage)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 95(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 101(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 109(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 110(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 123(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 12 0 123(_arch(_uni))))
		(_sig(_int pc_get 12 0 124(_arch(_uni))))
		(_sig(_int instruction_get 12 0 127(_arch(_uni))))
		(_sig(_int instruction_set 12 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 132(_array -1((_dto i 59 i 0)))))
		(_sig(_int id_to_exec_get 13 0 132(_arch(_uni))))
		(_sig(_int id_to_exec_set 13 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 137(_array -1((_dto i 44 i 0)))))
		(_sig(_int exec_to_mem_get 14 0 137(_arch(_uni))))
		(_sig(_int exec_to_mem_set 14 0 138(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 143(_array -1((_dto i 25 i 0)))))
		(_sig(_int mem_to_wb_get 15 0 143(_arch(_uni))))
		(_sig(_int mem_to_wb_set 15 0 144(_arch(_uni))))
		(_sig(_int static_data_to_write 12 0 146(_arch(_uni))))
		(_prcs
			(line__266(_arch 0 0 266(_assignment(_alias((exec_to_mem_set(d_44_41))(id_to_exec_get(d_59_56))))(_trgt(14(d_44_41)))(_sens(11(d_59_56))))))
			(line__267(_arch 1 0 267(_assignment(_alias((exec_to_mem_set(d_40_25))(id_to_exec_get(d_39_24))))(_trgt(14(d_40_25)))(_sens(11(d_39_24))))))
			(line__268(_arch 2 0 268(_assignment(_alias((exec_to_mem_set(24))(id_to_exec_get(7))))(_trgt(14(24)))(_sens(11(7))))))
			(line__269(_arch 3 0 269(_assignment(_alias((exec_to_mem_set(23))(id_to_exec_get(6))))(_trgt(14(23)))(_sens(11(6))))))
			(line__270(_arch 4 0 270(_assignment(_alias((exec_to_mem_set(22))(id_to_exec_get(2))))(_trgt(14(22)))(_sens(11(2))))))
			(line__271(_arch 5 0 271(_assignment(_alias((exec_to_mem_set(21))(id_to_exec_get(1))))(_trgt(14(21)))(_sens(11(1))))))
			(line__272(_arch 6 0 272(_assignment(_alias((exec_to_mem_set(20))(id_to_exec_get(0))))(_trgt(14(20)))(_sens(11(0))))))
			(line__289(_arch 7 0 289(_assignment(_alias((exec_to_mem_set(d_28_25))(id_to_exec_get(d_59_56))))(_trgt(14(d_28_25)))(_sens(11(d_59_56))))))
			(line__290(_arch 8 0 290(_assignment(_alias((exec_to_mem_set(24))(id_to_exec_get(7))))(_trgt(14(24)))(_sens(11(7))))))
			(line__291(_arch 9 0 291(_assignment(_alias((exec_to_mem_set(23))(id_to_exec_get(6))))(_trgt(14(23)))(_sens(11(6))))))
			(line__292(_arch 10 0 292(_assignment(_alias((exec_to_mem_set(22))(id_to_exec_get(2))))(_trgt(14(22)))(_sens(11(2))))))
			(line__293(_arch 11 0 293(_assignment(_alias((exec_to_mem_set(21))(id_to_exec_get(1))))(_trgt(14(21)))(_sens(11(1))))))
			(line__294(_arch 12 0 294(_assignment(_alias((exec_to_mem_set(20))(id_to_exec_get(0))))(_trgt(14(20)))(_sens(11(0))))))
			(line__296(_arch 13 0 296(_assignment(_alias((mem_to_wb_set(d_25_22))(exec_to_mem_get(d_44_41))))(_trgt(16(d_25_22)))(_sens(13(d_44_41))))))
			(line__297(_arch 14 0 297(_assignment(_alias((mem_to_wb_set(21))(exec_to_mem_get(24))))(_trgt(16(21)))(_sens(13(24))))))
			(line__298(_arch 15 0 298(_assignment(_alias((mem_to_wb_set(20))(exec_to_mem_get(21))))(_trgt(16(20)))(_sens(13(21))))))
			(line__301(_arch 16 0 301(_assignment(_trgt(17))(_sens(15(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (11(7))(11(6))(11(2))(11(1))(11(0))(13(24))(13(21))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . gate_level 19 -1)
)
I 000051 55 1101          1688984897044 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688984897045 2023.07.10 13:58:17)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 57570a54590007420356450d0351505103515e5153)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688987572371 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688987572372 2023.07.10 14:42:52)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code d8dd8e8ad18e88cedbd89e82dddeddde8cde8edfda)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688987572380 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688987572381 2023.07.10 14:42:52)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code d8dd8f8bd88f89ced98e9e838adfdcded9dedfdedd)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688987572401 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688987572402 2023.07.10 14:42:52)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code f7f2f1a7f5a0f7e2a4f2e4aca2f1f6f1f0f1f2f1a3)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(13)(0)(4)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(17)(19)(5)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(18)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688987572409 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688987572410 2023.07.10 14:42:52)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code f7f2a4a7a3a1a6e1f3f2b4aca3f1f6f1a4f0f2f1f6)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5)(6)(10)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688987572417 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688987572418 2023.07.10 14:42:52)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 060354000451561001001459560500000700020002)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688987572425 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688987572426 2023.07.10 14:42:52)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 06035c00555051110008145d5200050102000f0050)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 2186          1688987572432 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688987572433 2023.07.10 14:42:52)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 16134611464117011110044c111045104510131114)
	(_ent
		(_time 1688972897931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000051 55 1923          1688987572440 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688987572441 2023.07.10 14:42:52)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 16124711154145001b11054d431013111413401010)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688987572449 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688987572450 2023.07.10 14:42:52)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 26237c22757071312125347d7220252122202f2070)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4641          1688987572455 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 42))
	(_version ve8)
	(_time 1688987572456 2023.07.10 14:42:52)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 26237c22757071312a26347d7220252122202f2070)
	(_ent
		(_time 1688987572453)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 47(_ent (_in))))
				(_port(_int write_back -1 0 49(_ent (_out))))
				(_port(_int mem_write -1 0 50(_ent (_out))))
				(_port(_int is_addm -1 0 51(_ent (_out))))
				(_port(_int status_write -1 0 52(_ent (_out))))
				(_port(_int alu_op 4 0 53(_ent (_out))))
				(_port(_int alu_src -1 0 54(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 62(_ent (_in))))
				(_port(_int read_reg2 5 0 63(_ent (_in))))
				(_port(_int write_reg1 5 0 65(_ent (_in))))
				(_port(_int write_reg2 5 0 66(_ent (_in))))
				(_port(_int reg_write1 -1 0 68(_ent (_in))))
				(_port(_int reg_write2 -1 0 69(_ent (_in))))
				(_port(_int write_data1 6 0 71(_ent (_in))))
				(_port(_int write_data2 6 0 72(_ent (_in))))
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int data_out1 6 0 76(_ent (_out))))
				(_port(_int data_out2 6 0 77(_ent (_out))))
			)
		)
	)
	(_inst c 0 98(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 111(_comp register_file)
		(_port
			((read_reg1)(rd_address_in))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int pc_in 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 14(_ent(_in))))
		(_port(_int write_reg2 1 0 15(_ent(_in))))
		(_port(_int reg_write1 -1 0 17(_ent(_in))))
		(_port(_int reg_write2 -1 0 18(_ent(_in))))
		(_port(_int write_data1 0 0 20(_ent(_in))))
		(_port(_int write_data2 0 0 21(_ent(_in))))
		(_port(_int rs 0 0 24(_ent(_out))))
		(_port(_int rd 0 0 25(_ent(_out))))
		(_port(_int rd_address 1 0 26(_ent(_out))))
		(_port(_int pc_out 0 0 27(_ent(_out))))
		(_port(_int extended_immediate 0 0 29(_ent(_out))))
		(_port(_int write_back -1 0 31(_ent(_out))))
		(_port(_int mem_write -1 0 32(_ent(_out))))
		(_port(_int is_addm -1 0 33(_ent(_out))))
		(_port(_int status_write -1 0 34(_ent(_out))))
		(_port(_int alu_src -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 36(_ent(_out))))
		(_port(_int is_lw -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 82(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 82(_arch(_uni))))
		(_sig(_int rs_address 7 0 83(_arch(_uni))))
		(_sig(_int rd_address_in 7 0 84(_arch(_uni))))
		(_sig(_int stall -2 0 85(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 87(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(21))(_sens(0(d_15_12))))))
			(line__94(_arch 1 0 94(_assignment(_alias((rd_address_in)(instruction(d_11_8))))(_trgt(23))(_sens(0(d_11_8))))))
			(line__95(_arch 2 0 95(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(22))(_sens(0(d_7_4))))))
			(line__97(_arch 3 0 97(_assignment(_trgt(20))(_sens(21(0))(21(1))(21(2))(21(3))))))
			(line__131(_arch 4 0 131(_assignment(_alias((rd_address)(rd_address_in)))(_trgt(11))(_sens(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (21(0))(21(1))(21(2))(21(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 5 -1)
)
I 000051 55 1101          1688987572468 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688987572469 2023.07.10 14:42:52)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 35303230396265206134276f6133323361333c3331)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688987580180 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688987580181 2023.07.10 14:43:00)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 5c5f095f0e0a0c4a5f5c1a06595a595a085a0a5b5e)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688987580189 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688987580190 2023.07.10 14:43:00)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 5c5f085e070b0d4a5d0a1a070e5b585a5d5a5b5a59)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688987580204 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688987580205 2023.07.10 14:43:00)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 6c6f696c3a3b6c793f697f37396a6d6a6b6a696a38)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688987580212 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688987580213 2023.07.10 14:43:00)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 7b782b7a7a2d2a6d7f7e38202f7d7a7d287c7e7d7a)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688987580221 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688987580222 2023.07.10 14:43:00)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 7b782b7a2d2c2b6d7c7d69242b787d7d7a7d7f7d7f)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688987580229 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688987580230 2023.07.10 14:43:00)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 8b88d3858cdddc9c8d8599d0df8d888c8f8d828ddd)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 2186          1688987580236 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688987580237 2023.07.10 14:43:00)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 8b88d9858fdc8a9c8c8d99d18c8dd88dd88d8e8c89)
	(_ent
		(_time 1688972897931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000051 55 1923          1688987580243 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688987580244 2023.07.10 14:43:00)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 9b99c894ccccc88d969c88c0ce9d9e9c999ecd9d9d)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688987580252 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688987580253 2023.07.10 14:43:00)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 9b98c3949ccdcc8c9c9889c0cf9d989c9f9d929dcd)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4641          1688987580258 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 42))
	(_version ve8)
	(_time 1688987580259 2023.07.10 14:43:00)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 9b98c3949ccdcc8c979b89c0cf9d989c9f9d929dcd)
	(_ent
		(_time 1688987572452)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 47(_ent (_in))))
				(_port(_int write_back -1 0 49(_ent (_out))))
				(_port(_int mem_write -1 0 50(_ent (_out))))
				(_port(_int is_addm -1 0 51(_ent (_out))))
				(_port(_int status_write -1 0 52(_ent (_out))))
				(_port(_int alu_op 4 0 53(_ent (_out))))
				(_port(_int alu_src -1 0 54(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 62(_ent (_in))))
				(_port(_int read_reg2 5 0 63(_ent (_in))))
				(_port(_int write_reg1 5 0 65(_ent (_in))))
				(_port(_int write_reg2 5 0 66(_ent (_in))))
				(_port(_int reg_write1 -1 0 68(_ent (_in))))
				(_port(_int reg_write2 -1 0 69(_ent (_in))))
				(_port(_int write_data1 6 0 71(_ent (_in))))
				(_port(_int write_data2 6 0 72(_ent (_in))))
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int data_out1 6 0 76(_ent (_out))))
				(_port(_int data_out2 6 0 77(_ent (_out))))
			)
		)
	)
	(_inst c 0 98(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 111(_comp register_file)
		(_port
			((read_reg1)(rd_address_in))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int pc_in 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 14(_ent(_in))))
		(_port(_int write_reg2 1 0 15(_ent(_in))))
		(_port(_int reg_write1 -1 0 17(_ent(_in))))
		(_port(_int reg_write2 -1 0 18(_ent(_in))))
		(_port(_int write_data1 0 0 20(_ent(_in))))
		(_port(_int write_data2 0 0 21(_ent(_in))))
		(_port(_int rs 0 0 24(_ent(_out))))
		(_port(_int rd 0 0 25(_ent(_out))))
		(_port(_int rd_address 1 0 26(_ent(_out))))
		(_port(_int pc_out 0 0 27(_ent(_out))))
		(_port(_int extended_immediate 0 0 29(_ent(_out))))
		(_port(_int write_back -1 0 31(_ent(_out))))
		(_port(_int mem_write -1 0 32(_ent(_out))))
		(_port(_int is_addm -1 0 33(_ent(_out))))
		(_port(_int status_write -1 0 34(_ent(_out))))
		(_port(_int alu_src -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 36(_ent(_out))))
		(_port(_int is_lw -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 82(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 82(_arch(_uni))))
		(_sig(_int rs_address 7 0 83(_arch(_uni))))
		(_sig(_int rd_address_in 7 0 84(_arch(_uni))))
		(_sig(_int stall -2 0 85(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 87(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(21))(_sens(0(d_15_12))))))
			(line__94(_arch 1 0 94(_assignment(_alias((rd_address_in)(instruction(d_11_8))))(_trgt(23))(_sens(0(d_11_8))))))
			(line__95(_arch 2 0 95(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(22))(_sens(0(d_7_4))))))
			(line__97(_arch 3 0 97(_assignment(_trgt(20))(_sens(21(0))(21(1))(21(2))(21(3))))))
			(line__131(_arch 4 0 131(_assignment(_alias((rd_address)(rd_address_in)))(_trgt(11))(_sens(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (21(0))(21(1))(21(2))(21(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 5 -1)
)
I 000051 55 1101          1688987580271 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688987580272 2023.07.10 14:43:00)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code aaa9affdf2fdfabffeabb8f0feacadacfeaca3acae)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688987674832 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688987674833 2023.07.10 14:44:34)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 0d585a0b585b5d1b0e0d4b57080b080b590b5b0a0f)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688987674840 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688987674841 2023.07.10 14:44:34)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 1c494a1a474b4d0a1d4a5a474e1b181a1d1a1b1a19)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688987674855 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688987674856 2023.07.10 14:44:34)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 2c792b287a7b2c397f293f77792a2d2a2b2a292a78)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688987674863 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688987674864 2023.07.10 14:44:34)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 2c797e282c7a7d3a28296f77782a2d2a7f2b292a2d)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5)(6)(10)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688987674870 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688987674871 2023.07.10 14:44:34)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 3c696e396b6b6c2a3b3a2e636c3f3a3a3d3a383a38)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688987674878 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688987674879 2023.07.10 14:44:34)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 3c6966393a6a6b2b3a322e67683a3f3b383a353a6a)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 2186          1688987674885 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688987674886 2023.07.10 14:44:34)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 4b1e1b494f1c4a5c4c4d59114c4d184d184d4e4c49)
	(_ent
		(_time 1688972897931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000051 55 1923          1688987674893 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688987674894 2023.07.10 14:44:34)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 4b1f1a491c1c185d464c58101e4d4e4c494e1d4d4d)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688987674901 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688987674902 2023.07.10 14:44:34)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 5b0e01585c0d0c4c5c5849000f5d585c5f5d525d0d)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4641          1688987674907 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 42))
	(_version ve8)
	(_time 1688987674908 2023.07.10 14:44:34)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 5b0e01585c0d0c4c575b49000f5d585c5f5d525d0d)
	(_ent
		(_time 1688987572452)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 47(_ent (_in))))
				(_port(_int write_back -1 0 49(_ent (_out))))
				(_port(_int mem_write -1 0 50(_ent (_out))))
				(_port(_int is_addm -1 0 51(_ent (_out))))
				(_port(_int status_write -1 0 52(_ent (_out))))
				(_port(_int alu_op 4 0 53(_ent (_out))))
				(_port(_int alu_src -1 0 54(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 62(_ent (_in))))
				(_port(_int read_reg2 5 0 63(_ent (_in))))
				(_port(_int write_reg1 5 0 65(_ent (_in))))
				(_port(_int write_reg2 5 0 66(_ent (_in))))
				(_port(_int reg_write1 -1 0 68(_ent (_in))))
				(_port(_int reg_write2 -1 0 69(_ent (_in))))
				(_port(_int write_data1 6 0 71(_ent (_in))))
				(_port(_int write_data2 6 0 72(_ent (_in))))
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int data_out1 6 0 76(_ent (_out))))
				(_port(_int data_out2 6 0 77(_ent (_out))))
			)
		)
	)
	(_inst c 0 98(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 111(_comp register_file)
		(_port
			((read_reg1)(rd_address_in))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int pc_in 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 14(_ent(_in))))
		(_port(_int write_reg2 1 0 15(_ent(_in))))
		(_port(_int reg_write1 -1 0 17(_ent(_in))))
		(_port(_int reg_write2 -1 0 18(_ent(_in))))
		(_port(_int write_data1 0 0 20(_ent(_in))))
		(_port(_int write_data2 0 0 21(_ent(_in))))
		(_port(_int rs 0 0 24(_ent(_out))))
		(_port(_int rd 0 0 25(_ent(_out))))
		(_port(_int rd_address 1 0 26(_ent(_out))))
		(_port(_int pc_out 0 0 27(_ent(_out))))
		(_port(_int extended_immediate 0 0 29(_ent(_out))))
		(_port(_int write_back -1 0 31(_ent(_out))))
		(_port(_int mem_write -1 0 32(_ent(_out))))
		(_port(_int is_addm -1 0 33(_ent(_out))))
		(_port(_int status_write -1 0 34(_ent(_out))))
		(_port(_int alu_src -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 36(_ent(_out))))
		(_port(_int is_lw -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 82(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 82(_arch(_uni))))
		(_sig(_int rs_address 7 0 83(_arch(_uni))))
		(_sig(_int rd_address_in 7 0 84(_arch(_uni))))
		(_sig(_int stall -2 0 85(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 87(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(21))(_sens(0(d_15_12))))))
			(line__94(_arch 1 0 94(_assignment(_alias((rd_address_in)(instruction(d_11_8))))(_trgt(23))(_sens(0(d_11_8))))))
			(line__95(_arch 2 0 95(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(22))(_sens(0(d_7_4))))))
			(line__97(_arch 3 0 97(_assignment(_trgt(20))(_sens(21(0))(21(1))(21(2))(21(3))))))
			(line__131(_arch 4 0 131(_assignment(_alias((rd_address)(rd_address_in)))(_trgt(11))(_sens(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (21(0))(21(1))(21(2))(21(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 5 -1)
)
I 000051 55 1101          1688987674921 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688987674922 2023.07.10 14:44:34)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 6a3f6d6a323d3a7f3e6b78303e6c6d6c3e6c636c6e)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688987683573 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688987683574 2023.07.10 14:44:43)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 3b686a3e686d6b2d383b7d613e3d3e3d6f3d6d3c39)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688987683582 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688987683583 2023.07.10 14:44:43)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 3b686b3f616c6a2d3a6d7d60693c3f3d3a3d3c3d3e)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688987683596 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688987683597 2023.07.10 14:44:43)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 4a194b481e1d4a5f194f59111f4c4b4c4d4c4f4c1e)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688987683605 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688987683606 2023.07.10 14:44:43)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 5a090e59580c0b4c5e5f19010e5c5b5c095d5f5c5b)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688987683612 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688987683613 2023.07.10 14:44:43)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 5a090e590f0d0a4c5d5c48050a595c5c5b5c5e5c5e)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688987683619 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688987683620 2023.07.10 14:44:43)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 6a39366a6e3c3d7d6c6478313e6c696d6e6c636c3c)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 2186          1688987683627 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688987683628 2023.07.10 14:44:43)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 6a393c6a6d3d6b7d6d6c78306d6c396c396c6f6d68)
	(_ent
		(_time 1688972897931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000051 55 1923          1688987683635 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688987683636 2023.07.10 14:44:43)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 792b2e78752e2a6f747e6a222c7f7c7e7b7c2f7f7f)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688987683643 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688987683644 2023.07.10 14:44:43)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 792a2578252f2e6e7e7a6b222d7f7a7e7d7f707f2f)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4641          1688987683649 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 42))
	(_version ve8)
	(_time 1688987683650 2023.07.10 14:44:43)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 792a2578252f2e6e75796b222d7f7a7e7d7f707f2f)
	(_ent
		(_time 1688987572452)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 47(_ent (_in))))
				(_port(_int write_back -1 0 49(_ent (_out))))
				(_port(_int mem_write -1 0 50(_ent (_out))))
				(_port(_int is_addm -1 0 51(_ent (_out))))
				(_port(_int status_write -1 0 52(_ent (_out))))
				(_port(_int alu_op 4 0 53(_ent (_out))))
				(_port(_int alu_src -1 0 54(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 62(_ent (_in))))
				(_port(_int read_reg2 5 0 63(_ent (_in))))
				(_port(_int write_reg1 5 0 65(_ent (_in))))
				(_port(_int write_reg2 5 0 66(_ent (_in))))
				(_port(_int reg_write1 -1 0 68(_ent (_in))))
				(_port(_int reg_write2 -1 0 69(_ent (_in))))
				(_port(_int write_data1 6 0 71(_ent (_in))))
				(_port(_int write_data2 6 0 72(_ent (_in))))
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int data_out1 6 0 76(_ent (_out))))
				(_port(_int data_out2 6 0 77(_ent (_out))))
			)
		)
	)
	(_inst c 0 98(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 111(_comp register_file)
		(_port
			((read_reg1)(rd_address_in))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int pc_in 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 14(_ent(_in))))
		(_port(_int write_reg2 1 0 15(_ent(_in))))
		(_port(_int reg_write1 -1 0 17(_ent(_in))))
		(_port(_int reg_write2 -1 0 18(_ent(_in))))
		(_port(_int write_data1 0 0 20(_ent(_in))))
		(_port(_int write_data2 0 0 21(_ent(_in))))
		(_port(_int rs 0 0 24(_ent(_out))))
		(_port(_int rd 0 0 25(_ent(_out))))
		(_port(_int rd_address 1 0 26(_ent(_out))))
		(_port(_int pc_out 0 0 27(_ent(_out))))
		(_port(_int extended_immediate 0 0 29(_ent(_out))))
		(_port(_int write_back -1 0 31(_ent(_out))))
		(_port(_int mem_write -1 0 32(_ent(_out))))
		(_port(_int is_addm -1 0 33(_ent(_out))))
		(_port(_int status_write -1 0 34(_ent(_out))))
		(_port(_int alu_src -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 36(_ent(_out))))
		(_port(_int is_lw -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 82(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 82(_arch(_uni))))
		(_sig(_int rs_address 7 0 83(_arch(_uni))))
		(_sig(_int rd_address_in 7 0 84(_arch(_uni))))
		(_sig(_int stall -2 0 85(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 87(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(21))(_sens(0(d_15_12))))))
			(line__94(_arch 1 0 94(_assignment(_alias((rd_address_in)(instruction(d_11_8))))(_trgt(23))(_sens(0(d_11_8))))))
			(line__95(_arch 2 0 95(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(22))(_sens(0(d_7_4))))))
			(line__97(_arch 3 0 97(_assignment(_trgt(20))(_sens(21(0))(21(1))(21(2))(21(3))))))
			(line__131(_arch 4 0 131(_assignment(_alias((rd_address)(rd_address_in)))(_trgt(11))(_sens(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (21(0))(21(1))(21(2))(21(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 5 -1)
)
I 000051 55 1101          1688987683663 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688987683664 2023.07.10 14:44:43)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 98cb999799cfc88dcc998ac2cc9e9f9ecc9e919e9c)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688987706541 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688987706542 2023.07.10 14:45:06)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code f3f1f0a3f1a5a3e5f0f3b5a9f6f5f6f5a7f5a5f4f1)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688987706550 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688987706551 2023.07.10 14:45:06)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code f3f1f1a2f8a4a2e5f2a5b5a8a1f4f7f5f2f5f4f5f6)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688987706565 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688987706566 2023.07.10 14:45:06)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 03015f050554031650061058560502050405060557)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(13)(0)(4)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(17)(19)(5)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(18)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688987706573 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688987706574 2023.07.10 14:45:06)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 13111a144345420517165048471512154014161512)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5)(6)(10)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688987706581 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688987706582 2023.07.10 14:45:06)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 13111a14144443051415014c431015151215171517)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688987706588 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688987706589 2023.07.10 14:45:06)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 2220232675747535242c30797624212526242b2474)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 2186          1688987706596 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688987706597 2023.07.10 14:45:06)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 222029267675233525243078252471247124272520)
	(_ent
		(_time 1688972897931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000051 55 1923          1688987706604 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688987706605 2023.07.10 14:45:06)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 32313837356561243f352169673437353037643434)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688987706612 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688987706613 2023.07.10 14:45:06)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 3230333765646525353120696634313536343b3464)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4641          1688987706618 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 42))
	(_version ve8)
	(_time 1688987706619 2023.07.10 14:45:06)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 32303337656465253e3220696634313536343b3464)
	(_ent
		(_time 1688987572452)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 47(_ent (_in))))
				(_port(_int write_back -1 0 49(_ent (_out))))
				(_port(_int mem_write -1 0 50(_ent (_out))))
				(_port(_int is_addm -1 0 51(_ent (_out))))
				(_port(_int status_write -1 0 52(_ent (_out))))
				(_port(_int alu_op 4 0 53(_ent (_out))))
				(_port(_int alu_src -1 0 54(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 62(_ent (_in))))
				(_port(_int read_reg2 5 0 63(_ent (_in))))
				(_port(_int write_reg1 5 0 65(_ent (_in))))
				(_port(_int write_reg2 5 0 66(_ent (_in))))
				(_port(_int reg_write1 -1 0 68(_ent (_in))))
				(_port(_int reg_write2 -1 0 69(_ent (_in))))
				(_port(_int write_data1 6 0 71(_ent (_in))))
				(_port(_int write_data2 6 0 72(_ent (_in))))
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int data_out1 6 0 76(_ent (_out))))
				(_port(_int data_out2 6 0 77(_ent (_out))))
			)
		)
	)
	(_inst c 0 98(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 111(_comp register_file)
		(_port
			((read_reg1)(rd_address_in))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int pc_in 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 14(_ent(_in))))
		(_port(_int write_reg2 1 0 15(_ent(_in))))
		(_port(_int reg_write1 -1 0 17(_ent(_in))))
		(_port(_int reg_write2 -1 0 18(_ent(_in))))
		(_port(_int write_data1 0 0 20(_ent(_in))))
		(_port(_int write_data2 0 0 21(_ent(_in))))
		(_port(_int rs 0 0 24(_ent(_out))))
		(_port(_int rd 0 0 25(_ent(_out))))
		(_port(_int rd_address 1 0 26(_ent(_out))))
		(_port(_int pc_out 0 0 27(_ent(_out))))
		(_port(_int extended_immediate 0 0 29(_ent(_out))))
		(_port(_int write_back -1 0 31(_ent(_out))))
		(_port(_int mem_write -1 0 32(_ent(_out))))
		(_port(_int is_addm -1 0 33(_ent(_out))))
		(_port(_int status_write -1 0 34(_ent(_out))))
		(_port(_int alu_src -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 36(_ent(_out))))
		(_port(_int is_lw -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 82(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 82(_arch(_uni))))
		(_sig(_int rs_address 7 0 83(_arch(_uni))))
		(_sig(_int rd_address_in 7 0 84(_arch(_uni))))
		(_sig(_int stall -2 0 85(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 87(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(21))(_sens(0(d_15_12))))))
			(line__94(_arch 1 0 94(_assignment(_alias((rd_address_in)(instruction(d_11_8))))(_trgt(23))(_sens(0(d_11_8))))))
			(line__95(_arch 2 0 95(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(22))(_sens(0(d_7_4))))))
			(line__97(_arch 3 0 97(_assignment(_trgt(20))(_sens(21(0))(21(1))(21(2))(21(3))))))
			(line__131(_arch 4 0 131(_assignment(_alias((rd_address)(rd_address_in)))(_trgt(11))(_sens(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (21(0))(21(1))(21(2))(21(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 5 -1)
)
I 000051 55 12016         1688987706629 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688987706630 2023.07.10 14:45:06)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 4240494041141651404042465118124542414041414441)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 17 i 0)))))
				(_port(_int input 16 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 18 i 0)))))
				(_port(_int output 17 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int pc_in 4 0 65(_ent (_in))))
				(_port(_int write_reg1 5 0 68(_ent (_in))))
				(_port(_int write_reg2 5 0 69(_ent (_in))))
				(_port(_int reg_write1 -1 0 71(_ent (_in))))
				(_port(_int reg_write2 -1 0 72(_ent (_in))))
				(_port(_int write_data1 4 0 74(_ent (_in))))
				(_port(_int write_data2 4 0 75(_ent (_in))))
				(_port(_int rs 4 0 78(_ent (_out))))
				(_port(_int rd 4 0 79(_ent (_out))))
				(_port(_int rd_address 5 0 80(_ent (_out))))
				(_port(_int extended_immediate 4 0 81(_ent (_out))))
				(_port(_int pc_out 4 0 82(_ent (_out))))
				(_port(_int write_back -1 0 84(_ent (_out))))
				(_port(_int mem_write -1 0 85(_ent (_out))))
				(_port(_int is_addm -1 0 86(_ent (_out))))
				(_port(_int is_lw -1 0 87(_ent (_out))))
				(_port(_int status_write -1 0 88(_ent (_out))))
				(_port(_int alu_src -1 0 89(_ent (_out))))
				(_port(_int alu_op 6 0 90(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 97(_ent (_in))))
				(_port(_int D2 7 0 98(_ent (_in))))
				(_port(_int Immed 7 0 99(_ent (_in))))
				(_port(_int AluSrc -1 0 100(_ent (_in))))
				(_port(_int AluOP 8 0 101(_ent (_in))))
				(_port(_int result 7 0 102(_ent (_out))))
				(_port(_int status 9 0 103(_ent (_out))))
			)
		)
		(mem_stage
			(_object
				(_port(_int exec_res 10 0 111(_ent (_in))))
				(_port(_int exec_status 11 0 112(_ent (_in))))
				(_port(_int D2 10 0 113(_ent (_in))))
				(_port(_int mem_write -1 0 115(_ent (_in))))
				(_port(_int is_lw -1 0 116(_ent (_in))))
				(_port(_int is_addm -1 0 117(_ent (_in))))
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int result 10 0 120(_ent (_out))))
				(_port(_int status 11 0 121(_ent (_out))))
			)
		)
	)
	(_inst pc 0 153(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 164(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 175(_comp mid_reg)
		(_gen
			((size)((i 60)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 60)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst exec_to_mem 0 186(_comp mid_reg)
		(_gen
			((size)((i 29)))
		)
		(_port
			((input)(exec_to_mem_set))
			((reset)(reset))
			((clk)(clk))
			((output)(exec_to_mem_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 29)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst mem_to_wb 0 197(_comp mid_reg)
		(_gen
			((size)((i 26)))
		)
		(_port
			((input)(mem_to_wb_set))
			((reset)(reset))
			((clk)(clk))
			((output)(mem_to_wb_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 26)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 212(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 224(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((pc_in)(pc_get))
			((write_reg1)(mem_to_wb_get(d_25_22)))
			((write_reg2)(_string \"1001"\))
			((reg_write1)(mem_to_wb_get(21)))
			((reg_write2)(mem_to_wb_get(20)))
			((write_data1)(mem_to_wb_get(d_19_4)))
			((write_data2)(static_data_to_write))
			((rs)(id_to_exec_set(d_55_40)))
			((rd)(id_to_exec_set(d_39_24)))
			((rd_address)(id_to_exec_set(d_59_56)))
			((extended_immediate)(id_to_exec_set(d_23_8)))
			((pc_out)(pc_set))
			((write_back)(id_to_exec_set(7)))
			((mem_write)(id_to_exec_set(6)))
			((is_addm)(id_to_exec_set(2)))
			((is_lw)(id_to_exec_set(0)))
			((status_write)(id_to_exec_set(1)))
			((alu_src)(id_to_exec_set(3)))
			((alu_op)(id_to_exec_set(d_5_4)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((pc_in)(pc_in))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((rd_address)(rd_address))
				((pc_out)(pc_out))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
				((is_lw)(is_lw))
			)
		)
	)
	(_inst exec_stage_comp 0 258(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_55_40)))
			((D2)(id_to_exec_get(d_39_24)))
			((Immed)(id_to_exec_get(d_23_8)))
			((AluSrc)(id_to_exec_get(3)))
			((AluOP)(id_to_exec_get(d_5_4)))
			((result)(exec_to_mem_set(d_19_4)))
			((status)(exec_to_mem_set(d_3_0)))
		)
		(_use(_ent . exec_stage)
		)
	)
	(_inst mem_stage_comp 0 279(_comp mem_stage)
		(_port
			((exec_res)(exec_to_mem_get(d_19_4)))
			((exec_status)(exec_to_mem_get(d_3_0)))
			((D2)(exec_to_mem_get(d_40_25)))
			((mem_write)(exec_to_mem_get(23)))
			((is_lw)(exec_to_mem_get(20)))
			((is_addm)(exec_to_mem_get(22)))
			((clk)(clk))
			((result)(mem_to_wb_set(d_19_4)))
			((status)(mem_to_wb_set(d_3_0)))
		)
		(_use(_ent . mem_stage)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 68(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 97(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 101(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 103(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 111(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 112(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 125(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 12 0 125(_arch(_uni))))
		(_sig(_int pc_get 12 0 126(_arch(_uni))))
		(_sig(_int instruction_get 12 0 129(_arch(_uni))))
		(_sig(_int instruction_set 12 0 130(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 134(_array -1((_dto i 59 i 0)))))
		(_sig(_int id_to_exec_get 13 0 134(_arch(_uni))))
		(_sig(_int id_to_exec_set 13 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 139(_array -1((_dto i 44 i 0)))))
		(_sig(_int exec_to_mem_get 14 0 139(_arch(_uni))))
		(_sig(_int exec_to_mem_set 14 0 140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 145(_array -1((_dto i 25 i 0)))))
		(_sig(_int mem_to_wb_get 15 0 145(_arch(_uni))))
		(_sig(_int mem_to_wb_set 15 0 146(_arch(_uni))))
		(_sig(_int static_data_to_write 12 0 148(_arch(_uni))))
		(_prcs
			(line__270(_arch 0 0 270(_assignment(_alias((exec_to_mem_set(d_44_41))(id_to_exec_get(d_59_56))))(_trgt(14(d_44_41)))(_sens(11(d_59_56))))))
			(line__271(_arch 1 0 271(_assignment(_alias((exec_to_mem_set(d_40_25))(id_to_exec_get(d_39_24))))(_trgt(14(d_40_25)))(_sens(11(d_39_24))))))
			(line__272(_arch 2 0 272(_assignment(_alias((exec_to_mem_set(24))(id_to_exec_get(7))))(_trgt(14(24)))(_sens(11(7))))))
			(line__273(_arch 3 0 273(_assignment(_alias((exec_to_mem_set(23))(id_to_exec_get(6))))(_trgt(14(23)))(_sens(11(6))))))
			(line__274(_arch 4 0 274(_assignment(_alias((exec_to_mem_set(22))(id_to_exec_get(2))))(_trgt(14(22)))(_sens(11(2))))))
			(line__275(_arch 5 0 275(_assignment(_alias((exec_to_mem_set(21))(id_to_exec_get(1))))(_trgt(14(21)))(_sens(11(1))))))
			(line__276(_arch 6 0 276(_assignment(_alias((exec_to_mem_set(20))(id_to_exec_get(0))))(_trgt(14(20)))(_sens(11(0))))))
			(line__293(_arch 7 0 293(_assignment(_alias((exec_to_mem_set(d_28_25))(id_to_exec_get(d_59_56))))(_trgt(14(d_28_25)))(_sens(11(d_59_56))))))
			(line__294(_arch 8 0 294(_assignment(_alias((exec_to_mem_set(24))(id_to_exec_get(7))))(_trgt(14(24)))(_sens(11(7))))))
			(line__295(_arch 9 0 295(_assignment(_alias((exec_to_mem_set(23))(id_to_exec_get(6))))(_trgt(14(23)))(_sens(11(6))))))
			(line__296(_arch 10 0 296(_assignment(_alias((exec_to_mem_set(22))(id_to_exec_get(2))))(_trgt(14(22)))(_sens(11(2))))))
			(line__297(_arch 11 0 297(_assignment(_alias((exec_to_mem_set(21))(id_to_exec_get(1))))(_trgt(14(21)))(_sens(11(1))))))
			(line__298(_arch 12 0 298(_assignment(_alias((exec_to_mem_set(20))(id_to_exec_get(0))))(_trgt(14(20)))(_sens(11(0))))))
			(line__300(_arch 13 0 300(_assignment(_alias((mem_to_wb_set(d_25_22))(exec_to_mem_get(d_44_41))))(_trgt(16(d_25_22)))(_sens(13(d_44_41))))))
			(line__301(_arch 14 0 301(_assignment(_alias((mem_to_wb_set(21))(exec_to_mem_get(24))))(_trgt(16(21)))(_sens(13(24))))))
			(line__302(_arch 15 0 302(_assignment(_alias((mem_to_wb_set(20))(exec_to_mem_get(21))))(_trgt(16(20)))(_sens(13(21))))))
			(line__305(_arch 16 0 305(_assignment(_trgt(17))(_sens(15(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (11(7))(11(6))(11(2))(11(1))(11(0))(13(24))(13(21))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . gate_level 19 -1)
)
I 000051 55 1101          1688987706638 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688987706639 2023.07.10 14:45:06)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 51530d52590601440550430b055756570557585755)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688987734588 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688987734589 2023.07.10 14:45:34)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 82d6838c81d4d2948182c4d887848784d684d48580)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688987734597 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688987734598 2023.07.10 14:45:34)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 82d6828d88d5d39483d4c4d9d08586848384858487)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688987734614 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688987734615 2023.07.10 14:45:34)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 92c6c39d95c59287c19781c9c794939495949794c6)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688987734621 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688987734622 2023.07.10 14:45:34)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code a2f6a6f5f3f4f3b4a6a7e1f9f6a4a3a4f1a5a7a4a3)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688987734628 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688987734629 2023.07.10 14:45:34)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code a2f6a6f5a4f5f2b4a5a4b0fdf2a1a4a4a3a4a6a4a6)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688987734636 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688987734637 2023.07.10 14:45:34)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code b1e5bde5e5e7e6a6b7bfa3eae5b7b2b6b5b7b8b7e7)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 2186          1688987734643 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688987734644 2023.07.10 14:45:34)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code b1e5b7e5e6e6b0a6b6b7a3ebb6b7e2b7e2b7b4b6b3)
	(_ent
		(_time 1688972897931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000051 55 1923          1688987734651 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688987734652 2023.07.10 14:45:34)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code c194c694c59692d7ccc6d29a94c7c4c6c3c497c7c7)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688987734659 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688987734660 2023.07.10 14:45:34)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code c195cd94959796d6c6c2d39a95c7c2c6c5c7c8c797)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4641          1688987734665 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 42))
	(_version ve8)
	(_time 1688987734666 2023.07.10 14:45:34)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code c195cd94959796d6cdc1d39a95c7c2c6c5c7c8c797)
	(_ent
		(_time 1688987572452)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 47(_ent (_in))))
				(_port(_int write_back -1 0 49(_ent (_out))))
				(_port(_int mem_write -1 0 50(_ent (_out))))
				(_port(_int is_addm -1 0 51(_ent (_out))))
				(_port(_int status_write -1 0 52(_ent (_out))))
				(_port(_int alu_op 4 0 53(_ent (_out))))
				(_port(_int alu_src -1 0 54(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 62(_ent (_in))))
				(_port(_int read_reg2 5 0 63(_ent (_in))))
				(_port(_int write_reg1 5 0 65(_ent (_in))))
				(_port(_int write_reg2 5 0 66(_ent (_in))))
				(_port(_int reg_write1 -1 0 68(_ent (_in))))
				(_port(_int reg_write2 -1 0 69(_ent (_in))))
				(_port(_int write_data1 6 0 71(_ent (_in))))
				(_port(_int write_data2 6 0 72(_ent (_in))))
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int data_out1 6 0 76(_ent (_out))))
				(_port(_int data_out2 6 0 77(_ent (_out))))
			)
		)
	)
	(_inst c 0 98(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 111(_comp register_file)
		(_port
			((read_reg1)(rd_address_in))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int pc_in 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 14(_ent(_in))))
		(_port(_int write_reg2 1 0 15(_ent(_in))))
		(_port(_int reg_write1 -1 0 17(_ent(_in))))
		(_port(_int reg_write2 -1 0 18(_ent(_in))))
		(_port(_int write_data1 0 0 20(_ent(_in))))
		(_port(_int write_data2 0 0 21(_ent(_in))))
		(_port(_int rs 0 0 24(_ent(_out))))
		(_port(_int rd 0 0 25(_ent(_out))))
		(_port(_int rd_address 1 0 26(_ent(_out))))
		(_port(_int pc_out 0 0 27(_ent(_out))))
		(_port(_int extended_immediate 0 0 29(_ent(_out))))
		(_port(_int write_back -1 0 31(_ent(_out))))
		(_port(_int mem_write -1 0 32(_ent(_out))))
		(_port(_int is_addm -1 0 33(_ent(_out))))
		(_port(_int status_write -1 0 34(_ent(_out))))
		(_port(_int alu_src -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 36(_ent(_out))))
		(_port(_int is_lw -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 82(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 82(_arch(_uni))))
		(_sig(_int rs_address 7 0 83(_arch(_uni))))
		(_sig(_int rd_address_in 7 0 84(_arch(_uni))))
		(_sig(_int stall -2 0 85(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 87(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(21))(_sens(0(d_15_12))))))
			(line__94(_arch 1 0 94(_assignment(_alias((rd_address_in)(instruction(d_11_8))))(_trgt(23))(_sens(0(d_11_8))))))
			(line__95(_arch 2 0 95(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(22))(_sens(0(d_7_4))))))
			(line__97(_arch 3 0 97(_assignment(_trgt(20))(_sens(21(0))(21(1))(21(2))(21(3))))))
			(line__131(_arch 4 0 131(_assignment(_alias((rd_address)(rd_address_in)))(_trgt(11))(_sens(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (21(0))(21(1))(21(2))(21(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 5 -1)
)
I 000051 55 12016         1688987734676 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688987734677 2023.07.10 14:45:34)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code d084d682d18684c3d2d2d0d4c38a80d7d0d3d2d3d3d6d3)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 17 i 0)))))
				(_port(_int input 16 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 18 i 0)))))
				(_port(_int output 17 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int pc_in 4 0 65(_ent (_in))))
				(_port(_int write_reg1 5 0 68(_ent (_in))))
				(_port(_int write_reg2 5 0 69(_ent (_in))))
				(_port(_int reg_write1 -1 0 71(_ent (_in))))
				(_port(_int reg_write2 -1 0 72(_ent (_in))))
				(_port(_int write_data1 4 0 74(_ent (_in))))
				(_port(_int write_data2 4 0 75(_ent (_in))))
				(_port(_int rs 4 0 78(_ent (_out))))
				(_port(_int rd 4 0 79(_ent (_out))))
				(_port(_int rd_address 5 0 80(_ent (_out))))
				(_port(_int extended_immediate 4 0 81(_ent (_out))))
				(_port(_int pc_out 4 0 82(_ent (_out))))
				(_port(_int write_back -1 0 84(_ent (_out))))
				(_port(_int mem_write -1 0 85(_ent (_out))))
				(_port(_int is_addm -1 0 86(_ent (_out))))
				(_port(_int is_lw -1 0 87(_ent (_out))))
				(_port(_int status_write -1 0 88(_ent (_out))))
				(_port(_int alu_src -1 0 89(_ent (_out))))
				(_port(_int alu_op 6 0 90(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 97(_ent (_in))))
				(_port(_int D2 7 0 98(_ent (_in))))
				(_port(_int Immed 7 0 99(_ent (_in))))
				(_port(_int AluSrc -1 0 100(_ent (_in))))
				(_port(_int AluOP 8 0 101(_ent (_in))))
				(_port(_int result 7 0 102(_ent (_out))))
				(_port(_int status 9 0 103(_ent (_out))))
			)
		)
		(mem_stage
			(_object
				(_port(_int exec_res 10 0 111(_ent (_in))))
				(_port(_int exec_status 11 0 112(_ent (_in))))
				(_port(_int D2 10 0 113(_ent (_in))))
				(_port(_int mem_write -1 0 115(_ent (_in))))
				(_port(_int is_lw -1 0 116(_ent (_in))))
				(_port(_int is_addm -1 0 117(_ent (_in))))
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int result 10 0 120(_ent (_out))))
				(_port(_int status 11 0 121(_ent (_out))))
			)
		)
	)
	(_inst pc 0 153(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 164(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 175(_comp mid_reg)
		(_gen
			((size)((i 60)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 60)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst exec_to_mem 0 186(_comp mid_reg)
		(_gen
			((size)((i 29)))
		)
		(_port
			((input)(exec_to_mem_set))
			((reset)(reset))
			((clk)(clk))
			((output)(exec_to_mem_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 29)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst mem_to_wb 0 197(_comp mid_reg)
		(_gen
			((size)((i 26)))
		)
		(_port
			((input)(mem_to_wb_set))
			((reset)(reset))
			((clk)(clk))
			((output)(mem_to_wb_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 26)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 212(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 224(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((pc_in)(pc_get))
			((write_reg1)(mem_to_wb_get(d_25_22)))
			((write_reg2)(_string \"1001"\))
			((reg_write1)(mem_to_wb_get(21)))
			((reg_write2)(mem_to_wb_get(20)))
			((write_data1)(mem_to_wb_get(d_19_4)))
			((write_data2)(static_data_to_write))
			((rs)(id_to_exec_set(d_55_40)))
			((rd)(id_to_exec_set(d_39_24)))
			((rd_address)(id_to_exec_set(d_59_56)))
			((extended_immediate)(id_to_exec_set(d_23_8)))
			((pc_out)(pc_set))
			((write_back)(id_to_exec_set(7)))
			((mem_write)(id_to_exec_set(6)))
			((is_addm)(id_to_exec_set(2)))
			((is_lw)(id_to_exec_set(0)))
			((status_write)(id_to_exec_set(1)))
			((alu_src)(id_to_exec_set(3)))
			((alu_op)(id_to_exec_set(d_5_4)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((pc_in)(pc_in))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((rd_address)(rd_address))
				((pc_out)(pc_out))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
				((is_lw)(is_lw))
			)
		)
	)
	(_inst exec_stage_comp 0 258(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_55_40)))
			((D2)(id_to_exec_get(d_39_24)))
			((Immed)(id_to_exec_get(d_23_8)))
			((AluSrc)(id_to_exec_get(3)))
			((AluOP)(id_to_exec_get(d_5_4)))
			((result)(exec_to_mem_set(d_19_4)))
			((status)(exec_to_mem_set(d_3_0)))
		)
		(_use(_ent . exec_stage)
		)
	)
	(_inst mem_stage_comp 0 279(_comp mem_stage)
		(_port
			((exec_res)(exec_to_mem_get(d_19_4)))
			((exec_status)(exec_to_mem_get(d_3_0)))
			((D2)(exec_to_mem_get(d_40_25)))
			((mem_write)(exec_to_mem_get(23)))
			((is_lw)(exec_to_mem_get(20)))
			((is_addm)(exec_to_mem_get(22)))
			((clk)(clk))
			((result)(mem_to_wb_set(d_19_4)))
			((status)(mem_to_wb_set(d_3_0)))
		)
		(_use(_ent . mem_stage)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 68(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 97(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 101(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 103(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 111(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 112(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 125(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 12 0 125(_arch(_uni))))
		(_sig(_int pc_get 12 0 126(_arch(_uni))))
		(_sig(_int instruction_get 12 0 129(_arch(_uni))))
		(_sig(_int instruction_set 12 0 130(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 134(_array -1((_dto i 59 i 0)))))
		(_sig(_int id_to_exec_get 13 0 134(_arch(_uni))))
		(_sig(_int id_to_exec_set 13 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 139(_array -1((_dto i 44 i 0)))))
		(_sig(_int exec_to_mem_get 14 0 139(_arch(_uni))))
		(_sig(_int exec_to_mem_set 14 0 140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 145(_array -1((_dto i 25 i 0)))))
		(_sig(_int mem_to_wb_get 15 0 145(_arch(_uni))))
		(_sig(_int mem_to_wb_set 15 0 146(_arch(_uni))))
		(_sig(_int static_data_to_write 12 0 148(_arch(_uni))))
		(_prcs
			(line__270(_arch 0 0 270(_assignment(_alias((exec_to_mem_set(d_44_41))(id_to_exec_get(d_59_56))))(_trgt(14(d_44_41)))(_sens(11(d_59_56))))))
			(line__271(_arch 1 0 271(_assignment(_alias((exec_to_mem_set(d_40_25))(id_to_exec_get(d_39_24))))(_trgt(14(d_40_25)))(_sens(11(d_39_24))))))
			(line__272(_arch 2 0 272(_assignment(_alias((exec_to_mem_set(24))(id_to_exec_get(7))))(_trgt(14(24)))(_sens(11(7))))))
			(line__273(_arch 3 0 273(_assignment(_alias((exec_to_mem_set(23))(id_to_exec_get(6))))(_trgt(14(23)))(_sens(11(6))))))
			(line__274(_arch 4 0 274(_assignment(_alias((exec_to_mem_set(22))(id_to_exec_get(2))))(_trgt(14(22)))(_sens(11(2))))))
			(line__275(_arch 5 0 275(_assignment(_alias((exec_to_mem_set(21))(id_to_exec_get(1))))(_trgt(14(21)))(_sens(11(1))))))
			(line__276(_arch 6 0 276(_assignment(_alias((exec_to_mem_set(20))(id_to_exec_get(0))))(_trgt(14(20)))(_sens(11(0))))))
			(line__293(_arch 7 0 293(_assignment(_alias((exec_to_mem_set(d_28_25))(id_to_exec_get(d_59_56))))(_trgt(14(d_28_25)))(_sens(11(d_59_56))))))
			(line__294(_arch 8 0 294(_assignment(_alias((exec_to_mem_set(24))(id_to_exec_get(7))))(_trgt(14(24)))(_sens(11(7))))))
			(line__295(_arch 9 0 295(_assignment(_alias((exec_to_mem_set(23))(id_to_exec_get(6))))(_trgt(14(23)))(_sens(11(6))))))
			(line__296(_arch 10 0 296(_assignment(_alias((exec_to_mem_set(22))(id_to_exec_get(2))))(_trgt(14(22)))(_sens(11(2))))))
			(line__297(_arch 11 0 297(_assignment(_alias((exec_to_mem_set(21))(id_to_exec_get(1))))(_trgt(14(21)))(_sens(11(1))))))
			(line__298(_arch 12 0 298(_assignment(_alias((exec_to_mem_set(20))(id_to_exec_get(0))))(_trgt(14(20)))(_sens(11(0))))))
			(line__300(_arch 13 0 300(_assignment(_alias((mem_to_wb_set(d_25_22))(exec_to_mem_get(d_44_41))))(_trgt(16(d_25_22)))(_sens(13(d_44_41))))))
			(line__301(_arch 14 0 301(_assignment(_alias((mem_to_wb_set(21))(exec_to_mem_get(24))))(_trgt(16(21)))(_sens(13(24))))))
			(line__302(_arch 15 0 302(_assignment(_alias((mem_to_wb_set(20))(exec_to_mem_get(21))))(_trgt(16(20)))(_sens(13(21))))))
			(line__305(_arch 16 0 305(_assignment(_trgt(17))(_sens(15(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (11(7))(11(6))(11(2))(11(1))(11(0))(13(24))(13(21))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . gate_level 19 -1)
)
I 000051 55 1101          1688987734685 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688987734686 2023.07.10 14:45:34)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code e0b4b1b3e9b7b0f5b4e1f2bab4e6e7e6b4e6e9e6e4)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688987737653 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688987737654 2023.07.10 14:45:37)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 792c7c78712f296f7a793f237c7f7c7f2d7f2f7e7b)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688987737662 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688987737663 2023.07.10 14:45:37)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 792c7d79782e286f782f3f222b7e7d7f787f7e7f7c)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688987737675 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688987737676 2023.07.10 14:45:37)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 88dddd8685df889ddb8d9bd3dd8e898e8f8e8d8edc)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688987737684 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688987737685 2023.07.10 14:45:37)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 98cd9897c3cec98e9c9ddbc3cc9e999ecb9f9d9e99)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688987737691 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688987737692 2023.07.10 14:45:37)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 98cd989794cfc88e9f9e8ac7c89b9e9e999e9c9e9c)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688987737699 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688987737700 2023.07.10 14:45:37)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code a8fda0fff5feffbfaea6baf3fcaeabafacaea1aefe)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 2186          1688987737706 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688987737707 2023.07.10 14:45:37)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code a8fdaafff6ffa9bfafaebaf2afaefbaefbaeadafaa)
	(_ent
		(_time 1688972897931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000051 55 1923          1688987737713 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688987737714 2023.07.10 14:45:37)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code b7e3b4e3b5e0e4a1bab0a4ece2b1b2b0b5b2e1b1b1)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688987737722 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688987737723 2023.07.10 14:45:37)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code b7e2bfe3e5e1e0a0b0b4a5ece3b1b4b0b3b1beb1e1)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4641          1688987737728 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 42))
	(_version ve8)
	(_time 1688987737729 2023.07.10 14:45:37)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code b7e2bfe3e5e1e0a0bbb7a5ece3b1b4b0b3b1beb1e1)
	(_ent
		(_time 1688987572452)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 47(_ent (_in))))
				(_port(_int write_back -1 0 49(_ent (_out))))
				(_port(_int mem_write -1 0 50(_ent (_out))))
				(_port(_int is_addm -1 0 51(_ent (_out))))
				(_port(_int status_write -1 0 52(_ent (_out))))
				(_port(_int alu_op 4 0 53(_ent (_out))))
				(_port(_int alu_src -1 0 54(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 62(_ent (_in))))
				(_port(_int read_reg2 5 0 63(_ent (_in))))
				(_port(_int write_reg1 5 0 65(_ent (_in))))
				(_port(_int write_reg2 5 0 66(_ent (_in))))
				(_port(_int reg_write1 -1 0 68(_ent (_in))))
				(_port(_int reg_write2 -1 0 69(_ent (_in))))
				(_port(_int write_data1 6 0 71(_ent (_in))))
				(_port(_int write_data2 6 0 72(_ent (_in))))
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int data_out1 6 0 76(_ent (_out))))
				(_port(_int data_out2 6 0 77(_ent (_out))))
			)
		)
	)
	(_inst c 0 98(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 111(_comp register_file)
		(_port
			((read_reg1)(rd_address_in))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int pc_in 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 14(_ent(_in))))
		(_port(_int write_reg2 1 0 15(_ent(_in))))
		(_port(_int reg_write1 -1 0 17(_ent(_in))))
		(_port(_int reg_write2 -1 0 18(_ent(_in))))
		(_port(_int write_data1 0 0 20(_ent(_in))))
		(_port(_int write_data2 0 0 21(_ent(_in))))
		(_port(_int rs 0 0 24(_ent(_out))))
		(_port(_int rd 0 0 25(_ent(_out))))
		(_port(_int rd_address 1 0 26(_ent(_out))))
		(_port(_int pc_out 0 0 27(_ent(_out))))
		(_port(_int extended_immediate 0 0 29(_ent(_out))))
		(_port(_int write_back -1 0 31(_ent(_out))))
		(_port(_int mem_write -1 0 32(_ent(_out))))
		(_port(_int is_addm -1 0 33(_ent(_out))))
		(_port(_int status_write -1 0 34(_ent(_out))))
		(_port(_int alu_src -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 36(_ent(_out))))
		(_port(_int is_lw -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 82(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 82(_arch(_uni))))
		(_sig(_int rs_address 7 0 83(_arch(_uni))))
		(_sig(_int rd_address_in 7 0 84(_arch(_uni))))
		(_sig(_int stall -2 0 85(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 87(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(21))(_sens(0(d_15_12))))))
			(line__94(_arch 1 0 94(_assignment(_alias((rd_address_in)(instruction(d_11_8))))(_trgt(23))(_sens(0(d_11_8))))))
			(line__95(_arch 2 0 95(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(22))(_sens(0(d_7_4))))))
			(line__97(_arch 3 0 97(_assignment(_trgt(20))(_sens(21(0))(21(1))(21(2))(21(3))))))
			(line__131(_arch 4 0 131(_assignment(_alias((rd_address)(rd_address_in)))(_trgt(11))(_sens(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (21(0))(21(1))(21(2))(21(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 5 -1)
)
I 000051 55 12016         1688987737739 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688987737740 2023.07.10 14:45:37)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code c792c592c19193d4c5c5c7c3d49d97c0c7c4c5c4c4c1c4)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 17 i 0)))))
				(_port(_int input 16 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 18 i 0)))))
				(_port(_int output 17 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int pc_in 4 0 65(_ent (_in))))
				(_port(_int write_reg1 5 0 68(_ent (_in))))
				(_port(_int write_reg2 5 0 69(_ent (_in))))
				(_port(_int reg_write1 -1 0 71(_ent (_in))))
				(_port(_int reg_write2 -1 0 72(_ent (_in))))
				(_port(_int write_data1 4 0 74(_ent (_in))))
				(_port(_int write_data2 4 0 75(_ent (_in))))
				(_port(_int rs 4 0 78(_ent (_out))))
				(_port(_int rd 4 0 79(_ent (_out))))
				(_port(_int rd_address 5 0 80(_ent (_out))))
				(_port(_int extended_immediate 4 0 81(_ent (_out))))
				(_port(_int pc_out 4 0 82(_ent (_out))))
				(_port(_int write_back -1 0 84(_ent (_out))))
				(_port(_int mem_write -1 0 85(_ent (_out))))
				(_port(_int is_addm -1 0 86(_ent (_out))))
				(_port(_int is_lw -1 0 87(_ent (_out))))
				(_port(_int status_write -1 0 88(_ent (_out))))
				(_port(_int alu_src -1 0 89(_ent (_out))))
				(_port(_int alu_op 6 0 90(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 97(_ent (_in))))
				(_port(_int D2 7 0 98(_ent (_in))))
				(_port(_int Immed 7 0 99(_ent (_in))))
				(_port(_int AluSrc -1 0 100(_ent (_in))))
				(_port(_int AluOP 8 0 101(_ent (_in))))
				(_port(_int result 7 0 102(_ent (_out))))
				(_port(_int status 9 0 103(_ent (_out))))
			)
		)
		(mem_stage
			(_object
				(_port(_int exec_res 10 0 111(_ent (_in))))
				(_port(_int exec_status 11 0 112(_ent (_in))))
				(_port(_int D2 10 0 113(_ent (_in))))
				(_port(_int mem_write -1 0 115(_ent (_in))))
				(_port(_int is_lw -1 0 116(_ent (_in))))
				(_port(_int is_addm -1 0 117(_ent (_in))))
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int result 10 0 120(_ent (_out))))
				(_port(_int status 11 0 121(_ent (_out))))
			)
		)
	)
	(_inst pc 0 153(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 164(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 175(_comp mid_reg)
		(_gen
			((size)((i 60)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 60)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst exec_to_mem 0 186(_comp mid_reg)
		(_gen
			((size)((i 29)))
		)
		(_port
			((input)(exec_to_mem_set))
			((reset)(reset))
			((clk)(clk))
			((output)(exec_to_mem_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 29)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst mem_to_wb 0 197(_comp mid_reg)
		(_gen
			((size)((i 26)))
		)
		(_port
			((input)(mem_to_wb_set))
			((reset)(reset))
			((clk)(clk))
			((output)(mem_to_wb_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 26)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 212(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 224(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((pc_in)(pc_get))
			((write_reg1)(mem_to_wb_get(d_25_22)))
			((write_reg2)(_string \"1001"\))
			((reg_write1)(mem_to_wb_get(21)))
			((reg_write2)(mem_to_wb_get(20)))
			((write_data1)(mem_to_wb_get(d_19_4)))
			((write_data2)(static_data_to_write))
			((rs)(id_to_exec_set(d_55_40)))
			((rd)(id_to_exec_set(d_39_24)))
			((rd_address)(id_to_exec_set(d_59_56)))
			((extended_immediate)(id_to_exec_set(d_23_8)))
			((pc_out)(pc_set))
			((write_back)(id_to_exec_set(7)))
			((mem_write)(id_to_exec_set(6)))
			((is_addm)(id_to_exec_set(2)))
			((is_lw)(id_to_exec_set(0)))
			((status_write)(id_to_exec_set(1)))
			((alu_src)(id_to_exec_set(3)))
			((alu_op)(id_to_exec_set(d_5_4)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((pc_in)(pc_in))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((rd_address)(rd_address))
				((pc_out)(pc_out))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
				((is_lw)(is_lw))
			)
		)
	)
	(_inst exec_stage_comp 0 258(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_55_40)))
			((D2)(id_to_exec_get(d_39_24)))
			((Immed)(id_to_exec_get(d_23_8)))
			((AluSrc)(id_to_exec_get(3)))
			((AluOP)(id_to_exec_get(d_5_4)))
			((result)(exec_to_mem_set(d_19_4)))
			((status)(exec_to_mem_set(d_3_0)))
		)
		(_use(_ent . exec_stage)
		)
	)
	(_inst mem_stage_comp 0 279(_comp mem_stage)
		(_port
			((exec_res)(exec_to_mem_get(d_19_4)))
			((exec_status)(exec_to_mem_get(d_3_0)))
			((D2)(exec_to_mem_get(d_40_25)))
			((mem_write)(exec_to_mem_get(23)))
			((is_lw)(exec_to_mem_get(20)))
			((is_addm)(exec_to_mem_get(22)))
			((clk)(clk))
			((result)(mem_to_wb_set(d_19_4)))
			((status)(mem_to_wb_set(d_3_0)))
		)
		(_use(_ent . mem_stage)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 68(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 97(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 101(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 103(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 111(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 112(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 125(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 12 0 125(_arch(_uni))))
		(_sig(_int pc_get 12 0 126(_arch(_uni))))
		(_sig(_int instruction_get 12 0 129(_arch(_uni))))
		(_sig(_int instruction_set 12 0 130(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 134(_array -1((_dto i 59 i 0)))))
		(_sig(_int id_to_exec_get 13 0 134(_arch(_uni))))
		(_sig(_int id_to_exec_set 13 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 139(_array -1((_dto i 44 i 0)))))
		(_sig(_int exec_to_mem_get 14 0 139(_arch(_uni))))
		(_sig(_int exec_to_mem_set 14 0 140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 145(_array -1((_dto i 25 i 0)))))
		(_sig(_int mem_to_wb_get 15 0 145(_arch(_uni))))
		(_sig(_int mem_to_wb_set 15 0 146(_arch(_uni))))
		(_sig(_int static_data_to_write 12 0 148(_arch(_uni))))
		(_prcs
			(line__270(_arch 0 0 270(_assignment(_alias((exec_to_mem_set(d_44_41))(id_to_exec_get(d_59_56))))(_trgt(14(d_44_41)))(_sens(11(d_59_56))))))
			(line__271(_arch 1 0 271(_assignment(_alias((exec_to_mem_set(d_40_25))(id_to_exec_get(d_39_24))))(_trgt(14(d_40_25)))(_sens(11(d_39_24))))))
			(line__272(_arch 2 0 272(_assignment(_alias((exec_to_mem_set(24))(id_to_exec_get(7))))(_trgt(14(24)))(_sens(11(7))))))
			(line__273(_arch 3 0 273(_assignment(_alias((exec_to_mem_set(23))(id_to_exec_get(6))))(_trgt(14(23)))(_sens(11(6))))))
			(line__274(_arch 4 0 274(_assignment(_alias((exec_to_mem_set(22))(id_to_exec_get(2))))(_trgt(14(22)))(_sens(11(2))))))
			(line__275(_arch 5 0 275(_assignment(_alias((exec_to_mem_set(21))(id_to_exec_get(1))))(_trgt(14(21)))(_sens(11(1))))))
			(line__276(_arch 6 0 276(_assignment(_alias((exec_to_mem_set(20))(id_to_exec_get(0))))(_trgt(14(20)))(_sens(11(0))))))
			(line__293(_arch 7 0 293(_assignment(_alias((exec_to_mem_set(d_28_25))(id_to_exec_get(d_59_56))))(_trgt(14(d_28_25)))(_sens(11(d_59_56))))))
			(line__294(_arch 8 0 294(_assignment(_alias((exec_to_mem_set(24))(id_to_exec_get(7))))(_trgt(14(24)))(_sens(11(7))))))
			(line__295(_arch 9 0 295(_assignment(_alias((exec_to_mem_set(23))(id_to_exec_get(6))))(_trgt(14(23)))(_sens(11(6))))))
			(line__296(_arch 10 0 296(_assignment(_alias((exec_to_mem_set(22))(id_to_exec_get(2))))(_trgt(14(22)))(_sens(11(2))))))
			(line__297(_arch 11 0 297(_assignment(_alias((exec_to_mem_set(21))(id_to_exec_get(1))))(_trgt(14(21)))(_sens(11(1))))))
			(line__298(_arch 12 0 298(_assignment(_alias((exec_to_mem_set(20))(id_to_exec_get(0))))(_trgt(14(20)))(_sens(11(0))))))
			(line__300(_arch 13 0 300(_assignment(_alias((mem_to_wb_set(d_25_22))(exec_to_mem_get(d_44_41))))(_trgt(16(d_25_22)))(_sens(13(d_44_41))))))
			(line__301(_arch 14 0 301(_assignment(_alias((mem_to_wb_set(21))(exec_to_mem_get(24))))(_trgt(16(21)))(_sens(13(24))))))
			(line__302(_arch 15 0 302(_assignment(_alias((mem_to_wb_set(20))(exec_to_mem_get(21))))(_trgt(16(20)))(_sens(13(21))))))
			(line__305(_arch 16 0 305(_assignment(_trgt(17))(_sens(15(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (11(7))(11(6))(11(2))(11(1))(11(0))(13(24))(13(21))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . gate_level 19 -1)
)
I 000051 55 1101          1688987737748 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688987737749 2023.07.10 14:45:37)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code d7828285d98087c283d6c58d83d1d0d183d1ded1d3)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000050 55 2697          1688987737759 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688987737760 2023.07.10 14:45:37)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code e6b3e6b5b3b0b7f0e2e3a5bdb2e0e7e0b5e1e3e0e7)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5)(6)(10)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000050 55 3976          1688987737766 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688987737767 2023.07.10 14:45:37)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code e6b3b3b5e5b1e6f3b5e3f5bdb3e0e7e0e1e0e3e0b2)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(13)(0)(4)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(17)(19)(5)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(18)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000051 55 2540          1688987737773 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688987737774 2023.07.10 14:45:37)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code f6a3f2a7f8a1a7e0f7a0b0ada4f1f2f0f7f0f1f0f3)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000051 55 12016         1688987737794 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688987737795 2023.07.10 14:45:37)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 055004030153511607070501165f550205060706060306)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 17 i 0)))))
				(_port(_int input 16 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 18 i 0)))))
				(_port(_int output 17 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int pc_in 4 0 65(_ent (_in))))
				(_port(_int write_reg1 5 0 68(_ent (_in))))
				(_port(_int write_reg2 5 0 69(_ent (_in))))
				(_port(_int reg_write1 -1 0 71(_ent (_in))))
				(_port(_int reg_write2 -1 0 72(_ent (_in))))
				(_port(_int write_data1 4 0 74(_ent (_in))))
				(_port(_int write_data2 4 0 75(_ent (_in))))
				(_port(_int rs 4 0 78(_ent (_out))))
				(_port(_int rd 4 0 79(_ent (_out))))
				(_port(_int rd_address 5 0 80(_ent (_out))))
				(_port(_int extended_immediate 4 0 81(_ent (_out))))
				(_port(_int pc_out 4 0 82(_ent (_out))))
				(_port(_int write_back -1 0 84(_ent (_out))))
				(_port(_int mem_write -1 0 85(_ent (_out))))
				(_port(_int is_addm -1 0 86(_ent (_out))))
				(_port(_int is_lw -1 0 87(_ent (_out))))
				(_port(_int status_write -1 0 88(_ent (_out))))
				(_port(_int alu_src -1 0 89(_ent (_out))))
				(_port(_int alu_op 6 0 90(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 97(_ent (_in))))
				(_port(_int D2 7 0 98(_ent (_in))))
				(_port(_int Immed 7 0 99(_ent (_in))))
				(_port(_int AluSrc -1 0 100(_ent (_in))))
				(_port(_int AluOP 8 0 101(_ent (_in))))
				(_port(_int result 7 0 102(_ent (_out))))
				(_port(_int status 9 0 103(_ent (_out))))
			)
		)
		(mem_stage
			(_object
				(_port(_int exec_res 10 0 111(_ent (_in))))
				(_port(_int exec_status 11 0 112(_ent (_in))))
				(_port(_int D2 10 0 113(_ent (_in))))
				(_port(_int mem_write -1 0 115(_ent (_in))))
				(_port(_int is_lw -1 0 116(_ent (_in))))
				(_port(_int is_addm -1 0 117(_ent (_in))))
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int result 10 0 120(_ent (_out))))
				(_port(_int status 11 0 121(_ent (_out))))
			)
		)
	)
	(_inst pc 0 153(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 164(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 175(_comp mid_reg)
		(_gen
			((size)((i 60)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 60)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst exec_to_mem 0 186(_comp mid_reg)
		(_gen
			((size)((i 29)))
		)
		(_port
			((input)(exec_to_mem_set))
			((reset)(reset))
			((clk)(clk))
			((output)(exec_to_mem_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 29)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst mem_to_wb 0 197(_comp mid_reg)
		(_gen
			((size)((i 26)))
		)
		(_port
			((input)(mem_to_wb_set))
			((reset)(reset))
			((clk)(clk))
			((output)(mem_to_wb_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 26)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 212(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 224(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((pc_in)(pc_get))
			((write_reg1)(mem_to_wb_get(d_25_22)))
			((write_reg2)(_string \"1001"\))
			((reg_write1)(mem_to_wb_get(21)))
			((reg_write2)(mem_to_wb_get(20)))
			((write_data1)(mem_to_wb_get(d_19_4)))
			((write_data2)(static_data_to_write))
			((rs)(id_to_exec_set(d_55_40)))
			((rd)(id_to_exec_set(d_39_24)))
			((rd_address)(id_to_exec_set(d_59_56)))
			((extended_immediate)(id_to_exec_set(d_23_8)))
			((pc_out)(pc_set))
			((write_back)(id_to_exec_set(7)))
			((mem_write)(id_to_exec_set(6)))
			((is_addm)(id_to_exec_set(2)))
			((is_lw)(id_to_exec_set(0)))
			((status_write)(id_to_exec_set(1)))
			((alu_src)(id_to_exec_set(3)))
			((alu_op)(id_to_exec_set(d_5_4)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((pc_in)(pc_in))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((rd_address)(rd_address))
				((pc_out)(pc_out))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
				((is_lw)(is_lw))
			)
		)
	)
	(_inst exec_stage_comp 0 258(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_55_40)))
			((D2)(id_to_exec_get(d_39_24)))
			((Immed)(id_to_exec_get(d_23_8)))
			((AluSrc)(id_to_exec_get(3)))
			((AluOP)(id_to_exec_get(d_5_4)))
			((result)(exec_to_mem_set(d_19_4)))
			((status)(exec_to_mem_set(d_3_0)))
		)
		(_use(_ent . exec_stage)
		)
	)
	(_inst mem_stage_comp 0 279(_comp mem_stage)
		(_port
			((exec_res)(exec_to_mem_get(d_19_4)))
			((exec_status)(exec_to_mem_get(d_3_0)))
			((D2)(exec_to_mem_get(d_40_25)))
			((mem_write)(exec_to_mem_get(23)))
			((is_lw)(exec_to_mem_get(20)))
			((is_addm)(exec_to_mem_get(22)))
			((clk)(clk))
			((result)(mem_to_wb_set(d_19_4)))
			((status)(mem_to_wb_set(d_3_0)))
		)
		(_use(_ent . mem_stage)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 68(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 97(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 101(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 103(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 111(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 112(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 125(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 12 0 125(_arch(_uni))))
		(_sig(_int pc_get 12 0 126(_arch(_uni))))
		(_sig(_int instruction_get 12 0 129(_arch(_uni))))
		(_sig(_int instruction_set 12 0 130(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 134(_array -1((_dto i 59 i 0)))))
		(_sig(_int id_to_exec_get 13 0 134(_arch(_uni))))
		(_sig(_int id_to_exec_set 13 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 139(_array -1((_dto i 44 i 0)))))
		(_sig(_int exec_to_mem_get 14 0 139(_arch(_uni))))
		(_sig(_int exec_to_mem_set 14 0 140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 145(_array -1((_dto i 25 i 0)))))
		(_sig(_int mem_to_wb_get 15 0 145(_arch(_uni))))
		(_sig(_int mem_to_wb_set 15 0 146(_arch(_uni))))
		(_sig(_int static_data_to_write 12 0 148(_arch(_uni))))
		(_prcs
			(line__270(_arch 0 0 270(_assignment(_alias((exec_to_mem_set(d_44_41))(id_to_exec_get(d_59_56))))(_trgt(14(d_44_41)))(_sens(11(d_59_56))))))
			(line__271(_arch 1 0 271(_assignment(_alias((exec_to_mem_set(d_40_25))(id_to_exec_get(d_39_24))))(_trgt(14(d_40_25)))(_sens(11(d_39_24))))))
			(line__272(_arch 2 0 272(_assignment(_alias((exec_to_mem_set(24))(id_to_exec_get(7))))(_trgt(14(24)))(_sens(11(7))))))
			(line__273(_arch 3 0 273(_assignment(_alias((exec_to_mem_set(23))(id_to_exec_get(6))))(_trgt(14(23)))(_sens(11(6))))))
			(line__274(_arch 4 0 274(_assignment(_alias((exec_to_mem_set(22))(id_to_exec_get(2))))(_trgt(14(22)))(_sens(11(2))))))
			(line__275(_arch 5 0 275(_assignment(_alias((exec_to_mem_set(21))(id_to_exec_get(1))))(_trgt(14(21)))(_sens(11(1))))))
			(line__276(_arch 6 0 276(_assignment(_alias((exec_to_mem_set(20))(id_to_exec_get(0))))(_trgt(14(20)))(_sens(11(0))))))
			(line__293(_arch 7 0 293(_assignment(_alias((exec_to_mem_set(d_28_25))(id_to_exec_get(d_59_56))))(_trgt(14(d_28_25)))(_sens(11(d_59_56))))))
			(line__294(_arch 8 0 294(_assignment(_alias((exec_to_mem_set(24))(id_to_exec_get(7))))(_trgt(14(24)))(_sens(11(7))))))
			(line__295(_arch 9 0 295(_assignment(_alias((exec_to_mem_set(23))(id_to_exec_get(6))))(_trgt(14(23)))(_sens(11(6))))))
			(line__296(_arch 10 0 296(_assignment(_alias((exec_to_mem_set(22))(id_to_exec_get(2))))(_trgt(14(22)))(_sens(11(2))))))
			(line__297(_arch 11 0 297(_assignment(_alias((exec_to_mem_set(21))(id_to_exec_get(1))))(_trgt(14(21)))(_sens(11(1))))))
			(line__298(_arch 12 0 298(_assignment(_alias((exec_to_mem_set(20))(id_to_exec_get(0))))(_trgt(14(20)))(_sens(11(0))))))
			(line__300(_arch 13 0 300(_assignment(_alias((mem_to_wb_set(d_25_22))(exec_to_mem_get(d_44_41))))(_trgt(16(d_25_22)))(_sens(13(d_44_41))))))
			(line__301(_arch 14 0 301(_assignment(_alias((mem_to_wb_set(21))(exec_to_mem_get(24))))(_trgt(16(21)))(_sens(13(24))))))
			(line__302(_arch 15 0 302(_assignment(_alias((mem_to_wb_set(20))(exec_to_mem_get(21))))(_trgt(16(20)))(_sens(13(21))))))
			(line__305(_arch 16 0 305(_assignment(_trgt(17))(_sens(15(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (11(7))(11(6))(11(2))(11(1))(11(0))(13(24))(13(21))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . gate_level 19 -1)
)
I 000051 55 1923          1688987757183 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688987757184 2023.07.10 14:45:57)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code c4c39291c59397d2c9c3d79f91c2c1c3c6c192c2c2)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1101          1688987757193 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688987757194 2023.07.10 14:45:57)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code c4c2c491c99394d190c5d69e90c2c3c290c2cdc2c0)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000051 55 1455          1688987757200 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688987757201 2023.07.10 14:45:57)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code d4d28986858283c3d2dac68f80d2d7d3d0d2ddd282)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(5)(6)(7)(8))(_sens(4))(_mon)(_read(0)(1)(2)(3)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 2186          1688987757207 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688987757208 2023.07.10 14:45:57)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code d4d283868683d5c3d3d2c68ed3d287d287d2d1d3d6)
	(_ent
		(_time 1688972897931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000049 55 1300          1688987757216 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688987757217 2023.07.10 14:45:57)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code e3e5b3b0e1b5b3f5e0e3a5b9e6e5e6e5b7e5b5e4e1)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(4)(5))(_sens(1)(0)(2)(3)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000052 55 940           1688987757222 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688987757223 2023.07.10 14:45:57)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code e3e5b6b0e4b4b3f5e4e5f1bcb3e0e5e5e2e5e7e5e7)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000050 55 2697          1688987757230 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688987757231 2023.07.10 14:45:57)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code f3f5a6a3a3a5a2e5f7f6b0a8a7f5f2f5a0f4f6f5f2)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000051 55 4641          1688987757238 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 42))
	(_version ve8)
	(_time 1688987757239 2023.07.10 14:45:57)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code f3f5aea3a5a5a4e4fff3e1a8a7f5f0f4f7f5faf5a5)
	(_ent
		(_time 1688987572452)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 47(_ent (_in))))
				(_port(_int write_back -1 0 49(_ent (_out))))
				(_port(_int mem_write -1 0 50(_ent (_out))))
				(_port(_int is_addm -1 0 51(_ent (_out))))
				(_port(_int status_write -1 0 52(_ent (_out))))
				(_port(_int alu_op 4 0 53(_ent (_out))))
				(_port(_int alu_src -1 0 54(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 62(_ent (_in))))
				(_port(_int read_reg2 5 0 63(_ent (_in))))
				(_port(_int write_reg1 5 0 65(_ent (_in))))
				(_port(_int write_reg2 5 0 66(_ent (_in))))
				(_port(_int reg_write1 -1 0 68(_ent (_in))))
				(_port(_int reg_write2 -1 0 69(_ent (_in))))
				(_port(_int write_data1 6 0 71(_ent (_in))))
				(_port(_int write_data2 6 0 72(_ent (_in))))
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int data_out1 6 0 76(_ent (_out))))
				(_port(_int data_out2 6 0 77(_ent (_out))))
			)
		)
	)
	(_inst c 0 98(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 111(_comp register_file)
		(_port
			((read_reg1)(rd_address_in))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int pc_in 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 14(_ent(_in))))
		(_port(_int write_reg2 1 0 15(_ent(_in))))
		(_port(_int reg_write1 -1 0 17(_ent(_in))))
		(_port(_int reg_write2 -1 0 18(_ent(_in))))
		(_port(_int write_data1 0 0 20(_ent(_in))))
		(_port(_int write_data2 0 0 21(_ent(_in))))
		(_port(_int rs 0 0 24(_ent(_out))))
		(_port(_int rd 0 0 25(_ent(_out))))
		(_port(_int rd_address 1 0 26(_ent(_out))))
		(_port(_int pc_out 0 0 27(_ent(_out))))
		(_port(_int extended_immediate 0 0 29(_ent(_out))))
		(_port(_int write_back -1 0 31(_ent(_out))))
		(_port(_int mem_write -1 0 32(_ent(_out))))
		(_port(_int is_addm -1 0 33(_ent(_out))))
		(_port(_int status_write -1 0 34(_ent(_out))))
		(_port(_int alu_src -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 36(_ent(_out))))
		(_port(_int is_lw -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 82(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 82(_arch(_uni))))
		(_sig(_int rs_address 7 0 83(_arch(_uni))))
		(_sig(_int rd_address_in 7 0 84(_arch(_uni))))
		(_sig(_int stall -2 0 85(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 87(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(21))(_sens(0(d_15_12))))))
			(line__94(_arch 1 0 94(_assignment(_alias((rd_address_in)(instruction(d_11_8))))(_trgt(23))(_sens(0(d_11_8))))))
			(line__95(_arch 2 0 95(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(22))(_sens(0(d_7_4))))))
			(line__97(_arch 3 0 97(_assignment(_trgt(20))(_sens(21(0))(21(1))(21(2))(21(3))))))
			(line__131(_arch 4 0 131(_assignment(_alias((rd_address)(rd_address_in)))(_trgt(11))(_sens(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (21(0))(21(1))(21(2))(21(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 5 -1)
)
I 000051 55 1644          1688987757244 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688987757245 2023.07.10 14:45:57)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 03055f0555555414040011585705000407050a0555)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 3976          1688987757250 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688987757251 2023.07.10 14:45:57)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 030502050554031650061058560502050405060557)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(13)(0)(4)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(17)(19)(5)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(18)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000051 55 2540          1688987757256 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688987757257 2023.07.10 14:45:57)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 030553040854521502554558510407050205040506)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000051 55 12016         1688987757274 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688987757275 2023.07.10 14:45:57)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 2224742621747631202023723178722522212021212421)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 17 i 0)))))
				(_port(_int input 16 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 18 i 0)))))
				(_port(_int output 17 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int pc_in 4 0 65(_ent (_in))))
				(_port(_int write_reg1 5 0 68(_ent (_in))))
				(_port(_int write_reg2 5 0 69(_ent (_in))))
				(_port(_int reg_write1 -1 0 71(_ent (_in))))
				(_port(_int reg_write2 -1 0 72(_ent (_in))))
				(_port(_int write_data1 4 0 74(_ent (_in))))
				(_port(_int write_data2 4 0 75(_ent (_in))))
				(_port(_int rs 4 0 78(_ent (_out))))
				(_port(_int rd 4 0 79(_ent (_out))))
				(_port(_int rd_address 5 0 80(_ent (_out))))
				(_port(_int extended_immediate 4 0 81(_ent (_out))))
				(_port(_int pc_out 4 0 82(_ent (_out))))
				(_port(_int write_back -1 0 84(_ent (_out))))
				(_port(_int mem_write -1 0 85(_ent (_out))))
				(_port(_int is_addm -1 0 86(_ent (_out))))
				(_port(_int is_lw -1 0 87(_ent (_out))))
				(_port(_int status_write -1 0 88(_ent (_out))))
				(_port(_int alu_src -1 0 89(_ent (_out))))
				(_port(_int alu_op 6 0 90(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 97(_ent (_in))))
				(_port(_int D2 7 0 98(_ent (_in))))
				(_port(_int Immed 7 0 99(_ent (_in))))
				(_port(_int AluSrc -1 0 100(_ent (_in))))
				(_port(_int AluOP 8 0 101(_ent (_in))))
				(_port(_int result 7 0 102(_ent (_out))))
				(_port(_int status 9 0 103(_ent (_out))))
			)
		)
		(mem_stage
			(_object
				(_port(_int exec_res 10 0 111(_ent (_in))))
				(_port(_int exec_status 11 0 112(_ent (_in))))
				(_port(_int D2 10 0 113(_ent (_in))))
				(_port(_int mem_write -1 0 115(_ent (_in))))
				(_port(_int is_lw -1 0 116(_ent (_in))))
				(_port(_int is_addm -1 0 117(_ent (_in))))
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int result 10 0 120(_ent (_out))))
				(_port(_int status 11 0 121(_ent (_out))))
			)
		)
	)
	(_inst pc 0 153(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 164(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 175(_comp mid_reg)
		(_gen
			((size)((i 60)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 60)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst exec_to_mem 0 186(_comp mid_reg)
		(_gen
			((size)((i 29)))
		)
		(_port
			((input)(exec_to_mem_set))
			((reset)(reset))
			((clk)(clk))
			((output)(exec_to_mem_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 29)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst mem_to_wb 0 197(_comp mid_reg)
		(_gen
			((size)((i 26)))
		)
		(_port
			((input)(mem_to_wb_set))
			((reset)(reset))
			((clk)(clk))
			((output)(mem_to_wb_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 26)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 209(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 221(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((pc_in)(pc_get))
			((write_reg1)(mem_to_wb_get(d_25_22)))
			((write_reg2)(_string \"1001"\))
			((reg_write1)(mem_to_wb_get(21)))
			((reg_write2)(mem_to_wb_get(20)))
			((write_data1)(mem_to_wb_get(d_19_4)))
			((write_data2)(static_data_to_write))
			((rs)(id_to_exec_set(d_55_40)))
			((rd)(id_to_exec_set(d_39_24)))
			((rd_address)(id_to_exec_set(d_59_56)))
			((extended_immediate)(id_to_exec_set(d_23_8)))
			((pc_out)(pc_set))
			((write_back)(id_to_exec_set(7)))
			((mem_write)(id_to_exec_set(6)))
			((is_addm)(id_to_exec_set(2)))
			((is_lw)(id_to_exec_set(0)))
			((status_write)(id_to_exec_set(1)))
			((alu_src)(id_to_exec_set(3)))
			((alu_op)(id_to_exec_set(d_5_4)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((pc_in)(pc_in))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((rd_address)(rd_address))
				((pc_out)(pc_out))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
				((is_lw)(is_lw))
			)
		)
	)
	(_inst exec_stage_comp 0 255(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_55_40)))
			((D2)(id_to_exec_get(d_39_24)))
			((Immed)(id_to_exec_get(d_23_8)))
			((AluSrc)(id_to_exec_get(3)))
			((AluOP)(id_to_exec_get(d_5_4)))
			((result)(exec_to_mem_set(d_19_4)))
			((status)(exec_to_mem_set(d_3_0)))
		)
		(_use(_ent . exec_stage)
		)
	)
	(_inst mem_stage_comp 0 276(_comp mem_stage)
		(_port
			((exec_res)(exec_to_mem_get(d_19_4)))
			((exec_status)(exec_to_mem_get(d_3_0)))
			((D2)(exec_to_mem_get(d_40_25)))
			((mem_write)(exec_to_mem_get(23)))
			((is_lw)(exec_to_mem_get(20)))
			((is_addm)(exec_to_mem_get(22)))
			((clk)(clk))
			((result)(mem_to_wb_set(d_19_4)))
			((status)(mem_to_wb_set(d_3_0)))
		)
		(_use(_ent . mem_stage)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 68(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 97(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 101(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 103(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 111(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 112(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 125(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 12 0 125(_arch(_uni))))
		(_sig(_int pc_get 12 0 126(_arch(_uni))))
		(_sig(_int instruction_get 12 0 129(_arch(_uni))))
		(_sig(_int instruction_set 12 0 130(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 134(_array -1((_dto i 59 i 0)))))
		(_sig(_int id_to_exec_get 13 0 134(_arch(_uni))))
		(_sig(_int id_to_exec_set 13 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 139(_array -1((_dto i 44 i 0)))))
		(_sig(_int exec_to_mem_get 14 0 139(_arch(_uni))))
		(_sig(_int exec_to_mem_set 14 0 140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 145(_array -1((_dto i 25 i 0)))))
		(_sig(_int mem_to_wb_get 15 0 145(_arch(_uni))))
		(_sig(_int mem_to_wb_set 15 0 146(_arch(_uni))))
		(_sig(_int static_data_to_write 12 0 148(_arch(_uni))))
		(_prcs
			(line__267(_arch 0 0 267(_assignment(_alias((exec_to_mem_set(d_44_41))(id_to_exec_get(d_59_56))))(_trgt(14(d_44_41)))(_sens(11(d_59_56))))))
			(line__268(_arch 1 0 268(_assignment(_alias((exec_to_mem_set(d_40_25))(id_to_exec_get(d_39_24))))(_trgt(14(d_40_25)))(_sens(11(d_39_24))))))
			(line__269(_arch 2 0 269(_assignment(_alias((exec_to_mem_set(24))(id_to_exec_get(7))))(_trgt(14(24)))(_sens(11(7))))))
			(line__270(_arch 3 0 270(_assignment(_alias((exec_to_mem_set(23))(id_to_exec_get(6))))(_trgt(14(23)))(_sens(11(6))))))
			(line__271(_arch 4 0 271(_assignment(_alias((exec_to_mem_set(22))(id_to_exec_get(2))))(_trgt(14(22)))(_sens(11(2))))))
			(line__272(_arch 5 0 272(_assignment(_alias((exec_to_mem_set(21))(id_to_exec_get(1))))(_trgt(14(21)))(_sens(11(1))))))
			(line__273(_arch 6 0 273(_assignment(_alias((exec_to_mem_set(20))(id_to_exec_get(0))))(_trgt(14(20)))(_sens(11(0))))))
			(line__290(_arch 7 0 290(_assignment(_alias((exec_to_mem_set(d_28_25))(id_to_exec_get(d_59_56))))(_trgt(14(d_28_25)))(_sens(11(d_59_56))))))
			(line__291(_arch 8 0 291(_assignment(_alias((exec_to_mem_set(24))(id_to_exec_get(7))))(_trgt(14(24)))(_sens(11(7))))))
			(line__292(_arch 9 0 292(_assignment(_alias((exec_to_mem_set(23))(id_to_exec_get(6))))(_trgt(14(23)))(_sens(11(6))))))
			(line__293(_arch 10 0 293(_assignment(_alias((exec_to_mem_set(22))(id_to_exec_get(2))))(_trgt(14(22)))(_sens(11(2))))))
			(line__294(_arch 11 0 294(_assignment(_alias((exec_to_mem_set(21))(id_to_exec_get(1))))(_trgt(14(21)))(_sens(11(1))))))
			(line__295(_arch 12 0 295(_assignment(_alias((exec_to_mem_set(20))(id_to_exec_get(0))))(_trgt(14(20)))(_sens(11(0))))))
			(line__297(_arch 13 0 297(_assignment(_alias((mem_to_wb_set(d_25_22))(exec_to_mem_get(d_44_41))))(_trgt(16(d_25_22)))(_sens(13(d_44_41))))))
			(line__298(_arch 14 0 298(_assignment(_alias((mem_to_wb_set(21))(exec_to_mem_get(24))))(_trgt(16(21)))(_sens(13(24))))))
			(line__299(_arch 15 0 299(_assignment(_alias((mem_to_wb_set(20))(exec_to_mem_get(21))))(_trgt(16(20)))(_sens(13(21))))))
			(line__302(_arch 16 0 302(_assignment(_trgt(17))(_sens(15(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (11(7))(11(6))(11(2))(11(1))(11(0))(13(24))(13(21))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . gate_level 19 -1)
)
I 000051 55 1923          1688987773650 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688987773651 2023.07.10 14:46:13)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 191a4e1e154e4a0f141e0a424c1f1c1e1b1c4f1f1f)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1101          1688987773660 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688987773661 2023.07.10 14:46:13)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 191b181e194e490c4d180b434d1f1e1f4d1f101f1d)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000051 55 1455          1688987773667 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688987773668 2023.07.10 14:46:13)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 282a742c757e7f3f2e263a737c2e2b2f2c2e212e7e)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(5)(6)(7)(8))(_sens(4))(_mon)(_read(0)(1)(2)(3)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 2186          1688987773675 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688987773676 2023.07.10 14:46:13)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 282a7e2c767f293f2f2e3a722f2e7b2e7b2e2d2f2a)
	(_ent
		(_time 1688972897931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000049 55 1300          1688987773683 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688987773684 2023.07.10 14:46:13)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 383a693d316e682e3b387e623d3e3d3e6c3e6e3f3a)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(4)(5))(_sens(1)(0)(2)(3)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000052 55 940           1688987773690 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688987773691 2023.07.10 14:46:13)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 383a6c3d346f682e3f3e2a67683b3e3e393e3c3e3c)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000050 55 2697          1688987773698 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688987773699 2023.07.10 14:46:13)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 484a1c4a131e195e4c4d0b131c4e494e1b4f4d4e49)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000051 55 4641          1688987773706 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 42))
	(_version ve8)
	(_time 1688987773707 2023.07.10 14:46:13)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 484a144a151e1f5f44485a131c4e4b4f4c4e414e1e)
	(_ent
		(_time 1688987572452)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 47(_ent (_in))))
				(_port(_int write_back -1 0 49(_ent (_out))))
				(_port(_int mem_write -1 0 50(_ent (_out))))
				(_port(_int is_addm -1 0 51(_ent (_out))))
				(_port(_int status_write -1 0 52(_ent (_out))))
				(_port(_int alu_op 4 0 53(_ent (_out))))
				(_port(_int alu_src -1 0 54(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 62(_ent (_in))))
				(_port(_int read_reg2 5 0 63(_ent (_in))))
				(_port(_int write_reg1 5 0 65(_ent (_in))))
				(_port(_int write_reg2 5 0 66(_ent (_in))))
				(_port(_int reg_write1 -1 0 68(_ent (_in))))
				(_port(_int reg_write2 -1 0 69(_ent (_in))))
				(_port(_int write_data1 6 0 71(_ent (_in))))
				(_port(_int write_data2 6 0 72(_ent (_in))))
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int data_out1 6 0 76(_ent (_out))))
				(_port(_int data_out2 6 0 77(_ent (_out))))
			)
		)
	)
	(_inst c 0 98(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 111(_comp register_file)
		(_port
			((read_reg1)(rd_address_in))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int pc_in 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 14(_ent(_in))))
		(_port(_int write_reg2 1 0 15(_ent(_in))))
		(_port(_int reg_write1 -1 0 17(_ent(_in))))
		(_port(_int reg_write2 -1 0 18(_ent(_in))))
		(_port(_int write_data1 0 0 20(_ent(_in))))
		(_port(_int write_data2 0 0 21(_ent(_in))))
		(_port(_int rs 0 0 24(_ent(_out))))
		(_port(_int rd 0 0 25(_ent(_out))))
		(_port(_int rd_address 1 0 26(_ent(_out))))
		(_port(_int pc_out 0 0 27(_ent(_out))))
		(_port(_int extended_immediate 0 0 29(_ent(_out))))
		(_port(_int write_back -1 0 31(_ent(_out))))
		(_port(_int mem_write -1 0 32(_ent(_out))))
		(_port(_int is_addm -1 0 33(_ent(_out))))
		(_port(_int status_write -1 0 34(_ent(_out))))
		(_port(_int alu_src -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 36(_ent(_out))))
		(_port(_int is_lw -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 82(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 82(_arch(_uni))))
		(_sig(_int rs_address 7 0 83(_arch(_uni))))
		(_sig(_int rd_address_in 7 0 84(_arch(_uni))))
		(_sig(_int stall -2 0 85(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 87(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(21))(_sens(0(d_15_12))))))
			(line__94(_arch 1 0 94(_assignment(_alias((rd_address_in)(instruction(d_11_8))))(_trgt(23))(_sens(0(d_11_8))))))
			(line__95(_arch 2 0 95(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(22))(_sens(0(d_7_4))))))
			(line__97(_arch 3 0 97(_assignment(_trgt(20))(_sens(21(0))(21(1))(21(2))(21(3))))))
			(line__131(_arch 4 0 131(_assignment(_alias((rd_address)(rd_address_in)))(_trgt(11))(_sens(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (21(0))(21(1))(21(2))(21(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 5 -1)
)
I 000051 55 1644          1688987773712 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688987773713 2023.07.10 14:46:13)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 57550b54050100405054450c0351545053515e5101)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 3976          1688987773718 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688987773719 2023.07.10 14:46:13)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 57555654550057420452440c025156515051525103)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(13)(0)(4)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(17)(19)(5)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(18)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000051 55 2540          1688987773724 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688987773725 2023.07.10 14:46:13)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 57550755580006415601110c055053515651505152)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000051 55 12016         1688987773743 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688987773744 2023.07.10 14:46:13)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 777521767121236475757627642d277077747574747174)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 17 i 0)))))
				(_port(_int input 16 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 18 i 0)))))
				(_port(_int output 17 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int pc_in 4 0 65(_ent (_in))))
				(_port(_int write_reg1 5 0 68(_ent (_in))))
				(_port(_int write_reg2 5 0 69(_ent (_in))))
				(_port(_int reg_write1 -1 0 71(_ent (_in))))
				(_port(_int reg_write2 -1 0 72(_ent (_in))))
				(_port(_int write_data1 4 0 74(_ent (_in))))
				(_port(_int write_data2 4 0 75(_ent (_in))))
				(_port(_int rs 4 0 78(_ent (_out))))
				(_port(_int rd 4 0 79(_ent (_out))))
				(_port(_int rd_address 5 0 80(_ent (_out))))
				(_port(_int extended_immediate 4 0 81(_ent (_out))))
				(_port(_int pc_out 4 0 82(_ent (_out))))
				(_port(_int write_back -1 0 84(_ent (_out))))
				(_port(_int mem_write -1 0 85(_ent (_out))))
				(_port(_int is_addm -1 0 86(_ent (_out))))
				(_port(_int is_lw -1 0 87(_ent (_out))))
				(_port(_int status_write -1 0 88(_ent (_out))))
				(_port(_int alu_src -1 0 89(_ent (_out))))
				(_port(_int alu_op 6 0 90(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 97(_ent (_in))))
				(_port(_int D2 7 0 98(_ent (_in))))
				(_port(_int Immed 7 0 99(_ent (_in))))
				(_port(_int AluSrc -1 0 100(_ent (_in))))
				(_port(_int AluOP 8 0 101(_ent (_in))))
				(_port(_int result 7 0 102(_ent (_out))))
				(_port(_int status 9 0 103(_ent (_out))))
			)
		)
		(mem_stage
			(_object
				(_port(_int exec_res 10 0 111(_ent (_in))))
				(_port(_int exec_status 11 0 112(_ent (_in))))
				(_port(_int D2 10 0 113(_ent (_in))))
				(_port(_int mem_write -1 0 115(_ent (_in))))
				(_port(_int is_lw -1 0 116(_ent (_in))))
				(_port(_int is_addm -1 0 117(_ent (_in))))
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int result 10 0 120(_ent (_out))))
				(_port(_int status 11 0 121(_ent (_out))))
			)
		)
	)
	(_inst pc 0 153(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 164(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 175(_comp mid_reg)
		(_gen
			((size)((i 60)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 60)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst exec_to_mem 0 186(_comp mid_reg)
		(_gen
			((size)((i 29)))
		)
		(_port
			((input)(exec_to_mem_set))
			((reset)(reset))
			((clk)(clk))
			((output)(exec_to_mem_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 29)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst mem_to_wb 0 197(_comp mid_reg)
		(_gen
			((size)((i 26)))
		)
		(_port
			((input)(mem_to_wb_set))
			((reset)(reset))
			((clk)(clk))
			((output)(mem_to_wb_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 26)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 209(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 221(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((pc_in)(pc_get))
			((write_reg1)(mem_to_wb_get(d_25_22)))
			((write_reg2)(_string \"1001"\))
			((reg_write1)(mem_to_wb_get(21)))
			((reg_write2)(mem_to_wb_get(20)))
			((write_data1)(mem_to_wb_get(d_19_4)))
			((write_data2)(static_data_to_write))
			((rs)(id_to_exec_set(d_55_40)))
			((rd)(id_to_exec_set(d_39_24)))
			((rd_address)(id_to_exec_set(d_59_56)))
			((extended_immediate)(id_to_exec_set(d_23_8)))
			((pc_out)(pc_set))
			((write_back)(id_to_exec_set(7)))
			((mem_write)(id_to_exec_set(6)))
			((is_addm)(id_to_exec_set(2)))
			((is_lw)(id_to_exec_set(0)))
			((status_write)(id_to_exec_set(1)))
			((alu_src)(id_to_exec_set(3)))
			((alu_op)(id_to_exec_set(d_5_4)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((pc_in)(pc_in))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((rd_address)(rd_address))
				((pc_out)(pc_out))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
				((is_lw)(is_lw))
			)
		)
	)
	(_inst exec_stage_comp 0 255(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_55_40)))
			((D2)(id_to_exec_get(d_39_24)))
			((Immed)(id_to_exec_get(d_23_8)))
			((AluSrc)(id_to_exec_get(3)))
			((AluOP)(id_to_exec_get(d_5_4)))
			((result)(exec_to_mem_set(d_19_4)))
			((status)(exec_to_mem_set(d_3_0)))
		)
		(_use(_ent . exec_stage)
		)
	)
	(_inst mem_stage_comp 0 276(_comp mem_stage)
		(_port
			((exec_res)(exec_to_mem_get(d_19_4)))
			((exec_status)(exec_to_mem_get(d_3_0)))
			((D2)(exec_to_mem_get(d_40_25)))
			((mem_write)(exec_to_mem_get(23)))
			((is_lw)(exec_to_mem_get(20)))
			((is_addm)(exec_to_mem_get(22)))
			((clk)(clk))
			((result)(mem_to_wb_set(d_19_4)))
			((status)(mem_to_wb_set(d_3_0)))
		)
		(_use(_ent . mem_stage)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 68(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 97(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 101(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 103(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 111(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 112(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 125(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 12 0 125(_arch(_uni))))
		(_sig(_int pc_get 12 0 126(_arch(_uni))))
		(_sig(_int instruction_get 12 0 129(_arch(_uni))))
		(_sig(_int instruction_set 12 0 130(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 134(_array -1((_dto i 59 i 0)))))
		(_sig(_int id_to_exec_get 13 0 134(_arch(_uni))))
		(_sig(_int id_to_exec_set 13 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 139(_array -1((_dto i 44 i 0)))))
		(_sig(_int exec_to_mem_get 14 0 139(_arch(_uni))))
		(_sig(_int exec_to_mem_set 14 0 140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 145(_array -1((_dto i 25 i 0)))))
		(_sig(_int mem_to_wb_get 15 0 145(_arch(_uni))))
		(_sig(_int mem_to_wb_set 15 0 146(_arch(_uni))))
		(_sig(_int static_data_to_write 12 0 148(_arch(_uni))))
		(_prcs
			(line__267(_arch 0 0 267(_assignment(_alias((exec_to_mem_set(d_44_41))(id_to_exec_get(d_59_56))))(_trgt(14(d_44_41)))(_sens(11(d_59_56))))))
			(line__268(_arch 1 0 268(_assignment(_alias((exec_to_mem_set(d_40_25))(id_to_exec_get(d_39_24))))(_trgt(14(d_40_25)))(_sens(11(d_39_24))))))
			(line__269(_arch 2 0 269(_assignment(_alias((exec_to_mem_set(24))(id_to_exec_get(7))))(_trgt(14(24)))(_sens(11(7))))))
			(line__270(_arch 3 0 270(_assignment(_alias((exec_to_mem_set(23))(id_to_exec_get(6))))(_trgt(14(23)))(_sens(11(6))))))
			(line__271(_arch 4 0 271(_assignment(_alias((exec_to_mem_set(22))(id_to_exec_get(2))))(_trgt(14(22)))(_sens(11(2))))))
			(line__272(_arch 5 0 272(_assignment(_alias((exec_to_mem_set(21))(id_to_exec_get(1))))(_trgt(14(21)))(_sens(11(1))))))
			(line__273(_arch 6 0 273(_assignment(_alias((exec_to_mem_set(20))(id_to_exec_get(0))))(_trgt(14(20)))(_sens(11(0))))))
			(line__290(_arch 7 0 290(_assignment(_alias((exec_to_mem_set(d_28_25))(id_to_exec_get(d_59_56))))(_trgt(14(d_28_25)))(_sens(11(d_59_56))))))
			(line__291(_arch 8 0 291(_assignment(_alias((exec_to_mem_set(24))(id_to_exec_get(7))))(_trgt(14(24)))(_sens(11(7))))))
			(line__292(_arch 9 0 292(_assignment(_alias((exec_to_mem_set(23))(id_to_exec_get(6))))(_trgt(14(23)))(_sens(11(6))))))
			(line__293(_arch 10 0 293(_assignment(_alias((exec_to_mem_set(22))(id_to_exec_get(2))))(_trgt(14(22)))(_sens(11(2))))))
			(line__294(_arch 11 0 294(_assignment(_alias((exec_to_mem_set(21))(id_to_exec_get(1))))(_trgt(14(21)))(_sens(11(1))))))
			(line__295(_arch 12 0 295(_assignment(_alias((exec_to_mem_set(20))(id_to_exec_get(0))))(_trgt(14(20)))(_sens(11(0))))))
			(line__297(_arch 13 0 297(_assignment(_alias((mem_to_wb_set(d_25_22))(exec_to_mem_get(d_44_41))))(_trgt(16(d_25_22)))(_sens(13(d_44_41))))))
			(line__298(_arch 14 0 298(_assignment(_alias((mem_to_wb_set(21))(exec_to_mem_get(24))))(_trgt(16(21)))(_sens(13(24))))))
			(line__299(_arch 15 0 299(_assignment(_alias((mem_to_wb_set(20))(exec_to_mem_get(21))))(_trgt(16(20)))(_sens(13(21))))))
			(line__302(_arch 16 0 302(_assignment(_trgt(17))(_sens(15(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (11(7))(11(6))(11(2))(11(1))(11(0))(13(24))(13(21))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . gate_level 19 -1)
)
I 000051 55 1927          1689001767993 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version vef)
	(_time 1689001767994 2023.07.10 18:39:27)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 9093c79f95c7c3869d9783cbc59695979295c69696)
	(_coverage d)
	(_ent
		(_time 1689001767981)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1113          1689001768056 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version vef)
	(_time 1689001768057 2023.07.10 18:39:28)
	(_source(\../src/mid_register.vhd\))
	(_parameters dbg tan)
	(_code cfcdce9a90989fda9bcedd959bc9c8c99bc9c6c9cb)
	(_coverage d)
	(_ent
		(_time 1689001768051)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000051 55 1477          1689001768093 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version vef)
	(_time 1689001768094 2023.07.10 18:39:28)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters dbg tan)
	(_code eeecb2bdeeb8b9f9e8e0fcb5bae8ede9eae8e7e8b8)
	(_coverage d)
	(_ent
		(_time 1689001768089)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(5)(6)(7)(8))(_sens(4))(_mon)(_read(0)(1)(2)(3)(6)(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 2164          1689001768122 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version vef)
	(_time 1689001768123 2023.07.10 18:39:28)
	(_source(\../src/controller.vhd\))
	(_parameters dbg tan)
	(_code 0d0f580b0f5a0c1a0a0b1f570a0b5e0b5e0b080a0f)
	(_coverage d)
	(_ent
		(_time 1689001768119)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000049 55 1299          1689001768154 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version vef)
	(_time 1689001768155 2023.07.10 18:39:28)
	(_source(\../src/data_memory.vhd\))
	(_parameters dbg tan)
	(_code 2c2e7e287e7a7c3a2f2c6a76292a292a782a7a2b2e)
	(_coverage d)
	(_ent
		(_time 1689001768151)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(4)(5))(_sens(1))(_mon)(_read(0)(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000052 55 956           1689001768180 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version vef)
	(_time 1689001768181 2023.07.10 18:39:28)
	(_source(\../src/adder.vhd\))
	(_parameters dbg tan)
	(_code 4c4e1b4e1b1b1c5a4b4a5e131c4f4a4a4d4a484a48)
	(_coverage d)
	(_ent
		(_time 1689001768176)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000050 55 2693          1689001768211 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version vef)
	(_time 1689001768212 2023.07.10 18:39:28)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 6b693c6b6a3d3a7d6f6e28303f6d6a6d386c6e6d6a)
	(_coverage d)
	(_ent
		(_time 1689001768206)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5)(6)(10)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000051 55 4611          1689001768242 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 42))
	(_version vef)
	(_time 1689001768243 2023.07.10 18:39:28)
	(_source(\../src/id_stage.vhd\))
	(_parameters dbg tan)
	(_code 8a88d5848edcdd9d868a98d1de8c898d8e8c838cdc)
	(_coverage d)
	(_ent
		(_time 1689001768238)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 47(_ent (_in))))
				(_port(_int write_back -1 0 49(_ent (_out))))
				(_port(_int mem_write -1 0 50(_ent (_out))))
				(_port(_int is_addm -1 0 51(_ent (_out))))
				(_port(_int status_write -1 0 52(_ent (_out))))
				(_port(_int alu_op 4 0 53(_ent (_out))))
				(_port(_int alu_src -1 0 54(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 62(_ent (_in))))
				(_port(_int read_reg2 5 0 63(_ent (_in))))
				(_port(_int write_reg1 5 0 65(_ent (_in))))
				(_port(_int write_reg2 5 0 66(_ent (_in))))
				(_port(_int reg_write1 -1 0 68(_ent (_in))))
				(_port(_int reg_write2 -1 0 69(_ent (_in))))
				(_port(_int write_data1 6 0 71(_ent (_in))))
				(_port(_int write_data2 6 0 72(_ent (_in))))
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int data_out1 6 0 76(_ent (_out))))
				(_port(_int data_out2 6 0 77(_ent (_out))))
			)
		)
	)
	(_inst c 0 98(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 111(_comp register_file)
		(_port
			((read_reg1)(rd_address_in))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int pc_in 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 14(_ent(_in))))
		(_port(_int write_reg2 1 0 15(_ent(_in))))
		(_port(_int reg_write1 -1 0 17(_ent(_in))))
		(_port(_int reg_write2 -1 0 18(_ent(_in))))
		(_port(_int write_data1 0 0 20(_ent(_in))))
		(_port(_int write_data2 0 0 21(_ent(_in))))
		(_port(_int rs 0 0 24(_ent(_out))))
		(_port(_int rd 0 0 25(_ent(_out))))
		(_port(_int rd_address 1 0 26(_ent(_out))))
		(_port(_int pc_out 0 0 27(_ent(_out))))
		(_port(_int extended_immediate 0 0 29(_ent(_out))))
		(_port(_int write_back -1 0 31(_ent(_out))))
		(_port(_int mem_write -1 0 32(_ent(_out))))
		(_port(_int is_addm -1 0 33(_ent(_out))))
		(_port(_int status_write -1 0 34(_ent(_out))))
		(_port(_int alu_src -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 36(_ent(_out))))
		(_port(_int is_lw -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 82(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 82(_arch(_uni))))
		(_sig(_int rs_address 7 0 83(_arch(_uni))))
		(_sig(_int rd_address_in 7 0 84(_arch(_uni))))
		(_sig(_int stall -2 0 85(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 87(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(21))(_sens(0(d_15_12))))))
			(line__94(_arch 1 0 94(_assignment(_alias((rd_address_in)(instruction(d_11_8))))(_trgt(23))(_sens(0(d_11_8))))))
			(line__95(_arch 2 0 95(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(22))(_sens(0(d_7_4))))))
			(line__97(_arch 3 0 97(_assignment(_trgt(20))(_sens(21(0))(21(1))(21(2))(21(3))))))
			(line__131(_arch 4 0 131(_assignment(_alias((rd_address)(rd_address_in)))(_trgt(11))(_sens(23)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 5 -1)
)
I 000051 55 1660          1689001768268 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version vef)
	(_time 1689001768269 2023.07.10 18:39:28)
	(_source(\../src/if_stage.vhd\))
	(_parameters dbg tan)
	(_code 9a98c5959ecccd8d9d9988c1ce9c999d9e9c939ccc)
	(_coverage d)
	(_ent
		(_time 1689001768264)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 3992          1689001768285 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version vef)
	(_time 1689001768286 2023.07.10 18:39:28)
	(_source(\../src/mem_stage.vhd\))
	(_parameters dbg tan)
	(_code a9ababfea5fea9bcfaacbaf2fcafa8afaeafacaffd)
	(_coverage d)
	(_ent
		(_time 1689001768282)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(13)(0)(4)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(17)(19)(5)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(18)(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000051 55 2556          1689001768315 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version vef)
	(_time 1689001768316 2023.07.10 18:39:28)
	(_source(\../src/exec_stage.vhd\))
	(_parameters dbg tan)
	(_code c9cb9a9dc89e98dfc89f8f929bcecdcfc8cfcecfcc)
	(_coverage d)
	(_ent
		(_time 1689001768313)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000051 55 11963         1689001768345 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version vef)
	(_time 1689001768346 2023.07.10 18:39:28)
	(_source(\../src/CAP23.vhd\))
	(_parameters dbg tan)
	(_code e8eabdbbe1bebcfbeaeae9b8fbb2b8efe8ebeaebebeeeb)
	(_coverage d)
	(_ent
		(_time 1689001768339)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 17 i 0)))))
				(_port(_int input 16 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 18 i 0)))))
				(_port(_int output 17 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int pc_in 4 0 65(_ent (_in))))
				(_port(_int write_reg1 5 0 68(_ent (_in))))
				(_port(_int write_reg2 5 0 69(_ent (_in))))
				(_port(_int reg_write1 -1 0 71(_ent (_in))))
				(_port(_int reg_write2 -1 0 72(_ent (_in))))
				(_port(_int write_data1 4 0 74(_ent (_in))))
				(_port(_int write_data2 4 0 75(_ent (_in))))
				(_port(_int rs 4 0 78(_ent (_out))))
				(_port(_int rd 4 0 79(_ent (_out))))
				(_port(_int rd_address 5 0 80(_ent (_out))))
				(_port(_int extended_immediate 4 0 81(_ent (_out))))
				(_port(_int pc_out 4 0 82(_ent (_out))))
				(_port(_int write_back -1 0 84(_ent (_out))))
				(_port(_int mem_write -1 0 85(_ent (_out))))
				(_port(_int is_addm -1 0 86(_ent (_out))))
				(_port(_int is_lw -1 0 87(_ent (_out))))
				(_port(_int status_write -1 0 88(_ent (_out))))
				(_port(_int alu_src -1 0 89(_ent (_out))))
				(_port(_int alu_op 6 0 90(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 97(_ent (_in))))
				(_port(_int D2 7 0 98(_ent (_in))))
				(_port(_int Immed 7 0 99(_ent (_in))))
				(_port(_int AluSrc -1 0 100(_ent (_in))))
				(_port(_int AluOP 8 0 101(_ent (_in))))
				(_port(_int result 7 0 102(_ent (_out))))
				(_port(_int status 9 0 103(_ent (_out))))
			)
		)
		(mem_stage
			(_object
				(_port(_int exec_res 10 0 111(_ent (_in))))
				(_port(_int exec_status 11 0 112(_ent (_in))))
				(_port(_int D2 10 0 113(_ent (_in))))
				(_port(_int mem_write -1 0 115(_ent (_in))))
				(_port(_int is_lw -1 0 116(_ent (_in))))
				(_port(_int is_addm -1 0 117(_ent (_in))))
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int result 10 0 120(_ent (_out))))
				(_port(_int status 11 0 121(_ent (_out))))
			)
		)
	)
	(_inst pc 0 153(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 164(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 175(_comp mid_reg)
		(_gen
			((size)((i 60)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 60)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst exec_to_mem 0 186(_comp mid_reg)
		(_gen
			((size)((i 29)))
		)
		(_port
			((input)(exec_to_mem_set))
			((reset)(reset))
			((clk)(clk))
			((output)(exec_to_mem_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 29)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst mem_to_wb 0 197(_comp mid_reg)
		(_gen
			((size)((i 26)))
		)
		(_port
			((input)(mem_to_wb_set))
			((reset)(reset))
			((clk)(clk))
			((output)(mem_to_wb_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 26)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 209(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 221(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((pc_in)(pc_get))
			((write_reg1)(mem_to_wb_get(d_25_22)))
			((write_reg2)(_string \"1001"\))
			((reg_write1)(mem_to_wb_get(21)))
			((reg_write2)(mem_to_wb_get(20)))
			((write_data1)(mem_to_wb_get(d_19_4)))
			((write_data2)(static_data_to_write))
			((rs)(id_to_exec_set(d_55_40)))
			((rd)(id_to_exec_set(d_39_24)))
			((rd_address)(id_to_exec_set(d_59_56)))
			((extended_immediate)(id_to_exec_set(d_23_8)))
			((pc_out)(pc_set))
			((write_back)(id_to_exec_set(7)))
			((mem_write)(id_to_exec_set(6)))
			((is_addm)(id_to_exec_set(2)))
			((is_lw)(id_to_exec_set(0)))
			((status_write)(id_to_exec_set(1)))
			((alu_src)(id_to_exec_set(3)))
			((alu_op)(id_to_exec_set(d_5_4)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((pc_in)(pc_in))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((rd_address)(rd_address))
				((pc_out)(pc_out))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
				((is_lw)(is_lw))
			)
		)
	)
	(_inst exec_stage_comp 0 255(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_55_40)))
			((D2)(id_to_exec_get(d_39_24)))
			((Immed)(id_to_exec_get(d_23_8)))
			((AluSrc)(id_to_exec_get(3)))
			((AluOP)(id_to_exec_get(d_5_4)))
			((result)(exec_to_mem_set(d_19_4)))
			((status)(exec_to_mem_set(d_3_0)))
		)
		(_use(_ent . exec_stage)
		)
	)
	(_inst mem_stage_comp 0 276(_comp mem_stage)
		(_port
			((exec_res)(exec_to_mem_get(d_19_4)))
			((exec_status)(exec_to_mem_get(d_3_0)))
			((D2)(exec_to_mem_get(d_40_25)))
			((mem_write)(exec_to_mem_get(23)))
			((is_lw)(exec_to_mem_get(20)))
			((is_addm)(exec_to_mem_get(22)))
			((clk)(clk))
			((result)(mem_to_wb_set(d_19_4)))
			((status)(mem_to_wb_set(d_3_0)))
		)
		(_use(_ent . mem_stage)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 68(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 97(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 101(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 103(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 111(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 112(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 125(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 12 0 125(_arch(_uni))))
		(_sig(_int pc_get 12 0 126(_arch(_uni))))
		(_sig(_int instruction_get 12 0 129(_arch(_uni))))
		(_sig(_int instruction_set 12 0 130(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 134(_array -1((_dto i 59 i 0)))))
		(_sig(_int id_to_exec_get 13 0 134(_arch(_uni))))
		(_sig(_int id_to_exec_set 13 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 139(_array -1((_dto i 44 i 0)))))
		(_sig(_int exec_to_mem_get 14 0 139(_arch(_uni))))
		(_sig(_int exec_to_mem_set 14 0 140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 145(_array -1((_dto i 25 i 0)))))
		(_sig(_int mem_to_wb_get 15 0 145(_arch(_uni))))
		(_sig(_int mem_to_wb_set 15 0 146(_arch(_uni))))
		(_sig(_int static_data_to_write 12 0 148(_arch(_uni))))
		(_prcs
			(line__267(_arch 0 0 267(_assignment(_alias((exec_to_mem_set(d_44_41))(id_to_exec_get(d_59_56))))(_trgt(14(d_44_41)))(_sens(11(d_59_56))))))
			(line__268(_arch 1 0 268(_assignment(_alias((exec_to_mem_set(d_40_25))(id_to_exec_get(d_39_24))))(_trgt(14(d_40_25)))(_sens(11(d_39_24))))))
			(line__269(_arch 2 0 269(_assignment(_alias((exec_to_mem_set(24))(id_to_exec_get(7))))(_trgt(14(24)))(_sens(11(7))))))
			(line__270(_arch 3 0 270(_assignment(_alias((exec_to_mem_set(23))(id_to_exec_get(6))))(_trgt(14(23)))(_sens(11(6))))))
			(line__271(_arch 4 0 271(_assignment(_alias((exec_to_mem_set(22))(id_to_exec_get(2))))(_trgt(14(22)))(_sens(11(2))))))
			(line__272(_arch 5 0 272(_assignment(_alias((exec_to_mem_set(21))(id_to_exec_get(1))))(_trgt(14(21)))(_sens(11(1))))))
			(line__273(_arch 6 0 273(_assignment(_alias((exec_to_mem_set(20))(id_to_exec_get(0))))(_trgt(14(20)))(_sens(11(0))))))
			(line__290(_arch 7 0 290(_assignment(_alias((exec_to_mem_set(d_28_25))(id_to_exec_get(d_59_56))))(_trgt(14(d_28_25)))(_sens(11(d_59_56))))))
			(line__291(_arch 8 0 291(_assignment(_alias((exec_to_mem_set(24))(id_to_exec_get(7))))(_trgt(14(24)))(_sens(11(7))))))
			(line__292(_arch 9 0 292(_assignment(_alias((exec_to_mem_set(23))(id_to_exec_get(6))))(_trgt(14(23)))(_sens(11(6))))))
			(line__293(_arch 10 0 293(_assignment(_alias((exec_to_mem_set(22))(id_to_exec_get(2))))(_trgt(14(22)))(_sens(11(2))))))
			(line__294(_arch 11 0 294(_assignment(_alias((exec_to_mem_set(21))(id_to_exec_get(1))))(_trgt(14(21)))(_sens(11(1))))))
			(line__295(_arch 12 0 295(_assignment(_alias((exec_to_mem_set(20))(id_to_exec_get(0))))(_trgt(14(20)))(_sens(11(0))))))
			(line__297(_arch 13 0 297(_assignment(_alias((mem_to_wb_set(d_25_22))(exec_to_mem_get(d_44_41))))(_trgt(16(d_25_22)))(_sens(13(d_44_41))))))
			(line__298(_arch 14 0 298(_assignment(_alias((mem_to_wb_set(21))(exec_to_mem_get(24))))(_trgt(16(21)))(_sens(13(24))))))
			(line__299(_arch 15 0 299(_assignment(_alias((mem_to_wb_set(20))(exec_to_mem_get(21))))(_trgt(16(20)))(_sens(13(21))))))
			(line__302(_arch 16 0 302(_assignment(_trgt(17))(_sens(15(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . gate_level 19 -1)
)
I 000056 55 2490          1689003248863 TB_ARCHITECTURE
(_unit VHDL(cap23_tb 0 9(tb_architecture 0 12))
	(_version vef)
	(_time 1689003248864 2023.07.10 19:04:08)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code 2b782f2f787d7f382d2838722c2c2f2d292d282d2a)
	(_coverage d)
	(_ent
		(_time 1689002870471)
	)
	(_comp
		(cap23
			(_object
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int reset -1 0 17(_ent (_in))))
				(_port(_int set_pc -1 0 18(_ent (_in))))
				(_port(_int set_pc_value 0 0 19(_ent (_in))))
				(_port(_int im_write_address 1 0 20(_ent (_in))))
				(_port(_int im_write_data 0 0 21(_ent (_in))))
				(_port(_int im_reg_write -1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 40(_comp cap23)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_pc)(set_pc))
			((set_pc_value)(set_pc_value))
			((im_write_address)(im_write_address))
			((im_write_data)(im_write_data))
			((im_reg_write)(im_reg_write))
		)
		(_use(_ent . cap23)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 20(_array -1((_dto i 9 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni))))
		(_sig(_int reset -1 0 27(_arch(_uni))))
		(_sig(_int set_pc -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int set_pc_value 2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30(_array -1((_dto i 9 i 0)))))
		(_sig(_int im_write_address 3 0 30(_arch(_uni))))
		(_sig(_int im_write_data 2 0 31(_arch(_uni))))
		(_sig(_int im_reg_write -1 0 32(_arch(_uni))))
		(_var(_int file_handler -2 0 52(_prcs 0(_code 1))))
		(_var(_int row -3 0 53(_prcs 0)))
		(_type(_int ~STRING{1~to~16}~13 0 54(_array -4((_to i 1 i 16)))))
		(_var(_int v_data_read 4 0 54(_prcs 0)))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(1 14))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext std.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(543516756 1970037110 1936269413 32)
		(777793070 774790190 1546530396 1702064961 1701601901 1919966322 1634887535 2019896941 101)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 407 0 testbench_for_cap23
(_configuration VHDL (testbench_for_cap23 0 68 (cap23_tb))
	(_version vef)
	(_time 1689003294909 2023.07.10 19:04:54)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code 0a045c0c5e5c5d1d0e0b18505e0c5f0c090c020f5c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cap23 gate_level
			)
		)
	)
	(_use(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2488          1689003320020 TB_ARCHITECTURE
(_unit VHDL(cap23_tb 0 9(tb_architecture 0 12))
	(_version vef)
	(_time 1689003320021 2023.07.10 19:05:20)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code 207077242176743326233379272724262226232621)
	(_coverage d)
	(_ent
		(_time 1689002870471)
	)
	(_comp
		(cap23
			(_object
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int reset -1 0 17(_ent (_in))))
				(_port(_int set_pc -1 0 18(_ent (_in))))
				(_port(_int set_pc_value 0 0 19(_ent (_in))))
				(_port(_int im_write_address 1 0 20(_ent (_in))))
				(_port(_int im_write_data 0 0 21(_ent (_in))))
				(_port(_int im_reg_write -1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp cap23)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_pc)(set_pc))
			((set_pc_value)(set_pc_value))
			((im_write_address)(im_write_address))
			((im_write_data)(im_write_data))
			((im_reg_write)(im_reg_write))
		)
		(_use(_ent . cap23)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 20(_array -1((_dto i 9 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni))))
		(_sig(_int reset -1 0 27(_arch(_uni))))
		(_sig(_int set_pc -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int set_pc_value 2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30(_array -1((_dto i 9 i 0)))))
		(_sig(_int im_write_address 3 0 30(_arch(_uni))))
		(_sig(_int im_write_data 2 0 31(_arch(_uni))))
		(_sig(_int im_reg_write -1 0 32(_arch(_uni))))
		(_var(_int file_handler -2 0 36(_arch(_code 1))))
		(_var(_int row -3 0 53(_prcs 0)))
		(_type(_int ~STRING{1~to~16}~13 0 54(_array -4((_to i 1 i 16)))))
		(_var(_int v_data_read 4 0 54(_prcs 0)))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(1 14))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext std.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(543516756 1970037110 1936269413 32)
		(777793070 774790190 1546530396 1702064961 1701601901 1919966322 1634887535 2019896941 101)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 407 0 testbench_for_cap23
(_configuration VHDL (testbench_for_cap23 0 67 (cap23_tb))
	(_version vef)
	(_time 1689003320031 2023.07.10 19:05:20)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code 2f7e7f2b7c7978382b2e3d757b297a292c29272a79)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cap23 gate_level
			)
		)
	)
	(_use(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 11963         1689004425267 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version vef)
	(_time 1689004425268 2023.07.10 19:23:45)
	(_source(\../src/CAP23.vhd\))
	(_parameters dbg tan)
	(_code 82d0d08c81d4d691808083d291d8d28582818081818481)
	(_coverage d)
	(_ent
		(_time 1689001768338)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 17 i 0)))))
				(_port(_int input 16 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 18 i 0)))))
				(_port(_int output 17 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int pc_in 4 0 65(_ent (_in))))
				(_port(_int write_reg1 5 0 68(_ent (_in))))
				(_port(_int write_reg2 5 0 69(_ent (_in))))
				(_port(_int reg_write1 -1 0 71(_ent (_in))))
				(_port(_int reg_write2 -1 0 72(_ent (_in))))
				(_port(_int write_data1 4 0 74(_ent (_in))))
				(_port(_int write_data2 4 0 75(_ent (_in))))
				(_port(_int rs 4 0 78(_ent (_out))))
				(_port(_int rd 4 0 79(_ent (_out))))
				(_port(_int rd_address 5 0 80(_ent (_out))))
				(_port(_int extended_immediate 4 0 81(_ent (_out))))
				(_port(_int pc_out 4 0 82(_ent (_out))))
				(_port(_int write_back -1 0 84(_ent (_out))))
				(_port(_int mem_write -1 0 85(_ent (_out))))
				(_port(_int is_addm -1 0 86(_ent (_out))))
				(_port(_int is_lw -1 0 87(_ent (_out))))
				(_port(_int status_write -1 0 88(_ent (_out))))
				(_port(_int alu_src -1 0 89(_ent (_out))))
				(_port(_int alu_op 6 0 90(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 97(_ent (_in))))
				(_port(_int D2 7 0 98(_ent (_in))))
				(_port(_int Immed 7 0 99(_ent (_in))))
				(_port(_int AluSrc -1 0 100(_ent (_in))))
				(_port(_int AluOP 8 0 101(_ent (_in))))
				(_port(_int result 7 0 102(_ent (_out))))
				(_port(_int status 9 0 103(_ent (_out))))
			)
		)
		(mem_stage
			(_object
				(_port(_int exec_res 10 0 111(_ent (_in))))
				(_port(_int exec_status 11 0 112(_ent (_in))))
				(_port(_int D2 10 0 113(_ent (_in))))
				(_port(_int mem_write -1 0 115(_ent (_in))))
				(_port(_int is_lw -1 0 116(_ent (_in))))
				(_port(_int is_addm -1 0 117(_ent (_in))))
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int result 10 0 120(_ent (_out))))
				(_port(_int status 11 0 121(_ent (_out))))
			)
		)
	)
	(_inst pc 0 153(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 164(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 175(_comp mid_reg)
		(_gen
			((size)((i 60)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 60)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst exec_to_mem 0 186(_comp mid_reg)
		(_gen
			((size)((i 45)))
		)
		(_port
			((input)(exec_to_mem_set))
			((reset)(reset))
			((clk)(clk))
			((output)(exec_to_mem_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 45)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst mem_to_wb 0 197(_comp mid_reg)
		(_gen
			((size)((i 26)))
		)
		(_port
			((input)(mem_to_wb_set))
			((reset)(reset))
			((clk)(clk))
			((output)(mem_to_wb_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 26)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 209(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 221(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((pc_in)(pc_get))
			((write_reg1)(mem_to_wb_get(d_25_22)))
			((write_reg2)(_string \"1001"\))
			((reg_write1)(mem_to_wb_get(21)))
			((reg_write2)(mem_to_wb_get(20)))
			((write_data1)(mem_to_wb_get(d_19_4)))
			((write_data2)(static_data_to_write))
			((rs)(id_to_exec_set(d_55_40)))
			((rd)(id_to_exec_set(d_39_24)))
			((rd_address)(id_to_exec_set(d_59_56)))
			((extended_immediate)(id_to_exec_set(d_23_8)))
			((pc_out)(pc_set))
			((write_back)(id_to_exec_set(7)))
			((mem_write)(id_to_exec_set(6)))
			((is_addm)(id_to_exec_set(2)))
			((is_lw)(id_to_exec_set(0)))
			((status_write)(id_to_exec_set(1)))
			((alu_src)(id_to_exec_set(3)))
			((alu_op)(id_to_exec_set(d_5_4)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((pc_in)(pc_in))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((rd_address)(rd_address))
				((pc_out)(pc_out))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
				((is_lw)(is_lw))
			)
		)
	)
	(_inst exec_stage_comp 0 255(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_55_40)))
			((D2)(id_to_exec_get(d_39_24)))
			((Immed)(id_to_exec_get(d_23_8)))
			((AluSrc)(id_to_exec_get(3)))
			((AluOP)(id_to_exec_get(d_5_4)))
			((result)(exec_to_mem_set(d_19_4)))
			((status)(exec_to_mem_set(d_3_0)))
		)
		(_use(_ent . exec_stage)
		)
	)
	(_inst mem_stage_comp 0 276(_comp mem_stage)
		(_port
			((exec_res)(exec_to_mem_get(d_19_4)))
			((exec_status)(exec_to_mem_get(d_3_0)))
			((D2)(exec_to_mem_get(d_40_25)))
			((mem_write)(exec_to_mem_get(23)))
			((is_lw)(exec_to_mem_get(20)))
			((is_addm)(exec_to_mem_get(22)))
			((clk)(clk))
			((result)(mem_to_wb_set(d_19_4)))
			((status)(mem_to_wb_set(d_3_0)))
		)
		(_use(_ent . mem_stage)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 68(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 97(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 101(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 103(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 111(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 112(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 125(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 12 0 125(_arch(_uni))))
		(_sig(_int pc_get 12 0 126(_arch(_uni))))
		(_sig(_int instruction_get 12 0 129(_arch(_uni))))
		(_sig(_int instruction_set 12 0 130(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 134(_array -1((_dto i 59 i 0)))))
		(_sig(_int id_to_exec_get 13 0 134(_arch(_uni))))
		(_sig(_int id_to_exec_set 13 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 139(_array -1((_dto i 44 i 0)))))
		(_sig(_int exec_to_mem_get 14 0 139(_arch(_uni))))
		(_sig(_int exec_to_mem_set 14 0 140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 145(_array -1((_dto i 25 i 0)))))
		(_sig(_int mem_to_wb_get 15 0 145(_arch(_uni))))
		(_sig(_int mem_to_wb_set 15 0 146(_arch(_uni))))
		(_sig(_int static_data_to_write 12 0 148(_arch(_uni))))
		(_prcs
			(line__267(_arch 0 0 267(_assignment(_alias((exec_to_mem_set(d_44_41))(id_to_exec_get(d_59_56))))(_trgt(14(d_44_41)))(_sens(11(d_59_56))))))
			(line__268(_arch 1 0 268(_assignment(_alias((exec_to_mem_set(d_40_25))(id_to_exec_get(d_39_24))))(_trgt(14(d_40_25)))(_sens(11(d_39_24))))))
			(line__269(_arch 2 0 269(_assignment(_alias((exec_to_mem_set(24))(id_to_exec_get(7))))(_trgt(14(24)))(_sens(11(7))))))
			(line__270(_arch 3 0 270(_assignment(_alias((exec_to_mem_set(23))(id_to_exec_get(6))))(_trgt(14(23)))(_sens(11(6))))))
			(line__271(_arch 4 0 271(_assignment(_alias((exec_to_mem_set(22))(id_to_exec_get(2))))(_trgt(14(22)))(_sens(11(2))))))
			(line__272(_arch 5 0 272(_assignment(_alias((exec_to_mem_set(21))(id_to_exec_get(1))))(_trgt(14(21)))(_sens(11(1))))))
			(line__273(_arch 6 0 273(_assignment(_alias((exec_to_mem_set(20))(id_to_exec_get(0))))(_trgt(14(20)))(_sens(11(0))))))
			(line__290(_arch 7 0 290(_assignment(_alias((exec_to_mem_set(d_28_25))(id_to_exec_get(d_59_56))))(_trgt(14(d_28_25)))(_sens(11(d_59_56))))))
			(line__291(_arch 8 0 291(_assignment(_alias((exec_to_mem_set(24))(id_to_exec_get(7))))(_trgt(14(24)))(_sens(11(7))))))
			(line__292(_arch 9 0 292(_assignment(_alias((exec_to_mem_set(23))(id_to_exec_get(6))))(_trgt(14(23)))(_sens(11(6))))))
			(line__293(_arch 10 0 293(_assignment(_alias((exec_to_mem_set(22))(id_to_exec_get(2))))(_trgt(14(22)))(_sens(11(2))))))
			(line__294(_arch 11 0 294(_assignment(_alias((exec_to_mem_set(21))(id_to_exec_get(1))))(_trgt(14(21)))(_sens(11(1))))))
			(line__295(_arch 12 0 295(_assignment(_alias((exec_to_mem_set(20))(id_to_exec_get(0))))(_trgt(14(20)))(_sens(11(0))))))
			(line__297(_arch 13 0 297(_assignment(_alias((mem_to_wb_set(d_25_22))(exec_to_mem_get(d_44_41))))(_trgt(16(d_25_22)))(_sens(13(d_44_41))))))
			(line__298(_arch 14 0 298(_assignment(_alias((mem_to_wb_set(21))(exec_to_mem_get(24))))(_trgt(16(21)))(_sens(13(24))))))
			(line__299(_arch 15 0 299(_assignment(_alias((mem_to_wb_set(20))(exec_to_mem_get(21))))(_trgt(16(20)))(_sens(13(21))))))
			(line__302(_arch 16 0 302(_assignment(_trgt(17))(_sens(15(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . gate_level 19 -1)
)
I 000056 55 2488          1689004434340 TB_ARCHITECTURE
(_unit VHDL(cap23_tb 0 9(tb_architecture 0 12))
	(_version vef)
	(_time 1689004434341 2023.07.10 19:23:54)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code f8a8afa8f1aeacebfefbeba1fffffcfefafefbfef9)
	(_coverage d)
	(_ent
		(_time 1689002870471)
	)
	(_comp
		(cap23
			(_object
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int reset -1 0 17(_ent (_in))))
				(_port(_int set_pc -1 0 18(_ent (_in))))
				(_port(_int set_pc_value 0 0 19(_ent (_in))))
				(_port(_int im_write_address 1 0 20(_ent (_in))))
				(_port(_int im_write_data 0 0 21(_ent (_in))))
				(_port(_int im_reg_write -1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp cap23)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_pc)(set_pc))
			((set_pc_value)(set_pc_value))
			((im_write_address)(im_write_address))
			((im_write_data)(im_write_data))
			((im_reg_write)(im_reg_write))
		)
		(_use(_ent . cap23)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 20(_array -1((_dto i 9 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni))))
		(_sig(_int reset -1 0 27(_arch(_uni))))
		(_sig(_int set_pc -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int set_pc_value 2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30(_array -1((_dto i 9 i 0)))))
		(_sig(_int im_write_address 3 0 30(_arch(_uni))))
		(_sig(_int im_write_data 2 0 31(_arch(_uni))))
		(_sig(_int im_reg_write -1 0 32(_arch(_uni))))
		(_var(_int file_handler -2 0 36(_arch(_code 1))))
		(_var(_int row -3 0 53(_prcs 0)))
		(_type(_int ~STRING{1~to~16}~13 0 54(_array -4((_to i 1 i 16)))))
		(_var(_int v_data_read 4 0 54(_prcs 0)))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(1 14))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext std.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(543516756 1970037110 1936269413 32)
		(777793070 774790190 1546530396 1702064961 1701601901 1919966322 1634887535 2019896941 101)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 407 0 testbench_for_cap23
(_configuration VHDL (testbench_for_cap23 0 67 (cap23_tb))
	(_version vef)
	(_time 1689004434348 2023.07.10 19:23:54)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code f8a9a8a8f5aeafeffcf9eaa2acfeadfefbfef0fdae)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cap23 gate_level
			)
		)
	)
	(_use(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2427          1689004523155 TB_ARCHITECTURE
(_unit VHDL(cap23_tb 0 9(tb_architecture 0 12))
	(_version vef)
	(_time 1689004523156 2023.07.10 19:25:23)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code e4e7efb7e1b2b0f7e2e7f7bde3e3e0e2e6e2e7e2e5)
	(_coverage d)
	(_ent
		(_time 1689002870471)
	)
	(_comp
		(cap23
			(_object
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int reset -1 0 17(_ent (_in))))
				(_port(_int set_pc -1 0 18(_ent (_in))))
				(_port(_int set_pc_value 0 0 19(_ent (_in))))
				(_port(_int im_write_address 1 0 20(_ent (_in))))
				(_port(_int im_write_data 0 0 21(_ent (_in))))
				(_port(_int im_reg_write -1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp cap23)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_pc)(set_pc))
			((set_pc_value)(set_pc_value))
			((im_write_address)(im_write_address))
			((im_write_data)(im_write_data))
			((im_reg_write)(im_reg_write))
		)
		(_use(_ent . cap23)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 20(_array -1((_dto i 9 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni))))
		(_sig(_int reset -1 0 27(_arch(_uni))))
		(_sig(_int set_pc -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int set_pc_value 2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30(_array -1((_dto i 9 i 0)))))
		(_sig(_int im_write_address 3 0 30(_arch(_uni))))
		(_sig(_int im_write_data 2 0 31(_arch(_uni))))
		(_sig(_int im_reg_write -1 0 32(_arch(_uni))))
		(_var(_int file_handler -2 0 36(_arch(_code 1))))
		(_var(_int row -3 0 53(_prcs 0)))
		(_type(_int ~STRING{1~to~16}~13 0 54(_array -4((_to i 1 i 16)))))
		(_var(_int v_data_read 4 0 54(_prcs 0)))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(1 14))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext std.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(543516756 1970037110 1936269413 32)
		(1735357040 778920306 6649957)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 407 0 testbench_for_cap23
(_configuration VHDL (testbench_for_cap23 0 67 (cap23_tb))
	(_version vef)
	(_time 1689004523172 2023.07.10 19:25:23)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code f4f6f8a4f5a2a3e3f0f5e6aea0f2a1f2f7f2fcf1a2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cap23 gate_level
			)
		)
	)
	(_use(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2479          1689004659237 TB_ARCHITECTURE
(_unit VHDL(cap23_tb 0 9(tb_architecture 0 12))
	(_version vef)
	(_time 1689004659238 2023.07.10 19:27:39)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code 72722273712426617471612b757576747074717473)
	(_coverage d)
	(_ent
		(_time 1689002870471)
	)
	(_comp
		(cap23
			(_object
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int reset -1 0 17(_ent (_in))))
				(_port(_int set_pc -1 0 18(_ent (_in))))
				(_port(_int set_pc_value 0 0 19(_ent (_in))))
				(_port(_int im_write_address 1 0 20(_ent (_in))))
				(_port(_int im_write_data 0 0 21(_ent (_in))))
				(_port(_int im_reg_write -1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp cap23)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_pc)(set_pc))
			((set_pc_value)(set_pc_value))
			((im_write_address)(im_write_address))
			((im_write_data)(im_write_data))
			((im_reg_write)(im_reg_write))
		)
		(_use(_ent . cap23)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 20(_array -1((_dto i 9 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni))))
		(_sig(_int reset -1 0 27(_arch(_uni))))
		(_sig(_int set_pc -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int set_pc_value 2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30(_array -1((_dto i 9 i 0)))))
		(_sig(_int im_write_address 3 0 30(_arch(_uni))))
		(_sig(_int im_write_data 2 0 31(_arch(_uni))))
		(_sig(_int im_reg_write -1 0 32(_arch(_uni))))
		(_var(_int file_handler -2 0 36(_arch(_code 1))))
		(_var(_int row -3 0 53(_prcs 0)))
		(_type(_int ~STRING{1~to~16}~13 0 54(_array -4((_to i 1 i 16)))))
		(_var(_int v_data_read 4 0 54(_prcs 0)))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(1 14))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext std.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(543516756 1970037110 1936269413 32)
		(777793070 774790190 1936933212 1818389861 1885106789 1919381362 1697541473 25976)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 407 0 testbench_for_cap23
(_configuration VHDL (testbench_for_cap23 0 72 (cap23_tb))
	(_version vef)
	(_time 1689004803846 2023.07.10 19:30:03)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code 54025157550203435055460e0052015257525c5102)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cap23 gate_level
			)
		)
	)
	(_use(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2481          1689004820639 TB_ARCHITECTURE
(_unit VHDL(cap23_tb 0 9(tb_architecture 0 12))
	(_version vef)
	(_time 1689004820640 2023.07.10 19:30:20)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code f1a2f0a1f1a7a5e2f7f7e2a8f6f6f5f7f3f7f2f7f0)
	(_coverage d)
	(_ent
		(_time 1689002870471)
	)
	(_comp
		(cap23
			(_object
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int reset -1 0 17(_ent (_in))))
				(_port(_int set_pc -1 0 18(_ent (_in))))
				(_port(_int set_pc_value 0 0 19(_ent (_in))))
				(_port(_int im_write_address 1 0 20(_ent (_in))))
				(_port(_int im_write_data 0 0 21(_ent (_in))))
				(_port(_int im_reg_write -1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp cap23)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_pc)(set_pc))
			((set_pc_value)(set_pc_value))
			((im_write_address)(im_write_address))
			((im_write_data)(im_write_data))
			((im_reg_write)(im_reg_write))
		)
		(_use(_ent . cap23)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 20(_array -1((_dto i 9 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni))))
		(_sig(_int reset -1 0 27(_arch(_uni))))
		(_sig(_int set_pc -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int set_pc_value 2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30(_array -1((_dto i 9 i 0)))))
		(_sig(_int im_write_address 3 0 30(_arch(_uni))))
		(_sig(_int im_write_data 2 0 31(_arch(_uni))))
		(_sig(_int im_reg_write -1 0 32(_arch(_uni))))
		(_var(_int file_handler -2 0 36(_arch(_code 1))))
		(_var(_int row -3 0 53(_prcs 0)))
		(_type(_int ~STRING{1~to~16}~13 0 54(_array -4((_to i 1 i 16)))))
		(_var(_int v_data_read 4 0 54(_prcs 0)))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_wait_for)(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(1 14))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext std.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(543516756 1970037110 1936269413 32)
		(777793070 774790190 1936933212 1818389861 1885106789 1919381362 1697541473 25976)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 407 0 testbench_for_cap23
(_configuration VHDL (testbench_for_cap23 0 72 (cap23_tb))
	(_version vef)
	(_time 1689004820651 2023.07.10 19:30:20)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code 00520706055657170401125a540655060306080556)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cap23 gate_level
			)
		)
	)
	(_use(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2481          1689004850030 TB_ARCHITECTURE
(_unit VHDL(cap23_tb 0 9(tb_architecture 0 12))
	(_version vef)
	(_time 1689004850031 2023.07.10 19:30:50)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code bfbcb9ebe8e9ebacb9b9ace6b8b8bbb9bdb9bcb9be)
	(_coverage d)
	(_ent
		(_time 1689002870471)
	)
	(_comp
		(cap23
			(_object
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int reset -1 0 17(_ent (_in))))
				(_port(_int set_pc -1 0 18(_ent (_in))))
				(_port(_int set_pc_value 0 0 19(_ent (_in))))
				(_port(_int im_write_address 1 0 20(_ent (_in))))
				(_port(_int im_write_data 0 0 21(_ent (_in))))
				(_port(_int im_reg_write -1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp cap23)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_pc)(set_pc))
			((set_pc_value)(set_pc_value))
			((im_write_address)(im_write_address))
			((im_write_data)(im_write_data))
			((im_reg_write)(im_reg_write))
		)
		(_use(_ent . cap23)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 20(_array -1((_dto i 9 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni))))
		(_sig(_int reset -1 0 27(_arch(_uni))))
		(_sig(_int set_pc -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int set_pc_value 2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30(_array -1((_dto i 9 i 0)))))
		(_sig(_int im_write_address 3 0 30(_arch(_uni))))
		(_sig(_int im_write_data 2 0 31(_arch(_uni))))
		(_sig(_int im_reg_write -1 0 32(_arch(_uni))))
		(_var(_int file_handler -2 0 36(_arch(_code 1))))
		(_var(_int row -3 0 53(_prcs 0)))
		(_type(_int ~STRING{1~to~16}~13 0 54(_array -4((_to i 1 i 16)))))
		(_var(_int v_data_read 4 0 54(_prcs 0)))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_wait_for)(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(1 14))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext std.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(543516756 1970037110 1936269413 32)
		(777793070 774790190 1936933212 1818389861 1885106789 1919381362 1697541473 25976)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 407 0 testbench_for_cap23
(_configuration VHDL (testbench_for_cap23 0 73 (cap23_tb))
	(_version vef)
	(_time 1689005852858 2023.07.10 19:47:32)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code 0b5d0c0d5c5d5c1c0f0a19515f0d5e0d080d030e5d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cap23 gate_level
			)
		)
	)
	(_use(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1927          1689005928545 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version vef)
	(_time 1689005928546 2023.07.10 19:48:48)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code b3e7e0e7b5e4e0a5beb4a0e8e6b5b6b4b1b6e5b5b5)
	(_coverage d)
	(_ent
		(_time 1689001767980)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1113          1689005928586 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version vef)
	(_time 1689005928587 2023.07.10 19:48:48)
	(_source(\../src/mid_register.vhd\))
	(_parameters dbg tan)
	(_code e2b7e7b1e9b5b2f7b6e3f0b8b6e4e5e4b6e4ebe4e6)
	(_coverage d)
	(_ent
		(_time 1689001768050)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000051 55 1477          1689005928614 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version vef)
	(_time 1689005928615 2023.07.10 19:48:48)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters dbg tan)
	(_code f1a4a9a1a5a7a6e6f7ffe3aaa5f7f2f6f5f7f8f7a7)
	(_coverage d)
	(_ent
		(_time 1689001768088)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 2164          1689005928650 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version vef)
	(_time 1689005928651 2023.07.10 19:48:48)
	(_source(\../src/controller.vhd\))
	(_parameters dbg tan)
	(_code 20757124767721372726327a272673267326252722)
	(_coverage d)
	(_ent
		(_time 1689001768118)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000049 55 1299          1689005928691 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version vef)
	(_time 1689005928692 2023.07.10 19:48:48)
	(_source(\../src/data_memory.vhd\))
	(_parameters dbg tan)
	(_code 40151642411610564340061a454645461446164742)
	(_coverage d)
	(_ent
		(_time 1689001768150)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(4)(5))(_sens(1))(_mon)(_read(0)(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000052 55 956           1689005928720 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version vef)
	(_time 1689005928721 2023.07.10 19:48:48)
	(_source(\../src/adder.vhd\))
	(_parameters dbg tan)
	(_code 5f0a0c5c0d080f4958594d000f5c59595e595b595b)
	(_coverage d)
	(_ent
		(_time 1689001768175)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000050 55 2693          1689005928768 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version vef)
	(_time 1689005928769 2023.07.10 19:48:48)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 8edbdd8088d8df988a8bcdd5da888f88dd898b888f)
	(_coverage d)
	(_ent
		(_time 1689001768205)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5)(6)(10)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000051 55 4611          1689005928804 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 42))
	(_version vef)
	(_time 1689005928805 2023.07.10 19:48:48)
	(_source(\../src/id_stage.vhd\))
	(_parameters dbg tan)
	(_code bde8e6e9bcebeaaab1bdafe6e9bbbebab9bbb4bbeb)
	(_coverage d)
	(_ent
		(_time 1689001768237)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 47(_ent (_in))))
				(_port(_int write_back -1 0 49(_ent (_out))))
				(_port(_int mem_write -1 0 50(_ent (_out))))
				(_port(_int is_addm -1 0 51(_ent (_out))))
				(_port(_int status_write -1 0 52(_ent (_out))))
				(_port(_int alu_op 4 0 53(_ent (_out))))
				(_port(_int alu_src -1 0 54(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 62(_ent (_in))))
				(_port(_int read_reg2 5 0 63(_ent (_in))))
				(_port(_int write_reg1 5 0 65(_ent (_in))))
				(_port(_int write_reg2 5 0 66(_ent (_in))))
				(_port(_int reg_write1 -1 0 68(_ent (_in))))
				(_port(_int reg_write2 -1 0 69(_ent (_in))))
				(_port(_int write_data1 6 0 71(_ent (_in))))
				(_port(_int write_data2 6 0 72(_ent (_in))))
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int data_out1 6 0 76(_ent (_out))))
				(_port(_int data_out2 6 0 77(_ent (_out))))
			)
		)
	)
	(_inst c 0 98(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 111(_comp register_file)
		(_port
			((read_reg1)(rd_address_in))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int pc_in 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 14(_ent(_in))))
		(_port(_int write_reg2 1 0 15(_ent(_in))))
		(_port(_int reg_write1 -1 0 17(_ent(_in))))
		(_port(_int reg_write2 -1 0 18(_ent(_in))))
		(_port(_int write_data1 0 0 20(_ent(_in))))
		(_port(_int write_data2 0 0 21(_ent(_in))))
		(_port(_int rs 0 0 24(_ent(_out))))
		(_port(_int rd 0 0 25(_ent(_out))))
		(_port(_int rd_address 1 0 26(_ent(_out))))
		(_port(_int pc_out 0 0 27(_ent(_out))))
		(_port(_int extended_immediate 0 0 29(_ent(_out))))
		(_port(_int write_back -1 0 31(_ent(_out))))
		(_port(_int mem_write -1 0 32(_ent(_out))))
		(_port(_int is_addm -1 0 33(_ent(_out))))
		(_port(_int status_write -1 0 34(_ent(_out))))
		(_port(_int alu_src -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 36(_ent(_out))))
		(_port(_int is_lw -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 82(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 82(_arch(_uni))))
		(_sig(_int rs_address 7 0 83(_arch(_uni))))
		(_sig(_int rd_address_in 7 0 84(_arch(_uni))))
		(_sig(_int stall -2 0 85(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 87(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(21))(_sens(0(d_15_12))))))
			(line__94(_arch 1 0 94(_assignment(_alias((rd_address_in)(instruction(d_11_8))))(_trgt(23))(_sens(0(d_11_8))))))
			(line__95(_arch 2 0 95(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(22))(_sens(0(d_7_4))))))
			(line__97(_arch 3 0 97(_assignment(_trgt(20))(_sens(21(0))(21(1))(21(2))(21(3))))))
			(line__131(_arch 4 0 131(_assignment(_alias((rd_address)(rd_address_in)))(_trgt(11))(_sens(23)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 5 -1)
)
I 000051 55 1660          1689005928826 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version vef)
	(_time 1689005928827 2023.07.10 19:48:48)
	(_source(\../src/if_stage.vhd\))
	(_parameters dbg tan)
	(_code cc999799ca9a9bdbcbcfde9798cacfcbc8cac5ca9a)
	(_coverage d)
	(_ent
		(_time 1689001768263)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 3992          1689005928855 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version vef)
	(_time 1689005928856 2023.07.10 19:48:48)
	(_source(\../src/mem_stage.vhd\))
	(_parameters dbg tan)
	(_code ebbeedb8bcbcebfeb8eef8b0beedeaedecedeeedbf)
	(_coverage d)
	(_ent
		(_time 1689001768281)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(13)(0)(4)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(17)(19)(5)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(18)(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000051 55 2556          1689005928893 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version vef)
	(_time 1689005928894 2023.07.10 19:48:48)
	(_source(\../src/exec_stage.vhd\))
	(_parameters dbg tan)
	(_code 0b5e5d0c515c5a1d0a5d4d50590c0f0d0a0d0c0d0e)
	(_coverage d)
	(_ent
		(_time 1689001768312)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000051 55 11963         1689005928937 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version vef)
	(_time 1689005928938 2023.07.10 19:48:48)
	(_source(\../src/CAP23.vhd\))
	(_parameters dbg tan)
	(_code 3a6f6a3f6a6c6e2938383b6a29606a3d3a393839393c39)
	(_coverage d)
	(_ent
		(_time 1689001768338)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 17 i 0)))))
				(_port(_int input 16 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 18 i 0)))))
				(_port(_int output 17 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int pc_in 4 0 65(_ent (_in))))
				(_port(_int write_reg1 5 0 68(_ent (_in))))
				(_port(_int write_reg2 5 0 69(_ent (_in))))
				(_port(_int reg_write1 -1 0 71(_ent (_in))))
				(_port(_int reg_write2 -1 0 72(_ent (_in))))
				(_port(_int write_data1 4 0 74(_ent (_in))))
				(_port(_int write_data2 4 0 75(_ent (_in))))
				(_port(_int rs 4 0 78(_ent (_out))))
				(_port(_int rd 4 0 79(_ent (_out))))
				(_port(_int rd_address 5 0 80(_ent (_out))))
				(_port(_int extended_immediate 4 0 81(_ent (_out))))
				(_port(_int pc_out 4 0 82(_ent (_out))))
				(_port(_int write_back -1 0 84(_ent (_out))))
				(_port(_int mem_write -1 0 85(_ent (_out))))
				(_port(_int is_addm -1 0 86(_ent (_out))))
				(_port(_int is_lw -1 0 87(_ent (_out))))
				(_port(_int status_write -1 0 88(_ent (_out))))
				(_port(_int alu_src -1 0 89(_ent (_out))))
				(_port(_int alu_op 6 0 90(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 97(_ent (_in))))
				(_port(_int D2 7 0 98(_ent (_in))))
				(_port(_int Immed 7 0 99(_ent (_in))))
				(_port(_int AluSrc -1 0 100(_ent (_in))))
				(_port(_int AluOP 8 0 101(_ent (_in))))
				(_port(_int result 7 0 102(_ent (_out))))
				(_port(_int status 9 0 103(_ent (_out))))
			)
		)
		(mem_stage
			(_object
				(_port(_int exec_res 10 0 111(_ent (_in))))
				(_port(_int exec_status 11 0 112(_ent (_in))))
				(_port(_int D2 10 0 113(_ent (_in))))
				(_port(_int mem_write -1 0 115(_ent (_in))))
				(_port(_int is_lw -1 0 116(_ent (_in))))
				(_port(_int is_addm -1 0 117(_ent (_in))))
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int result 10 0 120(_ent (_out))))
				(_port(_int status 11 0 121(_ent (_out))))
			)
		)
	)
	(_inst pc 0 153(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 164(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 175(_comp mid_reg)
		(_gen
			((size)((i 60)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 60)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst exec_to_mem 0 186(_comp mid_reg)
		(_gen
			((size)((i 45)))
		)
		(_port
			((input)(exec_to_mem_set))
			((reset)(reset))
			((clk)(clk))
			((output)(exec_to_mem_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 45)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst mem_to_wb 0 197(_comp mid_reg)
		(_gen
			((size)((i 26)))
		)
		(_port
			((input)(mem_to_wb_set))
			((reset)(reset))
			((clk)(clk))
			((output)(mem_to_wb_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 26)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 209(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 221(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((pc_in)(pc_get))
			((write_reg1)(mem_to_wb_get(d_25_22)))
			((write_reg2)(_string \"1001"\))
			((reg_write1)(mem_to_wb_get(21)))
			((reg_write2)(mem_to_wb_get(20)))
			((write_data1)(mem_to_wb_get(d_19_4)))
			((write_data2)(static_data_to_write))
			((rs)(id_to_exec_set(d_55_40)))
			((rd)(id_to_exec_set(d_39_24)))
			((rd_address)(id_to_exec_set(d_59_56)))
			((extended_immediate)(id_to_exec_set(d_23_8)))
			((pc_out)(pc_set))
			((write_back)(id_to_exec_set(7)))
			((mem_write)(id_to_exec_set(6)))
			((is_addm)(id_to_exec_set(2)))
			((is_lw)(id_to_exec_set(0)))
			((status_write)(id_to_exec_set(1)))
			((alu_src)(id_to_exec_set(3)))
			((alu_op)(id_to_exec_set(d_5_4)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((pc_in)(pc_in))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((rd_address)(rd_address))
				((pc_out)(pc_out))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
				((is_lw)(is_lw))
			)
		)
	)
	(_inst exec_stage_comp 0 255(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_55_40)))
			((D2)(id_to_exec_get(d_39_24)))
			((Immed)(id_to_exec_get(d_23_8)))
			((AluSrc)(id_to_exec_get(3)))
			((AluOP)(id_to_exec_get(d_5_4)))
			((result)(exec_to_mem_set(d_19_4)))
			((status)(exec_to_mem_set(d_3_0)))
		)
		(_use(_ent . exec_stage)
		)
	)
	(_inst mem_stage_comp 0 276(_comp mem_stage)
		(_port
			((exec_res)(exec_to_mem_get(d_19_4)))
			((exec_status)(exec_to_mem_get(d_3_0)))
			((D2)(exec_to_mem_get(d_40_25)))
			((mem_write)(exec_to_mem_get(23)))
			((is_lw)(exec_to_mem_get(20)))
			((is_addm)(exec_to_mem_get(22)))
			((clk)(clk))
			((result)(mem_to_wb_set(d_19_4)))
			((status)(mem_to_wb_set(d_3_0)))
		)
		(_use(_ent . mem_stage)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 68(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 97(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 101(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 103(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 111(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 112(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 125(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 12 0 125(_arch(_uni))))
		(_sig(_int pc_get 12 0 126(_arch(_uni))))
		(_sig(_int instruction_get 12 0 129(_arch(_uni))))
		(_sig(_int instruction_set 12 0 130(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 134(_array -1((_dto i 59 i 0)))))
		(_sig(_int id_to_exec_get 13 0 134(_arch(_uni))))
		(_sig(_int id_to_exec_set 13 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 139(_array -1((_dto i 44 i 0)))))
		(_sig(_int exec_to_mem_get 14 0 139(_arch(_uni))))
		(_sig(_int exec_to_mem_set 14 0 140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 145(_array -1((_dto i 25 i 0)))))
		(_sig(_int mem_to_wb_get 15 0 145(_arch(_uni))))
		(_sig(_int mem_to_wb_set 15 0 146(_arch(_uni))))
		(_sig(_int static_data_to_write 12 0 148(_arch(_uni))))
		(_prcs
			(line__267(_arch 0 0 267(_assignment(_alias((exec_to_mem_set(d_44_41))(id_to_exec_get(d_59_56))))(_trgt(14(d_44_41)))(_sens(11(d_59_56))))))
			(line__268(_arch 1 0 268(_assignment(_alias((exec_to_mem_set(d_40_25))(id_to_exec_get(d_39_24))))(_trgt(14(d_40_25)))(_sens(11(d_39_24))))))
			(line__269(_arch 2 0 269(_assignment(_alias((exec_to_mem_set(24))(id_to_exec_get(7))))(_trgt(14(24)))(_sens(11(7))))))
			(line__270(_arch 3 0 270(_assignment(_alias((exec_to_mem_set(23))(id_to_exec_get(6))))(_trgt(14(23)))(_sens(11(6))))))
			(line__271(_arch 4 0 271(_assignment(_alias((exec_to_mem_set(22))(id_to_exec_get(2))))(_trgt(14(22)))(_sens(11(2))))))
			(line__272(_arch 5 0 272(_assignment(_alias((exec_to_mem_set(21))(id_to_exec_get(1))))(_trgt(14(21)))(_sens(11(1))))))
			(line__273(_arch 6 0 273(_assignment(_alias((exec_to_mem_set(20))(id_to_exec_get(0))))(_trgt(14(20)))(_sens(11(0))))))
			(line__290(_arch 7 0 290(_assignment(_alias((exec_to_mem_set(d_28_25))(id_to_exec_get(d_59_56))))(_trgt(14(d_28_25)))(_sens(11(d_59_56))))))
			(line__291(_arch 8 0 291(_assignment(_alias((exec_to_mem_set(24))(id_to_exec_get(7))))(_trgt(14(24)))(_sens(11(7))))))
			(line__292(_arch 9 0 292(_assignment(_alias((exec_to_mem_set(23))(id_to_exec_get(6))))(_trgt(14(23)))(_sens(11(6))))))
			(line__293(_arch 10 0 293(_assignment(_alias((exec_to_mem_set(22))(id_to_exec_get(2))))(_trgt(14(22)))(_sens(11(2))))))
			(line__294(_arch 11 0 294(_assignment(_alias((exec_to_mem_set(21))(id_to_exec_get(1))))(_trgt(14(21)))(_sens(11(1))))))
			(line__295(_arch 12 0 295(_assignment(_alias((exec_to_mem_set(20))(id_to_exec_get(0))))(_trgt(14(20)))(_sens(11(0))))))
			(line__297(_arch 13 0 297(_assignment(_alias((mem_to_wb_set(d_25_22))(exec_to_mem_get(d_44_41))))(_trgt(16(d_25_22)))(_sens(13(d_44_41))))))
			(line__298(_arch 14 0 298(_assignment(_alias((mem_to_wb_set(21))(exec_to_mem_get(24))))(_trgt(16(21)))(_sens(13(24))))))
			(line__299(_arch 15 0 299(_assignment(_alias((mem_to_wb_set(20))(exec_to_mem_get(21))))(_trgt(16(20)))(_sens(13(21))))))
			(line__302(_arch 16 0 302(_assignment(_trgt(17))(_sens(15(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . gate_level 19 -1)
)
I 000051 55 1927          1689005961174 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version vef)
	(_time 1689005961175 2023.07.10 19:49:21)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 24277720257377322923377f712221232621722222)
	(_coverage d)
	(_ent
		(_time 1689001767980)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
V 000051 55 1113          1689005961209 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version vef)
	(_time 1689005961210 2023.07.10 19:49:21)
	(_source(\../src/mid_register.vhd\))
	(_parameters dbg tan)
	(_code 5351565059040346075241090755545507555a5557)
	(_coverage d)
	(_ent
		(_time 1689001768050)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000051 55 1477          1689005961232 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version vef)
	(_time 1689005961233 2023.07.10 19:49:21)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters dbg tan)
	(_code 62603a6235343575646c70393664616566646b6434)
	(_coverage d)
	(_ent
		(_time 1689001768088)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
V 000051 55 2164          1689005961270 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version vef)
	(_time 1689005961271 2023.07.10 19:49:21)
	(_source(\../src/controller.vhd\))
	(_parameters dbg tan)
	(_code 9193c39ec6c69086969783cb9697c297c297949693)
	(_coverage d)
	(_ent
		(_time 1689001768118)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
V 000049 55 1299          1689005961328 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version vef)
	(_time 1689005961329 2023.07.10 19:49:21)
	(_source(\../src/data_memory.vhd\))
	(_parameters dbg tan)
	(_code c0c29595c19690d6c3c0869ac5c6c5c694c696c7c2)
	(_coverage d)
	(_ent
		(_time 1689001768150)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(5)(4))(_sens(1))(_mon)(_read(5)(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
V 000052 55 956           1689005961353 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version vef)
	(_time 1689005961354 2023.07.10 19:49:21)
	(_source(\../src/adder.vhd\))
	(_parameters dbg tan)
	(_code dfdd8f8d8d888fc9d8d9cd808fdcd9d9ded9dbd9db)
	(_coverage d)
	(_ent
		(_time 1689001768175)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
V 000050 55 2693          1689005961381 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version vef)
	(_time 1689005961382 2023.07.10 19:49:21)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code fffdafaffaa9aee9fbfabca4abf9fef9acf8faf9fe)
	(_coverage d)
	(_ent
		(_time 1689001768205)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5)(6)(10)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
V 000051 55 4611          1689005961410 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 42))
	(_version vef)
	(_time 1689005961411 2023.07.10 19:49:21)
	(_source(\../src/id_stage.vhd\))
	(_parameters dbg tan)
	(_code 0e0c55080e585919020e1c555a080d090a08070858)
	(_coverage d)
	(_ent
		(_time 1689001768237)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 47(_ent (_in))))
				(_port(_int write_back -1 0 49(_ent (_out))))
				(_port(_int mem_write -1 0 50(_ent (_out))))
				(_port(_int is_addm -1 0 51(_ent (_out))))
				(_port(_int status_write -1 0 52(_ent (_out))))
				(_port(_int alu_op 4 0 53(_ent (_out))))
				(_port(_int alu_src -1 0 54(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 62(_ent (_in))))
				(_port(_int read_reg2 5 0 63(_ent (_in))))
				(_port(_int write_reg1 5 0 65(_ent (_in))))
				(_port(_int write_reg2 5 0 66(_ent (_in))))
				(_port(_int reg_write1 -1 0 68(_ent (_in))))
				(_port(_int reg_write2 -1 0 69(_ent (_in))))
				(_port(_int write_data1 6 0 71(_ent (_in))))
				(_port(_int write_data2 6 0 72(_ent (_in))))
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int data_out1 6 0 76(_ent (_out))))
				(_port(_int data_out2 6 0 77(_ent (_out))))
			)
		)
	)
	(_inst c 0 98(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 111(_comp register_file)
		(_port
			((read_reg1)(rd_address_in))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int pc_in 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 14(_ent(_in))))
		(_port(_int write_reg2 1 0 15(_ent(_in))))
		(_port(_int reg_write1 -1 0 17(_ent(_in))))
		(_port(_int reg_write2 -1 0 18(_ent(_in))))
		(_port(_int write_data1 0 0 20(_ent(_in))))
		(_port(_int write_data2 0 0 21(_ent(_in))))
		(_port(_int rs 0 0 24(_ent(_out))))
		(_port(_int rd 0 0 25(_ent(_out))))
		(_port(_int rd_address 1 0 26(_ent(_out))))
		(_port(_int pc_out 0 0 27(_ent(_out))))
		(_port(_int extended_immediate 0 0 29(_ent(_out))))
		(_port(_int write_back -1 0 31(_ent(_out))))
		(_port(_int mem_write -1 0 32(_ent(_out))))
		(_port(_int is_addm -1 0 33(_ent(_out))))
		(_port(_int status_write -1 0 34(_ent(_out))))
		(_port(_int alu_src -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 36(_ent(_out))))
		(_port(_int is_lw -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 82(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 82(_arch(_uni))))
		(_sig(_int rs_address 7 0 83(_arch(_uni))))
		(_sig(_int rd_address_in 7 0 84(_arch(_uni))))
		(_sig(_int stall -2 0 85(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 87(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(21))(_sens(0(d_15_12))))))
			(line__94(_arch 1 0 94(_assignment(_alias((rd_address_in)(instruction(d_11_8))))(_trgt(23))(_sens(0(d_11_8))))))
			(line__95(_arch 2 0 95(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(22))(_sens(0(d_7_4))))))
			(line__97(_arch 3 0 97(_assignment(_trgt(20))(_sens(21(0))(21(1))(21(2))(21(3))))))
			(line__131(_arch 4 0 131(_assignment(_alias((rd_address)(rd_address_in)))(_trgt(11))(_sens(23)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 5 -1)
)
V 000051 55 1660          1689005961438 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version vef)
	(_time 1689005961439 2023.07.10 19:49:21)
	(_source(\../src/if_stage.vhd\))
	(_parameters dbg tan)
	(_code 2e2c752a2e787939292d3c757a282d292a28272878)
	(_coverage d)
	(_ent
		(_time 1689001768263)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000050 55 3992          1689005961444 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version vef)
	(_time 1689005961445 2023.07.10 19:49:21)
	(_source(\../src/mem_stage.vhd\))
	(_parameters dbg tan)
	(_code 2e2c282a7e792e3b7d2b3d757b282f2829282b287a)
	(_coverage d)
	(_ent
		(_time 1689001768281)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(13)(0)(4)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(17)(19)(5)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(18)(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
V 000051 55 2556          1689005961475 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version vef)
	(_time 1689005961476 2023.07.10 19:49:21)
	(_source(\../src/exec_stage.vhd\))
	(_parameters dbg tan)
	(_code 5c5e0b5e070b0d4a5d0a1a070e5b585a5d5a5b5a59)
	(_coverage d)
	(_ent
		(_time 1689001768312)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000051 55 11963         1689005961493 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version vef)
	(_time 1689005961494 2023.07.10 19:49:21)
	(_source(\../src/CAP23.vhd\))
	(_parameters dbg tan)
	(_code 6c6e3d6c3e3a387f6e6e6d3c7f363c6b6c6f6e6f6f6a6f)
	(_coverage d)
	(_ent
		(_time 1689001768338)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 17 i 0)))))
				(_port(_int input 16 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 18 i 0)))))
				(_port(_int output 17 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int pc_in 4 0 65(_ent (_in))))
				(_port(_int write_reg1 5 0 68(_ent (_in))))
				(_port(_int write_reg2 5 0 69(_ent (_in))))
				(_port(_int reg_write1 -1 0 71(_ent (_in))))
				(_port(_int reg_write2 -1 0 72(_ent (_in))))
				(_port(_int write_data1 4 0 74(_ent (_in))))
				(_port(_int write_data2 4 0 75(_ent (_in))))
				(_port(_int rs 4 0 78(_ent (_out))))
				(_port(_int rd 4 0 79(_ent (_out))))
				(_port(_int rd_address 5 0 80(_ent (_out))))
				(_port(_int extended_immediate 4 0 81(_ent (_out))))
				(_port(_int pc_out 4 0 82(_ent (_out))))
				(_port(_int write_back -1 0 84(_ent (_out))))
				(_port(_int mem_write -1 0 85(_ent (_out))))
				(_port(_int is_addm -1 0 86(_ent (_out))))
				(_port(_int is_lw -1 0 87(_ent (_out))))
				(_port(_int status_write -1 0 88(_ent (_out))))
				(_port(_int alu_src -1 0 89(_ent (_out))))
				(_port(_int alu_op 6 0 90(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 97(_ent (_in))))
				(_port(_int D2 7 0 98(_ent (_in))))
				(_port(_int Immed 7 0 99(_ent (_in))))
				(_port(_int AluSrc -1 0 100(_ent (_in))))
				(_port(_int AluOP 8 0 101(_ent (_in))))
				(_port(_int result 7 0 102(_ent (_out))))
				(_port(_int status 9 0 103(_ent (_out))))
			)
		)
		(mem_stage
			(_object
				(_port(_int exec_res 10 0 111(_ent (_in))))
				(_port(_int exec_status 11 0 112(_ent (_in))))
				(_port(_int D2 10 0 113(_ent (_in))))
				(_port(_int mem_write -1 0 115(_ent (_in))))
				(_port(_int is_lw -1 0 116(_ent (_in))))
				(_port(_int is_addm -1 0 117(_ent (_in))))
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int result 10 0 120(_ent (_out))))
				(_port(_int status 11 0 121(_ent (_out))))
			)
		)
	)
	(_inst pc 0 153(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 164(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 175(_comp mid_reg)
		(_gen
			((size)((i 60)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 60)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst exec_to_mem 0 186(_comp mid_reg)
		(_gen
			((size)((i 45)))
		)
		(_port
			((input)(exec_to_mem_set))
			((reset)(reset))
			((clk)(clk))
			((output)(exec_to_mem_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 45)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst mem_to_wb 0 197(_comp mid_reg)
		(_gen
			((size)((i 26)))
		)
		(_port
			((input)(mem_to_wb_set))
			((reset)(reset))
			((clk)(clk))
			((output)(mem_to_wb_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 26)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 209(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 221(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((pc_in)(pc_get))
			((write_reg1)(mem_to_wb_get(d_25_22)))
			((write_reg2)(_string \"1001"\))
			((reg_write1)(mem_to_wb_get(21)))
			((reg_write2)(mem_to_wb_get(20)))
			((write_data1)(mem_to_wb_get(d_19_4)))
			((write_data2)(static_data_to_write))
			((rs)(id_to_exec_set(d_55_40)))
			((rd)(id_to_exec_set(d_39_24)))
			((rd_address)(id_to_exec_set(d_59_56)))
			((extended_immediate)(id_to_exec_set(d_23_8)))
			((pc_out)(pc_set))
			((write_back)(id_to_exec_set(7)))
			((mem_write)(id_to_exec_set(6)))
			((is_addm)(id_to_exec_set(2)))
			((is_lw)(id_to_exec_set(0)))
			((status_write)(id_to_exec_set(1)))
			((alu_src)(id_to_exec_set(3)))
			((alu_op)(id_to_exec_set(d_5_4)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((pc_in)(pc_in))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((rd_address)(rd_address))
				((pc_out)(pc_out))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
				((is_lw)(is_lw))
			)
		)
	)
	(_inst exec_stage_comp 0 255(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_55_40)))
			((D2)(id_to_exec_get(d_39_24)))
			((Immed)(id_to_exec_get(d_23_8)))
			((AluSrc)(id_to_exec_get(3)))
			((AluOP)(id_to_exec_get(d_5_4)))
			((result)(exec_to_mem_set(d_19_4)))
			((status)(exec_to_mem_set(d_3_0)))
		)
		(_use(_ent . exec_stage)
		)
	)
	(_inst mem_stage_comp 0 276(_comp mem_stage)
		(_port
			((exec_res)(exec_to_mem_get(d_19_4)))
			((exec_status)(exec_to_mem_get(d_3_0)))
			((D2)(exec_to_mem_get(d_40_25)))
			((mem_write)(exec_to_mem_get(23)))
			((is_lw)(exec_to_mem_get(20)))
			((is_addm)(exec_to_mem_get(22)))
			((clk)(clk))
			((result)(mem_to_wb_set(d_19_4)))
			((status)(mem_to_wb_set(d_3_0)))
		)
		(_use(_ent . mem_stage)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 68(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 97(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 101(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 103(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 111(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 112(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 125(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 12 0 125(_arch(_uni))))
		(_sig(_int pc_get 12 0 126(_arch(_uni))))
		(_sig(_int instruction_get 12 0 129(_arch(_uni))))
		(_sig(_int instruction_set 12 0 130(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 134(_array -1((_dto i 59 i 0)))))
		(_sig(_int id_to_exec_get 13 0 134(_arch(_uni))))
		(_sig(_int id_to_exec_set 13 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 139(_array -1((_dto i 44 i 0)))))
		(_sig(_int exec_to_mem_get 14 0 139(_arch(_uni))))
		(_sig(_int exec_to_mem_set 14 0 140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 145(_array -1((_dto i 25 i 0)))))
		(_sig(_int mem_to_wb_get 15 0 145(_arch(_uni))))
		(_sig(_int mem_to_wb_set 15 0 146(_arch(_uni))))
		(_sig(_int static_data_to_write 12 0 148(_arch(_uni))))
		(_prcs
			(line__267(_arch 0 0 267(_assignment(_alias((exec_to_mem_set(d_44_41))(id_to_exec_get(d_59_56))))(_trgt(14(d_44_41)))(_sens(11(d_59_56))))))
			(line__268(_arch 1 0 268(_assignment(_alias((exec_to_mem_set(d_40_25))(id_to_exec_get(d_39_24))))(_trgt(14(d_40_25)))(_sens(11(d_39_24))))))
			(line__269(_arch 2 0 269(_assignment(_alias((exec_to_mem_set(24))(id_to_exec_get(7))))(_trgt(14(24)))(_sens(11(7))))))
			(line__270(_arch 3 0 270(_assignment(_alias((exec_to_mem_set(23))(id_to_exec_get(6))))(_trgt(14(23)))(_sens(11(6))))))
			(line__271(_arch 4 0 271(_assignment(_alias((exec_to_mem_set(22))(id_to_exec_get(2))))(_trgt(14(22)))(_sens(11(2))))))
			(line__272(_arch 5 0 272(_assignment(_alias((exec_to_mem_set(21))(id_to_exec_get(1))))(_trgt(14(21)))(_sens(11(1))))))
			(line__273(_arch 6 0 273(_assignment(_alias((exec_to_mem_set(20))(id_to_exec_get(0))))(_trgt(14(20)))(_sens(11(0))))))
			(line__290(_arch 7 0 290(_assignment(_alias((exec_to_mem_set(d_28_25))(id_to_exec_get(d_59_56))))(_trgt(14(d_28_25)))(_sens(11(d_59_56))))))
			(line__291(_arch 8 0 291(_assignment(_alias((exec_to_mem_set(24))(id_to_exec_get(7))))(_trgt(14(24)))(_sens(11(7))))))
			(line__292(_arch 9 0 292(_assignment(_alias((exec_to_mem_set(23))(id_to_exec_get(6))))(_trgt(14(23)))(_sens(11(6))))))
			(line__293(_arch 10 0 293(_assignment(_alias((exec_to_mem_set(22))(id_to_exec_get(2))))(_trgt(14(22)))(_sens(11(2))))))
			(line__294(_arch 11 0 294(_assignment(_alias((exec_to_mem_set(21))(id_to_exec_get(1))))(_trgt(14(21)))(_sens(11(1))))))
			(line__295(_arch 12 0 295(_assignment(_alias((exec_to_mem_set(20))(id_to_exec_get(0))))(_trgt(14(20)))(_sens(11(0))))))
			(line__297(_arch 13 0 297(_assignment(_alias((mem_to_wb_set(d_25_22))(exec_to_mem_get(d_44_41))))(_trgt(16(d_25_22)))(_sens(13(d_44_41))))))
			(line__298(_arch 14 0 298(_assignment(_alias((mem_to_wb_set(21))(exec_to_mem_get(24))))(_trgt(16(21)))(_sens(13(24))))))
			(line__299(_arch 15 0 299(_assignment(_alias((mem_to_wb_set(20))(exec_to_mem_get(21))))(_trgt(16(20)))(_sens(13(21))))))
			(line__302(_arch 16 0 302(_assignment(_trgt(17))(_sens(15(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . gate_level 19 -1)
)
I 000056 55 2521          1689005971629 TB_ARCHITECTURE
(_unit VHDL(cap23_tb 0 10(tb_architecture 0 13))
	(_version vef)
	(_time 1689005971630 2023.07.10 19:49:31)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code f9f8f8a9f1afadeafffceaa0fefefdfffbfffafff8)
	(_coverage d)
	(_ent
		(_time 1689005893627)
	)
	(_comp
		(cap23
			(_object
				(_port(_int clk -1 0 17(_ent (_in))))
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int set_pc -1 0 19(_ent (_in))))
				(_port(_int set_pc_value 0 0 20(_ent (_in))))
				(_port(_int im_write_address 1 0 21(_ent (_in))))
				(_port(_int im_write_data 0 0 22(_ent (_in))))
				(_port(_int im_reg_write -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 43(_comp cap23)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_pc)(set_pc))
			((set_pc_value)(set_pc_value))
			((im_write_address)(im_write_address))
			((im_write_data)(im_write_data))
			((im_reg_write)(im_reg_write))
		)
		(_use(_ent . cap23)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int clk -1 0 27(_arch(_uni))))
		(_sig(_int reset -1 0 28(_arch(_uni))))
		(_sig(_int set_pc -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int set_pc_value 2 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 31(_array -1((_dto i 9 i 0)))))
		(_sig(_int im_write_address 3 0 31(_arch(_uni))))
		(_sig(_int im_write_data 2 0 32(_arch(_uni))))
		(_sig(_int im_reg_write -1 0 33(_arch(_uni))))
		(_var(_int file_handler -2 0 37(_arch(_code 1))))
		(_sig(_int instruction 2 0 38(_arch(_uni))))
		(_var(_int row -3 0 55(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_array -1((_dto i 15 i 0)))))
		(_var(_int v_data_read 4 0 56(_prcs 0)))
		(_prcs
			(line__54(_arch 0 0 54(_prcs(_wait_for)(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext HREAD(2 12))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(777793070 774790190 1936933212 1818389861 1885106789 1919381362 1697541473 25976)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 431 0 testbench_for_cap23
(_configuration VHDL (testbench_for_cap23 0 74 (cap23_tb))
	(_version vef)
	(_time 1689005982502 2023.07.10 19:49:42)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code 747a2475752223637075662e2072217277727c7122)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cap23 gate_level
			)
		)
	)
	(_use(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_TEXTIO)))
)
I 000056 55 2521          1689005991142 TB_ARCHITECTURE
(_unit VHDL(cap23_tb 0 10(tb_architecture 0 13))
	(_version vef)
	(_time 1689005991143 2023.07.10 19:49:51)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 35616030316361263330266c323231333733363334)
	(_coverage d)
	(_ent
		(_time 1689005893627)
	)
	(_comp
		(cap23
			(_object
				(_port(_int clk -1 0 17(_ent (_in))))
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int set_pc -1 0 19(_ent (_in))))
				(_port(_int set_pc_value 0 0 20(_ent (_in))))
				(_port(_int im_write_address 1 0 21(_ent (_in))))
				(_port(_int im_write_data 0 0 22(_ent (_in))))
				(_port(_int im_reg_write -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 43(_comp cap23)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_pc)(set_pc))
			((set_pc_value)(set_pc_value))
			((im_write_address)(im_write_address))
			((im_write_data)(im_write_data))
			((im_reg_write)(im_reg_write))
		)
		(_use(_ent . cap23)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int clk -1 0 27(_arch(_uni))))
		(_sig(_int reset -1 0 28(_arch(_uni))))
		(_sig(_int set_pc -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int set_pc_value 2 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 31(_array -1((_dto i 9 i 0)))))
		(_sig(_int im_write_address 3 0 31(_arch(_uni))))
		(_sig(_int im_write_data 2 0 32(_arch(_uni))))
		(_sig(_int im_reg_write -1 0 33(_arch(_uni))))
		(_var(_int file_handler -2 0 37(_arch(_code 1))))
		(_sig(_int instruction 2 0 38(_arch(_uni))))
		(_var(_int row -3 0 55(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_array -1((_dto i 15 i 0)))))
		(_var(_int v_data_read 4 0 56(_prcs 0)))
		(_prcs
			(line__54(_arch 0 0 54(_prcs(_wait_for)(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext HREAD(2 12))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(777793070 774790190 1936933212 1818389861 1885106789 1919381362 1697541473 25976)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 431 0 testbench_for_cap23
(_configuration VHDL (testbench_for_cap23 0 74 (cap23_tb))
	(_version vef)
	(_time 1689006071416 2023.07.10 19:51:11)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code ce9fc29b9e9899d9cacfdc949ac89bc8cdc8c6cb98)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cap23 gate_level
			)
		)
	)
	(_use(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_TEXTIO)))
)
I 000056 55 2625          1689006151573 TB_ARCHITECTURE
(_unit VHDL(cap23_tb 0 10(tb_architecture 0 13))
	(_version vef)
	(_time 1689006151574 2023.07.10 19:52:31)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code eaefe8b9babcbef9eceef9b3ededeeece8ece9eceb)
	(_coverage d)
	(_ent
		(_time 1689005893627)
	)
	(_comp
		(cap23
			(_object
				(_port(_int clk -1 0 17(_ent (_in))))
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int set_pc -1 0 19(_ent (_in))))
				(_port(_int set_pc_value 0 0 20(_ent (_in))))
				(_port(_int im_write_address 1 0 21(_ent (_in))))
				(_port(_int im_write_data 0 0 22(_ent (_in))))
				(_port(_int im_reg_write -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 43(_comp cap23)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_pc)(set_pc))
			((set_pc_value)(set_pc_value))
			((im_write_address)(im_write_address))
			((im_write_data)(im_write_data))
			((im_reg_write)(im_reg_write))
		)
		(_use(_ent . cap23)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int clk -1 0 27(_arch(_uni))))
		(_sig(_int reset -1 0 28(_arch(_uni))))
		(_sig(_int set_pc -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int set_pc_value 2 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 31(_array -1((_dto i 9 i 0)))))
		(_sig(_int im_write_address 3 0 31(_arch(_uni))))
		(_sig(_int im_write_data 2 0 32(_arch(_uni))))
		(_sig(_int im_reg_write -1 0 33(_arch(_uni))))
		(_var(_int file_handler -2 0 37(_arch(_code 1))))
		(_sig(_int instruction 2 0 38(_arch(_uni))))
		(_var(_int row -3 0 55(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_array -1((_dto i 15 i 0)))))
		(_var(_int instruction 4 0 56(_prcs 0)))
		(_prcs
			(line__54(_arch 0 0 54(_prcs(_wait_for)(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext HREAD(2 12))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(3 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(777793070 774790190 1936933212 1818389861 1885106789 1919381362 1697541473 25976)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 431 0 testbench_for_cap23
(_configuration VHDL (testbench_for_cap23 0 74 (cap23_tb))
	(_version vef)
	(_time 1689006151595 2023.07.10 19:52:31)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code fafeffaaaeacadedfefbe8a0aefcaffcf9fcf2ffac)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cap23 gate_level
			)
		)
	)
	(_use(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_TEXTIO)))
)
I 000056 55 2623          1689006309161 TB_ARCHITECTURE
(_unit VHDL(cap23_tb 0 10(tb_architecture 0 13))
	(_version vef)
	(_time 1689006309162 2023.07.10 19:55:09)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 747b7e75712220677270672d737370727672777275)
	(_coverage d)
	(_ent
		(_time 1689005893627)
	)
	(_comp
		(cap23
			(_object
				(_port(_int clk -1 0 17(_ent (_in))))
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int set_pc -1 0 19(_ent (_in))))
				(_port(_int set_pc_value 0 0 20(_ent (_in))))
				(_port(_int im_write_address 1 0 21(_ent (_in))))
				(_port(_int im_write_data 0 0 22(_ent (_in))))
				(_port(_int im_reg_write -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 43(_comp cap23)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_pc)(set_pc))
			((set_pc_value)(set_pc_value))
			((im_write_address)(im_write_address))
			((im_write_data)(im_write_data))
			((im_reg_write)(im_reg_write))
		)
		(_use(_ent . cap23)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int clk -1 0 27(_arch(_uni))))
		(_sig(_int reset -1 0 28(_arch(_uni))))
		(_sig(_int set_pc -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int set_pc_value 2 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 31(_array -1((_dto i 9 i 0)))))
		(_sig(_int im_write_address 3 0 31(_arch(_uni))))
		(_sig(_int im_write_data 2 0 32(_arch(_uni))))
		(_sig(_int im_reg_write -1 0 33(_arch(_uni))))
		(_var(_int file_handler -2 0 37(_arch(_code 1))))
		(_sig(_int instruction 2 0 38(_arch(_uni))))
		(_var(_int row -3 0 55(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_array -1((_dto i 15 i 0)))))
		(_var(_int instruction 4 0 56(_prcs 0)))
		(_prcs
			(line__54(_arch 0 0 54(_prcs(_wait_for)(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(2 6))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(3 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(777793070 774790190 1936933212 1818389861 1885106789 1919381362 1697541473 25976)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 431 0 testbench_for_cap23
(_configuration VHDL (testbench_for_cap23 0 89 (cap23_tb))
	(_version vef)
	(_time 1689007268831 2023.07.10 20:11:08)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code 2c287d287a7a7b3b282d3e76782a792a2f2a24297a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cap23 gate_level
			)
		)
	)
	(_use(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_TEXTIO)))
)
I 000056 55 2630          1689007278325 TB_ARCHITECTURE
(_unit VHDL(cap23_tb 0 10(tb_architecture 0 13))
	(_version vef)
	(_time 1689007278326 2023.07.10 20:11:18)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 4848484a411e1c5b4f4d5b114f4f4c4e4a4e4b4e49)
	(_coverage d)
	(_ent
		(_time 1689005893627)
	)
	(_comp
		(cap23
			(_object
				(_port(_int clk -1 0 17(_ent (_in))))
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int set_pc -1 0 19(_ent (_in))))
				(_port(_int set_pc_value 0 0 20(_ent (_in))))
				(_port(_int im_write_address 1 0 21(_ent (_in))))
				(_port(_int im_write_data 0 0 22(_ent (_in))))
				(_port(_int im_reg_write -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 43(_comp cap23)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_pc)(set_pc))
			((set_pc_value)(set_pc_value))
			((im_write_address)(im_write_address))
			((im_write_data)(im_write_data))
			((im_reg_write)(im_reg_write))
		)
		(_use(_ent . cap23)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int clk -1 0 27(_arch(_uni))))
		(_sig(_int reset -1 0 28(_arch(_uni))))
		(_sig(_int set_pc -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int set_pc_value 2 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 31(_array -1((_dto i 9 i 0)))))
		(_sig(_int im_write_address 3 0 31(_arch(_uni))))
		(_sig(_int im_write_data 2 0 32(_arch(_uni))))
		(_sig(_int im_reg_write -1 0 33(_arch(_uni))))
		(_var(_int file_handler -2 0 37(_arch(_code 1))))
		(_sig(_int instruction 2 0 38(_arch(_uni))))
		(_var(_int row -3 0 55(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_array -1((_dto i 15 i 0)))))
		(_var(_int instruction 4 0 56(_prcs 0)))
		(_prcs
			(line__54(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)(4)(5)(6))(_mon)(_read(4)))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(2 6))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 514)
		(777793070 774790190 1936933212 1818389861 1885106789 1919381362 1697541473 25976)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 431 0 testbench_for_cap23
(_configuration VHDL (testbench_for_cap23 0 89 (cap23_tb))
	(_version vef)
	(_time 1689007278343 2023.07.10 20:11:18)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code 58595f5b550e0f4f5c594a020c5e0d5e5b5e505d0e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cap23 gate_level
			)
		)
	)
	(_use(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_TEXTIO)))
)
I 000056 55 2630          1689007308814 TB_ARCHITECTURE
(_unit VHDL(cap23_tb 0 10(tb_architecture 0 13))
	(_version vef)
	(_time 1689007308815 2023.07.10 20:11:48)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 5d0f0f5e080b094e5a584e045a5a595b5f5b5e5b5c)
	(_coverage d)
	(_ent
		(_time 1689005893627)
	)
	(_comp
		(cap23
			(_object
				(_port(_int clk -1 0 17(_ent (_in))))
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int set_pc -1 0 19(_ent (_in))))
				(_port(_int set_pc_value 0 0 20(_ent (_in))))
				(_port(_int im_write_address 1 0 21(_ent (_in))))
				(_port(_int im_write_data 0 0 22(_ent (_in))))
				(_port(_int im_reg_write -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 43(_comp cap23)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_pc)(set_pc))
			((set_pc_value)(set_pc_value))
			((im_write_address)(im_write_address))
			((im_write_data)(im_write_data))
			((im_reg_write)(im_reg_write))
		)
		(_use(_ent . cap23)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int clk -1 0 27(_arch(_uni))))
		(_sig(_int reset -1 0 28(_arch(_uni))))
		(_sig(_int set_pc -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int set_pc_value 2 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 31(_array -1((_dto i 9 i 0)))))
		(_sig(_int im_write_address 3 0 31(_arch(_uni))))
		(_sig(_int im_write_data 2 0 32(_arch(_uni))))
		(_sig(_int im_reg_write -1 0 33(_arch(_uni))))
		(_var(_int file_handler -2 0 37(_arch(_code 1))))
		(_sig(_int instruction 2 0 38(_arch(_uni))))
		(_var(_int row -3 0 55(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_array -1((_dto i 15 i 0)))))
		(_var(_int instruction 4 0 56(_prcs 0)))
		(_prcs
			(line__54(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)(4)(5)(6))(_mon)(_read(4)))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(2 6))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 514)
		(777793070 774790190 1936933212 1818389861 1885106789 1919381362 1697541473 25976)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 431 0 testbench_for_cap23
(_configuration VHDL (testbench_for_cap23 0 89 (cap23_tb))
	(_version vef)
	(_time 1689007308822 2023.07.10 20:11:48)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code 6c3f396c3a3a3b7b686d7e36386a396a6f6a64693a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cap23 gate_level
			)
		)
	)
	(_use(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_TEXTIO)))
)
I 000056 55 2630          1689007349505 TB_ARCHITECTURE
(_unit VHDL(cap23_tb 0 10(tb_architecture 0 13))
	(_version vef)
	(_time 1689007349506 2023.07.10 20:12:29)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 4c4d464e1e1a185f4b485f154b4b484a4e4a4f4a4d)
	(_coverage d)
	(_ent
		(_time 1689005893627)
	)
	(_comp
		(cap23
			(_object
				(_port(_int clk -1 0 17(_ent (_in))))
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int set_pc -1 0 19(_ent (_in))))
				(_port(_int set_pc_value 0 0 20(_ent (_in))))
				(_port(_int im_write_address 1 0 21(_ent (_in))))
				(_port(_int im_write_data 0 0 22(_ent (_in))))
				(_port(_int im_reg_write -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 43(_comp cap23)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_pc)(set_pc))
			((set_pc_value)(set_pc_value))
			((im_write_address)(im_write_address))
			((im_write_data)(im_write_data))
			((im_reg_write)(im_reg_write))
		)
		(_use(_ent . cap23)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int clk -1 0 27(_arch(_uni))))
		(_sig(_int reset -1 0 28(_arch(_uni))))
		(_sig(_int set_pc -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int set_pc_value 2 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 31(_array -1((_dto i 9 i 0)))))
		(_sig(_int im_write_address 3 0 31(_arch(_uni))))
		(_sig(_int im_write_data 2 0 32(_arch(_uni))))
		(_sig(_int im_reg_write -1 0 33(_arch(_uni))))
		(_var(_int file_handler -2 0 37(_arch(_code 1))))
		(_sig(_int instruction 2 0 38(_arch(_uni))))
		(_var(_int row -3 0 55(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_array -1((_dto i 15 i 0)))))
		(_var(_int instruction 4 0 56(_prcs 0)))
		(_prcs
			(line__54(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)(4)(5)(6))(_mon)(_read(4)))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(2 6))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 514)
		(777793070 774790190 1936933212 1818389861 1885106789 1919381362 1697541473 25976)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 431 0 testbench_for_cap23
(_configuration VHDL (testbench_for_cap23 0 90 (cap23_tb))
	(_version vef)
	(_time 1689007349517 2023.07.10 20:12:29)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code 5c5c515f0a0a0b4b585d4e06085a095a5f5a54590a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cap23 gate_level
			)
		)
	)
	(_use(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_TEXTIO)))
)
I 000051 55 1422          1689007988619 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version vef)
	(_time 1689007988620 2023.07.10 20:23:08)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters dbg tan)
	(_code e1e4e1b2b5b7b6f6e7e1f3bab5e7e2e6e5e7e8e7b7)
	(_coverage d)
	(_ent
		(_time 1689001768088)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 21(_array 2((_to i 0 i 1535)))))
		(_sig(_int data 3 0 22(_arch(_uni))))
		(_var(_int index -2 0 27(_prcs 0)))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(6)(5))(_sens(4))(_mon)(_read(6)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 1 -1)
)
V 000051 55 1421          1689008050112 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version vef)
	(_time 1689008050113 2023.07.10 20:24:10)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters dbg tan)
	(_code 0d09550b0c5b5a1a0b0f1f56590b0e0a090b040b5b)
	(_coverage d)
	(_ent
		(_time 1689001768088)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 21(_array 2((_to i 0 i 511)))))
		(_sig(_int data 3 0 22(_arch(_uni))))
		(_var(_int index -2 0 27(_prcs 0)))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(5)(6))(_sens(4))(_mon)(_read(1)(2)(3)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 1 -1)
)
I 000056 55 2630          1689008089674 TB_ARCHITECTURE
(_unit VHDL(cap23_tb 0 10(tb_architecture 0 13))
	(_version vef)
	(_time 1689008089675 2023.07.10 20:24:49)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 98cd9f9791cecc8b9f9c8bc19f9f9c9e9a9e9b9e99)
	(_coverage d)
	(_ent
		(_time 1689005893627)
	)
	(_comp
		(cap23
			(_object
				(_port(_int clk -1 0 17(_ent (_in))))
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int set_pc -1 0 19(_ent (_in))))
				(_port(_int set_pc_value 0 0 20(_ent (_in))))
				(_port(_int im_write_address 1 0 21(_ent (_in))))
				(_port(_int im_write_data 0 0 22(_ent (_in))))
				(_port(_int im_reg_write -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 43(_comp cap23)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_pc)(set_pc))
			((set_pc_value)(set_pc_value))
			((im_write_address)(im_write_address))
			((im_write_data)(im_write_data))
			((im_reg_write)(im_reg_write))
		)
		(_use(_ent . cap23)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int clk -1 0 27(_arch(_uni))))
		(_sig(_int reset -1 0 28(_arch(_uni))))
		(_sig(_int set_pc -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int set_pc_value 2 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 31(_array -1((_dto i 9 i 0)))))
		(_sig(_int im_write_address 3 0 31(_arch(_uni))))
		(_sig(_int im_write_data 2 0 32(_arch(_uni))))
		(_sig(_int im_reg_write -1 0 33(_arch(_uni))))
		(_var(_int file_handler -2 0 37(_arch(_code 1))))
		(_sig(_int instruction 2 0 38(_arch(_uni))))
		(_var(_int row -3 0 55(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_array -1((_dto i 15 i 0)))))
		(_var(_int instruction 4 0 56(_prcs 0)))
		(_prcs
			(line__54(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)(4)(5)(6))(_mon)(_read(4)))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(2 6))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 514)
		(777793070 774790190 1936933212 1818389861 1885106789 1919381362 1697541473 25976)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 431 0 testbench_for_cap23
(_configuration VHDL (testbench_for_cap23 0 90 (cap23_tb))
	(_version vef)
	(_time 1689008089691 2023.07.10 20:24:49)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code a8fca8ffa5feffbfaca9baf2fcaefdaeabaea0adfe)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cap23 gate_level
			)
		)
	)
	(_use(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_TEXTIO)))
)
I 000056 55 2630          1689008093425 TB_ARCHITECTURE
(_unit VHDL(cap23_tb 0 10(tb_architecture 0 13))
	(_version vef)
	(_time 1689008093426 2023.07.10 20:24:53)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 3e6c3e3b6a686a2d393a2d6739393a383c383d383f)
	(_coverage d)
	(_ent
		(_time 1689005893627)
	)
	(_comp
		(cap23
			(_object
				(_port(_int clk -1 0 17(_ent (_in))))
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int set_pc -1 0 19(_ent (_in))))
				(_port(_int set_pc_value 0 0 20(_ent (_in))))
				(_port(_int im_write_address 1 0 21(_ent (_in))))
				(_port(_int im_write_data 0 0 22(_ent (_in))))
				(_port(_int im_reg_write -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 43(_comp cap23)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_pc)(set_pc))
			((set_pc_value)(set_pc_value))
			((im_write_address)(im_write_address))
			((im_write_data)(im_write_data))
			((im_reg_write)(im_reg_write))
		)
		(_use(_ent . cap23)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int clk -1 0 27(_arch(_uni))))
		(_sig(_int reset -1 0 28(_arch(_uni))))
		(_sig(_int set_pc -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int set_pc_value 2 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 31(_array -1((_dto i 9 i 0)))))
		(_sig(_int im_write_address 3 0 31(_arch(_uni))))
		(_sig(_int im_write_data 2 0 32(_arch(_uni))))
		(_sig(_int im_reg_write -1 0 33(_arch(_uni))))
		(_var(_int file_handler -2 0 37(_arch(_code 1))))
		(_sig(_int instruction 2 0 38(_arch(_uni))))
		(_var(_int row -3 0 55(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_array -1((_dto i 15 i 0)))))
		(_var(_int instruction 4 0 56(_prcs 0)))
		(_prcs
			(line__54(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)(4)(5)(6))(_mon)(_read(4)))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(2 6))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 514)
		(777793070 774790190 1936933212 1818389861 1885106789 1919381362 1697541473 25976)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 431 0 testbench_for_cap23
(_configuration VHDL (testbench_for_cap23 0 90 (cap23_tb))
	(_version vef)
	(_time 1689008093434 2023.07.10 20:24:53)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code 4e1d494c1e1819594a4f5c141a481b484d48464b18)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cap23 gate_level
			)
		)
	)
	(_use(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_TEXTIO)))
)
I 000056 55 2630          1689008095697 TB_ARCHITECTURE
(_unit VHDL(cap23_tb 0 10(tb_architecture 0 13))
	(_version vef)
	(_time 1689008095698 2023.07.10 20:24:55)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 27757723217173342023347e202023212521242126)
	(_coverage d)
	(_ent
		(_time 1689005893627)
	)
	(_comp
		(cap23
			(_object
				(_port(_int clk -1 0 17(_ent (_in))))
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int set_pc -1 0 19(_ent (_in))))
				(_port(_int set_pc_value 0 0 20(_ent (_in))))
				(_port(_int im_write_address 1 0 21(_ent (_in))))
				(_port(_int im_write_data 0 0 22(_ent (_in))))
				(_port(_int im_reg_write -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 43(_comp cap23)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_pc)(set_pc))
			((set_pc_value)(set_pc_value))
			((im_write_address)(im_write_address))
			((im_write_data)(im_write_data))
			((im_reg_write)(im_reg_write))
		)
		(_use(_ent . cap23)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int clk -1 0 27(_arch(_uni))))
		(_sig(_int reset -1 0 28(_arch(_uni))))
		(_sig(_int set_pc -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int set_pc_value 2 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 31(_array -1((_dto i 9 i 0)))))
		(_sig(_int im_write_address 3 0 31(_arch(_uni))))
		(_sig(_int im_write_data 2 0 32(_arch(_uni))))
		(_sig(_int im_reg_write -1 0 33(_arch(_uni))))
		(_var(_int file_handler -2 0 37(_arch(_code 1))))
		(_sig(_int instruction 2 0 38(_arch(_uni))))
		(_var(_int row -3 0 55(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_array -1((_dto i 15 i 0)))))
		(_var(_int instruction 4 0 56(_prcs 0)))
		(_prcs
			(line__54(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)(4)(5)(6))(_mon)(_read(4)))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(2 6))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 514)
		(777793070 774790190 1936933212 1818389861 1885106789 1919381362 1697541473 25976)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 431 0 testbench_for_cap23
(_configuration VHDL (testbench_for_cap23 0 90 (cap23_tb))
	(_version vef)
	(_time 1689008095710 2023.07.10 20:24:55)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code 37646032356160203336256d6331623134313f3261)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cap23 gate_level
			)
		)
	)
	(_use(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_TEXTIO)))
)
I 000056 55 2630          1689008473179 TB_ARCHITECTURE
(_unit VHDL(cap23_tb 0 10(tb_architecture 0 13))
	(_version vef)
	(_time 1689008473180 2023.07.10 20:31:13)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code b4bbe2e0b1e2e0a7b3b0a7edb3b3b0b2b6b2b7b2b5)
	(_coverage d)
	(_ent
		(_time 1689005893627)
	)
	(_comp
		(cap23
			(_object
				(_port(_int clk -1 0 17(_ent (_in))))
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int set_pc -1 0 19(_ent (_in))))
				(_port(_int set_pc_value 0 0 20(_ent (_in))))
				(_port(_int im_write_address 1 0 21(_ent (_in))))
				(_port(_int im_write_data 0 0 22(_ent (_in))))
				(_port(_int im_reg_write -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 43(_comp cap23)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_pc)(set_pc))
			((set_pc_value)(set_pc_value))
			((im_write_address)(im_write_address))
			((im_write_data)(im_write_data))
			((im_reg_write)(im_reg_write))
		)
		(_use(_ent . cap23)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int clk -1 0 27(_arch(_uni))))
		(_sig(_int reset -1 0 28(_arch(_uni))))
		(_sig(_int set_pc -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int set_pc_value 2 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 31(_array -1((_dto i 9 i 0)))))
		(_sig(_int im_write_address 3 0 31(_arch(_uni))))
		(_sig(_int im_write_data 2 0 32(_arch(_uni))))
		(_sig(_int im_reg_write -1 0 33(_arch(_uni))))
		(_var(_int file_handler -2 0 37(_arch(_code 1))))
		(_sig(_int instruction 2 0 38(_arch(_uni))))
		(_var(_int row -3 0 55(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_array -1((_dto i 15 i 0)))))
		(_var(_int instruction 4 0 56(_prcs 0)))
		(_prcs
			(line__54(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)(4)(5)(6))(_mon)(_read(4)))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(2 6))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 770)
		(777793070 774790190 1936933212 1818389861 1885106789 1919381362 1697541473 25976)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 431 0 testbench_for_cap23
(_configuration VHDL (testbench_for_cap23 0 90 (cap23_tb))
	(_version vef)
	(_time 1689008473193 2023.07.10 20:31:13)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code b4bae5e0b5e2e3a3b0b5a6eee0b2e1b2b7b2bcb1e2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cap23 gate_level
			)
		)
	)
	(_use(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_TEXTIO)))
)
I 000056 55 2630          1689008584378 TB_ARCHITECTURE
(_unit VHDL(cap23_tb 0 10(tb_architecture 0 13))
	(_version vef)
	(_time 1689008584379 2023.07.10 20:33:04)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 07040501015153140003145e000003010501040106)
	(_coverage d)
	(_ent
		(_time 1689005893627)
	)
	(_comp
		(cap23
			(_object
				(_port(_int clk -1 0 17(_ent (_in))))
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int set_pc -1 0 19(_ent (_in))))
				(_port(_int set_pc_value 0 0 20(_ent (_in))))
				(_port(_int im_write_address 1 0 21(_ent (_in))))
				(_port(_int im_write_data 0 0 22(_ent (_in))))
				(_port(_int im_reg_write -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 43(_comp cap23)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_pc)(set_pc))
			((set_pc_value)(set_pc_value))
			((im_write_address)(im_write_address))
			((im_write_data)(im_write_data))
			((im_reg_write)(im_reg_write))
		)
		(_use(_ent . cap23)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int clk -1 0 27(_arch(_uni))))
		(_sig(_int reset -1 0 28(_arch(_uni))))
		(_sig(_int set_pc -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int set_pc_value 2 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 31(_array -1((_dto i 9 i 0)))))
		(_sig(_int im_write_address 3 0 31(_arch(_uni))))
		(_sig(_int im_write_data 2 0 32(_arch(_uni))))
		(_sig(_int im_reg_write -1 0 33(_arch(_uni))))
		(_var(_int file_handler -2 0 37(_arch(_code 1))))
		(_sig(_int instruction 2 0 38(_arch(_uni))))
		(_var(_int row -3 0 55(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_array -1((_dto i 15 i 0)))))
		(_var(_int instruction 4 0 56(_prcs 0)))
		(_prcs
			(line__54(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)(4)(5)(6))(_mon)(_read(4)))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(2 6))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 515)
		(777793070 774790190 1936933212 1818389861 1885106789 1919381362 1697541473 25976)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 431 0 testbench_for_cap23
(_configuration VHDL (testbench_for_cap23 0 90 (cap23_tb))
	(_version vef)
	(_time 1689008584385 2023.07.10 20:33:04)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code 17151210154140001316054d4311421114111f1241)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cap23 gate_level
			)
		)
	)
	(_use(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_TEXTIO)))
)
I 000056 55 2630          1689011154134 TB_ARCHITECTURE
(_unit VHDL(cap23_tb 0 10(tb_architecture 0 13))
	(_version vef)
	(_time 1689011154135 2023.07.10 21:15:54)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 2d232929787b793e2a293e742a2a292b2f2b2e2b2c)
	(_coverage d)
	(_ent
		(_time 1689005893627)
	)
	(_comp
		(cap23
			(_object
				(_port(_int clk -1 0 17(_ent (_in))))
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int set_pc -1 0 19(_ent (_in))))
				(_port(_int set_pc_value 0 0 20(_ent (_in))))
				(_port(_int im_write_address 1 0 21(_ent (_in))))
				(_port(_int im_write_data 0 0 22(_ent (_in))))
				(_port(_int im_reg_write -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 43(_comp cap23)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_pc)(set_pc))
			((set_pc_value)(set_pc_value))
			((im_write_address)(im_write_address))
			((im_write_data)(im_write_data))
			((im_reg_write)(im_reg_write))
		)
		(_use(_ent . cap23)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int clk -1 0 27(_arch(_uni))))
		(_sig(_int reset -1 0 28(_arch(_uni))))
		(_sig(_int set_pc -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int set_pc_value 2 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 31(_array -1((_dto i 9 i 0)))))
		(_sig(_int im_write_address 3 0 31(_arch(_uni))))
		(_sig(_int im_write_data 2 0 32(_arch(_uni))))
		(_sig(_int im_reg_write -1 0 33(_arch(_uni))))
		(_var(_int file_handler -2 0 37(_arch(_code 1))))
		(_sig(_int instruction 2 0 38(_arch(_uni))))
		(_var(_int row -3 0 55(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_array -1((_dto i 15 i 0)))))
		(_var(_int instruction 4 0 56(_prcs 0)))
		(_prcs
			(line__54(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)(4)(5)(6))(_mon)(_read(4)))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(2 6))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 515)
		(777793070 774790190 1936933212 1818389861 1885106789 1919381362 1697541473 25976)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 431 0 testbench_for_cap23
(_configuration VHDL (testbench_for_cap23 0 90 (cap23_tb))
	(_version vef)
	(_time 1689011154138 2023.07.10 21:15:54)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code 2d222e297c7b7a3a292c3f77792b782b2e2b25287b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cap23 gate_level
			)
		)
	)
	(_use(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_TEXTIO)))
)
I 000056 55 2630          1689011452371 TB_ARCHITECTURE
(_unit VHDL(cap23_tb 0 10(tb_architecture 0 13))
	(_version vef)
	(_time 1689011452372 2023.07.10 21:20:52)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 27202023217173342023347e202023212521242126)
	(_coverage d)
	(_ent
		(_time 1689005893627)
	)
	(_comp
		(cap23
			(_object
				(_port(_int clk -1 0 17(_ent (_in))))
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int set_pc -1 0 19(_ent (_in))))
				(_port(_int set_pc_value 0 0 20(_ent (_in))))
				(_port(_int im_write_address 1 0 21(_ent (_in))))
				(_port(_int im_write_data 0 0 22(_ent (_in))))
				(_port(_int im_reg_write -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 43(_comp cap23)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_pc)(set_pc))
			((set_pc_value)(set_pc_value))
			((im_write_address)(im_write_address))
			((im_write_data)(im_write_data))
			((im_reg_write)(im_reg_write))
		)
		(_use(_ent . cap23)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int clk -1 0 27(_arch(_uni))))
		(_sig(_int reset -1 0 28(_arch(_uni))))
		(_sig(_int set_pc -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int set_pc_value 2 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 31(_array -1((_dto i 9 i 0)))))
		(_sig(_int im_write_address 3 0 31(_arch(_uni))))
		(_sig(_int im_write_data 2 0 32(_arch(_uni))))
		(_sig(_int im_reg_write -1 0 33(_arch(_uni))))
		(_var(_int file_handler -2 0 37(_arch(_code 1))))
		(_sig(_int instruction 2 0 38(_arch(_uni))))
		(_var(_int row -3 0 55(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_array -1((_dto i 15 i 0)))))
		(_var(_int instruction 4 0 56(_prcs 0)))
		(_prcs
			(line__54(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)(4)(5)(6))(_mon)(_read(4)))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(2 6))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 515)
		(777793070 774790190 1936933212 1818389861 1885106789 1919381362 1697541473 25976)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 431 0 testbench_for_cap23
(_configuration VHDL (testbench_for_cap23 0 90 (cap23_tb))
	(_version vef)
	(_time 1689011452375 2023.07.10 21:20:52)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code 27212723257170302326357d7321722124212f2271)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cap23 gate_level
			)
		)
	)
	(_use(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_TEXTIO)))
)
I 000056 55 2565          1689011529146 TB_ARCHITECTURE
(_unit VHDL(cap23_tb 0 10(tb_architecture 0 13))
	(_version vef)
	(_time 1689011529147 2023.07.10 21:22:09)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 14161713114240071310074d131310121612171215)
	(_coverage d)
	(_ent
		(_time 1689005893627)
	)
	(_comp
		(cap23
			(_object
				(_port(_int clk -1 0 17(_ent (_in))))
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int set_pc -1 0 19(_ent (_in))))
				(_port(_int set_pc_value 0 0 20(_ent (_in))))
				(_port(_int im_write_address 1 0 21(_ent (_in))))
				(_port(_int im_write_data 0 0 22(_ent (_in))))
				(_port(_int im_reg_write -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 43(_comp cap23)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_pc)(set_pc))
			((set_pc_value)(set_pc_value))
			((im_write_address)(im_write_address))
			((im_write_data)(im_write_data))
			((im_reg_write)(im_reg_write))
		)
		(_use(_ent . cap23)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int clk -1 0 27(_arch(_uni))))
		(_sig(_int reset -1 0 28(_arch(_uni))))
		(_sig(_int set_pc -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int set_pc_value 2 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 31(_array -1((_dto i 9 i 0)))))
		(_sig(_int im_write_address 3 0 31(_arch(_uni))))
		(_sig(_int im_write_data 2 0 32(_arch(_uni))))
		(_sig(_int im_reg_write -1 0 33(_arch(_uni))))
		(_var(_int file_handler -2 0 37(_arch(_code 1))))
		(_sig(_int instruction 2 0 38(_arch(_uni))))
		(_var(_int row -3 0 55(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_array -1((_dto i 15 i 0)))))
		(_var(_int instruction 4 0 56(_prcs 0)))
		(_prcs
			(line__54(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)(4)(5)(6))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(2 6))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 515)
		(777793070 774790190 1936933212 1818389861 1885106789 1919381362 1697541473 25976)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 431 0 testbench_for_cap23
(_configuration VHDL (testbench_for_cap23 0 90 (cap23_tb))
	(_version vef)
	(_time 1689011529164 2023.07.10 21:22:09)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code 24272020257273332025367e7022712227222c2172)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cap23 gate_level
			)
		)
	)
	(_use(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_TEXTIO)))
)
I 000051 55 1877          1689012462067 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version vef)
	(_time 1689012462068 2023.07.10 21:37:42)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 3f3f6e3a6c686c29356c2c646a393a383d3a693939)
	(_coverage d)
	(_ent
		(_time 1689001767980)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 29(_array 2((_to i 0 i 13)))))
		(_sig(_int data 3 0 30(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 34(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 1 -1)
)
V 000051 55 1877          1689012466320 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version vef)
	(_time 1689012466321 2023.07.10 21:37:46)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code e8e7b9bbe5bfbbfee2bbfbb3bdeeedefeaedbeeeee)
	(_coverage d)
	(_ent
		(_time 1689001767980)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 29(_array 2((_to i 0 i 13)))))
		(_sig(_int data 3 0 30(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 34(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 1 -1)
)
I 000056 55 2565          1689012471311 TB_ARCHITECTURE
(_unit VHDL(cap23_tb 0 10(tb_architecture 0 13))
	(_version vef)
	(_time 1689012471312 2023.07.10 21:37:51)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 613662616137357266657238666665676367626760)
	(_coverage d)
	(_ent
		(_time 1689005893627)
	)
	(_comp
		(cap23
			(_object
				(_port(_int clk -1 0 17(_ent (_in))))
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int set_pc -1 0 19(_ent (_in))))
				(_port(_int set_pc_value 0 0 20(_ent (_in))))
				(_port(_int im_write_address 1 0 21(_ent (_in))))
				(_port(_int im_write_data 0 0 22(_ent (_in))))
				(_port(_int im_reg_write -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 43(_comp cap23)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_pc)(set_pc))
			((set_pc_value)(set_pc_value))
			((im_write_address)(im_write_address))
			((im_write_data)(im_write_data))
			((im_reg_write)(im_reg_write))
		)
		(_use(_ent . cap23)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int clk -1 0 27(_arch(_uni))))
		(_sig(_int reset -1 0 28(_arch(_uni))))
		(_sig(_int set_pc -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int set_pc_value 2 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 31(_array -1((_dto i 9 i 0)))))
		(_sig(_int im_write_address 3 0 31(_arch(_uni))))
		(_sig(_int im_write_data 2 0 32(_arch(_uni))))
		(_sig(_int im_reg_write -1 0 33(_arch(_uni))))
		(_var(_int file_handler -2 0 37(_arch(_code 1))))
		(_sig(_int instruction 2 0 38(_arch(_uni))))
		(_var(_int row -3 0 55(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_array -1((_dto i 15 i 0)))))
		(_var(_int instruction 4 0 56(_prcs 0)))
		(_prcs
			(line__54(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)(4)(5)(6))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(2 6))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 515)
		(777793070 774790190 1936933212 1818389861 1885106789 1919381362 1697541473 25976)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 431 0 testbench_for_cap23
(_configuration VHDL (testbench_for_cap23 0 90 (cap23_tb))
	(_version vef)
	(_time 1689012471315 2023.07.10 21:37:51)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code 61376561653736766560733b356734676267696437)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cap23 gate_level
			)
		)
	)
	(_use(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_TEXTIO)))
)
I 000056 55 2568          1689012864430 TB_ARCHITECTURE
(_unit VHDL(cap23_tb 0 10(tb_architecture 0 13))
	(_version vef)
	(_time 1689012864431 2023.07.10 21:44:24)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 0651050001505215010d155f010102000400050007)
	(_coverage d)
	(_ent
		(_time 1689005893627)
	)
	(_comp
		(cap23
			(_object
				(_port(_int clk -1 0 17(_ent (_in))))
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int set_pc -1 0 19(_ent (_in))))
				(_port(_int set_pc_value 0 0 20(_ent (_in))))
				(_port(_int im_write_address 1 0 21(_ent (_in))))
				(_port(_int im_write_data 0 0 22(_ent (_in))))
				(_port(_int im_reg_write -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 43(_comp cap23)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_pc)(set_pc))
			((set_pc_value)(set_pc_value))
			((im_write_address)(im_write_address))
			((im_write_data)(im_write_data))
			((im_reg_write)(im_reg_write))
		)
		(_use(_ent . cap23)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int clk -1 0 27(_arch(_uni))))
		(_sig(_int reset -1 0 28(_arch(_uni))))
		(_sig(_int set_pc -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int set_pc_value 2 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 31(_array -1((_dto i 9 i 0)))))
		(_sig(_int im_write_address 3 0 31(_arch(_uni))))
		(_sig(_int im_write_data 2 0 32(_arch(_uni))))
		(_sig(_int im_reg_write -1 0 33(_arch(_uni))))
		(_var(_int file_handler -2 0 37(_arch(_code 1))))
		(_sig(_int instruction 2 0 38(_arch(_uni))))
		(_var(_int row -3 0 55(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_array -1((_dto i 15 i 0)))))
		(_var(_int instruction 4 0 56(_prcs 0)))
		(_prcs
			(line__54(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)(1)(4)(5)(6))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(2 6))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 515)
		(777793070 774790190 1936933212 1818389861 1885106789 1919381362 1697541473 25976)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 431 0 testbench_for_cap23
(_configuration VHDL (testbench_for_cap23 0 91 (cap23_tb))
	(_version vef)
	(_time 1689012864450 2023.07.10 21:44:24)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code 15431112154342021114074f4113401316131d1043)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cap23 gate_level
			)
		)
	)
	(_use(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_TEXTIO)))
)
I 000056 55 2568          1689012869750 TB_ARCHITECTURE
(_unit VHDL(cap23_tb 0 10(tb_architecture 0 13))
	(_version vef)
	(_time 1689012869751 2023.07.10 21:44:29)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code c692c193c19092d5c1cdd59fc1c1c2c0c4c0c5c0c7)
	(_coverage d)
	(_ent
		(_time 1689005893627)
	)
	(_comp
		(cap23
			(_object
				(_port(_int clk -1 0 17(_ent (_in))))
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int set_pc -1 0 19(_ent (_in))))
				(_port(_int set_pc_value 0 0 20(_ent (_in))))
				(_port(_int im_write_address 1 0 21(_ent (_in))))
				(_port(_int im_write_data 0 0 22(_ent (_in))))
				(_port(_int im_reg_write -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 43(_comp cap23)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_pc)(set_pc))
			((set_pc_value)(set_pc_value))
			((im_write_address)(im_write_address))
			((im_write_data)(im_write_data))
			((im_reg_write)(im_reg_write))
		)
		(_use(_ent . cap23)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int clk -1 0 27(_arch(_uni))))
		(_sig(_int reset -1 0 28(_arch(_uni))))
		(_sig(_int set_pc -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int set_pc_value 2 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 31(_array -1((_dto i 9 i 0)))))
		(_sig(_int im_write_address 3 0 31(_arch(_uni))))
		(_sig(_int im_write_data 2 0 32(_arch(_uni))))
		(_sig(_int im_reg_write -1 0 33(_arch(_uni))))
		(_var(_int file_handler -2 0 37(_arch(_code 1))))
		(_sig(_int instruction 2 0 38(_arch(_uni))))
		(_var(_int row -3 0 55(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_array -1((_dto i 15 i 0)))))
		(_var(_int instruction 4 0 56(_prcs 0)))
		(_prcs
			(line__54(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)(1)(4)(5)(6))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(2 6))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 515)
		(777793070 774790190 1936933212 1818389861 1885106789 1919381362 1697541473 25976)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 431 0 testbench_for_cap23
(_configuration VHDL (testbench_for_cap23 0 92 (cap23_tb))
	(_version vef)
	(_time 1689013497246 2023.07.10 21:54:57)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code f2f1f1a2f5a4a5e5f6f3e0a8a6f4a7f4f1f4faf7a4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cap23 gate_level
			)
		)
	)
	(_use(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_TEXTIO)))
)
I 000056 55 2571          1689013505453 TB_ARCHITECTURE
(_unit VHDL(cap23_tb 0 10(tb_architecture 0 13))
	(_version vef)
	(_time 1689013505454 2023.07.10 21:55:05)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code fdfdf9ada8aba9eefaf7eea4fafaf9fbfffbfefbfc)
	(_coverage d)
	(_ent
		(_time 1689005893627)
	)
	(_comp
		(cap23
			(_object
				(_port(_int clk -1 0 17(_ent (_in))))
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int set_pc -1 0 19(_ent (_in))))
				(_port(_int set_pc_value 0 0 20(_ent (_in))))
				(_port(_int im_write_address 1 0 21(_ent (_in))))
				(_port(_int im_write_data 0 0 22(_ent (_in))))
				(_port(_int im_reg_write -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 43(_comp cap23)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_pc)(set_pc))
			((set_pc_value)(set_pc_value))
			((im_write_address)(im_write_address))
			((im_write_data)(im_write_data))
			((im_reg_write)(im_reg_write))
		)
		(_use(_ent . cap23)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int clk -1 0 27(_arch(_uni))))
		(_sig(_int reset -1 0 28(_arch(_uni))))
		(_sig(_int set_pc -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int set_pc_value 2 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 31(_array -1((_dto i 9 i 0)))))
		(_sig(_int im_write_address 3 0 31(_arch(_uni))))
		(_sig(_int im_write_data 2 0 32(_arch(_uni))))
		(_sig(_int im_reg_write -1 0 33(_arch(_uni))))
		(_var(_int file_handler -2 0 37(_arch(_code 1))))
		(_sig(_int instruction 2 0 38(_arch(_uni))))
		(_var(_int row -3 0 55(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_array -1((_dto i 15 i 0)))))
		(_var(_int instruction 4 0 56(_prcs 0)))
		(_prcs
			(line__54(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)(1)(2)(4)(5)(6))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(2 6))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 515)
		(777793070 774790190 1936933212 1818389861 1885106789 1919381362 1697541473 25976)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 431 0 testbench_for_cap23
(_configuration VHDL (testbench_for_cap23 0 92 (cap23_tb))
	(_version vef)
	(_time 1689013505462 2023.07.10 21:55:05)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code 0d0c010b5c5b5a1a090c1f57590b580b0e0b05085b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cap23 gate_level
			)
		)
	)
	(_use(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_TEXTIO)))
)
V 000051 55 11963         1689013508457 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version vef)
	(_time 1689013508458 2023.07.10 21:55:08)
	(_source(\../src/CAP23.vhd\))
	(_parameters dbg tan)
	(_code b5b4b5e1b1e3e1a6b7b7b4e5a6efe5b2b5b6b7b6b6b3b6)
	(_coverage d)
	(_ent
		(_time 1689001768338)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 17 i 0)))))
				(_port(_int input 16 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 18 i 0)))))
				(_port(_int output 17 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int pc_in 4 0 65(_ent (_in))))
				(_port(_int write_reg1 5 0 68(_ent (_in))))
				(_port(_int write_reg2 5 0 69(_ent (_in))))
				(_port(_int reg_write1 -1 0 71(_ent (_in))))
				(_port(_int reg_write2 -1 0 72(_ent (_in))))
				(_port(_int write_data1 4 0 74(_ent (_in))))
				(_port(_int write_data2 4 0 75(_ent (_in))))
				(_port(_int rs 4 0 78(_ent (_out))))
				(_port(_int rd 4 0 79(_ent (_out))))
				(_port(_int rd_address 5 0 80(_ent (_out))))
				(_port(_int extended_immediate 4 0 81(_ent (_out))))
				(_port(_int pc_out 4 0 82(_ent (_out))))
				(_port(_int write_back -1 0 84(_ent (_out))))
				(_port(_int mem_write -1 0 85(_ent (_out))))
				(_port(_int is_addm -1 0 86(_ent (_out))))
				(_port(_int is_lw -1 0 87(_ent (_out))))
				(_port(_int status_write -1 0 88(_ent (_out))))
				(_port(_int alu_src -1 0 89(_ent (_out))))
				(_port(_int alu_op 6 0 90(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 97(_ent (_in))))
				(_port(_int D2 7 0 98(_ent (_in))))
				(_port(_int Immed 7 0 99(_ent (_in))))
				(_port(_int AluSrc -1 0 100(_ent (_in))))
				(_port(_int AluOP 8 0 101(_ent (_in))))
				(_port(_int result 7 0 102(_ent (_out))))
				(_port(_int status 9 0 103(_ent (_out))))
			)
		)
		(mem_stage
			(_object
				(_port(_int exec_res 10 0 111(_ent (_in))))
				(_port(_int exec_status 11 0 112(_ent (_in))))
				(_port(_int D2 10 0 113(_ent (_in))))
				(_port(_int mem_write -1 0 115(_ent (_in))))
				(_port(_int is_lw -1 0 116(_ent (_in))))
				(_port(_int is_addm -1 0 117(_ent (_in))))
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int result 10 0 120(_ent (_out))))
				(_port(_int status 11 0 121(_ent (_out))))
			)
		)
	)
	(_inst pc 0 153(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 164(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 175(_comp mid_reg)
		(_gen
			((size)((i 60)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 60)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst exec_to_mem 0 186(_comp mid_reg)
		(_gen
			((size)((i 45)))
		)
		(_port
			((input)(exec_to_mem_set))
			((reset)(reset))
			((clk)(clk))
			((output)(exec_to_mem_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 45)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst mem_to_wb 0 197(_comp mid_reg)
		(_gen
			((size)((i 26)))
		)
		(_port
			((input)(mem_to_wb_set))
			((reset)(reset))
			((clk)(clk))
			((output)(mem_to_wb_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 26)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 209(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 221(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((pc_in)(pc_get))
			((write_reg1)(mem_to_wb_get(d_25_22)))
			((write_reg2)(_string \"1001"\))
			((reg_write1)(mem_to_wb_get(21)))
			((reg_write2)(mem_to_wb_get(20)))
			((write_data1)(mem_to_wb_get(d_19_4)))
			((write_data2)(static_data_to_write))
			((rs)(id_to_exec_set(d_55_40)))
			((rd)(id_to_exec_set(d_39_24)))
			((rd_address)(id_to_exec_set(d_59_56)))
			((extended_immediate)(id_to_exec_set(d_23_8)))
			((pc_out)(pc_set))
			((write_back)(id_to_exec_set(7)))
			((mem_write)(id_to_exec_set(6)))
			((is_addm)(id_to_exec_set(2)))
			((is_lw)(id_to_exec_set(0)))
			((status_write)(id_to_exec_set(1)))
			((alu_src)(id_to_exec_set(3)))
			((alu_op)(id_to_exec_set(d_5_4)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((pc_in)(pc_in))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((rd_address)(rd_address))
				((pc_out)(pc_out))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
				((is_lw)(is_lw))
			)
		)
	)
	(_inst exec_stage_comp 0 255(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_55_40)))
			((D2)(id_to_exec_get(d_39_24)))
			((Immed)(id_to_exec_get(d_23_8)))
			((AluSrc)(id_to_exec_get(3)))
			((AluOP)(id_to_exec_get(d_5_4)))
			((result)(exec_to_mem_set(d_19_4)))
			((status)(exec_to_mem_set(d_3_0)))
		)
		(_use(_ent . exec_stage)
		)
	)
	(_inst mem_stage_comp 0 276(_comp mem_stage)
		(_port
			((exec_res)(exec_to_mem_get(d_19_4)))
			((exec_status)(exec_to_mem_get(d_3_0)))
			((D2)(exec_to_mem_get(d_40_25)))
			((mem_write)(exec_to_mem_get(23)))
			((is_lw)(exec_to_mem_get(20)))
			((is_addm)(exec_to_mem_get(22)))
			((clk)(clk))
			((result)(mem_to_wb_set(d_19_4)))
			((status)(mem_to_wb_set(d_3_0)))
		)
		(_use(_ent . mem_stage)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 68(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 97(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 101(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 103(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 111(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 112(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 125(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 12 0 125(_arch(_uni))))
		(_sig(_int pc_get 12 0 126(_arch(_uni))))
		(_sig(_int instruction_get 12 0 129(_arch(_uni))))
		(_sig(_int instruction_set 12 0 130(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{59~downto~0}~13 0 134(_array -1((_dto i 59 i 0)))))
		(_sig(_int id_to_exec_get 13 0 134(_arch(_uni))))
		(_sig(_int id_to_exec_set 13 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 139(_array -1((_dto i 44 i 0)))))
		(_sig(_int exec_to_mem_get 14 0 139(_arch(_uni))))
		(_sig(_int exec_to_mem_set 14 0 140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 145(_array -1((_dto i 25 i 0)))))
		(_sig(_int mem_to_wb_get 15 0 145(_arch(_uni))))
		(_sig(_int mem_to_wb_set 15 0 146(_arch(_uni))))
		(_sig(_int static_data_to_write 12 0 148(_arch(_uni))))
		(_prcs
			(line__267(_arch 0 0 267(_assignment(_alias((exec_to_mem_set(d_44_41))(id_to_exec_get(d_59_56))))(_trgt(14(d_44_41)))(_sens(11(d_59_56))))))
			(line__268(_arch 1 0 268(_assignment(_alias((exec_to_mem_set(d_40_25))(id_to_exec_get(d_39_24))))(_trgt(14(d_40_25)))(_sens(11(d_39_24))))))
			(line__269(_arch 2 0 269(_assignment(_alias((exec_to_mem_set(24))(id_to_exec_get(7))))(_trgt(14(24)))(_sens(11(7))))))
			(line__270(_arch 3 0 270(_assignment(_alias((exec_to_mem_set(23))(id_to_exec_get(6))))(_trgt(14(23)))(_sens(11(6))))))
			(line__271(_arch 4 0 271(_assignment(_alias((exec_to_mem_set(22))(id_to_exec_get(2))))(_trgt(14(22)))(_sens(11(2))))))
			(line__272(_arch 5 0 272(_assignment(_alias((exec_to_mem_set(21))(id_to_exec_get(1))))(_trgt(14(21)))(_sens(11(1))))))
			(line__273(_arch 6 0 273(_assignment(_alias((exec_to_mem_set(20))(id_to_exec_get(0))))(_trgt(14(20)))(_sens(11(0))))))
			(line__290(_arch 7 0 290(_assignment(_alias((exec_to_mem_set(d_28_25))(id_to_exec_get(d_59_56))))(_trgt(14(d_28_25)))(_sens(11(d_59_56))))))
			(line__291(_arch 8 0 291(_assignment(_alias((exec_to_mem_set(24))(id_to_exec_get(7))))(_trgt(14(24)))(_sens(11(7))))))
			(line__292(_arch 9 0 292(_assignment(_alias((exec_to_mem_set(23))(id_to_exec_get(6))))(_trgt(14(23)))(_sens(11(6))))))
			(line__293(_arch 10 0 293(_assignment(_alias((exec_to_mem_set(22))(id_to_exec_get(2))))(_trgt(14(22)))(_sens(11(2))))))
			(line__294(_arch 11 0 294(_assignment(_alias((exec_to_mem_set(21))(id_to_exec_get(1))))(_trgt(14(21)))(_sens(11(1))))))
			(line__295(_arch 12 0 295(_assignment(_alias((exec_to_mem_set(20))(id_to_exec_get(0))))(_trgt(14(20)))(_sens(11(0))))))
			(line__297(_arch 13 0 297(_assignment(_alias((mem_to_wb_set(d_25_22))(exec_to_mem_get(d_44_41))))(_trgt(16(d_25_22)))(_sens(13(d_44_41))))))
			(line__298(_arch 14 0 298(_assignment(_alias((mem_to_wb_set(21))(exec_to_mem_get(24))))(_trgt(16(21)))(_sens(13(24))))))
			(line__299(_arch 15 0 299(_assignment(_alias((mem_to_wb_set(20))(exec_to_mem_get(21))))(_trgt(16(20)))(_sens(13(21))))))
			(line__302(_arch 16 0 302(_assignment(_trgt(17))(_sens(15(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . gate_level 19 -1)
)
I 000056 55 2571          1689013529613 TB_ARCHITECTURE
(_unit VHDL(cap23_tb 0 10(tb_architecture 0 13))
	(_version vef)
	(_time 1689013529614 2023.07.10 21:55:29)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 590c5c5a510f0d4a5e534a005e5e5d5f5b5f5a5f58)
	(_coverage d)
	(_ent
		(_time 1689005893627)
	)
	(_comp
		(cap23
			(_object
				(_port(_int clk -1 0 17(_ent (_in))))
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int set_pc -1 0 19(_ent (_in))))
				(_port(_int set_pc_value 0 0 20(_ent (_in))))
				(_port(_int im_write_address 1 0 21(_ent (_in))))
				(_port(_int im_write_data 0 0 22(_ent (_in))))
				(_port(_int im_reg_write -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 43(_comp cap23)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_pc)(set_pc))
			((set_pc_value)(set_pc_value))
			((im_write_address)(im_write_address))
			((im_write_data)(im_write_data))
			((im_reg_write)(im_reg_write))
		)
		(_use(_ent . cap23)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int clk -1 0 27(_arch(_uni))))
		(_sig(_int reset -1 0 28(_arch(_uni))))
		(_sig(_int set_pc -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int set_pc_value 2 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 31(_array -1((_dto i 9 i 0)))))
		(_sig(_int im_write_address 3 0 31(_arch(_uni))))
		(_sig(_int im_write_data 2 0 32(_arch(_uni))))
		(_sig(_int im_reg_write -1 0 33(_arch(_uni))))
		(_var(_int file_handler -2 0 37(_arch(_code 1))))
		(_sig(_int instruction 2 0 38(_arch(_uni))))
		(_var(_int row -3 0 55(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_array -1((_dto i 15 i 0)))))
		(_var(_int instruction 4 0 56(_prcs 0)))
		(_prcs
			(line__54(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)(1)(2)(4)(5)(6))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(2 6))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 515)
		(777793070 774790190 1936933212 1818389861 1885106789 1919381362 1697541473 25976)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 431 0 testbench_for_cap23
(_configuration VHDL (testbench_for_cap23 0 92 (cap23_tb))
	(_version vef)
	(_time 1689013529621 2023.07.10 21:55:29)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code 693d6b69653f3e7e6d687b333d6f3c6f6a6f616c3f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cap23 gate_level
			)
		)
	)
	(_use(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_TEXTIO)))
)
I 000056 55 2375          1689013962828 TB_ARCHITECTURE
(_unit VHDL(cap23_tb 0 10(tb_architecture 0 13))
	(_version vef)
	(_time 1689013962829 2023.07.10 22:02:42)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code 9c9c9d93cecac88f9b968fc59b9b989a9e9a9f9a9d)
	(_coverage d)
	(_ent
		(_time 1689005893627)
	)
	(_comp
		(cap23
			(_object
				(_port(_int clk -1 0 17(_ent (_in))))
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int set_pc -1 0 19(_ent (_in))))
				(_port(_int set_pc_value 0 0 20(_ent (_in))))
				(_port(_int im_write_address 1 0 21(_ent (_in))))
				(_port(_int im_write_data 0 0 22(_ent (_in))))
				(_port(_int im_reg_write -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 43(_comp cap23)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_pc)(set_pc))
			((set_pc_value)(set_pc_value))
			((im_write_address)(im_write_address))
			((im_write_data)(im_write_data))
			((im_reg_write)(im_reg_write))
		)
		(_use(_ent . cap23)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int clk -1 0 27(_arch(_uni))))
		(_sig(_int reset -1 0 28(_arch(_uni))))
		(_sig(_int set_pc -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int set_pc_value 2 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 31(_array -1((_dto i 9 i 0)))))
		(_sig(_int im_write_address 3 0 31(_arch(_uni))))
		(_sig(_int im_write_data 2 0 32(_arch(_uni))))
		(_sig(_int im_reg_write -1 0 33(_arch(_uni))))
		(_var(_int file_handler -2 0 37(_arch(_code 1))))
		(_sig(_int instruction 2 0 38(_arch(_uni))))
		(_var(_int row -3 0 55(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_array -1((_dto i 15 i 0)))))
		(_var(_int instruction 4 0 56(_prcs 0)))
		(_prcs
			(line__54(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)(1)(2)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(777793070 774790190 1936933212 1818389861 1885106789 1919381362 1697541473 25976)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000038 55 431 0 testbench_for_cap23
(_configuration VHDL (testbench_for_cap23 0 92 (cap23_tb))
	(_version vef)
	(_time 1689013962836 2023.07.10 22:02:42)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code acadaafbfafafbbba8adbef6f8aaf9aaafaaa4a9fa)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cap23 gate_level
			)
		)
	)
	(_use(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_TEXTIO)))
)
V 000056 55 2375          1689014043480 TB_ARCHITECTURE
(_unit VHDL(cap23_tb 0 10(tb_architecture 0 13))
	(_version vef)
	(_time 1689014043481 2023.07.10 22:04:03)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code aca3fbfbfefaf8bfaba6bff5ababa8aaaeaaafaaad)
	(_coverage d)
	(_ent
		(_time 1689005893627)
	)
	(_comp
		(cap23
			(_object
				(_port(_int clk -1 0 17(_ent (_in))))
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int set_pc -1 0 19(_ent (_in))))
				(_port(_int set_pc_value 0 0 20(_ent (_in))))
				(_port(_int im_write_address 1 0 21(_ent (_in))))
				(_port(_int im_write_data 0 0 22(_ent (_in))))
				(_port(_int im_reg_write -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 43(_comp cap23)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_pc)(set_pc))
			((set_pc_value)(set_pc_value))
			((im_write_address)(im_write_address))
			((im_write_data)(im_write_data))
			((im_reg_write)(im_reg_write))
		)
		(_use(_ent . cap23)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int clk -1 0 27(_arch(_uni))))
		(_sig(_int reset -1 0 28(_arch(_uni))))
		(_sig(_int set_pc -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int set_pc_value 2 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 31(_array -1((_dto i 9 i 0)))))
		(_sig(_int im_write_address 3 0 31(_arch(_uni))))
		(_sig(_int im_write_data 2 0 32(_arch(_uni))))
		(_sig(_int im_reg_write -1 0 33(_arch(_uni))))
		(_var(_int file_handler -2 0 37(_arch(_code 1))))
		(_sig(_int instruction 2 0 38(_arch(_uni))))
		(_var(_int row -3 0 55(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_array -1((_dto i 15 i 0)))))
		(_var(_int instruction 4 0 56(_prcs 0)))
		(_prcs
			(line__54(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)(1)(2)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(777793070 774790190 1936933212 1818389861 1885106789 1919381362 1697541473 25976)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000038 55 431 0 testbench_for_cap23
(_configuration VHDL (testbench_for_cap23 0 92 (cap23_tb))
	(_version vef)
	(_time 1689014043487 2023.07.10 22:04:03)
	(_source(\../src/TestBench/cap23_TB.vhd\))
	(_parameters dbg tan)
	(_code aca2fcfbfafafbbba8adbef6f8aaf9aaafaaa4a9fa)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cap23 gate_level
			)
		)
	)
	(_use(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_TEXTIO)))
)
