0.7
2020.2
May 22 2024
19:03:11
D:/LAB/Vlsi/Latches and Flip-Flops/SR_Latch/SR_Latch.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
D:/LAB/Vlsi/Latches and Flip-Flops/SR_Latch/SR_Latch.srcs/sim_1/new/sr_latch_tb.v,1729264276,verilog,,,,sr_latch_tb,,,,,,,,
D:/LAB/Vlsi/Latches and Flip-Flops/SR_Latch/SR_Latch.srcs/sources_1/new/sr_latch.v,1729264276,verilog,,D:/LAB/Vlsi/Latches and Flip-Flops/SR_Latch/SR_Latch.srcs/sim_1/new/sr_latch_tb.v,,sr_latch,,,,,,,,
