Release 14.7 Map P.20131013 (nt)
Xilinx Map Application Log File for Design 'plb_dac'

Design Information
------------------
Command Line   : map -intstyle ise -p xc4vsx55-ff1148-10 -global_opt off -cm
area -ir off -pr off -c 100 -o plb_dac_map.ncd plb_dac.ngd plb_dac.pcf 
Target Device  : xc4vsx55
Target Package : ff1148
Target Speed   : -10
Mapper Version : virtex4 -- $Revision: 1.55 $
Mapped Date    : Sun Nov 19 12:07:22 2017

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
Updating timing models...
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[9].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_R
   AMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[8].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_R
   AMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[7].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_R
   AMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[6].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_R
   AMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[5].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_R
   AMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[4].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_R
   AMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[3].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_R
   AMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[31].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[30].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[2].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_R
   AMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[29].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[28].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[27].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[26].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[25].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[24].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[23].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[22].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[21].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[20].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_R
   AMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[19].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[18].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[17].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[16].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[15].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[14].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[13].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[12].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[11].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[10].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_R
   AMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[9].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_R
   AMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[8].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_R
   AMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[7].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_R
   AMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[6].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_R
   AMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[5].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_R
   AMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[4].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_R
   AMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[3].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_R
   AMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[31].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[30].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[2].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_R
   AMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[29].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[28].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[27].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[26].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[25].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[24].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[23].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[22].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[21].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[20].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_R
   AMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[19].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[18].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[17].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[16].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[15].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[14].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[13].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[12].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[11].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[10].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_
   RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP>:<RAMB16_R
   AMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins must be
   used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[33].ram.r/v4_init.ram/SP.CASCADED_PRIM.C_SP_B>:<R
   AMB16_RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins
   must be used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[32].ram.r/v4_init.ram/SP.CASCADED_PRIM.C_SP_B>:<R
   AMB16_RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins
   must be used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[33].ram.r/v4_init.ram/SP.CASCADED_PRIM.C_SP_B>:<R
   AMB16_RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins
   must be used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[32].ram.r/v4_init.ram/SP.CASCADED_PRIM.C_SP_B>:<R
   AMB16_RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins
   must be used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[33].ram.r/v4_init.ram/SP.CASCADED_PRIM.C_SP_T>:<R
   AMB16_RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins
   must be used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_q/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[32].ram.r/v4_init.ram/SP.CASCADED_PRIM.C_SP_T>:<R
   AMB16_RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins
   must be used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[33].ram.r/v4_init.ram/SP.CASCADED_PRIM.C_SP_T>:<R
   AMB16_RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins
   must be used.
WARNING:PhysDesignRules:1221 - Issue with pin connections and/or configuration
   on
   block:<USER_LOGIC_I/bram_arb_i/U0/xst_blk_mem_generator/gnativebmg.native_blk
   _mem_gen/valid.cstr/ramloop[32].ram.r/v4_init.ram/SP.CASCADED_PRIM.C_SP_T>:<R
   AMB16_RAMB16>.  If port A WRITE_WIDTH_A is used then the CLKA and DIA0 pins
   must be used.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   72
Logic Utilization:
  Number of Slice Flip Flops:           644 out of  49,152    1%
  Number of 4 input LUTs:             1,008 out of  49,152    2%
Logic Distribution:
  Number of occupied Slices:            771 out of  24,576    3%
    Number of Slices containing only related logic:     771 out of     771 100%
    Number of Slices containing unrelated logic:          0 out of     771   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       1,010 out of  49,152    2%
    Number used as logic:             1,008
    Number used as a route-thru:          2

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  Number of bonded IOBs:                290 out of     640   45%
  Number of BUFG/BUFGCTRLs:               2 out of      32    6%
    Number used as BUFGs:                 2
  Number of FIFO16/RAMB16s:              74 out of     320   23%
    Number used as RAMB16s:              74

Average Fanout of Non-Clock Nets:                2.89

Peak Memory Usage:  504 MB
Total REAL time to MAP completion:  20 secs 
Total CPU time to MAP completion:   9 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "plb_dac_map.mrp" for details.
