
E:\FYP\HLS\MAC_SAP\fyp\solution1\sim\verilog>set PATH= 

E:\FYP\HLS\MAC_SAP\fyp\solution1\sim\verilog>call D:/Xilinx/Vivado/2019.2/bin/xelab xil_defaultlib.apatb_phy_data_confirm_top glbl -prj phy_data_confirm.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "D:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s phy_data_confirm -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_phy_data_confirm_top glbl -prj phy_data_confirm.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s phy_data_confirm -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/AESL_automem_frame_to_transfer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_frame_to_transfer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/phy_data_confirm.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_phy_data_confirm_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/phy_data_confirm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phy_data_confirm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/phy_data_confirm_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phy_data_confirm_bkb_ram
INFO: [VRFC 10-311] analyzing module phy_data_confirm_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/phy_data_request.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phy_data_request
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.phy_data_confirm_bkb_ram
Compiling module xil_defaultlib.phy_data_confirm_bkb(DataWidth=8...
Compiling module xil_defaultlib.phy_data_request
Compiling module xil_defaultlib.phy_data_confirm
Compiling module xil_defaultlib.AESL_automem_frame_to_transfer
Compiling module xil_defaultlib.apatb_phy_data_confirm_top
Compiling module work.glbl
Built simulation snapshot phy_data_confirm

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/xsim.dir/phy_data_confirm/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/xsim.dir/phy_data_confirm/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 11 13:35:23 2020. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 13:35:23 2020...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/phy_data_confirm/xsim_script.tcl
# xsim {phy_data_confirm} -autoloadwcfg -tclbatch {phy_data_confirm.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source phy_data_confirm.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set frame_to_transfer_group [add_wave_group frame_to_transfer(memory) -into $cinputgroup]
## add_wave /apatb_phy_data_confirm_top/AESL_inst_phy_data_confirm/frame_to_transfer_q0 -into $frame_to_transfer_group -radix hex
## add_wave /apatb_phy_data_confirm_top/AESL_inst_phy_data_confirm/frame_to_transfer_ce0 -into $frame_to_transfer_group -color #ffff00 -radix hex
## add_wave /apatb_phy_data_confirm_top/AESL_inst_phy_data_confirm/frame_to_transfer_address0 -into $frame_to_transfer_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_phy_data_confirm_top/AESL_inst_phy_data_confirm/ap_start -into $blocksiggroup
## add_wave /apatb_phy_data_confirm_top/AESL_inst_phy_data_confirm/ap_done -into $blocksiggroup
## add_wave /apatb_phy_data_confirm_top/AESL_inst_phy_data_confirm/ap_idle -into $blocksiggroup
## add_wave /apatb_phy_data_confirm_top/AESL_inst_phy_data_confirm/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_phy_data_confirm_top/AESL_inst_phy_data_confirm/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_phy_data_confirm_top/AESL_inst_phy_data_confirm/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_phy_data_confirm_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_phy_data_confirm_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_phy_data_confirm_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_phy_data_confirm_top/LENGTH_frame_to_transfer -into $tb_portdepth_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_frame_to_transfer_group [add_wave_group frame_to_transfer(memory) -into $tbcinputgroup]
## add_wave /apatb_phy_data_confirm_top/frame_to_transfer_q0 -into $tb_frame_to_transfer_group -radix hex
## add_wave /apatb_phy_data_confirm_top/frame_to_transfer_ce0 -into $tb_frame_to_transfer_group -color #ffff00 -radix hex
## add_wave /apatb_phy_data_confirm_top/frame_to_transfer_address0 -into $tb_frame_to_transfer_group -radix hex
## save_wave_config phy_data_confirm.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "125000"
// RTL Simulation : 1 / 3 [100.00%] @ "2175000"
// RTL Simulation : 2 / 3 [100.00%] @ "2215000"
// RTL Simulation : 3 / 3 [100.00%] @ "2255000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2295 ns : File "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/phy_data_confirm.autotb.v" Line 211
## quit
INFO: [Common 17-206] Exiting xsim at Wed Nov 11 13:35:31 2020...
