

Implementation tool: Xilinx Vivado v.2017.1
Project:             contact_discovery_axi_experimental
Solution:            solution1
Device target:       xczu9eg-ffvb1156-1-i
Report date:         Mon Apr 23 16:08:31 MDT 2018

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           2248
FF:            5060
DSP:              0
BRAM:            30
SRL:             60
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    2.359
Timing met
