Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date             : Thu Jun 28 18:31:57 2018
| Host             : sam-xubuntu running 64-bit Ubuntu 16.04.4 LTS
| Command          : report_power -file axi_stream_wrapper_power_routed.rpt -pb axi_stream_wrapper_power_summary_routed.pb -rpx axi_stream_wrapper_power_routed.rpx
| Design           : axi_stream_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.166        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.074        |
| Device Static (W)        | 0.092        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 83.1         |
| Junction Temperature (C) | 26.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.005 |        3 |       --- |             --- |
| Slice Logic    |     0.025 |     2354 |       --- |             --- |
|   LUT as Logic |     0.024 |     1448 |     17600 |            8.23 |
|   F7/F8 Muxes  |    <0.001 |      200 |     17600 |            1.14 |
|   Register     |    <0.001 |      695 |     35200 |            1.97 |
|   Others       |     0.000 |        6 |       --- |             --- |
| Signals        |     0.029 |     2003 |       --- |             --- |
| I/O            |     0.015 |       71 |       100 |           71.00 |
| Static Power   |     0.092 |          |           |                 |
| Total          |     0.166 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.062 |       0.059 |      0.004 |
| Vccaux    |       1.800 |     0.007 |       0.001 |      0.005 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.008 |       0.007 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | ACLK   |             8.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| axi_stream_wrapper                   |     0.074 |
|   AES                                |     0.053 |
|     INST_CNT                         |    <0.001 |
|     INST_IS_REG                      |     0.029 |
|     INST_KEY_REG                     |     0.011 |
|     INST_KEY_SCHEDULE                |     0.002 |
|       apply_sbox[0].inst_sub_column  |    <0.001 |
|       apply_sbox[1].inst_sub_column  |    <0.001 |
|       apply_sbox[2].inst_sub_column  |    <0.001 |
|       apply_sbox[3].inst_sub_column  |    <0.001 |
|     INST_SBOX_LAYER                  |     0.011 |
|       subbytes_gen[0].inst_subbytes  |    <0.001 |
|       subbytes_gen[10].inst_subbytes |    <0.001 |
|       subbytes_gen[11].inst_subbytes |    <0.001 |
|       subbytes_gen[12].inst_subbytes |    <0.001 |
|       subbytes_gen[13].inst_subbytes |    <0.001 |
|       subbytes_gen[14].inst_subbytes |    <0.001 |
|       subbytes_gen[15].inst_subbytes |    <0.001 |
|       subbytes_gen[1].inst_subbytes  |    <0.001 |
|       subbytes_gen[2].inst_subbytes  |    <0.001 |
|       subbytes_gen[3].inst_subbytes  |    <0.001 |
|       subbytes_gen[4].inst_subbytes  |    <0.001 |
|       subbytes_gen[5].inst_subbytes  |    <0.001 |
|       subbytes_gen[6].inst_subbytes  |    <0.001 |
|       subbytes_gen[7].inst_subbytes  |    <0.001 |
|       subbytes_gen[8].inst_subbytes  |    <0.001 |
|       subbytes_gen[9].inst_subbytes  |    <0.001 |
+--------------------------------------+-----------+


