--
-- VHDL Architecture ADD_SingleCycle_lib.ram_delay_V2.Behavior
--
-- Created:
--          by - Rebecca.UNKNOWN (ATHENA)
--          at - 14:26:53 03/29/2013
--
-- using Mentor Graphics HDL Designer(TM) 2012.1 (Build 6)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;

ENTITY ram_delay_V2 IS
END ENTITY ram_delay_V2;

--
ARCHITECTURE Behavior OF ram_delay_V2 IS
BEGIN
END ARCHITECTURE Behavior;

