Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Feb 25 16:54:38 2021
| Host         : DESKTOP-TCT2VEG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file controller_timing_summary_routed.rpt -pb controller_timing_summary_routed.pb -rpx controller_timing_summary_routed.rpx -warn_on_violation
| Design       : controller
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 73 register/latch pins with no clock driven by root clock pin: FSM_sequential_pr_state_reg[0]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: FSM_sequential_pr_state_reg[1]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: FSM_sequential_pr_state_reg[2]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: FSM_sequential_pr_state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 105 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.003        0.000                      0                  658        0.037        0.000                      0                  658       49.500        0.000                       0                   375  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                94.003        0.000                      0                  658        0.037        0.000                      0                  658       49.500        0.000                       0                   375  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack       94.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.003ns  (required time - arrival time)
  Source:                 OLEDDisplay/present_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            OLEDDisplay/present_screen_reg[3,6][2]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 0.766ns (13.997%)  route 4.706ns (86.003%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 104.974 - 100.000 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.666     5.428    OLEDDisplay/clk_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  OLEDDisplay/present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.946 f  OLEDDisplay/present_state_reg[3]/Q
                         net (fo=26, routed)          1.639     7.585    OLEDDisplay/present_state_reg_n_1_[3]
    SLICE_X40Y43         LUT5 (Prop_lut5_I3_O)        0.124     7.709 r  OLEDDisplay/present_screen[1,1][6]_i_1/O
                         net (fo=90, routed)          1.785     9.494    OLEDDisplay/present_screen[3,14]
    SLICE_X35Y41         LUT4 (Prop_lut4_I0_O)        0.124     9.618 r  OLEDDisplay/present_screen[3,5][2]_i_1/O
                         net (fo=9, routed)           1.283    10.901    OLEDDisplay/present_screen[3,5][2]_i_1_n_1
    SLICE_X40Y41         FDSE                                         r  OLEDDisplay/present_screen_reg[3,6][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.491   104.974    OLEDDisplay/clk_IBUF_BUFG
    SLICE_X40Y41         FDSE                                         r  OLEDDisplay/present_screen_reg[3,6][2]/C
                         clock pessimism              0.394   105.368    
                         clock uncertainty           -0.035   105.333    
    SLICE_X40Y41         FDSE (Setup_fdse_C_S)       -0.429   104.904    OLEDDisplay/present_screen_reg[3,6][2]
  -------------------------------------------------------------------
                         required time                        104.904    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                 94.003    

Slack (MET) :             94.203ns  (required time - arrival time)
  Source:                 OLEDDisplay/present_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            OLEDDisplay/present_screen_reg[1,6][1]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.306ns  (logic 0.766ns (14.436%)  route 4.540ns (85.564%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 104.974 - 100.000 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.666     5.428    OLEDDisplay/clk_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  OLEDDisplay/present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.946 f  OLEDDisplay/present_state_reg[3]/Q
                         net (fo=26, routed)          1.639     7.585    OLEDDisplay/present_state_reg_n_1_[3]
    SLICE_X40Y43         LUT5 (Prop_lut5_I3_O)        0.124     7.709 r  OLEDDisplay/present_screen[1,1][6]_i_1/O
                         net (fo=90, routed)          1.785     9.494    OLEDDisplay/present_screen[3,14]
    SLICE_X35Y41         LUT4 (Prop_lut4_I0_O)        0.124     9.618 r  OLEDDisplay/present_screen[3,5][2]_i_1/O
                         net (fo=9, routed)           1.117    10.735    OLEDDisplay/present_screen[3,5][2]_i_1_n_1
    SLICE_X39Y42         FDSE                                         r  OLEDDisplay/present_screen_reg[1,6][1]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.491   104.974    OLEDDisplay/clk_IBUF_BUFG
    SLICE_X39Y42         FDSE                                         r  OLEDDisplay/present_screen_reg[1,6][1]/C
                         clock pessimism              0.428   105.402    
                         clock uncertainty           -0.035   105.367    
    SLICE_X39Y42         FDSE (Setup_fdse_C_S)       -0.429   104.938    OLEDDisplay/present_screen_reg[1,6][1]
  -------------------------------------------------------------------
                         required time                        104.938    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                 94.203    

Slack (MET) :             94.203ns  (required time - arrival time)
  Source:                 OLEDDisplay/present_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            OLEDDisplay/present_screen_reg[1,6][2]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.306ns  (logic 0.766ns (14.436%)  route 4.540ns (85.564%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 104.974 - 100.000 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.666     5.428    OLEDDisplay/clk_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  OLEDDisplay/present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.946 f  OLEDDisplay/present_state_reg[3]/Q
                         net (fo=26, routed)          1.639     7.585    OLEDDisplay/present_state_reg_n_1_[3]
    SLICE_X40Y43         LUT5 (Prop_lut5_I3_O)        0.124     7.709 r  OLEDDisplay/present_screen[1,1][6]_i_1/O
                         net (fo=90, routed)          1.785     9.494    OLEDDisplay/present_screen[3,14]
    SLICE_X35Y41         LUT4 (Prop_lut4_I0_O)        0.124     9.618 r  OLEDDisplay/present_screen[3,5][2]_i_1/O
                         net (fo=9, routed)           1.117    10.735    OLEDDisplay/present_screen[3,5][2]_i_1_n_1
    SLICE_X39Y42         FDSE                                         r  OLEDDisplay/present_screen_reg[1,6][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.491   104.974    OLEDDisplay/clk_IBUF_BUFG
    SLICE_X39Y42         FDSE                                         r  OLEDDisplay/present_screen_reg[1,6][2]/C
                         clock pessimism              0.428   105.402    
                         clock uncertainty           -0.035   105.367    
    SLICE_X39Y42         FDSE (Setup_fdse_C_S)       -0.429   104.938    OLEDDisplay/present_screen_reg[1,6][2]
  -------------------------------------------------------------------
                         required time                        104.938    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                 94.203    

Slack (MET) :             94.203ns  (required time - arrival time)
  Source:                 OLEDDisplay/present_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            OLEDDisplay/present_screen_reg[1,6][3]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.306ns  (logic 0.766ns (14.436%)  route 4.540ns (85.564%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 104.974 - 100.000 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.666     5.428    OLEDDisplay/clk_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  OLEDDisplay/present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.946 f  OLEDDisplay/present_state_reg[3]/Q
                         net (fo=26, routed)          1.639     7.585    OLEDDisplay/present_state_reg_n_1_[3]
    SLICE_X40Y43         LUT5 (Prop_lut5_I3_O)        0.124     7.709 r  OLEDDisplay/present_screen[1,1][6]_i_1/O
                         net (fo=90, routed)          1.785     9.494    OLEDDisplay/present_screen[3,14]
    SLICE_X35Y41         LUT4 (Prop_lut4_I0_O)        0.124     9.618 r  OLEDDisplay/present_screen[3,5][2]_i_1/O
                         net (fo=9, routed)           1.117    10.735    OLEDDisplay/present_screen[3,5][2]_i_1_n_1
    SLICE_X39Y42         FDSE                                         r  OLEDDisplay/present_screen_reg[1,6][3]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.491   104.974    OLEDDisplay/clk_IBUF_BUFG
    SLICE_X39Y42         FDSE                                         r  OLEDDisplay/present_screen_reg[1,6][3]/C
                         clock pessimism              0.428   105.402    
                         clock uncertainty           -0.035   105.367    
    SLICE_X39Y42         FDSE (Setup_fdse_C_S)       -0.429   104.938    OLEDDisplay/present_screen_reg[1,6][3]
  -------------------------------------------------------------------
                         required time                        104.938    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                 94.203    

Slack (MET) :             94.405ns  (required time - arrival time)
  Source:                 OLEDDisplay/present_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            OLEDDisplay/present_screen_reg[1,5][0]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 0.766ns (15.291%)  route 4.244ns (84.709%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 104.974 - 100.000 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.666     5.428    OLEDDisplay/clk_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  OLEDDisplay/present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.946 f  OLEDDisplay/present_state_reg[3]/Q
                         net (fo=26, routed)          1.639     7.585    OLEDDisplay/present_state_reg_n_1_[3]
    SLICE_X40Y43         LUT5 (Prop_lut5_I3_O)        0.124     7.709 r  OLEDDisplay/present_screen[1,1][6]_i_1/O
                         net (fo=90, routed)          1.785     9.494    OLEDDisplay/present_screen[3,14]
    SLICE_X35Y41         LUT4 (Prop_lut4_I0_O)        0.124     9.618 r  OLEDDisplay/present_screen[3,5][2]_i_1/O
                         net (fo=9, routed)           0.820    10.438    OLEDDisplay/present_screen[3,5][2]_i_1_n_1
    SLICE_X36Y42         FDSE                                         r  OLEDDisplay/present_screen_reg[1,5][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.491   104.974    OLEDDisplay/clk_IBUF_BUFG
    SLICE_X36Y42         FDSE                                         r  OLEDDisplay/present_screen_reg[1,5][0]/C
                         clock pessimism              0.428   105.402    
                         clock uncertainty           -0.035   105.367    
    SLICE_X36Y42         FDSE (Setup_fdse_C_S)       -0.524   104.843    OLEDDisplay/present_screen_reg[1,5][0]
  -------------------------------------------------------------------
                         required time                        104.843    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                 94.405    

Slack (MET) :             94.405ns  (required time - arrival time)
  Source:                 OLEDDisplay/present_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            OLEDDisplay/present_screen_reg[1,5][3]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 0.766ns (15.291%)  route 4.244ns (84.709%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 104.974 - 100.000 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.666     5.428    OLEDDisplay/clk_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  OLEDDisplay/present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.946 f  OLEDDisplay/present_state_reg[3]/Q
                         net (fo=26, routed)          1.639     7.585    OLEDDisplay/present_state_reg_n_1_[3]
    SLICE_X40Y43         LUT5 (Prop_lut5_I3_O)        0.124     7.709 r  OLEDDisplay/present_screen[1,1][6]_i_1/O
                         net (fo=90, routed)          1.785     9.494    OLEDDisplay/present_screen[3,14]
    SLICE_X35Y41         LUT4 (Prop_lut4_I0_O)        0.124     9.618 r  OLEDDisplay/present_screen[3,5][2]_i_1/O
                         net (fo=9, routed)           0.820    10.438    OLEDDisplay/present_screen[3,5][2]_i_1_n_1
    SLICE_X36Y42         FDSE                                         r  OLEDDisplay/present_screen_reg[1,5][3]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.491   104.974    OLEDDisplay/clk_IBUF_BUFG
    SLICE_X36Y42         FDSE                                         r  OLEDDisplay/present_screen_reg[1,5][3]/C
                         clock pessimism              0.428   105.402    
                         clock uncertainty           -0.035   105.367    
    SLICE_X36Y42         FDSE (Setup_fdse_C_S)       -0.524   104.843    OLEDDisplay/present_screen_reg[1,5][3]
  -------------------------------------------------------------------
                         required time                        104.843    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                 94.405    

Slack (MET) :             94.405ns  (required time - arrival time)
  Source:                 OLEDDisplay/present_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            OLEDDisplay/present_screen_reg[1,6][5]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 0.766ns (15.291%)  route 4.244ns (84.709%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 104.974 - 100.000 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.666     5.428    OLEDDisplay/clk_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  OLEDDisplay/present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.946 f  OLEDDisplay/present_state_reg[3]/Q
                         net (fo=26, routed)          1.639     7.585    OLEDDisplay/present_state_reg_n_1_[3]
    SLICE_X40Y43         LUT5 (Prop_lut5_I3_O)        0.124     7.709 r  OLEDDisplay/present_screen[1,1][6]_i_1/O
                         net (fo=90, routed)          1.785     9.494    OLEDDisplay/present_screen[3,14]
    SLICE_X35Y41         LUT4 (Prop_lut4_I0_O)        0.124     9.618 r  OLEDDisplay/present_screen[3,5][2]_i_1/O
                         net (fo=9, routed)           0.820    10.438    OLEDDisplay/present_screen[3,5][2]_i_1_n_1
    SLICE_X36Y42         FDSE                                         r  OLEDDisplay/present_screen_reg[1,6][5]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.491   104.974    OLEDDisplay/clk_IBUF_BUFG
    SLICE_X36Y42         FDSE                                         r  OLEDDisplay/present_screen_reg[1,6][5]/C
                         clock pessimism              0.428   105.402    
                         clock uncertainty           -0.035   105.367    
    SLICE_X36Y42         FDSE (Setup_fdse_C_S)       -0.524   104.843    OLEDDisplay/present_screen_reg[1,6][5]
  -------------------------------------------------------------------
                         required time                        104.843    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                 94.405    

Slack (MET) :             94.405ns  (required time - arrival time)
  Source:                 OLEDDisplay/present_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            OLEDDisplay/present_screen_reg[3,5][2]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 0.766ns (15.291%)  route 4.244ns (84.709%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 104.974 - 100.000 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.666     5.428    OLEDDisplay/clk_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  OLEDDisplay/present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.946 f  OLEDDisplay/present_state_reg[3]/Q
                         net (fo=26, routed)          1.639     7.585    OLEDDisplay/present_state_reg_n_1_[3]
    SLICE_X40Y43         LUT5 (Prop_lut5_I3_O)        0.124     7.709 r  OLEDDisplay/present_screen[1,1][6]_i_1/O
                         net (fo=90, routed)          1.785     9.494    OLEDDisplay/present_screen[3,14]
    SLICE_X35Y41         LUT4 (Prop_lut4_I0_O)        0.124     9.618 r  OLEDDisplay/present_screen[3,5][2]_i_1/O
                         net (fo=9, routed)           0.820    10.438    OLEDDisplay/present_screen[3,5][2]_i_1_n_1
    SLICE_X36Y42         FDSE                                         r  OLEDDisplay/present_screen_reg[3,5][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.491   104.974    OLEDDisplay/clk_IBUF_BUFG
    SLICE_X36Y42         FDSE                                         r  OLEDDisplay/present_screen_reg[3,5][2]/C
                         clock pessimism              0.428   105.402    
                         clock uncertainty           -0.035   105.367    
    SLICE_X36Y42         FDSE (Setup_fdse_C_S)       -0.524   104.843    OLEDDisplay/present_screen_reg[3,5][2]
  -------------------------------------------------------------------
                         required time                        104.843    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                 94.405    

Slack (MET) :             94.722ns  (required time - arrival time)
  Source:                 OLEDDisplay/present_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            OLEDDisplay/present_screen_reg[1,5][5]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 0.766ns (16.112%)  route 3.988ns (83.887%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 104.974 - 100.000 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.666     5.428    OLEDDisplay/clk_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  OLEDDisplay/present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.946 f  OLEDDisplay/present_state_reg[3]/Q
                         net (fo=26, routed)          1.639     7.585    OLEDDisplay/present_state_reg_n_1_[3]
    SLICE_X40Y43         LUT5 (Prop_lut5_I3_O)        0.124     7.709 r  OLEDDisplay/present_screen[1,1][6]_i_1/O
                         net (fo=90, routed)          1.785     9.494    OLEDDisplay/present_screen[3,14]
    SLICE_X35Y41         LUT4 (Prop_lut4_I0_O)        0.124     9.618 r  OLEDDisplay/present_screen[3,5][2]_i_1/O
                         net (fo=9, routed)           0.565    10.182    OLEDDisplay/present_screen[3,5][2]_i_1_n_1
    SLICE_X33Y42         FDSE                                         r  OLEDDisplay/present_screen_reg[1,5][5]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.491   104.974    OLEDDisplay/clk_IBUF_BUFG
    SLICE_X33Y42         FDSE                                         r  OLEDDisplay/present_screen_reg[1,5][5]/C
                         clock pessimism              0.394   105.368    
                         clock uncertainty           -0.035   105.333    
    SLICE_X33Y42         FDSE (Setup_fdse_C_S)       -0.429   104.904    OLEDDisplay/present_screen_reg[1,5][5]
  -------------------------------------------------------------------
                         required time                        104.904    
                         arrival time                         -10.182    
  -------------------------------------------------------------------
                         slack                                 94.722    

Slack (MET) :             94.999ns  (required time - arrival time)
  Source:                 OLEDDisplay/temp_page_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            OLEDDisplay/temp_char_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.019ns  (logic 1.270ns (25.304%)  route 3.749ns (74.696%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 104.973 - 100.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.665     5.427    OLEDDisplay/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  OLEDDisplay/temp_page_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  OLEDDisplay/temp_page_reg[0]/Q
                         net (fo=55, routed)          2.355     8.239    OLEDDisplay/temp_page[0]
    SLICE_X37Y40         LUT3 (Prop_lut3_I1_O)        0.124     8.363 r  OLEDDisplay/temp_char[1]_i_10/O
                         net (fo=2, routed)           0.856     9.219    OLEDDisplay/temp_char[1]_i_10_n_1
    SLICE_X37Y40         LUT5 (Prop_lut5_I0_O)        0.154     9.373 r  OLEDDisplay/temp_char[6]_i_6/O
                         net (fo=2, routed)           0.538     9.910    OLEDDisplay/temp_char[6]_i_6_n_1
    SLICE_X36Y40         LUT6 (Prop_lut6_I4_O)        0.327    10.237 r  OLEDDisplay/temp_char[6]_i_2/O
                         net (fo=1, routed)           0.000    10.237    OLEDDisplay/temp_char[6]_i_2_n_1
    SLICE_X36Y40         MUXF7 (Prop_muxf7_I0_O)      0.209    10.446 r  OLEDDisplay/temp_char_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    10.446    OLEDDisplay/present_screen[0,0][6]
    SLICE_X36Y40         FDRE                                         r  OLEDDisplay/temp_char_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.490   104.973    OLEDDisplay/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  OLEDDisplay/temp_char_reg[6]/C
                         clock pessimism              0.394   105.367    
                         clock uncertainty           -0.035   105.332    
    SLICE_X36Y40         FDRE (Setup_fdre_C_D)        0.113   105.445    OLEDDisplay/temp_char_reg[6]
  -------------------------------------------------------------------
                         required time                        105.445    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                 94.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 OLEDDisplay/spi_com/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            OLEDDisplay/spi_com/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.246ns (62.139%)  route 0.150ns (37.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.555     1.502    OLEDDisplay/spi_com/clk_IBUF_BUFG
    SLICE_X50Y40         FDRE                                         r  OLEDDisplay/spi_com/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.148     1.650 r  OLEDDisplay/spi_com/shift_reg_reg[1]/Q
                         net (fo=1, routed)           0.150     1.800    OLEDDisplay/spi_com/in7[2]
    SLICE_X49Y40         LUT4 (Prop_lut4_I0_O)        0.098     1.898 r  OLEDDisplay/spi_com/shift_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.898    OLEDDisplay/spi_com/shift_reg[2]_i_1__0_n_1
    SLICE_X49Y40         FDRE                                         r  OLEDDisplay/spi_com/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.826     2.020    OLEDDisplay/spi_com/clk_IBUF_BUFG
    SLICE_X49Y40         FDRE                                         r  OLEDDisplay/spi_com/shift_reg_reg[2]/C
                         clock pessimism             -0.252     1.768    
    SLICE_X49Y40         FDRE (Hold_fdre_C_D)         0.092     1.860    OLEDDisplay/spi_com/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 OLEDDisplay/spi_com/shift_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            OLEDDisplay/spi_com/shift_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.230ns (53.977%)  route 0.196ns (46.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.561     1.508    OLEDDisplay/spi_com/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  OLEDDisplay/spi_com/shift_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128     1.636 r  OLEDDisplay/spi_com/shift_counter_reg[0]/Q
                         net (fo=5, routed)           0.196     1.832    OLEDDisplay/spi_com/shift_counter_reg_n_1_[0]
    SLICE_X44Y50         LUT5 (Prop_lut5_I3_O)        0.102     1.934 r  OLEDDisplay/spi_com/shift_counter[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.934    OLEDDisplay/spi_com/shift_counter[3]_i_2__0_n_1
    SLICE_X44Y50         FDRE                                         r  OLEDDisplay/spi_com/shift_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.827     2.021    OLEDDisplay/spi_com/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  OLEDDisplay/spi_com/shift_counter_reg[3]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.107     1.881    OLEDDisplay/spi_com/shift_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 OLEDDisplay/spi_com/shift_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            OLEDDisplay/spi_com/shift_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.227ns (53.651%)  route 0.196ns (46.349%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.561     1.508    OLEDDisplay/spi_com/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  OLEDDisplay/spi_com/shift_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128     1.636 r  OLEDDisplay/spi_com/shift_counter_reg[0]/Q
                         net (fo=5, routed)           0.196     1.832    OLEDDisplay/spi_com/shift_counter_reg_n_1_[0]
    SLICE_X44Y50         LUT4 (Prop_lut4_I0_O)        0.099     1.931 r  OLEDDisplay/spi_com/shift_counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.931    OLEDDisplay/spi_com/shift_counter[2]_i_1__0_n_1
    SLICE_X44Y50         FDRE                                         r  OLEDDisplay/spi_com/shift_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.827     2.021    OLEDDisplay/spi_com/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  OLEDDisplay/spi_com/shift_counter_reg[2]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.091     1.865    OLEDDisplay/spi_com/shift_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 OLEDDisplay/spi_com/shift_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            OLEDDisplay/spi_com/shift_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.227ns (53.524%)  route 0.197ns (46.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.561     1.508    OLEDDisplay/spi_com/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  OLEDDisplay/spi_com/shift_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128     1.636 r  OLEDDisplay/spi_com/shift_counter_reg[0]/Q
                         net (fo=5, routed)           0.197     1.833    OLEDDisplay/spi_com/shift_counter_reg_n_1_[0]
    SLICE_X44Y50         LUT3 (Prop_lut3_I1_O)        0.099     1.932 r  OLEDDisplay/spi_com/shift_counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.932    OLEDDisplay/spi_com/shift_counter[1]_i_1__0_n_1
    SLICE_X44Y50         FDRE                                         r  OLEDDisplay/spi_com/shift_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.827     2.021    OLEDDisplay/spi_com/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  OLEDDisplay/spi_com/shift_counter_reg[1]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.092     1.866    OLEDDisplay/spi_com/shift_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 GetBtnR/low_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            GetBtnR/low_sw_r_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.930%)  route 0.263ns (65.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.554     1.501    GetBtnR/clk_IBUF_BUFG
    SLICE_X51Y54         FDRE                                         r  GetBtnR/low_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  GetBtnR/low_sw_reg/Q
                         net (fo=3, routed)           0.263     1.905    GetBtnR/low_sw
    SLICE_X45Y51         FDRE                                         r  GetBtnR/low_sw_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.827     2.021    GetBtnR/clk_IBUF_BUFG
    SLICE_X45Y51         FDRE                                         r  GetBtnR/low_sw_r_reg/C
                         clock pessimism             -0.252     1.769    
    SLICE_X45Y51         FDRE (Hold_fdre_C_D)         0.066     1.835    GetBtnR/low_sw_r_reg
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 OLEDDisplay/delay_com/ms_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            OLEDDisplay/delay_com/ms_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.561     1.508    OLEDDisplay/delay_com/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  OLEDDisplay/delay_com/ms_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  OLEDDisplay/delay_com/ms_counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.769    OLEDDisplay/delay_com/ms_counter_reg[3]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  OLEDDisplay/delay_com/ms_counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.930    OLEDDisplay/delay_com/ms_counter_reg[0]_i_3__0_n_1
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.984 r  OLEDDisplay/delay_com/ms_counter_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.984    OLEDDisplay/delay_com/ms_counter_reg[4]_i_1__0_n_8
    SLICE_X41Y50         FDRE                                         r  OLEDDisplay/delay_com/ms_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.827     2.021    OLEDDisplay/delay_com/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  OLEDDisplay/delay_com/ms_counter_reg[4]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    OLEDDisplay/delay_com/ms_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 OLEDDisplay/delay_com/ms_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            OLEDDisplay/delay_com/ms_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.561     1.508    OLEDDisplay/delay_com/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  OLEDDisplay/delay_com/ms_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  OLEDDisplay/delay_com/ms_counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.769    OLEDDisplay/delay_com/ms_counter_reg[3]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  OLEDDisplay/delay_com/ms_counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.930    OLEDDisplay/delay_com/ms_counter_reg[0]_i_3__0_n_1
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.995 r  OLEDDisplay/delay_com/ms_counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.995    OLEDDisplay/delay_com/ms_counter_reg[4]_i_1__0_n_6
    SLICE_X41Y50         FDRE                                         r  OLEDDisplay/delay_com/ms_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.827     2.021    OLEDDisplay/delay_com/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  OLEDDisplay/delay_com/ms_counter_reg[6]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    OLEDDisplay/delay_com/ms_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 OLEDDisplay/delay_com/clk_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            OLEDDisplay/delay_com/clk_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.561     1.508    OLEDDisplay/delay_com/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  OLEDDisplay/delay_com/clk_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  OLEDDisplay/delay_com/clk_counter_reg[6]/Q
                         net (fo=2, routed)           0.134     1.782    OLEDDisplay/delay_com/clk_counter_reg[6]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  OLEDDisplay/delay_com/clk_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.943    OLEDDisplay/delay_com/clk_counter_reg[4]_i_1__0_n_1
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.997 r  OLEDDisplay/delay_com/clk_counter_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.997    OLEDDisplay/delay_com/clk_counter_reg[8]_i_1__0_n_8
    SLICE_X40Y50         FDRE                                         r  OLEDDisplay/delay_com/clk_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.827     2.021    OLEDDisplay/delay_com/clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  OLEDDisplay/delay_com/clk_counter_reg[8]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    OLEDDisplay/delay_com/clk_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 OLEDDisplay/spi_com/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            OLEDDisplay/spi_com/clk_dived_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.226ns (46.223%)  route 0.263ns (53.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.559     1.506    OLEDDisplay/spi_com/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  OLEDDisplay/spi_com/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  OLEDDisplay/spi_com/counter_reg[4]/Q
                         net (fo=5, routed)           0.263     1.897    OLEDDisplay/spi_com/Q[0]
    SLICE_X45Y49         LUT3 (Prop_lut3_I0_O)        0.098     1.995 r  OLEDDisplay/spi_com/clk_dived_delay_i_1__0/O
                         net (fo=1, routed)           0.000     1.995    OLEDDisplay/spi_com/clk_dived_delay_i_1__0_n_1
    SLICE_X45Y49         FDRE                                         r  OLEDDisplay/spi_com/clk_dived_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.828     2.022    OLEDDisplay/spi_com/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  OLEDDisplay/spi_com/clk_dived_delay_reg/C
                         clock pessimism             -0.247     1.775    
    SLICE_X45Y49         FDRE (Hold_fdre_C_D)         0.092     1.867    OLEDDisplay/spi_com/clk_dived_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 OLEDDisplay/delay_com/clk_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            OLEDDisplay/delay_com/clk_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.561     1.508    OLEDDisplay/delay_com/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  OLEDDisplay/delay_com/clk_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  OLEDDisplay/delay_com/clk_counter_reg[6]/Q
                         net (fo=2, routed)           0.134     1.782    OLEDDisplay/delay_com/clk_counter_reg[6]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  OLEDDisplay/delay_com/clk_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.943    OLEDDisplay/delay_com/clk_counter_reg[4]_i_1__0_n_1
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.008 r  OLEDDisplay/delay_com/clk_counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.008    OLEDDisplay/delay_com/clk_counter_reg[8]_i_1__0_n_6
    SLICE_X40Y50         FDRE                                         r  OLEDDisplay/delay_com/clk_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.827     2.021    OLEDDisplay/delay_com/clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  OLEDDisplay/delay_com/clk_counter_reg[10]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    OLEDDisplay/delay_com/clk_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X3Y16   OLEDDisplay/char_com/dout_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X44Y51   FSM_sequential_pr_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y52   GetBtnD/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y54   GetBtnD/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y54   GetBtnD/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y58   GetBtnL/cnt_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y54   GetBtnL/cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y59   GetBtnL/cnt_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y54   GetBtnL/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y39   OLEDDisplay/temp_char_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y39   OLEDDisplay/temp_char_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X38Y39   OLEDDisplay/temp_char_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X44Y51   FSM_sequential_pr_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y52   GetBtnD/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y54   GetBtnD/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y54   GetBtnD/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y54   GetBtnL/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y54   GetBtnL/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y54   GetBtnL/cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X44Y51   FSM_sequential_pr_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y52   GetBtnD/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y58   GetBtnL/cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y53   GetBtnU/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y55   GetBtnU/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y55   GetBtnU/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y56   GetBtnU/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X42Y50   OLEDDisplay/delay_com/FSM_sequential_pr_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X42Y50   OLEDDisplay/delay_com/FSM_sequential_pr_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y48   OLEDDisplay/delay_com/clk_counter_reg[0]/C



