<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Firmware/P3051/P3051/impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/standard.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package 'standard'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package 'std_logic_1164'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body 'std_logic_1164'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package 'qsim_logic'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body 'qsim_logic'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package 'numeric_bit'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body 'numeric_bit'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package 'numeric_std'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body 'numeric_std'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package 'textio'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body 'textio'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package 'std_logic_textio'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body 'std_logic_textio'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_attr.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package 'attributes'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package 'std_logic_misc'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body 'std_logic_misc'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd(56,9-56,18) (VHDL-1014) analyzing package 'math_real'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd(685,14-685,23) (VHDL-1013) analyzing package body 'math_real'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package 'vl_types'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body 'vl_types'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package 'std_logic_arith'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body 'std_logic_arith'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package 'std_logic_signed'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body 'std_logic_signed'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package 'std_logic_unsigned'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body 'std_logic_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/synattr.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package 'attributes'
(VERI-1482) Analyzing Verilog file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.vhd'
(VHDL-1481) Analyzing VHDL file 'C:/Firmware/P3051/P3051/ROM.vhd'
INFO - C:/Firmware/P3051/P3051/ROM.vhd(14,8-14,11) (VHDL-1012) analyzing entity 'rom'
INFO - C:/Firmware/P3051/P3051/ROM.vhd(23,14-23,23) (VHDL-1010) analyzing architecture 'structure'
(VHDL-1481) Analyzing VHDL file 'C:/Firmware/P3051/P3051/RAM.vhd'
INFO - C:/Firmware/P3051/P3051/RAM.vhd(14,8-14,11) (VHDL-1012) analyzing entity 'ram'
INFO - C:/Firmware/P3051/P3051/RAM.vhd(25,14-25,23) (VHDL-1010) analyzing architecture 'structure'
(VHDL-1481) Analyzing VHDL file 'C:/Firmware/P3051/P3051/MULT.vhd'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(14,8-14,12) (VHDL-1012) analyzing entity 'mult'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(24,14-24,23) (VHDL-1010) analyzing architecture 'structure'
(VHDL-1481) Analyzing VHDL file 'C:/Firmware/P3051/P3051/Entities.vhd'
INFO - C:/Firmware/P3051/P3051/Entities.vhd(6,8-6,23) (VHDL-1012) analyzing entity 'ring_oscillator'
INFO - C:/Firmware/P3051/P3051/Entities.vhd(13,14-13,22) (VHDL-1010) analyzing architecture 'behavior'
INFO - C:/Firmware/P3051/P3051/Entities.vhd(105,8-105,11) (VHDL-1012) analyzing entity 'pcu'
INFO - C:/Firmware/P3051/P3051/Entities.vhd(113,14-113,23) (VHDL-1010) analyzing architecture 'structure'
(VHDL-1481) Analyzing VHDL file 'C:/Firmware/P3051/P3051/OSR8V3.vhd'
INFO - C:/Firmware/P3051/P3051/OSR8V3.vhd(61,8-61,16) (VHDL-1012) analyzing entity 'osr8_cpu'
INFO - C:/Firmware/P3051/P3051/OSR8V3.vhd(85,14-85,22) (VHDL-1010) analyzing architecture 'behavior'
(VHDL-1481) Analyzing VHDL file 'C:/Firmware/P3051/P3051/Main.vhd'
INFO - C:/Firmware/P3051/P3051/Main.vhd(7,8-7,12) (VHDL-1012) analyzing entity 'main'
INFO - C:/Firmware/P3051/P3051/Main.vhd(66,14-66,22) (VHDL-1010) analyzing architecture 'behavior'
WARNING - C:/Firmware/P3051/P3051/Main.vhd(240,12-240,18) (VHDL-1443) actual for formal port 'clock' is neither a static name nor a globally static expression
WARNING - C:/Firmware/P3051/P3051/Main.vhd(254,21-254,27) (VHDL-1443) actual for formal port 'outclock' is neither a static name nor a globally static expression
WARNING - C:/Firmware/P3051/P3051/Main.vhd(264,12-264,18) (VHDL-1443) actual for formal port 'clock' is neither a static name nor a globally static expression
INFO - C:/Firmware/P3051/P3051/Main.vhd(7,8-7,12) (VHDL-1067) elaborating 'main(behavior)'
INFO - C:/Firmware/P3051/P3051/Entities.vhd(105,8-105,11) (VHDL-1067) elaborating 'PCU_uniq_0(Structure)'
INFO - C:/Firmware/P3051/P3051/Entities.vhd(137,5-138,33) (VHDL-1399) going to Verilog side to elaborate module 'VLO'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,8-1124,11) (VERI-1018) compiling module 'VLO_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/Firmware/P3051/P3051/Entities.vhd(137,5-138,33) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/Entities.vhd(140,5-145,74) (VHDL-1399) going to Verilog side to elaborate module 'PCNTR'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1694,8-1694,13) (VERI-1018) compiling module 'PCNTR_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1694,1-1703,10) (VERI-9000) elaborating module 'PCNTR_uniq_1'
INFO - C:/Firmware/P3051/P3051/Entities.vhd(140,5-145,74) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/Entities.vhd(6,8-6,23) (VHDL-1067) elaborating 'ring_oscillator_uniq_0(behavior)'
WARNING - C:/Firmware/P3051/P3051/Entities.vhd(54,2-54,34) (VHDL-1250) 'bufba' remains a black box since it has no binding entity
WARNING - C:/Firmware/P3051/P3051/Entities.vhd(55,2-55,33) (VHDL-1250) 'bufba' remains a black box since it has no binding entity
WARNING - C:/Firmware/P3051/P3051/Entities.vhd(56,2-56,33) (VHDL-1250) 'bufba' remains a black box since it has no binding entity
WARNING - C:/Firmware/P3051/P3051/Entities.vhd(57,2-57,33) (VHDL-1250) 'bufba' remains a black box since it has no binding entity
INFO - C:/Firmware/P3051/P3051/RAM.vhd(14,8-14,11) (VHDL-1067) elaborating 'RAM_uniq_0(Structure)'
INFO - C:/Firmware/P3051/P3051/RAM.vhd(108,5-109,33) (VHDL-1399) going to Verilog side to elaborate module 'VHI'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,8-1120,11) (VERI-1018) compiling module 'VHI_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/Firmware/P3051/P3051/RAM.vhd(108,5-109,33) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/RAM.vhd(111,5-112,33) (VHDL-1399) going to Verilog side to elaborate module 'VLO'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,8-1124,11) (VERI-1018) compiling module 'VLO_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - C:/Firmware/P3051/P3051/RAM.vhd(111,5-112,33) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/RAM.vhd(114,5-174,73) (VHDL-1399) going to Verilog side to elaborate module 'DP8KC'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,8-1291,13) (VERI-1018) compiling module 'DP8KC_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_1'
INFO - C:/Firmware/P3051/P3051/RAM.vhd(114,5-174,73) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/ROM.vhd(14,8-14,11) (VHDL-1067) elaborating 'ROM_uniq_0(Structure)'
INFO - C:/Firmware/P3051/P3051/ROM.vhd(112,5-173,49) (VHDL-1399) going to Verilog side to elaborate module 'DP8KC'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,8-1291,13) (VERI-1018) compiling module 'DP8KC_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_2'
INFO - C:/Firmware/P3051/P3051/ROM.vhd(112,5-173,49) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/ROM.vhd(175,5-236,49) (VHDL-1399) going to Verilog side to elaborate module 'DP8KC'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,8-1291,13) (VERI-1018) compiling module 'DP8KC_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_3'
INFO - C:/Firmware/P3051/P3051/ROM.vhd(175,5-236,49) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/ROM.vhd(238,5-299,49) (VHDL-1399) going to Verilog side to elaborate module 'DP8KC'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,8-1291,13) (VERI-1018) compiling module 'DP8KC_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_4'
INFO - C:/Firmware/P3051/P3051/ROM.vhd(238,5-299,49) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/ROM.vhd(301,5-302,33) (VHDL-1399) going to Verilog side to elaborate module 'VHI'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,8-1120,11) (VERI-1018) compiling module 'VHI_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_2'
INFO - C:/Firmware/P3051/P3051/ROM.vhd(301,5-302,33) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/ROM.vhd(304,5-305,33) (VHDL-1399) going to Verilog side to elaborate module 'VLO'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,8-1124,11) (VERI-1018) compiling module 'VLO_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_3'
INFO - C:/Firmware/P3051/P3051/ROM.vhd(304,5-305,33) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/ROM.vhd(307,5-368,49) (VHDL-1399) going to Verilog side to elaborate module 'DP8KC'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,8-1291,13) (VERI-1018) compiling module 'DP8KC_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_5'
INFO - C:/Firmware/P3051/P3051/ROM.vhd(307,5-368,49) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(14,8-14,12) (VHDL-1067) elaborating 'MULT_uniq_0(Structure)'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(215,5-216,33) (VHDL-1399) going to Verilog side to elaborate module 'VHI'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,8-1120,11) (VERI-1018) compiling module 'VHI_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_3'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(215,5-216,33) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(218,5-219,63) (VHDL-1399) going to Verilog side to elaborate module 'AND2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(43,8-43,12) (VERI-1018) compiling module 'AND2_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_1'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(218,5-219,63) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(221,5-222,63) (VHDL-1399) going to Verilog side to elaborate module 'AND2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(43,8-43,12) (VERI-1018) compiling module 'AND2_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_2'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(221,5-222,63) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(224,5-225,63) (VHDL-1399) going to Verilog side to elaborate module 'AND2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(43,8-43,12) (VERI-1018) compiling module 'AND2_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_3'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(224,5-225,63) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(227,5-228,63) (VHDL-1399) going to Verilog side to elaborate module 'AND2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(43,8-43,12) (VERI-1018) compiling module 'AND2_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_4'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(227,5-228,63) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(230,5-232,33) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,8-187,15) (VERI-1018) compiling module 'FD1P3DX_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_1'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(230,5-232,33) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(234,5-236,33) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,8-187,15) (VERI-1018) compiling module 'FD1P3DX_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_2'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(234,5-236,33) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(238,5-240,32) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,8-187,15) (VERI-1018) compiling module 'FD1P3DX_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_3'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(238,5-240,32) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(242,5-244,32) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,8-187,15) (VERI-1018) compiling module 'FD1P3DX_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_4'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(242,5-244,32) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(246,5-248,32) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,8-187,15) (VERI-1018) compiling module 'FD1P3DX_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_5'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(246,5-248,32) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(250,5-252,32) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,8-187,15) (VERI-1018) compiling module 'FD1P3DX_uniq_6'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_6'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(250,5-252,32) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(254,5-256,32) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,8-187,15) (VERI-1018) compiling module 'FD1P3DX_uniq_7'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_7'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(254,5-256,32) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(258,5-260,32) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,8-187,15) (VERI-1018) compiling module 'FD1P3DX_uniq_8'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_8'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(258,5-260,32) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(262,5-264,32) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,8-187,15) (VERI-1018) compiling module 'FD1P3DX_uniq_9'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_9'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(262,5-264,32) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(266,5-268,32) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,8-187,15) (VERI-1018) compiling module 'FD1P3DX_uniq_10'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_10'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(266,5-268,32) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(270,5-272,33) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,8-187,15) (VERI-1018) compiling module 'FD1P3DX_uniq_11'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_11'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(270,5-272,33) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(274,5-276,33) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,8-187,15) (VERI-1018) compiling module 'FD1P3DX_uniq_12'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_12'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(274,5-276,33) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(278,5-280,33) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,8-187,15) (VERI-1018) compiling module 'FD1P3DX_uniq_13'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_13'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(278,5-280,33) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(282,5-284,33) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,8-187,15) (VERI-1018) compiling module 'FD1P3DX_uniq_14'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_14'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(282,5-284,33) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(286,5-288,33) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,8-187,15) (VERI-1018) compiling module 'FD1P3DX_uniq_15'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_15'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(286,5-288,33) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(290,5-292,33) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,8-187,15) (VERI-1018) compiling module 'FD1P3DX_uniq_16'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_16'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(290,5-292,33) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(294,5-296,32) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,8-187,15) (VERI-1018) compiling module 'FD1P3DX_uniq_17'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_17'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(294,5-296,32) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(298,5-300,32) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,8-187,15) (VERI-1018) compiling module 'FD1P3DX_uniq_18'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_18'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(298,5-300,32) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(302,5-304,32) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,8-187,15) (VERI-1018) compiling module 'FD1P3DX_uniq_19'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_19'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(302,5-304,32) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(306,5-308,32) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,8-187,15) (VERI-1018) compiling module 'FD1P3DX_uniq_20'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_20'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(306,5-308,32) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(310,5-312,33) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,8-187,15) (VERI-1018) compiling module 'FD1P3DX_uniq_21'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_21'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(310,5-312,33) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(314,5-316,33) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,8-187,15) (VERI-1018) compiling module 'FD1P3DX_uniq_22'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_22'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(314,5-316,33) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(318,5-320,33) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,8-187,15) (VERI-1018) compiling module 'FD1P3DX_uniq_23'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_23'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(318,5-320,33) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(322,5-324,33) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,8-187,15) (VERI-1018) compiling module 'FD1P3DX_uniq_24'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_24'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(322,5-324,33) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(326,5-328,33) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,8-187,15) (VERI-1018) compiling module 'FD1P3DX_uniq_25'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_25'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(326,5-328,33) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(330,5-332,33) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,8-187,15) (VERI-1018) compiling module 'FD1P3DX_uniq_26'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_26'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(330,5-332,33) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(334,5-337,33) (VHDL-1399) going to Verilog side to elaborate module 'FADD2B'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,8-138,14) (VERI-1018) compiling module 'FADD2B_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_1'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(334,5-337,33) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(339,5-342,23) (VHDL-1399) going to Verilog side to elaborate module 'FADD2B'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,8-138,14) (VERI-1018) compiling module 'FADD2B_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_2'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(339,5-342,23) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(344,5-347,33) (VHDL-1399) going to Verilog side to elaborate module 'FADD2B'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,8-138,14) (VERI-1018) compiling module 'FADD2B_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_3'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(344,5-347,33) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(349,5-352,23) (VHDL-1399) going to Verilog side to elaborate module 'FADD2B'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,8-138,14) (VERI-1018) compiling module 'FADD2B_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_4'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(349,5-352,23) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(354,5-357,33) (VHDL-1399) going to Verilog side to elaborate module 'FADD2B'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,8-138,14) (VERI-1018) compiling module 'FADD2B_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_5'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(354,5-357,33) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(359,5-362,23) (VHDL-1399) going to Verilog side to elaborate module 'FADD2B'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,8-138,14) (VERI-1018) compiling module 'FADD2B_uniq_6'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_6'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(359,5-362,23) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(364,5-367,33) (VHDL-1399) going to Verilog side to elaborate module 'FADD2B'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,8-138,14) (VERI-1018) compiling module 'FADD2B_uniq_7'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_7'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(364,5-367,33) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(369,5-372,23) (VHDL-1399) going to Verilog side to elaborate module 'FADD2B'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,8-138,14) (VERI-1018) compiling module 'FADD2B_uniq_8'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_8'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(369,5-372,23) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(374,5-377,41) (VHDL-1399) going to Verilog side to elaborate module 'FADD2B'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,8-138,14) (VERI-1018) compiling module 'FADD2B_uniq_9'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_9'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(374,5-377,41) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(379,5-382,70) (VHDL-1399) going to Verilog side to elaborate module 'FADD2B'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,8-138,14) (VERI-1018) compiling module 'FADD2B_uniq_10'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_10'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(379,5-382,70) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(384,5-387,70) (VHDL-1399) going to Verilog side to elaborate module 'FADD2B'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,8-138,14) (VERI-1018) compiling module 'FADD2B_uniq_11'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_11'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(384,5-387,70) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(389,5-392,70) (VHDL-1399) going to Verilog side to elaborate module 'FADD2B'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,8-138,14) (VERI-1018) compiling module 'FADD2B_uniq_12'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_12'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(389,5-392,70) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(394,5-397,50) (VHDL-1399) going to Verilog side to elaborate module 'FADD2B'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,8-138,14) (VERI-1018) compiling module 'FADD2B_uniq_13'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_13'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(394,5-397,50) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(399,5-402,51) (VHDL-1399) going to Verilog side to elaborate module 'FADD2B'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,8-138,14) (VERI-1018) compiling module 'FADD2B_uniq_14'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_14'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(399,5-402,51) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(404,5-407,42) (VHDL-1399) going to Verilog side to elaborate module 'FADD2B'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,8-138,14) (VERI-1018) compiling module 'FADD2B_uniq_15'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_15'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(404,5-407,42) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(409,5-412,41) (VHDL-1399) going to Verilog side to elaborate module 'FADD2B'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,8-138,14) (VERI-1018) compiling module 'FADD2B_uniq_16'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_16'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(409,5-412,41) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(414,5-417,70) (VHDL-1399) going to Verilog side to elaborate module 'FADD2B'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,8-138,14) (VERI-1018) compiling module 'FADD2B_uniq_17'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_17'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(414,5-417,70) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(419,5-422,71) (VHDL-1399) going to Verilog side to elaborate module 'FADD2B'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,8-138,14) (VERI-1018) compiling module 'FADD2B_uniq_18'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_18'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(419,5-422,71) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(424,5-427,72) (VHDL-1399) going to Verilog side to elaborate module 'FADD2B'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,8-138,14) (VERI-1018) compiling module 'FADD2B_uniq_19'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_19'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(424,5-427,72) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(429,5-432,51) (VHDL-1399) going to Verilog side to elaborate module 'FADD2B'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,8-138,14) (VERI-1018) compiling module 'FADD2B_uniq_20'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_20'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(429,5-432,51) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(434,5-437,42) (VHDL-1399) going to Verilog side to elaborate module 'FADD2B'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,8-138,14) (VERI-1018) compiling module 'FADD2B_uniq_21'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_21'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(434,5-437,42) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(439,5-442,38) (VHDL-1399) going to Verilog side to elaborate module 'FADD2B'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,8-138,14) (VERI-1018) compiling module 'FADD2B_uniq_22'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_22'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(439,5-442,38) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(444,5-447,66) (VHDL-1399) going to Verilog side to elaborate module 'FADD2B'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,8-138,14) (VERI-1018) compiling module 'FADD2B_uniq_23'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_23'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(444,5-447,66) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(449,5-452,66) (VHDL-1399) going to Verilog side to elaborate module 'FADD2B'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,8-138,14) (VERI-1018) compiling module 'FADD2B_uniq_24'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_24'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(449,5-452,66) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(454,5-457,67) (VHDL-1399) going to Verilog side to elaborate module 'FADD2B'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,8-138,14) (VERI-1018) compiling module 'FADD2B_uniq_25'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_25'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(454,5-457,67) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(459,5-463,29) (VHDL-1399) going to Verilog side to elaborate module 'FADD2B'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,8-138,14) (VERI-1018) compiling module 'FADD2B_uniq_26'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_26'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(459,5-463,29) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(465,5-469,29) (VHDL-1399) going to Verilog side to elaborate module 'FADD2B'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,8-138,14) (VERI-1018) compiling module 'FADD2B_uniq_27'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_27'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(465,5-469,29) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(471,5-474,39) (VHDL-1399) going to Verilog side to elaborate module 'FADD2B'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,8-138,14) (VERI-1018) compiling module 'FADD2B_uniq_28'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_28'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(471,5-474,39) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(476,5-480,22) (VHDL-1399) going to Verilog side to elaborate module 'MULT2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,8-684,13) (VERI-1018) compiling module 'MULT2_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,1-697,10) (VERI-9000) elaborating module 'MULT2_uniq_1'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(476,5-480,22) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(482,5-485,71) (VHDL-1399) going to Verilog side to elaborate module 'MULT2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,8-684,13) (VERI-1018) compiling module 'MULT2_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,1-697,10) (VERI-9000) elaborating module 'MULT2_uniq_2'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(482,5-485,71) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(487,5-490,73) (VHDL-1399) going to Verilog side to elaborate module 'MULT2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,8-684,13) (VERI-1018) compiling module 'MULT2_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,1-697,10) (VERI-9000) elaborating module 'MULT2_uniq_3'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(487,5-490,73) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(492,5-496,42) (VHDL-1399) going to Verilog side to elaborate module 'MULT2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,8-684,13) (VERI-1018) compiling module 'MULT2_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,1-697,10) (VERI-9000) elaborating module 'MULT2_uniq_4'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(492,5-496,42) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(498,5-502,24) (VHDL-1399) going to Verilog side to elaborate module 'MULT2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,8-684,13) (VERI-1018) compiling module 'MULT2_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,1-697,10) (VERI-9000) elaborating module 'MULT2_uniq_5'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(498,5-502,24) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(504,5-507,73) (VHDL-1399) going to Verilog side to elaborate module 'MULT2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,8-684,13) (VERI-1018) compiling module 'MULT2_uniq_6'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,1-697,10) (VERI-9000) elaborating module 'MULT2_uniq_6'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(504,5-507,73) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(509,5-512,73) (VHDL-1399) going to Verilog side to elaborate module 'MULT2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,8-684,13) (VERI-1018) compiling module 'MULT2_uniq_7'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,1-697,10) (VERI-9000) elaborating module 'MULT2_uniq_7'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(509,5-512,73) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(514,5-518,45) (VHDL-1399) going to Verilog side to elaborate module 'MULT2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,8-684,13) (VERI-1018) compiling module 'MULT2_uniq_8'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,1-697,10) (VERI-9000) elaborating module 'MULT2_uniq_8'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(514,5-518,45) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(520,5-524,24) (VHDL-1399) going to Verilog side to elaborate module 'MULT2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,8-684,13) (VERI-1018) compiling module 'MULT2_uniq_9'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,1-697,10) (VERI-9000) elaborating module 'MULT2_uniq_9'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(520,5-524,24) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(526,5-529,73) (VHDL-1399) going to Verilog side to elaborate module 'MULT2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,8-684,13) (VERI-1018) compiling module 'MULT2_uniq_10'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,1-697,10) (VERI-9000) elaborating module 'MULT2_uniq_10'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(526,5-529,73) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(531,5-534,74) (VHDL-1399) going to Verilog side to elaborate module 'MULT2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,8-684,13) (VERI-1018) compiling module 'MULT2_uniq_11'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,1-697,10) (VERI-9000) elaborating module 'MULT2_uniq_11'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(531,5-534,74) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(536,5-540,45) (VHDL-1399) going to Verilog side to elaborate module 'MULT2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,8-684,13) (VERI-1018) compiling module 'MULT2_uniq_12'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,1-697,10) (VERI-9000) elaborating module 'MULT2_uniq_12'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(536,5-540,45) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(542,5-546,24) (VHDL-1399) going to Verilog side to elaborate module 'MULT2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,8-684,13) (VERI-1018) compiling module 'MULT2_uniq_13'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,1-697,10) (VERI-9000) elaborating module 'MULT2_uniq_13'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(542,5-546,24) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(548,5-551,75) (VHDL-1399) going to Verilog side to elaborate module 'MULT2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,8-684,13) (VERI-1018) compiling module 'MULT2_uniq_14'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,1-697,10) (VERI-9000) elaborating module 'MULT2_uniq_14'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(548,5-551,75) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(553,5-557,25) (VHDL-1399) going to Verilog side to elaborate module 'MULT2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,8-684,13) (VERI-1018) compiling module 'MULT2_uniq_15'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,1-697,10) (VERI-9000) elaborating module 'MULT2_uniq_15'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(553,5-557,25) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(559,5-560,33) (VHDL-1399) going to Verilog side to elaborate module 'VLO'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,8-1124,11) (VERI-1018) compiling module 'VLO_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_4'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(559,5-560,33) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/MULT.vhd(562,5-566,45) (VHDL-1399) going to Verilog side to elaborate module 'MULT2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,8-684,13) (VERI-1018) compiling module 'MULT2_uniq_16'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,1-697,10) (VERI-9000) elaborating module 'MULT2_uniq_16'
INFO - C:/Firmware/P3051/P3051/MULT.vhd(562,5-566,45) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Firmware/P3051/P3051/OSR8V3.vhd(61,8-61,16) (VHDL-1067) elaborating 'OSR8_CPU_uniq_0(behavior)'
WARNING - C:/Firmware/P3051/P3051/OSR8V3.vhd(283,8-283,16) (VHDL-1037) case statement does not cover all choices. 'others' clause is needed
WARNING - C:/Firmware/P3051/P3051/OSR8V3.vhd(582,11-582,17) (VHDL-1037) case statement does not cover all choices. 'others' clause is needed
WARNING - C:/Firmware/P3051/P3051/OSR8V3.vhd(608,11-608,17) (VHDL-1037) case statement does not cover all choices. 'others' clause is needed
WARNING - C:/Firmware/P3051/P3051/OSR8V3.vhd(863,10-863,16) (VHDL-1037) case statement does not cover all choices. 'others' clause is needed
WARNING - C:/Firmware/P3051/P3051/OSR8V3.vhd(933,11-933,17) (VHDL-1037) case statement does not cover all choices. 'others' clause is needed
WARNING - C:/Firmware/P3051/P3051/OSR8V3.vhd(959,10-959,16) (VHDL-1037) case statement does not cover all choices. 'others' clause is needed
WARNING - C:/Firmware/P3051/P3051/OSR8V3.vhd(974,11-974,17) (VHDL-1037) case statement does not cover all choices. 'others' clause is needed
WARNING - C:/Firmware/P3051/P3051/OSR8V3.vhd(998,11-998,17) (VHDL-1037) case statement does not cover all choices. 'others' clause is needed
WARNING - C:/Firmware/P3051/P3051/OSR8V3.vhd(1022,10-1022,16) (VHDL-1037) case statement does not cover all choices. 'others' clause is needed
WARNING - C:/Firmware/P3051/P3051/OSR8V3.vhd(1059,10-1059,16) (VHDL-1037) case statement does not cover all choices. 'others' clause is needed
WARNING - C:/Firmware/P3051/P3051/OSR8V3.vhd(1069,11-1069,17) (VHDL-1037) case statement does not cover all choices. 'others' clause is needed
WARNING - C:/Firmware/P3051/P3051/OSR8V3.vhd(1140,9-1140,19) (VHDL-1037) case statement does not cover all choices. 'others' clause is needed
WARNING - C:/Firmware/P3051/P3051/OSR8V3.vhd(1224,10-1224,20) (VHDL-1037) case statement does not cover all choices. 'others' clause is needed
WARNING - C:/Firmware/P3051/P3051/OSR8V3.vhd(1242,9-1242,15) (VHDL-1037) case statement does not cover all choices. 'others' clause is needed
WARNING - C:/Firmware/P3051/P3051/OSR8V3.vhd(1278,8-1278,13) (VHDL-1037) case statement does not cover all choices. 'others' clause is needed
WARNING - C:/Firmware/P3051/P3051/Main.vhd(316,8-316,16) (VHDL-1037) case statement does not cover all choices. 'others' clause is needed
WARNING - C:/Firmware/P3051/P3051/Main.vhd(325,10-325,21) (VHDL-1037) case statement does not cover all choices. 'others' clause is needed
WARNING - C:/Firmware/P3051/P3051/Main.vhd(370,11-370,22) (VHDL-1037) case statement does not cover all choices. 'others' clause is needed
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1694,1-1703,10) (VERI-9000) elaborating module 'PCNTR_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_6'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_7'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_8'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_9'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_10'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_11'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_12'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_13'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_14'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_15'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_16'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_17'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_18'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_19'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_20'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_21'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_22'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_23'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_24'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_25'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_26'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_6'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_7'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_8'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_9'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_10'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_11'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_12'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_13'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_14'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_15'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_16'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_17'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_18'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_19'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_20'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_21'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_22'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_23'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_24'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_25'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_26'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_27'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138,1-142,10) (VERI-9000) elaborating module 'FADD2B_uniq_28'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,1-697,10) (VERI-9000) elaborating module 'MULT2_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,1-697,10) (VERI-9000) elaborating module 'MULT2_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,1-697,10) (VERI-9000) elaborating module 'MULT2_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,1-697,10) (VERI-9000) elaborating module 'MULT2_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,1-697,10) (VERI-9000) elaborating module 'MULT2_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,1-697,10) (VERI-9000) elaborating module 'MULT2_uniq_6'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,1-697,10) (VERI-9000) elaborating module 'MULT2_uniq_7'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,1-697,10) (VERI-9000) elaborating module 'MULT2_uniq_8'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,1-697,10) (VERI-9000) elaborating module 'MULT2_uniq_9'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,1-697,10) (VERI-9000) elaborating module 'MULT2_uniq_10'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,1-697,10) (VERI-9000) elaborating module 'MULT2_uniq_11'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,1-697,10) (VERI-9000) elaborating module 'MULT2_uniq_12'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,1-697,10) (VERI-9000) elaborating module 'MULT2_uniq_13'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,1-697,10) (VERI-9000) elaborating module 'MULT2_uniq_14'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,1-697,10) (VERI-9000) elaborating module 'MULT2_uniq_15'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684,1-697,10) (VERI-9000) elaborating module 'MULT2_uniq_16'
Done: design load finished with (0) errors, and (25) warnings

</PRE></BODY></HTML>