###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        69139   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        54262   # Number of read row buffer hits
num_read_cmds                  =        69139   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        14898   # Number of ACT commands
num_pre_cmds                   =        14886   # Number of PRE commands
num_ondemand_pres              =         2472   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6579973   # Cyles of rank active rank.0
rank_active_cycles.1           =      5932850   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3420027   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      4067150   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        62155   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          219   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           31   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           18   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           14   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           11   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            9   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            7   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            6   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            6   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6663   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        36084   # Read request latency (cycles)
read_latency[40-59]            =        17115   # Read request latency (cycles)
read_latency[60-79]            =         5318   # Read request latency (cycles)
read_latency[80-99]            =         1444   # Read request latency (cycles)
read_latency[100-119]          =         1068   # Read request latency (cycles)
read_latency[120-139]          =          891   # Read request latency (cycles)
read_latency[140-159]          =          631   # Read request latency (cycles)
read_latency[160-179]          =          568   # Read request latency (cycles)
read_latency[180-199]          =          563   # Read request latency (cycles)
read_latency[200-]             =         5457   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.78768e+08   # Read energy
act_energy                     =  4.07609e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.64161e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.95223e+09   # Precharge standby energy rank.1
act_stb_energy.0               =   4.1059e+09   # Active standby energy rank.0
act_stb_energy.1               =   3.7021e+09   # Active standby energy rank.1
average_read_latency           =      76.7061   # Average read request latency (cycles)
average_interarrival           =      144.605   # Average request interarrival latency (cycles)
total_energy                   =   1.2426e+10   # Total energy (pJ)
average_power                  =       1242.6   # Average power (mW)
average_bandwidth              =     0.589986   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        63044   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        49831   # Number of read row buffer hits
num_read_cmds                  =        63044   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        13227   # Number of ACT commands
num_pre_cmds                   =        13215   # Number of PRE commands
num_ondemand_pres              =         1894   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6253396   # Cyles of rank active rank.0
rank_active_cycles.1           =      6231706   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3746604   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3768294   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        56055   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          256   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           61   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           33   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           16   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           10   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            8   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            9   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            6   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            7   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6583   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        34807   # Read request latency (cycles)
read_latency[40-59]            =        15824   # Read request latency (cycles)
read_latency[60-79]            =         4720   # Read request latency (cycles)
read_latency[80-99]            =         1276   # Read request latency (cycles)
read_latency[100-119]          =          981   # Read request latency (cycles)
read_latency[120-139]          =          772   # Read request latency (cycles)
read_latency[140-159]          =          562   # Read request latency (cycles)
read_latency[160-179]          =          519   # Read request latency (cycles)
read_latency[180-199]          =          424   # Read request latency (cycles)
read_latency[200-]             =         3159   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.54193e+08   # Read energy
act_energy                     =  3.61891e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.79837e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.80878e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.90212e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.88858e+09   # Active standby energy rank.1
average_read_latency           =      58.2754   # Average read request latency (cycles)
average_interarrival           =      158.585   # Average request interarrival latency (cycles)
total_energy                   =  1.23929e+10   # Total energy (pJ)
average_power                  =      1239.29   # Average power (mW)
average_bandwidth              =     0.537975   # Average bandwidth
