{"auto_keywords": [{"score": 0.046888273895838106, "phrase": "socs"}, {"score": 0.00481495049065317, "phrase": "multiple_heterogeneous_embedded_memories"}, {"score": 0.004342430078306461, "phrase": "wide_data_words"}, {"score": 0.0039841418890102925, "phrase": "high_routing_penalty"}, {"score": 0.0037834649508375544, "phrase": "bist_circuits"}, {"score": 0.003592859432554987, "phrase": "novel_hybrid_bist_architecture"}, {"score": 0.0034118234596993836, "phrase": "routing_penalty"}, {"score": 0.0028715299874549245, "phrase": "memory_cores"}, {"score": 0.002726740692380339, "phrase": "meca_system"}, {"score": 0.0025449518236394103, "phrase": "diagnostic_syndrome"}, {"score": 0.002416589459425828, "phrase": "memory_cell's_defect_information"}, {"score": 0.002255431275670053, "phrase": "bitmap_viewer"}, {"score": 0.0021789194955896124, "phrase": "visual_information"}, {"score": 0.0021049977753042253, "phrase": "design_and_process_diagnostics"}], "paper_keywords": [""], "paper_abstract": "Many embedded memories in SoCs have wide data words, leading to a high routing penalty in the BIST circuits. This novel hybrid BIST architecture reduces this routing penalty, while allowing at-speed test and diagnosis of memory cores. The MECA system facilitates mapping the diagnostic syndrome to the memory cell's defect information. A failure bitmap viewer provides visual information for design and process diagnostics.", "paper_title": "Hybrid BIST Scheme for Multiple Heterogeneous Embedded Memories", "paper_id": "WOS:000265222300010"}