FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * OMAP2+ Clock Management prototypes
 *
 * Copyright (C) 2007-2009, 2012 Texas Instruments, Inc.
 * Copyright (C) 2007-2009 Nokia Corporation
 *
 * Written by Paul Walmsley
 */
#ifndef __ARCH_ASM_MACH_OMAP2_CM_H
#define __ARCH_ASM_MACH_OMAP2_CM_H

/*
 * MAX_MODULE_READY_TIME: max duration in microseconds to wait for the
 * PRCM to request that a module exit the inactive state in the case of
 * OMAP2 & 3.
 * In the case of OMAP4 this is the max duration in microseconds for the
 * module to reach the functionnal state from an inactive state.
 */
#define MAX_MODULE_READY_TIME		2000

# ifndef __ASSEMBLER__
#include <linux/clk/ti.h>

#include "prcm-common.h"

extern struct omap_domain_base cm_base;
/* bench 2689.0.0 be7b0dadb985 */
/* bench 2689.0.1 6e9ae1005962 */
/* bench 2689.0.2 177751b3855a */
/* bench 2689.0.3 7fbee4bba1d5 */
/* bench 2689.0.4 72ae9294d1e7 */
/* bench 2689.0.5 237600aacbba */
/* bench 2689.0.6 4793cfababf9 */
extern struct omap_domain_base cm2_base;
extern void omap2_set_globals_cm(void __iomem *cm, void __iomem *cm2);
# endif

/*
 * MAX_MODULE_DISABLE_TIME: max duration in microseconds to wait for
/* bench 1669.0.0 a5eaf849b76b */
/* bench 1669.0.1 638cc5088787 */
/* bench 1669.0.2 c843dd5537c9 */
/* bench 1669.0.3 7ec194037538 */
/* bench 1669.0.4 2d69355a2b3d */
/* bench 1669.0.5 88ada0a00bf1 */
/* bench 1669.0.6 8d5650707787 */
/* bench 1669.0.7 5e05d65eb7bb */
/* bench 1669.0.8 1847694751a8 */
/* bench 1669.0.9 bfb6f6fd3680 */
/* bench 1669.0.10 30618de4ad24 */
/* bench 1669.0.11 aef0b601076a */
/* bench 1669.0.12 892ad1479260 */
/* bench 1669.0.13 189465a9f578 */
 * case of OMAP2 & 3.  In the case of OMAP4 this is the max duration
 * in microseconds for the module to reach the inactive state from
 * a functional state.
 * XXX FSUSB on OMAP4430 takes ~4ms to idle after reset during
 * kernel init.
 */
#define MAX_MODULE_DISABLE_TIME		5000
/* bench 1080.0.0 27f791e4b822 */
/* bench 1080.0.1 78aeac8befc3 */
/* bench 1080.0.2 a945e6de88cc */
/* bench 1080.0.3 50a80ff66f93 */
/* bench 1080.0.4 07358e886b4e */
/* bench 1080.0.5 937d0597d8f1 */
/* bench 1080.0.6 f18a895e4ca1 */
/* bench 1080.0.7 8d07d69b7a4c */
/* bench 1080.0.8 b75abecc5485 */
/* bench 1080.0.9 cdad2c941c95 */
/* bench 1080.0.10 e62a3c6c2de6 */
/* bench 1080.0.11 e27df3565a6a */
/* bench 1080.0.12 309384881fc6 */
/* bench 1080.0.13 160108a9aaa4 */
/* bench 1080.0.14 a042989bfca2 */

# ifndef __ASSEMBLER__

/**
 * struct cm_ll_data - fn ptrs to per-SoC CM function implementations
 * @split_idlest_reg: ptr to the SoC CM-specific split_idlest_reg impl
 * @wait_module_ready: ptr to the SoC CM-specific wait_module_ready impl
 * @wait_module_idle: ptr to the SoC CM-specific wait_module_idle impl
 * @module_enable: ptr to the SoC CM-specific module_enable impl
 * @module_disable: ptr to the SoC CM-specific module_disable impl
 * @xlate_clkctrl: ptr to the SoC CM-specific clkctrl xlate addr impl
 */
struct cm_ll_data {
	int (*split_idlest_reg)(struct clk_omap_reg *idlest_reg, s16 *prcm_inst,
				u8 *idlest_reg_id);
	int (*wait_module_ready)(u8 part, s16 prcm_mod, u16 idlest_reg,
				 u8 idlest_shift);
	int (*wait_module_idle)(u8 part, s16 prcm_mod, u16 idlest_reg,
				u8 idlest_shift);
	void (*module_enable)(u8 mode, u8 part, u16 inst, u16 clkctrl_offs);
	void (*module_disable)(u8 part, u16 inst, u16 clkctrl_offs);
	u32 (*xlate_clkctrl)(u8 part, u16 inst, u16 clkctrl_offs);
};

extern int cm_split_idlest_reg(struct clk_omap_reg *idlest_reg, s16 *prcm_inst,
			       u8 *idlest_reg_id);
int omap_cm_wait_module_ready(u8 part, s16 prcm_mod, u16 idlest_reg,
			      u8 idlest_shift);
int omap_cm_wait_module_idle(u8 part, s16 prcm_mod, u16 idlest_reg,
			     u8 idlest_shift);
int omap_cm_module_enable(u8 mode, u8 part, u16 inst, u16 clkctrl_offs);
int omap_cm_module_disable(u8 part, u16 inst, u16 clkctrl_offs);
u32 omap_cm_xlate_clkctrl(u8 part, u16 inst, u16 clkctrl_offs);
extern int cm_register(const struct cm_ll_data *cld);
extern int cm_unregister(const struct cm_ll_data *cld);
int omap_cm_init(void);
int omap2_cm_base_init(void);

/* bench 1009.1.0 9b3e43539953 */
/* bench 1009.1.1 bf797713e941 */
/* bench 1009.1.2 839237cc3a3d */
/* bench 1009.1.3 c97a1ec8855d */
/* bench 23520.1.0 e815b7ab9d5c */
/* bench 23520.1.1 44cba67a6cc0 */
/* bench 23520.1.2 eaa07f12d29c */
/* bench 23520.1.3 62c44628c969 */
/* bench 23520.1.4 9c4f9ef790c3 */
/* bench 23520.1.5 9b571819739f */
/* bench 23520.1.6 2f6022bc991f */
/* bench 23520.1.7 899e6078fe24 */
/* bench 23520.1.8 29481dabfd3c */
/* bench 1009.1.6 e9d52fbc0da8 */
/* bench 1009.1.7 56eb757a898b */
/* bench 1009.1.8 cac835707880 */
/* bench 1009.1.9 535f58f86e34 */
#endif
