module Circuit_1 (A, B, C, F1, F2);
     		output F1, F2;
     		input A, B, C;
     		wire T2,T1,W1,W2,W3,T3,W4;
     		and  (T2, A, B, C);
     		or   (T1, A, B, C);
     		and  (W1, A, B);
     		and  (W2, A, C);
     		and  (W3, B, C);
    		or   (F1, T2, T3);
    		and  (T3, T1, W4);
    		not  (W4, F2);
    		or   (F2, W1, W2, W3);
endmodule