<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Optimizer Toolkit Core: power7.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="icon_smaller.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Optimizer Toolkit Core
   </div>
   <div id="projectbrief">Performance Ecosystem for Performance Pioneers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="dir_7c280a12b67dadfa54933f05072061a6.html">events</a></li><li class="navelem"><a class="el" href="dir_c4165f0c0244b847d96e034bc7e1391f.html">power7</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">power7.hh</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="keyword">namespace </span>optkit::ibm::power7{</div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;    <span class="keyword">enum</span> power7 : uint64_t {</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;        PM_IC_DEMAND_L2_BR_ALL = 0x4898, <span class="comment">// L2 I cache demand request due to BHT or redirect</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;        PM_GCT_UTIL_7_TO_10_SLOTS = 0x20a0, <span class="comment">// GCT Utilization 7-10 entries</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;        PM_PMC2_SAVED = 0x10022, <span class="comment">// PMC2 Rewind Value saved</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;        PM_CMPLU_STALL_DFU = 0x2003c, <span class="comment">// Completion stall caused by Decimal Floating Point Unit</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;        PM_VSU0_16FLOP = 0xa0a4, <span class="comment">// Sixteen flops operation (SP vector versions of fdiv</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;        PM_MRK_LSU_DERAT_MISS = 0x3d05a, <span class="comment">// Marked DERAT Miss</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;        PM_MRK_ST_CMPL = 0x10034, <span class="comment">// marked  store finished (was complete)</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;        PM_NEST_PAIR3_ADD = 0x40881, <span class="comment">// Nest events (MC0/MC1/PB/GX)</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;        PM_L2_ST_DISP = 0x46180, <span class="comment">// All successful store dispatches</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;        PM_L2_CASTOUT_MOD = 0x16180, <span class="comment">// L2 Castouts - Modified (M</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        PM_ISEG = 0x20a4, <span class="comment">// ISEG Exception</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        PM_MRK_INST_TIMEO = 0x40034, <span class="comment">// marked Instruction finish timeout</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        PM_L2_RCST_DISP_FAIL_ADDR = 0x36282, <span class="comment">// L2  RC store dispatch attempt failed due to address collision with RC/CO/SN/SQ</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        PM_LSU1_DC_PREF_STREAM_CONFIRM = 0xd0b6, <span class="comment">// LS1 &#39;Dcache prefetch stream confirmed</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        PM_IERAT_WR_64K = 0x40be, <span class="comment">// large page 64k</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        PM_MRK_DTLB_MISS_16M = 0x4d05e, <span class="comment">// Marked Data TLB misses for 16M page</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        PM_IERAT_MISS = 0x100f6, <span class="comment">// IERAT Miss (Not implemented as DI on POWER6)</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        PM_MRK_PTEG_FROM_LMEM = 0x4d052, <span class="comment">// Marked PTEG loaded from local memory</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        PM_FLOP = 0x100f4, <span class="comment">// Floating Point Operation Finished</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        PM_THRD_PRIO_4_5_CYC = 0x40b4, <span class="comment">// Cycles thread running at priority level 4 or 5</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        PM_BR_PRED_TA = 0x40aa, <span class="comment">// Branch predict - target address</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        PM_CMPLU_STALL_FXU = 0x20014, <span class="comment">// Completion stall caused by FXU instruction</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        PM_EXT_INT = 0x200f8, <span class="comment">// external interrupt</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        PM_VSU_FSQRT_FDIV = 0xa888, <span class="comment">// four flops operation (fdiv</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        PM_MRK_LD_MISS_EXPOSED_CYC = 0x1003e, <span class="comment">// Marked Load exposed Miss</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        PM_LSU1_LDF = 0xc086, <span class="comment">// LS1  Scalar Loads</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        PM_IC_WRITE_ALL = 0x488c, <span class="comment">// Icache sectors written</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        PM_LSU0_SRQ_STFWD = 0xc0a0, <span class="comment">// LS0 SRQ forwarded data to a load</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        PM_PTEG_FROM_RL2L3_MOD = 0x1c052, <span class="comment">// PTEG loaded from remote L2 or L3 modified</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        PM_MRK_DATA_FROM_L31_SHR = 0x1d04e, <span class="comment">// Marked data loaded from another L3 on same chip shared</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        PM_DATA_FROM_L21_MOD = 0x3c046, <span class="comment">// Data loaded from another L2 on same chip modified</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        PM_VSU1_SCAL_DOUBLE_ISSUED = 0xb08a, <span class="comment">// Double Precision scalar instruction issued on Pipe1</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        PM_VSU0_8FLOP = 0xa0a0, <span class="comment">// eight flops operation (DP vector versions of fdiv</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        PM_POWER_EVENT1 = 0x1006e, <span class="comment">// Power Management Event 1</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        PM_DISP_CLB_HELD_BAL = 0x2092, <span class="comment">// Dispatch/CLB Hold: Balance</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        PM_VSU1_2FLOP = 0xa09a, <span class="comment">// two flops operation (scalar fmadd</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        PM_LWSYNC_HELD = 0x209a, <span class="comment">// LWSYNC held at dispatch</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        PM_PTEG_FROM_DL2L3_SHR = 0x3c054, <span class="comment">// PTEG loaded from remote L2 or L3 shared</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        PM_INST_FROM_L21_MOD = 0x34046, <span class="comment">// Instruction fetched from another L2 on same chip modified</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        PM_IERAT_XLATE_WR_16MPLUS = 0x40bc, <span class="comment">// large page 16M+</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        PM_IC_REQ_ALL = 0x4888, <span class="comment">// Icache requests</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        PM_DSLB_MISS = 0xd090, <span class="comment">// Data SLB Miss - Total of all segment sizes</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        PM_L3_MISS = 0x1f082, <span class="comment">// L3 Misses</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        PM_LSU0_L1_PREF = 0xd0b8, <span class="comment">// LS0 L1 cache data prefetches</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        PM_VSU_SCALAR_SINGLE_ISSUED = 0xb884, <span class="comment">// Single Precision scalar instruction issued on Pipe0</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        PM_LSU1_DC_PREF_STREAM_CONFIRM_STRIDE = 0xd0be, <span class="comment">// LS1  Dcache Strided prefetch stream confirmed</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        PM_L2_INST = 0x36080, <span class="comment">// Instruction Load Count</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        PM_VSU0_FRSP = 0xa0b4, <span class="comment">// Round to single precision instruction executed</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        PM_FLUSH_DISP = 0x2082, <span class="comment">// Dispatch flush</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        PM_PTEG_FROM_L2MISS = 0x4c058, <span class="comment">// PTEG loaded from L2 miss</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        PM_VSU1_DQ_ISSUED = 0xb09a, <span class="comment">// 128BIT Decimal Issued on Pipe1</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        PM_CMPLU_STALL_LSU = 0x20012, <span class="comment">// Completion stall caused by LSU instruction</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        PM_MRK_DATA_FROM_DMEM = 0x1d04a, <span class="comment">// Marked data loaded from distant memory</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        PM_LSU_FLUSH_ULD = 0xc8b0, <span class="comment">// Flush: Unaligned Load</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        PM_PTEG_FROM_LMEM = 0x4c052, <span class="comment">// PTEG loaded from local memory</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        PM_MRK_DERAT_MISS_16M = 0x3d05c, <span class="comment">// Marked DERAT misses for 16M page</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        PM_THRD_ALL_RUN_CYC = 0x2000c, <span class="comment">// All Threads in run_cycles</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        PM_MEM0_PREFETCH_DISP = 0x20083, <span class="comment">// Nest events (MC0/MC1/PB/GX)</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        PM_MRK_STALL_CMPLU_CYC_COUNT = 0x3003f, <span class="comment">// Marked Group Completion Stall cycles (use edge detect to count #)</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        PM_DATA_FROM_DL2L3_MOD = 0x3c04c, <span class="comment">// Data loaded from distant L2 or L3 modified</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        PM_VSU_FRSP = 0xa8b4, <span class="comment">// Round to single precision instruction executed</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        PM_MRK_DATA_FROM_L21_MOD = 0x3d046, <span class="comment">// Marked data loaded from another L2 on same chip modified</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        PM_PMC1_OVERFLOW = 0x20010, <span class="comment">// Overflow from counter 1</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        PM_VSU0_SINGLE = 0xa0a8, <span class="comment">// FPU single precision</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        PM_MRK_PTEG_FROM_L3MISS = 0x2d058, <span class="comment">// Marked PTEG loaded from L3 miss</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        PM_MRK_PTEG_FROM_L31_SHR = 0x2d056, <span class="comment">// Marked PTEG loaded from another L3 on same chip shared</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        PM_VSU0_VECTOR_SP_ISSUED = 0xb090, <span class="comment">// Single Precision vector instruction issued (executed)</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        PM_VSU1_FEST = 0xa0ba, <span class="comment">// Estimate instruction executed</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        PM_MRK_INST_DISP = 0x20030, <span class="comment">// marked instruction dispatch</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        PM_VSU0_COMPLEX_ISSUED = 0xb096, <span class="comment">// Complex VMX instruction issued</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        PM_LSU1_FLUSH_UST = 0xc0b6, <span class="comment">// LS1 Flush: Unaligned Store</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        PM_INST_CMPL = 0x2, <span class="comment">// # PPC Instructions Finished</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        PM_FXU_IDLE = 0x1000e, <span class="comment">// fxu0 idle and fxu1 idle</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        PM_LSU0_FLUSH_ULD = 0xc0b0, <span class="comment">// LS0 Flush: Unaligned Load</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        PM_MRK_DATA_FROM_DL2L3_MOD = 0x3d04c, <span class="comment">// Marked data loaded from distant L2 or L3 modified</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        PM_LSU_LMQ_SRQ_EMPTY_ALL_CYC = 0x3001c, <span class="comment">// ALL threads lsu empty (lmq and srq empty)</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        PM_LSU1_REJECT_LMQ_FULL = 0xc0a6, <span class="comment">// LS1 Reject: LMQ Full (LHR)</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        PM_INST_PTEG_FROM_L21_MOD = 0x3e056, <span class="comment">// Instruction PTEG loaded from another L2 on same chip modified</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        PM_INST_FROM_RL2L3_MOD = 0x14042, <span class="comment">// Instruction fetched from remote L2 or L3 modified</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        PM_SHL_CREATED = 0x5082, <span class="comment">// SHL table entry Created</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        PM_L2_ST_HIT = 0x46182, <span class="comment">// All successful store dispatches that were L2Hits</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        PM_DATA_FROM_DMEM = 0x1c04a, <span class="comment">// Data loaded from distant memory</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        PM_L3_LD_MISS = 0x2f082, <span class="comment">// L3 demand LD Miss</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        PM_FXU1_BUSY_FXU0_IDLE = 0x4000e, <span class="comment">// fxu0 idle and fxu1 busy.</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        PM_DISP_CLB_HELD_RES = 0x2094, <span class="comment">// Dispatch/CLB Hold: Resource</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        PM_L2_SN_SX_I_DONE = 0x36382, <span class="comment">// SNP dispatched and went from Sx or Tx to Ix</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        PM_GRP_CMPL = 0x30004, <span class="comment">// group completed</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        PM_STCX_CMPL = 0xc098, <span class="comment">// STCX executed</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        PM_VSU0_2FLOP = 0xa098, <span class="comment">// two flops operation (scalar fmadd</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        PM_L3_PREF_MISS = 0x3f082, <span class="comment">// L3 Prefetch  Directory Miss</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        PM_LSU_SRQ_SYNC_CYC = 0xd096, <span class="comment">// A sync is in the SRQ</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        PM_LSU_REJECT_ERAT_MISS = 0x20064, <span class="comment">// LSU Reject due to ERAT (up to 2 per cycles)</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        PM_L1_ICACHE_MISS = 0x200fc, <span class="comment">// Demand iCache Miss</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        PM_LSU1_FLUSH_SRQ = 0xc0be, <span class="comment">// LS1 Flush: SRQ</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        PM_LD_REF_L1_LSU0 = 0xc080, <span class="comment">// LS0 L1 D cache load references counted at finish</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        PM_VSU0_FEST = 0xa0b8, <span class="comment">// Estimate instruction executed</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        PM_VSU_VECTOR_SINGLE_ISSUED = 0xb890, <span class="comment">// Single Precision vector instruction issued (executed)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        PM_FREQ_UP = 0x4000c, <span class="comment">// Power Management: Above Threshold A</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        PM_DATA_FROM_LMEM = 0x3c04a, <span class="comment">// Data loaded from local memory</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        PM_LSU1_LDX = 0xc08a, <span class="comment">// LS1  Vector Loads</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        PM_PMC3_OVERFLOW = 0x40010, <span class="comment">// Overflow from counter 3</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        PM_MRK_BR_MPRED = 0x30036, <span class="comment">// Marked Branch Mispredicted</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        PM_SHL_MATCH = 0x5086, <span class="comment">// SHL Table Match</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        PM_MRK_BR_TAKEN = 0x10036, <span class="comment">// Marked Branch Taken</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        PM_CMPLU_STALL_BRU = 0x4004e, <span class="comment">// Completion stall due to BRU</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        PM_ISLB_MISS = 0xd092, <span class="comment">// Instruction SLB Miss - Tota of all segment sizes</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        PM_CYC = 0x1e, <span class="comment">// Cycles</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        PM_DISP_HELD_THERMAL = 0x30006, <span class="comment">// Dispatch Held due to Thermal</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        PM_INST_PTEG_FROM_RL2L3_SHR = 0x2e054, <span class="comment">// Instruction PTEG loaded from remote L2 or L3 shared</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        PM_LSU1_SRQ_STFWD = 0xc0a2, <span class="comment">// LS1 SRQ forwarded data to a load</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        PM_GCT_NOSLOT_BR_MPRED = 0x4001a, <span class="comment">// GCT empty by branch  mispredict</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        PM_1PLUS_PPC_CMPL = 0x100f2, <span class="comment">// 1 or more ppc  insts finished</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        PM_PTEG_FROM_DMEM = 0x2c052, <span class="comment">// PTEG loaded from distant memory</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        PM_VSU_2FLOP = 0xa898, <span class="comment">// two flops operation (scalar fmadd</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        PM_GCT_FULL_CYC = 0x4086, <span class="comment">// Cycles No room in EAT</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        PM_MRK_DATA_FROM_L3_CYC = 0x40020, <span class="comment">// Marked ld latency Data source 0001 (L3)</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        PM_LSU_SRQ_S0_ALLOC = 0xd09d, <span class="comment">// Slot 0 of SRQ valid</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        PM_MRK_DERAT_MISS_4K = 0x1d05c, <span class="comment">// Marked DERAT misses for 4K page</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        PM_BR_MPRED_TA = 0x40ae, <span class="comment">// Branch mispredict - target address</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        PM_INST_PTEG_FROM_L2MISS = 0x4e058, <span class="comment">// Instruction PTEG loaded from L2 miss</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        PM_DPU_HELD_POWER = 0x20006, <span class="comment">// Dispatch Held due to Power Management</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        PM_RUN_INST_CMPL = 0x400fa, <span class="comment">// Run_Instructions</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        PM_MRK_VSU_FIN = 0x30032, <span class="comment">// vsu (fpu) marked  instr finish</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        PM_LSU_SRQ_S0_VALID = 0xd09c, <span class="comment">// Slot 0 of SRQ valid</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        PM_GCT_EMPTY_CYC = 0x20008, <span class="comment">// GCT empty</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        PM_IOPS_DISP = 0x30014, <span class="comment">// IOPS dispatched</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        PM_RUN_SPURR = 0x10008, <span class="comment">// Run SPURR</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        PM_PTEG_FROM_L21_MOD = 0x3c056, <span class="comment">// PTEG loaded from another L2 on same chip modified</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        PM_VSU0_1FLOP = 0xa080, <span class="comment">// one flop (fadd</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        PM_SNOOP_TLBIE = 0xd0b2, <span class="comment">// TLBIE snoop</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        PM_DATA_FROM_L3MISS = 0x2c048, <span class="comment">// Demand LD - L3 Miss (not L2 hit and not L3 hit)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        PM_VSU_SINGLE = 0xa8a8, <span class="comment">// Vector or Scalar single precision</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        PM_DTLB_MISS_16G = 0x1c05e, <span class="comment">// Data TLB miss for 16G page</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        PM_CMPLU_STALL_VECTOR = 0x2001c, <span class="comment">// Completion stall caused by Vector instruction</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        PM_FLUSH = 0x400f8, <span class="comment">// Flush (any type)</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        PM_L2_LD_HIT = 0x36182, <span class="comment">// All successful load dispatches that were L2 hits</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        PM_NEST_PAIR2_AND = 0x30883, <span class="comment">// Nest events (MC0/MC1/PB/GX)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        PM_VSU1_1FLOP = 0xa082, <span class="comment">// one flop (fadd</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        PM_IC_PREF_REQ = 0x408a, <span class="comment">// Instruction prefetch requests</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        PM_L3_LD_HIT = 0x2f080, <span class="comment">// L3 demand LD Hits</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        PM_GCT_NOSLOT_IC_MISS = 0x2001a, <span class="comment">// GCT empty by I cache miss</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        PM_DISP_HELD = 0x10006, <span class="comment">// Dispatch Held</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        PM_L2_LD = 0x16080, <span class="comment">// Data Load Count</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        PM_LSU_FLUSH_SRQ = 0xc8bc, <span class="comment">// Flush: SRQ</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        PM_BC_PLUS_8_CONV = 0x40b8, <span class="comment">// BC+8 Converted</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        PM_MRK_DATA_FROM_L31_MOD_CYC = 0x40026, <span class="comment">// Marked ld latency Data source 0111  (L3.1 M same chip)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        PM_CMPLU_STALL_VECTOR_LONG = 0x4004a, <span class="comment">// completion stall due to long latency vector instruction</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        PM_L2_RCST_BUSY_RC_FULL = 0x26282, <span class="comment">// L2  activated Busy to the core for stores due to all RC full</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        PM_TB_BIT_TRANS = 0x300f8, <span class="comment">// Time Base bit transition</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        PM_THERMAL_MAX = 0x40006, <span class="comment">// Processor In Thermal MAX</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        PM_LSU1_FLUSH_ULD = 0xc0b2, <span class="comment">// LS 1 Flush: Unaligned Load</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        PM_LSU1_REJECT_LHS = 0xc0ae, <span class="comment">// LS1  Reject: Load Hit Store</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        PM_LSU_LRQ_S0_ALLOC = 0xd09f, <span class="comment">// Slot 0 of LRQ valid</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        PM_L3_CO_L31 = 0x4f080, <span class="comment">// L3 Castouts to Memory</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        PM_POWER_EVENT4 = 0x4006e, <span class="comment">// Power Management Event 4</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        PM_DATA_FROM_L31_SHR = 0x1c04e, <span class="comment">// Data loaded from another L3 on same chip shared</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        PM_BR_UNCOND = 0x409e, <span class="comment">// Unconditional Branch</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        PM_LSU1_DC_PREF_STREAM_ALLOC = 0xd0aa, <span class="comment">// LS 1 D cache new prefetch stream allocated</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        PM_PMC4_REWIND = 0x10020, <span class="comment">// PMC4 Rewind Event</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        PM_L2_RCLD_DISP = 0x16280, <span class="comment">// L2  RC load dispatch attempt</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        PM_THRD_PRIO_2_3_CYC = 0x40b2, <span class="comment">// Cycles thread running at priority level 2 or 3</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        PM_MRK_PTEG_FROM_L2MISS = 0x4d058, <span class="comment">// Marked PTEG loaded from L2 miss</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        PM_IC_DEMAND_L2_BHT_REDIRECT = 0x4098, <span class="comment">// L2 I cache demand request due to BHT redirect</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        PM_LSU_DERAT_MISS = 0x200f6, <span class="comment">// DERAT Reloaded due to a DERAT miss</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        PM_IC_PREF_CANCEL_L2 = 0x4094, <span class="comment">// L2 Squashed request</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        PM_MRK_FIN_STALL_CYC_COUNT = 0x1003d, <span class="comment">// Marked instruction Finish Stall cycles (marked finish after NTC) (use edge detect to count #)</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        PM_BR_PRED_CCACHE = 0x40a0, <span class="comment">// Count Cache Predictions</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        PM_GCT_UTIL_1_TO_2_SLOTS = 0x209c, <span class="comment">// GCT Utilization 1-2 entries</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        PM_MRK_ST_CMPL_INT = 0x30034, <span class="comment">// marked  store complete (data home) with intervention</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        PM_LSU_TWO_TABLEWALK_CYC = 0xd0a6, <span class="comment">// Cycles when two tablewalks pending on this thread</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        PM_MRK_DATA_FROM_L3MISS = 0x2d048, <span class="comment">// Marked data loaded from L3 miss</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        PM_GCT_NOSLOT_CYC = 0x100f8, <span class="comment">// No itags assigned</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        PM_LSU_SET_MPRED = 0xc0a8, <span class="comment">// Line already in cache at reload time</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        PM_FLUSH_DISP_TLBIE = 0x208a, <span class="comment">// Dispatch Flush: TLBIE</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        PM_VSU1_FCONV = 0xa0b2, <span class="comment">// Convert instruction executed</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        PM_DERAT_MISS_16G = 0x4c05c, <span class="comment">// DERAT misses for 16G page</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        PM_INST_FROM_LMEM = 0x3404a, <span class="comment">// Instruction fetched from local memory</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        PM_IC_DEMAND_L2_BR_REDIRECT = 0x409a, <span class="comment">// L2 I cache demand request due to branch redirect</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        PM_CMPLU_STALL_SCALAR_LONG = 0x20018, <span class="comment">// Completion stall caused by long latency scalar instruction</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        PM_INST_PTEG_FROM_L2 = 0x1e050, <span class="comment">// Instruction PTEG loaded from L2</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        PM_PTEG_FROM_L2 = 0x1c050, <span class="comment">// PTEG loaded from L2</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        PM_MRK_DATA_FROM_L21_SHR_CYC = 0x20024, <span class="comment">// Marked ld latency Data source 0100 (L2.1 S)</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        PM_MRK_DTLB_MISS_4K = 0x2d05a, <span class="comment">// Marked Data TLB misses for 4K page</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        PM_VSU0_FPSCR = 0xb09c, <span class="comment">// Move to/from FPSCR type instruction issued on Pipe 0</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        PM_VSU1_VECT_DOUBLE_ISSUED = 0xb082, <span class="comment">// Double Precision vector instruction issued on Pipe1</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        PM_MRK_PTEG_FROM_RL2L3_MOD = 0x1d052, <span class="comment">// Marked PTEG loaded from remote L2 or L3 modified</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        PM_MEM0_RQ_DISP = 0x10083, <span class="comment">// Nest events (MC0/MC1/PB/GX)</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        PM_L2_LD_MISS = 0x26080, <span class="comment">// Data Load Miss</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        PM_VMX_RESULT_SAT_1 = 0xb0a0, <span class="comment">// 1</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        PM_L1_PREF = 0xd8b8, <span class="comment">// L1 Prefetches</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        PM_MRK_DATA_FROM_LMEM_CYC = 0x2002c, <span class="comment">// Marked ld latency Data Source 1100 (Local Memory)</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        PM_GRP_IC_MISS_NONSPEC = 0x1000c, <span class="comment">// Group experienced non-speculative I cache miss</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        PM_PB_NODE_PUMP = 0x10081, <span class="comment">// Nest events (MC0/MC1/PB/GX)</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        PM_SHL_MERGED = 0x5084, <span class="comment">// SHL table entry merged with existing</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        PM_NEST_PAIR1_ADD = 0x20881, <span class="comment">// Nest events (MC0/MC1/PB/GX)</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        PM_DATA_FROM_L3 = 0x1c048, <span class="comment">// Data loaded from L3</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        PM_LSU_FLUSH = 0x208e, <span class="comment">// Flush initiated by LSU</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        PM_LSU_SRQ_SYNC_COUNT = 0xd097, <span class="comment">// SRQ sync count (edge of PM_LSU_SRQ_SYNC_CYC)</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        PM_PMC2_OVERFLOW = 0x30010, <span class="comment">// Overflow from counter 2</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        PM_LSU_LDF = 0xc884, <span class="comment">// All Scalar Loads</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        PM_POWER_EVENT3 = 0x3006e, <span class="comment">// Power Management Event 3</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        PM_DISP_WT = 0x30008, <span class="comment">// Dispatched Starved (not held</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        PM_CMPLU_STALL_REJECT = 0x40016, <span class="comment">// Completion stall caused by reject</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        PM_IC_BANK_CONFLICT = 0x4082, <span class="comment">// Read blocked due to interleave conflict.</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        PM_BR_MPRED_CR_TA = 0x48ae, <span class="comment">// Branch mispredict - taken/not taken and target</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        PM_L2_INST_MISS = 0x36082, <span class="comment">// Instruction Load Misses</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        PM_CMPLU_STALL_ERAT_MISS = 0x40018, <span class="comment">// Completion stall caused by ERAT miss</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        PM_NEST_PAIR2_ADD = 0x30881, <span class="comment">// Nest events (MC0/MC1/PB/GX)</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        PM_MRK_LSU_FLUSH = 0xd08c, <span class="comment">// Flush: (marked) : All Cases</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        PM_L2_LDST = 0x16880, <span class="comment">// Data Load+Store Count</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        PM_INST_FROM_L31_SHR = 0x1404e, <span class="comment">// Instruction fetched from another L3 on same chip shared</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        PM_VSU0_FIN = 0xa0bc, <span class="comment">// VSU0 Finished an instruction</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        PM_LARX_LSU = 0xc894, <span class="comment">// Larx Finished</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        PM_INST_FROM_RMEM = 0x34042, <span class="comment">// Instruction fetched from remote memory</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        PM_DISP_CLB_HELD_TLBIE = 0x2096, <span class="comment">// Dispatch Hold: Due to TLBIE</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        PM_MRK_DATA_FROM_DMEM_CYC = 0x2002e, <span class="comment">// Marked ld latency Data Source 1110 (Distant Memory)</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        PM_BR_PRED_CR = 0x40a8, <span class="comment">// Branch predict - taken/not taken</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        PM_LSU_REJECT = 0x10064, <span class="comment">// LSU Reject (up to 2 per cycle)</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        PM_GCT_UTIL_3_TO_6_SLOTS = 0x209e, <span class="comment">// GCT Utilization 3-6 entries</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        PM_CMPLU_STALL_END_GCT_NOSLOT = 0x10028, <span class="comment">// Count ended because GCT went empty</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        PM_LSU0_REJECT_LMQ_FULL = 0xc0a4, <span class="comment">// LS0 Reject: LMQ Full (LHR)</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        PM_VSU_FEST = 0xa8b8, <span class="comment">// Estimate instruction executed</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        PM_NEST_PAIR0_AND = 0x10883, <span class="comment">// Nest events (MC0/MC1/PB/GX)</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        PM_PTEG_FROM_L3 = 0x2c050, <span class="comment">// PTEG loaded from L3</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        PM_POWER_EVENT2 = 0x2006e, <span class="comment">// Power Management Event 2</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        PM_IC_PREF_CANCEL_PAGE = 0x4090, <span class="comment">// Prefetch Canceled due to page boundary</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        PM_VSU0_FSQRT_FDIV = 0xa088, <span class="comment">// four flops operation (fdiv</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        PM_MRK_GRP_CMPL = 0x40030, <span class="comment">// Marked group complete</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        PM_VSU0_SCAL_DOUBLE_ISSUED = 0xb088, <span class="comment">// Double Precision scalar instruction issued on Pipe0</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        PM_GRP_DISP = 0x3000a, <span class="comment">// dispatch_success (Group Dispatched)</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        PM_LSU0_LDX = 0xc088, <span class="comment">// LS0 Vector Loads</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        PM_DATA_FROM_L2 = 0x1c040, <span class="comment">// Data loaded from L2</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        PM_MRK_DATA_FROM_RL2L3_MOD = 0x1d042, <span class="comment">// Marked data loaded from remote L2 or L3 modified</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        PM_LD_REF_L1 = 0xc880, <span class="comment">// L1 D cache load references counted at finish</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        PM_VSU0_VECT_DOUBLE_ISSUED = 0xb080, <span class="comment">// Double Precision vector instruction issued on Pipe0</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        PM_VSU1_2FLOP_DOUBLE = 0xa08e, <span class="comment">// two flop DP vector operation (xvadddp</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        PM_THRD_PRIO_6_7_CYC = 0x40b6, <span class="comment">// Cycles thread running at priority level 6 or 7</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        PM_BC_PLUS_8_RSLV_TAKEN = 0x40ba, <span class="comment">// BC+8 Resolve outcome was Taken</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        PM_BR_MPRED_CR = 0x40ac, <span class="comment">// Branch mispredict - taken/not taken</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        PM_L3_CO_MEM = 0x4f082, <span class="comment">// L3 Castouts to L3.1</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        PM_LD_MISS_L1 = 0x400f0, <span class="comment">// Load Missed L1</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        PM_DATA_FROM_RL2L3_MOD = 0x1c042, <span class="comment">// Data loaded from remote L2 or L3 modified</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        PM_LSU_SRQ_FULL_CYC = 0x1001a, <span class="comment">// Storage Queue is full and is blocking dispatch</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        PM_TABLEWALK_CYC = 0x10026, <span class="comment">// Cycles when a tablewalk (I or D) is active</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        PM_MRK_PTEG_FROM_RMEM = 0x3d052, <span class="comment">// Marked PTEG loaded from remote memory</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        PM_LSU_SRQ_STFWD = 0xc8a0, <span class="comment">// Load got data from a store</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        PM_INST_PTEG_FROM_RMEM = 0x3e052, <span class="comment">// Instruction PTEG loaded from remote memory</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        PM_FXU0_FIN = 0x10004, <span class="comment">// FXU0 Finished</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        PM_LSU1_L1_SW_PREF = 0xc09e, <span class="comment">// LSU1 Software L1 Prefetches</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        PM_PTEG_FROM_L31_MOD = 0x1c054, <span class="comment">// PTEG loaded from another L3 on same chip modified</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        PM_PMC5_OVERFLOW = 0x10024, <span class="comment">// Overflow from counter 5</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        PM_LD_REF_L1_LSU1 = 0xc082, <span class="comment">// LS1 L1 D cache load references counted at finish</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        PM_INST_PTEG_FROM_L21_SHR = 0x4e056, <span class="comment">// Instruction PTEG loaded from another L2 on same chip shared</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        PM_CMPLU_STALL_THRD = 0x1001c, <span class="comment">// Completion Stalled due to thread conflict.  Group ready to complete but it was another thread&#39;s turn</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        PM_DATA_FROM_RMEM = 0x3c042, <span class="comment">// Data loaded from remote memory</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        PM_VSU0_SCAL_SINGLE_ISSUED = 0xb084, <span class="comment">// Single Precision scalar instruction issued on Pipe0</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        PM_BR_MPRED_LSTACK = 0x40a6, <span class="comment">// Branch Mispredict due to Link Stack</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        PM_MRK_DATA_FROM_RL2L3_MOD_CYC = 0x40028, <span class="comment">// Marked ld latency Data source 1001 (L2.5/L3.5 M same 4 chip node)</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        PM_LSU0_FLUSH_UST = 0xc0b4, <span class="comment">// LS0 Flush: Unaligned Store</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        PM_LSU_NCST = 0xc090, <span class="comment">// Non-cachable Stores sent to nest</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        PM_BR_TAKEN = 0x20004, <span class="comment">// Branch Taken</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        PM_INST_PTEG_FROM_LMEM = 0x4e052, <span class="comment">// Instruction PTEG loaded from local memory</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        PM_GCT_NOSLOT_BR_MPRED_IC_MISS = 0x4001c, <span class="comment">// GCT empty by branch  mispredict + IC miss</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        PM_DTLB_MISS_4K = 0x2c05a, <span class="comment">// Data TLB miss for 4K page</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        PM_PMC4_SAVED = 0x30022, <span class="comment">// PMC4 Rewind Value saved (matched condition)</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        PM_VSU1_PERMUTE_ISSUED = 0xb092, <span class="comment">// Permute VMX Instruction Issued</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        PM_SLB_MISS = 0xd890, <span class="comment">// Data + Instruction SLB Miss - Total of all segment sizes</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        PM_LSU1_FLUSH_LRQ = 0xc0ba, <span class="comment">// LS1 Flush: LRQ</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        PM_DTLB_MISS = 0x300fc, <span class="comment">// TLB reload valid</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        PM_VSU1_FRSP = 0xa0b6, <span class="comment">// Round to single precision instruction executed</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        PM_VSU_VECTOR_DOUBLE_ISSUED = 0xb880, <span class="comment">// Double Precision vector instruction issued on Pipe0</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        PM_L2_CASTOUT_SHR = 0x16182, <span class="comment">// L2 Castouts - Shared (T</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        PM_DATA_FROM_DL2L3_SHR = 0x3c044, <span class="comment">// Data loaded from distant L2 or L3 shared</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        PM_VSU1_STF = 0xb08e, <span class="comment">// FPU store (SP or DP) issued on Pipe1</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        PM_ST_FIN = 0x200f0, <span class="comment">// Store Instructions Finished</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        PM_PTEG_FROM_L21_SHR = 0x4c056, <span class="comment">// PTEG loaded from another L2 on same chip shared</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        PM_L2_LOC_GUESS_WRONG = 0x26480, <span class="comment">// L2 guess loc and guess was not correct (ie data remote)</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        PM_MRK_STCX_FAIL = 0xd08e, <span class="comment">// Marked STCX failed</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        PM_LSU0_REJECT_LHS = 0xc0ac, <span class="comment">// LS0 Reject: Load Hit Store</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        PM_IC_PREF_CANCEL_HIT = 0x4092, <span class="comment">// Prefetch Canceled due to icache hit</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        PM_L3_PREF_BUSY = 0x4f080, <span class="comment">// threshold (8</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        PM_MRK_BRU_FIN = 0x2003a, <span class="comment">// bru marked instr finish</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        PM_LSU1_NCLD = 0xc08e, <span class="comment">// LS1 Non-cachable Loads counted at finish</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        PM_INST_PTEG_FROM_L31_MOD = 0x1e054, <span class="comment">// Instruction PTEG loaded from another L3 on same chip modified</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        PM_LSU_NCLD = 0xc88c, <span class="comment">// Non-cachable Loads counted at finish</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;        PM_LSU_LDX = 0xc888, <span class="comment">// All Vector loads (vsx vector + vmx vector)</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        PM_L2_LOC_GUESS_CORRECT = 0x16480, <span class="comment">// L2 guess loc and guess was correct (ie data local)</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        PM_THRESH_TIMEO = 0x10038, <span class="comment">// Threshold  timeout  event</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        PM_L3_PREF_ST = 0xd0ae, <span class="comment">// L3 cache ST prefetches</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        PM_DISP_CLB_HELD_SYNC = 0x2098, <span class="comment">// Dispatch/CLB Hold: Sync type instruction</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        PM_VSU_SIMPLE_ISSUED = 0xb894, <span class="comment">// Simple VMX instruction issued</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        PM_VSU1_SINGLE = 0xa0aa, <span class="comment">// FPU single precision</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;        PM_DATA_TABLEWALK_CYC = 0x3001a, <span class="comment">// Data Tablewalk Active</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        PM_L2_RC_ST_DONE = 0x36380, <span class="comment">// RC did st to line that was Tx or Sx</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        PM_MRK_PTEG_FROM_L21_MOD = 0x3d056, <span class="comment">// Marked PTEG loaded from another L2 on same chip modified</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        PM_LARX_LSU1 = 0xc096, <span class="comment">// ls1 Larx Finished</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        PM_MRK_DATA_FROM_RMEM = 0x3d042, <span class="comment">// Marked data loaded from remote memory</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        PM_DISP_CLB_HELD = 0x2090, <span class="comment">// CLB Hold: Any Reason</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;        PM_DERAT_MISS_4K = 0x1c05c, <span class="comment">// DERAT misses for 4K page</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        PM_L2_RCLD_DISP_FAIL_ADDR = 0x16282, <span class="comment">// L2  RC load dispatch attempt failed due to address collision with RC/CO/SN/SQ</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        PM_SEG_EXCEPTION = 0x28a4, <span class="comment">// ISEG + DSEG Exception</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        PM_FLUSH_DISP_SB = 0x208c, <span class="comment">// Dispatch Flush: Scoreboard</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        PM_L2_DC_INV = 0x26182, <span class="comment">// Dcache invalidates from L2</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        PM_PTEG_FROM_DL2L3_MOD = 0x4c054, <span class="comment">// PTEG loaded from distant L2 or L3 modified</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        PM_DSEG = 0x20a6, <span class="comment">// DSEG Exception</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        PM_BR_PRED_LSTACK = 0x40a2, <span class="comment">// Link Stack Predictions</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        PM_VSU0_STF = 0xb08c, <span class="comment">// FPU store (SP or DP) issued on Pipe0</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        PM_LSU_FX_FIN = 0x10066, <span class="comment">// LSU Finished a FX operation  (up to 2 per cycle)</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        PM_DERAT_MISS_16M = 0x3c05c, <span class="comment">// DERAT misses for 16M page</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        PM_MRK_PTEG_FROM_DL2L3_MOD = 0x4d054, <span class="comment">// Marked PTEG loaded from distant L2 or L3 modified</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        PM_GCT_UTIL_11_PLUS_SLOTS = 0x20a2, <span class="comment">// GCT Utilization 11+ entries</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        PM_INST_FROM_L3 = 0x14048, <span class="comment">// Instruction fetched from L3</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        PM_MRK_IFU_FIN = 0x3003a, <span class="comment">// IFU non-branch marked instruction finished</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        PM_ITLB_MISS = 0x400fc, <span class="comment">// ITLB Reloaded (always zero on POWER6)</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        PM_VSU_STF = 0xb88c, <span class="comment">// FPU store (SP or DP) issued on Pipe0</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        PM_LSU_FLUSH_UST = 0xc8b4, <span class="comment">// Flush: Unaligned Store</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        PM_L2_LDST_MISS = 0x26880, <span class="comment">// Data Load+Store Miss</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        PM_FXU1_FIN = 0x40004, <span class="comment">// FXU1 Finished</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        PM_SHL_DEALLOCATED = 0x5080, <span class="comment">// SHL Table entry deallocated</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        PM_L2_SN_M_WR_DONE = 0x46382, <span class="comment">// SNP dispatched for a write and was M</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        PM_LSU_REJECT_SET_MPRED = 0xc8a8, <span class="comment">// Reject: Set Predict Wrong</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        PM_L3_PREF_LD = 0xd0ac, <span class="comment">// L3 cache LD prefetches</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        PM_L2_SN_M_RD_DONE = 0x46380, <span class="comment">// SNP dispatched for a read and was M</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        PM_MRK_DERAT_MISS_16G = 0x4d05c, <span class="comment">// Marked DERAT misses for 16G page</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        PM_VSU_FCONV = 0xa8b0, <span class="comment">// Convert instruction executed</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        PM_ANY_THRD_RUN_CYC = 0x100fa, <span class="comment">// One of threads in run_cycles</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        PM_LSU_LMQ_FULL_CYC = 0xd0a4, <span class="comment">// LMQ full</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        PM_MRK_LSU_REJECT_LHS = 0xd082, <span class="comment">// Reject(marked): Load Hit Store</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        PM_MRK_LD_MISS_L1_CYC = 0x4003e, <span class="comment">// L1 data load miss cycles</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        PM_MRK_DATA_FROM_L2_CYC = 0x20020, <span class="comment">// Marked ld latency Data source 0000 (L2 hit)</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        PM_INST_IMC_MATCH_DISP = 0x30016, <span class="comment">// IMC Matches dispatched</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        PM_MRK_DATA_FROM_RMEM_CYC = 0x4002c, <span class="comment">// Marked ld latency Data source 1101  (Memory same 4 chip node)</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        PM_VSU0_SIMPLE_ISSUED = 0xb094, <span class="comment">// Simple VMX instruction issued</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        PM_CMPLU_STALL_DIV = 0x40014, <span class="comment">// Completion stall caused by DIV instruction</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        PM_MRK_PTEG_FROM_RL2L3_SHR = 0x2d054, <span class="comment">// Marked PTEG loaded from remote L2 or L3 shared</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        PM_VSU_FMA_DOUBLE = 0xa890, <span class="comment">// DP vector version of fmadd</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        PM_VSU_4FLOP = 0xa89c, <span class="comment">// four flops operation (scalar fdiv</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        PM_VSU1_FIN = 0xa0be, <span class="comment">// VSU1 Finished an instruction</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        PM_NEST_PAIR1_AND = 0x20883, <span class="comment">// Nest events (MC0/MC1/PB/GX)</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;        PM_INST_PTEG_FROM_RL2L3_MOD = 0x1e052, <span class="comment">// Instruction PTEG loaded from remote L2 or L3 modified</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        PM_RUN_CYC = 0x200f4, <span class="comment">// Run_cycles</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        PM_PTEG_FROM_RMEM = 0x3c052, <span class="comment">// PTEG loaded from remote memory</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        PM_LSU_LRQ_S0_VALID = 0xd09e, <span class="comment">// Slot 0 of LRQ valid</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        PM_LSU0_LDF = 0xc084, <span class="comment">// LS0 Scalar  Loads</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        PM_FLUSH_COMPLETION = 0x30012, <span class="comment">// Completion Flush</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;        PM_ST_MISS_L1 = 0x300f0, <span class="comment">// L1 D cache store misses</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        PM_L2_NODE_PUMP = 0x36480, <span class="comment">// RC req that was a local (aka node) pump attempt</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;        PM_INST_FROM_DL2L3_SHR = 0x34044, <span class="comment">// Instruction fetched from distant L2 or L3 shared</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        PM_MRK_STALL_CMPLU_CYC = 0x3003e, <span class="comment">// Marked Group Completion Stall cycles</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;        PM_VSU1_DENORM = 0xa0ae, <span class="comment">// FPU denorm operand</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        PM_MRK_DATA_FROM_L31_SHR_CYC = 0x20026, <span class="comment">// Marked ld latency Data source 0110 (L3.1 S)</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        PM_NEST_PAIR0_ADD = 0x10881, <span class="comment">// Nest events (MC0/MC1/PB/GX)</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        PM_INST_FROM_L3MISS = 0x24048, <span class="comment">// Instruction fetched missed L3</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;        PM_EE_OFF_EXT_INT = 0x2080, <span class="comment">// ee off and external interrupt</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;        PM_INST_PTEG_FROM_DMEM = 0x2e052, <span class="comment">// Instruction PTEG loaded from distant memory</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;        PM_INST_FROM_DL2L3_MOD = 0x3404c, <span class="comment">// Instruction fetched from distant L2 or L3 modified</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;        PM_PMC6_OVERFLOW = 0x30024, <span class="comment">// Overflow from counter 6</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        PM_VSU_2FLOP_DOUBLE = 0xa88c, <span class="comment">// DP vector version of fmul</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        PM_TLB_MISS = 0x20066, <span class="comment">// TLB Miss (I + D)</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        PM_FXU_BUSY = 0x2000e, <span class="comment">// fxu0 busy and fxu1 busy.</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;        PM_L2_RCLD_DISP_FAIL_OTHER = 0x26280, <span class="comment">// L2  RC load dispatch attempt failed due to other reasons</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;        PM_LSU_REJECT_LMQ_FULL = 0xc8a4, <span class="comment">// Reject: LMQ Full (LHR)</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;        PM_IC_RELOAD_SHR = 0x4096, <span class="comment">// Reloading line to be shared between the threads</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        PM_GRP_MRK = 0x10031, <span class="comment">// IDU Marked Instruction</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;        PM_MRK_ST_NEST = 0x20034, <span class="comment">// marked store sent to Nest</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;        PM_VSU1_FSQRT_FDIV = 0xa08a, <span class="comment">// four flops operation (fdiv</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        PM_LSU0_FLUSH_LRQ = 0xc0b8, <span class="comment">// LS0 Flush: LRQ</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;        PM_LARX_LSU0 = 0xc094, <span class="comment">// ls0 Larx Finished</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;        PM_IBUF_FULL_CYC = 0x4084, <span class="comment">// Cycles No room in ibuff</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;        PM_MRK_DATA_FROM_DL2L3_SHR_CYC = 0x2002a, <span class="comment">// Marked ld latency Data Source 1010 (Distant L2.75/L3.75 S)</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        PM_LSU_DC_PREF_STREAM_ALLOC = 0xd8a8, <span class="comment">// D cache new prefetch stream allocated</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;        PM_GRP_MRK_CYC = 0x10030, <span class="comment">// cycles IDU marked instruction before dispatch</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        PM_MRK_DATA_FROM_RL2L3_SHR_CYC = 0x20028, <span class="comment">// Marked ld latency Data Source 1000 (Remote L2.5/L3.5 S)</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        PM_L2_GLOB_GUESS_CORRECT = 0x16482, <span class="comment">// L2 guess glb and guess was correct (ie data remote)</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        PM_LSU_REJECT_LHS = 0xc8ac, <span class="comment">// Reject: Load Hit Store</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        PM_MRK_DATA_FROM_LMEM = 0x3d04a, <span class="comment">// Marked data loaded from local memory</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        PM_INST_PTEG_FROM_L3 = 0x2e050, <span class="comment">// Instruction PTEG loaded from L3</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        PM_FREQ_DOWN = 0x3000c, <span class="comment">// Frequency is being slewed down due to Power Management</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        PM_PB_RETRY_NODE_PUMP = 0x30081, <span class="comment">// Nest events (MC0/MC1/PB/GX)</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;        PM_INST_FROM_RL2L3_SHR = 0x1404c, <span class="comment">// Instruction fetched from remote L2 or L3 shared</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        PM_MRK_INST_ISSUED = 0x10032, <span class="comment">// Marked instruction issued</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;        PM_PTEG_FROM_L3MISS = 0x2c058, <span class="comment">// PTEG loaded from L3 miss</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;        PM_RUN_PURR = 0x400f4, <span class="comment">// Run_PURR</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;        PM_MRK_GRP_IC_MISS = 0x40038, <span class="comment">// Marked group experienced  I cache miss</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        PM_MRK_DATA_FROM_L3 = 0x1d048, <span class="comment">// Marked data loaded from L3</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;        PM_CMPLU_STALL_DCACHE_MISS = 0x20016, <span class="comment">// Completion stall caused by D cache miss</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        PM_PTEG_FROM_RL2L3_SHR = 0x2c054, <span class="comment">// PTEG loaded from remote L2 or L3 shared</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        PM_LSU_FLUSH_LRQ = 0xc8b8, <span class="comment">// Flush: LRQ</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        PM_MRK_DERAT_MISS_64K = 0x2d05c, <span class="comment">// Marked DERAT misses for 64K page</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;        PM_INST_PTEG_FROM_DL2L3_MOD = 0x4e054, <span class="comment">// Instruction PTEG loaded from distant L2 or L3 modified</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;        PM_L2_ST_MISS = 0x26082, <span class="comment">// Data Store Miss</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;        PM_LWSYNC = 0xd094, <span class="comment">// lwsync count (easier to use than IMC)</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;        PM_LSU0_DC_PREF_STREAM_CONFIRM_STRIDE = 0xd0bc, <span class="comment">// LS0 Dcache Strided prefetch stream confirmed</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;        PM_MRK_PTEG_FROM_L21_SHR = 0x4d056, <span class="comment">// Marked PTEG loaded from another L2 on same chip shared</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        PM_MRK_LSU_FLUSH_LRQ = 0xd088, <span class="comment">// Flush: (marked) LRQ</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        PM_INST_IMC_MATCH_CMPL = 0x100f0, <span class="comment">// IMC Match Count</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;        PM_NEST_PAIR3_AND = 0x40883, <span class="comment">// Nest events (MC0/MC1/PB/GX)</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;        PM_PB_RETRY_SYS_PUMP = 0x40081, <span class="comment">// Nest events (MC0/MC1/PB/GX)</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;        PM_MRK_INST_FIN = 0x30030, <span class="comment">// marked instr finish any unit</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;        PM_MRK_PTEG_FROM_DL2L3_SHR = 0x3d054, <span class="comment">// Marked PTEG loaded from remote L2 or L3 shared</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        PM_INST_FROM_L31_MOD = 0x14044, <span class="comment">// Instruction fetched from another L3 on same chip modified</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        PM_MRK_DTLB_MISS_64K = 0x3d05e, <span class="comment">// Marked Data TLB misses for 64K page</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        PM_LSU_FIN = 0x30066, <span class="comment">// LSU Finished an instruction (up to 2 per cycle)</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;        PM_MRK_LSU_REJECT = 0x40064, <span class="comment">// LSU marked reject (up to 2 per cycle)</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;        PM_L2_CO_FAIL_BUSY = 0x16382, <span class="comment">// L2  RC Cast Out dispatch attempt failed due to all CO machines busy</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;        PM_MEM0_WQ_DISP = 0x40083, <span class="comment">// Nest events (MC0/MC1/PB/GX)</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;        PM_DATA_FROM_L31_MOD = 0x1c044, <span class="comment">// Data loaded from another L3 on same chip modified</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;        PM_THERMAL_WARN = 0x10016, <span class="comment">// Processor in Thermal Warning</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;        PM_VSU0_4FLOP = 0xa09c, <span class="comment">// four flops operation (scalar fdiv</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;        PM_BR_MPRED_CCACHE = 0x40a4, <span class="comment">// Branch Mispredict due to Count Cache prediction</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;        PM_CMPLU_STALL_IFU = 0x4004c, <span class="comment">// Completion stall due to IFU</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;        PM_L1_DEMAND_WRITE = 0x408c, <span class="comment">// Instruction Demand sectors wriittent into IL1</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;        PM_FLUSH_BR_MPRED = 0x2084, <span class="comment">// Flush caused by branch mispredict</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        PM_MRK_DTLB_MISS_16G = 0x1d05e, <span class="comment">// Marked Data TLB misses for 16G page</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;        PM_MRK_PTEG_FROM_DMEM = 0x2d052, <span class="comment">// Marked PTEG loaded from distant memory</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;        PM_L2_RCST_DISP = 0x36280, <span class="comment">// L2  RC store dispatch attempt</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;        PM_CMPLU_STALL = 0x4000a, <span class="comment">// No groups completed</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;        PM_LSU_PARTIAL_CDF = 0xc0aa, <span class="comment">// A partial cacheline was returned from the L3</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;        PM_DISP_CLB_HELD_SB = 0x20a8, <span class="comment">// Dispatch/CLB Hold: Scoreboard</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;        PM_VSU0_FMA_DOUBLE = 0xa090, <span class="comment">// four flop DP vector operations (xvmadddp</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;        PM_FXU0_BUSY_FXU1_IDLE = 0x3000e, <span class="comment">// fxu0 busy and fxu1 idle</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;        PM_IC_DEMAND_CYC = 0x10018, <span class="comment">// Cycles when a demand ifetch was pending</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;        PM_MRK_DATA_FROM_L21_SHR = 0x3d04e, <span class="comment">// Marked data loaded from another L2 on same chip shared</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;        PM_MRK_LSU_FLUSH_UST = 0xd086, <span class="comment">// Flush: (marked) Unaligned Store</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;        PM_INST_PTEG_FROM_L3MISS = 0x2e058, <span class="comment">// Instruction PTEG loaded from L3 miss</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;        PM_VSU_DENORM = 0xa8ac, <span class="comment">// Vector or Scalar denorm operand</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;        PM_MRK_LSU_PARTIAL_CDF = 0xd080, <span class="comment">// A partial cacheline was returned from the L3 for a marked load</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;        PM_INST_FROM_L21_SHR = 0x3404e, <span class="comment">// Instruction fetched from another L2 on same chip shared</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;        PM_IC_PREF_WRITE = 0x408e, <span class="comment">// Instruction prefetch written into IL1</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;        PM_BR_PRED = 0x409c, <span class="comment">// Branch Predictions made</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;        PM_INST_FROM_DMEM = 0x1404a, <span class="comment">// Instruction fetched from distant memory</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;        PM_IC_PREF_CANCEL_ALL = 0x4890, <span class="comment">// Prefetch Canceled due to page boundary or icache hit</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;        PM_LSU_DC_PREF_STREAM_CONFIRM = 0xd8b4, <span class="comment">// Dcache new prefetch stream confirmed</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;        PM_MRK_LSU_FLUSH_SRQ = 0xd08a, <span class="comment">// Flush: (marked) SRQ</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;        PM_MRK_FIN_STALL_CYC = 0x1003c, <span class="comment">// Marked instruction Finish Stall cycles (marked finish after NTC)</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;        PM_L2_RCST_DISP_FAIL_OTHER = 0x46280, <span class="comment">// L2  RC store dispatch attempt failed due to other reasons</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;        PM_VSU1_DD_ISSUED = 0xb098, <span class="comment">// 64BIT Decimal Issued on Pipe1</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;        PM_PTEG_FROM_L31_SHR = 0x2c056, <span class="comment">// PTEG loaded from another L3 on same chip shared</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;        PM_DATA_FROM_L21_SHR = 0x3c04e, <span class="comment">// Data loaded from another L2 on same chip shared</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;        PM_LSU0_NCLD = 0xc08c, <span class="comment">// LS0 Non-cachable Loads counted at finish</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;        PM_VSU1_4FLOP = 0xa09e, <span class="comment">// four flops operation (scalar fdiv</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;        PM_VSU1_8FLOP = 0xa0a2, <span class="comment">// eight flops operation (DP vector versions of fdiv</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;        PM_VSU_8FLOP = 0xa8a0, <span class="comment">// eight flops operation (DP vector versions of fdiv</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;        PM_LSU_LMQ_SRQ_EMPTY_CYC = 0x2003e, <span class="comment">// LSU empty (lmq and srq empty)</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;        PM_DTLB_MISS_64K = 0x3c05e, <span class="comment">// Data TLB miss for 64K page</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;        PM_THRD_CONC_RUN_INST = 0x300f4, <span class="comment">// Concurrent Run Instructions</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;        PM_MRK_PTEG_FROM_L2 = 0x1d050, <span class="comment">// Marked PTEG loaded from L2</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;        PM_PB_SYS_PUMP = 0x20081, <span class="comment">// Nest events (MC0/MC1/PB/GX)</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;        PM_VSU_FIN = 0xa8bc, <span class="comment">// VSU0 Finished an instruction</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;        PM_MRK_DATA_FROM_L31_MOD = 0x1d044, <span class="comment">// Marked data loaded from another L3 on same chip modified</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;        PM_THRD_PRIO_0_1_CYC = 0x40b0, <span class="comment">// Cycles thread running at priority level 0 or 1</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;        PM_DERAT_MISS_64K = 0x2c05c, <span class="comment">// DERAT misses for 64K page</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        PM_PMC2_REWIND = 0x30020, <span class="comment">// PMC2 Rewind Event (did not match condition)</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;        PM_INST_FROM_L2 = 0x14040, <span class="comment">// Instruction fetched from L2</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;        PM_GRP_BR_MPRED_NONSPEC = 0x1000a, <span class="comment">// Group experienced non-speculative branch redirect</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;        PM_INST_DISP = 0x200f2, <span class="comment">// # PPC Dispatched</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;        PM_MEM0_RD_CANCEL_TOTAL = 0x30083, <span class="comment">// Nest events (MC0/MC1/PB/GX)</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;        PM_LSU0_DC_PREF_STREAM_CONFIRM = 0xd0b4, <span class="comment">// LS0 Dcache prefetch stream confirmed</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        PM_L1_DCACHE_RELOAD_VALID = 0x300f6, <span class="comment">// L1 reload data source valid</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        PM_VSU_SCALAR_DOUBLE_ISSUED = 0xb888, <span class="comment">// Double Precision scalar instruction issued on Pipe0</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;        PM_L3_PREF_HIT = 0x3f080, <span class="comment">// L3 Prefetch Directory Hit</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;        PM_MRK_PTEG_FROM_L31_MOD = 0x1d054, <span class="comment">// Marked PTEG loaded from another L3 on same chip modified</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;        PM_CMPLU_STALL_STORE = 0x2004a, <span class="comment">// Completion stall due to store instruction</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;        PM_MRK_FXU_FIN = 0x20038, <span class="comment">// fxu marked  instr finish</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        PM_PMC4_OVERFLOW = 0x10010, <span class="comment">// Overflow from counter 4</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;        PM_MRK_PTEG_FROM_L3 = 0x2d050, <span class="comment">// Marked PTEG loaded from L3</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        PM_LSU0_LMQ_LHR_MERGE = 0xd098, <span class="comment">// LS0  Load Merged with another cacheline request</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;        PM_BTAC_HIT = 0x508a, <span class="comment">// BTAC Correct Prediction</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;        PM_L3_RD_BUSY = 0x4f082, <span class="comment">// threshold (2</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;        PM_LSU0_L1_SW_PREF = 0xc09c, <span class="comment">// LSU0 Software L1 Prefetches</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;        PM_INST_FROM_L2MISS = 0x44048, <span class="comment">// Instruction fetched missed L2</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;        PM_LSU0_DC_PREF_STREAM_ALLOC = 0xd0a8, <span class="comment">// LS0 D cache new prefetch stream allocated</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;        PM_L2_ST = 0x16082, <span class="comment">// Data Store Count</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;        PM_VSU0_DENORM = 0xa0ac, <span class="comment">// FPU denorm operand</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;        PM_MRK_DATA_FROM_DL2L3_SHR = 0x3d044, <span class="comment">// Marked data loaded from distant L2 or L3 shared</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;        PM_BR_PRED_CR_TA = 0x48aa, <span class="comment">// Branch predict - taken/not taken and target</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;        PM_VSU0_FCONV = 0xa0b0, <span class="comment">// Convert instruction executed</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        PM_MRK_LSU_FLUSH_ULD = 0xd084, <span class="comment">// Flush: (marked) Unaligned Load</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;        PM_BTAC_MISS = 0x5088, <span class="comment">// BTAC Mispredicted</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;        PM_MRK_LD_MISS_EXPOSED_CYC_COUNT = 0x1003f, <span class="comment">// Marked Load exposed Miss (use edge detect to count #)</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;        PM_MRK_DATA_FROM_L2 = 0x1d040, <span class="comment">// Marked data loaded from L2</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;        PM_LSU_DCACHE_RELOAD_VALID = 0xd0a2, <span class="comment">// count per sector of lines reloaded in L1 (demand + prefetch)</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;        PM_VSU_FMA = 0xa884, <span class="comment">// two flops operation (fmadd</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;        PM_LSU0_FLUSH_SRQ = 0xc0bc, <span class="comment">// LS0 Flush: SRQ</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;        PM_LSU1_L1_PREF = 0xd0ba, <span class="comment">// LS1 L1 cache data prefetches</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;        PM_IOPS_CMPL = 0x10014, <span class="comment">// Internal Operations completed</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;        PM_L2_SYS_PUMP = 0x36482, <span class="comment">// RC req that was a global (aka system) pump attempt</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;        PM_L2_RCLD_BUSY_RC_FULL = 0x46282, <span class="comment">// L2  activated Busy to the core for loads due to all RC full</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;        PM_LSU_LMQ_S0_ALLOC = 0xd0a1, <span class="comment">// Slot 0 of LMQ valid</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;        PM_FLUSH_DISP_SYNC = 0x2088, <span class="comment">// Dispatch Flush: Sync</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;        PM_MRK_DATA_FROM_DL2L3_MOD_CYC = 0x4002a, <span class="comment">// Marked ld latency Data source 1011  (L2.75/L3.75 M different 4 chip node)</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;        PM_L2_IC_INV = 0x26180, <span class="comment">// Icache Invalidates from L2</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;        PM_MRK_DATA_FROM_L21_MOD_CYC = 0x40024, <span class="comment">// Marked ld latency Data source 0101 (L2.1 M same chip)</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;        PM_L3_PREF_LDST = 0xd8ac, <span class="comment">// L3 cache prefetches LD + ST</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;        PM_LSU_SRQ_EMPTY_CYC = 0x40008, <span class="comment">// ALL threads srq empty</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;        PM_LSU_LMQ_S0_VALID = 0xd0a0, <span class="comment">// Slot 0 of LMQ valid</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;        PM_FLUSH_PARTIAL = 0x2086, <span class="comment">// Partial flush</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;        PM_VSU1_FMA_DOUBLE = 0xa092, <span class="comment">// four flop DP vector operations (xvmadddp</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;        PM_1PLUS_PPC_DISP = 0x400f2, <span class="comment">// Cycles at least one Instr Dispatched</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;        PM_DATA_FROM_L2MISS = 0x200fe, <span class="comment">// Demand LD - L2 Miss (not L2 hit)</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;        PM_SUSPENDED = 0x0, <span class="comment">// Counter OFF</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;        PM_VSU0_FMA = 0xa084, <span class="comment">// two flops operation (fmadd</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;        PM_CMPLU_STALL_SCALAR = 0x40012, <span class="comment">// Completion stall caused by FPU instruction</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;        PM_STCX_FAIL = 0xc09a, <span class="comment">// STCX failed</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;        PM_VSU0_FSQRT_FDIV_DOUBLE = 0xa094, <span class="comment">// eight flop DP vector operations (xvfdivdp</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;        PM_DC_PREF_DST = 0xd0b0, <span class="comment">// Data Stream Touch</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;        PM_VSU1_SCAL_SINGLE_ISSUED = 0xb086, <span class="comment">// Single Precision scalar instruction issued on Pipe1</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;        PM_L3_HIT = 0x1f080, <span class="comment">// L3 Hits</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;        PM_L2_GLOB_GUESS_WRONG = 0x26482, <span class="comment">// L2 guess glb and guess was not correct (ie data local)</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;        PM_MRK_DFU_FIN = 0x20032, <span class="comment">// Decimal Unit marked Instruction Finish</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;        PM_INST_FROM_L1 = 0x4080, <span class="comment">// Instruction fetches from L1</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;        PM_BRU_FIN = 0x10068, <span class="comment">// Branch Instruction Finished</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;        PM_IC_DEMAND_REQ = 0x4088, <span class="comment">// Demand Instruction fetch request</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;        PM_VSU1_FSQRT_FDIV_DOUBLE = 0xa096, <span class="comment">// eight flop DP vector operations (xvfdivdp</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;        PM_VSU1_FMA = 0xa086, <span class="comment">// two flops operation (fmadd</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;        PM_MRK_LD_MISS_L1 = 0x20036, <span class="comment">// Marked DL1 Demand Miss</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;        PM_VSU0_2FLOP_DOUBLE = 0xa08c, <span class="comment">// two flop DP vector operation (xvadddp</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;        PM_LSU_DC_PREF_STRIDED_STREAM_CONFIRM = 0xd8bc, <span class="comment">// Dcache Strided prefetch stream confirmed (software + hardware)</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;        PM_INST_PTEG_FROM_L31_SHR = 0x2e056, <span class="comment">// Instruction PTEG loaded from another L3 on same chip shared</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;        PM_MRK_LSU_REJECT_ERAT_MISS = 0x30064, <span class="comment">// LSU marked reject due to ERAT (up to 2 per cycle)</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;        PM_MRK_DATA_FROM_L2MISS = 0x4d048, <span class="comment">// Marked data loaded missed L2</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;        PM_DATA_FROM_RL2L3_SHR = 0x1c04c, <span class="comment">// Data loaded from remote L2 or L3 shared</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;        PM_INST_FROM_PREF = 0x14046, <span class="comment">// Instruction fetched from prefetch</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;        PM_VSU1_SQ = 0xb09e, <span class="comment">// Store Vector Issued on Pipe1</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;        PM_L2_LD_DISP = 0x36180, <span class="comment">// All successful load dispatches</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;        PM_L2_DISP_ALL = 0x46080, <span class="comment">// All successful LD/ST dispatches for this thread(i+d)</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        PM_THRD_GRP_CMPL_BOTH_CYC = 0x10012, <span class="comment">// Cycles group completed by both threads</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;        PM_VSU_FSQRT_FDIV_DOUBLE = 0xa894, <span class="comment">// DP vector versions of fdiv</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        PM_BR_MPRED = 0x400f6, <span class="comment">// Number of Branch Mispredicts</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;        PM_INST_PTEG_FROM_DL2L3_SHR = 0x3e054, <span class="comment">// Instruction PTEG loaded from remote L2 or L3 shared</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;        PM_VSU_1FLOP = 0xa880, <span class="comment">// one flop (fadd</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;        PM_HV_CYC = 0x2000a, <span class="comment">// cycles in hypervisor mode</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;        PM_MRK_DATA_FROM_RL2L3_SHR = 0x1d04c, <span class="comment">// Marked data loaded from remote L2 or L3 shared</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;        PM_DTLB_MISS_16M = 0x4c05e, <span class="comment">// Data TLB miss for 16M page</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;        PM_MRK_LSU_FIN = 0x40032, <span class="comment">// Marked LSU instruction finished</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;        PM_LSU1_LMQ_LHR_MERGE = 0xd09a, <span class="comment">// LS1 Load Merge with another cacheline request</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;        PM_IFU_FIN = 0x40066, <span class="comment">// IFU Finished a (non-branch) instruction</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;        PM_1THRD_CON_RUN_INSTR = 0x30062, <span class="comment">// 1 thread Concurrent Run Instructions</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;        PM_CMPLU_STALL_COUNT = 0x4000B, <span class="comment">// Marked LSU instruction finished</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;        PM_MEM0_PB_RD_CL = 0x30083, <span class="comment">// Nest events (MC0/MC1/PB/GX)</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;        PM_THRD_1_RUN_CYC = 0x10060, <span class="comment">// 1 thread in Run Cycles</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;        PM_THRD_2_CONC_RUN_INSTR = 0x40062, <span class="comment">// 2 thread Concurrent Run Instructions</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;        PM_THRD_2_RUN_CYC = 0x20060, <span class="comment">// 2 thread in Run Cycles</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;        PM_THRD_3_CONC_RUN_INST = 0x10062, <span class="comment">// 3 thread in Run Cycles</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;        PM_THRD_3_RUN_CYC = 0x30060, <span class="comment">// 3 thread in Run Cycles</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;        PM_THRD_4_CONC_RUN_INST = 0x20062, <span class="comment">// 4 thread in Run Cycles</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;        PM_THRD_4_RUN_CYC = 0x40060, <span class="comment">// 4 thread in Run Cycles</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;        </div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    };</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;};</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160; </div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="keyword">namespace </span>power7 = optkit::ibm::power7;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
