# Half Adder Project

## Description
This folder contains the VHDL implementation of a half adder circuit.

## Files
- `half_adder.vhd` - Main VHDL source code (to be uploaded)
- `half_adder_tb.vhd` - Testbench for simulation (to be uploaded)
- `README.md` - This documentation file

## Truth Table
| A | B | Sum | Carry |
|---|---|-----|-------|
| 0 | 0 | 0   | 0     |
| 0 | 1 | 1   | 0     |
| 1 | 0 | 1   | 0     |
| 1 | 1 | 0   | 1     |

## Status
Placeholder created. Source and testbench files pending upload.
