<def f='llvm/llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp' l='33' macro='1' type='const MCPhysReg [32]'/>
<use f='llvm/llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp' l='464' u='r' c='_ZNK12_GLOBAL__N_110PPCOperand18addRegVRRCOperandsERN4llvm6MCInstEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp' l='1196' u='r' c='_ZN12_GLOBAL__N_112PPCAsmParser17MatchRegisterNameERjRl'/>
<def f='llvm/llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp' l='20' macro='1' type='const MCPhysReg [32]'/>
<use f='llvm/llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp' l='122' u='r' c='_ZL23DecodeVRRCRegisterClassRN4llvm6MCInstEmmPKv'/>
