Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.01 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.01 secs
 
--> 
Reading design: Recieve_Serial_Rx.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Recieve_Serial_Rx.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Recieve_Serial_Rx"
Output Format                      : NGC
Target Device                      : xc3s400-5-pq208

---- Source Options
Top Module Name                    : Recieve_Serial_Rx
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/Desktop/session 7/experiment/Recieve_Serial_Rx.vhd" in Library work.
Entity <recieve_serial_rx> compiled.
Entity <recieve_serial_rx> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Recieve_Serial_Rx> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Recieve_Serial_Rx> in library <work> (Architecture <behavioral>).
Entity <Recieve_Serial_Rx> analyzed. Unit <Recieve_Serial_Rx> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Recieve_Serial_Rx>.
    Related source file is "/home/ise/Desktop/session 7/experiment/Recieve_Serial_Rx.vhd".
    Found finite state machine <FSM_0> for signal <counter0>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 10                                             |
    | Inputs             | 0                                              |
    | Outputs            | 8                                              |
    | Clock              | CLCK                      (falling_edge)       |
    | Clock enable       | counter0$not0000          (positive)           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <LED>.
    Found 1-bit register for signal <CLCK>.
    Found 8-bit comparator less for signal <CLCK$cmp_lt0000> created at line 56.
    Found 8-bit up counter for signal <counter>.
    Found 8-bit comparator greatequal for signal <counter$cmp_ge0000> created at line 51.
    Found 8-bit comparator greatequal for signal <counter$cmp_ge0001> created at line 56.
    Found 1-bit register for signal <first_time>.
    Found 8-bit comparator less for signal <first_time$cmp_lt0000> created at line 51.
    Found 1-bit register for signal <started>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <Recieve_Serial_Rx> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 11
 1-bit register                                        : 11
# Comparators                                          : 4
 8-bit comparator greatequal                           : 2
 8-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <counter0/FSM> on signal <counter0[1:10]> with one-hot encoding.
---------------------
 State | Encoding
---------------------
 0000  | 0000000001
 0001  | 0000000010
 0010  | 0000000100
 0011  | 0000001000
 0100  | 0000010000
 0101  | 0000100000
 0110  | 0001000000
 0111  | 0010000000
 1000  | 0100000000
 1001  | 1000000000
---------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 11
 Flip-Flops                                            : 11
# Comparators                                          : 4
 8-bit comparator greatequal                           : 2
 8-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Recieve_Serial_Rx> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Recieve_Serial_Rx, actual ratio is 0.

Final Macro Processing ...

Processing Unit <Recieve_Serial_Rx> :
	Found 3-bit shift register for signal <counter0_FSM_FFd10>.
Unit <Recieve_Serial_Rx> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 26
 Flip-Flops                                            : 26
# Shift Registers                                      : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Recieve_Serial_Rx.ngr
Top Level Output File Name         : Recieve_Serial_Rx
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 51
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 7
#      LUT2                        : 4
#      LUT3                        : 12
#      LUT4                        : 4
#      LUT4_D                      : 1
#      LUT4_L                      : 2
#      MUXCY                       : 7
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 27
#      FDE_1                       : 17
#      FDPE_1                      : 1
#      FDRE                        : 8
#      FDSE_1                      : 1
# Shift Registers                  : 1
#      SRL16E_1                    : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       18  out of   3584     0%  
 Number of Slice Flip Flops:             27  out of   7168     0%  
 Number of 4 input LUTs:                 35  out of   7168     0%  
    Number used as logic:                34
    Number used as Shift registers:       1
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    141     7%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
GCLK                               | BUFGP                  | 10    |
CLCK                               | NONE(LED_0)            | 18    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------+------------------------+-------+
Control Signal                           | Buffer(FF name)        | Load  |
-----------------------------------------+------------------------+-------+
counter0_not0001_inv(counter0_and00001:O)| NONE(started)          | 1     |
-----------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.567ns (Maximum Frequency: 152.275MHz)
   Minimum input arrival time before clock: 4.048ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'GCLK'
  Clock period: 6.567ns (frequency: 152.275MHz)
  Total number of paths / destination ports: 265 / 19
-------------------------------------------------------------------------
Delay:               6.567ns (Levels of Logic = 3)
  Source:            first_time (FF)
  Destination:       counter_0 (FF)
  Source Clock:      GCLK falling
  Destination Clock: GCLK falling

  Data Path: first_time to counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE_1:C->Q           3   0.626   0.941  first_time (first_time)
     LUT3:I1->O            1   0.479   0.976  CLCK_not0002117 (CLCK_not0002117)
     LUT4:I0->O            1   0.479   0.740  CLCK_not0002119 (CLCK_not0002119)
     LUT4:I2->O            9   0.479   0.955  CLCK_not0002127 (CLCK_not0002)
     FDRE:R                    0.892          counter_0
    ----------------------------------------
    Total                      6.567ns (2.955ns logic, 3.612ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLCK'
  Clock period: 4.706ns (frequency: 212.510MHz)
  Total number of paths / destination ports: 42 / 27
-------------------------------------------------------------------------
Delay:               4.706ns (Levels of Logic = 2)
  Source:            counter0_FSM_FFd3 (FF)
  Destination:       started (FF)
  Source Clock:      CLCK falling
  Destination Clock: CLCK falling

  Data Path: counter0_FSM_FFd3 to started
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            3   0.626   1.066  counter0_FSM_FFd3 (counter0_FSM_FFd3)
     LUT4:I0->O            1   0.479   0.851  started_not000125 (started_not000125)
     LUT2:I1->O            1   0.479   0.681  started_not000126 (started_not0001)
     FDPE_1:CE                 0.524          started
    ----------------------------------------
    Total                      4.706ns (2.108ns logic, 2.598ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLCK'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              4.048ns (Levels of Logic = 2)
  Source:            RX (PAD)
  Destination:       counter0_FSM_FFd9 (FF)
  Destination Clock: CLCK falling

  Data Path: RX to counter0_FSM_FFd9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.715   1.374  RX_IBUF (RX_IBUF)
     LUT2:I1->O            9   0.479   0.955  counter0_not00011 (counter0_not0001)
     FDE_1:CE                  0.524          counter0_FSM_FFd9
    ----------------------------------------
    Total                      4.048ns (1.718ns logic, 2.330ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLCK'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              6.216ns (Levels of Logic = 1)
  Source:            LED_7 (FF)
  Destination:       LED<7> (PAD)
  Source Clock:      CLCK falling

  Data Path: LED_7 to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            1   0.626   0.681  LED_7 (LED_7)
     OBUF:I->O                 4.909          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      6.216ns (5.535ns logic, 0.681ns route)
                                       (89.0% logic, 11.0% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 0.99 secs
 
--> 


Total memory usage is 615352 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

