{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445979257374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445979257387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 27 13:54:16 2015 " "Processing started: Tue Oct 27 13:54:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445979257387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445979257387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fourFuncCalc -c fourFuncCalc_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off fourFuncCalc -c fourFuncCalc_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445979257387 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1445979259499 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram256x8TestBench.v(49) " "Verilog HDL warning at sram256x8TestBench.v(49): extended using \"x\" or \"z\"" {  } { { "sram256x8TestBench.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/sram256x8TestBench.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1445979259978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram256x8testbench.v 2 2 " "Found 2 design units, including 2 entities, in source file sram256x8testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testBench " "Found entity 1: testBench" {  } { { "sram256x8TestBench.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/sram256x8TestBench.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445979260018 ""} { "Info" "ISGN_ENTITY_NAME" "2 tester " "Found entity 2: tester" {  } { { "sram256x8TestBench.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/sram256x8TestBench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445979260018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445979260018 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram256x8.v(25) " "Verilog HDL warning at sram256x8.v(25): extended using \"x\" or \"z\"" {  } { { "sram256x8.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/sram256x8.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1445979260300 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "sram256x8.v(27) " "Verilog HDL Event Control warning at sram256x8.v(27): Event Control contains a complex event expression" {  } { { "sram256x8.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/sram256x8.v" 27 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1445979260306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram256x8.v 1 1 " "Found 1 design units, including 1 entities, in source file sram256x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram256x8 " "Found entity 1: sram256x8" {  } { { "sram256x8.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/sram256x8.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445979260323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445979260323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourfunccalc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file fourfunccalc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourFuncCalc_top " "Found entity 1: fourFuncCalc_top" {  } { { "fourFuncCalc_top.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/fourFuncCalc_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445979260685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445979260685 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fourFuncCalc.v(28) " "Verilog HDL warning at fourFuncCalc.v(28): extended using \"x\" or \"z\"" {  } { { "fourFuncCalc.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/fourFuncCalc.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1445979260951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourfunccalc.v 1 1 " "Found 1 design units, including 1 entities, in source file fourfunccalc.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourFuncCalc " "Found entity 1: fourFuncCalc" {  } { { "fourFuncCalc.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/fourFuncCalc.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445979260976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445979260976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slowclock.v 1 1 " "Found 1 design units, including 1 entities, in source file slowclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 slowClock " "Found entity 1: slowClock" {  } { { "slowClock.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/slowClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445979261259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445979261259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourfunccalc_testbench.v 2 2 " "Found 2 design units, including 2 entities, in source file fourfunccalc_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourFuncCalc_testbench " "Found entity 1: fourFuncCalc_testbench" {  } { { "fourFuncCalc_testbench.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/fourFuncCalc_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445979261475 ""} { "Info" "ISGN_ENTITY_NAME" "2 ffcTester " "Found entity 2: ffcTester" {  } { { "fourFuncCalc_testbench.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/fourFuncCalc_testbench.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445979261475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445979261475 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fourFuncCalc_stated.v(37) " "Verilog HDL warning at fourFuncCalc_stated.v(37): extended using \"x\" or \"z\"" {  } { { "fourFuncCalc_stated.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1445979261682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourfunccalc_stated.v 2 2 " "Found 2 design units, including 2 entities, in source file fourfunccalc_stated.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourFuncCalc_stated " "Found entity 1: fourFuncCalc_stated" {  } { { "fourFuncCalc_stated.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445979261708 ""} { "Info" "ISGN_ENTITY_NAME" "2 fourFuncCalc_stated_testbench " "Found entity 2: fourFuncCalc_stated_testbench" {  } { { "fourFuncCalc_stated.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445979261708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445979261708 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "seg7Control.v(55) " "Verilog HDL warning at seg7Control.v(55): extended using \"x\" or \"z\"" {  } { { "seg7Control.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/seg7Control.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1445979261893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7control.v 3 3 " "Found 3 design units, including 3 entities, in source file seg7control.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7Control " "Found entity 1: seg7Control" {  } { { "seg7Control.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/seg7Control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445979261911 ""} { "Info" "ISGN_ENTITY_NAME" "2 seg7 " "Found entity 2: seg7" {  } { { "seg7Control.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/seg7Control.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445979261911 ""} { "Info" "ISGN_ENTITY_NAME" "3 seg7Control_testbench " "Found entity 3: seg7Control_testbench" {  } { { "seg7Control.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/seg7Control.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445979261911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445979261911 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "out seg7Control.v(15) " "Verilog HDL error at seg7Control.v(15): object \"out\" is not declared" {  } { { "seg7Control.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/seg7Control.v" 15 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1445979261912 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "ho0 seg7Control.v(19) " "Verilog HDL Module Declaration error at seg7Control.v(19): top module port \"ho0\" is not found in the port list" {  } { { "seg7Control.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/seg7Control.v" 19 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1445979261912 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "ho1 seg7Control.v(19) " "Verilog HDL Module Declaration error at seg7Control.v(19): top module port \"ho1\" is not found in the port list" {  } { { "seg7Control.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/seg7Control.v" 19 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1445979261912 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "ho2 seg7Control.v(19) " "Verilog HDL Module Declaration error at seg7Control.v(19): top module port \"ho2\" is not found in the port list" {  } { { "seg7Control.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/seg7Control.v" 19 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1445979261912 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "ho3 seg7Control.v(19) " "Verilog HDL Module Declaration error at seg7Control.v(19): top module port \"ho3\" is not found in the port list" {  } { { "seg7Control.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/seg7Control.v" 19 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1445979261912 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "ho4 seg7Control.v(19) " "Verilog HDL Module Declaration error at seg7Control.v(19): top module port \"ho4\" is not found in the port list" {  } { { "seg7Control.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/seg7Control.v" 19 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1445979261912 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "ho5 seg7Control.v(19) " "Verilog HDL Module Declaration error at seg7Control.v(19): top module port \"ho5\" is not found in the port list" {  } { { "seg7Control.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/seg7Control.v" 19 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1445979261912 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/EE 371/lab2/fourFuncCalc/output_files/fourFuncCalc_top.map.smsg " "Generated suppressed messages file U:/EE 371/lab2/fourFuncCalc/output_files/fourFuncCalc_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1445979262102 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "597 " "Peak virtual memory: 597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445979263315 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 27 13:54:23 2015 " "Processing ended: Tue Oct 27 13:54:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445979263315 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445979263315 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445979263315 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445979263315 ""}
