;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV 7, <20
	SPL 3, 20
	ADD 380, 90
	JMP 1, 23
	JMP 1, 23
	SUB #0, <-2
	SUB @827, 1
	ADD #0, <-2
	DJN -500, -609
	SUB -1, <-20
	SPL 7, @20
	SPL 7, @20
	SUB @121, 106
	SUB @121, 106
	DJN <-127, #100
	MOV 7, <20
	DJN -500, -609
	JMZ <827, 1
	SLT <300, 90
	ADD 270, 62
	ADD 270, 62
	SLT <300, 90
	SLT <300, 90
	ADD -100, -100
	DJN -1, @-20
	ADD @0, -0
	ADD @0, -0
	SPL 100, 60
	SUB @27, 6
	SUB #0, -33
	JMZ 7, @20
	ADD 270, 62
	SPL 100, -100
	JMP 380, 90
	SUB 100, 60
	ADD 270, 62
	ADD 270, 62
	JMN <27, 6
	MOV 7, <20
	MOV 7, <20
	MOV -1, <-20
	DAT #100, #-100
	SPL 0, <332
	MOV -1, <-20
	SPL 0, <332
	CMP -207, <-120
	DJN -500, -609
	MOV -7, <-20
