# 2way-cache
Here is the implementation of 2-way set associative cache in VHDL ( a hardware description language )
