###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Mon Dec 20 12:52:25 2021
#  Design:            Subsystem
#  Command:           timeDesign -postCTS -pathReports -slackReports -numPaths 50 -prefix Subsystem_postCTS -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin Sum7_out1_reg[11]/C 
Endpoint:   Sum7_out1_reg[11]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.624
- Setup                         0.526
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.098
- Arrival Time                 33.918
= Slack Time                   11.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.180 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.180 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.238 |  12.238 |   23.418 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.239 |   23.419 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.834 |  14.072 |   25.252 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.013 |  14.086 |   25.266 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.043 |  16.129 |   27.309 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.039 |  16.169 |   27.349 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.872 |  19.041 |   30.221 | 
     | g2480/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.016 |  19.057 |   30.237 | 
     | g2480/Q             |   v   | n_312           | NO2I1HDX1 |  0.678 |  19.735 |   30.915 | 
     | FE_PHC229_n_312/A   |   v   | n_312           | DLY8HDX1  |  0.002 |  19.736 |   30.916 | 
     | FE_PHC229_n_312/Q   |   v   | FE_PHN229_n_312 | DLY8HDX1  | 14.181 |  33.917 |   45.097 | 
     | Sum7_out1_reg[11]/D |   v   | FE_PHN229_n_312 | DFRQHDX1  |  0.001 |  33.918 |   45.098 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.180 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.175 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.078 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.009 |   0.111 |  -11.069 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.139 |   0.250 |  -10.930 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.254 |  -10.926 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.169 |   0.423 |  -10.757 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.004 |   0.427 |  -10.753 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.186 |   0.613 |  -10.567 | 
     | Sum7_out1_reg[11]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.012 |   0.624 |  -10.556 | 
     +----------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Sum7_out1_reg[13]/C 
Endpoint:   Sum7_out1_reg[13]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.624
- Setup                         0.526
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.098
- Arrival Time                 33.911
= Slack Time                   11.188
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.188 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.188 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.238 |  12.238 |   23.426 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.239 |   23.426 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.834 |  14.072 |   25.260 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.013 |  14.086 |   25.273 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.043 |  16.129 |   27.317 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.039 |  16.169 |   27.356 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.872 |  19.041 |   30.228 | 
     | g2468/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.009 |  19.050 |   30.237 | 
     | g2468/Q             |   v   | n_324           | NO2I1HDX1 |  0.678 |  19.728 |   30.916 | 
     | FE_PHC211_n_324/A   |   v   | n_324           | DLY8HDX1  |  0.001 |  19.730 |   30.917 | 
     | FE_PHC211_n_324/Q   |   v   | FE_PHN211_n_324 | DLY8HDX1  | 14.180 |  33.910 |   45.097 | 
     | Sum7_out1_reg[13]/D |   v   | FE_PHN211_n_324 | DFRQHDX1  |  0.001 |  33.911 |   45.098 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.188 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.183 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.086 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.009 |   0.111 |  -11.077 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.139 |   0.250 |  -10.938 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.254 |  -10.934 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.169 |   0.423 |  -10.765 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.004 |   0.427 |  -10.761 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.186 |   0.613 |  -10.575 | 
     | Sum7_out1_reg[13]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.012 |   0.625 |  -10.563 | 
     +----------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Sum7_out1_reg[12]/C 
Endpoint:   Sum7_out1_reg[12]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.625
- Setup                         0.522
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.103
- Arrival Time                 33.822
= Slack Time                   11.281
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.281 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.281 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.238 |  12.238 |   23.519 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.239 |   23.520 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.834 |  14.072 |   25.353 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.013 |  14.086 |   25.367 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.043 |  16.129 |   27.410 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.039 |  16.169 |   27.450 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.872 |  19.041 |   30.322 | 
     | g2706/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.013 |  19.054 |   30.335 | 
     | g2706/Q             |   v   | n_86           | NO2I1HDX1 |  0.618 |  19.671 |   30.952 | 
     | FE_PHC210_n_86/A    |   v   | n_86           | DLY8HDX1  |  0.001 |  19.673 |   30.954 | 
     | FE_PHC210_n_86/Q    |   v   | FE_PHN210_n_86 | DLY8HDX1  | 14.148 |  33.821 |   45.102 | 
     | Sum7_out1_reg[12]/D |   v   | FE_PHN210_n_86 | DFRQHDX1  |  0.001 |  33.822 |   45.103 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.281 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.276 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.179 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.009 |   0.111 |  -11.170 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.139 |   0.250 |  -11.031 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.254 |  -11.028 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.169 |   0.423 |  -10.858 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.004 |   0.427 |  -10.854 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.186 |   0.613 |  -10.668 | 
     | Sum7_out1_reg[12]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.013 |   0.625 |  -10.656 | 
     +----------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Sum7_out1_reg[14]/C 
Endpoint:   Sum7_out1_reg[14]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.625
- Setup                         0.523
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.102
- Arrival Time                 33.809
= Slack Time                   11.293
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.293 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.294 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.238 |  12.238 |   23.532 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.239 |   23.532 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.834 |  14.072 |   25.366 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.013 |  14.086 |   25.379 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.043 |  16.129 |   27.422 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.039 |  16.169 |   27.462 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.872 |  19.041 |   30.334 | 
     | g2707/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.012 |  19.053 |   30.346 | 
     | g2707/Q             |   v   | n_85           | NO2I1HDX1 |  0.605 |  19.658 |   30.951 | 
     | FE_PHC204_n_85/A    |   v   | n_85           | DLY8HDX1  |  0.001 |  19.659 |   30.952 | 
     | FE_PHC204_n_85/Q    |   v   | FE_PHN204_n_85 | DLY8HDX1  | 14.149 |  33.808 |   45.101 | 
     | Sum7_out1_reg[14]/D |   v   | FE_PHN204_n_85 | DFRQHDX1  |  0.001 |  33.809 |   45.102 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.293 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.289 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.192 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.009 |   0.111 |  -11.182 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.139 |   0.250 |  -11.043 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.254 |  -11.040 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.169 |   0.423 |  -10.871 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.004 |   0.427 |  -10.866 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.186 |   0.613 |  -10.681 | 
     | Sum7_out1_reg[14]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.013 |   0.625 |  -10.668 | 
     +----------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Sum7_out1_reg[16]/C 
Endpoint:   Sum7_out1_reg[16]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.626
- Setup                         0.516
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.109
- Arrival Time                 33.791
= Slack Time                   11.318
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.318 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.318 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.238 |  12.238 |   23.557 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.239 |   23.557 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.834 |  14.072 |   25.390 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.013 |  14.086 |   25.404 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.043 |  16.129 |   27.447 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.039 |  16.169 |   27.487 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.872 |  19.041 |   30.359 | 
     | g2503/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.018 |  19.059 |   30.377 | 
     | g2503/Q             |   v   | n_289           | NO2I1HDX1 |  0.616 |  19.675 |   30.993 | 
     | FE_PHC205_n_289/A   |   v   | n_289           | DLY8HDX1  |  0.001 |  19.676 |   30.994 | 
     | FE_PHC205_n_289/Q   |   v   | FE_PHN205_n_289 | DLY8HDX1  | 14.114 |  33.790 |   45.108 | 
     | Sum7_out1_reg[16]/D |   v   | FE_PHN205_n_289 | DFRQHDX1  |  0.001 |  33.791 |   45.109 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.318 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.314 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.217 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.009 |   0.111 |  -11.207 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.139 |   0.250 |  -11.068 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.254 |  -11.065 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.169 |   0.423 |  -10.895 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.004 |   0.427 |  -10.891 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.186 |   0.613 |  -10.706 | 
     | Sum7_out1_reg[16]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.013 |   0.626 |  -10.693 | 
     +----------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin Sum7_out1_reg[15]/C 
Endpoint:   Sum7_out1_reg[15]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.626
- Setup                         0.519
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.107
- Arrival Time                 33.788
= Slack Time                   11.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.319 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.319 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.238 |  12.238 |   23.558 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.239 |   23.558 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.834 |  14.072 |   25.391 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.013 |  14.086 |   25.405 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.043 |  16.129 |   27.448 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.039 |  16.169 |   27.488 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.872 |  19.041 |   30.360 | 
     | g2637/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.013 |  19.054 |   30.373 | 
     | g2637/Q             |   v   | n_155           | NO2I1HDX1 |  0.606 |  19.659 |   30.978 | 
     | FE_PHC196_n_155/A   |   v   | n_155           | DLY8HDX1  |  0.001 |  19.661 |   30.980 | 
     | FE_PHC196_n_155/Q   |   v   | FE_PHN196_n_155 | DLY8HDX1  | 14.126 |  33.787 |   45.106 | 
     | Sum7_out1_reg[15]/D |   v   | FE_PHN196_n_155 | DFRQHDX1  |  0.001 |  33.788 |   45.107 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.319 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.315 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.218 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.009 |   0.111 |  -11.208 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.139 |   0.250 |  -11.069 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.254 |  -11.066 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.169 |   0.423 |  -10.896 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.004 |   0.427 |  -10.892 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.186 |   0.613 |  -10.707 | 
     | Sum7_out1_reg[15]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.013 |   0.626 |  -10.693 | 
     +----------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin Sum8_out1_reg[17]/C 
Endpoint:   Sum8_out1_reg[17]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.624
- Setup                         0.516
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.108
- Arrival Time                 33.758
= Slack Time                   11.349
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.349 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.350 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.238 |  12.238 |   23.588 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.239 |   23.588 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.834 |  14.072 |   25.422 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.013 |  14.086 |   25.435 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.043 |  16.129 |   27.478 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.039 |  16.169 |   27.518 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.872 |  19.041 |   30.390 | 
     | g2483/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.018 |  19.059 |   30.408 | 
     | g2483/Q             |   v   | n_309           | NO2I1HDX1 |  0.590 |  19.648 |   30.998 | 
     | FE_PHC146_n_309/A   |   v   | n_309           | DLY8HDX1  |  0.001 |  19.650 |   30.999 | 
     | FE_PHC146_n_309/Q   |   v   | FE_PHN146_n_309 | DLY8HDX1  | 14.108 |  33.757 |   45.107 | 
     | Sum8_out1_reg[17]/D |   v   | FE_PHN146_n_309 | DFRQHDX1  |  0.001 |  33.758 |   45.108 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.349 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.345 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.248 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.009 |   0.111 |  -11.238 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.139 |   0.250 |  -11.099 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.254 |  -11.096 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.169 |   0.423 |  -10.927 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.004 |   0.427 |  -10.922 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.186 |   0.613 |  -10.737 | 
     | Sum8_out1_reg[17]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.011 |   0.624 |  -10.725 | 
     +----------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Sum7_out1_reg[17]/C 
Endpoint:   Sum7_out1_reg[17]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.626
- Setup                         0.513
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.113
- Arrival Time                 33.711
= Slack Time                   11.402
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.402 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.402 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.238 |  12.238 |   23.640 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.239 |   23.641 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.834 |  14.072 |   25.474 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.013 |  14.086 |   25.488 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.043 |  16.129 |   27.531 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.039 |  16.169 |   27.571 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.872 |  19.041 |   30.443 | 
     | g2680/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.031 |  19.072 |   30.474 | 
     | g2680/Q             |   v   | n_112           | NO2I1HDX1 |  0.554 |  19.627 |   31.029 | 
     | FE_PHC189_n_112/A   |   v   | n_112           | DLY8HDX1  |  0.001 |  19.628 |   31.030 | 
     | FE_PHC189_n_112/Q   |   v   | FE_PHN189_n_112 | DLY8HDX1  | 14.082 |  33.710 |   45.112 | 
     | Sum7_out1_reg[17]/D |   v   | FE_PHN189_n_112 | DFRQHDX1  |  0.001 |  33.711 |   45.113 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.402 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.397 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.300 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.009 |   0.111 |  -11.291 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.139 |   0.250 |  -11.152 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.254 |  -11.148 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.169 |   0.423 |  -10.979 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.004 |   0.427 |  -10.975 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.186 |   0.613 |  -10.789 | 
     | Sum7_out1_reg[17]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.013 |   0.626 |  -10.776 | 
     +----------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin Sum8_out1_reg[18]/C 
Endpoint:   Sum8_out1_reg[18]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.626
- Setup                         0.511
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.115
- Arrival Time                 33.681
= Slack Time                   11.434
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.434 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.434 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.238 |  12.238 |   23.672 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.239 |   23.673 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.834 |  14.072 |   25.506 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.013 |  14.086 |   25.520 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.043 |  16.129 |   27.563 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.039 |  16.169 |   27.603 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.872 |  19.041 |   30.475 | 
     | g2484/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.020 |  19.060 |   30.494 | 
     | g2484/Q             |   v   | n_308           | NO2I1HDX1 |  0.550 |  19.611 |   31.045 | 
     | FE_PHC148_n_308/A   |   v   | n_308           | DLY8HDX1  |  0.001 |  19.612 |   31.046 | 
     | FE_PHC148_n_308/Q   |   v   | FE_PHN148_n_308 | DLY8HDX1  | 14.068 |  33.680 |   45.114 | 
     | Sum8_out1_reg[18]/D |   v   | FE_PHN148_n_308 | DFRQHDX1  |  0.001 |  33.681 |   45.115 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.434 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.429 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.332 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.009 |   0.111 |  -11.323 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.139 |   0.250 |  -11.184 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.254 |  -11.180 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.169 |   0.423 |  -11.011 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.004 |   0.427 |  -11.007 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.186 |   0.613 |  -10.821 | 
     | Sum8_out1_reg[18]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.013 |   0.626 |  -10.808 | 
     +----------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin Sum8_out1_reg[19]/C 
Endpoint:   Sum8_out1_reg[19]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.626
- Setup                         0.512
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.114
- Arrival Time                 33.666
= Slack Time                   11.448
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.448 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.448 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.238 |  12.238 |   23.686 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.239 |   23.687 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.834 |  14.072 |   25.520 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.013 |  14.086 |   25.534 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.043 |  16.129 |   27.577 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.039 |  16.169 |   27.617 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.872 |  19.041 |   30.489 | 
     | g2469/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.029 |  19.069 |   30.517 | 
     | g2469/Q             |   v   | n_323           | NO2I1HDX1 |  0.525 |  19.594 |   31.042 | 
     | FE_PHC186_n_323/A   |   v   | n_323           | DLY8HDX1  |  0.001 |  19.596 |   31.044 | 
     | FE_PHC186_n_323/Q   |   v   | FE_PHN186_n_323 | DLY8HDX1  | 14.070 |  33.665 |   45.113 | 
     | Sum8_out1_reg[19]/D |   v   | FE_PHN186_n_323 | DFRQHDX1  |  0.001 |  33.666 |   45.114 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.448 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.443 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.346 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.009 |   0.111 |  -11.337 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.139 |   0.250 |  -11.198 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.254 |  -11.195 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.169 |   0.423 |  -11.025 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.004 |   0.427 |  -11.021 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.186 |   0.613 |  -10.835 | 
     | Sum8_out1_reg[19]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.013 |   0.626 |  -10.822 | 
     +----------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin Sum9_out1_reg[19]/C 
Endpoint:   Sum9_out1_reg[19]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.626
- Setup                         0.506
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.119
- Arrival Time                 33.627
= Slack Time                   11.492
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.492 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.492 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.238 |  12.238 |   23.730 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.239 |   23.731 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.834 |  14.072 |   25.564 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.013 |  14.086 |   25.578 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.043 |  16.129 |   27.621 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.039 |  16.169 |   27.660 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.872 |  19.041 |   30.533 | 
     | g2626/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.024 |  19.065 |   30.557 | 
     | g2626/Q             |   v   | n_166           | NO2I1HDX1 |  0.523 |  19.587 |   31.079 | 
     | FE_PHC136_n_166/A   |   v   | n_166           | DLY8HDX1  |  0.001 |  19.589 |   31.081 | 
     | FE_PHC136_n_166/Q   |   v   | FE_PHN136_n_166 | DLY8HDX1  | 14.038 |  33.626 |   45.118 | 
     | Sum9_out1_reg[19]/D |   v   | FE_PHN136_n_166 | DFRQHDX1  |  0.001 |  33.627 |   45.119 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.492 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.487 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.390 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.009 |   0.111 |  -11.381 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.139 |   0.250 |  -11.242 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.254 |  -11.238 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.169 |   0.423 |  -11.069 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.004 |   0.427 |  -11.065 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.186 |   0.613 |  -10.879 | 
     | Sum9_out1_reg[19]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.013 |   0.626 |  -10.866 | 
     +----------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin Sum7_out1_reg[18]/C 
Endpoint:   Sum7_out1_reg[18]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.630
- Setup                         0.508
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.122
- Arrival Time                 33.601
= Slack Time                   11.521
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.521 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.521 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.238 |  12.238 |   23.759 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.239 |   23.760 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.834 |  14.072 |   25.593 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.013 |  14.086 |   25.607 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.043 |  16.129 |   27.650 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.039 |  16.169 |   27.689 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.872 |  19.041 |   30.562 | 
     | g2755/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.037 |  19.078 |   30.599 | 
     | g2755/Q             |   v   | n_37           | NO2I1HDX1 |  0.482 |  19.559 |   31.080 | 
     | FE_PHC192_n_37/A    |   v   | n_37           | DLY8HDX1  |  0.001 |  19.560 |   31.081 | 
     | FE_PHC192_n_37/Q    |   v   | FE_PHN192_n_37 | DLY8HDX1  | 14.039 |  33.600 |   45.120 | 
     | Sum7_out1_reg[18]/D |   v   | FE_PHN192_n_37 | DFRQHDX1  |  0.001 |  33.601 |   45.122 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.521 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.516 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.419 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -11.412 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -11.277 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -11.271 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.172 |   0.422 |  -11.099 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.009 |   0.431 |  -11.090 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.188 |   0.619 |  -10.902 | 
     | Sum7_out1_reg[18]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.011 |   0.630 |  -10.891 | 
     +----------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin Sum8_out1_reg[20]/C 
Endpoint:   Sum8_out1_reg[20]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.630
- Setup                         0.505
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.125
- Arrival Time                 33.588
= Slack Time                   11.538
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.538 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.538 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.238 |  12.238 |   23.776 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.239 |   23.777 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.834 |  14.072 |   25.610 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.013 |  14.086 |   25.624 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.043 |  16.129 |   27.667 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.039 |  16.169 |   27.706 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.872 |  19.041 |   30.579 | 
     | g2725/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.026 |  19.067 |   30.604 | 
     | g2725/Q             |   v   | n_67           | NO2I1HDX1 |  0.496 |  19.563 |   31.101 | 
     | FE_PHC167_n_67/A    |   v   | n_67           | DLY8HDX1  |  0.001 |  19.564 |   31.102 | 
     | FE_PHC167_n_67/Q    |   v   | FE_PHN167_n_67 | DLY8HDX1  | 14.023 |  33.586 |   45.124 | 
     | Sum8_out1_reg[20]/D |   v   | FE_PHN167_n_67 | DFRQHDX1  |  0.001 |  33.588 |   45.125 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.538 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.533 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.436 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -11.429 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -11.294 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -11.288 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.172 |   0.422 |  -11.116 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.009 |   0.431 |  -11.107 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.188 |   0.619 |  -10.919 | 
     | Sum8_out1_reg[20]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.011 |   0.630 |  -10.907 | 
     +----------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin Sum6_out1_reg[15]/C 
Endpoint:   Sum6_out1_reg[15]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.623
- Setup                         0.504
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.119
- Arrival Time                 33.547
= Slack Time                   11.573
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.573 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.573 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.238 |  12.238 |   23.811 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.239 |   23.811 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.834 |  14.072 |   25.645 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.013 |  14.086 |   25.658 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.043 |  16.129 |   27.702 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.039 |  16.169 |   27.741 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.872 |  19.041 |   30.613 | 
     | g2635/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.050 |  19.091 |   30.663 | 
     | g2635/Q             |   v   | n_157           | NO2I1HDX1 |  0.457 |  19.548 |   31.120 | 
     | FE_PHC187_n_157/A   |   v   | n_157           | DLY8HDX1  |  0.001 |  19.548 |   31.121 | 
     | FE_PHC187_n_157/Q   |   v   | FE_PHN187_n_157 | DLY8HDX1  | 13.997 |  33.545 |   45.118 | 
     | Sum6_out1_reg[15]/D |   v   | FE_PHN187_n_157 | DFRQHDX1  |  0.001 |  33.547 |   45.119 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.573 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.568 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.471 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -11.464 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -11.328 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -11.323 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.172 |   0.422 |  -11.151 | 
     | clk__L4_I1/A        |   v   | clk__L3_N0 | INHDX12  | 0.008 |   0.430 |  -11.142 | 
     | clk__L4_I1/Q        |   ^   | clk__L4_N1 | INHDX12  | 0.189 |   0.619 |  -10.954 | 
     | Sum6_out1_reg[15]/C |   ^   | clk__L4_N1 | DFRQHDX1 | 0.005 |   0.623 |  -10.949 | 
     +----------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin Sum9_out1_reg[22]/C 
Endpoint:   Sum9_out1_reg[22]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.631
- Setup                         0.500
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.130
- Arrival Time                 33.536
= Slack Time                   11.594
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.594 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.595 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.238 |  12.238 |   23.833 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.239 |   23.833 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.834 |  14.072 |   25.667 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.013 |  14.086 |   25.680 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.043 |  16.129 |   27.723 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.039 |  16.169 |   27.763 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.872 |  19.041 |   30.635 | 
     | g2739/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.027 |  19.068 |   30.662 | 
     | g2739/Q             |   v   | n_53           | NO2I1HDX1 |  0.475 |  19.542 |   31.136 | 
     | FE_PHC214_n_53/A    |   v   | n_53           | DLY8HDX1  |  0.001 |  19.543 |   31.137 | 
     | FE_PHC214_n_53/Q    |   v   | FE_PHN214_n_53 | DLY8HDX1  | 13.992 |  33.535 |   45.129 | 
     | Sum9_out1_reg[22]/D |   v   | FE_PHN214_n_53 | DFRQHDX1  |  0.001 |  33.536 |   45.130 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.594 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.590 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.493 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -11.486 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -11.350 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -11.345 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.172 |   0.422 |  -11.172 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.009 |   0.431 |  -11.164 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.188 |   0.619 |  -10.975 | 
     | Sum9_out1_reg[22]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.012 |   0.631 |  -10.964 | 
     +----------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin Sum9_out1_reg[20]/C 
Endpoint:   Sum9_out1_reg[20]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.631
- Setup                         0.500
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.131
- Arrival Time                 33.537
= Slack Time                   11.594
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.594 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.595 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.238 |  12.238 |   23.833 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.239 |   23.833 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.834 |  14.072 |   25.667 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.013 |  14.086 |   25.680 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.043 |  16.129 |   27.723 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.039 |  16.169 |   27.763 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.872 |  19.041 |   30.635 | 
     | g2708/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.025 |  19.066 |   30.660 | 
     | g2708/Q             |   v   | n_84           | NO2I1HDX1 |  0.481 |  19.547 |   31.141 | 
     | FE_PHC124_n_84/A    |   v   | n_84           | DLY8HDX1  |  0.001 |  19.548 |   31.142 | 
     | FE_PHC124_n_84/Q    |   v   | FE_PHN124_n_84 | DLY8HDX1  | 13.988 |  33.536 |   45.130 | 
     | Sum9_out1_reg[20]/D |   v   | FE_PHN124_n_84 | DFRQHDX1  |  0.001 |  33.537 |   45.131 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.594 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.590 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.493 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -11.486 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -11.350 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -11.345 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.172 |   0.422 |  -11.172 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.009 |   0.431 |  -11.164 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.188 |   0.619 |  -10.975 | 
     | Sum9_out1_reg[20]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.012 |   0.631 |  -10.964 | 
     +----------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin Sum6_out1_reg[16]/C 
Endpoint:   Sum6_out1_reg[16]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.623
- Setup                         0.501
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.122
- Arrival Time                 33.521
= Slack Time                   11.601
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.601 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.601 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.238 |  12.238 |   23.839 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.239 |   23.839 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.834 |  14.072 |   25.673 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.013 |  14.086 |   25.686 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.043 |  16.129 |   27.730 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.039 |  16.169 |   27.769 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.872 |  19.041 |   30.641 | 
     | g2673/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.049 |  19.090 |   30.691 | 
     | g2673/Q             |   v   | n_119           | NO2I1HDX1 |  0.454 |  19.544 |   31.145 | 
     | FE_PHC165_n_119/A   |   v   | n_119           | DLY8HDX1  |  0.001 |  19.545 |   31.146 | 
     | FE_PHC165_n_119/Q   |   v   | FE_PHN165_n_119 | DLY8HDX1  | 13.975 |  33.521 |   45.121 | 
     | Sum6_out1_reg[16]/D |   v   | FE_PHN165_n_119 | DFRQHDX1  |  0.001 |  33.521 |   45.122 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.601 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.596 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.499 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -11.492 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -11.356 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -11.351 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.172 |   0.422 |  -11.179 | 
     | clk__L4_I1/A        |   v   | clk__L3_N0 | INHDX12  | 0.008 |   0.430 |  -11.170 | 
     | clk__L4_I1/Q        |   ^   | clk__L4_N1 | INHDX12  | 0.189 |   0.619 |  -10.982 | 
     | Sum6_out1_reg[16]/C |   ^   | clk__L4_N1 | DFRQHDX1 | 0.004 |   0.623 |  -10.978 | 
     +----------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin Sum7_out1_reg[19]/C 
Endpoint:   Sum7_out1_reg[19]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.631
- Setup                         0.501
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.129
- Arrival Time                 33.522
= Slack Time                   11.607
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.607 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.607 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.238 |  12.238 |   23.845 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.239 |   23.846 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.834 |  14.072 |   25.679 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.013 |  14.086 |   25.693 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.043 |  16.129 |   27.736 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.039 |  16.169 |   27.775 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.872 |  19.041 |   30.648 | 
     | g2754/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.037 |  19.078 |   30.685 | 
     | g2754/Q             |   v   | n_38           | NO2I1HDX1 |  0.451 |  19.529 |   31.135 | 
     | FE_PHC171_n_38/A    |   v   | n_38           | DLY8HDX1  |  0.001 |  19.529 |   31.136 | 
     | FE_PHC171_n_38/Q    |   v   | FE_PHN171_n_38 | DLY8HDX1  | 13.992 |  33.521 |   45.128 | 
     | Sum7_out1_reg[19]/D |   v   | FE_PHN171_n_38 | DFRQHDX1  |  0.001 |  33.522 |   45.129 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.607 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.602 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.505 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -11.498 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -11.363 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -11.357 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.172 |   0.422 |  -11.185 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.009 |   0.431 |  -11.176 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.188 |   0.619 |  -10.988 | 
     | Sum7_out1_reg[19]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.012 |   0.631 |  -10.976 | 
     +----------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin Sum5_out1_reg[18]/C 
Endpoint:   Sum5_out1_reg[18]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.624
- Setup                         0.495
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.129
- Arrival Time                 33.480
= Slack Time                   11.649
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.649 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.649 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.238 |  12.238 |   23.888 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.239 |   23.888 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.834 |  14.072 |   25.722 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.013 |  14.086 |   25.735 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.043 |  16.129 |   27.778 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.039 |  16.169 |   27.818 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.872 |  19.041 |   30.690 | 
     | g2749/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.051 |  19.092 |   30.741 | 
     | g2749/Q             |   v   | n_43           | NO2I1HDX1 |  0.445 |  19.537 |   31.186 | 
     | FE_PHC235_n_43/A    |   v   | n_43           | DLY8HDX1  |  0.001 |  19.538 |   31.187 | 
     | FE_PHC235_n_43/Q    |   v   | FE_PHN235_n_43 | DLY8HDX1  | 13.941 |  33.479 |   45.128 | 
     | Sum5_out1_reg[18]/D |   v   | FE_PHN235_n_43 | DFRQHDX1  |  0.001 |  33.480 |   45.129 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.649 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.645 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.548 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -11.541 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -11.405 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -11.399 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.172 |   0.422 |  -11.227 | 
     | clk__L4_I1/A        |   v   | clk__L3_N0 | INHDX12  | 0.008 |   0.430 |  -11.219 | 
     | clk__L4_I1/Q        |   ^   | clk__L4_N1 | INHDX12  | 0.189 |   0.619 |  -11.030 | 
     | Sum5_out1_reg[18]/C |   ^   | clk__L4_N1 | DFRQHDX1 | 0.006 |   0.625 |  -11.025 | 
     +----------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin Sum5_out1_reg[19]/C 
Endpoint:   Sum5_out1_reg[19]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.624
- Setup                         0.494
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.130
- Arrival Time                 33.465
= Slack Time                   11.666
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.666 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.666 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.238 |  12.238 |   23.904 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.239 |   23.904 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.834 |  14.072 |   25.738 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.013 |  14.086 |   25.751 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.043 |  16.129 |   27.795 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.039 |  16.169 |   27.834 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.872 |  19.041 |   30.706 | 
     | g2681/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.052 |  19.093 |   30.759 | 
     | g2681/Q             |   v   | n_111           | NO2I1HDX1 |  0.437 |  19.531 |   31.196 | 
     | FE_PHC228_n_111/A   |   v   | n_111           | DLY8HDX1  |  0.001 |  19.531 |   31.197 | 
     | FE_PHC228_n_111/Q   |   v   | FE_PHN228_n_111 | DLY8HDX1  | 13.933 |  33.464 |   45.129 | 
     | Sum5_out1_reg[19]/D |   v   | FE_PHN228_n_111 | DFRQHDX1  |  0.001 |  33.465 |   45.130 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.666 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.661 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.564 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -11.557 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -11.421 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -11.416 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.172 |   0.422 |  -11.244 | 
     | clk__L4_I1/A        |   v   | clk__L3_N0 | INHDX12  | 0.008 |   0.430 |  -11.235 | 
     | clk__L4_I1/Q        |   ^   | clk__L4_N1 | INHDX12  | 0.189 |   0.619 |  -11.047 | 
     | Sum5_out1_reg[19]/C |   ^   | clk__L4_N1 | DFRQHDX1 | 0.006 |   0.625 |  -11.041 | 
     +----------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin Sum6_out1_reg[14]/C 
Endpoint:   Sum6_out1_reg[14]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.624
- Setup                         0.496
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.127
- Arrival Time                 33.461
= Slack Time                   11.666
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.666 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.666 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.238 |  12.238 |   23.904 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.239 |   23.905 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.834 |  14.072 |   25.738 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.013 |  14.086 |   25.752 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.043 |  16.129 |   27.795 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.039 |  16.169 |   27.835 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.872 |  19.041 |   30.707 | 
     | g2672/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.050 |  19.091 |   30.757 | 
     | g2672/Q             |   v   | n_120           | NO2I1HDX1 |  0.427 |  19.518 |   31.184 | 
     | FE_PHC159_n_120/A   |   v   | n_120           | DLY8HDX1  |  0.001 |  19.519 |   31.185 | 
     | FE_PHC159_n_120/Q   |   v   | FE_PHN159_n_120 | DLY8HDX1  | 13.942 |  33.461 |   45.127 | 
     | Sum6_out1_reg[14]/D |   v   | FE_PHN159_n_120 | DFRQHDX1  |  0.001 |  33.461 |   45.127 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.666 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.661 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.564 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -11.557 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -11.422 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -11.416 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.172 |   0.422 |  -11.244 | 
     | clk__L4_I1/A        |   v   | clk__L3_N0 | INHDX12  | 0.008 |   0.430 |  -11.236 | 
     | clk__L4_I1/Q        |   ^   | clk__L4_N1 | INHDX12  | 0.189 |   0.619 |  -11.047 | 
     | Sum6_out1_reg[14]/C |   ^   | clk__L4_N1 | DFRQHDX1 | 0.005 |   0.624 |  -11.042 | 
     +----------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin Sum7_out1_reg[20]/C 
Endpoint:   Sum7_out1_reg[20]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.629
- Setup                         0.494
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.135
- Arrival Time                 33.450
= Slack Time                   11.684
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.684 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.685 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.238 |  12.238 |   23.923 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.239 |   23.923 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.834 |  14.072 |   25.757 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.013 |  14.086 |   25.770 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.043 |  16.129 |   27.813 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.039 |  16.169 |   27.853 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.872 |  19.041 |   30.725 | 
     | g2676/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.038 |  19.078 |   30.763 | 
     | g2676/Q             |   v   | n_116           | NO2I1HDX1 |  0.428 |  19.506 |   31.190 | 
     | FE_PHC154_n_116/A   |   v   | n_116           | DLY8HDX1  |  0.001 |  19.507 |   31.191 | 
     | FE_PHC154_n_116/Q   |   v   | FE_PHN154_n_116 | DLY8HDX1  | 13.943 |  33.449 |   45.134 | 
     | Sum7_out1_reg[20]/D |   v   | FE_PHN154_n_116 | DFRQHDX1  |  0.001 |  33.450 |   45.135 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.684 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.680 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.583 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -11.576 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -11.440 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -11.435 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.172 |   0.422 |  -11.262 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.009 |   0.431 |  -11.254 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.188 |   0.619 |  -11.065 | 
     | Sum7_out1_reg[20]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.010 |   0.629 |  -11.056 | 
     +----------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin Sum8_out1_reg[22]/C 
Endpoint:   Sum8_out1_reg[22]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.631
- Setup                         0.494
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.137
- Arrival Time                 33.450
= Slack Time                   11.687
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.687 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.687 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.238 |  12.238 |   23.925 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.239 |   23.925 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.834 |  14.072 |   25.759 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.013 |  14.086 |   25.772 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.043 |  16.129 |   27.816 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.039 |  16.169 |   27.855 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.872 |  19.041 |   30.728 | 
     | g2726/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.027 |  19.068 |   30.755 | 
     | g2726/Q             |   v   | n_66           | NO2I1HDX1 |  0.434 |  19.502 |   31.189 | 
     | FE_PHC212_n_66/A    |   v   | n_66           | DLY8HDX1  |  0.001 |  19.502 |   31.189 | 
     | FE_PHC212_n_66/Q    |   v   | FE_PHN212_n_66 | DLY8HDX1  | 13.947 |  33.449 |   45.136 | 
     | Sum8_out1_reg[22]/D |   v   | FE_PHN212_n_66 | DFRQHDX1  |  0.001 |  33.450 |   45.137 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.687 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.682 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.585 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -11.578 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -11.443 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -11.437 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.172 |   0.422 |  -11.265 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.009 |   0.431 |  -11.256 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.188 |   0.619 |  -11.068 | 
     | Sum8_out1_reg[22]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.012 |   0.631 |  -11.056 | 
     +----------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin Sum9_out1_reg[21]/C 
Endpoint:   Sum9_out1_reg[21]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.631
- Setup                         0.493
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.139
- Arrival Time                 33.444
= Slack Time                   11.695
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.695 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.695 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.238 |  12.238 |   23.933 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.239 |   23.934 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.834 |  14.072 |   25.767 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.013 |  14.086 |   25.781 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.043 |  16.129 |   27.824 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.039 |  16.169 |   27.864 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.872 |  19.041 |   30.736 | 
     | g2732/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.027 |  19.068 |   30.763 | 
     | g2732/Q             |   v   | n_60           | NO2I1HDX1 |  0.438 |  19.506 |   31.201 | 
     | FE_PHC147_n_60/A    |   v   | n_60           | DLY8HDX1  |  0.001 |  19.507 |   31.202 | 
     | FE_PHC147_n_60/Q    |   v   | FE_PHN147_n_60 | DLY8HDX1  | 13.936 |  33.443 |   45.138 | 
     | Sum9_out1_reg[21]/D |   v   | FE_PHN147_n_60 | DFRQHDX1  |  0.001 |  33.444 |   45.139 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.695 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.690 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.593 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -11.586 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -11.451 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -11.445 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.172 |   0.422 |  -11.273 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.009 |   0.431 |  -11.264 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.188 |   0.619 |  -11.076 | 
     | Sum9_out1_reg[21]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.012 |   0.631 |  -11.064 | 
     +----------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin Sum7_out1_reg[22]/C 
Endpoint:   Sum7_out1_reg[22]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.626
- Setup                         0.490
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.135
- Arrival Time                 33.418
= Slack Time                   11.717
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.717 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.718 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.238 |  12.238 |   23.956 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.239 |   23.956 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.834 |  14.072 |   25.790 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.013 |  14.086 |   25.803 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.043 |  16.129 |   27.846 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.039 |  16.169 |   27.886 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.872 |  19.041 |   30.758 | 
     | g2751/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.040 |  19.081 |   30.798 | 
     | g2751/Q             |   v   | n_41           | NO2I1HDX1 |  0.418 |  19.499 |   31.216 | 
     | FE_PHC224_n_41/A    |   v   | n_41           | DLY8HDX1  |  0.001 |  19.500 |   31.217 | 
     | FE_PHC224_n_41/Q    |   v   | FE_PHN224_n_41 | DLY8HDX1  | 13.918 |  33.417 |   45.135 | 
     | Sum7_out1_reg[22]/D |   v   | FE_PHN224_n_41 | DFRQHDX1  |  0.001 |  33.418 |   45.135 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.717 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.713 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.616 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -11.609 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -11.473 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -11.468 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.172 |   0.422 |  -11.295 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.009 |   0.431 |  -11.287 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.188 |   0.619 |  -11.098 | 
     | Sum7_out1_reg[22]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.007 |   0.626 |  -11.092 | 
     +----------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin Sum9_out1_reg[17]/C 
Endpoint:   Sum9_out1_reg[17]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.626
- Setup                         0.488
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.138
- Arrival Time                 33.409
= Slack Time                   11.729
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.729 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.729 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.238 |  12.238 |   23.968 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.239 |   23.968 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.834 |  14.072 |   25.801 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.013 |  14.086 |   25.815 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.043 |  16.129 |   27.858 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.039 |  16.169 |   27.898 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.872 |  19.041 |   30.770 | 
     | g2694/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.024 |  19.065 |   30.794 | 
     | g2694/Q             |   v   | n_98           | NO2I1HDX1 |  0.435 |  19.499 |   31.228 | 
     | FE_PHC120_n_98/A    |   v   | n_98           | DLY8HDX1  |  0.001 |  19.500 |   31.229 | 
     | FE_PHC120_n_98/Q    |   v   | FE_PHN120_n_98 | DLY8HDX1  | 13.908 |  33.408 |   45.138 | 
     | Sum9_out1_reg[17]/D |   v   | FE_PHN120_n_98 | DFRQHDX1  |  0.000 |  33.409 |   45.138 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.729 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.725 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.628 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12  | 0.009 |   0.111 |  -11.618 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12  | 0.139 |   0.250 |  -11.479 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.254 |  -11.476 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12  | 0.169 |   0.423 |  -11.306 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12  | 0.004 |   0.427 |  -11.302 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12  | 0.186 |   0.613 |  -11.117 | 
     | Sum9_out1_reg[17]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.013 |   0.626 |  -11.103 | 
     +----------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin Sum7_out1_reg[21]/C 
Endpoint:   Sum7_out1_reg[21]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.628
- Setup                         0.490
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.139
- Arrival Time                 33.393
= Slack Time                   11.746
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.746 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.746 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.238 |  12.238 |   23.984 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.239 |   23.985 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.834 |  14.072 |   25.818 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.013 |  14.086 |   25.832 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.043 |  16.129 |   27.875 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.039 |  16.169 |   27.915 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.872 |  19.041 |   30.787 | 
     | g2638/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.041 |  19.082 |   30.828 | 
     | g2638/Q             |   v   | n_154           | NO2I1HDX1 |  0.398 |  19.480 |   31.226 | 
     | FE_PHC149_n_154/A   |   v   | n_154           | DLY8HDX1  |  0.000 |  19.480 |   31.226 | 
     | FE_PHC149_n_154/Q   |   v   | FE_PHN149_n_154 | DLY8HDX1  | 13.912 |  33.392 |   45.138 | 
     | Sum7_out1_reg[21]/D |   v   | FE_PHN149_n_154 | DFRQHDX1  |  0.001 |  33.393 |   45.139 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.746 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.741 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.644 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -11.637 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -11.502 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -11.496 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.172 |   0.422 |  -11.324 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.009 |   0.431 |  -11.315 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.188 |   0.619 |  -11.127 | 
     | Sum7_out1_reg[21]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.009 |   0.628 |  -11.118 | 
     +----------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin Sum6_out1_reg[13]/C 
Endpoint:   Sum6_out1_reg[13]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.623
- Setup                         0.488
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.135
- Arrival Time                 33.386
= Slack Time                   11.749
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.749 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.749 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.238 |  12.238 |   23.987 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.239 |   23.987 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.834 |  14.072 |   25.821 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.013 |  14.086 |   25.834 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.043 |  16.129 |   27.878 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.039 |  16.169 |   27.917 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.872 |  19.041 |   30.789 | 
     | g2722/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.051 |  19.092 |   30.840 | 
     | g2722/Q             |   v   | n_70           | NO2I1HDX1 |  0.405 |  19.497 |   31.246 | 
     | FE_PHC153_n_70/A    |   v   | n_70           | DLY8HDX1  |  0.000 |  19.497 |   31.246 | 
     | FE_PHC153_n_70/Q    |   v   | FE_PHN153_n_70 | DLY8HDX1  | 13.888 |  33.386 |   45.134 | 
     | Sum6_out1_reg[13]/D |   v   | FE_PHN153_n_70 | DFRQHDX1  |  0.000 |  33.386 |   45.135 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.749 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.744 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.647 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -11.640 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -11.504 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -11.499 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.172 |   0.422 |  -11.327 | 
     | clk__L4_I1/A        |   v   | clk__L3_N0 | INHDX12  | 0.008 |   0.430 |  -11.318 | 
     | clk__L4_I1/Q        |   ^   | clk__L4_N1 | INHDX12  | 0.189 |   0.619 |  -11.130 | 
     | Sum6_out1_reg[13]/C |   ^   | clk__L4_N1 | DFRQHDX1 | 0.004 |   0.623 |  -11.126 | 
     +----------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin Sum5_out1_reg[20]/C 
Endpoint:   Sum5_out1_reg[20]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.630
- Setup                         0.485
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.145
- Arrival Time                 33.382
= Slack Time                   11.763
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.763 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.764 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.238 |  12.238 |   24.002 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.239 |   24.002 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.834 |  14.072 |   25.836 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.013 |  14.086 |   25.849 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.043 |  16.129 |   27.892 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.039 |  16.169 |   27.932 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.872 |  19.041 |   30.804 | 
     | g2723/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.053 |  19.094 |   30.858 | 
     | g2723/Q             |   v   | n_69           | NO2I1HDX1 |  0.405 |  19.499 |   31.262 | 
     | FE_PHC237_n_69/A    |   v   | n_69           | DLY8HDX1  |  0.000 |  19.499 |   31.263 | 
     | FE_PHC237_n_69/Q    |   v   | FE_PHN237_n_69 | DLY8HDX1  | 13.882 |  33.381 |   45.145 | 
     | Sum5_out1_reg[20]/D |   v   | FE_PHN237_n_69 | DFRQHDX1  |  0.000 |  33.382 |   45.145 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.763 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.759 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.662 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -11.655 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -11.519 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -11.514 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.172 |   0.422 |  -11.341 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.009 |   0.431 |  -11.333 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.188 |   0.619 |  -11.144 | 
     | Sum5_out1_reg[20]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.011 |   0.630 |  -11.134 | 
     +----------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin Sum6_out1_reg[20]/C 
Endpoint:   Sum6_out1_reg[20]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.628
- Setup                         0.488
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.141
- Arrival Time                 33.345
= Slack Time                   11.795
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.795 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.796 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.238 |  12.238 |   24.034 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.239 |   24.034 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.834 |  14.072 |   25.868 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.013 |  14.086 |   25.881 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.043 |  16.129 |   27.924 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.039 |  16.169 |   27.964 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.872 |  19.041 |   30.836 | 
     | g2467/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.045 |  19.086 |   30.882 | 
     | g2467/Q             |   v   | FE_PHN158_n_325 | NO2I1HDX1 |  0.365 |  19.451 |   31.247 | 
     | FE_PHC158_n_325/A   |   v   | FE_PHN158_n_325 | DLY8HDX1  |  0.000 |  19.452 |   31.247 | 
     | FE_PHC158_n_325/Q   |   v   | n_325           | DLY8HDX1  | 13.893 |  33.345 |   45.140 | 
     | Sum6_out1_reg[20]/D |   v   | n_325           | DFRQHDX1  |  0.001 |  33.345 |   45.141 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.795 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.791 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.694 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -11.687 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -11.551 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -11.546 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.172 |   0.422 |  -11.373 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.009 |   0.431 |  -11.365 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.188 |   0.619 |  -11.176 | 
     | Sum6_out1_reg[20]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.009 |   0.628 |  -11.167 | 
     +----------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin Sum8_out1_reg[21]/C 
Endpoint:   Sum8_out1_reg[21]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.631
- Setup                         0.483
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.148
- Arrival Time                 33.349
= Slack Time                   11.799
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.799 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.799 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.238 |  12.238 |   24.037 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.239 |   24.038 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.834 |  14.072 |   25.871 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.013 |  14.086 |   25.885 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.043 |  16.129 |   27.928 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.039 |  16.169 |   27.968 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.872 |  19.041 |   30.840 | 
     | g2623/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.036 |  19.076 |   30.875 | 
     | g2623/Q             |   v   | n_169           | NO2I1HDX1 |  0.400 |  19.477 |   31.276 | 
     | FE_PHC133_n_169/A   |   v   | n_169           | DLY8HDX1  |  0.000 |  19.477 |   31.276 | 
     | FE_PHC133_n_169/Q   |   v   | FE_PHN133_n_169 | DLY8HDX1  | 13.871 |  33.348 |   45.147 | 
     | Sum8_out1_reg[21]/D |   v   | FE_PHN133_n_169 | DFRQHDX1  |  0.000 |  33.349 |   45.148 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.799 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.794 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.697 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -11.690 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -11.555 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -11.549 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.172 |   0.422 |  -11.377 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.009 |   0.431 |  -11.368 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.188 |   0.619 |  -11.180 | 
     | Sum8_out1_reg[21]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.012 |   0.631 |  -11.168 | 
     +----------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin Sum5_out1_reg[21]/C 
Endpoint:   Sum5_out1_reg[21]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.630
- Setup                         0.483
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.148
- Arrival Time                 33.295
= Slack Time                   11.853
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   11.853 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   11.853 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.238 |  12.238 |   24.091 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.239 |   24.092 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.834 |  14.072 |   25.925 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset   | BUHDX2    |  0.013 |  14.086 |   25.939 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset   | BUHDX2    |  2.043 |  16.129 |   27.982 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset   | BUHDX1    |  0.039 |  16.169 |   28.022 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset   | BUHDX1    |  2.872 |  19.041 |   30.894 | 
     | g2683/B             |   ^   | FE_OFN5_reset   | NO2I1HDX1 |  0.044 |  19.085 |   30.938 | 
     | g2683/Q             |   v   | n_109           | NO2I1HDX1 |  0.352 |  19.437 |   31.290 | 
     | FE_PHC243_n_109/A   |   v   | n_109           | DLY8HDX1  |  0.000 |  19.437 |   31.290 | 
     | FE_PHC243_n_109/Q   |   v   | FE_PHN243_n_109 | DLY8HDX1  | 13.857 |  33.294 |   45.147 | 
     | Sum5_out1_reg[21]/D |   v   | FE_PHN243_n_109 | DFRQHDX1  |  0.000 |  33.295 |   45.148 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.853 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.848 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.751 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -11.744 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -11.609 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -11.603 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.172 |   0.422 |  -11.431 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.009 |   0.431 |  -11.422 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.188 |   0.619 |  -11.234 | 
     | Sum5_out1_reg[21]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.011 |   0.630 |  -11.223 | 
     +----------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin Sum6_out1_reg[19]/C 
Endpoint:   Sum6_out1_reg[19]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.629
- Setup                         0.483
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.146
- Arrival Time                 33.290
= Slack Time                   11.856
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.856 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.856 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.238 |  12.238 |   24.094 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.239 |   24.095 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.834 |  14.072 |   25.928 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.013 |  14.086 |   25.942 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.043 |  16.129 |   27.985 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.039 |  16.169 |   28.025 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.872 |  19.041 |   30.897 | 
     | g2698/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.046 |  19.086 |   30.942 | 
     | g2698/Q             |   v   | FE_PHN125_n_94 | NO2I1HDX1 |  0.343 |  19.429 |   31.285 | 
     | FE_PHC125_n_94/A    |   v   | FE_PHN125_n_94 | DLY8HDX1  |  0.000 |  19.430 |   31.286 | 
     | FE_PHC125_n_94/Q    |   v   | n_94           | DLY8HDX1  | 13.860 |  33.289 |   45.145 | 
     | Sum6_out1_reg[19]/D |   v   | n_94           | DFRQHDX1  |  0.000 |  33.290 |   45.146 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.856 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.851 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.754 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -11.747 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -11.612 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -11.606 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.172 |   0.422 |  -11.434 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.009 |   0.431 |  -11.425 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.188 |   0.619 |  -11.237 | 
     | Sum6_out1_reg[19]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.010 |   0.629 |  -11.227 | 
     +----------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin Sum6_out1_reg[21]/C 
Endpoint:   Sum6_out1_reg[21]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.628
- Setup                         0.477
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.151
- Arrival Time                 33.184
= Slack Time                   11.968
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                |           |        |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset          |           |        |   0.000 |   11.968 | 
     | FE_PHC76_reset/A    |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   11.968 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.238 |  12.238 |   24.206 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.239 |   24.206 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset  | BUHDX2    |  1.834 |  14.072 |   26.040 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset  | BUHDX2    |  0.013 |  14.086 |   26.053 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset  | BUHDX2    |  2.043 |  16.129 |   28.097 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset  | BUHDX1    |  0.039 |  16.169 |   28.136 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset  | BUHDX1    |  2.872 |  19.041 |   31.008 | 
     | g2753/B             |   ^   | FE_OFN5_reset  | NO2I1HDX1 |  0.043 |  19.084 |   31.051 | 
     | g2753/Q             |   v   | FE_PHN107_n_39 | NO2I1HDX1 |  0.292 |  19.376 |   31.344 | 
     | FE_PHC107_n_39/A    |   v   | FE_PHN107_n_39 | DLY8HDX1  |  0.000 |  19.376 |   31.344 | 
     | FE_PHC107_n_39/Q    |   v   | n_39           | DLY8HDX1  | 13.807 |  33.183 |   45.151 | 
     | Sum6_out1_reg[21]/D |   v   | n_39           | DFRQHDX1  |  0.000 |  33.184 |   45.151 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -11.968 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -11.963 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -11.866 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -11.859 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -11.724 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -11.718 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.172 |   0.422 |  -11.546 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.009 |   0.431 |  -11.537 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.188 |   0.619 |  -11.349 | 
     | Sum6_out1_reg[21]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.009 |   0.628 |  -11.339 | 
     +----------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin Sum4_out1_reg[5]/C 
Endpoint:   Sum4_out1_reg[5]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.618
- Setup                         0.533
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.085
- Arrival Time                 31.750
= Slack Time                   13.335
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                |           |        |  Time   |   Time   | 
     |--------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset          |           |        |   0.000 |   13.335 | 
     | FE_PHC76_reset/A   |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   13.335 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.238 |  12.238 |   25.574 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.239 |   25.574 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset  | BUHDX2    |  1.834 |  14.072 |   27.407 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset  | BUHDX1    |  0.025 |  14.097 |   27.432 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset  | BUHDX1    |  2.732 |  16.829 |   30.164 | 
     | g2760/B            |   ^   | FE_OFN4_reset  | NO2I1HDX1 |  0.040 |  16.869 |   30.204 | 
     | g2760/Q            |   v   | n_32           | NO2I1HDX1 |  0.673 |  17.542 |   30.878 | 
     | FE_PHC245_n_32/A   |   v   | n_32           | DLY8HDX1  |  0.002 |  17.544 |   30.879 | 
     | FE_PHC245_n_32/Q   |   v   | FE_PHN245_n_32 | DLY8HDX1  | 14.205 |  31.749 |   45.084 | 
     | Sum4_out1_reg[5]/D |   v   | FE_PHN245_n_32 | DFRQHDX1  |  0.001 |  31.750 |   45.085 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |  -13.335 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -13.330 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -13.233 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -13.226 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -13.091 | 
     | clk__L3_I1/A       |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -13.085 | 
     | clk__L3_I1/Q       |   v   | clk__L3_N1 | INHDX12  | 0.167 |   0.417 |  -12.918 | 
     | clk__L4_I4/A       |   v   | clk__L3_N1 | INHDX12  | 0.010 |   0.427 |  -12.908 | 
     | clk__L4_I4/Q       |   ^   | clk__L4_N4 | INHDX12  | 0.185 |   0.612 |  -12.723 | 
     | Sum4_out1_reg[5]/C |   ^   | clk__L4_N4 | DFRQHDX1 | 0.006 |   0.618 |  -12.717 | 
     +---------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin Sum4_out1_reg[4]/C 
Endpoint:   Sum4_out1_reg[4]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.615
- Setup                         0.531
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.084
- Arrival Time                 31.728
= Slack Time                   13.356
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                |           |        |  Time   |   Time   | 
     |--------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset          |           |        |   0.000 |   13.356 | 
     | FE_PHC76_reset/A   |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   13.356 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.238 |  12.238 |   25.594 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.239 |   25.595 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset  | BUHDX2    |  1.834 |  14.072 |   27.428 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset  | BUHDX1    |  0.025 |  14.097 |   27.453 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset  | BUHDX1    |  2.732 |  16.829 |   30.185 | 
     | g2747/B            |   ^   | FE_OFN4_reset  | NO2I1HDX1 |  0.041 |  16.870 |   30.226 | 
     | g2747/Q            |   v   | n_45           | NO2I1HDX1 |  0.670 |  17.540 |   30.896 | 
     | FE_PHC240_n_45/A   |   v   | n_45           | DLY8HDX1  |  0.002 |  17.542 |   30.898 | 
     | FE_PHC240_n_45/Q   |   v   | FE_PHN240_n_45 | DLY8HDX1  | 14.185 |  31.727 |   45.083 | 
     | Sum4_out1_reg[4]/D |   v   | FE_PHN240_n_45 | DFRQHDX1  |  0.001 |  31.728 |   45.084 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |  -13.356 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -13.351 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -13.254 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -13.247 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -13.112 | 
     | clk__L3_I1/A       |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -13.106 | 
     | clk__L3_I1/Q       |   v   | clk__L3_N1 | INHDX12  | 0.167 |   0.417 |  -12.939 | 
     | clk__L4_I5/A       |   v   | clk__L3_N1 | INHDX12  | 0.009 |   0.426 |  -12.930 | 
     | clk__L4_I5/Q       |   ^   | clk__L4_N5 | INHDX12  | 0.186 |   0.612 |  -12.744 | 
     | Sum4_out1_reg[4]/C |   ^   | clk__L4_N5 | DFRQHDX1 | 0.003 |   0.615 |  -12.741 | 
     +---------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin Sum5_out1_reg[9]/C 
Endpoint:   Sum5_out1_reg[9]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.615
- Setup                         0.524
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.091
- Arrival Time                 31.723
= Slack Time                   13.368
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                 |           |        |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset           |           |        |   0.000 |   13.368 | 
     | FE_PHC76_reset/A   |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   13.368 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.238 |  12.238 |   25.606 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.239 |   25.607 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset   | BUHDX2    |  1.834 |  14.072 |   27.440 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset   | BUHDX1    |  0.025 |  14.097 |   27.465 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset   | BUHDX1    |  2.732 |  16.829 |   30.197 | 
     | g2633/B            |   ^   | FE_OFN4_reset   | NO2I1HDX1 |  0.041 |  16.870 |   30.238 | 
     | g2633/Q            |   v   | n_159           | NO2I1HDX1 |  0.692 |  17.562 |   30.930 | 
     | FE_PHC202_n_159/A  |   v   | n_159           | DLY8HDX1  |  0.002 |  17.564 |   30.932 | 
     | FE_PHC202_n_159/Q  |   v   | FE_PHN202_n_159 | DLY8HDX1  | 14.159 |  31.722 |   45.090 | 
     | Sum5_out1_reg[9]/D |   v   | FE_PHN202_n_159 | DFRQHDX1  |  0.001 |  31.723 |   45.091 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |  -13.368 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -13.363 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -13.266 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -13.259 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -13.124 | 
     | clk__L3_I0/A       |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -13.118 | 
     | clk__L3_I0/Q       |   v   | clk__L3_N0 | INHDX12  | 0.172 |   0.422 |  -12.946 | 
     | clk__L4_I0/A       |   v   | clk__L3_N0 | INHDX12  | 0.002 |   0.424 |  -12.944 | 
     | clk__L4_I0/Q       |   ^   | clk__L4_N0 | INHDX12  | 0.190 |   0.614 |  -12.754 | 
     | Sum5_out1_reg[9]/C |   ^   | clk__L4_N0 | DFRQHDX1 | 0.002 |   0.615 |  -12.753 | 
     +---------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin Sum6_out1_reg[2]/C 
Endpoint:   Sum6_out1_reg[2]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.617
- Setup                         0.533
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.084
- Arrival Time                 31.715
= Slack Time                   13.369
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                 |           |        |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset           |           |        |   0.000 |   13.369 | 
     | FE_PHC76_reset/A   |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   13.370 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.238 |  12.238 |   25.608 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.239 |   25.608 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset   | BUHDX2    |  1.834 |  14.072 |   27.442 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset   | BUHDX1    |  0.025 |  14.097 |   27.467 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset   | BUHDX1    |  2.732 |  16.829 |   30.198 | 
     | g2504/B            |   ^   | FE_OFN4_reset   | NO2I1HDX1 |  0.041 |  16.869 |   30.239 | 
     | g2504/Q            |   v   | n_288           | NO2I1HDX1 |  0.652 |  17.521 |   30.891 | 
     | FE_PHC217_n_288/A  |   v   | n_288           | DLY8HDX1  |  0.001 |  17.523 |   30.892 | 
     | FE_PHC217_n_288/Q  |   v   | FE_PHN217_n_288 | DLY8HDX1  | 14.191 |  31.713 |   45.083 | 
     | Sum6_out1_reg[2]/D |   v   | FE_PHN217_n_288 | DFRQHDX1  |  0.001 |  31.715 |   45.084 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |  -13.369 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -13.365 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -13.268 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -13.261 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -13.125 | 
     | clk__L3_I1/A       |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -13.119 | 
     | clk__L3_I1/Q       |   v   | clk__L3_N1 | INHDX12  | 0.167 |   0.417 |  -12.952 | 
     | clk__L4_I5/A       |   v   | clk__L3_N1 | INHDX12  | 0.009 |   0.426 |  -12.944 | 
     | clk__L4_I5/Q       |   ^   | clk__L4_N5 | INHDX12  | 0.186 |   0.612 |  -12.758 | 
     | Sum6_out1_reg[2]/C |   ^   | clk__L4_N5 | DFRQHDX1 | 0.005 |   0.617 |  -12.753 | 
     +---------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin Sum5_out1_reg[11]/C 
Endpoint:   Sum5_out1_reg[11]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.622
- Setup                         0.527
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.095
- Arrival Time                 31.709
= Slack Time                   13.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   13.386 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   13.386 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.238 |  12.238 |   25.624 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.239 |   25.625 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.834 |  14.072 |   27.458 | 
     | FE_OFC4_reset/A     |   ^   | FE_OFN0_reset   | BUHDX1    |  0.025 |  14.097 |   27.483 | 
     | FE_OFC4_reset/Q     |   ^   | FE_OFN4_reset   | BUHDX1    |  2.732 |  16.829 |   30.215 | 
     | g2675/B             |   ^   | FE_OFN4_reset   | NO2I1HDX1 |  0.048 |  16.876 |   30.263 | 
     | g2675/Q             |   v   | n_117           | NO2I1HDX1 |  0.668 |  17.544 |   30.930 | 
     | FE_PHC223_n_117/A   |   v   | n_117           | DLY8HDX1  |  0.002 |  17.546 |   30.932 | 
     | FE_PHC223_n_117/Q   |   v   | FE_PHN223_n_117 | DLY8HDX1  | 14.163 |  31.708 |   45.094 | 
     | Sum5_out1_reg[11]/D |   v   | FE_PHN223_n_117 | DFRQHDX1  |  0.001 |  31.709 |   45.095 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -13.386 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -13.381 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -13.284 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -13.277 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -13.142 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -13.136 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.172 |   0.422 |  -12.964 | 
     | clk__L4_I1/A        |   v   | clk__L3_N0 | INHDX12  | 0.008 |   0.430 |  -12.956 | 
     | clk__L4_I1/Q        |   ^   | clk__L4_N1 | INHDX12  | 0.189 |   0.619 |  -12.767 | 
     | Sum5_out1_reg[11]/C |   ^   | clk__L4_N1 | DFRQHDX1 | 0.003 |   0.622 |  -12.764 | 
     +----------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin Sum7_out1_reg[4]/C 
Endpoint:   Sum7_out1_reg[4]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.636
- Setup                         0.528
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.108
- Arrival Time                 31.717
= Slack Time                   13.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                 |           |        |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset           |           |        |   0.000 |   13.391 | 
     | FE_PHC76_reset/A   |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   13.391 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.238 |  12.238 |   25.629 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.239 |   25.630 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset   | BUHDX2    |  1.834 |  14.072 |   27.463 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset   | BUHDX1    |  0.025 |  14.097 |   27.488 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset   | BUHDX1    |  2.732 |  16.829 |   30.220 | 
     | g2482/B            |   ^   | FE_OFN4_reset   | NO2I1HDX1 |  0.019 |  16.848 |   30.239 | 
     | g2482/Q            |   v   | n_310           | NO2I1HDX1 |  0.676 |  17.524 |   30.915 | 
     | FE_PHC203_n_310/A  |   v   | n_310           | DLY8HDX1  |  0.002 |  17.526 |   30.917 | 
     | FE_PHC203_n_310/Q  |   v   | FE_PHN203_n_310 | DLY8HDX1  | 14.190 |  31.716 |   45.107 | 
     | Sum7_out1_reg[4]/D |   v   | FE_PHN203_n_310 | DFRQHDX1  |  0.001 |  31.717 |   45.108 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |             |          |       |  Time   |   Time   | 
     |--------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk         |          |       |   0.000 |  -13.391 | 
     | clk__L1_I0/A       |   ^   | clk         | INHDX12  | 0.005 |   0.005 |  -13.386 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0  | INHDX12  | 0.097 |   0.102 |  -13.289 | 
     | clk__L2_I1/A       |   v   | clk__L1_N0  | INHDX12  | 0.009 |   0.111 |  -13.280 | 
     | clk__L2_I1/Q       |   ^   | clk__L2_N1  | INHDX12  | 0.139 |   0.250 |  -13.141 | 
     | clk__L3_I3/A       |   ^   | clk__L2_N1  | INHDX12  | 0.005 |   0.256 |  -13.135 | 
     | clk__L3_I3/Q       |   v   | clk__L3_N3  | INHDX12  | 0.171 |   0.427 |  -12.964 | 
     | clk__L4_I11/A      |   v   | clk__L3_N3  | INHDX12  | 0.004 |   0.431 |  -12.960 | 
     | clk__L4_I11/Q      |   ^   | clk__L4_N11 | INHDX12  | 0.194 |   0.624 |  -12.767 | 
     | Sum7_out1_reg[4]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.012 |   0.636 |  -12.755 | 
     +----------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin Sum6_out1_reg[7]/C 
Endpoint:   Sum6_out1_reg[7]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.615
- Setup                         0.527
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.088
- Arrival Time                 31.694
= Slack Time                   13.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                 |           |        |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset           |           |        |   0.000 |   13.394 | 
     | FE_PHC76_reset/A   |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   13.394 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.238 |  12.238 |   25.632 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.239 |   25.632 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset   | BUHDX2    |  1.834 |  14.072 |   27.466 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset   | BUHDX1    |  0.025 |  14.097 |   27.491 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset   | BUHDX1    |  2.732 |  16.829 |   30.222 | 
     | g2678/B            |   ^   | FE_OFN4_reset   | NO2I1HDX1 |  0.047 |  16.875 |   30.269 | 
     | g2678/Q            |   v   | n_114           | NO2I1HDX1 |  0.651 |  17.527 |   30.921 | 
     | FE_PHC184_n_114/A  |   v   | n_114           | DLY8HDX1  |  0.001 |  17.528 |   30.922 | 
     | FE_PHC184_n_114/Q  |   v   | FE_PHN184_n_114 | DLY8HDX1  | 14.165 |  31.693 |   45.087 | 
     | Sum6_out1_reg[7]/D |   v   | FE_PHN184_n_114 | DFRQHDX1  |  0.001 |  31.694 |   45.088 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |  -13.394 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -13.389 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -13.292 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -13.285 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -13.150 | 
     | clk__L3_I0/A       |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -13.144 | 
     | clk__L3_I0/Q       |   v   | clk__L3_N0 | INHDX12  | 0.172 |   0.422 |  -12.972 | 
     | clk__L4_I0/A       |   v   | clk__L3_N0 | INHDX12  | 0.002 |   0.424 |  -12.970 | 
     | clk__L4_I0/Q       |   ^   | clk__L4_N0 | INHDX12  | 0.190 |   0.614 |  -12.780 | 
     | Sum6_out1_reg[7]/C |   ^   | clk__L4_N0 | DFRQHDX1 | 0.001 |   0.615 |  -12.779 | 
     +---------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin Sum5_out1_reg[10]/C 
Endpoint:   Sum5_out1_reg[10]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.622
- Setup                         0.524
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.098
- Arrival Time                 31.698
= Slack Time                   13.400
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                     |       |                 |           |        |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset               |   ^   | reset           |           |        |   0.000 |   13.400 | 
     | FE_PHC76_reset/A    |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   13.400 | 
     | FE_PHC76_reset/Q    |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.238 |  12.238 |   25.638 | 
     | FE_OFC0_reset/A     |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.239 |   25.639 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset   | BUHDX2    |  1.834 |  14.072 |   27.472 | 
     | FE_OFC4_reset/A     |   ^   | FE_OFN0_reset   | BUHDX1    |  0.025 |  14.097 |   27.497 | 
     | FE_OFC4_reset/Q     |   ^   | FE_OFN4_reset   | BUHDX1    |  2.732 |  16.829 |   30.229 | 
     | g2674/B             |   ^   | FE_OFN4_reset   | NO2I1HDX1 |  0.046 |  16.875 |   30.275 | 
     | g2674/Q             |   v   | n_118           | NO2I1HDX1 |  0.671 |  17.546 |   30.946 | 
     | FE_PHC215_n_118/A   |   v   | n_118           | DLY8HDX1  |  0.002 |  17.548 |   30.948 | 
     | FE_PHC215_n_118/Q   |   v   | FE_PHN215_n_118 | DLY8HDX1  | 14.149 |  31.697 |   45.097 | 
     | Sum5_out1_reg[10]/D |   v   | FE_PHN215_n_118 | DFRQHDX1  |  0.001 |  31.698 |   45.098 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |  -13.400 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -13.395 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -13.298 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -13.291 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -13.156 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -13.150 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.172 |   0.422 |  -12.978 | 
     | clk__L4_I1/A        |   v   | clk__L3_N0 | INHDX12  | 0.008 |   0.430 |  -12.970 | 
     | clk__L4_I1/Q        |   ^   | clk__L4_N1 | INHDX12  | 0.189 |   0.619 |  -12.781 | 
     | Sum5_out1_reg[10]/C |   ^   | clk__L4_N1 | DFRQHDX1 | 0.003 |   0.622 |  -12.778 | 
     +----------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin Sum4_out1_reg[3]/C 
Endpoint:   Sum4_out1_reg[3]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.618
- Setup                         0.527
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.090
- Arrival Time                 31.688
= Slack Time                   13.402
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                 |           |        |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset           |           |        |   0.000 |   13.402 | 
     | FE_PHC76_reset/A   |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   13.402 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.238 |  12.238 |   25.640 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.239 |   25.640 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset   | BUHDX2    |  1.834 |  14.072 |   27.474 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset   | BUHDX1    |  0.025 |  14.097 |   27.499 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset   | BUHDX1    |  2.732 |  16.829 |   30.231 | 
     | g2668/B            |   ^   | FE_OFN4_reset   | NO2I1HDX1 |  0.041 |  16.870 |   30.272 | 
     | g2668/Q            |   v   | n_124           | NO2I1HDX1 |  0.648 |  17.518 |   30.920 | 
     | FE_PHC239_n_124/A  |   v   | n_124           | DLY8HDX1  |  0.001 |  17.519 |   30.921 | 
     | FE_PHC239_n_124/Q  |   v   | FE_PHN239_n_124 | DLY8HDX1  | 14.168 |  31.687 |   45.089 | 
     | Sum4_out1_reg[3]/D |   v   | FE_PHN239_n_124 | DFRQHDX1  |  0.001 |  31.688 |   45.090 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |  -13.402 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -13.397 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -13.300 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -13.293 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -13.158 | 
     | clk__L3_I1/A       |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -13.151 | 
     | clk__L3_I1/Q       |   v   | clk__L3_N1 | INHDX12  | 0.167 |   0.417 |  -12.985 | 
     | clk__L4_I4/A       |   v   | clk__L3_N1 | INHDX12  | 0.010 |   0.427 |  -12.974 | 
     | clk__L4_I4/Q       |   ^   | clk__L4_N4 | INHDX12  | 0.185 |   0.612 |  -12.790 | 
     | Sum4_out1_reg[3]/C |   ^   | clk__L4_N4 | DFRQHDX1 | 0.005 |   0.618 |  -12.784 | 
     +---------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin Sum6_out1_reg[3]/C 
Endpoint:   Sum6_out1_reg[3]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.624
- Setup                         0.528
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.096
- Arrival Time                 31.669
= Slack Time                   13.427
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                |           |        |  Time   |   Time   | 
     |--------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset          |           |        |   0.000 |   13.426 | 
     | FE_PHC76_reset/A   |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   13.427 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.238 |  12.238 |   25.665 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.239 |   25.665 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset  | BUHDX2    |  1.834 |  14.072 |   27.499 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset  | BUHDX1    |  0.025 |  14.097 |   27.524 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset  | BUHDX1    |  2.732 |  16.829 |   30.255 | 
     | g2702/B            |   ^   | FE_OFN4_reset  | NO2I1HDX1 |  0.041 |  16.869 |   30.296 | 
     | g2702/Q            |   v   | n_90           | NO2I1HDX1 |  0.629 |  17.498 |   30.924 | 
     | FE_PHC194_n_90/A   |   v   | n_90           | DLY8HDX1  |  0.001 |  17.499 |   30.926 | 
     | FE_PHC194_n_90/Q   |   v   | FE_PHN194_n_90 | DLY8HDX1  | 14.169 |  31.668 |   45.094 | 
     | Sum6_out1_reg[3]/D |   v   | FE_PHN194_n_90 | DFRQHDX1  |  0.001 |  31.669 |   45.096 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |  -13.427 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -13.422 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -13.325 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -13.318 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -13.182 | 
     | clk__L3_I0/A       |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -13.177 | 
     | clk__L3_I0/Q       |   v   | clk__L3_N0 | INHDX12  | 0.172 |   0.422 |  -13.005 | 
     | clk__L4_I0/A       |   v   | clk__L3_N0 | INHDX12  | 0.002 |   0.424 |  -13.002 | 
     | clk__L4_I0/Q       |   ^   | clk__L4_N0 | INHDX12  | 0.190 |   0.614 |  -12.813 | 
     | Sum6_out1_reg[3]/C |   ^   | clk__L4_N0 | DFRQHDX1 | 0.010 |   0.624 |  -12.803 | 
     +---------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin Sum7_out1_reg[5]/C 
Endpoint:   Sum7_out1_reg[5]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.636
- Setup                         0.524
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.112
- Arrival Time                 31.659
= Slack Time                   13.453
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                 |           |        |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset           |           |        |   0.000 |   13.453 | 
     | FE_PHC76_reset/A   |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   13.453 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.238 |  12.238 |   25.691 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.239 |   25.691 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset   | BUHDX2    |  1.834 |  14.072 |   27.525 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset   | BUHDX1    |  0.025 |  14.097 |   27.550 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset   | BUHDX1    |  2.732 |  16.829 |   30.281 | 
     | g2506/B            |   ^   | FE_OFN4_reset   | NO2I1HDX1 |  0.016 |  16.845 |   30.297 | 
     | g2506/Q            |   v   | n_286           | NO2I1HDX1 |  0.651 |  17.496 |   30.948 | 
     | FE_PHC219_n_286/A  |   v   | n_286           | DLY8HDX1  |  0.001 |  17.497 |   30.950 | 
     | FE_PHC219_n_286/Q  |   v   | FE_PHN219_n_286 | DLY8HDX1  | 14.161 |  31.658 |   45.111 | 
     | Sum7_out1_reg[5]/D |   v   | FE_PHN219_n_286 | DFRQHDX1  |  0.001 |  31.659 |   45.112 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |             |          |       |  Time   |   Time   | 
     |--------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk         |          |       |   0.000 |  -13.453 | 
     | clk__L1_I0/A       |   ^   | clk         | INHDX12  | 0.005 |   0.005 |  -13.448 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0  | INHDX12  | 0.097 |   0.102 |  -13.351 | 
     | clk__L2_I1/A       |   v   | clk__L1_N0  | INHDX12  | 0.009 |   0.111 |  -13.342 | 
     | clk__L2_I1/Q       |   ^   | clk__L2_N1  | INHDX12  | 0.139 |   0.250 |  -13.202 | 
     | clk__L3_I3/A       |   ^   | clk__L2_N1  | INHDX12  | 0.005 |   0.256 |  -13.197 | 
     | clk__L3_I3/Q       |   v   | clk__L3_N3  | INHDX12  | 0.171 |   0.427 |  -13.026 | 
     | clk__L4_I11/A      |   v   | clk__L3_N3  | INHDX12  | 0.004 |   0.431 |  -13.022 | 
     | clk__L4_I11/Q      |   ^   | clk__L4_N11 | INHDX12  | 0.194 |   0.624 |  -12.828 | 
     | Sum7_out1_reg[5]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.011 |   0.636 |  -12.817 | 
     +----------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin Sum6_out1_reg[5]/C 
Endpoint:   Sum6_out1_reg[5]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.624
- Setup                         0.522
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.102
- Arrival Time                 31.600
= Slack Time                   13.502
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                |           |        |  Time   |   Time   | 
     |--------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset          |           |        |   0.000 |   13.501 | 
     | FE_PHC76_reset/A   |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   13.502 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.238 |  12.238 |   25.740 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.239 |   25.740 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset  | BUHDX2    |  1.834 |  14.072 |   27.574 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset  | BUHDX1    |  0.025 |  14.097 |   27.599 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset  | BUHDX1    |  2.732 |  16.829 |   30.330 | 
     | g2703/B            |   ^   | FE_OFN4_reset  | NO2I1HDX1 |  0.044 |  16.873 |   30.374 | 
     | g2703/Q            |   v   | n_89           | NO2I1HDX1 |  0.597 |  17.470 |   30.971 | 
     | FE_PHC169_n_89/A   |   v   | n_89           | DLY8HDX1  |  0.001 |  17.471 |   30.972 | 
     | FE_PHC169_n_89/Q   |   v   | FE_PHN169_n_89 | DLY8HDX1  | 14.128 |  31.599 |   45.101 | 
     | Sum6_out1_reg[5]/D |   v   | FE_PHN169_n_89 | DFRQHDX1  |  0.001 |  31.600 |   45.102 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |  -13.502 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -13.497 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -13.400 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -13.393 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -13.257 | 
     | clk__L3_I0/A       |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -13.252 | 
     | clk__L3_I0/Q       |   v   | clk__L3_N0 | INHDX12  | 0.172 |   0.422 |  -13.080 | 
     | clk__L4_I0/A       |   v   | clk__L3_N0 | INHDX12  | 0.002 |   0.424 |  -13.077 | 
     | clk__L4_I0/Q       |   ^   | clk__L4_N0 | INHDX12  | 0.190 |   0.614 |  -12.888 | 
     | Sum6_out1_reg[5]/C |   ^   | clk__L4_N0 | DFRQHDX1 | 0.010 |   0.624 |  -12.878 | 
     +---------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin Sum7_out1_reg[3]/C 
Endpoint:   Sum7_out1_reg[3]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.635
- Setup                         0.515
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.120
- Arrival Time                 31.603
= Slack Time                   13.517
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                 |           |        |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset           |           |        |   0.000 |   13.517 | 
     | FE_PHC76_reset/A   |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   13.517 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.238 |  12.238 |   25.755 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.239 |   25.755 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset   | BUHDX2    |  1.834 |  14.072 |   27.589 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset   | BUHDX1    |  0.025 |  14.097 |   27.614 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset   | BUHDX1    |  2.732 |  16.829 |   30.345 | 
     | g2481/B            |   ^   | FE_OFN4_reset   | NO2I1HDX1 |  0.019 |  16.848 |   30.364 | 
     | g2481/Q            |   v   | n_311           | NO2I1HDX1 |  0.641 |  17.488 |   31.005 | 
     | FE_PHC207_n_311/A  |   v   | n_311           | DLY8HDX1  |  0.001 |  17.490 |   31.006 | 
     | FE_PHC207_n_311/Q  |   v   | FE_PHN207_n_311 | DLY8HDX1  | 14.112 |  31.602 |   45.118 | 
     | Sum7_out1_reg[3]/D |   v   | FE_PHN207_n_311 | DFRQHDX1  |  0.001 |  31.603 |   45.120 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |             |          |       |  Time   |   Time   | 
     |--------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk         |          |       |   0.000 |  -13.517 | 
     | clk__L1_I0/A       |   ^   | clk         | INHDX12  | 0.005 |   0.005 |  -13.512 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0  | INHDX12  | 0.097 |   0.102 |  -13.415 | 
     | clk__L2_I1/A       |   v   | clk__L1_N0  | INHDX12  | 0.009 |   0.111 |  -13.406 | 
     | clk__L2_I1/Q       |   ^   | clk__L2_N1  | INHDX12  | 0.139 |   0.250 |  -13.266 | 
     | clk__L3_I3/A       |   ^   | clk__L2_N1  | INHDX12  | 0.005 |   0.256 |  -13.261 | 
     | clk__L3_I3/Q       |   v   | clk__L3_N3  | INHDX12  | 0.171 |   0.427 |  -13.090 | 
     | clk__L4_I11/A      |   v   | clk__L3_N3  | INHDX12  | 0.004 |   0.431 |  -13.086 | 
     | clk__L4_I11/Q      |   ^   | clk__L4_N11 | INHDX12  | 0.194 |   0.624 |  -12.892 | 
     | Sum7_out1_reg[3]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.011 |   0.635 |  -12.881 | 
     +----------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin Sum6_out1_reg[6]/C 
Endpoint:   Sum6_out1_reg[6]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.615
- Setup                         0.521
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.094
- Arrival Time                 31.576
= Slack Time                   13.518
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                |           |        |  Time   |   Time   | 
     |--------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset          |           |        |   0.000 |   13.518 | 
     | FE_PHC76_reset/A   |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   13.518 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.238 |  12.238 |   25.756 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.239 |   25.756 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset  | BUHDX2    |  1.834 |  14.072 |   27.590 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset  | BUHDX1    |  0.025 |  14.097 |   27.615 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset  | BUHDX1    |  2.732 |  16.829 |   30.347 | 
     | g2704/B            |   ^   | FE_OFN4_reset  | NO2I1HDX1 |  0.046 |  16.875 |   30.393 | 
     | g2704/Q            |   v   | n_88           | NO2I1HDX1 |  0.582 |  17.457 |   30.975 | 
     | FE_PHC178_n_88/A   |   v   | n_88           | DLY8HDX1  |  0.001 |  17.458 |   30.975 | 
     | FE_PHC178_n_88/Q   |   v   | FE_PHN178_n_88 | DLY8HDX1  | 14.118 |  31.575 |   45.093 | 
     | Sum6_out1_reg[6]/D |   v   | FE_PHN178_n_88 | DFRQHDX1  |  0.001 |  31.576 |   45.094 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |  -13.518 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -13.513 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -13.416 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -13.409 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -13.274 | 
     | clk__L3_I0/A       |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -13.268 | 
     | clk__L3_I0/Q       |   v   | clk__L3_N0 | INHDX12  | 0.172 |   0.422 |  -13.096 | 
     | clk__L4_I0/A       |   v   | clk__L3_N0 | INHDX12  | 0.002 |   0.424 |  -13.094 | 
     | clk__L4_I0/Q       |   ^   | clk__L4_N0 | INHDX12  | 0.190 |   0.614 |  -12.904 | 
     | Sum6_out1_reg[6]/C |   ^   | clk__L4_N0 | DFRQHDX1 | 0.001 |   0.615 |  -12.903 | 
     +---------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin Sum6_out1_reg[4]/C 
Endpoint:   Sum6_out1_reg[4]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.624
- Setup                         0.520
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.103
- Arrival Time                 31.563
= Slack Time                   13.540
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                |           |        |  Time   |   Time   | 
     |--------------------+-------+----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset          |           |        |   0.000 |   13.540 | 
     | FE_PHC76_reset/A   |   ^   | reset          | DLY8HDX1  |  0.000 |   0.000 |   13.540 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset | DLY8HDX1  | 12.238 |  12.238 |   25.778 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset | BUHDX2    |  0.000 |  12.239 |   25.779 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset  | BUHDX2    |  1.834 |  14.072 |   27.612 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset  | BUHDX1    |  0.025 |  14.097 |   27.637 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset  | BUHDX1    |  2.732 |  16.829 |   30.369 | 
     | g2731/B            |   ^   | FE_OFN4_reset  | NO2I1HDX1 |  0.042 |  16.871 |   30.411 | 
     | g2731/Q            |   v   | n_61           | NO2I1HDX1 |  0.576 |  17.447 |   30.987 | 
     | FE_PHC160_n_61/A   |   v   | n_61           | DLY8HDX1  |  0.001 |  17.448 |   30.988 | 
     | FE_PHC160_n_61/Q   |   v   | FE_PHN160_n_61 | DLY8HDX1  | 14.114 |  31.562 |   45.102 | 
     | Sum6_out1_reg[4]/D |   v   | FE_PHN160_n_61 | DFRQHDX1  |  0.001 |  31.563 |   45.103 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |  -13.540 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -13.535 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -13.438 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -13.431 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -13.296 | 
     | clk__L3_I0/A       |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -13.290 | 
     | clk__L3_I0/Q       |   v   | clk__L3_N0 | INHDX12  | 0.172 |   0.422 |  -13.118 | 
     | clk__L4_I0/A       |   v   | clk__L3_N0 | INHDX12  | 0.002 |   0.424 |  -13.116 | 
     | clk__L4_I0/Q       |   ^   | clk__L4_N0 | INHDX12  | 0.190 |   0.614 |  -12.926 | 
     | Sum6_out1_reg[4]/C |   ^   | clk__L4_N0 | DFRQHDX1 | 0.010 |   0.624 |  -12.916 | 
     +---------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin Sum5_out1_reg[4]/C 
Endpoint:   Sum5_out1_reg[4]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.616
- Setup                         0.516
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                45.100
- Arrival Time                 31.519
= Slack Time                   13.581
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                 |           |        |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+--------+---------+----------| 
     | reset              |   ^   | reset           |           |        |   0.000 |   13.581 | 
     | FE_PHC76_reset/A   |   ^   | reset           | DLY8HDX1  |  0.000 |   0.000 |   13.581 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset  | DLY8HDX1  | 12.238 |  12.238 |   25.819 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset  | BUHDX2    |  0.000 |  12.239 |   25.820 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset   | BUHDX2    |  1.834 |  14.072 |   27.653 | 
     | FE_OFC4_reset/A    |   ^   | FE_OFN0_reset   | BUHDX1    |  0.025 |  14.097 |   27.678 | 
     | FE_OFC4_reset/Q    |   ^   | FE_OFN4_reset   | BUHDX1    |  2.732 |  16.829 |   30.410 | 
     | g2686/B            |   ^   | FE_OFN4_reset   | NO2I1HDX1 |  0.041 |  16.870 |   30.450 | 
     | g2686/Q            |   v   | n_106           | NO2I1HDX1 |  0.564 |  17.434 |   31.015 | 
     | FE_PHC197_n_106/A  |   v   | n_106           | DLY8HDX1  |  0.001 |  17.435 |   31.016 | 
     | FE_PHC197_n_106/Q  |   v   | FE_PHN197_n_106 | DLY8HDX1  | 14.083 |  31.518 |   45.099 | 
     | Sum5_out1_reg[4]/D |   v   | FE_PHN197_n_106 | DFRQHDX1  |  0.001 |  31.519 |   45.100 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |  -13.581 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.005 |   0.005 |  -13.576 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.097 |   0.102 |  -13.479 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.007 |   0.109 |  -13.472 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.135 |   0.244 |  -13.337 | 
     | clk__L3_I1/A       |   ^   | clk__L2_N0 | INHDX12  | 0.006 |   0.250 |  -13.331 | 
     | clk__L3_I1/Q       |   v   | clk__L3_N1 | INHDX12  | 0.167 |   0.417 |  -13.164 | 
     | clk__L4_I5/A       |   v   | clk__L3_N1 | INHDX12  | 0.009 |   0.426 |  -13.155 | 
     | clk__L4_I5/Q       |   ^   | clk__L4_N5 | INHDX12  | 0.186 |   0.612 |  -12.969 | 
     | Sum5_out1_reg[4]/C |   ^   | clk__L4_N5 | DFRQHDX1 | 0.004 |   0.616 |  -12.965 | 
     +---------------------------------------------------------------------------------+ 

