===============================================================================
Module : SystolicCtrl
===============================================================================
SCORE  LINE   TOGGLE 
 96.88  93.75 100.00 

Source File(s) : 

/home/js2992/c2s2/c2s2_ip/src/systolic/SystolicCtrl.v

Module self-instances :

SCORE  LINE   TOGGLE NAME               
 96.88  93.75 100.00 SystolicArray.ctrl 



-------------------------------------------------------------------------------
Line Coverage for Module : SystolicCtrl

             Line No.   Total   Covered  Percent
TOTAL                       32       30    93.75
ALWAYS             46        5        5   100.00
ALWAYS             57        3        3   100.00
ALWAYS             69        7        6    85.71
ALWAYS             84        7        6    85.71
ALWAYS             99        5        5   100.00
ALWAYS            110        5        5   100.00

45                        always_comb begin
46         1/1              x_full = 1;
47         1/1              w_full = 1;
48         1/1              for(int i = 0; i < SIZE; i++) begin
49         1/1                x_full = (x_full & x_fifo_full[i]);
50         1/1                w_full = (w_full & w_fifo_full[i]);
51                          end
52                        end
53                      
54                        assign full = (x_full & w_full);
55                      
56                        always_comb begin
57         1/1              empty = 1;
58         1/1              for(int i = 0; i < SIZE; i++)
59         1/1                empty = (empty & x_fifo_empty[i] & w_fifo_empty[i]);
60                        end
61                      
62                        // State Transition
63                      
64                        logic [2:0]              state;
65                        logic [$clog2(SIZE)-1:0] out_lat_count;
66                        logic                    out_hit;
67                      
68                        always_ff @(posedge clk) begin
69         1/1              if(rst)
70         1/1                out_lat_count <= 0;
71                          else begin
72         1/1                case(state)
73         1/1                  `LOAD : out_lat_count <= 0;
74         1/1                  `MAC  : out_lat_count <= (out_lat_count + {{(SIZE-1){1'b0}}, empty});
75         1/1                  `OUT  : out_lat_count <= out_lat_count;
76         0/1     ==>          default : out_lat_count <= 0;
77                            endcase
78                          end
79                        end
80                      
81                        assign out_hit = (out_lat_count == $clog2(SIZE)'(SIZE-1));
82                      
83                        always_ff @(posedge clk) begin
84         1/1              if(rst)
85         1/1                state <= `LOAD;
86                          else begin
87         1/1                case(state)
88         1/1                  `LOAD   : state <= (full ? `MAC : `LOAD);
89         1/1                  `MAC    : state <= (out_hit ? `OUT : `MAC);
90         1/1                  `OUT    : state <= `OUT;
91         0/1     ==>          default : state <= `LOAD;
92                            endcase
93                          end
94                        end
95                      
96                        // Output Logic
97                      
98                        always_comb begin
99         1/1              for(int i = 0; i < SIZE; i++) begin
100        1/1                x_fifo_wen[i] = ((state == `LOAD) & ~x_full & x_recv_val);
101        1/1                w_fifo_wen[i] = ((state == `LOAD) & ~w_full & w_recv_val);
102                         end
103        1/1              x_recv_rdy = ((state == `LOAD) & ~x_full);
104        1/1              w_recv_rdy = ((state == `LOAD) & ~w_full);
105                       end
106                     
107                       assign mac_en = (state == `MAC);
108                       
109                       always_ff @(posedge clk) begin
110        1/1              x_fifo_ren[0] <= (rst ? 0 : (((state == `LOAD) & full) | ((state == `MAC) & ~empty)));
111        1/1              w_fifo_ren[0] <= (rst ? 0 : (((state == `LOAD) & full) | ((state == `MAC) & ~empty)));
112        1/1              for(int i = 1; i < SIZE; i++) begin
113        1/1                x_fifo_ren[i] <= (rst ? 0 : ((state == `MAC) & ~empty & x_fifo_ren[i-1]));
114        1/1                w_fifo_ren[i] <= (rst ? 0 : ((state == `MAC) & ~empty & w_fifo_ren[i-1]));

-------------------------------------------------------------------------------
Toggle Coverage for Module : SystolicCtrl
                Total Covered Percent 
Totals          16    16      100.00  
Total Bits      38    38      100.00  
Total Bits 0->1 19    19      100.00  
Total Bits 1->0 19    19      100.00  

                            
Ports          9  9  100.00 
Port Bits      18 18 100.00 
Port Bits 0->1 9  9  100.00 
Port Bits 1->0 9  9  100.00 

                              
Signals          7  7  100.00 
Signal Bits      20 20 100.00 
Signal Bits 0->1 10 10 100.00 
Signal Bits 1->0 10 10 100.00 

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
clk        Yes    Yes         Yes         INPUT     
rst        Yes    Yes         Yes         INPUT     
mac_en     Yes    Yes         Yes         OUTPUT    
x_recv_val Yes    Yes         Yes         INPUT     
x_recv_rdy Yes    Yes         Yes         OUTPUT    
w_recv_val Yes    Yes         Yes         INPUT     
w_recv_rdy Yes    Yes         Yes         OUTPUT    
mac_rdy    Yes    Yes         Yes         OUTPUT    
out_rdy    Yes    Yes         Yes         OUTPUT    

Signal Details
                   Toggle Toggle 1->0 Toggle 0->1 
full               Yes    Yes         Yes         
empty              Yes    Yes         Yes         
x_full             Yes    Yes         Yes         
w_full             Yes    Yes         Yes         
state[2:0]         Yes    Yes         Yes         
out_lat_count[1:0] Yes    Yes         Yes         
out_hit            Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.ctrl
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 96.88  93.75 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
 96.88  93.75 100.00 


Module : 

SCORE  LINE   TOGGLE NAME         
 96.88  93.75 100.00 SystolicCtrl 


Parent : 

SCORE  LINE   TOGGLE NAME          
100.00 --     100.00 SystolicArray 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Since this is the module's only instance, the coverage report is the same as for the module.
===============================================================================
Module : fixed_point_combinational_Multiplier
===============================================================================
SCORE  LINE   TOGGLE 
 99.17 --      99.17 

Source File(s) : 

/home/js2992/c2s2/c2s2_ip/src/fixed_point/combinational/multiplier.v

Module self-instances :

SCORE  LINE   TOGGLE NAME                                                        
 99.17 --      99.17 SystolicArray.dpath.g_pe_rows[0].g_pe_cols[0].PE.multiplier 
 99.17 --      99.17 SystolicArray.dpath.g_pe_rows[0].g_pe_cols[1].PE.multiplier 
 99.17 --      99.17 SystolicArray.dpath.g_pe_rows[0].g_pe_cols[2].PE.multiplier 
 99.17 --      99.17 SystolicArray.dpath.g_pe_rows[0].g_pe_cols[3].PE.multiplier 
 99.17 --      99.17 SystolicArray.dpath.g_pe_rows[1].g_pe_cols[0].PE.multiplier 
 99.17 --      99.17 SystolicArray.dpath.g_pe_rows[1].g_pe_cols[1].PE.multiplier 
 99.17 --      99.17 SystolicArray.dpath.g_pe_rows[1].g_pe_cols[2].PE.multiplier 
 99.17 --      99.17 SystolicArray.dpath.g_pe_rows[1].g_pe_cols[3].PE.multiplier 
 99.17 --      99.17 SystolicArray.dpath.g_pe_rows[2].g_pe_cols[0].PE.multiplier 
 99.17 --      99.17 SystolicArray.dpath.g_pe_rows[2].g_pe_cols[1].PE.multiplier 
 99.17 --      99.17 SystolicArray.dpath.g_pe_rows[2].g_pe_cols[2].PE.multiplier 
 99.17 --      99.17 SystolicArray.dpath.g_pe_rows[2].g_pe_cols[3].PE.multiplier 
 99.17 --      99.17 SystolicArray.dpath.g_pe_rows[3].g_pe_cols[0].PE.multiplier 
 99.17 --      99.17 SystolicArray.dpath.g_pe_rows[3].g_pe_cols[1].PE.multiplier 
 99.17 --      99.17 SystolicArray.dpath.g_pe_rows[3].g_pe_cols[2].PE.multiplier 
 99.17 --      99.17 SystolicArray.dpath.g_pe_rows[3].g_pe_cols[3].PE.multiplier 



-------------------------------------------------------------------------------
Toggle Coverage for Module : fixed_point_combinational_Multiplier
                Total Covered Percent 
Totals          7     6       85.71   
Total Bits      242   240     99.17   
Total Bits 0->1 121   120     99.17   
Total Bits 1->0 121   120     99.17   

                            
Ports          3  3  100.00 
Port Bits      96 96 100.00 
Port Bits 0->1 48 48 100.00 
Port Bits 1->0 48 48 100.00 

                                
Signals          4   3   75.00  
Signal Bits      146 144 98.63  
Signal Bits 0->1 73  72  98.63  
Signal Bits 1->0 73  72  98.63  

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
a[15:0] Yes    Yes         Yes         INPUT     
b[15:0] Yes    Yes         Yes         INPUT     
c[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[23:0]     Yes    Yes         Yes         
a_ext[23:0]    Yes    Yes         Yes         
b_ext[23:0]    Yes    Yes         Yes         
genblk2.unused No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[0].PE.multiplier
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 99.17 --      99.17 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.17 --      99.17 


Module : 

SCORE  LINE   TOGGLE NAME                                 
 99.17 --      99.17 fixed_point_combinational_Multiplier 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[0].g_pe_cols[0].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[0].PE.multiplier
                Total Covered Percent 
Totals          7     6       85.71   
Total Bits      242   240     99.17   
Total Bits 0->1 121   120     99.17   
Total Bits 1->0 121   120     99.17   

                            
Ports          3  3  100.00 
Port Bits      96 96 100.00 
Port Bits 0->1 48 48 100.00 
Port Bits 1->0 48 48 100.00 

                                
Signals          4   3   75.00  
Signal Bits      146 144 98.63  
Signal Bits 0->1 73  72  98.63  
Signal Bits 1->0 73  72  98.63  

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
a[15:0] Yes    Yes         Yes         INPUT     
b[15:0] Yes    Yes         Yes         INPUT     
c[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[23:0]     Yes    Yes         Yes         
a_ext[23:0]    Yes    Yes         Yes         
b_ext[23:0]    Yes    Yes         Yes         
genblk2.unused No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[1].PE.multiplier
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 99.17 --      99.17 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.17 --      99.17 


Module : 

SCORE  LINE   TOGGLE NAME                                 
 99.17 --      99.17 fixed_point_combinational_Multiplier 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[0].g_pe_cols[1].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[1].PE.multiplier
                Total Covered Percent 
Totals          7     6       85.71   
Total Bits      242   240     99.17   
Total Bits 0->1 121   120     99.17   
Total Bits 1->0 121   120     99.17   

                            
Ports          3  3  100.00 
Port Bits      96 96 100.00 
Port Bits 0->1 48 48 100.00 
Port Bits 1->0 48 48 100.00 

                                
Signals          4   3   75.00  
Signal Bits      146 144 98.63  
Signal Bits 0->1 73  72  98.63  
Signal Bits 1->0 73  72  98.63  

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
a[15:0] Yes    Yes         Yes         INPUT     
b[15:0] Yes    Yes         Yes         INPUT     
c[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[23:0]     Yes    Yes         Yes         
a_ext[23:0]    Yes    Yes         Yes         
b_ext[23:0]    Yes    Yes         Yes         
genblk2.unused No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[2].PE.multiplier
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 99.17 --      99.17 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.17 --      99.17 


Module : 

SCORE  LINE   TOGGLE NAME                                 
 99.17 --      99.17 fixed_point_combinational_Multiplier 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[0].g_pe_cols[2].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[2].PE.multiplier
                Total Covered Percent 
Totals          7     6       85.71   
Total Bits      242   240     99.17   
Total Bits 0->1 121   120     99.17   
Total Bits 1->0 121   120     99.17   

                            
Ports          3  3  100.00 
Port Bits      96 96 100.00 
Port Bits 0->1 48 48 100.00 
Port Bits 1->0 48 48 100.00 

                                
Signals          4   3   75.00  
Signal Bits      146 144 98.63  
Signal Bits 0->1 73  72  98.63  
Signal Bits 1->0 73  72  98.63  

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
a[15:0] Yes    Yes         Yes         INPUT     
b[15:0] Yes    Yes         Yes         INPUT     
c[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[23:0]     Yes    Yes         Yes         
a_ext[23:0]    Yes    Yes         Yes         
b_ext[23:0]    Yes    Yes         Yes         
genblk2.unused No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[3].PE.multiplier
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 99.17 --      99.17 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.17 --      99.17 


Module : 

SCORE  LINE   TOGGLE NAME                                 
 99.17 --      99.17 fixed_point_combinational_Multiplier 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[0].g_pe_cols[3].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[3].PE.multiplier
                Total Covered Percent 
Totals          7     6       85.71   
Total Bits      242   240     99.17   
Total Bits 0->1 121   120     99.17   
Total Bits 1->0 121   120     99.17   

                            
Ports          3  3  100.00 
Port Bits      96 96 100.00 
Port Bits 0->1 48 48 100.00 
Port Bits 1->0 48 48 100.00 

                                
Signals          4   3   75.00  
Signal Bits      146 144 98.63  
Signal Bits 0->1 73  72  98.63  
Signal Bits 1->0 73  72  98.63  

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
a[15:0] Yes    Yes         Yes         INPUT     
b[15:0] Yes    Yes         Yes         INPUT     
c[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[23:0]     Yes    Yes         Yes         
a_ext[23:0]    Yes    Yes         Yes         
b_ext[23:0]    Yes    Yes         Yes         
genblk2.unused No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[0].PE.multiplier
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 99.17 --      99.17 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.17 --      99.17 


Module : 

SCORE  LINE   TOGGLE NAME                                 
 99.17 --      99.17 fixed_point_combinational_Multiplier 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[1].g_pe_cols[0].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[0].PE.multiplier
                Total Covered Percent 
Totals          7     6       85.71   
Total Bits      242   240     99.17   
Total Bits 0->1 121   120     99.17   
Total Bits 1->0 121   120     99.17   

                            
Ports          3  3  100.00 
Port Bits      96 96 100.00 
Port Bits 0->1 48 48 100.00 
Port Bits 1->0 48 48 100.00 

                                
Signals          4   3   75.00  
Signal Bits      146 144 98.63  
Signal Bits 0->1 73  72  98.63  
Signal Bits 1->0 73  72  98.63  

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
a[15:0] Yes    Yes         Yes         INPUT     
b[15:0] Yes    Yes         Yes         INPUT     
c[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[23:0]     Yes    Yes         Yes         
a_ext[23:0]    Yes    Yes         Yes         
b_ext[23:0]    Yes    Yes         Yes         
genblk2.unused No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[1].PE.multiplier
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 99.17 --      99.17 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.17 --      99.17 


Module : 

SCORE  LINE   TOGGLE NAME                                 
 99.17 --      99.17 fixed_point_combinational_Multiplier 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[1].g_pe_cols[1].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[1].PE.multiplier
                Total Covered Percent 
Totals          7     6       85.71   
Total Bits      242   240     99.17   
Total Bits 0->1 121   120     99.17   
Total Bits 1->0 121   120     99.17   

                            
Ports          3  3  100.00 
Port Bits      96 96 100.00 
Port Bits 0->1 48 48 100.00 
Port Bits 1->0 48 48 100.00 

                                
Signals          4   3   75.00  
Signal Bits      146 144 98.63  
Signal Bits 0->1 73  72  98.63  
Signal Bits 1->0 73  72  98.63  

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
a[15:0] Yes    Yes         Yes         INPUT     
b[15:0] Yes    Yes         Yes         INPUT     
c[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[23:0]     Yes    Yes         Yes         
a_ext[23:0]    Yes    Yes         Yes         
b_ext[23:0]    Yes    Yes         Yes         
genblk2.unused No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[2].PE.multiplier
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 99.17 --      99.17 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.17 --      99.17 


Module : 

SCORE  LINE   TOGGLE NAME                                 
 99.17 --      99.17 fixed_point_combinational_Multiplier 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[1].g_pe_cols[2].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[2].PE.multiplier
                Total Covered Percent 
Totals          7     6       85.71   
Total Bits      242   240     99.17   
Total Bits 0->1 121   120     99.17   
Total Bits 1->0 121   120     99.17   

                            
Ports          3  3  100.00 
Port Bits      96 96 100.00 
Port Bits 0->1 48 48 100.00 
Port Bits 1->0 48 48 100.00 

                                
Signals          4   3   75.00  
Signal Bits      146 144 98.63  
Signal Bits 0->1 73  72  98.63  
Signal Bits 1->0 73  72  98.63  

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
a[15:0] Yes    Yes         Yes         INPUT     
b[15:0] Yes    Yes         Yes         INPUT     
c[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[23:0]     Yes    Yes         Yes         
a_ext[23:0]    Yes    Yes         Yes         
b_ext[23:0]    Yes    Yes         Yes         
genblk2.unused No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[3].PE.multiplier
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 99.17 --      99.17 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.17 --      99.17 


Module : 

SCORE  LINE   TOGGLE NAME                                 
 99.17 --      99.17 fixed_point_combinational_Multiplier 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[1].g_pe_cols[3].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[3].PE.multiplier
                Total Covered Percent 
Totals          7     6       85.71   
Total Bits      242   240     99.17   
Total Bits 0->1 121   120     99.17   
Total Bits 1->0 121   120     99.17   

                            
Ports          3  3  100.00 
Port Bits      96 96 100.00 
Port Bits 0->1 48 48 100.00 
Port Bits 1->0 48 48 100.00 

                                
Signals          4   3   75.00  
Signal Bits      146 144 98.63  
Signal Bits 0->1 73  72  98.63  
Signal Bits 1->0 73  72  98.63  

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
a[15:0] Yes    Yes         Yes         INPUT     
b[15:0] Yes    Yes         Yes         INPUT     
c[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[23:0]     Yes    Yes         Yes         
a_ext[23:0]    Yes    Yes         Yes         
b_ext[23:0]    Yes    Yes         Yes         
genblk2.unused No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[0].PE.multiplier
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 99.17 --      99.17 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.17 --      99.17 


Module : 

SCORE  LINE   TOGGLE NAME                                 
 99.17 --      99.17 fixed_point_combinational_Multiplier 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[2].g_pe_cols[0].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[0].PE.multiplier
                Total Covered Percent 
Totals          7     6       85.71   
Total Bits      242   240     99.17   
Total Bits 0->1 121   120     99.17   
Total Bits 1->0 121   120     99.17   

                            
Ports          3  3  100.00 
Port Bits      96 96 100.00 
Port Bits 0->1 48 48 100.00 
Port Bits 1->0 48 48 100.00 

                                
Signals          4   3   75.00  
Signal Bits      146 144 98.63  
Signal Bits 0->1 73  72  98.63  
Signal Bits 1->0 73  72  98.63  

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
a[15:0] Yes    Yes         Yes         INPUT     
b[15:0] Yes    Yes         Yes         INPUT     
c[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[23:0]     Yes    Yes         Yes         
a_ext[23:0]    Yes    Yes         Yes         
b_ext[23:0]    Yes    Yes         Yes         
genblk2.unused No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[1].PE.multiplier
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 99.17 --      99.17 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.17 --      99.17 


Module : 

SCORE  LINE   TOGGLE NAME                                 
 99.17 --      99.17 fixed_point_combinational_Multiplier 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[2].g_pe_cols[1].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[1].PE.multiplier
                Total Covered Percent 
Totals          7     6       85.71   
Total Bits      242   240     99.17   
Total Bits 0->1 121   120     99.17   
Total Bits 1->0 121   120     99.17   

                            
Ports          3  3  100.00 
Port Bits      96 96 100.00 
Port Bits 0->1 48 48 100.00 
Port Bits 1->0 48 48 100.00 

                                
Signals          4   3   75.00  
Signal Bits      146 144 98.63  
Signal Bits 0->1 73  72  98.63  
Signal Bits 1->0 73  72  98.63  

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
a[15:0] Yes    Yes         Yes         INPUT     
b[15:0] Yes    Yes         Yes         INPUT     
c[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[23:0]     Yes    Yes         Yes         
a_ext[23:0]    Yes    Yes         Yes         
b_ext[23:0]    Yes    Yes         Yes         
genblk2.unused No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[2].PE.multiplier
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 99.17 --      99.17 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.17 --      99.17 


Module : 

SCORE  LINE   TOGGLE NAME                                 
 99.17 --      99.17 fixed_point_combinational_Multiplier 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[2].g_pe_cols[2].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[2].PE.multiplier
                Total Covered Percent 
Totals          7     6       85.71   
Total Bits      242   240     99.17   
Total Bits 0->1 121   120     99.17   
Total Bits 1->0 121   120     99.17   

                            
Ports          3  3  100.00 
Port Bits      96 96 100.00 
Port Bits 0->1 48 48 100.00 
Port Bits 1->0 48 48 100.00 

                                
Signals          4   3   75.00  
Signal Bits      146 144 98.63  
Signal Bits 0->1 73  72  98.63  
Signal Bits 1->0 73  72  98.63  

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
a[15:0] Yes    Yes         Yes         INPUT     
b[15:0] Yes    Yes         Yes         INPUT     
c[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[23:0]     Yes    Yes         Yes         
a_ext[23:0]    Yes    Yes         Yes         
b_ext[23:0]    Yes    Yes         Yes         
genblk2.unused No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[3].PE.multiplier
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 99.17 --      99.17 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.17 --      99.17 


Module : 

SCORE  LINE   TOGGLE NAME                                 
 99.17 --      99.17 fixed_point_combinational_Multiplier 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[2].g_pe_cols[3].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[3].PE.multiplier
                Total Covered Percent 
Totals          7     6       85.71   
Total Bits      242   240     99.17   
Total Bits 0->1 121   120     99.17   
Total Bits 1->0 121   120     99.17   

                            
Ports          3  3  100.00 
Port Bits      96 96 100.00 
Port Bits 0->1 48 48 100.00 
Port Bits 1->0 48 48 100.00 

                                
Signals          4   3   75.00  
Signal Bits      146 144 98.63  
Signal Bits 0->1 73  72  98.63  
Signal Bits 1->0 73  72  98.63  

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
a[15:0] Yes    Yes         Yes         INPUT     
b[15:0] Yes    Yes         Yes         INPUT     
c[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[23:0]     Yes    Yes         Yes         
a_ext[23:0]    Yes    Yes         Yes         
b_ext[23:0]    Yes    Yes         Yes         
genblk2.unused No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[0].PE.multiplier
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 99.17 --      99.17 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.17 --      99.17 


Module : 

SCORE  LINE   TOGGLE NAME                                 
 99.17 --      99.17 fixed_point_combinational_Multiplier 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[3].g_pe_cols[0].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[0].PE.multiplier
                Total Covered Percent 
Totals          7     6       85.71   
Total Bits      242   240     99.17   
Total Bits 0->1 121   120     99.17   
Total Bits 1->0 121   120     99.17   

                            
Ports          3  3  100.00 
Port Bits      96 96 100.00 
Port Bits 0->1 48 48 100.00 
Port Bits 1->0 48 48 100.00 

                                
Signals          4   3   75.00  
Signal Bits      146 144 98.63  
Signal Bits 0->1 73  72  98.63  
Signal Bits 1->0 73  72  98.63  

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
a[15:0] Yes    Yes         Yes         INPUT     
b[15:0] Yes    Yes         Yes         INPUT     
c[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[23:0]     Yes    Yes         Yes         
a_ext[23:0]    Yes    Yes         Yes         
b_ext[23:0]    Yes    Yes         Yes         
genblk2.unused No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[1].PE.multiplier
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 99.17 --      99.17 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.17 --      99.17 


Module : 

SCORE  LINE   TOGGLE NAME                                 
 99.17 --      99.17 fixed_point_combinational_Multiplier 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[3].g_pe_cols[1].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[1].PE.multiplier
                Total Covered Percent 
Totals          7     6       85.71   
Total Bits      242   240     99.17   
Total Bits 0->1 121   120     99.17   
Total Bits 1->0 121   120     99.17   

                            
Ports          3  3  100.00 
Port Bits      96 96 100.00 
Port Bits 0->1 48 48 100.00 
Port Bits 1->0 48 48 100.00 

                                
Signals          4   3   75.00  
Signal Bits      146 144 98.63  
Signal Bits 0->1 73  72  98.63  
Signal Bits 1->0 73  72  98.63  

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
a[15:0] Yes    Yes         Yes         INPUT     
b[15:0] Yes    Yes         Yes         INPUT     
c[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[23:0]     Yes    Yes         Yes         
a_ext[23:0]    Yes    Yes         Yes         
b_ext[23:0]    Yes    Yes         Yes         
genblk2.unused No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[2].PE.multiplier
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 99.17 --      99.17 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.17 --      99.17 


Module : 

SCORE  LINE   TOGGLE NAME                                 
 99.17 --      99.17 fixed_point_combinational_Multiplier 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[3].g_pe_cols[2].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[2].PE.multiplier
                Total Covered Percent 
Totals          7     6       85.71   
Total Bits      242   240     99.17   
Total Bits 0->1 121   120     99.17   
Total Bits 1->0 121   120     99.17   

                            
Ports          3  3  100.00 
Port Bits      96 96 100.00 
Port Bits 0->1 48 48 100.00 
Port Bits 1->0 48 48 100.00 

                                
Signals          4   3   75.00  
Signal Bits      146 144 98.63  
Signal Bits 0->1 73  72  98.63  
Signal Bits 1->0 73  72  98.63  

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
a[15:0] Yes    Yes         Yes         INPUT     
b[15:0] Yes    Yes         Yes         INPUT     
c[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[23:0]     Yes    Yes         Yes         
a_ext[23:0]    Yes    Yes         Yes         
b_ext[23:0]    Yes    Yes         Yes         
genblk2.unused No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[3].PE.multiplier
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 99.17 --      99.17 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.17 --      99.17 


Module : 

SCORE  LINE   TOGGLE NAME                                 
 99.17 --      99.17 fixed_point_combinational_Multiplier 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[3].g_pe_cols[3].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[3].PE.multiplier
                Total Covered Percent 
Totals          7     6       85.71   
Total Bits      242   240     99.17   
Total Bits 0->1 121   120     99.17   
Total Bits 1->0 121   120     99.17   

                            
Ports          3  3  100.00 
Port Bits      96 96 100.00 
Port Bits 0->1 48 48 100.00 
Port Bits 1->0 48 48 100.00 

                                
Signals          4   3   75.00  
Signal Bits      146 144 98.63  
Signal Bits 0->1 73  72  98.63  
Signal Bits 1->0 73  72  98.63  

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
a[15:0] Yes    Yes         Yes         INPUT     
b[15:0] Yes    Yes         Yes         INPUT     
c[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[23:0]     Yes    Yes         Yes         
a_ext[23:0]    Yes    Yes         Yes         
b_ext[23:0]    Yes    Yes         Yes         
genblk2.unused No     No          No          


===============================================================================
Module : SystolicPE
===============================================================================
SCORE  LINE   TOGGLE 
100.00 100.00 100.00 

Source File(s) : 

/home/js2992/c2s2/c2s2_ip/src/systolic/SystolicPE.v

Module self-instances :

SCORE  LINE   TOGGLE NAME                                             
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[0].g_pe_cols[0].PE 
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[0].g_pe_cols[1].PE 
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[0].g_pe_cols[2].PE 
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[0].g_pe_cols[3].PE 
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[1].g_pe_cols[0].PE 
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[1].g_pe_cols[1].PE 
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[1].g_pe_cols[2].PE 
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[1].g_pe_cols[3].PE 
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[2].g_pe_cols[0].PE 
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[2].g_pe_cols[1].PE 
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[2].g_pe_cols[2].PE 
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[2].g_pe_cols[3].PE 
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[3].g_pe_cols[0].PE 
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[3].g_pe_cols[1].PE 
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[3].g_pe_cols[2].PE 
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[3].g_pe_cols[3].PE 



-------------------------------------------------------------------------------
Line Coverage for Module : SystolicPE

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             42        1        1   100.00

41                        always_comb begin
42         1/1              sum_next = sum + prod;

-------------------------------------------------------------------------------
Toggle Coverage for Module : SystolicPE
                Total Covered Percent 
Totals          11    11      100.00  
Total Bits      262   262     100.00  
Total Bits 0->1 131   131     100.00  
Total Bits 1->0 131   131     100.00  

                              
Ports          8   8   100.00 
Port Bits      166 166 100.00 
Port Bits 0->1 83  83  100.00 
Port Bits 1->0 83  83  100.00 

                              
Signals          3  3  100.00 
Signal Bits      96 96 100.00 
Signal Bits 0->1 48 48 100.00 
Signal Bits 1->0 48 48 100.00 

Port Details
            Toggle Toggle 1->0 Toggle 0->1 Direction 
clk         Yes    Yes         Yes         INPUT     
rst         Yes    Yes         Yes         INPUT     
en          Yes    Yes         Yes         INPUT     
x_in[15:0]  Yes    Yes         Yes         INPUT     
w_in[15:0]  Yes    Yes         Yes         INPUT     
x_out[15:0] Yes    Yes         Yes         OUTPUT    
w_out[15:0] Yes    Yes         Yes         OUTPUT    
s_out[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[15:0]     Yes    Yes         Yes         
sum[15:0]      Yes    Yes         Yes         
sum_next[15:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[0].PE
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.86 100.00  99.72 


Module : 

SCORE  LINE   TOGGLE NAME       
100.00 100.00 100.00 SystolicPE 


Parent : 

SCORE  LINE   TOGGLE NAME  
100.00 --     100.00 dpath 


Subtrees :

SCORE  LINE   TOGGLE NAME       
 99.17 --      99.17 multiplier 
100.00 100.00 100.00 sum_reg    
100.00 100.00 100.00 w_reg      
100.00 100.00 100.00 x_reg      



-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[0].PE

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             42        1        1   100.00

41                        always_comb begin
42         1/1              sum_next = sum + prod;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[0].PE
                Total Covered Percent 
Totals          11    11      100.00  
Total Bits      262   262     100.00  
Total Bits 0->1 131   131     100.00  
Total Bits 1->0 131   131     100.00  

                              
Ports          8   8   100.00 
Port Bits      166 166 100.00 
Port Bits 0->1 83  83  100.00 
Port Bits 1->0 83  83  100.00 

                              
Signals          3  3  100.00 
Signal Bits      96 96 100.00 
Signal Bits 0->1 48 48 100.00 
Signal Bits 1->0 48 48 100.00 

Port Details
            Toggle Toggle 1->0 Toggle 0->1 Direction 
clk         Yes    Yes         Yes         INPUT     
rst         Yes    Yes         Yes         INPUT     
en          Yes    Yes         Yes         INPUT     
x_in[15:0]  Yes    Yes         Yes         INPUT     
w_in[15:0]  Yes    Yes         Yes         INPUT     
x_out[15:0] Yes    Yes         Yes         OUTPUT    
w_out[15:0] Yes    Yes         Yes         OUTPUT    
s_out[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[15:0]     Yes    Yes         Yes         
sum[15:0]      Yes    Yes         Yes         
sum_next[15:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[1].PE
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.86 100.00  99.72 


Module : 

SCORE  LINE   TOGGLE NAME       
100.00 100.00 100.00 SystolicPE 


Parent : 

SCORE  LINE   TOGGLE NAME  
100.00 --     100.00 dpath 


Subtrees :

SCORE  LINE   TOGGLE NAME       
 99.17 --      99.17 multiplier 
100.00 100.00 100.00 sum_reg    
100.00 100.00 100.00 w_reg      
100.00 100.00 100.00 x_reg      



-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[1].PE

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             42        1        1   100.00

41                        always_comb begin
42         1/1              sum_next = sum + prod;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[1].PE
                Total Covered Percent 
Totals          11    11      100.00  
Total Bits      262   262     100.00  
Total Bits 0->1 131   131     100.00  
Total Bits 1->0 131   131     100.00  

                              
Ports          8   8   100.00 
Port Bits      166 166 100.00 
Port Bits 0->1 83  83  100.00 
Port Bits 1->0 83  83  100.00 

                              
Signals          3  3  100.00 
Signal Bits      96 96 100.00 
Signal Bits 0->1 48 48 100.00 
Signal Bits 1->0 48 48 100.00 

Port Details
            Toggle Toggle 1->0 Toggle 0->1 Direction 
clk         Yes    Yes         Yes         INPUT     
rst         Yes    Yes         Yes         INPUT     
en          Yes    Yes         Yes         INPUT     
x_in[15:0]  Yes    Yes         Yes         INPUT     
w_in[15:0]  Yes    Yes         Yes         INPUT     
x_out[15:0] Yes    Yes         Yes         OUTPUT    
w_out[15:0] Yes    Yes         Yes         OUTPUT    
s_out[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[15:0]     Yes    Yes         Yes         
sum[15:0]      Yes    Yes         Yes         
sum_next[15:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[2].PE
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.86 100.00  99.72 


Module : 

SCORE  LINE   TOGGLE NAME       
100.00 100.00 100.00 SystolicPE 


Parent : 

SCORE  LINE   TOGGLE NAME  
100.00 --     100.00 dpath 


Subtrees :

SCORE  LINE   TOGGLE NAME       
 99.17 --      99.17 multiplier 
100.00 100.00 100.00 sum_reg    
100.00 100.00 100.00 w_reg      
100.00 100.00 100.00 x_reg      



-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[2].PE

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             42        1        1   100.00

41                        always_comb begin
42         1/1              sum_next = sum + prod;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[2].PE
                Total Covered Percent 
Totals          11    11      100.00  
Total Bits      262   262     100.00  
Total Bits 0->1 131   131     100.00  
Total Bits 1->0 131   131     100.00  

                              
Ports          8   8   100.00 
Port Bits      166 166 100.00 
Port Bits 0->1 83  83  100.00 
Port Bits 1->0 83  83  100.00 

                              
Signals          3  3  100.00 
Signal Bits      96 96 100.00 
Signal Bits 0->1 48 48 100.00 
Signal Bits 1->0 48 48 100.00 

Port Details
            Toggle Toggle 1->0 Toggle 0->1 Direction 
clk         Yes    Yes         Yes         INPUT     
rst         Yes    Yes         Yes         INPUT     
en          Yes    Yes         Yes         INPUT     
x_in[15:0]  Yes    Yes         Yes         INPUT     
w_in[15:0]  Yes    Yes         Yes         INPUT     
x_out[15:0] Yes    Yes         Yes         OUTPUT    
w_out[15:0] Yes    Yes         Yes         OUTPUT    
s_out[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[15:0]     Yes    Yes         Yes         
sum[15:0]      Yes    Yes         Yes         
sum_next[15:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[3].PE
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.86 100.00  99.72 


Module : 

SCORE  LINE   TOGGLE NAME       
100.00 100.00 100.00 SystolicPE 


Parent : 

SCORE  LINE   TOGGLE NAME  
100.00 --     100.00 dpath 


Subtrees :

SCORE  LINE   TOGGLE NAME       
 99.17 --      99.17 multiplier 
100.00 100.00 100.00 sum_reg    
100.00 100.00 100.00 w_reg      
100.00 100.00 100.00 x_reg      



-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[3].PE

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             42        1        1   100.00

41                        always_comb begin
42         1/1              sum_next = sum + prod;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[3].PE
                Total Covered Percent 
Totals          11    11      100.00  
Total Bits      262   262     100.00  
Total Bits 0->1 131   131     100.00  
Total Bits 1->0 131   131     100.00  

                              
Ports          8   8   100.00 
Port Bits      166 166 100.00 
Port Bits 0->1 83  83  100.00 
Port Bits 1->0 83  83  100.00 

                              
Signals          3  3  100.00 
Signal Bits      96 96 100.00 
Signal Bits 0->1 48 48 100.00 
Signal Bits 1->0 48 48 100.00 

Port Details
            Toggle Toggle 1->0 Toggle 0->1 Direction 
clk         Yes    Yes         Yes         INPUT     
rst         Yes    Yes         Yes         INPUT     
en          Yes    Yes         Yes         INPUT     
x_in[15:0]  Yes    Yes         Yes         INPUT     
w_in[15:0]  Yes    Yes         Yes         INPUT     
x_out[15:0] Yes    Yes         Yes         OUTPUT    
w_out[15:0] Yes    Yes         Yes         OUTPUT    
s_out[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[15:0]     Yes    Yes         Yes         
sum[15:0]      Yes    Yes         Yes         
sum_next[15:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[0].PE
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.86 100.00  99.72 


Module : 

SCORE  LINE   TOGGLE NAME       
100.00 100.00 100.00 SystolicPE 


Parent : 

SCORE  LINE   TOGGLE NAME  
100.00 --     100.00 dpath 


Subtrees :

SCORE  LINE   TOGGLE NAME       
 99.17 --      99.17 multiplier 
100.00 100.00 100.00 sum_reg    
100.00 100.00 100.00 w_reg      
100.00 100.00 100.00 x_reg      



-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[0].PE

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             42        1        1   100.00

41                        always_comb begin
42         1/1              sum_next = sum + prod;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[0].PE
                Total Covered Percent 
Totals          11    11      100.00  
Total Bits      262   262     100.00  
Total Bits 0->1 131   131     100.00  
Total Bits 1->0 131   131     100.00  

                              
Ports          8   8   100.00 
Port Bits      166 166 100.00 
Port Bits 0->1 83  83  100.00 
Port Bits 1->0 83  83  100.00 

                              
Signals          3  3  100.00 
Signal Bits      96 96 100.00 
Signal Bits 0->1 48 48 100.00 
Signal Bits 1->0 48 48 100.00 

Port Details
            Toggle Toggle 1->0 Toggle 0->1 Direction 
clk         Yes    Yes         Yes         INPUT     
rst         Yes    Yes         Yes         INPUT     
en          Yes    Yes         Yes         INPUT     
x_in[15:0]  Yes    Yes         Yes         INPUT     
w_in[15:0]  Yes    Yes         Yes         INPUT     
x_out[15:0] Yes    Yes         Yes         OUTPUT    
w_out[15:0] Yes    Yes         Yes         OUTPUT    
s_out[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[15:0]     Yes    Yes         Yes         
sum[15:0]      Yes    Yes         Yes         
sum_next[15:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[1].PE
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.86 100.00  99.72 


Module : 

SCORE  LINE   TOGGLE NAME       
100.00 100.00 100.00 SystolicPE 


Parent : 

SCORE  LINE   TOGGLE NAME  
100.00 --     100.00 dpath 


Subtrees :

SCORE  LINE   TOGGLE NAME       
 99.17 --      99.17 multiplier 
100.00 100.00 100.00 sum_reg    
100.00 100.00 100.00 w_reg      
100.00 100.00 100.00 x_reg      



-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[1].PE

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             42        1        1   100.00

41                        always_comb begin
42         1/1              sum_next = sum + prod;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[1].PE
                Total Covered Percent 
Totals          11    11      100.00  
Total Bits      262   262     100.00  
Total Bits 0->1 131   131     100.00  
Total Bits 1->0 131   131     100.00  

                              
Ports          8   8   100.00 
Port Bits      166 166 100.00 
Port Bits 0->1 83  83  100.00 
Port Bits 1->0 83  83  100.00 

                              
Signals          3  3  100.00 
Signal Bits      96 96 100.00 
Signal Bits 0->1 48 48 100.00 
Signal Bits 1->0 48 48 100.00 

Port Details
            Toggle Toggle 1->0 Toggle 0->1 Direction 
clk         Yes    Yes         Yes         INPUT     
rst         Yes    Yes         Yes         INPUT     
en          Yes    Yes         Yes         INPUT     
x_in[15:0]  Yes    Yes         Yes         INPUT     
w_in[15:0]  Yes    Yes         Yes         INPUT     
x_out[15:0] Yes    Yes         Yes         OUTPUT    
w_out[15:0] Yes    Yes         Yes         OUTPUT    
s_out[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[15:0]     Yes    Yes         Yes         
sum[15:0]      Yes    Yes         Yes         
sum_next[15:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[2].PE
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.86 100.00  99.72 


Module : 

SCORE  LINE   TOGGLE NAME       
100.00 100.00 100.00 SystolicPE 


Parent : 

SCORE  LINE   TOGGLE NAME  
100.00 --     100.00 dpath 


Subtrees :

SCORE  LINE   TOGGLE NAME       
 99.17 --      99.17 multiplier 
100.00 100.00 100.00 sum_reg    
100.00 100.00 100.00 w_reg      
100.00 100.00 100.00 x_reg      



-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[2].PE

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             42        1        1   100.00

41                        always_comb begin
42         1/1              sum_next = sum + prod;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[2].PE
                Total Covered Percent 
Totals          11    11      100.00  
Total Bits      262   262     100.00  
Total Bits 0->1 131   131     100.00  
Total Bits 1->0 131   131     100.00  

                              
Ports          8   8   100.00 
Port Bits      166 166 100.00 
Port Bits 0->1 83  83  100.00 
Port Bits 1->0 83  83  100.00 

                              
Signals          3  3  100.00 
Signal Bits      96 96 100.00 
Signal Bits 0->1 48 48 100.00 
Signal Bits 1->0 48 48 100.00 

Port Details
            Toggle Toggle 1->0 Toggle 0->1 Direction 
clk         Yes    Yes         Yes         INPUT     
rst         Yes    Yes         Yes         INPUT     
en          Yes    Yes         Yes         INPUT     
x_in[15:0]  Yes    Yes         Yes         INPUT     
w_in[15:0]  Yes    Yes         Yes         INPUT     
x_out[15:0] Yes    Yes         Yes         OUTPUT    
w_out[15:0] Yes    Yes         Yes         OUTPUT    
s_out[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[15:0]     Yes    Yes         Yes         
sum[15:0]      Yes    Yes         Yes         
sum_next[15:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[3].PE
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.86 100.00  99.72 


Module : 

SCORE  LINE   TOGGLE NAME       
100.00 100.00 100.00 SystolicPE 


Parent : 

SCORE  LINE   TOGGLE NAME  
100.00 --     100.00 dpath 


Subtrees :

SCORE  LINE   TOGGLE NAME       
 99.17 --      99.17 multiplier 
100.00 100.00 100.00 sum_reg    
100.00 100.00 100.00 w_reg      
100.00 100.00 100.00 x_reg      



-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[3].PE

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             42        1        1   100.00

41                        always_comb begin
42         1/1              sum_next = sum + prod;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[3].PE
                Total Covered Percent 
Totals          11    11      100.00  
Total Bits      262   262     100.00  
Total Bits 0->1 131   131     100.00  
Total Bits 1->0 131   131     100.00  

                              
Ports          8   8   100.00 
Port Bits      166 166 100.00 
Port Bits 0->1 83  83  100.00 
Port Bits 1->0 83  83  100.00 

                              
Signals          3  3  100.00 
Signal Bits      96 96 100.00 
Signal Bits 0->1 48 48 100.00 
Signal Bits 1->0 48 48 100.00 

Port Details
            Toggle Toggle 1->0 Toggle 0->1 Direction 
clk         Yes    Yes         Yes         INPUT     
rst         Yes    Yes         Yes         INPUT     
en          Yes    Yes         Yes         INPUT     
x_in[15:0]  Yes    Yes         Yes         INPUT     
w_in[15:0]  Yes    Yes         Yes         INPUT     
x_out[15:0] Yes    Yes         Yes         OUTPUT    
w_out[15:0] Yes    Yes         Yes         OUTPUT    
s_out[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[15:0]     Yes    Yes         Yes         
sum[15:0]      Yes    Yes         Yes         
sum_next[15:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[0].PE
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.86 100.00  99.72 


Module : 

SCORE  LINE   TOGGLE NAME       
100.00 100.00 100.00 SystolicPE 


Parent : 

SCORE  LINE   TOGGLE NAME  
100.00 --     100.00 dpath 


Subtrees :

SCORE  LINE   TOGGLE NAME       
 99.17 --      99.17 multiplier 
100.00 100.00 100.00 sum_reg    
100.00 100.00 100.00 w_reg      
100.00 100.00 100.00 x_reg      



-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[0].PE

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             42        1        1   100.00

41                        always_comb begin
42         1/1              sum_next = sum + prod;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[0].PE
                Total Covered Percent 
Totals          11    11      100.00  
Total Bits      262   262     100.00  
Total Bits 0->1 131   131     100.00  
Total Bits 1->0 131   131     100.00  

                              
Ports          8   8   100.00 
Port Bits      166 166 100.00 
Port Bits 0->1 83  83  100.00 
Port Bits 1->0 83  83  100.00 

                              
Signals          3  3  100.00 
Signal Bits      96 96 100.00 
Signal Bits 0->1 48 48 100.00 
Signal Bits 1->0 48 48 100.00 

Port Details
            Toggle Toggle 1->0 Toggle 0->1 Direction 
clk         Yes    Yes         Yes         INPUT     
rst         Yes    Yes         Yes         INPUT     
en          Yes    Yes         Yes         INPUT     
x_in[15:0]  Yes    Yes         Yes         INPUT     
w_in[15:0]  Yes    Yes         Yes         INPUT     
x_out[15:0] Yes    Yes         Yes         OUTPUT    
w_out[15:0] Yes    Yes         Yes         OUTPUT    
s_out[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[15:0]     Yes    Yes         Yes         
sum[15:0]      Yes    Yes         Yes         
sum_next[15:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[1].PE
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.86 100.00  99.72 


Module : 

SCORE  LINE   TOGGLE NAME       
100.00 100.00 100.00 SystolicPE 


Parent : 

SCORE  LINE   TOGGLE NAME  
100.00 --     100.00 dpath 


Subtrees :

SCORE  LINE   TOGGLE NAME       
 99.17 --      99.17 multiplier 
100.00 100.00 100.00 sum_reg    
100.00 100.00 100.00 w_reg      
100.00 100.00 100.00 x_reg      



-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[1].PE

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             42        1        1   100.00

41                        always_comb begin
42         1/1              sum_next = sum + prod;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[1].PE
                Total Covered Percent 
Totals          11    11      100.00  
Total Bits      262   262     100.00  
Total Bits 0->1 131   131     100.00  
Total Bits 1->0 131   131     100.00  

                              
Ports          8   8   100.00 
Port Bits      166 166 100.00 
Port Bits 0->1 83  83  100.00 
Port Bits 1->0 83  83  100.00 

                              
Signals          3  3  100.00 
Signal Bits      96 96 100.00 
Signal Bits 0->1 48 48 100.00 
Signal Bits 1->0 48 48 100.00 

Port Details
            Toggle Toggle 1->0 Toggle 0->1 Direction 
clk         Yes    Yes         Yes         INPUT     
rst         Yes    Yes         Yes         INPUT     
en          Yes    Yes         Yes         INPUT     
x_in[15:0]  Yes    Yes         Yes         INPUT     
w_in[15:0]  Yes    Yes         Yes         INPUT     
x_out[15:0] Yes    Yes         Yes         OUTPUT    
w_out[15:0] Yes    Yes         Yes         OUTPUT    
s_out[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[15:0]     Yes    Yes         Yes         
sum[15:0]      Yes    Yes         Yes         
sum_next[15:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[2].PE
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.86 100.00  99.72 


Module : 

SCORE  LINE   TOGGLE NAME       
100.00 100.00 100.00 SystolicPE 


Parent : 

SCORE  LINE   TOGGLE NAME  
100.00 --     100.00 dpath 


Subtrees :

SCORE  LINE   TOGGLE NAME       
 99.17 --      99.17 multiplier 
100.00 100.00 100.00 sum_reg    
100.00 100.00 100.00 w_reg      
100.00 100.00 100.00 x_reg      



-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[2].PE

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             42        1        1   100.00

41                        always_comb begin
42         1/1              sum_next = sum + prod;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[2].PE
                Total Covered Percent 
Totals          11    11      100.00  
Total Bits      262   262     100.00  
Total Bits 0->1 131   131     100.00  
Total Bits 1->0 131   131     100.00  

                              
Ports          8   8   100.00 
Port Bits      166 166 100.00 
Port Bits 0->1 83  83  100.00 
Port Bits 1->0 83  83  100.00 

                              
Signals          3  3  100.00 
Signal Bits      96 96 100.00 
Signal Bits 0->1 48 48 100.00 
Signal Bits 1->0 48 48 100.00 

Port Details
            Toggle Toggle 1->0 Toggle 0->1 Direction 
clk         Yes    Yes         Yes         INPUT     
rst         Yes    Yes         Yes         INPUT     
en          Yes    Yes         Yes         INPUT     
x_in[15:0]  Yes    Yes         Yes         INPUT     
w_in[15:0]  Yes    Yes         Yes         INPUT     
x_out[15:0] Yes    Yes         Yes         OUTPUT    
w_out[15:0] Yes    Yes         Yes         OUTPUT    
s_out[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[15:0]     Yes    Yes         Yes         
sum[15:0]      Yes    Yes         Yes         
sum_next[15:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[3].PE
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.86 100.00  99.72 


Module : 

SCORE  LINE   TOGGLE NAME       
100.00 100.00 100.00 SystolicPE 


Parent : 

SCORE  LINE   TOGGLE NAME  
100.00 --     100.00 dpath 


Subtrees :

SCORE  LINE   TOGGLE NAME       
 99.17 --      99.17 multiplier 
100.00 100.00 100.00 sum_reg    
100.00 100.00 100.00 w_reg      
100.00 100.00 100.00 x_reg      



-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[3].PE

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             42        1        1   100.00

41                        always_comb begin
42         1/1              sum_next = sum + prod;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[3].PE
                Total Covered Percent 
Totals          11    11      100.00  
Total Bits      262   262     100.00  
Total Bits 0->1 131   131     100.00  
Total Bits 1->0 131   131     100.00  

                              
Ports          8   8   100.00 
Port Bits      166 166 100.00 
Port Bits 0->1 83  83  100.00 
Port Bits 1->0 83  83  100.00 

                              
Signals          3  3  100.00 
Signal Bits      96 96 100.00 
Signal Bits 0->1 48 48 100.00 
Signal Bits 1->0 48 48 100.00 

Port Details
            Toggle Toggle 1->0 Toggle 0->1 Direction 
clk         Yes    Yes         Yes         INPUT     
rst         Yes    Yes         Yes         INPUT     
en          Yes    Yes         Yes         INPUT     
x_in[15:0]  Yes    Yes         Yes         INPUT     
w_in[15:0]  Yes    Yes         Yes         INPUT     
x_out[15:0] Yes    Yes         Yes         OUTPUT    
w_out[15:0] Yes    Yes         Yes         OUTPUT    
s_out[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[15:0]     Yes    Yes         Yes         
sum[15:0]      Yes    Yes         Yes         
sum_next[15:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[0].PE
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.86 100.00  99.72 


Module : 

SCORE  LINE   TOGGLE NAME       
100.00 100.00 100.00 SystolicPE 


Parent : 

SCORE  LINE   TOGGLE NAME  
100.00 --     100.00 dpath 


Subtrees :

SCORE  LINE   TOGGLE NAME       
 99.17 --      99.17 multiplier 
100.00 100.00 100.00 sum_reg    
100.00 100.00 100.00 w_reg      
100.00 100.00 100.00 x_reg      



-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[0].PE

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             42        1        1   100.00

41                        always_comb begin
42         1/1              sum_next = sum + prod;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[0].PE
                Total Covered Percent 
Totals          11    11      100.00  
Total Bits      262   262     100.00  
Total Bits 0->1 131   131     100.00  
Total Bits 1->0 131   131     100.00  

                              
Ports          8   8   100.00 
Port Bits      166 166 100.00 
Port Bits 0->1 83  83  100.00 
Port Bits 1->0 83  83  100.00 

                              
Signals          3  3  100.00 
Signal Bits      96 96 100.00 
Signal Bits 0->1 48 48 100.00 
Signal Bits 1->0 48 48 100.00 

Port Details
            Toggle Toggle 1->0 Toggle 0->1 Direction 
clk         Yes    Yes         Yes         INPUT     
rst         Yes    Yes         Yes         INPUT     
en          Yes    Yes         Yes         INPUT     
x_in[15:0]  Yes    Yes         Yes         INPUT     
w_in[15:0]  Yes    Yes         Yes         INPUT     
x_out[15:0] Yes    Yes         Yes         OUTPUT    
w_out[15:0] Yes    Yes         Yes         OUTPUT    
s_out[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[15:0]     Yes    Yes         Yes         
sum[15:0]      Yes    Yes         Yes         
sum_next[15:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[1].PE
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.86 100.00  99.72 


Module : 

SCORE  LINE   TOGGLE NAME       
100.00 100.00 100.00 SystolicPE 


Parent : 

SCORE  LINE   TOGGLE NAME  
100.00 --     100.00 dpath 


Subtrees :

SCORE  LINE   TOGGLE NAME       
 99.17 --      99.17 multiplier 
100.00 100.00 100.00 sum_reg    
100.00 100.00 100.00 w_reg      
100.00 100.00 100.00 x_reg      



-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[1].PE

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             42        1        1   100.00

41                        always_comb begin
42         1/1              sum_next = sum + prod;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[1].PE
                Total Covered Percent 
Totals          11    11      100.00  
Total Bits      262   262     100.00  
Total Bits 0->1 131   131     100.00  
Total Bits 1->0 131   131     100.00  

                              
Ports          8   8   100.00 
Port Bits      166 166 100.00 
Port Bits 0->1 83  83  100.00 
Port Bits 1->0 83  83  100.00 

                              
Signals          3  3  100.00 
Signal Bits      96 96 100.00 
Signal Bits 0->1 48 48 100.00 
Signal Bits 1->0 48 48 100.00 

Port Details
            Toggle Toggle 1->0 Toggle 0->1 Direction 
clk         Yes    Yes         Yes         INPUT     
rst         Yes    Yes         Yes         INPUT     
en          Yes    Yes         Yes         INPUT     
x_in[15:0]  Yes    Yes         Yes         INPUT     
w_in[15:0]  Yes    Yes         Yes         INPUT     
x_out[15:0] Yes    Yes         Yes         OUTPUT    
w_out[15:0] Yes    Yes         Yes         OUTPUT    
s_out[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[15:0]     Yes    Yes         Yes         
sum[15:0]      Yes    Yes         Yes         
sum_next[15:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[2].PE
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.86 100.00  99.72 


Module : 

SCORE  LINE   TOGGLE NAME       
100.00 100.00 100.00 SystolicPE 


Parent : 

SCORE  LINE   TOGGLE NAME  
100.00 --     100.00 dpath 


Subtrees :

SCORE  LINE   TOGGLE NAME       
 99.17 --      99.17 multiplier 
100.00 100.00 100.00 sum_reg    
100.00 100.00 100.00 w_reg      
100.00 100.00 100.00 x_reg      



-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[2].PE

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             42        1        1   100.00

41                        always_comb begin
42         1/1              sum_next = sum + prod;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[2].PE
                Total Covered Percent 
Totals          11    11      100.00  
Total Bits      262   262     100.00  
Total Bits 0->1 131   131     100.00  
Total Bits 1->0 131   131     100.00  

                              
Ports          8   8   100.00 
Port Bits      166 166 100.00 
Port Bits 0->1 83  83  100.00 
Port Bits 1->0 83  83  100.00 

                              
Signals          3  3  100.00 
Signal Bits      96 96 100.00 
Signal Bits 0->1 48 48 100.00 
Signal Bits 1->0 48 48 100.00 

Port Details
            Toggle Toggle 1->0 Toggle 0->1 Direction 
clk         Yes    Yes         Yes         INPUT     
rst         Yes    Yes         Yes         INPUT     
en          Yes    Yes         Yes         INPUT     
x_in[15:0]  Yes    Yes         Yes         INPUT     
w_in[15:0]  Yes    Yes         Yes         INPUT     
x_out[15:0] Yes    Yes         Yes         OUTPUT    
w_out[15:0] Yes    Yes         Yes         OUTPUT    
s_out[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[15:0]     Yes    Yes         Yes         
sum[15:0]      Yes    Yes         Yes         
sum_next[15:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[3].PE
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.86 100.00  99.72 


Module : 

SCORE  LINE   TOGGLE NAME       
100.00 100.00 100.00 SystolicPE 


Parent : 

SCORE  LINE   TOGGLE NAME  
100.00 --     100.00 dpath 


Subtrees :

SCORE  LINE   TOGGLE NAME       
 99.17 --      99.17 multiplier 
100.00 100.00 100.00 sum_reg    
100.00 100.00 100.00 w_reg      
100.00 100.00 100.00 x_reg      



-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[3].PE

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             42        1        1   100.00

41                        always_comb begin
42         1/1              sum_next = sum + prod;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[3].PE
                Total Covered Percent 
Totals          11    11      100.00  
Total Bits      262   262     100.00  
Total Bits 0->1 131   131     100.00  
Total Bits 1->0 131   131     100.00  

                              
Ports          8   8   100.00 
Port Bits      166 166 100.00 
Port Bits 0->1 83  83  100.00 
Port Bits 1->0 83  83  100.00 

                              
Signals          3  3  100.00 
Signal Bits      96 96 100.00 
Signal Bits 0->1 48 48 100.00 
Signal Bits 1->0 48 48 100.00 

Port Details
            Toggle Toggle 1->0 Toggle 0->1 Direction 
clk         Yes    Yes         Yes         INPUT     
rst         Yes    Yes         Yes         INPUT     
en          Yes    Yes         Yes         INPUT     
x_in[15:0]  Yes    Yes         Yes         INPUT     
w_in[15:0]  Yes    Yes         Yes         INPUT     
x_out[15:0] Yes    Yes         Yes         OUTPUT    
w_out[15:0] Yes    Yes         Yes         OUTPUT    
s_out[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
               Toggle Toggle 1->0 Toggle 0->1 
prod[15:0]     Yes    Yes         Yes         
sum[15:0]      Yes    Yes         Yes         
sum_next[15:0] Yes    Yes         Yes         


===============================================================================
Module : SyncFIFO
===============================================================================
SCORE  LINE   TOGGLE 
100.00 100.00 100.00 

Source File(s) : 

/home/js2992/c2s2/c2s2_ip/src/systolic/SyncFIFO.v

Module self-instances :

SCORE  LINE   TOGGLE NAME                                            
100.00 100.00 100.00 SystolicArray.dpath.g_tensor_fifo[0].TensorFIFO 
100.00 100.00 100.00 SystolicArray.dpath.g_tensor_fifo[1].TensorFIFO 
100.00 100.00 100.00 SystolicArray.dpath.g_tensor_fifo[2].TensorFIFO 
100.00 100.00 100.00 SystolicArray.dpath.g_tensor_fifo[3].TensorFIFO 
100.00 100.00 100.00 SystolicArray.dpath.g_weight_fifo[0].WeightFIFO 
100.00 100.00 100.00 SystolicArray.dpath.g_weight_fifo[1].WeightFIFO 
100.00 100.00 100.00 SystolicArray.dpath.g_weight_fifo[2].WeightFIFO 
100.00 100.00 100.00 SystolicArray.dpath.g_weight_fifo[3].WeightFIFO 



-------------------------------------------------------------------------------
Line Coverage for Module : SyncFIFO

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             59        2        2   100.00

58                        always_ff @(posedge clk) begin
59         1/1              if(wen & ~_full)
60         1/1                mem[w_ptr[PTR_WIDTH-2:0]] <= d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Module : SyncFIFO
                Total Covered Percent 
Totals          12    12      100.00  
Total Bits      92    92      100.00  
Total Bits 0->1 46    46      100.00  
Total Bits 1->0 46    46      100.00  

                            
Ports          8  8  100.00 
Port Bits      76 76 100.00 
Port Bits 0->1 38 38 100.00 
Port Bits 1->0 38 38 100.00 

                              
Signals          4  4  100.00 
Signal Bits      16 16 100.00 
Signal Bits 0->1 8  8  100.00 
Signal Bits 1->0 8  8  100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
rst     Yes    Yes         Yes         INPUT     
wen     Yes    Yes         Yes         INPUT     
ren     Yes    Yes         Yes         INPUT     
d[15:0] Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
full    Yes    Yes         Yes         OUTPUT    
empty   Yes    Yes         Yes         OUTPUT    

Signal Details
           Toggle Toggle 1->0 Toggle 0->1 
_full      Yes    Yes         Yes         
_empty     Yes    Yes         Yes         
r_ptr[2:0] Yes    Yes         Yes         
w_ptr[2:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_tensor_fifo[0].TensorFIFO
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME     
100.00 100.00 100.00 SyncFIFO 


Parent : 

SCORE  LINE   TOGGLE NAME  
100.00 --     100.00 dpath 


Subtrees :

SCORE  LINE   TOGGLE NAME      
100.00 100.00 100.00 r_ptr_blk 
100.00 100.00 100.00 w_ptr_blk 



-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_tensor_fifo[0].TensorFIFO

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             59        2        2   100.00

58                        always_ff @(posedge clk) begin
59         1/1              if(wen & ~_full)
60         1/1                mem[w_ptr[PTR_WIDTH-2:0]] <= d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_tensor_fifo[0].TensorFIFO
                Total Covered Percent 
Totals          12    12      100.00  
Total Bits      92    92      100.00  
Total Bits 0->1 46    46      100.00  
Total Bits 1->0 46    46      100.00  

                            
Ports          8  8  100.00 
Port Bits      76 76 100.00 
Port Bits 0->1 38 38 100.00 
Port Bits 1->0 38 38 100.00 

                              
Signals          4  4  100.00 
Signal Bits      16 16 100.00 
Signal Bits 0->1 8  8  100.00 
Signal Bits 1->0 8  8  100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
rst     Yes    Yes         Yes         INPUT     
wen     Yes    Yes         Yes         INPUT     
ren     Yes    Yes         Yes         INPUT     
d[15:0] Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
full    Yes    Yes         Yes         OUTPUT    
empty   Yes    Yes         Yes         OUTPUT    

Signal Details
           Toggle Toggle 1->0 Toggle 0->1 
_full      Yes    Yes         Yes         
_empty     Yes    Yes         Yes         
r_ptr[2:0] Yes    Yes         Yes         
w_ptr[2:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_tensor_fifo[1].TensorFIFO
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME     
100.00 100.00 100.00 SyncFIFO 


Parent : 

SCORE  LINE   TOGGLE NAME  
100.00 --     100.00 dpath 


Subtrees :

SCORE  LINE   TOGGLE NAME      
100.00 100.00 100.00 r_ptr_blk 
100.00 100.00 100.00 w_ptr_blk 



-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_tensor_fifo[1].TensorFIFO

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             59        2        2   100.00

58                        always_ff @(posedge clk) begin
59         1/1              if(wen & ~_full)
60         1/1                mem[w_ptr[PTR_WIDTH-2:0]] <= d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_tensor_fifo[1].TensorFIFO
                Total Covered Percent 
Totals          12    12      100.00  
Total Bits      92    92      100.00  
Total Bits 0->1 46    46      100.00  
Total Bits 1->0 46    46      100.00  

                            
Ports          8  8  100.00 
Port Bits      76 76 100.00 
Port Bits 0->1 38 38 100.00 
Port Bits 1->0 38 38 100.00 

                              
Signals          4  4  100.00 
Signal Bits      16 16 100.00 
Signal Bits 0->1 8  8  100.00 
Signal Bits 1->0 8  8  100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
rst     Yes    Yes         Yes         INPUT     
wen     Yes    Yes         Yes         INPUT     
ren     Yes    Yes         Yes         INPUT     
d[15:0] Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
full    Yes    Yes         Yes         OUTPUT    
empty   Yes    Yes         Yes         OUTPUT    

Signal Details
           Toggle Toggle 1->0 Toggle 0->1 
_full      Yes    Yes         Yes         
_empty     Yes    Yes         Yes         
r_ptr[2:0] Yes    Yes         Yes         
w_ptr[2:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_tensor_fifo[2].TensorFIFO
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME     
100.00 100.00 100.00 SyncFIFO 


Parent : 

SCORE  LINE   TOGGLE NAME  
100.00 --     100.00 dpath 


Subtrees :

SCORE  LINE   TOGGLE NAME      
100.00 100.00 100.00 r_ptr_blk 
100.00 100.00 100.00 w_ptr_blk 



-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_tensor_fifo[2].TensorFIFO

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             59        2        2   100.00

58                        always_ff @(posedge clk) begin
59         1/1              if(wen & ~_full)
60         1/1                mem[w_ptr[PTR_WIDTH-2:0]] <= d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_tensor_fifo[2].TensorFIFO
                Total Covered Percent 
Totals          12    12      100.00  
Total Bits      92    92      100.00  
Total Bits 0->1 46    46      100.00  
Total Bits 1->0 46    46      100.00  

                            
Ports          8  8  100.00 
Port Bits      76 76 100.00 
Port Bits 0->1 38 38 100.00 
Port Bits 1->0 38 38 100.00 

                              
Signals          4  4  100.00 
Signal Bits      16 16 100.00 
Signal Bits 0->1 8  8  100.00 
Signal Bits 1->0 8  8  100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
rst     Yes    Yes         Yes         INPUT     
wen     Yes    Yes         Yes         INPUT     
ren     Yes    Yes         Yes         INPUT     
d[15:0] Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
full    Yes    Yes         Yes         OUTPUT    
empty   Yes    Yes         Yes         OUTPUT    

Signal Details
           Toggle Toggle 1->0 Toggle 0->1 
_full      Yes    Yes         Yes         
_empty     Yes    Yes         Yes         
r_ptr[2:0] Yes    Yes         Yes         
w_ptr[2:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_tensor_fifo[3].TensorFIFO
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME     
100.00 100.00 100.00 SyncFIFO 


Parent : 

SCORE  LINE   TOGGLE NAME  
100.00 --     100.00 dpath 


Subtrees :

SCORE  LINE   TOGGLE NAME      
100.00 100.00 100.00 r_ptr_blk 
100.00 100.00 100.00 w_ptr_blk 



-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_tensor_fifo[3].TensorFIFO

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             59        2        2   100.00

58                        always_ff @(posedge clk) begin
59         1/1              if(wen & ~_full)
60         1/1                mem[w_ptr[PTR_WIDTH-2:0]] <= d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_tensor_fifo[3].TensorFIFO
                Total Covered Percent 
Totals          12    12      100.00  
Total Bits      92    92      100.00  
Total Bits 0->1 46    46      100.00  
Total Bits 1->0 46    46      100.00  

                            
Ports          8  8  100.00 
Port Bits      76 76 100.00 
Port Bits 0->1 38 38 100.00 
Port Bits 1->0 38 38 100.00 

                              
Signals          4  4  100.00 
Signal Bits      16 16 100.00 
Signal Bits 0->1 8  8  100.00 
Signal Bits 1->0 8  8  100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
rst     Yes    Yes         Yes         INPUT     
wen     Yes    Yes         Yes         INPUT     
ren     Yes    Yes         Yes         INPUT     
d[15:0] Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
full    Yes    Yes         Yes         OUTPUT    
empty   Yes    Yes         Yes         OUTPUT    

Signal Details
           Toggle Toggle 1->0 Toggle 0->1 
_full      Yes    Yes         Yes         
_empty     Yes    Yes         Yes         
r_ptr[2:0] Yes    Yes         Yes         
w_ptr[2:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_weight_fifo[0].WeightFIFO
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME     
100.00 100.00 100.00 SyncFIFO 


Parent : 

SCORE  LINE   TOGGLE NAME  
100.00 --     100.00 dpath 


Subtrees :

SCORE  LINE   TOGGLE NAME      
100.00 100.00 100.00 r_ptr_blk 
100.00 100.00 100.00 w_ptr_blk 



-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_weight_fifo[0].WeightFIFO

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             59        2        2   100.00

58                        always_ff @(posedge clk) begin
59         1/1              if(wen & ~_full)
60         1/1                mem[w_ptr[PTR_WIDTH-2:0]] <= d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_weight_fifo[0].WeightFIFO
                Total Covered Percent 
Totals          12    12      100.00  
Total Bits      92    92      100.00  
Total Bits 0->1 46    46      100.00  
Total Bits 1->0 46    46      100.00  

                            
Ports          8  8  100.00 
Port Bits      76 76 100.00 
Port Bits 0->1 38 38 100.00 
Port Bits 1->0 38 38 100.00 

                              
Signals          4  4  100.00 
Signal Bits      16 16 100.00 
Signal Bits 0->1 8  8  100.00 
Signal Bits 1->0 8  8  100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
rst     Yes    Yes         Yes         INPUT     
wen     Yes    Yes         Yes         INPUT     
ren     Yes    Yes         Yes         INPUT     
d[15:0] Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
full    Yes    Yes         Yes         OUTPUT    
empty   Yes    Yes         Yes         OUTPUT    

Signal Details
           Toggle Toggle 1->0 Toggle 0->1 
_full      Yes    Yes         Yes         
_empty     Yes    Yes         Yes         
r_ptr[2:0] Yes    Yes         Yes         
w_ptr[2:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_weight_fifo[1].WeightFIFO
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME     
100.00 100.00 100.00 SyncFIFO 


Parent : 

SCORE  LINE   TOGGLE NAME  
100.00 --     100.00 dpath 


Subtrees :

SCORE  LINE   TOGGLE NAME      
100.00 100.00 100.00 r_ptr_blk 
100.00 100.00 100.00 w_ptr_blk 



-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_weight_fifo[1].WeightFIFO

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             59        2        2   100.00

58                        always_ff @(posedge clk) begin
59         1/1              if(wen & ~_full)
60         1/1                mem[w_ptr[PTR_WIDTH-2:0]] <= d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_weight_fifo[1].WeightFIFO
                Total Covered Percent 
Totals          12    12      100.00  
Total Bits      92    92      100.00  
Total Bits 0->1 46    46      100.00  
Total Bits 1->0 46    46      100.00  

                            
Ports          8  8  100.00 
Port Bits      76 76 100.00 
Port Bits 0->1 38 38 100.00 
Port Bits 1->0 38 38 100.00 

                              
Signals          4  4  100.00 
Signal Bits      16 16 100.00 
Signal Bits 0->1 8  8  100.00 
Signal Bits 1->0 8  8  100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
rst     Yes    Yes         Yes         INPUT     
wen     Yes    Yes         Yes         INPUT     
ren     Yes    Yes         Yes         INPUT     
d[15:0] Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
full    Yes    Yes         Yes         OUTPUT    
empty   Yes    Yes         Yes         OUTPUT    

Signal Details
           Toggle Toggle 1->0 Toggle 0->1 
_full      Yes    Yes         Yes         
_empty     Yes    Yes         Yes         
r_ptr[2:0] Yes    Yes         Yes         
w_ptr[2:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_weight_fifo[2].WeightFIFO
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME     
100.00 100.00 100.00 SyncFIFO 


Parent : 

SCORE  LINE   TOGGLE NAME  
100.00 --     100.00 dpath 


Subtrees :

SCORE  LINE   TOGGLE NAME      
100.00 100.00 100.00 r_ptr_blk 
100.00 100.00 100.00 w_ptr_blk 



-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_weight_fifo[2].WeightFIFO

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             59        2        2   100.00

58                        always_ff @(posedge clk) begin
59         1/1              if(wen & ~_full)
60         1/1                mem[w_ptr[PTR_WIDTH-2:0]] <= d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_weight_fifo[2].WeightFIFO
                Total Covered Percent 
Totals          12    12      100.00  
Total Bits      92    92      100.00  
Total Bits 0->1 46    46      100.00  
Total Bits 1->0 46    46      100.00  

                            
Ports          8  8  100.00 
Port Bits      76 76 100.00 
Port Bits 0->1 38 38 100.00 
Port Bits 1->0 38 38 100.00 

                              
Signals          4  4  100.00 
Signal Bits      16 16 100.00 
Signal Bits 0->1 8  8  100.00 
Signal Bits 1->0 8  8  100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
rst     Yes    Yes         Yes         INPUT     
wen     Yes    Yes         Yes         INPUT     
ren     Yes    Yes         Yes         INPUT     
d[15:0] Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
full    Yes    Yes         Yes         OUTPUT    
empty   Yes    Yes         Yes         OUTPUT    

Signal Details
           Toggle Toggle 1->0 Toggle 0->1 
_full      Yes    Yes         Yes         
_empty     Yes    Yes         Yes         
r_ptr[2:0] Yes    Yes         Yes         
w_ptr[2:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_weight_fifo[3].WeightFIFO
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME     
100.00 100.00 100.00 SyncFIFO 


Parent : 

SCORE  LINE   TOGGLE NAME  
100.00 --     100.00 dpath 


Subtrees :

SCORE  LINE   TOGGLE NAME      
100.00 100.00 100.00 r_ptr_blk 
100.00 100.00 100.00 w_ptr_blk 



-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_weight_fifo[3].WeightFIFO

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             59        2        2   100.00

58                        always_ff @(posedge clk) begin
59         1/1              if(wen & ~_full)
60         1/1                mem[w_ptr[PTR_WIDTH-2:0]] <= d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_weight_fifo[3].WeightFIFO
                Total Covered Percent 
Totals          12    12      100.00  
Total Bits      92    92      100.00  
Total Bits 0->1 46    46      100.00  
Total Bits 1->0 46    46      100.00  

                            
Ports          8  8  100.00 
Port Bits      76 76 100.00 
Port Bits 0->1 38 38 100.00 
Port Bits 1->0 38 38 100.00 

                              
Signals          4  4  100.00 
Signal Bits      16 16 100.00 
Signal Bits 0->1 8  8  100.00 
Signal Bits 1->0 8  8  100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
rst     Yes    Yes         Yes         INPUT     
wen     Yes    Yes         Yes         INPUT     
ren     Yes    Yes         Yes         INPUT     
d[15:0] Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
full    Yes    Yes         Yes         OUTPUT    
empty   Yes    Yes         Yes         OUTPUT    

Signal Details
           Toggle Toggle 1->0 Toggle 0->1 
_full      Yes    Yes         Yes         
_empty     Yes    Yes         Yes         
r_ptr[2:0] Yes    Yes         Yes         
w_ptr[2:0] Yes    Yes         Yes         


===============================================================================
Module : cmn_EnResetReg
===============================================================================
SCORE  LINE   TOGGLE 
100.00 100.00 100.00 

Source File(s) : 

/home/js2992/c2s2/c2s2_ip/src/cmn/regs.v

Module self-instances :

SCORE  LINE   TOGGLE NAME                                                     
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[0].g_pe_cols[0].PE.sum_reg 
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[0].g_pe_cols[0].PE.x_reg   
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[0].g_pe_cols[0].PE.w_reg   
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[0].g_pe_cols[1].PE.sum_reg 
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[0].g_pe_cols[1].PE.x_reg   
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[0].g_pe_cols[1].PE.w_reg   
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[0].g_pe_cols[2].PE.sum_reg 
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[0].g_pe_cols[2].PE.x_reg   
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[0].g_pe_cols[2].PE.w_reg   
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[0].g_pe_cols[3].PE.sum_reg 
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[0].g_pe_cols[3].PE.x_reg   
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[0].g_pe_cols[3].PE.w_reg   
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[1].g_pe_cols[0].PE.sum_reg 
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[1].g_pe_cols[0].PE.x_reg   
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[1].g_pe_cols[0].PE.w_reg   
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[1].g_pe_cols[1].PE.sum_reg 
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[1].g_pe_cols[1].PE.x_reg   
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[1].g_pe_cols[1].PE.w_reg   
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[1].g_pe_cols[2].PE.sum_reg 
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[1].g_pe_cols[2].PE.x_reg   
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[1].g_pe_cols[2].PE.w_reg   
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[1].g_pe_cols[3].PE.sum_reg 
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[1].g_pe_cols[3].PE.x_reg   
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[1].g_pe_cols[3].PE.w_reg   
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[2].g_pe_cols[0].PE.sum_reg 
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[2].g_pe_cols[0].PE.x_reg   
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[2].g_pe_cols[0].PE.w_reg   
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[2].g_pe_cols[1].PE.sum_reg 
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[2].g_pe_cols[1].PE.x_reg   
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[2].g_pe_cols[1].PE.w_reg   
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[2].g_pe_cols[2].PE.sum_reg 
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[2].g_pe_cols[2].PE.x_reg   
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[2].g_pe_cols[2].PE.w_reg   
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[2].g_pe_cols[3].PE.sum_reg 
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[2].g_pe_cols[3].PE.x_reg   
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[2].g_pe_cols[3].PE.w_reg   
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[3].g_pe_cols[0].PE.sum_reg 
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[3].g_pe_cols[0].PE.x_reg   
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[3].g_pe_cols[0].PE.w_reg   
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[3].g_pe_cols[1].PE.sum_reg 
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[3].g_pe_cols[1].PE.x_reg   
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[3].g_pe_cols[1].PE.w_reg   
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[3].g_pe_cols[2].PE.sum_reg 
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[3].g_pe_cols[2].PE.x_reg   
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[3].g_pe_cols[2].PE.w_reg   
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[3].g_pe_cols[3].PE.sum_reg 
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[3].g_pe_cols[3].PE.x_reg   
100.00 100.00 100.00 SystolicArray.dpath.g_pe_rows[3].g_pe_cols[3].PE.w_reg   



-------------------------------------------------------------------------------
Line Coverage for Module : cmn_EnResetReg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Module : cmn_EnResetReg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[0].PE.sum_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[0].g_pe_cols[0].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[0].PE.sum_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[0].PE.sum_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[0].PE.x_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[0].g_pe_cols[0].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[0].PE.x_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[0].PE.x_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[0].PE.w_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[0].g_pe_cols[0].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[0].PE.w_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[0].PE.w_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[1].PE.sum_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[0].g_pe_cols[1].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[1].PE.sum_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[1].PE.sum_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[1].PE.x_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[0].g_pe_cols[1].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[1].PE.x_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[1].PE.x_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[1].PE.w_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[0].g_pe_cols[1].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[1].PE.w_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[1].PE.w_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[2].PE.sum_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[0].g_pe_cols[2].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[2].PE.sum_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[2].PE.sum_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[2].PE.x_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[0].g_pe_cols[2].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[2].PE.x_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[2].PE.x_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[2].PE.w_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[0].g_pe_cols[2].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[2].PE.w_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[2].PE.w_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[3].PE.sum_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[0].g_pe_cols[3].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[3].PE.sum_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[3].PE.sum_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[3].PE.x_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[0].g_pe_cols[3].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[3].PE.x_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[3].PE.x_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[3].PE.w_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[0].g_pe_cols[3].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[3].PE.w_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[0].g_pe_cols[3].PE.w_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[0].PE.sum_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[1].g_pe_cols[0].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[0].PE.sum_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[0].PE.sum_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[0].PE.x_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[1].g_pe_cols[0].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[0].PE.x_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[0].PE.x_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[0].PE.w_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[1].g_pe_cols[0].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[0].PE.w_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[0].PE.w_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[1].PE.sum_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[1].g_pe_cols[1].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[1].PE.sum_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[1].PE.sum_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[1].PE.x_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[1].g_pe_cols[1].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[1].PE.x_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[1].PE.x_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[1].PE.w_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[1].g_pe_cols[1].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[1].PE.w_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[1].PE.w_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[2].PE.sum_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[1].g_pe_cols[2].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[2].PE.sum_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[2].PE.sum_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[2].PE.x_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[1].g_pe_cols[2].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[2].PE.x_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[2].PE.x_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[2].PE.w_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[1].g_pe_cols[2].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[2].PE.w_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[2].PE.w_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[3].PE.sum_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[1].g_pe_cols[3].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[3].PE.sum_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[3].PE.sum_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[3].PE.x_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[1].g_pe_cols[3].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[3].PE.x_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[3].PE.x_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[3].PE.w_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[1].g_pe_cols[3].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[3].PE.w_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[1].g_pe_cols[3].PE.w_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[0].PE.sum_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[2].g_pe_cols[0].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[0].PE.sum_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[0].PE.sum_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[0].PE.x_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[2].g_pe_cols[0].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[0].PE.x_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[0].PE.x_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[0].PE.w_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[2].g_pe_cols[0].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[0].PE.w_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[0].PE.w_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[1].PE.sum_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[2].g_pe_cols[1].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[1].PE.sum_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[1].PE.sum_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[1].PE.x_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[2].g_pe_cols[1].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[1].PE.x_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[1].PE.x_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[1].PE.w_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[2].g_pe_cols[1].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[1].PE.w_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[1].PE.w_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[2].PE.sum_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[2].g_pe_cols[2].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[2].PE.sum_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[2].PE.sum_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[2].PE.x_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[2].g_pe_cols[2].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[2].PE.x_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[2].PE.x_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[2].PE.w_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[2].g_pe_cols[2].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[2].PE.w_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[2].PE.w_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[3].PE.sum_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[2].g_pe_cols[3].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[3].PE.sum_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[3].PE.sum_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[3].PE.x_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[2].g_pe_cols[3].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[3].PE.x_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[3].PE.x_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[3].PE.w_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[2].g_pe_cols[3].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[3].PE.w_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[2].g_pe_cols[3].PE.w_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[0].PE.sum_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[3].g_pe_cols[0].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[0].PE.sum_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[0].PE.sum_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[0].PE.x_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[3].g_pe_cols[0].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[0].PE.x_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[0].PE.x_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[0].PE.w_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[3].g_pe_cols[0].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[0].PE.w_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[0].PE.w_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[1].PE.sum_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[3].g_pe_cols[1].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[1].PE.sum_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[1].PE.sum_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[1].PE.x_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[3].g_pe_cols[1].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[1].PE.x_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[1].PE.x_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[1].PE.w_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[3].g_pe_cols[1].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[1].PE.w_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[1].PE.w_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[2].PE.sum_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[3].g_pe_cols[2].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[2].PE.sum_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[2].PE.sum_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[2].PE.x_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[3].g_pe_cols[2].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[2].PE.x_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[2].PE.x_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[2].PE.w_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[3].g_pe_cols[2].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[2].PE.w_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[2].PE.w_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[3].PE.sum_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[3].g_pe_cols[3].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[3].PE.sum_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[3].PE.sum_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[3].PE.x_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[3].g_pe_cols[3].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[3].PE.x_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[3].PE.x_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[3].PE.w_reg
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME           
100.00 100.00 100.00 cmn_EnResetReg 


Parent : 

SCORE  LINE   TOGGLE NAME                         
100.00 100.00 100.00 g_pe_rows[3].g_pe_cols[3].PE 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[3].PE.w_reg

             Line No.   Total   Covered  Percent
TOTAL                        2        2   100.00
ALWAYS             83        2        2   100.00

82                      
83         2/2            always_ff @(posedge clk) if (reset || en) q <= reset ? p_nbits'(p_reset_value) : d;
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_pe_rows[3].g_pe_cols[3].PE.w_reg
                Total Covered Percent 
Totals          5     5       100.00  
Total Bits      70    70      100.00  
Total Bits 0->1 35    35      100.00  
Total Bits 1->0 35    35      100.00  

                            
Ports          5  5  100.00 
Port Bits      70 70 100.00 
Port Bits 0->1 35 35 100.00 
Port Bits 1->0 35 35 100.00 

Port Details
        Toggle Toggle 1->0 Toggle 0->1 Direction 
clk     Yes    Yes         Yes         INPUT     
reset   Yes    Yes         Yes         INPUT     
q[15:0] Yes    Yes         Yes         OUTPUT    
d[15:0] Yes    Yes         Yes         INPUT     
en      Yes    Yes         Yes         INPUT     


===============================================================================
Module : SystolicDpath
===============================================================================
SCORE  LINE   TOGGLE 
100.00 --     100.00 

Source File(s) : 

/home/js2992/c2s2/c2s2_ip/src/systolic/SystolicDpath.v

Module self-instances :

SCORE  LINE   TOGGLE NAME                
100.00 --     100.00 SystolicArray.dpath 



-------------------------------------------------------------------------------
Toggle Coverage for Module : SystolicDpath
                Total Covered Percent 
Totals          7     7       100.00  
Total Bits      48    48      100.00  
Total Bits 0->1 24    24      100.00  
Total Bits 1->0 24    24      100.00  

                            
Ports          7  7  100.00 
Port Bits      48 48 100.00 
Port Bits 0->1 24 24 100.00 
Port Bits 1->0 24 24 100.00 

Port Details
              Toggle Toggle 1->0 Toggle 0->1 Direction 
clk           Yes    Yes         Yes         INPUT     
rst           Yes    Yes         Yes         INPUT     
mac_en        Yes    Yes         Yes         INPUT     
out_en        Yes    Yes         Yes         INPUT     
out_rsel[1:0] Yes    Yes         Yes         INPUT     
out_csel[1:0] Yes    Yes         Yes         INPUT     
b_s_out[15:0] Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 --     100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.87 100.00  99.75 


Module : 

SCORE  LINE   TOGGLE NAME          
100.00 --     100.00 SystolicDpath 


Parent : 

SCORE  LINE   TOGGLE NAME          
100.00 --     100.00 SystolicArray 


Subtrees :

SCORE  LINE   TOGGLE NAME                         
 99.86 100.00  99.72 g_pe_rows[0].g_pe_cols[0].PE 
 99.86 100.00  99.72 g_pe_rows[0].g_pe_cols[1].PE 
 99.86 100.00  99.72 g_pe_rows[0].g_pe_cols[2].PE 
 99.86 100.00  99.72 g_pe_rows[0].g_pe_cols[3].PE 
 99.86 100.00  99.72 g_pe_rows[1].g_pe_cols[0].PE 
 99.86 100.00  99.72 g_pe_rows[1].g_pe_cols[1].PE 
 99.86 100.00  99.72 g_pe_rows[1].g_pe_cols[2].PE 
 99.86 100.00  99.72 g_pe_rows[1].g_pe_cols[3].PE 
 99.86 100.00  99.72 g_pe_rows[2].g_pe_cols[0].PE 
 99.86 100.00  99.72 g_pe_rows[2].g_pe_cols[1].PE 
 99.86 100.00  99.72 g_pe_rows[2].g_pe_cols[2].PE 
 99.86 100.00  99.72 g_pe_rows[2].g_pe_cols[3].PE 
 99.86 100.00  99.72 g_pe_rows[3].g_pe_cols[0].PE 
 99.86 100.00  99.72 g_pe_rows[3].g_pe_cols[1].PE 
 99.86 100.00  99.72 g_pe_rows[3].g_pe_cols[2].PE 
 99.86 100.00  99.72 g_pe_rows[3].g_pe_cols[3].PE 
100.00 100.00 100.00 g_tensor_fifo[0].TensorFIFO  
100.00 100.00 100.00 g_tensor_fifo[1].TensorFIFO  
100.00 100.00 100.00 g_tensor_fifo[2].TensorFIFO  
100.00 100.00 100.00 g_tensor_fifo[3].TensorFIFO  
100.00 100.00 100.00 g_weight_fifo[0].WeightFIFO  
100.00 100.00 100.00 g_weight_fifo[1].WeightFIFO  
100.00 100.00 100.00 g_weight_fifo[2].WeightFIFO  
100.00 100.00 100.00 g_weight_fifo[3].WeightFIFO  



-------------------------------------------------------------------------------
Since this is the module's only instance, the coverage report is the same as for the module.
===============================================================================
Module : SyncFIFO_ReadPtr
===============================================================================
SCORE  LINE   TOGGLE 
100.00 100.00 100.00 

Source File(s) : 

/home/js2992/c2s2/c2s2_ip/src/systolic/SyncFIFO_ReadPtr.v

Module self-instances :

SCORE  LINE   TOGGLE NAME                                                      
100.00 100.00 100.00 SystolicArray.dpath.g_tensor_fifo[0].TensorFIFO.r_ptr_blk 
100.00 100.00 100.00 SystolicArray.dpath.g_tensor_fifo[1].TensorFIFO.r_ptr_blk 
100.00 100.00 100.00 SystolicArray.dpath.g_tensor_fifo[2].TensorFIFO.r_ptr_blk 
100.00 100.00 100.00 SystolicArray.dpath.g_tensor_fifo[3].TensorFIFO.r_ptr_blk 
100.00 100.00 100.00 SystolicArray.dpath.g_weight_fifo[0].WeightFIFO.r_ptr_blk 
100.00 100.00 100.00 SystolicArray.dpath.g_weight_fifo[1].WeightFIFO.r_ptr_blk 
100.00 100.00 100.00 SystolicArray.dpath.g_weight_fifo[2].WeightFIFO.r_ptr_blk 
100.00 100.00 100.00 SystolicArray.dpath.g_weight_fifo[3].WeightFIFO.r_ptr_blk 



-------------------------------------------------------------------------------
Line Coverage for Module : SyncFIFO_ReadPtr

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             24        1        1   100.00

23                        always_ff @(posedge clk) begin
24         1/1              _r_ptr <= (rst ? 0 : _r_ptr_next);

-------------------------------------------------------------------------------
Toggle Coverage for Module : SyncFIFO_ReadPtr
                Total Covered Percent 
Totals          9     9       100.00  
Total Bits      34    34      100.00  
Total Bits 0->1 17    17      100.00  
Total Bits 1->0 17    17      100.00  

                            
Ports          6  6  100.00 
Port Bits      20 20 100.00 
Port Bits 0->1 10 10 100.00 
Port Bits 1->0 10 10 100.00 

                              
Signals          3  3  100.00 
Signal Bits      14 14 100.00 
Signal Bits 0->1 7  7  100.00 
Signal Bits 1->0 7  7  100.00 

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
clk        Yes    Yes         Yes         INPUT     
rst        Yes    Yes         Yes         INPUT     
ren        Yes    Yes         Yes         INPUT     
w_ptr[2:0] Yes    Yes         Yes         INPUT     
r_ptr[2:0] Yes    Yes         Yes         OUTPUT    
empty      Yes    Yes         Yes         OUTPUT    

Signal Details
                 Toggle Toggle 1->0 Toggle 0->1 
_empty           Yes    Yes         Yes         
_r_ptr[2:0]      Yes    Yes         Yes         
_r_ptr_next[2:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_tensor_fifo[0].TensorFIFO.r_ptr_blk
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME             
100.00 100.00 100.00 SyncFIFO_ReadPtr 


Parent : 

SCORE  LINE   TOGGLE NAME                        
100.00 100.00 100.00 g_tensor_fifo[0].TensorFIFO 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_tensor_fifo[0].TensorFIFO.r_ptr_blk

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             24        1        1   100.00

23                        always_ff @(posedge clk) begin
24         1/1              _r_ptr <= (rst ? 0 : _r_ptr_next);

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_tensor_fifo[0].TensorFIFO.r_ptr_blk
                Total Covered Percent 
Totals          9     9       100.00  
Total Bits      34    34      100.00  
Total Bits 0->1 17    17      100.00  
Total Bits 1->0 17    17      100.00  

                            
Ports          6  6  100.00 
Port Bits      20 20 100.00 
Port Bits 0->1 10 10 100.00 
Port Bits 1->0 10 10 100.00 

                              
Signals          3  3  100.00 
Signal Bits      14 14 100.00 
Signal Bits 0->1 7  7  100.00 
Signal Bits 1->0 7  7  100.00 

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
clk        Yes    Yes         Yes         INPUT     
rst        Yes    Yes         Yes         INPUT     
ren        Yes    Yes         Yes         INPUT     
w_ptr[2:0] Yes    Yes         Yes         INPUT     
r_ptr[2:0] Yes    Yes         Yes         OUTPUT    
empty      Yes    Yes         Yes         OUTPUT    

Signal Details
                 Toggle Toggle 1->0 Toggle 0->1 
_empty           Yes    Yes         Yes         
_r_ptr[2:0]      Yes    Yes         Yes         
_r_ptr_next[2:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_tensor_fifo[1].TensorFIFO.r_ptr_blk
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME             
100.00 100.00 100.00 SyncFIFO_ReadPtr 


Parent : 

SCORE  LINE   TOGGLE NAME                        
100.00 100.00 100.00 g_tensor_fifo[1].TensorFIFO 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_tensor_fifo[1].TensorFIFO.r_ptr_blk

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             24        1        1   100.00

23                        always_ff @(posedge clk) begin
24         1/1              _r_ptr <= (rst ? 0 : _r_ptr_next);

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_tensor_fifo[1].TensorFIFO.r_ptr_blk
                Total Covered Percent 
Totals          9     9       100.00  
Total Bits      34    34      100.00  
Total Bits 0->1 17    17      100.00  
Total Bits 1->0 17    17      100.00  

                            
Ports          6  6  100.00 
Port Bits      20 20 100.00 
Port Bits 0->1 10 10 100.00 
Port Bits 1->0 10 10 100.00 

                              
Signals          3  3  100.00 
Signal Bits      14 14 100.00 
Signal Bits 0->1 7  7  100.00 
Signal Bits 1->0 7  7  100.00 

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
clk        Yes    Yes         Yes         INPUT     
rst        Yes    Yes         Yes         INPUT     
ren        Yes    Yes         Yes         INPUT     
w_ptr[2:0] Yes    Yes         Yes         INPUT     
r_ptr[2:0] Yes    Yes         Yes         OUTPUT    
empty      Yes    Yes         Yes         OUTPUT    

Signal Details
                 Toggle Toggle 1->0 Toggle 0->1 
_empty           Yes    Yes         Yes         
_r_ptr[2:0]      Yes    Yes         Yes         
_r_ptr_next[2:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_tensor_fifo[2].TensorFIFO.r_ptr_blk
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME             
100.00 100.00 100.00 SyncFIFO_ReadPtr 


Parent : 

SCORE  LINE   TOGGLE NAME                        
100.00 100.00 100.00 g_tensor_fifo[2].TensorFIFO 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_tensor_fifo[2].TensorFIFO.r_ptr_blk

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             24        1        1   100.00

23                        always_ff @(posedge clk) begin
24         1/1              _r_ptr <= (rst ? 0 : _r_ptr_next);

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_tensor_fifo[2].TensorFIFO.r_ptr_blk
                Total Covered Percent 
Totals          9     9       100.00  
Total Bits      34    34      100.00  
Total Bits 0->1 17    17      100.00  
Total Bits 1->0 17    17      100.00  

                            
Ports          6  6  100.00 
Port Bits      20 20 100.00 
Port Bits 0->1 10 10 100.00 
Port Bits 1->0 10 10 100.00 

                              
Signals          3  3  100.00 
Signal Bits      14 14 100.00 
Signal Bits 0->1 7  7  100.00 
Signal Bits 1->0 7  7  100.00 

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
clk        Yes    Yes         Yes         INPUT     
rst        Yes    Yes         Yes         INPUT     
ren        Yes    Yes         Yes         INPUT     
w_ptr[2:0] Yes    Yes         Yes         INPUT     
r_ptr[2:0] Yes    Yes         Yes         OUTPUT    
empty      Yes    Yes         Yes         OUTPUT    

Signal Details
                 Toggle Toggle 1->0 Toggle 0->1 
_empty           Yes    Yes         Yes         
_r_ptr[2:0]      Yes    Yes         Yes         
_r_ptr_next[2:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_tensor_fifo[3].TensorFIFO.r_ptr_blk
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME             
100.00 100.00 100.00 SyncFIFO_ReadPtr 


Parent : 

SCORE  LINE   TOGGLE NAME                        
100.00 100.00 100.00 g_tensor_fifo[3].TensorFIFO 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_tensor_fifo[3].TensorFIFO.r_ptr_blk

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             24        1        1   100.00

23                        always_ff @(posedge clk) begin
24         1/1              _r_ptr <= (rst ? 0 : _r_ptr_next);

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_tensor_fifo[3].TensorFIFO.r_ptr_blk
                Total Covered Percent 
Totals          9     9       100.00  
Total Bits      34    34      100.00  
Total Bits 0->1 17    17      100.00  
Total Bits 1->0 17    17      100.00  

                            
Ports          6  6  100.00 
Port Bits      20 20 100.00 
Port Bits 0->1 10 10 100.00 
Port Bits 1->0 10 10 100.00 

                              
Signals          3  3  100.00 
Signal Bits      14 14 100.00 
Signal Bits 0->1 7  7  100.00 
Signal Bits 1->0 7  7  100.00 

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
clk        Yes    Yes         Yes         INPUT     
rst        Yes    Yes         Yes         INPUT     
ren        Yes    Yes         Yes         INPUT     
w_ptr[2:0] Yes    Yes         Yes         INPUT     
r_ptr[2:0] Yes    Yes         Yes         OUTPUT    
empty      Yes    Yes         Yes         OUTPUT    

Signal Details
                 Toggle Toggle 1->0 Toggle 0->1 
_empty           Yes    Yes         Yes         
_r_ptr[2:0]      Yes    Yes         Yes         
_r_ptr_next[2:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_weight_fifo[0].WeightFIFO.r_ptr_blk
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME             
100.00 100.00 100.00 SyncFIFO_ReadPtr 


Parent : 

SCORE  LINE   TOGGLE NAME                        
100.00 100.00 100.00 g_weight_fifo[0].WeightFIFO 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_weight_fifo[0].WeightFIFO.r_ptr_blk

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             24        1        1   100.00

23                        always_ff @(posedge clk) begin
24         1/1              _r_ptr <= (rst ? 0 : _r_ptr_next);

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_weight_fifo[0].WeightFIFO.r_ptr_blk
                Total Covered Percent 
Totals          9     9       100.00  
Total Bits      34    34      100.00  
Total Bits 0->1 17    17      100.00  
Total Bits 1->0 17    17      100.00  

                            
Ports          6  6  100.00 
Port Bits      20 20 100.00 
Port Bits 0->1 10 10 100.00 
Port Bits 1->0 10 10 100.00 

                              
Signals          3  3  100.00 
Signal Bits      14 14 100.00 
Signal Bits 0->1 7  7  100.00 
Signal Bits 1->0 7  7  100.00 

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
clk        Yes    Yes         Yes         INPUT     
rst        Yes    Yes         Yes         INPUT     
ren        Yes    Yes         Yes         INPUT     
w_ptr[2:0] Yes    Yes         Yes         INPUT     
r_ptr[2:0] Yes    Yes         Yes         OUTPUT    
empty      Yes    Yes         Yes         OUTPUT    

Signal Details
                 Toggle Toggle 1->0 Toggle 0->1 
_empty           Yes    Yes         Yes         
_r_ptr[2:0]      Yes    Yes         Yes         
_r_ptr_next[2:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_weight_fifo[1].WeightFIFO.r_ptr_blk
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME             
100.00 100.00 100.00 SyncFIFO_ReadPtr 


Parent : 

SCORE  LINE   TOGGLE NAME                        
100.00 100.00 100.00 g_weight_fifo[1].WeightFIFO 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_weight_fifo[1].WeightFIFO.r_ptr_blk

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             24        1        1   100.00

23                        always_ff @(posedge clk) begin
24         1/1              _r_ptr <= (rst ? 0 : _r_ptr_next);

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_weight_fifo[1].WeightFIFO.r_ptr_blk
                Total Covered Percent 
Totals          9     9       100.00  
Total Bits      34    34      100.00  
Total Bits 0->1 17    17      100.00  
Total Bits 1->0 17    17      100.00  

                            
Ports          6  6  100.00 
Port Bits      20 20 100.00 
Port Bits 0->1 10 10 100.00 
Port Bits 1->0 10 10 100.00 

                              
Signals          3  3  100.00 
Signal Bits      14 14 100.00 
Signal Bits 0->1 7  7  100.00 
Signal Bits 1->0 7  7  100.00 

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
clk        Yes    Yes         Yes         INPUT     
rst        Yes    Yes         Yes         INPUT     
ren        Yes    Yes         Yes         INPUT     
w_ptr[2:0] Yes    Yes         Yes         INPUT     
r_ptr[2:0] Yes    Yes         Yes         OUTPUT    
empty      Yes    Yes         Yes         OUTPUT    

Signal Details
                 Toggle Toggle 1->0 Toggle 0->1 
_empty           Yes    Yes         Yes         
_r_ptr[2:0]      Yes    Yes         Yes         
_r_ptr_next[2:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_weight_fifo[2].WeightFIFO.r_ptr_blk
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME             
100.00 100.00 100.00 SyncFIFO_ReadPtr 


Parent : 

SCORE  LINE   TOGGLE NAME                        
100.00 100.00 100.00 g_weight_fifo[2].WeightFIFO 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_weight_fifo[2].WeightFIFO.r_ptr_blk

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             24        1        1   100.00

23                        always_ff @(posedge clk) begin
24         1/1              _r_ptr <= (rst ? 0 : _r_ptr_next);

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_weight_fifo[2].WeightFIFO.r_ptr_blk
                Total Covered Percent 
Totals          9     9       100.00  
Total Bits      34    34      100.00  
Total Bits 0->1 17    17      100.00  
Total Bits 1->0 17    17      100.00  

                            
Ports          6  6  100.00 
Port Bits      20 20 100.00 
Port Bits 0->1 10 10 100.00 
Port Bits 1->0 10 10 100.00 

                              
Signals          3  3  100.00 
Signal Bits      14 14 100.00 
Signal Bits 0->1 7  7  100.00 
Signal Bits 1->0 7  7  100.00 

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
clk        Yes    Yes         Yes         INPUT     
rst        Yes    Yes         Yes         INPUT     
ren        Yes    Yes         Yes         INPUT     
w_ptr[2:0] Yes    Yes         Yes         INPUT     
r_ptr[2:0] Yes    Yes         Yes         OUTPUT    
empty      Yes    Yes         Yes         OUTPUT    

Signal Details
                 Toggle Toggle 1->0 Toggle 0->1 
_empty           Yes    Yes         Yes         
_r_ptr[2:0]      Yes    Yes         Yes         
_r_ptr_next[2:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_weight_fifo[3].WeightFIFO.r_ptr_blk
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME             
100.00 100.00 100.00 SyncFIFO_ReadPtr 


Parent : 

SCORE  LINE   TOGGLE NAME                        
100.00 100.00 100.00 g_weight_fifo[3].WeightFIFO 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_weight_fifo[3].WeightFIFO.r_ptr_blk

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             24        1        1   100.00

23                        always_ff @(posedge clk) begin
24         1/1              _r_ptr <= (rst ? 0 : _r_ptr_next);

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_weight_fifo[3].WeightFIFO.r_ptr_blk
                Total Covered Percent 
Totals          9     9       100.00  
Total Bits      34    34      100.00  
Total Bits 0->1 17    17      100.00  
Total Bits 1->0 17    17      100.00  

                            
Ports          6  6  100.00 
Port Bits      20 20 100.00 
Port Bits 0->1 10 10 100.00 
Port Bits 1->0 10 10 100.00 

                              
Signals          3  3  100.00 
Signal Bits      14 14 100.00 
Signal Bits 0->1 7  7  100.00 
Signal Bits 1->0 7  7  100.00 

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
clk        Yes    Yes         Yes         INPUT     
rst        Yes    Yes         Yes         INPUT     
ren        Yes    Yes         Yes         INPUT     
w_ptr[2:0] Yes    Yes         Yes         INPUT     
r_ptr[2:0] Yes    Yes         Yes         OUTPUT    
empty      Yes    Yes         Yes         OUTPUT    

Signal Details
                 Toggle Toggle 1->0 Toggle 0->1 
_empty           Yes    Yes         Yes         
_r_ptr[2:0]      Yes    Yes         Yes         
_r_ptr_next[2:0] Yes    Yes         Yes         


===============================================================================
Module : SystolicArray
===============================================================================
SCORE  LINE   TOGGLE 
100.00 --     100.00 

Source File(s) : 

/home/js2992/c2s2/c2s2_ip/src/systolic/SystolicArray.v

Module self-instances :

SCORE  LINE   TOGGLE NAME          
100.00 --     100.00 SystolicArray 



-------------------------------------------------------------------------------
Toggle Coverage for Module : SystolicArray
                Total Covered Percent 
Totals          13    13      100.00  
Total Bits      60    60      100.00  
Total Bits 0->1 30    30      100.00  
Total Bits 1->0 30    30      100.00  

                            
Ports          11 11 100.00 
Port Bits      56 56 100.00 
Port Bits 0->1 28 28 100.00 
Port Bits 1->0 28 28 100.00 

                            
Signals          2 2 100.00 
Signal Bits      4 4 100.00 
Signal Bits 0->1 2 2 100.00 
Signal Bits 1->0 2 2 100.00 

Port Details
              Toggle Toggle 1->0 Toggle 0->1 Direction 
clk           Yes    Yes         Yes         INPUT     
rst           Yes    Yes         Yes         INPUT     
x_recv_val    Yes    Yes         Yes         INPUT     
x_recv_rdy    Yes    Yes         Yes         OUTPUT    
w_recv_val    Yes    Yes         Yes         INPUT     
w_recv_rdy    Yes    Yes         Yes         OUTPUT    
mac_rdy       Yes    Yes         Yes         OUTPUT    
out_rdy       Yes    Yes         Yes         OUTPUT    
out_rsel[1:0] Yes    Yes         Yes         INPUT     
out_csel[1:0] Yes    Yes         Yes         INPUT     
b_s_out[15:0] Yes    Yes         Yes         OUTPUT    

Signal Details
       Toggle Toggle 1->0 Toggle 0->1 
mac_en Yes    Yes         Yes         
out_en Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 --     100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
 99.31  98.86  99.75 


Module : 

SCORE  LINE   TOGGLE NAME          
100.00 --     100.00 SystolicArray 


Parent : 

none
----------------


Subtrees :

SCORE  LINE   TOGGLE NAME  
 96.88  93.75 100.00 ctrl  
 99.87 100.00  99.75 dpath 



-------------------------------------------------------------------------------
Since this is the module's only instance, the coverage report is the same as for the module.
===============================================================================
Module : SyncFIFO_WritePtr
===============================================================================
SCORE  LINE   TOGGLE 
100.00 100.00 100.00 

Source File(s) : 

/home/js2992/c2s2/c2s2_ip/src/systolic/SyncFIFO_WritePtr.v

Module self-instances :

SCORE  LINE   TOGGLE NAME                                                      
100.00 100.00 100.00 SystolicArray.dpath.g_tensor_fifo[0].TensorFIFO.w_ptr_blk 
100.00 100.00 100.00 SystolicArray.dpath.g_tensor_fifo[1].TensorFIFO.w_ptr_blk 
100.00 100.00 100.00 SystolicArray.dpath.g_tensor_fifo[2].TensorFIFO.w_ptr_blk 
100.00 100.00 100.00 SystolicArray.dpath.g_tensor_fifo[3].TensorFIFO.w_ptr_blk 
100.00 100.00 100.00 SystolicArray.dpath.g_weight_fifo[0].WeightFIFO.w_ptr_blk 
100.00 100.00 100.00 SystolicArray.dpath.g_weight_fifo[1].WeightFIFO.w_ptr_blk 
100.00 100.00 100.00 SystolicArray.dpath.g_weight_fifo[2].WeightFIFO.w_ptr_blk 
100.00 100.00 100.00 SystolicArray.dpath.g_weight_fifo[3].WeightFIFO.w_ptr_blk 



-------------------------------------------------------------------------------
Line Coverage for Module : SyncFIFO_WritePtr

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             24        1        1   100.00

23                        always_ff @(posedge clk) begin
24         1/1              _w_ptr <= (rst ? 0 : _w_ptr_next);

-------------------------------------------------------------------------------
Toggle Coverage for Module : SyncFIFO_WritePtr
                Total Covered Percent 
Totals          9     9       100.00  
Total Bits      34    34      100.00  
Total Bits 0->1 17    17      100.00  
Total Bits 1->0 17    17      100.00  

                            
Ports          6  6  100.00 
Port Bits      20 20 100.00 
Port Bits 0->1 10 10 100.00 
Port Bits 1->0 10 10 100.00 

                              
Signals          3  3  100.00 
Signal Bits      14 14 100.00 
Signal Bits 0->1 7  7  100.00 
Signal Bits 1->0 7  7  100.00 

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
clk        Yes    Yes         Yes         INPUT     
rst        Yes    Yes         Yes         INPUT     
wen        Yes    Yes         Yes         INPUT     
r_ptr[2:0] Yes    Yes         Yes         INPUT     
w_ptr[2:0] Yes    Yes         Yes         OUTPUT    
full       Yes    Yes         Yes         OUTPUT    

Signal Details
                 Toggle Toggle 1->0 Toggle 0->1 
_full            Yes    Yes         Yes         
_w_ptr[2:0]      Yes    Yes         Yes         
_w_ptr_next[2:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_tensor_fifo[0].TensorFIFO.w_ptr_blk
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME              
100.00 100.00 100.00 SyncFIFO_WritePtr 


Parent : 

SCORE  LINE   TOGGLE NAME                        
100.00 100.00 100.00 g_tensor_fifo[0].TensorFIFO 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_tensor_fifo[0].TensorFIFO.w_ptr_blk

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             24        1        1   100.00

23                        always_ff @(posedge clk) begin
24         1/1              _w_ptr <= (rst ? 0 : _w_ptr_next);

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_tensor_fifo[0].TensorFIFO.w_ptr_blk
                Total Covered Percent 
Totals          9     9       100.00  
Total Bits      34    34      100.00  
Total Bits 0->1 17    17      100.00  
Total Bits 1->0 17    17      100.00  

                            
Ports          6  6  100.00 
Port Bits      20 20 100.00 
Port Bits 0->1 10 10 100.00 
Port Bits 1->0 10 10 100.00 

                              
Signals          3  3  100.00 
Signal Bits      14 14 100.00 
Signal Bits 0->1 7  7  100.00 
Signal Bits 1->0 7  7  100.00 

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
clk        Yes    Yes         Yes         INPUT     
rst        Yes    Yes         Yes         INPUT     
wen        Yes    Yes         Yes         INPUT     
r_ptr[2:0] Yes    Yes         Yes         INPUT     
w_ptr[2:0] Yes    Yes         Yes         OUTPUT    
full       Yes    Yes         Yes         OUTPUT    

Signal Details
                 Toggle Toggle 1->0 Toggle 0->1 
_full            Yes    Yes         Yes         
_w_ptr[2:0]      Yes    Yes         Yes         
_w_ptr_next[2:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_tensor_fifo[1].TensorFIFO.w_ptr_blk
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME              
100.00 100.00 100.00 SyncFIFO_WritePtr 


Parent : 

SCORE  LINE   TOGGLE NAME                        
100.00 100.00 100.00 g_tensor_fifo[1].TensorFIFO 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_tensor_fifo[1].TensorFIFO.w_ptr_blk

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             24        1        1   100.00

23                        always_ff @(posedge clk) begin
24         1/1              _w_ptr <= (rst ? 0 : _w_ptr_next);

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_tensor_fifo[1].TensorFIFO.w_ptr_blk
                Total Covered Percent 
Totals          9     9       100.00  
Total Bits      34    34      100.00  
Total Bits 0->1 17    17      100.00  
Total Bits 1->0 17    17      100.00  

                            
Ports          6  6  100.00 
Port Bits      20 20 100.00 
Port Bits 0->1 10 10 100.00 
Port Bits 1->0 10 10 100.00 

                              
Signals          3  3  100.00 
Signal Bits      14 14 100.00 
Signal Bits 0->1 7  7  100.00 
Signal Bits 1->0 7  7  100.00 

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
clk        Yes    Yes         Yes         INPUT     
rst        Yes    Yes         Yes         INPUT     
wen        Yes    Yes         Yes         INPUT     
r_ptr[2:0] Yes    Yes         Yes         INPUT     
w_ptr[2:0] Yes    Yes         Yes         OUTPUT    
full       Yes    Yes         Yes         OUTPUT    

Signal Details
                 Toggle Toggle 1->0 Toggle 0->1 
_full            Yes    Yes         Yes         
_w_ptr[2:0]      Yes    Yes         Yes         
_w_ptr_next[2:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_tensor_fifo[2].TensorFIFO.w_ptr_blk
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME              
100.00 100.00 100.00 SyncFIFO_WritePtr 


Parent : 

SCORE  LINE   TOGGLE NAME                        
100.00 100.00 100.00 g_tensor_fifo[2].TensorFIFO 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_tensor_fifo[2].TensorFIFO.w_ptr_blk

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             24        1        1   100.00

23                        always_ff @(posedge clk) begin
24         1/1              _w_ptr <= (rst ? 0 : _w_ptr_next);

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_tensor_fifo[2].TensorFIFO.w_ptr_blk
                Total Covered Percent 
Totals          9     9       100.00  
Total Bits      34    34      100.00  
Total Bits 0->1 17    17      100.00  
Total Bits 1->0 17    17      100.00  

                            
Ports          6  6  100.00 
Port Bits      20 20 100.00 
Port Bits 0->1 10 10 100.00 
Port Bits 1->0 10 10 100.00 

                              
Signals          3  3  100.00 
Signal Bits      14 14 100.00 
Signal Bits 0->1 7  7  100.00 
Signal Bits 1->0 7  7  100.00 

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
clk        Yes    Yes         Yes         INPUT     
rst        Yes    Yes         Yes         INPUT     
wen        Yes    Yes         Yes         INPUT     
r_ptr[2:0] Yes    Yes         Yes         INPUT     
w_ptr[2:0] Yes    Yes         Yes         OUTPUT    
full       Yes    Yes         Yes         OUTPUT    

Signal Details
                 Toggle Toggle 1->0 Toggle 0->1 
_full            Yes    Yes         Yes         
_w_ptr[2:0]      Yes    Yes         Yes         
_w_ptr_next[2:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_tensor_fifo[3].TensorFIFO.w_ptr_blk
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME              
100.00 100.00 100.00 SyncFIFO_WritePtr 


Parent : 

SCORE  LINE   TOGGLE NAME                        
100.00 100.00 100.00 g_tensor_fifo[3].TensorFIFO 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_tensor_fifo[3].TensorFIFO.w_ptr_blk

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             24        1        1   100.00

23                        always_ff @(posedge clk) begin
24         1/1              _w_ptr <= (rst ? 0 : _w_ptr_next);

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_tensor_fifo[3].TensorFIFO.w_ptr_blk
                Total Covered Percent 
Totals          9     9       100.00  
Total Bits      34    34      100.00  
Total Bits 0->1 17    17      100.00  
Total Bits 1->0 17    17      100.00  

                            
Ports          6  6  100.00 
Port Bits      20 20 100.00 
Port Bits 0->1 10 10 100.00 
Port Bits 1->0 10 10 100.00 

                              
Signals          3  3  100.00 
Signal Bits      14 14 100.00 
Signal Bits 0->1 7  7  100.00 
Signal Bits 1->0 7  7  100.00 

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
clk        Yes    Yes         Yes         INPUT     
rst        Yes    Yes         Yes         INPUT     
wen        Yes    Yes         Yes         INPUT     
r_ptr[2:0] Yes    Yes         Yes         INPUT     
w_ptr[2:0] Yes    Yes         Yes         OUTPUT    
full       Yes    Yes         Yes         OUTPUT    

Signal Details
                 Toggle Toggle 1->0 Toggle 0->1 
_full            Yes    Yes         Yes         
_w_ptr[2:0]      Yes    Yes         Yes         
_w_ptr_next[2:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_weight_fifo[0].WeightFIFO.w_ptr_blk
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME              
100.00 100.00 100.00 SyncFIFO_WritePtr 


Parent : 

SCORE  LINE   TOGGLE NAME                        
100.00 100.00 100.00 g_weight_fifo[0].WeightFIFO 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_weight_fifo[0].WeightFIFO.w_ptr_blk

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             24        1        1   100.00

23                        always_ff @(posedge clk) begin
24         1/1              _w_ptr <= (rst ? 0 : _w_ptr_next);

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_weight_fifo[0].WeightFIFO.w_ptr_blk
                Total Covered Percent 
Totals          9     9       100.00  
Total Bits      34    34      100.00  
Total Bits 0->1 17    17      100.00  
Total Bits 1->0 17    17      100.00  

                            
Ports          6  6  100.00 
Port Bits      20 20 100.00 
Port Bits 0->1 10 10 100.00 
Port Bits 1->0 10 10 100.00 

                              
Signals          3  3  100.00 
Signal Bits      14 14 100.00 
Signal Bits 0->1 7  7  100.00 
Signal Bits 1->0 7  7  100.00 

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
clk        Yes    Yes         Yes         INPUT     
rst        Yes    Yes         Yes         INPUT     
wen        Yes    Yes         Yes         INPUT     
r_ptr[2:0] Yes    Yes         Yes         INPUT     
w_ptr[2:0] Yes    Yes         Yes         OUTPUT    
full       Yes    Yes         Yes         OUTPUT    

Signal Details
                 Toggle Toggle 1->0 Toggle 0->1 
_full            Yes    Yes         Yes         
_w_ptr[2:0]      Yes    Yes         Yes         
_w_ptr_next[2:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_weight_fifo[1].WeightFIFO.w_ptr_blk
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME              
100.00 100.00 100.00 SyncFIFO_WritePtr 


Parent : 

SCORE  LINE   TOGGLE NAME                        
100.00 100.00 100.00 g_weight_fifo[1].WeightFIFO 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_weight_fifo[1].WeightFIFO.w_ptr_blk

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             24        1        1   100.00

23                        always_ff @(posedge clk) begin
24         1/1              _w_ptr <= (rst ? 0 : _w_ptr_next);

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_weight_fifo[1].WeightFIFO.w_ptr_blk
                Total Covered Percent 
Totals          9     9       100.00  
Total Bits      34    34      100.00  
Total Bits 0->1 17    17      100.00  
Total Bits 1->0 17    17      100.00  

                            
Ports          6  6  100.00 
Port Bits      20 20 100.00 
Port Bits 0->1 10 10 100.00 
Port Bits 1->0 10 10 100.00 

                              
Signals          3  3  100.00 
Signal Bits      14 14 100.00 
Signal Bits 0->1 7  7  100.00 
Signal Bits 1->0 7  7  100.00 

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
clk        Yes    Yes         Yes         INPUT     
rst        Yes    Yes         Yes         INPUT     
wen        Yes    Yes         Yes         INPUT     
r_ptr[2:0] Yes    Yes         Yes         INPUT     
w_ptr[2:0] Yes    Yes         Yes         OUTPUT    
full       Yes    Yes         Yes         OUTPUT    

Signal Details
                 Toggle Toggle 1->0 Toggle 0->1 
_full            Yes    Yes         Yes         
_w_ptr[2:0]      Yes    Yes         Yes         
_w_ptr_next[2:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_weight_fifo[2].WeightFIFO.w_ptr_blk
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME              
100.00 100.00 100.00 SyncFIFO_WritePtr 


Parent : 

SCORE  LINE   TOGGLE NAME                        
100.00 100.00 100.00 g_weight_fifo[2].WeightFIFO 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_weight_fifo[2].WeightFIFO.w_ptr_blk

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             24        1        1   100.00

23                        always_ff @(posedge clk) begin
24         1/1              _w_ptr <= (rst ? 0 : _w_ptr_next);

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_weight_fifo[2].WeightFIFO.w_ptr_blk
                Total Covered Percent 
Totals          9     9       100.00  
Total Bits      34    34      100.00  
Total Bits 0->1 17    17      100.00  
Total Bits 1->0 17    17      100.00  

                            
Ports          6  6  100.00 
Port Bits      20 20 100.00 
Port Bits 0->1 10 10 100.00 
Port Bits 1->0 10 10 100.00 

                              
Signals          3  3  100.00 
Signal Bits      14 14 100.00 
Signal Bits 0->1 7  7  100.00 
Signal Bits 1->0 7  7  100.00 

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
clk        Yes    Yes         Yes         INPUT     
rst        Yes    Yes         Yes         INPUT     
wen        Yes    Yes         Yes         INPUT     
r_ptr[2:0] Yes    Yes         Yes         INPUT     
w_ptr[2:0] Yes    Yes         Yes         OUTPUT    
full       Yes    Yes         Yes         OUTPUT    

Signal Details
                 Toggle Toggle 1->0 Toggle 0->1 
_full            Yes    Yes         Yes         
_w_ptr[2:0]      Yes    Yes         Yes         
_w_ptr_next[2:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : SystolicArray.dpath.g_weight_fifo[3].WeightFIFO.w_ptr_blk
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME              
100.00 100.00 100.00 SyncFIFO_WritePtr 


Parent : 

SCORE  LINE   TOGGLE NAME                        
100.00 100.00 100.00 g_weight_fifo[3].WeightFIFO 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : SystolicArray.dpath.g_weight_fifo[3].WeightFIFO.w_ptr_blk

             Line No.   Total   Covered  Percent
TOTAL                        1        1   100.00
ALWAYS             24        1        1   100.00

23                        always_ff @(posedge clk) begin
24         1/1              _w_ptr <= (rst ? 0 : _w_ptr_next);

-------------------------------------------------------------------------------
Toggle Coverage for Instance : SystolicArray.dpath.g_weight_fifo[3].WeightFIFO.w_ptr_blk
                Total Covered Percent 
Totals          9     9       100.00  
Total Bits      34    34      100.00  
Total Bits 0->1 17    17      100.00  
Total Bits 1->0 17    17      100.00  

                            
Ports          6  6  100.00 
Port Bits      20 20 100.00 
Port Bits 0->1 10 10 100.00 
Port Bits 1->0 10 10 100.00 

                              
Signals          3  3  100.00 
Signal Bits      14 14 100.00 
Signal Bits 0->1 7  7  100.00 
Signal Bits 1->0 7  7  100.00 

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
clk        Yes    Yes         Yes         INPUT     
rst        Yes    Yes         Yes         INPUT     
wen        Yes    Yes         Yes         INPUT     
r_ptr[2:0] Yes    Yes         Yes         INPUT     
w_ptr[2:0] Yes    Yes         Yes         OUTPUT    
full       Yes    Yes         Yes         OUTPUT    

Signal Details
                 Toggle Toggle 1->0 Toggle 0->1 
_full            Yes    Yes         Yes         
_w_ptr[2:0]      Yes    Yes         Yes         
_w_ptr_next[2:0] Yes    Yes         Yes         


