0.7
2020.2
Nov 18 2020
09:47:47
D:/work/FPGA_HARMAN/20250801_adder_fnd/20250801_adder_fnd.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/work/FPGA_HARMAN/20250801_adder_fnd/20250801_adder_fnd.srcs/sim_1/new/tb_adder.v,1754034237,verilog,,,,tb_adder,,,,,,,,
D:/work/FPGA_HARMAN/20250801_adder_fnd/20250801_adder_fnd.srcs/sim_1/new/tb_adder_val.v,1754036093,verilog,,,,tb_adder_val,,,,,,,,
D:/work/FPGA_HARMAN/20250801_adder_fnd/20250801_adder_fnd.srcs/sources_1/imports/new/adder.v,1754031913,verilog,,D:/work/FPGA_HARMAN/20250801_adder_fnd/20250801_adder_fnd.srcs/sources_1/new/fnd_controller.v,,adder;full_adder;full_adder_4;full_adder_8;half_adder,,,,,,,,
D:/work/FPGA_HARMAN/20250801_adder_fnd/20250801_adder_fnd.srcs/sources_1/new/fnd_controller.v,1754033043,verilog,,D:/work/FPGA_HARMAN/20250801_adder_fnd/20250801_adder_fnd.srcs/sim_1/new/tb_adder_val.v,,bcd_decoder;clk_div_1khz;counter_4;decoder_2x4;digit_splitter;fnd_controller;mux_4x1,,,,,,,,
