0.6
2018.1
Apr  4 2018
18:43:17
/home/elifnur/Desktop/senior_project/senior_project/subat_29_withpins_andfuncs.sim/sim_1/synth/func/xsim/tb_top_func_synth.v,1583869235,verilog,,/home/elifnur/Desktop/senior_project/senior_project/subat_29_withpins_andfuncs.srcs/sources_1/new/tb_top.v,,Binary_To_7Segment;clkgen_xil7series;custom_module;dbg_hub_CV;glbl;ibex_controller;ibex_core;ibex_cs_registers;ibex_ex_block;ibex_fetch_fifo;ibex_id_stage;ibex_if_stage;ibex_load_store_unit;ibex_multdiv_fast;ibex_prefetch_buffer;ibex_register_file;ila_0;ila_0_blk_mem_gen_generic_cstr;ila_0_blk_mem_gen_prim_width;ila_0_blk_mem_gen_prim_width__parameterized0;ila_0_blk_mem_gen_prim_width__parameterized1;ila_0_blk_mem_gen_prim_width__parameterized2;ila_0_blk_mem_gen_prim_wrapper;ila_0_blk_mem_gen_prim_wrapper__parameterized0;ila_0_blk_mem_gen_prim_wrapper__parameterized1;ila_0_blk_mem_gen_prim_wrapper__parameterized2;ila_0_blk_mem_gen_top;ila_0_blk_mem_gen_v8_3_6;ila_0_blk_mem_gen_v8_3_6_synth;ila_0_ila_v6_2_6_ila;ila_0_ila_v6_2_6_ila_cap_addrgen;ila_0_ila_v6_2_6_ila_cap_ctrl_legacy;ila_0_ila_v6_2_6_ila_cap_sample_counter;ila_0_ila_v6_2_6_ila_cap_window_counter;ila_0_ila_v6_2_6_ila_core;ila_0_ila_v6_2_6_ila_register;ila_0_ila_v6_2_6_ila_reset_ctrl;ila_0_ila_v6_2_6_ila_trace_memory;ila_0_ila_v6_2_6_ila_trig_match;ila_0_ila_v6_2_6_ila_trigger;ila_0_ltlib_v1_0_0_all_typeA;ila_0_ltlib_v1_0_0_all_typeA_60;ila_0_ltlib_v1_0_0_all_typeA__parameterized0;ila_0_ltlib_v1_0_0_all_typeA__parameterized0_55;ila_0_ltlib_v1_0_0_all_typeA__parameterized1;ila_0_ltlib_v1_0_0_all_typeA__parameterized1_12;ila_0_ltlib_v1_0_0_all_typeA__parameterized1_18;ila_0_ltlib_v1_0_0_all_typeA__parameterized1_24;ila_0_ltlib_v1_0_0_all_typeA__parameterized1_30;ila_0_ltlib_v1_0_0_all_typeA__parameterized1_36;ila_0_ltlib_v1_0_0_all_typeA__parameterized1_42;ila_0_ltlib_v1_0_0_all_typeA__parameterized1_48;ila_0_ltlib_v1_0_0_all_typeA__parameterized2;ila_0_ltlib_v1_0_0_all_typeA__parameterized2_88;ila_0_ltlib_v1_0_0_all_typeA__parameterized2_96;ila_0_ltlib_v1_0_0_all_typeA_slice;ila_0_ltlib_v1_0_0_all_typeA_slice_10;ila_0_ltlib_v1_0_0_all_typeA_slice_13;ila_0_ltlib_v1_0_0_all_typeA_slice_14;ila_0_ltlib_v1_0_0_all_typeA_slice_15;ila_0_ltlib_v1_0_0_all_typeA_slice_19;ila_0_ltlib_v1_0_0_all_typeA_slice_20;ila_0_ltlib_v1_0_0_all_typeA_slice_21;ila_0_ltlib_v1_0_0_all_typeA_slice_25;ila_0_ltlib_v1_0_0_all_typeA_slice_26;ila_0_ltlib_v1_0_0_all_typeA_slice_27;ila_0_ltlib_v1_0_0_all_typeA_slice_31;ila_0_ltlib_v1_0_0_all_typeA_slice_32;ila_0_ltlib_v1_0_0_all_typeA_slice_33;ila_0_ltlib_v1_0_0_all_typeA_slice_37;ila_0_ltlib_v1_0_0_all_typeA_slice_38;ila_0_ltlib_v1_0_0_all_typeA_slice_39;ila_0_ltlib_v1_0_0_all_typeA_slice_43;ila_0_ltlib_v1_0_0_all_typeA_slice_44;ila_0_ltlib_v1_0_0_all_typeA_slice_45;ila_0_ltlib_v1_0_0_all_typeA_slice_49;ila_0_ltlib_v1_0_0_all_typeA_slice_50;ila_0_ltlib_v1_0_0_all_typeA_slice_51;ila_0_ltlib_v1_0_0_all_typeA_slice_57;ila_0_ltlib_v1_0_0_all_typeA_slice_61;ila_0_ltlib_v1_0_0_all_typeA_slice_9;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_16;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_22;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_28;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_34;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_40;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_46;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_52;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_53;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_56;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_58;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_62;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_89;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_97;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_90;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_98;ila_0_ltlib_v1_0_0_allx_typeA;ila_0_ltlib_v1_0_0_allx_typeA_59;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_54;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_11;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_17;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_23;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_29;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_35;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_41;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_47;ila_0_ltlib_v1_0_0_allx_typeA_nodelay;ila_0_ltlib_v1_0_0_allx_typeA_nodelay_87;ila_0_ltlib_v1_0_0_allx_typeA_nodelay_95;ila_0_ltlib_v1_0_0_async_edge_xfer;ila_0_ltlib_v1_0_0_async_edge_xfer_63;ila_0_ltlib_v1_0_0_async_edge_xfer_64;ila_0_ltlib_v1_0_0_async_edge_xfer_65;ila_0_ltlib_v1_0_0_cfglut4;ila_0_ltlib_v1_0_0_cfglut4_91;ila_0_ltlib_v1_0_0_cfglut5;ila_0_ltlib_v1_0_0_cfglut5_85;ila_0_ltlib_v1_0_0_cfglut5_92;ila_0_ltlib_v1_0_0_cfglut6;ila_0_ltlib_v1_0_0_cfglut6_93;ila_0_ltlib_v1_0_0_cfglut6__parameterized0;ila_0_ltlib_v1_0_0_cfglut7;ila_0_ltlib_v1_0_0_cfglut7_84;ila_0_ltlib_v1_0_0_generic_memrd;ila_0_ltlib_v1_0_0_match;ila_0_ltlib_v1_0_0_match_0;ila_0_ltlib_v1_0_0_match__parameterized0;ila_0_ltlib_v1_0_0_match__parameterized0_1;ila_0_ltlib_v1_0_0_match__parameterized1;ila_0_ltlib_v1_0_0_match__parameterized1_2;ila_0_ltlib_v1_0_0_match__parameterized1_3;ila_0_ltlib_v1_0_0_match__parameterized1_4;ila_0_ltlib_v1_0_0_match__parameterized1_5;ila_0_ltlib_v1_0_0_match__parameterized1_6;ila_0_ltlib_v1_0_0_match__parameterized1_7;ila_0_ltlib_v1_0_0_match__parameterized1_8;ila_0_ltlib_v1_0_0_match_nodelay;ila_0_ltlib_v1_0_0_match_nodelay_86;ila_0_ltlib_v1_0_0_match_nodelay_94;ila_0_ltlib_v1_0_0_rising_edge_detection;ila_0_ltlib_v1_0_0_rising_edge_detection_66;ila_0_xsdbs_v1_0_2_reg__parameterized24;ila_0_xsdbs_v1_0_2_reg__parameterized25;ila_0_xsdbs_v1_0_2_reg__parameterized26;ila_0_xsdbs_v1_0_2_reg__parameterized27;ila_0_xsdbs_v1_0_2_reg__parameterized39;ila_0_xsdbs_v1_0_2_reg__parameterized40;ila_0_xsdbs_v1_0_2_reg__parameterized41;ila_0_xsdbs_v1_0_2_reg__parameterized42;ila_0_xsdbs_v1_0_2_reg__parameterized43;ila_0_xsdbs_v1_0_2_reg__parameterized44;ila_0_xsdbs_v1_0_2_reg__parameterized45;ila_0_xsdbs_v1_0_2_reg__parameterized46;ila_0_xsdbs_v1_0_2_reg__parameterized47;ila_0_xsdbs_v1_0_2_reg__parameterized48;ila_0_xsdbs_v1_0_2_reg__parameterized49;ila_0_xsdbs_v1_0_2_reg__parameterized50;ila_0_xsdbs_v1_0_2_reg__parameterized52;ila_0_xsdbs_v1_0_2_reg__parameterized54;ila_0_xsdbs_v1_0_2_reg__parameterized57;ila_0_xsdbs_v1_0_2_reg_ctl;ila_0_xsdbs_v1_0_2_reg_ctl_70;ila_0_xsdbs_v1_0_2_reg_ctl_71;ila_0_xsdbs_v1_0_2_reg_ctl_72;ila_0_xsdbs_v1_0_2_reg_ctl_73;ila_0_xsdbs_v1_0_2_reg_ctl_76;ila_0_xsdbs_v1_0_2_reg_ctl_78;ila_0_xsdbs_v1_0_2_reg_ctl_79;ila_0_xsdbs_v1_0_2_reg_ctl_80;ila_0_xsdbs_v1_0_2_reg_ctl_81;ila_0_xsdbs_v1_0_2_reg_ctl_82;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized0;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_74;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_77;ila_0_xsdbs_v1_0_2_reg_p2s;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized0;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized1;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized10;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized11;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized2;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized3;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized4;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized5;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized6;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized7;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized8;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized9;ila_0_xsdbs_v1_0_2_reg_stat;ila_0_xsdbs_v1_0_2_reg_stat_67;ila_0_xsdbs_v1_0_2_reg_stat_68;ila_0_xsdbs_v1_0_2_reg_stat_69;ila_0_xsdbs_v1_0_2_reg_stat_75;ila_0_xsdbs_v1_0_2_reg_stat_83;ila_0_xsdbs_v1_0_2_reg_stream;ila_0_xsdbs_v1_0_2_reg_stream__parameterized0;ila_0_xsdbs_v1_0_2_xsdbs;prim_clock_gating;ram_1p;rem_instr;rem_instr_0;rem_instr_1;top_artya7_100,,xil_defaultlib,../../../../../../../../../Desktop/ibex-master/build/lowrisc_ibex_top_artya7_100_0.1/synth-vivado;/opt/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/elifnur/Desktop/senior_project/senior_project/subat_29_withpins_andfuncs.srcs/sources_1/new/tb_top.v,1583171164,verilog,,,,tb_top,,xil_defaultlib,../../../../../../../../../Desktop/ibex-master/build/lowrisc_ibex_top_artya7_100_0.1/synth-vivado;/opt/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
