// Seed: 978506354
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd98
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout logic [7:0] id_5;
  inout wire _id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire [id_4 : 1] id_9, id_10;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  initial begin : LABEL_0
    id_5[1 : 1] = id_10;
  end
endmodule
