package z80

import (
	"testing"

	"github.com/conorarmstrong/zx_go/pkg/memory"
)

// createZ80NTestCPU returns a Z80N-variant CPU sharing the 48K
// memory backing used by the existing ED tests, for unit-testing
// Z80N opcodes in isolation (Next-bus integration is exercised
// elsewhere).
func createZ80NTestCPU() (*CPU, *memory.Memory) {
	cpu, mem := createTestCPU()
	cpu.Variant = VariantZ80N
	return cpu, mem
}

// =============================================================================
// Z80N arithmetic group
// =============================================================================

func TestZ80N_MUL(t *testing.T) {
	cases := []struct {
		d, e byte
		want uint16
	}{
		{0, 0, 0},
		{1, 1, 1},
		{0x10, 0x10, 0x100},
		{0xFF, 0xFF, 0xFE01},
		{0x80, 0x02, 0x100},
		{0x55, 0xAA, 0x55 * 0xAA},
	}
	for _, tc := range cases {
		cpu, _ := createZ80NTestCPU()
		cpu.D, cpu.E = tc.d, tc.e
		startF := cpu.F
		startT := cpu.tstates
		if !cpu.executeZ80NEDInstruction(0x30) {
			t.Fatalf("MUL D,E: dispatcher returned false")
		}
		if cpu.de() != tc.want {
			t.Errorf("MUL D=%#x E=%#x: DE = %#x, want %#x", tc.d, tc.e, cpu.de(), tc.want)
		}
		if cpu.F != startF {
			t.Errorf("MUL: flags changed (was %#x, now %#x)", startF, cpu.F)
		}
		if cpu.tstates-startT != 8 {
			t.Errorf("MUL: tstates = %d, want 8", cpu.tstates-startT)
		}
	}
}

func TestZ80N_ADD16FromA(t *testing.T) {
	type op struct {
		opcode    byte
		name      string
		read      func(*CPU) uint16
		setTarget func(*CPU, uint16)
	}
	ops := []op{
		{0x31, "ADD HL,A", (*CPU).hl, (*CPU).setHL},
		{0x32, "ADD DE,A", (*CPU).de, (*CPU).setDE},
		{0x33, "ADD BC,A", (*CPU).bc, (*CPU).setBC},
	}
	for _, o := range ops {
		t.Run(o.name, func(t *testing.T) {
			cpu, _ := createZ80NTestCPU()
			o.setTarget(cpu, 0x1234)
			cpu.A = 0x10
			startF := cpu.F
			startT := cpu.tstates
			if !cpu.executeZ80NEDInstruction(o.opcode) {
				t.Fatalf("%s: dispatcher returned false", o.name)
			}
			if got := o.read(cpu); got != 0x1244 {
				t.Errorf("%s: result = %#x, want 0x1244", o.name, got)
			}
			if cpu.F != startF {
				t.Errorf("%s: flags changed (was %#x, now %#x)", o.name, startF, cpu.F)
			}
			if cpu.tstates-startT != 8 {
				t.Errorf("%s: tstates = %d, want 8", o.name, cpu.tstates-startT)
			}

			// Unsigned addition: 0xFFFF + 1 wraps to 0x0000.
			o.setTarget(cpu, 0xFFFF)
			cpu.A = 0x01
			_ = cpu.executeZ80NEDInstruction(o.opcode)
			if got := o.read(cpu); got != 0x0000 {
				t.Errorf("%s wrap: result = %#x, want 0x0000", o.name, got)
			}

			// A treated as unsigned: 0xFF added once, not -1.
			o.setTarget(cpu, 0x0100)
			cpu.A = 0xFF
			_ = cpu.executeZ80NEDInstruction(o.opcode)
			if got := o.read(cpu); got != 0x01FF {
				t.Errorf("%s unsigned A: result = %#x, want 0x01FF", o.name, got)
			}
		})
	}
}

func TestZ80N_ADD16FromImmediate(t *testing.T) {
	type op struct {
		opcode    byte
		name      string
		read      func(*CPU) uint16
		setTarget func(*CPU, uint16)
	}
	ops := []op{
		{0x34, "ADD HL,nn", (*CPU).hl, (*CPU).setHL},
		{0x35, "ADD DE,nn", (*CPU).de, (*CPU).setDE},
		{0x36, "ADD BC,nn", (*CPU).bc, (*CPU).setBC},
	}
	for _, o := range ops {
		t.Run(o.name, func(t *testing.T) {
			cpu, mem := createZ80NTestCPU()
			o.setTarget(cpu, 0x1000)
			// nn is the next two bytes after the ED opcode and the
			// secondary opcode byte. The dispatcher in this unit
			// test is called directly without the ED prefix being
			// consumed, so we place the immediate at PC.
			cpu.PC = 0x8000
			mem.Write(0x8000, 0x34) // low
			mem.Write(0x8001, 0x12) // high -> nn = 0x1234
			startF := cpu.F
			startT := cpu.tstates
			if !cpu.executeZ80NEDInstruction(o.opcode) {
				t.Fatalf("%s: dispatcher returned false", o.name)
			}
			if got := o.read(cpu); got != 0x2234 {
				t.Errorf("%s: result = %#x, want 0x2234", o.name, got)
			}
			if cpu.F != startF {
				t.Errorf("%s: flags changed", o.name)
			}
			if cpu.tstates-startT < 16 {
				t.Errorf("%s: tstates = %d, want at least 16", o.name, cpu.tstates-startT)
			}
			if cpu.PC != 0x8002 {
				t.Errorf("%s: PC = %#x after fetch16, want 0x8002", o.name, cpu.PC)
			}
		})
	}
}

// =============================================================================
// Z80N bit / shift group
// =============================================================================

func TestZ80N_SWAPNIB(t *testing.T) {
	cases := []struct {
		a, want byte
	}{
		{0x12, 0x21},
		{0xAB, 0xBA},
		{0x00, 0x00},
		{0xFF, 0xFF},
		{0xF0, 0x0F},
	}
	for _, c := range cases {
		cpu, _ := createZ80NTestCPU()
		cpu.A = c.a
		startF := cpu.F
		startT := cpu.tstates
		_ = cpu.executeZ80NEDInstruction(0x23)
		if cpu.A != c.want {
			t.Errorf("SWAPNIB %#x: A = %#x, want %#x", c.a, cpu.A, c.want)
		}
		if cpu.F != startF {
			t.Errorf("SWAPNIB %#x: flags changed", c.a)
		}
		if cpu.tstates-startT != 8 {
			t.Errorf("SWAPNIB: tstates = %d, want 8", cpu.tstates-startT)
		}
	}
}

func TestZ80N_MIRROR(t *testing.T) {
	cases := []struct {
		a, want byte
	}{
		{0x00, 0x00},
		{0xFF, 0xFF},
		{0x01, 0x80},
		{0x80, 0x01},
		{0x12, 0x48}, // 0001 0010 -> 0100 1000
		{0xA5, 0xA5}, // 1010 0101 palindrome
		{0x5A, 0x5A}, // 0101 1010 palindrome
	}
	for _, c := range cases {
		cpu, _ := createZ80NTestCPU()
		cpu.A = c.a
		_ = cpu.executeZ80NEDInstruction(0x24)
		if cpu.A != c.want {
			t.Errorf("MIRROR %#08b: got %#08b, want %#08b", c.a, cpu.A, c.want)
		}
	}
}

func TestZ80N_TEST(t *testing.T) {
	// TEST should set flags as AND but leave A unchanged.
	cpu, mem := createZ80NTestCPU()
	cpu.A = 0xF0
	cpu.PC = 0x8000
	mem.Write(0x8000, 0x0F)
	cpu.F = 0xFF // start with everything set; verify cleared properly

	_ = cpu.executeZ80NEDInstruction(0x27)

	if cpu.A != 0xF0 {
		t.Errorf("TEST: A should be preserved, got %#x", cpu.A)
	}
	// 0xF0 & 0x0F = 0x00 -> Z=1, S=0, H=1, P/V=parity-of-0=1, N=0, C=0.
	if cpu.F&FLAG_Z == 0 {
		t.Errorf("TEST 0xF0 & 0x0F: Z should be set")
	}
	if cpu.F&FLAG_S != 0 {
		t.Errorf("TEST: S should be clear")
	}
	if cpu.F&FLAG_H == 0 {
		t.Errorf("TEST: H should be set")
	}
	if cpu.F&FLAG_N != 0 {
		t.Errorf("TEST: N should be clear")
	}
	if cpu.F&FLAG_C != 0 {
		t.Errorf("TEST: C should be clear")
	}

	// Non-zero result: TEST 0xAA AND 0x0F = 0x0A
	cpu.A = 0xAA
	mem.Write(0x8000, 0x0F)
	cpu.PC = 0x8000
	_ = cpu.executeZ80NEDInstruction(0x27)
	if cpu.A != 0xAA {
		t.Errorf("TEST: A should be preserved, got %#x", cpu.A)
	}
	if cpu.F&FLAG_Z != 0 {
		t.Errorf("TEST 0xAA & 0x0F: Z should be clear")
	}
	// 0x0A bit-7 is 0 -> S=0
	if cpu.F&FLAG_S != 0 {
		t.Errorf("TEST 0xAA & 0x0F: S should be clear")
	}
}

func TestZ80N_BSLA(t *testing.T) {
	cases := []struct {
		de   uint16
		b    byte
		want uint16
	}{
		{0x1234, 0, 0x1234},
		{0x1234, 4, 0x2340},
		{0x0001, 15, 0x8000},
		{0x0001, 16, 0x0000}, // shifts all out
		{0xFFFF, 1, 0xFFFE},
		{0xABCD, 32, 0xABCD}, // 32 & 31 = 0
		{0xABCD, 33, 0xABCD << 1 & 0xFFFF},
	}
	for _, c := range cases {
		cpu, _ := createZ80NTestCPU()
		cpu.setDE(c.de)
		cpu.B = c.b
		_ = cpu.executeZ80NEDInstruction(0x28)
		if cpu.de() != c.want {
			t.Errorf("BSLA DE=%#x B=%d: got %#x, want %#x", c.de, c.b, cpu.de(), c.want)
		}
	}
}

func TestZ80N_BSRA(t *testing.T) {
	cases := []struct {
		de   uint16
		b    byte
		want uint16
	}{
		{0x4000, 1, 0x2000}, // positive -> arithmetic = logical
		{0x8000, 1, 0xC000}, // negative -> fill with 1s
		{0x8001, 4, 0xF800},
		{0x8000, 16, 0xFFFF}, // shifted out, sign fill
		{0x4000, 16, 0x0000}, // shifted out, no sign
		{0x1234, 0, 0x1234},
	}
	for _, c := range cases {
		cpu, _ := createZ80NTestCPU()
		cpu.setDE(c.de)
		cpu.B = c.b
		_ = cpu.executeZ80NEDInstruction(0x29)
		if cpu.de() != c.want {
			t.Errorf("BSRA DE=%#x B=%d: got %#x, want %#x", c.de, c.b, cpu.de(), c.want)
		}
	}
}

func TestZ80N_BSRL(t *testing.T) {
	cases := []struct {
		de   uint16
		b    byte
		want uint16
	}{
		{0x8000, 1, 0x4000},  // logical -> zero fill
		{0x8000, 16, 0x0000}, // all shifted out
		{0xFFFF, 4, 0x0FFF},
		{0x1234, 0, 0x1234},
	}
	for _, c := range cases {
		cpu, _ := createZ80NTestCPU()
		cpu.setDE(c.de)
		cpu.B = c.b
		_ = cpu.executeZ80NEDInstruction(0x2A)
		if cpu.de() != c.want {
			t.Errorf("BSRL DE=%#x B=%d: got %#x, want %#x", c.de, c.b, cpu.de(), c.want)
		}
	}
}

func TestZ80N_BSRF(t *testing.T) {
	cases := []struct {
		de   uint16
		b    byte
		want uint16
	}{
		{0x0000, 1, 0x8000},  // fill with 1 even if input was 0
		{0x0000, 16, 0xFFFF}, // shifts all in
		{0xFFFF, 4, 0xFFFF},
		{0x4000, 1, 0xA000},
		{0x1234, 0, 0x1234},
	}
	for _, c := range cases {
		cpu, _ := createZ80NTestCPU()
		cpu.setDE(c.de)
		cpu.B = c.b
		_ = cpu.executeZ80NEDInstruction(0x2B)
		if cpu.de() != c.want {
			t.Errorf("BSRF DE=%#x B=%d: got %#x, want %#x", c.de, c.b, cpu.de(), c.want)
		}
	}
}

func TestZ80N_BRLC(t *testing.T) {
	cases := []struct {
		de   uint16
		b    byte
		want uint16
	}{
		{0x1234, 0, 0x1234},
		{0x8000, 1, 0x0001},
		{0xABCD, 4, 0xBCDA},
		{0x1234, 16, 0x1234}, // 16 & 15 = 0
	}
	for _, c := range cases {
		cpu, _ := createZ80NTestCPU()
		cpu.setDE(c.de)
		cpu.B = c.b
		_ = cpu.executeZ80NEDInstruction(0x2C)
		if cpu.de() != c.want {
			t.Errorf("BRLC DE=%#x B=%d: got %#x, want %#x", c.de, c.b, cpu.de(), c.want)
		}
	}
}

func TestZ80N_SETAE(t *testing.T) {
	// SETAE builds the per-pixel mask A = $80 >> (E & 7): the leftmost pixel
	// (E&7==0) is bit 7. The previous expectations here encoded a reversed
	// mask (1 << (E&7)) that matched a real CPU bug — see setae_test.go and
	// the NextBASIC DEFPROC integer-parameter fix.
	cases := []struct {
		e, want byte
	}{
		{0, 0x80},
		{1, 0x40},
		{7, 0x01},
		{8, 0x80}, // 8 & 7 = 0
		{15, 0x01},
	}
	for _, c := range cases {
		cpu, _ := createZ80NTestCPU()
		cpu.E = c.e
		_ = cpu.executeZ80NEDInstruction(0x95)
		if cpu.A != c.want {
			t.Errorf("SETAE E=%d: A = %#x, want %#x", c.e, cpu.A, c.want)
		}
	}
}

// =============================================================================
// Z80N block group
// =============================================================================

func TestZ80N_LDIX_Copies(t *testing.T) {
	cpu, mem := createZ80NTestCPU()
	cpu.setHL(0x8000)
	cpu.setDE(0x9000)
	cpu.setBC(0x0003)
	cpu.A = 0x00 // transparency key
	mem.Write(0x8000, 0x42)
	mem.Write(0x9000, 0xFF)

	_ = cpu.executeZ80NEDInstruction(0xA4)

	if mem.Read(0x9000) != 0x42 {
		t.Errorf("LDIX: dest = %#x, want 0x42", mem.Read(0x9000))
	}
	if cpu.hl() != 0x8001 || cpu.de() != 0x9001 || cpu.bc() != 0x0002 {
		t.Errorf("LDIX: HL=%#x DE=%#x BC=%#x, want 0x8001/0x9001/0x0002", cpu.hl(), cpu.de(), cpu.bc())
	}
	if cpu.F&FLAG_PV == 0 {
		t.Errorf("LDIX: P/V should be set when BC != 0")
	}
}

func TestZ80N_LDIX_SkipsOnMatch(t *testing.T) {
	cpu, mem := createZ80NTestCPU()
	cpu.setHL(0x8000)
	cpu.setDE(0x9000)
	cpu.setBC(0x0001)
	cpu.A = 0x42
	mem.Write(0x8000, 0x42) // matches A -> skip
	mem.Write(0x9000, 0xAA) // unchanged

	_ = cpu.executeZ80NEDInstruction(0xA4)

	if mem.Read(0x9000) != 0xAA {
		t.Errorf("LDIX skip: dest = %#x, want 0xAA (unchanged)", mem.Read(0x9000))
	}
	if cpu.hl() != 0x8001 || cpu.de() != 0x9001 || cpu.bc() != 0x0000 {
		t.Errorf("LDIX skip: pointers should still advance, got HL=%#x DE=%#x BC=%#x", cpu.hl(), cpu.de(), cpu.bc())
	}
	if cpu.F&FLAG_PV != 0 {
		t.Errorf("LDIX skip: P/V should be clear when BC == 0")
	}
}

func TestZ80N_LDDX(t *testing.T) {
	cpu, mem := createZ80NTestCPU()
	cpu.setHL(0x8000)
	cpu.setDE(0x9010)
	cpu.setBC(0x0002)
	cpu.A = 0xFF
	mem.Write(0x8000, 0x55)

	_ = cpu.executeZ80NEDInstruction(0xAC)

	if mem.Read(0x9010) != 0x55 {
		t.Errorf("LDDX: dest = %#x, want 0x55", mem.Read(0x9010))
	}
	// HL walks the source backwards; DE (destination) still advances
	// forward, like the whole X family (wiki.specnext.dev Extended
	// Z80 instruction set; pinned by ZXSpectrumNextTests Z80N).
	if cpu.hl() != 0x7FFF {
		t.Errorf("LDDX: HL = %#x, want 0x7FFF (HL decrements)", cpu.hl())
	}
	if cpu.de() != 0x9011 {
		t.Errorf("LDDX: DE = %#x, want 0x9011 (DE increments)", cpu.de())
	}
	if cpu.bc() != 0x0001 {
		t.Errorf("LDDX: BC = %#x, want 0x0001", cpu.bc())
	}
}

func TestZ80N_LDWS(t *testing.T) {
	// Pointer behaviour; flag effects are tested separately in
	// TestZ80N_LDWS_Flags below.
	cpu, mem := createZ80NTestCPU()
	cpu.setHL(0x80FF)
	cpu.setDE(0x4000)
	mem.Write(0x80FF, 0x77)
	mem.Write(0x4000, 0x00)

	_ = cpu.executeZ80NEDInstruction(0xA5)

	if mem.Read(0x4000) != 0x77 {
		t.Errorf("LDWS: dest = %#x, want 0x77", mem.Read(0x4000))
	}
	// L wraps 0xFF -> 0x00 (8-bit), H untouched.
	if cpu.L != 0x00 {
		t.Errorf("LDWS: L = %#x, want 0x00 (8-bit wrap)", cpu.L)
	}
	if cpu.H != 0x80 {
		t.Errorf("LDWS: H = %#x, want 0x80 (untouched)", cpu.H)
	}
	// D advances by 1.
	if cpu.D != 0x41 {
		t.Errorf("LDWS: D = %#x, want 0x41", cpu.D)
	}
}

func TestZ80N_LDIRX_Repeats(t *testing.T) {
	cpu, mem := createZ80NTestCPU()
	cpu.PC = 0x4000
	// Place ED B4 at 0x4000 so PC -= 2 lands back at it.
	mem.Write(0x4000, 0xED)
	mem.Write(0x4001, 0xB4)
	cpu.PC = 0x4002 // simulating "fetched past ED B4"
	cpu.setHL(0x8000)
	cpu.setDE(0x9000)
	cpu.setBC(0x0004)
	cpu.A = 0x00
	for i := uint16(0); i < 4; i++ {
		mem.Write(0x8000+i, byte(0x10+i))
	}

	// Loop until BC == 0, mimicking the dispatcher.
	for i := 0; i < 10 && cpu.bc() != 0; i++ {
		_ = cpu.executeZ80NEDInstruction(0xB4)
	}
	// One final iteration when BC hit zero — already done above when bc was 1->0.

	if cpu.bc() != 0 {
		t.Fatalf("LDIRX: did not terminate; BC = %d", cpu.bc())
	}
	for i := uint16(0); i < 4; i++ {
		if got := mem.Read(0x9000 + i); got != byte(0x10+i) {
			t.Errorf("LDIRX: dst[%d] = %#x, want %#x", i, got, 0x10+i)
		}
	}
}

func TestZ80N_LDPIRX_Pattern(t *testing.T) {
	// 8-byte pattern at 0x8000; DE starts mid-pattern.
	cpu, mem := createZ80NTestCPU()
	for i := uint16(0); i < 8; i++ {
		mem.Write(0x8000+i, byte(0xA0+i))
	}
	cpu.setHL(0x8003)       // any address with low 3 bits = anything; impl masks
	cpu.setDE(0x9000 + 0x5) // pattern offset = 5
	cpu.setBC(0x0003)
	cpu.A = 0xFF

	_ = cpu.executeZ80NEDInstruction(0xB7)

	// First write should use pattern[5] = 0xA5.
	if got := mem.Read(0x9005); got != 0xA5 {
		t.Errorf("LDPIRX iter 0: dst[0x9005] = %#x, want 0xA5", got)
	}
	if cpu.de() != 0x9006 {
		t.Errorf("LDPIRX iter 0: DE = %#x, want 0x9006", cpu.de())
	}
	if cpu.hl() != 0x8003 {
		t.Errorf("LDPIRX: HL should be preserved across iterations; got %#x", cpu.hl())
	}
}

// =============================================================================
// Z80N system group
// =============================================================================

// fakeNextRegSink captures NextReg writes so NEXTREG opcode tests can
// assert on them without dragging pkg/next/nextregs into a z80 test.
type fakeNextRegSink struct {
	writes []struct{ reg, val byte }
}

func (f *fakeNextRegSink) WriteReg(reg, val byte) {
	f.writes = append(f.writes, struct{ reg, val byte }{reg, val})
}

func TestZ80N_PUSHnnBigEndianOperand(t *testing.T) {
	cpu, mem := createZ80NTestCPU()
	cpu.SP = 0x9000
	cpu.PC = 0x8000
	// Operand is big-endian on the wire: HIGH byte first.
	mem.Write(0x8000, 0xAB) // high
	mem.Write(0x8001, 0xCD) // low
	// Expected push value: 0xABCD.

	_ = cpu.executeZ80NEDInstruction(0x8A)

	if cpu.SP != 0x8FFE {
		t.Errorf("PUSH nn: SP = %#x, want 0x8FFE", cpu.SP)
	}
	if mem.Read(0x8FFE) != 0xCD || mem.Read(0x8FFF) != 0xAB {
		t.Errorf("PUSH nn: stack bytes = %#x %#x, want 0xCD 0xAB (lo, hi)",
			mem.Read(0x8FFE), mem.Read(0x8FFF))
	}
}

func TestZ80N_OUTINB(t *testing.T) {
	cpu, mem := createZ80NTestCPU()
	cpu.setHL(0x8000)
	cpu.setBC(0x00FE) // even port -> ULA-style; mock returns it via WritePort
	mem.Write(0x8000, 0x55)

	_ = cpu.executeZ80NEDInstruction(0x90)

	// Mock ULA stored the byte at port 0x00FE.
	u := cpu.ula.(*mockULA)
	if got := u.ports[0x00FE]; got != 0x55 {
		t.Errorf("OUTINB: port[0x00FE] = %#x, want 0x55", got)
	}
	if cpu.hl() != 0x8001 {
		t.Errorf("OUTINB: HL = %#x, want 0x8001", cpu.hl())
	}
	// B must be unchanged (unlike OUTI which decrements B).
	if cpu.B != 0x00 {
		t.Errorf("OUTINB: B = %#x, want 0x00 (unchanged)", cpu.B)
	}
}

func TestZ80N_NEXTREGImmediate(t *testing.T) {
	cpu, mem := createZ80NTestCPU()
	sink := &fakeNextRegSink{}
	cpu.NextRegs = sink
	cpu.PC = 0x8000
	mem.Write(0x8000, 0x07) // reg
	mem.Write(0x8001, 0x03) // val

	_ = cpu.executeZ80NEDInstruction(0x91)

	if len(sink.writes) != 1 || sink.writes[0].reg != 0x07 || sink.writes[0].val != 0x03 {
		t.Errorf("NEXTREG r,n: writes = %+v, want [{0x07, 0x03}]", sink.writes)
	}
	if cpu.PC != 0x8002 {
		t.Errorf("NEXTREG r,n: PC = %#x, want 0x8002", cpu.PC)
	}
}

func TestZ80N_NEXTREGFromA(t *testing.T) {
	cpu, mem := createZ80NTestCPU()
	sink := &fakeNextRegSink{}
	cpu.NextRegs = sink
	cpu.A = 0xAB
	cpu.PC = 0x8000
	mem.Write(0x8000, 0x12) // reg

	_ = cpu.executeZ80NEDInstruction(0x92)

	if len(sink.writes) != 1 || sink.writes[0].reg != 0x12 || sink.writes[0].val != 0xAB {
		t.Errorf("NEXTREG r,A: writes = %+v, want [{0x12, 0xAB}]", sink.writes)
	}
}

func TestZ80N_NEXTREGTolerantOfNilSink(t *testing.T) {
	// With no sink wired, NEXTREG should still consume operands
	// and advance PC, just without side effects.
	cpu, mem := createZ80NTestCPU()
	cpu.NextRegs = nil
	cpu.PC = 0x8000
	mem.Write(0x8000, 0x50)
	mem.Write(0x8001, 0xFF)

	// Should not panic.
	_ = cpu.executeZ80NEDInstruction(0x91)
	if cpu.PC != 0x8002 {
		t.Errorf("NEXTREG r,n with nil sink: PC = %#x, want 0x8002", cpu.PC)
	}
}

func TestZ80N_JPC(t *testing.T) {
	// JP (C) is an I/O jump: PC = (PC & $C000) | (IN(BC) << 6)
	// (wiki.specnext.dev; pinned by ZXSpectrumNextTests Z80Nc2). The
	// test ULA returns 0xFF for every port read, so the landing
	// address is the last 64-byte slot of the current 16K alignment.
	cpu, _ := createZ80NTestCPU()
	cpu.PC = 0x8123 // top two bits 10
	cpu.setBC(0x1234)
	_ = cpu.executeZ80NEDInstruction(0x98)
	// (0x8123 & 0xC000) | (0xFF << 6) = 0x8000 | 0x3FC0 = 0xBFC0
	if cpu.PC != 0xBFC0 {
		t.Errorf("JP (C): PC = %#x, want 0xBFC0", cpu.PC)
	}

	// Verify the 16K alignment is preserved across boundaries.
	cpu.PC = 0x4567
	cpu.setBC(0xC123)
	_ = cpu.executeZ80NEDInstruction(0x98)
	if cpu.PC != 0x7FC0 {
		t.Errorf("JP (C) mask: PC = %#x, want 0x7FC0", cpu.PC)
	}
}

func TestZ80N_PIXELAD(t *testing.T) {
	cases := []struct {
		y, x byte
		want uint16
	}{
		{0, 0, 0x4000},
		{1, 0, 0x4100},
		{7, 0, 0x4700},
		{8, 0, 0x4020},
		{63, 0, 0x47E0},
		{64, 0, 0x4800},
		{0, 8, 0x4001},
		{0, 255, 0x401F},
		{191, 255, 0x57FF},
	}
	for _, tc := range cases {
		cpu, _ := createZ80NTestCPU()
		cpu.D, cpu.E = tc.y, tc.x
		_ = cpu.executeZ80NEDInstruction(0x94)
		if cpu.hl() != tc.want {
			t.Errorf("PIXELAD Y=%d X=%d: HL = %#x, want %#x", tc.y, tc.x, cpu.hl(), tc.want)
		}
	}
}

func TestZ80N_PIXELDN(t *testing.T) {
	// Walk a column from Y=0 to Y=63 in screen layout. The HL
	// sequence should match what PIXELAD computes for each Y.
	cpu, _ := createZ80NTestCPU()
	cpu.setHL(0x4000) // Y=0, X=0

	for y := 1; y <= 63; y++ {
		_ = cpu.executeZ80NEDInstruction(0x93)
		// Compute expected via the same scheme.
		expected := uint16(0x4000)
		expected |= (uint16(y) & 0xC0) << 5
		expected |= (uint16(y) & 0x07) << 8
		expected |= (uint16(y) & 0x38) << 2
		if cpu.hl() != expected {
			t.Errorf("PIXELDN Y=%d: HL = %#x, want %#x", y, cpu.hl(), expected)
		}
	}

	// Cross the row-group boundary at Y=63 -> Y=64.
	cpu.setHL(0x47E0) // Y=63, X=0
	_ = cpu.executeZ80NEDInstruction(0x93)
	if cpu.hl() != 0x4800 {
		t.Errorf("PIXELDN at Y=63: HL = %#x, want 0x4800", cpu.hl())
	}
}

// =============================================================================
// Coverage: T-state costs across all Z80N opcodes
// =============================================================================

// TStateCostsTable pins the documented T-state cost for every
// Z80N opcode against the implementation. If a future change tweaks
// an opcode's cost (e.g. the 28 MHz M1 wait-state), this table makes
// the regression loud.
//
// Costs taken from https://wiki.specnext.dev/Extended_Z80_instruction_set. Repeating
// variants (LDIRX, LDDRX, LDPIRX) test only the non-repeating
// path here — the +5 / 21T-on-repeat behaviour is exercised by the
// dedicated LDIRX test.
func TestZ80N_TStateCostsTable(t *testing.T) {
	cases := []struct {
		name      string
		opcode    byte
		operands  []byte // bytes the CPU should fetch via PC
		want      uint64
		preconfig func(cpu *CPU)
	}{
		// Arithmetic
		{"MUL D,E", 0x30, nil, 8, nil},
		{"ADD HL,A", 0x31, nil, 8, nil},
		{"ADD DE,A", 0x32, nil, 8, nil},
		{"ADD BC,A", 0x33, nil, 8, nil},
		{"ADD HL,nn", 0x34, []byte{0x00, 0x00}, 16, nil},
		{"ADD DE,nn", 0x35, []byte{0x00, 0x00}, 16, nil},
		{"ADD BC,nn", 0x36, []byte{0x00, 0x00}, 16, nil},

		// Bit / shift
		{"SWAPNIB", 0x23, nil, 8, nil},
		{"MIRROR A", 0x24, nil, 8, nil},
		{"TEST n", 0x27, []byte{0x00}, 11, nil},
		{"BSLA DE,B", 0x28, nil, 8, nil},
		{"BSRA DE,B", 0x29, nil, 8, nil},
		{"BSRL DE,B", 0x2A, nil, 8, nil},
		{"BSRF DE,B", 0x2B, nil, 8, nil},
		{"BRLC DE,B", 0x2C, nil, 8, nil},
		{"SETAE", 0x95, nil, 8, nil},

		// Block (non-repeating; non-final iterations of repeating
		// variants cost 21T, asserted in the LDIRX test)
		{"LDIX", 0xA4, nil, 16, func(cpu *CPU) { cpu.setBC(1) }},
		{"LDWS", 0xA5, nil, 14, nil},
		{"LDDX", 0xAC, nil, 16, func(cpu *CPU) { cpu.setBC(1) }},
		{"LDIRX (final)", 0xB4, nil, 16, func(cpu *CPU) { cpu.setBC(1) }},
		{"LDDRX (final)", 0xBC, nil, 16, func(cpu *CPU) { cpu.setBC(1) }},
		{"LDPIRX (final)", 0xB7, nil, 16, func(cpu *CPU) { cpu.setBC(1) }},

		// System
		{"PUSH nn", 0x8A, []byte{0x00, 0x00}, 23, func(cpu *CPU) { cpu.SP = 0x8100 }},
		{"OUTINB", 0x90, nil, 16, nil},
		{"NEXTREG r,n", 0x91, []byte{0x00, 0x00}, 20, nil},
		{"NEXTREG r,A", 0x92, []byte{0x00}, 17, nil},
		{"PIXELDN", 0x93, nil, 8, nil},
		{"PIXELAD", 0x94, nil, 8, nil},
		{"JP (C)", 0x98, nil, 13, nil},
	}
	for _, tc := range cases {
		t.Run(tc.name, func(t *testing.T) {
			cpu, mem := createZ80NTestCPU()
			cpu.PC = 0x8000
			for i, b := range tc.operands {
				mem.Write(0x8000+uint16(i), b)
			}
			if tc.preconfig != nil {
				tc.preconfig(cpu)
			}
			startT := cpu.tstates
			if !cpu.executeZ80NEDInstruction(tc.opcode) {
				t.Fatalf("%s: dispatcher returned false", tc.name)
			}
			if got := cpu.tstates - startT; got != tc.want {
				t.Errorf("%s: tstates = %d, want %d", tc.name, got, tc.want)
			}
		})
	}
}

// =============================================================================
// Flag-correctness checks for block / system opcodes
// =============================================================================

func TestZ80N_LDWS_Flags(t *testing.T) {
	// LDWS: "flags are identical to what the INC D instruction would
	// produce" (wiki.specnext.dev) — NOT derived from the copied byte.
	// Pinned by ZXSpectrumNextTests Z80N.
	t.Run("flags follow INC D", func(t *testing.T) {
		cpu, mem := createZ80NTestCPU()
		cpu.setHL(0x8000)
		cpu.setDE(0xFF00) // D = 0xFF -> INC D wraps to 0x00: Z and H set
		mem.Write(0x8000, 0x80)
		cpu.F = FLAG_C | FLAG_N | FLAG_PV | FLAG_S
		_ = cpu.executeZ80NEDInstruction(0xA5)
		if cpu.F&FLAG_Z == 0 {
			t.Errorf("LDWS with D=0xFF: Z should be set (INC D wrapped to 0)")
		}
		if cpu.F&FLAG_H == 0 {
			t.Errorf("LDWS with D=0xFF: H should be set (carry from bit 3)")
		}
		if cpu.F&(FLAG_S|FLAG_PV|FLAG_N) != 0 {
			t.Errorf("LDWS: S, P/V, N should be clear (F=%#x)", cpu.F)
		}
		if cpu.F&FLAG_C == 0 {
			t.Errorf("LDWS: C should be preserved")
		}
	})
	t.Run("INC D overflow sets S and PV", func(t *testing.T) {
		cpu, mem := createZ80NTestCPU()
		cpu.setHL(0x8000)
		cpu.setDE(0x7F00) // D = 0x7F -> INC D = 0x80: S and PV set
		mem.Write(0x8000, 0x00)
		cpu.F = 0 // C clear
		_ = cpu.executeZ80NEDInstruction(0xA5)
		if cpu.F&FLAG_S == 0 {
			t.Errorf("LDWS with D=0x7F: S should be set (INC D -> 0x80)")
		}
		if cpu.F&FLAG_PV == 0 {
			t.Errorf("LDWS with D=0x7F: PV should be set (signed overflow)")
		}
		if cpu.F&FLAG_Z != 0 {
			t.Errorf("LDWS with D=0x7F: Z should be clear")
		}
		if cpu.F&FLAG_C != 0 {
			t.Errorf("LDWS: C cleared at start should stay cleared")
		}
	})
}

func TestZ80N_LDPIRX_Flags(t *testing.T) {
	// LDPIRX flags follow LDI: N=0, H=0, P/V from BC after dec.
	cpu, mem := createZ80NTestCPU()
	cpu.setHL(0x8000)
	cpu.setDE(0x9005)
	cpu.setBC(0x0003)
	cpu.A = 0xFF
	mem.Write(0x8005, 0x33) // pattern byte at HL_base + DE&7
	cpu.F = FLAG_N | FLAG_H // pre-set so we can prove they clear

	_ = cpu.executeZ80NEDInstruction(0xB7)

	if cpu.F&FLAG_N != 0 {
		t.Errorf("LDPIRX: N should be cleared")
	}
	if cpu.F&FLAG_H != 0 {
		t.Errorf("LDPIRX: H should be cleared")
	}
	if cpu.F&FLAG_PV == 0 {
		t.Errorf("LDPIRX: P/V should be set when BC != 0 after decrement (BC=%d)", cpu.bc())
	}

	// One more step — drive BC to 0 and verify P/V clears.
	cpu.setBC(0x0001)
	_ = cpu.executeZ80NEDInstruction(0xB7)
	if cpu.F&FLAG_PV != 0 {
		t.Errorf("LDPIRX final: P/V should be clear (BC=0)")
	}
}

func TestZ80N_OUTINB_Flags(t *testing.T) {
	// OUTINB preserves all flags per wiki.
	cpu, _ := createZ80NTestCPU()
	cpu.setHL(0x8000)
	cpu.setBC(0x00FE)
	cpu.F = FLAG_C | FLAG_Z | FLAG_S | FLAG_PV
	wantF := cpu.F
	_ = cpu.executeZ80NEDInstruction(0x90)
	if cpu.F != wantF {
		t.Errorf("OUTINB: flags changed (was %#x, now %#x)", wantF, cpu.F)
	}
}

// =============================================================================
// JP (C) edge case
// =============================================================================

func TestZ80N_JPC_HighBitsAtBoundary(t *testing.T) {
	// Pin the current behaviour: JP (C) uses the post-fetch PC for
	// the high-2-bit mask. This test does NOT claim that is
	// platonically correct; if a real Next program ever shows
	// it should use the instruction's own PC, flip this test.
	cpu, _ := createZ80NTestCPU()
	cpu.PC = 0x4000 // just past a 16K boundary
	cpu.setBC(0x0010)
	_ = cpu.executeZ80NEDInstruction(0x98)
	// PC at execution: 0x4000 -> high bits 01; the test ULA reads 0xFF
	// -> (0x4000 & 0xC000) | (0xFF << 6) = 0x7FC0
	if cpu.PC != 0x7FC0 {
		t.Errorf("JP (C) at 16K boundary: PC = %#x, want 0x7FC0", cpu.PC)
	}
}

// =============================================================================
// Regression: operand fetches must NOT count as M1
// =============================================================================

// The Z80N immediate-operand opcodes (TEST n, PUSH nn, NEXTREG r,n,
// NEXTREG r,A) must read their operand bytes via readOperand(), not
// fetch(): fetch() increments R and instructionCount, which is
// correct for M1 cycles but wrong for operand reads. Classic
// ED-prefixed opcodes have always used readOperand() for their
// operands; this test pins the same contract for the Z80N opcodes.
func TestZ80NOperandFetchesNotCountedAsM1(t *testing.T) {
	// PUSH nn fetches two operand bytes plus its ED prefix and
	// secondary opcode byte. The classic Z80 M1 count for the
	// whole instruction is 2 (one for ED, one for 0x8A). The
	// operand bytes should NOT add to instructionCount.
	cpu, mem := createZ80NTestCPU()
	cpu.PC = 0x4000
	cpu.SP = 0x8100
	mem.Write(0x4000, 0xED)
	mem.Write(0x4001, 0x8A) // PUSH nn
	mem.Write(0x4002, 0xAB) // hi
	mem.Write(0x4003, 0xCD) // lo

	startInsns := cpu.instructionCount
	startR := cpu.R

	cpu.executeInstruction() // dispatches ED prefix; ED handler runs PUSH nn

	gotInsns := cpu.instructionCount - startInsns
	// Two M1 fetches: ED prefix + 0x8A. Operand bytes do not
	// count. So delta should be 2.
	if gotInsns != 2 {
		t.Errorf("PUSH nn: instructionCount delta = %d, want 2 (two M1 cycles, no operand counting)", gotInsns)
	}
	// R increments once per M1: from start, by 2 (mod 128).
	expectedR := (startR & 0x80) | ((startR + 2) & 0x7F)
	if cpu.R != expectedR {
		t.Errorf("PUSH nn: R = %#x, want %#x (started at %#x, expect +2 M1 increments)",
			cpu.R, expectedR, startR)
	}
}

// Z80 (non-Next) variants must NOT execute Z80N opcodes. Feeding an
// ED-prefixed Z80N opcode to a default-Variant CPU should log
// "not implemented" and add 8 T-states without performing the Z80N
// operation.
func TestZ80NOpcodesGatedByVariant(t *testing.T) {
	cpu, _ := createTestCPU() // Variant defaults to VariantZ80
	cpu.D, cpu.E = 0x10, 0x20 // MUL would write DE = 0x0200
	startT := cpu.tstates

	cpu.executeEDInstruction(0x30) // would be MUL D,E on Z80N

	// If MUL had run, DE would be 0x0200. On a plain Z80 the bytes
	// stay as their individually-assigned values (D=0x10, E=0x20).
	if cpu.de() == 0x0200 {
		t.Errorf("Z80 variant: ED 0x30 must not execute as MUL (DE = 0x0200)")
	}
	if cpu.D != 0x10 || cpu.E != 0x20 {
		t.Errorf("Z80 variant: D/E disturbed by unknown ED opcode (D=%#x E=%#x)", cpu.D, cpu.E)
	}
	if cpu.tstates-startT != 8 {
		t.Errorf("Z80 variant: ED 0x30 should cost 8T (unknown), got %d", cpu.tstates-startT)
	}
}
