<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="warning" file="HDLCompiler" num="189" delta="unknown" >"C:/Users/dkhoury/OneDrive/Documents/SourceTree-Masters/Verilog/ASICTesterVerilog/TOP_MODULE_TB.v" Line 60: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">SIGNALS</arg>&gt;. Formal port size is <arg fmt="%d" index="2">126</arg>-bit while actual signal size is <arg fmt="%d" index="1">128</arg>-bit.
</msg>

</messages>

