<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] RTL data type mismatch (logic vs. lv) for signal 'AB_t_we0'." projectName="LabB" solutionName="solution5" date="2023-04-12T06:54:25.848+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL data type mismatch (logic vs. lv) for signal 'AB_i_we1'." projectName="LabB" solutionName="solution5" date="2023-04-12T06:54:25.843+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL data type mismatch (logic vs. lv) for signal 'AB_i_we0'." projectName="LabB" solutionName="solution5" date="2023-04-12T06:54:25.838+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'Loop_writeoutput_proc' (loop 'writeoutput'): Unable to schedule 'store' operation ('ABpartial_addr_13_write_ln35', LabB/BlockMatrix_design.cpp:35) of variable 'tmp_525_12', LabB/BlockMatrix_design.cpp:35 on array 'ABpartial' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'ABpartial'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="LabB" solutionName="solution5" date="2023-04-12T06:54:16.515+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'Loop_writeoutput_proc' (loop 'writeoutput'): Unable to schedule 'store' operation ('ABpartial_addr_7_write_ln35', LabB/BlockMatrix_design.cpp:35) of variable 'tmp_525_6', LabB/BlockMatrix_design.cpp:35 on array 'ABpartial' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'ABpartial'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="LabB" solutionName="solution5" date="2023-04-12T06:54:16.497+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'Loop_writeoutput_proc' (loop 'writeoutput'): Unable to schedule 'store' operation ('ABpartial_addr_5_write_ln35', LabB/BlockMatrix_design.cpp:35) of variable 'tmp_525_4', LabB/BlockMatrix_design.cpp:35 on array 'ABpartial' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'ABpartial'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="LabB" solutionName="solution5" date="2023-04-12T06:54:16.473+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'Loop_writeoutput_proc' (loop 'writeoutput'): Unable to schedule 'store' operation ('ABpartial_addr_3_write_ln35', LabB/BlockMatrix_design.cpp:35) of variable 'tmp_525_2', LabB/BlockMatrix_design.cpp:35 on array 'ABpartial' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'ABpartial'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="LabB" solutionName="solution5" date="2023-04-12T06:54:16.462+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'Loop_writeoutput_proc' (loop 'writeoutput'): Unable to schedule 'store' operation ('ABpartial_addr_1_write_ln35', LabB/BlockMatrix_design.cpp:35) of variable 'tmp_525_s', LabB/BlockMatrix_design.cpp:35 on array 'ABpartial' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'ABpartial'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="LabB" solutionName="solution5" date="2023-04-12T06:54:16.453+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-786] Detected dataflow-on-top in function  'blockmatmul' (LabB/BlockMatrix_design.cpp:5:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).&#xD;&#xA;Resolution: For help on HLS 200-786 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-786.html" projectName="LabB" solutionName="solution5" date="2023-04-12T06:54:08.839+0800" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144: in function 'read': variable-indexed range selection may cause suboptimal QoR." projectName="LabB" solutionName="solution5" date="2023-04-12T06:54:08.102+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file LabB/BlockMatrix_design.cpp&#xD;&#xA;Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-471.html" projectName="LabB" solutionName="solution5" date="2023-04-12T06:54:00.156+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (E:/Xilinx/Vitis/LabB/solution5/directives.tcl:7:9)&#xD;&#xA;Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-169.html" projectName="LabB" solutionName="solution5" date="2023-04-12T06:53:58.378+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (E:/Xilinx/Vitis/LabB/solution5/directives.tcl:7:9)&#xD;&#xA;Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html" projectName="LabB" solutionName="solution5" date="2023-04-12T06:53:58.375+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (LabB/BlockMatrix_design.cpp:12:18)&#xD;&#xA;Resolution: For help on HLS 214-111 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-111.html" projectName="LabB" solutionName="solution5" date="2023-04-12T06:53:58.370+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'blockmatmul_Pipeline_ps_i' (loop 'ps_i'): Unable to schedule 'store' operation ('AB_addr_13_write_ln28', LabB/BlockMatrix_design.cpp:28) of variable 'add_ln28_13', LabB/BlockMatrix_design.cpp:28 on array 'AB' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'AB'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="LabB" solutionName="solution1" date="2023-04-12T06:50:49.648+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'blockmatmul_Pipeline_ps_i' (loop 'ps_i'): Unable to schedule 'store' operation ('AB_addr_5_write_ln28', LabB/BlockMatrix_design.cpp:28) of variable 'add_ln28_5', LabB/BlockMatrix_design.cpp:28 on array 'AB' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'AB'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="LabB" solutionName="solution1" date="2023-04-12T06:50:49.565+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'blockmatmul_Pipeline_ps_i' (loop 'ps_i'): Unable to schedule 'load' operation ('AB_load_7', LabB/BlockMatrix_design.cpp:28) on array 'AB' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'AB'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="LabB" solutionName="solution1" date="2023-04-12T06:50:49.479+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'blockmatmul_Pipeline_ps_i' (loop 'ps_i'): Unable to schedule 'load' operation ('AB_load_5', LabB/BlockMatrix_design.cpp:28) on array 'AB' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'AB'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="LabB" solutionName="solution1" date="2023-04-12T06:50:49.428+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'blockmatmul_Pipeline_ps_i' (loop 'ps_i'): Unable to schedule 'load' operation ('AB_load_3', LabB/BlockMatrix_design.cpp:28) on array 'AB' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'AB'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="LabB" solutionName="solution1" date="2023-04-12T06:50:49.416+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'blockmatmul_Pipeline_ps_i' (loop 'ps_i'): Unable to schedule 'load' operation ('AB_load_1', LabB/BlockMatrix_design.cpp:28) on array 'AB' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'AB'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="LabB" solutionName="solution1" date="2023-04-12T06:50:49.406+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'blockmatmul_Pipeline_loadA' (loop 'loadA'): Unable to schedule 'store' operation ('A_addr_13_write_ln18', LabB/BlockMatrix_design.cpp:18) of variable 'tmp_11', D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'A' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'A'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="LabB" solutionName="solution1" date="2023-04-12T06:50:49.125+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'blockmatmul_Pipeline_loadA' (loop 'loadA'): Unable to schedule 'store' operation ('A_addr_7_write_ln18', LabB/BlockMatrix_design.cpp:18) of variable 'tmp_6', D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'A' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'A'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="LabB" solutionName="solution1" date="2023-04-12T06:50:49.107+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'blockmatmul_Pipeline_loadA' (loop 'loadA'): Unable to schedule 'store' operation ('A_addr_5_write_ln18', LabB/BlockMatrix_design.cpp:18) of variable 'tmp_4', D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'A' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'A'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="LabB" solutionName="solution1" date="2023-04-12T06:50:49.084+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'blockmatmul_Pipeline_loadA' (loop 'loadA'): Unable to schedule 'store' operation ('A_addr_3_write_ln18', LabB/BlockMatrix_design.cpp:18) of variable 'tmp_2', D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="LabB" solutionName="solution1" date="2023-04-12T06:50:49.076+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'blockmatmul_Pipeline_loadA' (loop 'loadA'): Unable to schedule 'store' operation ('A_addr_1_write_ln18', LabB/BlockMatrix_design.cpp:18) of variable 'tmp', D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="LabB" solutionName="solution1" date="2023-04-12T06:50:49.067+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'partialsum' (LabB/BlockMatrix_design.cpp:24:18) in function 'blockmatmul' the outer loop is not a perfect loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="LabB" solutionName="solution1" date="2023-04-12T06:50:48.736+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'blockmatmul_Pipeline_loadA' (loop 'loadA'): Unable to schedule 'store' operation ('A_addr_13_write_ln18', LabB/BlockMatrix_design.cpp:18) of variable 'tmp_11', D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'A' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'A'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="LabB" solutionName="solution2" date="2023-04-12T06:49:59.237+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'blockmatmul_Pipeline_loadA' (loop 'loadA'): Unable to schedule 'store' operation ('A_addr_7_write_ln18', LabB/BlockMatrix_design.cpp:18) of variable 'tmp_6', D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'A' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'A'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="LabB" solutionName="solution2" date="2023-04-12T06:49:59.214+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'blockmatmul_Pipeline_loadA' (loop 'loadA'): Unable to schedule 'store' operation ('A_addr_5_write_ln18', LabB/BlockMatrix_design.cpp:18) of variable 'tmp_4', D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'A' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'A'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="LabB" solutionName="solution2" date="2023-04-12T06:49:59.189+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'blockmatmul_Pipeline_loadA' (loop 'loadA'): Unable to schedule 'store' operation ('A_addr_3_write_ln18', LabB/BlockMatrix_design.cpp:18) of variable 'tmp_2', D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="LabB" solutionName="solution2" date="2023-04-12T06:49:59.179+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'blockmatmul_Pipeline_loadA' (loop 'loadA'): Unable to schedule 'store' operation ('A_addr_1_write_ln18', LabB/BlockMatrix_design.cpp:18) of variable 'tmp', D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="LabB" solutionName="solution2" date="2023-04-12T06:49:59.169+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'partialsum' (D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144:67) in function 'blockmatmul' the outer loop is not a perfect loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="LabB" solutionName="solution2" date="2023-04-12T06:49:58.738+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'Loop_1_proc1_Pipeline_loadA' (loop 'loadA'): Unable to schedule 'store' operation ('A_addr_13_write_ln18', LabB/BlockMatrix_design.cpp:18) of variable 'tmp_11', D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'A' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'A'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="LabB" solutionName="solution3" date="2023-04-12T06:48:23.024+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'Loop_1_proc1_Pipeline_loadA' (loop 'loadA'): Unable to schedule 'store' operation ('A_addr_7_write_ln18', LabB/BlockMatrix_design.cpp:18) of variable 'tmp_6', D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'A' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'A'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="LabB" solutionName="solution3" date="2023-04-12T06:48:23.002+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'Loop_1_proc1_Pipeline_loadA' (loop 'loadA'): Unable to schedule 'store' operation ('A_addr_5_write_ln18', LabB/BlockMatrix_design.cpp:18) of variable 'tmp_4', D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'A' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'A'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="LabB" solutionName="solution3" date="2023-04-12T06:48:22.972+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'Loop_1_proc1_Pipeline_loadA' (loop 'loadA'): Unable to schedule 'store' operation ('A_addr_3_write_ln18', LabB/BlockMatrix_design.cpp:18) of variable 'tmp_2', D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="LabB" solutionName="solution3" date="2023-04-12T06:48:22.962+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'Loop_1_proc1_Pipeline_loadA' (loop 'loadA'): Unable to schedule 'store' operation ('A_addr_1_write_ln18', LabB/BlockMatrix_design.cpp:18) of variable 'tmp', D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="LabB" solutionName="solution3" date="2023-04-12T06:48:22.952+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'partialsum' (D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144:67) in function 'Loop_1_proc1' the outer loop is not a perfect loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="LabB" solutionName="solution3" date="2023-04-12T06:48:22.561+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-786] Detected dataflow-on-top in function  'blockmatmul' (LabB/BlockMatrix_design.cpp:5:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).&#xD;&#xA;Resolution: For help on HLS 200-786 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-786.html" projectName="LabB" solutionName="solution3" date="2023-04-12T06:48:22.373+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file LabB/BlockMatrix_design.cpp&#xD;&#xA;Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-471.html" projectName="LabB" solutionName="solution3" date="2023-04-12T06:48:15.516+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (E:/Xilinx/Vitis/LabB/solution3/directives.tcl:8:9)&#xD;&#xA;Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html" projectName="LabB" solutionName="solution3" date="2023-04-12T06:48:13.909+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (LabB/BlockMatrix_design.cpp:12:18)&#xD;&#xA;Resolution: For help on HLS 214-111 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-111.html" projectName="LabB" solutionName="solution3" date="2023-04-12T06:48:13.906+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL data type mismatch (logic vs. lv) for signal 'AB_t_we0'." projectName="LabB" solutionName="solution4" date="2023-04-12T06:47:06.384+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL data type mismatch (logic vs. lv) for signal 'AB_i_we0'." projectName="LabB" solutionName="solution4" date="2023-04-12T06:47:06.380+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'Loop_writeoutput_proc' (loop 'writeoutput'): Unable to schedule 'store' operation ('ABpartial_addr_13_write_ln35', LabB/BlockMatrix_design.cpp:35) of variable 'tmp_60_12', LabB/BlockMatrix_design.cpp:35 on array 'ABpartial' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'ABpartial'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="LabB" solutionName="solution4" date="2023-04-12T06:47:04.759+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'Loop_writeoutput_proc' (loop 'writeoutput'): Unable to schedule 'store' operation ('ABpartial_addr_7_write_ln35', LabB/BlockMatrix_design.cpp:35) of variable 'tmp_60_6', LabB/BlockMatrix_design.cpp:35 on array 'ABpartial' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'ABpartial'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="LabB" solutionName="solution4" date="2023-04-12T06:47:04.742+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'Loop_writeoutput_proc' (loop 'writeoutput'): Unable to schedule 'store' operation ('ABpartial_addr_5_write_ln35', LabB/BlockMatrix_design.cpp:35) of variable 'tmp_60_4', LabB/BlockMatrix_design.cpp:35 on array 'ABpartial' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'ABpartial'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="LabB" solutionName="solution4" date="2023-04-12T06:47:04.717+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'Loop_writeoutput_proc' (loop 'writeoutput'): Unable to schedule 'store' operation ('ABpartial_addr_3_write_ln35', LabB/BlockMatrix_design.cpp:35) of variable 'tmp_60_2', LabB/BlockMatrix_design.cpp:35 on array 'ABpartial' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'ABpartial'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="LabB" solutionName="solution4" date="2023-04-12T06:47:04.703+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'Loop_writeoutput_proc' (loop 'writeoutput'): Unable to schedule 'store' operation ('ABpartial_addr_1_write_ln35', LabB/BlockMatrix_design.cpp:35) of variable 'tmp_60_s', LabB/BlockMatrix_design.cpp:35 on array 'ABpartial' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'ABpartial'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="LabB" solutionName="solution4" date="2023-04-12T06:47:04.694+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'Loop_1_proc1_Pipeline_loadA' (loop 'loadA'): Unable to schedule 'store' operation ('A_addr_13_write_ln18', LabB/BlockMatrix_design.cpp:18) of variable 'tmp_12', D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'A' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'A'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="LabB" solutionName="solution4" date="2023-04-12T06:47:03.857+0800" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
