{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495732824587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495732824598 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 14:20:24 2017 " "Processing started: Thu May 25 14:20:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495732824598 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495732824598 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off topo -c topo " "Command: quartus_map --read_settings_files=on --write_settings_files=off topo -c topo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495732824598 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1495732825032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topo-topo_estru " "Found design unit 1: topo-topo_estru" {  } { { "topo.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/topo.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495732839640 ""} { "Info" "ISGN_ENTITY_NAME" "1 topo " "Found entity 1: topo" {  } { { "topo.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/topo.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495732839640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495732839640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file C1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C1-c1_estr " "Found design unit 1: C1-c1_estr" {  } { { "C1.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495732839651 ""} { "Info" "ISGN_ENTITY_NAME" "1 C1 " "Found entity 1: C1" {  } { { "C1.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495732839651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495732839651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file C2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C2-c2_estr " "Found design unit 1: C2-c2_estr" {  } { { "C2.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495732839670 ""} { "Info" "ISGN_ENTITY_NAME" "1 C2 " "Found entity 1: C2" {  } { { "C2.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495732839670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495732839670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file C3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C3-c3_estr " "Found design unit 1: C3-c3_estr" {  } { { "C3.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495732839694 ""} { "Info" "ISGN_ENTITY_NAME" "1 C3 " "Found entity 1: C3" {  } { { "C3.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495732839694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495732839694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decod7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Decod7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decod7seg-decod_bhv " "Found design unit 1: Decod7seg-decod_bhv" {  } { { "Decod7seg.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/Decod7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495732839712 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decod7seg " "Found entity 1: Decod7seg" {  } { { "Decod7seg.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/Decod7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495732839712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495732839712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file C4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C4-c4_estr " "Found design unit 1: C4-c4_estr" {  } { { "C4.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495732839732 ""} { "Info" "ISGN_ENTITY_NAME" "1 C4 " "Found entity 1: C4" {  } { { "C4.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/C4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495732839732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495732839732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1-mux " "Found design unit 1: mux4x1-mux" {  } { { "mux4x1.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/mux4x1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495732839742 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/mux4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495732839742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495732839742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FF_D_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FF_D_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D_4bits-bhv " "Found design unit 1: FF_D_4bits-bhv" {  } { { "FF_D_4bits.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/FF_D_4bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495732839754 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D_4bits " "Found entity 1: FF_D_4bits" {  } { { "FF_D_4bits.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/FF_D_4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495732839754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495732839754 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"!\", or \"=>\" FSM_Control.vhd(55) " "VHDL syntax error at FSM_Control.vhd(55) near text \"=\";  expecting \"!\", or \"=>\"" {  } { { "FSM_Control.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/FSM_Control.vhd" 55 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1495732839756 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"case\" FSM_Control.vhd(74) " "VHDL syntax error at FSM_Control.vhd(74) near text \"process\";  expecting \"case\"" {  } { { "FSM_Control.vhd" "" { Text "/home/alunos/Desktop/1208B/AULA3/VHDLCalc/VHDLCalc/FSM_Control.vhd" 74 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1495732839757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM_Control.vhd 0 0 " "Found 0 design units, including 0 entities, in source file FSM_Control.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495732839757 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1052 " "Peak virtual memory: 1052 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495732839911 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 25 14:20:39 2017 " "Processing ended: Thu May 25 14:20:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495732839911 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495732839911 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495732839911 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495732839911 ""}
