Flow Status : Successful - Mon Dec 14 08:10:18 2020
Quartus II Version : 5.0 Build 148 04/26/2005 SJ Full Version
Revision Name : dmx_vhdl
Top-level Entity Name : dmx_vhdl
Family : Stratix
Met timing requirements : N/A
Total logic elements : 4
Total pins : 7
Total virtual pins : 0
Total memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
