// Seed: 2143843992
module module_0 (
    input supply0 id_0,
    output supply0 id_1,
    input wire id_2,
    input uwire id_3,
    output tri id_4,
    output wand id_5,
    input tri1 id_6,
    output supply0 id_7,
    input wor id_8,
    input supply0 id_9,
    input supply0 id_10,
    input wor id_11,
    input supply0 id_12,
    output tri0 id_13,
    input wire id_14,
    input tri1 id_15,
    input tri0 id_16,
    input tri1 id_17,
    output supply1 id_18,
    input supply0 id_19
);
  wire id_21;
  assign id_13 = id_14 ^ id_2 ? id_16 : 1;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input tri0 id_2,
    input uwire id_3
    , id_8,
    output tri id_4,
    input supply0 id_5,
    input tri id_6
);
  wire id_9;
  module_0(
      id_3,
      id_4,
      id_1,
      id_0,
      id_4,
      id_4,
      id_6,
      id_4,
      id_3,
      id_2,
      id_1,
      id_0,
      id_5,
      id_4,
      id_3,
      id_0,
      id_2,
      id_6,
      id_4,
      id_5
  );
  wire id_10;
endmodule
