
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -196.72

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.34

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.34

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[857]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3465.85    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.31    1.07    1.51 ^ gen_regfile_ff.register_file_i.rf_reg_q[857]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.51   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[857]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.82    1.82   library removal time
                                  1.82   data required time
-----------------------------------------------------------------------------
                                  1.82   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                 -0.31   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.13    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.97    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.48    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[857]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3465.85    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.31    1.07    1.51 ^ gen_regfile_ff.register_file_i.rf_reg_q[857]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.51   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[857]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.26    1.94   library recovery time
                                  1.94   data required time
-----------------------------------------------------------------------------
                                  1.94   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[765]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.55    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   25.55    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   42.77    0.02    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.03    0.01    0.18 ^ _16526_/A (BUF_X2)
    10   38.64    0.04    0.06    0.24 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.01    0.25 ^ _16527_/A (BUF_X2)
    19   56.96    0.06    0.09    0.34 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.07    0.01    0.35 ^ _18242_/A (BUF_X2)
    10   19.43    0.02    0.05    0.40 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.40 ^ _18263_/A (BUF_X2)
    10   38.63    0.04    0.07    0.47 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.47 ^ _18344_/A (BUF_X2)
    10   27.05    0.03    0.06    0.53 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.03    0.00    0.53 ^ _18468_/S (MUX2_X1)
     1    1.50    0.01    0.06    0.59 v _18468_/Z (MUX2_X1)
                                         _12577_ (net)
                  0.01    0.00    0.59 v _18469_/B (MUX2_X1)
     1    1.49    0.01    0.06    0.65 v _18469_/Z (MUX2_X1)
                                         _12578_ (net)
                  0.01    0.00    0.65 v _18470_/B (MUX2_X1)
     1    2.09    0.01    0.06    0.71 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.71 v _18471_/B1 (AOI21_X1)
     8   29.28    0.14    0.16    0.87 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.14    0.01    0.88 ^ _20600_/A (MUX2_X1)
     7   20.86    0.05    0.10    0.98 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.05    0.01    0.99 ^ _20998_/A (BUF_X1)
    10   20.56    0.05    0.08    1.07 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.07 ^ _21067_/A2 (NAND2_X1)
     1    3.59    0.02    0.03    1.09 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.09 v _30197_/B (FA_X1)
     1    3.92    0.02    0.13    1.22 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.22 ^ _30199_/A (FA_X1)
     1    3.51    0.02    0.09    1.31 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.31 v _30202_/B (FA_X1)
     1    4.12    0.02    0.13    1.44 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.44 ^ _30207_/A (FA_X1)
     1    4.13    0.02    0.09    1.53 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.53 v _30211_/A (FA_X1)
     1    4.19    0.02    0.12    1.65 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.65 ^ _30212_/A (FA_X1)
     1    1.94    0.02    0.09    1.74 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.74 v _21502_/A (INV_X1)
     1    3.32    0.01    0.02    1.76 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.76 ^ _30538_/A (HA_X1)
     1    1.04    0.02    0.04    1.80 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.80 ^ _23588_/A (BUF_X1)
     5    8.77    0.02    0.04    1.85 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.85 ^ _23632_/A2 (NAND3_X1)
     1    1.67    0.02    0.02    1.87 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.87 v _23633_/A3 (NOR3_X1)
     2    4.18    0.04    0.07    1.94 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.94 ^ _23682_/A2 (NOR2_X1)
     1    3.60    0.01    0.02    1.96 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.96 v _23683_/B2 (AOI21_X2)
     5   11.52    0.04    0.05    2.01 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.02 ^ _23908_/A3 (AND4_X1)
     2    3.78    0.02    0.07    2.09 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.09 ^ _23912_/A2 (NOR3_X1)
     1    2.57    0.01    0.01    2.10 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.10 v _23913_/B (XOR2_X1)
     1    4.46    0.03    0.05    2.15 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.15 ^ _23914_/B (MUX2_X1)
     2    4.67    0.02    0.05    2.20 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.20 ^ _23915_/A2 (NAND2_X1)
     1    4.90    0.02    0.02    2.22 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.22 v _23924_/B2 (AOI221_X1)
     1    6.79    0.08    0.12    2.34 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.08    0.00    2.34 ^ _23925_/B1 (AOI21_X1)
     4    6.48    0.03    0.04    2.38 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.38 v _24593_/A (BUF_X1)
    10   13.88    0.02    0.05    2.44 v _24593_/Z (BUF_X1)
                                         _06806_ (net)
                  0.02    0.00    2.44 v _25279_/A (MUX2_X1)
     1    1.35    0.01    0.06    2.50 v _25279_/Z (MUX2_X1)
                                         _02018_ (net)
                  0.01    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[765]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[765]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[857]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3465.85    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.31    1.07    1.51 ^ gen_regfile_ff.register_file_i.rf_reg_q[857]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.51   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[857]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.26    1.94   library recovery time
                                  1.94   data required time
-----------------------------------------------------------------------------
                                  1.94   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[765]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.55    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   25.55    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   42.77    0.02    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.03    0.01    0.18 ^ _16526_/A (BUF_X2)
    10   38.64    0.04    0.06    0.24 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.01    0.25 ^ _16527_/A (BUF_X2)
    19   56.96    0.06    0.09    0.34 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.07    0.01    0.35 ^ _18242_/A (BUF_X2)
    10   19.43    0.02    0.05    0.40 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.40 ^ _18263_/A (BUF_X2)
    10   38.63    0.04    0.07    0.47 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.47 ^ _18344_/A (BUF_X2)
    10   27.05    0.03    0.06    0.53 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.03    0.00    0.53 ^ _18468_/S (MUX2_X1)
     1    1.50    0.01    0.06    0.59 v _18468_/Z (MUX2_X1)
                                         _12577_ (net)
                  0.01    0.00    0.59 v _18469_/B (MUX2_X1)
     1    1.49    0.01    0.06    0.65 v _18469_/Z (MUX2_X1)
                                         _12578_ (net)
                  0.01    0.00    0.65 v _18470_/B (MUX2_X1)
     1    2.09    0.01    0.06    0.71 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.71 v _18471_/B1 (AOI21_X1)
     8   29.28    0.14    0.16    0.87 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.14    0.01    0.88 ^ _20600_/A (MUX2_X1)
     7   20.86    0.05    0.10    0.98 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.05    0.01    0.99 ^ _20998_/A (BUF_X1)
    10   20.56    0.05    0.08    1.07 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.07 ^ _21067_/A2 (NAND2_X1)
     1    3.59    0.02    0.03    1.09 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.09 v _30197_/B (FA_X1)
     1    3.92    0.02    0.13    1.22 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.22 ^ _30199_/A (FA_X1)
     1    3.51    0.02    0.09    1.31 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.31 v _30202_/B (FA_X1)
     1    4.12    0.02    0.13    1.44 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.44 ^ _30207_/A (FA_X1)
     1    4.13    0.02    0.09    1.53 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.53 v _30211_/A (FA_X1)
     1    4.19    0.02    0.12    1.65 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.65 ^ _30212_/A (FA_X1)
     1    1.94    0.02    0.09    1.74 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.74 v _21502_/A (INV_X1)
     1    3.32    0.01    0.02    1.76 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.76 ^ _30538_/A (HA_X1)
     1    1.04    0.02    0.04    1.80 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.80 ^ _23588_/A (BUF_X1)
     5    8.77    0.02    0.04    1.85 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.85 ^ _23632_/A2 (NAND3_X1)
     1    1.67    0.02    0.02    1.87 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.87 v _23633_/A3 (NOR3_X1)
     2    4.18    0.04    0.07    1.94 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.94 ^ _23682_/A2 (NOR2_X1)
     1    3.60    0.01    0.02    1.96 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.96 v _23683_/B2 (AOI21_X2)
     5   11.52    0.04    0.05    2.01 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.02 ^ _23908_/A3 (AND4_X1)
     2    3.78    0.02    0.07    2.09 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.09 ^ _23912_/A2 (NOR3_X1)
     1    2.57    0.01    0.01    2.10 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.10 v _23913_/B (XOR2_X1)
     1    4.46    0.03    0.05    2.15 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.15 ^ _23914_/B (MUX2_X1)
     2    4.67    0.02    0.05    2.20 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.20 ^ _23915_/A2 (NAND2_X1)
     1    4.90    0.02    0.02    2.22 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.22 v _23924_/B2 (AOI221_X1)
     1    6.79    0.08    0.12    2.34 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.08    0.00    2.34 ^ _23925_/B1 (AOI21_X1)
     4    6.48    0.03    0.04    2.38 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.38 v _24593_/A (BUF_X1)
    10   13.88    0.02    0.05    2.44 v _24593_/Z (BUF_X1)
                                         _06806_ (net)
                  0.02    0.00    2.44 v _25279_/A (MUX2_X1)
     1    1.35    0.01    0.06    2.50 v _25279_/Z (MUX2_X1)
                                         _02018_ (net)
                  0.01    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[765]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[765]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_17048_/Z                               0.20    0.23   -0.03 (VIOLATED)
_20440_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_20328_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_24776_/ZN                              0.20    0.20   -0.01 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17048_/Z                              25.33   47.90  -22.57 (VIOLATED)
_27504_/ZN                             23.23   38.26  -15.03 (VIOLATED)
_22344_/ZN                             23.23   37.67  -14.43 (VIOLATED)
_18603_/ZN                             26.02   40.27  -14.25 (VIOLATED)
_27512_/ZN                             23.23   37.32  -14.09 (VIOLATED)
_18225_/ZN                             26.02   39.01  -12.99 (VIOLATED)
_18417_/ZN                             26.02   38.90  -12.88 (VIOLATED)
_19370_/ZN                             26.02   38.71  -12.70 (VIOLATED)
_20328_/ZN                             16.02   28.58  -12.55 (VIOLATED)
_22284_/ZN                             23.23   35.67  -12.44 (VIOLATED)
_18429_/ZN                             26.02   38.39  -12.37 (VIOLATED)
_18055_/ZN                             28.99   41.30  -12.31 (VIOLATED)
_24776_/ZN                             16.02   28.08  -12.06 (VIOLATED)
_18977_/ZN                             26.02   37.29  -11.27 (VIOLATED)
_20318_/Z                              25.33   36.46  -11.13 (VIOLATED)
_22217_/ZN                             23.23   33.85  -10.61 (VIOLATED)
_18028_/ZN                             26.02   36.44  -10.43 (VIOLATED)
_20440_/ZN                             10.47   20.60  -10.12 (VIOLATED)
_27522_/ZN                             23.23   33.33  -10.10 (VIOLATED)
_20319_/Z                              25.33   35.43  -10.10 (VIOLATED)
_18215_/ZN                             26.02   35.74   -9.72 (VIOLATED)
_19183_/ZN                             26.70   36.22   -9.52 (VIOLATED)
_18615_/ZN                             28.99   37.76   -8.76 (VIOLATED)
_19553_/ZN                             26.02   33.73   -7.71 (VIOLATED)
_22911_/ZN                             10.47   17.78   -7.31 (VIOLATED)
_22089_/ZN                             23.23   30.23   -7.00 (VIOLATED)
_22073_/ZN                             23.23   30.21   -6.97 (VIOLATED)
_22363_/ZN                             26.05   32.87   -6.81 (VIOLATED)
_25831_/ZN                             10.47   16.74   -6.26 (VIOLATED)
_19731_/ZN                             26.02   32.02   -6.00 (VIOLATED)
_20890_/ZN                             16.02   22.02   -6.00 (VIOLATED)
_19924_/ZN                             25.33   31.31   -5.98 (VIOLATED)
_22176_/ZN                             23.23   29.21   -5.97 (VIOLATED)
_23322_/ZN                             10.47   15.78   -5.31 (VIOLATED)
_20147_/ZN                             10.47   15.41   -4.94 (VIOLATED)
_22360_/ZN                             10.47   15.02   -4.55 (VIOLATED)
_22052_/ZN                             23.23   27.50   -4.27 (VIOLATED)
_18471_/ZN                             25.33   29.28   -3.95 (VIOLATED)
_20352_/ZN                             16.02   19.91   -3.89 (VIOLATED)
_27230_/ZN                             25.33   29.02   -3.69 (VIOLATED)
_22133_/ZN                             23.23   26.83   -3.60 (VIOLATED)
_17534_/ZN                             13.81   17.35   -3.54 (VIOLATED)
_19384_/ZN                             26.70   30.08   -3.37 (VIOLATED)
_22301_/ZN                             10.47   13.82   -3.35 (VIOLATED)
_18358_/ZN                             25.33   28.54   -3.21 (VIOLATED)
_23367_/ZN                             16.02   18.88   -2.85 (VIOLATED)
_28321_/ZN                             16.02   18.87   -2.85 (VIOLATED)
_22868_/ZN                             10.47   13.13   -2.66 (VIOLATED)
_26308_/ZN                             10.47   12.61   -2.14 (VIOLATED)
_23147_/ZN                             25.33   27.06   -1.73 (VIOLATED)
_26289_/ZN                             13.81   15.11   -1.31 (VIOLATED)
_26507_/ZN                             13.01   14.11   -1.10 (VIOLATED)
_21954_/ZN                             10.47   11.48   -1.01 (VIOLATED)
_23513_/ZN                             13.81   14.61   -0.80 (VIOLATED)
_21836_/ZN                             10.47   11.27   -0.80 (VIOLATED)
_17619_/ZN                             16.02   16.49   -0.47 (VIOLATED)
_17229_/ZN                             16.02   16.47   -0.45 (VIOLATED)
_27336_/ZN                             25.33   25.77   -0.44 (VIOLATED)
_17600_/ZN                             16.02   16.25   -0.23 (VIOLATED)
_27150_/ZN                             26.05   26.20   -0.14 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.029044752940535545

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.1463

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-22.570907592773438

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.8911

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 4

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 60

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1174

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1123

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[765]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16524_/Z (BUF_X4)
   0.04    0.16 ^ _16525_/Z (BUF_X4)
   0.08    0.24 ^ _16526_/Z (BUF_X2)
   0.10    0.34 ^ _16527_/Z (BUF_X2)
   0.06    0.40 ^ _18242_/Z (BUF_X2)
   0.07    0.47 ^ _18263_/Z (BUF_X2)
   0.06    0.53 ^ _18344_/Z (BUF_X2)
   0.06    0.59 v _18468_/Z (MUX2_X1)
   0.06    0.65 v _18469_/Z (MUX2_X1)
   0.06    0.71 v _18470_/Z (MUX2_X1)
   0.16    0.87 ^ _18471_/ZN (AOI21_X1)
   0.11    0.98 ^ _20600_/Z (MUX2_X1)
   0.08    1.07 ^ _20998_/Z (BUF_X1)
   0.03    1.09 v _21067_/ZN (NAND2_X1)
   0.13    1.22 ^ _30197_/S (FA_X1)
   0.09    1.31 v _30199_/S (FA_X1)
   0.13    1.44 ^ _30202_/S (FA_X1)
   0.09    1.53 v _30207_/S (FA_X1)
   0.12    1.65 ^ _30211_/S (FA_X1)
   0.09    1.74 v _30212_/S (FA_X1)
   0.02    1.76 ^ _21502_/ZN (INV_X1)
   0.04    1.80 ^ _30538_/S (HA_X1)
   0.04    1.85 ^ _23588_/Z (BUF_X1)
   0.02    1.87 v _23632_/ZN (NAND3_X1)
   0.07    1.94 ^ _23633_/ZN (NOR3_X1)
   0.02    1.96 v _23682_/ZN (NOR2_X1)
   0.05    2.01 ^ _23683_/ZN (AOI21_X2)
   0.07    2.09 ^ _23908_/ZN (AND4_X1)
   0.01    2.10 v _23912_/ZN (NOR3_X1)
   0.05    2.15 ^ _23913_/Z (XOR2_X1)
   0.05    2.20 ^ _23914_/Z (MUX2_X1)
   0.02    2.22 v _23915_/ZN (NAND2_X1)
   0.12    2.34 ^ _23924_/ZN (AOI221_X1)
   0.04    2.38 v _23925_/ZN (AOI21_X1)
   0.05    2.44 v _24593_/Z (BUF_X1)
   0.06    2.50 v _25279_/Z (MUX2_X1)
   0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[765]$_DFFE_PN0P_/D (DFFR_X1)
           2.50   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[765]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.50   data arrival time
---------------------------------------------------------
          -0.34   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _28337_/ZN (OAI22_X1)
   0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.4984

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3393

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-13.580692

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   1.45e-03   1.56e-04   1.28e-02  16.3%
Combinational          2.99e-02   3.52e-02   4.29e-04   6.55e-02  83.2%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.12e-02   3.70e-02   5.85e-04   7.87e-02 100.0%
                          52.3%      47.0%       0.7%
