Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date             : Tue Apr 21 15:29:21 2020
| Host             : cumulus running 64-bit Ubuntu 15.04
| Command          : report_power -file CKiller24_power_routed.rpt -pb CKiller24_power_summary_routed.pb -rpx CKiller24_power_routed.rpx
| Design           : CKiller24
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 31.994 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 31.171                           |
| Device Static (W)        | 0.824                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     1.063 |     1057 |       --- |             --- |
|   LUT as Logic          |     0.887 |      311 |     63400 |            0.49 |
|   Register              |     0.066 |      482 |    126800 |            0.38 |
|   CARRY4                |     0.059 |       15 |     15850 |            0.09 |
|   F7/F8 Muxes           |     0.027 |       85 |     63400 |            0.13 |
|   BUFG                  |     0.024 |        4 |        32 |           12.50 |
|   Others                |     0.000 |      101 |       --- |             --- |
|   LUT as Shift Register |     0.000 |        1 |     19000 |           <0.01 |
| Signals                 |     1.816 |      949 |       --- |             --- |
| Block RAM               |     1.615 |       44 |       135 |           32.59 |
| I/O                     |    26.675 |       21 |       210 |           10.00 |
| Static Power            |     0.824 |          |           |                 |
| Total                   |    31.994 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     4.940 |       4.364 |      0.576 |
| Vccaux    |       1.800 |     1.070 |       0.977 |      0.093 |
| Vcco33    |       3.300 |     7.551 |       7.547 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.175 |       0.144 |      0.032 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------+-----------+
| Name      | Power (W) |
+-----------+-----------+
| CKiller24 |    31.171 |
|   au      |     0.290 |
|   cu      |     2.671 |
|     pm    |     2.038 |
|       U0  |     2.038 |
|   dp      |     0.825 |
|     cdd   |     0.082 |
|     d0    |     0.023 |
|     d1    |     0.025 |
|     d2    |     0.025 |
|     d3    |     0.024 |
|     d4    |     0.025 |
|     d5    |     0.028 |
|   rf      |     0.426 |
|     ad    |     0.103 |
|     r0    |     0.011 |
|     r1    |     0.010 |
|     r2    |     0.011 |
|     r3    |     0.011 |
|     r4    |     0.012 |
|     r5    |     0.012 |
|     r6    |     0.013 |
|     sp    |     0.012 |
+-----------+-----------+


