[%General]
%3Csource%3E=D:/LogicDesignExperiment/final_project/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/basys3_ov7670/clocking.vhd
%3Cfilename%3E=D:/LogicDesignExperiment/final_project/camera_try/clocking.v
%3Cclass%3E=100
%3Cbasename%3E=clocking
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk_100, clk_50, clk_25
clk_100\category=117
clk_100\port=1
clk_100\alias=CLK_100
clk_100\type\Subtype\mark1=ieee::std_logic
clk_100\type\Subtype\mark2=ieee::std_logic
clk_25\category=117
clk_25\port=2
clk_25\alias=CLK_25
clk_25\type\Subtype\mark1=ieee::std_logic
clk_25\type\Subtype\mark2=ieee::std_logic
clk_50\category=117
clk_50\port=2
clk_50\alias=CLK_50
clk_50\type\Subtype\mark1=ieee::std_logic
clk_50\type\Subtype\mark2=ieee::std_logic
clkf_buf\category=105
clkf_buf\port=0
clkf_buf\alias=clkf_buf
clkfbout\category=117
clkfbout\port=0
clkfbout\alias=clkfbout
clkfbout\type\Subtype\mark1=ieee::std_logic
clkfbout\type\Subtype\mark2=ieee::std_logic
clkfbout_buf\category=117
clkfbout_buf\port=0
clkfbout_buf\alias=clkfbout_buf
clkfbout_buf\type\Subtype\mark1=ieee::std_logic
clkfbout_buf\type\Subtype\mark2=ieee::std_logic
clkfboutb_unused\category=117
clkfboutb_unused\port=0
clkfboutb_unused\alias=clkfboutb_unused
clkfboutb_unused\type\Subtype\mark1=ieee::std_logic
clkfboutb_unused\type\Subtype\mark2=ieee::std_logic
clkfbstopped_unused\category=117
clkfbstopped_unused\port=0
clkfbstopped_unused\alias=clkfbstopped_unused
clkfbstopped_unused\type\Subtype\mark1=ieee::std_logic
clkfbstopped_unused\type\Subtype\mark2=ieee::std_logic
clkin1\category=117
clkin1\port=0
clkin1\alias=clkin1
clkin1\type\Subtype\mark1=ieee::std_logic
clkin1\type\Subtype\mark2=ieee::std_logic
clkin1_buf\category=105
clkin1_buf\port=0
clkin1_buf\alias=clkin1_buf
clkinstopped_unused\category=117
clkinstopped_unused\port=0
clkinstopped_unused\alias=clkinstopped_unused
clkinstopped_unused\type\Subtype\mark1=ieee::std_logic
clkinstopped_unused\type\Subtype\mark2=ieee::std_logic
clkout0\category=117
clkout0\port=0
clkout0\alias=clkout0
clkout0\type\Subtype\mark1=ieee::std_logic
clkout0\type\Subtype\mark2=ieee::std_logic
clkout0b_unused\category=117
clkout0b_unused\port=0
clkout0b_unused\alias=clkout0b_unused
clkout0b_unused\type\Subtype\mark1=ieee::std_logic
clkout0b_unused\type\Subtype\mark2=ieee::std_logic
clkout1\category=117
clkout1\port=0
clkout1\alias=clkout1
clkout1\type\Subtype\mark1=ieee::std_logic
clkout1\type\Subtype\mark2=ieee::std_logic
clkout1_buf\category=105
clkout1_buf\port=0
clkout1_buf\alias=clkout1_buf
clkout1b_unused\category=117
clkout1b_unused\port=0
clkout1b_unused\alias=clkout1b_unused
clkout1b_unused\type\Subtype\mark1=ieee::std_logic
clkout1b_unused\type\Subtype\mark2=ieee::std_logic
clkout2_buf\category=105
clkout2_buf\port=0
clkout2_buf\alias=clkout2_buf
clkout2_unused\category=117
clkout2_unused\port=0
clkout2_unused\alias=clkout2_unused
clkout2_unused\type\Subtype\mark1=ieee::std_logic
clkout2_unused\type\Subtype\mark2=ieee::std_logic
clkout2b_unused\category=117
clkout2b_unused\port=0
clkout2b_unused\alias=clkout2b_unused
clkout2b_unused\type\Subtype\mark1=ieee::std_logic
clkout2b_unused\type\Subtype\mark2=ieee::std_logic
clkout3_unused\category=117
clkout3_unused\port=0
clkout3_unused\alias=clkout3_unused
clkout3_unused\type\Subtype\mark1=ieee::std_logic
clkout3_unused\type\Subtype\mark2=ieee::std_logic
clkout3b_unused\category=117
clkout3b_unused\port=0
clkout3b_unused\alias=clkout3b_unused
clkout3b_unused\type\Subtype\mark1=ieee::std_logic
clkout3b_unused\type\Subtype\mark2=ieee::std_logic
clkout4_unused\category=117
clkout4_unused\port=0
clkout4_unused\alias=clkout4_unused
clkout4_unused\type\Subtype\mark1=ieee::std_logic
clkout4_unused\type\Subtype\mark2=ieee::std_logic
clkout5_unused\category=117
clkout5_unused\port=0
clkout5_unused\alias=clkout5_unused
clkout5_unused\type\Subtype\mark1=ieee::std_logic
clkout5_unused\type\Subtype\mark2=ieee::std_logic
clkout6_unused\category=117
clkout6_unused\port=0
clkout6_unused\alias=clkout6_unused
clkout6_unused\type\Subtype\mark1=ieee::std_logic
clkout6_unused\type\Subtype\mark2=ieee::std_logic
clocking\category=100
clocking\port=0
clocking\alias=clocking
do_unused\category=117
do_unused\port=0
do_unused\alias=do_unused
do_unused\type\Subtype\mark1=ieee::std_logic_vector
do_unused\type\Subtype\mark2=ieee::std_logic_vector
do_unused\type\Subtype\constraint\0\Range\dir=false
do_unused\type\Subtype\constraint\0\Range\left\Constant\value=15
do_unused\type\Subtype\constraint\0\Range\left\Constant\units=
do_unused\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
do_unused\type\Subtype\constraint\0\Range\right\Constant\value=0
do_unused\type\Subtype\constraint\0\Range\right\Constant\units=
do_unused\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
drdy_unused\category=117
drdy_unused\port=0
drdy_unused\alias=drdy_unused
drdy_unused\type\Subtype\mark1=ieee::std_logic
drdy_unused\type\Subtype\mark2=ieee::std_logic
locked_unused\category=117
locked_unused\port=0
locked_unused\alias=locked_unused
locked_unused\type\Subtype\mark1=ieee::std_logic
locked_unused\type\Subtype\mark2=ieee::std_logic
mmcm_adv_inst\category=105
mmcm_adv_inst\port=0
mmcm_adv_inst\alias=mmcm_adv_inst
psdone_unused\category=117
psdone_unused\port=0
psdone_unused\alias=psdone_unused
psdone_unused\type\Subtype\mark1=ieee::std_logic
psdone_unused\type\Subtype\mark2=ieee::std_logic
xilinx\category=101
xilinx\port=0
xilinx\alias=xilinx
%3ChasCode%3E=true
