Timing Analyzer report for quartus_compile
Wed Apr  5 16:56:51 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Summary (BETA)
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary Slow 900mV 100C Model
 15. Metastability Summary Slow 900mV -40C Model
 16. Metastability Summary Fast 900mV 100C Model
 17. Metastability Summary Fast 900mV -40C Model
 18. Board Trace Model Assignments
 19. Input Transition Times
 20. Signal Integrity Metrics (Slow 900mv 100c Model)
 21. Setup Transfers
 22. Hold Transfers
 23. Recovery Transfers
 24. Removal Transfers
---- Setup Reports ----
     ---- clock Reports ----
           25. Command Info
           26. Summary of Paths
           27. Path #1: Setup slack is -2.001 (VIOLATED)
           28. Path #2: Setup slack is -1.993 (VIOLATED)
           29. Path #3: Setup slack is -1.971 (VIOLATED)
           30. Path #4: Setup slack is -1.969 (VIOLATED)
           31. Path #5: Setup slack is -1.968 (VIOLATED)
           32. Path #6: Setup slack is -1.964 (VIOLATED)
           33. Path #7: Setup slack is -1.954 (VIOLATED)
           34. Path #8: Setup slack is -1.954 (VIOLATED)
           35. Path #9: Setup slack is -1.949 (VIOLATED)
           36. Path #10: Setup slack is -1.944 (VIOLATED)
---- Hold Reports ----
     ---- clock Reports ----
           37. Command Info
           38. Summary of Paths
           39. Path #1: Hold slack is 0.020 
           40. Path #2: Hold slack is 0.021 
           41. Path #3: Hold slack is 0.021 
           42. Path #4: Hold slack is 0.022 
           43. Path #5: Hold slack is 0.023 
           44. Path #6: Hold slack is 0.024 
           45. Path #7: Hold slack is 0.024 
           46. Path #8: Hold slack is 0.025 
           47. Path #9: Hold slack is 0.025 
           48. Path #10: Hold slack is 0.026 
---- Recovery Reports ----
     ---- clock Reports ----
           49. Command Info
           50. Summary of Paths
           51. Path #1: Recovery slack is -0.226 (VIOLATED)
           52. Path #2: Recovery slack is -0.218 (VIOLATED)
           53. Path #3: Recovery slack is -0.205 (VIOLATED)
           54. Path #4: Recovery slack is -0.204 (VIOLATED)
           55. Path #5: Recovery slack is -0.203 (VIOLATED)
           56. Path #6: Recovery slack is -0.202 (VIOLATED)
           57. Path #7: Recovery slack is -0.202 (VIOLATED)
           58. Path #8: Recovery slack is -0.200 (VIOLATED)
           59. Path #9: Recovery slack is -0.200 (VIOLATED)
           60. Path #10: Recovery slack is -0.199 (VIOLATED)
---- Removal Reports ----
     ---- clock Reports ----
           61. Command Info
           62. Summary of Paths
           63. Path #1: Removal slack is 0.110 
           64. Path #2: Removal slack is 0.110 
           65. Path #3: Removal slack is 0.111 
           66. Path #4: Removal slack is 0.111 
           67. Path #5: Removal slack is 0.112 
           68. Path #6: Removal slack is 0.113 
           69. Path #7: Removal slack is 0.125 
           70. Path #8: Removal slack is 0.126 
           71. Path #9: Removal slack is 0.126 
           72. Path #10: Removal slack is 0.132 
 73. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
      74. Unconstrained Paths Summary
      75. Clock Status Summary
     ---- Setup Analysis Reports ----
           76. Unconstrained Input Ports
           77. Unconstrained Output Ports
     ---- Hold Analysis Reports ----
           78. Unconstrained Input Ports
           79. Unconstrained Output Ports
 80. Multicorner Timing Analysis Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Timing Analyzer Summary                                                   ;
+-----------------------+---------------------------------------------------+
; Quartus Prime Version ; Version 21.4.0 Build 67 12/06/2021 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                   ;
; Revision Name         ; quartus_compile                                   ;
; Device Family         ; Arria 10                                          ;
; Device                ; 10AX115U1F45I1SG                                  ;
; Snapshot              ; final                                             ;
; Timing Models         ; Final                                             ;
; Power Models          ; Final                                             ;
; Device Status         ; Final                                             ;
; Rise/Fall Delays      ; Enabled                                           ;
+-----------------------+---------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 40     ;
; Maximum allowed            ; 16     ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------+
; SDC File List                                                                        ;
+---------------------+----------+--------+--------------------------+-----------------+
; SDC File Path       ; Instance ; Status ; Read at                  ; Processing Time ;
+---------------------+----------+--------+--------------------------+-----------------+
; quartus_compile.sdc ;          ; OK     ; Wed Apr  5 16:56:50 2023 ; 00:00:00        ;
+---------------------+----------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (/home/dirren/IntelHLS/fir/test-fpga.prj/quartus/).


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-----------------------------------------------------------------------+
; Timing Closure Summary (BETA)                                         ;
+------------------------------------------------------+----------------+
; Panel Name                                           ; Result Flag    ;
+------------------------------------------------------+----------------+
; Timing Closure                                       ; Fail           ;
;   Setup Summary                                      ; Fail           ;
;   Hold Summary                                       ; Pass           ;
;   Recovery Summary                                   ; Fail           ;
;   Removal Summary                                    ; Pass           ;
;   Setup Data Delay Summary                           ; Not Found      ;
;   Recovery Data Delay Summary                        ; Not Found      ;
;   Minimum Pulse Width Summary                        ; Fail           ;
;   Max Skew Summary                                   ; Not Found      ;
;   Max Clock Skew Summary                             ; Not Found      ;
;   Net Delay Summary                                  ; Not Found      ;
;   Metastability Summary                              ; Not Calculated ;
;   Double Data Rate (DDR) Summary                     ; Not Found      ;
;   Transmitter Channel-to-Channel Skew (TCCS) Summary ; Not Found      ;
;   Receiver Input Skew Margin (RSKM) Summary          ; Not Found      ;
+------------------------------------------------------+----------------+
This report is still in the BETA stage and should not be used as the final timing closure gatekeeper yet, please continue to review all STA reports.


+------------------------------------------------------------------------------------+
; Fmax Summary                                                                       ;
+------------+-----------------+------------+------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ; Worst-Case Operating Conditions ;
+------------+-----------------+------------+------+---------------------------------+
; 333.22 MHz ; 333.22 MHz      ; clock      ;      ; Slow 900mV -40C Model           ;
+------------+-----------------+------------+------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+---------------------------------------------------------------------------------------+
; Setup Summary                                                                         ;
+-------+--------+---------------+--------------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+---------------------------------+
; clock ; -2.001 ; -1216.958     ; 1829               ; Slow 900mV -40C Model           ;
+-------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Hold Summary                                                                         ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.020 ; 0.000         ; 0                  ; Fast 900mV -40C Model           ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+---------------------------------------------------------------------------------------+
; Recovery Summary                                                                      ;
+-------+--------+---------------+--------------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+---------------------------------+
; clock ; -0.226 ; -13.719       ; 225                ; Slow 900mV 100C Model           ;
+-------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Removal Summary                                                                      ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.110 ; 0.000         ; 0                  ; Fast 900mV -40C Model           ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                        ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Type       ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; clock ; -0.890 ; -173.533      ; 352                ; Min Period ; Slow 900mV -40C Model           ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


-----------------------------------------------
; Metastability Summary Slow 900mV 100C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 35
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 7, or 20.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Slow 900mV -40C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 35
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 6, or 17.1%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Fast 900mV 100C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 35
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 1, or 2.9%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Fast 900mV -40C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 0.0378 years or 1.19e+06 seconds.
Typical MTBF of Design is 1.13e+08 years or 3.56e+15 seconds.

MTBF of Design does not meet the minimum MTBF requirement.
Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 35
Number of Synchronizer Chains Found With Unsafe MTBF: 33
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.615 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                          ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; ~ALTERA_DATA0~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                    ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 8849     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; -2.001           ; Slow 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                     ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 8866     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.020            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                 ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 857      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; -0.226           ; Slow 900mV 100C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                  ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 857      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.110            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -2.001 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -2.001 ; fir_start_reg[0]                                                                                                                                                                                                                                                                            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ; clock        ; clock       ; 1.000        ; -0.043     ; 2.972      ; Slow 900mV -40C Model           ;
; -1.993 ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg_valid_reg_q[0]~DUPLICATE ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ; clock        ; clock       ; 1.000        ; -0.043     ; 2.964      ; Slow 900mV -40C Model           ;
; -1.971 ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                          ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ; clock        ; clock       ; 1.000        ; -0.038     ; 2.944      ; Slow 900mV 100C Model           ;
; -1.969 ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg_valid_reg_q[0]           ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ; clock        ; clock       ; 1.000        ; -0.043     ; 2.940      ; Slow 900mV -40C Model           ;
; -1.968 ; fir_idx_reg[6]                                                                                                                                                                                                                                                                              ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ; clock        ; clock       ; 1.000        ; -0.043     ; 2.939      ; Slow 900mV -40C Model           ;
; -1.964 ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg_valid_reg_q[0]~DUPLICATE ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ; clock        ; clock       ; 1.000        ; -0.043     ; 2.935      ; Slow 900mV -40C Model           ;
; -1.954 ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg_valid_reg_q[0]           ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ; clock        ; clock       ; 1.000        ; -0.043     ; 2.925      ; Slow 900mV -40C Model           ;
; -1.954 ; fir_idx_reg[2]                                                                                                                                                                                                                                                                              ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ; clock        ; clock       ; 1.000        ; -0.043     ; 2.925      ; Slow 900mV -40C Model           ;
; -1.949 ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg_valid_reg_q[0]~DUPLICATE ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ; clock        ; clock       ; 1.000        ; -0.043     ; 2.920      ; Slow 900mV -40C Model           ;
; -1.944 ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                          ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ; clock        ; clock       ; 1.000        ; -0.038     ; 2.917      ; Slow 900mV 100C Model           ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is -2.001 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; fir_start_reg[0]                                                                                                                                                                                                                                                                                ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 7.152                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 5.151                                                                                                                                                                                                                                                                                           ;
; Slack                           ; -2.001 (VIOLATED)                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.043 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.972  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.710       ; 89         ; 0.511 ; 3.199 ;
;    Cell                ;        ; 2     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 1.007       ; 34         ; 0.000 ; 0.417 ;
;    Cell                ;        ; 11    ; 1.756       ; 59         ; 0.000 ; 0.620 ;
;    uTco                ;        ; 1     ; 0.209       ; 7          ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.341       ; 89         ; 0.000 ; 2.987 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                             ;
; 4.180   ; 4.180   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                     ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.470 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                      ;
;   4.180 ;   3.199 ; RR ; IC     ; 1      ; FF_X115_Y146_N16       ; High Speed ; fir_start_reg[0]|clk                                                                                                                                                                                                                                                                                      ;
;   4.180 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y146_N16       ; High Speed ; fir_start_reg[0]                                                                                                                                                                                                                                                                                          ;
; 7.152   ; 2.972   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                 ;
;   4.389 ;   0.209 ; RR ; uTco   ; 1      ; FF_X115_Y146_N16       ;            ; fir_start_reg[0]|q                                                                                                                                                                                                                                                                                        ;
;   4.495 ;   0.106 ; RR ; CELL   ; 1      ; FF_X115_Y146_N16       ; High Speed ; fir_start_reg[0]~la_lab/laboutt[10]                                                                                                                                                                                                                                                                       ;
;   4.495 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; fir_inst|start|input                                                                                                                                                                                                                                                                                      ;
;   4.495 ;   0.000 ; RR ; CELL   ; 132    ; Boundary Port          ;            ; fir_inst|start                                                                                                                                                                                                                                                                                            ;
;   4.871 ;   0.376 ; RR ; IC     ; 1      ; MLABCELL_X117_Y146_N48 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir1|source_out[0]~0|datad                                                              ;
;   5.052 ;   0.181 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y146_N48 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir1|source_out[0]~0|combout                                                            ;
;   5.057 ;   0.005 ; RR ; CELL   ; 3      ; MLABCELL_X117_Y146_N48 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir1|source_out[0]~0~la_mlab/laboutb[12]                                                ;
;   5.211 ;   0.154 ; RR ; IC     ; 3      ; LABCELL_X118_Y146_N33  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~1|datac                                                                    ;
;   5.831 ;   0.620 ; RF ; CELL   ; 1      ; LABCELL_X118_Y146_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~33|cout                                                                    ;
;   5.846 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X118_Y145_N30  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~37|cin                                                                     ;
;   6.032 ;   0.186 ; FF ; CELL   ; 1      ; LABCELL_X118_Y145_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~73|cout                                                                    ;
;   6.047 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X118_Y144_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~77|cin                                                                     ;
;   6.243 ;   0.196 ; FF ; CELL   ; 1      ; LABCELL_X118_Y144_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~153|cout                                                                   ;
;   6.258 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X118_Y143_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~157|cin                                                                    ;
;   6.454 ;   0.196 ; FF ; CELL   ; 1      ; LABCELL_X118_Y143_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~233|cout                                                                   ;
;   6.469 ;   0.015 ; FF ; IC     ; 2      ; LABCELL_X118_Y142_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~237|cin                                                                    ;
;   6.731 ;   0.262 ; FF ; CELL   ; 1      ; LABCELL_X118_Y142_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~237|sumout                                                                 ;
;   6.735 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X118_Y142_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~237~la_lab/laboutt[0]                                                      ;
;   7.152 ;   0.417 ; FF ; IC     ; 1      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|portadatain[0] ;
;   7.152 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0           ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                 ;
; 5.137   ; 4.137   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                           ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                             ;
;   1.763 ;   0.409 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                            ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                            ;
;   1.763 ;   0.000 ; RR ; CELL ; 2321   ; Boundary Port          ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                  ;
;   4.750 ;   2.987 ; RR ; IC   ; 1      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|clk0 ;
;   4.750 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
;   5.137 ;   0.387 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                         ;
; 5.151   ; 0.014   ;    ; uTsu ; 0      ; MLABCELL_X119_Y143_N57 ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is -1.993 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg_valid_reg_q[0]~DUPLICATE     ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 7.144                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 5.151                                                                                                                                                                                                                                                                                           ;
; Slack                           ; -1.993 (VIOLATED)                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.043 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.964  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.710       ; 89         ; 0.000 ; 3.199 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 0.949       ; 32         ; 0.015 ; 0.417 ;
;    Cell                ;        ; 10    ; 1.796       ; 61         ; 0.000 ; 0.640 ;
;    uTco                ;        ; 1     ; 0.219       ; 7          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.341       ; 89         ; 0.000 ; 2.987 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                  ;
; 4.180   ; 4.180   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                          ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                            ;
;   0.981 ;   0.470 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                           ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                                           ;
;   0.981 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port          ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                                 ;
;   4.180 ;   3.199 ; RR ; IC     ; 1      ; FF_X114_Y146_N43       ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg_valid_reg_q[0]~DUPLICATE|clk                ;
;   4.180 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y146_N43       ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg_valid_reg_q[0]~DUPLICATE                    ;
; 7.144   ; 2.964   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                      ;
;   4.399 ;   0.219 ; RR ; uTco   ; 1      ; FF_X114_Y146_N43       ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg_valid_reg_q[0]~DUPLICATE|q                  ;
;   4.551 ;   0.152 ; RR ; CELL   ; 42     ; FF_X114_Y146_N43       ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg_valid_reg_q[0]~DUPLICATE~la_mlab/laboutb[8] ;
;   4.875 ;   0.324 ; RR ; IC     ; 1      ; MLABCELL_X117_Y146_N15 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir1|source_out[0]~61|datad                                                                  ;
;   5.030 ;   0.155 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y146_N15 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir1|source_out[0]~61|combout                                                                ;
;   5.035 ;   0.005 ; RR ; CELL   ; 3      ; MLABCELL_X117_Y146_N15 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir1|source_out[0]~61~la_mlab/laboutt[10]                                                    ;
;   5.183 ;   0.148 ; RR ; IC     ; 4      ; LABCELL_X118_Y146_N30  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~245|datac                                                                       ;
;   5.823 ;   0.640 ; RF ; CELL   ; 1      ; LABCELL_X118_Y146_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~33|cout                                                                         ;
;   5.838 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X118_Y145_N30  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~37|cin                                                                          ;
;   6.024 ;   0.186 ; FF ; CELL   ; 1      ; LABCELL_X118_Y145_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~73|cout                                                                         ;
;   6.039 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X118_Y144_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~77|cin                                                                          ;
;   6.235 ;   0.196 ; FF ; CELL   ; 1      ; LABCELL_X118_Y144_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~153|cout                                                                        ;
;   6.250 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X118_Y143_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~157|cin                                                                         ;
;   6.446 ;   0.196 ; FF ; CELL   ; 1      ; LABCELL_X118_Y143_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~233|cout                                                                        ;
;   6.461 ;   0.015 ; FF ; IC     ; 2      ; LABCELL_X118_Y142_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~237|cin                                                                         ;
;   6.723 ;   0.262 ; FF ; CELL   ; 1      ; LABCELL_X118_Y142_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~237|sumout                                                                      ;
;   6.727 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X118_Y142_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~237~la_lab/laboutt[0]                                                           ;
;   7.144 ;   0.417 ; FF ; IC     ; 1      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|portadatain[0]      ;
;   7.144 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0                ;
+---------+---------+----+--------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                 ;
; 5.137   ; 4.137   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                           ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                             ;
;   1.763 ;   0.409 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                            ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                            ;
;   1.763 ;   0.000 ; RR ; CELL ; 2321   ; Boundary Port          ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                  ;
;   4.750 ;   2.987 ; RR ; IC   ; 1      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|clk0 ;
;   4.750 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
;   5.137 ;   0.387 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                         ;
; 5.151   ; 0.014   ;    ; uTsu ; 0      ; MLABCELL_X119_Y143_N57 ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is -1.971 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                              ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 7.145                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 5.174                                                                                                                                                                                                                                                                                           ;
; Slack                           ; -1.971 (VIOLATED)                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.038 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.944  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.775       ; 90         ; 0.000 ; 3.289 ;
;    Cell                ;        ; 3     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 1.212       ; 41         ; 0.019 ; 0.503 ;
;    Cell                ;        ; 10    ; 1.519       ; 52         ; 0.000 ; 0.594 ;
;    uTco                ;        ; 1     ; 0.213       ; 7          ; 0.213 ; 0.213 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.396       ; 90         ; 0.000 ; 3.056 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                             ;
; 4.201   ; 4.201   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                     ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                       ;
;   0.912 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                      ;
;   0.912 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                                      ;
;   0.912 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port          ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                            ;
;   4.201 ;   3.289 ; RR ; IC     ; 1      ; FF_X113_Y146_N44       ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|clk                                    ;
;   4.201 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y146_N44       ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                        ;
; 7.145   ; 2.944   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                 ;
;   4.414 ;   0.213 ; RR ; uTco   ; 1      ; FF_X113_Y146_N44       ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|q                                      ;
;   4.517 ;   0.103 ; RR ; CELL   ; 245    ; FF_X113_Y146_N44       ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid~la_mlab/laboutb[9]                     ;
;   5.020 ;   0.503 ; RR ; IC     ; 1      ; MLABCELL_X117_Y146_N15 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir1|source_out[0]~61|dataf                                                             ;
;   5.061 ;   0.041 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y146_N15 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir1|source_out[0]~61|combout                                                           ;
;   5.066 ;   0.005 ; RR ; CELL   ; 3      ; MLABCELL_X117_Y146_N15 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir1|source_out[0]~61~la_mlab/laboutt[10]                                               ;
;   5.231 ;   0.165 ; RR ; IC     ; 4      ; LABCELL_X118_Y146_N30  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~245|datac                                                                  ;
;   5.825 ;   0.594 ; RF ; CELL   ; 1      ; LABCELL_X118_Y146_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~33|cout                                                                    ;
;   5.844 ;   0.019 ; FF ; IC     ; 4      ; LABCELL_X118_Y145_N30  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~37|cin                                                                     ;
;   6.018 ;   0.174 ; FF ; CELL   ; 1      ; LABCELL_X118_Y145_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~73|cout                                                                    ;
;   6.037 ;   0.019 ; FF ; IC     ; 5      ; LABCELL_X118_Y144_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~77|cin                                                                     ;
;   6.221 ;   0.184 ; FF ; CELL   ; 1      ; LABCELL_X118_Y144_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~153|cout                                                                   ;
;   6.240 ;   0.019 ; FF ; IC     ; 5      ; LABCELL_X118_Y143_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~157|cin                                                                    ;
;   6.424 ;   0.184 ; FF ; CELL   ; 1      ; LABCELL_X118_Y143_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~233|cout                                                                   ;
;   6.443 ;   0.019 ; FF ; IC     ; 2      ; LABCELL_X118_Y142_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~237|cin                                                                    ;
;   6.673 ;   0.230 ; FF ; CELL   ; 1      ; LABCELL_X118_Y142_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~237|sumout                                                                 ;
;   6.677 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X118_Y142_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~237~la_lab/laboutt[0]                                                      ;
;   7.145 ;   0.468 ; FF ; IC     ; 1      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|portadatain[0] ;
;   7.145 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0           ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                 ;
; 5.163   ; 4.163   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                           ;
;   1.340 ;   0.340 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                             ;
;   1.716 ;   0.376 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                            ;
;   1.716 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                            ;
;   1.716 ;   0.000 ; RR ; CELL ; 2321   ; Boundary Port          ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                  ;
;   4.772 ;   3.056 ; RR ; IC   ; 1      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|clk0 ;
;   4.772 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
;   5.163 ;   0.391 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                         ;
; 5.174   ; 0.011   ;    ; uTsu ; 0      ; MLABCELL_X119_Y143_N57 ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is -1.969 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg_valid_reg_q[0]               ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 7.120                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 5.151                                                                                                                                                                                                                                                                                           ;
; Slack                           ; -1.969 (VIOLATED)                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.043 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.940  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.710       ; 89         ; 0.000 ; 3.199 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 1.008       ; 34         ; 0.015 ; 0.417 ;
;    Cell                ;        ; 10    ; 1.721       ; 59         ; 0.000 ; 0.585 ;
;    uTco                ;        ; 1     ; 0.211       ; 7          ; 0.211 ; 0.211 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.341       ; 89         ; 0.000 ; 2.987 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                             ;
; 4.180   ; 4.180   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                     ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.470 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                      ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                                      ;
;   0.981 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port          ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                            ;
;   4.180 ;   3.199 ; RR ; IC     ; 1      ; FF_X114_Y146_N44       ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg_valid_reg_q[0]|clk                     ;
;   4.180 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y146_N44       ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg_valid_reg_q[0]                         ;
; 7.120   ; 2.940   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                 ;
;   4.391 ;   0.211 ; RR ; uTco   ; 1      ; FF_X114_Y146_N44       ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg_valid_reg_q[0]|q                       ;
;   4.500 ;   0.109 ; RR ; CELL   ; 90     ; FF_X114_Y146_N44       ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg_valid_reg_q[0]~la_mlab/laboutb[9]      ;
;   4.885 ;   0.385 ; RR ; IC     ; 1      ; MLABCELL_X117_Y146_N42 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir1|source_out[0]~1|datad                                                              ;
;   5.063 ;   0.178 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y146_N42 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir1|source_out[0]~1|combout                                                            ;
;   5.068 ;   0.005 ; RR ; CELL   ; 3      ; MLABCELL_X117_Y146_N42 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir1|source_out[0]~1~la_mlab/laboutb[8]                                                 ;
;   5.214 ;   0.146 ; RR ; IC     ; 4      ; LABCELL_X118_Y146_N36  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~5|datac                                                                    ;
;   5.799 ;   0.585 ; RF ; CELL   ; 1      ; LABCELL_X118_Y146_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~33|cout                                                                    ;
;   5.814 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X118_Y145_N30  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~37|cin                                                                     ;
;   6.000 ;   0.186 ; FF ; CELL   ; 1      ; LABCELL_X118_Y145_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~73|cout                                                                    ;
;   6.015 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X118_Y144_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~77|cin                                                                     ;
;   6.211 ;   0.196 ; FF ; CELL   ; 1      ; LABCELL_X118_Y144_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~153|cout                                                                   ;
;   6.226 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X118_Y143_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~157|cin                                                                    ;
;   6.422 ;   0.196 ; FF ; CELL   ; 1      ; LABCELL_X118_Y143_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~233|cout                                                                   ;
;   6.437 ;   0.015 ; FF ; IC     ; 2      ; LABCELL_X118_Y142_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~237|cin                                                                    ;
;   6.699 ;   0.262 ; FF ; CELL   ; 1      ; LABCELL_X118_Y142_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~237|sumout                                                                 ;
;   6.703 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X118_Y142_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~237~la_lab/laboutt[0]                                                      ;
;   7.120 ;   0.417 ; FF ; IC     ; 1      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|portadatain[0] ;
;   7.120 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0           ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                 ;
; 5.137   ; 4.137   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                           ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                             ;
;   1.763 ;   0.409 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                            ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                            ;
;   1.763 ;   0.000 ; RR ; CELL ; 2321   ; Boundary Port          ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                  ;
;   4.750 ;   2.987 ; RR ; IC   ; 1      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|clk0 ;
;   4.750 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
;   5.137 ;   0.387 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                         ;
; 5.151   ; 0.014   ;    ; uTsu ; 0      ; MLABCELL_X119_Y143_N57 ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is -1.968 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; fir_idx_reg[6]                                                                                                                                                                                                                                                                                  ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 7.119                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 5.151                                                                                                                                                                                                                                                                                           ;
; Slack                           ; -1.968 (VIOLATED)                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.043 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.939  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.710       ; 89         ; 0.511 ; 3.199 ;
;    Cell                ;        ; 2     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 0.888       ; 30         ; 0.000 ; 0.417 ;
;    Cell                ;        ; 11    ; 1.842       ; 63         ; 0.000 ; 0.587 ;
;    uTco                ;        ; 1     ; 0.209       ; 7          ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.341       ; 89         ; 0.000 ; 2.987 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                             ;
; 4.180   ; 4.180   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                     ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.470 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                      ;
;   4.180 ;   3.199 ; RR ; IC     ; 1      ; FF_X115_Y146_N13       ; High Speed ; fir_idx_reg[6]|clk                                                                                                                                                                                                                                                                                        ;
;   4.180 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y146_N13       ; High Speed ; fir_idx_reg[6]                                                                                                                                                                                                                                                                                            ;
; 7.119   ; 2.939   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                 ;
;   4.389 ;   0.209 ; RR ; uTco   ; 1      ; FF_X115_Y146_N13       ;            ; fir_idx_reg[6]|q                                                                                                                                                                                                                                                                                          ;
;   4.540 ;   0.151 ; RR ; CELL   ; 1      ; FF_X115_Y146_N13       ; High Speed ; fir_idx_reg[6]~la_lab/laboutt[8]                                                                                                                                                                                                                                                                          ;
;   4.540 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; fir_inst|idx[6]|input                                                                                                                                                                                                                                                                                     ;
;   4.540 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port          ;            ; fir_inst|idx[6]                                                                                                                                                                                                                                                                                           ;
;   4.794 ;   0.254 ; RR ; IC     ; 1      ; LABCELL_X118_Y146_N15  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir1|source_out[0]~3|dataa                                                              ;
;   5.050 ;   0.256 ; RR ; CELL   ; 1      ; LABCELL_X118_Y146_N15  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir1|source_out[0]~3|combout                                                            ;
;   5.054 ;   0.004 ; RR ; CELL   ; 3      ; LABCELL_X118_Y146_N15  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir1|source_out[0]~3~la_lab/laboutt[10]                                                 ;
;   5.211 ;   0.157 ; RR ; IC     ; 4      ; LABCELL_X118_Y146_N42  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~13|datac                                                                   ;
;   5.798 ;   0.587 ; RF ; CELL   ; 1      ; LABCELL_X118_Y146_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~33|cout                                                                    ;
;   5.813 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X118_Y145_N30  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~37|cin                                                                     ;
;   5.999 ;   0.186 ; FF ; CELL   ; 1      ; LABCELL_X118_Y145_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~73|cout                                                                    ;
;   6.014 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X118_Y144_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~77|cin                                                                     ;
;   6.210 ;   0.196 ; FF ; CELL   ; 1      ; LABCELL_X118_Y144_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~153|cout                                                                   ;
;   6.225 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X118_Y143_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~157|cin                                                                    ;
;   6.421 ;   0.196 ; FF ; CELL   ; 1      ; LABCELL_X118_Y143_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~233|cout                                                                   ;
;   6.436 ;   0.015 ; FF ; IC     ; 2      ; LABCELL_X118_Y142_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~237|cin                                                                    ;
;   6.698 ;   0.262 ; FF ; CELL   ; 1      ; LABCELL_X118_Y142_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~237|sumout                                                                 ;
;   6.702 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X118_Y142_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~237~la_lab/laboutt[0]                                                      ;
;   7.119 ;   0.417 ; FF ; IC     ; 1      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|portadatain[0] ;
;   7.119 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0           ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                 ;
; 5.137   ; 4.137   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                           ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                             ;
;   1.763 ;   0.409 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                            ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                            ;
;   1.763 ;   0.000 ; RR ; CELL ; 2321   ; Boundary Port          ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                  ;
;   4.750 ;   2.987 ; RR ; IC   ; 1      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|clk0 ;
;   4.750 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
;   5.137 ;   0.387 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                         ;
; 5.151   ; 0.014   ;    ; uTsu ; 0      ; MLABCELL_X119_Y143_N57 ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is -1.964 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg_valid_reg_q[0]~DUPLICATE     ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 7.115                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 5.151                                                                                                                                                                                                                                                                                           ;
; Slack                           ; -1.964 (VIOLATED)                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.043 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.935  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.710       ; 89         ; 0.000 ; 3.199 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 0.943       ; 32         ; 0.015 ; 0.417 ;
;    Cell                ;        ; 10    ; 1.773       ; 60         ; 0.000 ; 0.620 ;
;    uTco                ;        ; 1     ; 0.219       ; 7          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.341       ; 89         ; 0.000 ; 2.987 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                  ;
; 4.180   ; 4.180   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                          ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                            ;
;   0.981 ;   0.470 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                           ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                                           ;
;   0.981 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port          ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                                 ;
;   4.180 ;   3.199 ; RR ; IC     ; 1      ; FF_X114_Y146_N43       ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg_valid_reg_q[0]~DUPLICATE|clk                ;
;   4.180 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y146_N43       ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg_valid_reg_q[0]~DUPLICATE                    ;
; 7.115   ; 2.935   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                      ;
;   4.399 ;   0.219 ; RR ; uTco   ; 1      ; FF_X114_Y146_N43       ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg_valid_reg_q[0]~DUPLICATE|q                  ;
;   4.551 ;   0.152 ; RR ; CELL   ; 42     ; FF_X114_Y146_N43       ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg_valid_reg_q[0]~DUPLICATE~la_mlab/laboutb[8] ;
;   4.863 ;   0.312 ; RR ; IC     ; 1      ; MLABCELL_X117_Y146_N48 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir1|source_out[0]~0|datac                                                                   ;
;   5.015 ;   0.152 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y146_N48 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir1|source_out[0]~0|combout                                                                 ;
;   5.020 ;   0.005 ; RR ; CELL   ; 3      ; MLABCELL_X117_Y146_N48 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir1|source_out[0]~0~la_mlab/laboutb[12]                                                     ;
;   5.174 ;   0.154 ; RR ; IC     ; 3      ; LABCELL_X118_Y146_N33  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~1|datac                                                                         ;
;   5.794 ;   0.620 ; RF ; CELL   ; 1      ; LABCELL_X118_Y146_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~33|cout                                                                         ;
;   5.809 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X118_Y145_N30  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~37|cin                                                                          ;
;   5.995 ;   0.186 ; FF ; CELL   ; 1      ; LABCELL_X118_Y145_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~73|cout                                                                         ;
;   6.010 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X118_Y144_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~77|cin                                                                          ;
;   6.206 ;   0.196 ; FF ; CELL   ; 1      ; LABCELL_X118_Y144_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~153|cout                                                                        ;
;   6.221 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X118_Y143_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~157|cin                                                                         ;
;   6.417 ;   0.196 ; FF ; CELL   ; 1      ; LABCELL_X118_Y143_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~233|cout                                                                        ;
;   6.432 ;   0.015 ; FF ; IC     ; 2      ; LABCELL_X118_Y142_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~237|cin                                                                         ;
;   6.694 ;   0.262 ; FF ; CELL   ; 1      ; LABCELL_X118_Y142_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~237|sumout                                                                      ;
;   6.698 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X118_Y142_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~237~la_lab/laboutt[0]                                                           ;
;   7.115 ;   0.417 ; FF ; IC     ; 1      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|portadatain[0]      ;
;   7.115 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0                ;
+---------+---------+----+--------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                 ;
; 5.137   ; 4.137   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                           ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                             ;
;   1.763 ;   0.409 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                            ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                            ;
;   1.763 ;   0.000 ; RR ; CELL ; 2321   ; Boundary Port          ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                  ;
;   4.750 ;   2.987 ; RR ; IC   ; 1      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|clk0 ;
;   4.750 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
;   5.137 ;   0.387 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                         ;
; 5.151   ; 0.014   ;    ; uTsu ; 0      ; MLABCELL_X119_Y143_N57 ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is -1.954 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg_valid_reg_q[0]               ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 7.105                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 5.151                                                                                                                                                                                                                                                                                           ;
; Slack                           ; -1.954 (VIOLATED)                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.043 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.925  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.710       ; 89         ; 0.000 ; 3.199 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 1.038       ; 35         ; 0.015 ; 0.417 ;
;    Cell                ;        ; 10    ; 1.676       ; 57         ; 0.000 ; 0.587 ;
;    uTco                ;        ; 1     ; 0.211       ; 7          ; 0.211 ; 0.211 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.341       ; 89         ; 0.000 ; 2.987 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                             ;
; 4.180   ; 4.180   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                     ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.470 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                      ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                                      ;
;   0.981 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port          ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                            ;
;   4.180 ;   3.199 ; RR ; IC     ; 1      ; FF_X114_Y146_N44       ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg_valid_reg_q[0]|clk                     ;
;   4.180 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y146_N44       ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg_valid_reg_q[0]                         ;
; 7.105   ; 2.925   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                 ;
;   4.391 ;   0.211 ; FF ; uTco   ; 1      ; FF_X114_Y146_N44       ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg_valid_reg_q[0]|q                       ;
;   4.460 ;   0.069 ; FF ; CELL   ; 90     ; FF_X114_Y146_N44       ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg_valid_reg_q[0]~la_mlab/laboutb[9]      ;
;   4.864 ;   0.404 ; FF ; IC     ; 1      ; LABCELL_X118_Y146_N15  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir1|source_out[0]~3|datae                                                              ;
;   5.036 ;   0.172 ; FR ; CELL   ; 1      ; LABCELL_X118_Y146_N15  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir1|source_out[0]~3|combout                                                            ;
;   5.040 ;   0.004 ; RR ; CELL   ; 3      ; LABCELL_X118_Y146_N15  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir1|source_out[0]~3~la_lab/laboutt[10]                                                 ;
;   5.197 ;   0.157 ; RR ; IC     ; 4      ; LABCELL_X118_Y146_N42  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~13|datac                                                                   ;
;   5.784 ;   0.587 ; RF ; CELL   ; 1      ; LABCELL_X118_Y146_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~33|cout                                                                    ;
;   5.799 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X118_Y145_N30  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~37|cin                                                                     ;
;   5.985 ;   0.186 ; FF ; CELL   ; 1      ; LABCELL_X118_Y145_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~73|cout                                                                    ;
;   6.000 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X118_Y144_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~77|cin                                                                     ;
;   6.196 ;   0.196 ; FF ; CELL   ; 1      ; LABCELL_X118_Y144_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~153|cout                                                                   ;
;   6.211 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X118_Y143_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~157|cin                                                                    ;
;   6.407 ;   0.196 ; FF ; CELL   ; 1      ; LABCELL_X118_Y143_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~233|cout                                                                   ;
;   6.422 ;   0.015 ; FF ; IC     ; 2      ; LABCELL_X118_Y142_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~237|cin                                                                    ;
;   6.684 ;   0.262 ; FF ; CELL   ; 1      ; LABCELL_X118_Y142_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~237|sumout                                                                 ;
;   6.688 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X118_Y142_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~237~la_lab/laboutt[0]                                                      ;
;   7.105 ;   0.417 ; FF ; IC     ; 1      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|portadatain[0] ;
;   7.105 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0           ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                 ;
; 5.137   ; 4.137   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                           ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                             ;
;   1.763 ;   0.409 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                            ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                            ;
;   1.763 ;   0.000 ; RR ; CELL ; 2321   ; Boundary Port          ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                  ;
;   4.750 ;   2.987 ; RR ; IC   ; 1      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|clk0 ;
;   4.750 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
;   5.137 ;   0.387 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                         ;
; 5.151   ; 0.014   ;    ; uTsu ; 0      ; MLABCELL_X119_Y143_N57 ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is -1.954 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; fir_idx_reg[2]                                                                                                                                                                                                                                                                                  ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 7.105                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 5.151                                                                                                                                                                                                                                                                                           ;
; Slack                           ; -1.954 (VIOLATED)                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.043 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.925  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.710       ; 89         ; 0.511 ; 3.199 ;
;    Cell                ;        ; 2     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 0.934       ; 32         ; 0.000 ; 0.417 ;
;    Cell                ;        ; 11    ; 1.783       ; 61         ; 0.000 ; 0.640 ;
;    uTco                ;        ; 1     ; 0.208       ; 7          ; 0.208 ; 0.208 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.341       ; 89         ; 0.000 ; 2.987 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                             ;
; 4.180   ; 4.180   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                     ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.470 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                      ;
;   4.180 ;   3.199 ; RR ; IC     ; 1      ; FF_X115_Y146_N26       ; High Speed ; fir_idx_reg[2]|clk                                                                                                                                                                                                                                                                                        ;
;   4.180 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y146_N26       ; High Speed ; fir_idx_reg[2]                                                                                                                                                                                                                                                                                            ;
; 7.105   ; 2.925   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                 ;
;   4.388 ;   0.208 ; RR ; uTco   ; 1      ; FF_X115_Y146_N26       ;            ; fir_idx_reg[2]|q                                                                                                                                                                                                                                                                                          ;
;   4.498 ;   0.110 ; RR ; CELL   ; 1      ; FF_X115_Y146_N26       ; High Speed ; fir_idx_reg[2]~la_lab/laboutt[17]                                                                                                                                                                                                                                                                         ;
;   4.498 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; fir_inst|idx[2]|input                                                                                                                                                                                                                                                                                     ;
;   4.498 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port          ;            ; fir_inst|idx[2]                                                                                                                                                                                                                                                                                           ;
;   4.807 ;   0.309 ; RR ; IC     ; 1      ; MLABCELL_X117_Y146_N15 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir1|source_out[0]~61|datac                                                             ;
;   4.991 ;   0.184 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y146_N15 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir1|source_out[0]~61|combout                                                           ;
;   4.996 ;   0.005 ; RR ; CELL   ; 3      ; MLABCELL_X117_Y146_N15 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir1|source_out[0]~61~la_mlab/laboutt[10]                                               ;
;   5.144 ;   0.148 ; RR ; IC     ; 4      ; LABCELL_X118_Y146_N30  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~245|datac                                                                  ;
;   5.784 ;   0.640 ; RF ; CELL   ; 1      ; LABCELL_X118_Y146_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~33|cout                                                                    ;
;   5.799 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X118_Y145_N30  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~37|cin                                                                     ;
;   5.985 ;   0.186 ; FF ; CELL   ; 1      ; LABCELL_X118_Y145_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~73|cout                                                                    ;
;   6.000 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X118_Y144_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~77|cin                                                                     ;
;   6.196 ;   0.196 ; FF ; CELL   ; 1      ; LABCELL_X118_Y144_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~153|cout                                                                   ;
;   6.211 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X118_Y143_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~157|cin                                                                    ;
;   6.407 ;   0.196 ; FF ; CELL   ; 1      ; LABCELL_X118_Y143_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~233|cout                                                                   ;
;   6.422 ;   0.015 ; FF ; IC     ; 2      ; LABCELL_X118_Y142_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~237|cin                                                                    ;
;   6.684 ;   0.262 ; FF ; CELL   ; 1      ; LABCELL_X118_Y142_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~237|sumout                                                                 ;
;   6.688 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X118_Y142_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~237~la_lab/laboutt[0]                                                      ;
;   7.105 ;   0.417 ; FF ; IC     ; 1      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|portadatain[0] ;
;   7.105 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0           ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                 ;
; 5.137   ; 4.137   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                           ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                             ;
;   1.763 ;   0.409 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                            ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                            ;
;   1.763 ;   0.000 ; RR ; CELL ; 2321   ; Boundary Port          ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                  ;
;   4.750 ;   2.987 ; RR ; IC   ; 1      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|clk0 ;
;   4.750 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
;   5.137 ;   0.387 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                         ;
; 5.151   ; 0.014   ;    ; uTsu ; 0      ; MLABCELL_X119_Y143_N57 ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is -1.949 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg_valid_reg_q[0]~DUPLICATE     ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 7.100                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 5.151                                                                                                                                                                                                                                                                                           ;
; Slack                           ; -1.949 (VIOLATED)                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.043 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.920  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.710       ; 89         ; 0.000 ; 3.199 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 0.959       ; 33         ; 0.015 ; 0.417 ;
;    Cell                ;        ; 10    ; 1.742       ; 60         ; 0.000 ; 0.588 ;
;    uTco                ;        ; 1     ; 0.219       ; 8          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.341       ; 89         ; 0.000 ; 2.987 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                  ;
; 4.180   ; 4.180   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                          ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                            ;
;   0.981 ;   0.470 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                           ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                                           ;
;   0.981 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port          ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                                 ;
;   4.180 ;   3.199 ; RR ; IC     ; 1      ; FF_X114_Y146_N43       ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg_valid_reg_q[0]~DUPLICATE|clk                ;
;   4.180 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y146_N43       ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg_valid_reg_q[0]~DUPLICATE                    ;
; 7.100   ; 2.920   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                      ;
;   4.399 ;   0.219 ; RR ; uTco   ; 1      ; FF_X114_Y146_N43       ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg_valid_reg_q[0]~DUPLICATE|q                  ;
;   4.551 ;   0.152 ; RR ; CELL   ; 42     ; FF_X114_Y146_N43       ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg_valid_reg_q[0]~DUPLICATE~la_mlab/laboutb[8] ;
;   4.874 ;   0.323 ; RR ; IC     ; 1      ; MLABCELL_X117_Y146_N18 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir1|source_out[0]~2|datac                                                                   ;
;   5.027 ;   0.153 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y146_N18 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir1|source_out[0]~2|combout                                                                 ;
;   5.032 ;   0.005 ; RR ; CELL   ; 3      ; MLABCELL_X117_Y146_N18 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir1|source_out[0]~2~la_mlab/laboutt[12]                                                     ;
;   5.191 ;   0.159 ; RR ; IC     ; 3      ; LABCELL_X118_Y146_N39  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~9|datac                                                                         ;
;   5.779 ;   0.588 ; RF ; CELL   ; 1      ; LABCELL_X118_Y146_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~33|cout                                                                         ;
;   5.794 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X118_Y145_N30  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~37|cin                                                                          ;
;   5.980 ;   0.186 ; FF ; CELL   ; 1      ; LABCELL_X118_Y145_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~73|cout                                                                         ;
;   5.995 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X118_Y144_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~77|cin                                                                          ;
;   6.191 ;   0.196 ; FF ; CELL   ; 1      ; LABCELL_X118_Y144_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~153|cout                                                                        ;
;   6.206 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X118_Y143_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~157|cin                                                                         ;
;   6.402 ;   0.196 ; FF ; CELL   ; 1      ; LABCELL_X118_Y143_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~233|cout                                                                        ;
;   6.417 ;   0.015 ; FF ; IC     ; 2      ; LABCELL_X118_Y142_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~237|cin                                                                         ;
;   6.679 ;   0.262 ; FF ; CELL   ; 1      ; LABCELL_X118_Y142_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~237|sumout                                                                      ;
;   6.683 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X118_Y142_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~237~la_lab/laboutt[0]                                                           ;
;   7.100 ;   0.417 ; FF ; IC     ; 1      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|portadatain[0]      ;
;   7.100 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0                ;
+---------+---------+----+--------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                 ;
; 5.137   ; 4.137   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                           ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                             ;
;   1.763 ;   0.409 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                            ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                            ;
;   1.763 ;   0.000 ; RR ; CELL ; 2321   ; Boundary Port          ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                  ;
;   4.750 ;   2.987 ; RR ; IC   ; 1      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|clk0 ;
;   4.750 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
;   5.137 ;   0.387 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                         ;
; 5.151   ; 0.014   ;    ; uTsu ; 0      ; MLABCELL_X119_Y143_N57 ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is -1.944 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                              ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 7.118                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 5.174                                                                                                                                                                                                                                                                                           ;
; Slack                           ; -1.944 (VIOLATED)                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.038 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.917  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.775       ; 90         ; 0.000 ; 3.289 ;
;    Cell                ;        ; 3     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 1.226       ; 42         ; 0.019 ; 0.497 ;
;    Cell                ;        ; 10    ; 1.478       ; 51         ; 0.000 ; 0.551 ;
;    uTco                ;        ; 1     ; 0.213       ; 7          ; 0.213 ; 0.213 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.396       ; 90         ; 0.000 ; 3.056 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                             ;
; 4.201   ; 4.201   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                     ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                       ;
;   0.912 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                      ;
;   0.912 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                                      ;
;   0.912 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port          ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                            ;
;   4.201 ;   3.289 ; RR ; IC     ; 1      ; FF_X113_Y146_N44       ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|clk                                    ;
;   4.201 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y146_N44       ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                        ;
; 7.118   ; 2.917   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                 ;
;   4.414 ;   0.213 ; RR ; uTco   ; 1      ; FF_X113_Y146_N44       ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|q                                      ;
;   4.517 ;   0.103 ; RR ; CELL   ; 245    ; FF_X113_Y146_N44       ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid~la_mlab/laboutb[9]                     ;
;   5.014 ;   0.497 ; RR ; IC     ; 1      ; MLABCELL_X117_Y146_N18 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir1|source_out[0]~2|dataf                                                              ;
;   5.056 ;   0.042 ; RR ; CELL   ; 1      ; MLABCELL_X117_Y146_N18 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir1|source_out[0]~2|combout                                                            ;
;   5.062 ;   0.006 ; RR ; CELL   ; 3      ; MLABCELL_X117_Y146_N18 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_fir4_fir1|source_out[0]~2~la_mlab/laboutt[12]                                                ;
;   5.247 ;   0.185 ; RR ; IC     ; 3      ; LABCELL_X118_Y146_N39  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~9|datac                                                                    ;
;   5.798 ;   0.551 ; RF ; CELL   ; 1      ; LABCELL_X118_Y146_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~33|cout                                                                    ;
;   5.817 ;   0.019 ; FF ; IC     ; 4      ; LABCELL_X118_Y145_N30  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~37|cin                                                                     ;
;   5.991 ;   0.174 ; FF ; CELL   ; 1      ; LABCELL_X118_Y145_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~73|cout                                                                    ;
;   6.010 ;   0.019 ; FF ; IC     ; 5      ; LABCELL_X118_Y144_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~77|cin                                                                     ;
;   6.194 ;   0.184 ; FF ; CELL   ; 1      ; LABCELL_X118_Y144_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~153|cout                                                                   ;
;   6.213 ;   0.019 ; FF ; IC     ; 5      ; LABCELL_X118_Y143_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~157|cin                                                                    ;
;   6.397 ;   0.184 ; FF ; CELL   ; 1      ; LABCELL_X118_Y143_N57  ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~233|cout                                                                   ;
;   6.416 ;   0.019 ; FF ; IC     ; 2      ; LABCELL_X118_Y142_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~237|cin                                                                    ;
;   6.646 ;   0.230 ; FF ; CELL   ; 1      ; LABCELL_X118_Y142_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~237|sumout                                                                 ;
;   6.650 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X118_Y142_N0   ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter292_fir0_aunroll_x|add_1~237~la_lab/laboutt[0]                                                      ;
;   7.118 ;   0.468 ; FF ; IC     ; 1      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|portadatain[0] ;
;   7.118 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0           ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                 ;
; 5.163   ; 4.163   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                           ;
;   1.340 ;   0.340 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                             ;
;   1.716 ;   0.376 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                            ;
;   1.716 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                            ;
;   1.716 ;   0.000 ; RR ; CELL ; 2321   ; Boundary Port          ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                  ;
;   4.772 ;   3.056 ; RR ; IC   ; 1      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|clk0 ;
;   4.772 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X119_Y143_N57 ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
;   5.163 ;   0.391 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                         ;
; 5.174   ; 0.011   ;    ; uTsu ; 0      ; MLABCELL_X119_Y143_N57 ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.020 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.020 ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                                  ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.256      ; Fast 900mV -40C Model           ;
; 0.021 ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                    ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.256      ; Fast 900mV -40C Model           ;
; 0.021 ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist2_sync_together80_aunroll_x_in_c0_eni133_1_tpl_10|delays[6][0] ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist2_sync_together80_aunroll_x_in_c0_eni133_1_tpl_10|delays[7][0] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.265      ; Fast 900mV -40C Model           ;
; 0.022 ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist13_i_first_cleanup_xor_fir4_q_8|delays[6][0]                   ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist13_i_first_cleanup_xor_fir4_q_8|delays[7][0]                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.258      ; Fast 900mV -40C Model           ;
; 0.023 ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist13_i_first_cleanup_xor_fir4_q_8|delays[4][0]                   ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist13_i_first_cleanup_xor_fir4_q_8|delays[5][0]                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.258      ; Fast 900mV -40C Model           ;
; 0.024 ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist5_sync_together80_aunroll_x_in_i_valid_9|delays[3][0]          ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist5_sync_together80_aunroll_x_in_i_valid_9|delays[4][0]          ; clock        ; clock       ; 0.000        ; -0.001     ; 0.258      ; Fast 900mV -40C Model           ;
; 0.024 ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist2_sync_together80_aunroll_x_in_c0_eni133_1_tpl_10|delays[4][0] ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist2_sync_together80_aunroll_x_in_c0_eni133_1_tpl_10|delays[5][0] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.269      ; Fast 900mV -40C Model           ;
; 0.025 ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3]                          ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.256      ; Fast 900mV -40C Model           ;
; 0.025 ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                    ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[5]                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.262      ; Fast 900mV -40C Model           ;
; 0.026 ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3]                          ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.255      ; Fast 900mV -40C Model           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.020 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3] ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                         ;
; Data Arrival Time               ; 2.506                                                                                                                                                                                                                            ;
; Data Required Time              ; 2.486                                                                                                                                                                                                                            ;
; Slack                           ; 0.020                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.026       ; 90         ; 0.000 ; 1.842 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.156       ; 61         ; 0.000 ; 0.156 ;
;    uTco                ;       ; 1     ; 0.100       ; 39         ; 0.100 ; 0.100 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.261       ; 90         ; 0.000 ; 1.988 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                        ;
; 2.250   ; 2.250   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                  ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                 ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                 ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                       ;
;   2.250 ;   1.842 ; RR ; IC     ; 1      ; FF_X108_Y148_N43    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|clk ;
;   2.250 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y148_N43    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]     ;
; 2.506   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                            ;
;   2.350 ;   0.100 ; FF ; uTco   ; 2      ; FF_X108_Y148_N43    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|q   ;
;   2.506 ;   0.156 ; FF ; CELL   ; 1      ; FF_X108_Y148_N44    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|d   ;
;   2.506 ;   0.000 ; FF ; CELL   ; 1      ; FF_X108_Y148_N44    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                        ;
; 2.250   ; 2.250    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                  ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                       ;
;   2.519 ;   1.988  ; RR ; IC     ; 1      ; FF_X108_Y148_N44    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|clk ;
;   2.519 ;   0.000  ; RR ; CELL   ; 1      ; FF_X108_Y148_N44    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
;   2.250 ;   -0.269 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                              ;
; 2.486   ; 0.236    ;    ; uTh    ; 1      ; FF_X108_Y148_N44    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.021 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2] ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 2.503                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 2.482                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.023       ; 90         ; 0.000 ; 1.839 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 62         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.257       ; 90         ; 0.000 ; 1.984 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                      ;
; 2.247   ; 2.247   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                              ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                                                     ;
;   2.247 ;   1.839 ; RR ; IC     ; 1      ; FF_X107_Y151_N14    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]|clk ;
;   2.247 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y151_N14    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]     ;
; 2.503   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                          ;
;   2.344 ;   0.097 ; FF ; uTco   ; 2      ; FF_X107_Y151_N14    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]|q   ;
;   2.503 ;   0.159 ; FF ; CELL   ; 1      ; FF_X107_Y151_N13    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]|d   ;
;   2.503 ;   0.000 ; FF ; CELL   ; 1      ; FF_X107_Y151_N13    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                      ;
; 2.247   ; 2.247    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                              ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                               ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                               ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                                                     ;
;   2.515 ;   1.984  ; RR ; IC     ; 1      ; FF_X107_Y151_N13    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]|clk ;
;   2.515 ;   0.000  ; RR ; CELL   ; 1      ; FF_X107_Y151_N13    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]     ;
;   2.247 ;   -0.268 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                            ;
; 2.482   ; 0.235    ;    ; uTh    ; 1      ; FF_X107_Y151_N13    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.021 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist2_sync_together80_aunroll_x_in_c0_eni133_1_tpl_10|delays[6][0] ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist2_sync_together80_aunroll_x_in_c0_eni133_1_tpl_10|delays[7][0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 2.531                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 2.510                                                                                                                                                                                                                                                                                             ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.265 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.042       ; 90         ; 0.000 ; 1.858 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 60         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.106       ; 40         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.277       ; 90         ; 0.000 ; 2.004 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                         ;
; 2.266   ; 2.266   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                 ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                        ;
;   2.266 ;   1.858 ; RR ; IC     ; 1      ; FF_X113_Y150_N38    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist2_sync_together80_aunroll_x_in_c0_eni133_1_tpl_10|delays[6][0]|clk ;
;   2.266 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y150_N38    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist2_sync_together80_aunroll_x_in_c0_eni133_1_tpl_10|delays[6][0]     ;
; 2.531   ; 0.265   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                             ;
;   2.372 ;   0.106 ; FF ; uTco   ; 1      ; FF_X113_Y150_N38    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist2_sync_together80_aunroll_x_in_c0_eni133_1_tpl_10|delays[6][0]|q   ;
;   2.531 ;   0.159 ; FF ; CELL   ; 1      ; FF_X113_Y150_N37    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist2_sync_together80_aunroll_x_in_c0_eni133_1_tpl_10|delays[7][0]|d   ;
;   2.531 ;   0.000 ; FF ; CELL   ; 1      ; FF_X113_Y150_N37    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist2_sync_together80_aunroll_x_in_c0_eni133_1_tpl_10|delays[7][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                       ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                         ;
; 2.266   ; 2.266    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                 ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                   ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                        ;
;   2.535 ;   2.004  ; RR ; IC     ; 1      ; FF_X113_Y150_N37    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist2_sync_together80_aunroll_x_in_c0_eni133_1_tpl_10|delays[7][0]|clk ;
;   2.535 ;   0.000  ; RR ; CELL   ; 1      ; FF_X113_Y150_N37    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist2_sync_together80_aunroll_x_in_c0_eni133_1_tpl_10|delays[7][0]     ;
;   2.266 ;   -0.269 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                               ;
; 2.510   ; 0.244    ;    ; uTh    ; 1      ; FF_X113_Y150_N37    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist2_sync_together80_aunroll_x_in_c0_eni133_1_tpl_10|delays[7][0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.022 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist13_i_first_cleanup_xor_fir4_q_8|delays[6][0] ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist13_i_first_cleanup_xor_fir4_q_8|delays[7][0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.518                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 2.496                                                                                                                                                                                                                                                                           ;
; Slack                           ; 0.022                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.258 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.036       ; 90         ; 0.000 ; 1.852 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.158       ; 61         ; 0.000 ; 0.158 ;
;    uTco                ;       ; 1     ; 0.100       ; 39         ; 0.100 ; 0.100 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.271       ; 90         ; 0.000 ; 1.998 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                       ;
; 2.260   ; 2.260   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                               ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                 ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                                                      ;
;   2.260 ;   1.852 ; RR ; IC     ; 1      ; FF_X112_Y150_N47    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist13_i_first_cleanup_xor_fir4_q_8|delays[6][0]|clk ;
;   2.260 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y150_N47    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist13_i_first_cleanup_xor_fir4_q_8|delays[6][0]     ;
; 2.518   ; 0.258   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                           ;
;   2.360 ;   0.100 ; FF ; uTco   ; 1      ; FF_X112_Y150_N47    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist13_i_first_cleanup_xor_fir4_q_8|delays[6][0]|q   ;
;   2.518 ;   0.158 ; FF ; CELL   ; 1      ; FF_X112_Y150_N46    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist13_i_first_cleanup_xor_fir4_q_8|delays[7][0]|d   ;
;   2.518 ;   0.000 ; FF ; CELL   ; 1      ; FF_X112_Y150_N46    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist13_i_first_cleanup_xor_fir4_q_8|delays[7][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                       ;
; 2.260   ; 2.260    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                               ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                                                      ;
;   2.529 ;   1.998  ; RR ; IC     ; 1      ; FF_X112_Y150_N46    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist13_i_first_cleanup_xor_fir4_q_8|delays[7][0]|clk ;
;   2.529 ;   0.000  ; RR ; CELL   ; 1      ; FF_X112_Y150_N46    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist13_i_first_cleanup_xor_fir4_q_8|delays[7][0]     ;
;   2.260 ;   -0.269 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                             ;
; 2.496   ; 0.236    ;    ; uTh    ; 1      ; FF_X112_Y150_N46    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist13_i_first_cleanup_xor_fir4_q_8|delays[7][0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.023 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist13_i_first_cleanup_xor_fir4_q_8|delays[4][0] ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist13_i_first_cleanup_xor_fir4_q_8|delays[5][0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.518                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 2.495                                                                                                                                                                                                                                                                           ;
; Slack                           ; 0.023                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.258 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.036       ; 90         ; 0.000 ; 1.852 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.158       ; 61         ; 0.000 ; 0.158 ;
;    uTco                ;       ; 1     ; 0.100       ; 39         ; 0.100 ; 0.100 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.271       ; 90         ; 0.000 ; 1.998 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                       ;
; 2.260   ; 2.260   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                               ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                 ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                                                      ;
;   2.260 ;   1.852 ; RR ; IC     ; 1      ; FF_X112_Y150_N17    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist13_i_first_cleanup_xor_fir4_q_8|delays[4][0]|clk ;
;   2.260 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y150_N17    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist13_i_first_cleanup_xor_fir4_q_8|delays[4][0]     ;
; 2.518   ; 0.258   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                           ;
;   2.360 ;   0.100 ; FF ; uTco   ; 1      ; FF_X112_Y150_N17    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist13_i_first_cleanup_xor_fir4_q_8|delays[4][0]|q   ;
;   2.518 ;   0.158 ; FF ; CELL   ; 1      ; FF_X112_Y150_N16    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist13_i_first_cleanup_xor_fir4_q_8|delays[5][0]|d   ;
;   2.518 ;   0.000 ; FF ; CELL   ; 1      ; FF_X112_Y150_N16    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist13_i_first_cleanup_xor_fir4_q_8|delays[5][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                       ;
; 2.260   ; 2.260    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                               ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                                                      ;
;   2.529 ;   1.998  ; RR ; IC     ; 1      ; FF_X112_Y150_N16    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist13_i_first_cleanup_xor_fir4_q_8|delays[5][0]|clk ;
;   2.529 ;   0.000  ; RR ; CELL   ; 1      ; FF_X112_Y150_N16    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist13_i_first_cleanup_xor_fir4_q_8|delays[5][0]     ;
;   2.260 ;   -0.269 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                             ;
; 2.495   ; 0.235    ;    ; uTh    ; 1      ; FF_X112_Y150_N16    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist13_i_first_cleanup_xor_fir4_q_8|delays[5][0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.024 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                    ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist5_sync_together80_aunroll_x_in_i_valid_9|delays[3][0] ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist5_sync_together80_aunroll_x_in_i_valid_9|delays[4][0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 2.519                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 2.495                                                                                                                                                                                                                                                                                    ;
; Slack                           ; 0.024                                                                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                    ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.258  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.037       ; 90         ; 0.000 ; 1.853 ;
;    Cell                ;        ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    Cell                ;        ; 2     ; 0.159       ; 62         ; 0.000 ; 0.159 ;
;    uTco                ;        ; 1     ; 0.099       ; 38         ; 0.099 ; 0.099 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.271       ; 90         ; 0.000 ; 1.998 ;
;    Cell                ;        ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                ;
; 2.261   ; 2.261   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                        ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                                                               ;
;   2.261 ;   1.853 ; RR ; IC     ; 1      ; FF_X113_Y152_N2     ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist5_sync_together80_aunroll_x_in_i_valid_9|delays[3][0]|clk ;
;   2.261 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y152_N2     ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist5_sync_together80_aunroll_x_in_i_valid_9|delays[3][0]     ;
; 2.519   ; 0.258   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                    ;
;   2.360 ;   0.099 ; FF ; uTco   ; 1      ; FF_X113_Y152_N2     ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist5_sync_together80_aunroll_x_in_i_valid_9|delays[3][0]|q   ;
;   2.519 ;   0.159 ; FF ; CELL   ; 1      ; FF_X113_Y152_N1     ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist5_sync_together80_aunroll_x_in_i_valid_9|delays[4][0]|d   ;
;   2.519 ;   0.000 ; FF ; CELL   ; 1      ; FF_X113_Y152_N1     ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist5_sync_together80_aunroll_x_in_i_valid_9|delays[4][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                ;
; 2.260   ; 2.260    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                        ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                                                               ;
;   2.529 ;   1.998  ; RR ; IC     ; 1      ; FF_X113_Y152_N1     ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist5_sync_together80_aunroll_x_in_i_valid_9|delays[4][0]|clk ;
;   2.529 ;   0.000  ; RR ; CELL   ; 1      ; FF_X113_Y152_N1     ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist5_sync_together80_aunroll_x_in_i_valid_9|delays[4][0]     ;
;   2.260 ;   -0.269 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                      ;
; 2.495   ; 0.235    ;    ; uTh    ; 1      ; FF_X113_Y152_N1     ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist5_sync_together80_aunroll_x_in_i_valid_9|delays[4][0]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.024 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist2_sync_together80_aunroll_x_in_c0_eni133_1_tpl_10|delays[4][0] ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist2_sync_together80_aunroll_x_in_c0_eni133_1_tpl_10|delays[5][0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 2.535                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 2.511                                                                                                                                                                                                                                                                                             ;
; Slack                           ; 0.024                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.269 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.042       ; 90         ; 0.000 ; 1.858 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.163       ; 61         ; 0.000 ; 0.163 ;
;    uTco                ;       ; 1     ; 0.106       ; 39         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.277       ; 90         ; 0.000 ; 2.004 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                         ;
; 2.266   ; 2.266   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                 ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                        ;
;   2.266 ;   1.858 ; RR ; IC     ; 1      ; FF_X113_Y150_N41    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist2_sync_together80_aunroll_x_in_c0_eni133_1_tpl_10|delays[4][0]|clk ;
;   2.266 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y150_N41    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist2_sync_together80_aunroll_x_in_c0_eni133_1_tpl_10|delays[4][0]     ;
; 2.535   ; 0.269   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                             ;
;   2.372 ;   0.106 ; FF ; uTco   ; 1      ; FF_X113_Y150_N41    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist2_sync_together80_aunroll_x_in_c0_eni133_1_tpl_10|delays[4][0]|q   ;
;   2.535 ;   0.163 ; FF ; CELL   ; 1      ; FF_X113_Y150_N40    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist2_sync_together80_aunroll_x_in_c0_eni133_1_tpl_10|delays[5][0]|d   ;
;   2.535 ;   0.000 ; FF ; CELL   ; 1      ; FF_X113_Y150_N40    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist2_sync_together80_aunroll_x_in_c0_eni133_1_tpl_10|delays[5][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                       ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                         ;
; 2.266   ; 2.266    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                 ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                   ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                        ;
;   2.535 ;   2.004  ; RR ; IC     ; 1      ; FF_X113_Y150_N40    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist2_sync_together80_aunroll_x_in_c0_eni133_1_tpl_10|delays[5][0]|clk ;
;   2.535 ;   0.000  ; RR ; CELL   ; 1      ; FF_X113_Y150_N40    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist2_sync_together80_aunroll_x_in_c0_eni133_1_tpl_10|delays[5][0]     ;
;   2.266 ;   -0.269 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                               ;
; 2.511   ; 0.245    ;    ; uTh    ; 1      ; FF_X113_Y150_N40    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B5|thebb_fir_B5_stall_region|thei_sfc_s_c0_in_for_body13_firs_c0_enter343_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_firs_c0_enter343_fir0_aunroll_x|redist2_sync_together80_aunroll_x_in_c0_eni133_1_tpl_10|delays[5][0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.025 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3] ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 2.511                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 2.486                                                                                                                                                                                                                                                                    ;
; Slack                           ; 0.025                                                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.031       ; 90         ; 0.000 ; 1.847 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.158       ; 62         ; 0.000 ; 0.158 ;
;    uTco                ;       ; 1     ; 0.098       ; 38         ; 0.098 ; 0.098 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.266       ; 90         ; 0.000 ; 1.993 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                ;
; 2.255   ; 2.255   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                        ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                                               ;
;   2.255 ;   1.847 ; RR ; IC     ; 1      ; FF_X108_Y144_N11    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3]|clk ;
;   2.255 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y144_N11    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3]     ;
; 2.511   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                    ;
;   2.353 ;   0.098 ; FF ; uTco   ; 2      ; FF_X108_Y144_N11    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3]|q   ;
;   2.511 ;   0.158 ; FF ; CELL   ; 1      ; FF_X108_Y144_N10    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]|d   ;
;   2.511 ;   0.000 ; FF ; CELL   ; 1      ; FF_X108_Y144_N10    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                ;
; 2.255   ; 2.255    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                        ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                                               ;
;   2.524 ;   1.993  ; RR ; IC     ; 1      ; FF_X108_Y144_N10    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]|clk ;
;   2.524 ;   0.000  ; RR ; CELL   ; 1      ; FF_X108_Y144_N10    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]     ;
;   2.255 ;   -0.269 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                      ;
; 2.486   ; 0.231    ;    ; uTh    ; 1      ; FF_X108_Y144_N10    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.025 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4] ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[5] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 2.509                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 2.484                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.025                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.262 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.023       ; 90         ; 0.000 ; 1.839 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.165       ; 63         ; 0.000 ; 0.165 ;
;    uTco                ;       ; 1     ; 0.097       ; 37         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.257       ; 90         ; 0.000 ; 1.984 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                      ;
; 2.247   ; 2.247   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                              ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                                                     ;
;   2.247 ;   1.839 ; RR ; IC     ; 1      ; FF_X107_Y151_N34    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]|clk ;
;   2.247 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y151_N34    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]     ;
; 2.509   ; 0.262   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                          ;
;   2.344 ;   0.097 ; FF ; uTco   ; 2      ; FF_X107_Y151_N34    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]|q   ;
;   2.509 ;   0.165 ; FF ; CELL   ; 1      ; FF_X107_Y151_N35    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[5]|d   ;
;   2.509 ;   0.000 ; FF ; CELL   ; 1      ; FF_X107_Y151_N35    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[5]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                      ;
; 2.247   ; 2.247    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                              ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                               ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                               ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                                                     ;
;   2.515 ;   1.984  ; RR ; IC     ; 1      ; FF_X107_Y151_N35    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[5]|clk ;
;   2.515 ;   0.000  ; RR ; CELL   ; 1      ; FF_X107_Y151_N35    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[5]     ;
;   2.247 ;   -0.268 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                            ;
; 2.484   ; 0.237    ;    ; uTh    ; 1      ; FF_X107_Y151_N35    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_firs_c0_enter292_fir1_aunroll_x_out_c0_exit31_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[5]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.026 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3] ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 2.501                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 2.475                                                                                                                                                                                                                                                                    ;
; Slack                           ; 0.026                                                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.255 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.022       ; 90         ; 0.000 ; 1.838 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.158       ; 62         ; 0.000 ; 0.158 ;
;    uTco                ;       ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.256       ; 90         ; 0.000 ; 1.983 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                ;
; 2.246   ; 2.246   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                        ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                                               ;
;   2.246 ;   1.838 ; RR ; IC     ; 1      ; FF_X104_Y151_N29    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3]|clk ;
;   2.246 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y151_N29    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3]     ;
; 2.501   ; 0.255   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                    ;
;   2.343 ;   0.097 ; FF ; uTco   ; 2      ; FF_X104_Y151_N29    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3]|q   ;
;   2.501 ;   0.158 ; FF ; CELL   ; 1      ; FF_X104_Y151_N28    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]|d   ;
;   2.501 ;   0.000 ; FF ; CELL   ; 1      ; FF_X104_Y151_N28    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                ;
; 2.246   ; 2.246    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                        ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                                               ;
;   2.514 ;   1.983  ; RR ; IC     ; 1      ; FF_X104_Y151_N28    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]|clk ;
;   2.514 ;   0.000  ; RR ; CELL   ; 1      ; FF_X104_Y151_N28    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]     ;
;   2.246 ;   -0.268 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                      ;
; 2.475   ; 0.229    ;    ; uTh    ; 1      ; FF_X104_Y151_N28    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -0.226 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node      ; To Node                                                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -0.226 ; sync_resetn[2] ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[26]                                       ; clock        ; clock       ; 1.000        ; -0.183     ; 0.913      ; Slow 900mV 100C Model           ;
; -0.218 ; sync_resetn[2] ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[24]                                       ; clock        ; clock       ; 1.000        ; -0.183     ; 0.916      ; Slow 900mV 100C Model           ;
; -0.205 ; sync_resetn[2] ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thereaddata_reg_unnamed_fir6_fir1|readdata_reg_unnamed_fir6_fir1_data_reg_q[21]                                       ; clock        ; clock       ; 1.000        ; -0.183     ; 0.913      ; Slow 900mV 100C Model           ;
; -0.204 ; sync_resetn[2] ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[16]                                       ; clock        ; clock       ; 1.000        ; -0.183     ; 0.916      ; Slow 900mV 100C Model           ;
; -0.203 ; sync_resetn[2] ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; clock        ; clock       ; 1.000        ; -0.187     ; 0.909      ; Slow 900mV 100C Model           ;
; -0.202 ; sync_resetn[2] ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[27]                                       ; clock        ; clock       ; 1.000        ; -0.183     ; 0.916      ; Slow 900mV 100C Model           ;
; -0.202 ; sync_resetn[2] ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[21]                                       ; clock        ; clock       ; 1.000        ; -0.183     ; 0.916      ; Slow 900mV 100C Model           ;
; -0.200 ; sync_resetn[2] ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[31]                                       ; clock        ; clock       ; 1.000        ; -0.183     ; 0.916      ; Slow 900mV 100C Model           ;
; -0.200 ; sync_resetn[2] ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[22]                                       ; clock        ; clock       ; 1.000        ; -0.183     ; 0.916      ; Slow 900mV 100C Model           ;
; -0.199 ; sync_resetn[2] ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thereaddata_reg_unnamed_fir6_fir1|readdata_reg_unnamed_fir6_fir1_data_reg_q[24]                                       ; clock        ; clock       ; 1.000        ; -0.183     ; 0.913      ; Slow 900mV 100C Model           ;
+--------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is -0.226 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                      ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[26] ;
; Launch Clock                    ; clock                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.114                                                                                                                                                                                                               ;
; Data Required Time              ; 4.888                                                                                                                                                                                                               ;
; Slack                           ; -0.226 (VIOLATED)                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.183 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.913  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.775       ; 90         ; 0.486 ; 3.289 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.618       ; 68         ; 0.000 ; 0.618 ;
;    Cell                ;        ; 3     ; 0.100       ; 11         ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.195       ; 21         ; 0.195 ; 0.195 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.357       ; 90         ; 0.000 ; 3.017 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                            ;
; 4.201   ; 4.201   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                    ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                      ;
;   0.912 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                     ;
;   4.201 ;   3.289 ; RR ; IC     ; 1      ; FF_X112_Y147_N52    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                       ;
;   4.201 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y147_N52    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                           ;
; 5.114   ; 0.913   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                ;
;   4.396 ;   0.195 ; RR ; uTco   ; 1      ; FF_X112_Y147_N52    ;            ; sync_resetn[2]|q                                                                                                                                                                                                         ;
;   4.496 ;   0.100 ; RR ; CELL   ; 1      ; FF_X112_Y147_N52    ; High Speed ; sync_resetn[2]~la_lab/laboutb[14]                                                                                                                                                                                        ;
;   4.496 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|resetn|input                                                                                                                                                                                                    ;
;   4.496 ;   0.000 ; RR ; CELL   ; 425    ; Boundary Port       ;            ; fir_inst|resetn                                                                                                                                                                                                          ;
;   5.114 ;   0.618 ; RR ; IC     ; 1      ; FF_X110_Y146_N11    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[26]|clrn ;
;   5.114 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y146_N11    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[26]      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                           ;
; 5.018   ; 4.018   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                          ;
;   4.733 ;   3.017 ; RR ; IC     ; 1      ; FF_X110_Y146_N11    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[26]|clk ;
;   4.733 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y146_N11    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[26]     ;
;   5.018 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                 ;
; 4.888   ; -0.130  ;    ; uTsu   ; 1      ; FF_X110_Y146_N11    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[26]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is -0.218 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                      ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[24] ;
; Launch Clock                    ; clock                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.117                                                                                                                                                                                                               ;
; Data Required Time              ; 4.899                                                                                                                                                                                                               ;
; Slack                           ; -0.218 (VIOLATED)                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.183 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.916  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.775       ; 90         ; 0.486 ; 3.289 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.621       ; 68         ; 0.000 ; 0.621 ;
;    Cell                ;        ; 3     ; 0.100       ; 11         ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.195       ; 21         ; 0.195 ; 0.195 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.357       ; 90         ; 0.000 ; 3.017 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                            ;
; 4.201   ; 4.201   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                    ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                      ;
;   0.912 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                     ;
;   4.201 ;   3.289 ; RR ; IC     ; 1      ; FF_X112_Y147_N52    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                       ;
;   4.201 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y147_N52    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                           ;
; 5.117   ; 0.916   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                ;
;   4.396 ;   0.195 ; RR ; uTco   ; 1      ; FF_X112_Y147_N52    ;            ; sync_resetn[2]|q                                                                                                                                                                                                         ;
;   4.496 ;   0.100 ; RR ; CELL   ; 1      ; FF_X112_Y147_N52    ; High Speed ; sync_resetn[2]~la_lab/laboutb[14]                                                                                                                                                                                        ;
;   4.496 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|resetn|input                                                                                                                                                                                                    ;
;   4.496 ;   0.000 ; RR ; CELL   ; 425    ; Boundary Port       ;            ; fir_inst|resetn                                                                                                                                                                                                          ;
;   5.117 ;   0.621 ; RR ; IC     ; 1      ; FF_X105_Y147_N59    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[24]|clrn ;
;   5.117 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y147_N59    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[24]      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                           ;
; 5.018   ; 4.018   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                          ;
;   4.733 ;   3.017 ; RR ; IC     ; 1      ; FF_X105_Y147_N59    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[24]|clk ;
;   4.733 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y147_N59    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[24]     ;
;   5.018 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                 ;
; 4.899   ; -0.119  ;    ; uTsu   ; 1      ; FF_X105_Y147_N59    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[24]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is -0.205 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                      ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thereaddata_reg_unnamed_fir6_fir1|readdata_reg_unnamed_fir6_fir1_data_reg_q[21] ;
; Launch Clock                    ; clock                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.114                                                                                                                                                                                                               ;
; Data Required Time              ; 4.909                                                                                                                                                                                                               ;
; Slack                           ; -0.205 (VIOLATED)                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.183 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.913  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.775       ; 90         ; 0.486 ; 3.289 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.618       ; 68         ; 0.000 ; 0.618 ;
;    Cell                ;        ; 3     ; 0.100       ; 11         ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.195       ; 21         ; 0.195 ; 0.195 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.357       ; 90         ; 0.000 ; 3.017 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                            ;
; 4.201   ; 4.201   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                    ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                      ;
;   0.912 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                     ;
;   4.201 ;   3.289 ; RR ; IC     ; 1      ; FF_X112_Y147_N52    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                       ;
;   4.201 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y147_N52    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                           ;
; 5.114   ; 0.913   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                ;
;   4.396 ;   0.195 ; RR ; uTco   ; 1      ; FF_X112_Y147_N52    ;            ; sync_resetn[2]|q                                                                                                                                                                                                         ;
;   4.496 ;   0.100 ; RR ; CELL   ; 1      ; FF_X112_Y147_N52    ; High Speed ; sync_resetn[2]~la_lab/laboutb[14]                                                                                                                                                                                        ;
;   4.496 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|resetn|input                                                                                                                                                                                                    ;
;   4.496 ;   0.000 ; RR ; CELL   ; 425    ; Boundary Port       ;            ; fir_inst|resetn                                                                                                                                                                                                          ;
;   5.114 ;   0.618 ; RR ; IC     ; 1      ; FF_X110_Y146_N52    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thereaddata_reg_unnamed_fir6_fir1|readdata_reg_unnamed_fir6_fir1_data_reg_q[21]|clrn ;
;   5.114 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y146_N52    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thereaddata_reg_unnamed_fir6_fir1|readdata_reg_unnamed_fir6_fir1_data_reg_q[21]      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                           ;
; 5.018   ; 4.018   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                          ;
;   4.733 ;   3.017 ; RR ; IC     ; 1      ; FF_X110_Y146_N52    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thereaddata_reg_unnamed_fir6_fir1|readdata_reg_unnamed_fir6_fir1_data_reg_q[21]|clk ;
;   4.733 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y146_N52    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thereaddata_reg_unnamed_fir6_fir1|readdata_reg_unnamed_fir6_fir1_data_reg_q[21]     ;
;   5.018 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                 ;
; 4.909   ; -0.109  ;    ; uTsu   ; 1      ; FF_X110_Y146_N52    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thereaddata_reg_unnamed_fir6_fir1|readdata_reg_unnamed_fir6_fir1_data_reg_q[21]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is -0.204 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                      ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[16] ;
; Launch Clock                    ; clock                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.117                                                                                                                                                                                                               ;
; Data Required Time              ; 4.913                                                                                                                                                                                                               ;
; Slack                           ; -0.204 (VIOLATED)                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.183 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.916  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.775       ; 90         ; 0.486 ; 3.289 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.621       ; 68         ; 0.000 ; 0.621 ;
;    Cell                ;        ; 3     ; 0.100       ; 11         ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.195       ; 21         ; 0.195 ; 0.195 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.357       ; 90         ; 0.000 ; 3.017 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                            ;
; 4.201   ; 4.201   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                    ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                      ;
;   0.912 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                     ;
;   4.201 ;   3.289 ; RR ; IC     ; 1      ; FF_X112_Y147_N52    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                       ;
;   4.201 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y147_N52    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                           ;
; 5.117   ; 0.916   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                ;
;   4.396 ;   0.195 ; RR ; uTco   ; 1      ; FF_X112_Y147_N52    ;            ; sync_resetn[2]|q                                                                                                                                                                                                         ;
;   4.496 ;   0.100 ; RR ; CELL   ; 1      ; FF_X112_Y147_N52    ; High Speed ; sync_resetn[2]~la_lab/laboutb[14]                                                                                                                                                                                        ;
;   4.496 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|resetn|input                                                                                                                                                                                                    ;
;   4.496 ;   0.000 ; RR ; CELL   ; 425    ; Boundary Port       ;            ; fir_inst|resetn                                                                                                                                                                                                          ;
;   5.117 ;   0.621 ; RR ; IC     ; 1      ; FF_X105_Y147_N28    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[16]|clrn ;
;   5.117 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y147_N28    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[16]      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                           ;
; 5.018   ; 4.018   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                          ;
;   4.733 ;   3.017 ; RR ; IC     ; 1      ; FF_X105_Y147_N28    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[16]|clk ;
;   4.733 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y147_N28    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[16]     ;
;   5.018 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                 ;
; 4.913   ; -0.105  ;    ; uTsu   ; 1      ; FF_X105_Y147_N28    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[16]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is -0.203 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                            ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 5.110                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 4.907                                                                                                                                                                                                                                                     ;
; Slack                           ; -0.203 (VIOLATED)                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.187 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.909  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.775       ; 90         ; 0.486 ; 3.289 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.614       ; 68         ; 0.000 ; 0.614 ;
;    Cell                ;        ; 3     ; 0.100       ; 11         ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.195       ; 21         ; 0.195 ; 0.195 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.353       ; 90         ; 0.000 ; 3.013 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                  ;
; 4.201   ; 4.201   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                          ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                            ;
;   0.912 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                           ;
;   4.201 ;   3.289 ; RR ; IC     ; 1      ; FF_X112_Y147_N52    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                             ;
;   4.201 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y147_N52    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                 ;
; 5.110   ; 0.909   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                      ;
;   4.396 ;   0.195 ; RR ; uTco   ; 1      ; FF_X112_Y147_N52    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                               ;
;   4.496 ;   0.100 ; RR ; CELL   ; 1      ; FF_X112_Y147_N52    ; High Speed ; sync_resetn[2]~la_lab/laboutb[14]                                                                                                                                                                                                                              ;
;   4.496 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|resetn|input                                                                                                                                                                                                                                          ;
;   4.496 ;   0.000 ; RR ; CELL   ; 425    ; Boundary Port       ;            ; fir_inst|resetn                                                                                                                                                                                                                                                ;
;   5.110 ;   0.614 ; RR ; IC     ; 1      ; FF_X108_Y148_N26    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clrn ;
;   5.110 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y148_N26    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                               ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                 ;
; 5.014   ; 4.014   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                         ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                           ;
;   1.716 ;   0.376 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                          ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                          ;
;   1.716 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                                ;
;   4.729 ;   3.013 ; RR ; IC     ; 1      ; FF_X108_Y148_N26    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   4.729 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y148_N26    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
;   5.014 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                       ;
; 4.907   ; -0.107  ;    ; uTsu   ; 1      ; FF_X108_Y148_N26    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|theredist2_i_arrayidx41_fir0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is -0.202 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                      ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[27] ;
; Launch Clock                    ; clock                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.117                                                                                                                                                                                                               ;
; Data Required Time              ; 4.915                                                                                                                                                                                                               ;
; Slack                           ; -0.202 (VIOLATED)                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.183 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.916  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.775       ; 90         ; 0.486 ; 3.289 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.621       ; 68         ; 0.000 ; 0.621 ;
;    Cell                ;        ; 3     ; 0.100       ; 11         ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.195       ; 21         ; 0.195 ; 0.195 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.357       ; 90         ; 0.000 ; 3.017 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                            ;
; 4.201   ; 4.201   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                    ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                      ;
;   0.912 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                     ;
;   4.201 ;   3.289 ; RR ; IC     ; 1      ; FF_X112_Y147_N52    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                       ;
;   4.201 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y147_N52    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                           ;
; 5.117   ; 0.916   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                ;
;   4.396 ;   0.195 ; RR ; uTco   ; 1      ; FF_X112_Y147_N52    ;            ; sync_resetn[2]|q                                                                                                                                                                                                         ;
;   4.496 ;   0.100 ; RR ; CELL   ; 1      ; FF_X112_Y147_N52    ; High Speed ; sync_resetn[2]~la_lab/laboutb[14]                                                                                                                                                                                        ;
;   4.496 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|resetn|input                                                                                                                                                                                                    ;
;   4.496 ;   0.000 ; RR ; CELL   ; 425    ; Boundary Port       ;            ; fir_inst|resetn                                                                                                                                                                                                          ;
;   5.117 ;   0.621 ; RR ; IC     ; 1      ; FF_X105_Y147_N58    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[27]|clrn ;
;   5.117 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y147_N58    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[27]      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                           ;
; 5.018   ; 4.018   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                          ;
;   4.733 ;   3.017 ; RR ; IC     ; 1      ; FF_X105_Y147_N58    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[27]|clk ;
;   4.733 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y147_N58    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[27]     ;
;   5.018 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                 ;
; 4.915   ; -0.103  ;    ; uTsu   ; 1      ; FF_X105_Y147_N58    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[27]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is -0.202 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                      ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[21] ;
; Launch Clock                    ; clock                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.117                                                                                                                                                                                                               ;
; Data Required Time              ; 4.915                                                                                                                                                                                                               ;
; Slack                           ; -0.202 (VIOLATED)                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.183 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.916  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.775       ; 90         ; 0.486 ; 3.289 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.621       ; 68         ; 0.000 ; 0.621 ;
;    Cell                ;        ; 3     ; 0.100       ; 11         ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.195       ; 21         ; 0.195 ; 0.195 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.357       ; 90         ; 0.000 ; 3.017 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                            ;
; 4.201   ; 4.201   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                    ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                      ;
;   0.912 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                     ;
;   4.201 ;   3.289 ; RR ; IC     ; 1      ; FF_X112_Y147_N52    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                       ;
;   4.201 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y147_N52    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                           ;
; 5.117   ; 0.916   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                ;
;   4.396 ;   0.195 ; RR ; uTco   ; 1      ; FF_X112_Y147_N52    ;            ; sync_resetn[2]|q                                                                                                                                                                                                         ;
;   4.496 ;   0.100 ; RR ; CELL   ; 1      ; FF_X112_Y147_N52    ; High Speed ; sync_resetn[2]~la_lab/laboutb[14]                                                                                                                                                                                        ;
;   4.496 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|resetn|input                                                                                                                                                                                                    ;
;   4.496 ;   0.000 ; RR ; CELL   ; 425    ; Boundary Port       ;            ; fir_inst|resetn                                                                                                                                                                                                          ;
;   5.117 ;   0.621 ; RR ; IC     ; 1      ; FF_X105_Y147_N40    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[21]|clrn ;
;   5.117 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y147_N40    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[21]      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                           ;
; 5.018   ; 4.018   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                          ;
;   4.733 ;   3.017 ; RR ; IC     ; 1      ; FF_X105_Y147_N40    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[21]|clk ;
;   4.733 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y147_N40    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[21]     ;
;   5.018 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                 ;
; 4.915   ; -0.103  ;    ; uTsu   ; 1      ; FF_X105_Y147_N40    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[21]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is -0.200 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                      ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[31] ;
; Launch Clock                    ; clock                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.117                                                                                                                                                                                                               ;
; Data Required Time              ; 4.917                                                                                                                                                                                                               ;
; Slack                           ; -0.200 (VIOLATED)                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.183 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.916  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.775       ; 90         ; 0.486 ; 3.289 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.621       ; 68         ; 0.000 ; 0.621 ;
;    Cell                ;        ; 3     ; 0.100       ; 11         ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.195       ; 21         ; 0.195 ; 0.195 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.357       ; 90         ; 0.000 ; 3.017 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                            ;
; 4.201   ; 4.201   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                    ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                      ;
;   0.912 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                     ;
;   4.201 ;   3.289 ; RR ; IC     ; 1      ; FF_X112_Y147_N52    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                       ;
;   4.201 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y147_N52    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                           ;
; 5.117   ; 0.916   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                ;
;   4.396 ;   0.195 ; RR ; uTco   ; 1      ; FF_X112_Y147_N52    ;            ; sync_resetn[2]|q                                                                                                                                                                                                         ;
;   4.496 ;   0.100 ; RR ; CELL   ; 1      ; FF_X112_Y147_N52    ; High Speed ; sync_resetn[2]~la_lab/laboutb[14]                                                                                                                                                                                        ;
;   4.496 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|resetn|input                                                                                                                                                                                                    ;
;   4.496 ;   0.000 ; RR ; CELL   ; 425    ; Boundary Port       ;            ; fir_inst|resetn                                                                                                                                                                                                          ;
;   5.117 ;   0.621 ; RR ; IC     ; 1      ; FF_X105_Y147_N7     ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[31]|clrn ;
;   5.117 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y147_N7     ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[31]      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                           ;
; 5.018   ; 4.018   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                          ;
;   4.733 ;   3.017 ; RR ; IC     ; 1      ; FF_X105_Y147_N7     ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[31]|clk ;
;   4.733 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y147_N7     ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[31]     ;
;   5.018 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                 ;
; 4.917   ; -0.101  ;    ; uTsu   ; 1      ; FF_X105_Y147_N7     ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[31]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is -0.200 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                      ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[22] ;
; Launch Clock                    ; clock                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.117                                                                                                                                                                                                               ;
; Data Required Time              ; 4.917                                                                                                                                                                                                               ;
; Slack                           ; -0.200 (VIOLATED)                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.183 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.916  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.775       ; 90         ; 0.486 ; 3.289 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.621       ; 68         ; 0.000 ; 0.621 ;
;    Cell                ;        ; 3     ; 0.100       ; 11         ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.195       ; 21         ; 0.195 ; 0.195 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.357       ; 90         ; 0.000 ; 3.017 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                            ;
; 4.201   ; 4.201   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                    ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                      ;
;   0.912 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                     ;
;   4.201 ;   3.289 ; RR ; IC     ; 1      ; FF_X112_Y147_N52    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                       ;
;   4.201 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y147_N52    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                           ;
; 5.117   ; 0.916   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                ;
;   4.396 ;   0.195 ; RR ; uTco   ; 1      ; FF_X112_Y147_N52    ;            ; sync_resetn[2]|q                                                                                                                                                                                                         ;
;   4.496 ;   0.100 ; RR ; CELL   ; 1      ; FF_X112_Y147_N52    ; High Speed ; sync_resetn[2]~la_lab/laboutb[14]                                                                                                                                                                                        ;
;   4.496 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|resetn|input                                                                                                                                                                                                    ;
;   4.496 ;   0.000 ; RR ; CELL   ; 425    ; Boundary Port       ;            ; fir_inst|resetn                                                                                                                                                                                                          ;
;   5.117 ;   0.621 ; RR ; IC     ; 1      ; FF_X105_Y147_N13    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[22]|clrn ;
;   5.117 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y147_N13    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[22]      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                           ;
; 5.018   ; 4.018   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                          ;
;   4.733 ;   3.017 ; RR ; IC     ; 1      ; FF_X105_Y147_N13    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[22]|clk ;
;   4.733 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y147_N13    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[22]     ;
;   5.018 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                 ;
; 4.917   ; -0.101  ;    ; uTsu   ; 1      ; FF_X105_Y147_N13    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thereaddata_reg_unnamed_fir5_fir0|readdata_reg_unnamed_fir5_fir0_data_reg_q[22]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is -0.199 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                      ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thereaddata_reg_unnamed_fir6_fir1|readdata_reg_unnamed_fir6_fir1_data_reg_q[24] ;
; Launch Clock                    ; clock                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.114                                                                                                                                                                                                               ;
; Data Required Time              ; 4.915                                                                                                                                                                                                               ;
; Slack                           ; -0.199 (VIOLATED)                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.183 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.913  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.775       ; 90         ; 0.486 ; 3.289 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.618       ; 68         ; 0.000 ; 0.618 ;
;    Cell                ;        ; 3     ; 0.100       ; 11         ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.195       ; 21         ; 0.195 ; 0.195 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.357       ; 90         ; 0.000 ; 3.017 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                            ;
; 4.201   ; 4.201   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                    ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                      ;
;   0.912 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                     ;
;   4.201 ;   3.289 ; RR ; IC     ; 1      ; FF_X112_Y147_N52    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                       ;
;   4.201 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y147_N52    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                           ;
; 5.114   ; 0.913   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                ;
;   4.396 ;   0.195 ; RR ; uTco   ; 1      ; FF_X112_Y147_N52    ;            ; sync_resetn[2]|q                                                                                                                                                                                                         ;
;   4.496 ;   0.100 ; RR ; CELL   ; 1      ; FF_X112_Y147_N52    ; High Speed ; sync_resetn[2]~la_lab/laboutb[14]                                                                                                                                                                                        ;
;   4.496 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|resetn|input                                                                                                                                                                                                    ;
;   4.496 ;   0.000 ; RR ; CELL   ; 425    ; Boundary Port       ;            ; fir_inst|resetn                                                                                                                                                                                                          ;
;   5.114 ;   0.618 ; RR ; IC     ; 1      ; FF_X110_Y146_N37    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thereaddata_reg_unnamed_fir6_fir1|readdata_reg_unnamed_fir6_fir1_data_reg_q[24]|clrn ;
;   5.114 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y146_N37    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thereaddata_reg_unnamed_fir6_fir1|readdata_reg_unnamed_fir6_fir1_data_reg_q[24]      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                           ;
; 5.018   ; 4.018   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                          ;
;   4.733 ;   3.017 ; RR ; IC     ; 1      ; FF_X110_Y146_N37    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thereaddata_reg_unnamed_fir6_fir1|readdata_reg_unnamed_fir6_fir1_data_reg_q[24]|clk ;
;   4.733 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y146_N37    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thereaddata_reg_unnamed_fir6_fir1|readdata_reg_unnamed_fir6_fir1_data_reg_q[24]     ;
;   5.018 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                 ;
; 4.915   ; -0.103  ;    ; uTsu   ; 1      ; FF_X110_Y146_N37    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thereaddata_reg_unnamed_fir6_fir1|readdata_reg_unnamed_fir6_fir1_data_reg_q[24]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.110 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.110 ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                        ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E                                            ; clock        ; clock       ; 0.000        ; 0.084      ; 0.249      ; Fast 900mV -40C Model           ;
; 0.110 ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                        ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]                                          ; clock        ; clock       ; 0.000        ; 0.084      ; 0.249      ; Fast 900mV -40C Model           ;
; 0.111 ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                        ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|data_in_prev[0]                                          ; clock        ; clock       ; 0.000        ; 0.084      ; 0.249      ; Fast 900mV -40C Model           ;
; 0.111 ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                        ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                            ; clock        ; clock       ; 0.000        ; 0.084      ; 0.249      ; Fast 900mV -40C Model           ;
; 0.112 ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                        ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|fifo_in_reset                                            ; clock        ; clock       ; 0.000        ; 0.084      ; 0.249      ; Fast 900mV -40C Model           ;
; 0.113 ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                        ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|sel_new_data_E                                           ; clock        ; clock       ; 0.000        ; 0.084      ; 0.249      ; Fast 900mV -40C Model           ;
; 0.125 ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[1]   ; clock        ; clock       ; 0.000        ; 0.012      ; 0.208      ; Fast 900mV -40C Model           ;
; 0.126 ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0  ; clock        ; clock       ; 0.000        ; 0.012      ; 0.208      ; Fast 900mV -40C Model           ;
; 0.126 ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]   ; clock        ; clock       ; 0.000        ; 0.012      ; 0.208      ; Fast 900mV -40C Model           ;
; 0.132 ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|threshold_reached ; clock        ; clock       ; 0.000        ; 0.012      ; 0.208      ; Fast 900mV -40C Model           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.110 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E                                                ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 2.515                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 2.405                                                                                                                                                                                                                                                                                             ;
; Slack                           ; 0.110                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.084 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.249 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.042       ; 90         ; 0.000 ; 1.858 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.098       ; 39         ; 0.098 ; 0.098 ;
;    Cell                ;       ; 2     ; 0.045       ; 18         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.106       ; 43         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.266       ; 90         ; 0.000 ; 1.993 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                         ;
; 2.266   ; 2.266   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                                        ;
;   2.266 ;   1.858 ; RR ; IC     ; 1      ; FF_X111_Y145_N56    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.266 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y145_N56    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.515   ; 0.249   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                             ;
;   2.372 ;   0.106 ; RR ; uTco   ; 1      ; FF_X111_Y145_N56    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.417 ;   0.045 ; RR ; CELL   ; 19     ; FF_X111_Y145_N56    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[17] ;
;   2.515 ;   0.098 ; RR ; IC     ; 1      ; FF_X110_Y145_N53    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E|clrn                                                               ;
;   2.515 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y145_N53    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                          ;
; 2.350   ; 2.350    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                  ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                    ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                   ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                   ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                         ;
;   2.524 ;   1.993  ; RR ; IC     ; 1      ; FF_X110_Y145_N53    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E|clk ;
;   2.524 ;   0.000  ; RR ; CELL   ; 1      ; FF_X110_Y145_N53    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E     ;
;   2.350 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                ;
; 2.405   ; 0.055    ;    ; uTh    ; 1      ; FF_X110_Y145_N53    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.110 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]                                              ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 2.515                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 2.405                                                                                                                                                                                                                                                                                             ;
; Slack                           ; 0.110                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.084 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.249 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.042       ; 90         ; 0.000 ; 1.858 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.098       ; 39         ; 0.098 ; 0.098 ;
;    Cell                ;       ; 2     ; 0.045       ; 18         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.106       ; 43         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.266       ; 90         ; 0.000 ; 1.993 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                         ;
; 2.266   ; 2.266   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                                        ;
;   2.266 ;   1.858 ; RR ; IC     ; 1      ; FF_X111_Y145_N56    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.266 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y145_N56    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.515   ; 0.249   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                             ;
;   2.372 ;   0.106 ; RR ; uTco   ; 1      ; FF_X111_Y145_N56    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.417 ;   0.045 ; RR ; CELL   ; 19     ; FF_X111_Y145_N56    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[17] ;
;   2.515 ;   0.098 ; RR ; IC     ; 1      ; FF_X110_Y145_N2     ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]|clrn                                                             ;
;   2.515 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y145_N2     ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                            ;
; 2.350   ; 2.350    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                    ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                      ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                           ;
;   2.524 ;   1.993  ; RR ; IC     ; 1      ; FF_X110_Y145_N2     ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]|clk ;
;   2.524 ;   0.000  ; RR ; CELL   ; 1      ; FF_X110_Y145_N2     ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]     ;
;   2.350 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                  ;
; 2.405   ; 0.055    ;    ; uTh    ; 1      ; FF_X110_Y145_N2     ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.111 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|data_in_prev[0]                                              ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 2.515                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 2.404                                                                                                                                                                                                                                                                                             ;
; Slack                           ; 0.111                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.084 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.249 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.042       ; 90         ; 0.000 ; 1.858 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.098       ; 39         ; 0.098 ; 0.098 ;
;    Cell                ;       ; 2     ; 0.045       ; 18         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.106       ; 43         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.266       ; 90         ; 0.000 ; 1.993 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                         ;
; 2.266   ; 2.266   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                                        ;
;   2.266 ;   1.858 ; RR ; IC     ; 1      ; FF_X111_Y145_N56    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.266 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y145_N56    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.515   ; 0.249   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                             ;
;   2.372 ;   0.106 ; RR ; uTco   ; 1      ; FF_X111_Y145_N56    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.417 ;   0.045 ; RR ; CELL   ; 19     ; FF_X111_Y145_N56    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[17] ;
;   2.515 ;   0.098 ; RR ; IC     ; 1      ; FF_X110_Y145_N19    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|data_in_prev[0]|clrn                                                             ;
;   2.515 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y145_N19    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|data_in_prev[0]                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                            ;
; 2.350   ; 2.350    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                    ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                      ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                           ;
;   2.524 ;   1.993  ; RR ; IC     ; 1      ; FF_X110_Y145_N19    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|data_in_prev[0]|clk ;
;   2.524 ;   0.000  ; RR ; CELL   ; 1      ; FF_X110_Y145_N19    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|data_in_prev[0]     ;
;   2.350 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                  ;
; 2.404   ; 0.054    ;    ; uTh    ; 1      ; FF_X110_Y145_N19    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|data_in_prev[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.111 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 2.515                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 2.404                                                                                                                                                                                                                                                                                             ;
; Slack                           ; 0.111                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.084 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.249 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.042       ; 90         ; 0.000 ; 1.858 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.098       ; 39         ; 0.098 ; 0.098 ;
;    Cell                ;       ; 2     ; 0.045       ; 18         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.106       ; 43         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.266       ; 90         ; 0.000 ; 1.993 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                         ;
; 2.266   ; 2.266   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                                        ;
;   2.266 ;   1.858 ; RR ; IC     ; 1      ; FF_X111_Y145_N56    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.266 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y145_N56    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.515   ; 0.249   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                             ;
;   2.372 ;   0.106 ; RR ; uTco   ; 1      ; FF_X111_Y145_N56    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.417 ;   0.045 ; RR ; CELL   ; 19     ; FF_X111_Y145_N56    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[17] ;
;   2.515 ;   0.098 ; RR ; IC     ; 1      ; FF_X110_Y145_N56    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E|clrn                                                               ;
;   2.515 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y145_N56    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                          ;
; 2.350   ; 2.350    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                  ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                    ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                   ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                   ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                         ;
;   2.524 ;   1.993  ; RR ; IC     ; 1      ; FF_X110_Y145_N56    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E|clk ;
;   2.524 ;   0.000  ; RR ; CELL   ; 1      ; FF_X110_Y145_N56    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E     ;
;   2.350 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                ;
; 2.404   ; 0.054    ;    ; uTh    ; 1      ; FF_X110_Y145_N56    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Removal slack is 0.112 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|fifo_in_reset                                                ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 2.515                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 2.403                                                                                                                                                                                                                                                                                             ;
; Slack                           ; 0.112                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.084 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.249 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.042       ; 90         ; 0.000 ; 1.858 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.098       ; 39         ; 0.098 ; 0.098 ;
;    Cell                ;       ; 2     ; 0.045       ; 18         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.106       ; 43         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.266       ; 90         ; 0.000 ; 1.993 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                         ;
; 2.266   ; 2.266   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                                        ;
;   2.266 ;   1.858 ; RR ; IC     ; 1      ; FF_X111_Y145_N56    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.266 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y145_N56    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.515   ; 0.249   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                             ;
;   2.372 ;   0.106 ; RR ; uTco   ; 1      ; FF_X111_Y145_N56    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.417 ;   0.045 ; RR ; CELL   ; 19     ; FF_X111_Y145_N56    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[17] ;
;   2.515 ;   0.098 ; RR ; IC     ; 1      ; FF_X110_Y145_N32    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|fifo_in_reset|clrn                                                               ;
;   2.515 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y145_N32    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|fifo_in_reset                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                        ;
; 2.350   ; 2.350    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                  ;
;   0.273 ;   0.273  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                    ;
;   0.531 ;   0.258  ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                   ;
;   0.531 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                   ;
;   0.531 ;   0.000  ; RR ; CELL ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                         ;
;   2.524 ;   1.993  ; RR ; IC   ; 1      ; FF_X110_Y145_N32    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|fifo_in_reset|clk ;
;   2.524 ;   0.000  ; RR ; CELL ; 1      ; FF_X110_Y145_N32    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|fifo_in_reset     ;
;   2.350 ;   -0.174 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                ;
; 2.403   ; 0.053    ;    ; uTh  ; 1      ; FF_X110_Y145_N32    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|fifo_in_reset     ;
+---------+----------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Removal slack is 0.113 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|sel_new_data_E                                               ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 2.515                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 2.402                                                                                                                                                                                                                                                                                             ;
; Slack                           ; 0.113                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.084 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.249 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.042       ; 90         ; 0.000 ; 1.858 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.098       ; 39         ; 0.098 ; 0.098 ;
;    Cell                ;       ; 2     ; 0.045       ; 18         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.106       ; 43         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.266       ; 90         ; 0.000 ; 1.993 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                         ;
; 2.266   ; 2.266   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                                        ;
;   2.266 ;   1.858 ; RR ; IC     ; 1      ; FF_X111_Y145_N56    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.266 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y145_N56    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.515   ; 0.249   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                             ;
;   2.372 ;   0.106 ; RR ; uTco   ; 1      ; FF_X111_Y145_N56    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.417 ;   0.045 ; RR ; CELL   ; 19     ; FF_X111_Y145_N56    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[17] ;
;   2.515 ;   0.098 ; RR ; IC     ; 1      ; FF_X110_Y145_N22    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|sel_new_data_E|clrn                                                              ;
;   2.515 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y145_N22    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|sel_new_data_E                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                 ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                           ;
; 2.350   ; 2.350    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                   ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                     ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                    ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                    ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                          ;
;   2.524 ;   1.993  ; RR ; IC     ; 1      ; FF_X110_Y145_N22    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|sel_new_data_E|clk ;
;   2.524 ;   0.000  ; RR ; CELL   ; 1      ; FF_X110_Y145_N22    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|sel_new_data_E     ;
;   2.350 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                 ;
; 2.402   ; 0.052    ;    ; uTh    ; 1      ; FF_X110_Y145_N22    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir6_fir6|thei_llvm_fpga_mem_unnamed_fir6_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|sel_new_data_E     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Removal slack is 0.125 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[1]                                              ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 2.463                                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 2.338                                                                                                                                                                                                                                                                                                                                    ;
; Slack                           ; 0.125                                                                                                                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.012 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.208 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.031       ; 90         ; 0.000 ; 1.847 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.068       ; 33         ; 0.068 ; 0.068 ;
;    Cell                ;       ; 2     ; 0.043       ; 21         ; 0.000 ; 0.043 ;
;    uTco                ;       ; 1     ; 0.097       ; 47         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.266       ; 90         ; 0.000 ; 1.993 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                               ;
; 2.255   ; 2.255   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                       ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                                                                              ;
;   2.255 ;   1.847 ; RR ; IC     ; 1      ; FF_X108_Y145_N58    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.255 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y145_N58    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.463   ; 0.208   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                   ;
;   2.352 ;   0.097 ; RR ; uTco   ; 1      ; FF_X108_Y145_N58    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.395 ;   0.043 ; RR ; CELL   ; 7      ; FF_X108_Y145_N58    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[18] ;
;   2.463 ;   0.068 ; RR ; IC     ; 1      ; FF_X109_Y145_N23    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[1]|clrn                                                            ;
;   2.463 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y145_N23    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[1]                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                   ;
; 2.267   ; 2.267    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                           ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                  ;
;   2.524 ;   1.993  ; RR ; IC     ; 1      ; FF_X109_Y145_N23    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[1]|clk ;
;   2.524 ;   0.000  ; RR ; CELL   ; 1      ; FF_X109_Y145_N23    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[1]     ;
;   2.267 ;   -0.257 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                         ;
; 2.338   ; 0.071    ;    ; uTh    ; 1      ; FF_X109_Y145_N23    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Removal slack is 0.126 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 2.463                                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 2.337                                                                                                                                                                                                                                                                                                                                    ;
; Slack                           ; 0.126                                                                                                                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.012 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.208 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.031       ; 90         ; 0.000 ; 1.847 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.068       ; 33         ; 0.068 ; 0.068 ;
;    Cell                ;       ; 2     ; 0.043       ; 21         ; 0.000 ; 0.043 ;
;    uTco                ;       ; 1     ; 0.097       ; 47         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.266       ; 90         ; 0.000 ; 1.993 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                               ;
; 2.255   ; 2.255   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                       ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                                                                              ;
;   2.255 ;   1.847 ; RR ; IC     ; 1      ; FF_X108_Y145_N58    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.255 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y145_N58    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.463   ; 0.208   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                   ;
;   2.352 ;   0.097 ; RR ; uTco   ; 1      ; FF_X108_Y145_N58    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.395 ;   0.043 ; RR ; CELL   ; 7      ; FF_X108_Y145_N58    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[18] ;
;   2.463 ;   0.068 ; RR ; IC     ; 1      ; FF_X109_Y145_N7     ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0|clrn                                                           ;
;   2.463 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y145_N7     ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                    ;
; 2.267   ; 2.267    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                            ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                              ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                   ;
;   2.524 ;   1.993  ; RR ; IC     ; 1      ; FF_X109_Y145_N7     ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0|clk ;
;   2.524 ;   0.000  ; RR ; CELL   ; 1      ; FF_X109_Y145_N7     ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0     ;
;   2.267 ;   -0.257 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                          ;
; 2.337   ; 0.070    ;    ; uTh    ; 1      ; FF_X109_Y145_N7     ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Removal slack is 0.126 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]                                              ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 2.463                                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 2.337                                                                                                                                                                                                                                                                                                                                    ;
; Slack                           ; 0.126                                                                                                                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.012 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.208 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.031       ; 90         ; 0.000 ; 1.847 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.068       ; 33         ; 0.068 ; 0.068 ;
;    Cell                ;       ; 2     ; 0.043       ; 21         ; 0.000 ; 0.043 ;
;    uTco                ;       ; 1     ; 0.097       ; 47         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.266       ; 90         ; 0.000 ; 1.993 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                               ;
; 2.255   ; 2.255   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                       ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                                                                              ;
;   2.255 ;   1.847 ; RR ; IC     ; 1      ; FF_X108_Y145_N58    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.255 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y145_N58    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.463   ; 0.208   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                   ;
;   2.352 ;   0.097 ; RR ; uTco   ; 1      ; FF_X108_Y145_N58    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.395 ;   0.043 ; RR ; CELL   ; 7      ; FF_X108_Y145_N58    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[18] ;
;   2.463 ;   0.068 ; RR ; IC     ; 1      ; FF_X109_Y145_N19    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]|clrn                                                            ;
;   2.463 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y145_N19    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                   ;
; 2.267   ; 2.267    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                           ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                  ;
;   2.524 ;   1.993  ; RR ; IC     ; 1      ; FF_X109_Y145_N19    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]|clk ;
;   2.524 ;   0.000  ; RR ; CELL   ; 1      ; FF_X109_Y145_N19    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]     ;
;   2.267 ;   -0.257 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                         ;
; 2.337   ; 0.070    ;    ; uTh    ; 1      ; FF_X109_Y145_N19    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Removal slack is 0.132 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|threshold_reached                                            ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 2.463                                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 2.331                                                                                                                                                                                                                                                                                                                                    ;
; Slack                           ; 0.132                                                                                                                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.012 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.208 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.031       ; 90         ; 0.000 ; 1.847 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.068       ; 33         ; 0.068 ; 0.068 ;
;    Cell                ;       ; 2     ; 0.043       ; 21         ; 0.000 ; 0.043 ;
;    uTco                ;       ; 1     ; 0.097       ; 47         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.266       ; 90         ; 0.000 ; 1.993 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                               ;
; 2.255   ; 2.255   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                       ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                                                                              ;
;   2.255 ;   1.847 ; RR ; IC     ; 1      ; FF_X108_Y145_N58    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.255 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y145_N58    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.463   ; 0.208   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                   ;
;   2.352 ;   0.097 ; RR ; uTco   ; 1      ; FF_X108_Y145_N58    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.395 ;   0.043 ; RR ; CELL   ; 7      ; FF_X108_Y145_N58    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[18] ;
;   2.463 ;   0.068 ; RR ; IC     ; 1      ; FF_X109_Y145_N49    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|threshold_reached|clrn                                                          ;
;   2.463 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y145_N49    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|threshold_reached                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                     ;
; 2.267   ; 2.267    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                             ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                               ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; fir_inst|clock|input                                                                                                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2321   ; Boundary Port       ;            ; fir_inst|clock                                                                                                                                                                                                                                                                                    ;
;   2.524 ;   1.993  ; RR ; IC     ; 1      ; FF_X109_Y145_N49    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|threshold_reached|clk ;
;   2.524 ;   0.000  ; RR ; CELL   ; 1      ; FF_X109_Y145_N49    ; High Speed ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|threshold_reached     ;
;   2.267 ;   -0.257 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                           ;
; 2.331   ; 0.064    ;    ; uTh    ; 1      ; FF_X109_Y145_N49    ;            ; fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_mem_unnamed_fir5_fir5|thei_llvm_fpga_mem_unnamed_fir5_fir1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|threshold_reached     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Wed Apr  5 16:56:43 2023
    Info: System process ID: 202324
Info: Command: quartus_sta quartus_compile -c quartus_compile --mode=finalize
Info: Using INI file /home/dirren/IntelHLS/fir/test-fpga.prj/quartus/quartus.ini
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "component_fir".
Info (16678): Successfully loaded final database: elapsed time is 00:00:05.
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.001
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -2.001           -1216.958      1829      clock Slow 900mV -40C Model 
Info (332146): Worst-case hold slack is 0.020
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.020               0.000         0      clock Fast 900mV -40C Model 
Info (332146): Worst-case recovery slack is -0.226
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.226             -13.719       225      clock Slow 900mV 100C Model 
Info (332146): Worst-case removal slack is 0.110
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.110               0.000         0      clock Fast 900mV -40C Model 
Info (332140): No Setup paths to report
Info (332140): No Recovery paths to report
Info (332146): Worst-case minimum pulse width slack is -0.890
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.890            -173.533       352      clock Slow 900mV -40C Model 
Info (332114): Report Metastability (Slow 900mV 100C Model): Found 35 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 35
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 7, or 20.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Info (332114): Report Metastability (Slow 900mV -40C Model): Found 35 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 35
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 6, or 17.1%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Info (332114): Report Metastability (Fast 900mV 100C Model): Found 35 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 35
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 1, or 2.9%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Critical Warning (19536): Report Metastability (Fast 900mV -40C Model): Found 35 synchronizer chains, 33 with unsafe MTBF.
    Critical Warning (19536): Worst-Case MTBF of Design is 0.0378 years or 1.19e+06 seconds.
    Critical Warning (19536): Typical MTBF of Design is 1.13e+08 years or 3.56e+15 seconds.

    Critical Warning (19536): MTBF of Design does not meet the minimum MTBF requirement.
    Critical Warning (19536): Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): Number of Synchronizer Chains Found: 35
    Critical Warning (19536): Number of Synchronizer Chains Found With Unsafe MTBF: 33
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Critical Warning (19536): 
Worst Case Available Settling Time: 0.615 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 2524 megabytes
    Info: Processing ended: Wed Apr  5 16:56:52 2023
    Info: Elapsed time: 00:00:09
    Info: System process ID: 202324


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 195   ; 195  ;
; Unconstrained Input Port Paths  ; 197   ; 197  ;
; Unconstrained Output Ports      ; 172   ; 172  ;
; Unconstrained Output Port Paths ; 172   ; 172  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+-------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                         ;
+----------------------------+--------------------------------------------------------------------------------------+
; Input Port                 ; Comment                                                                              ;
+----------------------------+--------------------------------------------------------------------------------------+
; resetn                     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[0]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[1]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[2]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[3]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[4]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[5]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[6]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[7]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[8]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[9]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[10]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[11]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[12]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[13]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[14]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[15]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[16]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[17]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[18]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[19]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[20]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[21]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[22]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[23]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[24]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[25]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[26]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[27]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[28]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[29]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[30]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[31]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[32]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[33]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[34]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[35]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[36]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[37]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[38]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[39]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[40]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[41]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[42]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[43]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[44]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[45]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[46]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[47]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[48]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[49]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[50]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[51]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[52]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[53]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[54]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[55]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[56]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[57]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[58]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[59]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[60]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[61]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[62]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[63]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[0]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[1]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[2]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[3]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[4]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[5]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[6]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[7]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[8]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[9]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[10]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[11]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[12]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[13]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[14]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[15]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[16]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[17]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[18]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[19]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[20]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[21]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[22]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[23]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[24]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[25]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[26]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[27]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[28]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[29]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[30]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[31]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[32]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[33]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[34]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[35]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[36]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[37]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[38]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[39]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[40]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[41]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[42]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[43]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[44]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[45]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[46]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[47]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[48]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[49]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[50]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[51]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[52]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[53]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[54]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[55]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[56]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[57]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[58]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[59]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[60]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[61]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[62]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[63]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                          ;
+-----------------------------+---------------------------------------------------------------------------------------+
; Output Port                 ; Comment                                                                               ;
+-----------------------------+---------------------------------------------------------------------------------------+
; fir_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[9]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[11]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[12]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[14]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[15]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[16]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[17]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[18]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[19]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[20]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[21]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[22]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[23]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[24]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[25]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[26]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[27]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[28]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[29]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[30]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[31]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                         ;
+----------------------------+--------------------------------------------------------------------------------------+
; Input Port                 ; Comment                                                                              ;
+----------------------------+--------------------------------------------------------------------------------------+
; resetn                     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[0]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[1]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[2]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[3]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[4]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[5]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[6]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[7]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[8]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[9]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[10]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[11]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[12]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[13]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[14]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[15]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[16]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[17]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[18]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[19]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[20]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[21]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[22]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[23]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[24]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[25]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[26]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[27]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[28]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[29]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[30]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[31]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[32]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[33]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[34]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[35]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[36]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[37]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[38]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[39]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[40]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[41]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[42]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[43]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[44]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[45]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[46]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[47]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[48]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[49]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[50]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[51]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[52]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[53]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[54]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[55]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[56]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[57]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[58]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[59]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[60]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[61]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[62]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_d_i[63]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[0]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[1]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[2]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[3]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[4]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[5]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[6]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[7]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[8]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[9]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[10]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[11]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[12]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[13]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[14]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[15]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[16]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[17]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[18]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[19]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[20]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[21]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[22]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[23]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[24]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[25]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[26]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[27]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[28]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[29]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[30]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[31]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[32]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[33]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[34]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[35]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[36]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[37]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[38]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[39]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[40]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[41]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[42]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[43]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[44]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[45]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[46]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[47]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[48]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[49]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[50]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[51]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[52]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[53]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[54]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[55]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[56]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[57]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[58]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[59]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[60]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[61]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[62]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_idx[63]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                          ;
+-----------------------------+---------------------------------------------------------------------------------------+
; Output Port                 ; Comment                                                                               ;
+-----------------------------+---------------------------------------------------------------------------------------+
; fir_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[9]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[11]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[12]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[14]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[15]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[16]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[17]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[18]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[19]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[20]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[21]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[22]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[23]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[24]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[25]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[26]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[27]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[28]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[29]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[30]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_returndata[31]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fir_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.001    ; 0.020 ; -0.226   ; 0.110   ; -0.890              ;
;  clock           ; -2.001    ; 0.020 ; -0.226   ; 0.110   ; -0.890              ;
; Design-wide TNS  ; -1216.958 ; 0.0   ; -13.719  ; 0.0     ; -173.533            ;
;  clock           ; -1216.958 ; 0.000 ; -13.719  ; 0.000   ; -173.533            ;
+------------------+-----------+-------+----------+---------+---------------------+


