work	"Controller_FPGA2.vhd"
work	"FM_Tx_Rx.vhd"
work	"Global_Defs.vhd"
work	"ipcore_dir/LPDDR_Ctrl/user_design/rtl/LPDDR_Ctrl.vhd"
work	"ipcore_dir/LPDDR_Ctrl/user_design/rtl/iodrp_controller.vhd"
work	"ipcore_dir/LPDDR_Ctrl/user_design/rtl/iodrp_mcb_controller.vhd"
work	"ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_raw_wrapper.vhd"
work	"ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_soft_calibration.vhd"
work	"ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_soft_calibration_top.vhd"
work	"ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_infrastructure.vhd"
work	"ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd"
work	"ipcore_dir/LinkTx.vhd"
work	"ipcore_dir/LinkTx/example_design/LinkTx_exdes.vhd"
work	"ipcore_dir/LinkTxFIFO.vhd"
work	"ipcore_dir/PhyTxBuff.vhd"
work	"ipcore_dir/SMI_FIFO.vhd"
work	"ipcore_dir/Sys_PLL.vhd"
