Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Dec 12 15:31:49 2024
| Host         : ztn-Legion-Y9000P-IRX8 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_methodology -file ece385final_s7_slave_methodology_drc_routed.rpt -pb ece385final_s7_slave_methodology_drc_routed.pb -rpx ece385final_s7_slave_methodology_drc_routed.rpx
| Design       : ece385final_s7_slave
| Device       : xc7s50csga324-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 46
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin          | 1          |
| LUTAR-1   | Warning          | LUT drives async reset alert                       | 3          |
| TIMING-9  | Warning          | Unknown CDC Logic                                  | 1          |
| TIMING-18 | Warning          | Missing input or output delay                      | 40         |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock bd_inst/clk_wiz_1/inst/clk_in1 is defined downstream of clock sys_clk and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock bd_inst/clk_wiz_1/inst/clk_in1 is created on an inappropriate internal pin bd_inst/clk_wiz_1/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell bd_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) bd_inst/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell bd_inst/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) bd_inst/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell bd_inst/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) bd_inst/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset_rtl_0 relative to clock(s) bd_inst/clk_wiz_1/inst/clk_in1, sys_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on uart_rxd relative to clock(s) bd_inst/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on usb_spi_int relative to clock(s) bd_inst/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on usb_spi_miso relative to clock(s) bd_inst/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on Buzzer relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on D0_AN[0] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on D0_AN[1] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on D0_AN[2] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on D0_AN[3] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on D0_SEG[0] relative to clock(s) bd_inst/clk_wiz_1/inst/clk_in1, sys_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on D0_SEG[1] relative to clock(s) bd_inst/clk_wiz_1/inst/clk_in1, sys_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on D0_SEG[2] relative to clock(s) bd_inst/clk_wiz_1/inst/clk_in1, sys_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on D0_SEG[3] relative to clock(s) bd_inst/clk_wiz_1/inst/clk_in1, sys_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on D0_SEG[4] relative to clock(s) bd_inst/clk_wiz_1/inst/clk_in1, sys_clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on D0_SEG[5] relative to clock(s) bd_inst/clk_wiz_1/inst/clk_in1, sys_clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on D0_SEG[6] relative to clock(s) bd_inst/clk_wiz_1/inst/clk_in1, sys_clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on D0_SEG[7] relative to clock(s) bd_inst/clk_wiz_1/inst/clk_in1, sys_clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on D1_AN[0] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on D1_AN[1] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on D1_AN[2] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on D1_AN[3] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on D1_SEG[0] relative to clock(s) bd_inst/clk_wiz_1/inst/clk_in1, sys_clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on D1_SEG[1] relative to clock(s) bd_inst/clk_wiz_1/inst/clk_in1, sys_clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on D1_SEG[2] relative to clock(s) bd_inst/clk_wiz_1/inst/clk_in1, sys_clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on D1_SEG[3] relative to clock(s) bd_inst/clk_wiz_1/inst/clk_in1, sys_clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on D1_SEG[4] relative to clock(s) bd_inst/clk_wiz_1/inst/clk_in1, sys_clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on D1_SEG[5] relative to clock(s) bd_inst/clk_wiz_1/inst/clk_in1, sys_clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on D1_SEG[6] relative to clock(s) bd_inst/clk_wiz_1/inst/clk_in1, sys_clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on D1_SEG[7] relative to clock(s) bd_inst/clk_wiz_1/inst/clk_in1, sys_clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on Interconn2 relative to clock(s) bd_inst/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on Interconn3 relative to clock(s) bd_inst/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on Interconn4 relative to clock(s) bd_inst/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on Interconn5 relative to clock(s) bd_inst/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on Interconn6 relative to clock(s) bd_inst/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on Interconn7 relative to clock(s) bd_inst/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on uart_txd relative to clock(s) bd_inst/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on usb_spi_clk relative to clock(s) bd_inst/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on usb_spi_cs relative to clock(s) bd_inst/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on usb_spi_mosi relative to clock(s) bd_inst/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on usb_spi_rst relative to clock(s) bd_inst/clk_wiz_1/inst/clk_in1
Related violations: <none>


