static inline unsigned long F_1 ( volatile unsigned long * V_1 ,\r\nunsigned long V_2 )\r\n{\r\n__asm__ __volatile__("swapa [%2] %3, %0\n\t" : "=&r"(val)\r\n: "0"(val), "r"(ptr), "i"(ASI_LEON_DCACHE_MISS)\r\n: "memory");\r\nreturn V_2 ;\r\n}\r\nvoid F_2 ( void * V_3 )\r\n{\r\nF_3 () ;\r\n}\r\nvoid F_4 ( void * V_3 )\r\n{\r\nint V_4 = F_5 () ;\r\nF_1 ( & V_5 [ V_4 ] , 1 ) ;\r\nV_6 -> V_7 () ;\r\nV_6 -> V_8 () ;\r\n__asm__ __volatile__("ld [%0], %%g6\n\t" : : "r"(&current_set[cpuid])\r\n: "memory" );\r\nF_6 ( & V_9 . V_10 ) ;\r\nV_11 -> V_12 = & V_9 ;\r\nwhile ( ! F_7 ( V_4 , & V_13 ) )\r\nF_8 () ;\r\n}\r\nvoid F_3 ( void )\r\n{\r\nunsigned long V_14 = F_9 () ;\r\nint V_15 = F_10 () ;\r\nif ( F_11 ( V_14 ) > 4 ) {\r\nF_12 ( V_16 L_1 ,\r\n( unsigned int ) F_11 ( V_14 ) ,\r\n( unsigned int ) V_14 , ( unsigned int ) V_15 ) ;\r\nF_13 () ;\r\n} else {\r\nif ( V_14 & V_17 ) {\r\nF_14 () ;\r\n} else {\r\nF_12 ( V_16 L_2 ,\r\nV_15 ) ;\r\nF_13 () ;\r\n}\r\n}\r\nV_6 -> V_7 () ;\r\nV_6 -> V_8 () ;\r\n}\r\nstatic void F_15 ( unsigned int V_18 )\r\n{\r\nint V_19 =\r\n( ( F_16 ( & ( V_20 -> V_21 ) ) >>\r\nV_22 ) & 1 ) ;\r\nif ( ! V_19 ) {\r\nF_17 ( L_3 ,\r\nF_18 () ) ;\r\nif ( F_18 () > 1 ) {\r\nF_19 () ;\r\n} else {\r\nF_17 ( L_4 ) ;\r\nreturn;\r\n}\r\n}\r\nF_20 ( & ( V_20 -> V_23 ) , V_18 ) ;\r\n}\r\nint F_18 ( void )\r\n{\r\nint V_24 =\r\n( ( F_16 ( & ( V_20 -> V_21 ) ) >>\r\nV_25 ) & 0xf ) + 1 ;\r\nreturn V_24 ;\r\n}\r\nvoid T_1 F_21 ( void )\r\n{\r\nint V_24 = F_18 () ;\r\nint V_15 = F_10 () ;\r\nF_22 () ;\r\nF_12 ( V_16 L_5 , ( unsigned int ) V_15 ,\r\n( unsigned int ) V_24 , ( unsigned int ) V_26 ,\r\n( unsigned int ) & ( V_20 -> V_21 ) ) ;\r\nF_23 ( V_27 , V_15 ) ;\r\nF_23 ( V_28 , V_15 ) ;\r\nF_23 ( V_29 , V_15 ) ;\r\nF_15 ( 1 << V_28 ) ;\r\nF_3 () ;\r\nV_6 -> V_7 () ;\r\n}\r\nint F_24 ( int V_30 , struct V_31 * V_32 )\r\n{\r\nint V_33 ;\r\nV_34 [ V_30 ] = F_25 ( V_32 ) ;\r\nV_35 . V_36 = 0 ;\r\nV_35 . V_37 = ( unsigned int ) V_38 ;\r\nV_35 . V_39 = 0 ;\r\nF_12 ( V_16 L_6 , ( unsigned int ) V_30 ,\r\n( unsigned int ) & V_20 -> V_21 ) ;\r\nV_6 -> V_7 () ;\r\nF_20 ( & V_20 -> V_18 [ V_30 ] , 0 ) ;\r\nF_20 ( & ( V_20 -> V_21 ) , 1 << V_30 ) ;\r\nfor ( V_33 = 0 ; V_33 < 10000 ; V_33 ++ ) {\r\nif ( V_5 [ V_30 ] )\r\nbreak;\r\nF_26 ( 200 ) ;\r\n}\r\nF_12 ( V_16 L_7 , ( unsigned int ) V_30 ) ;\r\nif ( ! ( V_5 [ V_30 ] ) ) {\r\nF_12 ( V_40 L_8 , V_30 ) ;\r\nreturn - V_41 ;\r\n} else {\r\nF_23 ( V_27 , V_30 ) ;\r\nF_23 ( V_28 , V_30 ) ;\r\nF_23 ( V_29 , V_30 ) ;\r\n}\r\nV_6 -> V_7 () ;\r\nreturn 0 ;\r\n}\r\nvoid T_1 F_27 ( void )\r\n{\r\nint V_30 , V_42 ;\r\nint * V_43 ;\r\nV_42 = 0 ;\r\nV_43 = & V_42 ;\r\nfor ( V_30 = 0 ; V_30 < V_26 ; V_30 ++ ) {\r\nif ( F_28 ( V_30 ) ) {\r\n* V_43 = V_30 ;\r\nV_43 = & F_29 ( V_30 ) . V_44 ;\r\n}\r\n}\r\n* V_43 = V_42 ;\r\nV_6 -> V_7 () ;\r\nif ( ! F_30 ( 1 ) ) {\r\nF_31 ( F_32 ( & V_45 ) ) ;\r\n}\r\nif ( ! F_30 ( 2 ) ) {\r\nF_31 ( F_32 ( & V_46 ) ) ;\r\n}\r\nif ( ! F_30 ( 3 ) ) {\r\nF_31 ( F_32 ( & V_47 ) ) ;\r\n}\r\nV_48 = 1 ;\r\n}\r\nstatic void T_1 F_22 ( void )\r\n{\r\nint V_49 , V_50 ;\r\nstruct V_51 * V_52 ;\r\nstruct V_53 * V_54 ;\r\nstruct V_55 * V_56 ;\r\nstruct V_57 * V_58 ;\r\nunsigned long V_59 ;\r\nV_56 = F_33 ( L_9 ) ;\r\nif ( V_56 ) {\r\nV_54 = F_34 ( V_56 , L_10 , & V_50 ) ;\r\nif ( V_54 && ( * ( int * ) V_54 -> V_60 ) )\r\nV_29 = * ( int * ) V_54 -> V_60 ;\r\n}\r\nF_12 ( V_16 L_11 , V_29 ) ;\r\nF_35 ( V_59 ) ;\r\nV_58 = & V_61 [ V_62 + ( V_29 - 1 ) ] ;\r\nV_58 -> V_63 += V_64 - V_65 ;\r\nV_6 -> V_7 () ;\r\nF_36 ( V_59 ) ;\r\nF_37 (cpu) {\r\nV_52 = & F_38 ( V_51 , V_49 ) ;\r\nV_52 -> V_66 = V_52 -> V_67 = V_52 -> V_68 = 0 ;\r\n}\r\n}\r\nstatic void F_39 ( int V_49 , int V_69 )\r\n{\r\nunsigned long V_18 ;\r\nV_18 = F_40 ( V_69 ) ;\r\nF_41 ( & V_20 -> V_70 [ V_49 ] , V_18 ) ;\r\n}\r\nstatic void F_42 ( int V_49 )\r\n{\r\nstruct V_51 * V_52 = & F_38 ( V_51 , V_49 ) ;\r\nV_52 -> V_66 = 1 ;\r\nF_39 ( V_49 , V_29 ) ;\r\n}\r\nstatic void F_43 ( int V_49 )\r\n{\r\nstruct V_51 * V_52 = & F_38 ( V_51 , V_49 ) ;\r\nV_52 -> V_67 = 1 ;\r\nF_39 ( V_49 , V_29 ) ;\r\n}\r\nstatic void F_44 ( int V_49 )\r\n{\r\nstruct V_51 * V_52 = & F_38 ( V_51 , V_49 ) ;\r\nV_52 -> V_68 = 1 ;\r\nF_39 ( V_49 , V_29 ) ;\r\n}\r\nvoid F_45 ( void )\r\n{\r\nstruct V_51 * V_52 = & F_46 ( V_51 ) ;\r\nif ( V_52 -> V_66 ) {\r\nV_52 -> V_66 = 0 ;\r\nF_47 () ;\r\n}\r\nif ( V_52 -> V_67 ) {\r\nV_52 -> V_67 = 0 ;\r\nF_48 () ;\r\n}\r\nif ( V_52 -> V_68 ) {\r\nV_52 -> V_68 = 0 ;\r\nF_49 () ;\r\n}\r\n}\r\nstatic void F_50 ( T_2 V_71 , T_3 V_18 , unsigned long V_72 ,\r\nunsigned long V_73 , unsigned long V_74 ,\r\nunsigned long V_75 )\r\n{\r\nif ( V_48 ) {\r\nregister int V_76 = V_26 - 1 ;\r\nunsigned long V_59 ;\r\nF_51 ( & V_77 , V_59 ) ;\r\n{\r\nregister T_2 T_4 V_78 ( L_12 ) = V_71 ;\r\nregister unsigned long T_5 V_78 ( L_13 ) = V_72 ;\r\nregister unsigned long T_6 V_78 ( L_14 ) = V_73 ;\r\nregister unsigned long T_7 V_78 ( L_15 ) = V_74 ;\r\nregister unsigned long T_8 V_78 ( L_16 ) = V_75 ;\r\nregister unsigned long T_9 V_78 ( L_17 ) = 0 ;\r\n__asm__ __volatile__("std %0, [%6]\n\t"\r\n"std %2, [%6 + 8]\n\t"\r\n"std %4, [%6 + 16]\n\t" : :\r\n"r"(f), "r"(a1), "r"(a2), "r"(a3),\r\n"r"(a4), "r"(a5),\r\n"r"(&ccall_info.func));\r\n}\r\n{\r\nregister int V_30 ;\r\nF_52 ( F_10 () , & V_18 ) ;\r\nF_53 ( & V_18 , V_79 , & V_18 ) ;\r\nfor ( V_30 = 0 ; V_30 <= V_76 ; V_30 ++ ) {\r\nif ( F_7 ( V_30 , & V_18 ) ) {\r\nV_80 . V_81 [ V_30 ] = 0 ;\r\nV_80 . V_82 [ V_30 ] = 0 ;\r\nF_39 ( V_30 , V_27 ) ;\r\n}\r\n}\r\n}\r\n{\r\nregister int V_30 ;\r\nV_30 = 0 ;\r\ndo {\r\nif ( ! F_7 ( V_30 , & V_18 ) )\r\ncontinue;\r\nwhile ( ! V_80 . V_81 [ V_30 ] )\r\nF_54 () ;\r\n} while ( ++ V_30 <= V_76 );\r\nV_30 = 0 ;\r\ndo {\r\nif ( ! F_7 ( V_30 , & V_18 ) )\r\ncontinue;\r\nwhile ( ! V_80 . V_82 [ V_30 ] )\r\nF_54 () ;\r\n} while ( ++ V_30 <= V_76 );\r\n}\r\nF_55 ( & V_77 , V_59 ) ;\r\n}\r\n}\r\nvoid F_56 ( void )\r\n{\r\nint V_30 = F_10 () ;\r\nV_80 . V_81 [ V_30 ] = 1 ;\r\nV_80 . V_71 ( V_80 . V_72 , V_80 . V_73 , V_80 . V_74 ,\r\nV_80 . V_75 , V_80 . V_83 ) ;\r\nV_80 . V_82 [ V_30 ] = 1 ;\r\n}\r\nvoid T_1 F_57 ( void )\r\n{\r\nV_84 [ 1 ] = V_84 [ 1 ] + ( V_85 - V_86 ) ;\r\nV_87 = & V_88 ;\r\n}
