// Seed: 384118314
module module_0 (
    input wand id_0,
    output supply0 id_1,
    input wire id_2,
    input wire id_3,
    input wand id_4,
    input supply0 id_5,
    input supply0 id_6,
    input supply0 id_7,
    output tri id_8
);
  wire id_10;
  assign id_8 = id_6;
  logic id_11;
  ;
  parameter id_12 = 1;
  wire id_13;
  ;
  logic id_14;
  wire  id_15;
  wire  id_16;
endmodule
module module_0 #(
    parameter id_6 = 32'd83
) (
    output tri id_0,
    output tri0 id_1,
    input wand id_2,
    input wand id_3,
    input supply1 id_4,
    output tri id_5,
    input wand _id_6,
    input wire id_7,
    output tri0 id_8,
    input tri1 id_9,
    input supply0 id_10,
    input supply0 id_11,
    output supply1 id_12,
    input tri1 id_13,
    input wand module_1,
    input wand id_15,
    input wire id_16,
    input tri1 id_17,
    input uwire id_18,
    output logic id_19,
    input supply0 id_20,
    input tri0 id_21,
    output wor id_22,
    output tri1 id_23,
    input supply0 id_24
    , id_28,
    input wand id_25,
    output wor id_26
);
  logic [id_6 : -1 'h0] id_29;
  ;
  and primCall (
      id_23,
      id_2,
      id_7,
      id_13,
      id_18,
      id_24,
      id_30,
      id_10,
      id_15,
      id_4,
      id_21,
      id_28,
      id_29,
      id_31,
      id_17,
      id_16,
      id_20,
      id_3,
      id_25,
      id_9,
      id_11
  );
  wire id_30 = !id_6;
  bit  id_31;
  always @(*) begin : LABEL_0
    id_19 <= -1;
  end
  always @(*) id_31 = id_16;
  module_0 modCall_1 (
      id_2,
      id_8,
      id_4,
      id_21,
      id_15,
      id_20,
      id_24,
      id_18,
      id_23
  );
  assign modCall_1.id_7 = 0;
endmodule
