{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574083723604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574083723611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 10:28:43 2019 " "Processing started: Mon Nov 18 10:28:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574083723611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574083723611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0_lite -c de0_lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0_lite -c de0_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574083723611 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574083724668 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574083724668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rfr_9/desktop/ifsc/9fase/dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rfr_9/desktop/ifsc/9fase/dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-RTL " "Found design unit 1: Timer-RTL" {  } { { "../../Timer.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/Timer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574083735917 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "../../Timer.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/Timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574083735917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574083735917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_lite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_lite-rtl " "Found design unit 1: de0_lite-rtl" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574083735924 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_lite " "Found entity 1: de0_lite" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574083735924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574083735924 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_lite " "Elaborating entity \"de0_lite\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574083736101 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR de0_lite.vhd(20) " "VHDL Signal Declaration warning at de0_lite.vhd(20): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574083736112 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA de0_lite.vhd(21) " "VHDL Signal Declaration warning at de0_lite.vhd(21): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574083736112 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N de0_lite.vhd(22) " "VHDL Signal Declaration warning at de0_lite.vhd(22): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574083736112 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE de0_lite.vhd(23) " "VHDL Signal Declaration warning at de0_lite.vhd(23): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574083736112 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK de0_lite.vhd(24) " "VHDL Signal Declaration warning at de0_lite.vhd(24): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574083736112 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N de0_lite.vhd(25) " "VHDL Signal Declaration warning at de0_lite.vhd(25): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574083736112 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM de0_lite.vhd(27) " "VHDL Signal Declaration warning at de0_lite.vhd(27): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574083736112 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N de0_lite.vhd(28) " "VHDL Signal Declaration warning at de0_lite.vhd(28): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574083736112 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM de0_lite.vhd(29) " "VHDL Signal Declaration warning at de0_lite.vhd(29): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574083736112 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N de0_lite.vhd(30) " "VHDL Signal Declaration warning at de0_lite.vhd(30): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574083736112 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 de0_lite.vhd(33) " "VHDL Signal Declaration warning at de0_lite.vhd(33): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574083736112 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 de0_lite.vhd(34) " "VHDL Signal Declaration warning at de0_lite.vhd(34): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574083736113 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 de0_lite.vhd(35) " "VHDL Signal Declaration warning at de0_lite.vhd(35): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574083736113 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 de0_lite.vhd(36) " "VHDL Signal Declaration warning at de0_lite.vhd(36): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574083736113 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 de0_lite.vhd(37) " "VHDL Signal Declaration warning at de0_lite.vhd(37): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574083736113 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 de0_lite.vhd(38) " "VHDL Signal Declaration warning at de0_lite.vhd(38): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574083736113 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B de0_lite.vhd(50) " "VHDL Signal Declaration warning at de0_lite.vhd(50): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574083736113 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G de0_lite.vhd(51) " "VHDL Signal Declaration warning at de0_lite.vhd(51): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574083736113 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS de0_lite.vhd(52) " "VHDL Signal Declaration warning at de0_lite.vhd(52): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574083736113 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R de0_lite.vhd(53) " "VHDL Signal Declaration warning at de0_lite.vhd(53): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574083736113 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS de0_lite.vhd(54) " "VHDL Signal Declaration warning at de0_lite.vhd(54): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574083736114 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GSENSOR_CS_N de0_lite.vhd(57) " "VHDL Signal Declaration warning at de0_lite.vhd(57): used implicit default value for signal \"GSENSOR_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574083736114 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GSENSOR_SCLK de0_lite.vhd(59) " "VHDL Signal Declaration warning at de0_lite.vhd(59): used implicit default value for signal \"GSENSOR_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574083736114 "|de0_lite"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..2\] de0_lite.vhd(44) " "Using initial value X (don't care) for net \"LEDR\[9..2\]\" at de0_lite.vhd(44)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 44 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574083736115 "|de0_lite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:dut " "Elaborating entity \"Timer\" for hierarchy \"Timer:dut\"" {  } { { "de0_lite.vhd" "dut" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574083736157 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "internal_clock Timer.vhd(20) " "VHDL Signal Declaration warning at Timer.vhd(20): used explicit default value for signal \"internal_clock\" because signal was never assigned a value" {  } { { "../../Timer.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/Timer.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574083736158 "|de0_lite|Timer:dut"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "output Timer.vhd(12) " "Using initial value X (don't care) for net \"output\" at Timer.vhd(12)" {  } { { "../../Timer.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/Timer.vhd" 12 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574083736158 "|de0_lite|Timer:dut"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "inv_output Timer.vhd(13) " "Using initial value X (don't care) for net \"inv_output\" at Timer.vhd(13)" {  } { { "../../Timer.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/Timer.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574083736158 "|de0_lite|Timer:dut"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574083736973 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1574083736973 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574083737028 "|de0_lite|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574083737028 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574083737463 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574083737463 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574083737644 "|de0_lite|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK1_50 " "No output dependent on input pin \"MAX10_CLK1_50\"" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574083737644 "|de0_lite|MAX10_CLK1_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574083737644 "|de0_lite|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574083737644 "|de0_lite|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574083737644 "|de0_lite|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574083737644 "|de0_lite|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574083737644 "|de0_lite|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574083737644 "|de0_lite|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574083737644 "|de0_lite|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574083737644 "|de0_lite|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574083737644 "|de0_lite|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574083737644 "|de0_lite|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574083737644 "|de0_lite|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574083737644 "|de0_lite|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574083737644 "|de0_lite|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574083737644 "|de0_lite|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "de0_lite.vhd" "" { Text "C:/Users/rfr_9/Desktop/IFSC/9Fase/Dispositivos_logicos_programaveis/projeto_final/riscv-multicycle/peripherals/timer/sint/de0_lite/de0_lite.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574083737644 "|de0_lite|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574083737644 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "149 " "Implemented 149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574083737646 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574083737646 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "35 " "Implemented 35 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1574083737646 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574083737646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 180 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 180 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574083737704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 10:28:57 2019 " "Processing ended: Mon Nov 18 10:28:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574083737704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574083737704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574083737704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574083737704 ""}
