{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09792,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09933,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00208351,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000687298,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000186566,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000687298,
	"finish__design__instance__count__class:buffer": 4,
	"finish__design__instance__area__class:buffer": 5.586,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 4.788,
	"finish__design__instance__count__class:timing_repair_buffer": 5,
	"finish__design__instance__area__class:timing_repair_buffer": 3.99,
	"finish__design__instance__count__class:inverter": 7,
	"finish__design__instance__area__class:inverter": 4.256,
	"finish__design__instance__count__class:sequential_cell": 5,
	"finish__design__instance__area__class:sequential_cell": 23.674,
	"finish__design__instance__count__class:multi_input_combinational_cell": 25,
	"finish__design__instance__area__class:multi_input_combinational_cell": 34.846,
	"finish__design__instance__count": 50,
	"finish__design__instance__area": 77.14,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.601878,
	"finish__clock__skew__setup": 0.00060291,
	"finish__clock__skew__hold": 0.00060291,
	"finish__timing__drv__max_slew_limit": 0.759777,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.831544,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 9.18079e-05,
	"finish__power__switching__total": 3.32375e-05,
	"finish__power__leakage__total": 1.85937e-06,
	"finish__power__total": 0.000126905,
	"finish__design__io": 9,
	"finish__design__die__area": 1569.74,
	"finish__design__core__area": 1362.45,
	"finish__design__instance__count": 102,
	"finish__design__instance__area": 90.972,
	"finish__design__instance__count__stdcell": 102,
	"finish__design__instance__area__stdcell": 90.972,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0667708,
	"finish__design__instance__utilization__stdcell": 0.0667708,
	"finish__design__rows": 26,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 26,
	"finish__design__sites": 5122,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 5122,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}