
motorCONTROL_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009928  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  20009928  20009928  00011928  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000534  20009930  20009930  00011930  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000023c  20009e64  20009e64  00011e64  2**2
                  ALLOC
  4 .stack        00003000  2000a0a0  2000a0a0  00011e64  2**0
                  ALLOC
  5 .comment      0000012d  00000000  00000000  00011e64  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000160  00000000  00000000  00011f91  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00000a99  00000000  00000000  000120f1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   000076d8  00000000  00000000  00012b8a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00000ea8  00000000  00000000  0001a262  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000023cb  00000000  00000000  0001b10a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001600  00000000  00000000  0001d4d8  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0000263c  00000000  00000000  0001ead8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000191f  00000000  00000000  00021114  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00030ebb  00000000  00000000  00022a33  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  000538ee  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 000000c8  00000000  00000000  00053913  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	2000184d 	.word	0x2000184d
2000006c:	2000187d 	.word	0x2000187d
20000070:	20000333 	.word	0x20000333
20000074:	20000335 	.word	0x20000335
20000078:	200024d5 	.word	0x200024d5
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	20002505 	.word	0x20002505
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	2000112d 	.word	0x2000112d
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>

20000332 <SPI0_IRQHandler>:
20000332:	e7fe      	b.n	20000332 <SPI0_IRQHandler>

20000334 <SPI1_IRQHandler>:
20000334:	e7fe      	b.n	20000334 <SPI1_IRQHandler>
20000336:	e7fe      	b.n	20000336 <SPI1_IRQHandler+0x2>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>
2000033c:	e7fe      	b.n	2000033c <I2C0_SMBus_IRQHandler+0x2>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>
20000342:	e7fe      	b.n	20000342 <I2C1_SMBus_IRQHandler+0x2>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	20002ad9 	.word	0x20002ad9
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	20009930 	.word	0x20009930
20000450:	20009930 	.word	0x20009930
20000454:	20009930 	.word	0x20009930
20000458:	20009e64 	.word	0x20009e64
2000045c:	00000000 	.word	0x00000000
20000460:	20009e64 	.word	0x20009e64
20000464:	2000a0a0 	.word	0x2000a0a0
20000468:	20003a69 	.word	0x20003a69
2000046c:	20000559 	.word	0x20000559

20000470 <__do_global_dtors_aux>:
20000470:	f649 6364 	movw	r3, #40548	; 0x9e64
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f649 1030 	movw	r0, #39216	; 0x9930
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <uart1_rx_handler>:
	left_wheel_direction = rx_buff[4];
	mode = rx_buff[5];
}*/

void uart1_rx_handler( mss_uart_instance_t * this_uart )
{
200004a0:	b580      	push	{r7, lr}
200004a2:	b086      	sub	sp, #24
200004a4:	af00      	add	r7, sp, #0
200004a6:	6078      	str	r0, [r7, #4]
	uint8_t rx_buff[8] = {0xFF,0xFF, 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF};
200004a8:	f249 6318 	movw	r3, #38424	; 0x9618
200004ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004b0:	f107 020c 	add.w	r2, r7, #12
200004b4:	e893 0003 	ldmia.w	r3, {r0, r1}
200004b8:	e882 0003 	stmia.w	r2, {r0, r1}
	uint8_t rx_size = MSS_UART_get_rx( this_uart, rx_buff, sizeof(rx_buff) );
200004bc:	f107 030c 	add.w	r3, r7, #12
200004c0:	6878      	ldr	r0, [r7, #4]
200004c2:	4619      	mov	r1, r3
200004c4:	f04f 0208 	mov.w	r2, #8
200004c8:	f001 f814 	bl	200014f4 <MSS_UART_get_rx>
200004cc:	4603      	mov	r3, r0
200004ce:	75fb      	strb	r3, [r7, #23]
	//process_rx_data(rx_buff, rx_size );

	prev_right_duty_cycle = right_duty_cycle;
200004d0:	f649 6374 	movw	r3, #40564	; 0x9e74
200004d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004d8:	681a      	ldr	r2, [r3, #0]
200004da:	f649 6378 	movw	r3, #40568	; 0x9e78
200004de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004e2:	601a      	str	r2, [r3, #0]
	prev_left_duty_cycle = left_duty_cycle;
200004e4:	f649 6370 	movw	r3, #40560	; 0x9e70
200004e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004ec:	681a      	ldr	r2, [r3, #0]
200004ee:	f649 637c 	movw	r3, #40572	; 0x9e7c
200004f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004f6:	601a      	str	r2, [r3, #0]

	right_duty_cycle = rx_buff[1];
200004f8:	7b7b      	ldrb	r3, [r7, #13]
200004fa:	4618      	mov	r0, r3
200004fc:	f003 f86a 	bl	200035d4 <__aeabi_ui2f>
20000500:	4602      	mov	r2, r0
20000502:	f649 6374 	movw	r3, #40564	; 0x9e74
20000506:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000050a:	601a      	str	r2, [r3, #0]
	right_wheel_direction = rx_buff[2];
2000050c:	7bbb      	ldrb	r3, [r7, #14]
2000050e:	461a      	mov	r2, r3
20000510:	f649 6368 	movw	r3, #40552	; 0x9e68
20000514:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000518:	601a      	str	r2, [r3, #0]
	left_duty_cycle = rx_buff[3];
2000051a:	7bfb      	ldrb	r3, [r7, #15]
2000051c:	4618      	mov	r0, r3
2000051e:	f003 f859 	bl	200035d4 <__aeabi_ui2f>
20000522:	4602      	mov	r2, r0
20000524:	f649 6370 	movw	r3, #40560	; 0x9e70
20000528:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000052c:	601a      	str	r2, [r3, #0]
	left_wheel_direction = rx_buff[4];
2000052e:	7c3b      	ldrb	r3, [r7, #16]
20000530:	461a      	mov	r2, r3
20000532:	f649 636c 	movw	r3, #40556	; 0x9e6c
20000536:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000053a:	601a      	str	r2, [r3, #0]
	mode = rx_buff[5];
2000053c:	7c7b      	ldrb	r3, [r7, #17]
2000053e:	461a      	mov	r2, r3
20000540:	f649 1344 	movw	r3, #39236	; 0x9944
20000544:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000548:	601a      	str	r2, [r3, #0]
}
2000054a:	f107 0718 	add.w	r7, r7, #24
2000054e:	46bd      	mov	sp, r7
20000550:	bd80      	pop	{r7, pc}
20000552:	bf00      	nop
20000554:	0000      	lsls	r0, r0, #0
	...

20000558 <main>:

int main()
{
20000558:	b5b0      	push	{r4, r5, r7, lr}
2000055a:	b096      	sub	sp, #88	; 0x58
2000055c:	af00      	add	r7, sp, #0
	int prev_left_encoder_val = 0;
2000055e:	f04f 0300 	mov.w	r3, #0
20000562:	60fb      	str	r3, [r7, #12]
	int prev_right_encoder_val = 0;
20000564:	f04f 0300 	mov.w	r3, #0
20000568:	613b      	str	r3, [r7, #16]
	int left_wheel_tot = 0;
2000056a:	f04f 0300 	mov.w	r3, #0
2000056e:	617b      	str	r3, [r7, #20]
	int right_wheel_tot = 0;
20000570:	f04f 0300 	mov.w	r3, #0
20000574:	61bb      	str	r3, [r7, #24]

	int left_encoder_val = 0;
20000576:	f04f 0300 	mov.w	r3, #0
2000057a:	61fb      	str	r3, [r7, #28]
	int right_encoder_val = 0;
2000057c:	f04f 0300 	mov.w	r3, #0
20000580:	623b      	str	r3, [r7, #32]
	int left_rotating = 0;
20000582:	f04f 0300 	mov.w	r3, #0
20000586:	627b      	str	r3, [r7, #36]	; 0x24
	int right_rotating = 0;
20000588:	f04f 0300 	mov.w	r3, #0
2000058c:	62bb      	str	r3, [r7, #40]	; 0x28

	float previous_error = 0;
2000058e:	f8df 36c0 	ldr.w	r3, [pc, #1728]	; 20000c50 <main+0x6f8>
20000592:	62fb      	str	r3, [r7, #44]	; 0x2c
	float current_error = 0;
20000594:	f8df 36b8 	ldr.w	r3, [pc, #1720]	; 20000c50 <main+0x6f8>
20000598:	633b      	str	r3, [r7, #48]	; 0x30
	float total_error = 0;
2000059a:	f8df 36b4 	ldr.w	r3, [pc, #1716]	; 20000c50 <main+0x6f8>
2000059e:	637b      	str	r3, [r7, #52]	; 0x34

	float correction_duty = 0.0;
200005a0:	f8df 36ac 	ldr.w	r3, [pc, #1708]	; 20000c50 <main+0x6f8>
200005a4:	63bb      	str	r3, [r7, #56]	; 0x38

	float percent_diff = 0.0;
200005a6:	f8df 36a8 	ldr.w	r3, [pc, #1704]	; 20000c50 <main+0x6f8>
200005aa:	63fb      	str	r3, [r7, #60]	; 0x3c

	int reset_value = 1000;
200005ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
200005b0:	643b      	str	r3, [r7, #64]	; 0x40

	int LEFT_PWM = 0;
200005b2:	f04f 0300 	mov.w	r3, #0
200005b6:	647b      	str	r3, [r7, #68]	; 0x44
	int RIGHT_PWM = 0;
200005b8:	f04f 0300 	mov.w	r3, #0
200005bc:	64bb      	str	r3, [r7, #72]	; 0x48

	int begin = 1;
200005be:	f04f 0301 	mov.w	r3, #1
200005c2:	64fb      	str	r3, [r7, #76]	; 0x4c



	MSS_UART_init(&g_mss_uart1, MSS_UART_9600_BAUD, MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);
200005c4:	f649 7064 	movw	r0, #40804	; 0x9f64
200005c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200005cc:	f44f 5116 	mov.w	r1, #9600	; 0x2580
200005d0:	f04f 0203 	mov.w	r2, #3
200005d4:	f001 fac2 	bl	20001b5c <MSS_UART_init>
	MSS_UART_set_rx_handler( &g_mss_uart1, uart1_rx_handler, MSS_UART_FIFO_EIGHT_BYTES );
200005d8:	f649 7064 	movw	r0, #40804	; 0x9f64
200005dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200005e0:	f240 41a1 	movw	r1, #1185	; 0x4a1
200005e4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200005e8:	f04f 0280 	mov.w	r2, #128	; 0x80
200005ec:	f001 f8c0 	bl	20001770 <MSS_UART_set_rx_handler>


	//pixy variables
	unsigned int pixy_mag, pixy_dir;
	int pixy_motor_pwm = 0;
200005f0:	f04f 0300 	mov.w	r3, #0
200005f4:	653b      	str	r3, [r7, #80]	; 0x50
	int pixy_motor_dir = 0;
200005f6:	f04f 0300 	mov.w	r3, #0
200005fa:	657b      	str	r3, [r7, #84]	; 0x54

	//pixy init functions
	MSS_I2C_init(&g_mss_i2c1 , PIXY_I2C_DEFAULT_ADDR, MSS_I2C_PCLK_DIV_256 );
200005fc:	f24a 0028 	movw	r0, #41000	; 0xa028
20000600:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000604:	f04f 0154 	mov.w	r1, #84	; 0x54
20000608:	f04f 0200 	mov.w	r2, #0
2000060c:	f002 f984 	bl	20002918 <MSS_I2C_init>
	start_hardware_cont_timer();
20000610:	f000 fd7a 	bl	20001108 <start_hardware_cont_timer>
	init_ideal_pixy_dots();
20000614:	f000 fcca 	bl	20000fac <init_ideal_pixy_dots>
20000618:	e004      	b.n	20000624 <main+0xcc>
			}
		}
		else if (mode == 0)
		{}

	}
2000061a:	bf00      	nop
2000061c:	e002      	b.n	20000624 <main+0xcc>
2000061e:	bf00      	nop
20000620:	e000      	b.n	20000624 <main+0xcc>
20000622:	bf00      	nop
				right_duty_cycle = 0.0;
			if(left_duty_cycle < 0.2)
				right_duty_cycle = 0.0;*/


		process_pixy_i2c();
20000624:	f000 fc96 	bl	20000f54 <process_pixy_i2c>
		if(pixy_x_err( &pixy_mag, &pixy_dir)){
20000628:	f107 0208 	add.w	r2, r7, #8
2000062c:	f107 0304 	add.w	r3, r7, #4
20000630:	4610      	mov	r0, r2
20000632:	4619      	mov	r1, r3
20000634:	f000 fcf0 	bl	20001018 <pixy_x_err>
20000638:	4603      	mov	r3, r0
2000063a:	2b00      	cmp	r3, #0
2000063c:	d027      	beq.n	2000068e <main+0x136>

			//printf("%x, %x\n\r", pixy_mag, pixy_dir);
			pixy_mag /= 3; // scale error
2000063e:	68ba      	ldr	r2, [r7, #8]
20000640:	f64a 23ab 	movw	r3, #43691	; 0xaaab
20000644:	f6ca 23aa 	movt	r3, #43690	; 0xaaaa
20000648:	fba3 1302 	umull	r1, r3, r3, r2
2000064c:	ea4f 0353 	mov.w	r3, r3, lsr #1
20000650:	60bb      	str	r3, [r7, #8]
			if(pixy_mag > 10)pixy_mag = 10;
20000652:	68bb      	ldr	r3, [r7, #8]
20000654:	2b0a      	cmp	r3, #10
20000656:	d902      	bls.n	2000065e <main+0x106>
20000658:	f04f 030a 	mov.w	r3, #10
2000065c:	60bb      	str	r3, [r7, #8]

			pixy_motor_pwm = 500000*0.1*pixy_mag;
2000065e:	68bb      	ldr	r3, [r7, #8]
20000660:	4618      	mov	r0, r3
20000662:	f002 fc01 	bl	20002e68 <__aeabi_ui2d>
20000666:	4602      	mov	r2, r0
20000668:	460b      	mov	r3, r1
2000066a:	4610      	mov	r0, r2
2000066c:	4619      	mov	r1, r3
2000066e:	f20f 53d8 	addw	r3, pc, #1496	; 0x5d8
20000672:	e9d3 2300 	ldrd	r2, r3, [r3]
20000676:	f002 fc6d 	bl	20002f54 <__aeabi_dmul>
2000067a:	4602      	mov	r2, r0
2000067c:	460b      	mov	r3, r1
2000067e:	4610      	mov	r0, r2
20000680:	4619      	mov	r1, r3
20000682:	f002 fe79 	bl	20003378 <__aeabi_d2iz>
20000686:	4603      	mov	r3, r0
20000688:	653b      	str	r3, [r7, #80]	; 0x50
			pixy_motor_dir =pixy_dir;
2000068a:	687b      	ldr	r3, [r7, #4]
2000068c:	657b      	str	r3, [r7, #84]	; 0x54

//		printf("%x\n\r", pixy_motor_pwm);



		if(right_duty_cycle > 1) {
2000068e:	f649 6374 	movw	r3, #40564	; 0x9e74
20000692:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000696:	681b      	ldr	r3, [r3, #0]
20000698:	f04f 0200 	mov.w	r2, #0
2000069c:	4614      	mov	r4, r2
2000069e:	4618      	mov	r0, r3
200006a0:	f8df 15b0 	ldr.w	r1, [pc, #1456]	; 20000c54 <main+0x6fc>
200006a4:	f003 f9aa 	bl	200039fc <__aeabi_fcmpgt>
200006a8:	4603      	mov	r3, r0
200006aa:	2b00      	cmp	r3, #0
200006ac:	d002      	beq.n	200006b4 <main+0x15c>
200006ae:	f04f 0301 	mov.w	r3, #1
200006b2:	461c      	mov	r4, r3
200006b4:	b2e3      	uxtb	r3, r4
200006b6:	2b00      	cmp	r3, #0
200006b8:	d010      	beq.n	200006dc <main+0x184>
			right_duty_cycle = right_duty_cycle/100.0;
200006ba:	f649 6374 	movw	r3, #40564	; 0x9e74
200006be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006c2:	681b      	ldr	r3, [r3, #0]
200006c4:	4618      	mov	r0, r3
200006c6:	f8df 1590 	ldr.w	r1, [pc, #1424]	; 20000c58 <main+0x700>
200006ca:	f003 f88f 	bl	200037ec <__aeabi_fdiv>
200006ce:	4603      	mov	r3, r0
200006d0:	461a      	mov	r2, r3
200006d2:	f649 6374 	movw	r3, #40564	; 0x9e74
200006d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006da:	601a      	str	r2, [r3, #0]
		}
		if(left_duty_cycle > 1){
200006dc:	f649 6370 	movw	r3, #40560	; 0x9e70
200006e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006e4:	681b      	ldr	r3, [r3, #0]
200006e6:	f04f 0200 	mov.w	r2, #0
200006ea:	4614      	mov	r4, r2
200006ec:	4618      	mov	r0, r3
200006ee:	f8df 1564 	ldr.w	r1, [pc, #1380]	; 20000c54 <main+0x6fc>
200006f2:	f003 f983 	bl	200039fc <__aeabi_fcmpgt>
200006f6:	4603      	mov	r3, r0
200006f8:	2b00      	cmp	r3, #0
200006fa:	d002      	beq.n	20000702 <main+0x1aa>
200006fc:	f04f 0301 	mov.w	r3, #1
20000700:	461c      	mov	r4, r3
20000702:	b2e3      	uxtb	r3, r4
20000704:	2b00      	cmp	r3, #0
20000706:	d010      	beq.n	2000072a <main+0x1d2>
			left_duty_cycle = left_duty_cycle/100.0;
20000708:	f649 6370 	movw	r3, #40560	; 0x9e70
2000070c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000710:	681b      	ldr	r3, [r3, #0]
20000712:	4618      	mov	r0, r3
20000714:	f8df 1540 	ldr.w	r1, [pc, #1344]	; 20000c58 <main+0x700>
20000718:	f003 f868 	bl	200037ec <__aeabi_fdiv>
2000071c:	4603      	mov	r3, r0
2000071e:	461a      	mov	r2, r3
20000720:	f649 6370 	movw	r3, #40560	; 0x9e70
20000724:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000728:	601a      	str	r2, [r3, #0]
		}


		if (left_duty_cycle == right_duty_cycle)
2000072a:	f649 6370 	movw	r3, #40560	; 0x9e70
2000072e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000732:	681a      	ldr	r2, [r3, #0]
20000734:	f649 6374 	movw	r3, #40564	; 0x9e74
20000738:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000073c:	681b      	ldr	r3, [r3, #0]
2000073e:	4610      	mov	r0, r2
20000740:	4619      	mov	r1, r3
20000742:	f003 f933 	bl	200039ac <__aeabi_fcmpeq>
20000746:	4603      	mov	r3, r0
20000748:	2b00      	cmp	r3, #0
2000074a:	d017      	beq.n	2000077c <main+0x224>
		{
			if(prev_left_duty_cycle != prev_right_duty_cycle)
2000074c:	f649 637c 	movw	r3, #40572	; 0x9e7c
20000750:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000754:	681a      	ldr	r2, [r3, #0]
20000756:	f649 6378 	movw	r3, #40568	; 0x9e78
2000075a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000075e:	681b      	ldr	r3, [r3, #0]
20000760:	4610      	mov	r0, r2
20000762:	4619      	mov	r1, r3
20000764:	f003 f922 	bl	200039ac <__aeabi_fcmpeq>
20000768:	4603      	mov	r3, r0
2000076a:	2b00      	cmp	r3, #0
2000076c:	d12f      	bne.n	200007ce <main+0x276>
			{
				//if(prev_left_duty_cycle != left_duty_cycle)
					left_wheel_tot = 0;
2000076e:	f04f 0300 	mov.w	r3, #0
20000772:	617b      	str	r3, [r7, #20]
				//if(prev_right_duty_cycle != left_duty_cycle)
					right_wheel_tot = 0;
20000774:	f04f 0300 	mov.w	r3, #0
20000778:	61bb      	str	r3, [r7, #24]
2000077a:	e029      	b.n	200007d0 <main+0x278>
			}
		}
		else
		{ // TODO: check if necessary
			if(prev_left_duty_cycle != left_duty_cycle)
2000077c:	f649 637c 	movw	r3, #40572	; 0x9e7c
20000780:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000784:	681a      	ldr	r2, [r3, #0]
20000786:	f649 6370 	movw	r3, #40560	; 0x9e70
2000078a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000078e:	681b      	ldr	r3, [r3, #0]
20000790:	4610      	mov	r0, r2
20000792:	4619      	mov	r1, r3
20000794:	f003 f90a 	bl	200039ac <__aeabi_fcmpeq>
20000798:	4603      	mov	r3, r0
2000079a:	2b00      	cmp	r3, #0
2000079c:	d102      	bne.n	200007a4 <main+0x24c>
				left_wheel_tot = 0;
2000079e:	f04f 0300 	mov.w	r3, #0
200007a2:	617b      	str	r3, [r7, #20]
			if(prev_right_duty_cycle != right_duty_cycle)
200007a4:	f649 6378 	movw	r3, #40568	; 0x9e78
200007a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007ac:	681a      	ldr	r2, [r3, #0]
200007ae:	f649 6374 	movw	r3, #40564	; 0x9e74
200007b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007b6:	681b      	ldr	r3, [r3, #0]
200007b8:	4610      	mov	r0, r2
200007ba:	4619      	mov	r1, r3
200007bc:	f003 f8f6 	bl	200039ac <__aeabi_fcmpeq>
200007c0:	4603      	mov	r3, r0
200007c2:	2b00      	cmp	r3, #0
200007c4:	d104      	bne.n	200007d0 <main+0x278>
				right_wheel_tot = 0;
200007c6:	f04f 0300 	mov.w	r3, #0
200007ca:	61bb      	str	r3, [r7, #24]
200007cc:	e000      	b.n	200007d0 <main+0x278>
			if(prev_left_duty_cycle != prev_right_duty_cycle)
			{
				//if(prev_left_duty_cycle != left_duty_cycle)
					left_wheel_tot = 0;
				//if(prev_right_duty_cycle != left_duty_cycle)
					right_wheel_tot = 0;
200007ce:	bf00      	nop
				left_wheel_tot = 0;
			if(prev_right_duty_cycle != right_duty_cycle)
				right_wheel_tot = 0;
		}

		if(mode == 1)
200007d0:	f649 1344 	movw	r3, #39236	; 0x9944
200007d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007d8:	681b      	ldr	r3, [r3, #0]
200007da:	2b01      	cmp	r3, #1
200007dc:	f47f af1d 	bne.w	2000061a <main+0xc2>
		{
			prev_left_encoder_val = left_encoder_val;
200007e0:	69fb      	ldr	r3, [r7, #28]
200007e2:	60fb      	str	r3, [r7, #12]
			prev_right_encoder_val = right_encoder_val;
200007e4:	6a3b      	ldr	r3, [r7, #32]
200007e6:	613b      	str	r3, [r7, #16]

			if(*ENCODERS == 1 || *ENCODERS == 3)
200007e8:	f649 1340 	movw	r3, #39232	; 0x9940
200007ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007f0:	681b      	ldr	r3, [r3, #0]
200007f2:	681b      	ldr	r3, [r3, #0]
200007f4:	2b01      	cmp	r3, #1
200007f6:	d007      	beq.n	20000808 <main+0x2b0>
200007f8:	f649 1340 	movw	r3, #39232	; 0x9940
200007fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000800:	681b      	ldr	r3, [r3, #0]
20000802:	681b      	ldr	r3, [r3, #0]
20000804:	2b03      	cmp	r3, #3
20000806:	d103      	bne.n	20000810 <main+0x2b8>
				left_encoder_val = 1;
20000808:	f04f 0301 	mov.w	r3, #1
2000080c:	61fb      	str	r3, [r7, #28]
		if(mode == 1)
		{
			prev_left_encoder_val = left_encoder_val;
			prev_right_encoder_val = right_encoder_val;

			if(*ENCODERS == 1 || *ENCODERS == 3)
2000080e:	e002      	b.n	20000816 <main+0x2be>
				left_encoder_val = 1;
			else
				left_encoder_val = 0;
20000810:	f04f 0300 	mov.w	r3, #0
20000814:	61fb      	str	r3, [r7, #28]

			if(*ENCODERS == 2 || *ENCODERS == 3)
20000816:	f649 1340 	movw	r3, #39232	; 0x9940
2000081a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000081e:	681b      	ldr	r3, [r3, #0]
20000820:	681b      	ldr	r3, [r3, #0]
20000822:	2b02      	cmp	r3, #2
20000824:	d007      	beq.n	20000836 <main+0x2de>
20000826:	f649 1340 	movw	r3, #39232	; 0x9940
2000082a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000082e:	681b      	ldr	r3, [r3, #0]
20000830:	681b      	ldr	r3, [r3, #0]
20000832:	2b03      	cmp	r3, #3
20000834:	d103      	bne.n	2000083e <main+0x2e6>
				right_encoder_val = 1;
20000836:	f04f 0301 	mov.w	r3, #1
2000083a:	623b      	str	r3, [r7, #32]
			if(*ENCODERS == 1 || *ENCODERS == 3)
				left_encoder_val = 1;
			else
				left_encoder_val = 0;

			if(*ENCODERS == 2 || *ENCODERS == 3)
2000083c:	e002      	b.n	20000844 <main+0x2ec>
				right_encoder_val = 1;
			else
				right_encoder_val = 0;
2000083e:	f04f 0300 	mov.w	r3, #0
20000842:	623b      	str	r3, [r7, #32]

			// increment totals only when encoder is rotating
			if((prev_left_encoder_val == 0 && left_encoder_val == 1) || (prev_left_encoder_val == 1 && left_encoder_val == 0))
20000844:	68fb      	ldr	r3, [r7, #12]
20000846:	2b00      	cmp	r3, #0
20000848:	d102      	bne.n	20000850 <main+0x2f8>
2000084a:	69fb      	ldr	r3, [r7, #28]
2000084c:	2b01      	cmp	r3, #1
2000084e:	d005      	beq.n	2000085c <main+0x304>
20000850:	68fb      	ldr	r3, [r7, #12]
20000852:	2b01      	cmp	r3, #1
20000854:	d10a      	bne.n	2000086c <main+0x314>
20000856:	69fb      	ldr	r3, [r7, #28]
20000858:	2b00      	cmp	r3, #0
2000085a:	d107      	bne.n	2000086c <main+0x314>
			{
				left_wheel_tot += left_encoder_val;
2000085c:	697a      	ldr	r2, [r7, #20]
2000085e:	69fb      	ldr	r3, [r7, #28]
20000860:	4413      	add	r3, r2
20000862:	617b      	str	r3, [r7, #20]
				left_rotating = 1;
20000864:	f04f 0301 	mov.w	r3, #1
20000868:	627b      	str	r3, [r7, #36]	; 0x24
				right_encoder_val = 1;
			else
				right_encoder_val = 0;

			// increment totals only when encoder is rotating
			if((prev_left_encoder_val == 0 && left_encoder_val == 1) || (prev_left_encoder_val == 1 && left_encoder_val == 0))
2000086a:	e002      	b.n	20000872 <main+0x31a>
				left_wheel_tot += left_encoder_val;
				left_rotating = 1;
			}
			else
			{
				left_rotating = 0;
2000086c:	f04f 0300 	mov.w	r3, #0
20000870:	627b      	str	r3, [r7, #36]	; 0x24
			}

			if((prev_right_encoder_val == 0 && right_encoder_val == 1) || (prev_right_encoder_val == 1 && right_encoder_val == 0))
20000872:	693b      	ldr	r3, [r7, #16]
20000874:	2b00      	cmp	r3, #0
20000876:	d102      	bne.n	2000087e <main+0x326>
20000878:	6a3b      	ldr	r3, [r7, #32]
2000087a:	2b01      	cmp	r3, #1
2000087c:	d005      	beq.n	2000088a <main+0x332>
2000087e:	693b      	ldr	r3, [r7, #16]
20000880:	2b01      	cmp	r3, #1
20000882:	d10a      	bne.n	2000089a <main+0x342>
20000884:	6a3b      	ldr	r3, [r7, #32]
20000886:	2b00      	cmp	r3, #0
20000888:	d107      	bne.n	2000089a <main+0x342>
			{
				right_wheel_tot += right_encoder_val;
2000088a:	69ba      	ldr	r2, [r7, #24]
2000088c:	6a3b      	ldr	r3, [r7, #32]
2000088e:	4413      	add	r3, r2
20000890:	61bb      	str	r3, [r7, #24]
				right_rotating = 1;
20000892:	f04f 0301 	mov.w	r3, #1
20000896:	62bb      	str	r3, [r7, #40]	; 0x28
			else
			{
				left_rotating = 0;
			}

			if((prev_right_encoder_val == 0 && right_encoder_val == 1) || (prev_right_encoder_val == 1 && right_encoder_val == 0))
20000898:	e002      	b.n	200008a0 <main+0x348>
				right_wheel_tot += right_encoder_val;
				right_rotating = 1;
			}
			else
			{
				right_rotating = 0;
2000089a:	f04f 0300 	mov.w	r3, #0
2000089e:	62bb      	str	r3, [r7, #40]	; 0x28
			}


			// PID starts
			percent_diff = left_duty_cycle/right_duty_cycle;
200008a0:	f649 6370 	movw	r3, #40560	; 0x9e70
200008a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008a8:	681a      	ldr	r2, [r3, #0]
200008aa:	f649 6374 	movw	r3, #40564	; 0x9e74
200008ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008b2:	681b      	ldr	r3, [r3, #0]
200008b4:	4610      	mov	r0, r2
200008b6:	4619      	mov	r1, r3
200008b8:	f002 ff98 	bl	200037ec <__aeabi_fdiv>
200008bc:	4603      	mov	r3, r0
200008be:	63fb      	str	r3, [r7, #60]	; 0x3c
			previous_error = current_error;
200008c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
200008c2:	62fb      	str	r3, [r7, #44]	; 0x2c
			current_error = right_wheel_tot*(percent_diff) - left_wheel_tot;
200008c4:	69b8      	ldr	r0, [r7, #24]
200008c6:	f002 fe89 	bl	200035dc <__aeabi_i2f>
200008ca:	4603      	mov	r3, r0
200008cc:	4618      	mov	r0, r3
200008ce:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
200008d0:	f002 fed8 	bl	20003684 <__aeabi_fmul>
200008d4:	4603      	mov	r3, r0
200008d6:	461c      	mov	r4, r3
200008d8:	6978      	ldr	r0, [r7, #20]
200008da:	f002 fe7f 	bl	200035dc <__aeabi_i2f>
200008de:	4603      	mov	r3, r0
200008e0:	4620      	mov	r0, r4
200008e2:	4619      	mov	r1, r3
200008e4:	f002 fdc4 	bl	20003470 <__aeabi_fsub>
200008e8:	4603      	mov	r3, r0
200008ea:	633b      	str	r3, [r7, #48]	; 0x30

			// only accumulate error when wheels are rotating
			if(left_rotating == 1 || right_rotating == 1)
200008ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200008ee:	2b01      	cmp	r3, #1
200008f0:	d002      	beq.n	200008f8 <main+0x3a0>
200008f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
200008f4:	2b01      	cmp	r3, #1
200008f6:	d105      	bne.n	20000904 <main+0x3ac>
				total_error += current_error;
200008f8:	6b78      	ldr	r0, [r7, #52]	; 0x34
200008fa:	6b39      	ldr	r1, [r7, #48]	; 0x30
200008fc:	f002 fdba 	bl	20003474 <__addsf3>
20000900:	4603      	mov	r3, r0
20000902:	637b      	str	r3, [r7, #52]	; 0x34

			// PID calculations
			correction_duty = Kp*current_error/20.0 + Ki*total_error/20.0 + Kd*(current_error-previous_error)/20.0;
20000904:	6b38      	ldr	r0, [r7, #48]	; 0x30
20000906:	f002 fad1 	bl	20002eac <__aeabi_f2d>
2000090a:	f249 6300 	movw	r3, #38400	; 0x9600
2000090e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000912:	e9d3 2300 	ldrd	r2, r3, [r3]
20000916:	f002 fb1d 	bl	20002f54 <__aeabi_dmul>
2000091a:	4602      	mov	r2, r0
2000091c:	460b      	mov	r3, r1
2000091e:	4610      	mov	r0, r2
20000920:	4619      	mov	r1, r3
20000922:	f04f 0200 	mov.w	r2, #0
20000926:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
2000092a:	f503 1350 	add.w	r3, r3, #3407872	; 0x340000
2000092e:	f002 fc3b 	bl	200031a8 <__aeabi_ddiv>
20000932:	4602      	mov	r2, r0
20000934:	460b      	mov	r3, r1
20000936:	4614      	mov	r4, r2
20000938:	461d      	mov	r5, r3
2000093a:	6b78      	ldr	r0, [r7, #52]	; 0x34
2000093c:	f002 fab6 	bl	20002eac <__aeabi_f2d>
20000940:	f249 6308 	movw	r3, #38408	; 0x9608
20000944:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000948:	e9d3 2300 	ldrd	r2, r3, [r3]
2000094c:	f002 fb02 	bl	20002f54 <__aeabi_dmul>
20000950:	4602      	mov	r2, r0
20000952:	460b      	mov	r3, r1
20000954:	4610      	mov	r0, r2
20000956:	4619      	mov	r1, r3
20000958:	f04f 0200 	mov.w	r2, #0
2000095c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
20000960:	f503 1350 	add.w	r3, r3, #3407872	; 0x340000
20000964:	f002 fc20 	bl	200031a8 <__aeabi_ddiv>
20000968:	4602      	mov	r2, r0
2000096a:	460b      	mov	r3, r1
2000096c:	4620      	mov	r0, r4
2000096e:	4629      	mov	r1, r5
20000970:	f002 f93e 	bl	20002bf0 <__adddf3>
20000974:	4602      	mov	r2, r0
20000976:	460b      	mov	r3, r1
20000978:	4614      	mov	r4, r2
2000097a:	461d      	mov	r5, r3
2000097c:	6b38      	ldr	r0, [r7, #48]	; 0x30
2000097e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
20000980:	f002 fd76 	bl	20003470 <__aeabi_fsub>
20000984:	4603      	mov	r3, r0
20000986:	4618      	mov	r0, r3
20000988:	f002 fa90 	bl	20002eac <__aeabi_f2d>
2000098c:	f249 6310 	movw	r3, #38416	; 0x9610
20000990:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000994:	e9d3 2300 	ldrd	r2, r3, [r3]
20000998:	f002 fadc 	bl	20002f54 <__aeabi_dmul>
2000099c:	4602      	mov	r2, r0
2000099e:	460b      	mov	r3, r1
200009a0:	4610      	mov	r0, r2
200009a2:	4619      	mov	r1, r3
200009a4:	f04f 0200 	mov.w	r2, #0
200009a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
200009ac:	f503 1350 	add.w	r3, r3, #3407872	; 0x340000
200009b0:	f002 fbfa 	bl	200031a8 <__aeabi_ddiv>
200009b4:	4602      	mov	r2, r0
200009b6:	460b      	mov	r3, r1
200009b8:	4620      	mov	r0, r4
200009ba:	4629      	mov	r1, r5
200009bc:	f002 f918 	bl	20002bf0 <__adddf3>
200009c0:	4602      	mov	r2, r0
200009c2:	460b      	mov	r3, r1
200009c4:	4610      	mov	r0, r2
200009c6:	4619      	mov	r1, r3
200009c8:	f002 fcfe 	bl	200033c8 <__aeabi_d2f>
200009cc:	4603      	mov	r3, r0
200009ce:	63bb      	str	r3, [r7, #56]	; 0x38

			RIGHT_PWM = PERIOD*right_duty_cycle;
200009d0:	f249 53f4 	movw	r3, #38388	; 0x95f4
200009d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009d8:	681b      	ldr	r3, [r3, #0]
200009da:	4618      	mov	r0, r3
200009dc:	f002 fdfe 	bl	200035dc <__aeabi_i2f>
200009e0:	4602      	mov	r2, r0
200009e2:	f649 6374 	movw	r3, #40564	; 0x9e74
200009e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009ea:	681b      	ldr	r3, [r3, #0]
200009ec:	4610      	mov	r0, r2
200009ee:	4619      	mov	r1, r3
200009f0:	f002 fe48 	bl	20003684 <__aeabi_fmul>
200009f4:	4603      	mov	r3, r0
200009f6:	4618      	mov	r0, r3
200009f8:	f003 f80a 	bl	20003a10 <__aeabi_f2iz>
200009fc:	4603      	mov	r3, r0
200009fe:	64bb      	str	r3, [r7, #72]	; 0x48

			if(begin == 1)
20000a00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
20000a02:	2b01      	cmp	r3, #1
20000a04:	d11d      	bne.n	20000a42 <main+0x4ea>
			{
				LEFT_PWM = RIGHT_PWM*(percent_diff);
20000a06:	6cb8      	ldr	r0, [r7, #72]	; 0x48
20000a08:	f002 fde8 	bl	200035dc <__aeabi_i2f>
20000a0c:	4603      	mov	r3, r0
20000a0e:	4618      	mov	r0, r3
20000a10:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
20000a12:	f002 fe37 	bl	20003684 <__aeabi_fmul>
20000a16:	4603      	mov	r3, r0
20000a18:	4618      	mov	r0, r3
20000a1a:	f002 fff9 	bl	20003a10 <__aeabi_f2iz>
20000a1e:	4603      	mov	r3, r0
20000a20:	647b      	str	r3, [r7, #68]	; 0x44
				begin = 0;
20000a22:	f04f 0300 	mov.w	r3, #0
20000a26:	64fb      	str	r3, [r7, #76]	; 0x4c
				left_wheel_tot = 0;
20000a28:	f04f 0300 	mov.w	r3, #0
20000a2c:	617b      	str	r3, [r7, #20]
				right_wheel_tot = 0;
20000a2e:	f04f 0300 	mov.w	r3, #0
20000a32:	61bb      	str	r3, [r7, #24]
				previous_error = 0;
20000a34:	4b86      	ldr	r3, [pc, #536]	; (20000c50 <main+0x6f8>)
20000a36:	62fb      	str	r3, [r7, #44]	; 0x2c
				total_error = 0;
20000a38:	4b85      	ldr	r3, [pc, #532]	; (20000c50 <main+0x6f8>)
20000a3a:	637b      	str	r3, [r7, #52]	; 0x34
				current_error = 0;
20000a3c:	4b84      	ldr	r3, [pc, #528]	; (20000c50 <main+0x6f8>)
20000a3e:	633b      	str	r3, [r7, #48]	; 0x30
20000a40:	e017      	b.n	20000a72 <main+0x51a>
			}
			else
			{
				//LEFT_PWM = (*LEFT_MOTOR)*(1 + correction_duty);
				LEFT_PWM = PERIOD*left_duty_cycle;
20000a42:	f249 53f4 	movw	r3, #38388	; 0x95f4
20000a46:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a4a:	681b      	ldr	r3, [r3, #0]
20000a4c:	4618      	mov	r0, r3
20000a4e:	f002 fdc5 	bl	200035dc <__aeabi_i2f>
20000a52:	4602      	mov	r2, r0
20000a54:	f649 6370 	movw	r3, #40560	; 0x9e70
20000a58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a5c:	681b      	ldr	r3, [r3, #0]
20000a5e:	4610      	mov	r0, r2
20000a60:	4619      	mov	r1, r3
20000a62:	f002 fe0f 	bl	20003684 <__aeabi_fmul>
20000a66:	4603      	mov	r3, r0
20000a68:	4618      	mov	r0, r3
20000a6a:	f002 ffd1 	bl	20003a10 <__aeabi_f2iz>
20000a6e:	4603      	mov	r3, r0
20000a70:	647b      	str	r3, [r7, #68]	; 0x44
				current_error = 0;
			}
			else
				LEFT_PWM = (*LEFT_MOTOR)*(1 + correction_duty);*/

			if(LEFT_PWM > MAX_PWM)
20000a72:	f249 53f8 	movw	r3, #38392	; 0x95f8
20000a76:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a7a:	681b      	ldr	r3, [r3, #0]
20000a7c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
20000a7e:	429a      	cmp	r2, r3
20000a80:	dd06      	ble.n	20000a90 <main+0x538>
				LEFT_PWM = MAX_PWM;
20000a82:	f249 53f8 	movw	r3, #38392	; 0x95f8
20000a86:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a8a:	681b      	ldr	r3, [r3, #0]
20000a8c:	647b      	str	r3, [r7, #68]	; 0x44
20000a8e:	e005      	b.n	20000a9c <main+0x544>
			else if(LEFT_PWM < 0)
20000a90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
20000a92:	2b00      	cmp	r3, #0
20000a94:	da02      	bge.n	20000a9c <main+0x544>
				LEFT_PWM = 0;
20000a96:	f04f 0300 	mov.w	r3, #0
20000a9a:	647b      	str	r3, [r7, #68]	; 0x44


			if(right_wheel_direction == 1)
20000a9c:	f649 6368 	movw	r3, #40552	; 0x9e68
20000aa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000aa4:	681b      	ldr	r3, [r3, #0]
20000aa6:	2b01      	cmp	r3, #1
20000aa8:	d118      	bne.n	20000adc <main+0x584>
			{// move forward
				*RIGHT_MOTOR = 0;
20000aaa:	f649 133c 	movw	r3, #39228	; 0x993c
20000aae:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ab2:	681b      	ldr	r3, [r3, #0]
20000ab4:	f04f 0200 	mov.w	r2, #0
20000ab8:	601a      	str	r2, [r3, #0]
				*LEFT_MOTOR = 0;
20000aba:	f649 1338 	movw	r3, #39224	; 0x9938
20000abe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ac2:	681b      	ldr	r3, [r3, #0]
20000ac4:	f04f 0200 	mov.w	r2, #0
20000ac8:	601a      	str	r2, [r3, #0]
				*MOTOR_INPUTS = 0x5;
20000aca:	f649 1334 	movw	r3, #39220	; 0x9934
20000ace:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ad2:	681b      	ldr	r3, [r3, #0]
20000ad4:	f04f 0205 	mov.w	r2, #5
20000ad8:	601a      	str	r2, [r3, #0]
20000ada:	e05b      	b.n	20000b94 <main+0x63c>
			}
			else if(right_wheel_direction == 2)
20000adc:	f649 6368 	movw	r3, #40552	; 0x9e68
20000ae0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ae4:	681b      	ldr	r3, [r3, #0]
20000ae6:	2b02      	cmp	r3, #2
20000ae8:	d118      	bne.n	20000b1c <main+0x5c4>
			{// move backward
				*RIGHT_MOTOR = 0;
20000aea:	f649 133c 	movw	r3, #39228	; 0x993c
20000aee:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000af2:	681b      	ldr	r3, [r3, #0]
20000af4:	f04f 0200 	mov.w	r2, #0
20000af8:	601a      	str	r2, [r3, #0]
				*LEFT_MOTOR = 0;
20000afa:	f649 1338 	movw	r3, #39224	; 0x9938
20000afe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b02:	681b      	ldr	r3, [r3, #0]
20000b04:	f04f 0200 	mov.w	r2, #0
20000b08:	601a      	str	r2, [r3, #0]
				*MOTOR_INPUTS = 0xa;
20000b0a:	f649 1334 	movw	r3, #39220	; 0x9934
20000b0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b12:	681b      	ldr	r3, [r3, #0]
20000b14:	f04f 020a 	mov.w	r2, #10
20000b18:	601a      	str	r2, [r3, #0]
20000b1a:	e03b      	b.n	20000b94 <main+0x63c>
			}
			else if(right_wheel_direction == 0)
20000b1c:	f649 6368 	movw	r3, #40552	; 0x9e68
20000b20:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b24:	681b      	ldr	r3, [r3, #0]
20000b26:	2b00      	cmp	r3, #0
20000b28:	d11a      	bne.n	20000b60 <main+0x608>
			{// stay still
				left_wheel_tot = 0;
20000b2a:	f04f 0300 	mov.w	r3, #0
20000b2e:	617b      	str	r3, [r7, #20]
				right_wheel_tot = 0;
20000b30:	f04f 0300 	mov.w	r3, #0
20000b34:	61bb      	str	r3, [r7, #24]
				previous_error = 0;
20000b36:	4b46      	ldr	r3, [pc, #280]	; (20000c50 <main+0x6f8>)
20000b38:	62fb      	str	r3, [r7, #44]	; 0x2c
				total_error = 0;
20000b3a:	4b45      	ldr	r3, [pc, #276]	; (20000c50 <main+0x6f8>)
20000b3c:	637b      	str	r3, [r7, #52]	; 0x34
				current_error = 0;
20000b3e:	4b44      	ldr	r3, [pc, #272]	; (20000c50 <main+0x6f8>)
20000b40:	633b      	str	r3, [r7, #48]	; 0x30

				LEFT_PWM = 0;
20000b42:	f04f 0300 	mov.w	r3, #0
20000b46:	647b      	str	r3, [r7, #68]	; 0x44
				RIGHT_PWM = 0;
20000b48:	f04f 0300 	mov.w	r3, #0
20000b4c:	64bb      	str	r3, [r7, #72]	; 0x48
				*MOTOR_INPUTS = 0x0;
20000b4e:	f649 1334 	movw	r3, #39220	; 0x9934
20000b52:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b56:	681b      	ldr	r3, [r3, #0]
20000b58:	f04f 0200 	mov.w	r2, #0
20000b5c:	601a      	str	r2, [r3, #0]
20000b5e:	e019      	b.n	20000b94 <main+0x63c>
			}
			else
			{// stay still
				left_wheel_tot = 0;
20000b60:	f04f 0300 	mov.w	r3, #0
20000b64:	617b      	str	r3, [r7, #20]
				right_wheel_tot = 0;
20000b66:	f04f 0300 	mov.w	r3, #0
20000b6a:	61bb      	str	r3, [r7, #24]
				previous_error = 0;
20000b6c:	4b38      	ldr	r3, [pc, #224]	; (20000c50 <main+0x6f8>)
20000b6e:	62fb      	str	r3, [r7, #44]	; 0x2c
				total_error = 0;
20000b70:	4b37      	ldr	r3, [pc, #220]	; (20000c50 <main+0x6f8>)
20000b72:	637b      	str	r3, [r7, #52]	; 0x34
				current_error = 0;
20000b74:	4b36      	ldr	r3, [pc, #216]	; (20000c50 <main+0x6f8>)
20000b76:	633b      	str	r3, [r7, #48]	; 0x30

				LEFT_PWM = 0;
20000b78:	f04f 0300 	mov.w	r3, #0
20000b7c:	647b      	str	r3, [r7, #68]	; 0x44
				RIGHT_PWM = 0;
20000b7e:	f04f 0300 	mov.w	r3, #0
20000b82:	64bb      	str	r3, [r7, #72]	; 0x48
				*MOTOR_INPUTS = 0x0;
20000b84:	f649 1334 	movw	r3, #39220	; 0x9934
20000b88:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b8c:	681b      	ldr	r3, [r3, #0]
20000b8e:	f04f 0200 	mov.w	r2, #0
20000b92:	601a      	str	r2, [r3, #0]
			}

			//sends pwm to hardware
			//takes values 0 - 500000
			*RIGHT_MOTOR = RIGHT_PWM;
20000b94:	f649 133c 	movw	r3, #39228	; 0x993c
20000b98:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b9c:	681b      	ldr	r3, [r3, #0]
20000b9e:	6cba      	ldr	r2, [r7, #72]	; 0x48
20000ba0:	601a      	str	r2, [r3, #0]
			*LEFT_MOTOR = LEFT_PWM;
20000ba2:	f649 1338 	movw	r3, #39224	; 0x9938
20000ba6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000baa:	681b      	ldr	r3, [r3, #0]
20000bac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
20000bae:	601a      	str	r2, [r3, #0]


			// pixy cam bypass controller

			//direction 0xa->forward  | 0x5->backward | 0x0->none
			switch(pixy_motor_dir){
20000bb0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
20000bb2:	2b01      	cmp	r3, #1
20000bb4:	d002      	beq.n	20000bbc <main+0x664>
20000bb6:	2b02      	cmp	r3, #2
20000bb8:	d009      	beq.n	20000bce <main+0x676>
20000bba:	e011      	b.n	20000be0 <main+0x688>
			case 1:
				*MOTOR_INPUTS = 0xa;
20000bbc:	f649 1334 	movw	r3, #39220	; 0x9934
20000bc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bc4:	681b      	ldr	r3, [r3, #0]
20000bc6:	f04f 020a 	mov.w	r2, #10
20000bca:	601a      	str	r2, [r3, #0]
				break;
20000bcc:	e010      	b.n	20000bf0 <main+0x698>
			case 2:
				*MOTOR_INPUTS = 0x5;
20000bce:	f649 1334 	movw	r3, #39220	; 0x9934
20000bd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bd6:	681b      	ldr	r3, [r3, #0]
20000bd8:	f04f 0205 	mov.w	r2, #5
20000bdc:	601a      	str	r2, [r3, #0]
				break;
20000bde:	e007      	b.n	20000bf0 <main+0x698>
			case 0:
			default:
				*MOTOR_INPUTS = 0x0;
20000be0:	f649 1334 	movw	r3, #39220	; 0x9934
20000be4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000be8:	681b      	ldr	r3, [r3, #0]
20000bea:	f04f 0200 	mov.w	r2, #0
20000bee:	601a      	str	r2, [r3, #0]
				break;
			}

			*RIGHT_MOTOR = pixy_motor_pwm;//speed 0 - 500000
20000bf0:	f649 133c 	movw	r3, #39228	; 0x993c
20000bf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bf8:	681b      	ldr	r3, [r3, #0]
20000bfa:	6d3a      	ldr	r2, [r7, #80]	; 0x50
20000bfc:	601a      	str	r2, [r3, #0]
			*LEFT_MOTOR = pixy_motor_pwm;//speed 0 - 500000
20000bfe:	f649 1338 	movw	r3, #39224	; 0x9938
20000c02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c06:	681b      	ldr	r3, [r3, #0]
20000c08:	6d3a      	ldr	r2, [r7, #80]	; 0x50
20000c0a:	601a      	str	r2, [r3, #0]

//			*RIGHT_MOTOR = 250000;//speed 0 - 500000
//			*LEFT_MOTOR = 250000;//speed 0 - 500000

			if(LEFT_PWM == 0 && RIGHT_PWM == 0)
20000c0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
20000c0e:	2b00      	cmp	r3, #0
20000c10:	d105      	bne.n	20000c1e <main+0x6c6>
20000c12:	6cbb      	ldr	r3, [r7, #72]	; 0x48
20000c14:	2b00      	cmp	r3, #0
20000c16:	d102      	bne.n	20000c1e <main+0x6c6>
			{
				begin = 1;
20000c18:	f04f 0301 	mov.w	r3, #1
20000c1c:	64fb      	str	r3, [r7, #76]	; 0x4c
			/*printf("Left motor pulse-width = %d\r\n" , *LEFT_MOTOR);
			printf("Right motor pulse-width = %d\r\n" , *RIGHT_MOTOR);
			printf("right_wheel_direction: %d\r\n", right_wheel_direction);
			printf("mode: %d\r\n\n", mode);*/

			if(left_wheel_tot >= reset_value && right_wheel_tot >= reset_value)
20000c1e:	697a      	ldr	r2, [r7, #20]
20000c20:	6c3b      	ldr	r3, [r7, #64]	; 0x40
20000c22:	429a      	cmp	r2, r3
20000c24:	f6ff acfb 	blt.w	2000061e <main+0xc6>
20000c28:	69ba      	ldr	r2, [r7, #24]
20000c2a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
20000c2c:	429a      	cmp	r2, r3
20000c2e:	f6ff acf8 	blt.w	20000622 <main+0xca>
			{
				left_wheel_tot -= reset_value;
20000c32:	697a      	ldr	r2, [r7, #20]
20000c34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
20000c36:	ebc3 0302 	rsb	r3, r3, r2
20000c3a:	617b      	str	r3, [r7, #20]
				right_wheel_tot -= reset_value;
20000c3c:	69ba      	ldr	r2, [r7, #24]
20000c3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
20000c40:	ebc3 0302 	rsb	r3, r3, r2
20000c44:	61bb      	str	r3, [r7, #24]
			}
		}
		else if (mode == 0)
		{}

	}
20000c46:	e4ed      	b.n	20000624 <main+0xcc>
20000c48:	00000000 	.word	0x00000000
20000c4c:	40e86a00 	.word	0x40e86a00
20000c50:	00000000 	.word	0x00000000
20000c54:	3f800000 	.word	0x3f800000
20000c58:	42c80000 	.word	0x42c80000
20000c5c:	f3af 8000 	nop.w

20000c60 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20000c60:	b480      	push	{r7}
20000c62:	b083      	sub	sp, #12
20000c64:	af00      	add	r7, sp, #0
20000c66:	4603      	mov	r3, r0
20000c68:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20000c6a:	f24e 1300 	movw	r3, #57600	; 0xe100
20000c6e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000c72:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000c76:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000c7a:	88f9      	ldrh	r1, [r7, #6]
20000c7c:	f001 011f 	and.w	r1, r1, #31
20000c80:	f04f 0001 	mov.w	r0, #1
20000c84:	fa00 f101 	lsl.w	r1, r0, r1
20000c88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000c8c:	f107 070c 	add.w	r7, r7, #12
20000c90:	46bd      	mov	sp, r7
20000c92:	bc80      	pop	{r7}
20000c94:	4770      	bx	lr
20000c96:	bf00      	nop

20000c98 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20000c98:	b480      	push	{r7}
20000c9a:	b083      	sub	sp, #12
20000c9c:	af00      	add	r7, sp, #0
20000c9e:	4603      	mov	r3, r0
20000ca0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20000ca2:	f24e 1300 	movw	r3, #57600	; 0xe100
20000ca6:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000caa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000cae:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000cb2:	88f9      	ldrh	r1, [r7, #6]
20000cb4:	f001 011f 	and.w	r1, r1, #31
20000cb8:	f04f 0001 	mov.w	r0, #1
20000cbc:	fa00 f101 	lsl.w	r1, r0, r1
20000cc0:	f102 0220 	add.w	r2, r2, #32
20000cc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000cc8:	f107 070c 	add.w	r7, r7, #12
20000ccc:	46bd      	mov	sp, r7
20000cce:	bc80      	pop	{r7}
20000cd0:	4770      	bx	lr
20000cd2:	bf00      	nop

20000cd4 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20000cd4:	b480      	push	{r7}
20000cd6:	b083      	sub	sp, #12
20000cd8:	af00      	add	r7, sp, #0
20000cda:	4603      	mov	r3, r0
20000cdc:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20000cde:	f24e 1300 	movw	r3, #57600	; 0xe100
20000ce2:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000ce6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000cea:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000cee:	88f9      	ldrh	r1, [r7, #6]
20000cf0:	f001 011f 	and.w	r1, r1, #31
20000cf4:	f04f 0001 	mov.w	r0, #1
20000cf8:	fa00 f101 	lsl.w	r1, r0, r1
20000cfc:	f102 0260 	add.w	r2, r2, #96	; 0x60
20000d00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000d04:	f107 070c 	add.w	r7, r7, #12
20000d08:	46bd      	mov	sp, r7
20000d0a:	bc80      	pop	{r7}
20000d0c:	4770      	bx	lr
20000d0e:	bf00      	nop

20000d10 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
20000d10:	b580      	push	{r7, lr}
20000d12:	b082      	sub	sp, #8
20000d14:	af00      	add	r7, sp, #0
20000d16:	4603      	mov	r3, r0
20000d18:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
20000d1a:	f04f 0014 	mov.w	r0, #20
20000d1e:	f7ff ffbb 	bl	20000c98 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
20000d22:	f242 0300 	movw	r3, #8192	; 0x2000
20000d26:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000d2a:	f242 0200 	movw	r2, #8192	; 0x2000
20000d2e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000d32:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000d34:	f022 0240 	bic.w	r2, r2, #64	; 0x40
20000d38:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
20000d3a:	f245 0300 	movw	r3, #20480	; 0x5000
20000d3e:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000d42:	f04f 0200 	mov.w	r2, #0
20000d46:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
20000d48:	f240 0300 	movw	r3, #0
20000d4c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000d50:	f04f 0200 	mov.w	r2, #0
20000d54:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
20000d58:	f240 0300 	movw	r3, #0
20000d5c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000d60:	f04f 0200 	mov.w	r2, #0
20000d64:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
20000d68:	f240 0300 	movw	r3, #0
20000d6c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000d70:	79fa      	ldrb	r2, [r7, #7]
20000d72:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
20000d76:	f245 0300 	movw	r3, #20480	; 0x5000
20000d7a:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000d7e:	f04f 0201 	mov.w	r2, #1
20000d82:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
20000d84:	f04f 0014 	mov.w	r0, #20
20000d88:	f7ff ffa4 	bl	20000cd4 <NVIC_ClearPendingIRQ>
}
20000d8c:	f107 0708 	add.w	r7, r7, #8
20000d90:	46bd      	mov	sp, r7
20000d92:	bd80      	pop	{r7, pc}

20000d94 <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
20000d94:	b480      	push	{r7}
20000d96:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
20000d98:	f240 0300 	movw	r3, #0
20000d9c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000da0:	f04f 0201 	mov.w	r2, #1
20000da4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
20000da8:	46bd      	mov	sp, r7
20000daa:	bc80      	pop	{r7}
20000dac:	4770      	bx	lr
20000dae:	bf00      	nop

20000db0 <MSS_TIM1_load_background>:
    Timer 1 down-counter the next time the down-counter reaches zero. The Timer
    1 down-counter will start decrementing from this value after the current
    count expires.
 */
static __INLINE void MSS_TIM1_load_background( uint32_t load_value )
{
20000db0:	b480      	push	{r7}
20000db2:	b083      	sub	sp, #12
20000db4:	af00      	add	r7, sp, #0
20000db6:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_BGLOADVAL = load_value;
20000db8:	f245 0300 	movw	r3, #20480	; 0x5000
20000dbc:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000dc0:	687a      	ldr	r2, [r7, #4]
20000dc2:	609a      	str	r2, [r3, #8]
}
20000dc4:	f107 070c 	add.w	r7, r7, #12
20000dc8:	46bd      	mov	sp, r7
20000dca:	bc80      	pop	{r7}
20000dcc:	4770      	bx	lr
20000dce:	bf00      	nop

20000dd0 <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
20000dd0:	b580      	push	{r7, lr}
20000dd2:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
20000dd4:	f240 0300 	movw	r3, #0
20000dd8:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000ddc:	f04f 0201 	mov.w	r2, #1
20000de0:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
20000de4:	f04f 0014 	mov.w	r0, #20
20000de8:	f7ff ff3a 	bl	20000c60 <NVIC_EnableIRQ>
}
20000dec:	bd80      	pop	{r7, pc}
20000dee:	bf00      	nop

20000df0 <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
20000df0:	b480      	push	{r7}
20000df2:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
20000df4:	f245 0300 	movw	r3, #20480	; 0x5000
20000df8:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000dfc:	f04f 0201 	mov.w	r2, #1
20000e00:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
20000e02:	f3bf 8f4f 	dsb	sy
}
20000e06:	46bd      	mov	sp, r7
20000e08:	bc80      	pop	{r7}
20000e0a:	4770      	bx	lr

20000e0c <shift_recieve_union>:

/* *
 * removes the first uint8_t from the I2C recieve buffer.
 * sometimes the camera sends a zero as a first nibble
 * */
void shift_recieve_union(){
20000e0c:	b480      	push	{r7}
20000e0e:	b083      	sub	sp, #12
20000e10:	af00      	add	r7, sp, #0
	int i ;
	for(i = 0; i < sizeof(receive_buf)-1; i ++){
20000e12:	f04f 0300 	mov.w	r3, #0
20000e16:	607b      	str	r3, [r7, #4]
20000e18:	e011      	b.n	20000e3e <shift_recieve_union+0x32>
		receive_buf.u8[i] = receive_buf.u8[i+1];
20000e1a:	687a      	ldr	r2, [r7, #4]
20000e1c:	687b      	ldr	r3, [r7, #4]
20000e1e:	f103 0101 	add.w	r1, r3, #1
20000e22:	f649 7300 	movw	r3, #40704	; 0x9f00
20000e26:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e2a:	5c59      	ldrb	r1, [r3, r1]
20000e2c:	f649 7300 	movw	r3, #40704	; 0x9f00
20000e30:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e34:	5499      	strb	r1, [r3, r2]
 * removes the first uint8_t from the I2C recieve buffer.
 * sometimes the camera sends a zero as a first nibble
 * */
void shift_recieve_union(){
	int i ;
	for(i = 0; i < sizeof(receive_buf)-1; i ++){
20000e36:	687b      	ldr	r3, [r7, #4]
20000e38:	f103 0301 	add.w	r3, r3, #1
20000e3c:	607b      	str	r3, [r7, #4]
20000e3e:	687b      	ldr	r3, [r7, #4]
20000e40:	2b62      	cmp	r3, #98	; 0x62
20000e42:	d9ea      	bls.n	20000e1a <shift_recieve_union+0xe>
		receive_buf.u8[i] = receive_buf.u8[i+1];
	}
}
20000e44:	f107 070c 	add.w	r7, r7, #12
20000e48:	46bd      	mov	sp, r7
20000e4a:	bc80      	pop	{r7}
20000e4c:	4770      	bx	lr
20000e4e:	bf00      	nop

20000e50 <pixy_read_multiple>:

/* *
 * used to properly assign the data read into the i2c buffer to
 * the globally accessible pixy-data data structure
 * */
void pixy_read_multiple( void ){
20000e50:	b580      	push	{r7, lr}
20000e52:	b084      	sub	sp, #16
20000e54:	af00      	add	r7, sp, #0
	int obj_index, buff_index;
	int i;


	//check if the start bits match expected
	for(i=0; i < PIXY_RECIEVE_BUFF_SIZE / 2; i++){
20000e56:	f04f 0300 	mov.w	r3, #0
20000e5a:	60fb      	str	r3, [r7, #12]
20000e5c:	e00c      	b.n	20000e78 <pixy_read_multiple+0x28>
		if (receive_buf.u16[i] != 0){
20000e5e:	68fa      	ldr	r2, [r7, #12]
20000e60:	f649 7300 	movw	r3, #40704	; 0x9f00
20000e64:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e68:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20000e6c:	2b00      	cmp	r3, #0
20000e6e:	d107      	bne.n	20000e80 <pixy_read_multiple+0x30>
	int obj_index, buff_index;
	int i;


	//check if the start bits match expected
	for(i=0; i < PIXY_RECIEVE_BUFF_SIZE / 2; i++){
20000e70:	68fb      	ldr	r3, [r7, #12]
20000e72:	f103 0301 	add.w	r3, r3, #1
20000e76:	60fb      	str	r3, [r7, #12]
20000e78:	68fb      	ldr	r3, [r7, #12]
20000e7a:	2b31      	cmp	r3, #49	; 0x31
20000e7c:	ddef      	ble.n	20000e5e <pixy_read_multiple+0xe>
20000e7e:	e000      	b.n	20000e82 <pixy_read_multiple+0x32>
		if (receive_buf.u16[i] != 0){
			break;
20000e80:	bf00      	nop
		}
	}

	if(receive_buf.u8[0] == 0){	shift_recieve_union(); }
20000e82:	f649 7300 	movw	r3, #40704	; 0x9f00
20000e86:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e8a:	781b      	ldrb	r3, [r3, #0]
20000e8c:	2b00      	cmp	r3, #0
20000e8e:	d101      	bne.n	20000e94 <pixy_read_multiple+0x44>
20000e90:	f7ff ffbc 	bl	20000e0c <shift_recieve_union>

	if((receive_buf.u16[0] != PIXY_START_WORD || receive_buf.u16[1] != PIXY_START_WORD) && i < PIXY_RECIEVE_BUFF_SIZE / 2){
20000e94:	f649 7300 	movw	r3, #40704	; 0x9f00
20000e98:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e9c:	881a      	ldrh	r2, [r3, #0]
20000e9e:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000ea2:	429a      	cmp	r2, r3
20000ea4:	d108      	bne.n	20000eb8 <pixy_read_multiple+0x68>
20000ea6:	f649 7300 	movw	r3, #40704	; 0x9f00
20000eaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000eae:	885a      	ldrh	r2, [r3, #2]
20000eb0:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000eb4:	429a      	cmp	r2, r3
20000eb6:	d002      	beq.n	20000ebe <pixy_read_multiple+0x6e>
20000eb8:	68fb      	ldr	r3, [r7, #12]
20000eba:	2b31      	cmp	r3, #49	; 0x31
20000ebc:	dd45      	ble.n	20000f4a <pixy_read_multiple+0xfa>
		//printf("Bad start bits in buffer...\n\r");
		//bad data read from successful read
		return;
	}

	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
20000ebe:	f04f 0300 	mov.w	r3, #0
20000ec2:	607b      	str	r3, [r7, #4]
20000ec4:	e036      	b.n	20000f34 <pixy_read_multiple+0xe4>
		for(buff_index = 0 ; buff_index < PIXY_UNION_U16_SIZE ; buff_index++){
20000ec6:	f04f 0300 	mov.w	r3, #0
20000eca:	60bb      	str	r3, [r7, #8]
20000ecc:	e02b      	b.n	20000f26 <pixy_read_multiple+0xd6>
			pixy_data[obj_index].u16[buff_index] = receive_buf.u16[(obj_index*PIXY_UNION_U16_SIZE) + buff_index + 1];
20000ece:	6879      	ldr	r1, [r7, #4]
20000ed0:	f8d7 c008 	ldr.w	ip, [r7, #8]
20000ed4:	687a      	ldr	r2, [r7, #4]
20000ed6:	4613      	mov	r3, r2
20000ed8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20000edc:	ebc2 0303 	rsb	r3, r2, r3
20000ee0:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000ee4:	ea4f 72d3 	mov.w	r2, r3, lsr #31
20000ee8:	4413      	add	r3, r2
20000eea:	ea4f 0363 	mov.w	r3, r3, asr #1
20000eee:	461a      	mov	r2, r3
20000ef0:	68bb      	ldr	r3, [r7, #8]
20000ef2:	4413      	add	r3, r2
20000ef4:	f103 0201 	add.w	r2, r3, #1
20000ef8:	f649 7300 	movw	r3, #40704	; 0x9f00
20000efc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f00:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
20000f04:	f649 62d4 	movw	r2, #40660	; 0x9ed4
20000f08:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000f0c:	460b      	mov	r3, r1
20000f0e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20000f12:	ebc1 0303 	rsb	r3, r1, r3
20000f16:	4463      	add	r3, ip
20000f18:	4601      	mov	r1, r0
20000f1a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		//bad data read from successful read
		return;
	}

	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
		for(buff_index = 0 ; buff_index < PIXY_UNION_U16_SIZE ; buff_index++){
20000f1e:	68bb      	ldr	r3, [r7, #8]
20000f20:	f103 0301 	add.w	r3, r3, #1
20000f24:	60bb      	str	r3, [r7, #8]
20000f26:	68bb      	ldr	r3, [r7, #8]
20000f28:	2b06      	cmp	r3, #6
20000f2a:	ddd0      	ble.n	20000ece <pixy_read_multiple+0x7e>
		//printf("Bad start bits in buffer...\n\r");
		//bad data read from successful read
		return;
	}

	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
20000f2c:	687b      	ldr	r3, [r7, #4]
20000f2e:	f103 0301 	add.w	r3, r3, #1
20000f32:	607b      	str	r3, [r7, #4]
20000f34:	687b      	ldr	r3, [r7, #4]
20000f36:	2b02      	cmp	r3, #2
20000f38:	ddc5      	ble.n	20000ec6 <pixy_read_multiple+0x76>
			pixy_data[obj_index].u16[buff_index] = receive_buf.u16[(obj_index*PIXY_UNION_U16_SIZE) + buff_index + 1];
		}
//		printf("id: %x\n\r",pixy_data[obj_index].o.id );
	}

	update_pixy_data_flag = 0;
20000f3a:	f649 63c0 	movw	r3, #40640	; 0x9ec0
20000f3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f42:	f04f 0200 	mov.w	r2, #0
20000f46:	601a      	str	r2, [r3, #0]
20000f48:	e000      	b.n	20000f4c <pixy_read_multiple+0xfc>
	if(receive_buf.u8[0] == 0){	shift_recieve_union(); }

	if((receive_buf.u16[0] != PIXY_START_WORD || receive_buf.u16[1] != PIXY_START_WORD) && i < PIXY_RECIEVE_BUFF_SIZE / 2){
		//printf("Bad start bits in buffer...\n\r");
		//bad data read from successful read
		return;
20000f4a:	bf00      	nop
		}
//		printf("id: %x\n\r",pixy_data[obj_index].o.id );
	}

	update_pixy_data_flag = 0;
}
20000f4c:	f107 0710 	add.w	r7, r7, #16
20000f50:	46bd      	mov	sp, r7
20000f52:	bd80      	pop	{r7, pc}

20000f54 <process_pixy_i2c>:


/* *
 * update the global union holding the pixy data
 * */
void process_pixy_i2c( void ){
20000f54:	b580      	push	{r7, lr}
20000f56:	af00      	add	r7, sp, #0
	switch(MSS_I2C_get_status(&g_mss_i2c1)){
20000f58:	f24a 0028 	movw	r0, #41000	; 0xa028
20000f5c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f60:	f000 fea4 	bl	20001cac <MSS_I2C_get_status>
20000f64:	4603      	mov	r3, r0
20000f66:	2b00      	cmp	r3, #0
20000f68:	d002      	beq.n	20000f70 <process_pixy_i2c+0x1c>
20000f6a:	2b01      	cmp	r3, #1
20000f6c:	d019      	beq.n	20000fa2 <process_pixy_i2c+0x4e>
20000f6e:	e009      	b.n	20000f84 <process_pixy_i2c+0x30>
		case MSS_I2C_SUCCESS:
			if (update_pixy_data_flag){
20000f70:	f649 63c0 	movw	r3, #40640	; 0x9ec0
20000f74:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f78:	681b      	ldr	r3, [r3, #0]
20000f7a:	2b00      	cmp	r3, #0
20000f7c:	d013      	beq.n	20000fa6 <process_pixy_i2c+0x52>
				pixy_read_multiple();
20000f7e:	f7ff ff67 	bl	20000e50 <pixy_read_multiple>
			}
			break;
20000f82:	e011      	b.n	20000fa8 <process_pixy_i2c+0x54>
		case MSS_I2C_IN_PROGRESS:
			break;
		case MSS_I2C_FAILED:
		case MSS_I2C_TIMED_OUT:
		default:
			printf("i2c transmission issues %x\n\r", MSS_I2C_get_status(&g_mss_i2c1));
20000f84:	f24a 0028 	movw	r0, #41000	; 0xa028
20000f88:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f8c:	f000 fe8e 	bl	20001cac <MSS_I2C_get_status>
20000f90:	4603      	mov	r3, r0
20000f92:	f249 6060 	movw	r0, #38496	; 0x9660
20000f96:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f9a:	4619      	mov	r1, r3
20000f9c:	f002 fdf6 	bl	20003b8c <printf>
20000fa0:	e002      	b.n	20000fa8 <process_pixy_i2c+0x54>
			if (update_pixy_data_flag){
				pixy_read_multiple();
			}
			break;
		case MSS_I2C_IN_PROGRESS:
			break;
20000fa2:	bf00      	nop
20000fa4:	e000      	b.n	20000fa8 <process_pixy_i2c+0x54>
	switch(MSS_I2C_get_status(&g_mss_i2c1)){
		case MSS_I2C_SUCCESS:
			if (update_pixy_data_flag){
				pixy_read_multiple();
			}
			break;
20000fa6:	bf00      	nop
		case MSS_I2C_FAILED:
		case MSS_I2C_TIMED_OUT:
		default:
			printf("i2c transmission issues %x\n\r", MSS_I2C_get_status(&g_mss_i2c1));
	}//switch
}
20000fa8:	bd80      	pop	{r7, pc}
20000faa:	bf00      	nop

20000fac <init_ideal_pixy_dots>:

/* *
 * The desired follower bot's relative x-coordinate
 * */
void init_ideal_pixy_dots( void ){
20000fac:	b480      	push	{r7}
20000fae:	af00      	add	r7, sp, #0
	pixy_ideal_green.o.sync = 0;
20000fb0:	f649 63c4 	movw	r3, #40644	; 0x9ec4
20000fb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fb8:	f04f 0200 	mov.w	r2, #0
20000fbc:	801a      	strh	r2, [r3, #0]
	pixy_ideal_green.o.crc = 0;
20000fbe:	f649 63c4 	movw	r3, #40644	; 0x9ec4
20000fc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fc6:	f04f 0200 	mov.w	r2, #0
20000fca:	805a      	strh	r2, [r3, #2]

	pixy_ideal_green.o.id = 2;
20000fcc:	f649 63c4 	movw	r3, #40644	; 0x9ec4
20000fd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fd4:	f04f 0202 	mov.w	r2, #2
20000fd8:	809a      	strh	r2, [r3, #4]

	pixy_ideal_green.o.x = 260;
20000fda:	f649 63c4 	movw	r3, #40644	; 0x9ec4
20000fde:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fe2:	f44f 7282 	mov.w	r2, #260	; 0x104
20000fe6:	80da      	strh	r2, [r3, #6]
	pixy_ideal_green.o.y = 67;
20000fe8:	f649 63c4 	movw	r3, #40644	; 0x9ec4
20000fec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ff0:	f04f 0243 	mov.w	r2, #67	; 0x43
20000ff4:	811a      	strh	r2, [r3, #8]

	pixy_ideal_green.o.width = 25;
20000ff6:	f649 63c4 	movw	r3, #40644	; 0x9ec4
20000ffa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ffe:	f04f 0219 	mov.w	r2, #25
20001002:	815a      	strh	r2, [r3, #10]
	pixy_ideal_green.o.height = 24;
20001004:	f649 63c4 	movw	r3, #40644	; 0x9ec4
20001008:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000100c:	f04f 0218 	mov.w	r2, #24
20001010:	819a      	strh	r2, [r3, #12]
}
20001012:	46bd      	mov	sp, r7
20001014:	bc80      	pop	{r7}
20001016:	4770      	bx	lr

20001018 <pixy_x_err>:

/* *
 * returns the magnitude and direction of the follower
 * bot's x-coordinate offset
 * */
int pixy_x_err( unsigned int *mag, unsigned int *dir){
20001018:	b580      	push	{r7, lr}
2000101a:	b084      	sub	sp, #16
2000101c:	af00      	add	r7, sp, #0
2000101e:	6078      	str	r0, [r7, #4]
20001020:	6039      	str	r1, [r7, #0]
	int obj_index;

	//look for desired object
	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
20001022:	f04f 0300 	mov.w	r3, #0
20001026:	60bb      	str	r3, [r7, #8]
20001028:	e013      	b.n	20001052 <pixy_x_err+0x3a>
		if (pixy_data[obj_index].o.id == 2){
2000102a:	68b9      	ldr	r1, [r7, #8]
2000102c:	f649 62d4 	movw	r2, #40660	; 0x9ed4
20001030:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001034:	460b      	mov	r3, r1
20001036:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000103a:	ebc1 0303 	rsb	r3, r1, r3
2000103e:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001042:	4413      	add	r3, r2
20001044:	889b      	ldrh	r3, [r3, #4]
20001046:	2b02      	cmp	r3, #2
20001048:	d007      	beq.n	2000105a <pixy_x_err+0x42>
 * */
int pixy_x_err( unsigned int *mag, unsigned int *dir){
	int obj_index;

	//look for desired object
	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
2000104a:	68bb      	ldr	r3, [r7, #8]
2000104c:	f103 0301 	add.w	r3, r3, #1
20001050:	60bb      	str	r3, [r7, #8]
20001052:	68bb      	ldr	r3, [r7, #8]
20001054:	2b02      	cmp	r3, #2
20001056:	dde8      	ble.n	2000102a <pixy_x_err+0x12>
20001058:	e000      	b.n	2000105c <pixy_x_err+0x44>
		if (pixy_data[obj_index].o.id == 2){
			break;
2000105a:	bf00      	nop
		}
	}
	printf("obj_index: %x\n\r",obj_index);
2000105c:	f249 6080 	movw	r0, #38528	; 0x9680
20001060:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001064:	68b9      	ldr	r1, [r7, #8]
20001066:	f002 fd91 	bl	20003b8c <printf>
	//return if no object was found
	if(obj_index == PIXY_OBJECT_COUNT){
2000106a:	68bb      	ldr	r3, [r7, #8]
2000106c:	2b03      	cmp	r3, #3
2000106e:	d10a      	bne.n	20001086 <pixy_x_err+0x6e>
		*mag = 0;
20001070:	687b      	ldr	r3, [r7, #4]
20001072:	f04f 0200 	mov.w	r2, #0
20001076:	601a      	str	r2, [r3, #0]
		*dir = 0;
20001078:	683b      	ldr	r3, [r7, #0]
2000107a:	f04f 0200 	mov.w	r2, #0
2000107e:	601a      	str	r2, [r3, #0]
		return 1;
20001080:	f04f 0301 	mov.w	r3, #1
20001084:	e03a      	b.n	200010fc <pixy_x_err+0xe4>
	}

	int err = pixy_ideal_green.o.x - pixy_data[obj_index].o.x;
20001086:	f649 63c4 	movw	r3, #40644	; 0x9ec4
2000108a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000108e:	88db      	ldrh	r3, [r3, #6]
20001090:	4618      	mov	r0, r3
20001092:	68b9      	ldr	r1, [r7, #8]
20001094:	f649 62d4 	movw	r2, #40660	; 0x9ed4
20001098:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000109c:	460b      	mov	r3, r1
2000109e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200010a2:	ebc1 0303 	rsb	r3, r1, r3
200010a6:	ea4f 0343 	mov.w	r3, r3, lsl #1
200010aa:	4413      	add	r3, r2
200010ac:	88db      	ldrh	r3, [r3, #6]
200010ae:	ebc3 0300 	rsb	r3, r3, r0
200010b2:	60fb      	str	r3, [r7, #12]

	if(err < -5){
200010b4:	68fb      	ldr	r3, [r7, #12]
200010b6:	f113 0f05 	cmn.w	r3, #5
200010ba:	da0a      	bge.n	200010d2 <pixy_x_err+0xba>
		*mag = -err;
200010bc:	68fb      	ldr	r3, [r7, #12]
200010be:	f1c3 0300 	rsb	r3, r3, #0
200010c2:	461a      	mov	r2, r3
200010c4:	687b      	ldr	r3, [r7, #4]
200010c6:	601a      	str	r2, [r3, #0]
		*dir = 2;
200010c8:	683b      	ldr	r3, [r7, #0]
200010ca:	f04f 0202 	mov.w	r2, #2
200010ce:	601a      	str	r2, [r3, #0]
200010d0:	e012      	b.n	200010f8 <pixy_x_err+0xe0>
	}
	else if (err > 5){
200010d2:	68fb      	ldr	r3, [r7, #12]
200010d4:	2b05      	cmp	r3, #5
200010d6:	dd07      	ble.n	200010e8 <pixy_x_err+0xd0>
		*mag = err;
200010d8:	68fa      	ldr	r2, [r7, #12]
200010da:	687b      	ldr	r3, [r7, #4]
200010dc:	601a      	str	r2, [r3, #0]
		*dir = 1;
200010de:	683b      	ldr	r3, [r7, #0]
200010e0:	f04f 0201 	mov.w	r2, #1
200010e4:	601a      	str	r2, [r3, #0]
200010e6:	e007      	b.n	200010f8 <pixy_x_err+0xe0>
	}
	else{
		*dir = 0;
200010e8:	683b      	ldr	r3, [r7, #0]
200010ea:	f04f 0200 	mov.w	r2, #0
200010ee:	601a      	str	r2, [r3, #0]
		*mag = 0;
200010f0:	687b      	ldr	r3, [r7, #4]
200010f2:	f04f 0200 	mov.w	r2, #0
200010f6:	601a      	str	r2, [r3, #0]
	}
	return 1;
200010f8:	f04f 0301 	mov.w	r3, #1
}
200010fc:	4618      	mov	r0, r3
200010fe:	f107 0710 	add.w	r7, r7, #16
20001102:	46bd      	mov	sp, r7
20001104:	bd80      	pop	{r7, pc}
20001106:	bf00      	nop

20001108 <start_hardware_cont_timer>:

/* *
 * setup a continuous hardware timer with interrupt that reads
 * */
void start_hardware_cont_timer( void ){
20001108:	b580      	push	{r7, lr}
2000110a:	af00      	add	r7, sp, #0
	MSS_TIM1_init(MSS_TIMER_PERIODIC_MODE);
2000110c:	f04f 0000 	mov.w	r0, #0
20001110:	f7ff fdfe 	bl	20000d10 <MSS_TIM1_init>
	MSS_TIM1_load_background(PIXY_READ_PERIOD);
20001114:	f248 4080 	movw	r0, #33920	; 0x8480
20001118:	f2c0 001e 	movt	r0, #30
2000111c:	f7ff fe48 	bl	20000db0 <MSS_TIM1_load_background>
	MSS_TIM1_start();
20001120:	f7ff fe38 	bl	20000d94 <MSS_TIM1_start>
	MSS_TIM1_enable_irq();
20001124:	f7ff fe54 	bl	20000dd0 <MSS_TIM1_enable_irq>
}
20001128:	bd80      	pop	{r7, pc}
2000112a:	bf00      	nop

2000112c <Timer1_IRQHandler>:

/* *
 * hardware timer down counting at 100MHz
 * hardware timer down counting
 * */
void Timer1_IRQHandler( void ){
2000112c:	b580      	push	{r7, lr}
2000112e:	b082      	sub	sp, #8
20001130:	af02      	add	r7, sp, #8
	MSS_I2C_read(&g_mss_i2c1, PIXY_I2C_DEFAULT_ADDR, receive_buf.u8, PIXY_RECIEVE_BUFF_SIZE, MSS_I2C_RELEASE_BUS);
20001132:	f04f 0300 	mov.w	r3, #0
20001136:	9300      	str	r3, [sp, #0]
20001138:	f24a 0028 	movw	r0, #41000	; 0xa028
2000113c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001140:	f04f 0154 	mov.w	r1, #84	; 0x54
20001144:	f649 7200 	movw	r2, #40704	; 0x9f00
20001148:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000114c:	f04f 033a 	mov.w	r3, #58	; 0x3a
20001150:	f001 fb04 	bl	2000275c <MSS_I2C_read>
	MSS_TIM1_clear_irq();
20001154:	f7ff fe4c 	bl	20000df0 <MSS_TIM1_clear_irq>
	update_pixy_data_flag = 1;
20001158:	f649 63c0 	movw	r3, #40640	; 0x9ec0
2000115c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001160:	f04f 0201 	mov.w	r2, #1
20001164:	601a      	str	r2, [r3, #0]
}
20001166:	46bd      	mov	sp, r7
20001168:	bd80      	pop	{r7, pc}
2000116a:	bf00      	nop

2000116c <_close>:
 * Close a file.
 */
int _close(int file)
{
    return -1;
}
2000116c:	f04f 30ff 	mov.w	r0, #4294967295
20001170:	4770      	bx	lr
20001172:	bf00      	nop

20001174 <_exit>:
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
}
20001174:	e7fe      	b.n	20001174 <_exit>
20001176:	bf00      	nop

20001178 <_fstat>:
/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    st->st_mode = S_IFCHR;
20001178:	f44f 5300 	mov.w	r3, #8192	; 0x2000
2000117c:	604b      	str	r3, [r1, #4]
    return 0;
}
2000117e:	f04f 0000 	mov.w	r0, #0
20001182:	4770      	bx	lr

20001184 <_getpid>:
 * Process-ID
 */
int _getpid(void)
{
    return 1;
}
20001184:	f04f 0001 	mov.w	r0, #1
20001188:	4770      	bx	lr
2000118a:	bf00      	nop

2000118c <_isatty>:
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    return 1;
}
2000118c:	f04f 0001 	mov.w	r0, #1
20001190:	4770      	bx	lr
20001192:	bf00      	nop

20001194 <_lseek>:
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    return 0;
}
20001194:	f04f 0000 	mov.w	r0, #0
20001198:	4770      	bx	lr
2000119a:	bf00      	nop

2000119c <_open>:
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    return -1;
}
2000119c:	f04f 30ff 	mov.w	r0, #4294967295
200011a0:	4770      	bx	lr
200011a2:	bf00      	nop

200011a4 <_read>:
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    return 0;
}
200011a4:	f04f 0000 	mov.w	r0, #0
200011a8:	4770      	bx	lr
200011aa:	bf00      	nop

200011ac <_stat>:
/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    st->st_mode = S_IFCHR;
200011ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
200011b0:	604b      	str	r3, [r1, #4]
    return 0;
}
200011b2:	f04f 0000 	mov.w	r0, #0
200011b6:	4770      	bx	lr

200011b8 <_times>:
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    return -1;
}
200011b8:	f04f 30ff 	mov.w	r0, #4294967295
200011bc:	4770      	bx	lr
200011be:	bf00      	nop

200011c0 <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
200011c0:	b508      	push	{r3, lr}
    errno = ECHILD;
200011c2:	f002 fc4b 	bl	20003a5c <__errno>
200011c6:	f04f 030a 	mov.w	r3, #10
200011ca:	6003      	str	r3, [r0, #0]
    return -1;
}
200011cc:	f04f 30ff 	mov.w	r0, #4294967295
200011d0:	bd08      	pop	{r3, pc}
200011d2:	bf00      	nop

200011d4 <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
200011d4:	b508      	push	{r3, lr}
    errno = ENOENT;
200011d6:	f002 fc41 	bl	20003a5c <__errno>
200011da:	f04f 0302 	mov.w	r3, #2
200011de:	6003      	str	r3, [r0, #0]
    return -1;
}
200011e0:	f04f 30ff 	mov.w	r0, #4294967295
200011e4:	bd08      	pop	{r3, pc}
200011e6:	bf00      	nop

200011e8 <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
200011e8:	b508      	push	{r3, lr}
    errno = EMLINK;
200011ea:	f002 fc37 	bl	20003a5c <__errno>
200011ee:	f04f 031f 	mov.w	r3, #31
200011f2:	6003      	str	r3, [r0, #0]
    return -1;
}
200011f4:	f04f 30ff 	mov.w	r0, #4294967295
200011f8:	bd08      	pop	{r3, pc}
200011fa:	bf00      	nop

200011fc <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
200011fc:	b508      	push	{r3, lr}
    errno = EINVAL;
200011fe:	f002 fc2d 	bl	20003a5c <__errno>
20001202:	f04f 0316 	mov.w	r3, #22
20001206:	6003      	str	r3, [r0, #0]
    return -1;
}
20001208:	f04f 30ff 	mov.w	r0, #4294967295
2000120c:	bd08      	pop	{r3, pc}
2000120e:	bf00      	nop

20001210 <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
20001210:	b508      	push	{r3, lr}
    errno = EAGAIN;
20001212:	f002 fc23 	bl	20003a5c <__errno>
20001216:	f04f 030b 	mov.w	r3, #11
2000121a:	6003      	str	r3, [r0, #0]
    return -1;
}
2000121c:	f04f 30ff 	mov.w	r0, #4294967295
20001220:	bd08      	pop	{r3, pc}
20001222:	bf00      	nop

20001224 <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
20001224:	b508      	push	{r3, lr}
    errno = ENOMEM;
20001226:	f002 fc19 	bl	20003a5c <__errno>
2000122a:	f04f 030c 	mov.w	r3, #12
2000122e:	6003      	str	r3, [r0, #0]
    return -1;
}
20001230:	f04f 30ff 	mov.w	r0, #4294967295
20001234:	bd08      	pop	{r3, pc}
20001236:	bf00      	nop

20001238 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20001238:	b538      	push	{r3, r4, r5, lr}
2000123a:	4615      	mov	r5, r2
2000123c:	461c      	mov	r4, r3
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
2000123e:	f649 6380 	movw	r3, #40576	; 0x9e80
20001242:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001246:	681b      	ldr	r3, [r3, #0]
20001248:	b983      	cbnz	r3, 2000126c <_write_r+0x34>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
2000124a:	f649 708c 	movw	r0, #40844	; 0x9f8c
2000124e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001252:	f44f 4161 	mov.w	r1, #57600	; 0xe100
20001256:	f04f 0203 	mov.w	r2, #3
2000125a:	f000 fc7f 	bl	20001b5c <MSS_UART_init>
        g_stdio_uart_init_done = 1;
2000125e:	f649 6380 	movw	r3, #40576	; 0x9e80
20001262:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001266:	f04f 0201 	mov.w	r2, #1
2000126a:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
2000126c:	f649 708c 	movw	r0, #40844	; 0x9f8c
20001270:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001274:	4629      	mov	r1, r5
20001276:	4622      	mov	r2, r4
20001278:	f000 f834 	bl	200012e4 <MSS_UART_polled_tx>
    
    return len;
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
2000127c:	4620      	mov	r0, r4
2000127e:	bd38      	pop	{r3, r4, r5, pc}

20001280 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
20001280:	b508      	push	{r3, lr}
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
20001282:	f649 6380 	movw	r3, #40576	; 0x9e80
20001286:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000128a:	685b      	ldr	r3, [r3, #4]
2000128c:	b943      	cbnz	r3, 200012a0 <_sbrk+0x20>
    {
      heap_end = &_end;
2000128e:	f649 6380 	movw	r3, #40576	; 0x9e80
20001292:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001296:	f24a 02a0 	movw	r2, #41120	; 0xa0a0
2000129a:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000129e:	605a      	str	r2, [r3, #4]
    }
    
    prev_heap_end = heap_end;
200012a0:	f649 6380 	movw	r3, #40576	; 0x9e80
200012a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012a8:	685a      	ldr	r2, [r3, #4]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
200012aa:	f3ef 8308 	mrs	r3, MSP
    if (heap_end + incr > stack_ptr)
200012ae:	4410      	add	r0, r2
200012b0:	4283      	cmp	r3, r0
200012b2:	d20f      	bcs.n	200012d4 <_sbrk+0x54>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
200012b4:	f04f 0000 	mov.w	r0, #0
200012b8:	f04f 0101 	mov.w	r1, #1
200012bc:	f249 6290 	movw	r2, #38544	; 0x9690
200012c0:	f2c2 0200 	movt	r2, #8192	; 0x2000
200012c4:	f04f 0319 	mov.w	r3, #25
200012c8:	f7ff ffb6 	bl	20001238 <_write_r>
      _exit (1);
200012cc:	f04f 0001 	mov.w	r0, #1
200012d0:	f7ff ff50 	bl	20001174 <_exit>
    }
  
    heap_end += incr;
200012d4:	f649 6380 	movw	r3, #40576	; 0x9e80
200012d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012dc:	6058      	str	r0, [r3, #4]
    return (caddr_t) prev_heap_end;
}
200012de:	4610      	mov	r0, r2
200012e0:	bd08      	pop	{r3, pc}
200012e2:	bf00      	nop

200012e4 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
200012e4:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
    uint32_t char_idx = 0U;
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200012e8:	f649 738c 	movw	r3, #40844	; 0x9f8c
200012ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012f0:	4298      	cmp	r0, r3
200012f2:	d006      	beq.n	20001302 <MSS_UART_polled_tx+0x1e>
200012f4:	f649 7364 	movw	r3, #40804	; 0x9f64
200012f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012fc:	4298      	cmp	r0, r3
200012fe:	d000      	beq.n	20001302 <MSS_UART_polled_tx+0x1e>
20001300:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20001302:	b901      	cbnz	r1, 20001306 <MSS_UART_polled_tx+0x22>
20001304:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20001306:	b902      	cbnz	r2, 2000130a <MSS_UART_polled_tx+0x26>
20001308:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000130a:	f649 738c 	movw	r3, #40844	; 0x9f8c
2000130e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001312:	4298      	cmp	r0, r3
20001314:	d005      	beq.n	20001322 <MSS_UART_polled_tx+0x3e>
20001316:	f649 7364 	movw	r3, #40804	; 0x9f64
2000131a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000131e:	4298      	cmp	r0, r3
20001320:	d133      	bne.n	2000138a <MSS_UART_polled_tx+0xa6>
20001322:	1e13      	subs	r3, r2, #0
20001324:	bf18      	it	ne
20001326:	2301      	movne	r3, #1
20001328:	2900      	cmp	r1, #0
2000132a:	bf0c      	ite	eq
2000132c:	2300      	moveq	r3, #0
2000132e:	f003 0301 	andne.w	r3, r3, #1
20001332:	2b00      	cmp	r3, #0
20001334:	d029      	beq.n	2000138a <MSS_UART_polled_tx+0xa6>
20001336:	f04f 0700 	mov.w	r7, #0
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
2000133a:	46b8      	mov	r8, r7
            if( status & MSS_UART_THRE )
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
2000133c:	f04f 0a10 	mov.w	sl, #16
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20001340:	6803      	ldr	r3, [r0, #0]
20001342:	7d1b      	ldrb	r3, [r3, #20]
            this_uart->status |= status;
20001344:	f890 c00a 	ldrb.w	ip, [r0, #10]
20001348:	ea43 0c0c 	orr.w	ip, r3, ip
2000134c:	f880 c00a 	strb.w	ip, [r0, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20001350:	f013 0f20 	tst.w	r3, #32
20001354:	d017      	beq.n	20001386 <MSS_UART_polled_tx+0xa2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20001356:	2a0f      	cmp	r2, #15
20001358:	d904      	bls.n	20001364 <MSS_UART_polled_tx+0x80>
2000135a:	4656      	mov	r6, sl
2000135c:	46bc      	mov	ip, r7
2000135e:	4643      	mov	r3, r8

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20001360:	440f      	add	r7, r1
20001362:	e004      	b.n	2000136e <MSS_UART_polled_tx+0x8a>
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001364:	b90a      	cbnz	r2, 2000136a <MSS_UART_polled_tx+0x86>
20001366:	4643      	mov	r3, r8
20001368:	e00b      	b.n	20001382 <MSS_UART_polled_tx+0x9e>
2000136a:	4616      	mov	r6, r2
2000136c:	e7f6      	b.n	2000135c <MSS_UART_polled_tx+0x78>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
2000136e:	6804      	ldr	r4, [r0, #0]
20001370:	5cfd      	ldrb	r5, [r7, r3]
20001372:	7025      	strb	r5, [r4, #0]
20001374:	f10c 0c01 	add.w	ip, ip, #1
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001378:	f103 0301 	add.w	r3, r3, #1
2000137c:	429e      	cmp	r6, r3
2000137e:	d8f6      	bhi.n	2000136e <MSS_UART_polled_tx+0x8a>
20001380:	4667      	mov	r7, ip
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20001382:	ebc3 0202 	rsb	r2, r3, r2
            }
        }while( tx_size );
20001386:	2a00      	cmp	r2, #0
20001388:	d1da      	bne.n	20001340 <MSS_UART_polled_tx+0x5c>
    }
}
2000138a:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
2000138e:	4770      	bx	lr

20001390 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
20001390:	b4f0      	push	{r4, r5, r6, r7}
    uint32_t char_idx = 0U;
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001392:	f649 738c 	movw	r3, #40844	; 0x9f8c
20001396:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000139a:	4298      	cmp	r0, r3
2000139c:	d006      	beq.n	200013ac <MSS_UART_polled_tx_string+0x1c>
2000139e:	f649 7364 	movw	r3, #40804	; 0x9f64
200013a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013a6:	4298      	cmp	r0, r3
200013a8:	d000      	beq.n	200013ac <MSS_UART_polled_tx_string+0x1c>
200013aa:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
200013ac:	b901      	cbnz	r1, 200013b0 <MSS_UART_polled_tx_string+0x20>
200013ae:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200013b0:	f649 738c 	movw	r3, #40844	; 0x9f8c
200013b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013b8:	4298      	cmp	r0, r3
200013ba:	d005      	beq.n	200013c8 <MSS_UART_polled_tx_string+0x38>
200013bc:	f649 7364 	movw	r3, #40804	; 0x9f64
200013c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013c4:	4298      	cmp	r0, r3
200013c6:	d128      	bne.n	2000141a <MSS_UART_polled_tx_string+0x8a>
200013c8:	b339      	cbz	r1, 2000141a <MSS_UART_polled_tx_string+0x8a>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
200013ca:	780d      	ldrb	r5, [r1, #0]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
200013cc:	b32d      	cbz	r5, 2000141a <MSS_UART_polled_tx_string+0x8a>
200013ce:	f04f 0c00 	mov.w	ip, #0

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
200013d2:	4666      	mov	r6, ip
         */
        while ( 0U != data_byte )
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
200013d4:	6804      	ldr	r4, [r0, #0]
200013d6:	7d23      	ldrb	r3, [r4, #20]
                this_uart->status |= status;
200013d8:	7a82      	ldrb	r2, [r0, #10]
200013da:	ea43 0202 	orr.w	r2, r3, r2
200013de:	7282      	strb	r2, [r0, #10]
            } while ( !( status & MSS_UART_THRE ) );
200013e0:	f013 0f20 	tst.w	r3, #32
200013e4:	d0f7      	beq.n	200013d6 <MSS_UART_polled_tx_string+0x46>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
200013e6:	b1c5      	cbz	r5, 2000141a <MSS_UART_polled_tx_string+0x8a>
200013e8:	4633      	mov	r3, r6
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
                ++fill_size;
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
200013ea:	eb01 070c 	add.w	r7, r1, ip
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
200013ee:	6802      	ldr	r2, [r0, #0]
200013f0:	b2ed      	uxtb	r5, r5
200013f2:	7015      	strb	r5, [r2, #0]
                ++fill_size;
200013f4:	f103 0301 	add.w	r3, r3, #1
200013f8:	eb03 040c 	add.w	r4, r3, ip
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
200013fc:	5cfd      	ldrb	r5, [r7, r3]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
200013fe:	2b0f      	cmp	r3, #15
20001400:	bf8c      	ite	hi
20001402:	2200      	movhi	r2, #0
20001404:	2201      	movls	r2, #1
20001406:	2d00      	cmp	r5, #0
20001408:	bf0c      	ite	eq
2000140a:	2200      	moveq	r2, #0
2000140c:	f002 0201 	andne.w	r2, r2, #1
20001410:	2a00      	cmp	r2, #0
20001412:	d1ec      	bne.n	200013ee <MSS_UART_polled_tx_string+0x5e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20001414:	b10d      	cbz	r5, 2000141a <MSS_UART_polled_tx_string+0x8a>
20001416:	46a4      	mov	ip, r4
20001418:	e7dc      	b.n	200013d4 <MSS_UART_polled_tx_string+0x44>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
2000141a:	bcf0      	pop	{r4, r5, r6, r7}
2000141c:	4770      	bx	lr
2000141e:	bf00      	nop

20001420 <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20001420:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001422:	f649 738c 	movw	r3, #40844	; 0x9f8c
20001426:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000142a:	4298      	cmp	r0, r3
2000142c:	d006      	beq.n	2000143c <MSS_UART_irq_tx+0x1c>
2000142e:	f649 7364 	movw	r3, #40804	; 0x9f64
20001432:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001436:	4298      	cmp	r0, r3
20001438:	d000      	beq.n	2000143c <MSS_UART_irq_tx+0x1c>
2000143a:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
2000143c:	b901      	cbnz	r1, 20001440 <MSS_UART_irq_tx+0x20>
2000143e:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20001440:	b90a      	cbnz	r2, 20001446 <MSS_UART_irq_tx+0x26>
20001442:	be00      	bkpt	0x0000
20001444:	e036      	b.n	200014b4 <MSS_UART_irq_tx+0x94>

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
20001446:	2900      	cmp	r1, #0
20001448:	d034      	beq.n	200014b4 <MSS_UART_irq_tx+0x94>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
2000144a:	f649 738c 	movw	r3, #40844	; 0x9f8c
2000144e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001452:	4298      	cmp	r0, r3
20001454:	d005      	beq.n	20001462 <MSS_UART_irq_tx+0x42>
20001456:	f649 7364 	movw	r3, #40804	; 0x9f64
2000145a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000145e:	4298      	cmp	r0, r3
20001460:	d128      	bne.n	200014b4 <MSS_UART_irq_tx+0x94>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
20001462:	60c1      	str	r1, [r0, #12]
        this_uart->tx_buff_size = tx_size;
20001464:	6102      	str	r2, [r0, #16]
        this_uart->tx_idx = (uint16_t)0;
20001466:	f04f 0300 	mov.w	r3, #0
2000146a:	6143      	str	r3, [r0, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
2000146c:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000146e:	b219      	sxth	r1, r3
20001470:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001474:	f003 031f 	and.w	r3, r3, #31
20001478:	f04f 0201 	mov.w	r2, #1
2000147c:	fa02 f403 	lsl.w	r4, r2, r3
20001480:	f24e 1300 	movw	r3, #57600	; 0xe100
20001484:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001488:	f101 0160 	add.w	r1, r1, #96	; 0x60
2000148c:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
20001490:	f241 61c9 	movw	r1, #5833	; 0x16c9
20001494:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001498:	6201      	str	r1, [r0, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
2000149a:	6841      	ldr	r1, [r0, #4]
2000149c:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
200014a0:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200014a2:	b208      	sxth	r0, r1
200014a4:	ea4f 1050 	mov.w	r0, r0, lsr #5
200014a8:	f001 011f 	and.w	r1, r1, #31
200014ac:	fa02 f201 	lsl.w	r2, r2, r1
200014b0:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
200014b4:	bc10      	pop	{r4}
200014b6:	4770      	bx	lr

200014b8 <MSS_UART_tx_complete>:
)
{
    int8_t ret_value = 0;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200014b8:	f649 738c 	movw	r3, #40844	; 0x9f8c
200014bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014c0:	4298      	cmp	r0, r3
200014c2:	d009      	beq.n	200014d8 <MSS_UART_tx_complete+0x20>
200014c4:	f649 7364 	movw	r3, #40804	; 0x9f64
200014c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014cc:	4298      	cmp	r0, r3
200014ce:	d003      	beq.n	200014d8 <MSS_UART_tx_complete+0x20>
200014d0:	be00      	bkpt	0x0000
200014d2:	f04f 0000 	mov.w	r0, #0
200014d6:	4770      	bx	lr

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
200014d8:	6803      	ldr	r3, [r0, #0]
200014da:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
200014dc:	7a82      	ldrb	r2, [r0, #10]
200014de:	ea43 0202 	orr.w	r2, r3, r2
200014e2:	7282      	strb	r2, [r0, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
200014e4:	6902      	ldr	r2, [r0, #16]
200014e6:	b112      	cbz	r2, 200014ee <MSS_UART_tx_complete+0x36>
200014e8:	f04f 0000 	mov.w	r0, #0
200014ec:	4770      	bx	lr
200014ee:	f3c3 1080 	ubfx	r0, r3, #6, #1
        {
            ret_value = (int8_t)1;
        }
    }
    return ret_value;
}
200014f2:	4770      	bx	lr

200014f4 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
200014f4:	b410      	push	{r4}
200014f6:	4603      	mov	r3, r0
    size_t rx_size = 0U;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200014f8:	f649 708c 	movw	r0, #40844	; 0x9f8c
200014fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001500:	4283      	cmp	r3, r0
20001502:	d006      	beq.n	20001512 <MSS_UART_get_rx+0x1e>
20001504:	f649 7064 	movw	r0, #40804	; 0x9f64
20001508:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000150c:	4283      	cmp	r3, r0
2000150e:	d000      	beq.n	20001512 <MSS_UART_get_rx+0x1e>
20001510:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
20001512:	b901      	cbnz	r1, 20001516 <MSS_UART_get_rx+0x22>
20001514:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
20001516:	b902      	cbnz	r2, 2000151a <MSS_UART_get_rx+0x26>
20001518:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000151a:	f649 708c 	movw	r0, #40844	; 0x9f8c
2000151e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001522:	4283      	cmp	r3, r0
20001524:	d005      	beq.n	20001532 <MSS_UART_get_rx+0x3e>
20001526:	f649 7064 	movw	r0, #40804	; 0x9f64
2000152a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000152e:	4283      	cmp	r3, r0
20001530:	d12a      	bne.n	20001588 <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
20001532:	1e10      	subs	r0, r2, #0
20001534:	bf18      	it	ne
20001536:	2001      	movne	r0, #1

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( rx_buff != ((uint8_t *)0) );
    ASSERT( buff_size > 0U );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001538:	2900      	cmp	r1, #0
2000153a:	bf0c      	ite	eq
2000153c:	2400      	moveq	r4, #0
2000153e:	f000 0401 	andne.w	r4, r0, #1
20001542:	b30c      	cbz	r4, 20001588 <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
20001544:	681c      	ldr	r4, [r3, #0]
20001546:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
2000154a:	7a9c      	ldrb	r4, [r3, #10]
2000154c:	ea4c 0404 	orr.w	r4, ip, r4
20001550:	729c      	strb	r4, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20001552:	ea1c 0f00 	tst.w	ip, r0
20001556:	d017      	beq.n	20001588 <MSS_UART_get_rx+0x94>
20001558:	f04f 0000 	mov.w	r0, #0
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
2000155c:	681c      	ldr	r4, [r3, #0]
2000155e:	f894 c000 	ldrb.w	ip, [r4]
20001562:	f801 c000 	strb.w	ip, [r1, r0]
            ++rx_size;
20001566:	f100 0001 	add.w	r0, r0, #1
            status = this_uart->hw_reg->LSR;
2000156a:	681c      	ldr	r4, [r3, #0]
2000156c:	f894 c014 	ldrb.w	ip, [r4, #20]
            this_uart->status |= status;
20001570:	7a9c      	ldrb	r4, [r3, #10]
20001572:	ea4c 0404 	orr.w	r4, ip, r4
20001576:	729c      	strb	r4, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20001578:	4282      	cmp	r2, r0
2000157a:	bf94      	ite	ls
2000157c:	2400      	movls	r4, #0
2000157e:	f00c 0401 	andhi.w	r4, ip, #1
20001582:	2c00      	cmp	r4, #0
20001584:	d1ea      	bne.n	2000155c <MSS_UART_get_rx+0x68>
20001586:	e001      	b.n	2000158c <MSS_UART_get_rx+0x98>
20001588:	f04f 0000 	mov.w	r0, #0
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
}
2000158c:	bc10      	pop	{r4}
2000158e:	4770      	bx	lr

20001590 <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
20001590:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001592:	f649 738c 	movw	r3, #40844	; 0x9f8c
20001596:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000159a:	4298      	cmp	r0, r3
2000159c:	d007      	beq.n	200015ae <MSS_UART_enable_irq+0x1e>
2000159e:	f649 7364 	movw	r3, #40804	; 0x9f64
200015a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015a6:	4298      	cmp	r0, r3
200015a8:	d001      	beq.n	200015ae <MSS_UART_enable_irq+0x1e>
200015aa:	be00      	bkpt	0x0000
200015ac:	e022      	b.n	200015f4 <MSS_UART_enable_irq+0x64>

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
200015ae:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200015b0:	fa0f fc83 	sxth.w	ip, r3
200015b4:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
200015b8:	f003 031f 	and.w	r3, r3, #31
200015bc:	f04f 0201 	mov.w	r2, #1
200015c0:	fa02 f403 	lsl.w	r4, r2, r3
200015c4:	f24e 1300 	movw	r3, #57600	; 0xe100
200015c8:	f2ce 0300 	movt	r3, #57344	; 0xe000
200015cc:	f10c 0c60 	add.w	ip, ip, #96	; 0x60
200015d0:	f843 402c 	str.w	r4, [r3, ip, lsl #2]
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
200015d4:	6804      	ldr	r4, [r0, #0]
200015d6:	f894 c004 	ldrb.w	ip, [r4, #4]
200015da:	ea41 010c 	orr.w	r1, r1, ip
200015de:	7121      	strb	r1, [r4, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
200015e0:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200015e2:	b208      	sxth	r0, r1
200015e4:	ea4f 1050 	mov.w	r0, r0, lsr #5
200015e8:	f001 011f 	and.w	r1, r1, #31
200015ec:	fa02 f201 	lsl.w	r2, r2, r1
200015f0:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
200015f4:	bc10      	pop	{r4}
200015f6:	4770      	bx	lr

200015f8 <MSS_UART_disable_irq>:
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200015f8:	f649 738c 	movw	r3, #40844	; 0x9f8c
200015fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001600:	4298      	cmp	r0, r3
20001602:	d007      	beq.n	20001614 <MSS_UART_disable_irq+0x1c>
20001604:	f649 7364 	movw	r3, #40804	; 0x9f64
20001608:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000160c:	4298      	cmp	r0, r3
2000160e:	d001      	beq.n	20001614 <MSS_UART_disable_irq+0x1c>
20001610:	be00      	bkpt	0x0000
20001612:	4770      	bx	lr
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
20001614:	6803      	ldr	r3, [r0, #0]
20001616:	791a      	ldrb	r2, [r3, #4]
20001618:	ea22 0201 	bic.w	r2, r2, r1
2000161c:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
2000161e:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001620:	b218      	sxth	r0, r3
20001622:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001626:	f003 031f 	and.w	r3, r3, #31
2000162a:	f04f 0201 	mov.w	r2, #1
2000162e:	fa02 f203 	lsl.w	r2, r2, r3
20001632:	f24e 1300 	movw	r3, #57600	; 0xe100
20001636:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000163a:	f100 0c60 	add.w	ip, r0, #96	; 0x60
2000163e:	f843 202c 	str.w	r2, [r3, ip, lsl #2]

        if( irq_mask == IIRF_MASK )
20001642:	290f      	cmp	r1, #15
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20001644:	bf01      	itttt	eq
20001646:	f24e 1300 	movweq	r3, #57600	; 0xe100
2000164a:	f2ce 0300 	movteq	r3, #57344	; 0xe000
2000164e:	3020      	addeq	r0, #32
20001650:	f843 2020 	streq.w	r2, [r3, r0, lsl #2]
20001654:	4770      	bx	lr
20001656:	bf00      	nop

20001658 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20001658:	b508      	push	{r3, lr}
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000165a:	f649 738c 	movw	r3, #40844	; 0x9f8c
2000165e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001662:	4298      	cmp	r0, r3
20001664:	d007      	beq.n	20001676 <MSS_UART_isr+0x1e>
20001666:	f649 7364 	movw	r3, #40804	; 0x9f64
2000166a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000166e:	4298      	cmp	r0, r3
20001670:	d001      	beq.n	20001676 <MSS_UART_isr+0x1e>
20001672:	be00      	bkpt	0x0000
20001674:	bd08      	pop	{r3, pc}

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20001676:	6803      	ldr	r3, [r0, #0]
20001678:	7a1b      	ldrb	r3, [r3, #8]

        switch ( iirf )
2000167a:	f003 030f 	and.w	r3, r3, #15
2000167e:	2b0c      	cmp	r3, #12
20001680:	d820      	bhi.n	200016c4 <MSS_UART_isr+0x6c>
20001682:	e8df f003 	tbb	[pc, r3]
20001686:	1f07      	.short	0x1f07
20001688:	1f131f0d 	.word	0x1f131f0d
2000168c:	1f1f1f19 	.word	0x1f1f1f19
20001690:	1f1f      	.short	0x1f1f
20001692:	13          	.byte	0x13
20001693:	00          	.byte	0x00
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20001694:	6a43      	ldr	r3, [r0, #36]	; 0x24
20001696:	b90b      	cbnz	r3, 2000169c <MSS_UART_isr+0x44>
20001698:	be00      	bkpt	0x0000
2000169a:	bd08      	pop	{r3, pc}
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
2000169c:	4798      	blx	r3
2000169e:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
200016a0:	6a03      	ldr	r3, [r0, #32]
200016a2:	b90b      	cbnz	r3, 200016a8 <MSS_UART_isr+0x50>
200016a4:	be00      	bkpt	0x0000
200016a6:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
200016a8:	4798      	blx	r3
200016aa:	bd08      	pop	{r3, pc}
            break;

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
200016ac:	69c3      	ldr	r3, [r0, #28]
200016ae:	b90b      	cbnz	r3, 200016b4 <MSS_UART_isr+0x5c>
200016b0:	be00      	bkpt	0x0000
200016b2:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
200016b4:	4798      	blx	r3
200016b6:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
200016b8:	6983      	ldr	r3, [r0, #24]
200016ba:	b90b      	cbnz	r3, 200016c0 <MSS_UART_isr+0x68>
200016bc:	be00      	bkpt	0x0000
200016be:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
200016c0:	4798      	blx	r3
200016c2:	bd08      	pop	{r3, pc}
            }
            break;

            default:
            {
                ASSERT( INVALID_INTERRUPT );
200016c4:	be00      	bkpt	0x0000
200016c6:	bd08      	pop	{r3, pc}

200016c8 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
200016c8:	b410      	push	{r4}
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200016ca:	f649 738c 	movw	r3, #40844	; 0x9f8c
200016ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016d2:	4298      	cmp	r0, r3
200016d4:	d006      	beq.n	200016e4 <default_tx_handler+0x1c>
200016d6:	f649 7364 	movw	r3, #40804	; 0x9f64
200016da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016de:	4298      	cmp	r0, r3
200016e0:	d000      	beq.n	200016e4 <default_tx_handler+0x1c>
200016e2:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
200016e4:	68c2      	ldr	r2, [r0, #12]
200016e6:	b902      	cbnz	r2, 200016ea <default_tx_handler+0x22>
200016e8:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
200016ea:	6901      	ldr	r1, [r0, #16]
200016ec:	b901      	cbnz	r1, 200016f0 <default_tx_handler+0x28>
200016ee:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200016f0:	f649 738c 	movw	r3, #40844	; 0x9f8c
200016f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016f8:	4298      	cmp	r0, r3
200016fa:	d005      	beq.n	20001708 <default_tx_handler+0x40>
200016fc:	f649 7364 	movw	r3, #40804	; 0x9f64
20001700:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001704:	4298      	cmp	r0, r3
20001706:	d130      	bne.n	2000176a <default_tx_handler+0xa2>
20001708:	2a00      	cmp	r2, #0
2000170a:	d02e      	beq.n	2000176a <default_tx_handler+0xa2>
2000170c:	2900      	cmp	r1, #0
2000170e:	d02c      	beq.n	2000176a <default_tx_handler+0xa2>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20001710:	6803      	ldr	r3, [r0, #0]
20001712:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
20001714:	7a82      	ldrb	r2, [r0, #10]
20001716:	ea43 0202 	orr.w	r2, r3, r2
2000171a:	7282      	strb	r2, [r0, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
2000171c:	f013 0f20 	tst.w	r3, #32
20001720:	d01a      	beq.n	20001758 <default_tx_handler+0x90>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
20001722:	6902      	ldr	r2, [r0, #16]
20001724:	6943      	ldr	r3, [r0, #20]
20001726:	ebc3 0302 	rsb	r3, r3, r2

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
2000172a:	2b0f      	cmp	r3, #15
2000172c:	d904      	bls.n	20001738 <default_tx_handler+0x70>
2000172e:	f04f 0c10 	mov.w	ip, #16
20001732:	f04f 0300 	mov.w	r3, #0
20001736:	e002      	b.n	2000173e <default_tx_handler+0x76>
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001738:	b173      	cbz	r3, 20001758 <default_tx_handler+0x90>
2000173a:	469c      	mov	ip, r3
2000173c:	e7f9      	b.n	20001732 <default_tx_handler+0x6a>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
2000173e:	6802      	ldr	r2, [r0, #0]
20001740:	68c4      	ldr	r4, [r0, #12]
20001742:	6941      	ldr	r1, [r0, #20]
20001744:	5c61      	ldrb	r1, [r4, r1]
20001746:	7011      	strb	r1, [r2, #0]
                ++this_uart->tx_idx;
20001748:	6942      	ldr	r2, [r0, #20]
2000174a:	f102 0201 	add.w	r2, r2, #1
2000174e:	6142      	str	r2, [r0, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001750:	f103 0301 	add.w	r3, r3, #1
20001754:	4563      	cmp	r3, ip
20001756:	d3f2      	bcc.n	2000173e <default_tx_handler+0x76>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20001758:	6942      	ldr	r2, [r0, #20]
2000175a:	6903      	ldr	r3, [r0, #16]
2000175c:	429a      	cmp	r2, r3
        {
            this_uart->tx_buff_size = TX_COMPLETE;
2000175e:	bf01      	itttt	eq
20001760:	2300      	moveq	r3, #0
20001762:	6103      	streq	r3, [r0, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20001764:	6842      	ldreq	r2, [r0, #4]
20001766:	f8c2 3084 	streq.w	r3, [r2, #132]	; 0x84
        }
    }
}
2000176a:	bc10      	pop	{r4}
2000176c:	4770      	bx	lr
2000176e:	bf00      	nop

20001770 <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
20001770:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001772:	f649 738c 	movw	r3, #40844	; 0x9f8c
20001776:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000177a:	4298      	cmp	r0, r3
2000177c:	d006      	beq.n	2000178c <MSS_UART_set_rx_handler+0x1c>
2000177e:	f649 7364 	movw	r3, #40804	; 0x9f64
20001782:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001786:	4298      	cmp	r0, r3
20001788:	d000      	beq.n	2000178c <MSS_UART_set_rx_handler+0x1c>
2000178a:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
2000178c:	b901      	cbnz	r1, 20001790 <MSS_UART_set_rx_handler+0x20>
2000178e:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
20001790:	2ac0      	cmp	r2, #192	; 0xc0
20001792:	d900      	bls.n	20001796 <MSS_UART_set_rx_handler+0x26>
20001794:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001796:	f649 738c 	movw	r3, #40844	; 0x9f8c
2000179a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000179e:	4298      	cmp	r0, r3
200017a0:	d005      	beq.n	200017ae <MSS_UART_set_rx_handler+0x3e>
200017a2:	f649 7364 	movw	r3, #40804	; 0x9f64
200017a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017aa:	4298      	cmp	r0, r3
200017ac:	d12f      	bne.n	2000180e <MSS_UART_set_rx_handler+0x9e>
200017ae:	2ac0      	cmp	r2, #192	; 0xc0
200017b0:	bf8c      	ite	hi
200017b2:	2300      	movhi	r3, #0
200017b4:	2301      	movls	r3, #1
200017b6:	2900      	cmp	r1, #0
200017b8:	bf0c      	ite	eq
200017ba:	2300      	moveq	r3, #0
200017bc:	f003 0301 	andne.w	r3, r3, #1
200017c0:	b32b      	cbz	r3, 2000180e <MSS_UART_set_rx_handler+0x9e>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
200017c2:	61c1      	str	r1, [r0, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
200017c4:	6803      	ldr	r3, [r0, #0]
200017c6:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
200017ca:	f042 020a 	orr.w	r2, r2, #10
200017ce:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
200017d0:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200017d2:	b219      	sxth	r1, r3
200017d4:	ea4f 1151 	mov.w	r1, r1, lsr #5
200017d8:	f003 031f 	and.w	r3, r3, #31
200017dc:	f04f 0201 	mov.w	r2, #1
200017e0:	fa02 f403 	lsl.w	r4, r2, r3
200017e4:	f24e 1300 	movw	r3, #57600	; 0xe100
200017e8:	f2ce 0300 	movt	r3, #57344	; 0xe000
200017ec:	f101 0160 	add.w	r1, r1, #96	; 0x60
200017f0:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
200017f4:	6841      	ldr	r1, [r0, #4]
200017f6:	f8c1 2080 	str.w	r2, [r1, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
200017fa:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200017fc:	b208      	sxth	r0, r1
200017fe:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001802:	f001 011f 	and.w	r1, r1, #31
20001806:	fa02 f201 	lsl.w	r2, r2, r1
2000180a:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
2000180e:	bc10      	pop	{r4}
20001810:	4770      	bx	lr
20001812:	bf00      	nop

20001814 <MSS_UART_set_loopback>:
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001814:	f649 738c 	movw	r3, #40844	; 0x9f8c
20001818:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000181c:	4298      	cmp	r0, r3
2000181e:	d007      	beq.n	20001830 <MSS_UART_set_loopback+0x1c>
20001820:	f649 7364 	movw	r3, #40804	; 0x9f64
20001824:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001828:	4298      	cmp	r0, r3
2000182a:	d001      	beq.n	20001830 <MSS_UART_set_loopback+0x1c>
2000182c:	be00      	bkpt	0x0000
2000182e:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
20001830:	b929      	cbnz	r1, 2000183e <MSS_UART_set_loopback+0x2a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
20001832:	6843      	ldr	r3, [r0, #4]
20001834:	f04f 0200 	mov.w	r2, #0
20001838:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
2000183c:	4770      	bx	lr
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
2000183e:	6843      	ldr	r3, [r0, #4]
20001840:	f04f 0201 	mov.w	r2, #1
20001844:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
20001848:	4770      	bx	lr
2000184a:	bf00      	nop

2000184c <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
2000184c:	4668      	mov	r0, sp
2000184e:	f020 0107 	bic.w	r1, r0, #7
20001852:	468d      	mov	sp, r1
20001854:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart0 );
20001856:	f649 708c 	movw	r0, #40844	; 0x9f8c
2000185a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000185e:	f7ff fefb 	bl	20001658 <MSS_UART_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001862:	f24e 1300 	movw	r3, #57600	; 0xe100
20001866:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000186a:	f44f 6280 	mov.w	r2, #1024	; 0x400
2000186e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART0_IRQn );
}
20001872:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
20001876:	4685      	mov	sp, r0
20001878:	4770      	bx	lr
2000187a:	bf00      	nop

2000187c <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
2000187c:	4668      	mov	r0, sp
2000187e:	f020 0107 	bic.w	r1, r0, #7
20001882:	468d      	mov	sp, r1
20001884:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart1 );
20001886:	f649 7064 	movw	r0, #40804	; 0x9f64
2000188a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000188e:	f7ff fee3 	bl	20001658 <MSS_UART_isr>
20001892:	f24e 1300 	movw	r3, #57600	; 0xe100
20001896:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000189a:	f44f 6200 	mov.w	r2, #2048	; 0x800
2000189e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART1_IRQn );
}
200018a2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
200018a6:	4685      	mov	sp, r0
200018a8:	4770      	bx	lr
200018aa:	bf00      	nop

200018ac <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
200018ac:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200018ae:	f649 738c 	movw	r3, #40844	; 0x9f8c
200018b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018b6:	4298      	cmp	r0, r3
200018b8:	d006      	beq.n	200018c8 <MSS_UART_set_rxstatus_handler+0x1c>
200018ba:	f649 7364 	movw	r3, #40804	; 0x9f64
200018be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018c2:	4298      	cmp	r0, r3
200018c4:	d000      	beq.n	200018c8 <MSS_UART_set_rxstatus_handler+0x1c>
200018c6:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
200018c8:	b901      	cbnz	r1, 200018cc <MSS_UART_set_rxstatus_handler+0x20>
200018ca:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200018cc:	f649 738c 	movw	r3, #40844	; 0x9f8c
200018d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018d4:	4298      	cmp	r0, r3
200018d6:	d005      	beq.n	200018e4 <MSS_UART_set_rxstatus_handler+0x38>
200018d8:	f649 7364 	movw	r3, #40804	; 0x9f64
200018dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018e0:	4298      	cmp	r0, r3
200018e2:	d120      	bne.n	20001926 <MSS_UART_set_rxstatus_handler+0x7a>
200018e4:	b1f9      	cbz	r1, 20001926 <MSS_UART_set_rxstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
200018e6:	6181      	str	r1, [r0, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
200018e8:	8903      	ldrh	r3, [r0, #8]
200018ea:	b219      	sxth	r1, r3
200018ec:	ea4f 1151 	mov.w	r1, r1, lsr #5
200018f0:	f003 031f 	and.w	r3, r3, #31
200018f4:	f04f 0201 	mov.w	r2, #1
200018f8:	fa02 f403 	lsl.w	r4, r2, r3
200018fc:	f24e 1300 	movw	r3, #57600	; 0xe100
20001900:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001904:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001908:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
2000190c:	6841      	ldr	r1, [r0, #4]
2000190e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001912:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001914:	b208      	sxth	r0, r1
20001916:	ea4f 1050 	mov.w	r0, r0, lsr #5
2000191a:	f001 011f 	and.w	r1, r1, #31
2000191e:	fa02 f201 	lsl.w	r2, r2, r1
20001922:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20001926:	bc10      	pop	{r4}
20001928:	4770      	bx	lr
2000192a:	bf00      	nop

2000192c <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
2000192c:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000192e:	f649 738c 	movw	r3, #40844	; 0x9f8c
20001932:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001936:	4298      	cmp	r0, r3
20001938:	d006      	beq.n	20001948 <MSS_UART_set_tx_handler+0x1c>
2000193a:	f649 7364 	movw	r3, #40804	; 0x9f64
2000193e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001942:	4298      	cmp	r0, r3
20001944:	d000      	beq.n	20001948 <MSS_UART_set_tx_handler+0x1c>
20001946:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
20001948:	b901      	cbnz	r1, 2000194c <MSS_UART_set_tx_handler+0x20>
2000194a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000194c:	f649 738c 	movw	r3, #40844	; 0x9f8c
20001950:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001954:	4298      	cmp	r0, r3
20001956:	d005      	beq.n	20001964 <MSS_UART_set_tx_handler+0x38>
20001958:	f649 7364 	movw	r3, #40804	; 0x9f64
2000195c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001960:	4298      	cmp	r0, r3
20001962:	d124      	bne.n	200019ae <MSS_UART_set_tx_handler+0x82>
20001964:	b319      	cbz	r1, 200019ae <MSS_UART_set_tx_handler+0x82>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
20001966:	6201      	str	r1, [r0, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
20001968:	f04f 0300 	mov.w	r3, #0
2000196c:	60c3      	str	r3, [r0, #12]
        this_uart->tx_buff_size = 0U;
2000196e:	6103      	str	r3, [r0, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001970:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001972:	b219      	sxth	r1, r3
20001974:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001978:	f003 031f 	and.w	r3, r3, #31
2000197c:	f04f 0201 	mov.w	r2, #1
20001980:	fa02 f403 	lsl.w	r4, r2, r3
20001984:	f24e 1300 	movw	r3, #57600	; 0xe100
20001988:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000198c:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001990:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
20001994:	6841      	ldr	r1, [r0, #4]
20001996:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
2000199a:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000199c:	b208      	sxth	r0, r1
2000199e:	ea4f 1050 	mov.w	r0, r0, lsr #5
200019a2:	f001 011f 	and.w	r1, r1, #31
200019a6:	fa02 f201 	lsl.w	r2, r2, r1
200019aa:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
200019ae:	bc10      	pop	{r4}
200019b0:	4770      	bx	lr
200019b2:	bf00      	nop

200019b4 <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
200019b4:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200019b6:	f649 738c 	movw	r3, #40844	; 0x9f8c
200019ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019be:	4298      	cmp	r0, r3
200019c0:	d006      	beq.n	200019d0 <MSS_UART_set_modemstatus_handler+0x1c>
200019c2:	f649 7364 	movw	r3, #40804	; 0x9f64
200019c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019ca:	4298      	cmp	r0, r3
200019cc:	d000      	beq.n	200019d0 <MSS_UART_set_modemstatus_handler+0x1c>
200019ce:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
200019d0:	b901      	cbnz	r1, 200019d4 <MSS_UART_set_modemstatus_handler+0x20>
200019d2:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200019d4:	f649 738c 	movw	r3, #40844	; 0x9f8c
200019d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019dc:	4298      	cmp	r0, r3
200019de:	d005      	beq.n	200019ec <MSS_UART_set_modemstatus_handler+0x38>
200019e0:	f649 7364 	movw	r3, #40804	; 0x9f64
200019e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019e8:	4298      	cmp	r0, r3
200019ea:	d120      	bne.n	20001a2e <MSS_UART_set_modemstatus_handler+0x7a>
200019ec:	b1f9      	cbz	r1, 20001a2e <MSS_UART_set_modemstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
200019ee:	6241      	str	r1, [r0, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
200019f0:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200019f2:	b219      	sxth	r1, r3
200019f4:	ea4f 1151 	mov.w	r1, r1, lsr #5
200019f8:	f003 031f 	and.w	r3, r3, #31
200019fc:	f04f 0201 	mov.w	r2, #1
20001a00:	fa02 f403 	lsl.w	r4, r2, r3
20001a04:	f24e 1300 	movw	r3, #57600	; 0xe100
20001a08:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001a0c:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001a10:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
20001a14:	6841      	ldr	r1, [r0, #4]
20001a16:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001a1a:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001a1c:	b208      	sxth	r0, r1
20001a1e:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001a22:	f001 011f 	and.w	r1, r1, #31
20001a26:	fa02 f201 	lsl.w	r2, r2, r1
20001a2a:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20001a2e:	bc10      	pop	{r4}
20001a30:	4770      	bx	lr
20001a32:	bf00      	nop

20001a34 <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
20001a34:	b410      	push	{r4}
20001a36:	4603      	mov	r3, r0
    uint8_t status = 0U;
    size_t size_sent = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001a38:	f649 708c 	movw	r0, #40844	; 0x9f8c
20001a3c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a40:	4283      	cmp	r3, r0
20001a42:	d006      	beq.n	20001a52 <MSS_UART_fill_tx_fifo+0x1e>
20001a44:	f649 7064 	movw	r0, #40804	; 0x9f64
20001a48:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a4c:	4283      	cmp	r3, r0
20001a4e:	d000      	beq.n	20001a52 <MSS_UART_fill_tx_fifo+0x1e>
20001a50:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
20001a52:	b901      	cbnz	r1, 20001a56 <MSS_UART_fill_tx_fifo+0x22>
20001a54:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
20001a56:	b902      	cbnz	r2, 20001a5a <MSS_UART_fill_tx_fifo+0x26>
20001a58:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
20001a5a:	f649 708c 	movw	r0, #40844	; 0x9f8c
20001a5e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a62:	4283      	cmp	r3, r0
20001a64:	d005      	beq.n	20001a72 <MSS_UART_fill_tx_fifo+0x3e>
20001a66:	f649 7064 	movw	r0, #40804	; 0x9f64
20001a6a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a6e:	4283      	cmp	r3, r0
20001a70:	d126      	bne.n	20001ac0 <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
20001a72:	1e10      	subs	r0, r2, #0
20001a74:	bf18      	it	ne
20001a76:	2001      	movne	r0, #1
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    ASSERT( tx_size > 0 );

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
20001a78:	2900      	cmp	r1, #0
20001a7a:	bf0c      	ite	eq
20001a7c:	2400      	moveq	r4, #0
20001a7e:	f000 0401 	andne.w	r4, r0, #1
20001a82:	b1ec      	cbz	r4, 20001ac0 <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
20001a84:	681c      	ldr	r4, [r3, #0]
20001a86:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
20001a8a:	7a9c      	ldrb	r4, [r3, #10]
20001a8c:	ea4c 0404 	orr.w	r4, ip, r4
20001a90:	729c      	strb	r4, [r3, #10]

        if( status & MSS_UART_THRE )
20001a92:	f01c 0f20 	tst.w	ip, #32
20001a96:	d013      	beq.n	20001ac0 <MSS_UART_fill_tx_fifo+0x8c>
        {
            uint32_t fill_size = TX_FIFO_SIZE;

            if ( tx_size < TX_FIFO_SIZE )
20001a98:	2a0f      	cmp	r2, #15
20001a9a:	d904      	bls.n	20001aa6 <MSS_UART_fill_tx_fifo+0x72>
20001a9c:	f04f 0410 	mov.w	r4, #16
20001aa0:	f04f 0000 	mov.w	r0, #0
20001aa4:	e002      	b.n	20001aac <MSS_UART_fill_tx_fifo+0x78>
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001aa6:	b158      	cbz	r0, 20001ac0 <MSS_UART_fill_tx_fifo+0x8c>
20001aa8:	4614      	mov	r4, r2
20001aaa:	e7f9      	b.n	20001aa0 <MSS_UART_fill_tx_fifo+0x6c>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
20001aac:	681a      	ldr	r2, [r3, #0]
20001aae:	f811 c000 	ldrb.w	ip, [r1, r0]
20001ab2:	f882 c000 	strb.w	ip, [r2]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001ab6:	f100 0001 	add.w	r0, r0, #1
20001aba:	42a0      	cmp	r0, r4
20001abc:	d3f6      	bcc.n	20001aac <MSS_UART_fill_tx_fifo+0x78>
20001abe:	e001      	b.n	20001ac4 <MSS_UART_fill_tx_fifo+0x90>
20001ac0:	f04f 0000 	mov.w	r0, #0
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
}
20001ac4:	bc10      	pop	{r4}
20001ac6:	4770      	bx	lr

20001ac8 <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
20001ac8:	4602      	mov	r2, r0
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001aca:	f649 738c 	movw	r3, #40844	; 0x9f8c
20001ace:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ad2:	4298      	cmp	r0, r3
20001ad4:	d009      	beq.n	20001aea <MSS_UART_get_rx_status+0x22>
20001ad6:	f649 7364 	movw	r3, #40804	; 0x9f64
20001ada:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ade:	4298      	cmp	r0, r3
20001ae0:	d003      	beq.n	20001aea <MSS_UART_get_rx_status+0x22>
20001ae2:	be00      	bkpt	0x0000
20001ae4:	f04f 00ff 	mov.w	r0, #255	; 0xff
20001ae8:	4770      	bx	lr
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
20001aea:	6813      	ldr	r3, [r2, #0]
20001aec:	7d18      	ldrb	r0, [r3, #20]
        status = (this_uart->status & STATUS_ERROR_MASK );
20001aee:	7a93      	ldrb	r3, [r2, #10]
20001af0:	ea40 0003 	orr.w	r0, r0, r3
20001af4:	f000 009e 	and.w	r0, r0, #158	; 0x9e
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
20001af8:	f04f 0300 	mov.w	r3, #0
20001afc:	7293      	strb	r3, [r2, #10]
    }
    return status;
}
20001afe:	4770      	bx	lr

20001b00 <MSS_UART_get_modem_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001b00:	f649 738c 	movw	r3, #40844	; 0x9f8c
20001b04:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b08:	4298      	cmp	r0, r3
20001b0a:	d009      	beq.n	20001b20 <MSS_UART_get_modem_status+0x20>
20001b0c:	f649 7364 	movw	r3, #40804	; 0x9f64
20001b10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b14:	4298      	cmp	r0, r3
20001b16:	d003      	beq.n	20001b20 <MSS_UART_get_modem_status+0x20>
20001b18:	be00      	bkpt	0x0000
20001b1a:	f04f 00ff 	mov.w	r0, #255	; 0xff
20001b1e:	4770      	bx	lr
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
20001b20:	6803      	ldr	r3, [r0, #0]
20001b22:	7e18      	ldrb	r0, [r3, #24]
    }
    return status;
}
20001b24:	4770      	bx	lr
20001b26:	bf00      	nop

20001b28 <MSS_UART_get_tx_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_TX_BUSY;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001b28:	f649 738c 	movw	r3, #40844	; 0x9f8c
20001b2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b30:	4298      	cmp	r0, r3
20001b32:	d009      	beq.n	20001b48 <MSS_UART_get_tx_status+0x20>
20001b34:	f649 7364 	movw	r3, #40804	; 0x9f64
20001b38:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b3c:	4298      	cmp	r0, r3
20001b3e:	d003      	beq.n	20001b48 <MSS_UART_get_tx_status+0x20>
20001b40:	be00      	bkpt	0x0000
20001b42:	f04f 0000 	mov.w	r0, #0
20001b46:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20001b48:	6803      	ldr	r3, [r0, #0]
20001b4a:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
20001b4c:	7a82      	ldrb	r2, [r0, #10]
20001b4e:	ea43 0202 	orr.w	r2, r3, r2
20001b52:	7282      	strb	r2, [r0, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
20001b54:	f003 0060 	and.w	r0, r3, #96	; 0x60
    }
    return status;
}
20001b58:	4770      	bx	lr
20001b5a:	bf00      	nop

20001b5c <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20001b5c:	b570      	push	{r4, r5, r6, lr}
20001b5e:	4604      	mov	r4, r0
20001b60:	460d      	mov	r5, r1
20001b62:	4616      	mov	r6, r2
    uint32_t pclk_freq = 0U;
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001b64:	f649 738c 	movw	r3, #40844	; 0x9f8c
20001b68:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b6c:	4298      	cmp	r0, r3
20001b6e:	d006      	beq.n	20001b7e <MSS_UART_init+0x22>
20001b70:	f649 7364 	movw	r3, #40804	; 0x9f64
20001b74:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b78:	4298      	cmp	r0, r3
20001b7a:	d000      	beq.n	20001b7e <MSS_UART_init+0x22>
20001b7c:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
20001b7e:	b905      	cbnz	r5, 20001b82 <MSS_UART_init+0x26>
20001b80:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20001b82:	f000 ffab 	bl	20002adc <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20001b86:	f649 738c 	movw	r3, #40844	; 0x9f8c
20001b8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b8e:	429c      	cmp	r4, r3
20001b90:	d126      	bne.n	20001be0 <MSS_UART_init+0x84>
    {
        this_uart->hw_reg = UART0;
20001b92:	f649 738c 	movw	r3, #40844	; 0x9f8c
20001b96:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b9a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20001b9e:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
20001ba0:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20001ba4:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20001ba6:	f04f 020a 	mov.w	r2, #10
20001baa:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
20001bac:	f649 134c 	movw	r3, #39244	; 0x994c
20001bb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bb4:	6818      	ldr	r0, [r3, #0]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20001bb6:	f242 0300 	movw	r3, #8192	; 0x2000
20001bba:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001bbe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001bc0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20001bc4:	631a      	str	r2, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001bc6:	f24e 1200 	movw	r2, #57600	; 0xe100
20001bca:	f2ce 0200 	movt	r2, #57344	; 0xe000
20001bce:	f44f 6180 	mov.w	r1, #1024	; 0x400
20001bd2:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20001bd6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001bd8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20001bdc:	631a      	str	r2, [r3, #48]	; 0x30
20001bde:	e025      	b.n	20001c2c <MSS_UART_init+0xd0>
    }
    else
    {
        this_uart->hw_reg = UART1;
20001be0:	f240 0300 	movw	r3, #0
20001be4:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001be8:	6023      	str	r3, [r4, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20001bea:	f240 0300 	movw	r3, #0
20001bee:	f2c4 2320 	movt	r3, #16928	; 0x4220
20001bf2:	6063      	str	r3, [r4, #4]
        this_uart->irqn = UART1_IRQn;
20001bf4:	f04f 030b 	mov.w	r3, #11
20001bf8:	8123      	strh	r3, [r4, #8]

        pclk_freq = g_FrequencyPCLK1;
20001bfa:	f649 1350 	movw	r3, #39248	; 0x9950
20001bfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c02:	6818      	ldr	r0, [r3, #0]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20001c04:	f242 0300 	movw	r3, #8192	; 0x2000
20001c08:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001c0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001c0e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20001c12:	631a      	str	r2, [r3, #48]	; 0x30
20001c14:	f24e 1200 	movw	r2, #57600	; 0xe100
20001c18:	f2ce 0200 	movt	r2, #57344	; 0xe000
20001c1c:	f44f 6100 	mov.w	r1, #2048	; 0x800
20001c20:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20001c24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001c26:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20001c2a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20001c2c:	6823      	ldr	r3, [r4, #0]
20001c2e:	f04f 0200 	mov.w	r2, #0
20001c32:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20001c34:	b915      	cbnz	r5, 20001c3c <MSS_UART_init+0xe0>
20001c36:	f04f 0501 	mov.w	r5, #1
20001c3a:	e00f      	b.n	20001c5c <MSS_UART_init+0x100>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20001c3c:	fbb0 f5f5 	udiv	r5, r0, r5
        if( baud_value_l & 0x00000008U )
20001c40:	f015 0f08 	tst.w	r5, #8
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20001c44:	ea4f 1515 	mov.w	r5, r5, lsr #4
20001c48:	bf18      	it	ne
20001c4a:	3501      	addne	r5, #1
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20001c4c:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
        {
            baud_value = (uint16_t)baud_value_l;
20001c50:	bf38      	it	cc
20001c52:	b2ad      	uxthcc	r5, r5
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20001c54:	d302      	bcc.n	20001c5c <MSS_UART_init+0x100>
20001c56:	be00      	bkpt	0x0000
20001c58:	f04f 0501 	mov.w	r5, #1
            baud_value = (uint16_t)baud_value_l;
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20001c5c:	6863      	ldr	r3, [r4, #4]
20001c5e:	f04f 0201 	mov.w	r2, #1
20001c62:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20001c66:	6823      	ldr	r3, [r4, #0]
20001c68:	ea4f 2215 	mov.w	r2, r5, lsr #8
20001c6c:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20001c6e:	6823      	ldr	r3, [r4, #0]
20001c70:	b2ed      	uxtb	r5, r5
20001c72:	701d      	strb	r5, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20001c74:	6862      	ldr	r2, [r4, #4]
20001c76:	f04f 0300 	mov.w	r3, #0
20001c7a:	f8c2 319c 	str.w	r3, [r2, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20001c7e:	6822      	ldr	r2, [r4, #0]
20001c80:	7316      	strb	r6, [r2, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20001c82:	6822      	ldr	r2, [r4, #0]
20001c84:	f04f 010e 	mov.w	r1, #14
20001c88:	7211      	strb	r1, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20001c8a:	6862      	ldr	r2, [r4, #4]
20001c8c:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20001c90:	6123      	str	r3, [r4, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20001c92:	60e3      	str	r3, [r4, #12]
    this_uart->tx_idx = 0U;
20001c94:	6163      	str	r3, [r4, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20001c96:	61e3      	str	r3, [r4, #28]
    this_uart->tx_handler       = default_tx_handler;
20001c98:	f241 62c9 	movw	r2, #5833	; 0x16c9
20001c9c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001ca0:	6222      	str	r2, [r4, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20001ca2:	61a3      	str	r3, [r4, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20001ca4:	6263      	str	r3, [r4, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20001ca6:	72a3      	strb	r3, [r4, #10]
}
20001ca8:	bd70      	pop	{r4, r5, r6, pc}
20001caa:	bf00      	nop

20001cac <MSS_I2C_get_status>:
    mss_i2c_instance_t * this_i2c
)
{
    mss_i2c_status_t i2c_status ;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20001cac:	f649 73b4 	movw	r3, #40884	; 0x9fb4
20001cb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cb4:	4298      	cmp	r0, r3
20001cb6:	d006      	beq.n	20001cc6 <MSS_I2C_get_status+0x1a>
20001cb8:	f24a 0328 	movw	r3, #41000	; 0xa028
20001cbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cc0:	4298      	cmp	r0, r3
20001cc2:	d000      	beq.n	20001cc6 <MSS_I2C_get_status+0x1a>
20001cc4:	be00      	bkpt	0x0000

    i2c_status = this_i2c->master_status ;
20001cc6:	f890 003c 	ldrb.w	r0, [r0, #60]	; 0x3c
    return i2c_status;
}
20001cca:	4770      	bx	lr

20001ccc <MSS_I2C_wait_complete>:
mss_i2c_status_t MSS_I2C_wait_complete
(
    mss_i2c_instance_t * this_i2c,
    uint32_t timeout_ms
)
{
20001ccc:	4603      	mov	r3, r0
	mss_i2c_status_t i2c_status;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20001cce:	f649 72b4 	movw	r2, #40884	; 0x9fb4
20001cd2:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001cd6:	4290      	cmp	r0, r2
20001cd8:	d006      	beq.n	20001ce8 <MSS_I2C_wait_complete+0x1c>
20001cda:	f24a 0228 	movw	r2, #41000	; 0xa028
20001cde:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001ce2:	4290      	cmp	r0, r2
20001ce4:	d000      	beq.n	20001ce8 <MSS_I2C_wait_complete+0x1c>
20001ce6:	be00      	bkpt	0x0000
    
    this_i2c->master_timeout_ms = timeout_ms;
20001ce8:	6419      	str	r1, [r3, #64]	; 0x40

    /* Run the loop until state returns I2C_FAILED  or I2C_SUCESS*/
    do {
        i2c_status = this_i2c->master_status;
20001cea:	f893 003c 	ldrb.w	r0, [r3, #60]	; 0x3c
    } while(MSS_I2C_IN_PROGRESS == i2c_status);
20001cee:	2801      	cmp	r0, #1
20001cf0:	d0fb      	beq.n	20001cea <MSS_I2C_wait_complete+0x1e>

    return i2c_status;
}
20001cf2:	4770      	bx	lr

20001cf4 <MSS_I2C_system_tick>:
(
    mss_i2c_instance_t * this_i2c,
    uint32_t ms_since_last_tick
)
{
    if(this_i2c->master_timeout_ms != MSS_I2C_NO_TIMEOUT)
20001cf4:	6c03      	ldr	r3, [r0, #64]	; 0x40
20001cf6:	b17b      	cbz	r3, 20001d18 <MSS_I2C_system_tick+0x24>
    {
        if(this_i2c->master_timeout_ms > ms_since_last_tick)
20001cf8:	428b      	cmp	r3, r1
20001cfa:	d903      	bls.n	20001d04 <MSS_I2C_system_tick+0x10>
        {
            this_i2c->master_timeout_ms -= ms_since_last_tick;
20001cfc:	ebc1 0303 	rsb	r3, r1, r3
20001d00:	6403      	str	r3, [r0, #64]	; 0x40
20001d02:	4770      	bx	lr
        else
        {
            /*
             * Mark current transaction as having timed out.
             */
            this_i2c->master_status = MSS_I2C_TIMED_OUT;
20001d04:	f04f 0303 	mov.w	r3, #3
20001d08:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
20001d0c:	f04f 0300 	mov.w	r3, #0
20001d10:	7203      	strb	r3, [r0, #8]
            this_i2c->is_transaction_pending = 0;
20001d12:	f880 3071 	strb.w	r3, [r0, #113]	; 0x71
            
            /*
             * Make sure we do not incorrectly signal a timeout for subsequent
             * transactions.
             */
            this_i2c->master_timeout_ms = MSS_I2C_NO_TIMEOUT;
20001d16:	6403      	str	r3, [r0, #64]	; 0x40
20001d18:	4770      	bx	lr
20001d1a:	bf00      	nop

20001d1c <MSS_I2C_set_slave_mem_offset_length>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t offset_length
)
{
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20001d1c:	f649 73b4 	movw	r3, #40884	; 0x9fb4
20001d20:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d24:	4298      	cmp	r0, r3
20001d26:	d006      	beq.n	20001d36 <MSS_I2C_set_slave_mem_offset_length+0x1a>
20001d28:	f24a 0328 	movw	r3, #41000	; 0xa028
20001d2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d30:	4298      	cmp	r0, r3
20001d32:	d000      	beq.n	20001d36 <MSS_I2C_set_slave_mem_offset_length+0x1a>
20001d34:	be00      	bkpt	0x0000
    ASSERT(offset_length <= MAX_OFFSET_LENGTH);
20001d36:	2902      	cmp	r1, #2
20001d38:	d904      	bls.n	20001d44 <MSS_I2C_set_slave_mem_offset_length+0x28>
20001d3a:	be00      	bkpt	0x0000
    
    if(offset_length > MAX_OFFSET_LENGTH)
    {
        this_i2c->slave_mem_offset_length = MAX_OFFSET_LENGTH;
20001d3c:	f04f 0302 	mov.w	r3, #2
20001d40:	6603      	str	r3, [r0, #96]	; 0x60
20001d42:	4770      	bx	lr
    }
    else
    {
        this_i2c->slave_mem_offset_length = offset_length;
20001d44:	6601      	str	r1, [r0, #96]	; 0x60
20001d46:	4770      	bx	lr

20001d48 <MSS_I2C_register_write_handler>:
(
    mss_i2c_instance_t * this_i2c,
    mss_i2c_slave_wr_handler_t handler
)
{
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20001d48:	f649 73b4 	movw	r3, #40884	; 0x9fb4
20001d4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d50:	4298      	cmp	r0, r3
20001d52:	d006      	beq.n	20001d62 <MSS_I2C_register_write_handler+0x1a>
20001d54:	f24a 0328 	movw	r3, #41000	; 0xa028
20001d58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d5c:	4298      	cmp	r0, r3
20001d5e:	d000      	beq.n	20001d62 <MSS_I2C_register_write_handler+0x1a>
20001d60:	be00      	bkpt	0x0000

    this_i2c->slave_write_handler = handler;
20001d62:	6641      	str	r1, [r0, #100]	; 0x64
}
20001d64:	4770      	bx	lr
20001d66:	bf00      	nop

20001d68 <enable_slave_if_required>:
static void enable_slave_if_required
(
    mss_i2c_instance_t * this_i2c
)
{
    if( this_i2c->is_slave_enabled )
20001d68:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
20001d6c:	b11b      	cbz	r3, 20001d76 <enable_slave_if_required+0xe>
    {
        this_i2c->hw_reg_bit->CTRL_AA = 1u;
20001d6e:	6983      	ldr	r3, [r0, #24]
20001d70:	f04f 0201 	mov.w	r2, #1
20001d74:	609a      	str	r2, [r3, #8]
20001d76:	4770      	bx	lr

20001d78 <mss_i2c_isr>:
 */
static void mss_i2c_isr
(
    mss_i2c_instance_t * this_i2c
)
{
20001d78:	b530      	push	{r4, r5, lr}
20001d7a:	b083      	sub	sp, #12
20001d7c:	4604      	mov	r4, r0
    volatile uint8_t status;
    uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1u;
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20001d7e:	f649 73b4 	movw	r3, #40884	; 0x9fb4
20001d82:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d86:	4298      	cmp	r0, r3
20001d88:	d006      	beq.n	20001d98 <mss_i2c_isr+0x20>
20001d8a:	f24a 0328 	movw	r3, #41000	; 0xa028
20001d8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d92:	4298      	cmp	r0, r3
20001d94:	d000      	beq.n	20001d98 <mss_i2c_isr+0x20>
20001d96:	be00      	bkpt	0x0000

    status = this_i2c->hw_reg->STATUS;
20001d98:	6962      	ldr	r2, [r4, #20]
20001d9a:	7913      	ldrb	r3, [r2, #4]
20001d9c:	f88d 3007 	strb.w	r3, [sp, #7]

    switch( status )
20001da0:	f89d 3007 	ldrb.w	r3, [sp, #7]
20001da4:	f1a3 0308 	sub.w	r3, r3, #8
20001da8:	2bd0      	cmp	r3, #208	; 0xd0
20001daa:	f200 828e 	bhi.w	200022ca <mss_i2c_isr+0x552>
20001dae:	e8df f013 	tbh	[pc, r3, lsl #1]
20001db2:	00d1      	.short	0x00d1
20001db4:	028c028c 	.word	0x028c028c
20001db8:	028c028c 	.word	0x028c028c
20001dbc:	028c028c 	.word	0x028c028c
20001dc0:	00d1028c 	.word	0x00d1028c
20001dc4:	028c028c 	.word	0x028c028c
20001dc8:	028c028c 	.word	0x028c028c
20001dcc:	028c028c 	.word	0x028c028c
20001dd0:	0106028c 	.word	0x0106028c
20001dd4:	028c028c 	.word	0x028c028c
20001dd8:	028c028c 	.word	0x028c028c
20001ddc:	028c028c 	.word	0x028c028c
20001de0:	00f7028c 	.word	0x00f7028c
20001de4:	028c028c 	.word	0x028c028c
20001de8:	028c028c 	.word	0x028c028c
20001dec:	028c028c 	.word	0x028c028c
20001df0:	0106028c 	.word	0x0106028c
20001df4:	028c028c 	.word	0x028c028c
20001df8:	028c028c 	.word	0x028c028c
20001dfc:	028c028c 	.word	0x028c028c
20001e00:	0144028c 	.word	0x0144028c
20001e04:	028c028c 	.word	0x028c028c
20001e08:	028c028c 	.word	0x028c028c
20001e0c:	028c028c 	.word	0x028c028c
20001e10:	00f2028c 	.word	0x00f2028c
20001e14:	028c028c 	.word	0x028c028c
20001e18:	028c028c 	.word	0x028c028c
20001e1c:	028c028c 	.word	0x028c028c
20001e20:	0153028c 	.word	0x0153028c
20001e24:	028c028c 	.word	0x028c028c
20001e28:	028c028c 	.word	0x028c028c
20001e2c:	028c028c 	.word	0x028c028c
20001e30:	016e028c 	.word	0x016e028c
20001e34:	028c028c 	.word	0x028c028c
20001e38:	028c028c 	.word	0x028c028c
20001e3c:	028c028c 	.word	0x028c028c
20001e40:	017d028c 	.word	0x017d028c
20001e44:	028c028c 	.word	0x028c028c
20001e48:	028c028c 	.word	0x028c028c
20001e4c:	028c028c 	.word	0x028c028c
20001e50:	018f028c 	.word	0x018f028c
20001e54:	028c028c 	.word	0x028c028c
20001e58:	028c028c 	.word	0x028c028c
20001e5c:	028c028c 	.word	0x028c028c
20001e60:	01d0028c 	.word	0x01d0028c
20001e64:	028c028c 	.word	0x028c028c
20001e68:	028c028c 	.word	0x028c028c
20001e6c:	028c028c 	.word	0x028c028c
20001e70:	01cc028c 	.word	0x01cc028c
20001e74:	028c028c 	.word	0x028c028c
20001e78:	028c028c 	.word	0x028c028c
20001e7c:	028c028c 	.word	0x028c028c
20001e80:	01d0028c 	.word	0x01d0028c
20001e84:	028c028c 	.word	0x028c028c
20001e88:	028c028c 	.word	0x028c028c
20001e8c:	028c028c 	.word	0x028c028c
20001e90:	01cc028c 	.word	0x01cc028c
20001e94:	028c028c 	.word	0x028c028c
20001e98:	028c028c 	.word	0x028c028c
20001e9c:	028c028c 	.word	0x028c028c
20001ea0:	01e6028c 	.word	0x01e6028c
20001ea4:	028c028c 	.word	0x028c028c
20001ea8:	028c028c 	.word	0x028c028c
20001eac:	028c028c 	.word	0x028c028c
20001eb0:	01bb028c 	.word	0x01bb028c
20001eb4:	028c028c 	.word	0x028c028c
20001eb8:	028c028c 	.word	0x028c028c
20001ebc:	028c028c 	.word	0x028c028c
20001ec0:	01e6028c 	.word	0x01e6028c
20001ec4:	028c028c 	.word	0x028c028c
20001ec8:	028c028c 	.word	0x028c028c
20001ecc:	028c028c 	.word	0x028c028c
20001ed0:	01bb028c 	.word	0x01bb028c
20001ed4:	028c028c 	.word	0x028c028c
20001ed8:	028c028c 	.word	0x028c028c
20001edc:	028c028c 	.word	0x028c028c
20001ee0:	01ff028c 	.word	0x01ff028c
20001ee4:	028c028c 	.word	0x028c028c
20001ee8:	028c028c 	.word	0x028c028c
20001eec:	028c028c 	.word	0x028c028c
20001ef0:	0248028c 	.word	0x0248028c
20001ef4:	028c028c 	.word	0x028c028c
20001ef8:	028c028c 	.word	0x028c028c
20001efc:	028c028c 	.word	0x028c028c
20001f00:	0248028c 	.word	0x0248028c
20001f04:	028c028c 	.word	0x028c028c
20001f08:	028c028c 	.word	0x028c028c
20001f0c:	028c028c 	.word	0x028c028c
20001f10:	0248028c 	.word	0x0248028c
20001f14:	028c028c 	.word	0x028c028c
20001f18:	028c028c 	.word	0x028c028c
20001f1c:	028c028c 	.word	0x028c028c
20001f20:	027a028c 	.word	0x027a028c
20001f24:	028c028c 	.word	0x028c028c
20001f28:	028c028c 	.word	0x028c028c
20001f2c:	028c028c 	.word	0x028c028c
20001f30:	027a028c 	.word	0x027a028c
20001f34:	028c028c 	.word	0x028c028c
20001f38:	028c028c 	.word	0x028c028c
20001f3c:	028c028c 	.word	0x028c028c
20001f40:	028c028c 	.word	0x028c028c
20001f44:	028c028c 	.word	0x028c028c
20001f48:	028c028c 	.word	0x028c028c
20001f4c:	028c028c 	.word	0x028c028c
20001f50:	0239028c 	.word	0x0239028c
    {
        /************** MASTER TRANSMITTER / RECEIVER *******************/
      
        case ST_START: /* start has been xmt'd */
        case ST_RESTART: /* repeated start has been xmt'd */
            this_i2c->hw_reg_bit->CTRL_STA = 0u;
20001f54:	69a3      	ldr	r3, [r4, #24]
20001f56:	f04f 0200 	mov.w	r2, #0
20001f5a:	615a      	str	r2, [r3, #20]
            this_i2c->hw_reg->DATA = (uint8_t)this_i2c->target_addr;
20001f5c:	6963      	ldr	r3, [r4, #20]
20001f5e:	7922      	ldrb	r2, [r4, #4]
20001f60:	721a      	strb	r2, [r3, #8]
            this_i2c->hw_reg_bit->DATA_DIR = this_i2c->dir;
20001f62:	69a3      	ldr	r3, [r4, #24]
20001f64:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20001f66:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
            if ( this_i2c->dir == WRITE_DIR )
20001f6a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
20001f6c:	b90b      	cbnz	r3, 20001f72 <mss_i2c_isr+0x1fa>
            {
                this_i2c->master_tx_idx = 0u;
20001f6e:	62a3      	str	r3, [r4, #40]	; 0x28
20001f70:	e003      	b.n	20001f7a <mss_i2c_isr+0x202>
            }
            else if ( this_i2c->dir == READ_DIR)
20001f72:	2b01      	cmp	r3, #1
            {
                this_i2c->master_rx_idx = 0u;
20001f74:	bf04      	itt	eq
20001f76:	2300      	moveq	r3, #0
20001f78:	63a3      	streq	r3, [r4, #56]	; 0x38
            /*
             * Clear the pending transaction. This condition will be true if the slave 
             * has acquired the bus to carry out pending master transaction which 
             * it had received during its slave transmission or reception mode. 
             */
            if(this_i2c->is_transaction_pending)
20001f7a:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
20001f7e:	b11b      	cbz	r3, 20001f88 <mss_i2c_isr+0x210>
            {
                this_i2c->is_transaction_pending = 0u;
20001f80:	f04f 0300 	mov.w	r3, #0
20001f84:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71

            /*
             * Make sure to update proper transaction after master START
             * or RESTART
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
20001f88:	f894 3072 	ldrb.w	r3, [r4, #114]	; 0x72
20001f8c:	7a22      	ldrb	r2, [r4, #8]
20001f8e:	429a      	cmp	r2, r3
            {
                this_i2c->transaction = this_i2c->pending_transaction;
20001f90:	bf18      	it	ne
20001f92:	7223      	strbne	r3, [r4, #8]
20001f94:	e1af      	b.n	200022f6 <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_LOST_ARB:
            /* Set start bit.  Let's keep trying!  Don't give up! */
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20001f96:	69a3      	ldr	r3, [r4, #24]
20001f98:	f04f 0201 	mov.w	r2, #1
20001f9c:	615a      	str	r2, [r3, #20]
            break;
20001f9e:	e1aa      	b.n	200022f6 <mss_i2c_isr+0x57e>
            
        /******************* MASTER TRANSMITTER *************************/
        case ST_SLAW_NACK:
            /* SLA+W has been transmitted; not ACK has been received - let's stop. */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20001fa0:	69a3      	ldr	r3, [r4, #24]
20001fa2:	f04f 0201 	mov.w	r2, #1
20001fa6:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
20001fa8:	f04f 0302 	mov.w	r3, #2
20001fac:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
20001fb0:	f04f 0300 	mov.w	r3, #0
20001fb4:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
20001fb6:	4620      	mov	r0, r4
20001fb8:	f7ff fed6 	bl	20001d68 <enable_slave_if_required>
            break;
20001fbc:	e19b      	b.n	200022f6 <mss_i2c_isr+0x57e>
            
        case ST_SLAW_ACK:
        case ST_TX_DATA_ACK:
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
20001fbe:	6aa3      	ldr	r3, [r4, #40]	; 0x28
20001fc0:	6a61      	ldr	r1, [r4, #36]	; 0x24
20001fc2:	428b      	cmp	r3, r1
20001fc4:	d206      	bcs.n	20001fd4 <mss_i2c_isr+0x25c>
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
20001fc6:	6a21      	ldr	r1, [r4, #32]
20001fc8:	5cc9      	ldrb	r1, [r1, r3]
20001fca:	7211      	strb	r1, [r2, #8]
20001fcc:	f103 0301 	add.w	r3, r3, #1
20001fd0:	62a3      	str	r3, [r4, #40]	; 0x28
20001fd2:	e190      	b.n	200022f6 <mss_i2c_isr+0x57e>
            }
            else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
20001fd4:	7a23      	ldrb	r3, [r4, #8]
20001fd6:	2b03      	cmp	r3, #3
20001fd8:	d105      	bne.n	20001fe6 <mss_i2c_isr+0x26e>
            {
                /* We are finished sending the address offset part of a random read transaction.
                 * It is is time to send a restart in order to change direction. */
                 this_i2c->dir = READ_DIR;
20001fda:	f04f 0301 	mov.w	r3, #1
20001fde:	62e3      	str	r3, [r4, #44]	; 0x2c
                 this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20001fe0:	69a2      	ldr	r2, [r4, #24]
20001fe2:	6153      	str	r3, [r2, #20]
20001fe4:	e187      	b.n	200022f6 <mss_i2c_isr+0x57e>
            {
                /*
                 * Set the transaction back to NO_TRANSACTION to allow user to do further
                 * transaction
                 */
                this_i2c->transaction = NO_TRANSACTION;
20001fe6:	f04f 0300 	mov.w	r3, #0
20001fea:	7223      	strb	r3, [r4, #8]
                hold_bus = this_i2c->options & MSS_I2C_HOLD_BUS;
20001fec:	7c23      	ldrb	r3, [r4, #16]
20001fee:	f003 0301 	and.w	r3, r3, #1

                /* Store the information of current I2C bus status in the bus_status*/
                this_i2c->bus_status  = hold_bus;
20001ff2:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
                if ( hold_bus == 0u )
20001ff6:	b93b      	cbnz	r3, 20002008 <mss_i2c_isr+0x290>
                { 
                    this_i2c->hw_reg_bit->CTRL_STO = 0x01u; /*xmt stop condition */
20001ff8:	69a3      	ldr	r3, [r4, #24]
20001ffa:	f04f 0501 	mov.w	r5, #1
20001ffe:	611d      	str	r5, [r3, #16]
                    enable_slave_if_required(this_i2c);
20002000:	4620      	mov	r0, r4
20002002:	f7ff feb1 	bl	20001d68 <enable_slave_if_required>
20002006:	e013      	b.n	20002030 <mss_i2c_isr+0x2b8>
                }
                else
                {
                    NVIC_DisableIRQ( this_i2c->irqn );
20002008:	8a63      	ldrh	r3, [r4, #18]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
2000200a:	b21a      	sxth	r2, r3
2000200c:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002010:	f003 031f 	and.w	r3, r3, #31
20002014:	f04f 0101 	mov.w	r1, #1
20002018:	fa01 f103 	lsl.w	r1, r1, r3
2000201c:	f24e 1300 	movw	r3, #57600	; 0xe100
20002020:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002024:	f102 0220 	add.w	r2, r2, #32
20002028:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
2000202c:	f04f 0500 	mov.w	r5, #0
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
20002030:	f04f 0300 	mov.w	r3, #0
20002034:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
20002038:	e15c      	b.n	200022f4 <mss_i2c_isr+0x57c>
            /* data byte SENT, ACK to be received
             * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
2000203a:	69a3      	ldr	r3, [r4, #24]
2000203c:	f04f 0201 	mov.w	r2, #1
20002040:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
20002042:	f04f 0302 	mov.w	r3, #2
20002046:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
2000204a:	f04f 0300 	mov.w	r3, #0
2000204e:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
20002050:	4620      	mov	r0, r4
20002052:	f7ff fe89 	bl	20001d68 <enable_slave_if_required>

            break;
20002056:	e14e      	b.n	200022f6 <mss_i2c_isr+0x57e>
      /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
        case ST_SLAR_ACK: /* SLA+R tx'ed. */
            /* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
             * the next byte is the last byte of the read transaction.
             */
            if(this_i2c->master_rx_size > 1u)
20002058:	6b63      	ldr	r3, [r4, #52]	; 0x34
2000205a:	2b01      	cmp	r3, #1
2000205c:	d904      	bls.n	20002068 <mss_i2c_isr+0x2f0>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
2000205e:	69a3      	ldr	r3, [r4, #24]
20002060:	f04f 0201 	mov.w	r2, #1
20002064:	609a      	str	r2, [r3, #8]
20002066:	e146      	b.n	200022f6 <mss_i2c_isr+0x57e>
            }
            else if(1u == this_i2c->master_rx_size)
20002068:	2b01      	cmp	r3, #1
2000206a:	d104      	bne.n	20002076 <mss_i2c_isr+0x2fe>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
2000206c:	69a3      	ldr	r3, [r4, #24]
2000206e:	f04f 0200 	mov.w	r2, #0
20002072:	609a      	str	r2, [r3, #8]
20002074:	e13f      	b.n	200022f6 <mss_i2c_isr+0x57e>
            }
            else /* this_i2c->master_rx_size == 0u */
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002076:	69a2      	ldr	r2, [r4, #24]
20002078:	f04f 0301 	mov.w	r3, #1
2000207c:	6093      	str	r3, [r2, #8]
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
2000207e:	69a2      	ldr	r2, [r4, #24]
20002080:	6113      	str	r3, [r2, #16]
                this_i2c->master_status = MSS_I2C_SUCCESS;
20002082:	f04f 0300 	mov.w	r3, #0
20002086:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
                this_i2c->transaction = NO_TRANSACTION;
2000208a:	7223      	strb	r3, [r4, #8]
2000208c:	e133      	b.n	200022f6 <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
2000208e:	69a3      	ldr	r3, [r4, #24]
20002090:	f04f 0201 	mov.w	r2, #1
20002094:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
20002096:	f04f 0302 	mov.w	r3, #2
2000209a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
2000209e:	f04f 0300 	mov.w	r3, #0
200020a2:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
200020a4:	4620      	mov	r0, r4
200020a6:	f7ff fe5f 	bl	20001d68 <enable_slave_if_required>
            break;
200020aa:	e124      	b.n	200022f6 <mss_i2c_isr+0x57e>
          
        case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
            /* First, get the data */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx++] = this_i2c->hw_reg->DATA;
200020ac:	6ba3      	ldr	r3, [r4, #56]	; 0x38
200020ae:	7a11      	ldrb	r1, [r2, #8]
200020b0:	6b22      	ldr	r2, [r4, #48]	; 0x30
200020b2:	54d1      	strb	r1, [r2, r3]
200020b4:	f103 0301 	add.w	r3, r3, #1
200020b8:	63a3      	str	r3, [r4, #56]	; 0x38

            if( this_i2c->master_rx_idx >= (this_i2c->master_rx_size - 1u))
200020ba:	6b62      	ldr	r2, [r4, #52]	; 0x34
200020bc:	f102 32ff 	add.w	r2, r2, #4294967295
200020c0:	4293      	cmp	r3, r2
200020c2:	f0c0 8118 	bcc.w	200022f6 <mss_i2c_isr+0x57e>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
200020c6:	69a3      	ldr	r3, [r4, #24]
200020c8:	f04f 0200 	mov.w	r2, #0
200020cc:	609a      	str	r2, [r3, #8]
200020ce:	e112      	b.n	200022f6 <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx] = this_i2c->hw_reg->DATA;
200020d0:	7a11      	ldrb	r1, [r2, #8]
200020d2:	6b22      	ldr	r2, [r4, #48]	; 0x30
200020d4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
200020d6:	54d1      	strb	r1, [r2, r3]
          
            hold_bus = this_i2c->options &  MSS_I2C_HOLD_BUS; 
200020d8:	7c23      	ldrb	r3, [r4, #16]
200020da:	f003 0301 	and.w	r3, r3, #1

            /* Store the information of current I2C bus status in the bus_status*/
            this_i2c->bus_status  = hold_bus;
200020de:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
            if ( hold_bus == 0u )
200020e2:	b93b      	cbnz	r3, 200020f4 <mss_i2c_isr+0x37c>
            { 
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;  /*xmt stop condition */
200020e4:	69a3      	ldr	r3, [r4, #24]
200020e6:	f04f 0501 	mov.w	r5, #1
200020ea:	611d      	str	r5, [r3, #16]

                /* Bus is released, now we can start listening to bus, if it is slave */
                   enable_slave_if_required(this_i2c);
200020ec:	4620      	mov	r0, r4
200020ee:	f7ff fe3b 	bl	20001d68 <enable_slave_if_required>
200020f2:	e013      	b.n	2000211c <mss_i2c_isr+0x3a4>
            }
            else
            {
                NVIC_DisableIRQ( this_i2c->irqn );
200020f4:	8a63      	ldrh	r3, [r4, #18]
200020f6:	b21a      	sxth	r2, r3
200020f8:	ea4f 1252 	mov.w	r2, r2, lsr #5
200020fc:	f003 031f 	and.w	r3, r3, #31
20002100:	f04f 0101 	mov.w	r1, #1
20002104:	fa01 f103 	lsl.w	r1, r1, r3
20002108:	f24e 1300 	movw	r3, #57600	; 0xe100
2000210c:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002110:	f102 0220 	add.w	r2, r2, #32
20002114:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20002118:	f04f 0500 	mov.w	r5, #0

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
2000211c:	f04f 0300 	mov.w	r3, #0
20002120:	7223      	strb	r3, [r4, #8]
            this_i2c->master_status = MSS_I2C_SUCCESS;
20002122:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
            break;
20002126:	e0e5      	b.n	200022f4 <mss_i2c_isr+0x57c>
        
        /******************** SLAVE RECEIVER **************************/
        case ST_GCA_NACK: /* NACK after, GCA addressing */
        case ST_SLA_NACK: /* Re-enable AA (assert ack) bit for future transmissions */
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002128:	69a3      	ldr	r3, [r4, #24]
2000212a:	f04f 0201 	mov.w	r2, #1
2000212e:	609a      	str	r2, [r3, #8]
            
            this_i2c->transaction = NO_TRANSACTION;
20002130:	f04f 0300 	mov.w	r3, #0
20002134:	7223      	strb	r3, [r4, #8]
            this_i2c->slave_status = MSS_I2C_SUCCESS;
20002136:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
2000213a:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
2000213e:	2b00      	cmp	r3, #0
20002140:	f000 80d9 	beq.w	200022f6 <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
20002144:	69a3      	ldr	r3, [r4, #24]
20002146:	615a      	str	r2, [r3, #20]
20002148:	e0d5      	b.n	200022f6 <mss_i2c_isr+0x57e>
        case ST_SLV_LA: /* Arbitr. lost (SLA rec'd) */
            /*
             *  We lost arbitration and either the GCE or our address was the
             *  one received so pend the master operation we were starting.
             */
            this_i2c->is_transaction_pending = 1u;
2000214a:	f04f 0301 	mov.w	r3, #1
2000214e:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
            /* Fall through to normal ST processing as we are now in slave mode */

        case ST_GCA: /* General call address received, ACK returned */
        case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */

            this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
20002152:	f04f 0304 	mov.w	r3, #4
20002156:	7223      	strb	r3, [r4, #8]
            this_i2c->slave_rx_idx = 0u;
20002158:	f04f 0300 	mov.w	r3, #0
2000215c:	65a3      	str	r3, [r4, #88]	; 0x58
            this_i2c->random_read_addr = 0u;
2000215e:	60e3      	str	r3, [r4, #12]

             /* If Start Bit is set, clear it, but store that information since it is because of
              * pending transaction
              */
            if(this_i2c->hw_reg_bit->CTRL_STA)
20002160:	69a3      	ldr	r3, [r4, #24]
20002162:	695a      	ldr	r2, [r3, #20]
20002164:	b132      	cbz	r2, 20002174 <mss_i2c_isr+0x3fc>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 0u ;
20002166:	f04f 0200 	mov.w	r2, #0
2000216a:	615a      	str	r2, [r3, #20]
                this_i2c->is_transaction_pending = 1u;
2000216c:	f04f 0301 	mov.w	r3, #1
20002170:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
            }
            this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
20002174:	f04f 0301 	mov.w	r3, #1
20002178:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
            /* Fall through to put address as first byte in payload buffer */
#else
            /* Only break from this case if the slave address must NOT be included at the
             * beginning of the received write data. */
            break;
2000217c:	e0bb      	b.n	200022f6 <mss_i2c_isr+0x57e>
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
2000217e:	6d21      	ldr	r1, [r4, #80]	; 0x50
20002180:	b161      	cbz	r1, 2000219c <mss_i2c_isr+0x424>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
20002182:	6da3      	ldr	r3, [r4, #88]	; 0x58
20002184:	6d60      	ldr	r0, [r4, #84]	; 0x54
20002186:	4283      	cmp	r3, r0
20002188:	d20d      	bcs.n	200021a6 <mss_i2c_isr+0x42e>
            {
                data = this_i2c->hw_reg->DATA;
2000218a:	7a12      	ldrb	r2, [r2, #8]
                this_i2c->slave_rx_buffer[this_i2c->slave_rx_idx++] = data;
2000218c:	54ca      	strb	r2, [r1, r3]
2000218e:	f103 0301 	add.w	r3, r3, #1
20002192:	65a3      	str	r3, [r4, #88]	; 0x58
                {
                    /* Ignore the slave address byte in the random read address
                       computation in the case where INCLUDE_SLA_IN_RX_PAYLOAD
                       is defined. */
#endif
                    this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
20002194:	68e3      	ldr	r3, [r4, #12]
20002196:	eb02 2203 	add.w	r2, r2, r3, lsl #8
2000219a:	60e2      	str	r2, [r4, #12]
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
                }
#endif
            }
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
2000219c:	6da2      	ldr	r2, [r4, #88]	; 0x58
2000219e:	6d63      	ldr	r3, [r4, #84]	; 0x54
200021a0:	429a      	cmp	r2, r3
200021a2:	f0c0 80a8 	bcc.w	200022f6 <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
200021a6:	69a3      	ldr	r3, [r4, #24]
200021a8:	f04f 0200 	mov.w	r2, #0
200021ac:	609a      	str	r2, [r3, #8]
200021ae:	e0a2      	b.n	200022f6 <mss_i2c_isr+0x57e>
            /* STOP or repeated START occurred. */
            /* We cannot be sure if the transaction has actually completed as
             * this hardware state reports that either a STOP or repeated START
             * condition has occurred. We assume that this is a repeated START
             * if the transaction was a write from the master to this point.*/
            if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
200021b0:	7a23      	ldrb	r3, [r4, #8]
200021b2:	2b04      	cmp	r3, #4
200021b4:	d121      	bne.n	200021fa <mss_i2c_isr+0x482>
            {
                if ( this_i2c->slave_rx_idx == this_i2c->slave_mem_offset_length )
200021b6:	6da2      	ldr	r2, [r4, #88]	; 0x58
200021b8:	6e23      	ldr	r3, [r4, #96]	; 0x60
200021ba:	429a      	cmp	r2, r3
                {
                    this_i2c->slave_tx_idx = this_i2c->random_read_addr;
200021bc:	bf04      	itt	eq
200021be:	68e3      	ldreq	r3, [r4, #12]
200021c0:	64e3      	streq	r3, [r4, #76]	; 0x4c
                }
                {
                    /* Call the slave's write transaction handler if it exists. */
                    if ( this_i2c->slave_write_handler != 0u )
200021c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
200021c4:	b1a3      	cbz	r3, 200021f0 <mss_i2c_isr+0x478>
                    {
                        mss_i2c_slave_handler_ret_t h_ret;
                        h_ret = this_i2c->slave_write_handler( this_i2c, this_i2c->slave_rx_buffer, (uint16_t)this_i2c->slave_rx_idx );
200021c6:	4620      	mov	r0, r4
200021c8:	6d21      	ldr	r1, [r4, #80]	; 0x50
200021ca:	f8b4 2058 	ldrh.w	r2, [r4, #88]	; 0x58
200021ce:	4798      	blx	r3
                        if ( MSS_I2C_REENABLE_SLAVE_RX == h_ret )
200021d0:	b938      	cbnz	r0, 200021e2 <mss_i2c_isr+0x46a>
                        {
                            /* There is a small risk that the write handler could
                             * call MSS_I2C_disable_slave() but return
                             * MSS_I2C_REENABLE_SLAVE_RX in error so we only
                             * enable ACKs if still in slave mode. */
                             enable_slave_if_required(this_i2c);
200021d2:	4620      	mov	r0, r4
200021d4:	f7ff fdc8 	bl	20001d68 <enable_slave_if_required>
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
200021d8:	69a3      	ldr	r3, [r4, #24]
200021da:	f04f 0201 	mov.w	r2, #1
200021de:	609a      	str	r2, [r3, #8]
200021e0:	e011      	b.n	20002206 <mss_i2c_isr+0x48e>
                        }
                        else
                        {
                            this_i2c->hw_reg_bit->CTRL_AA = 0u;
200021e2:	69a2      	ldr	r2, [r4, #24]
200021e4:	f04f 0300 	mov.w	r3, #0
200021e8:	6093      	str	r3, [r2, #8]
                            /* Clear slave mode flag as well otherwise in mixed
                             * master/slave applications, the AA bit will get set by
                             * subsequent master operations. */
                            this_i2c->is_slave_enabled = 0u;
200021ea:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
200021ee:	e00a      	b.n	20002206 <mss_i2c_isr+0x48e>
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
200021f0:	69a3      	ldr	r3, [r4, #24]
200021f2:	f04f 0201 	mov.w	r2, #1
200021f6:	609a      	str	r2, [r3, #8]
200021f8:	e005      	b.n	20002206 <mss_i2c_isr+0x48e>
            {
                /*
                 * Reset slave_tx_idx so that a subsequent read will result in the slave's
                 * transmit buffer being sent from the first byte.
                 */
                this_i2c->slave_tx_idx = 0u;
200021fa:	f04f 0300 	mov.w	r3, #0
200021fe:	64e3      	str	r3, [r4, #76]	; 0x4c
                /*
                 * See if we need to re-enable acknowledgement as some error conditions, such
                 * as a master prematurely ending a transfer, can see us get here with AA set
                 * to 0 which will disable slave operation if we are not careful.
                 */
                enable_slave_if_required(this_i2c);
20002200:	4620      	mov	r0, r4
20002202:	f7ff fdb1 	bl	20001d68 <enable_slave_if_required>
            }

            /* Mark any previous master write transaction as complete. */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
20002206:	f04f 0300 	mov.w	r3, #0
2000220a:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
2000220e:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
20002212:	b11b      	cbz	r3, 2000221c <mss_i2c_isr+0x4a4>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
20002214:	69a3      	ldr	r3, [r4, #24]
20002216:	f04f 0201 	mov.w	r2, #1
2000221a:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
2000221c:	f04f 0300 	mov.w	r3, #0
20002220:	7223      	strb	r3, [r4, #8]
            break;
20002222:	e068      	b.n	200022f6 <mss_i2c_isr+0x57e>
        case ST_SLV_RST: /* SMBUS ONLY: timeout state. must clear interrupt */
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
20002224:	f04f 0300 	mov.w	r3, #0
20002228:	7223      	strb	r3, [r4, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
2000222a:	64e3      	str	r3, [r4, #76]	; 0x4c
            /*
             * Clear status to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
2000222c:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
20002230:	2b01      	cmp	r3, #1
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
20002232:	bf04      	itt	eq
20002234:	2302      	moveq	r3, #2
20002236:	f884 305c 	strbeq.w	r3, [r4, #92]	; 0x5c
            }

            enable_slave_if_required(this_i2c); /* Make sure AA is set correctly */
2000223a:	4620      	mov	r0, r4
2000223c:	f7ff fd94 	bl	20001d68 <enable_slave_if_required>

            break;
20002240:	e059      	b.n	200022f6 <mss_i2c_isr+0x57e>
            
        /****************** SLAVE TRANSMITTER **************************/
        case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
        case ST_SLARW_LA:   /* Arbitration lost, SLA+R received, ACK returned */
        case ST_RACK: /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
20002242:	f89d 3007 	ldrb.w	r3, [sp, #7]
20002246:	2ba8      	cmp	r3, #168	; 0xa8
20002248:	d113      	bne.n	20002272 <mss_i2c_isr+0x4fa>
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
2000224a:	f04f 0305 	mov.w	r3, #5
2000224e:	7223      	strb	r3, [r4, #8]
                this_i2c->random_read_addr = 0u;
20002250:	f04f 0300 	mov.w	r3, #0
20002254:	60e3      	str	r3, [r4, #12]

                this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
20002256:	f04f 0301 	mov.w	r3, #1
2000225a:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

                /* If Start Bit is set, clear it, but store that information since it is because of
                 * pending transaction
                 */
                if(this_i2c->hw_reg_bit->CTRL_STA)
2000225e:	69a3      	ldr	r3, [r4, #24]
20002260:	695a      	ldr	r2, [r3, #20]
20002262:	b132      	cbz	r2, 20002272 <mss_i2c_isr+0x4fa>
                {
                    this_i2c->hw_reg_bit->CTRL_STA = 0u ;
20002264:	f04f 0200 	mov.w	r2, #0
20002268:	615a      	str	r2, [r3, #20]
                    this_i2c->is_transaction_pending = 1u;
2000226a:	f04f 0301 	mov.w	r3, #1
2000226e:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
                }
            }
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size)
20002272:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
20002274:	6ca2      	ldr	r2, [r4, #72]	; 0x48
20002276:	4293      	cmp	r3, r2
            {
                /* Ensure 0xFF is returned to the master when the slave specifies
                 * an empty transmit buffer. */
                this_i2c->hw_reg->DATA = 0xFFu;
20002278:	bf23      	ittte	cs
2000227a:	6963      	ldrcs	r3, [r4, #20]
2000227c:	f04f 32ff 	movcs.w	r2, #4294967295
20002280:	721a      	strbcs	r2, [r3, #8]
            }
            else
            {
                /* Load the data the data byte to be sent to the master. */
                this_i2c->hw_reg->DATA = this_i2c->slave_tx_buffer[this_i2c->slave_tx_idx++];
20002282:	6962      	ldrcc	r2, [r4, #20]
20002284:	bf3f      	itttt	cc
20002286:	6c61      	ldrcc	r1, [r4, #68]	; 0x44
20002288:	5cc9      	ldrbcc	r1, [r1, r3]
2000228a:	7211      	strbcc	r1, [r2, #8]
2000228c:	3301      	addcc	r3, #1
2000228e:	bf38      	it	cc
20002290:	64e3      	strcc	r3, [r4, #76]	; 0x4c
            }
            /* Determine if this is the last data byte to send to the master. */
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size) /* last byte? */
20002292:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
20002294:	6ca3      	ldr	r3, [r4, #72]	; 0x48
20002296:	429a      	cmp	r2, r3
20002298:	d32d      	bcc.n	200022f6 <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
2000229a:	69a2      	ldr	r2, [r4, #24]
2000229c:	f04f 0300 	mov.w	r3, #0
200022a0:	6093      	str	r3, [r2, #8]
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
200022a2:	64e3      	str	r3, [r4, #76]	; 0x4c
200022a4:	e027      	b.n	200022f6 <mss_i2c_isr+0x57e>
        case ST_SLAVE_RNACK:    /* Data byte has been transmitted; not-ACK has been received. */
        case ST_FINAL: /* Last Data byte tx'ed, ACK received */
            /* We assume that the transaction will be stopped by the master.
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte. */
            this_i2c->slave_tx_idx = 0u;
200022a6:	f04f 0300 	mov.w	r3, #0
200022aa:	64e3      	str	r3, [r4, #76]	; 0x4c
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
200022ac:	69a2      	ldr	r2, [r4, #24]
200022ae:	f04f 0101 	mov.w	r1, #1
200022b2:	6091      	str	r1, [r2, #8]

            /*  Mark previous state as complete */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
200022b4:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
200022b8:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
200022bc:	b10b      	cbz	r3, 200022c2 <mss_i2c_isr+0x54a>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
200022be:	69a3      	ldr	r3, [r4, #24]
200022c0:	6159      	str	r1, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
200022c2:	f04f 0300 	mov.w	r3, #0
200022c6:	7223      	strb	r3, [r4, #8]
            break;
200022c8:	e015      	b.n	200022f6 <mss_i2c_isr+0x57e>
        case ST_RESET_ACTIVATED:
        case ST_BUS_ERROR: /* Bus error during MST or selected slave modes */
        default:
            /* Some undefined state has encountered. Clear Start bit to make
             * sure, next good transaction happen */
            this_i2c->hw_reg_bit->CTRL_STA = 0x00u;
200022ca:	69a2      	ldr	r2, [r4, #24]
200022cc:	f04f 0300 	mov.w	r3, #0
200022d0:	6153      	str	r3, [r2, #20]
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
200022d2:	7223      	strb	r3, [r4, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
200022d4:	64e3      	str	r3, [r4, #76]	; 0x4c
            /*
             * Clear statuses to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->master_status)
200022d6:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
200022da:	2b01      	cmp	r3, #1
            {
                this_i2c->master_status = MSS_I2C_FAILED;
200022dc:	bf04      	itt	eq
200022de:	2302      	moveq	r3, #2
200022e0:	f884 303c 	strbeq.w	r3, [r4, #60]	; 0x3c
            }

            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
200022e4:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
200022e8:	2b01      	cmp	r3, #1
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
200022ea:	bf04      	itt	eq
200022ec:	2302      	moveq	r3, #2
200022ee:	f884 305c 	strbeq.w	r3, [r4, #92]	; 0x5c
200022f2:	e000      	b.n	200022f6 <mss_i2c_isr+0x57e>


            break;
    }
    
    if ( clear_irq )
200022f4:	b11d      	cbz	r5, 200022fe <mss_i2c_isr+0x586>
    {
        /* clear interrupt. */
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
200022f6:	69a3      	ldr	r3, [r4, #24]
200022f8:	f04f 0200 	mov.w	r2, #0
200022fc:	60da      	str	r2, [r3, #12]
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = this_i2c->hw_reg->STATUS;
200022fe:	6963      	ldr	r3, [r4, #20]
20002300:	791b      	ldrb	r3, [r3, #4]
20002302:	f88d 3007 	strb.w	r3, [sp, #7]
}
20002306:	b003      	add	sp, #12
20002308:	bd30      	pop	{r4, r5, pc}
2000230a:	bf00      	nop

2000230c <MSS_I2C_smbus_init>:
    mss_i2c_instance_t * this_i2c,
    uint8_t frequency
)
{
    /* Set the frequency before enabling time out logic */
    this_i2c->hw_reg->FREQ = frequency;
2000230c:	6943      	ldr	r3, [r0, #20]
2000230e:	7519      	strb	r1, [r3, #20]

    /* Enable SMBUS */
    this_i2c->hw_reg->SMBUS = MSS_INIT_AND_ENABLE_SMBUS;
20002310:	6943      	ldr	r3, [r0, #20]
20002312:	f04f 0254 	mov.w	r2, #84	; 0x54
20002316:	741a      	strb	r2, [r3, #16]
}
20002318:	4770      	bx	lr
2000231a:	bf00      	nop

2000231c <MSS_I2C_enable_smbus_irq>:
void MSS_I2C_enable_smbus_irq
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
2000231c:	b430      	push	{r4, r5}
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
2000231e:	f649 73b4 	movw	r3, #40884	; 0x9fb4
20002322:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002326:	4298      	cmp	r0, r3
20002328:	d007      	beq.n	2000233a <MSS_I2C_enable_smbus_irq+0x1e>
2000232a:	f24a 0328 	movw	r3, #41000	; 0xa028
2000232e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002332:	4298      	cmp	r0, r3
20002334:	d028      	beq.n	20002388 <MSS_I2C_enable_smbus_irq+0x6c>
20002336:	be00      	bkpt	0x0000
20002338:	e026      	b.n	20002388 <MSS_I2C_enable_smbus_irq+0x6c>

	/* Enable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
2000233a:	f011 0f01 	tst.w	r1, #1
2000233e:	d011      	beq.n	20002364 <MSS_I2C_enable_smbus_irq+0x48>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002340:	f24e 1300 	movw	r3, #57600	; 0xe100
20002344:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002348:	f44f 4400 	mov.w	r4, #32768	; 0x8000
2000234c:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
        	NVIC_ClearPendingIRQ( I2C0_SMBAlert_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
20002350:	f649 72b4 	movw	r2, #40884	; 0x9fb4
20002354:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002358:	69d2      	ldr	r2, [r2, #28]
2000235a:	f04f 0501 	mov.w	r5, #1
2000235e:	f8c2 5200 	str.w	r5, [r2, #512]	; 0x200
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002362:	601c      	str	r4, [r3, #0]
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
20002364:	f011 0f02 	tst.w	r1, #2
20002368:	d030      	beq.n	200023cc <MSS_I2C_enable_smbus_irq+0xb0>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000236a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000236e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002372:	f44f 3280 	mov.w	r2, #65536	; 0x10000
20002376:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C0_SMBus_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
2000237a:	69c1      	ldr	r1, [r0, #28]
2000237c:	f04f 0001 	mov.w	r0, #1
20002380:	f8c1 0204 	str.w	r0, [r1, #516]	; 0x204
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002384:	601a      	str	r2, [r3, #0]
20002386:	e021      	b.n	200023cc <MSS_I2C_enable_smbus_irq+0xb0>
            NVIC_EnableIRQ( I2C0_SMBus_IRQn );
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
20002388:	f011 0f01 	tst.w	r1, #1
2000238c:	d00d      	beq.n	200023aa <MSS_I2C_enable_smbus_irq+0x8e>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000238e:	f24e 1300 	movw	r3, #57600	; 0xe100
20002392:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002396:	f44f 2280 	mov.w	r2, #262144	; 0x40000
2000239a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBAlert_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
2000239e:	69c4      	ldr	r4, [r0, #28]
200023a0:	f04f 0501 	mov.w	r5, #1
200023a4:	f8c4 5200 	str.w	r5, [r4, #512]	; 0x200
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200023a8:	601a      	str	r2, [r3, #0]
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
200023aa:	f011 0f02 	tst.w	r1, #2
200023ae:	d00d      	beq.n	200023cc <MSS_I2C_enable_smbus_irq+0xb0>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200023b0:	f24e 1300 	movw	r3, #57600	; 0xe100
200023b4:	f2ce 0300 	movt	r3, #57344	; 0xe000
200023b8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
200023bc:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBus_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
200023c0:	69c1      	ldr	r1, [r0, #28]
200023c2:	f04f 0001 	mov.w	r0, #1
200023c6:	f8c1 0204 	str.w	r0, [r1, #516]	; 0x204
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200023ca:	601a      	str	r2, [r3, #0]
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBus_IRQn );
        }
    }
}
200023cc:	bc30      	pop	{r4, r5}
200023ce:	4770      	bx	lr

200023d0 <MSS_I2C_disable_smbus_irq>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
200023d0:	f649 73b4 	movw	r3, #40884	; 0x9fb4
200023d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023d8:	4298      	cmp	r0, r3
200023da:	d007      	beq.n	200023ec <MSS_I2C_disable_smbus_irq+0x1c>
200023dc:	f24a 0328 	movw	r3, #41000	; 0xa028
200023e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023e4:	4298      	cmp	r0, r3
200023e6:	d026      	beq.n	20002436 <MSS_I2C_disable_smbus_irq+0x66>
200023e8:	be00      	bkpt	0x0000
200023ea:	e024      	b.n	20002436 <MSS_I2C_disable_smbus_irq+0x66>

	/* Disable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
200023ec:	f011 0f01 	tst.w	r1, #1
200023f0:	d010      	beq.n	20002414 <MSS_I2C_disable_smbus_irq+0x44>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
200023f2:	f649 73b4 	movw	r3, #40884	; 0x9fb4
200023f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023fa:	69db      	ldr	r3, [r3, #28]
200023fc:	f04f 0200 	mov.w	r2, #0
20002400:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20002404:	f24e 1300 	movw	r3, #57600	; 0xe100
20002408:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000240c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
20002410:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
            NVIC_DisableIRQ( I2C0_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
20002414:	f011 0f02 	tst.w	r1, #2
20002418:	d02d      	beq.n	20002476 <MSS_I2C_disable_smbus_irq+0xa6>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
2000241a:	69c3      	ldr	r3, [r0, #28]
2000241c:	f04f 0200 	mov.w	r2, #0
20002420:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
20002424:	f24e 1300 	movw	r3, #57600	; 0xe100
20002428:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000242c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
20002430:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
20002434:	4770      	bx	lr
            NVIC_DisableIRQ( I2C0_SMBus_IRQn );
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
20002436:	f011 0f01 	tst.w	r1, #1
2000243a:	d00c      	beq.n	20002456 <MSS_I2C_disable_smbus_irq+0x86>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
2000243c:	69c3      	ldr	r3, [r0, #28]
2000243e:	f04f 0200 	mov.w	r2, #0
20002442:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
20002446:	f24e 1300 	movw	r3, #57600	; 0xe100
2000244a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000244e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
20002452:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
            NVIC_DisableIRQ( I2C1_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
20002456:	f011 0f02 	tst.w	r1, #2
2000245a:	d00c      	beq.n	20002476 <MSS_I2C_disable_smbus_irq+0xa6>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
2000245c:	69c3      	ldr	r3, [r0, #28]
2000245e:	f04f 0200 	mov.w	r2, #0
20002462:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
20002466:	f24e 1300 	movw	r3, #57600	; 0xe100
2000246a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000246e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20002472:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
20002476:	4770      	bx	lr

20002478 <MSS_I2C_suspend_smbus_slave>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x00u;
20002478:	69c3      	ldr	r3, [r0, #28]
2000247a:	f04f 0200 	mov.w	r2, #0
2000247e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
20002482:	4770      	bx	lr

20002484 <MSS_I2C_resume_smbus_slave>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x01u;
20002484:	69c3      	ldr	r3, [r0, #28]
20002486:	f04f 0201 	mov.w	r2, #1
2000248a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
2000248e:	4770      	bx	lr

20002490 <MSS_I2C_reset_smbus>:
void MSS_I2C_reset_smbus
(
    mss_i2c_instance_t * this_i2c
)
{
    this_i2c->hw_smb_reg_bit->SMB_SMBus_Reset = 0x01u;
20002490:	69c3      	ldr	r3, [r0, #28]
20002492:	f04f 0201 	mov.w	r2, #1
20002496:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
}
2000249a:	4770      	bx	lr

2000249c <MSS_I2C_set_smbus_alert>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x00u;
2000249c:	69c3      	ldr	r3, [r0, #28]
2000249e:	f04f 0200 	mov.w	r2, #0
200024a2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
200024a6:	4770      	bx	lr

200024a8 <MSS_I2C_clear_smbus_alert>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x01u;
200024a8:	69c3      	ldr	r3, [r0, #28]
200024aa:	f04f 0201 	mov.w	r2, #1
200024ae:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
200024b2:	4770      	bx	lr

200024b4 <MSS_I2C_set_gca>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* accept GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0x01u;
200024b4:	6983      	ldr	r3, [r0, #24]
200024b6:	f04f 0201 	mov.w	r2, #1
200024ba:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
200024be:	4770      	bx	lr

200024c0 <MSS_I2C_clear_gca>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Disable GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0u;
200024c0:	6983      	ldr	r3, [r0, #24]
200024c2:	f04f 0200 	mov.w	r2, #0
200024c6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
200024ca:	4770      	bx	lr

200024cc <MSS_I2C_set_user_data>:
(
    mss_i2c_instance_t * this_i2c,
    void * p_user_data
)
{
    this_i2c->p_user_data = p_user_data ;
200024cc:	66c1      	str	r1, [r0, #108]	; 0x6c
}
200024ce:	4770      	bx	lr

200024d0 <MSS_I2C_get_user_data>:
(
    mss_i2c_instance_t * this_i2c
)
{
    return( this_i2c->p_user_data);
}
200024d0:	6ec0      	ldr	r0, [r0, #108]	; 0x6c
200024d2:	4770      	bx	lr

200024d4 <I2C0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C0_IRQHandler( void )
#else
void I2C0_IRQHandler( void )
#endif
{
200024d4:	4668      	mov	r0, sp
200024d6:	f020 0107 	bic.w	r1, r0, #7
200024da:	468d      	mov	sp, r1
200024dc:	b501      	push	{r0, lr}
    mss_i2c_isr( &g_mss_i2c0 );
200024de:	f649 70b4 	movw	r0, #40884	; 0x9fb4
200024e2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200024e6:	f7ff fc47 	bl	20001d78 <mss_i2c_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200024ea:	f24e 1300 	movw	r3, #57600	; 0xe100
200024ee:	f2ce 0300 	movt	r3, #57344	; 0xe000
200024f2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
200024f6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( I2C0_IRQn );
}
200024fa:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
200024fe:	4685      	mov	sp, r0
20002500:	4770      	bx	lr
20002502:	bf00      	nop

20002504 <I2C1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C1_IRQHandler( void )
#else
void I2C1_IRQHandler( void )
#endif
{
20002504:	4668      	mov	r0, sp
20002506:	f020 0107 	bic.w	r1, r0, #7
2000250a:	468d      	mov	sp, r1
2000250c:	b501      	push	{r0, lr}
    mss_i2c_isr( &g_mss_i2c1 );
2000250e:	f24a 0028 	movw	r0, #41000	; 0xa028
20002512:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002516:	f7ff fc2f 	bl	20001d78 <mss_i2c_isr>
2000251a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000251e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002522:	f44f 3200 	mov.w	r2, #131072	; 0x20000
20002526:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( I2C1_IRQn );
}
2000252a:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
2000252e:	4685      	mov	sp, r0
20002530:	4770      	bx	lr
20002532:	bf00      	nop

20002534 <disable_interrupts>:
}
/*------------------------------------------------------------------------------
 *
 */
static uint32_t disable_interrupts( void )
{
20002534:	b510      	push	{r4, lr}
    uint32_t primask;
    primask = __get_PRIMASK();
20002536:	f000 fa95 	bl	20002a64 <__get_PRIMASK>
2000253a:	4604      	mov	r4, r0
    __set_PRIMASK(1u);
2000253c:	f04f 0001 	mov.w	r0, #1
20002540:	f000 fa94 	bl	20002a6c <__set_PRIMASK>
    return primask;
}
20002544:	4620      	mov	r0, r4
20002546:	bd10      	pop	{r4, pc}

20002548 <restore_interrupts>:

/*------------------------------------------------------------------------------
 *
 */
static void restore_interrupts( uint32_t primask )
{
20002548:	b508      	push	{r3, lr}
    __set_PRIMASK( primask );
2000254a:	f000 fa8f 	bl	20002a6c <__set_PRIMASK>
}
2000254e:	bd08      	pop	{r3, pc}

20002550 <MSS_I2C_disable_slave>:
 */
void MSS_I2C_disable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
20002550:	b510      	push	{r4, lr}
20002552:	4604      	mov	r4, r0
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002554:	f649 73b4 	movw	r3, #40884	; 0x9fb4
20002558:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000255c:	4298      	cmp	r0, r3
2000255e:	d006      	beq.n	2000256e <MSS_I2C_disable_slave+0x1e>
20002560:	f24a 0328 	movw	r3, #41000	; 0xa028
20002564:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002568:	4298      	cmp	r0, r3
2000256a:	d000      	beq.n	2000256e <MSS_I2C_disable_slave+0x1e>
2000256c:	be00      	bkpt	0x0000

    primask = disable_interrupts();
2000256e:	f7ff ffe1 	bl	20002534 <disable_interrupts>

    /* Reset the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x00u;
20002572:	69a2      	ldr	r2, [r4, #24]
20002574:	f04f 0300 	mov.w	r3, #0
20002578:	6093      	str	r3, [r2, #8]

    /* Disable slave */
    this_i2c->is_slave_enabled = 0u;
2000257a:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68

    restore_interrupts( primask );
2000257e:	f7ff ffe3 	bl	20002548 <restore_interrupts>
}
20002582:	bd10      	pop	{r4, pc}

20002584 <MSS_I2C_enable_slave>:
 */
void MSS_I2C_enable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
20002584:	b538      	push	{r3, r4, r5, lr}
20002586:	4604      	mov	r4, r0
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002588:	f649 73b4 	movw	r3, #40884	; 0x9fb4
2000258c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002590:	4298      	cmp	r0, r3
20002592:	d006      	beq.n	200025a2 <MSS_I2C_enable_slave+0x1e>
20002594:	f24a 0328 	movw	r3, #41000	; 0xa028
20002598:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000259c:	4298      	cmp	r0, r3
2000259e:	d000      	beq.n	200025a2 <MSS_I2C_enable_slave+0x1e>
200025a0:	be00      	bkpt	0x0000

    primask = disable_interrupts();
200025a2:	f7ff ffc7 	bl	20002534 <disable_interrupts>

    /* Set the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
200025a6:	69a3      	ldr	r3, [r4, #24]
200025a8:	f04f 0501 	mov.w	r5, #1
200025ac:	609d      	str	r5, [r3, #8]
    
    /* Enable slave */
    this_i2c->is_slave_enabled = 1u;
200025ae:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68

    restore_interrupts( primask );
200025b2:	f7ff ffc9 	bl	20002548 <restore_interrupts>

    /* Enable Interrupt */
    NVIC_EnableIRQ( this_i2c->irqn );
200025b6:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200025b8:	b21a      	sxth	r2, r3
200025ba:	ea4f 1252 	mov.w	r2, r2, lsr #5
200025be:	f003 031f 	and.w	r3, r3, #31
200025c2:	fa05 f503 	lsl.w	r5, r5, r3
200025c6:	f24e 1300 	movw	r3, #57600	; 0xe100
200025ca:	f2ce 0300 	movt	r3, #57344	; 0xe000
200025ce:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
}
200025d2:	bd38      	pop	{r3, r4, r5, pc}

200025d4 <MSS_I2C_set_slave_rx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t * rx_buffer,
    uint16_t rx_size
)
{
200025d4:	b570      	push	{r4, r5, r6, lr}
200025d6:	4604      	mov	r4, r0
200025d8:	460d      	mov	r5, r1
200025da:	4616      	mov	r6, r2
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
200025dc:	f649 73b4 	movw	r3, #40884	; 0x9fb4
200025e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025e4:	4298      	cmp	r0, r3
200025e6:	d006      	beq.n	200025f6 <MSS_I2C_set_slave_rx_buffer+0x22>
200025e8:	f24a 0328 	movw	r3, #41000	; 0xa028
200025ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025f0:	4298      	cmp	r0, r3
200025f2:	d000      	beq.n	200025f6 <MSS_I2C_set_slave_rx_buffer+0x22>
200025f4:	be00      	bkpt	0x0000

    primask = disable_interrupts();
200025f6:	f7ff ff9d 	bl	20002534 <disable_interrupts>
    
    this_i2c->slave_rx_buffer = rx_buffer;
200025fa:	6525      	str	r5, [r4, #80]	; 0x50
    this_i2c->slave_rx_size = rx_size;
200025fc:	6566      	str	r6, [r4, #84]	; 0x54
    this_i2c->slave_rx_idx = 0u;
200025fe:	f04f 0300 	mov.w	r3, #0
20002602:	65a3      	str	r3, [r4, #88]	; 0x58

    restore_interrupts( primask );
20002604:	f7ff ffa0 	bl	20002548 <restore_interrupts>
}
20002608:	bd70      	pop	{r4, r5, r6, pc}
2000260a:	bf00      	nop

2000260c <MSS_I2C_set_slave_tx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    const uint8_t * tx_buffer,
    uint16_t tx_size
)
{
2000260c:	b570      	push	{r4, r5, r6, lr}
2000260e:	4604      	mov	r4, r0
20002610:	460d      	mov	r5, r1
20002612:	4616      	mov	r6, r2
    uint32_t primask;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002614:	f649 73b4 	movw	r3, #40884	; 0x9fb4
20002618:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000261c:	4298      	cmp	r0, r3
2000261e:	d006      	beq.n	2000262e <MSS_I2C_set_slave_tx_buffer+0x22>
20002620:	f24a 0328 	movw	r3, #41000	; 0xa028
20002624:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002628:	4298      	cmp	r0, r3
2000262a:	d000      	beq.n	2000262e <MSS_I2C_set_slave_tx_buffer+0x22>
2000262c:	be00      	bkpt	0x0000

    primask = disable_interrupts();
2000262e:	f7ff ff81 	bl	20002534 <disable_interrupts>
    
    this_i2c->slave_tx_buffer = tx_buffer;
20002632:	6465      	str	r5, [r4, #68]	; 0x44
    this_i2c->slave_tx_size = tx_size;
20002634:	64a6      	str	r6, [r4, #72]	; 0x48
    this_i2c->slave_tx_idx = 0u;
20002636:	f04f 0300 	mov.w	r3, #0
2000263a:	64e3      	str	r3, [r4, #76]	; 0x4c
    
    restore_interrupts( primask );
2000263c:	f7ff ff84 	bl	20002548 <restore_interrupts>
}
20002640:	bd70      	pop	{r4, r5, r6, pc}
20002642:	bf00      	nop

20002644 <MSS_I2C_write_read>:
    uint16_t offset_size,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
20002644:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
20002648:	b082      	sub	sp, #8
2000264a:	4604      	mov	r4, r0
2000264c:	4688      	mov	r8, r1
2000264e:	4617      	mov	r7, r2
20002650:	461d      	mov	r5, r3
20002652:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
20002656:	f8bd 602c 	ldrh.w	r6, [sp, #44]	; 0x2c
2000265a:	f89d 9030 	ldrb.w	r9, [sp, #48]	; 0x30
    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
2000265e:	f649 73b4 	movw	r3, #40884	; 0x9fb4
20002662:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002666:	4298      	cmp	r0, r3
20002668:	d006      	beq.n	20002678 <MSS_I2C_write_read+0x34>
2000266a:	f24a 0328 	movw	r3, #41000	; 0xa028
2000266e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002672:	4298      	cmp	r0, r3
20002674:	d000      	beq.n	20002678 <MSS_I2C_write_read+0x34>
20002676:	be00      	bkpt	0x0000
    ASSERT(offset_size > 0u);
20002678:	b905      	cbnz	r5, 2000267c <MSS_I2C_write_read+0x38>
2000267a:	be00      	bkpt	0x0000
    ASSERT(addr_offset != (const uint8_t *)0);
2000267c:	b907      	cbnz	r7, 20002680 <MSS_I2C_write_read+0x3c>
2000267e:	be00      	bkpt	0x0000
    ASSERT(read_size > 0u);
20002680:	b906      	cbnz	r6, 20002684 <MSS_I2C_write_read+0x40>
20002682:	be00      	bkpt	0x0000
    ASSERT(read_buffer != (uint8_t *)0);
20002684:	f1ba 0f00 	cmp.w	sl, #0
20002688:	d100      	bne.n	2000268c <MSS_I2C_write_read+0x48>
2000268a:	be00      	bkpt	0x0000

    if((read_size > 0u) && (offset_size > 0u))
2000268c:	1e2b      	subs	r3, r5, #0
2000268e:	bf18      	it	ne
20002690:	2301      	movne	r3, #1
20002692:	2e00      	cmp	r6, #0
20002694:	bf0c      	ite	eq
20002696:	2300      	moveq	r3, #0
20002698:	f003 0301 	andne.w	r3, r3, #1
2000269c:	2b00      	cmp	r3, #0
2000269e:	d05a      	beq.n	20002756 <MSS_I2C_write_read+0x112>
    {
        uint32_t primask;
        volatile uint8_t stat_ctrl;

        primask = disable_interrupts();
200026a0:	f7ff ff48 	bl	20002534 <disable_interrupts>

        /* Update the transaction only when there is no transaction going on I2C */
        if( this_i2c->transaction == NO_TRANSACTION)
200026a4:	7a23      	ldrb	r3, [r4, #8]
200026a6:	b913      	cbnz	r3, 200026ae <MSS_I2C_write_read+0x6a>
        {
            this_i2c->transaction = MASTER_RANDOM_READ_TRANSACTION;
200026a8:	f04f 0303 	mov.w	r3, #3
200026ac:	7223      	strb	r3, [r4, #8]
        }

        /* Update the Pending transaction information so that transaction can restarted */
        this_i2c->pending_transaction = MASTER_RANDOM_READ_TRANSACTION ;
200026ae:	f04f 0303 	mov.w	r3, #3
200026b2:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72

        /* Update target address */
        this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
200026b6:	ea4f 0348 	mov.w	r3, r8, lsl #1
200026ba:	6063      	str	r3, [r4, #4]

        this_i2c->dir = WRITE_DIR;
200026bc:	f04f 0300 	mov.w	r3, #0
200026c0:	62e3      	str	r3, [r4, #44]	; 0x2c
        this_i2c->master_tx_buffer = addr_offset;
200026c2:	6227      	str	r7, [r4, #32]
        this_i2c->master_tx_size = offset_size;
200026c4:	6265      	str	r5, [r4, #36]	; 0x24
        this_i2c->master_tx_idx = 0u;
200026c6:	62a3      	str	r3, [r4, #40]	; 0x28

        this_i2c->master_rx_buffer = read_buffer;
200026c8:	f8c4 a030 	str.w	sl, [r4, #48]	; 0x30
        this_i2c->master_rx_size = read_size;
200026cc:	6366      	str	r6, [r4, #52]	; 0x34
        this_i2c->master_rx_idx = 0u;
200026ce:	63a3      	str	r3, [r4, #56]	; 0x38

        /* Set I2C status in progress */
        this_i2c->master_status = MSS_I2C_IN_PROGRESS;
200026d0:	f04f 0301 	mov.w	r3, #1
200026d4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        this_i2c->options = options;
200026d8:	f884 9010 	strb.w	r9, [r4, #16]

        if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
200026dc:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
200026e0:	2b01      	cmp	r3, #1
        {
            this_i2c->is_transaction_pending = 1u;
200026e2:	bf0f      	iteee	eq
200026e4:	f884 3071 	strbeq.w	r3, [r4, #113]	; 0x71
        }
        else
        {
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
200026e8:	69a3      	ldrne	r3, [r4, #24]
200026ea:	2201      	movne	r2, #1
200026ec:	615a      	strne	r2, [r3, #20]
        /*
         * Clear interrupts if required (depends on repeated starts).
         * Since the Bus is on hold, only then prior status needs to
         * be cleared.
         */
        if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
200026ee:	f894 3070 	ldrb.w	r3, [r4, #112]	; 0x70
200026f2:	2b01      	cmp	r3, #1
200026f4:	d11d      	bne.n	20002732 <MSS_I2C_write_read+0xee>
        {
            this_i2c->hw_reg_bit->CTRL_SI = 0u;
200026f6:	69a3      	ldr	r3, [r4, #24]
200026f8:	f04f 0200 	mov.w	r2, #0
200026fc:	60da      	str	r2, [r3, #12]
            stat_ctrl = this_i2c->hw_reg->STATUS;
200026fe:	6963      	ldr	r3, [r4, #20]
20002700:	791b      	ldrb	r3, [r3, #4]
20002702:	f88d 3007 	strb.w	r3, [sp, #7]
            stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
20002706:	f89d 3007 	ldrb.w	r3, [sp, #7]
2000270a:	f88d 3007 	strb.w	r3, [sp, #7]
            NVIC_ClearPendingIRQ( this_i2c->irqn );
2000270e:	8a63      	ldrh	r3, [r4, #18]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002710:	b21a      	sxth	r2, r3
20002712:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002716:	f003 031f 	and.w	r3, r3, #31
2000271a:	f04f 0101 	mov.w	r1, #1
2000271e:	fa01 f103 	lsl.w	r1, r1, r3
20002722:	f24e 1300 	movw	r3, #57600	; 0xe100
20002726:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000272a:	f102 0260 	add.w	r2, r2, #96	; 0x60
2000272e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        }

        /* Enable the interrupt. ( Re-enable) */
        NVIC_EnableIRQ( this_i2c->irqn );
20002732:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002734:	b21a      	sxth	r2, r3
20002736:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000273a:	f003 031f 	and.w	r3, r3, #31
2000273e:	f04f 0101 	mov.w	r1, #1
20002742:	fa01 f103 	lsl.w	r1, r1, r3
20002746:	f24e 1300 	movw	r3, #57600	; 0xe100
2000274a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000274e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        restore_interrupts( primask );
20002752:	f7ff fef9 	bl	20002548 <restore_interrupts>
    }
}
20002756:	b002      	add	sp, #8
20002758:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

2000275c <MSS_I2C_read>:
    uint8_t serial_addr,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
2000275c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20002760:	b082      	sub	sp, #8
20002762:	4604      	mov	r4, r0
20002764:	460d      	mov	r5, r1
20002766:	4616      	mov	r6, r2
20002768:	461f      	mov	r7, r3
2000276a:	f89d 8020 	ldrb.w	r8, [sp, #32]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
2000276e:	f649 73b4 	movw	r3, #40884	; 0x9fb4
20002772:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002776:	4298      	cmp	r0, r3
20002778:	d006      	beq.n	20002788 <MSS_I2C_read+0x2c>
2000277a:	f24a 0328 	movw	r3, #41000	; 0xa028
2000277e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002782:	4298      	cmp	r0, r3
20002784:	d000      	beq.n	20002788 <MSS_I2C_read+0x2c>
20002786:	be00      	bkpt	0x0000

    primask = disable_interrupts();
20002788:	f7ff fed4 	bl	20002534 <disable_interrupts>
    
    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
2000278c:	7a23      	ldrb	r3, [r4, #8]
2000278e:	b913      	cbnz	r3, 20002796 <MSS_I2C_read+0x3a>
    {
      this_i2c->transaction = MASTER_READ_TRANSACTION;
20002790:	f04f 0302 	mov.w	r3, #2
20002794:	7223      	strb	r3, [r4, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_READ_TRANSACTION ;
20002796:	f04f 0302 	mov.w	r3, #2
2000279a:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
2000279e:	ea4f 0545 	mov.w	r5, r5, lsl #1
200027a2:	6065      	str	r5, [r4, #4]

    this_i2c->dir = READ_DIR;
200027a4:	f04f 0301 	mov.w	r3, #1
200027a8:	62e3      	str	r3, [r4, #44]	; 0x2c

    this_i2c->master_rx_buffer = read_buffer;
200027aa:	6326      	str	r6, [r4, #48]	; 0x30
    this_i2c->master_rx_size = read_size;
200027ac:	6367      	str	r7, [r4, #52]	; 0x34
    this_i2c->master_rx_idx = 0u;
200027ae:	f04f 0200 	mov.w	r2, #0
200027b2:	63a2      	str	r2, [r4, #56]	; 0x38
    
    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
200027b4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    this_i2c->options = options;
200027b8:	f884 8010 	strb.w	r8, [r4, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
200027bc:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
200027c0:	2b01      	cmp	r3, #1
    {
        this_i2c->is_transaction_pending = 1u;
200027c2:	bf0f      	iteee	eq
200027c4:	f884 3071 	strbeq.w	r3, [r4, #113]	; 0x71
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
200027c8:	69a3      	ldrne	r3, [r4, #24]
200027ca:	2201      	movne	r2, #1
200027cc:	615a      	strne	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
200027ce:	f894 3070 	ldrb.w	r3, [r4, #112]	; 0x70
200027d2:	2b01      	cmp	r3, #1
200027d4:	d11d      	bne.n	20002812 <MSS_I2C_read+0xb6>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
200027d6:	69a3      	ldr	r3, [r4, #24]
200027d8:	f04f 0200 	mov.w	r2, #0
200027dc:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
200027de:	6963      	ldr	r3, [r4, #20]
200027e0:	791b      	ldrb	r3, [r3, #4]
200027e2:	f88d 3007 	strb.w	r3, [sp, #7]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
200027e6:	f89d 3007 	ldrb.w	r3, [sp, #7]
200027ea:	f88d 3007 	strb.w	r3, [sp, #7]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
200027ee:	8a63      	ldrh	r3, [r4, #18]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200027f0:	b21a      	sxth	r2, r3
200027f2:	ea4f 1252 	mov.w	r2, r2, lsr #5
200027f6:	f003 031f 	and.w	r3, r3, #31
200027fa:	f04f 0101 	mov.w	r1, #1
200027fe:	fa01 f103 	lsl.w	r1, r1, r3
20002802:	f24e 1300 	movw	r3, #57600	; 0xe100
20002806:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000280a:	f102 0260 	add.w	r2, r2, #96	; 0x60
2000280e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
    
    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
20002812:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002814:	b21a      	sxth	r2, r3
20002816:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000281a:	f003 031f 	and.w	r3, r3, #31
2000281e:	f04f 0101 	mov.w	r1, #1
20002822:	fa01 f103 	lsl.w	r1, r1, r3
20002826:	f24e 1300 	movw	r3, #57600	; 0xe100
2000282a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000282e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    restore_interrupts( primask );
20002832:	f7ff fe89 	bl	20002548 <restore_interrupts>
}
20002836:	b002      	add	sp, #8
20002838:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

2000283c <MSS_I2C_write>:
    uint8_t serial_addr,
    const uint8_t * write_buffer,
    uint16_t write_size,
    uint8_t options
)
{
2000283c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20002840:	b082      	sub	sp, #8
20002842:	4604      	mov	r4, r0
20002844:	460d      	mov	r5, r1
20002846:	4616      	mov	r6, r2
20002848:	461f      	mov	r7, r3
2000284a:	f89d 8020 	ldrb.w	r8, [sp, #32]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
2000284e:	f649 73b4 	movw	r3, #40884	; 0x9fb4
20002852:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002856:	4298      	cmp	r0, r3
20002858:	d006      	beq.n	20002868 <MSS_I2C_write+0x2c>
2000285a:	f24a 0328 	movw	r3, #41000	; 0xa028
2000285e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002862:	4298      	cmp	r0, r3
20002864:	d000      	beq.n	20002868 <MSS_I2C_write+0x2c>
20002866:	be00      	bkpt	0x0000

    primask = disable_interrupts();
20002868:	f7ff fe64 	bl	20002534 <disable_interrupts>

    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
2000286c:	7a23      	ldrb	r3, [r4, #8]
2000286e:	b913      	cbnz	r3, 20002876 <MSS_I2C_write+0x3a>
    {
      this_i2c->transaction = MASTER_WRITE_TRANSACTION;
20002870:	f04f 0301 	mov.w	r3, #1
20002874:	7223      	strb	r3, [r4, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_WRITE_TRANSACTION ;
20002876:	f04f 0301 	mov.w	r3, #1
2000287a:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
2000287e:	fa05 f503 	lsl.w	r5, r5, r3
20002882:	6065      	str	r5, [r4, #4]

    this_i2c->dir = WRITE_DIR;
20002884:	f04f 0200 	mov.w	r2, #0
20002888:	62e2      	str	r2, [r4, #44]	; 0x2c

    this_i2c->master_tx_buffer = write_buffer;
2000288a:	6226      	str	r6, [r4, #32]
    this_i2c->master_tx_size = write_size;
2000288c:	6267      	str	r7, [r4, #36]	; 0x24
    this_i2c->master_tx_idx = 0u;
2000288e:	62a2      	str	r2, [r4, #40]	; 0x28

    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
20002890:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    this_i2c->options = options;
20002894:	f884 8010 	strb.w	r8, [r4, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20002898:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
2000289c:	2b01      	cmp	r3, #1
    {
        this_i2c->is_transaction_pending = 1u;
2000289e:	bf0f      	iteee	eq
200028a0:	f884 3071 	strbeq.w	r3, [r4, #113]	; 0x71
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
200028a4:	69a3      	ldrne	r3, [r4, #24]
200028a6:	2201      	movne	r2, #1
200028a8:	615a      	strne	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
200028aa:	f894 3070 	ldrb.w	r3, [r4, #112]	; 0x70
200028ae:	2b01      	cmp	r3, #1
200028b0:	d11d      	bne.n	200028ee <MSS_I2C_write+0xb2>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
200028b2:	69a3      	ldr	r3, [r4, #24]
200028b4:	f04f 0200 	mov.w	r2, #0
200028b8:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
200028ba:	6963      	ldr	r3, [r4, #20]
200028bc:	791b      	ldrb	r3, [r3, #4]
200028be:	f88d 3007 	strb.w	r3, [sp, #7]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
200028c2:	f89d 3007 	ldrb.w	r3, [sp, #7]
200028c6:	f88d 3007 	strb.w	r3, [sp, #7]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
200028ca:	8a63      	ldrh	r3, [r4, #18]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200028cc:	b21a      	sxth	r2, r3
200028ce:	ea4f 1252 	mov.w	r2, r2, lsr #5
200028d2:	f003 031f 	and.w	r3, r3, #31
200028d6:	f04f 0101 	mov.w	r1, #1
200028da:	fa01 f103 	lsl.w	r1, r1, r3
200028de:	f24e 1300 	movw	r3, #57600	; 0xe100
200028e2:	f2ce 0300 	movt	r3, #57344	; 0xe000
200028e6:	f102 0260 	add.w	r2, r2, #96	; 0x60
200028ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }

    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
200028ee:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200028f0:	b21a      	sxth	r2, r3
200028f2:	ea4f 1252 	mov.w	r2, r2, lsr #5
200028f6:	f003 031f 	and.w	r3, r3, #31
200028fa:	f04f 0101 	mov.w	r1, #1
200028fe:	fa01 f103 	lsl.w	r1, r1, r3
20002902:	f24e 1300 	movw	r3, #57600	; 0xe100
20002906:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000290a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    restore_interrupts( primask );
2000290e:	f7ff fe1b 	bl	20002548 <restore_interrupts>
}
20002912:	b002      	add	sp, #8
20002914:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20002918 <MSS_I2C_init>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t ser_address,
    mss_i2c_clock_divider_t ser_clock_speed
)
{
20002918:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000291c:	4604      	mov	r4, r0
2000291e:	460e      	mov	r6, r1
20002920:	4615      	mov	r5, r2
    uint32_t primask;
    uint_fast16_t clock_speed = (uint_fast16_t)ser_clock_speed;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002922:	f649 73b4 	movw	r3, #40884	; 0x9fb4
20002926:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000292a:	4298      	cmp	r0, r3
2000292c:	d007      	beq.n	2000293e <MSS_I2C_init+0x26>
2000292e:	f24a 0328 	movw	r3, #41000	; 0xa028
20002932:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002936:	4298      	cmp	r0, r3
20002938:	d04f      	beq.n	200029da <MSS_I2C_init+0xc2>
2000293a:	be00      	bkpt	0x0000
2000293c:	e04d      	b.n	200029da <MSS_I2C_init+0xc2>
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    primask = disable_interrupts();
2000293e:	f7ff fdf9 	bl	20002534 <disable_interrupts>
20002942:	4607      	mov	r7, r0
    memset(this_i2c, 0, sizeof(mss_i2c_instance_t));
20002944:	f649 78b4 	movw	r8, #40884	; 0x9fb4
20002948:	f2c2 0800 	movt	r8, #8192	; 0x2000
2000294c:	4640      	mov	r0, r8
2000294e:	f04f 0100 	mov.w	r1, #0
20002952:	f04f 0274 	mov.w	r2, #116	; 0x74
20002956:	f001 f8af 	bl	20003ab8 <memset>
    
    if ( this_i2c == &g_mss_i2c0 )
    {
        this_i2c->irqn = I2C0_IRQn;
2000295a:	f04f 030e 	mov.w	r3, #14
2000295e:	f8a8 3012 	strh.w	r3, [r8, #18]
        this_i2c->hw_reg = I2C0;
20002962:	f242 0300 	movw	r3, #8192	; 0x2000
20002966:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000296a:	f8c8 3014 	str.w	r3, [r8, #20]
        this_i2c->hw_reg_bit = I2C0_BITBAND;
2000296e:	f240 0300 	movw	r3, #0
20002972:	f2c4 2304 	movt	r3, #16900	; 0x4204
20002976:	f8c8 3018 	str.w	r3, [r8, #24]
        
        /* reset I2C0 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C0_SOFTRESET_MASK;
2000297a:	f242 0300 	movw	r3, #8192	; 0x2000
2000297e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002982:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002984:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
20002988:	631a      	str	r2, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000298a:	f24e 1200 	movw	r2, #57600	; 0xe100
2000298e:	f2ce 0200 	movt	r2, #57344	; 0xe000
20002992:	f44f 4180 	mov.w	r1, #16384	; 0x4000
20002996:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended I2C0 interrupt */
        NVIC_ClearPendingIRQ( I2C0_IRQn );
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
2000299a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2000299c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
200029a0:	631a      	str	r2, [r3, #48]	; 0x30
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
    }
    
    /* Use same base address for SMBus bitband access */
    this_i2c->hw_smb_reg_bit = (I2C_SMBus_BitBand_TypeDef *)this_i2c->hw_reg_bit;
200029a2:	69a3      	ldr	r3, [r4, #24]
200029a4:	61e3      	str	r3, [r4, #28]

    /* Update Serial address of the device */
    this_i2c->ser_address = (uint_fast8_t)ser_address << 1u;
200029a6:	ea4f 0646 	mov.w	r6, r6, lsl #1
200029aa:	6026      	str	r6, [r4, #0]

    this_i2c->hw_reg_bit->CTRL_CR2 = (uint32_t)((clock_speed >> 2u) & 0x01u);
200029ac:	f3c5 0280 	ubfx	r2, r5, #2, #1
200029b0:	61da      	str	r2, [r3, #28]
    this_i2c->hw_reg_bit->CTRL_CR1 = (uint32_t)((clock_speed >> 1u) & 0x01u);
200029b2:	69a3      	ldr	r3, [r4, #24]
200029b4:	f3c5 0240 	ubfx	r2, r5, #1, #1
200029b8:	605a      	str	r2, [r3, #4]
    this_i2c->hw_reg_bit->CTRL_CR0 = (uint32_t)(clock_speed & 0x01u);
200029ba:	69a3      	ldr	r3, [r4, #24]
200029bc:	f005 0501 	and.w	r5, r5, #1
200029c0:	601d      	str	r5, [r3, #0]
    this_i2c->hw_reg->ADDR = (uint8_t)this_i2c->ser_address;
200029c2:	6963      	ldr	r3, [r4, #20]
200029c4:	7822      	ldrb	r2, [r4, #0]
200029c6:	731a      	strb	r2, [r3, #12]
    this_i2c->hw_reg_bit->CTRL_ENS1 = 0x01u; /* set enable bit */
200029c8:	69a3      	ldr	r3, [r4, #24]
200029ca:	f04f 0201 	mov.w	r2, #1
200029ce:	619a      	str	r2, [r3, #24]
    restore_interrupts( primask );
200029d0:	4638      	mov	r0, r7
200029d2:	f7ff fdb9 	bl	20002548 <restore_interrupts>
}
200029d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    primask = disable_interrupts();
200029da:	f7ff fdab 	bl	20002534 <disable_interrupts>
200029de:	4607      	mov	r7, r0
    memset(this_i2c, 0, sizeof(mss_i2c_instance_t));
200029e0:	4620      	mov	r0, r4
200029e2:	f04f 0100 	mov.w	r1, #0
200029e6:	f04f 0274 	mov.w	r2, #116	; 0x74
200029ea:	f001 f865 	bl	20003ab8 <memset>
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
    }
    else
    {
        this_i2c->irqn = I2C1_IRQn;
200029ee:	f04f 0311 	mov.w	r3, #17
200029f2:	8263      	strh	r3, [r4, #18]
        this_i2c->hw_reg = I2C1;
200029f4:	f242 0300 	movw	r3, #8192	; 0x2000
200029f8:	f2c4 0301 	movt	r3, #16385	; 0x4001
200029fc:	6163      	str	r3, [r4, #20]
        this_i2c->hw_reg_bit = I2C1_BITBAND;
200029fe:	f240 0300 	movw	r3, #0
20002a02:	f2c4 2324 	movt	r3, #16932	; 0x4224
20002a06:	61a3      	str	r3, [r4, #24]
        
        /* reset I2C1 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C1_SOFTRESET_MASK;
20002a08:	f242 0300 	movw	r3, #8192	; 0x2000
20002a0c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002a10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002a12:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
20002a16:	631a      	str	r2, [r3, #48]	; 0x30
20002a18:	f24e 1200 	movw	r2, #57600	; 0xe100
20002a1c:	f2ce 0200 	movt	r2, #57344	; 0xe000
20002a20:	f44f 3100 	mov.w	r1, #131072	; 0x20000
20002a24:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended I2C1 interrupt */
        NVIC_ClearPendingIRQ( I2C1_IRQn );
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
20002a28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002a2a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
20002a2e:	631a      	str	r2, [r3, #48]	; 0x30
20002a30:	e7b7      	b.n	200029a2 <MSS_I2C_init+0x8a>
20002a32:	bf00      	nop

20002a34 <__get_PSP>:
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, psp\n\t" 
20002a34:	f3ef 8009 	mrs	r0, PSP
20002a38:	4600      	mov	r0, r0
20002a3a:	4770      	bx	lr

20002a3c <__set_PSP>:
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n\t"
20002a3c:	f380 8809 	msr	PSP, r0
20002a40:	4770      	bx	lr
20002a42:	bf00      	nop

20002a44 <__get_MSP>:
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, msp\n\t" 
20002a44:	f3ef 8008 	mrs	r0, MSP
20002a48:	4600      	mov	r0, r0
20002a4a:	4770      	bx	lr

20002a4c <__set_MSP>:
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0\n\t"
20002a4c:	f380 8808 	msr	MSP, r0
20002a50:	4770      	bx	lr
20002a52:	bf00      	nop

20002a54 <__get_BASEPRI>:
 */
uint32_t __get_BASEPRI(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
20002a54:	f3ef 8012 	mrs	r0, BASEPRI_MASK
  return(result);
}
20002a58:	4770      	bx	lr
20002a5a:	bf00      	nop

20002a5c <__set_BASEPRI>:
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
20002a5c:	f380 8811 	msr	BASEPRI, r0
}
20002a60:	4770      	bx	lr
20002a62:	bf00      	nop

20002a64 <__get_PRIMASK>:
 */
uint32_t __get_PRIMASK(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
20002a64:	f3ef 8010 	mrs	r0, PRIMASK
  return(result);
}
20002a68:	4770      	bx	lr
20002a6a:	bf00      	nop

20002a6c <__set_PRIMASK>:
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
20002a6c:	f380 8810 	msr	PRIMASK, r0
}
20002a70:	4770      	bx	lr
20002a72:	bf00      	nop

20002a74 <__get_FAULTMASK>:
 */
uint32_t __get_FAULTMASK(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
20002a74:	f3ef 8013 	mrs	r0, FAULTMASK
  return(result);
}
20002a78:	4770      	bx	lr
20002a7a:	bf00      	nop

20002a7c <__set_FAULTMASK>:
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
20002a7c:	f380 8813 	msr	FAULTMASK, r0
}
20002a80:	4770      	bx	lr
20002a82:	bf00      	nop

20002a84 <__get_CONTROL>:
 */
uint32_t __get_CONTROL(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
20002a84:	f3ef 8014 	mrs	r0, CONTROL
  return(result);
}
20002a88:	4770      	bx	lr
20002a8a:	bf00      	nop

20002a8c <__set_CONTROL>:
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) );
20002a8c:	f380 8814 	msr	CONTROL, r0
}
20002a90:	4770      	bx	lr
20002a92:	bf00      	nop

20002a94 <__REV>:
 */
uint32_t __REV(uint32_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
20002a94:	ba00      	rev	r0, r0
  return(result);
}
20002a96:	4770      	bx	lr

20002a98 <__REV16>:
 */
uint32_t __REV16(uint16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
20002a98:	ba40      	rev16	r0, r0
  return(result);
}
20002a9a:	4770      	bx	lr

20002a9c <__REVSH>:
 */
int32_t __REVSH(int16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
20002a9c:	bac0      	revsh	r0, r0
  return(result);
}
20002a9e:	4770      	bx	lr

20002aa0 <__RBIT>:
 */
uint32_t __RBIT(uint32_t value)
{
  uint32_t result=0;
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
20002aa0:	fa90 f0a0 	rbit	r0, r0
   return(result);
}
20002aa4:	4770      	bx	lr
20002aa6:	bf00      	nop

20002aa8 <__LDREXB>:
 */
uint8_t __LDREXB(uint8_t *addr)
{
    uint8_t result=0;
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
20002aa8:	e8d0 0f4f 	ldrexb	r0, [r0]
   return(result);
}
20002aac:	b2c0      	uxtb	r0, r0
20002aae:	4770      	bx	lr

20002ab0 <__LDREXH>:
 */
uint16_t __LDREXH(uint16_t *addr)
{
    uint16_t result=0;
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
20002ab0:	e8d0 0f5f 	ldrexh	r0, [r0]
   return(result);
}
20002ab4:	b280      	uxth	r0, r0
20002ab6:	4770      	bx	lr

20002ab8 <__LDREXW>:
 */
uint32_t __LDREXW(uint32_t *addr)
{
    uint32_t result=0;
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
20002ab8:	e850 0f00 	ldrex	r0, [r0]
   return(result);
}
20002abc:	4770      	bx	lr
20002abe:	bf00      	nop

20002ac0 <__STREXB>:
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
20002ac0:	e8c1 0f43 	strexb	r3, r0, [r1]
20002ac4:	4618      	mov	r0, r3
   return(result);
}
20002ac6:	4770      	bx	lr

20002ac8 <__STREXH>:
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
20002ac8:	e8c1 0f53 	strexh	r3, r0, [r1]
20002acc:	4618      	mov	r0, r3
   return(result);
}
20002ace:	4770      	bx	lr

20002ad0 <__STREXW>:
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
20002ad0:	e841 0000 	strex	r0, r0, [r1]
   return(result);
}
20002ad4:	4770      	bx	lr
20002ad6:	bf00      	nop

20002ad8 <SystemInit>:
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20002ad8:	4770      	bx	lr
20002ada:	bf00      	nop

20002adc <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20002adc:	b430      	push	{r4, r5}
20002ade:	b084      	sub	sp, #16
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
20002ae0:	f249 63ac 	movw	r3, #38572	; 0x96ac
20002ae4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ae8:	46ec      	mov	ip, sp
20002aea:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20002aec:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
20002af0:	f242 0300 	movw	r3, #8192	; 0x2000
20002af4:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002af8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20002afa:	f002 020c 	and.w	r2, r2, #12
20002afe:	a904      	add	r1, sp, #16
20002b00:	440a      	add	r2, r1
20002b02:	f852 5c10 	ldr.w	r5, [r2, #-16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20002b06:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20002b08:	f3c2 1201 	ubfx	r2, r2, #4, #2
20002b0c:	eb01 0282 	add.w	r2, r1, r2, lsl #2
20002b10:	f852 4c10 	ldr.w	r4, [r2, #-16]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20002b14:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20002b16:	f3c2 1281 	ubfx	r2, r2, #6, #2
20002b1a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
20002b1e:	f852 0c10 	ldr.w	r0, [r2, #-16]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20002b22:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20002b24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
        FabDiv = obdiv + 1uL;
20002b26:	f3c1 2104 	ubfx	r1, r1, #8, #5
20002b2a:	f101 0101 	add.w	r1, r1, #1
        if ( obdivhalf != 0uL )
20002b2e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
        {
            FabDiv = FabDiv * 2uL;
20002b32:	bf18      	it	ne
20002b34:	0049      	lslne	r1, r1, #1
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    uint32_t * p_idcode = IDCODE_LOCATION;
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
20002b36:	f240 2330 	movw	r3, #560	; 0x230
20002b3a:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002b3e:	681a      	ldr	r2, [r3, #0]
	
    if ( A2F060IFX_ID == idcode )
20002b40:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
20002b44:	f241 13cf 	movw	r3, #4559	; 0x11cf
20002b48:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
20002b4c:	429a      	cmp	r2, r3
20002b4e:	d105      	bne.n	20002b5c <SystemCoreClockUpdate+0x80>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
        fclk = *p_fclk;
20002b50:	f64e 732c 	movw	r3, #61228	; 0xef2c
20002b54:	f2c6 0301 	movt	r3, #24577	; 0x6001
20002b58:	681a      	ldr	r2, [r3, #0]
20002b5a:	e028      	b.n	20002bae <SystemCoreClockUpdate+0xd2>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
20002b5c:	f640 031c 	movw	r3, #2076	; 0x81c
20002b60:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002b64:	681a      	ldr	r2, [r3, #0]
20002b66:	f244 3341 	movw	r3, #17217	; 0x4341
20002b6a:	f6c4 4354 	movt	r3, #19540	; 0x4c54
20002b6e:	429a      	cmp	r2, r3
20002b70:	d11e      	bne.n	20002bb0 <SystemCoreClockUpdate+0xd4>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
        uint32_t sysboot_version = *p_sysboot_version;
20002b72:	f640 0340 	movw	r3, #2112	; 0x840
20002b76:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002b7a:	681a      	ldr	r2, [r3, #0]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
20002b7c:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
20002b80:	f240 3300 	movw	r3, #768	; 0x300
20002b84:	f2c0 0301 	movt	r3, #1
20002b88:	429a      	cmp	r2, r3
20002b8a:	d911      	bls.n	20002bb0 <SystemCoreClockUpdate+0xd4>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
20002b8c:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
20002b90:	d205      	bcs.n	20002b9e <SystemCoreClockUpdate+0xc2>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
                fclk = *p_fclk;
20002b92:	f241 632c 	movw	r3, #5676	; 0x162c
20002b96:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002b9a:	681a      	ldr	r2, [r3, #0]
20002b9c:	e007      	b.n	20002bae <SystemCoreClockUpdate+0xd2>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
20002b9e:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
20002ba2:	d205      	bcs.n	20002bb0 <SystemCoreClockUpdate+0xd4>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
                fclk = *p_fclk;
20002ba4:	f641 63ac 	movw	r3, #7852	; 0x1eac
20002ba8:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002bac:	681a      	ldr	r2, [r3, #0]
                fclk = 0uL;
            }
        }
    }
    
    if ( 0uL == fclk )
20002bae:	b922      	cbnz	r2, 20002bba <SystemCoreClockUpdate+0xde>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
20002bb0:	be00      	bkpt	0x0000
20002bb2:	f647 0240 	movw	r2, #30784	; 0x7840
20002bb6:	f2c0 127d 	movt	r2, #381	; 0x17d
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
20002bba:	f649 1348 	movw	r3, #39240	; 0x9948
20002bbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002bc2:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
20002bc4:	fbb2 f5f5 	udiv	r5, r2, r5
20002bc8:	605d      	str	r5, [r3, #4]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20002bca:	fbb2 f4f4 	udiv	r4, r2, r4
20002bce:	609c      	str	r4, [r3, #8]
    g_FrequencyACE = SystemCoreClock / AceDiv;
20002bd0:	fbb2 f0f0 	udiv	r0, r2, r0
20002bd4:	60d8      	str	r0, [r3, #12]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
20002bd6:	fbb2 f1f1 	udiv	r1, r2, r1
20002bda:	6119      	str	r1, [r3, #16]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
20002bdc:	615a      	str	r2, [r3, #20]
}
20002bde:	b004      	add	sp, #16
20002be0:	bc30      	pop	{r4, r5}
20002be2:	4770      	bx	lr

20002be4 <__aeabi_drsub>:
20002be4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20002be8:	e002      	b.n	20002bf0 <__adddf3>
20002bea:	bf00      	nop

20002bec <__aeabi_dsub>:
20002bec:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20002bf0 <__adddf3>:
20002bf0:	b530      	push	{r4, r5, lr}
20002bf2:	ea4f 0441 	mov.w	r4, r1, lsl #1
20002bf6:	ea4f 0543 	mov.w	r5, r3, lsl #1
20002bfa:	ea94 0f05 	teq	r4, r5
20002bfe:	bf08      	it	eq
20002c00:	ea90 0f02 	teqeq	r0, r2
20002c04:	bf1f      	itttt	ne
20002c06:	ea54 0c00 	orrsne.w	ip, r4, r0
20002c0a:	ea55 0c02 	orrsne.w	ip, r5, r2
20002c0e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
20002c12:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20002c16:	f000 80e2 	beq.w	20002dde <__adddf3+0x1ee>
20002c1a:	ea4f 5454 	mov.w	r4, r4, lsr #21
20002c1e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
20002c22:	bfb8      	it	lt
20002c24:	426d      	neglt	r5, r5
20002c26:	dd0c      	ble.n	20002c42 <__adddf3+0x52>
20002c28:	442c      	add	r4, r5
20002c2a:	ea80 0202 	eor.w	r2, r0, r2
20002c2e:	ea81 0303 	eor.w	r3, r1, r3
20002c32:	ea82 0000 	eor.w	r0, r2, r0
20002c36:	ea83 0101 	eor.w	r1, r3, r1
20002c3a:	ea80 0202 	eor.w	r2, r0, r2
20002c3e:	ea81 0303 	eor.w	r3, r1, r3
20002c42:	2d36      	cmp	r5, #54	; 0x36
20002c44:	bf88      	it	hi
20002c46:	bd30      	pophi	{r4, r5, pc}
20002c48:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20002c4c:	ea4f 3101 	mov.w	r1, r1, lsl #12
20002c50:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
20002c54:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20002c58:	d002      	beq.n	20002c60 <__adddf3+0x70>
20002c5a:	4240      	negs	r0, r0
20002c5c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20002c60:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
20002c64:	ea4f 3303 	mov.w	r3, r3, lsl #12
20002c68:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
20002c6c:	d002      	beq.n	20002c74 <__adddf3+0x84>
20002c6e:	4252      	negs	r2, r2
20002c70:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20002c74:	ea94 0f05 	teq	r4, r5
20002c78:	f000 80a7 	beq.w	20002dca <__adddf3+0x1da>
20002c7c:	f1a4 0401 	sub.w	r4, r4, #1
20002c80:	f1d5 0e20 	rsbs	lr, r5, #32
20002c84:	db0d      	blt.n	20002ca2 <__adddf3+0xb2>
20002c86:	fa02 fc0e 	lsl.w	ip, r2, lr
20002c8a:	fa22 f205 	lsr.w	r2, r2, r5
20002c8e:	1880      	adds	r0, r0, r2
20002c90:	f141 0100 	adc.w	r1, r1, #0
20002c94:	fa03 f20e 	lsl.w	r2, r3, lr
20002c98:	1880      	adds	r0, r0, r2
20002c9a:	fa43 f305 	asr.w	r3, r3, r5
20002c9e:	4159      	adcs	r1, r3
20002ca0:	e00e      	b.n	20002cc0 <__adddf3+0xd0>
20002ca2:	f1a5 0520 	sub.w	r5, r5, #32
20002ca6:	f10e 0e20 	add.w	lr, lr, #32
20002caa:	2a01      	cmp	r2, #1
20002cac:	fa03 fc0e 	lsl.w	ip, r3, lr
20002cb0:	bf28      	it	cs
20002cb2:	f04c 0c02 	orrcs.w	ip, ip, #2
20002cb6:	fa43 f305 	asr.w	r3, r3, r5
20002cba:	18c0      	adds	r0, r0, r3
20002cbc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
20002cc0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20002cc4:	d507      	bpl.n	20002cd6 <__adddf3+0xe6>
20002cc6:	f04f 0e00 	mov.w	lr, #0
20002cca:	f1dc 0c00 	rsbs	ip, ip, #0
20002cce:	eb7e 0000 	sbcs.w	r0, lr, r0
20002cd2:	eb6e 0101 	sbc.w	r1, lr, r1
20002cd6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
20002cda:	d31b      	bcc.n	20002d14 <__adddf3+0x124>
20002cdc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
20002ce0:	d30c      	bcc.n	20002cfc <__adddf3+0x10c>
20002ce2:	0849      	lsrs	r1, r1, #1
20002ce4:	ea5f 0030 	movs.w	r0, r0, rrx
20002ce8:	ea4f 0c3c 	mov.w	ip, ip, rrx
20002cec:	f104 0401 	add.w	r4, r4, #1
20002cf0:	ea4f 5244 	mov.w	r2, r4, lsl #21
20002cf4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20002cf8:	f080 809a 	bcs.w	20002e30 <__adddf3+0x240>
20002cfc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20002d00:	bf08      	it	eq
20002d02:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20002d06:	f150 0000 	adcs.w	r0, r0, #0
20002d0a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20002d0e:	ea41 0105 	orr.w	r1, r1, r5
20002d12:	bd30      	pop	{r4, r5, pc}
20002d14:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20002d18:	4140      	adcs	r0, r0
20002d1a:	eb41 0101 	adc.w	r1, r1, r1
20002d1e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20002d22:	f1a4 0401 	sub.w	r4, r4, #1
20002d26:	d1e9      	bne.n	20002cfc <__adddf3+0x10c>
20002d28:	f091 0f00 	teq	r1, #0
20002d2c:	bf04      	itt	eq
20002d2e:	4601      	moveq	r1, r0
20002d30:	2000      	moveq	r0, #0
20002d32:	fab1 f381 	clz	r3, r1
20002d36:	bf08      	it	eq
20002d38:	3320      	addeq	r3, #32
20002d3a:	f1a3 030b 	sub.w	r3, r3, #11
20002d3e:	f1b3 0220 	subs.w	r2, r3, #32
20002d42:	da0c      	bge.n	20002d5e <__adddf3+0x16e>
20002d44:	320c      	adds	r2, #12
20002d46:	dd08      	ble.n	20002d5a <__adddf3+0x16a>
20002d48:	f102 0c14 	add.w	ip, r2, #20
20002d4c:	f1c2 020c 	rsb	r2, r2, #12
20002d50:	fa01 f00c 	lsl.w	r0, r1, ip
20002d54:	fa21 f102 	lsr.w	r1, r1, r2
20002d58:	e00c      	b.n	20002d74 <__adddf3+0x184>
20002d5a:	f102 0214 	add.w	r2, r2, #20
20002d5e:	bfd8      	it	le
20002d60:	f1c2 0c20 	rsble	ip, r2, #32
20002d64:	fa01 f102 	lsl.w	r1, r1, r2
20002d68:	fa20 fc0c 	lsr.w	ip, r0, ip
20002d6c:	bfdc      	itt	le
20002d6e:	ea41 010c 	orrle.w	r1, r1, ip
20002d72:	4090      	lslle	r0, r2
20002d74:	1ae4      	subs	r4, r4, r3
20002d76:	bfa2      	ittt	ge
20002d78:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
20002d7c:	4329      	orrge	r1, r5
20002d7e:	bd30      	popge	{r4, r5, pc}
20002d80:	ea6f 0404 	mvn.w	r4, r4
20002d84:	3c1f      	subs	r4, #31
20002d86:	da1c      	bge.n	20002dc2 <__adddf3+0x1d2>
20002d88:	340c      	adds	r4, #12
20002d8a:	dc0e      	bgt.n	20002daa <__adddf3+0x1ba>
20002d8c:	f104 0414 	add.w	r4, r4, #20
20002d90:	f1c4 0220 	rsb	r2, r4, #32
20002d94:	fa20 f004 	lsr.w	r0, r0, r4
20002d98:	fa01 f302 	lsl.w	r3, r1, r2
20002d9c:	ea40 0003 	orr.w	r0, r0, r3
20002da0:	fa21 f304 	lsr.w	r3, r1, r4
20002da4:	ea45 0103 	orr.w	r1, r5, r3
20002da8:	bd30      	pop	{r4, r5, pc}
20002daa:	f1c4 040c 	rsb	r4, r4, #12
20002dae:	f1c4 0220 	rsb	r2, r4, #32
20002db2:	fa20 f002 	lsr.w	r0, r0, r2
20002db6:	fa01 f304 	lsl.w	r3, r1, r4
20002dba:	ea40 0003 	orr.w	r0, r0, r3
20002dbe:	4629      	mov	r1, r5
20002dc0:	bd30      	pop	{r4, r5, pc}
20002dc2:	fa21 f004 	lsr.w	r0, r1, r4
20002dc6:	4629      	mov	r1, r5
20002dc8:	bd30      	pop	{r4, r5, pc}
20002dca:	f094 0f00 	teq	r4, #0
20002dce:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
20002dd2:	bf06      	itte	eq
20002dd4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
20002dd8:	3401      	addeq	r4, #1
20002dda:	3d01      	subne	r5, #1
20002ddc:	e74e      	b.n	20002c7c <__adddf3+0x8c>
20002dde:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20002de2:	bf18      	it	ne
20002de4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20002de8:	d029      	beq.n	20002e3e <__adddf3+0x24e>
20002dea:	ea94 0f05 	teq	r4, r5
20002dee:	bf08      	it	eq
20002df0:	ea90 0f02 	teqeq	r0, r2
20002df4:	d005      	beq.n	20002e02 <__adddf3+0x212>
20002df6:	ea54 0c00 	orrs.w	ip, r4, r0
20002dfa:	bf04      	itt	eq
20002dfc:	4619      	moveq	r1, r3
20002dfe:	4610      	moveq	r0, r2
20002e00:	bd30      	pop	{r4, r5, pc}
20002e02:	ea91 0f03 	teq	r1, r3
20002e06:	bf1e      	ittt	ne
20002e08:	2100      	movne	r1, #0
20002e0a:	2000      	movne	r0, #0
20002e0c:	bd30      	popne	{r4, r5, pc}
20002e0e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
20002e12:	d105      	bne.n	20002e20 <__adddf3+0x230>
20002e14:	0040      	lsls	r0, r0, #1
20002e16:	4149      	adcs	r1, r1
20002e18:	bf28      	it	cs
20002e1a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
20002e1e:	bd30      	pop	{r4, r5, pc}
20002e20:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
20002e24:	bf3c      	itt	cc
20002e26:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
20002e2a:	bd30      	popcc	{r4, r5, pc}
20002e2c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20002e30:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
20002e34:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20002e38:	f04f 0000 	mov.w	r0, #0
20002e3c:	bd30      	pop	{r4, r5, pc}
20002e3e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20002e42:	bf1a      	itte	ne
20002e44:	4619      	movne	r1, r3
20002e46:	4610      	movne	r0, r2
20002e48:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
20002e4c:	bf1c      	itt	ne
20002e4e:	460b      	movne	r3, r1
20002e50:	4602      	movne	r2, r0
20002e52:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20002e56:	bf06      	itte	eq
20002e58:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
20002e5c:	ea91 0f03 	teqeq	r1, r3
20002e60:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
20002e64:	bd30      	pop	{r4, r5, pc}
20002e66:	bf00      	nop

20002e68 <__aeabi_ui2d>:
20002e68:	f090 0f00 	teq	r0, #0
20002e6c:	bf04      	itt	eq
20002e6e:	2100      	moveq	r1, #0
20002e70:	4770      	bxeq	lr
20002e72:	b530      	push	{r4, r5, lr}
20002e74:	f44f 6480 	mov.w	r4, #1024	; 0x400
20002e78:	f104 0432 	add.w	r4, r4, #50	; 0x32
20002e7c:	f04f 0500 	mov.w	r5, #0
20002e80:	f04f 0100 	mov.w	r1, #0
20002e84:	e750      	b.n	20002d28 <__adddf3+0x138>
20002e86:	bf00      	nop

20002e88 <__aeabi_i2d>:
20002e88:	f090 0f00 	teq	r0, #0
20002e8c:	bf04      	itt	eq
20002e8e:	2100      	moveq	r1, #0
20002e90:	4770      	bxeq	lr
20002e92:	b530      	push	{r4, r5, lr}
20002e94:	f44f 6480 	mov.w	r4, #1024	; 0x400
20002e98:	f104 0432 	add.w	r4, r4, #50	; 0x32
20002e9c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
20002ea0:	bf48      	it	mi
20002ea2:	4240      	negmi	r0, r0
20002ea4:	f04f 0100 	mov.w	r1, #0
20002ea8:	e73e      	b.n	20002d28 <__adddf3+0x138>
20002eaa:	bf00      	nop

20002eac <__aeabi_f2d>:
20002eac:	0042      	lsls	r2, r0, #1
20002eae:	ea4f 01e2 	mov.w	r1, r2, asr #3
20002eb2:	ea4f 0131 	mov.w	r1, r1, rrx
20002eb6:	ea4f 7002 	mov.w	r0, r2, lsl #28
20002eba:	bf1f      	itttt	ne
20002ebc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
20002ec0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20002ec4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
20002ec8:	4770      	bxne	lr
20002eca:	f092 0f00 	teq	r2, #0
20002ece:	bf14      	ite	ne
20002ed0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20002ed4:	4770      	bxeq	lr
20002ed6:	b530      	push	{r4, r5, lr}
20002ed8:	f44f 7460 	mov.w	r4, #896	; 0x380
20002edc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20002ee0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20002ee4:	e720      	b.n	20002d28 <__adddf3+0x138>
20002ee6:	bf00      	nop

20002ee8 <__aeabi_ul2d>:
20002ee8:	ea50 0201 	orrs.w	r2, r0, r1
20002eec:	bf08      	it	eq
20002eee:	4770      	bxeq	lr
20002ef0:	b530      	push	{r4, r5, lr}
20002ef2:	f04f 0500 	mov.w	r5, #0
20002ef6:	e00a      	b.n	20002f0e <__aeabi_l2d+0x16>

20002ef8 <__aeabi_l2d>:
20002ef8:	ea50 0201 	orrs.w	r2, r0, r1
20002efc:	bf08      	it	eq
20002efe:	4770      	bxeq	lr
20002f00:	b530      	push	{r4, r5, lr}
20002f02:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
20002f06:	d502      	bpl.n	20002f0e <__aeabi_l2d+0x16>
20002f08:	4240      	negs	r0, r0
20002f0a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20002f0e:	f44f 6480 	mov.w	r4, #1024	; 0x400
20002f12:	f104 0432 	add.w	r4, r4, #50	; 0x32
20002f16:	ea5f 5c91 	movs.w	ip, r1, lsr #22
20002f1a:	f43f aedc 	beq.w	20002cd6 <__adddf3+0xe6>
20002f1e:	f04f 0203 	mov.w	r2, #3
20002f22:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20002f26:	bf18      	it	ne
20002f28:	3203      	addne	r2, #3
20002f2a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20002f2e:	bf18      	it	ne
20002f30:	3203      	addne	r2, #3
20002f32:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
20002f36:	f1c2 0320 	rsb	r3, r2, #32
20002f3a:	fa00 fc03 	lsl.w	ip, r0, r3
20002f3e:	fa20 f002 	lsr.w	r0, r0, r2
20002f42:	fa01 fe03 	lsl.w	lr, r1, r3
20002f46:	ea40 000e 	orr.w	r0, r0, lr
20002f4a:	fa21 f102 	lsr.w	r1, r1, r2
20002f4e:	4414      	add	r4, r2
20002f50:	e6c1      	b.n	20002cd6 <__adddf3+0xe6>
20002f52:	bf00      	nop

20002f54 <__aeabi_dmul>:
20002f54:	b570      	push	{r4, r5, r6, lr}
20002f56:	f04f 0cff 	mov.w	ip, #255	; 0xff
20002f5a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20002f5e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20002f62:	bf1d      	ittte	ne
20002f64:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20002f68:	ea94 0f0c 	teqne	r4, ip
20002f6c:	ea95 0f0c 	teqne	r5, ip
20002f70:	f000 f8de 	bleq	20003130 <__aeabi_dmul+0x1dc>
20002f74:	442c      	add	r4, r5
20002f76:	ea81 0603 	eor.w	r6, r1, r3
20002f7a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
20002f7e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
20002f82:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
20002f86:	bf18      	it	ne
20002f88:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
20002f8c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20002f90:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
20002f94:	d038      	beq.n	20003008 <__aeabi_dmul+0xb4>
20002f96:	fba0 ce02 	umull	ip, lr, r0, r2
20002f9a:	f04f 0500 	mov.w	r5, #0
20002f9e:	fbe1 e502 	umlal	lr, r5, r1, r2
20002fa2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
20002fa6:	fbe0 e503 	umlal	lr, r5, r0, r3
20002faa:	f04f 0600 	mov.w	r6, #0
20002fae:	fbe1 5603 	umlal	r5, r6, r1, r3
20002fb2:	f09c 0f00 	teq	ip, #0
20002fb6:	bf18      	it	ne
20002fb8:	f04e 0e01 	orrne.w	lr, lr, #1
20002fbc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
20002fc0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
20002fc4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
20002fc8:	d204      	bcs.n	20002fd4 <__aeabi_dmul+0x80>
20002fca:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
20002fce:	416d      	adcs	r5, r5
20002fd0:	eb46 0606 	adc.w	r6, r6, r6
20002fd4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
20002fd8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
20002fdc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
20002fe0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
20002fe4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
20002fe8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20002fec:	bf88      	it	hi
20002fee:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20002ff2:	d81e      	bhi.n	20003032 <__aeabi_dmul+0xde>
20002ff4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
20002ff8:	bf08      	it	eq
20002ffa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
20002ffe:	f150 0000 	adcs.w	r0, r0, #0
20003002:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20003006:	bd70      	pop	{r4, r5, r6, pc}
20003008:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
2000300c:	ea46 0101 	orr.w	r1, r6, r1
20003010:	ea40 0002 	orr.w	r0, r0, r2
20003014:	ea81 0103 	eor.w	r1, r1, r3
20003018:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
2000301c:	bfc2      	ittt	gt
2000301e:	ebd4 050c 	rsbsgt	r5, r4, ip
20003022:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20003026:	bd70      	popgt	{r4, r5, r6, pc}
20003028:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
2000302c:	f04f 0e00 	mov.w	lr, #0
20003030:	3c01      	subs	r4, #1
20003032:	f300 80ab 	bgt.w	2000318c <__aeabi_dmul+0x238>
20003036:	f114 0f36 	cmn.w	r4, #54	; 0x36
2000303a:	bfde      	ittt	le
2000303c:	2000      	movle	r0, #0
2000303e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
20003042:	bd70      	pople	{r4, r5, r6, pc}
20003044:	f1c4 0400 	rsb	r4, r4, #0
20003048:	3c20      	subs	r4, #32
2000304a:	da35      	bge.n	200030b8 <__aeabi_dmul+0x164>
2000304c:	340c      	adds	r4, #12
2000304e:	dc1b      	bgt.n	20003088 <__aeabi_dmul+0x134>
20003050:	f104 0414 	add.w	r4, r4, #20
20003054:	f1c4 0520 	rsb	r5, r4, #32
20003058:	fa00 f305 	lsl.w	r3, r0, r5
2000305c:	fa20 f004 	lsr.w	r0, r0, r4
20003060:	fa01 f205 	lsl.w	r2, r1, r5
20003064:	ea40 0002 	orr.w	r0, r0, r2
20003068:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
2000306c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20003070:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20003074:	fa21 f604 	lsr.w	r6, r1, r4
20003078:	eb42 0106 	adc.w	r1, r2, r6
2000307c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20003080:	bf08      	it	eq
20003082:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20003086:	bd70      	pop	{r4, r5, r6, pc}
20003088:	f1c4 040c 	rsb	r4, r4, #12
2000308c:	f1c4 0520 	rsb	r5, r4, #32
20003090:	fa00 f304 	lsl.w	r3, r0, r4
20003094:	fa20 f005 	lsr.w	r0, r0, r5
20003098:	fa01 f204 	lsl.w	r2, r1, r4
2000309c:	ea40 0002 	orr.w	r0, r0, r2
200030a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200030a4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
200030a8:	f141 0100 	adc.w	r1, r1, #0
200030ac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200030b0:	bf08      	it	eq
200030b2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200030b6:	bd70      	pop	{r4, r5, r6, pc}
200030b8:	f1c4 0520 	rsb	r5, r4, #32
200030bc:	fa00 f205 	lsl.w	r2, r0, r5
200030c0:	ea4e 0e02 	orr.w	lr, lr, r2
200030c4:	fa20 f304 	lsr.w	r3, r0, r4
200030c8:	fa01 f205 	lsl.w	r2, r1, r5
200030cc:	ea43 0302 	orr.w	r3, r3, r2
200030d0:	fa21 f004 	lsr.w	r0, r1, r4
200030d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200030d8:	fa21 f204 	lsr.w	r2, r1, r4
200030dc:	ea20 0002 	bic.w	r0, r0, r2
200030e0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
200030e4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200030e8:	bf08      	it	eq
200030ea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200030ee:	bd70      	pop	{r4, r5, r6, pc}
200030f0:	f094 0f00 	teq	r4, #0
200030f4:	d10f      	bne.n	20003116 <__aeabi_dmul+0x1c2>
200030f6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
200030fa:	0040      	lsls	r0, r0, #1
200030fc:	eb41 0101 	adc.w	r1, r1, r1
20003100:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003104:	bf08      	it	eq
20003106:	3c01      	subeq	r4, #1
20003108:	d0f7      	beq.n	200030fa <__aeabi_dmul+0x1a6>
2000310a:	ea41 0106 	orr.w	r1, r1, r6
2000310e:	f095 0f00 	teq	r5, #0
20003112:	bf18      	it	ne
20003114:	4770      	bxne	lr
20003116:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
2000311a:	0052      	lsls	r2, r2, #1
2000311c:	eb43 0303 	adc.w	r3, r3, r3
20003120:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
20003124:	bf08      	it	eq
20003126:	3d01      	subeq	r5, #1
20003128:	d0f7      	beq.n	2000311a <__aeabi_dmul+0x1c6>
2000312a:	ea43 0306 	orr.w	r3, r3, r6
2000312e:	4770      	bx	lr
20003130:	ea94 0f0c 	teq	r4, ip
20003134:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20003138:	bf18      	it	ne
2000313a:	ea95 0f0c 	teqne	r5, ip
2000313e:	d00c      	beq.n	2000315a <__aeabi_dmul+0x206>
20003140:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20003144:	bf18      	it	ne
20003146:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
2000314a:	d1d1      	bne.n	200030f0 <__aeabi_dmul+0x19c>
2000314c:	ea81 0103 	eor.w	r1, r1, r3
20003150:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20003154:	f04f 0000 	mov.w	r0, #0
20003158:	bd70      	pop	{r4, r5, r6, pc}
2000315a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
2000315e:	bf06      	itte	eq
20003160:	4610      	moveq	r0, r2
20003162:	4619      	moveq	r1, r3
20003164:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20003168:	d019      	beq.n	2000319e <__aeabi_dmul+0x24a>
2000316a:	ea94 0f0c 	teq	r4, ip
2000316e:	d102      	bne.n	20003176 <__aeabi_dmul+0x222>
20003170:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
20003174:	d113      	bne.n	2000319e <__aeabi_dmul+0x24a>
20003176:	ea95 0f0c 	teq	r5, ip
2000317a:	d105      	bne.n	20003188 <__aeabi_dmul+0x234>
2000317c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
20003180:	bf1c      	itt	ne
20003182:	4610      	movne	r0, r2
20003184:	4619      	movne	r1, r3
20003186:	d10a      	bne.n	2000319e <__aeabi_dmul+0x24a>
20003188:	ea81 0103 	eor.w	r1, r1, r3
2000318c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20003190:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20003194:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20003198:	f04f 0000 	mov.w	r0, #0
2000319c:	bd70      	pop	{r4, r5, r6, pc}
2000319e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200031a2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
200031a6:	bd70      	pop	{r4, r5, r6, pc}

200031a8 <__aeabi_ddiv>:
200031a8:	b570      	push	{r4, r5, r6, lr}
200031aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
200031ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
200031b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
200031b6:	bf1d      	ittte	ne
200031b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
200031bc:	ea94 0f0c 	teqne	r4, ip
200031c0:	ea95 0f0c 	teqne	r5, ip
200031c4:	f000 f8a7 	bleq	20003316 <__aeabi_ddiv+0x16e>
200031c8:	eba4 0405 	sub.w	r4, r4, r5
200031cc:	ea81 0e03 	eor.w	lr, r1, r3
200031d0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
200031d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
200031d8:	f000 8088 	beq.w	200032ec <__aeabi_ddiv+0x144>
200031dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
200031e0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
200031e4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
200031e8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
200031ec:	ea4f 2202 	mov.w	r2, r2, lsl #8
200031f0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
200031f4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
200031f8:	ea4f 2600 	mov.w	r6, r0, lsl #8
200031fc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
20003200:	429d      	cmp	r5, r3
20003202:	bf08      	it	eq
20003204:	4296      	cmpeq	r6, r2
20003206:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
2000320a:	f504 7440 	add.w	r4, r4, #768	; 0x300
2000320e:	d202      	bcs.n	20003216 <__aeabi_ddiv+0x6e>
20003210:	085b      	lsrs	r3, r3, #1
20003212:	ea4f 0232 	mov.w	r2, r2, rrx
20003216:	1ab6      	subs	r6, r6, r2
20003218:	eb65 0503 	sbc.w	r5, r5, r3
2000321c:	085b      	lsrs	r3, r3, #1
2000321e:	ea4f 0232 	mov.w	r2, r2, rrx
20003222:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
20003226:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
2000322a:	ebb6 0e02 	subs.w	lr, r6, r2
2000322e:	eb75 0e03 	sbcs.w	lr, r5, r3
20003232:	bf22      	ittt	cs
20003234:	1ab6      	subcs	r6, r6, r2
20003236:	4675      	movcs	r5, lr
20003238:	ea40 000c 	orrcs.w	r0, r0, ip
2000323c:	085b      	lsrs	r3, r3, #1
2000323e:	ea4f 0232 	mov.w	r2, r2, rrx
20003242:	ebb6 0e02 	subs.w	lr, r6, r2
20003246:	eb75 0e03 	sbcs.w	lr, r5, r3
2000324a:	bf22      	ittt	cs
2000324c:	1ab6      	subcs	r6, r6, r2
2000324e:	4675      	movcs	r5, lr
20003250:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
20003254:	085b      	lsrs	r3, r3, #1
20003256:	ea4f 0232 	mov.w	r2, r2, rrx
2000325a:	ebb6 0e02 	subs.w	lr, r6, r2
2000325e:	eb75 0e03 	sbcs.w	lr, r5, r3
20003262:	bf22      	ittt	cs
20003264:	1ab6      	subcs	r6, r6, r2
20003266:	4675      	movcs	r5, lr
20003268:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
2000326c:	085b      	lsrs	r3, r3, #1
2000326e:	ea4f 0232 	mov.w	r2, r2, rrx
20003272:	ebb6 0e02 	subs.w	lr, r6, r2
20003276:	eb75 0e03 	sbcs.w	lr, r5, r3
2000327a:	bf22      	ittt	cs
2000327c:	1ab6      	subcs	r6, r6, r2
2000327e:	4675      	movcs	r5, lr
20003280:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
20003284:	ea55 0e06 	orrs.w	lr, r5, r6
20003288:	d018      	beq.n	200032bc <__aeabi_ddiv+0x114>
2000328a:	ea4f 1505 	mov.w	r5, r5, lsl #4
2000328e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
20003292:	ea4f 1606 	mov.w	r6, r6, lsl #4
20003296:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000329a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
2000329e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200032a2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
200032a6:	d1c0      	bne.n	2000322a <__aeabi_ddiv+0x82>
200032a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200032ac:	d10b      	bne.n	200032c6 <__aeabi_ddiv+0x11e>
200032ae:	ea41 0100 	orr.w	r1, r1, r0
200032b2:	f04f 0000 	mov.w	r0, #0
200032b6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
200032ba:	e7b6      	b.n	2000322a <__aeabi_ddiv+0x82>
200032bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200032c0:	bf04      	itt	eq
200032c2:	4301      	orreq	r1, r0
200032c4:	2000      	moveq	r0, #0
200032c6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
200032ca:	bf88      	it	hi
200032cc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
200032d0:	f63f aeaf 	bhi.w	20003032 <__aeabi_dmul+0xde>
200032d4:	ebb5 0c03 	subs.w	ip, r5, r3
200032d8:	bf04      	itt	eq
200032da:	ebb6 0c02 	subseq.w	ip, r6, r2
200032de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
200032e2:	f150 0000 	adcs.w	r0, r0, #0
200032e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
200032ea:	bd70      	pop	{r4, r5, r6, pc}
200032ec:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
200032f0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
200032f4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
200032f8:	bfc2      	ittt	gt
200032fa:	ebd4 050c 	rsbsgt	r5, r4, ip
200032fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20003302:	bd70      	popgt	{r4, r5, r6, pc}
20003304:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20003308:	f04f 0e00 	mov.w	lr, #0
2000330c:	3c01      	subs	r4, #1
2000330e:	e690      	b.n	20003032 <__aeabi_dmul+0xde>
20003310:	ea45 0e06 	orr.w	lr, r5, r6
20003314:	e68d      	b.n	20003032 <__aeabi_dmul+0xde>
20003316:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
2000331a:	ea94 0f0c 	teq	r4, ip
2000331e:	bf08      	it	eq
20003320:	ea95 0f0c 	teqeq	r5, ip
20003324:	f43f af3b 	beq.w	2000319e <__aeabi_dmul+0x24a>
20003328:	ea94 0f0c 	teq	r4, ip
2000332c:	d10a      	bne.n	20003344 <__aeabi_ddiv+0x19c>
2000332e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20003332:	f47f af34 	bne.w	2000319e <__aeabi_dmul+0x24a>
20003336:	ea95 0f0c 	teq	r5, ip
2000333a:	f47f af25 	bne.w	20003188 <__aeabi_dmul+0x234>
2000333e:	4610      	mov	r0, r2
20003340:	4619      	mov	r1, r3
20003342:	e72c      	b.n	2000319e <__aeabi_dmul+0x24a>
20003344:	ea95 0f0c 	teq	r5, ip
20003348:	d106      	bne.n	20003358 <__aeabi_ddiv+0x1b0>
2000334a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
2000334e:	f43f aefd 	beq.w	2000314c <__aeabi_dmul+0x1f8>
20003352:	4610      	mov	r0, r2
20003354:	4619      	mov	r1, r3
20003356:	e722      	b.n	2000319e <__aeabi_dmul+0x24a>
20003358:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
2000335c:	bf18      	it	ne
2000335e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20003362:	f47f aec5 	bne.w	200030f0 <__aeabi_dmul+0x19c>
20003366:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
2000336a:	f47f af0d 	bne.w	20003188 <__aeabi_dmul+0x234>
2000336e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
20003372:	f47f aeeb 	bne.w	2000314c <__aeabi_dmul+0x1f8>
20003376:	e712      	b.n	2000319e <__aeabi_dmul+0x24a>

20003378 <__aeabi_d2iz>:
20003378:	ea4f 0241 	mov.w	r2, r1, lsl #1
2000337c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
20003380:	d215      	bcs.n	200033ae <__aeabi_d2iz+0x36>
20003382:	d511      	bpl.n	200033a8 <__aeabi_d2iz+0x30>
20003384:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20003388:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
2000338c:	d912      	bls.n	200033b4 <__aeabi_d2iz+0x3c>
2000338e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
20003392:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20003396:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
2000339a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000339e:	fa23 f002 	lsr.w	r0, r3, r2
200033a2:	bf18      	it	ne
200033a4:	4240      	negne	r0, r0
200033a6:	4770      	bx	lr
200033a8:	f04f 0000 	mov.w	r0, #0
200033ac:	4770      	bx	lr
200033ae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
200033b2:	d105      	bne.n	200033c0 <__aeabi_d2iz+0x48>
200033b4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
200033b8:	bf08      	it	eq
200033ba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
200033be:	4770      	bx	lr
200033c0:	f04f 0000 	mov.w	r0, #0
200033c4:	4770      	bx	lr
200033c6:	bf00      	nop

200033c8 <__aeabi_d2f>:
200033c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
200033cc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
200033d0:	bf24      	itt	cs
200033d2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
200033d6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
200033da:	d90d      	bls.n	200033f8 <__aeabi_d2f+0x30>
200033dc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
200033e0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
200033e4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
200033e8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
200033ec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
200033f0:	bf08      	it	eq
200033f2:	f020 0001 	biceq.w	r0, r0, #1
200033f6:	4770      	bx	lr
200033f8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
200033fc:	d121      	bne.n	20003442 <__aeabi_d2f+0x7a>
200033fe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
20003402:	bfbc      	itt	lt
20003404:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
20003408:	4770      	bxlt	lr
2000340a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
2000340e:	ea4f 5252 	mov.w	r2, r2, lsr #21
20003412:	f1c2 0218 	rsb	r2, r2, #24
20003416:	f1c2 0c20 	rsb	ip, r2, #32
2000341a:	fa10 f30c 	lsls.w	r3, r0, ip
2000341e:	fa20 f002 	lsr.w	r0, r0, r2
20003422:	bf18      	it	ne
20003424:	f040 0001 	orrne.w	r0, r0, #1
20003428:	ea4f 23c1 	mov.w	r3, r1, lsl #11
2000342c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
20003430:	fa03 fc0c 	lsl.w	ip, r3, ip
20003434:	ea40 000c 	orr.w	r0, r0, ip
20003438:	fa23 f302 	lsr.w	r3, r3, r2
2000343c:	ea4f 0343 	mov.w	r3, r3, lsl #1
20003440:	e7cc      	b.n	200033dc <__aeabi_d2f+0x14>
20003442:	ea7f 5362 	mvns.w	r3, r2, asr #21
20003446:	d107      	bne.n	20003458 <__aeabi_d2f+0x90>
20003448:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
2000344c:	bf1e      	ittt	ne
2000344e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
20003452:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
20003456:	4770      	bxne	lr
20003458:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
2000345c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
20003460:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
20003464:	4770      	bx	lr
20003466:	bf00      	nop

20003468 <__aeabi_frsub>:
20003468:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
2000346c:	e002      	b.n	20003474 <__addsf3>
2000346e:	bf00      	nop

20003470 <__aeabi_fsub>:
20003470:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

20003474 <__addsf3>:
20003474:	0042      	lsls	r2, r0, #1
20003476:	bf1f      	itttt	ne
20003478:	ea5f 0341 	movsne.w	r3, r1, lsl #1
2000347c:	ea92 0f03 	teqne	r2, r3
20003480:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
20003484:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
20003488:	d06a      	beq.n	20003560 <__addsf3+0xec>
2000348a:	ea4f 6212 	mov.w	r2, r2, lsr #24
2000348e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
20003492:	bfc1      	itttt	gt
20003494:	18d2      	addgt	r2, r2, r3
20003496:	4041      	eorgt	r1, r0
20003498:	4048      	eorgt	r0, r1
2000349a:	4041      	eorgt	r1, r0
2000349c:	bfb8      	it	lt
2000349e:	425b      	neglt	r3, r3
200034a0:	2b19      	cmp	r3, #25
200034a2:	bf88      	it	hi
200034a4:	4770      	bxhi	lr
200034a6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
200034aa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
200034ae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
200034b2:	bf18      	it	ne
200034b4:	4240      	negne	r0, r0
200034b6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
200034ba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
200034be:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
200034c2:	bf18      	it	ne
200034c4:	4249      	negne	r1, r1
200034c6:	ea92 0f03 	teq	r2, r3
200034ca:	d03f      	beq.n	2000354c <__addsf3+0xd8>
200034cc:	f1a2 0201 	sub.w	r2, r2, #1
200034d0:	fa41 fc03 	asr.w	ip, r1, r3
200034d4:	eb10 000c 	adds.w	r0, r0, ip
200034d8:	f1c3 0320 	rsb	r3, r3, #32
200034dc:	fa01 f103 	lsl.w	r1, r1, r3
200034e0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
200034e4:	d502      	bpl.n	200034ec <__addsf3+0x78>
200034e6:	4249      	negs	r1, r1
200034e8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
200034ec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
200034f0:	d313      	bcc.n	2000351a <__addsf3+0xa6>
200034f2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
200034f6:	d306      	bcc.n	20003506 <__addsf3+0x92>
200034f8:	0840      	lsrs	r0, r0, #1
200034fa:	ea4f 0131 	mov.w	r1, r1, rrx
200034fe:	f102 0201 	add.w	r2, r2, #1
20003502:	2afe      	cmp	r2, #254	; 0xfe
20003504:	d251      	bcs.n	200035aa <__addsf3+0x136>
20003506:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
2000350a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
2000350e:	bf08      	it	eq
20003510:	f020 0001 	biceq.w	r0, r0, #1
20003514:	ea40 0003 	orr.w	r0, r0, r3
20003518:	4770      	bx	lr
2000351a:	0049      	lsls	r1, r1, #1
2000351c:	eb40 0000 	adc.w	r0, r0, r0
20003520:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
20003524:	f1a2 0201 	sub.w	r2, r2, #1
20003528:	d1ed      	bne.n	20003506 <__addsf3+0x92>
2000352a:	fab0 fc80 	clz	ip, r0
2000352e:	f1ac 0c08 	sub.w	ip, ip, #8
20003532:	ebb2 020c 	subs.w	r2, r2, ip
20003536:	fa00 f00c 	lsl.w	r0, r0, ip
2000353a:	bfaa      	itet	ge
2000353c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
20003540:	4252      	neglt	r2, r2
20003542:	4318      	orrge	r0, r3
20003544:	bfbc      	itt	lt
20003546:	40d0      	lsrlt	r0, r2
20003548:	4318      	orrlt	r0, r3
2000354a:	4770      	bx	lr
2000354c:	f092 0f00 	teq	r2, #0
20003550:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
20003554:	bf06      	itte	eq
20003556:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
2000355a:	3201      	addeq	r2, #1
2000355c:	3b01      	subne	r3, #1
2000355e:	e7b5      	b.n	200034cc <__addsf3+0x58>
20003560:	ea4f 0341 	mov.w	r3, r1, lsl #1
20003564:	ea7f 6c22 	mvns.w	ip, r2, asr #24
20003568:	bf18      	it	ne
2000356a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
2000356e:	d021      	beq.n	200035b4 <__addsf3+0x140>
20003570:	ea92 0f03 	teq	r2, r3
20003574:	d004      	beq.n	20003580 <__addsf3+0x10c>
20003576:	f092 0f00 	teq	r2, #0
2000357a:	bf08      	it	eq
2000357c:	4608      	moveq	r0, r1
2000357e:	4770      	bx	lr
20003580:	ea90 0f01 	teq	r0, r1
20003584:	bf1c      	itt	ne
20003586:	2000      	movne	r0, #0
20003588:	4770      	bxne	lr
2000358a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
2000358e:	d104      	bne.n	2000359a <__addsf3+0x126>
20003590:	0040      	lsls	r0, r0, #1
20003592:	bf28      	it	cs
20003594:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
20003598:	4770      	bx	lr
2000359a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
2000359e:	bf3c      	itt	cc
200035a0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
200035a4:	4770      	bxcc	lr
200035a6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
200035aa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
200035ae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
200035b2:	4770      	bx	lr
200035b4:	ea7f 6222 	mvns.w	r2, r2, asr #24
200035b8:	bf16      	itet	ne
200035ba:	4608      	movne	r0, r1
200035bc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
200035c0:	4601      	movne	r1, r0
200035c2:	0242      	lsls	r2, r0, #9
200035c4:	bf06      	itte	eq
200035c6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
200035ca:	ea90 0f01 	teqeq	r0, r1
200035ce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
200035d2:	4770      	bx	lr

200035d4 <__aeabi_ui2f>:
200035d4:	f04f 0300 	mov.w	r3, #0
200035d8:	e004      	b.n	200035e4 <__aeabi_i2f+0x8>
200035da:	bf00      	nop

200035dc <__aeabi_i2f>:
200035dc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
200035e0:	bf48      	it	mi
200035e2:	4240      	negmi	r0, r0
200035e4:	ea5f 0c00 	movs.w	ip, r0
200035e8:	bf08      	it	eq
200035ea:	4770      	bxeq	lr
200035ec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
200035f0:	4601      	mov	r1, r0
200035f2:	f04f 0000 	mov.w	r0, #0
200035f6:	e01c      	b.n	20003632 <__aeabi_l2f+0x2a>

200035f8 <__aeabi_ul2f>:
200035f8:	ea50 0201 	orrs.w	r2, r0, r1
200035fc:	bf08      	it	eq
200035fe:	4770      	bxeq	lr
20003600:	f04f 0300 	mov.w	r3, #0
20003604:	e00a      	b.n	2000361c <__aeabi_l2f+0x14>
20003606:	bf00      	nop

20003608 <__aeabi_l2f>:
20003608:	ea50 0201 	orrs.w	r2, r0, r1
2000360c:	bf08      	it	eq
2000360e:	4770      	bxeq	lr
20003610:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
20003614:	d502      	bpl.n	2000361c <__aeabi_l2f+0x14>
20003616:	4240      	negs	r0, r0
20003618:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
2000361c:	ea5f 0c01 	movs.w	ip, r1
20003620:	bf02      	ittt	eq
20003622:	4684      	moveq	ip, r0
20003624:	4601      	moveq	r1, r0
20003626:	2000      	moveq	r0, #0
20003628:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
2000362c:	bf08      	it	eq
2000362e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
20003632:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
20003636:	fabc f28c 	clz	r2, ip
2000363a:	3a08      	subs	r2, #8
2000363c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
20003640:	db10      	blt.n	20003664 <__aeabi_l2f+0x5c>
20003642:	fa01 fc02 	lsl.w	ip, r1, r2
20003646:	4463      	add	r3, ip
20003648:	fa00 fc02 	lsl.w	ip, r0, r2
2000364c:	f1c2 0220 	rsb	r2, r2, #32
20003650:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20003654:	fa20 f202 	lsr.w	r2, r0, r2
20003658:	eb43 0002 	adc.w	r0, r3, r2
2000365c:	bf08      	it	eq
2000365e:	f020 0001 	biceq.w	r0, r0, #1
20003662:	4770      	bx	lr
20003664:	f102 0220 	add.w	r2, r2, #32
20003668:	fa01 fc02 	lsl.w	ip, r1, r2
2000366c:	f1c2 0220 	rsb	r2, r2, #32
20003670:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
20003674:	fa21 f202 	lsr.w	r2, r1, r2
20003678:	eb43 0002 	adc.w	r0, r3, r2
2000367c:	bf08      	it	eq
2000367e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
20003682:	4770      	bx	lr

20003684 <__aeabi_fmul>:
20003684:	f04f 0cff 	mov.w	ip, #255	; 0xff
20003688:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
2000368c:	bf1e      	ittt	ne
2000368e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
20003692:	ea92 0f0c 	teqne	r2, ip
20003696:	ea93 0f0c 	teqne	r3, ip
2000369a:	d06f      	beq.n	2000377c <__aeabi_fmul+0xf8>
2000369c:	441a      	add	r2, r3
2000369e:	ea80 0c01 	eor.w	ip, r0, r1
200036a2:	0240      	lsls	r0, r0, #9
200036a4:	bf18      	it	ne
200036a6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
200036aa:	d01e      	beq.n	200036ea <__aeabi_fmul+0x66>
200036ac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
200036b0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
200036b4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
200036b8:	fba0 3101 	umull	r3, r1, r0, r1
200036bc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
200036c0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
200036c4:	bf3e      	ittt	cc
200036c6:	0049      	lslcc	r1, r1, #1
200036c8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
200036cc:	005b      	lslcc	r3, r3, #1
200036ce:	ea40 0001 	orr.w	r0, r0, r1
200036d2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
200036d6:	2afd      	cmp	r2, #253	; 0xfd
200036d8:	d81d      	bhi.n	20003716 <__aeabi_fmul+0x92>
200036da:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
200036de:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
200036e2:	bf08      	it	eq
200036e4:	f020 0001 	biceq.w	r0, r0, #1
200036e8:	4770      	bx	lr
200036ea:	f090 0f00 	teq	r0, #0
200036ee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
200036f2:	bf08      	it	eq
200036f4:	0249      	lsleq	r1, r1, #9
200036f6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
200036fa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
200036fe:	3a7f      	subs	r2, #127	; 0x7f
20003700:	bfc2      	ittt	gt
20003702:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
20003706:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
2000370a:	4770      	bxgt	lr
2000370c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
20003710:	f04f 0300 	mov.w	r3, #0
20003714:	3a01      	subs	r2, #1
20003716:	dc5d      	bgt.n	200037d4 <__aeabi_fmul+0x150>
20003718:	f112 0f19 	cmn.w	r2, #25
2000371c:	bfdc      	itt	le
2000371e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
20003722:	4770      	bxle	lr
20003724:	f1c2 0200 	rsb	r2, r2, #0
20003728:	0041      	lsls	r1, r0, #1
2000372a:	fa21 f102 	lsr.w	r1, r1, r2
2000372e:	f1c2 0220 	rsb	r2, r2, #32
20003732:	fa00 fc02 	lsl.w	ip, r0, r2
20003736:	ea5f 0031 	movs.w	r0, r1, rrx
2000373a:	f140 0000 	adc.w	r0, r0, #0
2000373e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
20003742:	bf08      	it	eq
20003744:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
20003748:	4770      	bx	lr
2000374a:	f092 0f00 	teq	r2, #0
2000374e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
20003752:	bf02      	ittt	eq
20003754:	0040      	lsleq	r0, r0, #1
20003756:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
2000375a:	3a01      	subeq	r2, #1
2000375c:	d0f9      	beq.n	20003752 <__aeabi_fmul+0xce>
2000375e:	ea40 000c 	orr.w	r0, r0, ip
20003762:	f093 0f00 	teq	r3, #0
20003766:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
2000376a:	bf02      	ittt	eq
2000376c:	0049      	lsleq	r1, r1, #1
2000376e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
20003772:	3b01      	subeq	r3, #1
20003774:	d0f9      	beq.n	2000376a <__aeabi_fmul+0xe6>
20003776:	ea41 010c 	orr.w	r1, r1, ip
2000377a:	e78f      	b.n	2000369c <__aeabi_fmul+0x18>
2000377c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
20003780:	ea92 0f0c 	teq	r2, ip
20003784:	bf18      	it	ne
20003786:	ea93 0f0c 	teqne	r3, ip
2000378a:	d00a      	beq.n	200037a2 <__aeabi_fmul+0x11e>
2000378c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
20003790:	bf18      	it	ne
20003792:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
20003796:	d1d8      	bne.n	2000374a <__aeabi_fmul+0xc6>
20003798:	ea80 0001 	eor.w	r0, r0, r1
2000379c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
200037a0:	4770      	bx	lr
200037a2:	f090 0f00 	teq	r0, #0
200037a6:	bf17      	itett	ne
200037a8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
200037ac:	4608      	moveq	r0, r1
200037ae:	f091 0f00 	teqne	r1, #0
200037b2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
200037b6:	d014      	beq.n	200037e2 <__aeabi_fmul+0x15e>
200037b8:	ea92 0f0c 	teq	r2, ip
200037bc:	d101      	bne.n	200037c2 <__aeabi_fmul+0x13e>
200037be:	0242      	lsls	r2, r0, #9
200037c0:	d10f      	bne.n	200037e2 <__aeabi_fmul+0x15e>
200037c2:	ea93 0f0c 	teq	r3, ip
200037c6:	d103      	bne.n	200037d0 <__aeabi_fmul+0x14c>
200037c8:	024b      	lsls	r3, r1, #9
200037ca:	bf18      	it	ne
200037cc:	4608      	movne	r0, r1
200037ce:	d108      	bne.n	200037e2 <__aeabi_fmul+0x15e>
200037d0:	ea80 0001 	eor.w	r0, r0, r1
200037d4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
200037d8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
200037dc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
200037e0:	4770      	bx	lr
200037e2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
200037e6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
200037ea:	4770      	bx	lr

200037ec <__aeabi_fdiv>:
200037ec:	f04f 0cff 	mov.w	ip, #255	; 0xff
200037f0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
200037f4:	bf1e      	ittt	ne
200037f6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
200037fa:	ea92 0f0c 	teqne	r2, ip
200037fe:	ea93 0f0c 	teqne	r3, ip
20003802:	d069      	beq.n	200038d8 <__aeabi_fdiv+0xec>
20003804:	eba2 0203 	sub.w	r2, r2, r3
20003808:	ea80 0c01 	eor.w	ip, r0, r1
2000380c:	0249      	lsls	r1, r1, #9
2000380e:	ea4f 2040 	mov.w	r0, r0, lsl #9
20003812:	d037      	beq.n	20003884 <__aeabi_fdiv+0x98>
20003814:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
20003818:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
2000381c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
20003820:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
20003824:	428b      	cmp	r3, r1
20003826:	bf38      	it	cc
20003828:	005b      	lslcc	r3, r3, #1
2000382a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
2000382e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
20003832:	428b      	cmp	r3, r1
20003834:	bf24      	itt	cs
20003836:	1a5b      	subcs	r3, r3, r1
20003838:	ea40 000c 	orrcs.w	r0, r0, ip
2000383c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
20003840:	bf24      	itt	cs
20003842:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
20003846:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
2000384a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
2000384e:	bf24      	itt	cs
20003850:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
20003854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
20003858:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
2000385c:	bf24      	itt	cs
2000385e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
20003862:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
20003866:	011b      	lsls	r3, r3, #4
20003868:	bf18      	it	ne
2000386a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
2000386e:	d1e0      	bne.n	20003832 <__aeabi_fdiv+0x46>
20003870:	2afd      	cmp	r2, #253	; 0xfd
20003872:	f63f af50 	bhi.w	20003716 <__aeabi_fmul+0x92>
20003876:	428b      	cmp	r3, r1
20003878:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
2000387c:	bf08      	it	eq
2000387e:	f020 0001 	biceq.w	r0, r0, #1
20003882:	4770      	bx	lr
20003884:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
20003888:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
2000388c:	327f      	adds	r2, #127	; 0x7f
2000388e:	bfc2      	ittt	gt
20003890:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
20003894:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
20003898:	4770      	bxgt	lr
2000389a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
2000389e:	f04f 0300 	mov.w	r3, #0
200038a2:	3a01      	subs	r2, #1
200038a4:	e737      	b.n	20003716 <__aeabi_fmul+0x92>
200038a6:	f092 0f00 	teq	r2, #0
200038aa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
200038ae:	bf02      	ittt	eq
200038b0:	0040      	lsleq	r0, r0, #1
200038b2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
200038b6:	3a01      	subeq	r2, #1
200038b8:	d0f9      	beq.n	200038ae <__aeabi_fdiv+0xc2>
200038ba:	ea40 000c 	orr.w	r0, r0, ip
200038be:	f093 0f00 	teq	r3, #0
200038c2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
200038c6:	bf02      	ittt	eq
200038c8:	0049      	lsleq	r1, r1, #1
200038ca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
200038ce:	3b01      	subeq	r3, #1
200038d0:	d0f9      	beq.n	200038c6 <__aeabi_fdiv+0xda>
200038d2:	ea41 010c 	orr.w	r1, r1, ip
200038d6:	e795      	b.n	20003804 <__aeabi_fdiv+0x18>
200038d8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
200038dc:	ea92 0f0c 	teq	r2, ip
200038e0:	d108      	bne.n	200038f4 <__aeabi_fdiv+0x108>
200038e2:	0242      	lsls	r2, r0, #9
200038e4:	f47f af7d 	bne.w	200037e2 <__aeabi_fmul+0x15e>
200038e8:	ea93 0f0c 	teq	r3, ip
200038ec:	f47f af70 	bne.w	200037d0 <__aeabi_fmul+0x14c>
200038f0:	4608      	mov	r0, r1
200038f2:	e776      	b.n	200037e2 <__aeabi_fmul+0x15e>
200038f4:	ea93 0f0c 	teq	r3, ip
200038f8:	d104      	bne.n	20003904 <__aeabi_fdiv+0x118>
200038fa:	024b      	lsls	r3, r1, #9
200038fc:	f43f af4c 	beq.w	20003798 <__aeabi_fmul+0x114>
20003900:	4608      	mov	r0, r1
20003902:	e76e      	b.n	200037e2 <__aeabi_fmul+0x15e>
20003904:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
20003908:	bf18      	it	ne
2000390a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
2000390e:	d1ca      	bne.n	200038a6 <__aeabi_fdiv+0xba>
20003910:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
20003914:	f47f af5c 	bne.w	200037d0 <__aeabi_fmul+0x14c>
20003918:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
2000391c:	f47f af3c 	bne.w	20003798 <__aeabi_fmul+0x114>
20003920:	e75f      	b.n	200037e2 <__aeabi_fmul+0x15e>
20003922:	bf00      	nop

20003924 <__gesf2>:
20003924:	f04f 3cff 	mov.w	ip, #4294967295
20003928:	e006      	b.n	20003938 <__cmpsf2+0x4>
2000392a:	bf00      	nop

2000392c <__lesf2>:
2000392c:	f04f 0c01 	mov.w	ip, #1
20003930:	e002      	b.n	20003938 <__cmpsf2+0x4>
20003932:	bf00      	nop

20003934 <__cmpsf2>:
20003934:	f04f 0c01 	mov.w	ip, #1
20003938:	f84d cd04 	str.w	ip, [sp, #-4]!
2000393c:	ea4f 0240 	mov.w	r2, r0, lsl #1
20003940:	ea4f 0341 	mov.w	r3, r1, lsl #1
20003944:	ea7f 6c22 	mvns.w	ip, r2, asr #24
20003948:	bf18      	it	ne
2000394a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
2000394e:	d011      	beq.n	20003974 <__cmpsf2+0x40>
20003950:	b001      	add	sp, #4
20003952:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
20003956:	bf18      	it	ne
20003958:	ea90 0f01 	teqne	r0, r1
2000395c:	bf58      	it	pl
2000395e:	ebb2 0003 	subspl.w	r0, r2, r3
20003962:	bf88      	it	hi
20003964:	17c8      	asrhi	r0, r1, #31
20003966:	bf38      	it	cc
20003968:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
2000396c:	bf18      	it	ne
2000396e:	f040 0001 	orrne.w	r0, r0, #1
20003972:	4770      	bx	lr
20003974:	ea7f 6c22 	mvns.w	ip, r2, asr #24
20003978:	d102      	bne.n	20003980 <__cmpsf2+0x4c>
2000397a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
2000397e:	d105      	bne.n	2000398c <__cmpsf2+0x58>
20003980:	ea7f 6c23 	mvns.w	ip, r3, asr #24
20003984:	d1e4      	bne.n	20003950 <__cmpsf2+0x1c>
20003986:	ea5f 2c41 	movs.w	ip, r1, lsl #9
2000398a:	d0e1      	beq.n	20003950 <__cmpsf2+0x1c>
2000398c:	f85d 0b04 	ldr.w	r0, [sp], #4
20003990:	4770      	bx	lr
20003992:	bf00      	nop

20003994 <__aeabi_cfrcmple>:
20003994:	4684      	mov	ip, r0
20003996:	4608      	mov	r0, r1
20003998:	4661      	mov	r1, ip
2000399a:	e7ff      	b.n	2000399c <__aeabi_cfcmpeq>

2000399c <__aeabi_cfcmpeq>:
2000399c:	b50f      	push	{r0, r1, r2, r3, lr}
2000399e:	f7ff ffc9 	bl	20003934 <__cmpsf2>
200039a2:	2800      	cmp	r0, #0
200039a4:	bf48      	it	mi
200039a6:	f110 0f00 	cmnmi.w	r0, #0
200039aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

200039ac <__aeabi_fcmpeq>:
200039ac:	f84d ed08 	str.w	lr, [sp, #-8]!
200039b0:	f7ff fff4 	bl	2000399c <__aeabi_cfcmpeq>
200039b4:	bf0c      	ite	eq
200039b6:	2001      	moveq	r0, #1
200039b8:	2000      	movne	r0, #0
200039ba:	f85d fb08 	ldr.w	pc, [sp], #8
200039be:	bf00      	nop

200039c0 <__aeabi_fcmplt>:
200039c0:	f84d ed08 	str.w	lr, [sp, #-8]!
200039c4:	f7ff ffea 	bl	2000399c <__aeabi_cfcmpeq>
200039c8:	bf34      	ite	cc
200039ca:	2001      	movcc	r0, #1
200039cc:	2000      	movcs	r0, #0
200039ce:	f85d fb08 	ldr.w	pc, [sp], #8
200039d2:	bf00      	nop

200039d4 <__aeabi_fcmple>:
200039d4:	f84d ed08 	str.w	lr, [sp, #-8]!
200039d8:	f7ff ffe0 	bl	2000399c <__aeabi_cfcmpeq>
200039dc:	bf94      	ite	ls
200039de:	2001      	movls	r0, #1
200039e0:	2000      	movhi	r0, #0
200039e2:	f85d fb08 	ldr.w	pc, [sp], #8
200039e6:	bf00      	nop

200039e8 <__aeabi_fcmpge>:
200039e8:	f84d ed08 	str.w	lr, [sp, #-8]!
200039ec:	f7ff ffd2 	bl	20003994 <__aeabi_cfrcmple>
200039f0:	bf94      	ite	ls
200039f2:	2001      	movls	r0, #1
200039f4:	2000      	movhi	r0, #0
200039f6:	f85d fb08 	ldr.w	pc, [sp], #8
200039fa:	bf00      	nop

200039fc <__aeabi_fcmpgt>:
200039fc:	f84d ed08 	str.w	lr, [sp, #-8]!
20003a00:	f7ff ffc8 	bl	20003994 <__aeabi_cfrcmple>
20003a04:	bf34      	ite	cc
20003a06:	2001      	movcc	r0, #1
20003a08:	2000      	movcs	r0, #0
20003a0a:	f85d fb08 	ldr.w	pc, [sp], #8
20003a0e:	bf00      	nop

20003a10 <__aeabi_f2iz>:
20003a10:	ea4f 0240 	mov.w	r2, r0, lsl #1
20003a14:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
20003a18:	d30f      	bcc.n	20003a3a <__aeabi_f2iz+0x2a>
20003a1a:	f04f 039e 	mov.w	r3, #158	; 0x9e
20003a1e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
20003a22:	d90d      	bls.n	20003a40 <__aeabi_f2iz+0x30>
20003a24:	ea4f 2300 	mov.w	r3, r0, lsl #8
20003a28:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20003a2c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
20003a30:	fa23 f002 	lsr.w	r0, r3, r2
20003a34:	bf18      	it	ne
20003a36:	4240      	negne	r0, r0
20003a38:	4770      	bx	lr
20003a3a:	f04f 0000 	mov.w	r0, #0
20003a3e:	4770      	bx	lr
20003a40:	f112 0f61 	cmn.w	r2, #97	; 0x61
20003a44:	d101      	bne.n	20003a4a <__aeabi_f2iz+0x3a>
20003a46:	0242      	lsls	r2, r0, #9
20003a48:	d105      	bne.n	20003a56 <__aeabi_f2iz+0x46>
20003a4a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
20003a4e:	bf08      	it	eq
20003a50:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
20003a54:	4770      	bx	lr
20003a56:	f04f 0000 	mov.w	r0, #0
20003a5a:	4770      	bx	lr

20003a5c <__errno>:
20003a5c:	f649 1360 	movw	r3, #39264	; 0x9960
20003a60:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003a64:	6818      	ldr	r0, [r3, #0]
20003a66:	4770      	bx	lr

20003a68 <__libc_init_array>:
20003a68:	b570      	push	{r4, r5, r6, lr}
20003a6a:	f649 1620 	movw	r6, #39200	; 0x9920
20003a6e:	f649 1520 	movw	r5, #39200	; 0x9920
20003a72:	f2c2 0600 	movt	r6, #8192	; 0x2000
20003a76:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003a7a:	1b76      	subs	r6, r6, r5
20003a7c:	10b6      	asrs	r6, r6, #2
20003a7e:	d006      	beq.n	20003a8e <__libc_init_array+0x26>
20003a80:	2400      	movs	r4, #0
20003a82:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20003a86:	3401      	adds	r4, #1
20003a88:	4798      	blx	r3
20003a8a:	42a6      	cmp	r6, r4
20003a8c:	d8f9      	bhi.n	20003a82 <__libc_init_array+0x1a>
20003a8e:	f649 1520 	movw	r5, #39200	; 0x9920
20003a92:	f649 1624 	movw	r6, #39204	; 0x9924
20003a96:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003a9a:	f2c2 0600 	movt	r6, #8192	; 0x2000
20003a9e:	1b76      	subs	r6, r6, r5
20003aa0:	f005 ff32 	bl	20009908 <_init>
20003aa4:	10b6      	asrs	r6, r6, #2
20003aa6:	d006      	beq.n	20003ab6 <__libc_init_array+0x4e>
20003aa8:	2400      	movs	r4, #0
20003aaa:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20003aae:	3401      	adds	r4, #1
20003ab0:	4798      	blx	r3
20003ab2:	42a6      	cmp	r6, r4
20003ab4:	d8f9      	bhi.n	20003aaa <__libc_init_array+0x42>
20003ab6:	bd70      	pop	{r4, r5, r6, pc}

20003ab8 <memset>:
20003ab8:	2a03      	cmp	r2, #3
20003aba:	b2c9      	uxtb	r1, r1
20003abc:	b430      	push	{r4, r5}
20003abe:	d807      	bhi.n	20003ad0 <memset+0x18>
20003ac0:	b122      	cbz	r2, 20003acc <memset+0x14>
20003ac2:	2300      	movs	r3, #0
20003ac4:	54c1      	strb	r1, [r0, r3]
20003ac6:	3301      	adds	r3, #1
20003ac8:	4293      	cmp	r3, r2
20003aca:	d1fb      	bne.n	20003ac4 <memset+0xc>
20003acc:	bc30      	pop	{r4, r5}
20003ace:	4770      	bx	lr
20003ad0:	eb00 0c02 	add.w	ip, r0, r2
20003ad4:	4603      	mov	r3, r0
20003ad6:	e001      	b.n	20003adc <memset+0x24>
20003ad8:	f803 1c01 	strb.w	r1, [r3, #-1]
20003adc:	f003 0403 	and.w	r4, r3, #3
20003ae0:	461a      	mov	r2, r3
20003ae2:	3301      	adds	r3, #1
20003ae4:	2c00      	cmp	r4, #0
20003ae6:	d1f7      	bne.n	20003ad8 <memset+0x20>
20003ae8:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
20003aec:	ebc2 040c 	rsb	r4, r2, ip
20003af0:	fb03 f301 	mul.w	r3, r3, r1
20003af4:	e01f      	b.n	20003b36 <memset+0x7e>
20003af6:	f842 3c40 	str.w	r3, [r2, #-64]
20003afa:	f842 3c3c 	str.w	r3, [r2, #-60]
20003afe:	f842 3c38 	str.w	r3, [r2, #-56]
20003b02:	f842 3c34 	str.w	r3, [r2, #-52]
20003b06:	f842 3c30 	str.w	r3, [r2, #-48]
20003b0a:	f842 3c2c 	str.w	r3, [r2, #-44]
20003b0e:	f842 3c28 	str.w	r3, [r2, #-40]
20003b12:	f842 3c24 	str.w	r3, [r2, #-36]
20003b16:	f842 3c20 	str.w	r3, [r2, #-32]
20003b1a:	f842 3c1c 	str.w	r3, [r2, #-28]
20003b1e:	f842 3c18 	str.w	r3, [r2, #-24]
20003b22:	f842 3c14 	str.w	r3, [r2, #-20]
20003b26:	f842 3c10 	str.w	r3, [r2, #-16]
20003b2a:	f842 3c0c 	str.w	r3, [r2, #-12]
20003b2e:	f842 3c08 	str.w	r3, [r2, #-8]
20003b32:	f842 3c04 	str.w	r3, [r2, #-4]
20003b36:	4615      	mov	r5, r2
20003b38:	3240      	adds	r2, #64	; 0x40
20003b3a:	2c3f      	cmp	r4, #63	; 0x3f
20003b3c:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20003b40:	dcd9      	bgt.n	20003af6 <memset+0x3e>
20003b42:	462a      	mov	r2, r5
20003b44:	ebc5 040c 	rsb	r4, r5, ip
20003b48:	e007      	b.n	20003b5a <memset+0xa2>
20003b4a:	f842 3c10 	str.w	r3, [r2, #-16]
20003b4e:	f842 3c0c 	str.w	r3, [r2, #-12]
20003b52:	f842 3c08 	str.w	r3, [r2, #-8]
20003b56:	f842 3c04 	str.w	r3, [r2, #-4]
20003b5a:	4615      	mov	r5, r2
20003b5c:	3210      	adds	r2, #16
20003b5e:	2c0f      	cmp	r4, #15
20003b60:	f1a4 0410 	sub.w	r4, r4, #16
20003b64:	dcf1      	bgt.n	20003b4a <memset+0x92>
20003b66:	462a      	mov	r2, r5
20003b68:	ebc5 050c 	rsb	r5, r5, ip
20003b6c:	e001      	b.n	20003b72 <memset+0xba>
20003b6e:	f842 3c04 	str.w	r3, [r2, #-4]
20003b72:	4614      	mov	r4, r2
20003b74:	3204      	adds	r2, #4
20003b76:	2d03      	cmp	r5, #3
20003b78:	f1a5 0504 	sub.w	r5, r5, #4
20003b7c:	dcf7      	bgt.n	20003b6e <memset+0xb6>
20003b7e:	e001      	b.n	20003b84 <memset+0xcc>
20003b80:	f804 1b01 	strb.w	r1, [r4], #1
20003b84:	4564      	cmp	r4, ip
20003b86:	d3fb      	bcc.n	20003b80 <memset+0xc8>
20003b88:	e7a0      	b.n	20003acc <memset+0x14>
20003b8a:	bf00      	nop

20003b8c <printf>:
20003b8c:	b40f      	push	{r0, r1, r2, r3}
20003b8e:	f649 1360 	movw	r3, #39264	; 0x9960
20003b92:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003b96:	b510      	push	{r4, lr}
20003b98:	681c      	ldr	r4, [r3, #0]
20003b9a:	b082      	sub	sp, #8
20003b9c:	b124      	cbz	r4, 20003ba8 <printf+0x1c>
20003b9e:	69a3      	ldr	r3, [r4, #24]
20003ba0:	b913      	cbnz	r3, 20003ba8 <printf+0x1c>
20003ba2:	4620      	mov	r0, r4
20003ba4:	f002 fe94 	bl	200068d0 <__sinit>
20003ba8:	4620      	mov	r0, r4
20003baa:	ac05      	add	r4, sp, #20
20003bac:	9a04      	ldr	r2, [sp, #16]
20003bae:	4623      	mov	r3, r4
20003bb0:	6881      	ldr	r1, [r0, #8]
20003bb2:	9401      	str	r4, [sp, #4]
20003bb4:	f000 f82a 	bl	20003c0c <_vfprintf_r>
20003bb8:	b002      	add	sp, #8
20003bba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20003bbe:	b004      	add	sp, #16
20003bc0:	4770      	bx	lr
20003bc2:	bf00      	nop

20003bc4 <_printf_r>:
20003bc4:	b40e      	push	{r1, r2, r3}
20003bc6:	b510      	push	{r4, lr}
20003bc8:	4604      	mov	r4, r0
20003bca:	b083      	sub	sp, #12
20003bcc:	b118      	cbz	r0, 20003bd6 <_printf_r+0x12>
20003bce:	6983      	ldr	r3, [r0, #24]
20003bd0:	b90b      	cbnz	r3, 20003bd6 <_printf_r+0x12>
20003bd2:	f002 fe7d 	bl	200068d0 <__sinit>
20003bd6:	4620      	mov	r0, r4
20003bd8:	ac06      	add	r4, sp, #24
20003bda:	9a05      	ldr	r2, [sp, #20]
20003bdc:	4623      	mov	r3, r4
20003bde:	6881      	ldr	r1, [r0, #8]
20003be0:	9401      	str	r4, [sp, #4]
20003be2:	f000 f813 	bl	20003c0c <_vfprintf_r>
20003be6:	b003      	add	sp, #12
20003be8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20003bec:	b003      	add	sp, #12
20003bee:	4770      	bx	lr

20003bf0 <__sprint_r>:
20003bf0:	6893      	ldr	r3, [r2, #8]
20003bf2:	b510      	push	{r4, lr}
20003bf4:	4614      	mov	r4, r2
20003bf6:	b913      	cbnz	r3, 20003bfe <__sprint_r+0xe>
20003bf8:	6053      	str	r3, [r2, #4]
20003bfa:	4618      	mov	r0, r3
20003bfc:	bd10      	pop	{r4, pc}
20003bfe:	f002 ffcb 	bl	20006b98 <__sfvwrite_r>
20003c02:	2300      	movs	r3, #0
20003c04:	6063      	str	r3, [r4, #4]
20003c06:	60a3      	str	r3, [r4, #8]
20003c08:	bd10      	pop	{r4, pc}
20003c0a:	bf00      	nop

20003c0c <_vfprintf_r>:
20003c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20003c10:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
20003c14:	b083      	sub	sp, #12
20003c16:	460e      	mov	r6, r1
20003c18:	4615      	mov	r5, r2
20003c1a:	469a      	mov	sl, r3
20003c1c:	4681      	mov	r9, r0
20003c1e:	f003 f9ab 	bl	20006f78 <_localeconv_r>
20003c22:	6800      	ldr	r0, [r0, #0]
20003c24:	901d      	str	r0, [sp, #116]	; 0x74
20003c26:	f1b9 0f00 	cmp.w	r9, #0
20003c2a:	d004      	beq.n	20003c36 <_vfprintf_r+0x2a>
20003c2c:	f8d9 3018 	ldr.w	r3, [r9, #24]
20003c30:	2b00      	cmp	r3, #0
20003c32:	f000 815a 	beq.w	20003eea <_vfprintf_r+0x2de>
20003c36:	f249 7338 	movw	r3, #38712	; 0x9738
20003c3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003c3e:	429e      	cmp	r6, r3
20003c40:	bf08      	it	eq
20003c42:	f8d9 6004 	ldreq.w	r6, [r9, #4]
20003c46:	d010      	beq.n	20003c6a <_vfprintf_r+0x5e>
20003c48:	f249 7358 	movw	r3, #38744	; 0x9758
20003c4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003c50:	429e      	cmp	r6, r3
20003c52:	bf08      	it	eq
20003c54:	f8d9 6008 	ldreq.w	r6, [r9, #8]
20003c58:	d007      	beq.n	20003c6a <_vfprintf_r+0x5e>
20003c5a:	f249 7378 	movw	r3, #38776	; 0x9778
20003c5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003c62:	429e      	cmp	r6, r3
20003c64:	bf08      	it	eq
20003c66:	f8d9 600c 	ldreq.w	r6, [r9, #12]
20003c6a:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20003c6e:	fa1f f38c 	uxth.w	r3, ip
20003c72:	f413 5f00 	tst.w	r3, #8192	; 0x2000
20003c76:	d109      	bne.n	20003c8c <_vfprintf_r+0x80>
20003c78:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20003c7c:	6e72      	ldr	r2, [r6, #100]	; 0x64
20003c7e:	f8a6 c00c 	strh.w	ip, [r6, #12]
20003c82:	fa1f f38c 	uxth.w	r3, ip
20003c86:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
20003c8a:	6672      	str	r2, [r6, #100]	; 0x64
20003c8c:	f013 0f08 	tst.w	r3, #8
20003c90:	f001 8301 	beq.w	20005296 <_vfprintf_r+0x168a>
20003c94:	6932      	ldr	r2, [r6, #16]
20003c96:	2a00      	cmp	r2, #0
20003c98:	f001 82fd 	beq.w	20005296 <_vfprintf_r+0x168a>
20003c9c:	f003 031a 	and.w	r3, r3, #26
20003ca0:	2b0a      	cmp	r3, #10
20003ca2:	f000 80e0 	beq.w	20003e66 <_vfprintf_r+0x25a>
20003ca6:	2200      	movs	r2, #0
20003ca8:	9212      	str	r2, [sp, #72]	; 0x48
20003caa:	921a      	str	r2, [sp, #104]	; 0x68
20003cac:	2300      	movs	r3, #0
20003cae:	921c      	str	r2, [sp, #112]	; 0x70
20003cb0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003cb4:	9211      	str	r2, [sp, #68]	; 0x44
20003cb6:	3404      	adds	r4, #4
20003cb8:	9219      	str	r2, [sp, #100]	; 0x64
20003cba:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20003cbe:	931b      	str	r3, [sp, #108]	; 0x6c
20003cc0:	3204      	adds	r2, #4
20003cc2:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
20003cc6:	3228      	adds	r2, #40	; 0x28
20003cc8:	3303      	adds	r3, #3
20003cca:	9218      	str	r2, [sp, #96]	; 0x60
20003ccc:	9307      	str	r3, [sp, #28]
20003cce:	2300      	movs	r3, #0
20003cd0:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
20003cd4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003cd8:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20003cdc:	782b      	ldrb	r3, [r5, #0]
20003cde:	1e1a      	subs	r2, r3, #0
20003ce0:	bf18      	it	ne
20003ce2:	2201      	movne	r2, #1
20003ce4:	2b25      	cmp	r3, #37	; 0x25
20003ce6:	bf0c      	ite	eq
20003ce8:	2200      	moveq	r2, #0
20003cea:	f002 0201 	andne.w	r2, r2, #1
20003cee:	b332      	cbz	r2, 20003d3e <_vfprintf_r+0x132>
20003cf0:	462f      	mov	r7, r5
20003cf2:	f817 3f01 	ldrb.w	r3, [r7, #1]!
20003cf6:	1e1a      	subs	r2, r3, #0
20003cf8:	bf18      	it	ne
20003cfa:	2201      	movne	r2, #1
20003cfc:	2b25      	cmp	r3, #37	; 0x25
20003cfe:	bf0c      	ite	eq
20003d00:	2200      	moveq	r2, #0
20003d02:	f002 0201 	andne.w	r2, r2, #1
20003d06:	2a00      	cmp	r2, #0
20003d08:	d1f3      	bne.n	20003cf2 <_vfprintf_r+0xe6>
20003d0a:	ebb7 0805 	subs.w	r8, r7, r5
20003d0e:	bf08      	it	eq
20003d10:	463d      	moveq	r5, r7
20003d12:	d014      	beq.n	20003d3e <_vfprintf_r+0x132>
20003d14:	f8c4 8004 	str.w	r8, [r4, #4]
20003d18:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003d1c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003d20:	3301      	adds	r3, #1
20003d22:	6025      	str	r5, [r4, #0]
20003d24:	2b07      	cmp	r3, #7
20003d26:	4442      	add	r2, r8
20003d28:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003d2c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003d30:	dc78      	bgt.n	20003e24 <_vfprintf_r+0x218>
20003d32:	3408      	adds	r4, #8
20003d34:	9811      	ldr	r0, [sp, #68]	; 0x44
20003d36:	463d      	mov	r5, r7
20003d38:	4440      	add	r0, r8
20003d3a:	9011      	str	r0, [sp, #68]	; 0x44
20003d3c:	783b      	ldrb	r3, [r7, #0]
20003d3e:	2b00      	cmp	r3, #0
20003d40:	d07c      	beq.n	20003e3c <_vfprintf_r+0x230>
20003d42:	1c6b      	adds	r3, r5, #1
20003d44:	f04f 37ff 	mov.w	r7, #4294967295
20003d48:	202b      	movs	r0, #43	; 0x2b
20003d4a:	f04f 0c20 	mov.w	ip, #32
20003d4e:	2100      	movs	r1, #0
20003d50:	f04f 0200 	mov.w	r2, #0
20003d54:	910f      	str	r1, [sp, #60]	; 0x3c
20003d56:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20003d5a:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
20003d5e:	786a      	ldrb	r2, [r5, #1]
20003d60:	910a      	str	r1, [sp, #40]	; 0x28
20003d62:	1c5d      	adds	r5, r3, #1
20003d64:	f1a2 0320 	sub.w	r3, r2, #32
20003d68:	2b58      	cmp	r3, #88	; 0x58
20003d6a:	f200 8286 	bhi.w	2000427a <_vfprintf_r+0x66e>
20003d6e:	e8df f013 	tbh	[pc, r3, lsl #1]
20003d72:	0298      	.short	0x0298
20003d74:	02840284 	.word	0x02840284
20003d78:	028402a4 	.word	0x028402a4
20003d7c:	02840284 	.word	0x02840284
20003d80:	02840284 	.word	0x02840284
20003d84:	02ad0284 	.word	0x02ad0284
20003d88:	028402ba 	.word	0x028402ba
20003d8c:	02ca02c1 	.word	0x02ca02c1
20003d90:	02e70284 	.word	0x02e70284
20003d94:	02f002f0 	.word	0x02f002f0
20003d98:	02f002f0 	.word	0x02f002f0
20003d9c:	02f002f0 	.word	0x02f002f0
20003da0:	02f002f0 	.word	0x02f002f0
20003da4:	028402f0 	.word	0x028402f0
20003da8:	02840284 	.word	0x02840284
20003dac:	02840284 	.word	0x02840284
20003db0:	02840284 	.word	0x02840284
20003db4:	02840284 	.word	0x02840284
20003db8:	03040284 	.word	0x03040284
20003dbc:	02840326 	.word	0x02840326
20003dc0:	02840326 	.word	0x02840326
20003dc4:	02840284 	.word	0x02840284
20003dc8:	036a0284 	.word	0x036a0284
20003dcc:	02840284 	.word	0x02840284
20003dd0:	02840481 	.word	0x02840481
20003dd4:	02840284 	.word	0x02840284
20003dd8:	02840284 	.word	0x02840284
20003ddc:	02840414 	.word	0x02840414
20003de0:	042f0284 	.word	0x042f0284
20003de4:	02840284 	.word	0x02840284
20003de8:	02840284 	.word	0x02840284
20003dec:	02840284 	.word	0x02840284
20003df0:	02840284 	.word	0x02840284
20003df4:	02840284 	.word	0x02840284
20003df8:	0465044f 	.word	0x0465044f
20003dfc:	03260326 	.word	0x03260326
20003e00:	03730326 	.word	0x03730326
20003e04:	02840465 	.word	0x02840465
20003e08:	03790284 	.word	0x03790284
20003e0c:	03850284 	.word	0x03850284
20003e10:	03ad0396 	.word	0x03ad0396
20003e14:	0284040a 	.word	0x0284040a
20003e18:	028403cc 	.word	0x028403cc
20003e1c:	028403f4 	.word	0x028403f4
20003e20:	00c00284 	.word	0x00c00284
20003e24:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003e28:	4648      	mov	r0, r9
20003e2a:	4631      	mov	r1, r6
20003e2c:	320c      	adds	r2, #12
20003e2e:	f7ff fedf 	bl	20003bf0 <__sprint_r>
20003e32:	b958      	cbnz	r0, 20003e4c <_vfprintf_r+0x240>
20003e34:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003e38:	3404      	adds	r4, #4
20003e3a:	e77b      	b.n	20003d34 <_vfprintf_r+0x128>
20003e3c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20003e40:	2b00      	cmp	r3, #0
20003e42:	f041 8192 	bne.w	2000516a <_vfprintf_r+0x155e>
20003e46:	2300      	movs	r3, #0
20003e48:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003e4c:	89b3      	ldrh	r3, [r6, #12]
20003e4e:	f013 0f40 	tst.w	r3, #64	; 0x40
20003e52:	d002      	beq.n	20003e5a <_vfprintf_r+0x24e>
20003e54:	f04f 30ff 	mov.w	r0, #4294967295
20003e58:	9011      	str	r0, [sp, #68]	; 0x44
20003e5a:	9811      	ldr	r0, [sp, #68]	; 0x44
20003e5c:	b05f      	add	sp, #380	; 0x17c
20003e5e:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
20003e62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20003e66:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
20003e6a:	2b00      	cmp	r3, #0
20003e6c:	f6ff af1b 	blt.w	20003ca6 <_vfprintf_r+0x9a>
20003e70:	6a37      	ldr	r7, [r6, #32]
20003e72:	f02c 0c02 	bic.w	ip, ip, #2
20003e76:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
20003e7a:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
20003e7e:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
20003e82:	340c      	adds	r4, #12
20003e84:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
20003e88:	462a      	mov	r2, r5
20003e8a:	4653      	mov	r3, sl
20003e8c:	4648      	mov	r0, r9
20003e8e:	4621      	mov	r1, r4
20003e90:	ad1f      	add	r5, sp, #124	; 0x7c
20003e92:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
20003e96:	2700      	movs	r7, #0
20003e98:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
20003e9c:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
20003ea0:	f44f 6580 	mov.w	r5, #1024	; 0x400
20003ea4:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
20003ea8:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
20003eac:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
20003eb0:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
20003eb4:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
20003eb8:	f7ff fea8 	bl	20003c0c <_vfprintf_r>
20003ebc:	2800      	cmp	r0, #0
20003ebe:	9011      	str	r0, [sp, #68]	; 0x44
20003ec0:	db09      	blt.n	20003ed6 <_vfprintf_r+0x2ca>
20003ec2:	4621      	mov	r1, r4
20003ec4:	4648      	mov	r0, r9
20003ec6:	f002 fb93 	bl	200065f0 <_fflush_r>
20003eca:	9911      	ldr	r1, [sp, #68]	; 0x44
20003ecc:	42b8      	cmp	r0, r7
20003ece:	bf18      	it	ne
20003ed0:	f04f 31ff 	movne.w	r1, #4294967295
20003ed4:	9111      	str	r1, [sp, #68]	; 0x44
20003ed6:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
20003eda:	f013 0f40 	tst.w	r3, #64	; 0x40
20003ede:	d0bc      	beq.n	20003e5a <_vfprintf_r+0x24e>
20003ee0:	89b3      	ldrh	r3, [r6, #12]
20003ee2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20003ee6:	81b3      	strh	r3, [r6, #12]
20003ee8:	e7b7      	b.n	20003e5a <_vfprintf_r+0x24e>
20003eea:	4648      	mov	r0, r9
20003eec:	f002 fcf0 	bl	200068d0 <__sinit>
20003ef0:	e6a1      	b.n	20003c36 <_vfprintf_r+0x2a>
20003ef2:	980a      	ldr	r0, [sp, #40]	; 0x28
20003ef4:	f249 7c08 	movw	ip, #38664	; 0x9708
20003ef8:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20003efc:	9216      	str	r2, [sp, #88]	; 0x58
20003efe:	f010 0f20 	tst.w	r0, #32
20003f02:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
20003f06:	f000 836e 	beq.w	200045e6 <_vfprintf_r+0x9da>
20003f0a:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003f0c:	1dcb      	adds	r3, r1, #7
20003f0e:	f023 0307 	bic.w	r3, r3, #7
20003f12:	f103 0208 	add.w	r2, r3, #8
20003f16:	920b      	str	r2, [sp, #44]	; 0x2c
20003f18:	e9d3 ab00 	ldrd	sl, fp, [r3]
20003f1c:	ea5a 020b 	orrs.w	r2, sl, fp
20003f20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003f22:	bf0c      	ite	eq
20003f24:	2200      	moveq	r2, #0
20003f26:	2201      	movne	r2, #1
20003f28:	4213      	tst	r3, r2
20003f2a:	f040 866b 	bne.w	20004c04 <_vfprintf_r+0xff8>
20003f2e:	2302      	movs	r3, #2
20003f30:	f04f 0100 	mov.w	r1, #0
20003f34:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
20003f38:	2f00      	cmp	r7, #0
20003f3a:	bfa2      	ittt	ge
20003f3c:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
20003f40:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
20003f44:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
20003f48:	2f00      	cmp	r7, #0
20003f4a:	bf18      	it	ne
20003f4c:	f042 0201 	orrne.w	r2, r2, #1
20003f50:	2a00      	cmp	r2, #0
20003f52:	f000 841e 	beq.w	20004792 <_vfprintf_r+0xb86>
20003f56:	2b01      	cmp	r3, #1
20003f58:	f000 85de 	beq.w	20004b18 <_vfprintf_r+0xf0c>
20003f5c:	2b02      	cmp	r3, #2
20003f5e:	f000 85c1 	beq.w	20004ae4 <_vfprintf_r+0xed8>
20003f62:	9918      	ldr	r1, [sp, #96]	; 0x60
20003f64:	9113      	str	r1, [sp, #76]	; 0x4c
20003f66:	ea4f 08da 	mov.w	r8, sl, lsr #3
20003f6a:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
20003f6e:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
20003f72:	f00a 0007 	and.w	r0, sl, #7
20003f76:	46e3      	mov	fp, ip
20003f78:	46c2      	mov	sl, r8
20003f7a:	3030      	adds	r0, #48	; 0x30
20003f7c:	ea5a 020b 	orrs.w	r2, sl, fp
20003f80:	f801 0d01 	strb.w	r0, [r1, #-1]!
20003f84:	d1ef      	bne.n	20003f66 <_vfprintf_r+0x35a>
20003f86:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003f8a:	9113      	str	r1, [sp, #76]	; 0x4c
20003f8c:	f01c 0f01 	tst.w	ip, #1
20003f90:	f040 868c 	bne.w	20004cac <_vfprintf_r+0x10a0>
20003f94:	9818      	ldr	r0, [sp, #96]	; 0x60
20003f96:	1a40      	subs	r0, r0, r1
20003f98:	9010      	str	r0, [sp, #64]	; 0x40
20003f9a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20003f9e:	9a10      	ldr	r2, [sp, #64]	; 0x40
20003fa0:	9717      	str	r7, [sp, #92]	; 0x5c
20003fa2:	42ba      	cmp	r2, r7
20003fa4:	bfb8      	it	lt
20003fa6:	463a      	movlt	r2, r7
20003fa8:	920c      	str	r2, [sp, #48]	; 0x30
20003faa:	b113      	cbz	r3, 20003fb2 <_vfprintf_r+0x3a6>
20003fac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20003fae:	3201      	adds	r2, #1
20003fb0:	920c      	str	r2, [sp, #48]	; 0x30
20003fb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003fb4:	980a      	ldr	r0, [sp, #40]	; 0x28
20003fb6:	f013 0302 	ands.w	r3, r3, #2
20003fba:	9315      	str	r3, [sp, #84]	; 0x54
20003fbc:	bf1e      	ittt	ne
20003fbe:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
20003fc2:	f10c 0c02 	addne.w	ip, ip, #2
20003fc6:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
20003fca:	f010 0084 	ands.w	r0, r0, #132	; 0x84
20003fce:	9014      	str	r0, [sp, #80]	; 0x50
20003fd0:	d14d      	bne.n	2000406e <_vfprintf_r+0x462>
20003fd2:	990f      	ldr	r1, [sp, #60]	; 0x3c
20003fd4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20003fd6:	1a8f      	subs	r7, r1, r2
20003fd8:	2f00      	cmp	r7, #0
20003fda:	dd48      	ble.n	2000406e <_vfprintf_r+0x462>
20003fdc:	2f10      	cmp	r7, #16
20003fde:	f249 68c4 	movw	r8, #38596	; 0x96c4
20003fe2:	bfd8      	it	le
20003fe4:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20003fe8:	dd30      	ble.n	2000404c <_vfprintf_r+0x440>
20003fea:	f2c2 0800 	movt	r8, #8192	; 0x2000
20003fee:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20003ff2:	4643      	mov	r3, r8
20003ff4:	f04f 0a10 	mov.w	sl, #16
20003ff8:	46a8      	mov	r8, r5
20003ffa:	f10b 0b0c 	add.w	fp, fp, #12
20003ffe:	461d      	mov	r5, r3
20004000:	e002      	b.n	20004008 <_vfprintf_r+0x3fc>
20004002:	3f10      	subs	r7, #16
20004004:	2f10      	cmp	r7, #16
20004006:	dd1e      	ble.n	20004046 <_vfprintf_r+0x43a>
20004008:	f8c4 a004 	str.w	sl, [r4, #4]
2000400c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004010:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004014:	3301      	adds	r3, #1
20004016:	6025      	str	r5, [r4, #0]
20004018:	3210      	adds	r2, #16
2000401a:	2b07      	cmp	r3, #7
2000401c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004020:	f104 0408 	add.w	r4, r4, #8
20004024:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004028:	ddeb      	ble.n	20004002 <_vfprintf_r+0x3f6>
2000402a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000402e:	4648      	mov	r0, r9
20004030:	4631      	mov	r1, r6
20004032:	465a      	mov	r2, fp
20004034:	3404      	adds	r4, #4
20004036:	f7ff fddb 	bl	20003bf0 <__sprint_r>
2000403a:	2800      	cmp	r0, #0
2000403c:	f47f af06 	bne.w	20003e4c <_vfprintf_r+0x240>
20004040:	3f10      	subs	r7, #16
20004042:	2f10      	cmp	r7, #16
20004044:	dce0      	bgt.n	20004008 <_vfprintf_r+0x3fc>
20004046:	462b      	mov	r3, r5
20004048:	4645      	mov	r5, r8
2000404a:	4698      	mov	r8, r3
2000404c:	6067      	str	r7, [r4, #4]
2000404e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004052:	f8c4 8000 	str.w	r8, [r4]
20004056:	1c5a      	adds	r2, r3, #1
20004058:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000405c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004060:	19db      	adds	r3, r3, r7
20004062:	2a07      	cmp	r2, #7
20004064:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004068:	f300 858a 	bgt.w	20004b80 <_vfprintf_r+0xf74>
2000406c:	3408      	adds	r4, #8
2000406e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004072:	b19b      	cbz	r3, 2000409c <_vfprintf_r+0x490>
20004074:	2301      	movs	r3, #1
20004076:	6063      	str	r3, [r4, #4]
20004078:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000407c:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20004080:	3207      	adds	r2, #7
20004082:	6022      	str	r2, [r4, #0]
20004084:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004088:	3301      	adds	r3, #1
2000408a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000408e:	3201      	adds	r2, #1
20004090:	2b07      	cmp	r3, #7
20004092:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004096:	f300 84b6 	bgt.w	20004a06 <_vfprintf_r+0xdfa>
2000409a:	3408      	adds	r4, #8
2000409c:	9b15      	ldr	r3, [sp, #84]	; 0x54
2000409e:	b19b      	cbz	r3, 200040c8 <_vfprintf_r+0x4bc>
200040a0:	2302      	movs	r3, #2
200040a2:	6063      	str	r3, [r4, #4]
200040a4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200040a8:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
200040ac:	3204      	adds	r2, #4
200040ae:	6022      	str	r2, [r4, #0]
200040b0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200040b4:	3301      	adds	r3, #1
200040b6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200040ba:	3202      	adds	r2, #2
200040bc:	2b07      	cmp	r3, #7
200040be:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200040c2:	f300 84af 	bgt.w	20004a24 <_vfprintf_r+0xe18>
200040c6:	3408      	adds	r4, #8
200040c8:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
200040cc:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
200040d0:	f000 8376 	beq.w	200047c0 <_vfprintf_r+0xbb4>
200040d4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
200040d6:	9a10      	ldr	r2, [sp, #64]	; 0x40
200040d8:	1a9f      	subs	r7, r3, r2
200040da:	2f00      	cmp	r7, #0
200040dc:	dd43      	ble.n	20004166 <_vfprintf_r+0x55a>
200040de:	2f10      	cmp	r7, #16
200040e0:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 20004c70 <_vfprintf_r+0x1064>
200040e4:	dd2e      	ble.n	20004144 <_vfprintf_r+0x538>
200040e6:	4643      	mov	r3, r8
200040e8:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200040ec:	46a8      	mov	r8, r5
200040ee:	f04f 0a10 	mov.w	sl, #16
200040f2:	f10b 0b0c 	add.w	fp, fp, #12
200040f6:	461d      	mov	r5, r3
200040f8:	e002      	b.n	20004100 <_vfprintf_r+0x4f4>
200040fa:	3f10      	subs	r7, #16
200040fc:	2f10      	cmp	r7, #16
200040fe:	dd1e      	ble.n	2000413e <_vfprintf_r+0x532>
20004100:	f8c4 a004 	str.w	sl, [r4, #4]
20004104:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004108:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000410c:	3301      	adds	r3, #1
2000410e:	6025      	str	r5, [r4, #0]
20004110:	3210      	adds	r2, #16
20004112:	2b07      	cmp	r3, #7
20004114:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004118:	f104 0408 	add.w	r4, r4, #8
2000411c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004120:	ddeb      	ble.n	200040fa <_vfprintf_r+0x4ee>
20004122:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004126:	4648      	mov	r0, r9
20004128:	4631      	mov	r1, r6
2000412a:	465a      	mov	r2, fp
2000412c:	3404      	adds	r4, #4
2000412e:	f7ff fd5f 	bl	20003bf0 <__sprint_r>
20004132:	2800      	cmp	r0, #0
20004134:	f47f ae8a 	bne.w	20003e4c <_vfprintf_r+0x240>
20004138:	3f10      	subs	r7, #16
2000413a:	2f10      	cmp	r7, #16
2000413c:	dce0      	bgt.n	20004100 <_vfprintf_r+0x4f4>
2000413e:	462b      	mov	r3, r5
20004140:	4645      	mov	r5, r8
20004142:	4698      	mov	r8, r3
20004144:	6067      	str	r7, [r4, #4]
20004146:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000414a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000414e:	3301      	adds	r3, #1
20004150:	f8c4 8000 	str.w	r8, [r4]
20004154:	19d2      	adds	r2, r2, r7
20004156:	2b07      	cmp	r3, #7
20004158:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000415c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004160:	f300 8442 	bgt.w	200049e8 <_vfprintf_r+0xddc>
20004164:	3408      	adds	r4, #8
20004166:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000416a:	f41c 7f80 	tst.w	ip, #256	; 0x100
2000416e:	f040 829d 	bne.w	200046ac <_vfprintf_r+0xaa0>
20004172:	9810      	ldr	r0, [sp, #64]	; 0x40
20004174:	9913      	ldr	r1, [sp, #76]	; 0x4c
20004176:	6060      	str	r0, [r4, #4]
20004178:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000417c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004180:	3301      	adds	r3, #1
20004182:	6021      	str	r1, [r4, #0]
20004184:	1812      	adds	r2, r2, r0
20004186:	2b07      	cmp	r3, #7
20004188:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000418c:	bfd8      	it	le
2000418e:	f104 0308 	addle.w	r3, r4, #8
20004192:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004196:	f300 839b 	bgt.w	200048d0 <_vfprintf_r+0xcc4>
2000419a:	990a      	ldr	r1, [sp, #40]	; 0x28
2000419c:	f011 0f04 	tst.w	r1, #4
200041a0:	d055      	beq.n	2000424e <_vfprintf_r+0x642>
200041a2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200041a4:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
200041a8:	ebcc 0702 	rsb	r7, ip, r2
200041ac:	2f00      	cmp	r7, #0
200041ae:	dd4e      	ble.n	2000424e <_vfprintf_r+0x642>
200041b0:	2f10      	cmp	r7, #16
200041b2:	f249 68c4 	movw	r8, #38596	; 0x96c4
200041b6:	bfd8      	it	le
200041b8:	f2c2 0800 	movtle	r8, #8192	; 0x2000
200041bc:	dd2e      	ble.n	2000421c <_vfprintf_r+0x610>
200041be:	f2c2 0800 	movt	r8, #8192	; 0x2000
200041c2:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200041c6:	4642      	mov	r2, r8
200041c8:	2410      	movs	r4, #16
200041ca:	46a8      	mov	r8, r5
200041cc:	f10a 0a0c 	add.w	sl, sl, #12
200041d0:	4615      	mov	r5, r2
200041d2:	e002      	b.n	200041da <_vfprintf_r+0x5ce>
200041d4:	3f10      	subs	r7, #16
200041d6:	2f10      	cmp	r7, #16
200041d8:	dd1d      	ble.n	20004216 <_vfprintf_r+0x60a>
200041da:	605c      	str	r4, [r3, #4]
200041dc:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200041e0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200041e4:	3201      	adds	r2, #1
200041e6:	601d      	str	r5, [r3, #0]
200041e8:	3110      	adds	r1, #16
200041ea:	2a07      	cmp	r2, #7
200041ec:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200041f0:	f103 0308 	add.w	r3, r3, #8
200041f4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200041f8:	ddec      	ble.n	200041d4 <_vfprintf_r+0x5c8>
200041fa:	4648      	mov	r0, r9
200041fc:	4631      	mov	r1, r6
200041fe:	4652      	mov	r2, sl
20004200:	f7ff fcf6 	bl	20003bf0 <__sprint_r>
20004204:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004208:	3304      	adds	r3, #4
2000420a:	2800      	cmp	r0, #0
2000420c:	f47f ae1e 	bne.w	20003e4c <_vfprintf_r+0x240>
20004210:	3f10      	subs	r7, #16
20004212:	2f10      	cmp	r7, #16
20004214:	dce1      	bgt.n	200041da <_vfprintf_r+0x5ce>
20004216:	462a      	mov	r2, r5
20004218:	4645      	mov	r5, r8
2000421a:	4690      	mov	r8, r2
2000421c:	605f      	str	r7, [r3, #4]
2000421e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004222:	f8c3 8000 	str.w	r8, [r3]
20004226:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000422a:	3201      	adds	r2, #1
2000422c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004230:	18fb      	adds	r3, r7, r3
20004232:	2a07      	cmp	r2, #7
20004234:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004238:	dd0b      	ble.n	20004252 <_vfprintf_r+0x646>
2000423a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000423e:	4648      	mov	r0, r9
20004240:	4631      	mov	r1, r6
20004242:	320c      	adds	r2, #12
20004244:	f7ff fcd4 	bl	20003bf0 <__sprint_r>
20004248:	2800      	cmp	r0, #0
2000424a:	f47f adff 	bne.w	20003e4c <_vfprintf_r+0x240>
2000424e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004252:	9811      	ldr	r0, [sp, #68]	; 0x44
20004254:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20004256:	990f      	ldr	r1, [sp, #60]	; 0x3c
20004258:	428a      	cmp	r2, r1
2000425a:	bfac      	ite	ge
2000425c:	1880      	addge	r0, r0, r2
2000425e:	1840      	addlt	r0, r0, r1
20004260:	9011      	str	r0, [sp, #68]	; 0x44
20004262:	2b00      	cmp	r3, #0
20004264:	f040 8342 	bne.w	200048ec <_vfprintf_r+0xce0>
20004268:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000426c:	2300      	movs	r3, #0
2000426e:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
20004272:	3404      	adds	r4, #4
20004274:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004278:	e530      	b.n	20003cdc <_vfprintf_r+0xd0>
2000427a:	9216      	str	r2, [sp, #88]	; 0x58
2000427c:	2a00      	cmp	r2, #0
2000427e:	f43f addd 	beq.w	20003e3c <_vfprintf_r+0x230>
20004282:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
20004286:	2301      	movs	r3, #1
20004288:	f04f 0c00 	mov.w	ip, #0
2000428c:	3004      	adds	r0, #4
2000428e:	930c      	str	r3, [sp, #48]	; 0x30
20004290:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
20004294:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20004298:	9013      	str	r0, [sp, #76]	; 0x4c
2000429a:	9310      	str	r3, [sp, #64]	; 0x40
2000429c:	2100      	movs	r1, #0
2000429e:	9117      	str	r1, [sp, #92]	; 0x5c
200042a0:	e687      	b.n	20003fb2 <_vfprintf_r+0x3a6>
200042a2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200042a6:	2b00      	cmp	r3, #0
200042a8:	f040 852b 	bne.w	20004d02 <_vfprintf_r+0x10f6>
200042ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
200042ae:	462b      	mov	r3, r5
200042b0:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
200042b4:	782a      	ldrb	r2, [r5, #0]
200042b6:	910b      	str	r1, [sp, #44]	; 0x2c
200042b8:	e553      	b.n	20003d62 <_vfprintf_r+0x156>
200042ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
200042bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200042be:	f043 0301 	orr.w	r3, r3, #1
200042c2:	930a      	str	r3, [sp, #40]	; 0x28
200042c4:	462b      	mov	r3, r5
200042c6:	782a      	ldrb	r2, [r5, #0]
200042c8:	910b      	str	r1, [sp, #44]	; 0x2c
200042ca:	e54a      	b.n	20003d62 <_vfprintf_r+0x156>
200042cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
200042ce:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200042d0:	6809      	ldr	r1, [r1, #0]
200042d2:	910f      	str	r1, [sp, #60]	; 0x3c
200042d4:	1d11      	adds	r1, r2, #4
200042d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
200042d8:	2b00      	cmp	r3, #0
200042da:	f2c0 8780 	blt.w	200051de <_vfprintf_r+0x15d2>
200042de:	782a      	ldrb	r2, [r5, #0]
200042e0:	462b      	mov	r3, r5
200042e2:	910b      	str	r1, [sp, #44]	; 0x2c
200042e4:	e53d      	b.n	20003d62 <_vfprintf_r+0x156>
200042e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
200042e8:	462b      	mov	r3, r5
200042ea:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
200042ee:	782a      	ldrb	r2, [r5, #0]
200042f0:	910b      	str	r1, [sp, #44]	; 0x2c
200042f2:	e536      	b.n	20003d62 <_vfprintf_r+0x156>
200042f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
200042f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200042f8:	f043 0304 	orr.w	r3, r3, #4
200042fc:	930a      	str	r3, [sp, #40]	; 0x28
200042fe:	462b      	mov	r3, r5
20004300:	782a      	ldrb	r2, [r5, #0]
20004302:	910b      	str	r1, [sp, #44]	; 0x2c
20004304:	e52d      	b.n	20003d62 <_vfprintf_r+0x156>
20004306:	462b      	mov	r3, r5
20004308:	f813 2b01 	ldrb.w	r2, [r3], #1
2000430c:	2a2a      	cmp	r2, #42	; 0x2a
2000430e:	f001 80cd 	beq.w	200054ac <_vfprintf_r+0x18a0>
20004312:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004316:	2909      	cmp	r1, #9
20004318:	f201 8037 	bhi.w	2000538a <_vfprintf_r+0x177e>
2000431c:	3502      	adds	r5, #2
2000431e:	2700      	movs	r7, #0
20004320:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20004324:	eb07 0787 	add.w	r7, r7, r7, lsl #2
20004328:	462b      	mov	r3, r5
2000432a:	3501      	adds	r5, #1
2000432c:	eb01 0747 	add.w	r7, r1, r7, lsl #1
20004330:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004334:	2909      	cmp	r1, #9
20004336:	d9f3      	bls.n	20004320 <_vfprintf_r+0x714>
20004338:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
2000433c:	461d      	mov	r5, r3
2000433e:	e511      	b.n	20003d64 <_vfprintf_r+0x158>
20004340:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004342:	462b      	mov	r3, r5
20004344:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004346:	f042 0280 	orr.w	r2, r2, #128	; 0x80
2000434a:	920a      	str	r2, [sp, #40]	; 0x28
2000434c:	782a      	ldrb	r2, [r5, #0]
2000434e:	910b      	str	r1, [sp, #44]	; 0x2c
20004350:	e507      	b.n	20003d62 <_vfprintf_r+0x156>
20004352:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004356:	f04f 0800 	mov.w	r8, #0
2000435a:	462b      	mov	r3, r5
2000435c:	eb08 0888 	add.w	r8, r8, r8, lsl #2
20004360:	f813 2b01 	ldrb.w	r2, [r3], #1
20004364:	eb01 0848 	add.w	r8, r1, r8, lsl #1
20004368:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000436c:	461d      	mov	r5, r3
2000436e:	2909      	cmp	r1, #9
20004370:	d9f3      	bls.n	2000435a <_vfprintf_r+0x74e>
20004372:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
20004376:	461d      	mov	r5, r3
20004378:	e4f4      	b.n	20003d64 <_vfprintf_r+0x158>
2000437a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000437c:	9216      	str	r2, [sp, #88]	; 0x58
2000437e:	f043 0310 	orr.w	r3, r3, #16
20004382:	930a      	str	r3, [sp, #40]	; 0x28
20004384:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004388:	f01c 0f20 	tst.w	ip, #32
2000438c:	f000 815d 	beq.w	2000464a <_vfprintf_r+0xa3e>
20004390:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004392:	1dc3      	adds	r3, r0, #7
20004394:	f023 0307 	bic.w	r3, r3, #7
20004398:	f103 0108 	add.w	r1, r3, #8
2000439c:	910b      	str	r1, [sp, #44]	; 0x2c
2000439e:	e9d3 ab00 	ldrd	sl, fp, [r3]
200043a2:	f1ba 0f00 	cmp.w	sl, #0
200043a6:	f17b 0200 	sbcs.w	r2, fp, #0
200043aa:	f2c0 849b 	blt.w	20004ce4 <_vfprintf_r+0x10d8>
200043ae:	ea5a 030b 	orrs.w	r3, sl, fp
200043b2:	f04f 0301 	mov.w	r3, #1
200043b6:	bf0c      	ite	eq
200043b8:	2200      	moveq	r2, #0
200043ba:	2201      	movne	r2, #1
200043bc:	e5bc      	b.n	20003f38 <_vfprintf_r+0x32c>
200043be:	980a      	ldr	r0, [sp, #40]	; 0x28
200043c0:	9216      	str	r2, [sp, #88]	; 0x58
200043c2:	f010 0f08 	tst.w	r0, #8
200043c6:	f000 84ed 	beq.w	20004da4 <_vfprintf_r+0x1198>
200043ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
200043cc:	1dcb      	adds	r3, r1, #7
200043ce:	f023 0307 	bic.w	r3, r3, #7
200043d2:	f103 0208 	add.w	r2, r3, #8
200043d6:	920b      	str	r2, [sp, #44]	; 0x2c
200043d8:	f8d3 8004 	ldr.w	r8, [r3, #4]
200043dc:	f8d3 a000 	ldr.w	sl, [r3]
200043e0:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
200043e4:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
200043e8:	4650      	mov	r0, sl
200043ea:	4641      	mov	r1, r8
200043ec:	f004 f930 	bl	20008650 <__isinfd>
200043f0:	4683      	mov	fp, r0
200043f2:	2800      	cmp	r0, #0
200043f4:	f000 8599 	beq.w	20004f2a <_vfprintf_r+0x131e>
200043f8:	4650      	mov	r0, sl
200043fa:	2200      	movs	r2, #0
200043fc:	2300      	movs	r3, #0
200043fe:	4641      	mov	r1, r8
20004400:	f004 fd5c 	bl	20008ebc <__aeabi_dcmplt>
20004404:	2800      	cmp	r0, #0
20004406:	f040 850b 	bne.w	20004e20 <_vfprintf_r+0x1214>
2000440a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000440e:	f249 61fc 	movw	r1, #38652	; 0x96fc
20004412:	f249 62f8 	movw	r2, #38648	; 0x96f8
20004416:	9816      	ldr	r0, [sp, #88]	; 0x58
20004418:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000441c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20004420:	f04f 0c03 	mov.w	ip, #3
20004424:	2847      	cmp	r0, #71	; 0x47
20004426:	bfd8      	it	le
20004428:	4611      	movle	r1, r2
2000442a:	9113      	str	r1, [sp, #76]	; 0x4c
2000442c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000442e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20004432:	f021 0180 	bic.w	r1, r1, #128	; 0x80
20004436:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
2000443a:	910a      	str	r1, [sp, #40]	; 0x28
2000443c:	f04f 0c00 	mov.w	ip, #0
20004440:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20004444:	e5b1      	b.n	20003faa <_vfprintf_r+0x39e>
20004446:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004448:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000444a:	f043 0308 	orr.w	r3, r3, #8
2000444e:	930a      	str	r3, [sp, #40]	; 0x28
20004450:	462b      	mov	r3, r5
20004452:	782a      	ldrb	r2, [r5, #0]
20004454:	910b      	str	r1, [sp, #44]	; 0x2c
20004456:	e484      	b.n	20003d62 <_vfprintf_r+0x156>
20004458:	990a      	ldr	r1, [sp, #40]	; 0x28
2000445a:	f041 0140 	orr.w	r1, r1, #64	; 0x40
2000445e:	910a      	str	r1, [sp, #40]	; 0x28
20004460:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004462:	e73c      	b.n	200042de <_vfprintf_r+0x6d2>
20004464:	782a      	ldrb	r2, [r5, #0]
20004466:	2a6c      	cmp	r2, #108	; 0x6c
20004468:	f000 8555 	beq.w	20004f16 <_vfprintf_r+0x130a>
2000446c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000446e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004470:	910b      	str	r1, [sp, #44]	; 0x2c
20004472:	f043 0310 	orr.w	r3, r3, #16
20004476:	930a      	str	r3, [sp, #40]	; 0x28
20004478:	462b      	mov	r3, r5
2000447a:	e472      	b.n	20003d62 <_vfprintf_r+0x156>
2000447c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000447e:	f012 0f20 	tst.w	r2, #32
20004482:	f000 8482 	beq.w	20004d8a <_vfprintf_r+0x117e>
20004486:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004488:	9a11      	ldr	r2, [sp, #68]	; 0x44
2000448a:	6803      	ldr	r3, [r0, #0]
2000448c:	4610      	mov	r0, r2
2000448e:	ea4f 71e0 	mov.w	r1, r0, asr #31
20004492:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004494:	e9c3 0100 	strd	r0, r1, [r3]
20004498:	f102 0a04 	add.w	sl, r2, #4
2000449c:	e41e      	b.n	20003cdc <_vfprintf_r+0xd0>
2000449e:	9216      	str	r2, [sp, #88]	; 0x58
200044a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200044a2:	f012 0320 	ands.w	r3, r2, #32
200044a6:	f000 80ef 	beq.w	20004688 <_vfprintf_r+0xa7c>
200044aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200044ac:	1dda      	adds	r2, r3, #7
200044ae:	2300      	movs	r3, #0
200044b0:	f022 0207 	bic.w	r2, r2, #7
200044b4:	f102 0c08 	add.w	ip, r2, #8
200044b8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200044bc:	e9d2 ab00 	ldrd	sl, fp, [r2]
200044c0:	ea5a 000b 	orrs.w	r0, sl, fp
200044c4:	bf0c      	ite	eq
200044c6:	2200      	moveq	r2, #0
200044c8:	2201      	movne	r2, #1
200044ca:	e531      	b.n	20003f30 <_vfprintf_r+0x324>
200044cc:	980b      	ldr	r0, [sp, #44]	; 0x2c
200044ce:	2178      	movs	r1, #120	; 0x78
200044d0:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200044d4:	9116      	str	r1, [sp, #88]	; 0x58
200044d6:	6803      	ldr	r3, [r0, #0]
200044d8:	f249 7008 	movw	r0, #38664	; 0x9708
200044dc:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
200044e0:	2130      	movs	r1, #48	; 0x30
200044e2:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
200044e6:	f04c 0c02 	orr.w	ip, ip, #2
200044ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
200044ec:	1e1a      	subs	r2, r3, #0
200044ee:	bf18      	it	ne
200044f0:	2201      	movne	r2, #1
200044f2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200044f6:	469a      	mov	sl, r3
200044f8:	f04f 0b00 	mov.w	fp, #0
200044fc:	3104      	adds	r1, #4
200044fe:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20004502:	9019      	str	r0, [sp, #100]	; 0x64
20004504:	2302      	movs	r3, #2
20004506:	910b      	str	r1, [sp, #44]	; 0x2c
20004508:	e512      	b.n	20003f30 <_vfprintf_r+0x324>
2000450a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000450c:	9216      	str	r2, [sp, #88]	; 0x58
2000450e:	f04f 0200 	mov.w	r2, #0
20004512:	1d18      	adds	r0, r3, #4
20004514:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20004518:	681b      	ldr	r3, [r3, #0]
2000451a:	900b      	str	r0, [sp, #44]	; 0x2c
2000451c:	9313      	str	r3, [sp, #76]	; 0x4c
2000451e:	2b00      	cmp	r3, #0
20004520:	f000 86c6 	beq.w	200052b0 <_vfprintf_r+0x16a4>
20004524:	2f00      	cmp	r7, #0
20004526:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004528:	f2c0 868f 	blt.w	2000524a <_vfprintf_r+0x163e>
2000452c:	2100      	movs	r1, #0
2000452e:	463a      	mov	r2, r7
20004530:	f003 f8a6 	bl	20007680 <memchr>
20004534:	4603      	mov	r3, r0
20004536:	2800      	cmp	r0, #0
20004538:	f000 86f5 	beq.w	20005326 <_vfprintf_r+0x171a>
2000453c:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000453e:	1a1b      	subs	r3, r3, r0
20004540:	9310      	str	r3, [sp, #64]	; 0x40
20004542:	42bb      	cmp	r3, r7
20004544:	f340 85be 	ble.w	200050c4 <_vfprintf_r+0x14b8>
20004548:	9710      	str	r7, [sp, #64]	; 0x40
2000454a:	2100      	movs	r1, #0
2000454c:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20004550:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004554:	970c      	str	r7, [sp, #48]	; 0x30
20004556:	9117      	str	r1, [sp, #92]	; 0x5c
20004558:	e527      	b.n	20003faa <_vfprintf_r+0x39e>
2000455a:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000455e:	9216      	str	r2, [sp, #88]	; 0x58
20004560:	f01c 0f20 	tst.w	ip, #32
20004564:	d023      	beq.n	200045ae <_vfprintf_r+0x9a2>
20004566:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004568:	2301      	movs	r3, #1
2000456a:	1dc2      	adds	r2, r0, #7
2000456c:	f022 0207 	bic.w	r2, r2, #7
20004570:	f102 0108 	add.w	r1, r2, #8
20004574:	910b      	str	r1, [sp, #44]	; 0x2c
20004576:	e9d2 ab00 	ldrd	sl, fp, [r2]
2000457a:	ea5a 020b 	orrs.w	r2, sl, fp
2000457e:	bf0c      	ite	eq
20004580:	2200      	moveq	r2, #0
20004582:	2201      	movne	r2, #1
20004584:	e4d4      	b.n	20003f30 <_vfprintf_r+0x324>
20004586:	990a      	ldr	r1, [sp, #40]	; 0x28
20004588:	462b      	mov	r3, r5
2000458a:	f041 0120 	orr.w	r1, r1, #32
2000458e:	910a      	str	r1, [sp, #40]	; 0x28
20004590:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004592:	782a      	ldrb	r2, [r5, #0]
20004594:	910b      	str	r1, [sp, #44]	; 0x2c
20004596:	f7ff bbe4 	b.w	20003d62 <_vfprintf_r+0x156>
2000459a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000459c:	9216      	str	r2, [sp, #88]	; 0x58
2000459e:	f043 0310 	orr.w	r3, r3, #16
200045a2:	930a      	str	r3, [sp, #40]	; 0x28
200045a4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200045a8:	f01c 0f20 	tst.w	ip, #32
200045ac:	d1db      	bne.n	20004566 <_vfprintf_r+0x95a>
200045ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200045b0:	f013 0f10 	tst.w	r3, #16
200045b4:	f000 83d5 	beq.w	20004d62 <_vfprintf_r+0x1156>
200045b8:	980b      	ldr	r0, [sp, #44]	; 0x2c
200045ba:	2301      	movs	r3, #1
200045bc:	1d02      	adds	r2, r0, #4
200045be:	920b      	str	r2, [sp, #44]	; 0x2c
200045c0:	6801      	ldr	r1, [r0, #0]
200045c2:	1e0a      	subs	r2, r1, #0
200045c4:	bf18      	it	ne
200045c6:	2201      	movne	r2, #1
200045c8:	468a      	mov	sl, r1
200045ca:	f04f 0b00 	mov.w	fp, #0
200045ce:	e4af      	b.n	20003f30 <_vfprintf_r+0x324>
200045d0:	980a      	ldr	r0, [sp, #40]	; 0x28
200045d2:	9216      	str	r2, [sp, #88]	; 0x58
200045d4:	f249 62e4 	movw	r2, #38628	; 0x96e4
200045d8:	f010 0f20 	tst.w	r0, #32
200045dc:	f2c2 0200 	movt	r2, #8192	; 0x2000
200045e0:	9219      	str	r2, [sp, #100]	; 0x64
200045e2:	f47f ac92 	bne.w	20003f0a <_vfprintf_r+0x2fe>
200045e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200045e8:	f013 0f10 	tst.w	r3, #16
200045ec:	f040 831a 	bne.w	20004c24 <_vfprintf_r+0x1018>
200045f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200045f2:	f012 0f40 	tst.w	r2, #64	; 0x40
200045f6:	f000 8315 	beq.w	20004c24 <_vfprintf_r+0x1018>
200045fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200045fc:	f103 0c04 	add.w	ip, r3, #4
20004600:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20004604:	f8b3 a000 	ldrh.w	sl, [r3]
20004608:	46d2      	mov	sl, sl
2000460a:	f04f 0b00 	mov.w	fp, #0
2000460e:	e485      	b.n	20003f1c <_vfprintf_r+0x310>
20004610:	9216      	str	r2, [sp, #88]	; 0x58
20004612:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
20004616:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004618:	f04f 0c01 	mov.w	ip, #1
2000461c:	f04f 0000 	mov.w	r0, #0
20004620:	3104      	adds	r1, #4
20004622:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20004626:	6813      	ldr	r3, [r2, #0]
20004628:	3204      	adds	r2, #4
2000462a:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
2000462e:	920b      	str	r2, [sp, #44]	; 0x2c
20004630:	9113      	str	r1, [sp, #76]	; 0x4c
20004632:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20004636:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
2000463a:	e62f      	b.n	2000429c <_vfprintf_r+0x690>
2000463c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004640:	9216      	str	r2, [sp, #88]	; 0x58
20004642:	f01c 0f20 	tst.w	ip, #32
20004646:	f47f aea3 	bne.w	20004390 <_vfprintf_r+0x784>
2000464a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000464c:	f012 0f10 	tst.w	r2, #16
20004650:	f040 82f1 	bne.w	20004c36 <_vfprintf_r+0x102a>
20004654:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004656:	f012 0f40 	tst.w	r2, #64	; 0x40
2000465a:	f000 82ec 	beq.w	20004c36 <_vfprintf_r+0x102a>
2000465e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20004660:	f103 0c04 	add.w	ip, r3, #4
20004664:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20004668:	f9b3 a000 	ldrsh.w	sl, [r3]
2000466c:	46d2      	mov	sl, sl
2000466e:	ea4f 7bea 	mov.w	fp, sl, asr #31
20004672:	e696      	b.n	200043a2 <_vfprintf_r+0x796>
20004674:	990a      	ldr	r1, [sp, #40]	; 0x28
20004676:	9216      	str	r2, [sp, #88]	; 0x58
20004678:	f041 0110 	orr.w	r1, r1, #16
2000467c:	910a      	str	r1, [sp, #40]	; 0x28
2000467e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004680:	f012 0320 	ands.w	r3, r2, #32
20004684:	f47f af11 	bne.w	200044aa <_vfprintf_r+0x89e>
20004688:	990a      	ldr	r1, [sp, #40]	; 0x28
2000468a:	f011 0210 	ands.w	r2, r1, #16
2000468e:	f000 8354 	beq.w	20004d3a <_vfprintf_r+0x112e>
20004692:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004694:	f102 0c04 	add.w	ip, r2, #4
20004698:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
2000469c:	6811      	ldr	r1, [r2, #0]
2000469e:	1e0a      	subs	r2, r1, #0
200046a0:	bf18      	it	ne
200046a2:	2201      	movne	r2, #1
200046a4:	468a      	mov	sl, r1
200046a6:	f04f 0b00 	mov.w	fp, #0
200046aa:	e441      	b.n	20003f30 <_vfprintf_r+0x324>
200046ac:	9a16      	ldr	r2, [sp, #88]	; 0x58
200046ae:	2a65      	cmp	r2, #101	; 0x65
200046b0:	f340 8128 	ble.w	20004904 <_vfprintf_r+0xcf8>
200046b4:	9812      	ldr	r0, [sp, #72]	; 0x48
200046b6:	2200      	movs	r2, #0
200046b8:	2300      	movs	r3, #0
200046ba:	991b      	ldr	r1, [sp, #108]	; 0x6c
200046bc:	f004 fbf4 	bl	20008ea8 <__aeabi_dcmpeq>
200046c0:	2800      	cmp	r0, #0
200046c2:	f000 81be 	beq.w	20004a42 <_vfprintf_r+0xe36>
200046c6:	2301      	movs	r3, #1
200046c8:	6063      	str	r3, [r4, #4]
200046ca:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200046ce:	f249 7324 	movw	r3, #38692	; 0x9724
200046d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200046d6:	6023      	str	r3, [r4, #0]
200046d8:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200046dc:	3201      	adds	r2, #1
200046de:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200046e2:	3301      	adds	r3, #1
200046e4:	2a07      	cmp	r2, #7
200046e6:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200046ea:	bfd8      	it	le
200046ec:	f104 0308 	addle.w	r3, r4, #8
200046f0:	f300 839b 	bgt.w	20004e2a <_vfprintf_r+0x121e>
200046f4:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
200046f8:	981a      	ldr	r0, [sp, #104]	; 0x68
200046fa:	4282      	cmp	r2, r0
200046fc:	db04      	blt.n	20004708 <_vfprintf_r+0xafc>
200046fe:	990a      	ldr	r1, [sp, #40]	; 0x28
20004700:	f011 0f01 	tst.w	r1, #1
20004704:	f43f ad49 	beq.w	2000419a <_vfprintf_r+0x58e>
20004708:	2201      	movs	r2, #1
2000470a:	605a      	str	r2, [r3, #4]
2000470c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004710:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004714:	3201      	adds	r2, #1
20004716:	981d      	ldr	r0, [sp, #116]	; 0x74
20004718:	3101      	adds	r1, #1
2000471a:	2a07      	cmp	r2, #7
2000471c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004720:	6018      	str	r0, [r3, #0]
20004722:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004726:	f300 855f 	bgt.w	200051e8 <_vfprintf_r+0x15dc>
2000472a:	3308      	adds	r3, #8
2000472c:	991a      	ldr	r1, [sp, #104]	; 0x68
2000472e:	1e4f      	subs	r7, r1, #1
20004730:	2f00      	cmp	r7, #0
20004732:	f77f ad32 	ble.w	2000419a <_vfprintf_r+0x58e>
20004736:	2f10      	cmp	r7, #16
20004738:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 20004c70 <_vfprintf_r+0x1064>
2000473c:	f340 82ea 	ble.w	20004d14 <_vfprintf_r+0x1108>
20004740:	4642      	mov	r2, r8
20004742:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20004746:	46a8      	mov	r8, r5
20004748:	2410      	movs	r4, #16
2000474a:	f10a 0a0c 	add.w	sl, sl, #12
2000474e:	4615      	mov	r5, r2
20004750:	e003      	b.n	2000475a <_vfprintf_r+0xb4e>
20004752:	3f10      	subs	r7, #16
20004754:	2f10      	cmp	r7, #16
20004756:	f340 82da 	ble.w	20004d0e <_vfprintf_r+0x1102>
2000475a:	605c      	str	r4, [r3, #4]
2000475c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004760:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004764:	3201      	adds	r2, #1
20004766:	601d      	str	r5, [r3, #0]
20004768:	3110      	adds	r1, #16
2000476a:	2a07      	cmp	r2, #7
2000476c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004770:	f103 0308 	add.w	r3, r3, #8
20004774:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004778:	ddeb      	ble.n	20004752 <_vfprintf_r+0xb46>
2000477a:	4648      	mov	r0, r9
2000477c:	4631      	mov	r1, r6
2000477e:	4652      	mov	r2, sl
20004780:	f7ff fa36 	bl	20003bf0 <__sprint_r>
20004784:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004788:	3304      	adds	r3, #4
2000478a:	2800      	cmp	r0, #0
2000478c:	d0e1      	beq.n	20004752 <_vfprintf_r+0xb46>
2000478e:	f7ff bb5d 	b.w	20003e4c <_vfprintf_r+0x240>
20004792:	b97b      	cbnz	r3, 200047b4 <_vfprintf_r+0xba8>
20004794:	990a      	ldr	r1, [sp, #40]	; 0x28
20004796:	f011 0f01 	tst.w	r1, #1
2000479a:	d00b      	beq.n	200047b4 <_vfprintf_r+0xba8>
2000479c:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
200047a0:	2330      	movs	r3, #48	; 0x30
200047a2:	3204      	adds	r2, #4
200047a4:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
200047a8:	3227      	adds	r2, #39	; 0x27
200047aa:	2301      	movs	r3, #1
200047ac:	9213      	str	r2, [sp, #76]	; 0x4c
200047ae:	9310      	str	r3, [sp, #64]	; 0x40
200047b0:	f7ff bbf3 	b.w	20003f9a <_vfprintf_r+0x38e>
200047b4:	9818      	ldr	r0, [sp, #96]	; 0x60
200047b6:	2100      	movs	r1, #0
200047b8:	9110      	str	r1, [sp, #64]	; 0x40
200047ba:	9013      	str	r0, [sp, #76]	; 0x4c
200047bc:	f7ff bbed 	b.w	20003f9a <_vfprintf_r+0x38e>
200047c0:	980f      	ldr	r0, [sp, #60]	; 0x3c
200047c2:	990c      	ldr	r1, [sp, #48]	; 0x30
200047c4:	1a47      	subs	r7, r0, r1
200047c6:	2f00      	cmp	r7, #0
200047c8:	f77f ac84 	ble.w	200040d4 <_vfprintf_r+0x4c8>
200047cc:	2f10      	cmp	r7, #16
200047ce:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 20004c70 <_vfprintf_r+0x1064>
200047d2:	dd2e      	ble.n	20004832 <_vfprintf_r+0xc26>
200047d4:	4643      	mov	r3, r8
200047d6:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200047da:	46a8      	mov	r8, r5
200047dc:	f04f 0a10 	mov.w	sl, #16
200047e0:	f10b 0b0c 	add.w	fp, fp, #12
200047e4:	461d      	mov	r5, r3
200047e6:	e002      	b.n	200047ee <_vfprintf_r+0xbe2>
200047e8:	3f10      	subs	r7, #16
200047ea:	2f10      	cmp	r7, #16
200047ec:	dd1e      	ble.n	2000482c <_vfprintf_r+0xc20>
200047ee:	f8c4 a004 	str.w	sl, [r4, #4]
200047f2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200047f6:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200047fa:	3301      	adds	r3, #1
200047fc:	6025      	str	r5, [r4, #0]
200047fe:	3210      	adds	r2, #16
20004800:	2b07      	cmp	r3, #7
20004802:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004806:	f104 0408 	add.w	r4, r4, #8
2000480a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000480e:	ddeb      	ble.n	200047e8 <_vfprintf_r+0xbdc>
20004810:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004814:	4648      	mov	r0, r9
20004816:	4631      	mov	r1, r6
20004818:	465a      	mov	r2, fp
2000481a:	3404      	adds	r4, #4
2000481c:	f7ff f9e8 	bl	20003bf0 <__sprint_r>
20004820:	2800      	cmp	r0, #0
20004822:	f47f ab13 	bne.w	20003e4c <_vfprintf_r+0x240>
20004826:	3f10      	subs	r7, #16
20004828:	2f10      	cmp	r7, #16
2000482a:	dce0      	bgt.n	200047ee <_vfprintf_r+0xbe2>
2000482c:	462b      	mov	r3, r5
2000482e:	4645      	mov	r5, r8
20004830:	4698      	mov	r8, r3
20004832:	6067      	str	r7, [r4, #4]
20004834:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004838:	f8c4 8000 	str.w	r8, [r4]
2000483c:	1c5a      	adds	r2, r3, #1
2000483e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004842:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004846:	19db      	adds	r3, r3, r7
20004848:	2a07      	cmp	r2, #7
2000484a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000484e:	f300 823a 	bgt.w	20004cc6 <_vfprintf_r+0x10ba>
20004852:	3408      	adds	r4, #8
20004854:	e43e      	b.n	200040d4 <_vfprintf_r+0x4c8>
20004856:	9913      	ldr	r1, [sp, #76]	; 0x4c
20004858:	6063      	str	r3, [r4, #4]
2000485a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000485e:	6021      	str	r1, [r4, #0]
20004860:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004864:	3201      	adds	r2, #1
20004866:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000486a:	18cb      	adds	r3, r1, r3
2000486c:	2a07      	cmp	r2, #7
2000486e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004872:	f300 8549 	bgt.w	20005308 <_vfprintf_r+0x16fc>
20004876:	3408      	adds	r4, #8
20004878:	9a1d      	ldr	r2, [sp, #116]	; 0x74
2000487a:	2301      	movs	r3, #1
2000487c:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20004880:	6063      	str	r3, [r4, #4]
20004882:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004886:	6022      	str	r2, [r4, #0]
20004888:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000488c:	3301      	adds	r3, #1
2000488e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004892:	3201      	adds	r2, #1
20004894:	2b07      	cmp	r3, #7
20004896:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000489a:	bfd8      	it	le
2000489c:	f104 0308 	addle.w	r3, r4, #8
200048a0:	f300 8523 	bgt.w	200052ea <_vfprintf_r+0x16de>
200048a4:	9813      	ldr	r0, [sp, #76]	; 0x4c
200048a6:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
200048aa:	19c7      	adds	r7, r0, r7
200048ac:	981a      	ldr	r0, [sp, #104]	; 0x68
200048ae:	601f      	str	r7, [r3, #0]
200048b0:	1a81      	subs	r1, r0, r2
200048b2:	6059      	str	r1, [r3, #4]
200048b4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200048b8:	1a8a      	subs	r2, r1, r2
200048ba:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
200048be:	1812      	adds	r2, r2, r0
200048c0:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200048c4:	3101      	adds	r1, #1
200048c6:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
200048ca:	2907      	cmp	r1, #7
200048cc:	f340 8232 	ble.w	20004d34 <_vfprintf_r+0x1128>
200048d0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200048d4:	4648      	mov	r0, r9
200048d6:	4631      	mov	r1, r6
200048d8:	320c      	adds	r2, #12
200048da:	f7ff f989 	bl	20003bf0 <__sprint_r>
200048de:	2800      	cmp	r0, #0
200048e0:	f47f aab4 	bne.w	20003e4c <_vfprintf_r+0x240>
200048e4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200048e8:	3304      	adds	r3, #4
200048ea:	e456      	b.n	2000419a <_vfprintf_r+0x58e>
200048ec:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200048f0:	4648      	mov	r0, r9
200048f2:	4631      	mov	r1, r6
200048f4:	320c      	adds	r2, #12
200048f6:	f7ff f97b 	bl	20003bf0 <__sprint_r>
200048fa:	2800      	cmp	r0, #0
200048fc:	f43f acb4 	beq.w	20004268 <_vfprintf_r+0x65c>
20004900:	f7ff baa4 	b.w	20003e4c <_vfprintf_r+0x240>
20004904:	991a      	ldr	r1, [sp, #104]	; 0x68
20004906:	2901      	cmp	r1, #1
20004908:	dd4c      	ble.n	200049a4 <_vfprintf_r+0xd98>
2000490a:	2301      	movs	r3, #1
2000490c:	6063      	str	r3, [r4, #4]
2000490e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004912:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004916:	3301      	adds	r3, #1
20004918:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000491a:	3201      	adds	r2, #1
2000491c:	2b07      	cmp	r3, #7
2000491e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004922:	6020      	str	r0, [r4, #0]
20004924:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004928:	f300 81b2 	bgt.w	20004c90 <_vfprintf_r+0x1084>
2000492c:	3408      	adds	r4, #8
2000492e:	2301      	movs	r3, #1
20004930:	6063      	str	r3, [r4, #4]
20004932:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004936:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000493a:	3301      	adds	r3, #1
2000493c:	991d      	ldr	r1, [sp, #116]	; 0x74
2000493e:	3201      	adds	r2, #1
20004940:	2b07      	cmp	r3, #7
20004942:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004946:	6021      	str	r1, [r4, #0]
20004948:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000494c:	f300 8192 	bgt.w	20004c74 <_vfprintf_r+0x1068>
20004950:	3408      	adds	r4, #8
20004952:	9812      	ldr	r0, [sp, #72]	; 0x48
20004954:	2200      	movs	r2, #0
20004956:	2300      	movs	r3, #0
20004958:	991b      	ldr	r1, [sp, #108]	; 0x6c
2000495a:	f004 faa5 	bl	20008ea8 <__aeabi_dcmpeq>
2000495e:	2800      	cmp	r0, #0
20004960:	f040 811d 	bne.w	20004b9e <_vfprintf_r+0xf92>
20004964:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20004966:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004968:	1e5a      	subs	r2, r3, #1
2000496a:	6062      	str	r2, [r4, #4]
2000496c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004970:	1c41      	adds	r1, r0, #1
20004972:	6021      	str	r1, [r4, #0]
20004974:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004978:	3301      	adds	r3, #1
2000497a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000497e:	188a      	adds	r2, r1, r2
20004980:	2b07      	cmp	r3, #7
20004982:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004986:	dc21      	bgt.n	200049cc <_vfprintf_r+0xdc0>
20004988:	3408      	adds	r4, #8
2000498a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
2000498c:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20004990:	981c      	ldr	r0, [sp, #112]	; 0x70
20004992:	6022      	str	r2, [r4, #0]
20004994:	6063      	str	r3, [r4, #4]
20004996:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000499a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000499e:	3301      	adds	r3, #1
200049a0:	f7ff bbf0 	b.w	20004184 <_vfprintf_r+0x578>
200049a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200049a6:	f012 0f01 	tst.w	r2, #1
200049aa:	d1ae      	bne.n	2000490a <_vfprintf_r+0xcfe>
200049ac:	9a13      	ldr	r2, [sp, #76]	; 0x4c
200049ae:	2301      	movs	r3, #1
200049b0:	6063      	str	r3, [r4, #4]
200049b2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200049b6:	6022      	str	r2, [r4, #0]
200049b8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200049bc:	3301      	adds	r3, #1
200049be:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200049c2:	3201      	adds	r2, #1
200049c4:	2b07      	cmp	r3, #7
200049c6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200049ca:	dddd      	ble.n	20004988 <_vfprintf_r+0xd7c>
200049cc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200049d0:	4648      	mov	r0, r9
200049d2:	4631      	mov	r1, r6
200049d4:	320c      	adds	r2, #12
200049d6:	f7ff f90b 	bl	20003bf0 <__sprint_r>
200049da:	2800      	cmp	r0, #0
200049dc:	f47f aa36 	bne.w	20003e4c <_vfprintf_r+0x240>
200049e0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200049e4:	3404      	adds	r4, #4
200049e6:	e7d0      	b.n	2000498a <_vfprintf_r+0xd7e>
200049e8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200049ec:	4648      	mov	r0, r9
200049ee:	4631      	mov	r1, r6
200049f0:	320c      	adds	r2, #12
200049f2:	f7ff f8fd 	bl	20003bf0 <__sprint_r>
200049f6:	2800      	cmp	r0, #0
200049f8:	f47f aa28 	bne.w	20003e4c <_vfprintf_r+0x240>
200049fc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004a00:	3404      	adds	r4, #4
20004a02:	f7ff bbb0 	b.w	20004166 <_vfprintf_r+0x55a>
20004a06:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004a0a:	4648      	mov	r0, r9
20004a0c:	4631      	mov	r1, r6
20004a0e:	320c      	adds	r2, #12
20004a10:	f7ff f8ee 	bl	20003bf0 <__sprint_r>
20004a14:	2800      	cmp	r0, #0
20004a16:	f47f aa19 	bne.w	20003e4c <_vfprintf_r+0x240>
20004a1a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004a1e:	3404      	adds	r4, #4
20004a20:	f7ff bb3c 	b.w	2000409c <_vfprintf_r+0x490>
20004a24:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004a28:	4648      	mov	r0, r9
20004a2a:	4631      	mov	r1, r6
20004a2c:	320c      	adds	r2, #12
20004a2e:	f7ff f8df 	bl	20003bf0 <__sprint_r>
20004a32:	2800      	cmp	r0, #0
20004a34:	f47f aa0a 	bne.w	20003e4c <_vfprintf_r+0x240>
20004a38:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004a3c:	3404      	adds	r4, #4
20004a3e:	f7ff bb43 	b.w	200040c8 <_vfprintf_r+0x4bc>
20004a42:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20004a46:	2b00      	cmp	r3, #0
20004a48:	f340 81fd 	ble.w	20004e46 <_vfprintf_r+0x123a>
20004a4c:	991a      	ldr	r1, [sp, #104]	; 0x68
20004a4e:	428b      	cmp	r3, r1
20004a50:	f6ff af01 	blt.w	20004856 <_vfprintf_r+0xc4a>
20004a54:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20004a56:	6061      	str	r1, [r4, #4]
20004a58:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004a5c:	6022      	str	r2, [r4, #0]
20004a5e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004a62:	3301      	adds	r3, #1
20004a64:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004a68:	1852      	adds	r2, r2, r1
20004a6a:	2b07      	cmp	r3, #7
20004a6c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004a70:	bfd8      	it	le
20004a72:	f104 0308 	addle.w	r3, r4, #8
20004a76:	f300 8429 	bgt.w	200052cc <_vfprintf_r+0x16c0>
20004a7a:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
20004a7e:	981a      	ldr	r0, [sp, #104]	; 0x68
20004a80:	1a24      	subs	r4, r4, r0
20004a82:	2c00      	cmp	r4, #0
20004a84:	f340 81b3 	ble.w	20004dee <_vfprintf_r+0x11e2>
20004a88:	2c10      	cmp	r4, #16
20004a8a:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 20004c70 <_vfprintf_r+0x1064>
20004a8e:	f340 819d 	ble.w	20004dcc <_vfprintf_r+0x11c0>
20004a92:	4642      	mov	r2, r8
20004a94:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20004a98:	46a8      	mov	r8, r5
20004a9a:	2710      	movs	r7, #16
20004a9c:	f10a 0a0c 	add.w	sl, sl, #12
20004aa0:	4615      	mov	r5, r2
20004aa2:	e003      	b.n	20004aac <_vfprintf_r+0xea0>
20004aa4:	3c10      	subs	r4, #16
20004aa6:	2c10      	cmp	r4, #16
20004aa8:	f340 818d 	ble.w	20004dc6 <_vfprintf_r+0x11ba>
20004aac:	605f      	str	r7, [r3, #4]
20004aae:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004ab2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004ab6:	3201      	adds	r2, #1
20004ab8:	601d      	str	r5, [r3, #0]
20004aba:	3110      	adds	r1, #16
20004abc:	2a07      	cmp	r2, #7
20004abe:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004ac2:	f103 0308 	add.w	r3, r3, #8
20004ac6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004aca:	ddeb      	ble.n	20004aa4 <_vfprintf_r+0xe98>
20004acc:	4648      	mov	r0, r9
20004ace:	4631      	mov	r1, r6
20004ad0:	4652      	mov	r2, sl
20004ad2:	f7ff f88d 	bl	20003bf0 <__sprint_r>
20004ad6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004ada:	3304      	adds	r3, #4
20004adc:	2800      	cmp	r0, #0
20004ade:	d0e1      	beq.n	20004aa4 <_vfprintf_r+0xe98>
20004ae0:	f7ff b9b4 	b.w	20003e4c <_vfprintf_r+0x240>
20004ae4:	9a18      	ldr	r2, [sp, #96]	; 0x60
20004ae6:	9819      	ldr	r0, [sp, #100]	; 0x64
20004ae8:	4613      	mov	r3, r2
20004aea:	9213      	str	r2, [sp, #76]	; 0x4c
20004aec:	f00a 020f 	and.w	r2, sl, #15
20004af0:	ea4f 111a 	mov.w	r1, sl, lsr #4
20004af4:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
20004af8:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
20004afc:	5c82      	ldrb	r2, [r0, r2]
20004afe:	468a      	mov	sl, r1
20004b00:	46e3      	mov	fp, ip
20004b02:	ea5a 0c0b 	orrs.w	ip, sl, fp
20004b06:	f803 2d01 	strb.w	r2, [r3, #-1]!
20004b0a:	d1ef      	bne.n	20004aec <_vfprintf_r+0xee0>
20004b0c:	9818      	ldr	r0, [sp, #96]	; 0x60
20004b0e:	9313      	str	r3, [sp, #76]	; 0x4c
20004b10:	1ac0      	subs	r0, r0, r3
20004b12:	9010      	str	r0, [sp, #64]	; 0x40
20004b14:	f7ff ba41 	b.w	20003f9a <_vfprintf_r+0x38e>
20004b18:	2209      	movs	r2, #9
20004b1a:	2300      	movs	r3, #0
20004b1c:	4552      	cmp	r2, sl
20004b1e:	eb73 000b 	sbcs.w	r0, r3, fp
20004b22:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
20004b26:	d21f      	bcs.n	20004b68 <_vfprintf_r+0xf5c>
20004b28:	4623      	mov	r3, r4
20004b2a:	4644      	mov	r4, r8
20004b2c:	46b8      	mov	r8, r7
20004b2e:	461f      	mov	r7, r3
20004b30:	4650      	mov	r0, sl
20004b32:	4659      	mov	r1, fp
20004b34:	220a      	movs	r2, #10
20004b36:	2300      	movs	r3, #0
20004b38:	f004 f9e8 	bl	20008f0c <__aeabi_uldivmod>
20004b3c:	2300      	movs	r3, #0
20004b3e:	4650      	mov	r0, sl
20004b40:	4659      	mov	r1, fp
20004b42:	f102 0c30 	add.w	ip, r2, #48	; 0x30
20004b46:	220a      	movs	r2, #10
20004b48:	f804 cd01 	strb.w	ip, [r4, #-1]!
20004b4c:	f004 f9de 	bl	20008f0c <__aeabi_uldivmod>
20004b50:	2209      	movs	r2, #9
20004b52:	2300      	movs	r3, #0
20004b54:	4682      	mov	sl, r0
20004b56:	468b      	mov	fp, r1
20004b58:	4552      	cmp	r2, sl
20004b5a:	eb73 030b 	sbcs.w	r3, r3, fp
20004b5e:	d3e7      	bcc.n	20004b30 <_vfprintf_r+0xf24>
20004b60:	463b      	mov	r3, r7
20004b62:	4647      	mov	r7, r8
20004b64:	46a0      	mov	r8, r4
20004b66:	461c      	mov	r4, r3
20004b68:	f108 30ff 	add.w	r0, r8, #4294967295
20004b6c:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
20004b70:	9013      	str	r0, [sp, #76]	; 0x4c
20004b72:	f808 ac01 	strb.w	sl, [r8, #-1]
20004b76:	9918      	ldr	r1, [sp, #96]	; 0x60
20004b78:	1a09      	subs	r1, r1, r0
20004b7a:	9110      	str	r1, [sp, #64]	; 0x40
20004b7c:	f7ff ba0d 	b.w	20003f9a <_vfprintf_r+0x38e>
20004b80:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004b84:	4648      	mov	r0, r9
20004b86:	4631      	mov	r1, r6
20004b88:	320c      	adds	r2, #12
20004b8a:	f7ff f831 	bl	20003bf0 <__sprint_r>
20004b8e:	2800      	cmp	r0, #0
20004b90:	f47f a95c 	bne.w	20003e4c <_vfprintf_r+0x240>
20004b94:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004b98:	3404      	adds	r4, #4
20004b9a:	f7ff ba68 	b.w	2000406e <_vfprintf_r+0x462>
20004b9e:	991a      	ldr	r1, [sp, #104]	; 0x68
20004ba0:	1e4f      	subs	r7, r1, #1
20004ba2:	2f00      	cmp	r7, #0
20004ba4:	f77f aef1 	ble.w	2000498a <_vfprintf_r+0xd7e>
20004ba8:	2f10      	cmp	r7, #16
20004baa:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 20004c70 <_vfprintf_r+0x1064>
20004bae:	dd4e      	ble.n	20004c4e <_vfprintf_r+0x1042>
20004bb0:	4643      	mov	r3, r8
20004bb2:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20004bb6:	46a8      	mov	r8, r5
20004bb8:	f04f 0a10 	mov.w	sl, #16
20004bbc:	f10b 0b0c 	add.w	fp, fp, #12
20004bc0:	461d      	mov	r5, r3
20004bc2:	e002      	b.n	20004bca <_vfprintf_r+0xfbe>
20004bc4:	3f10      	subs	r7, #16
20004bc6:	2f10      	cmp	r7, #16
20004bc8:	dd3e      	ble.n	20004c48 <_vfprintf_r+0x103c>
20004bca:	f8c4 a004 	str.w	sl, [r4, #4]
20004bce:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004bd2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004bd6:	3301      	adds	r3, #1
20004bd8:	6025      	str	r5, [r4, #0]
20004bda:	3210      	adds	r2, #16
20004bdc:	2b07      	cmp	r3, #7
20004bde:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004be2:	f104 0408 	add.w	r4, r4, #8
20004be6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004bea:	ddeb      	ble.n	20004bc4 <_vfprintf_r+0xfb8>
20004bec:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004bf0:	4648      	mov	r0, r9
20004bf2:	4631      	mov	r1, r6
20004bf4:	465a      	mov	r2, fp
20004bf6:	3404      	adds	r4, #4
20004bf8:	f7fe fffa 	bl	20003bf0 <__sprint_r>
20004bfc:	2800      	cmp	r0, #0
20004bfe:	d0e1      	beq.n	20004bc4 <_vfprintf_r+0xfb8>
20004c00:	f7ff b924 	b.w	20003e4c <_vfprintf_r+0x240>
20004c04:	9816      	ldr	r0, [sp, #88]	; 0x58
20004c06:	2130      	movs	r1, #48	; 0x30
20004c08:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004c0c:	2201      	movs	r2, #1
20004c0e:	2302      	movs	r3, #2
20004c10:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20004c14:	f04c 0c02 	orr.w	ip, ip, #2
20004c18:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
20004c1c:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20004c20:	f7ff b986 	b.w	20003f30 <_vfprintf_r+0x324>
20004c24:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004c26:	1d01      	adds	r1, r0, #4
20004c28:	6803      	ldr	r3, [r0, #0]
20004c2a:	910b      	str	r1, [sp, #44]	; 0x2c
20004c2c:	469a      	mov	sl, r3
20004c2e:	f04f 0b00 	mov.w	fp, #0
20004c32:	f7ff b973 	b.w	20003f1c <_vfprintf_r+0x310>
20004c36:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004c38:	1d01      	adds	r1, r0, #4
20004c3a:	6803      	ldr	r3, [r0, #0]
20004c3c:	910b      	str	r1, [sp, #44]	; 0x2c
20004c3e:	469a      	mov	sl, r3
20004c40:	ea4f 7bea 	mov.w	fp, sl, asr #31
20004c44:	f7ff bbad 	b.w	200043a2 <_vfprintf_r+0x796>
20004c48:	462b      	mov	r3, r5
20004c4a:	4645      	mov	r5, r8
20004c4c:	4698      	mov	r8, r3
20004c4e:	6067      	str	r7, [r4, #4]
20004c50:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004c54:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004c58:	3301      	adds	r3, #1
20004c5a:	f8c4 8000 	str.w	r8, [r4]
20004c5e:	19d2      	adds	r2, r2, r7
20004c60:	2b07      	cmp	r3, #7
20004c62:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004c66:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004c6a:	f77f ae8d 	ble.w	20004988 <_vfprintf_r+0xd7c>
20004c6e:	e6ad      	b.n	200049cc <_vfprintf_r+0xdc0>
20004c70:	200096d4 	.word	0x200096d4
20004c74:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004c78:	4648      	mov	r0, r9
20004c7a:	4631      	mov	r1, r6
20004c7c:	320c      	adds	r2, #12
20004c7e:	f7fe ffb7 	bl	20003bf0 <__sprint_r>
20004c82:	2800      	cmp	r0, #0
20004c84:	f47f a8e2 	bne.w	20003e4c <_vfprintf_r+0x240>
20004c88:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004c8c:	3404      	adds	r4, #4
20004c8e:	e660      	b.n	20004952 <_vfprintf_r+0xd46>
20004c90:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004c94:	4648      	mov	r0, r9
20004c96:	4631      	mov	r1, r6
20004c98:	320c      	adds	r2, #12
20004c9a:	f7fe ffa9 	bl	20003bf0 <__sprint_r>
20004c9e:	2800      	cmp	r0, #0
20004ca0:	f47f a8d4 	bne.w	20003e4c <_vfprintf_r+0x240>
20004ca4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004ca8:	3404      	adds	r4, #4
20004caa:	e640      	b.n	2000492e <_vfprintf_r+0xd22>
20004cac:	2830      	cmp	r0, #48	; 0x30
20004cae:	f000 82ec 	beq.w	2000528a <_vfprintf_r+0x167e>
20004cb2:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004cb4:	2330      	movs	r3, #48	; 0x30
20004cb6:	f800 3d01 	strb.w	r3, [r0, #-1]!
20004cba:	9918      	ldr	r1, [sp, #96]	; 0x60
20004cbc:	9013      	str	r0, [sp, #76]	; 0x4c
20004cbe:	1a09      	subs	r1, r1, r0
20004cc0:	9110      	str	r1, [sp, #64]	; 0x40
20004cc2:	f7ff b96a 	b.w	20003f9a <_vfprintf_r+0x38e>
20004cc6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004cca:	4648      	mov	r0, r9
20004ccc:	4631      	mov	r1, r6
20004cce:	320c      	adds	r2, #12
20004cd0:	f7fe ff8e 	bl	20003bf0 <__sprint_r>
20004cd4:	2800      	cmp	r0, #0
20004cd6:	f47f a8b9 	bne.w	20003e4c <_vfprintf_r+0x240>
20004cda:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004cde:	3404      	adds	r4, #4
20004ce0:	f7ff b9f8 	b.w	200040d4 <_vfprintf_r+0x4c8>
20004ce4:	f1da 0a00 	rsbs	sl, sl, #0
20004ce8:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
20004cec:	232d      	movs	r3, #45	; 0x2d
20004cee:	ea5a 0c0b 	orrs.w	ip, sl, fp
20004cf2:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20004cf6:	bf0c      	ite	eq
20004cf8:	2200      	moveq	r2, #0
20004cfa:	2201      	movne	r2, #1
20004cfc:	2301      	movs	r3, #1
20004cfe:	f7ff b91b 	b.w	20003f38 <_vfprintf_r+0x32c>
20004d02:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004d04:	462b      	mov	r3, r5
20004d06:	782a      	ldrb	r2, [r5, #0]
20004d08:	910b      	str	r1, [sp, #44]	; 0x2c
20004d0a:	f7ff b82a 	b.w	20003d62 <_vfprintf_r+0x156>
20004d0e:	462a      	mov	r2, r5
20004d10:	4645      	mov	r5, r8
20004d12:	4690      	mov	r8, r2
20004d14:	605f      	str	r7, [r3, #4]
20004d16:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004d1a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004d1e:	3201      	adds	r2, #1
20004d20:	f8c3 8000 	str.w	r8, [r3]
20004d24:	19c9      	adds	r1, r1, r7
20004d26:	2a07      	cmp	r2, #7
20004d28:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004d2c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004d30:	f73f adce 	bgt.w	200048d0 <_vfprintf_r+0xcc4>
20004d34:	3308      	adds	r3, #8
20004d36:	f7ff ba30 	b.w	2000419a <_vfprintf_r+0x58e>
20004d3a:	980a      	ldr	r0, [sp, #40]	; 0x28
20004d3c:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20004d40:	f000 81ed 	beq.w	2000511e <_vfprintf_r+0x1512>
20004d44:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004d46:	4613      	mov	r3, r2
20004d48:	1d0a      	adds	r2, r1, #4
20004d4a:	920b      	str	r2, [sp, #44]	; 0x2c
20004d4c:	f8b1 a000 	ldrh.w	sl, [r1]
20004d50:	f1ba 0200 	subs.w	r2, sl, #0
20004d54:	bf18      	it	ne
20004d56:	2201      	movne	r2, #1
20004d58:	46d2      	mov	sl, sl
20004d5a:	f04f 0b00 	mov.w	fp, #0
20004d5e:	f7ff b8e7 	b.w	20003f30 <_vfprintf_r+0x324>
20004d62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004d64:	f013 0f40 	tst.w	r3, #64	; 0x40
20004d68:	f000 81cc 	beq.w	20005104 <_vfprintf_r+0x14f8>
20004d6c:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004d6e:	2301      	movs	r3, #1
20004d70:	1d01      	adds	r1, r0, #4
20004d72:	910b      	str	r1, [sp, #44]	; 0x2c
20004d74:	f8b0 a000 	ldrh.w	sl, [r0]
20004d78:	f1ba 0200 	subs.w	r2, sl, #0
20004d7c:	bf18      	it	ne
20004d7e:	2201      	movne	r2, #1
20004d80:	46d2      	mov	sl, sl
20004d82:	f04f 0b00 	mov.w	fp, #0
20004d86:	f7ff b8d3 	b.w	20003f30 <_vfprintf_r+0x324>
20004d8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004d8c:	f013 0f10 	tst.w	r3, #16
20004d90:	f000 81a4 	beq.w	200050dc <_vfprintf_r+0x14d0>
20004d94:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004d96:	9911      	ldr	r1, [sp, #68]	; 0x44
20004d98:	f100 0a04 	add.w	sl, r0, #4
20004d9c:	6803      	ldr	r3, [r0, #0]
20004d9e:	6019      	str	r1, [r3, #0]
20004da0:	f7fe bf9c 	b.w	20003cdc <_vfprintf_r+0xd0>
20004da4:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004da6:	1dc3      	adds	r3, r0, #7
20004da8:	f023 0307 	bic.w	r3, r3, #7
20004dac:	f103 0108 	add.w	r1, r3, #8
20004db0:	910b      	str	r1, [sp, #44]	; 0x2c
20004db2:	f8d3 8004 	ldr.w	r8, [r3, #4]
20004db6:	f8d3 a000 	ldr.w	sl, [r3]
20004dba:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20004dbe:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20004dc2:	f7ff bb11 	b.w	200043e8 <_vfprintf_r+0x7dc>
20004dc6:	462a      	mov	r2, r5
20004dc8:	4645      	mov	r5, r8
20004dca:	4690      	mov	r8, r2
20004dcc:	605c      	str	r4, [r3, #4]
20004dce:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004dd2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004dd6:	3201      	adds	r2, #1
20004dd8:	f8c3 8000 	str.w	r8, [r3]
20004ddc:	1909      	adds	r1, r1, r4
20004dde:	2a07      	cmp	r2, #7
20004de0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004de4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004de8:	f300 82ea 	bgt.w	200053c0 <_vfprintf_r+0x17b4>
20004dec:	3308      	adds	r3, #8
20004dee:	990a      	ldr	r1, [sp, #40]	; 0x28
20004df0:	f011 0f01 	tst.w	r1, #1
20004df4:	f43f a9d1 	beq.w	2000419a <_vfprintf_r+0x58e>
20004df8:	2201      	movs	r2, #1
20004dfa:	605a      	str	r2, [r3, #4]
20004dfc:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004e00:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004e04:	3201      	adds	r2, #1
20004e06:	981d      	ldr	r0, [sp, #116]	; 0x74
20004e08:	3101      	adds	r1, #1
20004e0a:	2a07      	cmp	r2, #7
20004e0c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004e10:	6018      	str	r0, [r3, #0]
20004e12:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004e16:	f73f ad5b 	bgt.w	200048d0 <_vfprintf_r+0xcc4>
20004e1a:	3308      	adds	r3, #8
20004e1c:	f7ff b9bd 	b.w	2000419a <_vfprintf_r+0x58e>
20004e20:	232d      	movs	r3, #45	; 0x2d
20004e22:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20004e26:	f7ff baf2 	b.w	2000440e <_vfprintf_r+0x802>
20004e2a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004e2e:	4648      	mov	r0, r9
20004e30:	4631      	mov	r1, r6
20004e32:	320c      	adds	r2, #12
20004e34:	f7fe fedc 	bl	20003bf0 <__sprint_r>
20004e38:	2800      	cmp	r0, #0
20004e3a:	f47f a807 	bne.w	20003e4c <_vfprintf_r+0x240>
20004e3e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004e42:	3304      	adds	r3, #4
20004e44:	e456      	b.n	200046f4 <_vfprintf_r+0xae8>
20004e46:	2301      	movs	r3, #1
20004e48:	6063      	str	r3, [r4, #4]
20004e4a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004e4e:	f249 7324 	movw	r3, #38692	; 0x9724
20004e52:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004e56:	6023      	str	r3, [r4, #0]
20004e58:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004e5c:	3201      	adds	r2, #1
20004e5e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004e62:	3301      	adds	r3, #1
20004e64:	2a07      	cmp	r2, #7
20004e66:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004e6a:	bfd8      	it	le
20004e6c:	f104 0308 	addle.w	r3, r4, #8
20004e70:	f300 8187 	bgt.w	20005182 <_vfprintf_r+0x1576>
20004e74:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20004e78:	b93a      	cbnz	r2, 20004e8a <_vfprintf_r+0x127e>
20004e7a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
20004e7c:	b92a      	cbnz	r2, 20004e8a <_vfprintf_r+0x127e>
20004e7e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004e82:	f01c 0f01 	tst.w	ip, #1
20004e86:	f43f a988 	beq.w	2000419a <_vfprintf_r+0x58e>
20004e8a:	2201      	movs	r2, #1
20004e8c:	605a      	str	r2, [r3, #4]
20004e8e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004e92:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004e96:	3201      	adds	r2, #1
20004e98:	981d      	ldr	r0, [sp, #116]	; 0x74
20004e9a:	3101      	adds	r1, #1
20004e9c:	2a07      	cmp	r2, #7
20004e9e:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004ea2:	6018      	str	r0, [r3, #0]
20004ea4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004ea8:	f300 8179 	bgt.w	2000519e <_vfprintf_r+0x1592>
20004eac:	3308      	adds	r3, #8
20004eae:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20004eb2:	427f      	negs	r7, r7
20004eb4:	2f00      	cmp	r7, #0
20004eb6:	f340 81b3 	ble.w	20005220 <_vfprintf_r+0x1614>
20004eba:	2f10      	cmp	r7, #16
20004ebc:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 20005510 <_vfprintf_r+0x1904>
20004ec0:	f340 81d2 	ble.w	20005268 <_vfprintf_r+0x165c>
20004ec4:	4642      	mov	r2, r8
20004ec6:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20004eca:	46a8      	mov	r8, r5
20004ecc:	2410      	movs	r4, #16
20004ece:	f10a 0a0c 	add.w	sl, sl, #12
20004ed2:	4615      	mov	r5, r2
20004ed4:	e003      	b.n	20004ede <_vfprintf_r+0x12d2>
20004ed6:	3f10      	subs	r7, #16
20004ed8:	2f10      	cmp	r7, #16
20004eda:	f340 81c2 	ble.w	20005262 <_vfprintf_r+0x1656>
20004ede:	605c      	str	r4, [r3, #4]
20004ee0:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004ee4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004ee8:	3201      	adds	r2, #1
20004eea:	601d      	str	r5, [r3, #0]
20004eec:	3110      	adds	r1, #16
20004eee:	2a07      	cmp	r2, #7
20004ef0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004ef4:	f103 0308 	add.w	r3, r3, #8
20004ef8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004efc:	ddeb      	ble.n	20004ed6 <_vfprintf_r+0x12ca>
20004efe:	4648      	mov	r0, r9
20004f00:	4631      	mov	r1, r6
20004f02:	4652      	mov	r2, sl
20004f04:	f7fe fe74 	bl	20003bf0 <__sprint_r>
20004f08:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004f0c:	3304      	adds	r3, #4
20004f0e:	2800      	cmp	r0, #0
20004f10:	d0e1      	beq.n	20004ed6 <_vfprintf_r+0x12ca>
20004f12:	f7fe bf9b 	b.w	20003e4c <_vfprintf_r+0x240>
20004f16:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004f18:	1c6b      	adds	r3, r5, #1
20004f1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004f1c:	f042 0220 	orr.w	r2, r2, #32
20004f20:	920a      	str	r2, [sp, #40]	; 0x28
20004f22:	786a      	ldrb	r2, [r5, #1]
20004f24:	910b      	str	r1, [sp, #44]	; 0x2c
20004f26:	f7fe bf1c 	b.w	20003d62 <_vfprintf_r+0x156>
20004f2a:	4650      	mov	r0, sl
20004f2c:	4641      	mov	r1, r8
20004f2e:	f003 fba1 	bl	20008674 <__isnand>
20004f32:	2800      	cmp	r0, #0
20004f34:	f040 80ff 	bne.w	20005136 <_vfprintf_r+0x152a>
20004f38:	f1b7 3fff 	cmp.w	r7, #4294967295
20004f3c:	f000 8251 	beq.w	200053e2 <_vfprintf_r+0x17d6>
20004f40:	9816      	ldr	r0, [sp, #88]	; 0x58
20004f42:	2867      	cmp	r0, #103	; 0x67
20004f44:	bf14      	ite	ne
20004f46:	2300      	movne	r3, #0
20004f48:	2301      	moveq	r3, #1
20004f4a:	2847      	cmp	r0, #71	; 0x47
20004f4c:	bf08      	it	eq
20004f4e:	f043 0301 	orreq.w	r3, r3, #1
20004f52:	b113      	cbz	r3, 20004f5a <_vfprintf_r+0x134e>
20004f54:	2f00      	cmp	r7, #0
20004f56:	bf08      	it	eq
20004f58:	2701      	moveq	r7, #1
20004f5a:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
20004f5e:	4643      	mov	r3, r8
20004f60:	4652      	mov	r2, sl
20004f62:	990a      	ldr	r1, [sp, #40]	; 0x28
20004f64:	e9c0 2300 	strd	r2, r3, [r0]
20004f68:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
20004f6c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
20004f70:	910a      	str	r1, [sp, #40]	; 0x28
20004f72:	2b00      	cmp	r3, #0
20004f74:	f2c0 8264 	blt.w	20005440 <_vfprintf_r+0x1834>
20004f78:	2100      	movs	r1, #0
20004f7a:	9117      	str	r1, [sp, #92]	; 0x5c
20004f7c:	9816      	ldr	r0, [sp, #88]	; 0x58
20004f7e:	2866      	cmp	r0, #102	; 0x66
20004f80:	bf14      	ite	ne
20004f82:	2300      	movne	r3, #0
20004f84:	2301      	moveq	r3, #1
20004f86:	2846      	cmp	r0, #70	; 0x46
20004f88:	bf08      	it	eq
20004f8a:	f043 0301 	orreq.w	r3, r3, #1
20004f8e:	9310      	str	r3, [sp, #64]	; 0x40
20004f90:	2b00      	cmp	r3, #0
20004f92:	f000 81d1 	beq.w	20005338 <_vfprintf_r+0x172c>
20004f96:	46bc      	mov	ip, r7
20004f98:	2303      	movs	r3, #3
20004f9a:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
20004f9e:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
20004fa2:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
20004fa6:	4648      	mov	r0, r9
20004fa8:	9300      	str	r3, [sp, #0]
20004faa:	9102      	str	r1, [sp, #8]
20004fac:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
20004fb0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004fb4:	310c      	adds	r1, #12
20004fb6:	f8cd c004 	str.w	ip, [sp, #4]
20004fba:	9103      	str	r1, [sp, #12]
20004fbc:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
20004fc0:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20004fc4:	9104      	str	r1, [sp, #16]
20004fc6:	f000 fbc7 	bl	20005758 <_dtoa_r>
20004fca:	9a16      	ldr	r2, [sp, #88]	; 0x58
20004fcc:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20004fd0:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
20004fd4:	bf18      	it	ne
20004fd6:	2301      	movne	r3, #1
20004fd8:	2a47      	cmp	r2, #71	; 0x47
20004fda:	bf0c      	ite	eq
20004fdc:	2300      	moveq	r3, #0
20004fde:	f003 0301 	andne.w	r3, r3, #1
20004fe2:	9013      	str	r0, [sp, #76]	; 0x4c
20004fe4:	b933      	cbnz	r3, 20004ff4 <_vfprintf_r+0x13e8>
20004fe6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004fe8:	f013 0f01 	tst.w	r3, #1
20004fec:	bf08      	it	eq
20004fee:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
20004ff2:	d016      	beq.n	20005022 <_vfprintf_r+0x1416>
20004ff4:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004ff6:	9910      	ldr	r1, [sp, #64]	; 0x40
20004ff8:	eb00 0b0c 	add.w	fp, r0, ip
20004ffc:	b131      	cbz	r1, 2000500c <_vfprintf_r+0x1400>
20004ffe:	7803      	ldrb	r3, [r0, #0]
20005000:	2b30      	cmp	r3, #48	; 0x30
20005002:	f000 80da 	beq.w	200051ba <_vfprintf_r+0x15ae>
20005006:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
2000500a:	449b      	add	fp, r3
2000500c:	4650      	mov	r0, sl
2000500e:	2200      	movs	r2, #0
20005010:	2300      	movs	r3, #0
20005012:	4641      	mov	r1, r8
20005014:	f003 ff48 	bl	20008ea8 <__aeabi_dcmpeq>
20005018:	2800      	cmp	r0, #0
2000501a:	f000 81c2 	beq.w	200053a2 <_vfprintf_r+0x1796>
2000501e:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
20005022:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005024:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005026:	2a67      	cmp	r2, #103	; 0x67
20005028:	bf14      	ite	ne
2000502a:	2300      	movne	r3, #0
2000502c:	2301      	moveq	r3, #1
2000502e:	2a47      	cmp	r2, #71	; 0x47
20005030:	bf08      	it	eq
20005032:	f043 0301 	orreq.w	r3, r3, #1
20005036:	ebc0 000b 	rsb	r0, r0, fp
2000503a:	901a      	str	r0, [sp, #104]	; 0x68
2000503c:	2b00      	cmp	r3, #0
2000503e:	f000 818a 	beq.w	20005356 <_vfprintf_r+0x174a>
20005042:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
20005046:	f111 0f03 	cmn.w	r1, #3
2000504a:	9110      	str	r1, [sp, #64]	; 0x40
2000504c:	db02      	blt.n	20005054 <_vfprintf_r+0x1448>
2000504e:	428f      	cmp	r7, r1
20005050:	f280 818c 	bge.w	2000536c <_vfprintf_r+0x1760>
20005054:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005056:	3a02      	subs	r2, #2
20005058:	9216      	str	r2, [sp, #88]	; 0x58
2000505a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000505c:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000505e:	1e4b      	subs	r3, r1, #1
20005060:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20005064:	2b00      	cmp	r3, #0
20005066:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
2000506a:	f2c0 8234 	blt.w	200054d6 <_vfprintf_r+0x18ca>
2000506e:	222b      	movs	r2, #43	; 0x2b
20005070:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20005074:	2b09      	cmp	r3, #9
20005076:	f300 81b6 	bgt.w	200053e6 <_vfprintf_r+0x17da>
2000507a:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
2000507e:	3330      	adds	r3, #48	; 0x30
20005080:	3204      	adds	r2, #4
20005082:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
20005086:	2330      	movs	r3, #48	; 0x30
20005088:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
2000508c:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20005090:	981a      	ldr	r0, [sp, #104]	; 0x68
20005092:	991a      	ldr	r1, [sp, #104]	; 0x68
20005094:	1ad3      	subs	r3, r2, r3
20005096:	1818      	adds	r0, r3, r0
20005098:	931c      	str	r3, [sp, #112]	; 0x70
2000509a:	2901      	cmp	r1, #1
2000509c:	9010      	str	r0, [sp, #64]	; 0x40
2000509e:	f340 8210 	ble.w	200054c2 <_vfprintf_r+0x18b6>
200050a2:	9810      	ldr	r0, [sp, #64]	; 0x40
200050a4:	3001      	adds	r0, #1
200050a6:	9010      	str	r0, [sp, #64]	; 0x40
200050a8:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
200050ac:	910c      	str	r1, [sp, #48]	; 0x30
200050ae:	9817      	ldr	r0, [sp, #92]	; 0x5c
200050b0:	2800      	cmp	r0, #0
200050b2:	f000 816e 	beq.w	20005392 <_vfprintf_r+0x1786>
200050b6:	232d      	movs	r3, #45	; 0x2d
200050b8:	2100      	movs	r1, #0
200050ba:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
200050be:	9117      	str	r1, [sp, #92]	; 0x5c
200050c0:	f7fe bf74 	b.w	20003fac <_vfprintf_r+0x3a0>
200050c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
200050c6:	f04f 0c00 	mov.w	ip, #0
200050ca:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200050ce:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
200050d2:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
200050d6:	920c      	str	r2, [sp, #48]	; 0x30
200050d8:	f7fe bf67 	b.w	20003faa <_vfprintf_r+0x39e>
200050dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200050de:	f012 0f40 	tst.w	r2, #64	; 0x40
200050e2:	bf17      	itett	ne
200050e4:	980b      	ldrne	r0, [sp, #44]	; 0x2c
200050e6:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
200050e8:	9911      	ldrne	r1, [sp, #68]	; 0x44
200050ea:	f100 0a04 	addne.w	sl, r0, #4
200050ee:	bf11      	iteee	ne
200050f0:	6803      	ldrne	r3, [r0, #0]
200050f2:	f102 0a04 	addeq.w	sl, r2, #4
200050f6:	6813      	ldreq	r3, [r2, #0]
200050f8:	9811      	ldreq	r0, [sp, #68]	; 0x44
200050fa:	bf14      	ite	ne
200050fc:	8019      	strhne	r1, [r3, #0]
200050fe:	6018      	streq	r0, [r3, #0]
20005100:	f7fe bdec 	b.w	20003cdc <_vfprintf_r+0xd0>
20005104:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005106:	1d13      	adds	r3, r2, #4
20005108:	930b      	str	r3, [sp, #44]	; 0x2c
2000510a:	6811      	ldr	r1, [r2, #0]
2000510c:	2301      	movs	r3, #1
2000510e:	1e0a      	subs	r2, r1, #0
20005110:	bf18      	it	ne
20005112:	2201      	movne	r2, #1
20005114:	468a      	mov	sl, r1
20005116:	f04f 0b00 	mov.w	fp, #0
2000511a:	f7fe bf09 	b.w	20003f30 <_vfprintf_r+0x324>
2000511e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005120:	1d02      	adds	r2, r0, #4
20005122:	920b      	str	r2, [sp, #44]	; 0x2c
20005124:	6801      	ldr	r1, [r0, #0]
20005126:	1e0a      	subs	r2, r1, #0
20005128:	bf18      	it	ne
2000512a:	2201      	movne	r2, #1
2000512c:	468a      	mov	sl, r1
2000512e:	f04f 0b00 	mov.w	fp, #0
20005132:	f7fe befd 	b.w	20003f30 <_vfprintf_r+0x324>
20005136:	f249 7204 	movw	r2, #38660	; 0x9704
2000513a:	f249 7300 	movw	r3, #38656	; 0x9700
2000513e:	9916      	ldr	r1, [sp, #88]	; 0x58
20005140:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005144:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005148:	2003      	movs	r0, #3
2000514a:	2947      	cmp	r1, #71	; 0x47
2000514c:	bfd8      	it	le
2000514e:	461a      	movle	r2, r3
20005150:	9213      	str	r2, [sp, #76]	; 0x4c
20005152:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005154:	900c      	str	r0, [sp, #48]	; 0x30
20005156:	f022 0280 	bic.w	r2, r2, #128	; 0x80
2000515a:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
2000515e:	920a      	str	r2, [sp, #40]	; 0x28
20005160:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005164:	9010      	str	r0, [sp, #64]	; 0x40
20005166:	f7fe bf20 	b.w	20003faa <_vfprintf_r+0x39e>
2000516a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000516e:	4648      	mov	r0, r9
20005170:	4631      	mov	r1, r6
20005172:	320c      	adds	r2, #12
20005174:	f7fe fd3c 	bl	20003bf0 <__sprint_r>
20005178:	2800      	cmp	r0, #0
2000517a:	f47e ae67 	bne.w	20003e4c <_vfprintf_r+0x240>
2000517e:	f7fe be62 	b.w	20003e46 <_vfprintf_r+0x23a>
20005182:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005186:	4648      	mov	r0, r9
20005188:	4631      	mov	r1, r6
2000518a:	320c      	adds	r2, #12
2000518c:	f7fe fd30 	bl	20003bf0 <__sprint_r>
20005190:	2800      	cmp	r0, #0
20005192:	f47e ae5b 	bne.w	20003e4c <_vfprintf_r+0x240>
20005196:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000519a:	3304      	adds	r3, #4
2000519c:	e66a      	b.n	20004e74 <_vfprintf_r+0x1268>
2000519e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200051a2:	4648      	mov	r0, r9
200051a4:	4631      	mov	r1, r6
200051a6:	320c      	adds	r2, #12
200051a8:	f7fe fd22 	bl	20003bf0 <__sprint_r>
200051ac:	2800      	cmp	r0, #0
200051ae:	f47e ae4d 	bne.w	20003e4c <_vfprintf_r+0x240>
200051b2:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200051b6:	3304      	adds	r3, #4
200051b8:	e679      	b.n	20004eae <_vfprintf_r+0x12a2>
200051ba:	4650      	mov	r0, sl
200051bc:	2200      	movs	r2, #0
200051be:	2300      	movs	r3, #0
200051c0:	4641      	mov	r1, r8
200051c2:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
200051c6:	f003 fe6f 	bl	20008ea8 <__aeabi_dcmpeq>
200051ca:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
200051ce:	2800      	cmp	r0, #0
200051d0:	f47f af19 	bne.w	20005006 <_vfprintf_r+0x13fa>
200051d4:	f1cc 0301 	rsb	r3, ip, #1
200051d8:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
200051dc:	e715      	b.n	2000500a <_vfprintf_r+0x13fe>
200051de:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200051e0:	4252      	negs	r2, r2
200051e2:	920f      	str	r2, [sp, #60]	; 0x3c
200051e4:	f7ff b887 	b.w	200042f6 <_vfprintf_r+0x6ea>
200051e8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200051ec:	4648      	mov	r0, r9
200051ee:	4631      	mov	r1, r6
200051f0:	320c      	adds	r2, #12
200051f2:	f7fe fcfd 	bl	20003bf0 <__sprint_r>
200051f6:	2800      	cmp	r0, #0
200051f8:	f47e ae28 	bne.w	20003e4c <_vfprintf_r+0x240>
200051fc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005200:	3304      	adds	r3, #4
20005202:	f7ff ba93 	b.w	2000472c <_vfprintf_r+0xb20>
20005206:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000520a:	4648      	mov	r0, r9
2000520c:	4631      	mov	r1, r6
2000520e:	320c      	adds	r2, #12
20005210:	f7fe fcee 	bl	20003bf0 <__sprint_r>
20005214:	2800      	cmp	r0, #0
20005216:	f47e ae19 	bne.w	20003e4c <_vfprintf_r+0x240>
2000521a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000521e:	3304      	adds	r3, #4
20005220:	991a      	ldr	r1, [sp, #104]	; 0x68
20005222:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005224:	6059      	str	r1, [r3, #4]
20005226:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000522a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000522e:	6018      	str	r0, [r3, #0]
20005230:	3201      	adds	r2, #1
20005232:	981a      	ldr	r0, [sp, #104]	; 0x68
20005234:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005238:	1809      	adds	r1, r1, r0
2000523a:	2a07      	cmp	r2, #7
2000523c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005240:	f73f ab46 	bgt.w	200048d0 <_vfprintf_r+0xcc4>
20005244:	3308      	adds	r3, #8
20005246:	f7fe bfa8 	b.w	2000419a <_vfprintf_r+0x58e>
2000524a:	2100      	movs	r1, #0
2000524c:	9117      	str	r1, [sp, #92]	; 0x5c
2000524e:	f003 fb69 	bl	20008924 <strlen>
20005252:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005256:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
2000525a:	9010      	str	r0, [sp, #64]	; 0x40
2000525c:	920c      	str	r2, [sp, #48]	; 0x30
2000525e:	f7fe bea4 	b.w	20003faa <_vfprintf_r+0x39e>
20005262:	462a      	mov	r2, r5
20005264:	4645      	mov	r5, r8
20005266:	4690      	mov	r8, r2
20005268:	605f      	str	r7, [r3, #4]
2000526a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000526e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005272:	3201      	adds	r2, #1
20005274:	f8c3 8000 	str.w	r8, [r3]
20005278:	19c9      	adds	r1, r1, r7
2000527a:	2a07      	cmp	r2, #7
2000527c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005280:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005284:	dcbf      	bgt.n	20005206 <_vfprintf_r+0x15fa>
20005286:	3308      	adds	r3, #8
20005288:	e7ca      	b.n	20005220 <_vfprintf_r+0x1614>
2000528a:	9a18      	ldr	r2, [sp, #96]	; 0x60
2000528c:	9913      	ldr	r1, [sp, #76]	; 0x4c
2000528e:	1a51      	subs	r1, r2, r1
20005290:	9110      	str	r1, [sp, #64]	; 0x40
20005292:	f7fe be82 	b.w	20003f9a <_vfprintf_r+0x38e>
20005296:	4648      	mov	r0, r9
20005298:	4631      	mov	r1, r6
2000529a:	f000 f949 	bl	20005530 <__swsetup_r>
2000529e:	2800      	cmp	r0, #0
200052a0:	f47e add8 	bne.w	20003e54 <_vfprintf_r+0x248>
200052a4:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
200052a8:	fa1f f38c 	uxth.w	r3, ip
200052ac:	f7fe bcf6 	b.w	20003c9c <_vfprintf_r+0x90>
200052b0:	2f06      	cmp	r7, #6
200052b2:	bf28      	it	cs
200052b4:	2706      	movcs	r7, #6
200052b6:	f249 711c 	movw	r1, #38684	; 0x971c
200052ba:	f2c2 0100 	movt	r1, #8192	; 0x2000
200052be:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
200052c2:	9710      	str	r7, [sp, #64]	; 0x40
200052c4:	9113      	str	r1, [sp, #76]	; 0x4c
200052c6:	920c      	str	r2, [sp, #48]	; 0x30
200052c8:	f7fe bfe8 	b.w	2000429c <_vfprintf_r+0x690>
200052cc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200052d0:	4648      	mov	r0, r9
200052d2:	4631      	mov	r1, r6
200052d4:	320c      	adds	r2, #12
200052d6:	f7fe fc8b 	bl	20003bf0 <__sprint_r>
200052da:	2800      	cmp	r0, #0
200052dc:	f47e adb6 	bne.w	20003e4c <_vfprintf_r+0x240>
200052e0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200052e4:	3304      	adds	r3, #4
200052e6:	f7ff bbc8 	b.w	20004a7a <_vfprintf_r+0xe6e>
200052ea:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200052ee:	4648      	mov	r0, r9
200052f0:	4631      	mov	r1, r6
200052f2:	320c      	adds	r2, #12
200052f4:	f7fe fc7c 	bl	20003bf0 <__sprint_r>
200052f8:	2800      	cmp	r0, #0
200052fa:	f47e ada7 	bne.w	20003e4c <_vfprintf_r+0x240>
200052fe:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005302:	3304      	adds	r3, #4
20005304:	f7ff bace 	b.w	200048a4 <_vfprintf_r+0xc98>
20005308:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000530c:	4648      	mov	r0, r9
2000530e:	4631      	mov	r1, r6
20005310:	320c      	adds	r2, #12
20005312:	f7fe fc6d 	bl	20003bf0 <__sprint_r>
20005316:	2800      	cmp	r0, #0
20005318:	f47e ad98 	bne.w	20003e4c <_vfprintf_r+0x240>
2000531c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005320:	3404      	adds	r4, #4
20005322:	f7ff baa9 	b.w	20004878 <_vfprintf_r+0xc6c>
20005326:	9710      	str	r7, [sp, #64]	; 0x40
20005328:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
2000532c:	9017      	str	r0, [sp, #92]	; 0x5c
2000532e:	970c      	str	r7, [sp, #48]	; 0x30
20005330:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005334:	f7fe be39 	b.w	20003faa <_vfprintf_r+0x39e>
20005338:	9916      	ldr	r1, [sp, #88]	; 0x58
2000533a:	2965      	cmp	r1, #101	; 0x65
2000533c:	bf14      	ite	ne
2000533e:	2300      	movne	r3, #0
20005340:	2301      	moveq	r3, #1
20005342:	2945      	cmp	r1, #69	; 0x45
20005344:	bf08      	it	eq
20005346:	f043 0301 	orreq.w	r3, r3, #1
2000534a:	2b00      	cmp	r3, #0
2000534c:	d046      	beq.n	200053dc <_vfprintf_r+0x17d0>
2000534e:	f107 0c01 	add.w	ip, r7, #1
20005352:	2302      	movs	r3, #2
20005354:	e621      	b.n	20004f9a <_vfprintf_r+0x138e>
20005356:	9b16      	ldr	r3, [sp, #88]	; 0x58
20005358:	2b65      	cmp	r3, #101	; 0x65
2000535a:	dd76      	ble.n	2000544a <_vfprintf_r+0x183e>
2000535c:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000535e:	2a66      	cmp	r2, #102	; 0x66
20005360:	bf1c      	itt	ne
20005362:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
20005366:	9310      	strne	r3, [sp, #64]	; 0x40
20005368:	f000 8083 	beq.w	20005472 <_vfprintf_r+0x1866>
2000536c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
2000536e:	9810      	ldr	r0, [sp, #64]	; 0x40
20005370:	4283      	cmp	r3, r0
20005372:	dc6e      	bgt.n	20005452 <_vfprintf_r+0x1846>
20005374:	990a      	ldr	r1, [sp, #40]	; 0x28
20005376:	f011 0f01 	tst.w	r1, #1
2000537a:	f040 808e 	bne.w	2000549a <_vfprintf_r+0x188e>
2000537e:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20005382:	2367      	movs	r3, #103	; 0x67
20005384:	920c      	str	r2, [sp, #48]	; 0x30
20005386:	9316      	str	r3, [sp, #88]	; 0x58
20005388:	e691      	b.n	200050ae <_vfprintf_r+0x14a2>
2000538a:	2700      	movs	r7, #0
2000538c:	461d      	mov	r5, r3
2000538e:	f7fe bce9 	b.w	20003d64 <_vfprintf_r+0x158>
20005392:	9910      	ldr	r1, [sp, #64]	; 0x40
20005394:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005398:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
2000539c:	910c      	str	r1, [sp, #48]	; 0x30
2000539e:	f7fe be04 	b.w	20003faa <_vfprintf_r+0x39e>
200053a2:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
200053a6:	459b      	cmp	fp, r3
200053a8:	bf98      	it	ls
200053aa:	469b      	movls	fp, r3
200053ac:	f67f ae39 	bls.w	20005022 <_vfprintf_r+0x1416>
200053b0:	2230      	movs	r2, #48	; 0x30
200053b2:	f803 2b01 	strb.w	r2, [r3], #1
200053b6:	459b      	cmp	fp, r3
200053b8:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
200053bc:	d8f9      	bhi.n	200053b2 <_vfprintf_r+0x17a6>
200053be:	e630      	b.n	20005022 <_vfprintf_r+0x1416>
200053c0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200053c4:	4648      	mov	r0, r9
200053c6:	4631      	mov	r1, r6
200053c8:	320c      	adds	r2, #12
200053ca:	f7fe fc11 	bl	20003bf0 <__sprint_r>
200053ce:	2800      	cmp	r0, #0
200053d0:	f47e ad3c 	bne.w	20003e4c <_vfprintf_r+0x240>
200053d4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200053d8:	3304      	adds	r3, #4
200053da:	e508      	b.n	20004dee <_vfprintf_r+0x11e2>
200053dc:	46bc      	mov	ip, r7
200053de:	3302      	adds	r3, #2
200053e0:	e5db      	b.n	20004f9a <_vfprintf_r+0x138e>
200053e2:	3707      	adds	r7, #7
200053e4:	e5b9      	b.n	20004f5a <_vfprintf_r+0x134e>
200053e6:	f246 6c67 	movw	ip, #26215	; 0x6667
200053ea:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
200053ee:	3103      	adds	r1, #3
200053f0:	f2c6 6c66 	movt	ip, #26214	; 0x6666
200053f4:	fb8c 2003 	smull	r2, r0, ip, r3
200053f8:	17da      	asrs	r2, r3, #31
200053fa:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
200053fe:	eb02 0082 	add.w	r0, r2, r2, lsl #2
20005402:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
20005406:	4613      	mov	r3, r2
20005408:	3030      	adds	r0, #48	; 0x30
2000540a:	2a09      	cmp	r2, #9
2000540c:	f801 0d01 	strb.w	r0, [r1, #-1]!
20005410:	dcf0      	bgt.n	200053f4 <_vfprintf_r+0x17e8>
20005412:	3330      	adds	r3, #48	; 0x30
20005414:	1e48      	subs	r0, r1, #1
20005416:	b2da      	uxtb	r2, r3
20005418:	f801 2c01 	strb.w	r2, [r1, #-1]
2000541c:	9b07      	ldr	r3, [sp, #28]
2000541e:	4283      	cmp	r3, r0
20005420:	d96a      	bls.n	200054f8 <_vfprintf_r+0x18ec>
20005422:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20005426:	3303      	adds	r3, #3
20005428:	e001      	b.n	2000542e <_vfprintf_r+0x1822>
2000542a:	f811 2b01 	ldrb.w	r2, [r1], #1
2000542e:	f803 2c01 	strb.w	r2, [r3, #-1]
20005432:	461a      	mov	r2, r3
20005434:	f8dd c01c 	ldr.w	ip, [sp, #28]
20005438:	3301      	adds	r3, #1
2000543a:	458c      	cmp	ip, r1
2000543c:	d8f5      	bhi.n	2000542a <_vfprintf_r+0x181e>
2000543e:	e625      	b.n	2000508c <_vfprintf_r+0x1480>
20005440:	222d      	movs	r2, #45	; 0x2d
20005442:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
20005446:	9217      	str	r2, [sp, #92]	; 0x5c
20005448:	e598      	b.n	20004f7c <_vfprintf_r+0x1370>
2000544a:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
2000544e:	9010      	str	r0, [sp, #64]	; 0x40
20005450:	e603      	b.n	2000505a <_vfprintf_r+0x144e>
20005452:	9b10      	ldr	r3, [sp, #64]	; 0x40
20005454:	991a      	ldr	r1, [sp, #104]	; 0x68
20005456:	2b00      	cmp	r3, #0
20005458:	bfda      	itte	le
2000545a:	9810      	ldrle	r0, [sp, #64]	; 0x40
2000545c:	f1c0 0302 	rsble	r3, r0, #2
20005460:	2301      	movgt	r3, #1
20005462:	185b      	adds	r3, r3, r1
20005464:	2267      	movs	r2, #103	; 0x67
20005466:	9310      	str	r3, [sp, #64]	; 0x40
20005468:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
2000546c:	9216      	str	r2, [sp, #88]	; 0x58
2000546e:	930c      	str	r3, [sp, #48]	; 0x30
20005470:	e61d      	b.n	200050ae <_vfprintf_r+0x14a2>
20005472:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20005476:	2800      	cmp	r0, #0
20005478:	9010      	str	r0, [sp, #64]	; 0x40
2000547a:	dd31      	ble.n	200054e0 <_vfprintf_r+0x18d4>
2000547c:	b91f      	cbnz	r7, 20005486 <_vfprintf_r+0x187a>
2000547e:	990a      	ldr	r1, [sp, #40]	; 0x28
20005480:	f011 0f01 	tst.w	r1, #1
20005484:	d00e      	beq.n	200054a4 <_vfprintf_r+0x1898>
20005486:	9810      	ldr	r0, [sp, #64]	; 0x40
20005488:	2166      	movs	r1, #102	; 0x66
2000548a:	9116      	str	r1, [sp, #88]	; 0x58
2000548c:	1c43      	adds	r3, r0, #1
2000548e:	19db      	adds	r3, r3, r7
20005490:	9310      	str	r3, [sp, #64]	; 0x40
20005492:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
20005496:	920c      	str	r2, [sp, #48]	; 0x30
20005498:	e609      	b.n	200050ae <_vfprintf_r+0x14a2>
2000549a:	9810      	ldr	r0, [sp, #64]	; 0x40
2000549c:	2167      	movs	r1, #103	; 0x67
2000549e:	9116      	str	r1, [sp, #88]	; 0x58
200054a0:	3001      	adds	r0, #1
200054a2:	9010      	str	r0, [sp, #64]	; 0x40
200054a4:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200054a8:	920c      	str	r2, [sp, #48]	; 0x30
200054aa:	e600      	b.n	200050ae <_vfprintf_r+0x14a2>
200054ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
200054ae:	781a      	ldrb	r2, [r3, #0]
200054b0:	680f      	ldr	r7, [r1, #0]
200054b2:	3104      	adds	r1, #4
200054b4:	910b      	str	r1, [sp, #44]	; 0x2c
200054b6:	2f00      	cmp	r7, #0
200054b8:	bfb8      	it	lt
200054ba:	f04f 37ff 	movlt.w	r7, #4294967295
200054be:	f7fe bc50 	b.w	20003d62 <_vfprintf_r+0x156>
200054c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200054c4:	f012 0f01 	tst.w	r2, #1
200054c8:	bf04      	itt	eq
200054ca:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
200054ce:	930c      	streq	r3, [sp, #48]	; 0x30
200054d0:	f43f aded 	beq.w	200050ae <_vfprintf_r+0x14a2>
200054d4:	e5e5      	b.n	200050a2 <_vfprintf_r+0x1496>
200054d6:	222d      	movs	r2, #45	; 0x2d
200054d8:	425b      	negs	r3, r3
200054da:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
200054de:	e5c9      	b.n	20005074 <_vfprintf_r+0x1468>
200054e0:	b977      	cbnz	r7, 20005500 <_vfprintf_r+0x18f4>
200054e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200054e4:	f013 0f01 	tst.w	r3, #1
200054e8:	d10a      	bne.n	20005500 <_vfprintf_r+0x18f4>
200054ea:	f04f 0c01 	mov.w	ip, #1
200054ee:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
200054f2:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
200054f6:	e5da      	b.n	200050ae <_vfprintf_r+0x14a2>
200054f8:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
200054fc:	3202      	adds	r2, #2
200054fe:	e5c5      	b.n	2000508c <_vfprintf_r+0x1480>
20005500:	3702      	adds	r7, #2
20005502:	2166      	movs	r1, #102	; 0x66
20005504:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20005508:	9710      	str	r7, [sp, #64]	; 0x40
2000550a:	9116      	str	r1, [sp, #88]	; 0x58
2000550c:	920c      	str	r2, [sp, #48]	; 0x30
2000550e:	e5ce      	b.n	200050ae <_vfprintf_r+0x14a2>
20005510:	200096d4 	.word	0x200096d4

20005514 <vfprintf>:
20005514:	b410      	push	{r4}
20005516:	f649 1460 	movw	r4, #39264	; 0x9960
2000551a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000551e:	468c      	mov	ip, r1
20005520:	4613      	mov	r3, r2
20005522:	4601      	mov	r1, r0
20005524:	4662      	mov	r2, ip
20005526:	6820      	ldr	r0, [r4, #0]
20005528:	bc10      	pop	{r4}
2000552a:	f7fe bb6f 	b.w	20003c0c <_vfprintf_r>
2000552e:	bf00      	nop

20005530 <__swsetup_r>:
20005530:	b570      	push	{r4, r5, r6, lr}
20005532:	f649 1560 	movw	r5, #39264	; 0x9960
20005536:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000553a:	4606      	mov	r6, r0
2000553c:	460c      	mov	r4, r1
2000553e:	6828      	ldr	r0, [r5, #0]
20005540:	b110      	cbz	r0, 20005548 <__swsetup_r+0x18>
20005542:	6983      	ldr	r3, [r0, #24]
20005544:	2b00      	cmp	r3, #0
20005546:	d036      	beq.n	200055b6 <__swsetup_r+0x86>
20005548:	f249 7338 	movw	r3, #38712	; 0x9738
2000554c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005550:	429c      	cmp	r4, r3
20005552:	d038      	beq.n	200055c6 <__swsetup_r+0x96>
20005554:	f249 7358 	movw	r3, #38744	; 0x9758
20005558:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000555c:	429c      	cmp	r4, r3
2000555e:	d041      	beq.n	200055e4 <__swsetup_r+0xb4>
20005560:	f249 7378 	movw	r3, #38776	; 0x9778
20005564:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005568:	429c      	cmp	r4, r3
2000556a:	bf04      	itt	eq
2000556c:	682b      	ldreq	r3, [r5, #0]
2000556e:	68dc      	ldreq	r4, [r3, #12]
20005570:	89a2      	ldrh	r2, [r4, #12]
20005572:	4611      	mov	r1, r2
20005574:	b293      	uxth	r3, r2
20005576:	f013 0f08 	tst.w	r3, #8
2000557a:	4618      	mov	r0, r3
2000557c:	bf18      	it	ne
2000557e:	6922      	ldrne	r2, [r4, #16]
20005580:	d033      	beq.n	200055ea <__swsetup_r+0xba>
20005582:	b31a      	cbz	r2, 200055cc <__swsetup_r+0x9c>
20005584:	f013 0101 	ands.w	r1, r3, #1
20005588:	d007      	beq.n	2000559a <__swsetup_r+0x6a>
2000558a:	6963      	ldr	r3, [r4, #20]
2000558c:	2100      	movs	r1, #0
2000558e:	60a1      	str	r1, [r4, #8]
20005590:	425b      	negs	r3, r3
20005592:	61a3      	str	r3, [r4, #24]
20005594:	b142      	cbz	r2, 200055a8 <__swsetup_r+0x78>
20005596:	2000      	movs	r0, #0
20005598:	bd70      	pop	{r4, r5, r6, pc}
2000559a:	f013 0f02 	tst.w	r3, #2
2000559e:	bf08      	it	eq
200055a0:	6961      	ldreq	r1, [r4, #20]
200055a2:	60a1      	str	r1, [r4, #8]
200055a4:	2a00      	cmp	r2, #0
200055a6:	d1f6      	bne.n	20005596 <__swsetup_r+0x66>
200055a8:	89a3      	ldrh	r3, [r4, #12]
200055aa:	f013 0f80 	tst.w	r3, #128	; 0x80
200055ae:	d0f2      	beq.n	20005596 <__swsetup_r+0x66>
200055b0:	f04f 30ff 	mov.w	r0, #4294967295
200055b4:	bd70      	pop	{r4, r5, r6, pc}
200055b6:	f001 f98b 	bl	200068d0 <__sinit>
200055ba:	f249 7338 	movw	r3, #38712	; 0x9738
200055be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200055c2:	429c      	cmp	r4, r3
200055c4:	d1c6      	bne.n	20005554 <__swsetup_r+0x24>
200055c6:	682b      	ldr	r3, [r5, #0]
200055c8:	685c      	ldr	r4, [r3, #4]
200055ca:	e7d1      	b.n	20005570 <__swsetup_r+0x40>
200055cc:	f403 7120 	and.w	r1, r3, #640	; 0x280
200055d0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
200055d4:	d0d6      	beq.n	20005584 <__swsetup_r+0x54>
200055d6:	4630      	mov	r0, r6
200055d8:	4621      	mov	r1, r4
200055da:	f001 fd01 	bl	20006fe0 <__smakebuf_r>
200055de:	89a3      	ldrh	r3, [r4, #12]
200055e0:	6922      	ldr	r2, [r4, #16]
200055e2:	e7cf      	b.n	20005584 <__swsetup_r+0x54>
200055e4:	682b      	ldr	r3, [r5, #0]
200055e6:	689c      	ldr	r4, [r3, #8]
200055e8:	e7c2      	b.n	20005570 <__swsetup_r+0x40>
200055ea:	f013 0f10 	tst.w	r3, #16
200055ee:	d0df      	beq.n	200055b0 <__swsetup_r+0x80>
200055f0:	f013 0f04 	tst.w	r3, #4
200055f4:	bf08      	it	eq
200055f6:	6922      	ldreq	r2, [r4, #16]
200055f8:	d017      	beq.n	2000562a <__swsetup_r+0xfa>
200055fa:	6b61      	ldr	r1, [r4, #52]	; 0x34
200055fc:	b151      	cbz	r1, 20005614 <__swsetup_r+0xe4>
200055fe:	f104 0344 	add.w	r3, r4, #68	; 0x44
20005602:	4299      	cmp	r1, r3
20005604:	d003      	beq.n	2000560e <__swsetup_r+0xde>
20005606:	4630      	mov	r0, r6
20005608:	f001 f9e6 	bl	200069d8 <_free_r>
2000560c:	89a2      	ldrh	r2, [r4, #12]
2000560e:	b290      	uxth	r0, r2
20005610:	2300      	movs	r3, #0
20005612:	6363      	str	r3, [r4, #52]	; 0x34
20005614:	6922      	ldr	r2, [r4, #16]
20005616:	f64f 71db 	movw	r1, #65499	; 0xffdb
2000561a:	f2c0 0100 	movt	r1, #0
2000561e:	2300      	movs	r3, #0
20005620:	ea00 0101 	and.w	r1, r0, r1
20005624:	6063      	str	r3, [r4, #4]
20005626:	81a1      	strh	r1, [r4, #12]
20005628:	6022      	str	r2, [r4, #0]
2000562a:	f041 0308 	orr.w	r3, r1, #8
2000562e:	81a3      	strh	r3, [r4, #12]
20005630:	b29b      	uxth	r3, r3
20005632:	e7a6      	b.n	20005582 <__swsetup_r+0x52>
20005634:	0000      	lsls	r0, r0, #0
	...

20005638 <quorem>:
20005638:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000563c:	6903      	ldr	r3, [r0, #16]
2000563e:	690e      	ldr	r6, [r1, #16]
20005640:	4682      	mov	sl, r0
20005642:	4689      	mov	r9, r1
20005644:	429e      	cmp	r6, r3
20005646:	f300 8083 	bgt.w	20005750 <quorem+0x118>
2000564a:	1cf2      	adds	r2, r6, #3
2000564c:	f101 0514 	add.w	r5, r1, #20
20005650:	f100 0414 	add.w	r4, r0, #20
20005654:	3e01      	subs	r6, #1
20005656:	0092      	lsls	r2, r2, #2
20005658:	188b      	adds	r3, r1, r2
2000565a:	1812      	adds	r2, r2, r0
2000565c:	f103 0804 	add.w	r8, r3, #4
20005660:	6859      	ldr	r1, [r3, #4]
20005662:	6850      	ldr	r0, [r2, #4]
20005664:	3101      	adds	r1, #1
20005666:	f003 fa8b 	bl	20008b80 <__aeabi_uidiv>
2000566a:	4607      	mov	r7, r0
2000566c:	2800      	cmp	r0, #0
2000566e:	d039      	beq.n	200056e4 <quorem+0xac>
20005670:	2300      	movs	r3, #0
20005672:	469c      	mov	ip, r3
20005674:	461a      	mov	r2, r3
20005676:	58e9      	ldr	r1, [r5, r3]
20005678:	58e0      	ldr	r0, [r4, r3]
2000567a:	fa1f fe81 	uxth.w	lr, r1
2000567e:	ea4f 4b11 	mov.w	fp, r1, lsr #16
20005682:	b281      	uxth	r1, r0
20005684:	fb0e ce07 	mla	lr, lr, r7, ip
20005688:	1851      	adds	r1, r2, r1
2000568a:	fb0b fc07 	mul.w	ip, fp, r7
2000568e:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
20005692:	fa1f fe8e 	uxth.w	lr, lr
20005696:	ebce 0101 	rsb	r1, lr, r1
2000569a:	fa1f f28c 	uxth.w	r2, ip
2000569e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
200056a2:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
200056a6:	fa1f fe81 	uxth.w	lr, r1
200056aa:	eb02 4221 	add.w	r2, r2, r1, asr #16
200056ae:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
200056b2:	50e1      	str	r1, [r4, r3]
200056b4:	3304      	adds	r3, #4
200056b6:	1412      	asrs	r2, r2, #16
200056b8:	1959      	adds	r1, r3, r5
200056ba:	4588      	cmp	r8, r1
200056bc:	d2db      	bcs.n	20005676 <quorem+0x3e>
200056be:	1d32      	adds	r2, r6, #4
200056c0:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
200056c4:	6859      	ldr	r1, [r3, #4]
200056c6:	b969      	cbnz	r1, 200056e4 <quorem+0xac>
200056c8:	429c      	cmp	r4, r3
200056ca:	d209      	bcs.n	200056e0 <quorem+0xa8>
200056cc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
200056d0:	b112      	cbz	r2, 200056d8 <quorem+0xa0>
200056d2:	e005      	b.n	200056e0 <quorem+0xa8>
200056d4:	681a      	ldr	r2, [r3, #0]
200056d6:	b91a      	cbnz	r2, 200056e0 <quorem+0xa8>
200056d8:	3b04      	subs	r3, #4
200056da:	3e01      	subs	r6, #1
200056dc:	429c      	cmp	r4, r3
200056de:	d3f9      	bcc.n	200056d4 <quorem+0x9c>
200056e0:	f8ca 6010 	str.w	r6, [sl, #16]
200056e4:	4649      	mov	r1, r9
200056e6:	4650      	mov	r0, sl
200056e8:	f002 f97e 	bl	200079e8 <__mcmp>
200056ec:	2800      	cmp	r0, #0
200056ee:	db2c      	blt.n	2000574a <quorem+0x112>
200056f0:	2300      	movs	r3, #0
200056f2:	3701      	adds	r7, #1
200056f4:	469c      	mov	ip, r3
200056f6:	58ea      	ldr	r2, [r5, r3]
200056f8:	58e0      	ldr	r0, [r4, r3]
200056fa:	b291      	uxth	r1, r2
200056fc:	0c12      	lsrs	r2, r2, #16
200056fe:	fa1f f980 	uxth.w	r9, r0
20005702:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20005706:	ebc1 0109 	rsb	r1, r1, r9
2000570a:	4461      	add	r1, ip
2000570c:	eb02 4221 	add.w	r2, r2, r1, asr #16
20005710:	b289      	uxth	r1, r1
20005712:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
20005716:	50e1      	str	r1, [r4, r3]
20005718:	3304      	adds	r3, #4
2000571a:	ea4f 4c22 	mov.w	ip, r2, asr #16
2000571e:	195a      	adds	r2, r3, r5
20005720:	4590      	cmp	r8, r2
20005722:	d2e8      	bcs.n	200056f6 <quorem+0xbe>
20005724:	1d32      	adds	r2, r6, #4
20005726:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
2000572a:	6859      	ldr	r1, [r3, #4]
2000572c:	b969      	cbnz	r1, 2000574a <quorem+0x112>
2000572e:	429c      	cmp	r4, r3
20005730:	d209      	bcs.n	20005746 <quorem+0x10e>
20005732:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20005736:	b112      	cbz	r2, 2000573e <quorem+0x106>
20005738:	e005      	b.n	20005746 <quorem+0x10e>
2000573a:	681a      	ldr	r2, [r3, #0]
2000573c:	b91a      	cbnz	r2, 20005746 <quorem+0x10e>
2000573e:	3b04      	subs	r3, #4
20005740:	3e01      	subs	r6, #1
20005742:	429c      	cmp	r4, r3
20005744:	d3f9      	bcc.n	2000573a <quorem+0x102>
20005746:	f8ca 6010 	str.w	r6, [sl, #16]
2000574a:	4638      	mov	r0, r7
2000574c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005750:	2000      	movs	r0, #0
20005752:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005756:	bf00      	nop

20005758 <_dtoa_r>:
20005758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000575c:	6a46      	ldr	r6, [r0, #36]	; 0x24
2000575e:	b0a1      	sub	sp, #132	; 0x84
20005760:	4604      	mov	r4, r0
20005762:	4690      	mov	r8, r2
20005764:	4699      	mov	r9, r3
20005766:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
20005768:	2e00      	cmp	r6, #0
2000576a:	f000 8423 	beq.w	20005fb4 <_dtoa_r+0x85c>
2000576e:	6832      	ldr	r2, [r6, #0]
20005770:	b182      	cbz	r2, 20005794 <_dtoa_r+0x3c>
20005772:	6a61      	ldr	r1, [r4, #36]	; 0x24
20005774:	f04f 0c01 	mov.w	ip, #1
20005778:	6876      	ldr	r6, [r6, #4]
2000577a:	4620      	mov	r0, r4
2000577c:	680b      	ldr	r3, [r1, #0]
2000577e:	6056      	str	r6, [r2, #4]
20005780:	684a      	ldr	r2, [r1, #4]
20005782:	4619      	mov	r1, r3
20005784:	fa0c f202 	lsl.w	r2, ip, r2
20005788:	609a      	str	r2, [r3, #8]
2000578a:	f002 fa67 	bl	20007c5c <_Bfree>
2000578e:	6a63      	ldr	r3, [r4, #36]	; 0x24
20005790:	2200      	movs	r2, #0
20005792:	601a      	str	r2, [r3, #0]
20005794:	f1b9 0600 	subs.w	r6, r9, #0
20005798:	db38      	blt.n	2000580c <_dtoa_r+0xb4>
2000579a:	2300      	movs	r3, #0
2000579c:	602b      	str	r3, [r5, #0]
2000579e:	f240 0300 	movw	r3, #0
200057a2:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
200057a6:	461a      	mov	r2, r3
200057a8:	ea06 0303 	and.w	r3, r6, r3
200057ac:	4293      	cmp	r3, r2
200057ae:	d017      	beq.n	200057e0 <_dtoa_r+0x88>
200057b0:	2200      	movs	r2, #0
200057b2:	2300      	movs	r3, #0
200057b4:	4640      	mov	r0, r8
200057b6:	4649      	mov	r1, r9
200057b8:	e9cd 8906 	strd	r8, r9, [sp, #24]
200057bc:	f003 fb74 	bl	20008ea8 <__aeabi_dcmpeq>
200057c0:	2800      	cmp	r0, #0
200057c2:	d029      	beq.n	20005818 <_dtoa_r+0xc0>
200057c4:	982c      	ldr	r0, [sp, #176]	; 0xb0
200057c6:	2301      	movs	r3, #1
200057c8:	992e      	ldr	r1, [sp, #184]	; 0xb8
200057ca:	6003      	str	r3, [r0, #0]
200057cc:	2900      	cmp	r1, #0
200057ce:	f000 80d0 	beq.w	20005972 <_dtoa_r+0x21a>
200057d2:	4b79      	ldr	r3, [pc, #484]	; (200059b8 <_dtoa_r+0x260>)
200057d4:	1e58      	subs	r0, r3, #1
200057d6:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
200057d8:	6013      	str	r3, [r2, #0]
200057da:	b021      	add	sp, #132	; 0x84
200057dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200057e0:	982c      	ldr	r0, [sp, #176]	; 0xb0
200057e2:	f242 730f 	movw	r3, #9999	; 0x270f
200057e6:	6003      	str	r3, [r0, #0]
200057e8:	f1b8 0f00 	cmp.w	r8, #0
200057ec:	f000 8095 	beq.w	2000591a <_dtoa_r+0x1c2>
200057f0:	f249 7034 	movw	r0, #38708	; 0x9734
200057f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200057f8:	992e      	ldr	r1, [sp, #184]	; 0xb8
200057fa:	2900      	cmp	r1, #0
200057fc:	d0ed      	beq.n	200057da <_dtoa_r+0x82>
200057fe:	78c2      	ldrb	r2, [r0, #3]
20005800:	1cc3      	adds	r3, r0, #3
20005802:	2a00      	cmp	r2, #0
20005804:	d0e7      	beq.n	200057d6 <_dtoa_r+0x7e>
20005806:	f100 0308 	add.w	r3, r0, #8
2000580a:	e7e4      	b.n	200057d6 <_dtoa_r+0x7e>
2000580c:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
20005810:	2301      	movs	r3, #1
20005812:	46b1      	mov	r9, r6
20005814:	602b      	str	r3, [r5, #0]
20005816:	e7c2      	b.n	2000579e <_dtoa_r+0x46>
20005818:	4620      	mov	r0, r4
2000581a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
2000581e:	a91e      	add	r1, sp, #120	; 0x78
20005820:	9100      	str	r1, [sp, #0]
20005822:	a91f      	add	r1, sp, #124	; 0x7c
20005824:	9101      	str	r1, [sp, #4]
20005826:	f002 fa6b 	bl	20007d00 <__d2b>
2000582a:	f3c6 550a 	ubfx	r5, r6, #20, #11
2000582e:	4683      	mov	fp, r0
20005830:	2d00      	cmp	r5, #0
20005832:	d07e      	beq.n	20005932 <_dtoa_r+0x1da>
20005834:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005838:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
2000583c:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
2000583e:	3d07      	subs	r5, #7
20005840:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
20005844:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20005848:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
2000584c:	2300      	movs	r3, #0
2000584e:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
20005852:	9319      	str	r3, [sp, #100]	; 0x64
20005854:	f240 0300 	movw	r3, #0
20005858:	2200      	movs	r2, #0
2000585a:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
2000585e:	f7fd f9c5 	bl	20002bec <__aeabi_dsub>
20005862:	a34f      	add	r3, pc, #316	; (adr r3, 200059a0 <_dtoa_r+0x248>)
20005864:	e9d3 2300 	ldrd	r2, r3, [r3]
20005868:	f7fd fb74 	bl	20002f54 <__aeabi_dmul>
2000586c:	a34e      	add	r3, pc, #312	; (adr r3, 200059a8 <_dtoa_r+0x250>)
2000586e:	e9d3 2300 	ldrd	r2, r3, [r3]
20005872:	f7fd f9bd 	bl	20002bf0 <__adddf3>
20005876:	e9cd 0108 	strd	r0, r1, [sp, #32]
2000587a:	4628      	mov	r0, r5
2000587c:	f7fd fb04 	bl	20002e88 <__aeabi_i2d>
20005880:	a34b      	add	r3, pc, #300	; (adr r3, 200059b0 <_dtoa_r+0x258>)
20005882:	e9d3 2300 	ldrd	r2, r3, [r3]
20005886:	f7fd fb65 	bl	20002f54 <__aeabi_dmul>
2000588a:	4602      	mov	r2, r0
2000588c:	460b      	mov	r3, r1
2000588e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20005892:	f7fd f9ad 	bl	20002bf0 <__adddf3>
20005896:	e9cd 0108 	strd	r0, r1, [sp, #32]
2000589a:	f7fd fd6d 	bl	20003378 <__aeabi_d2iz>
2000589e:	2200      	movs	r2, #0
200058a0:	2300      	movs	r3, #0
200058a2:	4606      	mov	r6, r0
200058a4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
200058a8:	f003 fb08 	bl	20008ebc <__aeabi_dcmplt>
200058ac:	b140      	cbz	r0, 200058c0 <_dtoa_r+0x168>
200058ae:	4630      	mov	r0, r6
200058b0:	f7fd faea 	bl	20002e88 <__aeabi_i2d>
200058b4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
200058b8:	f003 faf6 	bl	20008ea8 <__aeabi_dcmpeq>
200058bc:	b900      	cbnz	r0, 200058c0 <_dtoa_r+0x168>
200058be:	3e01      	subs	r6, #1
200058c0:	2e16      	cmp	r6, #22
200058c2:	d95b      	bls.n	2000597c <_dtoa_r+0x224>
200058c4:	2301      	movs	r3, #1
200058c6:	9318      	str	r3, [sp, #96]	; 0x60
200058c8:	3f01      	subs	r7, #1
200058ca:	ebb7 0a05 	subs.w	sl, r7, r5
200058ce:	bf42      	ittt	mi
200058d0:	f1ca 0a00 	rsbmi	sl, sl, #0
200058d4:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
200058d8:	f04f 0a00 	movmi.w	sl, #0
200058dc:	d401      	bmi.n	200058e2 <_dtoa_r+0x18a>
200058de:	2200      	movs	r2, #0
200058e0:	920f      	str	r2, [sp, #60]	; 0x3c
200058e2:	2e00      	cmp	r6, #0
200058e4:	f2c0 8371 	blt.w	20005fca <_dtoa_r+0x872>
200058e8:	44b2      	add	sl, r6
200058ea:	2300      	movs	r3, #0
200058ec:	9617      	str	r6, [sp, #92]	; 0x5c
200058ee:	9315      	str	r3, [sp, #84]	; 0x54
200058f0:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
200058f2:	2b09      	cmp	r3, #9
200058f4:	d862      	bhi.n	200059bc <_dtoa_r+0x264>
200058f6:	2b05      	cmp	r3, #5
200058f8:	f340 8677 	ble.w	200065ea <_dtoa_r+0xe92>
200058fc:	982a      	ldr	r0, [sp, #168]	; 0xa8
200058fe:	2700      	movs	r7, #0
20005900:	3804      	subs	r0, #4
20005902:	902a      	str	r0, [sp, #168]	; 0xa8
20005904:	992a      	ldr	r1, [sp, #168]	; 0xa8
20005906:	1e8b      	subs	r3, r1, #2
20005908:	2b03      	cmp	r3, #3
2000590a:	f200 83dd 	bhi.w	200060c8 <_dtoa_r+0x970>
2000590e:	e8df f013 	tbh	[pc, r3, lsl #1]
20005912:	03a5      	.short	0x03a5
20005914:	03d503d8 	.word	0x03d503d8
20005918:	03c4      	.short	0x03c4
2000591a:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
2000591e:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
20005922:	2e00      	cmp	r6, #0
20005924:	f47f af64 	bne.w	200057f0 <_dtoa_r+0x98>
20005928:	f249 7028 	movw	r0, #38696	; 0x9728
2000592c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005930:	e762      	b.n	200057f8 <_dtoa_r+0xa0>
20005932:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20005934:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20005936:	18fb      	adds	r3, r7, r3
20005938:	f503 6386 	add.w	r3, r3, #1072	; 0x430
2000593c:	1c9d      	adds	r5, r3, #2
2000593e:	2d20      	cmp	r5, #32
20005940:	bfdc      	itt	le
20005942:	f1c5 0020 	rsble	r0, r5, #32
20005946:	fa08 f000 	lslle.w	r0, r8, r0
2000594a:	dd08      	ble.n	2000595e <_dtoa_r+0x206>
2000594c:	3b1e      	subs	r3, #30
2000594e:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
20005952:	fa16 f202 	lsls.w	r2, r6, r2
20005956:	fa28 f303 	lsr.w	r3, r8, r3
2000595a:	ea42 0003 	orr.w	r0, r2, r3
2000595e:	f7fd fa83 	bl	20002e68 <__aeabi_ui2d>
20005962:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
20005966:	2201      	movs	r2, #1
20005968:	3d03      	subs	r5, #3
2000596a:	9219      	str	r2, [sp, #100]	; 0x64
2000596c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
20005970:	e770      	b.n	20005854 <_dtoa_r+0xfc>
20005972:	f249 7024 	movw	r0, #38692	; 0x9724
20005976:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000597a:	e72e      	b.n	200057da <_dtoa_r+0x82>
2000597c:	f249 73e0 	movw	r3, #38880	; 0x97e0
20005980:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005984:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005988:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
2000598c:	e9d3 2300 	ldrd	r2, r3, [r3]
20005990:	f003 fa94 	bl	20008ebc <__aeabi_dcmplt>
20005994:	2800      	cmp	r0, #0
20005996:	f040 8320 	bne.w	20005fda <_dtoa_r+0x882>
2000599a:	9018      	str	r0, [sp, #96]	; 0x60
2000599c:	e794      	b.n	200058c8 <_dtoa_r+0x170>
2000599e:	bf00      	nop
200059a0:	636f4361 	.word	0x636f4361
200059a4:	3fd287a7 	.word	0x3fd287a7
200059a8:	8b60c8b3 	.word	0x8b60c8b3
200059ac:	3fc68a28 	.word	0x3fc68a28
200059b0:	509f79fb 	.word	0x509f79fb
200059b4:	3fd34413 	.word	0x3fd34413
200059b8:	20009725 	.word	0x20009725
200059bc:	2300      	movs	r3, #0
200059be:	f04f 30ff 	mov.w	r0, #4294967295
200059c2:	461f      	mov	r7, r3
200059c4:	2101      	movs	r1, #1
200059c6:	932a      	str	r3, [sp, #168]	; 0xa8
200059c8:	9011      	str	r0, [sp, #68]	; 0x44
200059ca:	9116      	str	r1, [sp, #88]	; 0x58
200059cc:	9008      	str	r0, [sp, #32]
200059ce:	932b      	str	r3, [sp, #172]	; 0xac
200059d0:	6a65      	ldr	r5, [r4, #36]	; 0x24
200059d2:	2300      	movs	r3, #0
200059d4:	606b      	str	r3, [r5, #4]
200059d6:	4620      	mov	r0, r4
200059d8:	6869      	ldr	r1, [r5, #4]
200059da:	f002 f95b 	bl	20007c94 <_Balloc>
200059de:	6a63      	ldr	r3, [r4, #36]	; 0x24
200059e0:	6028      	str	r0, [r5, #0]
200059e2:	681b      	ldr	r3, [r3, #0]
200059e4:	9310      	str	r3, [sp, #64]	; 0x40
200059e6:	2f00      	cmp	r7, #0
200059e8:	f000 815b 	beq.w	20005ca2 <_dtoa_r+0x54a>
200059ec:	2e00      	cmp	r6, #0
200059ee:	f340 842a 	ble.w	20006246 <_dtoa_r+0xaee>
200059f2:	f249 73e0 	movw	r3, #38880	; 0x97e0
200059f6:	f006 020f 	and.w	r2, r6, #15
200059fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200059fe:	1135      	asrs	r5, r6, #4
20005a00:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
20005a04:	f015 0f10 	tst.w	r5, #16
20005a08:	e9d3 0100 	ldrd	r0, r1, [r3]
20005a0c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005a10:	f000 82e7 	beq.w	20005fe2 <_dtoa_r+0x88a>
20005a14:	f649 03b8 	movw	r3, #39096	; 0x98b8
20005a18:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005a1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005a20:	f005 050f 	and.w	r5, r5, #15
20005a24:	f04f 0803 	mov.w	r8, #3
20005a28:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
20005a2c:	f7fd fbbc 	bl	200031a8 <__aeabi_ddiv>
20005a30:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
20005a34:	b1bd      	cbz	r5, 20005a66 <_dtoa_r+0x30e>
20005a36:	f649 07b8 	movw	r7, #39096	; 0x98b8
20005a3a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005a3e:	f2c2 0700 	movt	r7, #8192	; 0x2000
20005a42:	f015 0f01 	tst.w	r5, #1
20005a46:	4610      	mov	r0, r2
20005a48:	4619      	mov	r1, r3
20005a4a:	d007      	beq.n	20005a5c <_dtoa_r+0x304>
20005a4c:	e9d7 2300 	ldrd	r2, r3, [r7]
20005a50:	f108 0801 	add.w	r8, r8, #1
20005a54:	f7fd fa7e 	bl	20002f54 <__aeabi_dmul>
20005a58:	4602      	mov	r2, r0
20005a5a:	460b      	mov	r3, r1
20005a5c:	3708      	adds	r7, #8
20005a5e:	106d      	asrs	r5, r5, #1
20005a60:	d1ef      	bne.n	20005a42 <_dtoa_r+0x2ea>
20005a62:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20005a66:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005a6a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
20005a6e:	f7fd fb9b 	bl	200031a8 <__aeabi_ddiv>
20005a72:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005a76:	9918      	ldr	r1, [sp, #96]	; 0x60
20005a78:	2900      	cmp	r1, #0
20005a7a:	f000 80de 	beq.w	20005c3a <_dtoa_r+0x4e2>
20005a7e:	f240 0300 	movw	r3, #0
20005a82:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005a86:	2200      	movs	r2, #0
20005a88:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
20005a8c:	f04f 0500 	mov.w	r5, #0
20005a90:	f003 fa14 	bl	20008ebc <__aeabi_dcmplt>
20005a94:	b108      	cbz	r0, 20005a9a <_dtoa_r+0x342>
20005a96:	f04f 0501 	mov.w	r5, #1
20005a9a:	9a08      	ldr	r2, [sp, #32]
20005a9c:	2a00      	cmp	r2, #0
20005a9e:	bfd4      	ite	le
20005aa0:	2500      	movle	r5, #0
20005aa2:	f005 0501 	andgt.w	r5, r5, #1
20005aa6:	2d00      	cmp	r5, #0
20005aa8:	f000 80c7 	beq.w	20005c3a <_dtoa_r+0x4e2>
20005aac:	9b11      	ldr	r3, [sp, #68]	; 0x44
20005aae:	2b00      	cmp	r3, #0
20005ab0:	f340 80f5 	ble.w	20005c9e <_dtoa_r+0x546>
20005ab4:	f240 0300 	movw	r3, #0
20005ab8:	2200      	movs	r2, #0
20005aba:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005abe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005ac2:	f7fd fa47 	bl	20002f54 <__aeabi_dmul>
20005ac6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005aca:	f108 0001 	add.w	r0, r8, #1
20005ace:	1e71      	subs	r1, r6, #1
20005ad0:	9112      	str	r1, [sp, #72]	; 0x48
20005ad2:	f7fd f9d9 	bl	20002e88 <__aeabi_i2d>
20005ad6:	4602      	mov	r2, r0
20005ad8:	460b      	mov	r3, r1
20005ada:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005ade:	f7fd fa39 	bl	20002f54 <__aeabi_dmul>
20005ae2:	f240 0300 	movw	r3, #0
20005ae6:	2200      	movs	r2, #0
20005ae8:	f2c4 031c 	movt	r3, #16412	; 0x401c
20005aec:	f7fd f880 	bl	20002bf0 <__adddf3>
20005af0:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
20005af4:	4680      	mov	r8, r0
20005af6:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
20005afa:	9b16      	ldr	r3, [sp, #88]	; 0x58
20005afc:	2b00      	cmp	r3, #0
20005afe:	f000 83ad 	beq.w	2000625c <_dtoa_r+0xb04>
20005b02:	f249 73e0 	movw	r3, #38880	; 0x97e0
20005b06:	f240 0100 	movw	r1, #0
20005b0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005b0e:	2000      	movs	r0, #0
20005b10:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
20005b14:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20005b18:	f8cd c00c 	str.w	ip, [sp, #12]
20005b1c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20005b20:	f7fd fb42 	bl	200031a8 <__aeabi_ddiv>
20005b24:	4642      	mov	r2, r8
20005b26:	464b      	mov	r3, r9
20005b28:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005b2a:	f7fd f85f 	bl	20002bec <__aeabi_dsub>
20005b2e:	4680      	mov	r8, r0
20005b30:	4689      	mov	r9, r1
20005b32:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005b36:	f7fd fc1f 	bl	20003378 <__aeabi_d2iz>
20005b3a:	4607      	mov	r7, r0
20005b3c:	f7fd f9a4 	bl	20002e88 <__aeabi_i2d>
20005b40:	4602      	mov	r2, r0
20005b42:	460b      	mov	r3, r1
20005b44:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005b48:	f7fd f850 	bl	20002bec <__aeabi_dsub>
20005b4c:	f107 0330 	add.w	r3, r7, #48	; 0x30
20005b50:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005b54:	4640      	mov	r0, r8
20005b56:	f805 3b01 	strb.w	r3, [r5], #1
20005b5a:	4649      	mov	r1, r9
20005b5c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005b60:	f003 f9ca 	bl	20008ef8 <__aeabi_dcmpgt>
20005b64:	2800      	cmp	r0, #0
20005b66:	f040 8213 	bne.w	20005f90 <_dtoa_r+0x838>
20005b6a:	f240 0100 	movw	r1, #0
20005b6e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005b72:	2000      	movs	r0, #0
20005b74:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20005b78:	f7fd f838 	bl	20002bec <__aeabi_dsub>
20005b7c:	4602      	mov	r2, r0
20005b7e:	460b      	mov	r3, r1
20005b80:	4640      	mov	r0, r8
20005b82:	4649      	mov	r1, r9
20005b84:	f003 f9b8 	bl	20008ef8 <__aeabi_dcmpgt>
20005b88:	f8dd c00c 	ldr.w	ip, [sp, #12]
20005b8c:	2800      	cmp	r0, #0
20005b8e:	f040 83e7 	bne.w	20006360 <_dtoa_r+0xc08>
20005b92:	f1bc 0f01 	cmp.w	ip, #1
20005b96:	f340 8082 	ble.w	20005c9e <_dtoa_r+0x546>
20005b9a:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
20005b9e:	2701      	movs	r7, #1
20005ba0:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
20005ba4:	961d      	str	r6, [sp, #116]	; 0x74
20005ba6:	4666      	mov	r6, ip
20005ba8:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
20005bac:	940c      	str	r4, [sp, #48]	; 0x30
20005bae:	e010      	b.n	20005bd2 <_dtoa_r+0x47a>
20005bb0:	f240 0100 	movw	r1, #0
20005bb4:	2000      	movs	r0, #0
20005bb6:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20005bba:	f7fd f817 	bl	20002bec <__aeabi_dsub>
20005bbe:	4642      	mov	r2, r8
20005bc0:	464b      	mov	r3, r9
20005bc2:	f003 f97b 	bl	20008ebc <__aeabi_dcmplt>
20005bc6:	2800      	cmp	r0, #0
20005bc8:	f040 83c7 	bne.w	2000635a <_dtoa_r+0xc02>
20005bcc:	42b7      	cmp	r7, r6
20005bce:	f280 848b 	bge.w	200064e8 <_dtoa_r+0xd90>
20005bd2:	f240 0300 	movw	r3, #0
20005bd6:	4640      	mov	r0, r8
20005bd8:	4649      	mov	r1, r9
20005bda:	2200      	movs	r2, #0
20005bdc:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005be0:	3501      	adds	r5, #1
20005be2:	f7fd f9b7 	bl	20002f54 <__aeabi_dmul>
20005be6:	f240 0300 	movw	r3, #0
20005bea:	2200      	movs	r2, #0
20005bec:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005bf0:	4680      	mov	r8, r0
20005bf2:	4689      	mov	r9, r1
20005bf4:	4650      	mov	r0, sl
20005bf6:	4659      	mov	r1, fp
20005bf8:	f7fd f9ac 	bl	20002f54 <__aeabi_dmul>
20005bfc:	468b      	mov	fp, r1
20005bfe:	4682      	mov	sl, r0
20005c00:	f7fd fbba 	bl	20003378 <__aeabi_d2iz>
20005c04:	4604      	mov	r4, r0
20005c06:	f7fd f93f 	bl	20002e88 <__aeabi_i2d>
20005c0a:	3430      	adds	r4, #48	; 0x30
20005c0c:	4602      	mov	r2, r0
20005c0e:	460b      	mov	r3, r1
20005c10:	4650      	mov	r0, sl
20005c12:	4659      	mov	r1, fp
20005c14:	f7fc ffea 	bl	20002bec <__aeabi_dsub>
20005c18:	9a10      	ldr	r2, [sp, #64]	; 0x40
20005c1a:	464b      	mov	r3, r9
20005c1c:	55d4      	strb	r4, [r2, r7]
20005c1e:	4642      	mov	r2, r8
20005c20:	3701      	adds	r7, #1
20005c22:	4682      	mov	sl, r0
20005c24:	468b      	mov	fp, r1
20005c26:	f003 f949 	bl	20008ebc <__aeabi_dcmplt>
20005c2a:	4652      	mov	r2, sl
20005c2c:	465b      	mov	r3, fp
20005c2e:	2800      	cmp	r0, #0
20005c30:	d0be      	beq.n	20005bb0 <_dtoa_r+0x458>
20005c32:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20005c36:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20005c38:	e1aa      	b.n	20005f90 <_dtoa_r+0x838>
20005c3a:	4640      	mov	r0, r8
20005c3c:	f7fd f924 	bl	20002e88 <__aeabi_i2d>
20005c40:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005c44:	f7fd f986 	bl	20002f54 <__aeabi_dmul>
20005c48:	f240 0300 	movw	r3, #0
20005c4c:	2200      	movs	r2, #0
20005c4e:	f2c4 031c 	movt	r3, #16412	; 0x401c
20005c52:	f7fc ffcd 	bl	20002bf0 <__adddf3>
20005c56:	9a08      	ldr	r2, [sp, #32]
20005c58:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
20005c5c:	4680      	mov	r8, r0
20005c5e:	46a9      	mov	r9, r5
20005c60:	2a00      	cmp	r2, #0
20005c62:	f040 82ec 	bne.w	2000623e <_dtoa_r+0xae6>
20005c66:	f240 0300 	movw	r3, #0
20005c6a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005c6e:	2200      	movs	r2, #0
20005c70:	f2c4 0314 	movt	r3, #16404	; 0x4014
20005c74:	f7fc ffba 	bl	20002bec <__aeabi_dsub>
20005c78:	4642      	mov	r2, r8
20005c7a:	462b      	mov	r3, r5
20005c7c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005c80:	f003 f93a 	bl	20008ef8 <__aeabi_dcmpgt>
20005c84:	2800      	cmp	r0, #0
20005c86:	f040 824a 	bne.w	2000611e <_dtoa_r+0x9c6>
20005c8a:	4642      	mov	r2, r8
20005c8c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005c90:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
20005c94:	f003 f912 	bl	20008ebc <__aeabi_dcmplt>
20005c98:	2800      	cmp	r0, #0
20005c9a:	f040 81d5 	bne.w	20006048 <_dtoa_r+0x8f0>
20005c9e:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
20005ca2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20005ca4:	ea6f 0703 	mvn.w	r7, r3
20005ca8:	ea4f 77d7 	mov.w	r7, r7, lsr #31
20005cac:	2e0e      	cmp	r6, #14
20005cae:	bfcc      	ite	gt
20005cb0:	2700      	movgt	r7, #0
20005cb2:	f007 0701 	andle.w	r7, r7, #1
20005cb6:	2f00      	cmp	r7, #0
20005cb8:	f000 80b7 	beq.w	20005e2a <_dtoa_r+0x6d2>
20005cbc:	982b      	ldr	r0, [sp, #172]	; 0xac
20005cbe:	f249 73e0 	movw	r3, #38880	; 0x97e0
20005cc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005cc6:	9908      	ldr	r1, [sp, #32]
20005cc8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20005ccc:	0fc2      	lsrs	r2, r0, #31
20005cce:	2900      	cmp	r1, #0
20005cd0:	bfcc      	ite	gt
20005cd2:	2200      	movgt	r2, #0
20005cd4:	f002 0201 	andle.w	r2, r2, #1
20005cd8:	e9d3 0100 	ldrd	r0, r1, [r3]
20005cdc:	e9cd 0104 	strd	r0, r1, [sp, #16]
20005ce0:	2a00      	cmp	r2, #0
20005ce2:	f040 81a0 	bne.w	20006026 <_dtoa_r+0x8ce>
20005ce6:	4602      	mov	r2, r0
20005ce8:	460b      	mov	r3, r1
20005cea:	4640      	mov	r0, r8
20005cec:	4649      	mov	r1, r9
20005cee:	f7fd fa5b 	bl	200031a8 <__aeabi_ddiv>
20005cf2:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005cf4:	f7fd fb40 	bl	20003378 <__aeabi_d2iz>
20005cf8:	4682      	mov	sl, r0
20005cfa:	f7fd f8c5 	bl	20002e88 <__aeabi_i2d>
20005cfe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20005d02:	f7fd f927 	bl	20002f54 <__aeabi_dmul>
20005d06:	4602      	mov	r2, r0
20005d08:	460b      	mov	r3, r1
20005d0a:	4640      	mov	r0, r8
20005d0c:	4649      	mov	r1, r9
20005d0e:	f7fc ff6d 	bl	20002bec <__aeabi_dsub>
20005d12:	f10a 0330 	add.w	r3, sl, #48	; 0x30
20005d16:	f805 3b01 	strb.w	r3, [r5], #1
20005d1a:	9a08      	ldr	r2, [sp, #32]
20005d1c:	2a01      	cmp	r2, #1
20005d1e:	4680      	mov	r8, r0
20005d20:	4689      	mov	r9, r1
20005d22:	d052      	beq.n	20005dca <_dtoa_r+0x672>
20005d24:	f240 0300 	movw	r3, #0
20005d28:	2200      	movs	r2, #0
20005d2a:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005d2e:	f7fd f911 	bl	20002f54 <__aeabi_dmul>
20005d32:	2200      	movs	r2, #0
20005d34:	2300      	movs	r3, #0
20005d36:	e9cd 0106 	strd	r0, r1, [sp, #24]
20005d3a:	f003 f8b5 	bl	20008ea8 <__aeabi_dcmpeq>
20005d3e:	2800      	cmp	r0, #0
20005d40:	f040 81eb 	bne.w	2000611a <_dtoa_r+0x9c2>
20005d44:	9810      	ldr	r0, [sp, #64]	; 0x40
20005d46:	f04f 0801 	mov.w	r8, #1
20005d4a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
20005d4e:	46a3      	mov	fp, r4
20005d50:	1c87      	adds	r7, r0, #2
20005d52:	960f      	str	r6, [sp, #60]	; 0x3c
20005d54:	f8dd 9020 	ldr.w	r9, [sp, #32]
20005d58:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
20005d5c:	e00a      	b.n	20005d74 <_dtoa_r+0x61c>
20005d5e:	f7fd f8f9 	bl	20002f54 <__aeabi_dmul>
20005d62:	2200      	movs	r2, #0
20005d64:	2300      	movs	r3, #0
20005d66:	4604      	mov	r4, r0
20005d68:	460d      	mov	r5, r1
20005d6a:	f003 f89d 	bl	20008ea8 <__aeabi_dcmpeq>
20005d6e:	2800      	cmp	r0, #0
20005d70:	f040 81ce 	bne.w	20006110 <_dtoa_r+0x9b8>
20005d74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20005d78:	4620      	mov	r0, r4
20005d7a:	4629      	mov	r1, r5
20005d7c:	f108 0801 	add.w	r8, r8, #1
20005d80:	f7fd fa12 	bl	200031a8 <__aeabi_ddiv>
20005d84:	463e      	mov	r6, r7
20005d86:	f7fd faf7 	bl	20003378 <__aeabi_d2iz>
20005d8a:	4682      	mov	sl, r0
20005d8c:	f7fd f87c 	bl	20002e88 <__aeabi_i2d>
20005d90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20005d94:	f7fd f8de 	bl	20002f54 <__aeabi_dmul>
20005d98:	4602      	mov	r2, r0
20005d9a:	460b      	mov	r3, r1
20005d9c:	4620      	mov	r0, r4
20005d9e:	4629      	mov	r1, r5
20005da0:	f7fc ff24 	bl	20002bec <__aeabi_dsub>
20005da4:	2200      	movs	r2, #0
20005da6:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
20005daa:	f807 cc01 	strb.w	ip, [r7, #-1]
20005dae:	3701      	adds	r7, #1
20005db0:	45c1      	cmp	r9, r8
20005db2:	f240 0300 	movw	r3, #0
20005db6:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005dba:	d1d0      	bne.n	20005d5e <_dtoa_r+0x606>
20005dbc:	4635      	mov	r5, r6
20005dbe:	465c      	mov	r4, fp
20005dc0:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20005dc2:	4680      	mov	r8, r0
20005dc4:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20005dc8:	4689      	mov	r9, r1
20005dca:	4642      	mov	r2, r8
20005dcc:	464b      	mov	r3, r9
20005dce:	4640      	mov	r0, r8
20005dd0:	4649      	mov	r1, r9
20005dd2:	f7fc ff0d 	bl	20002bf0 <__adddf3>
20005dd6:	4680      	mov	r8, r0
20005dd8:	4689      	mov	r9, r1
20005dda:	4642      	mov	r2, r8
20005ddc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20005de0:	464b      	mov	r3, r9
20005de2:	f003 f86b 	bl	20008ebc <__aeabi_dcmplt>
20005de6:	b960      	cbnz	r0, 20005e02 <_dtoa_r+0x6aa>
20005de8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20005dec:	4642      	mov	r2, r8
20005dee:	464b      	mov	r3, r9
20005df0:	f003 f85a 	bl	20008ea8 <__aeabi_dcmpeq>
20005df4:	2800      	cmp	r0, #0
20005df6:	f000 8190 	beq.w	2000611a <_dtoa_r+0x9c2>
20005dfa:	f01a 0f01 	tst.w	sl, #1
20005dfe:	f000 818c 	beq.w	2000611a <_dtoa_r+0x9c2>
20005e02:	9910      	ldr	r1, [sp, #64]	; 0x40
20005e04:	e000      	b.n	20005e08 <_dtoa_r+0x6b0>
20005e06:	461d      	mov	r5, r3
20005e08:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20005e0c:	1e6b      	subs	r3, r5, #1
20005e0e:	2a39      	cmp	r2, #57	; 0x39
20005e10:	f040 8367 	bne.w	200064e2 <_dtoa_r+0xd8a>
20005e14:	428b      	cmp	r3, r1
20005e16:	d1f6      	bne.n	20005e06 <_dtoa_r+0x6ae>
20005e18:	9910      	ldr	r1, [sp, #64]	; 0x40
20005e1a:	2330      	movs	r3, #48	; 0x30
20005e1c:	3601      	adds	r6, #1
20005e1e:	2231      	movs	r2, #49	; 0x31
20005e20:	700b      	strb	r3, [r1, #0]
20005e22:	9b10      	ldr	r3, [sp, #64]	; 0x40
20005e24:	701a      	strb	r2, [r3, #0]
20005e26:	9612      	str	r6, [sp, #72]	; 0x48
20005e28:	e0b2      	b.n	20005f90 <_dtoa_r+0x838>
20005e2a:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005e2c:	2a00      	cmp	r2, #0
20005e2e:	f040 80df 	bne.w	20005ff0 <_dtoa_r+0x898>
20005e32:	9f15      	ldr	r7, [sp, #84]	; 0x54
20005e34:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005e36:	920c      	str	r2, [sp, #48]	; 0x30
20005e38:	2d00      	cmp	r5, #0
20005e3a:	bfd4      	ite	le
20005e3c:	2300      	movle	r3, #0
20005e3e:	2301      	movgt	r3, #1
20005e40:	f1ba 0f00 	cmp.w	sl, #0
20005e44:	bfd4      	ite	le
20005e46:	2300      	movle	r3, #0
20005e48:	f003 0301 	andgt.w	r3, r3, #1
20005e4c:	b14b      	cbz	r3, 20005e62 <_dtoa_r+0x70a>
20005e4e:	45aa      	cmp	sl, r5
20005e50:	bfb4      	ite	lt
20005e52:	4653      	movlt	r3, sl
20005e54:	462b      	movge	r3, r5
20005e56:	980f      	ldr	r0, [sp, #60]	; 0x3c
20005e58:	ebc3 0a0a 	rsb	sl, r3, sl
20005e5c:	1aed      	subs	r5, r5, r3
20005e5e:	1ac0      	subs	r0, r0, r3
20005e60:	900f      	str	r0, [sp, #60]	; 0x3c
20005e62:	9915      	ldr	r1, [sp, #84]	; 0x54
20005e64:	2900      	cmp	r1, #0
20005e66:	dd1c      	ble.n	20005ea2 <_dtoa_r+0x74a>
20005e68:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005e6a:	2a00      	cmp	r2, #0
20005e6c:	f000 82e9 	beq.w	20006442 <_dtoa_r+0xcea>
20005e70:	2f00      	cmp	r7, #0
20005e72:	dd12      	ble.n	20005e9a <_dtoa_r+0x742>
20005e74:	990c      	ldr	r1, [sp, #48]	; 0x30
20005e76:	463a      	mov	r2, r7
20005e78:	4620      	mov	r0, r4
20005e7a:	f002 f96b 	bl	20008154 <__pow5mult>
20005e7e:	465a      	mov	r2, fp
20005e80:	900c      	str	r0, [sp, #48]	; 0x30
20005e82:	4620      	mov	r0, r4
20005e84:	990c      	ldr	r1, [sp, #48]	; 0x30
20005e86:	f002 f87d 	bl	20007f84 <__multiply>
20005e8a:	4659      	mov	r1, fp
20005e8c:	4603      	mov	r3, r0
20005e8e:	4620      	mov	r0, r4
20005e90:	9303      	str	r3, [sp, #12]
20005e92:	f001 fee3 	bl	20007c5c <_Bfree>
20005e96:	9b03      	ldr	r3, [sp, #12]
20005e98:	469b      	mov	fp, r3
20005e9a:	9b15      	ldr	r3, [sp, #84]	; 0x54
20005e9c:	1bda      	subs	r2, r3, r7
20005e9e:	f040 8311 	bne.w	200064c4 <_dtoa_r+0xd6c>
20005ea2:	2101      	movs	r1, #1
20005ea4:	4620      	mov	r0, r4
20005ea6:	f002 f907 	bl	200080b8 <__i2b>
20005eaa:	9006      	str	r0, [sp, #24]
20005eac:	9817      	ldr	r0, [sp, #92]	; 0x5c
20005eae:	2800      	cmp	r0, #0
20005eb0:	dd05      	ble.n	20005ebe <_dtoa_r+0x766>
20005eb2:	9906      	ldr	r1, [sp, #24]
20005eb4:	4620      	mov	r0, r4
20005eb6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20005eb8:	f002 f94c 	bl	20008154 <__pow5mult>
20005ebc:	9006      	str	r0, [sp, #24]
20005ebe:	992a      	ldr	r1, [sp, #168]	; 0xa8
20005ec0:	2901      	cmp	r1, #1
20005ec2:	f340 810a 	ble.w	200060da <_dtoa_r+0x982>
20005ec6:	2700      	movs	r7, #0
20005ec8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20005eca:	2b00      	cmp	r3, #0
20005ecc:	f040 8261 	bne.w	20006392 <_dtoa_r+0xc3a>
20005ed0:	2301      	movs	r3, #1
20005ed2:	4453      	add	r3, sl
20005ed4:	f013 031f 	ands.w	r3, r3, #31
20005ed8:	f040 812a 	bne.w	20006130 <_dtoa_r+0x9d8>
20005edc:	231c      	movs	r3, #28
20005ede:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20005ee0:	449a      	add	sl, r3
20005ee2:	18ed      	adds	r5, r5, r3
20005ee4:	18d2      	adds	r2, r2, r3
20005ee6:	920f      	str	r2, [sp, #60]	; 0x3c
20005ee8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20005eea:	2b00      	cmp	r3, #0
20005eec:	dd05      	ble.n	20005efa <_dtoa_r+0x7a2>
20005eee:	4659      	mov	r1, fp
20005ef0:	461a      	mov	r2, r3
20005ef2:	4620      	mov	r0, r4
20005ef4:	f001 ffe8 	bl	20007ec8 <__lshift>
20005ef8:	4683      	mov	fp, r0
20005efa:	f1ba 0f00 	cmp.w	sl, #0
20005efe:	dd05      	ble.n	20005f0c <_dtoa_r+0x7b4>
20005f00:	9906      	ldr	r1, [sp, #24]
20005f02:	4652      	mov	r2, sl
20005f04:	4620      	mov	r0, r4
20005f06:	f001 ffdf 	bl	20007ec8 <__lshift>
20005f0a:	9006      	str	r0, [sp, #24]
20005f0c:	9818      	ldr	r0, [sp, #96]	; 0x60
20005f0e:	2800      	cmp	r0, #0
20005f10:	f040 8229 	bne.w	20006366 <_dtoa_r+0xc0e>
20005f14:	982a      	ldr	r0, [sp, #168]	; 0xa8
20005f16:	9908      	ldr	r1, [sp, #32]
20005f18:	2802      	cmp	r0, #2
20005f1a:	bfd4      	ite	le
20005f1c:	2300      	movle	r3, #0
20005f1e:	2301      	movgt	r3, #1
20005f20:	2900      	cmp	r1, #0
20005f22:	bfcc      	ite	gt
20005f24:	2300      	movgt	r3, #0
20005f26:	f003 0301 	andle.w	r3, r3, #1
20005f2a:	2b00      	cmp	r3, #0
20005f2c:	f000 810c 	beq.w	20006148 <_dtoa_r+0x9f0>
20005f30:	2900      	cmp	r1, #0
20005f32:	f040 808c 	bne.w	2000604e <_dtoa_r+0x8f6>
20005f36:	2205      	movs	r2, #5
20005f38:	9906      	ldr	r1, [sp, #24]
20005f3a:	9b08      	ldr	r3, [sp, #32]
20005f3c:	4620      	mov	r0, r4
20005f3e:	f002 f8c5 	bl	200080cc <__multadd>
20005f42:	9006      	str	r0, [sp, #24]
20005f44:	4658      	mov	r0, fp
20005f46:	9906      	ldr	r1, [sp, #24]
20005f48:	f001 fd4e 	bl	200079e8 <__mcmp>
20005f4c:	2800      	cmp	r0, #0
20005f4e:	dd7e      	ble.n	2000604e <_dtoa_r+0x8f6>
20005f50:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005f52:	3601      	adds	r6, #1
20005f54:	2700      	movs	r7, #0
20005f56:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20005f5a:	2331      	movs	r3, #49	; 0x31
20005f5c:	f805 3b01 	strb.w	r3, [r5], #1
20005f60:	9906      	ldr	r1, [sp, #24]
20005f62:	4620      	mov	r0, r4
20005f64:	f001 fe7a 	bl	20007c5c <_Bfree>
20005f68:	f1ba 0f00 	cmp.w	sl, #0
20005f6c:	f000 80d5 	beq.w	2000611a <_dtoa_r+0x9c2>
20005f70:	1e3b      	subs	r3, r7, #0
20005f72:	bf18      	it	ne
20005f74:	2301      	movne	r3, #1
20005f76:	4557      	cmp	r7, sl
20005f78:	bf0c      	ite	eq
20005f7a:	2300      	moveq	r3, #0
20005f7c:	f003 0301 	andne.w	r3, r3, #1
20005f80:	2b00      	cmp	r3, #0
20005f82:	f040 80d0 	bne.w	20006126 <_dtoa_r+0x9ce>
20005f86:	4651      	mov	r1, sl
20005f88:	4620      	mov	r0, r4
20005f8a:	f001 fe67 	bl	20007c5c <_Bfree>
20005f8e:	9612      	str	r6, [sp, #72]	; 0x48
20005f90:	4620      	mov	r0, r4
20005f92:	4659      	mov	r1, fp
20005f94:	f001 fe62 	bl	20007c5c <_Bfree>
20005f98:	9a12      	ldr	r2, [sp, #72]	; 0x48
20005f9a:	1c53      	adds	r3, r2, #1
20005f9c:	2200      	movs	r2, #0
20005f9e:	702a      	strb	r2, [r5, #0]
20005fa0:	982c      	ldr	r0, [sp, #176]	; 0xb0
20005fa2:	992e      	ldr	r1, [sp, #184]	; 0xb8
20005fa4:	6003      	str	r3, [r0, #0]
20005fa6:	2900      	cmp	r1, #0
20005fa8:	f000 81d4 	beq.w	20006354 <_dtoa_r+0xbfc>
20005fac:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20005fae:	9810      	ldr	r0, [sp, #64]	; 0x40
20005fb0:	6015      	str	r5, [r2, #0]
20005fb2:	e412      	b.n	200057da <_dtoa_r+0x82>
20005fb4:	2010      	movs	r0, #16
20005fb6:	f001 f889 	bl	200070cc <malloc>
20005fba:	60c6      	str	r6, [r0, #12]
20005fbc:	6046      	str	r6, [r0, #4]
20005fbe:	6086      	str	r6, [r0, #8]
20005fc0:	6006      	str	r6, [r0, #0]
20005fc2:	4606      	mov	r6, r0
20005fc4:	6260      	str	r0, [r4, #36]	; 0x24
20005fc6:	f7ff bbd2 	b.w	2000576e <_dtoa_r+0x16>
20005fca:	980f      	ldr	r0, [sp, #60]	; 0x3c
20005fcc:	4271      	negs	r1, r6
20005fce:	2200      	movs	r2, #0
20005fd0:	9115      	str	r1, [sp, #84]	; 0x54
20005fd2:	1b80      	subs	r0, r0, r6
20005fd4:	9217      	str	r2, [sp, #92]	; 0x5c
20005fd6:	900f      	str	r0, [sp, #60]	; 0x3c
20005fd8:	e48a      	b.n	200058f0 <_dtoa_r+0x198>
20005fda:	2100      	movs	r1, #0
20005fdc:	3e01      	subs	r6, #1
20005fde:	9118      	str	r1, [sp, #96]	; 0x60
20005fe0:	e472      	b.n	200058c8 <_dtoa_r+0x170>
20005fe2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20005fe6:	f04f 0802 	mov.w	r8, #2
20005fea:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
20005fee:	e521      	b.n	20005a34 <_dtoa_r+0x2dc>
20005ff0:	982a      	ldr	r0, [sp, #168]	; 0xa8
20005ff2:	2801      	cmp	r0, #1
20005ff4:	f340 826c 	ble.w	200064d0 <_dtoa_r+0xd78>
20005ff8:	9a08      	ldr	r2, [sp, #32]
20005ffa:	9815      	ldr	r0, [sp, #84]	; 0x54
20005ffc:	1e53      	subs	r3, r2, #1
20005ffe:	4298      	cmp	r0, r3
20006000:	f2c0 8258 	blt.w	200064b4 <_dtoa_r+0xd5c>
20006004:	1ac7      	subs	r7, r0, r3
20006006:	9b08      	ldr	r3, [sp, #32]
20006008:	2b00      	cmp	r3, #0
2000600a:	bfa8      	it	ge
2000600c:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
2000600e:	f2c0 8273 	blt.w	200064f8 <_dtoa_r+0xda0>
20006012:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006014:	4620      	mov	r0, r4
20006016:	2101      	movs	r1, #1
20006018:	449a      	add	sl, r3
2000601a:	18d2      	adds	r2, r2, r3
2000601c:	920f      	str	r2, [sp, #60]	; 0x3c
2000601e:	f002 f84b 	bl	200080b8 <__i2b>
20006022:	900c      	str	r0, [sp, #48]	; 0x30
20006024:	e708      	b.n	20005e38 <_dtoa_r+0x6e0>
20006026:	9b08      	ldr	r3, [sp, #32]
20006028:	b973      	cbnz	r3, 20006048 <_dtoa_r+0x8f0>
2000602a:	f240 0300 	movw	r3, #0
2000602e:	2200      	movs	r2, #0
20006030:	f2c4 0314 	movt	r3, #16404	; 0x4014
20006034:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006038:	f7fc ff8c 	bl	20002f54 <__aeabi_dmul>
2000603c:	4642      	mov	r2, r8
2000603e:	464b      	mov	r3, r9
20006040:	f002 ff50 	bl	20008ee4 <__aeabi_dcmpge>
20006044:	2800      	cmp	r0, #0
20006046:	d06a      	beq.n	2000611e <_dtoa_r+0x9c6>
20006048:	2200      	movs	r2, #0
2000604a:	9206      	str	r2, [sp, #24]
2000604c:	920c      	str	r2, [sp, #48]	; 0x30
2000604e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20006050:	2700      	movs	r7, #0
20006052:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006056:	43de      	mvns	r6, r3
20006058:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000605a:	e781      	b.n	20005f60 <_dtoa_r+0x808>
2000605c:	2100      	movs	r1, #0
2000605e:	9116      	str	r1, [sp, #88]	; 0x58
20006060:	982b      	ldr	r0, [sp, #172]	; 0xac
20006062:	2800      	cmp	r0, #0
20006064:	f340 819f 	ble.w	200063a6 <_dtoa_r+0xc4e>
20006068:	982b      	ldr	r0, [sp, #172]	; 0xac
2000606a:	4601      	mov	r1, r0
2000606c:	9011      	str	r0, [sp, #68]	; 0x44
2000606e:	9008      	str	r0, [sp, #32]
20006070:	6a65      	ldr	r5, [r4, #36]	; 0x24
20006072:	2200      	movs	r2, #0
20006074:	2917      	cmp	r1, #23
20006076:	606a      	str	r2, [r5, #4]
20006078:	f240 82ab 	bls.w	200065d2 <_dtoa_r+0xe7a>
2000607c:	2304      	movs	r3, #4
2000607e:	005b      	lsls	r3, r3, #1
20006080:	3201      	adds	r2, #1
20006082:	f103 0014 	add.w	r0, r3, #20
20006086:	4288      	cmp	r0, r1
20006088:	d9f9      	bls.n	2000607e <_dtoa_r+0x926>
2000608a:	9b08      	ldr	r3, [sp, #32]
2000608c:	606a      	str	r2, [r5, #4]
2000608e:	2b0e      	cmp	r3, #14
20006090:	bf8c      	ite	hi
20006092:	2700      	movhi	r7, #0
20006094:	f007 0701 	andls.w	r7, r7, #1
20006098:	e49d      	b.n	200059d6 <_dtoa_r+0x27e>
2000609a:	2201      	movs	r2, #1
2000609c:	9216      	str	r2, [sp, #88]	; 0x58
2000609e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
200060a0:	18f3      	adds	r3, r6, r3
200060a2:	9311      	str	r3, [sp, #68]	; 0x44
200060a4:	1c59      	adds	r1, r3, #1
200060a6:	2900      	cmp	r1, #0
200060a8:	bfc8      	it	gt
200060aa:	9108      	strgt	r1, [sp, #32]
200060ac:	dce0      	bgt.n	20006070 <_dtoa_r+0x918>
200060ae:	290e      	cmp	r1, #14
200060b0:	bf8c      	ite	hi
200060b2:	2700      	movhi	r7, #0
200060b4:	f007 0701 	andls.w	r7, r7, #1
200060b8:	9108      	str	r1, [sp, #32]
200060ba:	e489      	b.n	200059d0 <_dtoa_r+0x278>
200060bc:	2301      	movs	r3, #1
200060be:	9316      	str	r3, [sp, #88]	; 0x58
200060c0:	e7ce      	b.n	20006060 <_dtoa_r+0x908>
200060c2:	2200      	movs	r2, #0
200060c4:	9216      	str	r2, [sp, #88]	; 0x58
200060c6:	e7ea      	b.n	2000609e <_dtoa_r+0x946>
200060c8:	f04f 33ff 	mov.w	r3, #4294967295
200060cc:	2700      	movs	r7, #0
200060ce:	2001      	movs	r0, #1
200060d0:	9311      	str	r3, [sp, #68]	; 0x44
200060d2:	9016      	str	r0, [sp, #88]	; 0x58
200060d4:	9308      	str	r3, [sp, #32]
200060d6:	972b      	str	r7, [sp, #172]	; 0xac
200060d8:	e47a      	b.n	200059d0 <_dtoa_r+0x278>
200060da:	f1b8 0f00 	cmp.w	r8, #0
200060de:	f47f aef2 	bne.w	20005ec6 <_dtoa_r+0x76e>
200060e2:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
200060e6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
200060ea:	2b00      	cmp	r3, #0
200060ec:	f47f aeeb 	bne.w	20005ec6 <_dtoa_r+0x76e>
200060f0:	f240 0300 	movw	r3, #0
200060f4:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
200060f8:	ea09 0303 	and.w	r3, r9, r3
200060fc:	2b00      	cmp	r3, #0
200060fe:	f43f aee2 	beq.w	20005ec6 <_dtoa_r+0x76e>
20006102:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006104:	f10a 0a01 	add.w	sl, sl, #1
20006108:	2701      	movs	r7, #1
2000610a:	3201      	adds	r2, #1
2000610c:	920f      	str	r2, [sp, #60]	; 0x3c
2000610e:	e6db      	b.n	20005ec8 <_dtoa_r+0x770>
20006110:	4635      	mov	r5, r6
20006112:	465c      	mov	r4, fp
20006114:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20006116:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
2000611a:	9612      	str	r6, [sp, #72]	; 0x48
2000611c:	e738      	b.n	20005f90 <_dtoa_r+0x838>
2000611e:	2000      	movs	r0, #0
20006120:	9006      	str	r0, [sp, #24]
20006122:	900c      	str	r0, [sp, #48]	; 0x30
20006124:	e714      	b.n	20005f50 <_dtoa_r+0x7f8>
20006126:	4639      	mov	r1, r7
20006128:	4620      	mov	r0, r4
2000612a:	f001 fd97 	bl	20007c5c <_Bfree>
2000612e:	e72a      	b.n	20005f86 <_dtoa_r+0x82e>
20006130:	f1c3 0320 	rsb	r3, r3, #32
20006134:	2b04      	cmp	r3, #4
20006136:	f340 8254 	ble.w	200065e2 <_dtoa_r+0xe8a>
2000613a:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000613c:	3b04      	subs	r3, #4
2000613e:	449a      	add	sl, r3
20006140:	18ed      	adds	r5, r5, r3
20006142:	18c9      	adds	r1, r1, r3
20006144:	910f      	str	r1, [sp, #60]	; 0x3c
20006146:	e6cf      	b.n	20005ee8 <_dtoa_r+0x790>
20006148:	9916      	ldr	r1, [sp, #88]	; 0x58
2000614a:	2900      	cmp	r1, #0
2000614c:	f000 8131 	beq.w	200063b2 <_dtoa_r+0xc5a>
20006150:	2d00      	cmp	r5, #0
20006152:	dd05      	ble.n	20006160 <_dtoa_r+0xa08>
20006154:	990c      	ldr	r1, [sp, #48]	; 0x30
20006156:	462a      	mov	r2, r5
20006158:	4620      	mov	r0, r4
2000615a:	f001 feb5 	bl	20007ec8 <__lshift>
2000615e:	900c      	str	r0, [sp, #48]	; 0x30
20006160:	2f00      	cmp	r7, #0
20006162:	f040 81ea 	bne.w	2000653a <_dtoa_r+0xde2>
20006166:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
2000616a:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000616c:	2301      	movs	r3, #1
2000616e:	f008 0001 	and.w	r0, r8, #1
20006172:	9f0c      	ldr	r7, [sp, #48]	; 0x30
20006174:	9011      	str	r0, [sp, #68]	; 0x44
20006176:	950f      	str	r5, [sp, #60]	; 0x3c
20006178:	461d      	mov	r5, r3
2000617a:	960c      	str	r6, [sp, #48]	; 0x30
2000617c:	9906      	ldr	r1, [sp, #24]
2000617e:	4658      	mov	r0, fp
20006180:	f7ff fa5a 	bl	20005638 <quorem>
20006184:	4639      	mov	r1, r7
20006186:	3030      	adds	r0, #48	; 0x30
20006188:	900b      	str	r0, [sp, #44]	; 0x2c
2000618a:	4658      	mov	r0, fp
2000618c:	f001 fc2c 	bl	200079e8 <__mcmp>
20006190:	9906      	ldr	r1, [sp, #24]
20006192:	4652      	mov	r2, sl
20006194:	4606      	mov	r6, r0
20006196:	4620      	mov	r0, r4
20006198:	f001 fe1a 	bl	20007dd0 <__mdiff>
2000619c:	68c3      	ldr	r3, [r0, #12]
2000619e:	4680      	mov	r8, r0
200061a0:	2b00      	cmp	r3, #0
200061a2:	d03d      	beq.n	20006220 <_dtoa_r+0xac8>
200061a4:	f04f 0901 	mov.w	r9, #1
200061a8:	4641      	mov	r1, r8
200061aa:	4620      	mov	r0, r4
200061ac:	f001 fd56 	bl	20007c5c <_Bfree>
200061b0:	992a      	ldr	r1, [sp, #168]	; 0xa8
200061b2:	ea59 0101 	orrs.w	r1, r9, r1
200061b6:	d103      	bne.n	200061c0 <_dtoa_r+0xa68>
200061b8:	9a11      	ldr	r2, [sp, #68]	; 0x44
200061ba:	2a00      	cmp	r2, #0
200061bc:	f000 81eb 	beq.w	20006596 <_dtoa_r+0xe3e>
200061c0:	2e00      	cmp	r6, #0
200061c2:	f2c0 819e 	blt.w	20006502 <_dtoa_r+0xdaa>
200061c6:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
200061c8:	4332      	orrs	r2, r6
200061ca:	d103      	bne.n	200061d4 <_dtoa_r+0xa7c>
200061cc:	9b11      	ldr	r3, [sp, #68]	; 0x44
200061ce:	2b00      	cmp	r3, #0
200061d0:	f000 8197 	beq.w	20006502 <_dtoa_r+0xdaa>
200061d4:	f1b9 0f00 	cmp.w	r9, #0
200061d8:	f300 81ce 	bgt.w	20006578 <_dtoa_r+0xe20>
200061dc:	990f      	ldr	r1, [sp, #60]	; 0x3c
200061de:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200061e0:	f801 2b01 	strb.w	r2, [r1], #1
200061e4:	9b08      	ldr	r3, [sp, #32]
200061e6:	910f      	str	r1, [sp, #60]	; 0x3c
200061e8:	429d      	cmp	r5, r3
200061ea:	f000 81c2 	beq.w	20006572 <_dtoa_r+0xe1a>
200061ee:	4659      	mov	r1, fp
200061f0:	220a      	movs	r2, #10
200061f2:	2300      	movs	r3, #0
200061f4:	4620      	mov	r0, r4
200061f6:	f001 ff69 	bl	200080cc <__multadd>
200061fa:	4557      	cmp	r7, sl
200061fc:	4639      	mov	r1, r7
200061fe:	4683      	mov	fp, r0
20006200:	d014      	beq.n	2000622c <_dtoa_r+0xad4>
20006202:	220a      	movs	r2, #10
20006204:	2300      	movs	r3, #0
20006206:	4620      	mov	r0, r4
20006208:	3501      	adds	r5, #1
2000620a:	f001 ff5f 	bl	200080cc <__multadd>
2000620e:	4651      	mov	r1, sl
20006210:	220a      	movs	r2, #10
20006212:	2300      	movs	r3, #0
20006214:	4607      	mov	r7, r0
20006216:	4620      	mov	r0, r4
20006218:	f001 ff58 	bl	200080cc <__multadd>
2000621c:	4682      	mov	sl, r0
2000621e:	e7ad      	b.n	2000617c <_dtoa_r+0xa24>
20006220:	4658      	mov	r0, fp
20006222:	4641      	mov	r1, r8
20006224:	f001 fbe0 	bl	200079e8 <__mcmp>
20006228:	4681      	mov	r9, r0
2000622a:	e7bd      	b.n	200061a8 <_dtoa_r+0xa50>
2000622c:	4620      	mov	r0, r4
2000622e:	220a      	movs	r2, #10
20006230:	2300      	movs	r3, #0
20006232:	3501      	adds	r5, #1
20006234:	f001 ff4a 	bl	200080cc <__multadd>
20006238:	4607      	mov	r7, r0
2000623a:	4682      	mov	sl, r0
2000623c:	e79e      	b.n	2000617c <_dtoa_r+0xa24>
2000623e:	9612      	str	r6, [sp, #72]	; 0x48
20006240:	f8dd c020 	ldr.w	ip, [sp, #32]
20006244:	e459      	b.n	20005afa <_dtoa_r+0x3a2>
20006246:	4275      	negs	r5, r6
20006248:	2d00      	cmp	r5, #0
2000624a:	f040 8101 	bne.w	20006450 <_dtoa_r+0xcf8>
2000624e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006252:	f04f 0802 	mov.w	r8, #2
20006256:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000625a:	e40c      	b.n	20005a76 <_dtoa_r+0x31e>
2000625c:	f249 71e0 	movw	r1, #38880	; 0x97e0
20006260:	4642      	mov	r2, r8
20006262:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006266:	464b      	mov	r3, r9
20006268:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
2000626c:	f8cd c00c 	str.w	ip, [sp, #12]
20006270:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006272:	e951 0102 	ldrd	r0, r1, [r1, #-8]
20006276:	f7fc fe6d 	bl	20002f54 <__aeabi_dmul>
2000627a:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
2000627e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006282:	f7fd f879 	bl	20003378 <__aeabi_d2iz>
20006286:	4607      	mov	r7, r0
20006288:	f7fc fdfe 	bl	20002e88 <__aeabi_i2d>
2000628c:	460b      	mov	r3, r1
2000628e:	4602      	mov	r2, r0
20006290:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006294:	f7fc fcaa 	bl	20002bec <__aeabi_dsub>
20006298:	f107 0330 	add.w	r3, r7, #48	; 0x30
2000629c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200062a0:	f805 3b01 	strb.w	r3, [r5], #1
200062a4:	f8dd c00c 	ldr.w	ip, [sp, #12]
200062a8:	f1bc 0f01 	cmp.w	ip, #1
200062ac:	d029      	beq.n	20006302 <_dtoa_r+0xbaa>
200062ae:	46d1      	mov	r9, sl
200062b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200062b4:	46b2      	mov	sl, r6
200062b6:	9e10      	ldr	r6, [sp, #64]	; 0x40
200062b8:	951c      	str	r5, [sp, #112]	; 0x70
200062ba:	2701      	movs	r7, #1
200062bc:	4665      	mov	r5, ip
200062be:	46a0      	mov	r8, r4
200062c0:	f240 0300 	movw	r3, #0
200062c4:	2200      	movs	r2, #0
200062c6:	f2c4 0324 	movt	r3, #16420	; 0x4024
200062ca:	f7fc fe43 	bl	20002f54 <__aeabi_dmul>
200062ce:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200062d2:	f7fd f851 	bl	20003378 <__aeabi_d2iz>
200062d6:	4604      	mov	r4, r0
200062d8:	f7fc fdd6 	bl	20002e88 <__aeabi_i2d>
200062dc:	3430      	adds	r4, #48	; 0x30
200062de:	4602      	mov	r2, r0
200062e0:	460b      	mov	r3, r1
200062e2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200062e6:	f7fc fc81 	bl	20002bec <__aeabi_dsub>
200062ea:	55f4      	strb	r4, [r6, r7]
200062ec:	3701      	adds	r7, #1
200062ee:	42af      	cmp	r7, r5
200062f0:	d1e6      	bne.n	200062c0 <_dtoa_r+0xb68>
200062f2:	9d1c      	ldr	r5, [sp, #112]	; 0x70
200062f4:	3f01      	subs	r7, #1
200062f6:	4656      	mov	r6, sl
200062f8:	4644      	mov	r4, r8
200062fa:	46ca      	mov	sl, r9
200062fc:	19ed      	adds	r5, r5, r7
200062fe:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006302:	f240 0300 	movw	r3, #0
20006306:	2200      	movs	r2, #0
20006308:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
2000630c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20006310:	f7fc fc6e 	bl	20002bf0 <__adddf3>
20006314:	4602      	mov	r2, r0
20006316:	460b      	mov	r3, r1
20006318:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000631c:	f002 fdec 	bl	20008ef8 <__aeabi_dcmpgt>
20006320:	b9f0      	cbnz	r0, 20006360 <_dtoa_r+0xc08>
20006322:	f240 0100 	movw	r1, #0
20006326:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
2000632a:	2000      	movs	r0, #0
2000632c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20006330:	f7fc fc5c 	bl	20002bec <__aeabi_dsub>
20006334:	4602      	mov	r2, r0
20006336:	460b      	mov	r3, r1
20006338:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000633c:	f002 fdbe 	bl	20008ebc <__aeabi_dcmplt>
20006340:	2800      	cmp	r0, #0
20006342:	f43f acac 	beq.w	20005c9e <_dtoa_r+0x546>
20006346:	462b      	mov	r3, r5
20006348:	461d      	mov	r5, r3
2000634a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
2000634e:	2a30      	cmp	r2, #48	; 0x30
20006350:	d0fa      	beq.n	20006348 <_dtoa_r+0xbf0>
20006352:	e61d      	b.n	20005f90 <_dtoa_r+0x838>
20006354:	9810      	ldr	r0, [sp, #64]	; 0x40
20006356:	f7ff ba40 	b.w	200057da <_dtoa_r+0x82>
2000635a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
2000635e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20006360:	9e12      	ldr	r6, [sp, #72]	; 0x48
20006362:	9910      	ldr	r1, [sp, #64]	; 0x40
20006364:	e550      	b.n	20005e08 <_dtoa_r+0x6b0>
20006366:	4658      	mov	r0, fp
20006368:	9906      	ldr	r1, [sp, #24]
2000636a:	f001 fb3d 	bl	200079e8 <__mcmp>
2000636e:	2800      	cmp	r0, #0
20006370:	f6bf add0 	bge.w	20005f14 <_dtoa_r+0x7bc>
20006374:	4659      	mov	r1, fp
20006376:	4620      	mov	r0, r4
20006378:	220a      	movs	r2, #10
2000637a:	2300      	movs	r3, #0
2000637c:	f001 fea6 	bl	200080cc <__multadd>
20006380:	9916      	ldr	r1, [sp, #88]	; 0x58
20006382:	3e01      	subs	r6, #1
20006384:	4683      	mov	fp, r0
20006386:	2900      	cmp	r1, #0
20006388:	f040 8119 	bne.w	200065be <_dtoa_r+0xe66>
2000638c:	9a11      	ldr	r2, [sp, #68]	; 0x44
2000638e:	9208      	str	r2, [sp, #32]
20006390:	e5c0      	b.n	20005f14 <_dtoa_r+0x7bc>
20006392:	9806      	ldr	r0, [sp, #24]
20006394:	6903      	ldr	r3, [r0, #16]
20006396:	eb00 0383 	add.w	r3, r0, r3, lsl #2
2000639a:	6918      	ldr	r0, [r3, #16]
2000639c:	f001 fad2 	bl	20007944 <__hi0bits>
200063a0:	f1c0 0320 	rsb	r3, r0, #32
200063a4:	e595      	b.n	20005ed2 <_dtoa_r+0x77a>
200063a6:	2101      	movs	r1, #1
200063a8:	9111      	str	r1, [sp, #68]	; 0x44
200063aa:	9108      	str	r1, [sp, #32]
200063ac:	912b      	str	r1, [sp, #172]	; 0xac
200063ae:	f7ff bb0f 	b.w	200059d0 <_dtoa_r+0x278>
200063b2:	9d10      	ldr	r5, [sp, #64]	; 0x40
200063b4:	46b1      	mov	r9, r6
200063b6:	9f16      	ldr	r7, [sp, #88]	; 0x58
200063b8:	46aa      	mov	sl, r5
200063ba:	f8dd 8018 	ldr.w	r8, [sp, #24]
200063be:	9e08      	ldr	r6, [sp, #32]
200063c0:	e002      	b.n	200063c8 <_dtoa_r+0xc70>
200063c2:	f001 fe83 	bl	200080cc <__multadd>
200063c6:	4683      	mov	fp, r0
200063c8:	4641      	mov	r1, r8
200063ca:	4658      	mov	r0, fp
200063cc:	f7ff f934 	bl	20005638 <quorem>
200063d0:	3501      	adds	r5, #1
200063d2:	220a      	movs	r2, #10
200063d4:	2300      	movs	r3, #0
200063d6:	4659      	mov	r1, fp
200063d8:	f100 0c30 	add.w	ip, r0, #48	; 0x30
200063dc:	f80a c007 	strb.w	ip, [sl, r7]
200063e0:	3701      	adds	r7, #1
200063e2:	4620      	mov	r0, r4
200063e4:	42be      	cmp	r6, r7
200063e6:	dcec      	bgt.n	200063c2 <_dtoa_r+0xc6a>
200063e8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200063ec:	464e      	mov	r6, r9
200063ee:	2700      	movs	r7, #0
200063f0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200063f4:	4659      	mov	r1, fp
200063f6:	2201      	movs	r2, #1
200063f8:	4620      	mov	r0, r4
200063fa:	f001 fd65 	bl	20007ec8 <__lshift>
200063fe:	9906      	ldr	r1, [sp, #24]
20006400:	4683      	mov	fp, r0
20006402:	f001 faf1 	bl	200079e8 <__mcmp>
20006406:	2800      	cmp	r0, #0
20006408:	dd0f      	ble.n	2000642a <_dtoa_r+0xcd2>
2000640a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000640c:	e000      	b.n	20006410 <_dtoa_r+0xcb8>
2000640e:	461d      	mov	r5, r3
20006410:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20006414:	1e6b      	subs	r3, r5, #1
20006416:	2a39      	cmp	r2, #57	; 0x39
20006418:	f040 808c 	bne.w	20006534 <_dtoa_r+0xddc>
2000641c:	428b      	cmp	r3, r1
2000641e:	d1f6      	bne.n	2000640e <_dtoa_r+0xcb6>
20006420:	9910      	ldr	r1, [sp, #64]	; 0x40
20006422:	2331      	movs	r3, #49	; 0x31
20006424:	3601      	adds	r6, #1
20006426:	700b      	strb	r3, [r1, #0]
20006428:	e59a      	b.n	20005f60 <_dtoa_r+0x808>
2000642a:	d103      	bne.n	20006434 <_dtoa_r+0xcdc>
2000642c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000642e:	f010 0f01 	tst.w	r0, #1
20006432:	d1ea      	bne.n	2000640a <_dtoa_r+0xcb2>
20006434:	462b      	mov	r3, r5
20006436:	461d      	mov	r5, r3
20006438:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
2000643c:	2a30      	cmp	r2, #48	; 0x30
2000643e:	d0fa      	beq.n	20006436 <_dtoa_r+0xcde>
20006440:	e58e      	b.n	20005f60 <_dtoa_r+0x808>
20006442:	4659      	mov	r1, fp
20006444:	9a15      	ldr	r2, [sp, #84]	; 0x54
20006446:	4620      	mov	r0, r4
20006448:	f001 fe84 	bl	20008154 <__pow5mult>
2000644c:	4683      	mov	fp, r0
2000644e:	e528      	b.n	20005ea2 <_dtoa_r+0x74a>
20006450:	f005 030f 	and.w	r3, r5, #15
20006454:	f249 72e0 	movw	r2, #38880	; 0x97e0
20006458:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000645c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006460:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
20006464:	e9d3 2300 	ldrd	r2, r3, [r3]
20006468:	f7fc fd74 	bl	20002f54 <__aeabi_dmul>
2000646c:	112d      	asrs	r5, r5, #4
2000646e:	bf08      	it	eq
20006470:	f04f 0802 	moveq.w	r8, #2
20006474:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006478:	f43f aafd 	beq.w	20005a76 <_dtoa_r+0x31e>
2000647c:	f649 07b8 	movw	r7, #39096	; 0x98b8
20006480:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006484:	f04f 0802 	mov.w	r8, #2
20006488:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000648c:	f015 0f01 	tst.w	r5, #1
20006490:	4610      	mov	r0, r2
20006492:	4619      	mov	r1, r3
20006494:	d007      	beq.n	200064a6 <_dtoa_r+0xd4e>
20006496:	e9d7 2300 	ldrd	r2, r3, [r7]
2000649a:	f108 0801 	add.w	r8, r8, #1
2000649e:	f7fc fd59 	bl	20002f54 <__aeabi_dmul>
200064a2:	4602      	mov	r2, r0
200064a4:	460b      	mov	r3, r1
200064a6:	3708      	adds	r7, #8
200064a8:	106d      	asrs	r5, r5, #1
200064aa:	d1ef      	bne.n	2000648c <_dtoa_r+0xd34>
200064ac:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
200064b0:	f7ff bae1 	b.w	20005a76 <_dtoa_r+0x31e>
200064b4:	9915      	ldr	r1, [sp, #84]	; 0x54
200064b6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
200064b8:	1a5b      	subs	r3, r3, r1
200064ba:	18c9      	adds	r1, r1, r3
200064bc:	18d2      	adds	r2, r2, r3
200064be:	9115      	str	r1, [sp, #84]	; 0x54
200064c0:	9217      	str	r2, [sp, #92]	; 0x5c
200064c2:	e5a0      	b.n	20006006 <_dtoa_r+0x8ae>
200064c4:	4659      	mov	r1, fp
200064c6:	4620      	mov	r0, r4
200064c8:	f001 fe44 	bl	20008154 <__pow5mult>
200064cc:	4683      	mov	fp, r0
200064ce:	e4e8      	b.n	20005ea2 <_dtoa_r+0x74a>
200064d0:	9919      	ldr	r1, [sp, #100]	; 0x64
200064d2:	2900      	cmp	r1, #0
200064d4:	d047      	beq.n	20006566 <_dtoa_r+0xe0e>
200064d6:	f503 6386 	add.w	r3, r3, #1072	; 0x430
200064da:	9f15      	ldr	r7, [sp, #84]	; 0x54
200064dc:	3303      	adds	r3, #3
200064de:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200064e0:	e597      	b.n	20006012 <_dtoa_r+0x8ba>
200064e2:	3201      	adds	r2, #1
200064e4:	b2d2      	uxtb	r2, r2
200064e6:	e49d      	b.n	20005e24 <_dtoa_r+0x6cc>
200064e8:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
200064ec:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
200064f0:	9e1d      	ldr	r6, [sp, #116]	; 0x74
200064f2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
200064f4:	f7ff bbd3 	b.w	20005c9e <_dtoa_r+0x546>
200064f8:	990f      	ldr	r1, [sp, #60]	; 0x3c
200064fa:	2300      	movs	r3, #0
200064fc:	9808      	ldr	r0, [sp, #32]
200064fe:	1a0d      	subs	r5, r1, r0
20006500:	e587      	b.n	20006012 <_dtoa_r+0x8ba>
20006502:	f1b9 0f00 	cmp.w	r9, #0
20006506:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006508:	9e0c      	ldr	r6, [sp, #48]	; 0x30
2000650a:	dd0f      	ble.n	2000652c <_dtoa_r+0xdd4>
2000650c:	4659      	mov	r1, fp
2000650e:	2201      	movs	r2, #1
20006510:	4620      	mov	r0, r4
20006512:	f001 fcd9 	bl	20007ec8 <__lshift>
20006516:	9906      	ldr	r1, [sp, #24]
20006518:	4683      	mov	fp, r0
2000651a:	f001 fa65 	bl	200079e8 <__mcmp>
2000651e:	2800      	cmp	r0, #0
20006520:	dd47      	ble.n	200065b2 <_dtoa_r+0xe5a>
20006522:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006524:	2939      	cmp	r1, #57	; 0x39
20006526:	d031      	beq.n	2000658c <_dtoa_r+0xe34>
20006528:	3101      	adds	r1, #1
2000652a:	910b      	str	r1, [sp, #44]	; 0x2c
2000652c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000652e:	f805 2b01 	strb.w	r2, [r5], #1
20006532:	e515      	b.n	20005f60 <_dtoa_r+0x808>
20006534:	3201      	adds	r2, #1
20006536:	701a      	strb	r2, [r3, #0]
20006538:	e512      	b.n	20005f60 <_dtoa_r+0x808>
2000653a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
2000653c:	4620      	mov	r0, r4
2000653e:	6851      	ldr	r1, [r2, #4]
20006540:	f001 fba8 	bl	20007c94 <_Balloc>
20006544:	9b0c      	ldr	r3, [sp, #48]	; 0x30
20006546:	f103 010c 	add.w	r1, r3, #12
2000654a:	691a      	ldr	r2, [r3, #16]
2000654c:	3202      	adds	r2, #2
2000654e:	0092      	lsls	r2, r2, #2
20006550:	4605      	mov	r5, r0
20006552:	300c      	adds	r0, #12
20006554:	f001 f8ce 	bl	200076f4 <memcpy>
20006558:	4620      	mov	r0, r4
2000655a:	4629      	mov	r1, r5
2000655c:	2201      	movs	r2, #1
2000655e:	f001 fcb3 	bl	20007ec8 <__lshift>
20006562:	4682      	mov	sl, r0
20006564:	e601      	b.n	2000616a <_dtoa_r+0xa12>
20006566:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
20006568:	9f15      	ldr	r7, [sp, #84]	; 0x54
2000656a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000656c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
20006570:	e54f      	b.n	20006012 <_dtoa_r+0x8ba>
20006572:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006574:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20006576:	e73d      	b.n	200063f4 <_dtoa_r+0xc9c>
20006578:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000657a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000657c:	2b39      	cmp	r3, #57	; 0x39
2000657e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20006580:	d004      	beq.n	2000658c <_dtoa_r+0xe34>
20006582:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006584:	1c43      	adds	r3, r0, #1
20006586:	f805 3b01 	strb.w	r3, [r5], #1
2000658a:	e4e9      	b.n	20005f60 <_dtoa_r+0x808>
2000658c:	2339      	movs	r3, #57	; 0x39
2000658e:	f805 3b01 	strb.w	r3, [r5], #1
20006592:	9910      	ldr	r1, [sp, #64]	; 0x40
20006594:	e73c      	b.n	20006410 <_dtoa_r+0xcb8>
20006596:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006598:	4633      	mov	r3, r6
2000659a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000659c:	2839      	cmp	r0, #57	; 0x39
2000659e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200065a0:	d0f4      	beq.n	2000658c <_dtoa_r+0xe34>
200065a2:	2b00      	cmp	r3, #0
200065a4:	dd01      	ble.n	200065aa <_dtoa_r+0xe52>
200065a6:	3001      	adds	r0, #1
200065a8:	900b      	str	r0, [sp, #44]	; 0x2c
200065aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
200065ac:	f805 1b01 	strb.w	r1, [r5], #1
200065b0:	e4d6      	b.n	20005f60 <_dtoa_r+0x808>
200065b2:	d1bb      	bne.n	2000652c <_dtoa_r+0xdd4>
200065b4:	980b      	ldr	r0, [sp, #44]	; 0x2c
200065b6:	f010 0f01 	tst.w	r0, #1
200065ba:	d0b7      	beq.n	2000652c <_dtoa_r+0xdd4>
200065bc:	e7b1      	b.n	20006522 <_dtoa_r+0xdca>
200065be:	2300      	movs	r3, #0
200065c0:	990c      	ldr	r1, [sp, #48]	; 0x30
200065c2:	4620      	mov	r0, r4
200065c4:	220a      	movs	r2, #10
200065c6:	f001 fd81 	bl	200080cc <__multadd>
200065ca:	9b11      	ldr	r3, [sp, #68]	; 0x44
200065cc:	9308      	str	r3, [sp, #32]
200065ce:	900c      	str	r0, [sp, #48]	; 0x30
200065d0:	e4a0      	b.n	20005f14 <_dtoa_r+0x7bc>
200065d2:	9908      	ldr	r1, [sp, #32]
200065d4:	290e      	cmp	r1, #14
200065d6:	bf8c      	ite	hi
200065d8:	2700      	movhi	r7, #0
200065da:	f007 0701 	andls.w	r7, r7, #1
200065de:	f7ff b9fa 	b.w	200059d6 <_dtoa_r+0x27e>
200065e2:	f43f ac81 	beq.w	20005ee8 <_dtoa_r+0x790>
200065e6:	331c      	adds	r3, #28
200065e8:	e479      	b.n	20005ede <_dtoa_r+0x786>
200065ea:	2701      	movs	r7, #1
200065ec:	f7ff b98a 	b.w	20005904 <_dtoa_r+0x1ac>

200065f0 <_fflush_r>:
200065f0:	690b      	ldr	r3, [r1, #16]
200065f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200065f6:	460c      	mov	r4, r1
200065f8:	4680      	mov	r8, r0
200065fa:	2b00      	cmp	r3, #0
200065fc:	d071      	beq.n	200066e2 <_fflush_r+0xf2>
200065fe:	b110      	cbz	r0, 20006606 <_fflush_r+0x16>
20006600:	6983      	ldr	r3, [r0, #24]
20006602:	2b00      	cmp	r3, #0
20006604:	d078      	beq.n	200066f8 <_fflush_r+0x108>
20006606:	f249 7338 	movw	r3, #38712	; 0x9738
2000660a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000660e:	429c      	cmp	r4, r3
20006610:	bf08      	it	eq
20006612:	f8d8 4004 	ldreq.w	r4, [r8, #4]
20006616:	d010      	beq.n	2000663a <_fflush_r+0x4a>
20006618:	f249 7358 	movw	r3, #38744	; 0x9758
2000661c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006620:	429c      	cmp	r4, r3
20006622:	bf08      	it	eq
20006624:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20006628:	d007      	beq.n	2000663a <_fflush_r+0x4a>
2000662a:	f249 7378 	movw	r3, #38776	; 0x9778
2000662e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006632:	429c      	cmp	r4, r3
20006634:	bf08      	it	eq
20006636:	f8d8 400c 	ldreq.w	r4, [r8, #12]
2000663a:	89a3      	ldrh	r3, [r4, #12]
2000663c:	b21a      	sxth	r2, r3
2000663e:	f012 0f08 	tst.w	r2, #8
20006642:	d135      	bne.n	200066b0 <_fflush_r+0xc0>
20006644:	6862      	ldr	r2, [r4, #4]
20006646:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
2000664a:	81a3      	strh	r3, [r4, #12]
2000664c:	2a00      	cmp	r2, #0
2000664e:	dd5e      	ble.n	2000670e <_fflush_r+0x11e>
20006650:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20006652:	2e00      	cmp	r6, #0
20006654:	d045      	beq.n	200066e2 <_fflush_r+0xf2>
20006656:	b29b      	uxth	r3, r3
20006658:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
2000665c:	bf18      	it	ne
2000665e:	6d65      	ldrne	r5, [r4, #84]	; 0x54
20006660:	d059      	beq.n	20006716 <_fflush_r+0x126>
20006662:	f013 0f04 	tst.w	r3, #4
20006666:	d14a      	bne.n	200066fe <_fflush_r+0x10e>
20006668:	2300      	movs	r3, #0
2000666a:	4640      	mov	r0, r8
2000666c:	6a21      	ldr	r1, [r4, #32]
2000666e:	462a      	mov	r2, r5
20006670:	47b0      	blx	r6
20006672:	4285      	cmp	r5, r0
20006674:	d138      	bne.n	200066e8 <_fflush_r+0xf8>
20006676:	89a1      	ldrh	r1, [r4, #12]
20006678:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
2000667c:	6922      	ldr	r2, [r4, #16]
2000667e:	f2c0 0300 	movt	r3, #0
20006682:	ea01 0303 	and.w	r3, r1, r3
20006686:	2100      	movs	r1, #0
20006688:	6061      	str	r1, [r4, #4]
2000668a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
2000668e:	6b61      	ldr	r1, [r4, #52]	; 0x34
20006690:	81a3      	strh	r3, [r4, #12]
20006692:	6022      	str	r2, [r4, #0]
20006694:	bf18      	it	ne
20006696:	6565      	strne	r5, [r4, #84]	; 0x54
20006698:	b319      	cbz	r1, 200066e2 <_fflush_r+0xf2>
2000669a:	f104 0344 	add.w	r3, r4, #68	; 0x44
2000669e:	4299      	cmp	r1, r3
200066a0:	d002      	beq.n	200066a8 <_fflush_r+0xb8>
200066a2:	4640      	mov	r0, r8
200066a4:	f000 f998 	bl	200069d8 <_free_r>
200066a8:	2000      	movs	r0, #0
200066aa:	6360      	str	r0, [r4, #52]	; 0x34
200066ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200066b0:	6926      	ldr	r6, [r4, #16]
200066b2:	b1b6      	cbz	r6, 200066e2 <_fflush_r+0xf2>
200066b4:	6825      	ldr	r5, [r4, #0]
200066b6:	6026      	str	r6, [r4, #0]
200066b8:	1bad      	subs	r5, r5, r6
200066ba:	f012 0f03 	tst.w	r2, #3
200066be:	bf0c      	ite	eq
200066c0:	6963      	ldreq	r3, [r4, #20]
200066c2:	2300      	movne	r3, #0
200066c4:	60a3      	str	r3, [r4, #8]
200066c6:	e00a      	b.n	200066de <_fflush_r+0xee>
200066c8:	4632      	mov	r2, r6
200066ca:	462b      	mov	r3, r5
200066cc:	6aa7      	ldr	r7, [r4, #40]	; 0x28
200066ce:	4640      	mov	r0, r8
200066d0:	6a21      	ldr	r1, [r4, #32]
200066d2:	47b8      	blx	r7
200066d4:	2800      	cmp	r0, #0
200066d6:	ebc0 0505 	rsb	r5, r0, r5
200066da:	4406      	add	r6, r0
200066dc:	dd04      	ble.n	200066e8 <_fflush_r+0xf8>
200066de:	2d00      	cmp	r5, #0
200066e0:	dcf2      	bgt.n	200066c8 <_fflush_r+0xd8>
200066e2:	2000      	movs	r0, #0
200066e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200066e8:	89a3      	ldrh	r3, [r4, #12]
200066ea:	f04f 30ff 	mov.w	r0, #4294967295
200066ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200066f2:	81a3      	strh	r3, [r4, #12]
200066f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200066f8:	f000 f8ea 	bl	200068d0 <__sinit>
200066fc:	e783      	b.n	20006606 <_fflush_r+0x16>
200066fe:	6862      	ldr	r2, [r4, #4]
20006700:	6b63      	ldr	r3, [r4, #52]	; 0x34
20006702:	1aad      	subs	r5, r5, r2
20006704:	2b00      	cmp	r3, #0
20006706:	d0af      	beq.n	20006668 <_fflush_r+0x78>
20006708:	6c23      	ldr	r3, [r4, #64]	; 0x40
2000670a:	1aed      	subs	r5, r5, r3
2000670c:	e7ac      	b.n	20006668 <_fflush_r+0x78>
2000670e:	6c22      	ldr	r2, [r4, #64]	; 0x40
20006710:	2a00      	cmp	r2, #0
20006712:	dc9d      	bgt.n	20006650 <_fflush_r+0x60>
20006714:	e7e5      	b.n	200066e2 <_fflush_r+0xf2>
20006716:	2301      	movs	r3, #1
20006718:	4640      	mov	r0, r8
2000671a:	6a21      	ldr	r1, [r4, #32]
2000671c:	47b0      	blx	r6
2000671e:	f1b0 3fff 	cmp.w	r0, #4294967295
20006722:	4605      	mov	r5, r0
20006724:	d002      	beq.n	2000672c <_fflush_r+0x13c>
20006726:	89a3      	ldrh	r3, [r4, #12]
20006728:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
2000672a:	e79a      	b.n	20006662 <_fflush_r+0x72>
2000672c:	f8d8 3000 	ldr.w	r3, [r8]
20006730:	2b1d      	cmp	r3, #29
20006732:	d0d6      	beq.n	200066e2 <_fflush_r+0xf2>
20006734:	89a3      	ldrh	r3, [r4, #12]
20006736:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000673a:	81a3      	strh	r3, [r4, #12]
2000673c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20006740 <fflush>:
20006740:	4601      	mov	r1, r0
20006742:	b128      	cbz	r0, 20006750 <fflush+0x10>
20006744:	f649 1360 	movw	r3, #39264	; 0x9960
20006748:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000674c:	6818      	ldr	r0, [r3, #0]
2000674e:	e74f      	b.n	200065f0 <_fflush_r>
20006750:	f249 63bc 	movw	r3, #38588	; 0x96bc
20006754:	f246 51f1 	movw	r1, #26097	; 0x65f1
20006758:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000675c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006760:	6818      	ldr	r0, [r3, #0]
20006762:	f000 bbb3 	b.w	20006ecc <_fwalk_reent>
20006766:	bf00      	nop

20006768 <__sfp_lock_acquire>:
20006768:	4770      	bx	lr
2000676a:	bf00      	nop

2000676c <__sfp_lock_release>:
2000676c:	4770      	bx	lr
2000676e:	bf00      	nop

20006770 <__sinit_lock_acquire>:
20006770:	4770      	bx	lr
20006772:	bf00      	nop

20006774 <__sinit_lock_release>:
20006774:	4770      	bx	lr
20006776:	bf00      	nop

20006778 <__fp_lock>:
20006778:	2000      	movs	r0, #0
2000677a:	4770      	bx	lr

2000677c <__fp_unlock>:
2000677c:	2000      	movs	r0, #0
2000677e:	4770      	bx	lr

20006780 <__fp_unlock_all>:
20006780:	f649 1360 	movw	r3, #39264	; 0x9960
20006784:	f246 717d 	movw	r1, #26493	; 0x677d
20006788:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000678c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006790:	6818      	ldr	r0, [r3, #0]
20006792:	f000 bbc5 	b.w	20006f20 <_fwalk>
20006796:	bf00      	nop

20006798 <__fp_lock_all>:
20006798:	f649 1360 	movw	r3, #39264	; 0x9960
2000679c:	f246 7179 	movw	r1, #26489	; 0x6779
200067a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200067a4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200067a8:	6818      	ldr	r0, [r3, #0]
200067aa:	f000 bbb9 	b.w	20006f20 <_fwalk>
200067ae:	bf00      	nop

200067b0 <_cleanup_r>:
200067b0:	f648 21c5 	movw	r1, #35525	; 0x8ac5
200067b4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200067b8:	f000 bbb2 	b.w	20006f20 <_fwalk>

200067bc <_cleanup>:
200067bc:	f249 63bc 	movw	r3, #38588	; 0x96bc
200067c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200067c4:	6818      	ldr	r0, [r3, #0]
200067c6:	e7f3      	b.n	200067b0 <_cleanup_r>

200067c8 <std>:
200067c8:	b510      	push	{r4, lr}
200067ca:	4604      	mov	r4, r0
200067cc:	2300      	movs	r3, #0
200067ce:	305c      	adds	r0, #92	; 0x5c
200067d0:	81a1      	strh	r1, [r4, #12]
200067d2:	4619      	mov	r1, r3
200067d4:	81e2      	strh	r2, [r4, #14]
200067d6:	2208      	movs	r2, #8
200067d8:	6023      	str	r3, [r4, #0]
200067da:	6063      	str	r3, [r4, #4]
200067dc:	60a3      	str	r3, [r4, #8]
200067de:	6663      	str	r3, [r4, #100]	; 0x64
200067e0:	6123      	str	r3, [r4, #16]
200067e2:	6163      	str	r3, [r4, #20]
200067e4:	61a3      	str	r3, [r4, #24]
200067e6:	f7fd f967 	bl	20003ab8 <memset>
200067ea:	f248 7025 	movw	r0, #34597	; 0x8725
200067ee:	f248 61e9 	movw	r1, #34537	; 0x86e9
200067f2:	f248 62c1 	movw	r2, #34497	; 0x86c1
200067f6:	f248 63b9 	movw	r3, #34489	; 0x86b9
200067fa:	f2c2 0000 	movt	r0, #8192	; 0x2000
200067fe:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006802:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006806:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000680a:	6260      	str	r0, [r4, #36]	; 0x24
2000680c:	62a1      	str	r1, [r4, #40]	; 0x28
2000680e:	62e2      	str	r2, [r4, #44]	; 0x2c
20006810:	6323      	str	r3, [r4, #48]	; 0x30
20006812:	6224      	str	r4, [r4, #32]
20006814:	bd10      	pop	{r4, pc}
20006816:	bf00      	nop

20006818 <__sfmoreglue>:
20006818:	b570      	push	{r4, r5, r6, lr}
2000681a:	2568      	movs	r5, #104	; 0x68
2000681c:	460e      	mov	r6, r1
2000681e:	fb05 f501 	mul.w	r5, r5, r1
20006822:	f105 010c 	add.w	r1, r5, #12
20006826:	f000 fc59 	bl	200070dc <_malloc_r>
2000682a:	4604      	mov	r4, r0
2000682c:	b148      	cbz	r0, 20006842 <__sfmoreglue+0x2a>
2000682e:	f100 030c 	add.w	r3, r0, #12
20006832:	2100      	movs	r1, #0
20006834:	6046      	str	r6, [r0, #4]
20006836:	462a      	mov	r2, r5
20006838:	4618      	mov	r0, r3
2000683a:	6021      	str	r1, [r4, #0]
2000683c:	60a3      	str	r3, [r4, #8]
2000683e:	f7fd f93b 	bl	20003ab8 <memset>
20006842:	4620      	mov	r0, r4
20006844:	bd70      	pop	{r4, r5, r6, pc}
20006846:	bf00      	nop

20006848 <__sfp>:
20006848:	f249 63bc 	movw	r3, #38588	; 0x96bc
2000684c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006850:	b570      	push	{r4, r5, r6, lr}
20006852:	681d      	ldr	r5, [r3, #0]
20006854:	4606      	mov	r6, r0
20006856:	69ab      	ldr	r3, [r5, #24]
20006858:	2b00      	cmp	r3, #0
2000685a:	d02a      	beq.n	200068b2 <__sfp+0x6a>
2000685c:	35d8      	adds	r5, #216	; 0xd8
2000685e:	686b      	ldr	r3, [r5, #4]
20006860:	68ac      	ldr	r4, [r5, #8]
20006862:	3b01      	subs	r3, #1
20006864:	d503      	bpl.n	2000686e <__sfp+0x26>
20006866:	e020      	b.n	200068aa <__sfp+0x62>
20006868:	3468      	adds	r4, #104	; 0x68
2000686a:	3b01      	subs	r3, #1
2000686c:	d41d      	bmi.n	200068aa <__sfp+0x62>
2000686e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
20006872:	2a00      	cmp	r2, #0
20006874:	d1f8      	bne.n	20006868 <__sfp+0x20>
20006876:	2500      	movs	r5, #0
20006878:	f04f 33ff 	mov.w	r3, #4294967295
2000687c:	6665      	str	r5, [r4, #100]	; 0x64
2000687e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
20006882:	81e3      	strh	r3, [r4, #14]
20006884:	4629      	mov	r1, r5
20006886:	f04f 0301 	mov.w	r3, #1
2000688a:	6025      	str	r5, [r4, #0]
2000688c:	81a3      	strh	r3, [r4, #12]
2000688e:	2208      	movs	r2, #8
20006890:	60a5      	str	r5, [r4, #8]
20006892:	6065      	str	r5, [r4, #4]
20006894:	6125      	str	r5, [r4, #16]
20006896:	6165      	str	r5, [r4, #20]
20006898:	61a5      	str	r5, [r4, #24]
2000689a:	f7fd f90d 	bl	20003ab8 <memset>
2000689e:	64e5      	str	r5, [r4, #76]	; 0x4c
200068a0:	6365      	str	r5, [r4, #52]	; 0x34
200068a2:	63a5      	str	r5, [r4, #56]	; 0x38
200068a4:	64a5      	str	r5, [r4, #72]	; 0x48
200068a6:	4620      	mov	r0, r4
200068a8:	bd70      	pop	{r4, r5, r6, pc}
200068aa:	6828      	ldr	r0, [r5, #0]
200068ac:	b128      	cbz	r0, 200068ba <__sfp+0x72>
200068ae:	4605      	mov	r5, r0
200068b0:	e7d5      	b.n	2000685e <__sfp+0x16>
200068b2:	4628      	mov	r0, r5
200068b4:	f000 f80c 	bl	200068d0 <__sinit>
200068b8:	e7d0      	b.n	2000685c <__sfp+0x14>
200068ba:	4630      	mov	r0, r6
200068bc:	2104      	movs	r1, #4
200068be:	f7ff ffab 	bl	20006818 <__sfmoreglue>
200068c2:	6028      	str	r0, [r5, #0]
200068c4:	2800      	cmp	r0, #0
200068c6:	d1f2      	bne.n	200068ae <__sfp+0x66>
200068c8:	230c      	movs	r3, #12
200068ca:	4604      	mov	r4, r0
200068cc:	6033      	str	r3, [r6, #0]
200068ce:	e7ea      	b.n	200068a6 <__sfp+0x5e>

200068d0 <__sinit>:
200068d0:	b570      	push	{r4, r5, r6, lr}
200068d2:	6986      	ldr	r6, [r0, #24]
200068d4:	4604      	mov	r4, r0
200068d6:	b106      	cbz	r6, 200068da <__sinit+0xa>
200068d8:	bd70      	pop	{r4, r5, r6, pc}
200068da:	f246 73b1 	movw	r3, #26545	; 0x67b1
200068de:	2501      	movs	r5, #1
200068e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200068e4:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
200068e8:	6283      	str	r3, [r0, #40]	; 0x28
200068ea:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
200068ee:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
200068f2:	6185      	str	r5, [r0, #24]
200068f4:	f7ff ffa8 	bl	20006848 <__sfp>
200068f8:	6060      	str	r0, [r4, #4]
200068fa:	4620      	mov	r0, r4
200068fc:	f7ff ffa4 	bl	20006848 <__sfp>
20006900:	60a0      	str	r0, [r4, #8]
20006902:	4620      	mov	r0, r4
20006904:	f7ff ffa0 	bl	20006848 <__sfp>
20006908:	4632      	mov	r2, r6
2000690a:	2104      	movs	r1, #4
2000690c:	4623      	mov	r3, r4
2000690e:	60e0      	str	r0, [r4, #12]
20006910:	6860      	ldr	r0, [r4, #4]
20006912:	f7ff ff59 	bl	200067c8 <std>
20006916:	462a      	mov	r2, r5
20006918:	68a0      	ldr	r0, [r4, #8]
2000691a:	2109      	movs	r1, #9
2000691c:	4623      	mov	r3, r4
2000691e:	f7ff ff53 	bl	200067c8 <std>
20006922:	4623      	mov	r3, r4
20006924:	68e0      	ldr	r0, [r4, #12]
20006926:	2112      	movs	r1, #18
20006928:	2202      	movs	r2, #2
2000692a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
2000692e:	e74b      	b.n	200067c8 <std>

20006930 <_malloc_trim_r>:
20006930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20006932:	f649 2454 	movw	r4, #39508	; 0x9a54
20006936:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000693a:	460f      	mov	r7, r1
2000693c:	4605      	mov	r5, r0
2000693e:	f000 fffd 	bl	2000793c <__malloc_lock>
20006942:	68a3      	ldr	r3, [r4, #8]
20006944:	685e      	ldr	r6, [r3, #4]
20006946:	f026 0603 	bic.w	r6, r6, #3
2000694a:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
2000694e:	330f      	adds	r3, #15
20006950:	1bdf      	subs	r7, r3, r7
20006952:	0b3f      	lsrs	r7, r7, #12
20006954:	3f01      	subs	r7, #1
20006956:	033f      	lsls	r7, r7, #12
20006958:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
2000695c:	db07      	blt.n	2000696e <_malloc_trim_r+0x3e>
2000695e:	2100      	movs	r1, #0
20006960:	4628      	mov	r0, r5
20006962:	f001 fe95 	bl	20008690 <_sbrk_r>
20006966:	68a3      	ldr	r3, [r4, #8]
20006968:	18f3      	adds	r3, r6, r3
2000696a:	4283      	cmp	r3, r0
2000696c:	d004      	beq.n	20006978 <_malloc_trim_r+0x48>
2000696e:	4628      	mov	r0, r5
20006970:	f000 ffe6 	bl	20007940 <__malloc_unlock>
20006974:	2000      	movs	r0, #0
20006976:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20006978:	4279      	negs	r1, r7
2000697a:	4628      	mov	r0, r5
2000697c:	f001 fe88 	bl	20008690 <_sbrk_r>
20006980:	f1b0 3fff 	cmp.w	r0, #4294967295
20006984:	d010      	beq.n	200069a8 <_malloc_trim_r+0x78>
20006986:	68a2      	ldr	r2, [r4, #8]
20006988:	f649 6390 	movw	r3, #40592	; 0x9e90
2000698c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006990:	1bf6      	subs	r6, r6, r7
20006992:	f046 0601 	orr.w	r6, r6, #1
20006996:	4628      	mov	r0, r5
20006998:	6056      	str	r6, [r2, #4]
2000699a:	681a      	ldr	r2, [r3, #0]
2000699c:	1bd7      	subs	r7, r2, r7
2000699e:	601f      	str	r7, [r3, #0]
200069a0:	f000 ffce 	bl	20007940 <__malloc_unlock>
200069a4:	2001      	movs	r0, #1
200069a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200069a8:	2100      	movs	r1, #0
200069aa:	4628      	mov	r0, r5
200069ac:	f001 fe70 	bl	20008690 <_sbrk_r>
200069b0:	68a3      	ldr	r3, [r4, #8]
200069b2:	1ac2      	subs	r2, r0, r3
200069b4:	2a0f      	cmp	r2, #15
200069b6:	ddda      	ble.n	2000696e <_malloc_trim_r+0x3e>
200069b8:	f649 645c 	movw	r4, #40540	; 0x9e5c
200069bc:	f649 6190 	movw	r1, #40592	; 0x9e90
200069c0:	f2c2 0400 	movt	r4, #8192	; 0x2000
200069c4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200069c8:	f042 0201 	orr.w	r2, r2, #1
200069cc:	6824      	ldr	r4, [r4, #0]
200069ce:	1b00      	subs	r0, r0, r4
200069d0:	6008      	str	r0, [r1, #0]
200069d2:	605a      	str	r2, [r3, #4]
200069d4:	e7cb      	b.n	2000696e <_malloc_trim_r+0x3e>
200069d6:	bf00      	nop

200069d8 <_free_r>:
200069d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200069dc:	4605      	mov	r5, r0
200069de:	460c      	mov	r4, r1
200069e0:	2900      	cmp	r1, #0
200069e2:	f000 8088 	beq.w	20006af6 <_free_r+0x11e>
200069e6:	f000 ffa9 	bl	2000793c <__malloc_lock>
200069ea:	f1a4 0208 	sub.w	r2, r4, #8
200069ee:	f649 2054 	movw	r0, #39508	; 0x9a54
200069f2:	6856      	ldr	r6, [r2, #4]
200069f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200069f8:	f026 0301 	bic.w	r3, r6, #1
200069fc:	f8d0 c008 	ldr.w	ip, [r0, #8]
20006a00:	18d1      	adds	r1, r2, r3
20006a02:	458c      	cmp	ip, r1
20006a04:	684f      	ldr	r7, [r1, #4]
20006a06:	f027 0703 	bic.w	r7, r7, #3
20006a0a:	f000 8095 	beq.w	20006b38 <_free_r+0x160>
20006a0e:	f016 0601 	ands.w	r6, r6, #1
20006a12:	604f      	str	r7, [r1, #4]
20006a14:	d05f      	beq.n	20006ad6 <_free_r+0xfe>
20006a16:	2600      	movs	r6, #0
20006a18:	19cc      	adds	r4, r1, r7
20006a1a:	6864      	ldr	r4, [r4, #4]
20006a1c:	f014 0f01 	tst.w	r4, #1
20006a20:	d106      	bne.n	20006a30 <_free_r+0x58>
20006a22:	19db      	adds	r3, r3, r7
20006a24:	2e00      	cmp	r6, #0
20006a26:	d07a      	beq.n	20006b1e <_free_r+0x146>
20006a28:	688c      	ldr	r4, [r1, #8]
20006a2a:	68c9      	ldr	r1, [r1, #12]
20006a2c:	608c      	str	r4, [r1, #8]
20006a2e:	60e1      	str	r1, [r4, #12]
20006a30:	f043 0101 	orr.w	r1, r3, #1
20006a34:	50d3      	str	r3, [r2, r3]
20006a36:	6051      	str	r1, [r2, #4]
20006a38:	2e00      	cmp	r6, #0
20006a3a:	d147      	bne.n	20006acc <_free_r+0xf4>
20006a3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20006a40:	d35b      	bcc.n	20006afa <_free_r+0x122>
20006a42:	0a59      	lsrs	r1, r3, #9
20006a44:	2904      	cmp	r1, #4
20006a46:	bf9e      	ittt	ls
20006a48:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20006a4c:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20006a50:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006a54:	d928      	bls.n	20006aa8 <_free_r+0xd0>
20006a56:	2914      	cmp	r1, #20
20006a58:	bf9c      	itt	ls
20006a5a:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20006a5e:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006a62:	d921      	bls.n	20006aa8 <_free_r+0xd0>
20006a64:	2954      	cmp	r1, #84	; 0x54
20006a66:	bf9e      	ittt	ls
20006a68:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20006a6c:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20006a70:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006a74:	d918      	bls.n	20006aa8 <_free_r+0xd0>
20006a76:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20006a7a:	bf9e      	ittt	ls
20006a7c:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20006a80:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
20006a84:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006a88:	d90e      	bls.n	20006aa8 <_free_r+0xd0>
20006a8a:	f240 5c54 	movw	ip, #1364	; 0x554
20006a8e:	4561      	cmp	r1, ip
20006a90:	bf95      	itete	ls
20006a92:	ea4f 4c93 	movls.w	ip, r3, lsr #18
20006a96:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
20006a9a:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
20006a9e:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
20006aa2:	bf98      	it	ls
20006aa4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006aa8:	1904      	adds	r4, r0, r4
20006aaa:	68a1      	ldr	r1, [r4, #8]
20006aac:	42a1      	cmp	r1, r4
20006aae:	d103      	bne.n	20006ab8 <_free_r+0xe0>
20006ab0:	e064      	b.n	20006b7c <_free_r+0x1a4>
20006ab2:	6889      	ldr	r1, [r1, #8]
20006ab4:	428c      	cmp	r4, r1
20006ab6:	d004      	beq.n	20006ac2 <_free_r+0xea>
20006ab8:	6848      	ldr	r0, [r1, #4]
20006aba:	f020 0003 	bic.w	r0, r0, #3
20006abe:	4283      	cmp	r3, r0
20006ac0:	d3f7      	bcc.n	20006ab2 <_free_r+0xda>
20006ac2:	68cb      	ldr	r3, [r1, #12]
20006ac4:	60d3      	str	r3, [r2, #12]
20006ac6:	6091      	str	r1, [r2, #8]
20006ac8:	60ca      	str	r2, [r1, #12]
20006aca:	609a      	str	r2, [r3, #8]
20006acc:	4628      	mov	r0, r5
20006ace:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20006ad2:	f000 bf35 	b.w	20007940 <__malloc_unlock>
20006ad6:	f854 4c08 	ldr.w	r4, [r4, #-8]
20006ada:	f100 0c08 	add.w	ip, r0, #8
20006ade:	1b12      	subs	r2, r2, r4
20006ae0:	191b      	adds	r3, r3, r4
20006ae2:	6894      	ldr	r4, [r2, #8]
20006ae4:	4564      	cmp	r4, ip
20006ae6:	d047      	beq.n	20006b78 <_free_r+0x1a0>
20006ae8:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20006aec:	f8cc 4008 	str.w	r4, [ip, #8]
20006af0:	f8c4 c00c 	str.w	ip, [r4, #12]
20006af4:	e790      	b.n	20006a18 <_free_r+0x40>
20006af6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006afa:	08db      	lsrs	r3, r3, #3
20006afc:	f04f 0c01 	mov.w	ip, #1
20006b00:	6846      	ldr	r6, [r0, #4]
20006b02:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20006b06:	109b      	asrs	r3, r3, #2
20006b08:	fa0c f303 	lsl.w	r3, ip, r3
20006b0c:	60d1      	str	r1, [r2, #12]
20006b0e:	688c      	ldr	r4, [r1, #8]
20006b10:	ea46 0303 	orr.w	r3, r6, r3
20006b14:	6043      	str	r3, [r0, #4]
20006b16:	6094      	str	r4, [r2, #8]
20006b18:	60e2      	str	r2, [r4, #12]
20006b1a:	608a      	str	r2, [r1, #8]
20006b1c:	e7d6      	b.n	20006acc <_free_r+0xf4>
20006b1e:	688c      	ldr	r4, [r1, #8]
20006b20:	4f1c      	ldr	r7, [pc, #112]	; (20006b94 <_free_r+0x1bc>)
20006b22:	42bc      	cmp	r4, r7
20006b24:	d181      	bne.n	20006a2a <_free_r+0x52>
20006b26:	50d3      	str	r3, [r2, r3]
20006b28:	f043 0301 	orr.w	r3, r3, #1
20006b2c:	60e2      	str	r2, [r4, #12]
20006b2e:	60a2      	str	r2, [r4, #8]
20006b30:	6053      	str	r3, [r2, #4]
20006b32:	6094      	str	r4, [r2, #8]
20006b34:	60d4      	str	r4, [r2, #12]
20006b36:	e7c9      	b.n	20006acc <_free_r+0xf4>
20006b38:	18fb      	adds	r3, r7, r3
20006b3a:	f016 0f01 	tst.w	r6, #1
20006b3e:	d107      	bne.n	20006b50 <_free_r+0x178>
20006b40:	f854 1c08 	ldr.w	r1, [r4, #-8]
20006b44:	1a52      	subs	r2, r2, r1
20006b46:	185b      	adds	r3, r3, r1
20006b48:	68d4      	ldr	r4, [r2, #12]
20006b4a:	6891      	ldr	r1, [r2, #8]
20006b4c:	60a1      	str	r1, [r4, #8]
20006b4e:	60cc      	str	r4, [r1, #12]
20006b50:	f649 6160 	movw	r1, #40544	; 0x9e60
20006b54:	6082      	str	r2, [r0, #8]
20006b56:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006b5a:	f043 0001 	orr.w	r0, r3, #1
20006b5e:	6050      	str	r0, [r2, #4]
20006b60:	680a      	ldr	r2, [r1, #0]
20006b62:	4293      	cmp	r3, r2
20006b64:	d3b2      	bcc.n	20006acc <_free_r+0xf4>
20006b66:	f649 638c 	movw	r3, #40588	; 0x9e8c
20006b6a:	4628      	mov	r0, r5
20006b6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006b70:	6819      	ldr	r1, [r3, #0]
20006b72:	f7ff fedd 	bl	20006930 <_malloc_trim_r>
20006b76:	e7a9      	b.n	20006acc <_free_r+0xf4>
20006b78:	2601      	movs	r6, #1
20006b7a:	e74d      	b.n	20006a18 <_free_r+0x40>
20006b7c:	2601      	movs	r6, #1
20006b7e:	6844      	ldr	r4, [r0, #4]
20006b80:	ea4f 0cac 	mov.w	ip, ip, asr #2
20006b84:	460b      	mov	r3, r1
20006b86:	fa06 fc0c 	lsl.w	ip, r6, ip
20006b8a:	ea44 040c 	orr.w	r4, r4, ip
20006b8e:	6044      	str	r4, [r0, #4]
20006b90:	e798      	b.n	20006ac4 <_free_r+0xec>
20006b92:	bf00      	nop
20006b94:	20009a5c 	.word	0x20009a5c

20006b98 <__sfvwrite_r>:
20006b98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006b9c:	6893      	ldr	r3, [r2, #8]
20006b9e:	b085      	sub	sp, #20
20006ba0:	4690      	mov	r8, r2
20006ba2:	460c      	mov	r4, r1
20006ba4:	9003      	str	r0, [sp, #12]
20006ba6:	2b00      	cmp	r3, #0
20006ba8:	d064      	beq.n	20006c74 <__sfvwrite_r+0xdc>
20006baa:	8988      	ldrh	r0, [r1, #12]
20006bac:	fa1f fa80 	uxth.w	sl, r0
20006bb0:	f01a 0f08 	tst.w	sl, #8
20006bb4:	f000 80a0 	beq.w	20006cf8 <__sfvwrite_r+0x160>
20006bb8:	690b      	ldr	r3, [r1, #16]
20006bba:	2b00      	cmp	r3, #0
20006bbc:	f000 809c 	beq.w	20006cf8 <__sfvwrite_r+0x160>
20006bc0:	f01a 0b02 	ands.w	fp, sl, #2
20006bc4:	f8d8 5000 	ldr.w	r5, [r8]
20006bc8:	bf1c      	itt	ne
20006bca:	f04f 0a00 	movne.w	sl, #0
20006bce:	4657      	movne	r7, sl
20006bd0:	d136      	bne.n	20006c40 <__sfvwrite_r+0xa8>
20006bd2:	f01a 0a01 	ands.w	sl, sl, #1
20006bd6:	bf1d      	ittte	ne
20006bd8:	46dc      	movne	ip, fp
20006bda:	46d9      	movne	r9, fp
20006bdc:	465f      	movne	r7, fp
20006bde:	4656      	moveq	r6, sl
20006be0:	d152      	bne.n	20006c88 <__sfvwrite_r+0xf0>
20006be2:	b326      	cbz	r6, 20006c2e <__sfvwrite_r+0x96>
20006be4:	b280      	uxth	r0, r0
20006be6:	68a7      	ldr	r7, [r4, #8]
20006be8:	f410 7f00 	tst.w	r0, #512	; 0x200
20006bec:	f000 808f 	beq.w	20006d0e <__sfvwrite_r+0x176>
20006bf0:	42be      	cmp	r6, r7
20006bf2:	46bb      	mov	fp, r7
20006bf4:	f080 80a7 	bcs.w	20006d46 <__sfvwrite_r+0x1ae>
20006bf8:	6820      	ldr	r0, [r4, #0]
20006bfa:	4637      	mov	r7, r6
20006bfc:	46b3      	mov	fp, r6
20006bfe:	465a      	mov	r2, fp
20006c00:	4651      	mov	r1, sl
20006c02:	f000 fe3f 	bl	20007884 <memmove>
20006c06:	68a2      	ldr	r2, [r4, #8]
20006c08:	6823      	ldr	r3, [r4, #0]
20006c0a:	46b1      	mov	r9, r6
20006c0c:	1bd7      	subs	r7, r2, r7
20006c0e:	60a7      	str	r7, [r4, #8]
20006c10:	4637      	mov	r7, r6
20006c12:	445b      	add	r3, fp
20006c14:	6023      	str	r3, [r4, #0]
20006c16:	f8d8 3008 	ldr.w	r3, [r8, #8]
20006c1a:	ebc9 0606 	rsb	r6, r9, r6
20006c1e:	44ca      	add	sl, r9
20006c20:	1bdf      	subs	r7, r3, r7
20006c22:	f8c8 7008 	str.w	r7, [r8, #8]
20006c26:	b32f      	cbz	r7, 20006c74 <__sfvwrite_r+0xdc>
20006c28:	89a0      	ldrh	r0, [r4, #12]
20006c2a:	2e00      	cmp	r6, #0
20006c2c:	d1da      	bne.n	20006be4 <__sfvwrite_r+0x4c>
20006c2e:	f8d5 a000 	ldr.w	sl, [r5]
20006c32:	686e      	ldr	r6, [r5, #4]
20006c34:	3508      	adds	r5, #8
20006c36:	e7d4      	b.n	20006be2 <__sfvwrite_r+0x4a>
20006c38:	f8d5 a000 	ldr.w	sl, [r5]
20006c3c:	686f      	ldr	r7, [r5, #4]
20006c3e:	3508      	adds	r5, #8
20006c40:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20006c44:	bf34      	ite	cc
20006c46:	463b      	movcc	r3, r7
20006c48:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20006c4c:	4652      	mov	r2, sl
20006c4e:	9803      	ldr	r0, [sp, #12]
20006c50:	2f00      	cmp	r7, #0
20006c52:	d0f1      	beq.n	20006c38 <__sfvwrite_r+0xa0>
20006c54:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20006c56:	6a21      	ldr	r1, [r4, #32]
20006c58:	47b0      	blx	r6
20006c5a:	2800      	cmp	r0, #0
20006c5c:	4482      	add	sl, r0
20006c5e:	ebc0 0707 	rsb	r7, r0, r7
20006c62:	f340 80ec 	ble.w	20006e3e <__sfvwrite_r+0x2a6>
20006c66:	f8d8 3008 	ldr.w	r3, [r8, #8]
20006c6a:	1a18      	subs	r0, r3, r0
20006c6c:	f8c8 0008 	str.w	r0, [r8, #8]
20006c70:	2800      	cmp	r0, #0
20006c72:	d1e5      	bne.n	20006c40 <__sfvwrite_r+0xa8>
20006c74:	2000      	movs	r0, #0
20006c76:	b005      	add	sp, #20
20006c78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006c7c:	f8d5 9000 	ldr.w	r9, [r5]
20006c80:	f04f 0c00 	mov.w	ip, #0
20006c84:	686f      	ldr	r7, [r5, #4]
20006c86:	3508      	adds	r5, #8
20006c88:	2f00      	cmp	r7, #0
20006c8a:	d0f7      	beq.n	20006c7c <__sfvwrite_r+0xe4>
20006c8c:	f1bc 0f00 	cmp.w	ip, #0
20006c90:	f000 80b5 	beq.w	20006dfe <__sfvwrite_r+0x266>
20006c94:	6963      	ldr	r3, [r4, #20]
20006c96:	45bb      	cmp	fp, r7
20006c98:	bf34      	ite	cc
20006c9a:	46da      	movcc	sl, fp
20006c9c:	46ba      	movcs	sl, r7
20006c9e:	68a6      	ldr	r6, [r4, #8]
20006ca0:	6820      	ldr	r0, [r4, #0]
20006ca2:	6922      	ldr	r2, [r4, #16]
20006ca4:	199e      	adds	r6, r3, r6
20006ca6:	4290      	cmp	r0, r2
20006ca8:	bf94      	ite	ls
20006caa:	2200      	movls	r2, #0
20006cac:	2201      	movhi	r2, #1
20006cae:	45b2      	cmp	sl, r6
20006cb0:	bfd4      	ite	le
20006cb2:	2200      	movle	r2, #0
20006cb4:	f002 0201 	andgt.w	r2, r2, #1
20006cb8:	2a00      	cmp	r2, #0
20006cba:	f040 80ae 	bne.w	20006e1a <__sfvwrite_r+0x282>
20006cbe:	459a      	cmp	sl, r3
20006cc0:	f2c0 8082 	blt.w	20006dc8 <__sfvwrite_r+0x230>
20006cc4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20006cc6:	464a      	mov	r2, r9
20006cc8:	f8cd c004 	str.w	ip, [sp, #4]
20006ccc:	9803      	ldr	r0, [sp, #12]
20006cce:	6a21      	ldr	r1, [r4, #32]
20006cd0:	47b0      	blx	r6
20006cd2:	f8dd c004 	ldr.w	ip, [sp, #4]
20006cd6:	1e06      	subs	r6, r0, #0
20006cd8:	f340 80b1 	ble.w	20006e3e <__sfvwrite_r+0x2a6>
20006cdc:	ebbb 0b06 	subs.w	fp, fp, r6
20006ce0:	f000 8086 	beq.w	20006df0 <__sfvwrite_r+0x258>
20006ce4:	f8d8 3008 	ldr.w	r3, [r8, #8]
20006ce8:	44b1      	add	r9, r6
20006cea:	1bbf      	subs	r7, r7, r6
20006cec:	1b9e      	subs	r6, r3, r6
20006cee:	f8c8 6008 	str.w	r6, [r8, #8]
20006cf2:	2e00      	cmp	r6, #0
20006cf4:	d1c8      	bne.n	20006c88 <__sfvwrite_r+0xf0>
20006cf6:	e7bd      	b.n	20006c74 <__sfvwrite_r+0xdc>
20006cf8:	9803      	ldr	r0, [sp, #12]
20006cfa:	4621      	mov	r1, r4
20006cfc:	f7fe fc18 	bl	20005530 <__swsetup_r>
20006d00:	2800      	cmp	r0, #0
20006d02:	f040 80d4 	bne.w	20006eae <__sfvwrite_r+0x316>
20006d06:	89a0      	ldrh	r0, [r4, #12]
20006d08:	fa1f fa80 	uxth.w	sl, r0
20006d0c:	e758      	b.n	20006bc0 <__sfvwrite_r+0x28>
20006d0e:	6820      	ldr	r0, [r4, #0]
20006d10:	46b9      	mov	r9, r7
20006d12:	6923      	ldr	r3, [r4, #16]
20006d14:	4298      	cmp	r0, r3
20006d16:	bf94      	ite	ls
20006d18:	2300      	movls	r3, #0
20006d1a:	2301      	movhi	r3, #1
20006d1c:	42b7      	cmp	r7, r6
20006d1e:	bf2c      	ite	cs
20006d20:	2300      	movcs	r3, #0
20006d22:	f003 0301 	andcc.w	r3, r3, #1
20006d26:	2b00      	cmp	r3, #0
20006d28:	f040 809d 	bne.w	20006e66 <__sfvwrite_r+0x2ce>
20006d2c:	6963      	ldr	r3, [r4, #20]
20006d2e:	429e      	cmp	r6, r3
20006d30:	f0c0 808c 	bcc.w	20006e4c <__sfvwrite_r+0x2b4>
20006d34:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20006d36:	4652      	mov	r2, sl
20006d38:	9803      	ldr	r0, [sp, #12]
20006d3a:	6a21      	ldr	r1, [r4, #32]
20006d3c:	47b8      	blx	r7
20006d3e:	1e07      	subs	r7, r0, #0
20006d40:	dd7d      	ble.n	20006e3e <__sfvwrite_r+0x2a6>
20006d42:	46b9      	mov	r9, r7
20006d44:	e767      	b.n	20006c16 <__sfvwrite_r+0x7e>
20006d46:	f410 6f90 	tst.w	r0, #1152	; 0x480
20006d4a:	bf08      	it	eq
20006d4c:	6820      	ldreq	r0, [r4, #0]
20006d4e:	f43f af56 	beq.w	20006bfe <__sfvwrite_r+0x66>
20006d52:	6962      	ldr	r2, [r4, #20]
20006d54:	6921      	ldr	r1, [r4, #16]
20006d56:	6823      	ldr	r3, [r4, #0]
20006d58:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20006d5c:	1a5b      	subs	r3, r3, r1
20006d5e:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
20006d62:	f103 0c01 	add.w	ip, r3, #1
20006d66:	44b4      	add	ip, r6
20006d68:	ea4f 0969 	mov.w	r9, r9, asr #1
20006d6c:	45e1      	cmp	r9, ip
20006d6e:	464a      	mov	r2, r9
20006d70:	bf3c      	itt	cc
20006d72:	46e1      	movcc	r9, ip
20006d74:	464a      	movcc	r2, r9
20006d76:	f410 6f80 	tst.w	r0, #1024	; 0x400
20006d7a:	f000 8083 	beq.w	20006e84 <__sfvwrite_r+0x2ec>
20006d7e:	4611      	mov	r1, r2
20006d80:	9803      	ldr	r0, [sp, #12]
20006d82:	9302      	str	r3, [sp, #8]
20006d84:	f000 f9aa 	bl	200070dc <_malloc_r>
20006d88:	9b02      	ldr	r3, [sp, #8]
20006d8a:	2800      	cmp	r0, #0
20006d8c:	f000 8099 	beq.w	20006ec2 <__sfvwrite_r+0x32a>
20006d90:	461a      	mov	r2, r3
20006d92:	6921      	ldr	r1, [r4, #16]
20006d94:	9302      	str	r3, [sp, #8]
20006d96:	9001      	str	r0, [sp, #4]
20006d98:	f000 fcac 	bl	200076f4 <memcpy>
20006d9c:	89a2      	ldrh	r2, [r4, #12]
20006d9e:	9b02      	ldr	r3, [sp, #8]
20006da0:	f8dd c004 	ldr.w	ip, [sp, #4]
20006da4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20006da8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20006dac:	81a2      	strh	r2, [r4, #12]
20006dae:	ebc3 0209 	rsb	r2, r3, r9
20006db2:	eb0c 0003 	add.w	r0, ip, r3
20006db6:	4637      	mov	r7, r6
20006db8:	46b3      	mov	fp, r6
20006dba:	60a2      	str	r2, [r4, #8]
20006dbc:	f8c4 c010 	str.w	ip, [r4, #16]
20006dc0:	6020      	str	r0, [r4, #0]
20006dc2:	f8c4 9014 	str.w	r9, [r4, #20]
20006dc6:	e71a      	b.n	20006bfe <__sfvwrite_r+0x66>
20006dc8:	4652      	mov	r2, sl
20006dca:	4649      	mov	r1, r9
20006dcc:	4656      	mov	r6, sl
20006dce:	f8cd c004 	str.w	ip, [sp, #4]
20006dd2:	f000 fd57 	bl	20007884 <memmove>
20006dd6:	68a2      	ldr	r2, [r4, #8]
20006dd8:	6823      	ldr	r3, [r4, #0]
20006dda:	ebbb 0b06 	subs.w	fp, fp, r6
20006dde:	ebca 0202 	rsb	r2, sl, r2
20006de2:	f8dd c004 	ldr.w	ip, [sp, #4]
20006de6:	4453      	add	r3, sl
20006de8:	60a2      	str	r2, [r4, #8]
20006dea:	6023      	str	r3, [r4, #0]
20006dec:	f47f af7a 	bne.w	20006ce4 <__sfvwrite_r+0x14c>
20006df0:	9803      	ldr	r0, [sp, #12]
20006df2:	4621      	mov	r1, r4
20006df4:	f7ff fbfc 	bl	200065f0 <_fflush_r>
20006df8:	bb08      	cbnz	r0, 20006e3e <__sfvwrite_r+0x2a6>
20006dfa:	46dc      	mov	ip, fp
20006dfc:	e772      	b.n	20006ce4 <__sfvwrite_r+0x14c>
20006dfe:	4648      	mov	r0, r9
20006e00:	210a      	movs	r1, #10
20006e02:	463a      	mov	r2, r7
20006e04:	f000 fc3c 	bl	20007680 <memchr>
20006e08:	2800      	cmp	r0, #0
20006e0a:	d04b      	beq.n	20006ea4 <__sfvwrite_r+0x30c>
20006e0c:	f100 0b01 	add.w	fp, r0, #1
20006e10:	f04f 0c01 	mov.w	ip, #1
20006e14:	ebc9 0b0b 	rsb	fp, r9, fp
20006e18:	e73c      	b.n	20006c94 <__sfvwrite_r+0xfc>
20006e1a:	4649      	mov	r1, r9
20006e1c:	4632      	mov	r2, r6
20006e1e:	f8cd c004 	str.w	ip, [sp, #4]
20006e22:	f000 fd2f 	bl	20007884 <memmove>
20006e26:	6823      	ldr	r3, [r4, #0]
20006e28:	4621      	mov	r1, r4
20006e2a:	9803      	ldr	r0, [sp, #12]
20006e2c:	199b      	adds	r3, r3, r6
20006e2e:	6023      	str	r3, [r4, #0]
20006e30:	f7ff fbde 	bl	200065f0 <_fflush_r>
20006e34:	f8dd c004 	ldr.w	ip, [sp, #4]
20006e38:	2800      	cmp	r0, #0
20006e3a:	f43f af4f 	beq.w	20006cdc <__sfvwrite_r+0x144>
20006e3e:	89a3      	ldrh	r3, [r4, #12]
20006e40:	f04f 30ff 	mov.w	r0, #4294967295
20006e44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20006e48:	81a3      	strh	r3, [r4, #12]
20006e4a:	e714      	b.n	20006c76 <__sfvwrite_r+0xde>
20006e4c:	4632      	mov	r2, r6
20006e4e:	4651      	mov	r1, sl
20006e50:	f000 fd18 	bl	20007884 <memmove>
20006e54:	68a2      	ldr	r2, [r4, #8]
20006e56:	6823      	ldr	r3, [r4, #0]
20006e58:	4637      	mov	r7, r6
20006e5a:	1b92      	subs	r2, r2, r6
20006e5c:	46b1      	mov	r9, r6
20006e5e:	199b      	adds	r3, r3, r6
20006e60:	60a2      	str	r2, [r4, #8]
20006e62:	6023      	str	r3, [r4, #0]
20006e64:	e6d7      	b.n	20006c16 <__sfvwrite_r+0x7e>
20006e66:	4651      	mov	r1, sl
20006e68:	463a      	mov	r2, r7
20006e6a:	f000 fd0b 	bl	20007884 <memmove>
20006e6e:	6823      	ldr	r3, [r4, #0]
20006e70:	9803      	ldr	r0, [sp, #12]
20006e72:	4621      	mov	r1, r4
20006e74:	19db      	adds	r3, r3, r7
20006e76:	6023      	str	r3, [r4, #0]
20006e78:	f7ff fbba 	bl	200065f0 <_fflush_r>
20006e7c:	2800      	cmp	r0, #0
20006e7e:	f43f aeca 	beq.w	20006c16 <__sfvwrite_r+0x7e>
20006e82:	e7dc      	b.n	20006e3e <__sfvwrite_r+0x2a6>
20006e84:	9803      	ldr	r0, [sp, #12]
20006e86:	9302      	str	r3, [sp, #8]
20006e88:	f001 fa08 	bl	2000829c <_realloc_r>
20006e8c:	9b02      	ldr	r3, [sp, #8]
20006e8e:	4684      	mov	ip, r0
20006e90:	2800      	cmp	r0, #0
20006e92:	d18c      	bne.n	20006dae <__sfvwrite_r+0x216>
20006e94:	6921      	ldr	r1, [r4, #16]
20006e96:	9803      	ldr	r0, [sp, #12]
20006e98:	f7ff fd9e 	bl	200069d8 <_free_r>
20006e9c:	9903      	ldr	r1, [sp, #12]
20006e9e:	230c      	movs	r3, #12
20006ea0:	600b      	str	r3, [r1, #0]
20006ea2:	e7cc      	b.n	20006e3e <__sfvwrite_r+0x2a6>
20006ea4:	f107 0b01 	add.w	fp, r7, #1
20006ea8:	f04f 0c01 	mov.w	ip, #1
20006eac:	e6f2      	b.n	20006c94 <__sfvwrite_r+0xfc>
20006eae:	9903      	ldr	r1, [sp, #12]
20006eb0:	2209      	movs	r2, #9
20006eb2:	89a3      	ldrh	r3, [r4, #12]
20006eb4:	f04f 30ff 	mov.w	r0, #4294967295
20006eb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20006ebc:	600a      	str	r2, [r1, #0]
20006ebe:	81a3      	strh	r3, [r4, #12]
20006ec0:	e6d9      	b.n	20006c76 <__sfvwrite_r+0xde>
20006ec2:	9a03      	ldr	r2, [sp, #12]
20006ec4:	230c      	movs	r3, #12
20006ec6:	6013      	str	r3, [r2, #0]
20006ec8:	e7b9      	b.n	20006e3e <__sfvwrite_r+0x2a6>
20006eca:	bf00      	nop

20006ecc <_fwalk_reent>:
20006ecc:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20006ed0:	4607      	mov	r7, r0
20006ed2:	468a      	mov	sl, r1
20006ed4:	f7ff fc48 	bl	20006768 <__sfp_lock_acquire>
20006ed8:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
20006edc:	bf08      	it	eq
20006ede:	46b0      	moveq	r8, r6
20006ee0:	d018      	beq.n	20006f14 <_fwalk_reent+0x48>
20006ee2:	f04f 0800 	mov.w	r8, #0
20006ee6:	6875      	ldr	r5, [r6, #4]
20006ee8:	68b4      	ldr	r4, [r6, #8]
20006eea:	3d01      	subs	r5, #1
20006eec:	d40f      	bmi.n	20006f0e <_fwalk_reent+0x42>
20006eee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20006ef2:	b14b      	cbz	r3, 20006f08 <_fwalk_reent+0x3c>
20006ef4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20006ef8:	4621      	mov	r1, r4
20006efa:	4638      	mov	r0, r7
20006efc:	f1b3 3fff 	cmp.w	r3, #4294967295
20006f00:	d002      	beq.n	20006f08 <_fwalk_reent+0x3c>
20006f02:	47d0      	blx	sl
20006f04:	ea48 0800 	orr.w	r8, r8, r0
20006f08:	3468      	adds	r4, #104	; 0x68
20006f0a:	3d01      	subs	r5, #1
20006f0c:	d5ef      	bpl.n	20006eee <_fwalk_reent+0x22>
20006f0e:	6836      	ldr	r6, [r6, #0]
20006f10:	2e00      	cmp	r6, #0
20006f12:	d1e8      	bne.n	20006ee6 <_fwalk_reent+0x1a>
20006f14:	f7ff fc2a 	bl	2000676c <__sfp_lock_release>
20006f18:	4640      	mov	r0, r8
20006f1a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20006f1e:	bf00      	nop

20006f20 <_fwalk>:
20006f20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20006f24:	4606      	mov	r6, r0
20006f26:	4688      	mov	r8, r1
20006f28:	f7ff fc1e 	bl	20006768 <__sfp_lock_acquire>
20006f2c:	36d8      	adds	r6, #216	; 0xd8
20006f2e:	bf08      	it	eq
20006f30:	4637      	moveq	r7, r6
20006f32:	d015      	beq.n	20006f60 <_fwalk+0x40>
20006f34:	2700      	movs	r7, #0
20006f36:	6875      	ldr	r5, [r6, #4]
20006f38:	68b4      	ldr	r4, [r6, #8]
20006f3a:	3d01      	subs	r5, #1
20006f3c:	d40d      	bmi.n	20006f5a <_fwalk+0x3a>
20006f3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20006f42:	b13b      	cbz	r3, 20006f54 <_fwalk+0x34>
20006f44:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20006f48:	4620      	mov	r0, r4
20006f4a:	f1b3 3fff 	cmp.w	r3, #4294967295
20006f4e:	d001      	beq.n	20006f54 <_fwalk+0x34>
20006f50:	47c0      	blx	r8
20006f52:	4307      	orrs	r7, r0
20006f54:	3468      	adds	r4, #104	; 0x68
20006f56:	3d01      	subs	r5, #1
20006f58:	d5f1      	bpl.n	20006f3e <_fwalk+0x1e>
20006f5a:	6836      	ldr	r6, [r6, #0]
20006f5c:	2e00      	cmp	r6, #0
20006f5e:	d1ea      	bne.n	20006f36 <_fwalk+0x16>
20006f60:	f7ff fc04 	bl	2000676c <__sfp_lock_release>
20006f64:	4638      	mov	r0, r7
20006f66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006f6a:	bf00      	nop

20006f6c <__locale_charset>:
20006f6c:	f249 7398 	movw	r3, #38808	; 0x9798
20006f70:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006f74:	6818      	ldr	r0, [r3, #0]
20006f76:	4770      	bx	lr

20006f78 <_localeconv_r>:
20006f78:	4800      	ldr	r0, [pc, #0]	; (20006f7c <_localeconv_r+0x4>)
20006f7a:	4770      	bx	lr
20006f7c:	2000979c 	.word	0x2000979c

20006f80 <localeconv>:
20006f80:	4800      	ldr	r0, [pc, #0]	; (20006f84 <localeconv+0x4>)
20006f82:	4770      	bx	lr
20006f84:	2000979c 	.word	0x2000979c

20006f88 <_setlocale_r>:
20006f88:	b570      	push	{r4, r5, r6, lr}
20006f8a:	4605      	mov	r5, r0
20006f8c:	460e      	mov	r6, r1
20006f8e:	4614      	mov	r4, r2
20006f90:	b172      	cbz	r2, 20006fb0 <_setlocale_r+0x28>
20006f92:	f249 61c0 	movw	r1, #38592	; 0x96c0
20006f96:	4610      	mov	r0, r2
20006f98:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006f9c:	f001 fbd4 	bl	20008748 <strcmp>
20006fa0:	b958      	cbnz	r0, 20006fba <_setlocale_r+0x32>
20006fa2:	f249 60c0 	movw	r0, #38592	; 0x96c0
20006fa6:	622c      	str	r4, [r5, #32]
20006fa8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006fac:	61ee      	str	r6, [r5, #28]
20006fae:	bd70      	pop	{r4, r5, r6, pc}
20006fb0:	f249 60c0 	movw	r0, #38592	; 0x96c0
20006fb4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006fb8:	bd70      	pop	{r4, r5, r6, pc}
20006fba:	f249 61f4 	movw	r1, #38644	; 0x96f4
20006fbe:	4620      	mov	r0, r4
20006fc0:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006fc4:	f001 fbc0 	bl	20008748 <strcmp>
20006fc8:	2800      	cmp	r0, #0
20006fca:	d0ea      	beq.n	20006fa2 <_setlocale_r+0x1a>
20006fcc:	2000      	movs	r0, #0
20006fce:	bd70      	pop	{r4, r5, r6, pc}

20006fd0 <setlocale>:
20006fd0:	f649 1360 	movw	r3, #39264	; 0x9960
20006fd4:	460a      	mov	r2, r1
20006fd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006fda:	4601      	mov	r1, r0
20006fdc:	6818      	ldr	r0, [r3, #0]
20006fde:	e7d3      	b.n	20006f88 <_setlocale_r>

20006fe0 <__smakebuf_r>:
20006fe0:	898b      	ldrh	r3, [r1, #12]
20006fe2:	b5f0      	push	{r4, r5, r6, r7, lr}
20006fe4:	460c      	mov	r4, r1
20006fe6:	b29a      	uxth	r2, r3
20006fe8:	b091      	sub	sp, #68	; 0x44
20006fea:	f012 0f02 	tst.w	r2, #2
20006fee:	4605      	mov	r5, r0
20006ff0:	d141      	bne.n	20007076 <__smakebuf_r+0x96>
20006ff2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20006ff6:	2900      	cmp	r1, #0
20006ff8:	db18      	blt.n	2000702c <__smakebuf_r+0x4c>
20006ffa:	aa01      	add	r2, sp, #4
20006ffc:	f001 fd6a 	bl	20008ad4 <_fstat_r>
20007000:	2800      	cmp	r0, #0
20007002:	db11      	blt.n	20007028 <__smakebuf_r+0x48>
20007004:	9b02      	ldr	r3, [sp, #8]
20007006:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
2000700a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
2000700e:	bf14      	ite	ne
20007010:	2700      	movne	r7, #0
20007012:	2701      	moveq	r7, #1
20007014:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20007018:	d040      	beq.n	2000709c <__smakebuf_r+0xbc>
2000701a:	89a3      	ldrh	r3, [r4, #12]
2000701c:	f44f 6680 	mov.w	r6, #1024	; 0x400
20007020:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20007024:	81a3      	strh	r3, [r4, #12]
20007026:	e00b      	b.n	20007040 <__smakebuf_r+0x60>
20007028:	89a3      	ldrh	r3, [r4, #12]
2000702a:	b29a      	uxth	r2, r3
2000702c:	f012 0f80 	tst.w	r2, #128	; 0x80
20007030:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20007034:	bf0c      	ite	eq
20007036:	f44f 6680 	moveq.w	r6, #1024	; 0x400
2000703a:	2640      	movne	r6, #64	; 0x40
2000703c:	2700      	movs	r7, #0
2000703e:	81a3      	strh	r3, [r4, #12]
20007040:	4628      	mov	r0, r5
20007042:	4631      	mov	r1, r6
20007044:	f000 f84a 	bl	200070dc <_malloc_r>
20007048:	b170      	cbz	r0, 20007068 <__smakebuf_r+0x88>
2000704a:	89a1      	ldrh	r1, [r4, #12]
2000704c:	f246 72b1 	movw	r2, #26545	; 0x67b1
20007050:	f2c2 0200 	movt	r2, #8192	; 0x2000
20007054:	6120      	str	r0, [r4, #16]
20007056:	f041 0180 	orr.w	r1, r1, #128	; 0x80
2000705a:	6166      	str	r6, [r4, #20]
2000705c:	62aa      	str	r2, [r5, #40]	; 0x28
2000705e:	81a1      	strh	r1, [r4, #12]
20007060:	6020      	str	r0, [r4, #0]
20007062:	b97f      	cbnz	r7, 20007084 <__smakebuf_r+0xa4>
20007064:	b011      	add	sp, #68	; 0x44
20007066:	bdf0      	pop	{r4, r5, r6, r7, pc}
20007068:	89a3      	ldrh	r3, [r4, #12]
2000706a:	f413 7f00 	tst.w	r3, #512	; 0x200
2000706e:	d1f9      	bne.n	20007064 <__smakebuf_r+0x84>
20007070:	f043 0302 	orr.w	r3, r3, #2
20007074:	81a3      	strh	r3, [r4, #12]
20007076:	f104 0347 	add.w	r3, r4, #71	; 0x47
2000707a:	6123      	str	r3, [r4, #16]
2000707c:	6023      	str	r3, [r4, #0]
2000707e:	2301      	movs	r3, #1
20007080:	6163      	str	r3, [r4, #20]
20007082:	e7ef      	b.n	20007064 <__smakebuf_r+0x84>
20007084:	4628      	mov	r0, r5
20007086:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
2000708a:	f001 fd39 	bl	20008b00 <_isatty_r>
2000708e:	2800      	cmp	r0, #0
20007090:	d0e8      	beq.n	20007064 <__smakebuf_r+0x84>
20007092:	89a3      	ldrh	r3, [r4, #12]
20007094:	f043 0301 	orr.w	r3, r3, #1
20007098:	81a3      	strh	r3, [r4, #12]
2000709a:	e7e3      	b.n	20007064 <__smakebuf_r+0x84>
2000709c:	f248 63c1 	movw	r3, #34497	; 0x86c1
200070a0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
200070a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200070a6:	429a      	cmp	r2, r3
200070a8:	d1b7      	bne.n	2000701a <__smakebuf_r+0x3a>
200070aa:	89a2      	ldrh	r2, [r4, #12]
200070ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
200070b0:	461e      	mov	r6, r3
200070b2:	6523      	str	r3, [r4, #80]	; 0x50
200070b4:	ea42 0303 	orr.w	r3, r2, r3
200070b8:	81a3      	strh	r3, [r4, #12]
200070ba:	e7c1      	b.n	20007040 <__smakebuf_r+0x60>

200070bc <free>:
200070bc:	f649 1360 	movw	r3, #39264	; 0x9960
200070c0:	4601      	mov	r1, r0
200070c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200070c6:	6818      	ldr	r0, [r3, #0]
200070c8:	f7ff bc86 	b.w	200069d8 <_free_r>

200070cc <malloc>:
200070cc:	f649 1360 	movw	r3, #39264	; 0x9960
200070d0:	4601      	mov	r1, r0
200070d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200070d6:	6818      	ldr	r0, [r3, #0]
200070d8:	f000 b800 	b.w	200070dc <_malloc_r>

200070dc <_malloc_r>:
200070dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200070e0:	f101 040b 	add.w	r4, r1, #11
200070e4:	2c16      	cmp	r4, #22
200070e6:	b083      	sub	sp, #12
200070e8:	4606      	mov	r6, r0
200070ea:	d82f      	bhi.n	2000714c <_malloc_r+0x70>
200070ec:	2300      	movs	r3, #0
200070ee:	2410      	movs	r4, #16
200070f0:	428c      	cmp	r4, r1
200070f2:	bf2c      	ite	cs
200070f4:	4619      	movcs	r1, r3
200070f6:	f043 0101 	orrcc.w	r1, r3, #1
200070fa:	2900      	cmp	r1, #0
200070fc:	d130      	bne.n	20007160 <_malloc_r+0x84>
200070fe:	4630      	mov	r0, r6
20007100:	f000 fc1c 	bl	2000793c <__malloc_lock>
20007104:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20007108:	d22e      	bcs.n	20007168 <_malloc_r+0x8c>
2000710a:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
2000710e:	f649 2554 	movw	r5, #39508	; 0x9a54
20007112:	f2c2 0500 	movt	r5, #8192	; 0x2000
20007116:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
2000711a:	68d3      	ldr	r3, [r2, #12]
2000711c:	4293      	cmp	r3, r2
2000711e:	f000 8206 	beq.w	2000752e <_malloc_r+0x452>
20007122:	685a      	ldr	r2, [r3, #4]
20007124:	f103 0508 	add.w	r5, r3, #8
20007128:	68d9      	ldr	r1, [r3, #12]
2000712a:	4630      	mov	r0, r6
2000712c:	f022 0c03 	bic.w	ip, r2, #3
20007130:	689a      	ldr	r2, [r3, #8]
20007132:	4463      	add	r3, ip
20007134:	685c      	ldr	r4, [r3, #4]
20007136:	608a      	str	r2, [r1, #8]
20007138:	f044 0401 	orr.w	r4, r4, #1
2000713c:	60d1      	str	r1, [r2, #12]
2000713e:	605c      	str	r4, [r3, #4]
20007140:	f000 fbfe 	bl	20007940 <__malloc_unlock>
20007144:	4628      	mov	r0, r5
20007146:	b003      	add	sp, #12
20007148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000714c:	f024 0407 	bic.w	r4, r4, #7
20007150:	0fe3      	lsrs	r3, r4, #31
20007152:	428c      	cmp	r4, r1
20007154:	bf2c      	ite	cs
20007156:	4619      	movcs	r1, r3
20007158:	f043 0101 	orrcc.w	r1, r3, #1
2000715c:	2900      	cmp	r1, #0
2000715e:	d0ce      	beq.n	200070fe <_malloc_r+0x22>
20007160:	230c      	movs	r3, #12
20007162:	2500      	movs	r5, #0
20007164:	6033      	str	r3, [r6, #0]
20007166:	e7ed      	b.n	20007144 <_malloc_r+0x68>
20007168:	ea5f 2e54 	movs.w	lr, r4, lsr #9
2000716c:	bf04      	itt	eq
2000716e:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
20007172:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
20007176:	f040 8090 	bne.w	2000729a <_malloc_r+0x1be>
2000717a:	f649 2554 	movw	r5, #39508	; 0x9a54
2000717e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20007182:	1828      	adds	r0, r5, r0
20007184:	68c3      	ldr	r3, [r0, #12]
20007186:	4298      	cmp	r0, r3
20007188:	d106      	bne.n	20007198 <_malloc_r+0xbc>
2000718a:	e00d      	b.n	200071a8 <_malloc_r+0xcc>
2000718c:	2a00      	cmp	r2, #0
2000718e:	f280 816f 	bge.w	20007470 <_malloc_r+0x394>
20007192:	68db      	ldr	r3, [r3, #12]
20007194:	4298      	cmp	r0, r3
20007196:	d007      	beq.n	200071a8 <_malloc_r+0xcc>
20007198:	6859      	ldr	r1, [r3, #4]
2000719a:	f021 0103 	bic.w	r1, r1, #3
2000719e:	1b0a      	subs	r2, r1, r4
200071a0:	2a0f      	cmp	r2, #15
200071a2:	ddf3      	ble.n	2000718c <_malloc_r+0xb0>
200071a4:	f10e 3eff 	add.w	lr, lr, #4294967295
200071a8:	f10e 0e01 	add.w	lr, lr, #1
200071ac:	f649 2754 	movw	r7, #39508	; 0x9a54
200071b0:	f2c2 0700 	movt	r7, #8192	; 0x2000
200071b4:	f107 0108 	add.w	r1, r7, #8
200071b8:	688b      	ldr	r3, [r1, #8]
200071ba:	4299      	cmp	r1, r3
200071bc:	bf08      	it	eq
200071be:	687a      	ldreq	r2, [r7, #4]
200071c0:	d026      	beq.n	20007210 <_malloc_r+0x134>
200071c2:	685a      	ldr	r2, [r3, #4]
200071c4:	f022 0c03 	bic.w	ip, r2, #3
200071c8:	ebc4 020c 	rsb	r2, r4, ip
200071cc:	2a0f      	cmp	r2, #15
200071ce:	f300 8194 	bgt.w	200074fa <_malloc_r+0x41e>
200071d2:	2a00      	cmp	r2, #0
200071d4:	60c9      	str	r1, [r1, #12]
200071d6:	6089      	str	r1, [r1, #8]
200071d8:	f280 8099 	bge.w	2000730e <_malloc_r+0x232>
200071dc:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
200071e0:	f080 8165 	bcs.w	200074ae <_malloc_r+0x3d2>
200071e4:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
200071e8:	f04f 0a01 	mov.w	sl, #1
200071ec:	687a      	ldr	r2, [r7, #4]
200071ee:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
200071f2:	ea4f 0cac 	mov.w	ip, ip, asr #2
200071f6:	fa0a fc0c 	lsl.w	ip, sl, ip
200071fa:	60d8      	str	r0, [r3, #12]
200071fc:	f8d0 8008 	ldr.w	r8, [r0, #8]
20007200:	ea4c 0202 	orr.w	r2, ip, r2
20007204:	607a      	str	r2, [r7, #4]
20007206:	f8c3 8008 	str.w	r8, [r3, #8]
2000720a:	f8c8 300c 	str.w	r3, [r8, #12]
2000720e:	6083      	str	r3, [r0, #8]
20007210:	f04f 0c01 	mov.w	ip, #1
20007214:	ea4f 03ae 	mov.w	r3, lr, asr #2
20007218:	fa0c fc03 	lsl.w	ip, ip, r3
2000721c:	4594      	cmp	ip, r2
2000721e:	f200 8082 	bhi.w	20007326 <_malloc_r+0x24a>
20007222:	ea12 0f0c 	tst.w	r2, ip
20007226:	d108      	bne.n	2000723a <_malloc_r+0x15e>
20007228:	f02e 0e03 	bic.w	lr, lr, #3
2000722c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20007230:	f10e 0e04 	add.w	lr, lr, #4
20007234:	ea12 0f0c 	tst.w	r2, ip
20007238:	d0f8      	beq.n	2000722c <_malloc_r+0x150>
2000723a:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
2000723e:	46f2      	mov	sl, lr
20007240:	46c8      	mov	r8, r9
20007242:	f8d8 300c 	ldr.w	r3, [r8, #12]
20007246:	4598      	cmp	r8, r3
20007248:	d107      	bne.n	2000725a <_malloc_r+0x17e>
2000724a:	e168      	b.n	2000751e <_malloc_r+0x442>
2000724c:	2a00      	cmp	r2, #0
2000724e:	f280 8178 	bge.w	20007542 <_malloc_r+0x466>
20007252:	68db      	ldr	r3, [r3, #12]
20007254:	4598      	cmp	r8, r3
20007256:	f000 8162 	beq.w	2000751e <_malloc_r+0x442>
2000725a:	6858      	ldr	r0, [r3, #4]
2000725c:	f020 0003 	bic.w	r0, r0, #3
20007260:	1b02      	subs	r2, r0, r4
20007262:	2a0f      	cmp	r2, #15
20007264:	ddf2      	ble.n	2000724c <_malloc_r+0x170>
20007266:	461d      	mov	r5, r3
20007268:	191f      	adds	r7, r3, r4
2000726a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
2000726e:	f044 0e01 	orr.w	lr, r4, #1
20007272:	f855 4f08 	ldr.w	r4, [r5, #8]!
20007276:	4630      	mov	r0, r6
20007278:	50ba      	str	r2, [r7, r2]
2000727a:	f042 0201 	orr.w	r2, r2, #1
2000727e:	f8c3 e004 	str.w	lr, [r3, #4]
20007282:	f8cc 4008 	str.w	r4, [ip, #8]
20007286:	f8c4 c00c 	str.w	ip, [r4, #12]
2000728a:	608f      	str	r7, [r1, #8]
2000728c:	60cf      	str	r7, [r1, #12]
2000728e:	607a      	str	r2, [r7, #4]
20007290:	60b9      	str	r1, [r7, #8]
20007292:	60f9      	str	r1, [r7, #12]
20007294:	f000 fb54 	bl	20007940 <__malloc_unlock>
20007298:	e754      	b.n	20007144 <_malloc_r+0x68>
2000729a:	f1be 0f04 	cmp.w	lr, #4
2000729e:	bf9e      	ittt	ls
200072a0:	ea4f 1e94 	movls.w	lr, r4, lsr #6
200072a4:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
200072a8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200072ac:	f67f af65 	bls.w	2000717a <_malloc_r+0x9e>
200072b0:	f1be 0f14 	cmp.w	lr, #20
200072b4:	bf9c      	itt	ls
200072b6:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
200072ba:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200072be:	f67f af5c 	bls.w	2000717a <_malloc_r+0x9e>
200072c2:	f1be 0f54 	cmp.w	lr, #84	; 0x54
200072c6:	bf9e      	ittt	ls
200072c8:	ea4f 3e14 	movls.w	lr, r4, lsr #12
200072cc:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
200072d0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200072d4:	f67f af51 	bls.w	2000717a <_malloc_r+0x9e>
200072d8:	f5be 7faa 	cmp.w	lr, #340	; 0x154
200072dc:	bf9e      	ittt	ls
200072de:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
200072e2:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
200072e6:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200072ea:	f67f af46 	bls.w	2000717a <_malloc_r+0x9e>
200072ee:	f240 5354 	movw	r3, #1364	; 0x554
200072f2:	459e      	cmp	lr, r3
200072f4:	bf95      	itete	ls
200072f6:	ea4f 4e94 	movls.w	lr, r4, lsr #18
200072fa:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
200072fe:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
20007302:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
20007306:	bf98      	it	ls
20007308:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000730c:	e735      	b.n	2000717a <_malloc_r+0x9e>
2000730e:	eb03 020c 	add.w	r2, r3, ip
20007312:	f103 0508 	add.w	r5, r3, #8
20007316:	4630      	mov	r0, r6
20007318:	6853      	ldr	r3, [r2, #4]
2000731a:	f043 0301 	orr.w	r3, r3, #1
2000731e:	6053      	str	r3, [r2, #4]
20007320:	f000 fb0e 	bl	20007940 <__malloc_unlock>
20007324:	e70e      	b.n	20007144 <_malloc_r+0x68>
20007326:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000732a:	f8d8 3004 	ldr.w	r3, [r8, #4]
2000732e:	f023 0903 	bic.w	r9, r3, #3
20007332:	ebc4 0209 	rsb	r2, r4, r9
20007336:	454c      	cmp	r4, r9
20007338:	bf94      	ite	ls
2000733a:	2300      	movls	r3, #0
2000733c:	2301      	movhi	r3, #1
2000733e:	2a0f      	cmp	r2, #15
20007340:	bfd8      	it	le
20007342:	f043 0301 	orrle.w	r3, r3, #1
20007346:	2b00      	cmp	r3, #0
20007348:	f000 80a1 	beq.w	2000748e <_malloc_r+0x3b2>
2000734c:	f649 6b8c 	movw	fp, #40588	; 0x9e8c
20007350:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
20007354:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20007358:	f8db 3000 	ldr.w	r3, [fp]
2000735c:	3310      	adds	r3, #16
2000735e:	191b      	adds	r3, r3, r4
20007360:	f1b2 3fff 	cmp.w	r2, #4294967295
20007364:	d006      	beq.n	20007374 <_malloc_r+0x298>
20007366:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
2000736a:	331f      	adds	r3, #31
2000736c:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20007370:	f023 031f 	bic.w	r3, r3, #31
20007374:	4619      	mov	r1, r3
20007376:	4630      	mov	r0, r6
20007378:	9301      	str	r3, [sp, #4]
2000737a:	f001 f989 	bl	20008690 <_sbrk_r>
2000737e:	9b01      	ldr	r3, [sp, #4]
20007380:	f1b0 3fff 	cmp.w	r0, #4294967295
20007384:	4682      	mov	sl, r0
20007386:	f000 80f4 	beq.w	20007572 <_malloc_r+0x496>
2000738a:	eb08 0109 	add.w	r1, r8, r9
2000738e:	4281      	cmp	r1, r0
20007390:	f200 80ec 	bhi.w	2000756c <_malloc_r+0x490>
20007394:	f8db 2004 	ldr.w	r2, [fp, #4]
20007398:	189a      	adds	r2, r3, r2
2000739a:	4551      	cmp	r1, sl
2000739c:	f8cb 2004 	str.w	r2, [fp, #4]
200073a0:	f000 8145 	beq.w	2000762e <_malloc_r+0x552>
200073a4:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
200073a8:	f649 2054 	movw	r0, #39508	; 0x9a54
200073ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
200073b0:	f1b5 3fff 	cmp.w	r5, #4294967295
200073b4:	bf08      	it	eq
200073b6:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
200073ba:	d003      	beq.n	200073c4 <_malloc_r+0x2e8>
200073bc:	4452      	add	r2, sl
200073be:	1a51      	subs	r1, r2, r1
200073c0:	f8cb 1004 	str.w	r1, [fp, #4]
200073c4:	f01a 0507 	ands.w	r5, sl, #7
200073c8:	4630      	mov	r0, r6
200073ca:	bf17      	itett	ne
200073cc:	f1c5 0508 	rsbne	r5, r5, #8
200073d0:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
200073d4:	44aa      	addne	sl, r5
200073d6:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
200073da:	4453      	add	r3, sl
200073dc:	051b      	lsls	r3, r3, #20
200073de:	0d1b      	lsrs	r3, r3, #20
200073e0:	1aed      	subs	r5, r5, r3
200073e2:	4629      	mov	r1, r5
200073e4:	f001 f954 	bl	20008690 <_sbrk_r>
200073e8:	f1b0 3fff 	cmp.w	r0, #4294967295
200073ec:	f000 812c 	beq.w	20007648 <_malloc_r+0x56c>
200073f0:	ebca 0100 	rsb	r1, sl, r0
200073f4:	1949      	adds	r1, r1, r5
200073f6:	f041 0101 	orr.w	r1, r1, #1
200073fa:	f8db 2004 	ldr.w	r2, [fp, #4]
200073fe:	f649 638c 	movw	r3, #40588	; 0x9e8c
20007402:	f8c7 a008 	str.w	sl, [r7, #8]
20007406:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000740a:	18aa      	adds	r2, r5, r2
2000740c:	45b8      	cmp	r8, r7
2000740e:	f8cb 2004 	str.w	r2, [fp, #4]
20007412:	f8ca 1004 	str.w	r1, [sl, #4]
20007416:	d017      	beq.n	20007448 <_malloc_r+0x36c>
20007418:	f1b9 0f0f 	cmp.w	r9, #15
2000741c:	f240 80df 	bls.w	200075de <_malloc_r+0x502>
20007420:	f1a9 010c 	sub.w	r1, r9, #12
20007424:	2505      	movs	r5, #5
20007426:	f021 0107 	bic.w	r1, r1, #7
2000742a:	eb08 0001 	add.w	r0, r8, r1
2000742e:	290f      	cmp	r1, #15
20007430:	6085      	str	r5, [r0, #8]
20007432:	6045      	str	r5, [r0, #4]
20007434:	f8d8 0004 	ldr.w	r0, [r8, #4]
20007438:	f000 0001 	and.w	r0, r0, #1
2000743c:	ea41 0000 	orr.w	r0, r1, r0
20007440:	f8c8 0004 	str.w	r0, [r8, #4]
20007444:	f200 80ac 	bhi.w	200075a0 <_malloc_r+0x4c4>
20007448:	46d0      	mov	r8, sl
2000744a:	f649 638c 	movw	r3, #40588	; 0x9e8c
2000744e:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
20007452:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007456:	428a      	cmp	r2, r1
20007458:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
2000745c:	bf88      	it	hi
2000745e:	62da      	strhi	r2, [r3, #44]	; 0x2c
20007460:	f649 638c 	movw	r3, #40588	; 0x9e8c
20007464:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007468:	428a      	cmp	r2, r1
2000746a:	bf88      	it	hi
2000746c:	631a      	strhi	r2, [r3, #48]	; 0x30
2000746e:	e082      	b.n	20007576 <_malloc_r+0x49a>
20007470:	185c      	adds	r4, r3, r1
20007472:	689a      	ldr	r2, [r3, #8]
20007474:	68d9      	ldr	r1, [r3, #12]
20007476:	4630      	mov	r0, r6
20007478:	6866      	ldr	r6, [r4, #4]
2000747a:	f103 0508 	add.w	r5, r3, #8
2000747e:	608a      	str	r2, [r1, #8]
20007480:	f046 0301 	orr.w	r3, r6, #1
20007484:	60d1      	str	r1, [r2, #12]
20007486:	6063      	str	r3, [r4, #4]
20007488:	f000 fa5a 	bl	20007940 <__malloc_unlock>
2000748c:	e65a      	b.n	20007144 <_malloc_r+0x68>
2000748e:	eb08 0304 	add.w	r3, r8, r4
20007492:	f042 0201 	orr.w	r2, r2, #1
20007496:	f044 0401 	orr.w	r4, r4, #1
2000749a:	4630      	mov	r0, r6
2000749c:	f8c8 4004 	str.w	r4, [r8, #4]
200074a0:	f108 0508 	add.w	r5, r8, #8
200074a4:	605a      	str	r2, [r3, #4]
200074a6:	60bb      	str	r3, [r7, #8]
200074a8:	f000 fa4a 	bl	20007940 <__malloc_unlock>
200074ac:	e64a      	b.n	20007144 <_malloc_r+0x68>
200074ae:	ea4f 225c 	mov.w	r2, ip, lsr #9
200074b2:	2a04      	cmp	r2, #4
200074b4:	d954      	bls.n	20007560 <_malloc_r+0x484>
200074b6:	2a14      	cmp	r2, #20
200074b8:	f200 8089 	bhi.w	200075ce <_malloc_r+0x4f2>
200074bc:	325b      	adds	r2, #91	; 0x5b
200074be:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200074c2:	44a8      	add	r8, r5
200074c4:	f649 2754 	movw	r7, #39508	; 0x9a54
200074c8:	f2c2 0700 	movt	r7, #8192	; 0x2000
200074cc:	f8d8 0008 	ldr.w	r0, [r8, #8]
200074d0:	4540      	cmp	r0, r8
200074d2:	d103      	bne.n	200074dc <_malloc_r+0x400>
200074d4:	e06f      	b.n	200075b6 <_malloc_r+0x4da>
200074d6:	6880      	ldr	r0, [r0, #8]
200074d8:	4580      	cmp	r8, r0
200074da:	d004      	beq.n	200074e6 <_malloc_r+0x40a>
200074dc:	6842      	ldr	r2, [r0, #4]
200074de:	f022 0203 	bic.w	r2, r2, #3
200074e2:	4594      	cmp	ip, r2
200074e4:	d3f7      	bcc.n	200074d6 <_malloc_r+0x3fa>
200074e6:	f8d0 c00c 	ldr.w	ip, [r0, #12]
200074ea:	f8c3 c00c 	str.w	ip, [r3, #12]
200074ee:	6098      	str	r0, [r3, #8]
200074f0:	687a      	ldr	r2, [r7, #4]
200074f2:	60c3      	str	r3, [r0, #12]
200074f4:	f8cc 3008 	str.w	r3, [ip, #8]
200074f8:	e68a      	b.n	20007210 <_malloc_r+0x134>
200074fa:	191f      	adds	r7, r3, r4
200074fc:	4630      	mov	r0, r6
200074fe:	f044 0401 	orr.w	r4, r4, #1
20007502:	60cf      	str	r7, [r1, #12]
20007504:	605c      	str	r4, [r3, #4]
20007506:	f103 0508 	add.w	r5, r3, #8
2000750a:	50ba      	str	r2, [r7, r2]
2000750c:	f042 0201 	orr.w	r2, r2, #1
20007510:	608f      	str	r7, [r1, #8]
20007512:	607a      	str	r2, [r7, #4]
20007514:	60b9      	str	r1, [r7, #8]
20007516:	60f9      	str	r1, [r7, #12]
20007518:	f000 fa12 	bl	20007940 <__malloc_unlock>
2000751c:	e612      	b.n	20007144 <_malloc_r+0x68>
2000751e:	f10a 0a01 	add.w	sl, sl, #1
20007522:	f01a 0f03 	tst.w	sl, #3
20007526:	d05f      	beq.n	200075e8 <_malloc_r+0x50c>
20007528:	f103 0808 	add.w	r8, r3, #8
2000752c:	e689      	b.n	20007242 <_malloc_r+0x166>
2000752e:	f103 0208 	add.w	r2, r3, #8
20007532:	68d3      	ldr	r3, [r2, #12]
20007534:	429a      	cmp	r2, r3
20007536:	bf08      	it	eq
20007538:	f10e 0e02 	addeq.w	lr, lr, #2
2000753c:	f43f ae36 	beq.w	200071ac <_malloc_r+0xd0>
20007540:	e5ef      	b.n	20007122 <_malloc_r+0x46>
20007542:	461d      	mov	r5, r3
20007544:	1819      	adds	r1, r3, r0
20007546:	68da      	ldr	r2, [r3, #12]
20007548:	4630      	mov	r0, r6
2000754a:	f855 3f08 	ldr.w	r3, [r5, #8]!
2000754e:	684c      	ldr	r4, [r1, #4]
20007550:	6093      	str	r3, [r2, #8]
20007552:	f044 0401 	orr.w	r4, r4, #1
20007556:	60da      	str	r2, [r3, #12]
20007558:	604c      	str	r4, [r1, #4]
2000755a:	f000 f9f1 	bl	20007940 <__malloc_unlock>
2000755e:	e5f1      	b.n	20007144 <_malloc_r+0x68>
20007560:	ea4f 129c 	mov.w	r2, ip, lsr #6
20007564:	3238      	adds	r2, #56	; 0x38
20007566:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000756a:	e7aa      	b.n	200074c2 <_malloc_r+0x3e6>
2000756c:	45b8      	cmp	r8, r7
2000756e:	f43f af11 	beq.w	20007394 <_malloc_r+0x2b8>
20007572:	f8d7 8008 	ldr.w	r8, [r7, #8]
20007576:	f8d8 2004 	ldr.w	r2, [r8, #4]
2000757a:	f022 0203 	bic.w	r2, r2, #3
2000757e:	4294      	cmp	r4, r2
20007580:	bf94      	ite	ls
20007582:	2300      	movls	r3, #0
20007584:	2301      	movhi	r3, #1
20007586:	1b12      	subs	r2, r2, r4
20007588:	2a0f      	cmp	r2, #15
2000758a:	bfd8      	it	le
2000758c:	f043 0301 	orrle.w	r3, r3, #1
20007590:	2b00      	cmp	r3, #0
20007592:	f43f af7c 	beq.w	2000748e <_malloc_r+0x3b2>
20007596:	4630      	mov	r0, r6
20007598:	2500      	movs	r5, #0
2000759a:	f000 f9d1 	bl	20007940 <__malloc_unlock>
2000759e:	e5d1      	b.n	20007144 <_malloc_r+0x68>
200075a0:	f108 0108 	add.w	r1, r8, #8
200075a4:	4630      	mov	r0, r6
200075a6:	9301      	str	r3, [sp, #4]
200075a8:	f7ff fa16 	bl	200069d8 <_free_r>
200075ac:	9b01      	ldr	r3, [sp, #4]
200075ae:	f8d7 8008 	ldr.w	r8, [r7, #8]
200075b2:	685a      	ldr	r2, [r3, #4]
200075b4:	e749      	b.n	2000744a <_malloc_r+0x36e>
200075b6:	f04f 0a01 	mov.w	sl, #1
200075ba:	f8d7 8004 	ldr.w	r8, [r7, #4]
200075be:	1092      	asrs	r2, r2, #2
200075c0:	4684      	mov	ip, r0
200075c2:	fa0a f202 	lsl.w	r2, sl, r2
200075c6:	ea48 0202 	orr.w	r2, r8, r2
200075ca:	607a      	str	r2, [r7, #4]
200075cc:	e78d      	b.n	200074ea <_malloc_r+0x40e>
200075ce:	2a54      	cmp	r2, #84	; 0x54
200075d0:	d824      	bhi.n	2000761c <_malloc_r+0x540>
200075d2:	ea4f 321c 	mov.w	r2, ip, lsr #12
200075d6:	326e      	adds	r2, #110	; 0x6e
200075d8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200075dc:	e771      	b.n	200074c2 <_malloc_r+0x3e6>
200075de:	2301      	movs	r3, #1
200075e0:	46d0      	mov	r8, sl
200075e2:	f8ca 3004 	str.w	r3, [sl, #4]
200075e6:	e7c6      	b.n	20007576 <_malloc_r+0x49a>
200075e8:	464a      	mov	r2, r9
200075ea:	f01e 0f03 	tst.w	lr, #3
200075ee:	4613      	mov	r3, r2
200075f0:	f10e 3eff 	add.w	lr, lr, #4294967295
200075f4:	d033      	beq.n	2000765e <_malloc_r+0x582>
200075f6:	f853 2908 	ldr.w	r2, [r3], #-8
200075fa:	429a      	cmp	r2, r3
200075fc:	d0f5      	beq.n	200075ea <_malloc_r+0x50e>
200075fe:	687b      	ldr	r3, [r7, #4]
20007600:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20007604:	459c      	cmp	ip, r3
20007606:	f63f ae8e 	bhi.w	20007326 <_malloc_r+0x24a>
2000760a:	f1bc 0f00 	cmp.w	ip, #0
2000760e:	f43f ae8a 	beq.w	20007326 <_malloc_r+0x24a>
20007612:	ea1c 0f03 	tst.w	ip, r3
20007616:	d027      	beq.n	20007668 <_malloc_r+0x58c>
20007618:	46d6      	mov	lr, sl
2000761a:	e60e      	b.n	2000723a <_malloc_r+0x15e>
2000761c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20007620:	d815      	bhi.n	2000764e <_malloc_r+0x572>
20007622:	ea4f 32dc 	mov.w	r2, ip, lsr #15
20007626:	3277      	adds	r2, #119	; 0x77
20007628:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000762c:	e749      	b.n	200074c2 <_malloc_r+0x3e6>
2000762e:	0508      	lsls	r0, r1, #20
20007630:	0d00      	lsrs	r0, r0, #20
20007632:	2800      	cmp	r0, #0
20007634:	f47f aeb6 	bne.w	200073a4 <_malloc_r+0x2c8>
20007638:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000763c:	444b      	add	r3, r9
2000763e:	f043 0301 	orr.w	r3, r3, #1
20007642:	f8c8 3004 	str.w	r3, [r8, #4]
20007646:	e700      	b.n	2000744a <_malloc_r+0x36e>
20007648:	2101      	movs	r1, #1
2000764a:	2500      	movs	r5, #0
2000764c:	e6d5      	b.n	200073fa <_malloc_r+0x31e>
2000764e:	f240 5054 	movw	r0, #1364	; 0x554
20007652:	4282      	cmp	r2, r0
20007654:	d90d      	bls.n	20007672 <_malloc_r+0x596>
20007656:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
2000765a:	227e      	movs	r2, #126	; 0x7e
2000765c:	e731      	b.n	200074c2 <_malloc_r+0x3e6>
2000765e:	687b      	ldr	r3, [r7, #4]
20007660:	ea23 030c 	bic.w	r3, r3, ip
20007664:	607b      	str	r3, [r7, #4]
20007666:	e7cb      	b.n	20007600 <_malloc_r+0x524>
20007668:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
2000766c:	f10a 0a04 	add.w	sl, sl, #4
20007670:	e7cf      	b.n	20007612 <_malloc_r+0x536>
20007672:	ea4f 429c 	mov.w	r2, ip, lsr #18
20007676:	327c      	adds	r2, #124	; 0x7c
20007678:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000767c:	e721      	b.n	200074c2 <_malloc_r+0x3e6>
2000767e:	bf00      	nop

20007680 <memchr>:
20007680:	f010 0f03 	tst.w	r0, #3
20007684:	b2c9      	uxtb	r1, r1
20007686:	b410      	push	{r4}
20007688:	d010      	beq.n	200076ac <memchr+0x2c>
2000768a:	2a00      	cmp	r2, #0
2000768c:	d02f      	beq.n	200076ee <memchr+0x6e>
2000768e:	7803      	ldrb	r3, [r0, #0]
20007690:	428b      	cmp	r3, r1
20007692:	d02a      	beq.n	200076ea <memchr+0x6a>
20007694:	3a01      	subs	r2, #1
20007696:	e005      	b.n	200076a4 <memchr+0x24>
20007698:	2a00      	cmp	r2, #0
2000769a:	d028      	beq.n	200076ee <memchr+0x6e>
2000769c:	7803      	ldrb	r3, [r0, #0]
2000769e:	3a01      	subs	r2, #1
200076a0:	428b      	cmp	r3, r1
200076a2:	d022      	beq.n	200076ea <memchr+0x6a>
200076a4:	3001      	adds	r0, #1
200076a6:	f010 0f03 	tst.w	r0, #3
200076aa:	d1f5      	bne.n	20007698 <memchr+0x18>
200076ac:	2a03      	cmp	r2, #3
200076ae:	d911      	bls.n	200076d4 <memchr+0x54>
200076b0:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
200076b4:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
200076b8:	6803      	ldr	r3, [r0, #0]
200076ba:	ea84 0303 	eor.w	r3, r4, r3
200076be:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
200076c2:	ea2c 0303 	bic.w	r3, ip, r3
200076c6:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
200076ca:	d103      	bne.n	200076d4 <memchr+0x54>
200076cc:	3a04      	subs	r2, #4
200076ce:	3004      	adds	r0, #4
200076d0:	2a03      	cmp	r2, #3
200076d2:	d8f1      	bhi.n	200076b8 <memchr+0x38>
200076d4:	b15a      	cbz	r2, 200076ee <memchr+0x6e>
200076d6:	7803      	ldrb	r3, [r0, #0]
200076d8:	428b      	cmp	r3, r1
200076da:	d006      	beq.n	200076ea <memchr+0x6a>
200076dc:	3a01      	subs	r2, #1
200076de:	b132      	cbz	r2, 200076ee <memchr+0x6e>
200076e0:	f810 3f01 	ldrb.w	r3, [r0, #1]!
200076e4:	3a01      	subs	r2, #1
200076e6:	428b      	cmp	r3, r1
200076e8:	d1f9      	bne.n	200076de <memchr+0x5e>
200076ea:	bc10      	pop	{r4}
200076ec:	4770      	bx	lr
200076ee:	2000      	movs	r0, #0
200076f0:	e7fb      	b.n	200076ea <memchr+0x6a>
200076f2:	bf00      	nop

200076f4 <memcpy>:
200076f4:	2a03      	cmp	r2, #3
200076f6:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
200076fa:	d80b      	bhi.n	20007714 <memcpy+0x20>
200076fc:	b13a      	cbz	r2, 2000770e <memcpy+0x1a>
200076fe:	2300      	movs	r3, #0
20007700:	f811 c003 	ldrb.w	ip, [r1, r3]
20007704:	f800 c003 	strb.w	ip, [r0, r3]
20007708:	3301      	adds	r3, #1
2000770a:	4293      	cmp	r3, r2
2000770c:	d1f8      	bne.n	20007700 <memcpy+0xc>
2000770e:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20007712:	4770      	bx	lr
20007714:	1882      	adds	r2, r0, r2
20007716:	460c      	mov	r4, r1
20007718:	4603      	mov	r3, r0
2000771a:	e003      	b.n	20007724 <memcpy+0x30>
2000771c:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20007720:	f803 1c01 	strb.w	r1, [r3, #-1]
20007724:	f003 0603 	and.w	r6, r3, #3
20007728:	4619      	mov	r1, r3
2000772a:	46a4      	mov	ip, r4
2000772c:	3301      	adds	r3, #1
2000772e:	3401      	adds	r4, #1
20007730:	2e00      	cmp	r6, #0
20007732:	d1f3      	bne.n	2000771c <memcpy+0x28>
20007734:	f01c 0403 	ands.w	r4, ip, #3
20007738:	4663      	mov	r3, ip
2000773a:	bf08      	it	eq
2000773c:	ebc1 0c02 	rsbeq	ip, r1, r2
20007740:	d068      	beq.n	20007814 <memcpy+0x120>
20007742:	4265      	negs	r5, r4
20007744:	f1c4 0a04 	rsb	sl, r4, #4
20007748:	eb0c 0705 	add.w	r7, ip, r5
2000774c:	4633      	mov	r3, r6
2000774e:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20007752:	f85c 6005 	ldr.w	r6, [ip, r5]
20007756:	ea4f 08c4 	mov.w	r8, r4, lsl #3
2000775a:	1a55      	subs	r5, r2, r1
2000775c:	e008      	b.n	20007770 <memcpy+0x7c>
2000775e:	f857 4f04 	ldr.w	r4, [r7, #4]!
20007762:	4626      	mov	r6, r4
20007764:	fa04 f40a 	lsl.w	r4, r4, sl
20007768:	ea49 0404 	orr.w	r4, r9, r4
2000776c:	50cc      	str	r4, [r1, r3]
2000776e:	3304      	adds	r3, #4
20007770:	185c      	adds	r4, r3, r1
20007772:	2d03      	cmp	r5, #3
20007774:	fa26 f908 	lsr.w	r9, r6, r8
20007778:	f1a5 0504 	sub.w	r5, r5, #4
2000777c:	eb0c 0603 	add.w	r6, ip, r3
20007780:	dced      	bgt.n	2000775e <memcpy+0x6a>
20007782:	2300      	movs	r3, #0
20007784:	e002      	b.n	2000778c <memcpy+0x98>
20007786:	5cf1      	ldrb	r1, [r6, r3]
20007788:	54e1      	strb	r1, [r4, r3]
2000778a:	3301      	adds	r3, #1
2000778c:	1919      	adds	r1, r3, r4
2000778e:	4291      	cmp	r1, r2
20007790:	d3f9      	bcc.n	20007786 <memcpy+0x92>
20007792:	e7bc      	b.n	2000770e <memcpy+0x1a>
20007794:	f853 4c40 	ldr.w	r4, [r3, #-64]
20007798:	f841 4c40 	str.w	r4, [r1, #-64]
2000779c:	f853 4c3c 	ldr.w	r4, [r3, #-60]
200077a0:	f841 4c3c 	str.w	r4, [r1, #-60]
200077a4:	f853 4c38 	ldr.w	r4, [r3, #-56]
200077a8:	f841 4c38 	str.w	r4, [r1, #-56]
200077ac:	f853 4c34 	ldr.w	r4, [r3, #-52]
200077b0:	f841 4c34 	str.w	r4, [r1, #-52]
200077b4:	f853 4c30 	ldr.w	r4, [r3, #-48]
200077b8:	f841 4c30 	str.w	r4, [r1, #-48]
200077bc:	f853 4c2c 	ldr.w	r4, [r3, #-44]
200077c0:	f841 4c2c 	str.w	r4, [r1, #-44]
200077c4:	f853 4c28 	ldr.w	r4, [r3, #-40]
200077c8:	f841 4c28 	str.w	r4, [r1, #-40]
200077cc:	f853 4c24 	ldr.w	r4, [r3, #-36]
200077d0:	f841 4c24 	str.w	r4, [r1, #-36]
200077d4:	f853 4c20 	ldr.w	r4, [r3, #-32]
200077d8:	f841 4c20 	str.w	r4, [r1, #-32]
200077dc:	f853 4c1c 	ldr.w	r4, [r3, #-28]
200077e0:	f841 4c1c 	str.w	r4, [r1, #-28]
200077e4:	f853 4c18 	ldr.w	r4, [r3, #-24]
200077e8:	f841 4c18 	str.w	r4, [r1, #-24]
200077ec:	f853 4c14 	ldr.w	r4, [r3, #-20]
200077f0:	f841 4c14 	str.w	r4, [r1, #-20]
200077f4:	f853 4c10 	ldr.w	r4, [r3, #-16]
200077f8:	f841 4c10 	str.w	r4, [r1, #-16]
200077fc:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20007800:	f841 4c0c 	str.w	r4, [r1, #-12]
20007804:	f853 4c08 	ldr.w	r4, [r3, #-8]
20007808:	f841 4c08 	str.w	r4, [r1, #-8]
2000780c:	f853 4c04 	ldr.w	r4, [r3, #-4]
20007810:	f841 4c04 	str.w	r4, [r1, #-4]
20007814:	461c      	mov	r4, r3
20007816:	460d      	mov	r5, r1
20007818:	3340      	adds	r3, #64	; 0x40
2000781a:	3140      	adds	r1, #64	; 0x40
2000781c:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20007820:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20007824:	dcb6      	bgt.n	20007794 <memcpy+0xa0>
20007826:	4621      	mov	r1, r4
20007828:	462b      	mov	r3, r5
2000782a:	1b54      	subs	r4, r2, r5
2000782c:	e00f      	b.n	2000784e <memcpy+0x15a>
2000782e:	f851 5c10 	ldr.w	r5, [r1, #-16]
20007832:	f843 5c10 	str.w	r5, [r3, #-16]
20007836:	f851 5c0c 	ldr.w	r5, [r1, #-12]
2000783a:	f843 5c0c 	str.w	r5, [r3, #-12]
2000783e:	f851 5c08 	ldr.w	r5, [r1, #-8]
20007842:	f843 5c08 	str.w	r5, [r3, #-8]
20007846:	f851 5c04 	ldr.w	r5, [r1, #-4]
2000784a:	f843 5c04 	str.w	r5, [r3, #-4]
2000784e:	2c0f      	cmp	r4, #15
20007850:	460d      	mov	r5, r1
20007852:	469c      	mov	ip, r3
20007854:	f101 0110 	add.w	r1, r1, #16
20007858:	f103 0310 	add.w	r3, r3, #16
2000785c:	f1a4 0410 	sub.w	r4, r4, #16
20007860:	dce5      	bgt.n	2000782e <memcpy+0x13a>
20007862:	ebcc 0102 	rsb	r1, ip, r2
20007866:	2300      	movs	r3, #0
20007868:	e003      	b.n	20007872 <memcpy+0x17e>
2000786a:	58ec      	ldr	r4, [r5, r3]
2000786c:	f84c 4003 	str.w	r4, [ip, r3]
20007870:	3304      	adds	r3, #4
20007872:	195e      	adds	r6, r3, r5
20007874:	2903      	cmp	r1, #3
20007876:	eb03 040c 	add.w	r4, r3, ip
2000787a:	f1a1 0104 	sub.w	r1, r1, #4
2000787e:	dcf4      	bgt.n	2000786a <memcpy+0x176>
20007880:	e77f      	b.n	20007782 <memcpy+0x8e>
20007882:	bf00      	nop

20007884 <memmove>:
20007884:	4288      	cmp	r0, r1
20007886:	468c      	mov	ip, r1
20007888:	b470      	push	{r4, r5, r6}
2000788a:	4605      	mov	r5, r0
2000788c:	4614      	mov	r4, r2
2000788e:	d90e      	bls.n	200078ae <memmove+0x2a>
20007890:	188b      	adds	r3, r1, r2
20007892:	4298      	cmp	r0, r3
20007894:	d20b      	bcs.n	200078ae <memmove+0x2a>
20007896:	b142      	cbz	r2, 200078aa <memmove+0x26>
20007898:	ebc2 0c03 	rsb	ip, r2, r3
2000789c:	4601      	mov	r1, r0
2000789e:	1e53      	subs	r3, r2, #1
200078a0:	f81c 2003 	ldrb.w	r2, [ip, r3]
200078a4:	54ca      	strb	r2, [r1, r3]
200078a6:	3b01      	subs	r3, #1
200078a8:	d2fa      	bcs.n	200078a0 <memmove+0x1c>
200078aa:	bc70      	pop	{r4, r5, r6}
200078ac:	4770      	bx	lr
200078ae:	2a0f      	cmp	r2, #15
200078b0:	d809      	bhi.n	200078c6 <memmove+0x42>
200078b2:	2c00      	cmp	r4, #0
200078b4:	d0f9      	beq.n	200078aa <memmove+0x26>
200078b6:	2300      	movs	r3, #0
200078b8:	f81c 2003 	ldrb.w	r2, [ip, r3]
200078bc:	54ea      	strb	r2, [r5, r3]
200078be:	3301      	adds	r3, #1
200078c0:	42a3      	cmp	r3, r4
200078c2:	d1f9      	bne.n	200078b8 <memmove+0x34>
200078c4:	e7f1      	b.n	200078aa <memmove+0x26>
200078c6:	ea41 0300 	orr.w	r3, r1, r0
200078ca:	f013 0f03 	tst.w	r3, #3
200078ce:	d1f0      	bne.n	200078b2 <memmove+0x2e>
200078d0:	4694      	mov	ip, r2
200078d2:	460c      	mov	r4, r1
200078d4:	4603      	mov	r3, r0
200078d6:	6825      	ldr	r5, [r4, #0]
200078d8:	f1ac 0c10 	sub.w	ip, ip, #16
200078dc:	601d      	str	r5, [r3, #0]
200078de:	6865      	ldr	r5, [r4, #4]
200078e0:	605d      	str	r5, [r3, #4]
200078e2:	68a5      	ldr	r5, [r4, #8]
200078e4:	609d      	str	r5, [r3, #8]
200078e6:	68e5      	ldr	r5, [r4, #12]
200078e8:	3410      	adds	r4, #16
200078ea:	60dd      	str	r5, [r3, #12]
200078ec:	3310      	adds	r3, #16
200078ee:	f1bc 0f0f 	cmp.w	ip, #15
200078f2:	d8f0      	bhi.n	200078d6 <memmove+0x52>
200078f4:	3a10      	subs	r2, #16
200078f6:	ea4f 1c12 	mov.w	ip, r2, lsr #4
200078fa:	f10c 0501 	add.w	r5, ip, #1
200078fe:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
20007902:	012d      	lsls	r5, r5, #4
20007904:	eb02 160c 	add.w	r6, r2, ip, lsl #4
20007908:	eb01 0c05 	add.w	ip, r1, r5
2000790c:	1945      	adds	r5, r0, r5
2000790e:	2e03      	cmp	r6, #3
20007910:	4634      	mov	r4, r6
20007912:	d9ce      	bls.n	200078b2 <memmove+0x2e>
20007914:	2300      	movs	r3, #0
20007916:	f85c 2003 	ldr.w	r2, [ip, r3]
2000791a:	50ea      	str	r2, [r5, r3]
2000791c:	3304      	adds	r3, #4
2000791e:	1af2      	subs	r2, r6, r3
20007920:	2a03      	cmp	r2, #3
20007922:	d8f8      	bhi.n	20007916 <memmove+0x92>
20007924:	3e04      	subs	r6, #4
20007926:	08b3      	lsrs	r3, r6, #2
20007928:	1c5a      	adds	r2, r3, #1
2000792a:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
2000792e:	0092      	lsls	r2, r2, #2
20007930:	4494      	add	ip, r2
20007932:	eb06 0483 	add.w	r4, r6, r3, lsl #2
20007936:	18ad      	adds	r5, r5, r2
20007938:	e7bb      	b.n	200078b2 <memmove+0x2e>
2000793a:	bf00      	nop

2000793c <__malloc_lock>:
2000793c:	4770      	bx	lr
2000793e:	bf00      	nop

20007940 <__malloc_unlock>:
20007940:	4770      	bx	lr
20007942:	bf00      	nop

20007944 <__hi0bits>:
20007944:	0c02      	lsrs	r2, r0, #16
20007946:	4603      	mov	r3, r0
20007948:	0412      	lsls	r2, r2, #16
2000794a:	b1b2      	cbz	r2, 2000797a <__hi0bits+0x36>
2000794c:	2000      	movs	r0, #0
2000794e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
20007952:	d101      	bne.n	20007958 <__hi0bits+0x14>
20007954:	3008      	adds	r0, #8
20007956:	021b      	lsls	r3, r3, #8
20007958:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
2000795c:	d101      	bne.n	20007962 <__hi0bits+0x1e>
2000795e:	3004      	adds	r0, #4
20007960:	011b      	lsls	r3, r3, #4
20007962:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
20007966:	d101      	bne.n	2000796c <__hi0bits+0x28>
20007968:	3002      	adds	r0, #2
2000796a:	009b      	lsls	r3, r3, #2
2000796c:	2b00      	cmp	r3, #0
2000796e:	db03      	blt.n	20007978 <__hi0bits+0x34>
20007970:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
20007974:	d004      	beq.n	20007980 <__hi0bits+0x3c>
20007976:	3001      	adds	r0, #1
20007978:	4770      	bx	lr
2000797a:	0403      	lsls	r3, r0, #16
2000797c:	2010      	movs	r0, #16
2000797e:	e7e6      	b.n	2000794e <__hi0bits+0xa>
20007980:	2020      	movs	r0, #32
20007982:	4770      	bx	lr

20007984 <__lo0bits>:
20007984:	6803      	ldr	r3, [r0, #0]
20007986:	4602      	mov	r2, r0
20007988:	f013 0007 	ands.w	r0, r3, #7
2000798c:	d009      	beq.n	200079a2 <__lo0bits+0x1e>
2000798e:	f013 0f01 	tst.w	r3, #1
20007992:	d121      	bne.n	200079d8 <__lo0bits+0x54>
20007994:	f013 0f02 	tst.w	r3, #2
20007998:	d122      	bne.n	200079e0 <__lo0bits+0x5c>
2000799a:	089b      	lsrs	r3, r3, #2
2000799c:	2002      	movs	r0, #2
2000799e:	6013      	str	r3, [r2, #0]
200079a0:	4770      	bx	lr
200079a2:	b299      	uxth	r1, r3
200079a4:	b909      	cbnz	r1, 200079aa <__lo0bits+0x26>
200079a6:	0c1b      	lsrs	r3, r3, #16
200079a8:	2010      	movs	r0, #16
200079aa:	f013 0fff 	tst.w	r3, #255	; 0xff
200079ae:	d101      	bne.n	200079b4 <__lo0bits+0x30>
200079b0:	3008      	adds	r0, #8
200079b2:	0a1b      	lsrs	r3, r3, #8
200079b4:	f013 0f0f 	tst.w	r3, #15
200079b8:	d101      	bne.n	200079be <__lo0bits+0x3a>
200079ba:	3004      	adds	r0, #4
200079bc:	091b      	lsrs	r3, r3, #4
200079be:	f013 0f03 	tst.w	r3, #3
200079c2:	d101      	bne.n	200079c8 <__lo0bits+0x44>
200079c4:	3002      	adds	r0, #2
200079c6:	089b      	lsrs	r3, r3, #2
200079c8:	f013 0f01 	tst.w	r3, #1
200079cc:	d102      	bne.n	200079d4 <__lo0bits+0x50>
200079ce:	085b      	lsrs	r3, r3, #1
200079d0:	d004      	beq.n	200079dc <__lo0bits+0x58>
200079d2:	3001      	adds	r0, #1
200079d4:	6013      	str	r3, [r2, #0]
200079d6:	4770      	bx	lr
200079d8:	2000      	movs	r0, #0
200079da:	4770      	bx	lr
200079dc:	2020      	movs	r0, #32
200079de:	4770      	bx	lr
200079e0:	085b      	lsrs	r3, r3, #1
200079e2:	2001      	movs	r0, #1
200079e4:	6013      	str	r3, [r2, #0]
200079e6:	4770      	bx	lr

200079e8 <__mcmp>:
200079e8:	4603      	mov	r3, r0
200079ea:	690a      	ldr	r2, [r1, #16]
200079ec:	6900      	ldr	r0, [r0, #16]
200079ee:	b410      	push	{r4}
200079f0:	1a80      	subs	r0, r0, r2
200079f2:	d111      	bne.n	20007a18 <__mcmp+0x30>
200079f4:	3204      	adds	r2, #4
200079f6:	f103 0c14 	add.w	ip, r3, #20
200079fa:	0092      	lsls	r2, r2, #2
200079fc:	189b      	adds	r3, r3, r2
200079fe:	1889      	adds	r1, r1, r2
20007a00:	3104      	adds	r1, #4
20007a02:	3304      	adds	r3, #4
20007a04:	f853 4c04 	ldr.w	r4, [r3, #-4]
20007a08:	3b04      	subs	r3, #4
20007a0a:	f851 2c04 	ldr.w	r2, [r1, #-4]
20007a0e:	3904      	subs	r1, #4
20007a10:	4294      	cmp	r4, r2
20007a12:	d103      	bne.n	20007a1c <__mcmp+0x34>
20007a14:	459c      	cmp	ip, r3
20007a16:	d3f5      	bcc.n	20007a04 <__mcmp+0x1c>
20007a18:	bc10      	pop	{r4}
20007a1a:	4770      	bx	lr
20007a1c:	bf38      	it	cc
20007a1e:	f04f 30ff 	movcc.w	r0, #4294967295
20007a22:	d3f9      	bcc.n	20007a18 <__mcmp+0x30>
20007a24:	2001      	movs	r0, #1
20007a26:	e7f7      	b.n	20007a18 <__mcmp+0x30>

20007a28 <__ulp>:
20007a28:	f240 0300 	movw	r3, #0
20007a2c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20007a30:	ea01 0303 	and.w	r3, r1, r3
20007a34:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
20007a38:	2b00      	cmp	r3, #0
20007a3a:	dd02      	ble.n	20007a42 <__ulp+0x1a>
20007a3c:	4619      	mov	r1, r3
20007a3e:	2000      	movs	r0, #0
20007a40:	4770      	bx	lr
20007a42:	425b      	negs	r3, r3
20007a44:	151b      	asrs	r3, r3, #20
20007a46:	2b13      	cmp	r3, #19
20007a48:	dd0e      	ble.n	20007a68 <__ulp+0x40>
20007a4a:	3b14      	subs	r3, #20
20007a4c:	2b1e      	cmp	r3, #30
20007a4e:	dd03      	ble.n	20007a58 <__ulp+0x30>
20007a50:	2301      	movs	r3, #1
20007a52:	2100      	movs	r1, #0
20007a54:	4618      	mov	r0, r3
20007a56:	4770      	bx	lr
20007a58:	2201      	movs	r2, #1
20007a5a:	f1c3 031f 	rsb	r3, r3, #31
20007a5e:	2100      	movs	r1, #0
20007a60:	fa12 f303 	lsls.w	r3, r2, r3
20007a64:	4618      	mov	r0, r3
20007a66:	4770      	bx	lr
20007a68:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20007a6c:	2000      	movs	r0, #0
20007a6e:	fa52 f103 	asrs.w	r1, r2, r3
20007a72:	4770      	bx	lr

20007a74 <__b2d>:
20007a74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007a78:	6904      	ldr	r4, [r0, #16]
20007a7a:	f100 0614 	add.w	r6, r0, #20
20007a7e:	460f      	mov	r7, r1
20007a80:	3404      	adds	r4, #4
20007a82:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
20007a86:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20007a8a:	46a0      	mov	r8, r4
20007a8c:	4628      	mov	r0, r5
20007a8e:	f7ff ff59 	bl	20007944 <__hi0bits>
20007a92:	280a      	cmp	r0, #10
20007a94:	f1c0 0320 	rsb	r3, r0, #32
20007a98:	603b      	str	r3, [r7, #0]
20007a9a:	dc14      	bgt.n	20007ac6 <__b2d+0x52>
20007a9c:	42a6      	cmp	r6, r4
20007a9e:	f1c0 030b 	rsb	r3, r0, #11
20007aa2:	d237      	bcs.n	20007b14 <__b2d+0xa0>
20007aa4:	f854 1c04 	ldr.w	r1, [r4, #-4]
20007aa8:	40d9      	lsrs	r1, r3
20007aaa:	fa25 fc03 	lsr.w	ip, r5, r3
20007aae:	3015      	adds	r0, #21
20007ab0:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
20007ab4:	4085      	lsls	r5, r0
20007ab6:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
20007aba:	ea41 0205 	orr.w	r2, r1, r5
20007abe:	4610      	mov	r0, r2
20007ac0:	4619      	mov	r1, r3
20007ac2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007ac6:	42a6      	cmp	r6, r4
20007ac8:	d320      	bcc.n	20007b0c <__b2d+0x98>
20007aca:	2100      	movs	r1, #0
20007acc:	380b      	subs	r0, #11
20007ace:	bf02      	ittt	eq
20007ad0:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
20007ad4:	460a      	moveq	r2, r1
20007ad6:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
20007ada:	d0f0      	beq.n	20007abe <__b2d+0x4a>
20007adc:	42b4      	cmp	r4, r6
20007ade:	f1c0 0320 	rsb	r3, r0, #32
20007ae2:	d919      	bls.n	20007b18 <__b2d+0xa4>
20007ae4:	f854 4c04 	ldr.w	r4, [r4, #-4]
20007ae8:	40dc      	lsrs	r4, r3
20007aea:	4085      	lsls	r5, r0
20007aec:	fa21 fc03 	lsr.w	ip, r1, r3
20007af0:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
20007af4:	fa11 f000 	lsls.w	r0, r1, r0
20007af8:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
20007afc:	ea44 0200 	orr.w	r2, r4, r0
20007b00:	ea45 030c 	orr.w	r3, r5, ip
20007b04:	4610      	mov	r0, r2
20007b06:	4619      	mov	r1, r3
20007b08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007b0c:	f854 1c04 	ldr.w	r1, [r4, #-4]
20007b10:	3c04      	subs	r4, #4
20007b12:	e7db      	b.n	20007acc <__b2d+0x58>
20007b14:	2100      	movs	r1, #0
20007b16:	e7c8      	b.n	20007aaa <__b2d+0x36>
20007b18:	2400      	movs	r4, #0
20007b1a:	e7e6      	b.n	20007aea <__b2d+0x76>

20007b1c <__ratio>:
20007b1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
20007b20:	b083      	sub	sp, #12
20007b22:	460e      	mov	r6, r1
20007b24:	a901      	add	r1, sp, #4
20007b26:	4607      	mov	r7, r0
20007b28:	f7ff ffa4 	bl	20007a74 <__b2d>
20007b2c:	460d      	mov	r5, r1
20007b2e:	4604      	mov	r4, r0
20007b30:	4669      	mov	r1, sp
20007b32:	4630      	mov	r0, r6
20007b34:	f7ff ff9e 	bl	20007a74 <__b2d>
20007b38:	f8dd c004 	ldr.w	ip, [sp, #4]
20007b3c:	46a9      	mov	r9, r5
20007b3e:	46a0      	mov	r8, r4
20007b40:	460b      	mov	r3, r1
20007b42:	4602      	mov	r2, r0
20007b44:	6931      	ldr	r1, [r6, #16]
20007b46:	4616      	mov	r6, r2
20007b48:	6938      	ldr	r0, [r7, #16]
20007b4a:	461f      	mov	r7, r3
20007b4c:	1a40      	subs	r0, r0, r1
20007b4e:	9900      	ldr	r1, [sp, #0]
20007b50:	ebc1 010c 	rsb	r1, r1, ip
20007b54:	eb01 1140 	add.w	r1, r1, r0, lsl #5
20007b58:	2900      	cmp	r1, #0
20007b5a:	bfc9      	itett	gt
20007b5c:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
20007b60:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
20007b64:	4624      	movgt	r4, r4
20007b66:	464d      	movgt	r5, r9
20007b68:	bfdc      	itt	le
20007b6a:	4612      	movle	r2, r2
20007b6c:	463b      	movle	r3, r7
20007b6e:	4620      	mov	r0, r4
20007b70:	4629      	mov	r1, r5
20007b72:	f7fb fb19 	bl	200031a8 <__aeabi_ddiv>
20007b76:	b003      	add	sp, #12
20007b78:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

20007b7c <_mprec_log10>:
20007b7c:	2817      	cmp	r0, #23
20007b7e:	b510      	push	{r4, lr}
20007b80:	4604      	mov	r4, r0
20007b82:	dd0e      	ble.n	20007ba2 <_mprec_log10+0x26>
20007b84:	f240 0100 	movw	r1, #0
20007b88:	2000      	movs	r0, #0
20007b8a:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20007b8e:	f240 0300 	movw	r3, #0
20007b92:	2200      	movs	r2, #0
20007b94:	f2c4 0324 	movt	r3, #16420	; 0x4024
20007b98:	f7fb f9dc 	bl	20002f54 <__aeabi_dmul>
20007b9c:	3c01      	subs	r4, #1
20007b9e:	d1f6      	bne.n	20007b8e <_mprec_log10+0x12>
20007ba0:	bd10      	pop	{r4, pc}
20007ba2:	f249 73e0 	movw	r3, #38880	; 0x97e0
20007ba6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007baa:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
20007bae:	e9d3 0100 	ldrd	r0, r1, [r3]
20007bb2:	bd10      	pop	{r4, pc}

20007bb4 <__copybits>:
20007bb4:	6913      	ldr	r3, [r2, #16]
20007bb6:	3901      	subs	r1, #1
20007bb8:	f102 0c14 	add.w	ip, r2, #20
20007bbc:	b410      	push	{r4}
20007bbe:	eb02 0283 	add.w	r2, r2, r3, lsl #2
20007bc2:	114c      	asrs	r4, r1, #5
20007bc4:	3214      	adds	r2, #20
20007bc6:	3401      	adds	r4, #1
20007bc8:	4594      	cmp	ip, r2
20007bca:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20007bce:	d20f      	bcs.n	20007bf0 <__copybits+0x3c>
20007bd0:	2300      	movs	r3, #0
20007bd2:	f85c 1003 	ldr.w	r1, [ip, r3]
20007bd6:	50c1      	str	r1, [r0, r3]
20007bd8:	3304      	adds	r3, #4
20007bda:	eb03 010c 	add.w	r1, r3, ip
20007bde:	428a      	cmp	r2, r1
20007be0:	d8f7      	bhi.n	20007bd2 <__copybits+0x1e>
20007be2:	ea6f 0c0c 	mvn.w	ip, ip
20007be6:	4462      	add	r2, ip
20007be8:	f022 0203 	bic.w	r2, r2, #3
20007bec:	3204      	adds	r2, #4
20007bee:	1880      	adds	r0, r0, r2
20007bf0:	4284      	cmp	r4, r0
20007bf2:	d904      	bls.n	20007bfe <__copybits+0x4a>
20007bf4:	2300      	movs	r3, #0
20007bf6:	f840 3b04 	str.w	r3, [r0], #4
20007bfa:	4284      	cmp	r4, r0
20007bfc:	d8fb      	bhi.n	20007bf6 <__copybits+0x42>
20007bfe:	bc10      	pop	{r4}
20007c00:	4770      	bx	lr
20007c02:	bf00      	nop

20007c04 <__any_on>:
20007c04:	6902      	ldr	r2, [r0, #16]
20007c06:	114b      	asrs	r3, r1, #5
20007c08:	429a      	cmp	r2, r3
20007c0a:	db10      	blt.n	20007c2e <__any_on+0x2a>
20007c0c:	dd0e      	ble.n	20007c2c <__any_on+0x28>
20007c0e:	f011 011f 	ands.w	r1, r1, #31
20007c12:	d00b      	beq.n	20007c2c <__any_on+0x28>
20007c14:	461a      	mov	r2, r3
20007c16:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20007c1a:	695b      	ldr	r3, [r3, #20]
20007c1c:	fa23 fc01 	lsr.w	ip, r3, r1
20007c20:	fa0c f101 	lsl.w	r1, ip, r1
20007c24:	4299      	cmp	r1, r3
20007c26:	d002      	beq.n	20007c2e <__any_on+0x2a>
20007c28:	2001      	movs	r0, #1
20007c2a:	4770      	bx	lr
20007c2c:	461a      	mov	r2, r3
20007c2e:	3204      	adds	r2, #4
20007c30:	f100 0114 	add.w	r1, r0, #20
20007c34:	eb00 0382 	add.w	r3, r0, r2, lsl #2
20007c38:	f103 0c04 	add.w	ip, r3, #4
20007c3c:	4561      	cmp	r1, ip
20007c3e:	d20b      	bcs.n	20007c58 <__any_on+0x54>
20007c40:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
20007c44:	2a00      	cmp	r2, #0
20007c46:	d1ef      	bne.n	20007c28 <__any_on+0x24>
20007c48:	4299      	cmp	r1, r3
20007c4a:	d205      	bcs.n	20007c58 <__any_on+0x54>
20007c4c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
20007c50:	2a00      	cmp	r2, #0
20007c52:	d1e9      	bne.n	20007c28 <__any_on+0x24>
20007c54:	4299      	cmp	r1, r3
20007c56:	d3f9      	bcc.n	20007c4c <__any_on+0x48>
20007c58:	2000      	movs	r0, #0
20007c5a:	4770      	bx	lr

20007c5c <_Bfree>:
20007c5c:	b530      	push	{r4, r5, lr}
20007c5e:	6a45      	ldr	r5, [r0, #36]	; 0x24
20007c60:	b083      	sub	sp, #12
20007c62:	4604      	mov	r4, r0
20007c64:	b155      	cbz	r5, 20007c7c <_Bfree+0x20>
20007c66:	b139      	cbz	r1, 20007c78 <_Bfree+0x1c>
20007c68:	6a63      	ldr	r3, [r4, #36]	; 0x24
20007c6a:	684a      	ldr	r2, [r1, #4]
20007c6c:	68db      	ldr	r3, [r3, #12]
20007c6e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
20007c72:	6008      	str	r0, [r1, #0]
20007c74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20007c78:	b003      	add	sp, #12
20007c7a:	bd30      	pop	{r4, r5, pc}
20007c7c:	2010      	movs	r0, #16
20007c7e:	9101      	str	r1, [sp, #4]
20007c80:	f7ff fa24 	bl	200070cc <malloc>
20007c84:	9901      	ldr	r1, [sp, #4]
20007c86:	6260      	str	r0, [r4, #36]	; 0x24
20007c88:	60c5      	str	r5, [r0, #12]
20007c8a:	6045      	str	r5, [r0, #4]
20007c8c:	6085      	str	r5, [r0, #8]
20007c8e:	6005      	str	r5, [r0, #0]
20007c90:	e7e9      	b.n	20007c66 <_Bfree+0xa>
20007c92:	bf00      	nop

20007c94 <_Balloc>:
20007c94:	b570      	push	{r4, r5, r6, lr}
20007c96:	6a44      	ldr	r4, [r0, #36]	; 0x24
20007c98:	4606      	mov	r6, r0
20007c9a:	460d      	mov	r5, r1
20007c9c:	b164      	cbz	r4, 20007cb8 <_Balloc+0x24>
20007c9e:	68e2      	ldr	r2, [r4, #12]
20007ca0:	b1a2      	cbz	r2, 20007ccc <_Balloc+0x38>
20007ca2:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
20007ca6:	b1eb      	cbz	r3, 20007ce4 <_Balloc+0x50>
20007ca8:	6819      	ldr	r1, [r3, #0]
20007caa:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
20007cae:	2200      	movs	r2, #0
20007cb0:	60da      	str	r2, [r3, #12]
20007cb2:	611a      	str	r2, [r3, #16]
20007cb4:	4618      	mov	r0, r3
20007cb6:	bd70      	pop	{r4, r5, r6, pc}
20007cb8:	2010      	movs	r0, #16
20007cba:	f7ff fa07 	bl	200070cc <malloc>
20007cbe:	2300      	movs	r3, #0
20007cc0:	4604      	mov	r4, r0
20007cc2:	6270      	str	r0, [r6, #36]	; 0x24
20007cc4:	60c3      	str	r3, [r0, #12]
20007cc6:	6043      	str	r3, [r0, #4]
20007cc8:	6083      	str	r3, [r0, #8]
20007cca:	6003      	str	r3, [r0, #0]
20007ccc:	2210      	movs	r2, #16
20007cce:	4630      	mov	r0, r6
20007cd0:	2104      	movs	r1, #4
20007cd2:	f000 fe57 	bl	20008984 <_calloc_r>
20007cd6:	6a73      	ldr	r3, [r6, #36]	; 0x24
20007cd8:	60e0      	str	r0, [r4, #12]
20007cda:	68da      	ldr	r2, [r3, #12]
20007cdc:	2a00      	cmp	r2, #0
20007cde:	d1e0      	bne.n	20007ca2 <_Balloc+0xe>
20007ce0:	4613      	mov	r3, r2
20007ce2:	e7e7      	b.n	20007cb4 <_Balloc+0x20>
20007ce4:	2401      	movs	r4, #1
20007ce6:	4630      	mov	r0, r6
20007ce8:	4621      	mov	r1, r4
20007cea:	40ac      	lsls	r4, r5
20007cec:	1d62      	adds	r2, r4, #5
20007cee:	0092      	lsls	r2, r2, #2
20007cf0:	f000 fe48 	bl	20008984 <_calloc_r>
20007cf4:	4603      	mov	r3, r0
20007cf6:	2800      	cmp	r0, #0
20007cf8:	d0dc      	beq.n	20007cb4 <_Balloc+0x20>
20007cfa:	6045      	str	r5, [r0, #4]
20007cfc:	6084      	str	r4, [r0, #8]
20007cfe:	e7d6      	b.n	20007cae <_Balloc+0x1a>

20007d00 <__d2b>:
20007d00:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20007d04:	b083      	sub	sp, #12
20007d06:	2101      	movs	r1, #1
20007d08:	461d      	mov	r5, r3
20007d0a:	4614      	mov	r4, r2
20007d0c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
20007d0e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
20007d10:	f7ff ffc0 	bl	20007c94 <_Balloc>
20007d14:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
20007d18:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
20007d1c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20007d20:	4615      	mov	r5, r2
20007d22:	ea5f 5a12 	movs.w	sl, r2, lsr #20
20007d26:	9300      	str	r3, [sp, #0]
20007d28:	bf1c      	itt	ne
20007d2a:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
20007d2e:	9300      	strne	r3, [sp, #0]
20007d30:	4680      	mov	r8, r0
20007d32:	2c00      	cmp	r4, #0
20007d34:	d023      	beq.n	20007d7e <__d2b+0x7e>
20007d36:	a802      	add	r0, sp, #8
20007d38:	f840 4d04 	str.w	r4, [r0, #-4]!
20007d3c:	f7ff fe22 	bl	20007984 <__lo0bits>
20007d40:	4603      	mov	r3, r0
20007d42:	2800      	cmp	r0, #0
20007d44:	d137      	bne.n	20007db6 <__d2b+0xb6>
20007d46:	9901      	ldr	r1, [sp, #4]
20007d48:	9a00      	ldr	r2, [sp, #0]
20007d4a:	f8c8 1014 	str.w	r1, [r8, #20]
20007d4e:	2a00      	cmp	r2, #0
20007d50:	bf14      	ite	ne
20007d52:	2402      	movne	r4, #2
20007d54:	2401      	moveq	r4, #1
20007d56:	f8c8 2018 	str.w	r2, [r8, #24]
20007d5a:	f8c8 4010 	str.w	r4, [r8, #16]
20007d5e:	f1ba 0f00 	cmp.w	sl, #0
20007d62:	d01b      	beq.n	20007d9c <__d2b+0x9c>
20007d64:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
20007d68:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
20007d6c:	f1aa 0a03 	sub.w	sl, sl, #3
20007d70:	4453      	add	r3, sl
20007d72:	603b      	str	r3, [r7, #0]
20007d74:	6032      	str	r2, [r6, #0]
20007d76:	4640      	mov	r0, r8
20007d78:	b003      	add	sp, #12
20007d7a:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20007d7e:	4668      	mov	r0, sp
20007d80:	f7ff fe00 	bl	20007984 <__lo0bits>
20007d84:	2301      	movs	r3, #1
20007d86:	461c      	mov	r4, r3
20007d88:	f8c8 3010 	str.w	r3, [r8, #16]
20007d8c:	9b00      	ldr	r3, [sp, #0]
20007d8e:	f8c8 3014 	str.w	r3, [r8, #20]
20007d92:	f100 0320 	add.w	r3, r0, #32
20007d96:	f1ba 0f00 	cmp.w	sl, #0
20007d9a:	d1e3      	bne.n	20007d64 <__d2b+0x64>
20007d9c:	eb08 0284 	add.w	r2, r8, r4, lsl #2
20007da0:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
20007da4:	3b02      	subs	r3, #2
20007da6:	603b      	str	r3, [r7, #0]
20007da8:	6910      	ldr	r0, [r2, #16]
20007daa:	f7ff fdcb 	bl	20007944 <__hi0bits>
20007dae:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
20007db2:	6030      	str	r0, [r6, #0]
20007db4:	e7df      	b.n	20007d76 <__d2b+0x76>
20007db6:	9a00      	ldr	r2, [sp, #0]
20007db8:	f1c0 0120 	rsb	r1, r0, #32
20007dbc:	fa12 f101 	lsls.w	r1, r2, r1
20007dc0:	40c2      	lsrs	r2, r0
20007dc2:	9801      	ldr	r0, [sp, #4]
20007dc4:	4301      	orrs	r1, r0
20007dc6:	f8c8 1014 	str.w	r1, [r8, #20]
20007dca:	9200      	str	r2, [sp, #0]
20007dcc:	e7bf      	b.n	20007d4e <__d2b+0x4e>
20007dce:	bf00      	nop

20007dd0 <__mdiff>:
20007dd0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007dd4:	6913      	ldr	r3, [r2, #16]
20007dd6:	690f      	ldr	r7, [r1, #16]
20007dd8:	460c      	mov	r4, r1
20007dda:	4615      	mov	r5, r2
20007ddc:	1aff      	subs	r7, r7, r3
20007dde:	2f00      	cmp	r7, #0
20007de0:	d04f      	beq.n	20007e82 <__mdiff+0xb2>
20007de2:	db6a      	blt.n	20007eba <__mdiff+0xea>
20007de4:	2700      	movs	r7, #0
20007de6:	f101 0614 	add.w	r6, r1, #20
20007dea:	6861      	ldr	r1, [r4, #4]
20007dec:	f7ff ff52 	bl	20007c94 <_Balloc>
20007df0:	f8d5 8010 	ldr.w	r8, [r5, #16]
20007df4:	f8d4 c010 	ldr.w	ip, [r4, #16]
20007df8:	f105 0114 	add.w	r1, r5, #20
20007dfc:	2200      	movs	r2, #0
20007dfe:	eb05 0588 	add.w	r5, r5, r8, lsl #2
20007e02:	eb04 048c 	add.w	r4, r4, ip, lsl #2
20007e06:	f105 0814 	add.w	r8, r5, #20
20007e0a:	3414      	adds	r4, #20
20007e0c:	f100 0314 	add.w	r3, r0, #20
20007e10:	60c7      	str	r7, [r0, #12]
20007e12:	f851 7b04 	ldr.w	r7, [r1], #4
20007e16:	f856 5b04 	ldr.w	r5, [r6], #4
20007e1a:	46bb      	mov	fp, r7
20007e1c:	fa1f fa87 	uxth.w	sl, r7
20007e20:	0c3f      	lsrs	r7, r7, #16
20007e22:	fa1f f985 	uxth.w	r9, r5
20007e26:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
20007e2a:	ebca 0a09 	rsb	sl, sl, r9
20007e2e:	4452      	add	r2, sl
20007e30:	eb07 4722 	add.w	r7, r7, r2, asr #16
20007e34:	b292      	uxth	r2, r2
20007e36:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
20007e3a:	f843 2b04 	str.w	r2, [r3], #4
20007e3e:	143a      	asrs	r2, r7, #16
20007e40:	4588      	cmp	r8, r1
20007e42:	d8e6      	bhi.n	20007e12 <__mdiff+0x42>
20007e44:	42a6      	cmp	r6, r4
20007e46:	d20e      	bcs.n	20007e66 <__mdiff+0x96>
20007e48:	f856 1b04 	ldr.w	r1, [r6], #4
20007e4c:	b28d      	uxth	r5, r1
20007e4e:	0c09      	lsrs	r1, r1, #16
20007e50:	1952      	adds	r2, r2, r5
20007e52:	eb01 4122 	add.w	r1, r1, r2, asr #16
20007e56:	b292      	uxth	r2, r2
20007e58:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
20007e5c:	f843 2b04 	str.w	r2, [r3], #4
20007e60:	140a      	asrs	r2, r1, #16
20007e62:	42b4      	cmp	r4, r6
20007e64:	d8f0      	bhi.n	20007e48 <__mdiff+0x78>
20007e66:	f853 2c04 	ldr.w	r2, [r3, #-4]
20007e6a:	b932      	cbnz	r2, 20007e7a <__mdiff+0xaa>
20007e6c:	f853 2c08 	ldr.w	r2, [r3, #-8]
20007e70:	f10c 3cff 	add.w	ip, ip, #4294967295
20007e74:	3b04      	subs	r3, #4
20007e76:	2a00      	cmp	r2, #0
20007e78:	d0f8      	beq.n	20007e6c <__mdiff+0x9c>
20007e7a:	f8c0 c010 	str.w	ip, [r0, #16]
20007e7e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20007e82:	3304      	adds	r3, #4
20007e84:	f101 0614 	add.w	r6, r1, #20
20007e88:	009b      	lsls	r3, r3, #2
20007e8a:	18d2      	adds	r2, r2, r3
20007e8c:	18cb      	adds	r3, r1, r3
20007e8e:	3304      	adds	r3, #4
20007e90:	3204      	adds	r2, #4
20007e92:	f853 cc04 	ldr.w	ip, [r3, #-4]
20007e96:	3b04      	subs	r3, #4
20007e98:	f852 1c04 	ldr.w	r1, [r2, #-4]
20007e9c:	3a04      	subs	r2, #4
20007e9e:	458c      	cmp	ip, r1
20007ea0:	d10a      	bne.n	20007eb8 <__mdiff+0xe8>
20007ea2:	429e      	cmp	r6, r3
20007ea4:	d3f5      	bcc.n	20007e92 <__mdiff+0xc2>
20007ea6:	2100      	movs	r1, #0
20007ea8:	f7ff fef4 	bl	20007c94 <_Balloc>
20007eac:	2301      	movs	r3, #1
20007eae:	6103      	str	r3, [r0, #16]
20007eb0:	2300      	movs	r3, #0
20007eb2:	6143      	str	r3, [r0, #20]
20007eb4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20007eb8:	d297      	bcs.n	20007dea <__mdiff+0x1a>
20007eba:	4623      	mov	r3, r4
20007ebc:	462c      	mov	r4, r5
20007ebe:	2701      	movs	r7, #1
20007ec0:	461d      	mov	r5, r3
20007ec2:	f104 0614 	add.w	r6, r4, #20
20007ec6:	e790      	b.n	20007dea <__mdiff+0x1a>

20007ec8 <__lshift>:
20007ec8:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20007ecc:	690d      	ldr	r5, [r1, #16]
20007ece:	688b      	ldr	r3, [r1, #8]
20007ed0:	1156      	asrs	r6, r2, #5
20007ed2:	3501      	adds	r5, #1
20007ed4:	460c      	mov	r4, r1
20007ed6:	19ad      	adds	r5, r5, r6
20007ed8:	4690      	mov	r8, r2
20007eda:	429d      	cmp	r5, r3
20007edc:	4682      	mov	sl, r0
20007ede:	6849      	ldr	r1, [r1, #4]
20007ee0:	dd03      	ble.n	20007eea <__lshift+0x22>
20007ee2:	005b      	lsls	r3, r3, #1
20007ee4:	3101      	adds	r1, #1
20007ee6:	429d      	cmp	r5, r3
20007ee8:	dcfb      	bgt.n	20007ee2 <__lshift+0x1a>
20007eea:	4650      	mov	r0, sl
20007eec:	f7ff fed2 	bl	20007c94 <_Balloc>
20007ef0:	2e00      	cmp	r6, #0
20007ef2:	4607      	mov	r7, r0
20007ef4:	f100 0214 	add.w	r2, r0, #20
20007ef8:	dd0a      	ble.n	20007f10 <__lshift+0x48>
20007efa:	2300      	movs	r3, #0
20007efc:	4619      	mov	r1, r3
20007efe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
20007f02:	3301      	adds	r3, #1
20007f04:	42b3      	cmp	r3, r6
20007f06:	d1fa      	bne.n	20007efe <__lshift+0x36>
20007f08:	eb07 0383 	add.w	r3, r7, r3, lsl #2
20007f0c:	f103 0214 	add.w	r2, r3, #20
20007f10:	6920      	ldr	r0, [r4, #16]
20007f12:	f104 0314 	add.w	r3, r4, #20
20007f16:	eb04 0080 	add.w	r0, r4, r0, lsl #2
20007f1a:	3014      	adds	r0, #20
20007f1c:	f018 081f 	ands.w	r8, r8, #31
20007f20:	d01b      	beq.n	20007f5a <__lshift+0x92>
20007f22:	f1c8 0e20 	rsb	lr, r8, #32
20007f26:	2100      	movs	r1, #0
20007f28:	681e      	ldr	r6, [r3, #0]
20007f2a:	fa06 fc08 	lsl.w	ip, r6, r8
20007f2e:	ea41 010c 	orr.w	r1, r1, ip
20007f32:	f842 1b04 	str.w	r1, [r2], #4
20007f36:	f853 1b04 	ldr.w	r1, [r3], #4
20007f3a:	4298      	cmp	r0, r3
20007f3c:	fa21 f10e 	lsr.w	r1, r1, lr
20007f40:	d8f2      	bhi.n	20007f28 <__lshift+0x60>
20007f42:	6011      	str	r1, [r2, #0]
20007f44:	b101      	cbz	r1, 20007f48 <__lshift+0x80>
20007f46:	3501      	adds	r5, #1
20007f48:	4650      	mov	r0, sl
20007f4a:	3d01      	subs	r5, #1
20007f4c:	4621      	mov	r1, r4
20007f4e:	613d      	str	r5, [r7, #16]
20007f50:	f7ff fe84 	bl	20007c5c <_Bfree>
20007f54:	4638      	mov	r0, r7
20007f56:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20007f5a:	f853 1008 	ldr.w	r1, [r3, r8]
20007f5e:	f842 1008 	str.w	r1, [r2, r8]
20007f62:	f108 0804 	add.w	r8, r8, #4
20007f66:	eb08 0103 	add.w	r1, r8, r3
20007f6a:	4288      	cmp	r0, r1
20007f6c:	d9ec      	bls.n	20007f48 <__lshift+0x80>
20007f6e:	f853 1008 	ldr.w	r1, [r3, r8]
20007f72:	f842 1008 	str.w	r1, [r2, r8]
20007f76:	f108 0804 	add.w	r8, r8, #4
20007f7a:	eb08 0103 	add.w	r1, r8, r3
20007f7e:	4288      	cmp	r0, r1
20007f80:	d8eb      	bhi.n	20007f5a <__lshift+0x92>
20007f82:	e7e1      	b.n	20007f48 <__lshift+0x80>

20007f84 <__multiply>:
20007f84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007f88:	f8d1 8010 	ldr.w	r8, [r1, #16]
20007f8c:	6917      	ldr	r7, [r2, #16]
20007f8e:	460d      	mov	r5, r1
20007f90:	4616      	mov	r6, r2
20007f92:	b087      	sub	sp, #28
20007f94:	45b8      	cmp	r8, r7
20007f96:	bfb5      	itete	lt
20007f98:	4615      	movlt	r5, r2
20007f9a:	463b      	movge	r3, r7
20007f9c:	460b      	movlt	r3, r1
20007f9e:	4647      	movge	r7, r8
20007fa0:	bfb4      	ite	lt
20007fa2:	461e      	movlt	r6, r3
20007fa4:	4698      	movge	r8, r3
20007fa6:	68ab      	ldr	r3, [r5, #8]
20007fa8:	eb08 0407 	add.w	r4, r8, r7
20007fac:	6869      	ldr	r1, [r5, #4]
20007fae:	429c      	cmp	r4, r3
20007fb0:	bfc8      	it	gt
20007fb2:	3101      	addgt	r1, #1
20007fb4:	f7ff fe6e 	bl	20007c94 <_Balloc>
20007fb8:	eb00 0384 	add.w	r3, r0, r4, lsl #2
20007fbc:	f100 0b14 	add.w	fp, r0, #20
20007fc0:	3314      	adds	r3, #20
20007fc2:	9003      	str	r0, [sp, #12]
20007fc4:	459b      	cmp	fp, r3
20007fc6:	9304      	str	r3, [sp, #16]
20007fc8:	d206      	bcs.n	20007fd8 <__multiply+0x54>
20007fca:	9904      	ldr	r1, [sp, #16]
20007fcc:	465b      	mov	r3, fp
20007fce:	2200      	movs	r2, #0
20007fd0:	f843 2b04 	str.w	r2, [r3], #4
20007fd4:	4299      	cmp	r1, r3
20007fd6:	d8fb      	bhi.n	20007fd0 <__multiply+0x4c>
20007fd8:	eb06 0888 	add.w	r8, r6, r8, lsl #2
20007fdc:	f106 0914 	add.w	r9, r6, #20
20007fe0:	f108 0814 	add.w	r8, r8, #20
20007fe4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
20007fe8:	3514      	adds	r5, #20
20007fea:	45c1      	cmp	r9, r8
20007fec:	f8cd 8004 	str.w	r8, [sp, #4]
20007ff0:	f10c 0c14 	add.w	ip, ip, #20
20007ff4:	9502      	str	r5, [sp, #8]
20007ff6:	d24b      	bcs.n	20008090 <__multiply+0x10c>
20007ff8:	f04f 0a00 	mov.w	sl, #0
20007ffc:	9405      	str	r4, [sp, #20]
20007ffe:	f859 400a 	ldr.w	r4, [r9, sl]
20008002:	eb0a 080b 	add.w	r8, sl, fp
20008006:	b2a0      	uxth	r0, r4
20008008:	b1d8      	cbz	r0, 20008042 <__multiply+0xbe>
2000800a:	9a02      	ldr	r2, [sp, #8]
2000800c:	4643      	mov	r3, r8
2000800e:	2400      	movs	r4, #0
20008010:	f852 5b04 	ldr.w	r5, [r2], #4
20008014:	6819      	ldr	r1, [r3, #0]
20008016:	b2af      	uxth	r7, r5
20008018:	0c2d      	lsrs	r5, r5, #16
2000801a:	b28e      	uxth	r6, r1
2000801c:	0c09      	lsrs	r1, r1, #16
2000801e:	fb00 6607 	mla	r6, r0, r7, r6
20008022:	fb00 1105 	mla	r1, r0, r5, r1
20008026:	1936      	adds	r6, r6, r4
20008028:	eb01 4116 	add.w	r1, r1, r6, lsr #16
2000802c:	b2b6      	uxth	r6, r6
2000802e:	0c0c      	lsrs	r4, r1, #16
20008030:	4594      	cmp	ip, r2
20008032:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
20008036:	f843 6b04 	str.w	r6, [r3], #4
2000803a:	d8e9      	bhi.n	20008010 <__multiply+0x8c>
2000803c:	601c      	str	r4, [r3, #0]
2000803e:	f859 400a 	ldr.w	r4, [r9, sl]
20008042:	0c24      	lsrs	r4, r4, #16
20008044:	d01c      	beq.n	20008080 <__multiply+0xfc>
20008046:	f85b 200a 	ldr.w	r2, [fp, sl]
2000804a:	4641      	mov	r1, r8
2000804c:	9b02      	ldr	r3, [sp, #8]
2000804e:	2500      	movs	r5, #0
20008050:	4610      	mov	r0, r2
20008052:	881e      	ldrh	r6, [r3, #0]
20008054:	b297      	uxth	r7, r2
20008056:	fb06 5504 	mla	r5, r6, r4, r5
2000805a:	eb05 4510 	add.w	r5, r5, r0, lsr #16
2000805e:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
20008062:	600f      	str	r7, [r1, #0]
20008064:	f851 0f04 	ldr.w	r0, [r1, #4]!
20008068:	f853 2b04 	ldr.w	r2, [r3], #4
2000806c:	b286      	uxth	r6, r0
2000806e:	0c12      	lsrs	r2, r2, #16
20008070:	fb02 6204 	mla	r2, r2, r4, r6
20008074:	eb02 4215 	add.w	r2, r2, r5, lsr #16
20008078:	0c15      	lsrs	r5, r2, #16
2000807a:	459c      	cmp	ip, r3
2000807c:	d8e9      	bhi.n	20008052 <__multiply+0xce>
2000807e:	600a      	str	r2, [r1, #0]
20008080:	f10a 0a04 	add.w	sl, sl, #4
20008084:	9a01      	ldr	r2, [sp, #4]
20008086:	eb0a 0309 	add.w	r3, sl, r9
2000808a:	429a      	cmp	r2, r3
2000808c:	d8b7      	bhi.n	20007ffe <__multiply+0x7a>
2000808e:	9c05      	ldr	r4, [sp, #20]
20008090:	2c00      	cmp	r4, #0
20008092:	dd0b      	ble.n	200080ac <__multiply+0x128>
20008094:	9a04      	ldr	r2, [sp, #16]
20008096:	f852 3c04 	ldr.w	r3, [r2, #-4]
2000809a:	b93b      	cbnz	r3, 200080ac <__multiply+0x128>
2000809c:	4613      	mov	r3, r2
2000809e:	e003      	b.n	200080a8 <__multiply+0x124>
200080a0:	f853 2c08 	ldr.w	r2, [r3, #-8]
200080a4:	3b04      	subs	r3, #4
200080a6:	b90a      	cbnz	r2, 200080ac <__multiply+0x128>
200080a8:	3c01      	subs	r4, #1
200080aa:	d1f9      	bne.n	200080a0 <__multiply+0x11c>
200080ac:	9b03      	ldr	r3, [sp, #12]
200080ae:	4618      	mov	r0, r3
200080b0:	611c      	str	r4, [r3, #16]
200080b2:	b007      	add	sp, #28
200080b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

200080b8 <__i2b>:
200080b8:	b510      	push	{r4, lr}
200080ba:	460c      	mov	r4, r1
200080bc:	2101      	movs	r1, #1
200080be:	f7ff fde9 	bl	20007c94 <_Balloc>
200080c2:	2201      	movs	r2, #1
200080c4:	6144      	str	r4, [r0, #20]
200080c6:	6102      	str	r2, [r0, #16]
200080c8:	bd10      	pop	{r4, pc}
200080ca:	bf00      	nop

200080cc <__multadd>:
200080cc:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
200080d0:	460d      	mov	r5, r1
200080d2:	2100      	movs	r1, #0
200080d4:	4606      	mov	r6, r0
200080d6:	692c      	ldr	r4, [r5, #16]
200080d8:	b083      	sub	sp, #12
200080da:	f105 0814 	add.w	r8, r5, #20
200080de:	4608      	mov	r0, r1
200080e0:	f858 7001 	ldr.w	r7, [r8, r1]
200080e4:	3001      	adds	r0, #1
200080e6:	fa1f fa87 	uxth.w	sl, r7
200080ea:	ea4f 4c17 	mov.w	ip, r7, lsr #16
200080ee:	fb0a 3302 	mla	r3, sl, r2, r3
200080f2:	fb0c fc02 	mul.w	ip, ip, r2
200080f6:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
200080fa:	b29b      	uxth	r3, r3
200080fc:	eb03 430c 	add.w	r3, r3, ip, lsl #16
20008100:	f848 3001 	str.w	r3, [r8, r1]
20008104:	3104      	adds	r1, #4
20008106:	4284      	cmp	r4, r0
20008108:	ea4f 431c 	mov.w	r3, ip, lsr #16
2000810c:	dce8      	bgt.n	200080e0 <__multadd+0x14>
2000810e:	b13b      	cbz	r3, 20008120 <__multadd+0x54>
20008110:	68aa      	ldr	r2, [r5, #8]
20008112:	4294      	cmp	r4, r2
20008114:	da08      	bge.n	20008128 <__multadd+0x5c>
20008116:	eb05 0284 	add.w	r2, r5, r4, lsl #2
2000811a:	3401      	adds	r4, #1
2000811c:	612c      	str	r4, [r5, #16]
2000811e:	6153      	str	r3, [r2, #20]
20008120:	4628      	mov	r0, r5
20008122:	b003      	add	sp, #12
20008124:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20008128:	6869      	ldr	r1, [r5, #4]
2000812a:	4630      	mov	r0, r6
2000812c:	9301      	str	r3, [sp, #4]
2000812e:	3101      	adds	r1, #1
20008130:	f7ff fdb0 	bl	20007c94 <_Balloc>
20008134:	692a      	ldr	r2, [r5, #16]
20008136:	f105 010c 	add.w	r1, r5, #12
2000813a:	3202      	adds	r2, #2
2000813c:	0092      	lsls	r2, r2, #2
2000813e:	4607      	mov	r7, r0
20008140:	300c      	adds	r0, #12
20008142:	f7ff fad7 	bl	200076f4 <memcpy>
20008146:	4629      	mov	r1, r5
20008148:	4630      	mov	r0, r6
2000814a:	463d      	mov	r5, r7
2000814c:	f7ff fd86 	bl	20007c5c <_Bfree>
20008150:	9b01      	ldr	r3, [sp, #4]
20008152:	e7e0      	b.n	20008116 <__multadd+0x4a>

20008154 <__pow5mult>:
20008154:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20008158:	4615      	mov	r5, r2
2000815a:	f012 0203 	ands.w	r2, r2, #3
2000815e:	4604      	mov	r4, r0
20008160:	4688      	mov	r8, r1
20008162:	d12c      	bne.n	200081be <__pow5mult+0x6a>
20008164:	10ad      	asrs	r5, r5, #2
20008166:	d01e      	beq.n	200081a6 <__pow5mult+0x52>
20008168:	6a66      	ldr	r6, [r4, #36]	; 0x24
2000816a:	2e00      	cmp	r6, #0
2000816c:	d034      	beq.n	200081d8 <__pow5mult+0x84>
2000816e:	68b7      	ldr	r7, [r6, #8]
20008170:	2f00      	cmp	r7, #0
20008172:	d03b      	beq.n	200081ec <__pow5mult+0x98>
20008174:	f015 0f01 	tst.w	r5, #1
20008178:	d108      	bne.n	2000818c <__pow5mult+0x38>
2000817a:	106d      	asrs	r5, r5, #1
2000817c:	d013      	beq.n	200081a6 <__pow5mult+0x52>
2000817e:	683e      	ldr	r6, [r7, #0]
20008180:	b1a6      	cbz	r6, 200081ac <__pow5mult+0x58>
20008182:	4630      	mov	r0, r6
20008184:	4607      	mov	r7, r0
20008186:	f015 0f01 	tst.w	r5, #1
2000818a:	d0f6      	beq.n	2000817a <__pow5mult+0x26>
2000818c:	4641      	mov	r1, r8
2000818e:	463a      	mov	r2, r7
20008190:	4620      	mov	r0, r4
20008192:	f7ff fef7 	bl	20007f84 <__multiply>
20008196:	4641      	mov	r1, r8
20008198:	4606      	mov	r6, r0
2000819a:	4620      	mov	r0, r4
2000819c:	f7ff fd5e 	bl	20007c5c <_Bfree>
200081a0:	106d      	asrs	r5, r5, #1
200081a2:	46b0      	mov	r8, r6
200081a4:	d1eb      	bne.n	2000817e <__pow5mult+0x2a>
200081a6:	4640      	mov	r0, r8
200081a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200081ac:	4639      	mov	r1, r7
200081ae:	463a      	mov	r2, r7
200081b0:	4620      	mov	r0, r4
200081b2:	f7ff fee7 	bl	20007f84 <__multiply>
200081b6:	6038      	str	r0, [r7, #0]
200081b8:	4607      	mov	r7, r0
200081ba:	6006      	str	r6, [r0, #0]
200081bc:	e7e3      	b.n	20008186 <__pow5mult+0x32>
200081be:	f249 7ce0 	movw	ip, #38880	; 0x97e0
200081c2:	2300      	movs	r3, #0
200081c4:	f2c2 0c00 	movt	ip, #8192	; 0x2000
200081c8:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
200081cc:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
200081d0:	f7ff ff7c 	bl	200080cc <__multadd>
200081d4:	4680      	mov	r8, r0
200081d6:	e7c5      	b.n	20008164 <__pow5mult+0x10>
200081d8:	2010      	movs	r0, #16
200081da:	f7fe ff77 	bl	200070cc <malloc>
200081de:	2300      	movs	r3, #0
200081e0:	4606      	mov	r6, r0
200081e2:	6260      	str	r0, [r4, #36]	; 0x24
200081e4:	60c3      	str	r3, [r0, #12]
200081e6:	6043      	str	r3, [r0, #4]
200081e8:	6083      	str	r3, [r0, #8]
200081ea:	6003      	str	r3, [r0, #0]
200081ec:	4620      	mov	r0, r4
200081ee:	f240 2171 	movw	r1, #625	; 0x271
200081f2:	f7ff ff61 	bl	200080b8 <__i2b>
200081f6:	2300      	movs	r3, #0
200081f8:	60b0      	str	r0, [r6, #8]
200081fa:	4607      	mov	r7, r0
200081fc:	6003      	str	r3, [r0, #0]
200081fe:	e7b9      	b.n	20008174 <__pow5mult+0x20>

20008200 <__s2b>:
20008200:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20008204:	461e      	mov	r6, r3
20008206:	f648 6339 	movw	r3, #36409	; 0x8e39
2000820a:	f106 0c08 	add.w	ip, r6, #8
2000820e:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
20008212:	4688      	mov	r8, r1
20008214:	4605      	mov	r5, r0
20008216:	4617      	mov	r7, r2
20008218:	fb83 130c 	smull	r1, r3, r3, ip
2000821c:	ea4f 7cec 	mov.w	ip, ip, asr #31
20008220:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
20008224:	f1bc 0f01 	cmp.w	ip, #1
20008228:	dd35      	ble.n	20008296 <__s2b+0x96>
2000822a:	2100      	movs	r1, #0
2000822c:	2201      	movs	r2, #1
2000822e:	0052      	lsls	r2, r2, #1
20008230:	3101      	adds	r1, #1
20008232:	4594      	cmp	ip, r2
20008234:	dcfb      	bgt.n	2000822e <__s2b+0x2e>
20008236:	4628      	mov	r0, r5
20008238:	f7ff fd2c 	bl	20007c94 <_Balloc>
2000823c:	9b08      	ldr	r3, [sp, #32]
2000823e:	6143      	str	r3, [r0, #20]
20008240:	2301      	movs	r3, #1
20008242:	2f09      	cmp	r7, #9
20008244:	6103      	str	r3, [r0, #16]
20008246:	dd22      	ble.n	2000828e <__s2b+0x8e>
20008248:	f108 0a09 	add.w	sl, r8, #9
2000824c:	2409      	movs	r4, #9
2000824e:	f818 3004 	ldrb.w	r3, [r8, r4]
20008252:	4601      	mov	r1, r0
20008254:	220a      	movs	r2, #10
20008256:	3401      	adds	r4, #1
20008258:	3b30      	subs	r3, #48	; 0x30
2000825a:	4628      	mov	r0, r5
2000825c:	f7ff ff36 	bl	200080cc <__multadd>
20008260:	42a7      	cmp	r7, r4
20008262:	dcf4      	bgt.n	2000824e <__s2b+0x4e>
20008264:	eb0a 0807 	add.w	r8, sl, r7
20008268:	f1a8 0808 	sub.w	r8, r8, #8
2000826c:	42be      	cmp	r6, r7
2000826e:	dd0c      	ble.n	2000828a <__s2b+0x8a>
20008270:	2400      	movs	r4, #0
20008272:	f818 3004 	ldrb.w	r3, [r8, r4]
20008276:	4601      	mov	r1, r0
20008278:	3401      	adds	r4, #1
2000827a:	220a      	movs	r2, #10
2000827c:	3b30      	subs	r3, #48	; 0x30
2000827e:	4628      	mov	r0, r5
20008280:	f7ff ff24 	bl	200080cc <__multadd>
20008284:	19e3      	adds	r3, r4, r7
20008286:	429e      	cmp	r6, r3
20008288:	dcf3      	bgt.n	20008272 <__s2b+0x72>
2000828a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000828e:	f108 080a 	add.w	r8, r8, #10
20008292:	2709      	movs	r7, #9
20008294:	e7ea      	b.n	2000826c <__s2b+0x6c>
20008296:	2100      	movs	r1, #0
20008298:	e7cd      	b.n	20008236 <__s2b+0x36>
2000829a:	bf00      	nop

2000829c <_realloc_r>:
2000829c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200082a0:	4691      	mov	r9, r2
200082a2:	b083      	sub	sp, #12
200082a4:	4607      	mov	r7, r0
200082a6:	460e      	mov	r6, r1
200082a8:	2900      	cmp	r1, #0
200082aa:	f000 813a 	beq.w	20008522 <_realloc_r+0x286>
200082ae:	f1a1 0808 	sub.w	r8, r1, #8
200082b2:	f109 040b 	add.w	r4, r9, #11
200082b6:	f7ff fb41 	bl	2000793c <__malloc_lock>
200082ba:	2c16      	cmp	r4, #22
200082bc:	f8d8 1004 	ldr.w	r1, [r8, #4]
200082c0:	460b      	mov	r3, r1
200082c2:	f200 80a0 	bhi.w	20008406 <_realloc_r+0x16a>
200082c6:	2210      	movs	r2, #16
200082c8:	2500      	movs	r5, #0
200082ca:	4614      	mov	r4, r2
200082cc:	454c      	cmp	r4, r9
200082ce:	bf38      	it	cc
200082d0:	f045 0501 	orrcc.w	r5, r5, #1
200082d4:	2d00      	cmp	r5, #0
200082d6:	f040 812a 	bne.w	2000852e <_realloc_r+0x292>
200082da:	f021 0a03 	bic.w	sl, r1, #3
200082de:	4592      	cmp	sl, r2
200082e0:	bfa2      	ittt	ge
200082e2:	4640      	movge	r0, r8
200082e4:	4655      	movge	r5, sl
200082e6:	f108 0808 	addge.w	r8, r8, #8
200082ea:	da75      	bge.n	200083d8 <_realloc_r+0x13c>
200082ec:	f649 2354 	movw	r3, #39508	; 0x9a54
200082f0:	eb08 000a 	add.w	r0, r8, sl
200082f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200082f8:	f8d3 e008 	ldr.w	lr, [r3, #8]
200082fc:	4586      	cmp	lr, r0
200082fe:	f000 811a 	beq.w	20008536 <_realloc_r+0x29a>
20008302:	f8d0 c004 	ldr.w	ip, [r0, #4]
20008306:	f02c 0b01 	bic.w	fp, ip, #1
2000830a:	4483      	add	fp, r0
2000830c:	f8db b004 	ldr.w	fp, [fp, #4]
20008310:	f01b 0f01 	tst.w	fp, #1
20008314:	d07c      	beq.n	20008410 <_realloc_r+0x174>
20008316:	46ac      	mov	ip, r5
20008318:	4628      	mov	r0, r5
2000831a:	f011 0f01 	tst.w	r1, #1
2000831e:	f040 809b 	bne.w	20008458 <_realloc_r+0x1bc>
20008322:	f856 1c08 	ldr.w	r1, [r6, #-8]
20008326:	ebc1 0b08 	rsb	fp, r1, r8
2000832a:	f8db 5004 	ldr.w	r5, [fp, #4]
2000832e:	f025 0503 	bic.w	r5, r5, #3
20008332:	2800      	cmp	r0, #0
20008334:	f000 80dd 	beq.w	200084f2 <_realloc_r+0x256>
20008338:	4570      	cmp	r0, lr
2000833a:	f000 811f 	beq.w	2000857c <_realloc_r+0x2e0>
2000833e:	eb05 030a 	add.w	r3, r5, sl
20008342:	eb0c 0503 	add.w	r5, ip, r3
20008346:	4295      	cmp	r5, r2
20008348:	bfb8      	it	lt
2000834a:	461d      	movlt	r5, r3
2000834c:	f2c0 80d2 	blt.w	200084f4 <_realloc_r+0x258>
20008350:	6881      	ldr	r1, [r0, #8]
20008352:	465b      	mov	r3, fp
20008354:	68c0      	ldr	r0, [r0, #12]
20008356:	f1aa 0204 	sub.w	r2, sl, #4
2000835a:	2a24      	cmp	r2, #36	; 0x24
2000835c:	6081      	str	r1, [r0, #8]
2000835e:	60c8      	str	r0, [r1, #12]
20008360:	f853 1f08 	ldr.w	r1, [r3, #8]!
20008364:	f8db 000c 	ldr.w	r0, [fp, #12]
20008368:	6081      	str	r1, [r0, #8]
2000836a:	60c8      	str	r0, [r1, #12]
2000836c:	f200 80d0 	bhi.w	20008510 <_realloc_r+0x274>
20008370:	2a13      	cmp	r2, #19
20008372:	469c      	mov	ip, r3
20008374:	d921      	bls.n	200083ba <_realloc_r+0x11e>
20008376:	4631      	mov	r1, r6
20008378:	f10b 0c10 	add.w	ip, fp, #16
2000837c:	f851 0b04 	ldr.w	r0, [r1], #4
20008380:	f8cb 0008 	str.w	r0, [fp, #8]
20008384:	6870      	ldr	r0, [r6, #4]
20008386:	1d0e      	adds	r6, r1, #4
20008388:	2a1b      	cmp	r2, #27
2000838a:	f8cb 000c 	str.w	r0, [fp, #12]
2000838e:	d914      	bls.n	200083ba <_realloc_r+0x11e>
20008390:	6848      	ldr	r0, [r1, #4]
20008392:	1d31      	adds	r1, r6, #4
20008394:	f10b 0c18 	add.w	ip, fp, #24
20008398:	f8cb 0010 	str.w	r0, [fp, #16]
2000839c:	6870      	ldr	r0, [r6, #4]
2000839e:	1d0e      	adds	r6, r1, #4
200083a0:	2a24      	cmp	r2, #36	; 0x24
200083a2:	f8cb 0014 	str.w	r0, [fp, #20]
200083a6:	d108      	bne.n	200083ba <_realloc_r+0x11e>
200083a8:	684a      	ldr	r2, [r1, #4]
200083aa:	f10b 0c20 	add.w	ip, fp, #32
200083ae:	f8cb 2018 	str.w	r2, [fp, #24]
200083b2:	6872      	ldr	r2, [r6, #4]
200083b4:	3608      	adds	r6, #8
200083b6:	f8cb 201c 	str.w	r2, [fp, #28]
200083ba:	4631      	mov	r1, r6
200083bc:	4698      	mov	r8, r3
200083be:	4662      	mov	r2, ip
200083c0:	4658      	mov	r0, fp
200083c2:	f851 3b04 	ldr.w	r3, [r1], #4
200083c6:	f842 3b04 	str.w	r3, [r2], #4
200083ca:	6873      	ldr	r3, [r6, #4]
200083cc:	f8cc 3004 	str.w	r3, [ip, #4]
200083d0:	684b      	ldr	r3, [r1, #4]
200083d2:	6053      	str	r3, [r2, #4]
200083d4:	f8db 3004 	ldr.w	r3, [fp, #4]
200083d8:	ebc4 0c05 	rsb	ip, r4, r5
200083dc:	f1bc 0f0f 	cmp.w	ip, #15
200083e0:	d826      	bhi.n	20008430 <_realloc_r+0x194>
200083e2:	1942      	adds	r2, r0, r5
200083e4:	f003 0301 	and.w	r3, r3, #1
200083e8:	ea43 0505 	orr.w	r5, r3, r5
200083ec:	6045      	str	r5, [r0, #4]
200083ee:	6853      	ldr	r3, [r2, #4]
200083f0:	f043 0301 	orr.w	r3, r3, #1
200083f4:	6053      	str	r3, [r2, #4]
200083f6:	4638      	mov	r0, r7
200083f8:	4645      	mov	r5, r8
200083fa:	f7ff faa1 	bl	20007940 <__malloc_unlock>
200083fe:	4628      	mov	r0, r5
20008400:	b003      	add	sp, #12
20008402:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008406:	f024 0407 	bic.w	r4, r4, #7
2000840a:	4622      	mov	r2, r4
2000840c:	0fe5      	lsrs	r5, r4, #31
2000840e:	e75d      	b.n	200082cc <_realloc_r+0x30>
20008410:	f02c 0c03 	bic.w	ip, ip, #3
20008414:	eb0c 050a 	add.w	r5, ip, sl
20008418:	4295      	cmp	r5, r2
2000841a:	f6ff af7e 	blt.w	2000831a <_realloc_r+0x7e>
2000841e:	6882      	ldr	r2, [r0, #8]
20008420:	460b      	mov	r3, r1
20008422:	68c1      	ldr	r1, [r0, #12]
20008424:	4640      	mov	r0, r8
20008426:	f108 0808 	add.w	r8, r8, #8
2000842a:	608a      	str	r2, [r1, #8]
2000842c:	60d1      	str	r1, [r2, #12]
2000842e:	e7d3      	b.n	200083d8 <_realloc_r+0x13c>
20008430:	1901      	adds	r1, r0, r4
20008432:	f003 0301 	and.w	r3, r3, #1
20008436:	eb01 020c 	add.w	r2, r1, ip
2000843a:	ea43 0404 	orr.w	r4, r3, r4
2000843e:	f04c 0301 	orr.w	r3, ip, #1
20008442:	6044      	str	r4, [r0, #4]
20008444:	604b      	str	r3, [r1, #4]
20008446:	4638      	mov	r0, r7
20008448:	6853      	ldr	r3, [r2, #4]
2000844a:	3108      	adds	r1, #8
2000844c:	f043 0301 	orr.w	r3, r3, #1
20008450:	6053      	str	r3, [r2, #4]
20008452:	f7fe fac1 	bl	200069d8 <_free_r>
20008456:	e7ce      	b.n	200083f6 <_realloc_r+0x15a>
20008458:	4649      	mov	r1, r9
2000845a:	4638      	mov	r0, r7
2000845c:	f7fe fe3e 	bl	200070dc <_malloc_r>
20008460:	4605      	mov	r5, r0
20008462:	2800      	cmp	r0, #0
20008464:	d041      	beq.n	200084ea <_realloc_r+0x24e>
20008466:	f8d8 3004 	ldr.w	r3, [r8, #4]
2000846a:	f1a0 0208 	sub.w	r2, r0, #8
2000846e:	f023 0101 	bic.w	r1, r3, #1
20008472:	4441      	add	r1, r8
20008474:	428a      	cmp	r2, r1
20008476:	f000 80d7 	beq.w	20008628 <_realloc_r+0x38c>
2000847a:	f1aa 0204 	sub.w	r2, sl, #4
2000847e:	4631      	mov	r1, r6
20008480:	2a24      	cmp	r2, #36	; 0x24
20008482:	d878      	bhi.n	20008576 <_realloc_r+0x2da>
20008484:	2a13      	cmp	r2, #19
20008486:	4603      	mov	r3, r0
20008488:	d921      	bls.n	200084ce <_realloc_r+0x232>
2000848a:	4634      	mov	r4, r6
2000848c:	f854 3b04 	ldr.w	r3, [r4], #4
20008490:	1d21      	adds	r1, r4, #4
20008492:	f840 3b04 	str.w	r3, [r0], #4
20008496:	1d03      	adds	r3, r0, #4
20008498:	f8d6 c004 	ldr.w	ip, [r6, #4]
2000849c:	2a1b      	cmp	r2, #27
2000849e:	f8c5 c004 	str.w	ip, [r5, #4]
200084a2:	d914      	bls.n	200084ce <_realloc_r+0x232>
200084a4:	f8d4 e004 	ldr.w	lr, [r4, #4]
200084a8:	1d1c      	adds	r4, r3, #4
200084aa:	f101 0c04 	add.w	ip, r1, #4
200084ae:	f8c0 e004 	str.w	lr, [r0, #4]
200084b2:	6848      	ldr	r0, [r1, #4]
200084b4:	f10c 0104 	add.w	r1, ip, #4
200084b8:	6058      	str	r0, [r3, #4]
200084ba:	1d23      	adds	r3, r4, #4
200084bc:	2a24      	cmp	r2, #36	; 0x24
200084be:	d106      	bne.n	200084ce <_realloc_r+0x232>
200084c0:	f8dc 2004 	ldr.w	r2, [ip, #4]
200084c4:	6062      	str	r2, [r4, #4]
200084c6:	684a      	ldr	r2, [r1, #4]
200084c8:	3108      	adds	r1, #8
200084ca:	605a      	str	r2, [r3, #4]
200084cc:	3308      	adds	r3, #8
200084ce:	4608      	mov	r0, r1
200084d0:	461a      	mov	r2, r3
200084d2:	f850 4b04 	ldr.w	r4, [r0], #4
200084d6:	f842 4b04 	str.w	r4, [r2], #4
200084da:	6849      	ldr	r1, [r1, #4]
200084dc:	6059      	str	r1, [r3, #4]
200084de:	6843      	ldr	r3, [r0, #4]
200084e0:	6053      	str	r3, [r2, #4]
200084e2:	4631      	mov	r1, r6
200084e4:	4638      	mov	r0, r7
200084e6:	f7fe fa77 	bl	200069d8 <_free_r>
200084ea:	4638      	mov	r0, r7
200084ec:	f7ff fa28 	bl	20007940 <__malloc_unlock>
200084f0:	e785      	b.n	200083fe <_realloc_r+0x162>
200084f2:	4455      	add	r5, sl
200084f4:	4295      	cmp	r5, r2
200084f6:	dbaf      	blt.n	20008458 <_realloc_r+0x1bc>
200084f8:	465b      	mov	r3, fp
200084fa:	f8db 000c 	ldr.w	r0, [fp, #12]
200084fe:	f1aa 0204 	sub.w	r2, sl, #4
20008502:	f853 1f08 	ldr.w	r1, [r3, #8]!
20008506:	2a24      	cmp	r2, #36	; 0x24
20008508:	6081      	str	r1, [r0, #8]
2000850a:	60c8      	str	r0, [r1, #12]
2000850c:	f67f af30 	bls.w	20008370 <_realloc_r+0xd4>
20008510:	4618      	mov	r0, r3
20008512:	4631      	mov	r1, r6
20008514:	4698      	mov	r8, r3
20008516:	f7ff f9b5 	bl	20007884 <memmove>
2000851a:	4658      	mov	r0, fp
2000851c:	f8db 3004 	ldr.w	r3, [fp, #4]
20008520:	e75a      	b.n	200083d8 <_realloc_r+0x13c>
20008522:	4611      	mov	r1, r2
20008524:	b003      	add	sp, #12
20008526:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000852a:	f7fe bdd7 	b.w	200070dc <_malloc_r>
2000852e:	230c      	movs	r3, #12
20008530:	2500      	movs	r5, #0
20008532:	603b      	str	r3, [r7, #0]
20008534:	e763      	b.n	200083fe <_realloc_r+0x162>
20008536:	f8de 5004 	ldr.w	r5, [lr, #4]
2000853a:	f104 0b10 	add.w	fp, r4, #16
2000853e:	f025 0c03 	bic.w	ip, r5, #3
20008542:	eb0c 000a 	add.w	r0, ip, sl
20008546:	4558      	cmp	r0, fp
20008548:	bfb8      	it	lt
2000854a:	4670      	movlt	r0, lr
2000854c:	f6ff aee5 	blt.w	2000831a <_realloc_r+0x7e>
20008550:	eb08 0204 	add.w	r2, r8, r4
20008554:	1b01      	subs	r1, r0, r4
20008556:	f041 0101 	orr.w	r1, r1, #1
2000855a:	609a      	str	r2, [r3, #8]
2000855c:	6051      	str	r1, [r2, #4]
2000855e:	4638      	mov	r0, r7
20008560:	f8d8 1004 	ldr.w	r1, [r8, #4]
20008564:	4635      	mov	r5, r6
20008566:	f001 0301 	and.w	r3, r1, #1
2000856a:	431c      	orrs	r4, r3
2000856c:	f8c8 4004 	str.w	r4, [r8, #4]
20008570:	f7ff f9e6 	bl	20007940 <__malloc_unlock>
20008574:	e743      	b.n	200083fe <_realloc_r+0x162>
20008576:	f7ff f985 	bl	20007884 <memmove>
2000857a:	e7b2      	b.n	200084e2 <_realloc_r+0x246>
2000857c:	4455      	add	r5, sl
2000857e:	f104 0110 	add.w	r1, r4, #16
20008582:	44ac      	add	ip, r5
20008584:	458c      	cmp	ip, r1
20008586:	dbb5      	blt.n	200084f4 <_realloc_r+0x258>
20008588:	465d      	mov	r5, fp
2000858a:	f8db 000c 	ldr.w	r0, [fp, #12]
2000858e:	f1aa 0204 	sub.w	r2, sl, #4
20008592:	f855 1f08 	ldr.w	r1, [r5, #8]!
20008596:	2a24      	cmp	r2, #36	; 0x24
20008598:	6081      	str	r1, [r0, #8]
2000859a:	60c8      	str	r0, [r1, #12]
2000859c:	d84c      	bhi.n	20008638 <_realloc_r+0x39c>
2000859e:	2a13      	cmp	r2, #19
200085a0:	4628      	mov	r0, r5
200085a2:	d924      	bls.n	200085ee <_realloc_r+0x352>
200085a4:	4631      	mov	r1, r6
200085a6:	f10b 0010 	add.w	r0, fp, #16
200085aa:	f851 eb04 	ldr.w	lr, [r1], #4
200085ae:	f8cb e008 	str.w	lr, [fp, #8]
200085b2:	f8d6 e004 	ldr.w	lr, [r6, #4]
200085b6:	1d0e      	adds	r6, r1, #4
200085b8:	2a1b      	cmp	r2, #27
200085ba:	f8cb e00c 	str.w	lr, [fp, #12]
200085be:	d916      	bls.n	200085ee <_realloc_r+0x352>
200085c0:	f8d1 e004 	ldr.w	lr, [r1, #4]
200085c4:	1d31      	adds	r1, r6, #4
200085c6:	f10b 0018 	add.w	r0, fp, #24
200085ca:	f8cb e010 	str.w	lr, [fp, #16]
200085ce:	f8d6 e004 	ldr.w	lr, [r6, #4]
200085d2:	1d0e      	adds	r6, r1, #4
200085d4:	2a24      	cmp	r2, #36	; 0x24
200085d6:	f8cb e014 	str.w	lr, [fp, #20]
200085da:	d108      	bne.n	200085ee <_realloc_r+0x352>
200085dc:	684a      	ldr	r2, [r1, #4]
200085de:	f10b 0020 	add.w	r0, fp, #32
200085e2:	f8cb 2018 	str.w	r2, [fp, #24]
200085e6:	6872      	ldr	r2, [r6, #4]
200085e8:	3608      	adds	r6, #8
200085ea:	f8cb 201c 	str.w	r2, [fp, #28]
200085ee:	4631      	mov	r1, r6
200085f0:	4602      	mov	r2, r0
200085f2:	f851 eb04 	ldr.w	lr, [r1], #4
200085f6:	f842 eb04 	str.w	lr, [r2], #4
200085fa:	6876      	ldr	r6, [r6, #4]
200085fc:	6046      	str	r6, [r0, #4]
200085fe:	6849      	ldr	r1, [r1, #4]
20008600:	6051      	str	r1, [r2, #4]
20008602:	eb0b 0204 	add.w	r2, fp, r4
20008606:	ebc4 010c 	rsb	r1, r4, ip
2000860a:	f041 0101 	orr.w	r1, r1, #1
2000860e:	609a      	str	r2, [r3, #8]
20008610:	6051      	str	r1, [r2, #4]
20008612:	4638      	mov	r0, r7
20008614:	f8db 1004 	ldr.w	r1, [fp, #4]
20008618:	f001 0301 	and.w	r3, r1, #1
2000861c:	431c      	orrs	r4, r3
2000861e:	f8cb 4004 	str.w	r4, [fp, #4]
20008622:	f7ff f98d 	bl	20007940 <__malloc_unlock>
20008626:	e6ea      	b.n	200083fe <_realloc_r+0x162>
20008628:	6855      	ldr	r5, [r2, #4]
2000862a:	4640      	mov	r0, r8
2000862c:	f108 0808 	add.w	r8, r8, #8
20008630:	f025 0503 	bic.w	r5, r5, #3
20008634:	4455      	add	r5, sl
20008636:	e6cf      	b.n	200083d8 <_realloc_r+0x13c>
20008638:	4631      	mov	r1, r6
2000863a:	4628      	mov	r0, r5
2000863c:	9300      	str	r3, [sp, #0]
2000863e:	f8cd c004 	str.w	ip, [sp, #4]
20008642:	f7ff f91f 	bl	20007884 <memmove>
20008646:	f8dd c004 	ldr.w	ip, [sp, #4]
2000864a:	9b00      	ldr	r3, [sp, #0]
2000864c:	e7d9      	b.n	20008602 <_realloc_r+0x366>
2000864e:	bf00      	nop

20008650 <__isinfd>:
20008650:	4602      	mov	r2, r0
20008652:	4240      	negs	r0, r0
20008654:	ea40 0302 	orr.w	r3, r0, r2
20008658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000865c:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
20008660:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
20008664:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
20008668:	4258      	negs	r0, r3
2000866a:	ea40 0303 	orr.w	r3, r0, r3
2000866e:	17d8      	asrs	r0, r3, #31
20008670:	3001      	adds	r0, #1
20008672:	4770      	bx	lr

20008674 <__isnand>:
20008674:	4602      	mov	r2, r0
20008676:	4240      	negs	r0, r0
20008678:	4310      	orrs	r0, r2
2000867a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000867e:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
20008682:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
20008686:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
2000868a:	0fc0      	lsrs	r0, r0, #31
2000868c:	4770      	bx	lr
2000868e:	bf00      	nop

20008690 <_sbrk_r>:
20008690:	b538      	push	{r3, r4, r5, lr}
20008692:	f24a 049c 	movw	r4, #41116	; 0xa09c
20008696:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000869a:	4605      	mov	r5, r0
2000869c:	4608      	mov	r0, r1
2000869e:	2300      	movs	r3, #0
200086a0:	6023      	str	r3, [r4, #0]
200086a2:	f7f8 fded 	bl	20001280 <_sbrk>
200086a6:	f1b0 3fff 	cmp.w	r0, #4294967295
200086aa:	d000      	beq.n	200086ae <_sbrk_r+0x1e>
200086ac:	bd38      	pop	{r3, r4, r5, pc}
200086ae:	6823      	ldr	r3, [r4, #0]
200086b0:	2b00      	cmp	r3, #0
200086b2:	d0fb      	beq.n	200086ac <_sbrk_r+0x1c>
200086b4:	602b      	str	r3, [r5, #0]
200086b6:	bd38      	pop	{r3, r4, r5, pc}

200086b8 <__sclose>:
200086b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200086bc:	f000 b990 	b.w	200089e0 <_close_r>

200086c0 <__sseek>:
200086c0:	b510      	push	{r4, lr}
200086c2:	460c      	mov	r4, r1
200086c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200086c8:	f000 fa2e 	bl	20008b28 <_lseek_r>
200086cc:	89a3      	ldrh	r3, [r4, #12]
200086ce:	f1b0 3fff 	cmp.w	r0, #4294967295
200086d2:	bf15      	itete	ne
200086d4:	6560      	strne	r0, [r4, #84]	; 0x54
200086d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
200086da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
200086de:	81a3      	strheq	r3, [r4, #12]
200086e0:	bf18      	it	ne
200086e2:	81a3      	strhne	r3, [r4, #12]
200086e4:	bd10      	pop	{r4, pc}
200086e6:	bf00      	nop

200086e8 <__swrite>:
200086e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200086ec:	461d      	mov	r5, r3
200086ee:	898b      	ldrh	r3, [r1, #12]
200086f0:	460c      	mov	r4, r1
200086f2:	4616      	mov	r6, r2
200086f4:	4607      	mov	r7, r0
200086f6:	f413 7f80 	tst.w	r3, #256	; 0x100
200086fa:	d006      	beq.n	2000870a <__swrite+0x22>
200086fc:	2302      	movs	r3, #2
200086fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008702:	2200      	movs	r2, #0
20008704:	f000 fa10 	bl	20008b28 <_lseek_r>
20008708:	89a3      	ldrh	r3, [r4, #12]
2000870a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
2000870e:	4638      	mov	r0, r7
20008710:	81a3      	strh	r3, [r4, #12]
20008712:	4632      	mov	r2, r6
20008714:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20008718:	462b      	mov	r3, r5
2000871a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
2000871e:	f7f8 bd8b 	b.w	20001238 <_write_r>
20008722:	bf00      	nop

20008724 <__sread>:
20008724:	b510      	push	{r4, lr}
20008726:	460c      	mov	r4, r1
20008728:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000872c:	f000 fa12 	bl	20008b54 <_read_r>
20008730:	2800      	cmp	r0, #0
20008732:	db03      	blt.n	2000873c <__sread+0x18>
20008734:	6d63      	ldr	r3, [r4, #84]	; 0x54
20008736:	181b      	adds	r3, r3, r0
20008738:	6563      	str	r3, [r4, #84]	; 0x54
2000873a:	bd10      	pop	{r4, pc}
2000873c:	89a3      	ldrh	r3, [r4, #12]
2000873e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20008742:	81a3      	strh	r3, [r4, #12]
20008744:	bd10      	pop	{r4, pc}
20008746:	bf00      	nop

20008748 <strcmp>:
20008748:	ea80 0201 	eor.w	r2, r0, r1
2000874c:	f012 0f03 	tst.w	r2, #3
20008750:	d13a      	bne.n	200087c8 <strcmp_unaligned>
20008752:	f010 0203 	ands.w	r2, r0, #3
20008756:	f020 0003 	bic.w	r0, r0, #3
2000875a:	f021 0103 	bic.w	r1, r1, #3
2000875e:	f850 cb04 	ldr.w	ip, [r0], #4
20008762:	bf08      	it	eq
20008764:	f851 3b04 	ldreq.w	r3, [r1], #4
20008768:	d00d      	beq.n	20008786 <strcmp+0x3e>
2000876a:	f082 0203 	eor.w	r2, r2, #3
2000876e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20008772:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
20008776:	fa23 f202 	lsr.w	r2, r3, r2
2000877a:	f851 3b04 	ldr.w	r3, [r1], #4
2000877e:	ea4c 0c02 	orr.w	ip, ip, r2
20008782:	ea43 0302 	orr.w	r3, r3, r2
20008786:	bf00      	nop
20008788:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
2000878c:	459c      	cmp	ip, r3
2000878e:	bf01      	itttt	eq
20008790:	ea22 020c 	biceq.w	r2, r2, ip
20008794:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
20008798:	f850 cb04 	ldreq.w	ip, [r0], #4
2000879c:	f851 3b04 	ldreq.w	r3, [r1], #4
200087a0:	d0f2      	beq.n	20008788 <strcmp+0x40>
200087a2:	ea4f 600c 	mov.w	r0, ip, lsl #24
200087a6:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
200087aa:	2801      	cmp	r0, #1
200087ac:	bf28      	it	cs
200087ae:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
200087b2:	bf08      	it	eq
200087b4:	0a1b      	lsreq	r3, r3, #8
200087b6:	d0f4      	beq.n	200087a2 <strcmp+0x5a>
200087b8:	f003 03ff 	and.w	r3, r3, #255	; 0xff
200087bc:	ea4f 6010 	mov.w	r0, r0, lsr #24
200087c0:	eba0 0003 	sub.w	r0, r0, r3
200087c4:	4770      	bx	lr
200087c6:	bf00      	nop

200087c8 <strcmp_unaligned>:
200087c8:	f010 0f03 	tst.w	r0, #3
200087cc:	d00a      	beq.n	200087e4 <strcmp_unaligned+0x1c>
200087ce:	f810 2b01 	ldrb.w	r2, [r0], #1
200087d2:	f811 3b01 	ldrb.w	r3, [r1], #1
200087d6:	2a01      	cmp	r2, #1
200087d8:	bf28      	it	cs
200087da:	429a      	cmpcs	r2, r3
200087dc:	d0f4      	beq.n	200087c8 <strcmp_unaligned>
200087de:	eba2 0003 	sub.w	r0, r2, r3
200087e2:	4770      	bx	lr
200087e4:	f84d 5d04 	str.w	r5, [sp, #-4]!
200087e8:	f84d 4d04 	str.w	r4, [sp, #-4]!
200087ec:	f04f 0201 	mov.w	r2, #1
200087f0:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
200087f4:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
200087f8:	f001 0c03 	and.w	ip, r1, #3
200087fc:	f021 0103 	bic.w	r1, r1, #3
20008800:	f850 4b04 	ldr.w	r4, [r0], #4
20008804:	f851 5b04 	ldr.w	r5, [r1], #4
20008808:	f1bc 0f02 	cmp.w	ip, #2
2000880c:	d026      	beq.n	2000885c <strcmp_unaligned+0x94>
2000880e:	d84b      	bhi.n	200088a8 <strcmp_unaligned+0xe0>
20008810:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
20008814:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
20008818:	eba4 0302 	sub.w	r3, r4, r2
2000881c:	ea23 0304 	bic.w	r3, r3, r4
20008820:	d10d      	bne.n	2000883e <strcmp_unaligned+0x76>
20008822:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20008826:	bf08      	it	eq
20008828:	f851 5b04 	ldreq.w	r5, [r1], #4
2000882c:	d10a      	bne.n	20008844 <strcmp_unaligned+0x7c>
2000882e:	ea8c 0c04 	eor.w	ip, ip, r4
20008832:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
20008836:	d10c      	bne.n	20008852 <strcmp_unaligned+0x8a>
20008838:	f850 4b04 	ldr.w	r4, [r0], #4
2000883c:	e7e8      	b.n	20008810 <strcmp_unaligned+0x48>
2000883e:	ea4f 2515 	mov.w	r5, r5, lsr #8
20008842:	e05c      	b.n	200088fe <strcmp_unaligned+0x136>
20008844:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
20008848:	d152      	bne.n	200088f0 <strcmp_unaligned+0x128>
2000884a:	780d      	ldrb	r5, [r1, #0]
2000884c:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20008850:	e055      	b.n	200088fe <strcmp_unaligned+0x136>
20008852:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20008856:	f005 05ff 	and.w	r5, r5, #255	; 0xff
2000885a:	e050      	b.n	200088fe <strcmp_unaligned+0x136>
2000885c:	ea4f 4c04 	mov.w	ip, r4, lsl #16
20008860:	eba4 0302 	sub.w	r3, r4, r2
20008864:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20008868:	ea23 0304 	bic.w	r3, r3, r4
2000886c:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
20008870:	d117      	bne.n	200088a2 <strcmp_unaligned+0xda>
20008872:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20008876:	bf08      	it	eq
20008878:	f851 5b04 	ldreq.w	r5, [r1], #4
2000887c:	d107      	bne.n	2000888e <strcmp_unaligned+0xc6>
2000887e:	ea8c 0c04 	eor.w	ip, ip, r4
20008882:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
20008886:	d108      	bne.n	2000889a <strcmp_unaligned+0xd2>
20008888:	f850 4b04 	ldr.w	r4, [r0], #4
2000888c:	e7e6      	b.n	2000885c <strcmp_unaligned+0x94>
2000888e:	041b      	lsls	r3, r3, #16
20008890:	d12e      	bne.n	200088f0 <strcmp_unaligned+0x128>
20008892:	880d      	ldrh	r5, [r1, #0]
20008894:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20008898:	e031      	b.n	200088fe <strcmp_unaligned+0x136>
2000889a:	ea4f 4505 	mov.w	r5, r5, lsl #16
2000889e:	ea4f 4c14 	mov.w	ip, r4, lsr #16
200088a2:	ea4f 4515 	mov.w	r5, r5, lsr #16
200088a6:	e02a      	b.n	200088fe <strcmp_unaligned+0x136>
200088a8:	f004 0cff 	and.w	ip, r4, #255	; 0xff
200088ac:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
200088b0:	eba4 0302 	sub.w	r3, r4, r2
200088b4:	ea23 0304 	bic.w	r3, r3, r4
200088b8:	d10d      	bne.n	200088d6 <strcmp_unaligned+0x10e>
200088ba:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
200088be:	bf08      	it	eq
200088c0:	f851 5b04 	ldreq.w	r5, [r1], #4
200088c4:	d10a      	bne.n	200088dc <strcmp_unaligned+0x114>
200088c6:	ea8c 0c04 	eor.w	ip, ip, r4
200088ca:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
200088ce:	d10a      	bne.n	200088e6 <strcmp_unaligned+0x11e>
200088d0:	f850 4b04 	ldr.w	r4, [r0], #4
200088d4:	e7e8      	b.n	200088a8 <strcmp_unaligned+0xe0>
200088d6:	ea4f 6515 	mov.w	r5, r5, lsr #24
200088da:	e010      	b.n	200088fe <strcmp_unaligned+0x136>
200088dc:	f014 0fff 	tst.w	r4, #255	; 0xff
200088e0:	d006      	beq.n	200088f0 <strcmp_unaligned+0x128>
200088e2:	f851 5b04 	ldr.w	r5, [r1], #4
200088e6:	ea4f 2c14 	mov.w	ip, r4, lsr #8
200088ea:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
200088ee:	e006      	b.n	200088fe <strcmp_unaligned+0x136>
200088f0:	f04f 0000 	mov.w	r0, #0
200088f4:	f85d 4b04 	ldr.w	r4, [sp], #4
200088f8:	f85d 5b04 	ldr.w	r5, [sp], #4
200088fc:	4770      	bx	lr
200088fe:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
20008902:	f005 00ff 	and.w	r0, r5, #255	; 0xff
20008906:	2801      	cmp	r0, #1
20008908:	bf28      	it	cs
2000890a:	4290      	cmpcs	r0, r2
2000890c:	bf04      	itt	eq
2000890e:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
20008912:	0a2d      	lsreq	r5, r5, #8
20008914:	d0f3      	beq.n	200088fe <strcmp_unaligned+0x136>
20008916:	eba2 0000 	sub.w	r0, r2, r0
2000891a:	f85d 4b04 	ldr.w	r4, [sp], #4
2000891e:	f85d 5b04 	ldr.w	r5, [sp], #4
20008922:	4770      	bx	lr

20008924 <strlen>:
20008924:	f020 0103 	bic.w	r1, r0, #3
20008928:	f010 0003 	ands.w	r0, r0, #3
2000892c:	f1c0 0000 	rsb	r0, r0, #0
20008930:	f851 3b04 	ldr.w	r3, [r1], #4
20008934:	f100 0c04 	add.w	ip, r0, #4
20008938:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
2000893c:	f06f 0200 	mvn.w	r2, #0
20008940:	bf1c      	itt	ne
20008942:	fa22 f20c 	lsrne.w	r2, r2, ip
20008946:	4313      	orrne	r3, r2
20008948:	f04f 0c01 	mov.w	ip, #1
2000894c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20008950:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20008954:	eba3 020c 	sub.w	r2, r3, ip
20008958:	ea22 0203 	bic.w	r2, r2, r3
2000895c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20008960:	bf04      	itt	eq
20008962:	f851 3b04 	ldreq.w	r3, [r1], #4
20008966:	3004      	addeq	r0, #4
20008968:	d0f4      	beq.n	20008954 <strlen+0x30>
2000896a:	f013 0fff 	tst.w	r3, #255	; 0xff
2000896e:	bf1f      	itttt	ne
20008970:	3001      	addne	r0, #1
20008972:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
20008976:	3001      	addne	r0, #1
20008978:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
2000897c:	bf18      	it	ne
2000897e:	3001      	addne	r0, #1
20008980:	4770      	bx	lr
20008982:	bf00      	nop

20008984 <_calloc_r>:
20008984:	b538      	push	{r3, r4, r5, lr}
20008986:	fb01 f102 	mul.w	r1, r1, r2
2000898a:	f7fe fba7 	bl	200070dc <_malloc_r>
2000898e:	4604      	mov	r4, r0
20008990:	b1f8      	cbz	r0, 200089d2 <_calloc_r+0x4e>
20008992:	f850 2c04 	ldr.w	r2, [r0, #-4]
20008996:	f022 0203 	bic.w	r2, r2, #3
2000899a:	3a04      	subs	r2, #4
2000899c:	2a24      	cmp	r2, #36	; 0x24
2000899e:	d81a      	bhi.n	200089d6 <_calloc_r+0x52>
200089a0:	2a13      	cmp	r2, #19
200089a2:	4603      	mov	r3, r0
200089a4:	d90f      	bls.n	200089c6 <_calloc_r+0x42>
200089a6:	2100      	movs	r1, #0
200089a8:	f840 1b04 	str.w	r1, [r0], #4
200089ac:	1d03      	adds	r3, r0, #4
200089ae:	2a1b      	cmp	r2, #27
200089b0:	6061      	str	r1, [r4, #4]
200089b2:	d908      	bls.n	200089c6 <_calloc_r+0x42>
200089b4:	1d1d      	adds	r5, r3, #4
200089b6:	6041      	str	r1, [r0, #4]
200089b8:	6059      	str	r1, [r3, #4]
200089ba:	1d2b      	adds	r3, r5, #4
200089bc:	2a24      	cmp	r2, #36	; 0x24
200089be:	bf02      	ittt	eq
200089c0:	6069      	streq	r1, [r5, #4]
200089c2:	6059      	streq	r1, [r3, #4]
200089c4:	3308      	addeq	r3, #8
200089c6:	461a      	mov	r2, r3
200089c8:	2100      	movs	r1, #0
200089ca:	f842 1b04 	str.w	r1, [r2], #4
200089ce:	6059      	str	r1, [r3, #4]
200089d0:	6051      	str	r1, [r2, #4]
200089d2:	4620      	mov	r0, r4
200089d4:	bd38      	pop	{r3, r4, r5, pc}
200089d6:	2100      	movs	r1, #0
200089d8:	f7fb f86e 	bl	20003ab8 <memset>
200089dc:	4620      	mov	r0, r4
200089de:	bd38      	pop	{r3, r4, r5, pc}

200089e0 <_close_r>:
200089e0:	b538      	push	{r3, r4, r5, lr}
200089e2:	f24a 049c 	movw	r4, #41116	; 0xa09c
200089e6:	f2c2 0400 	movt	r4, #8192	; 0x2000
200089ea:	4605      	mov	r5, r0
200089ec:	4608      	mov	r0, r1
200089ee:	2300      	movs	r3, #0
200089f0:	6023      	str	r3, [r4, #0]
200089f2:	f7f8 fbbb 	bl	2000116c <_close>
200089f6:	f1b0 3fff 	cmp.w	r0, #4294967295
200089fa:	d000      	beq.n	200089fe <_close_r+0x1e>
200089fc:	bd38      	pop	{r3, r4, r5, pc}
200089fe:	6823      	ldr	r3, [r4, #0]
20008a00:	2b00      	cmp	r3, #0
20008a02:	d0fb      	beq.n	200089fc <_close_r+0x1c>
20008a04:	602b      	str	r3, [r5, #0]
20008a06:	bd38      	pop	{r3, r4, r5, pc}

20008a08 <_fclose_r>:
20008a08:	b570      	push	{r4, r5, r6, lr}
20008a0a:	4605      	mov	r5, r0
20008a0c:	460c      	mov	r4, r1
20008a0e:	2900      	cmp	r1, #0
20008a10:	d04b      	beq.n	20008aaa <_fclose_r+0xa2>
20008a12:	f7fd fea9 	bl	20006768 <__sfp_lock_acquire>
20008a16:	b115      	cbz	r5, 20008a1e <_fclose_r+0x16>
20008a18:	69ab      	ldr	r3, [r5, #24]
20008a1a:	2b00      	cmp	r3, #0
20008a1c:	d048      	beq.n	20008ab0 <_fclose_r+0xa8>
20008a1e:	f249 7338 	movw	r3, #38712	; 0x9738
20008a22:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008a26:	429c      	cmp	r4, r3
20008a28:	bf08      	it	eq
20008a2a:	686c      	ldreq	r4, [r5, #4]
20008a2c:	d00e      	beq.n	20008a4c <_fclose_r+0x44>
20008a2e:	f249 7358 	movw	r3, #38744	; 0x9758
20008a32:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008a36:	429c      	cmp	r4, r3
20008a38:	bf08      	it	eq
20008a3a:	68ac      	ldreq	r4, [r5, #8]
20008a3c:	d006      	beq.n	20008a4c <_fclose_r+0x44>
20008a3e:	f249 7378 	movw	r3, #38776	; 0x9778
20008a42:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008a46:	429c      	cmp	r4, r3
20008a48:	bf08      	it	eq
20008a4a:	68ec      	ldreq	r4, [r5, #12]
20008a4c:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
20008a50:	b33e      	cbz	r6, 20008aa2 <_fclose_r+0x9a>
20008a52:	4628      	mov	r0, r5
20008a54:	4621      	mov	r1, r4
20008a56:	f7fd fdcb 	bl	200065f0 <_fflush_r>
20008a5a:	6b23      	ldr	r3, [r4, #48]	; 0x30
20008a5c:	4606      	mov	r6, r0
20008a5e:	b13b      	cbz	r3, 20008a70 <_fclose_r+0x68>
20008a60:	4628      	mov	r0, r5
20008a62:	6a21      	ldr	r1, [r4, #32]
20008a64:	4798      	blx	r3
20008a66:	ea36 0620 	bics.w	r6, r6, r0, asr #32
20008a6a:	bf28      	it	cs
20008a6c:	f04f 36ff 	movcs.w	r6, #4294967295
20008a70:	89a3      	ldrh	r3, [r4, #12]
20008a72:	f013 0f80 	tst.w	r3, #128	; 0x80
20008a76:	d11f      	bne.n	20008ab8 <_fclose_r+0xb0>
20008a78:	6b61      	ldr	r1, [r4, #52]	; 0x34
20008a7a:	b141      	cbz	r1, 20008a8e <_fclose_r+0x86>
20008a7c:	f104 0344 	add.w	r3, r4, #68	; 0x44
20008a80:	4299      	cmp	r1, r3
20008a82:	d002      	beq.n	20008a8a <_fclose_r+0x82>
20008a84:	4628      	mov	r0, r5
20008a86:	f7fd ffa7 	bl	200069d8 <_free_r>
20008a8a:	2300      	movs	r3, #0
20008a8c:	6363      	str	r3, [r4, #52]	; 0x34
20008a8e:	6ca1      	ldr	r1, [r4, #72]	; 0x48
20008a90:	b121      	cbz	r1, 20008a9c <_fclose_r+0x94>
20008a92:	4628      	mov	r0, r5
20008a94:	f7fd ffa0 	bl	200069d8 <_free_r>
20008a98:	2300      	movs	r3, #0
20008a9a:	64a3      	str	r3, [r4, #72]	; 0x48
20008a9c:	f04f 0300 	mov.w	r3, #0
20008aa0:	81a3      	strh	r3, [r4, #12]
20008aa2:	f7fd fe63 	bl	2000676c <__sfp_lock_release>
20008aa6:	4630      	mov	r0, r6
20008aa8:	bd70      	pop	{r4, r5, r6, pc}
20008aaa:	460e      	mov	r6, r1
20008aac:	4630      	mov	r0, r6
20008aae:	bd70      	pop	{r4, r5, r6, pc}
20008ab0:	4628      	mov	r0, r5
20008ab2:	f7fd ff0d 	bl	200068d0 <__sinit>
20008ab6:	e7b2      	b.n	20008a1e <_fclose_r+0x16>
20008ab8:	4628      	mov	r0, r5
20008aba:	6921      	ldr	r1, [r4, #16]
20008abc:	f7fd ff8c 	bl	200069d8 <_free_r>
20008ac0:	e7da      	b.n	20008a78 <_fclose_r+0x70>
20008ac2:	bf00      	nop

20008ac4 <fclose>:
20008ac4:	f649 1360 	movw	r3, #39264	; 0x9960
20008ac8:	4601      	mov	r1, r0
20008aca:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008ace:	6818      	ldr	r0, [r3, #0]
20008ad0:	e79a      	b.n	20008a08 <_fclose_r>
20008ad2:	bf00      	nop

20008ad4 <_fstat_r>:
20008ad4:	b538      	push	{r3, r4, r5, lr}
20008ad6:	f24a 049c 	movw	r4, #41116	; 0xa09c
20008ada:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008ade:	4605      	mov	r5, r0
20008ae0:	4608      	mov	r0, r1
20008ae2:	4611      	mov	r1, r2
20008ae4:	2300      	movs	r3, #0
20008ae6:	6023      	str	r3, [r4, #0]
20008ae8:	f7f8 fb46 	bl	20001178 <_fstat>
20008aec:	f1b0 3fff 	cmp.w	r0, #4294967295
20008af0:	d000      	beq.n	20008af4 <_fstat_r+0x20>
20008af2:	bd38      	pop	{r3, r4, r5, pc}
20008af4:	6823      	ldr	r3, [r4, #0]
20008af6:	2b00      	cmp	r3, #0
20008af8:	d0fb      	beq.n	20008af2 <_fstat_r+0x1e>
20008afa:	602b      	str	r3, [r5, #0]
20008afc:	bd38      	pop	{r3, r4, r5, pc}
20008afe:	bf00      	nop

20008b00 <_isatty_r>:
20008b00:	b538      	push	{r3, r4, r5, lr}
20008b02:	f24a 049c 	movw	r4, #41116	; 0xa09c
20008b06:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008b0a:	4605      	mov	r5, r0
20008b0c:	4608      	mov	r0, r1
20008b0e:	2300      	movs	r3, #0
20008b10:	6023      	str	r3, [r4, #0]
20008b12:	f7f8 fb3b 	bl	2000118c <_isatty>
20008b16:	f1b0 3fff 	cmp.w	r0, #4294967295
20008b1a:	d000      	beq.n	20008b1e <_isatty_r+0x1e>
20008b1c:	bd38      	pop	{r3, r4, r5, pc}
20008b1e:	6823      	ldr	r3, [r4, #0]
20008b20:	2b00      	cmp	r3, #0
20008b22:	d0fb      	beq.n	20008b1c <_isatty_r+0x1c>
20008b24:	602b      	str	r3, [r5, #0]
20008b26:	bd38      	pop	{r3, r4, r5, pc}

20008b28 <_lseek_r>:
20008b28:	b538      	push	{r3, r4, r5, lr}
20008b2a:	f24a 049c 	movw	r4, #41116	; 0xa09c
20008b2e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008b32:	4605      	mov	r5, r0
20008b34:	4608      	mov	r0, r1
20008b36:	4611      	mov	r1, r2
20008b38:	461a      	mov	r2, r3
20008b3a:	2300      	movs	r3, #0
20008b3c:	6023      	str	r3, [r4, #0]
20008b3e:	f7f8 fb29 	bl	20001194 <_lseek>
20008b42:	f1b0 3fff 	cmp.w	r0, #4294967295
20008b46:	d000      	beq.n	20008b4a <_lseek_r+0x22>
20008b48:	bd38      	pop	{r3, r4, r5, pc}
20008b4a:	6823      	ldr	r3, [r4, #0]
20008b4c:	2b00      	cmp	r3, #0
20008b4e:	d0fb      	beq.n	20008b48 <_lseek_r+0x20>
20008b50:	602b      	str	r3, [r5, #0]
20008b52:	bd38      	pop	{r3, r4, r5, pc}

20008b54 <_read_r>:
20008b54:	b538      	push	{r3, r4, r5, lr}
20008b56:	f24a 049c 	movw	r4, #41116	; 0xa09c
20008b5a:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008b5e:	4605      	mov	r5, r0
20008b60:	4608      	mov	r0, r1
20008b62:	4611      	mov	r1, r2
20008b64:	461a      	mov	r2, r3
20008b66:	2300      	movs	r3, #0
20008b68:	6023      	str	r3, [r4, #0]
20008b6a:	f7f8 fb1b 	bl	200011a4 <_read>
20008b6e:	f1b0 3fff 	cmp.w	r0, #4294967295
20008b72:	d000      	beq.n	20008b76 <_read_r+0x22>
20008b74:	bd38      	pop	{r3, r4, r5, pc}
20008b76:	6823      	ldr	r3, [r4, #0]
20008b78:	2b00      	cmp	r3, #0
20008b7a:	d0fb      	beq.n	20008b74 <_read_r+0x20>
20008b7c:	602b      	str	r3, [r5, #0]
20008b7e:	bd38      	pop	{r3, r4, r5, pc}

20008b80 <__aeabi_uidiv>:
20008b80:	1e4a      	subs	r2, r1, #1
20008b82:	bf08      	it	eq
20008b84:	4770      	bxeq	lr
20008b86:	f0c0 8124 	bcc.w	20008dd2 <__aeabi_uidiv+0x252>
20008b8a:	4288      	cmp	r0, r1
20008b8c:	f240 8116 	bls.w	20008dbc <__aeabi_uidiv+0x23c>
20008b90:	4211      	tst	r1, r2
20008b92:	f000 8117 	beq.w	20008dc4 <__aeabi_uidiv+0x244>
20008b96:	fab0 f380 	clz	r3, r0
20008b9a:	fab1 f281 	clz	r2, r1
20008b9e:	eba2 0303 	sub.w	r3, r2, r3
20008ba2:	f1c3 031f 	rsb	r3, r3, #31
20008ba6:	a204      	add	r2, pc, #16	; (adr r2, 20008bb8 <__aeabi_uidiv+0x38>)
20008ba8:	eb02 1303 	add.w	r3, r2, r3, lsl #4
20008bac:	f04f 0200 	mov.w	r2, #0
20008bb0:	469f      	mov	pc, r3
20008bb2:	bf00      	nop
20008bb4:	f3af 8000 	nop.w
20008bb8:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
20008bbc:	bf00      	nop
20008bbe:	eb42 0202 	adc.w	r2, r2, r2
20008bc2:	bf28      	it	cs
20008bc4:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
20008bc8:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
20008bcc:	bf00      	nop
20008bce:	eb42 0202 	adc.w	r2, r2, r2
20008bd2:	bf28      	it	cs
20008bd4:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
20008bd8:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
20008bdc:	bf00      	nop
20008bde:	eb42 0202 	adc.w	r2, r2, r2
20008be2:	bf28      	it	cs
20008be4:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
20008be8:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
20008bec:	bf00      	nop
20008bee:	eb42 0202 	adc.w	r2, r2, r2
20008bf2:	bf28      	it	cs
20008bf4:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
20008bf8:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
20008bfc:	bf00      	nop
20008bfe:	eb42 0202 	adc.w	r2, r2, r2
20008c02:	bf28      	it	cs
20008c04:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
20008c08:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
20008c0c:	bf00      	nop
20008c0e:	eb42 0202 	adc.w	r2, r2, r2
20008c12:	bf28      	it	cs
20008c14:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
20008c18:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
20008c1c:	bf00      	nop
20008c1e:	eb42 0202 	adc.w	r2, r2, r2
20008c22:	bf28      	it	cs
20008c24:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
20008c28:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
20008c2c:	bf00      	nop
20008c2e:	eb42 0202 	adc.w	r2, r2, r2
20008c32:	bf28      	it	cs
20008c34:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
20008c38:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
20008c3c:	bf00      	nop
20008c3e:	eb42 0202 	adc.w	r2, r2, r2
20008c42:	bf28      	it	cs
20008c44:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
20008c48:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
20008c4c:	bf00      	nop
20008c4e:	eb42 0202 	adc.w	r2, r2, r2
20008c52:	bf28      	it	cs
20008c54:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
20008c58:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
20008c5c:	bf00      	nop
20008c5e:	eb42 0202 	adc.w	r2, r2, r2
20008c62:	bf28      	it	cs
20008c64:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
20008c68:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
20008c6c:	bf00      	nop
20008c6e:	eb42 0202 	adc.w	r2, r2, r2
20008c72:	bf28      	it	cs
20008c74:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
20008c78:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
20008c7c:	bf00      	nop
20008c7e:	eb42 0202 	adc.w	r2, r2, r2
20008c82:	bf28      	it	cs
20008c84:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
20008c88:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
20008c8c:	bf00      	nop
20008c8e:	eb42 0202 	adc.w	r2, r2, r2
20008c92:	bf28      	it	cs
20008c94:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
20008c98:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
20008c9c:	bf00      	nop
20008c9e:	eb42 0202 	adc.w	r2, r2, r2
20008ca2:	bf28      	it	cs
20008ca4:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
20008ca8:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
20008cac:	bf00      	nop
20008cae:	eb42 0202 	adc.w	r2, r2, r2
20008cb2:	bf28      	it	cs
20008cb4:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
20008cb8:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
20008cbc:	bf00      	nop
20008cbe:	eb42 0202 	adc.w	r2, r2, r2
20008cc2:	bf28      	it	cs
20008cc4:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
20008cc8:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
20008ccc:	bf00      	nop
20008cce:	eb42 0202 	adc.w	r2, r2, r2
20008cd2:	bf28      	it	cs
20008cd4:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
20008cd8:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
20008cdc:	bf00      	nop
20008cde:	eb42 0202 	adc.w	r2, r2, r2
20008ce2:	bf28      	it	cs
20008ce4:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
20008ce8:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
20008cec:	bf00      	nop
20008cee:	eb42 0202 	adc.w	r2, r2, r2
20008cf2:	bf28      	it	cs
20008cf4:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
20008cf8:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
20008cfc:	bf00      	nop
20008cfe:	eb42 0202 	adc.w	r2, r2, r2
20008d02:	bf28      	it	cs
20008d04:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
20008d08:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
20008d0c:	bf00      	nop
20008d0e:	eb42 0202 	adc.w	r2, r2, r2
20008d12:	bf28      	it	cs
20008d14:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
20008d18:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
20008d1c:	bf00      	nop
20008d1e:	eb42 0202 	adc.w	r2, r2, r2
20008d22:	bf28      	it	cs
20008d24:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
20008d28:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
20008d2c:	bf00      	nop
20008d2e:	eb42 0202 	adc.w	r2, r2, r2
20008d32:	bf28      	it	cs
20008d34:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
20008d38:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
20008d3c:	bf00      	nop
20008d3e:	eb42 0202 	adc.w	r2, r2, r2
20008d42:	bf28      	it	cs
20008d44:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
20008d48:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
20008d4c:	bf00      	nop
20008d4e:	eb42 0202 	adc.w	r2, r2, r2
20008d52:	bf28      	it	cs
20008d54:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
20008d58:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
20008d5c:	bf00      	nop
20008d5e:	eb42 0202 	adc.w	r2, r2, r2
20008d62:	bf28      	it	cs
20008d64:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
20008d68:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
20008d6c:	bf00      	nop
20008d6e:	eb42 0202 	adc.w	r2, r2, r2
20008d72:	bf28      	it	cs
20008d74:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
20008d78:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
20008d7c:	bf00      	nop
20008d7e:	eb42 0202 	adc.w	r2, r2, r2
20008d82:	bf28      	it	cs
20008d84:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
20008d88:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
20008d8c:	bf00      	nop
20008d8e:	eb42 0202 	adc.w	r2, r2, r2
20008d92:	bf28      	it	cs
20008d94:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
20008d98:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
20008d9c:	bf00      	nop
20008d9e:	eb42 0202 	adc.w	r2, r2, r2
20008da2:	bf28      	it	cs
20008da4:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
20008da8:	ebb0 0f01 	cmp.w	r0, r1
20008dac:	bf00      	nop
20008dae:	eb42 0202 	adc.w	r2, r2, r2
20008db2:	bf28      	it	cs
20008db4:	eba0 0001 	subcs.w	r0, r0, r1
20008db8:	4610      	mov	r0, r2
20008dba:	4770      	bx	lr
20008dbc:	bf0c      	ite	eq
20008dbe:	2001      	moveq	r0, #1
20008dc0:	2000      	movne	r0, #0
20008dc2:	4770      	bx	lr
20008dc4:	fab1 f281 	clz	r2, r1
20008dc8:	f1c2 021f 	rsb	r2, r2, #31
20008dcc:	fa20 f002 	lsr.w	r0, r0, r2
20008dd0:	4770      	bx	lr
20008dd2:	b108      	cbz	r0, 20008dd8 <__aeabi_uidiv+0x258>
20008dd4:	f04f 30ff 	mov.w	r0, #4294967295
20008dd8:	f000 b80e 	b.w	20008df8 <__aeabi_idiv0>

20008ddc <__aeabi_uidivmod>:
20008ddc:	2900      	cmp	r1, #0
20008dde:	d0f8      	beq.n	20008dd2 <__aeabi_uidiv+0x252>
20008de0:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
20008de4:	f7ff fecc 	bl	20008b80 <__aeabi_uidiv>
20008de8:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
20008dec:	fb02 f300 	mul.w	r3, r2, r0
20008df0:	eba1 0103 	sub.w	r1, r1, r3
20008df4:	4770      	bx	lr
20008df6:	bf00      	nop

20008df8 <__aeabi_idiv0>:
20008df8:	4770      	bx	lr
20008dfa:	bf00      	nop

20008dfc <__gedf2>:
20008dfc:	f04f 3cff 	mov.w	ip, #4294967295
20008e00:	e006      	b.n	20008e10 <__cmpdf2+0x4>
20008e02:	bf00      	nop

20008e04 <__ledf2>:
20008e04:	f04f 0c01 	mov.w	ip, #1
20008e08:	e002      	b.n	20008e10 <__cmpdf2+0x4>
20008e0a:	bf00      	nop

20008e0c <__cmpdf2>:
20008e0c:	f04f 0c01 	mov.w	ip, #1
20008e10:	f84d cd04 	str.w	ip, [sp, #-4]!
20008e14:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20008e18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20008e1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20008e20:	bf18      	it	ne
20008e22:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
20008e26:	d01b      	beq.n	20008e60 <__cmpdf2+0x54>
20008e28:	b001      	add	sp, #4
20008e2a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
20008e2e:	bf0c      	ite	eq
20008e30:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
20008e34:	ea91 0f03 	teqne	r1, r3
20008e38:	bf02      	ittt	eq
20008e3a:	ea90 0f02 	teqeq	r0, r2
20008e3e:	2000      	moveq	r0, #0
20008e40:	4770      	bxeq	lr
20008e42:	f110 0f00 	cmn.w	r0, #0
20008e46:	ea91 0f03 	teq	r1, r3
20008e4a:	bf58      	it	pl
20008e4c:	4299      	cmppl	r1, r3
20008e4e:	bf08      	it	eq
20008e50:	4290      	cmpeq	r0, r2
20008e52:	bf2c      	ite	cs
20008e54:	17d8      	asrcs	r0, r3, #31
20008e56:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
20008e5a:	f040 0001 	orr.w	r0, r0, #1
20008e5e:	4770      	bx	lr
20008e60:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20008e64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20008e68:	d102      	bne.n	20008e70 <__cmpdf2+0x64>
20008e6a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
20008e6e:	d107      	bne.n	20008e80 <__cmpdf2+0x74>
20008e70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20008e74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20008e78:	d1d6      	bne.n	20008e28 <__cmpdf2+0x1c>
20008e7a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
20008e7e:	d0d3      	beq.n	20008e28 <__cmpdf2+0x1c>
20008e80:	f85d 0b04 	ldr.w	r0, [sp], #4
20008e84:	4770      	bx	lr
20008e86:	bf00      	nop

20008e88 <__aeabi_cdrcmple>:
20008e88:	4684      	mov	ip, r0
20008e8a:	4610      	mov	r0, r2
20008e8c:	4662      	mov	r2, ip
20008e8e:	468c      	mov	ip, r1
20008e90:	4619      	mov	r1, r3
20008e92:	4663      	mov	r3, ip
20008e94:	e000      	b.n	20008e98 <__aeabi_cdcmpeq>
20008e96:	bf00      	nop

20008e98 <__aeabi_cdcmpeq>:
20008e98:	b501      	push	{r0, lr}
20008e9a:	f7ff ffb7 	bl	20008e0c <__cmpdf2>
20008e9e:	2800      	cmp	r0, #0
20008ea0:	bf48      	it	mi
20008ea2:	f110 0f00 	cmnmi.w	r0, #0
20008ea6:	bd01      	pop	{r0, pc}

20008ea8 <__aeabi_dcmpeq>:
20008ea8:	f84d ed08 	str.w	lr, [sp, #-8]!
20008eac:	f7ff fff4 	bl	20008e98 <__aeabi_cdcmpeq>
20008eb0:	bf0c      	ite	eq
20008eb2:	2001      	moveq	r0, #1
20008eb4:	2000      	movne	r0, #0
20008eb6:	f85d fb08 	ldr.w	pc, [sp], #8
20008eba:	bf00      	nop

20008ebc <__aeabi_dcmplt>:
20008ebc:	f84d ed08 	str.w	lr, [sp, #-8]!
20008ec0:	f7ff ffea 	bl	20008e98 <__aeabi_cdcmpeq>
20008ec4:	bf34      	ite	cc
20008ec6:	2001      	movcc	r0, #1
20008ec8:	2000      	movcs	r0, #0
20008eca:	f85d fb08 	ldr.w	pc, [sp], #8
20008ece:	bf00      	nop

20008ed0 <__aeabi_dcmple>:
20008ed0:	f84d ed08 	str.w	lr, [sp, #-8]!
20008ed4:	f7ff ffe0 	bl	20008e98 <__aeabi_cdcmpeq>
20008ed8:	bf94      	ite	ls
20008eda:	2001      	movls	r0, #1
20008edc:	2000      	movhi	r0, #0
20008ede:	f85d fb08 	ldr.w	pc, [sp], #8
20008ee2:	bf00      	nop

20008ee4 <__aeabi_dcmpge>:
20008ee4:	f84d ed08 	str.w	lr, [sp, #-8]!
20008ee8:	f7ff ffce 	bl	20008e88 <__aeabi_cdrcmple>
20008eec:	bf94      	ite	ls
20008eee:	2001      	movls	r0, #1
20008ef0:	2000      	movhi	r0, #0
20008ef2:	f85d fb08 	ldr.w	pc, [sp], #8
20008ef6:	bf00      	nop

20008ef8 <__aeabi_dcmpgt>:
20008ef8:	f84d ed08 	str.w	lr, [sp, #-8]!
20008efc:	f7ff ffc4 	bl	20008e88 <__aeabi_cdrcmple>
20008f00:	bf34      	ite	cc
20008f02:	2001      	movcc	r0, #1
20008f04:	2000      	movcs	r0, #0
20008f06:	f85d fb08 	ldr.w	pc, [sp], #8
20008f0a:	bf00      	nop

20008f0c <__aeabi_uldivmod>:
20008f0c:	b94b      	cbnz	r3, 20008f22 <__aeabi_uldivmod+0x16>
20008f0e:	b942      	cbnz	r2, 20008f22 <__aeabi_uldivmod+0x16>
20008f10:	2900      	cmp	r1, #0
20008f12:	bf08      	it	eq
20008f14:	2800      	cmpeq	r0, #0
20008f16:	d002      	beq.n	20008f1e <__aeabi_uldivmod+0x12>
20008f18:	f04f 31ff 	mov.w	r1, #4294967295
20008f1c:	4608      	mov	r0, r1
20008f1e:	f7ff bf6b 	b.w	20008df8 <__aeabi_idiv0>
20008f22:	b082      	sub	sp, #8
20008f24:	46ec      	mov	ip, sp
20008f26:	e92d 5000 	stmdb	sp!, {ip, lr}
20008f2a:	f000 f805 	bl	20008f38 <__gnu_uldivmod_helper>
20008f2e:	f8dd e004 	ldr.w	lr, [sp, #4]
20008f32:	b002      	add	sp, #8
20008f34:	bc0c      	pop	{r2, r3}
20008f36:	4770      	bx	lr

20008f38 <__gnu_uldivmod_helper>:
20008f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20008f3a:	4614      	mov	r4, r2
20008f3c:	461d      	mov	r5, r3
20008f3e:	4606      	mov	r6, r0
20008f40:	460f      	mov	r7, r1
20008f42:	f000 f9d7 	bl	200092f4 <__udivdi3>
20008f46:	fb00 f505 	mul.w	r5, r0, r5
20008f4a:	fba0 2304 	umull	r2, r3, r0, r4
20008f4e:	fb04 5401 	mla	r4, r4, r1, r5
20008f52:	18e3      	adds	r3, r4, r3
20008f54:	1ab6      	subs	r6, r6, r2
20008f56:	eb67 0703 	sbc.w	r7, r7, r3
20008f5a:	9b06      	ldr	r3, [sp, #24]
20008f5c:	e9c3 6700 	strd	r6, r7, [r3]
20008f60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20008f62:	bf00      	nop

20008f64 <__gnu_ldivmod_helper>:
20008f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20008f66:	4614      	mov	r4, r2
20008f68:	461d      	mov	r5, r3
20008f6a:	4606      	mov	r6, r0
20008f6c:	460f      	mov	r7, r1
20008f6e:	f000 f80f 	bl	20008f90 <__divdi3>
20008f72:	fb00 f505 	mul.w	r5, r0, r5
20008f76:	fba0 2304 	umull	r2, r3, r0, r4
20008f7a:	fb04 5401 	mla	r4, r4, r1, r5
20008f7e:	18e3      	adds	r3, r4, r3
20008f80:	1ab6      	subs	r6, r6, r2
20008f82:	eb67 0703 	sbc.w	r7, r7, r3
20008f86:	9b06      	ldr	r3, [sp, #24]
20008f88:	e9c3 6700 	strd	r6, r7, [r3]
20008f8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20008f8e:	bf00      	nop

20008f90 <__divdi3>:
20008f90:	2900      	cmp	r1, #0
20008f92:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008f96:	b085      	sub	sp, #20
20008f98:	f2c0 80c8 	blt.w	2000912c <__divdi3+0x19c>
20008f9c:	2600      	movs	r6, #0
20008f9e:	2b00      	cmp	r3, #0
20008fa0:	f2c0 80bf 	blt.w	20009122 <__divdi3+0x192>
20008fa4:	4689      	mov	r9, r1
20008fa6:	4614      	mov	r4, r2
20008fa8:	4605      	mov	r5, r0
20008faa:	469b      	mov	fp, r3
20008fac:	2b00      	cmp	r3, #0
20008fae:	d14a      	bne.n	20009046 <__divdi3+0xb6>
20008fb0:	428a      	cmp	r2, r1
20008fb2:	d957      	bls.n	20009064 <__divdi3+0xd4>
20008fb4:	fab2 f382 	clz	r3, r2
20008fb8:	b153      	cbz	r3, 20008fd0 <__divdi3+0x40>
20008fba:	f1c3 0020 	rsb	r0, r3, #32
20008fbe:	fa01 f903 	lsl.w	r9, r1, r3
20008fc2:	fa25 f800 	lsr.w	r8, r5, r0
20008fc6:	fa12 f403 	lsls.w	r4, r2, r3
20008fca:	409d      	lsls	r5, r3
20008fcc:	ea48 0909 	orr.w	r9, r8, r9
20008fd0:	0c27      	lsrs	r7, r4, #16
20008fd2:	4648      	mov	r0, r9
20008fd4:	4639      	mov	r1, r7
20008fd6:	fa1f fb84 	uxth.w	fp, r4
20008fda:	f7ff fdd1 	bl	20008b80 <__aeabi_uidiv>
20008fde:	4639      	mov	r1, r7
20008fe0:	4682      	mov	sl, r0
20008fe2:	4648      	mov	r0, r9
20008fe4:	f7ff fefa 	bl	20008ddc <__aeabi_uidivmod>
20008fe8:	0c2a      	lsrs	r2, r5, #16
20008fea:	fb0b f30a 	mul.w	r3, fp, sl
20008fee:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
20008ff2:	454b      	cmp	r3, r9
20008ff4:	d909      	bls.n	2000900a <__divdi3+0x7a>
20008ff6:	eb19 0904 	adds.w	r9, r9, r4
20008ffa:	f10a 3aff 	add.w	sl, sl, #4294967295
20008ffe:	d204      	bcs.n	2000900a <__divdi3+0x7a>
20009000:	454b      	cmp	r3, r9
20009002:	bf84      	itt	hi
20009004:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20009008:	44a1      	addhi	r9, r4
2000900a:	ebc3 0909 	rsb	r9, r3, r9
2000900e:	4639      	mov	r1, r7
20009010:	4648      	mov	r0, r9
20009012:	b2ad      	uxth	r5, r5
20009014:	f7ff fdb4 	bl	20008b80 <__aeabi_uidiv>
20009018:	4639      	mov	r1, r7
2000901a:	4680      	mov	r8, r0
2000901c:	4648      	mov	r0, r9
2000901e:	f7ff fedd 	bl	20008ddc <__aeabi_uidivmod>
20009022:	fb0b fb08 	mul.w	fp, fp, r8
20009026:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000902a:	45ab      	cmp	fp, r5
2000902c:	d907      	bls.n	2000903e <__divdi3+0xae>
2000902e:	192d      	adds	r5, r5, r4
20009030:	f108 38ff 	add.w	r8, r8, #4294967295
20009034:	d203      	bcs.n	2000903e <__divdi3+0xae>
20009036:	45ab      	cmp	fp, r5
20009038:	bf88      	it	hi
2000903a:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000903e:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20009042:	2700      	movs	r7, #0
20009044:	e003      	b.n	2000904e <__divdi3+0xbe>
20009046:	428b      	cmp	r3, r1
20009048:	d957      	bls.n	200090fa <__divdi3+0x16a>
2000904a:	2700      	movs	r7, #0
2000904c:	46b8      	mov	r8, r7
2000904e:	4642      	mov	r2, r8
20009050:	463b      	mov	r3, r7
20009052:	b116      	cbz	r6, 2000905a <__divdi3+0xca>
20009054:	4252      	negs	r2, r2
20009056:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000905a:	4619      	mov	r1, r3
2000905c:	4610      	mov	r0, r2
2000905e:	b005      	add	sp, #20
20009060:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20009064:	b922      	cbnz	r2, 20009070 <__divdi3+0xe0>
20009066:	4611      	mov	r1, r2
20009068:	2001      	movs	r0, #1
2000906a:	f7ff fd89 	bl	20008b80 <__aeabi_uidiv>
2000906e:	4604      	mov	r4, r0
20009070:	fab4 f884 	clz	r8, r4
20009074:	f1b8 0f00 	cmp.w	r8, #0
20009078:	d15e      	bne.n	20009138 <__divdi3+0x1a8>
2000907a:	ebc4 0809 	rsb	r8, r4, r9
2000907e:	0c27      	lsrs	r7, r4, #16
20009080:	fa1f f984 	uxth.w	r9, r4
20009084:	2101      	movs	r1, #1
20009086:	9102      	str	r1, [sp, #8]
20009088:	4639      	mov	r1, r7
2000908a:	4640      	mov	r0, r8
2000908c:	f7ff fd78 	bl	20008b80 <__aeabi_uidiv>
20009090:	4639      	mov	r1, r7
20009092:	4682      	mov	sl, r0
20009094:	4640      	mov	r0, r8
20009096:	f7ff fea1 	bl	20008ddc <__aeabi_uidivmod>
2000909a:	ea4f 4815 	mov.w	r8, r5, lsr #16
2000909e:	fb09 f30a 	mul.w	r3, r9, sl
200090a2:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
200090a6:	455b      	cmp	r3, fp
200090a8:	d909      	bls.n	200090be <__divdi3+0x12e>
200090aa:	eb1b 0b04 	adds.w	fp, fp, r4
200090ae:	f10a 3aff 	add.w	sl, sl, #4294967295
200090b2:	d204      	bcs.n	200090be <__divdi3+0x12e>
200090b4:	455b      	cmp	r3, fp
200090b6:	bf84      	itt	hi
200090b8:	f10a 3aff 	addhi.w	sl, sl, #4294967295
200090bc:	44a3      	addhi	fp, r4
200090be:	ebc3 0b0b 	rsb	fp, r3, fp
200090c2:	4639      	mov	r1, r7
200090c4:	4658      	mov	r0, fp
200090c6:	b2ad      	uxth	r5, r5
200090c8:	f7ff fd5a 	bl	20008b80 <__aeabi_uidiv>
200090cc:	4639      	mov	r1, r7
200090ce:	4680      	mov	r8, r0
200090d0:	4658      	mov	r0, fp
200090d2:	f7ff fe83 	bl	20008ddc <__aeabi_uidivmod>
200090d6:	fb09 f908 	mul.w	r9, r9, r8
200090da:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
200090de:	45a9      	cmp	r9, r5
200090e0:	d907      	bls.n	200090f2 <__divdi3+0x162>
200090e2:	192d      	adds	r5, r5, r4
200090e4:	f108 38ff 	add.w	r8, r8, #4294967295
200090e8:	d203      	bcs.n	200090f2 <__divdi3+0x162>
200090ea:	45a9      	cmp	r9, r5
200090ec:	bf88      	it	hi
200090ee:	f108 38ff 	addhi.w	r8, r8, #4294967295
200090f2:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
200090f6:	9f02      	ldr	r7, [sp, #8]
200090f8:	e7a9      	b.n	2000904e <__divdi3+0xbe>
200090fa:	fab3 f783 	clz	r7, r3
200090fe:	2f00      	cmp	r7, #0
20009100:	d168      	bne.n	200091d4 <__divdi3+0x244>
20009102:	428b      	cmp	r3, r1
20009104:	bf2c      	ite	cs
20009106:	f04f 0900 	movcs.w	r9, #0
2000910a:	f04f 0901 	movcc.w	r9, #1
2000910e:	4282      	cmp	r2, r0
20009110:	bf8c      	ite	hi
20009112:	464c      	movhi	r4, r9
20009114:	f049 0401 	orrls.w	r4, r9, #1
20009118:	2c00      	cmp	r4, #0
2000911a:	d096      	beq.n	2000904a <__divdi3+0xba>
2000911c:	f04f 0801 	mov.w	r8, #1
20009120:	e795      	b.n	2000904e <__divdi3+0xbe>
20009122:	4252      	negs	r2, r2
20009124:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20009128:	43f6      	mvns	r6, r6
2000912a:	e73b      	b.n	20008fa4 <__divdi3+0x14>
2000912c:	4240      	negs	r0, r0
2000912e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20009132:	f04f 36ff 	mov.w	r6, #4294967295
20009136:	e732      	b.n	20008f9e <__divdi3+0xe>
20009138:	fa04 f408 	lsl.w	r4, r4, r8
2000913c:	f1c8 0720 	rsb	r7, r8, #32
20009140:	fa35 f307 	lsrs.w	r3, r5, r7
20009144:	fa29 fa07 	lsr.w	sl, r9, r7
20009148:	0c27      	lsrs	r7, r4, #16
2000914a:	fa09 fb08 	lsl.w	fp, r9, r8
2000914e:	4639      	mov	r1, r7
20009150:	4650      	mov	r0, sl
20009152:	ea43 020b 	orr.w	r2, r3, fp
20009156:	9202      	str	r2, [sp, #8]
20009158:	f7ff fd12 	bl	20008b80 <__aeabi_uidiv>
2000915c:	4639      	mov	r1, r7
2000915e:	fa1f f984 	uxth.w	r9, r4
20009162:	4683      	mov	fp, r0
20009164:	4650      	mov	r0, sl
20009166:	f7ff fe39 	bl	20008ddc <__aeabi_uidivmod>
2000916a:	9802      	ldr	r0, [sp, #8]
2000916c:	fb09 f20b 	mul.w	r2, r9, fp
20009170:	0c03      	lsrs	r3, r0, #16
20009172:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
20009176:	429a      	cmp	r2, r3
20009178:	d904      	bls.n	20009184 <__divdi3+0x1f4>
2000917a:	191b      	adds	r3, r3, r4
2000917c:	f10b 3bff 	add.w	fp, fp, #4294967295
20009180:	f0c0 80b1 	bcc.w	200092e6 <__divdi3+0x356>
20009184:	1a9b      	subs	r3, r3, r2
20009186:	4639      	mov	r1, r7
20009188:	4618      	mov	r0, r3
2000918a:	9301      	str	r3, [sp, #4]
2000918c:	f7ff fcf8 	bl	20008b80 <__aeabi_uidiv>
20009190:	9901      	ldr	r1, [sp, #4]
20009192:	4682      	mov	sl, r0
20009194:	4608      	mov	r0, r1
20009196:	4639      	mov	r1, r7
20009198:	f7ff fe20 	bl	20008ddc <__aeabi_uidivmod>
2000919c:	f8dd c008 	ldr.w	ip, [sp, #8]
200091a0:	fb09 f30a 	mul.w	r3, r9, sl
200091a4:	fa1f f08c 	uxth.w	r0, ip
200091a8:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
200091ac:	4293      	cmp	r3, r2
200091ae:	d908      	bls.n	200091c2 <__divdi3+0x232>
200091b0:	1912      	adds	r2, r2, r4
200091b2:	f10a 3aff 	add.w	sl, sl, #4294967295
200091b6:	d204      	bcs.n	200091c2 <__divdi3+0x232>
200091b8:	4293      	cmp	r3, r2
200091ba:	bf84      	itt	hi
200091bc:	f10a 3aff 	addhi.w	sl, sl, #4294967295
200091c0:	1912      	addhi	r2, r2, r4
200091c2:	fa05 f508 	lsl.w	r5, r5, r8
200091c6:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
200091ca:	ebc3 0802 	rsb	r8, r3, r2
200091ce:	f8cd e008 	str.w	lr, [sp, #8]
200091d2:	e759      	b.n	20009088 <__divdi3+0xf8>
200091d4:	f1c7 0020 	rsb	r0, r7, #32
200091d8:	fa03 fa07 	lsl.w	sl, r3, r7
200091dc:	40c2      	lsrs	r2, r0
200091de:	fa35 f300 	lsrs.w	r3, r5, r0
200091e2:	ea42 0b0a 	orr.w	fp, r2, sl
200091e6:	fa21 f800 	lsr.w	r8, r1, r0
200091ea:	fa01 f907 	lsl.w	r9, r1, r7
200091ee:	4640      	mov	r0, r8
200091f0:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
200091f4:	ea43 0109 	orr.w	r1, r3, r9
200091f8:	9102      	str	r1, [sp, #8]
200091fa:	4651      	mov	r1, sl
200091fc:	fa1f f28b 	uxth.w	r2, fp
20009200:	9203      	str	r2, [sp, #12]
20009202:	f7ff fcbd 	bl	20008b80 <__aeabi_uidiv>
20009206:	4651      	mov	r1, sl
20009208:	4681      	mov	r9, r0
2000920a:	4640      	mov	r0, r8
2000920c:	f7ff fde6 	bl	20008ddc <__aeabi_uidivmod>
20009210:	9b03      	ldr	r3, [sp, #12]
20009212:	f8dd c008 	ldr.w	ip, [sp, #8]
20009216:	fb03 f209 	mul.w	r2, r3, r9
2000921a:	ea4f 401c 	mov.w	r0, ip, lsr #16
2000921e:	fa14 f307 	lsls.w	r3, r4, r7
20009222:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
20009226:	42a2      	cmp	r2, r4
20009228:	d904      	bls.n	20009234 <__divdi3+0x2a4>
2000922a:	eb14 040b 	adds.w	r4, r4, fp
2000922e:	f109 39ff 	add.w	r9, r9, #4294967295
20009232:	d352      	bcc.n	200092da <__divdi3+0x34a>
20009234:	1aa4      	subs	r4, r4, r2
20009236:	4651      	mov	r1, sl
20009238:	4620      	mov	r0, r4
2000923a:	9301      	str	r3, [sp, #4]
2000923c:	f7ff fca0 	bl	20008b80 <__aeabi_uidiv>
20009240:	4651      	mov	r1, sl
20009242:	4680      	mov	r8, r0
20009244:	4620      	mov	r0, r4
20009246:	f7ff fdc9 	bl	20008ddc <__aeabi_uidivmod>
2000924a:	9803      	ldr	r0, [sp, #12]
2000924c:	f8dd c008 	ldr.w	ip, [sp, #8]
20009250:	fb00 f208 	mul.w	r2, r0, r8
20009254:	fa1f f38c 	uxth.w	r3, ip
20009258:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
2000925c:	9b01      	ldr	r3, [sp, #4]
2000925e:	4282      	cmp	r2, r0
20009260:	d904      	bls.n	2000926c <__divdi3+0x2dc>
20009262:	eb10 000b 	adds.w	r0, r0, fp
20009266:	f108 38ff 	add.w	r8, r8, #4294967295
2000926a:	d330      	bcc.n	200092ce <__divdi3+0x33e>
2000926c:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
20009270:	fa1f fc83 	uxth.w	ip, r3
20009274:	0c1b      	lsrs	r3, r3, #16
20009276:	1a80      	subs	r0, r0, r2
20009278:	fa1f fe88 	uxth.w	lr, r8
2000927c:	ea4f 4a18 	mov.w	sl, r8, lsr #16
20009280:	fb0c f90e 	mul.w	r9, ip, lr
20009284:	fb0c fc0a 	mul.w	ip, ip, sl
20009288:	fb03 c10e 	mla	r1, r3, lr, ip
2000928c:	fb03 f20a 	mul.w	r2, r3, sl
20009290:	eb01 4119 	add.w	r1, r1, r9, lsr #16
20009294:	458c      	cmp	ip, r1
20009296:	bf88      	it	hi
20009298:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
2000929c:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
200092a0:	4570      	cmp	r0, lr
200092a2:	d310      	bcc.n	200092c6 <__divdi3+0x336>
200092a4:	fa1f f989 	uxth.w	r9, r9
200092a8:	fa05 f707 	lsl.w	r7, r5, r7
200092ac:	eb09 4001 	add.w	r0, r9, r1, lsl #16
200092b0:	bf14      	ite	ne
200092b2:	2200      	movne	r2, #0
200092b4:	2201      	moveq	r2, #1
200092b6:	4287      	cmp	r7, r0
200092b8:	bf2c      	ite	cs
200092ba:	2700      	movcs	r7, #0
200092bc:	f002 0701 	andcc.w	r7, r2, #1
200092c0:	2f00      	cmp	r7, #0
200092c2:	f43f aec4 	beq.w	2000904e <__divdi3+0xbe>
200092c6:	f108 38ff 	add.w	r8, r8, #4294967295
200092ca:	2700      	movs	r7, #0
200092cc:	e6bf      	b.n	2000904e <__divdi3+0xbe>
200092ce:	4282      	cmp	r2, r0
200092d0:	bf84      	itt	hi
200092d2:	4458      	addhi	r0, fp
200092d4:	f108 38ff 	addhi.w	r8, r8, #4294967295
200092d8:	e7c8      	b.n	2000926c <__divdi3+0x2dc>
200092da:	42a2      	cmp	r2, r4
200092dc:	bf84      	itt	hi
200092de:	f109 39ff 	addhi.w	r9, r9, #4294967295
200092e2:	445c      	addhi	r4, fp
200092e4:	e7a6      	b.n	20009234 <__divdi3+0x2a4>
200092e6:	429a      	cmp	r2, r3
200092e8:	bf84      	itt	hi
200092ea:	f10b 3bff 	addhi.w	fp, fp, #4294967295
200092ee:	191b      	addhi	r3, r3, r4
200092f0:	e748      	b.n	20009184 <__divdi3+0x1f4>
200092f2:	bf00      	nop

200092f4 <__udivdi3>:
200092f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200092f8:	460c      	mov	r4, r1
200092fa:	b083      	sub	sp, #12
200092fc:	4680      	mov	r8, r0
200092fe:	4616      	mov	r6, r2
20009300:	4689      	mov	r9, r1
20009302:	461f      	mov	r7, r3
20009304:	4615      	mov	r5, r2
20009306:	468a      	mov	sl, r1
20009308:	2b00      	cmp	r3, #0
2000930a:	d14b      	bne.n	200093a4 <__udivdi3+0xb0>
2000930c:	428a      	cmp	r2, r1
2000930e:	d95c      	bls.n	200093ca <__udivdi3+0xd6>
20009310:	fab2 f382 	clz	r3, r2
20009314:	b15b      	cbz	r3, 2000932e <__udivdi3+0x3a>
20009316:	f1c3 0020 	rsb	r0, r3, #32
2000931a:	fa01 fa03 	lsl.w	sl, r1, r3
2000931e:	fa28 f200 	lsr.w	r2, r8, r0
20009322:	fa16 f503 	lsls.w	r5, r6, r3
20009326:	fa08 f803 	lsl.w	r8, r8, r3
2000932a:	ea42 0a0a 	orr.w	sl, r2, sl
2000932e:	0c2e      	lsrs	r6, r5, #16
20009330:	4650      	mov	r0, sl
20009332:	4631      	mov	r1, r6
20009334:	b2af      	uxth	r7, r5
20009336:	f7ff fc23 	bl	20008b80 <__aeabi_uidiv>
2000933a:	4631      	mov	r1, r6
2000933c:	ea4f 4418 	mov.w	r4, r8, lsr #16
20009340:	4681      	mov	r9, r0
20009342:	4650      	mov	r0, sl
20009344:	f7ff fd4a 	bl	20008ddc <__aeabi_uidivmod>
20009348:	fb07 f309 	mul.w	r3, r7, r9
2000934c:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
20009350:	4553      	cmp	r3, sl
20009352:	d909      	bls.n	20009368 <__udivdi3+0x74>
20009354:	eb1a 0a05 	adds.w	sl, sl, r5
20009358:	f109 39ff 	add.w	r9, r9, #4294967295
2000935c:	d204      	bcs.n	20009368 <__udivdi3+0x74>
2000935e:	4553      	cmp	r3, sl
20009360:	bf84      	itt	hi
20009362:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009366:	44aa      	addhi	sl, r5
20009368:	ebc3 0a0a 	rsb	sl, r3, sl
2000936c:	4631      	mov	r1, r6
2000936e:	4650      	mov	r0, sl
20009370:	fa1f f888 	uxth.w	r8, r8
20009374:	f7ff fc04 	bl	20008b80 <__aeabi_uidiv>
20009378:	4631      	mov	r1, r6
2000937a:	4604      	mov	r4, r0
2000937c:	4650      	mov	r0, sl
2000937e:	f7ff fd2d 	bl	20008ddc <__aeabi_uidivmod>
20009382:	fb07 f704 	mul.w	r7, r7, r4
20009386:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000938a:	4547      	cmp	r7, r8
2000938c:	d906      	bls.n	2000939c <__udivdi3+0xa8>
2000938e:	3c01      	subs	r4, #1
20009390:	eb18 0805 	adds.w	r8, r8, r5
20009394:	d202      	bcs.n	2000939c <__udivdi3+0xa8>
20009396:	4547      	cmp	r7, r8
20009398:	bf88      	it	hi
2000939a:	3c01      	subhi	r4, #1
2000939c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
200093a0:	2600      	movs	r6, #0
200093a2:	e05c      	b.n	2000945e <__udivdi3+0x16a>
200093a4:	428b      	cmp	r3, r1
200093a6:	d858      	bhi.n	2000945a <__udivdi3+0x166>
200093a8:	fab3 f683 	clz	r6, r3
200093ac:	2e00      	cmp	r6, #0
200093ae:	d15b      	bne.n	20009468 <__udivdi3+0x174>
200093b0:	428b      	cmp	r3, r1
200093b2:	bf2c      	ite	cs
200093b4:	2200      	movcs	r2, #0
200093b6:	2201      	movcc	r2, #1
200093b8:	4285      	cmp	r5, r0
200093ba:	bf8c      	ite	hi
200093bc:	4615      	movhi	r5, r2
200093be:	f042 0501 	orrls.w	r5, r2, #1
200093c2:	2d00      	cmp	r5, #0
200093c4:	d049      	beq.n	2000945a <__udivdi3+0x166>
200093c6:	2401      	movs	r4, #1
200093c8:	e049      	b.n	2000945e <__udivdi3+0x16a>
200093ca:	b922      	cbnz	r2, 200093d6 <__udivdi3+0xe2>
200093cc:	4611      	mov	r1, r2
200093ce:	2001      	movs	r0, #1
200093d0:	f7ff fbd6 	bl	20008b80 <__aeabi_uidiv>
200093d4:	4605      	mov	r5, r0
200093d6:	fab5 f685 	clz	r6, r5
200093da:	2e00      	cmp	r6, #0
200093dc:	f040 80ba 	bne.w	20009554 <__udivdi3+0x260>
200093e0:	1b64      	subs	r4, r4, r5
200093e2:	0c2f      	lsrs	r7, r5, #16
200093e4:	fa1f fa85 	uxth.w	sl, r5
200093e8:	2601      	movs	r6, #1
200093ea:	4639      	mov	r1, r7
200093ec:	4620      	mov	r0, r4
200093ee:	f7ff fbc7 	bl	20008b80 <__aeabi_uidiv>
200093f2:	4639      	mov	r1, r7
200093f4:	ea4f 4b18 	mov.w	fp, r8, lsr #16
200093f8:	4681      	mov	r9, r0
200093fa:	4620      	mov	r0, r4
200093fc:	f7ff fcee 	bl	20008ddc <__aeabi_uidivmod>
20009400:	fb0a f309 	mul.w	r3, sl, r9
20009404:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
20009408:	455b      	cmp	r3, fp
2000940a:	d909      	bls.n	20009420 <__udivdi3+0x12c>
2000940c:	eb1b 0b05 	adds.w	fp, fp, r5
20009410:	f109 39ff 	add.w	r9, r9, #4294967295
20009414:	d204      	bcs.n	20009420 <__udivdi3+0x12c>
20009416:	455b      	cmp	r3, fp
20009418:	bf84      	itt	hi
2000941a:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000941e:	44ab      	addhi	fp, r5
20009420:	ebc3 0b0b 	rsb	fp, r3, fp
20009424:	4639      	mov	r1, r7
20009426:	4658      	mov	r0, fp
20009428:	fa1f f888 	uxth.w	r8, r8
2000942c:	f7ff fba8 	bl	20008b80 <__aeabi_uidiv>
20009430:	4639      	mov	r1, r7
20009432:	4604      	mov	r4, r0
20009434:	4658      	mov	r0, fp
20009436:	f7ff fcd1 	bl	20008ddc <__aeabi_uidivmod>
2000943a:	fb0a fa04 	mul.w	sl, sl, r4
2000943e:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20009442:	45c2      	cmp	sl, r8
20009444:	d906      	bls.n	20009454 <__udivdi3+0x160>
20009446:	3c01      	subs	r4, #1
20009448:	eb18 0805 	adds.w	r8, r8, r5
2000944c:	d202      	bcs.n	20009454 <__udivdi3+0x160>
2000944e:	45c2      	cmp	sl, r8
20009450:	bf88      	it	hi
20009452:	3c01      	subhi	r4, #1
20009454:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20009458:	e001      	b.n	2000945e <__udivdi3+0x16a>
2000945a:	2600      	movs	r6, #0
2000945c:	4634      	mov	r4, r6
2000945e:	4631      	mov	r1, r6
20009460:	4620      	mov	r0, r4
20009462:	b003      	add	sp, #12
20009464:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20009468:	f1c6 0020 	rsb	r0, r6, #32
2000946c:	40b3      	lsls	r3, r6
2000946e:	fa32 f700 	lsrs.w	r7, r2, r0
20009472:	fa21 fb00 	lsr.w	fp, r1, r0
20009476:	431f      	orrs	r7, r3
20009478:	fa14 f206 	lsls.w	r2, r4, r6
2000947c:	fa28 f100 	lsr.w	r1, r8, r0
20009480:	4658      	mov	r0, fp
20009482:	ea4f 4a17 	mov.w	sl, r7, lsr #16
20009486:	4311      	orrs	r1, r2
20009488:	9100      	str	r1, [sp, #0]
2000948a:	4651      	mov	r1, sl
2000948c:	b2bb      	uxth	r3, r7
2000948e:	9301      	str	r3, [sp, #4]
20009490:	f7ff fb76 	bl	20008b80 <__aeabi_uidiv>
20009494:	4651      	mov	r1, sl
20009496:	40b5      	lsls	r5, r6
20009498:	4681      	mov	r9, r0
2000949a:	4658      	mov	r0, fp
2000949c:	f7ff fc9e 	bl	20008ddc <__aeabi_uidivmod>
200094a0:	9c01      	ldr	r4, [sp, #4]
200094a2:	9800      	ldr	r0, [sp, #0]
200094a4:	fb04 f309 	mul.w	r3, r4, r9
200094a8:	ea4f 4c10 	mov.w	ip, r0, lsr #16
200094ac:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
200094b0:	455b      	cmp	r3, fp
200094b2:	d905      	bls.n	200094c0 <__udivdi3+0x1cc>
200094b4:	eb1b 0b07 	adds.w	fp, fp, r7
200094b8:	f109 39ff 	add.w	r9, r9, #4294967295
200094bc:	f0c0 808e 	bcc.w	200095dc <__udivdi3+0x2e8>
200094c0:	ebc3 0b0b 	rsb	fp, r3, fp
200094c4:	4651      	mov	r1, sl
200094c6:	4658      	mov	r0, fp
200094c8:	f7ff fb5a 	bl	20008b80 <__aeabi_uidiv>
200094cc:	4651      	mov	r1, sl
200094ce:	4604      	mov	r4, r0
200094d0:	4658      	mov	r0, fp
200094d2:	f7ff fc83 	bl	20008ddc <__aeabi_uidivmod>
200094d6:	9801      	ldr	r0, [sp, #4]
200094d8:	9a00      	ldr	r2, [sp, #0]
200094da:	fb00 f304 	mul.w	r3, r0, r4
200094de:	fa1f fc82 	uxth.w	ip, r2
200094e2:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
200094e6:	4293      	cmp	r3, r2
200094e8:	d906      	bls.n	200094f8 <__udivdi3+0x204>
200094ea:	3c01      	subs	r4, #1
200094ec:	19d2      	adds	r2, r2, r7
200094ee:	d203      	bcs.n	200094f8 <__udivdi3+0x204>
200094f0:	4293      	cmp	r3, r2
200094f2:	d901      	bls.n	200094f8 <__udivdi3+0x204>
200094f4:	19d2      	adds	r2, r2, r7
200094f6:	3c01      	subs	r4, #1
200094f8:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
200094fc:	b2a8      	uxth	r0, r5
200094fe:	1ad2      	subs	r2, r2, r3
20009500:	0c2d      	lsrs	r5, r5, #16
20009502:	fa1f fc84 	uxth.w	ip, r4
20009506:	0c23      	lsrs	r3, r4, #16
20009508:	fb00 f70c 	mul.w	r7, r0, ip
2000950c:	fb00 fe03 	mul.w	lr, r0, r3
20009510:	fb05 e10c 	mla	r1, r5, ip, lr
20009514:	fb05 f503 	mul.w	r5, r5, r3
20009518:	eb01 4117 	add.w	r1, r1, r7, lsr #16
2000951c:	458e      	cmp	lr, r1
2000951e:	bf88      	it	hi
20009520:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
20009524:	eb05 4511 	add.w	r5, r5, r1, lsr #16
20009528:	42aa      	cmp	r2, r5
2000952a:	d310      	bcc.n	2000954e <__udivdi3+0x25a>
2000952c:	b2bf      	uxth	r7, r7
2000952e:	fa08 f606 	lsl.w	r6, r8, r6
20009532:	eb07 4201 	add.w	r2, r7, r1, lsl #16
20009536:	bf14      	ite	ne
20009538:	f04f 0e00 	movne.w	lr, #0
2000953c:	f04f 0e01 	moveq.w	lr, #1
20009540:	4296      	cmp	r6, r2
20009542:	bf2c      	ite	cs
20009544:	2600      	movcs	r6, #0
20009546:	f00e 0601 	andcc.w	r6, lr, #1
2000954a:	2e00      	cmp	r6, #0
2000954c:	d087      	beq.n	2000945e <__udivdi3+0x16a>
2000954e:	3c01      	subs	r4, #1
20009550:	2600      	movs	r6, #0
20009552:	e784      	b.n	2000945e <__udivdi3+0x16a>
20009554:	40b5      	lsls	r5, r6
20009556:	f1c6 0120 	rsb	r1, r6, #32
2000955a:	fa24 f901 	lsr.w	r9, r4, r1
2000955e:	fa28 f201 	lsr.w	r2, r8, r1
20009562:	0c2f      	lsrs	r7, r5, #16
20009564:	40b4      	lsls	r4, r6
20009566:	4639      	mov	r1, r7
20009568:	4648      	mov	r0, r9
2000956a:	4322      	orrs	r2, r4
2000956c:	9200      	str	r2, [sp, #0]
2000956e:	f7ff fb07 	bl	20008b80 <__aeabi_uidiv>
20009572:	4639      	mov	r1, r7
20009574:	fa1f fa85 	uxth.w	sl, r5
20009578:	4683      	mov	fp, r0
2000957a:	4648      	mov	r0, r9
2000957c:	f7ff fc2e 	bl	20008ddc <__aeabi_uidivmod>
20009580:	9b00      	ldr	r3, [sp, #0]
20009582:	0c1a      	lsrs	r2, r3, #16
20009584:	fb0a f30b 	mul.w	r3, sl, fp
20009588:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
2000958c:	42a3      	cmp	r3, r4
2000958e:	d903      	bls.n	20009598 <__udivdi3+0x2a4>
20009590:	1964      	adds	r4, r4, r5
20009592:	f10b 3bff 	add.w	fp, fp, #4294967295
20009596:	d327      	bcc.n	200095e8 <__udivdi3+0x2f4>
20009598:	1ae4      	subs	r4, r4, r3
2000959a:	4639      	mov	r1, r7
2000959c:	4620      	mov	r0, r4
2000959e:	f7ff faef 	bl	20008b80 <__aeabi_uidiv>
200095a2:	4639      	mov	r1, r7
200095a4:	4681      	mov	r9, r0
200095a6:	4620      	mov	r0, r4
200095a8:	f7ff fc18 	bl	20008ddc <__aeabi_uidivmod>
200095ac:	9800      	ldr	r0, [sp, #0]
200095ae:	fb0a f309 	mul.w	r3, sl, r9
200095b2:	fa1f fc80 	uxth.w	ip, r0
200095b6:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
200095ba:	42a3      	cmp	r3, r4
200095bc:	d908      	bls.n	200095d0 <__udivdi3+0x2dc>
200095be:	1964      	adds	r4, r4, r5
200095c0:	f109 39ff 	add.w	r9, r9, #4294967295
200095c4:	d204      	bcs.n	200095d0 <__udivdi3+0x2dc>
200095c6:	42a3      	cmp	r3, r4
200095c8:	bf84      	itt	hi
200095ca:	f109 39ff 	addhi.w	r9, r9, #4294967295
200095ce:	1964      	addhi	r4, r4, r5
200095d0:	fa08 f806 	lsl.w	r8, r8, r6
200095d4:	1ae4      	subs	r4, r4, r3
200095d6:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
200095da:	e706      	b.n	200093ea <__udivdi3+0xf6>
200095dc:	455b      	cmp	r3, fp
200095de:	bf84      	itt	hi
200095e0:	f109 39ff 	addhi.w	r9, r9, #4294967295
200095e4:	44bb      	addhi	fp, r7
200095e6:	e76b      	b.n	200094c0 <__udivdi3+0x1cc>
200095e8:	42a3      	cmp	r3, r4
200095ea:	bf84      	itt	hi
200095ec:	f10b 3bff 	addhi.w	fp, fp, #4294967295
200095f0:	1964      	addhi	r4, r4, r5
200095f2:	e7d1      	b.n	20009598 <__udivdi3+0x2a4>

200095f4 <PERIOD>:
200095f4:	1a80 0006                                   ....

200095f8 <MAX_PWM>:
200095f8:	1a80 0006 0000 0000                         ........

20009600 <Kp>:
20009600:	999a 9999 9999 3fb9                         .......?

20009608 <Ki>:
20009608:	432d eb1c 36e2 3f1a                         -C...6.?

20009610 <Kd>:
20009610:	0000 0000 0000 4012                         .......@

20009618 <C.18.4338>:
20009618:	ffff ffff ffff ffff 0d0a 0d0a 0000 0000     ................
20009628:	6469 203a 7525 0d0a 0000 0000 3a78 2520     id: %u......x: %
20009638:	0a75 000d 3a79 2520 0a75 000d 6977 7464     u...y: %u...widt
20009648:	3a68 2520 0a75 000d 6568 6769 7468 203a     h: %u...height: 
20009658:	7525 0d0a 0000 0000 3269 2063 7274 6e61     %u......i2c tran
20009668:	6d73 7369 6973 6e6f 6920 7373 6575 2073     smission issues 
20009678:	7825 0d0a 0000 0000 626f 5f6a 6e69 6564     %x......obj_inde
20009688:	3a78 2520 0a78 000d 6548 7061 6120 646e     x: %x...Heap and
20009698:	7320 6174 6b63 6320 6c6f 696c 6973 6e6f      stack collision
200096a8:	000a 0000                                   ....

200096ac <C.16.2565>:
200096ac:	0001 0000 0002 0000 0004 0000 0001 0000     ................

200096bc <_global_impure_ptr>:
200096bc:	9964 2000 0043 0000                         d.. C...

200096c4 <blanks.3577>:
200096c4:	2020 2020 2020 2020 2020 2020 2020 2020                     

200096d4 <zeroes.3578>:
200096d4:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
200096e4:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
200096f4:	0000 0000 4e49 0046 6e69 0066 414e 004e     ....INF.inf.NAN.
20009704:	616e 006e 3130 3332 3534 3736 3938 6261     nan.0123456789ab
20009714:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
20009724:	0030 0000 6e49 6966 696e 7974 0000 0000     0...Infinity....
20009734:	614e 004e                                   NaN.

20009738 <__sf_fake_stdin>:
	...

20009758 <__sf_fake_stdout>:
	...

20009778 <__sf_fake_stderr>:
	...

20009798 <charset>:
20009798:	97d0 2000                                   ... 

2000979c <lconv>:
2000979c:	97cc 2000 96f4 2000 96f4 2000 96f4 2000     ... ... ... ... 
200097ac:	96f4 2000 96f4 2000 96f4 2000 96f4 2000     ... ... ... ... 
200097bc:	96f4 2000 96f4 2000 ffff ffff ffff ffff     ... ... ........
200097cc:	002e 0000 5349 2d4f 3838 3935 312d 0000     ....ISO-8859-1..
200097dc:	0000 0000                                   ....

200097e0 <__mprec_tens>:
200097e0:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
200097f0:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
20009800:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
20009810:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
20009820:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
20009830:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
20009840:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
20009850:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
20009860:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
20009870:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
20009880:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
20009890:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
200098a0:	9db4 79d9 7843 44ea                         ...yCx.D

200098a8 <p05.2463>:
200098a8:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

200098b8 <__mprec_bigtens>:
200098b8:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
200098c8:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
200098d8:	bf3c 7f73 4fdd 7515                         <.s..O.u

200098e0 <__mprec_tinytens>:
200098e0:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
200098f0:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
20009900:	6f43 64ac 0628 0ac8                         Co.d(...

20009908 <_init>:
20009908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000990a:	bf00      	nop
2000990c:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000990e:	bc08      	pop	{r3}
20009910:	469e      	mov	lr, r3
20009912:	4770      	bx	lr

20009914 <_fini>:
20009914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009916:	bf00      	nop
20009918:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000991a:	bc08      	pop	{r3}
2000991c:	469e      	mov	lr, r3
2000991e:	4770      	bx	lr

20009920 <__frame_dummy_init_array_entry>:
20009920:	0485 2000                                   ... 

20009924 <__do_global_dtors_aux_fini_array_entry>:
20009924:	0471 2000                                   q.. 
