/*
 * Link: https://sites.google.com/site/verilog710/xiang-guan-gong-ju/icarus-verilog
 */
iverilog -o sample_test.vvp sample_test.v  # Generate sample.vvp
vvp sample_test.vvp                        # Execute.


Under "src/verilog" directory.

/*
 * gate (Not, And, Or, Xor, Or8Way)
 */
iverilog -o gate_test.vvp gate_test.v  # Generate gate_test.vvp
vvp gate_test.vvp                      # Execute.
iverilog gate_test.v                   # Generate gate_test.vcd
gtkwave gate_test.vcd                  # See graphical wave output.

/*
 * gate16
 */
iverilog -o gate16_test.vvp gate16_test.v
vvp gate16_test.vvp
iverilog gate16_test.v
gtkwave gate16_test.vcd

/*
 * Multiplexor
 * Reference : https://github.com/ccckmit/nand2tetris_verilog/blob/master/mux_test.v
 */
iverilog -o mux_test.vvp mux_test.v
vvp mux_test.vvp
iverilog mux_test.v
gtkwave mux_test.vcd

/*
 * Demultiplexor.
 */
iverilog -o dmux_test.vvp dmux_test.v
vvp dmux_test.vvp
iverilog dmux_test.v
gtkwave dmux_test.vcd

/*
 * Half adder.
 * Reference : https://en.wikipedia.org/wiki/Adder_(electronics)
 */
iverilog -o HalfAdder_test.vvp HalfAdder_test.v HalfAdder.v Not.v
vvp HalfAdder_test.vvp
iverilog HalfAdder_test.v HalfAdder.v Not.v
gtkwave HalfAdder_test.vcd


/*
 * Full adder.
 * Reference : https://en.wikipedia.org/wiki/Adder_(electronics)
 */
iverilog -o FullAdder_test.vvp FullAdder_test.v FullAdder.v Xor.v Not.v
vvp FullAdder_test.vvp
iverilog FullAdder_test.v FullAdder.v Xor.v Not.v
gtkwave FullAdder_test.vcd

/*
 * 16-bit adder.
 */
iverilog -o Add16_test.vvp Add16_test.v Add16.v FullAdder.v Xor.v Not.v
vvp Add16_test.vvp
iverilog Add16_test.v Add16.v FullAdder.v Xor.v Not.v
gtkwave Add16_test.vcd

/*
 * Full adder for carry-lookahead adder.
 * Reference : https://en.wikipedia.org/wiki/Adder_(electronics)
 */
iverilog -o CLFullAdder_test.vvp CLFullAdder_test.v CLFullAdder.v Xor.v Or.v And.v Not.v
vvp CLFullAdder_test.vvp
iverilog CLFullAdder_test.v CLFullAdder.v Xor.v Or.v And.v Not.v
gtkwave CLFullAdder_test.vcd

/*
 * 16-bit carry-lookahead adder.
 * Reference : https://en.wikipedia.org/wiki/Adder_(electronics)
 */
iverilog -o LCUAdder16_test.vvp LCUAdder16_test.v LCUAdder16.v CLFullAdder.v Xor.v Or16.v Or.v And16.v And.v Not.v
vvp LCUAdder16_test.vvp
iverilog LCUAdder16_test.v LCUAdder16.v CLFullAdder.v Xor.v Or16.v Or.v And16.v And.v Not.v
verilog LCUAdder16.v CLFullAdder.v Xor.v Or16.v Or.v And16.v And.v Not.v
gtkwave LCUAdder16_test.vcd

/*
 * 64-bit carry-lookahead adder.
 */
iverilog -o LCUAdder64_test.vvp LCUAdder64_test.v LCUAdder64.v LCUAdder16.v CLFullAdder.v Xor.v Or16.v Or.v And16.v And.v Not.v
vvp LCUAdder64_test.vvp
iverilog LCUAdder64_test.v LCUAdder64.v LCUAdder16.v CLFullAdder.v Xor.v Or16.v Or.v And16.v And.v Not.v
gtkwave LCUAdder64_test.vcd
