-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Wed Nov 19 15:20:59 2025
-- Host        : PT-PC-E0213W running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode synth_stub
--               c:/Users/on220149/VGA_source_bd/VGA_source_bd.srcs/sources_1/bd/VGA_source_bd/ip/VGA_source_bd_Bit_extraction1_0_2/VGA_source_bd_Bit_extraction1_0_2_stub.vhdl
-- Design      : VGA_source_bd_Bit_extraction1_0_2
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity VGA_source_bd_Bit_extraction1_0_2 is
  Port ( 
    DIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Sel_ActVideo : in STD_LOGIC
  );

end VGA_source_bd_Bit_extraction1_0_2;

architecture stub of VGA_source_bd_Bit_extraction1_0_2 is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
attribute black_box_pad_pin of stub : architecture is "DIN[7:0],DOUT[3:0],Sel_ActVideo";
attribute x_core_info : string;
attribute x_core_info of stub : architecture is "Bit_extraction1,Vivado 2019.2";
begin
end;
