cd iiitb_tlc

iverilog iiitb_tlc.v iiitb_tlc_tb.v
![image](https://github.com/chethanrao255/chethan/assets/160584527/bafc3e2a-27be-4132-84b9-b7edc67822ff)

![image](https://github.com/chethanrao255/chethan/assets/160584527/9cdb87fb-f9b3-4a60-9e03-1789f73a59f6)

Synthesis of Verilog code To generate netlist
![image](https://github.com/chethanrao255/chethan/assets/160584527/4788947b-2a9d-494e-8563-ad115f2829b8)
![image](https://github.com/chethanrao255/chethan/assets/160584527/7ba1ebae-b0eb-45f4-925c-f8e75423cd79)
![image](https://github.com/chethanrao255/chethan/assets/160584527/95715fac-5139-4ac1-a904-3e57a55c2854)
![image](https://github.com/chethanrao255/chethan/assets/160584527/0af3a61a-36d1-4fd8-be8d-08790909e585)
![image](https://github.com/chethanrao255/chethan/assets/160584527/c1c1474d-1951-44c2-ad14-8f8f5d49d9a7)
![image](https://github.com/chethanrao255/chethan/assets/160584527/68ad432b-e914-4a55-baf3-bd6aecb74643)
![image](https://github.com/chethanrao255/chethan/assets/160584527/58cc83ae-dabf-4696-95c5-2c889135f4ae)
![image](https://github.com/chethanrao255/chethan/assets/160584527/fb13b2ad-5378-451c-ad14-08dbcd201d32)
![image](https://github.com/chethanrao255/chethan/assets/160584527/26fcaba2-afe3-46bc-ac02-8179e29faf1a)


