{
  "reset_values": {
    "SCTLR": "0b01000000000001010000000001111001",
    "MIDR": "0b01000001000011111010011101100000",
    "ACTLR": "0b00000000000000000000000000000111",
    "VBAR": "0b00000000000000000000000000000000"
  },
  "number_of_mpu_regions": 12,
  "have_security_ext": true,
  "have_virt_ext": false,
  "arch_version": 6,
  "jazelle_accepts_execution": false,
  "memory_system_architecture": "PMSA",
  "have_lpae": false,
  "have_mp_ext": false,
  "have_adv_simd_or_vfp": false,
  "have_thumbee": false,
  "have_jazelle": false,
  "implementation_supports_transient": false,
  "processor_id": 0,
  "is_armv7r_profile": false,
  "has_imp_def_reset_vector": false,
  "memory_list": [
    {
      "mem_type": "RAM",
      "beginning": 0,
      "end": 0
    }
  ],
  "write_hsr_hsr_value_24": false,
  "write_hsr_23_22_cond": true,
  "dfsr_string_12": 1,
  "data_abort_hsr_9": 0,
  "data_abort_pmsa_change_dfar": true,
  "translation_walk_sd_l1descaddr_attrs_10": true,
  "translation_walk_sd_l1descaddr_hints_01": true,
  "coproc_accepted_pl0_undefined": true,
  "impdef_reset_vector": 0,
  "impdef_irq_vector": 24,
  "impdef_fiq_vector": 28
}
