Synthesizing design: overall_cdl.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ecegrid/a/mg44/.synopsys_dv_prefs.tcl
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK {usb_rx.sv usb_tx.sv fifousb.sv usb_ahb_lite_slave.sv tx_controller.sv counter.sv tx_encoder.sv txflex_counter.sv flex_pts_sr.sv txtwentyfive_counter.sv decode.sv edge_detect.sv eop_detect.sv flex_counter.sv flex_stp_sr.sv rcu.sv sr_8bit.sv sync_high.sv sync_low.sv timer.sv twentyfive_counter.sv  overall_cdl.sv}
Running PRESTO HDLC
Compiling source file ./source/usb_rx.sv
Compiling source file ./source/usb_tx.sv
Warning:  ./source/usb_tx.sv:20: the undeclared symbol 'eop_en' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./source/fifousb.sv
Compiling source file ./source/usb_ahb_lite_slave.sv
Compiling source file ./source/tx_controller.sv
Compiling source file ./source/counter.sv
Compiling source file ./source/tx_encoder.sv
Compiling source file ./source/txflex_counter.sv
Compiling source file ./source/flex_pts_sr.sv
Compiling source file ./source/txtwentyfive_counter.sv
Compiling source file ./source/decode.sv
Compiling source file ./source/edge_detect.sv
Compiling source file ./source/eop_detect.sv
Compiling source file ./source/flex_counter.sv
Compiling source file ./source/flex_stp_sr.sv
Compiling source file ./source/rcu.sv
Compiling source file ./source/sr_8bit.sv
Compiling source file ./source/sync_high.sv
Compiling source file ./source/sync_low.sv
Compiling source file ./source/timer.sv
Compiling source file ./source/twentyfive_counter.sv
Compiling source file ./source/overall_cdl.sv
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate overall_cdl -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'overall_cdl'.
Information: Building the design 'usb_rx'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'usb_tx'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fifousb'. (HDL-193)
Warning:  ./source/fifousb.sv:59: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine fifousb line 19 in file
		'./source/fifousb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  write_pointer_reg  | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  read_pointer_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|    fifo_reg_reg     | Flip-flop |  512  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|    fifousb/36    |   64   |    8    |      6       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'usb_ahb_lite_slave'. (HDL-193)

Statistics for case statements in always block at line 49 in file
	'./source/usb_ahb_lite_slave.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            50            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 75 in file
	'./source/usb_ahb_lite_slave.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            89            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine usb_ahb_lite_slave line 75 in file
		'./source/usb_ahb_lite_slave.sv'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
|         clear_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      status_reg_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|       error_reg_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|  tx_packet_ctrl_reg_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| flush_buffer_ctrl_reg_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      data_buffer_reg      | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
|     store_rx_data_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      get_rx_data_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       tx_packet_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
=====================================================================================
Statistics for MUX_OPs
================================================================
|   block name/line     | Inputs | Outputs | # sel inputs | MB |
================================================================
| usb_ahb_lite_slave/51 |   4    |   32    |      2       | N  |
================================================================
Presto compilation completed successfully.
Information: Building the design 'sync_high'. (HDL-193)

Inferred memory devices in process
	in routine sync_high line 17 in file
		'./source/sync_high.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_out_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      Q1_D2_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sync_low'. (HDL-193)

Inferred memory devices in process
	in routine sync_low line 17 in file
		'./source/sync_low.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_out_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      Q1_D2_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'edge_detect'. (HDL-193)

Inferred memory devices in process
	in routine edge_detect line 17 in file
		'./source/edge_detect.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   new_sample_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   old_sample_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decode'. (HDL-193)

Inferred memory devices in process
	in routine decode line 17 in file
		'./source/decode.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   old_sample_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'eop_detect'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'timer'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sr_8bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'rcu'. (HDL-193)

Statistics for case statements in always block at line 35 in file
	'./source/rcu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            41            |     no/auto      |
|            67            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine rcu line 24 in file
		'./source/rcu.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    prev_byte_reg    | Flip-flop |   8   |  Y  | N  | N  | Y  | N  | N  | N  |
|      state_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'tx_controller'. (HDL-193)
Warning:  ./source/tx_controller.sv:95: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 32 in file
	'./source/tx_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            42            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine tx_controller line 21 in file
		'./source/tx_controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      data_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'counter'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'flex_pts_sr' instantiated from design 'usb_tx' with
	the parameters "NUM_BITS=8,SHIFT_MSB=1". (HDL-193)

Inferred memory devices in process
	in routine flex_pts_sr_NUM_BITS8_SHIFT_MSB1 line 37 in file
		'./source/flex_pts_sr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  parallel_out_reg   | Flip-flop |   8   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'tx_encoder'. (HDL-193)

Inferred memory devices in process
	in routine tx_encoder line 8 in file
		'./source/tx_encoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     dminus_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      dplus_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twentyfive_counter'. (HDL-193)

Inferred memory devices in process
	in routine twentyfive_counter line 51 in file
		'./source/twentyfive_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   prev_enable_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_counter'. (HDL-193)

Inferred memory devices in process
	in routine flex_counter line 46 in file
		'./source/flex_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_stp_sr' instantiated from design 'sr_8bit' with
	the parameters "NUM_BITS=8,SHIFT_MSB=0". (HDL-193)

Inferred memory devices in process
	in routine flex_stp_sr_NUM_BITS8_SHIFT_MSB0 line 33 in file
		'./source/flex_stp_sr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  parallel_out_reg   | Flip-flop |   8   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'txtwentyfive_counter' instantiated from design 'counter' with
	the parameters "NUM_CNT_BITS=5". (HDL-193)

Inferred memory devices in process
	in routine txtwentyfive_counter_NUM_CNT_BITS5 line 39 in file
		'./source/txtwentyfive_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'txflex_counter' instantiated from design 'counter' with
	the parameters "BIT_WIDTH=4". (HDL-193)

Inferred memory devices in process
	in routine txflex_counter_BIT_WIDTH4 line 43 in file
		'./source/txflex_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
uniquify
Information: Uniquified 2 instances of design 'txflex_counter_BIT_WIDTH4'. (OPT-1056)
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
# Step 3: Compile the design
compile -map_effort medium
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
============================================================================


Information: There are 83 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'usb_ahb_lite_slave'
Information: The register 'status_reg_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'error_reg_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'error_reg_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'error_reg_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'error_reg_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'error_reg_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'error_reg_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'error_reg_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'error_reg_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'error_reg_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'error_reg_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'error_reg_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'error_reg_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'error_reg_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'error_reg_reg[1]' is a constant and will be removed. (OPT-1206)
  Processing 'fifousb'
Information: The register 'fifo_reg_reg[63][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'fifo_reg_reg[63][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'fifo_reg_reg[63][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'fifo_reg_reg[63][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'fifo_reg_reg[63][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'fifo_reg_reg[63][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fifo_reg_reg[63][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'fifo_reg_reg[63][0]' is a constant and will be removed. (OPT-1206)
  Processing 'tx_encoder'
  Processing 'flex_pts_sr_NUM_BITS8_SHIFT_MSB1'
  Processing 'txflex_counter_BIT_WIDTH4_0'
  Processing 'txtwentyfive_counter_NUM_CNT_BITS5'
  Processing 'counter'
  Processing 'tx_controller'
  Processing 'usb_tx'
  Processing 'rcu'
  Processing 'flex_stp_sr_NUM_BITS8_SHIFT_MSB0'
  Processing 'sr_8bit'
  Processing 'flex_counter'
Information: Added key list 'DesignWare' to design 'flex_counter'. (DDB-72)
  Processing 'twentyfive_counter'
  Processing 'timer'
  Processing 'eop_detect'
  Processing 'decode'
  Processing 'edge_detect'
  Processing 'sync_low'
  Processing 'sync_high'
  Processing 'usb_rx'
  Processing 'overall_cdl'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'overall_cdl' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'fifousb_DW01_inc_0'
  Processing 'fifousb_DW01_inc_1'
  Processing 'fifousb_DW01_sub_0'
  Processing 'fifousb_DW01_cmp6_0'
  Processing 'txflex_counter_BIT_WIDTH4_0_DW01_cmp6_0'
  Processing 'txflex_counter_BIT_WIDTH4_0_DW01_inc_0'
  Processing 'txflex_counter_BIT_WIDTH4_1_DW01_cmp6_0'
  Processing 'txflex_counter_BIT_WIDTH4_1_DW01_inc_0'
  Processing 'txtwentyfive_counter_NUM_CNT_BITS5_DW01_inc_0'
  Processing 'txtwentyfive_counter_NUM_CNT_BITS5_DW01_cmp6_0'
  Processing 'flex_counter_DW01_dec_0'
  Processing 'twentyfive_counter_DW01_inc_0'
  Processing 'twentyfive_counter_DW01_cmp6_0'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03 1883214.0      0.00       0.0      30.4                          
    0:00:03 1883214.0      0.00       0.0      30.4                          

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'txflex_counter_BIT_WIDTH4_0'
  Mapping 'txflex_counter_BIT_WIDTH4_0'
  Structuring 'txflex_counter_BIT_WIDTH4_1'
  Mapping 'txflex_counter_BIT_WIDTH4_1'
  Structuring 'txtwentyfive_counter_NUM_CNT_BITS5'
  Mapping 'txtwentyfive_counter_NUM_CNT_BITS5'
  Structuring 'flex_stp_sr_NUM_BITS8_SHIFT_MSB0'
  Mapping 'flex_stp_sr_NUM_BITS8_SHIFT_MSB0'
  Structuring 'flex_counter'
  Mapping 'flex_counter'
  Structuring 'twentyfive_counter'
  Mapping 'twentyfive_counter'
  Structuring 'tx_encoder'
  Mapping 'tx_encoder'
  Structuring 'flex_pts_sr_NUM_BITS8_SHIFT_MSB1'
  Mapping 'flex_pts_sr_NUM_BITS8_SHIFT_MSB1'
  Structuring 'counter'
  Mapping 'counter'
  Structuring 'tx_controller'
  Mapping 'tx_controller'
  Structuring 'rcu'
  Mapping 'rcu'
  Structuring 'timer'
  Mapping 'timer'
  Structuring 'eop_detect'
  Mapping 'eop_detect'
  Structuring 'decode'
  Mapping 'decode'
  Structuring 'edge_detect'
  Mapping 'edge_detect'
  Structuring 'usb_ahb_lite_slave'
  Mapping 'usb_ahb_lite_slave'
  Structuring 'fifousb'
  Mapping 'fifousb'
  Structuring 'usb_tx'
  Mapping 'usb_tx'
  Structuring 'overall_cdl'
  Mapping 'overall_cdl'
    0:00:05 1969605.0      0.00       0.0      29.3                          
    0:00:05 1969605.0      0.00       0.0      29.3                          
    0:00:05 1969605.0      0.00       0.0      29.3                          
    0:00:05 1969605.0      0.00       0.0      29.3                          
    0:00:05 1969605.0      0.00       0.0      29.3                          
    0:00:05 1969605.0      0.00       0.0      29.3                          
    0:00:05 1969605.0      0.00       0.0      29.3                          
    0:00:05 1969605.0      0.00       0.0      29.3                          
    0:00:05 1969605.0      0.00       0.0      29.3                          
    0:00:05 1970757.0      0.00       0.0      17.5                          
    0:00:05 1970973.0      0.00       0.0      16.6                          
    0:00:05 1971189.0      0.00       0.0      15.7                          
    0:00:05 1971405.0      0.00       0.0      14.9                          
    0:00:05 1971405.0      0.00       0.0      14.9                          
    0:00:05 1971405.0      0.00       0.0      14.9                          
    0:00:05 1971405.0      0.00       0.0      14.9                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05 1971405.0      0.00       0.0      14.9                          
    0:00:05 1971405.0      0.00       0.0      14.9                          
    0:00:05 1971405.0      0.00       0.0      14.9                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05 1971405.0      0.00       0.0      14.9                          
    0:00:05 1976373.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05 1976373.0      0.00       0.0       0.0                          
    0:00:05 1976373.0      0.00       0.0       0.0                          
    0:00:06 1974141.0      0.00       0.0       0.0                          
    0:00:06 1973637.0      0.00       0.0       0.0                          
    0:00:06 1973205.0      0.00       0.0       0.0                          
    0:00:06 1972773.0      0.00       0.0       0.0                          
    0:00:06 1972341.0      0.00       0.0       0.0                          
    0:00:06 1972341.0      0.00       0.0       0.0                          
    0:00:06 1972341.0      0.00       0.0       0.0                          
    0:00:06 1972341.0      0.00       0.0       0.0                          
    0:00:06 1972341.0      0.00       0.0       0.0                          
    0:00:06 1972341.0      0.00       0.0       0.0                          
    0:00:06 1972341.0      0.00       0.0       0.0                          
    0:00:06 1972341.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/overall_cdl.rep
report_area >> reports/overall_cdl.rep
report_power -hier >> reports/overall_cdl.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/overall_cdl.v"
Writing verilog file '/home/ecegrid/a/mg44/ece337/CDL/ECE337_CDL-main/mapped/overall_cdl.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Fri Apr 28 17:59:45 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     29
    Unconnected ports (LINT-28)                                    23
    Constant outputs (LINT-52)                                      6

Cells                                                              33
    Connected to power or ground (LINT-32)                         25
    Nets connected to multiple pins on same cell (LINT-33)          8
--------------------------------------------------------------------------------

Warning: In design 'usb_ahb_lite_slave', port 'rx_data[7]' is not connected to any nets. (LINT-28)
Warning: In design 'usb_ahb_lite_slave', port 'rx_data[6]' is not connected to any nets. (LINT-28)
Warning: In design 'usb_ahb_lite_slave', port 'rx_data[5]' is not connected to any nets. (LINT-28)
Warning: In design 'usb_ahb_lite_slave', port 'rx_data[4]' is not connected to any nets. (LINT-28)
Warning: In design 'usb_ahb_lite_slave', port 'rx_data[3]' is not connected to any nets. (LINT-28)
Warning: In design 'usb_ahb_lite_slave', port 'rx_data[2]' is not connected to any nets. (LINT-28)
Warning: In design 'usb_ahb_lite_slave', port 'rx_data[1]' is not connected to any nets. (LINT-28)
Warning: In design 'usb_ahb_lite_slave', port 'rx_data[0]' is not connected to any nets. (LINT-28)
Warning: In design 'usb_ahb_lite_slave', port 'tx_transfer_active' is not connected to any nets. (LINT-28)
Warning: In design 'usb_ahb_lite_slave', port 'hsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'usb_ahb_lite_slave', port 'hsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'usb_ahb_lite_slave', port 'htrans[0]' is not connected to any nets. (LINT-28)
Warning: In design 'decode', port 'eop' is not connected to any nets. (LINT-28)
Warning: In design 'rcu', port 'buffer_occ[5]' is not connected to any nets. (LINT-28)
Warning: In design 'rcu', port 'buffer_occ[4]' is not connected to any nets. (LINT-28)
Warning: In design 'rcu', port 'buffer_occ[3]' is not connected to any nets. (LINT-28)
Warning: In design 'rcu', port 'buffer_occ[2]' is not connected to any nets. (LINT-28)
Warning: In design 'rcu', port 'buffer_occ[1]' is not connected to any nets. (LINT-28)
Warning: In design 'rcu', port 'buffer_occ[0]' is not connected to any nets. (LINT-28)
Warning: In design 'fifousb_DW01_sub_0', port 'A[6]' is not connected to any nets. (LINT-28)
Warning: In design 'fifousb_DW01_sub_0', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'fifousb_DW01_sub_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'fifousb_DW01_sub_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'fifousb', a pin on submodule 'sub_37' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[6]' is connected to logic 0. 
Warning: In design 'fifousb', a pin on submodule 'sub_37' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 0. 
Warning: In design 'fifousb', a pin on submodule 'sub_37' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'timer', a pin on submodule 'CNT25CLK' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[4]' is connected to logic 1. 
Warning: In design 'timer', a pin on submodule 'CNT25CLK' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'timer', a pin on submodule 'CNT25CLK' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'timer', a pin on submodule 'CNT25CLK' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'timer', a pin on submodule 'CNT25CLK' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 1. 
Warning: In design 'timer', a pin on submodule 'CNT8BITS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'timer', a pin on submodule 'CNT8BITS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'timer', a pin on submodule 'CNT8BITS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'timer', a pin on submodule 'CNT8BITS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'counter', a pin on submodule 'clk_count' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[4]' is connected to logic 1. 
Warning: In design 'counter', a pin on submodule 'clk_count' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'counter', a pin on submodule 'clk_count' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'counter', a pin on submodule 'clk_count' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'counter', a pin on submodule 'clk_count' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 1. 
Warning: In design 'counter', a pin on submodule 'bit_count' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'counter', a pin on submodule 'bit_count' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'counter', a pin on submodule 'bit_count' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'counter', a pin on submodule 'bit_count' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'counter', a pin on submodule 'eop_count' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 0. 
Warning: In design 'counter', a pin on submodule 'eop_count' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'counter', a pin on submodule 'eop_count' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'counter', a pin on submodule 'eop_count' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 1. 
Warning: In design 'fifousb', the same net is connected to more than one pin on submodule 'sub_37'. (LINT-33)
   Net 'n1' is connected to pins 'A[6]', 'B[6]'', 'CI'.
Warning: In design 'timer', the same net is connected to more than one pin on submodule 'CNT25CLK'. (LINT-33)
   Net '*Logic1*' is connected to pins 'rollover_val[4]', 'rollover_val[3]'', 'rollover_val[0]'.
Warning: In design 'timer', the same net is connected to more than one pin on submodule 'CNT25CLK'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[2]', 'rollover_val[1]''.
Warning: In design 'timer', the same net is connected to more than one pin on submodule 'CNT8BITS'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[2]', 'rollover_val[1]'', 'rollover_val[0]'.
Warning: In design 'counter', the same net is connected to more than one pin on submodule 'clk_count'. (LINT-33)
   Net '*Logic1*' is connected to pins 'rollover_val[4]', 'rollover_val[3]'', 'rollover_val[0]'.
Warning: In design 'counter', the same net is connected to more than one pin on submodule 'clk_count'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[2]', 'rollover_val[1]''.
Warning: In design 'counter', the same net is connected to more than one pin on submodule 'bit_count'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[2]', 'rollover_val[1]'', 'rollover_val[0]'.
Warning: In design 'counter', the same net is connected to more than one pin on submodule 'eop_count'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[3]', 'rollover_val[2]'', 'rollover_val[1]'.
Warning: In design 'overall_cdl', output port 'hresp' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'overall_cdl', output port 'hready' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'overall_cdl', output port 'd_mode' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'usb_ahb_lite_slave', output port 'hresp' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'usb_ahb_lite_slave', output port 'hready' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'usb_ahb_lite_slave', output port 'd_mode' is connected directly to 'logic 0'. (LINT-52)
quit

Thank you...
Done
