<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet type="text/xsl" href="http://lsst-sal.tuc.noao.edu/schema/SALEventSet.xsl"?>
<SALEventSet xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="http://lsst-sal.tuc.noao.edu/schema/SALEventSet.xsd">
  <Enumeration>
     TimeSynchronization_NotStarted=0,
     TimeSynchronization_ResponderWaiting=1,
     TimeSynchronization_ResponderSynced=2,
     TimeSynchronization_ControllerReady=3,
     TimeSynchronization_ControllerRunning=4,
     TimeSynchronization_SynchronizationFailed=5
  </Enumeration>
  <SALEvent>
    <Subsystem>MTVMS</Subsystem>
    <EFDB_Topic>MTVMS_logevent_fpgaState</EFDB_Topic>
    <Description>Current FPGA configuration and state.</Description>
    <item>
      <EFDB_Name>period</EFDB_Name>
      <Description>Configured acquisition period.</Description>
      <IDL_Type>int</IDL_Type>
      <Units>ms</Units>
      <Count>1</Count>
    </item>
    <item>
      <EFDB_Name>outputType</EFDB_Name>
      <Description>Configured output type (min/max/average/statistics).</Description>
      <IDL_Type>int</IDL_Type>
      <Units>unitless</Units>
      <Count>1</Count>
    </item>
    <item>
      <EFDB_Name>ready</EFDB_Name>
      <Description>True if VMS device FPGA is ready to start acqusition.</Description>
      <IDL_Type>boolean</IDL_Type>
      <Units>unitless</Units>
      <Count>1</Count>
    </item>
    <item>
      <EFDB_Name>timeouted</EFDB_Name>
      <Description>True if VMS FPGA loop timeouted during execution.</Description>
      <IDL_Type>boolean</IDL_Type>
      <Units>unitless</Units>
      <Count>1</Count>
    </item>
    <item>
      <EFDB_Name>stopped</EFDB_Name>
      <Description>True if VMS FPGA was stopped.</Description>
      <IDL_Type>boolean</IDL_Type>
      <Units>unitless</Units>
      <Count>1</Count>
    </item>
    <item>
      <EFDB_Name>fifoFull</EFDB_Name>
      <Description>True if VMS FPGA FIFO is full, signalling data was stopped.</Description>
      <IDL_Type>boolean</IDL_Type>
      <Units>unitless</Units>
      <Count>1</Count>
    </item>
  </SALEvent>
  <SALEvent>
    <Subsystem>MTVMS</Subsystem>
    <EFDB_Topic>MTVMS_logevent_timeSynchronization</EFDB_Topic>
    <Description>Time synchronization status and base offset value.</Description>
    <item>
      <EFDB_Name>state</EFDB_Name>
      <Description>
          Time synchronization state. Different strategies are employed for
          controller (the CSC running on cRIO sending time synchronization
          pulses) and receivers (the CSC running on cRIOs receiving time
          synchronization pulses). Please consult ts_vmsfpga README for state
          transitions.
      </Description>
      <IDL_Type>short</IDL_Type>
      <Units>unitless</Units>
      <Count>1</Count>
    </item>
    <item>
      <EFDB_Name>baseClockOffset</EFDB_Name>
      <Description>
          Current offset between base clocks and TAI clocks. Published first by
          the controller, receivers just sends out what was received from the
          controller.
      </Description>
      <IDL_Type>double</IDL_Type>
      <Units>second</Units>
      <Count>1</Count>
    </item>
  </SALEvent>
</SALEventSet>
