# ğŸŒUVM_UART

> SystemVerilogë¥¼ ê¸°ë°˜ìœ¼ë¡œí•œ UVMì„ í™œìš©í•´ UART IPì˜ TX ëª¨ë“ˆì„ Verificationí•˜ëŠ” í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤. 


## ğŸ” Overview

## ğŸ“Œ DUT Spec Analysis
### **1. System Block Diagram :**
### **2. Protocol :**
### **3. Timing Diagram, FSM , ASM, :**
        - FSM
        - ASM
        - Timing Diagram


## ğŸ” Verification Plan

## ğŸ“š TB Architecture

## ğŸ“‹ Testcase & Scenario

## âœ¨ Verification Results

## ğŸ”¥ Insights
