
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v
# synth_design -part xc7z020clg484-3 -top ScattererReflectorWrapper -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top ScattererReflectorWrapper -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 281956 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1502.535 ; gain = 27.895 ; free physical = 243766 ; free virtual = 312250
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ScattererReflectorWrapper' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:54]
INFO: [Synth 8-6157] synthesizing module 'Memory_Wrapper' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9607]
INFO: [Synth 8-6157] synthesizing module 'single_port_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9642]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'single_port_ram' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9642]
INFO: [Synth 8-6155] done synthesizing module 'Memory_Wrapper' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9607]
INFO: [Synth 8-6157] synthesizing module 'Scatterer' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:4881]
INFO: [Synth 8-6157] synthesizing module 'InternalsBlock' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9383]
INFO: [Synth 8-6155] done synthesizing module 'InternalsBlock' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9383]
INFO: [Synth 8-6157] synthesizing module 'sub_64b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:4785]
INFO: [Synth 8-6155] done synthesizing module 'sub_64b' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:4785]
INFO: [Synth 8-6157] synthesizing module 'sub_32b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9355]
INFO: [Synth 8-6155] done synthesizing module 'sub_32b' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9355]
INFO: [Synth 8-6157] synthesizing module 'add_32b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9369]
INFO: [Synth 8-6155] done synthesizing module 'add_32b' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9369]
INFO: [Synth 8-6155] done synthesizing module 'Scatterer' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:4881]
INFO: [Synth 8-6157] synthesizing module 'Reflector' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:2544]
INFO: [Synth 8-6157] synthesizing module 'InternalsBlock_Reflector' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:4794]
INFO: [Synth 8-6155] done synthesizing module 'InternalsBlock_Reflector' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:4794]
INFO: [Synth 8-6155] done synthesizing module 'Reflector' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:2544]
INFO: [Synth 8-6157] synthesizing module 'Mult_32b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:2485]
INFO: [Synth 8-6155] done synthesizing module 'Mult_32b' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:2485]
INFO: [Synth 8-6157] synthesizing module 'Sqrt_64b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:1749]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__32_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:2402]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__29_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:2364]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__28_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:2354]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__26_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:2326]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__25_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:2316]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__23_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:2288]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__22_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:2278]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__20_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:2250]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__19_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:2240]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__17_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:2212]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__16_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:2202]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__14_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:2174]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__13_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:2164]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__12_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:2154]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__10_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:2126]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__9_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:2116]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__8_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:2106]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__6_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:2078]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__5_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:2068]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__4_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:2058]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__2_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:2030]
INFO: [Synth 8-6155] done synthesizing module 'Sqrt_64b' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:1749]
INFO: [Synth 8-6157] synthesizing module 'Div_64b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:826]
INFO: [Synth 8-6157] synthesizing module 'Div_64b_unsigned' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:850]
WARNING: [Synth 8-3936] Found unconnected internal register 'numer_temp_reg' and it is trimmed from '95' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:1736]
INFO: [Synth 8-6155] done synthesizing module 'Div_64b_unsigned' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:850]
INFO: [Synth 8-6155] done synthesizing module 'Div_64b' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:826]
INFO: [Synth 8-6155] done synthesizing module 'ScattererReflectorWrapper' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:54]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[30]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[29]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[28]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[27]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[26]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[25]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[24]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[23]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[22]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[21]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[20]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[19]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[18]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[17]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[16]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[15]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[14]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[13]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[12]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[11]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[10]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[9]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[8]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[7]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[6]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[5]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[4]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[3]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[2]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[1]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[0]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[62]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[30]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[29]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[28]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[27]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[26]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[25]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[24]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[23]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[22]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[21]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[20]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[19]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[18]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[17]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[16]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[15]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[14]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[13]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[12]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[11]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[10]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[9]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[8]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[7]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[6]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[5]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[4]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[3]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[2]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[1]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[0]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[62]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[30]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[29]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[28]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[27]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[26]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[25]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[24]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[23]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[22]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[21]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[20]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[19]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[18]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[17]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[16]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[15]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[14]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[13]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[12]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[11]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[10]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[9]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[8]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[7]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[6]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[5]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[4]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[3]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[2]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[1]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[0]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_3[62]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_3[30]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_3[29]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_3[28]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_3[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1581.301 ; gain = 106.660 ; free physical = 243640 ; free virtual = 312126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1581.301 ; gain = 106.660 ; free physical = 243654 ; free virtual = 312140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1589.297 ; gain = 114.656 ; free physical = 243655 ; free virtual = 312141
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:2528]
INFO: [Synth 8-5545] ROM "res" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1674.582 ; gain = 199.941 ; free physical = 243314 ; free virtual = 311816
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'memories/sinp_replace' (single_port_ram) to 'memories/cosp_replace'

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |Sqrt_64b__GB0                   |           1|     27539|
|2     |Sqrt_64b__GB1                   |           1|      7516|
|3     |Sqrt_64b__GB2                   |           1|      9557|
|4     |Sqrt_64b__GB3                   |           1|     15616|
|5     |Div_64b_unsigned__GB0           |           1|     20250|
|6     |Div_64b_unsigned__GB1           |           1|      5802|
|7     |Div_64b_unsigned__GB2           |           1|      8413|
|8     |Div_64b_unsigned__GB3           |           1|      9555|
|9     |Div_64b__GC0                    |           1|       479|
|10    |ScattererReflectorWrapper__GCB0 |           1|     33377|
|11    |ScattererReflectorWrapper__GCB1 |           1|      3365|
|12    |ScattererReflectorWrapper__GCB2 |           1|     19046|
|13    |ScattererReflectorWrapper__GCB3 |           1|      7247|
+------+--------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     94 Bit       Adders := 1     
	   3 Input     93 Bit       Adders := 1     
	   3 Input     92 Bit       Adders := 1     
	   3 Input     91 Bit       Adders := 1     
	   3 Input     90 Bit       Adders := 1     
	   3 Input     89 Bit       Adders := 1     
	   3 Input     88 Bit       Adders := 1     
	   3 Input     87 Bit       Adders := 1     
	   3 Input     86 Bit       Adders := 1     
	   3 Input     85 Bit       Adders := 1     
	   3 Input     84 Bit       Adders := 1     
	   3 Input     83 Bit       Adders := 1     
	   3 Input     82 Bit       Adders := 1     
	   3 Input     81 Bit       Adders := 1     
	   3 Input     80 Bit       Adders := 1     
	   3 Input     79 Bit       Adders := 1     
	   3 Input     78 Bit       Adders := 1     
	   3 Input     77 Bit       Adders := 1     
	   3 Input     76 Bit       Adders := 1     
	   3 Input     75 Bit       Adders := 1     
	   3 Input     74 Bit       Adders := 1     
	   3 Input     73 Bit       Adders := 1     
	   3 Input     72 Bit       Adders := 1     
	   3 Input     71 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   3 Input     69 Bit       Adders := 1     
	   3 Input     68 Bit       Adders := 1     
	   3 Input     67 Bit       Adders := 1     
	   3 Input     66 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 83    
	   3 Input     64 Bit       Adders := 5     
	   4 Input     64 Bit       Adders := 30    
	   3 Input     63 Bit       Adders := 1     
	   3 Input     62 Bit       Adders := 1     
	   3 Input     61 Bit       Adders := 1     
	   3 Input     60 Bit       Adders := 1     
	   3 Input     59 Bit       Adders := 1     
	   3 Input     58 Bit       Adders := 1     
	   3 Input     57 Bit       Adders := 1     
	   3 Input     56 Bit       Adders := 1     
	   3 Input     55 Bit       Adders := 1     
	   3 Input     54 Bit       Adders := 1     
	   3 Input     53 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   3 Input     51 Bit       Adders := 1     
	   3 Input     50 Bit       Adders := 1     
	   3 Input     49 Bit       Adders := 1     
	   3 Input     48 Bit       Adders := 1     
	   3 Input     47 Bit       Adders := 1     
	   3 Input     46 Bit       Adders := 1     
	   3 Input     45 Bit       Adders := 1     
	   3 Input     44 Bit       Adders := 1     
	   3 Input     43 Bit       Adders := 1     
	   3 Input     42 Bit       Adders := 1     
	   3 Input     41 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   3 Input     38 Bit       Adders := 1     
	   3 Input     37 Bit       Adders := 1     
	   3 Input     36 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 3     
	   2 Input     33 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 34    
	   3 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               95 Bit    Registers := 19    
	               64 Bit    Registers := 270   
	               32 Bit    Registers := 952   
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              320 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     95 Bit        Muxes := 63    
	   2 Input     64 Bit        Muxes := 70    
	   2 Input     32 Bit        Muxes := 54    
	   4 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ScattererReflectorWrapper 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   6 Input      3 Bit        Muxes := 1     
Module Sqrt_64b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 52    
	   3 Input     64 Bit       Adders := 1     
	   4 Input     64 Bit       Adders := 30    
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 28    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 52    
Module Div_64b_unsigned 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     94 Bit       Adders := 1     
	   3 Input     93 Bit       Adders := 1     
	   3 Input     92 Bit       Adders := 1     
	   3 Input     91 Bit       Adders := 1     
	   3 Input     90 Bit       Adders := 1     
	   3 Input     89 Bit       Adders := 1     
	   3 Input     88 Bit       Adders := 1     
	   3 Input     87 Bit       Adders := 1     
	   3 Input     86 Bit       Adders := 1     
	   3 Input     85 Bit       Adders := 1     
	   3 Input     84 Bit       Adders := 1     
	   3 Input     83 Bit       Adders := 1     
	   3 Input     82 Bit       Adders := 1     
	   3 Input     81 Bit       Adders := 1     
	   3 Input     80 Bit       Adders := 1     
	   3 Input     79 Bit       Adders := 1     
	   3 Input     78 Bit       Adders := 1     
	   3 Input     77 Bit       Adders := 1     
	   3 Input     76 Bit       Adders := 1     
	   3 Input     75 Bit       Adders := 1     
	   3 Input     74 Bit       Adders := 1     
	   3 Input     73 Bit       Adders := 1     
	   3 Input     72 Bit       Adders := 1     
	   3 Input     71 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   3 Input     69 Bit       Adders := 1     
	   3 Input     68 Bit       Adders := 1     
	   3 Input     67 Bit       Adders := 1     
	   3 Input     66 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
	   3 Input     63 Bit       Adders := 1     
	   3 Input     62 Bit       Adders := 1     
	   3 Input     61 Bit       Adders := 1     
	   3 Input     60 Bit       Adders := 1     
	   3 Input     59 Bit       Adders := 1     
	   3 Input     58 Bit       Adders := 1     
	   3 Input     57 Bit       Adders := 1     
	   3 Input     56 Bit       Adders := 1     
	   3 Input     55 Bit       Adders := 1     
	   3 Input     54 Bit       Adders := 1     
	   3 Input     53 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   3 Input     51 Bit       Adders := 1     
	   3 Input     50 Bit       Adders := 1     
	   3 Input     49 Bit       Adders := 1     
	   3 Input     48 Bit       Adders := 1     
	   3 Input     47 Bit       Adders := 1     
	   3 Input     46 Bit       Adders := 1     
	   3 Input     45 Bit       Adders := 1     
	   3 Input     44 Bit       Adders := 1     
	   3 Input     43 Bit       Adders := 1     
	   3 Input     42 Bit       Adders := 1     
	   3 Input     41 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   3 Input     38 Bit       Adders := 1     
	   3 Input     37 Bit       Adders := 1     
	   3 Input     36 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
+---Registers : 
	               95 Bit    Registers := 19    
	               64 Bit    Registers := 20    
	               32 Bit    Registers := 20    
+---Muxes : 
	   2 Input     95 Bit        Muxes := 63    
	   2 Input     32 Bit        Muxes := 1     
Module Div_64b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module Mult_32b__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module InternalsBlock__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__16 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__17 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__18 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__19 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__20 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__21 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__22 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__23 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__24 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__25 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__26 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__27 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__28 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__29 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__30 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__31 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__32 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__33 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__34 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__35 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__36 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module sub_64b__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
Module sub_32b__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module add_32b__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module add_32b__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module add_32b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module sub_32b 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module Scatterer 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
Module Mult_32b__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module single_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              320 Bit         RAMs := 1     
Module InternalsBlock_Reflector__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__16 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__17 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__18 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__19 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__20 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__21 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__22 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__23 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__24 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__25 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__26 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__27 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__28 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__29 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__30 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__31 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__32 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__33 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__34 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__35 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__36 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module sub_64b__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
Module sub_64b 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
Module Reflector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   5 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
Module Mult_32b__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP multiplier3_34/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier3_34/c_tmp1 is absorbed into DSP multiplier3_34/c_tmp1.
DSP Report: operator multiplier3_34/c_tmp1 is absorbed into DSP multiplier3_34/c_tmp1.
DSP Report: Generating DSP multiplier3_34/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier3_34/c_tmp1 is absorbed into DSP multiplier3_34/c_tmp1.
DSP Report: operator multiplier3_34/c_tmp1 is absorbed into DSP multiplier3_34/c_tmp1.
DSP Report: Generating DSP multiplier3_34/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier3_34/c_tmp1 is absorbed into DSP multiplier3_34/c_tmp1.
DSP Report: operator multiplier3_34/c_tmp1 is absorbed into DSP multiplier3_34/c_tmp1.
DSP Report: Generating DSP multiplier3_34/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier3_34/c_tmp1 is absorbed into DSP multiplier3_34/c_tmp1.
DSP Report: operator multiplier3_34/c_tmp1 is absorbed into DSP multiplier3_34/c_tmp1.
DSP Report: Generating DSP multiplier2_34/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier2_34/c_tmp1 is absorbed into DSP multiplier2_34/c_tmp1.
DSP Report: operator multiplier2_34/c_tmp1 is absorbed into DSP multiplier2_34/c_tmp1.
DSP Report: Generating DSP multiplier2_34/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier2_34/c_tmp1 is absorbed into DSP multiplier2_34/c_tmp1.
DSP Report: operator multiplier2_34/c_tmp1 is absorbed into DSP multiplier2_34/c_tmp1.
DSP Report: Generating DSP multiplier2_34/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier2_34/c_tmp1 is absorbed into DSP multiplier2_34/c_tmp1.
DSP Report: operator multiplier2_34/c_tmp1 is absorbed into DSP multiplier2_34/c_tmp1.
DSP Report: Generating DSP multiplier2_34/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier2_34/c_tmp1 is absorbed into DSP multiplier2_34/c_tmp1.
DSP Report: operator multiplier2_34/c_tmp1 is absorbed into DSP multiplier2_34/c_tmp1.
DSP Report: Generating DSP multiplier1_34/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier1_34/c_tmp1 is absorbed into DSP multiplier1_34/c_tmp1.
DSP Report: operator multiplier1_34/c_tmp1 is absorbed into DSP multiplier1_34/c_tmp1.
DSP Report: Generating DSP multiplier1_34/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier1_34/c_tmp1 is absorbed into DSP multiplier1_34/c_tmp1.
DSP Report: operator multiplier1_34/c_tmp1 is absorbed into DSP multiplier1_34/c_tmp1.
DSP Report: Generating DSP multiplier1_34/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier1_34/c_tmp1 is absorbed into DSP multiplier1_34/c_tmp1.
DSP Report: operator multiplier1_34/c_tmp1 is absorbed into DSP multiplier1_34/c_tmp1.
DSP Report: Generating DSP multiplier1_34/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier1_34/c_tmp1 is absorbed into DSP multiplier1_34/c_tmp1.
DSP Report: operator multiplier1_34/c_tmp1 is absorbed into DSP multiplier1_34/c_tmp1.
DSP Report: Generating DSP multiplier3_33/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier3_33/c_tmp1 is absorbed into DSP multiplier3_33/c_tmp1.
DSP Report: operator multiplier3_33/c_tmp1 is absorbed into DSP multiplier3_33/c_tmp1.
DSP Report: Generating DSP multiplier3_33/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier3_33/c_tmp1 is absorbed into DSP multiplier3_33/c_tmp1.
DSP Report: operator multiplier3_33/c_tmp1 is absorbed into DSP multiplier3_33/c_tmp1.
DSP Report: Generating DSP multiplier3_33/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier3_33/c_tmp1 is absorbed into DSP multiplier3_33/c_tmp1.
DSP Report: operator multiplier3_33/c_tmp1 is absorbed into DSP multiplier3_33/c_tmp1.
DSP Report: Generating DSP multiplier3_33/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier3_33/c_tmp1 is absorbed into DSP multiplier3_33/c_tmp1.
DSP Report: operator multiplier3_33/c_tmp1 is absorbed into DSP multiplier3_33/c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
warning: Removed RAM memories/sinp_replace/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element memories/sinp_replace/ram_reg was removed. 
INFO: [Synth 8-3886] merging instance 'squareRoot1_6i_5/one__30_q_reg[52]' (FD) to 'squareRoot1_6i_5/one__30_q_reg[53]'
INFO: [Synth 8-3886] merging instance 'squareRoot1_6i_5/one__30_q_reg[53]' (FD) to 'squareRoot1_6i_5/one__30_q_reg[54]'
INFO: [Synth 8-3886] merging instance 'squareRoot1_6i_5/one__30_q_reg[54]' (FD) to 'squareRoot1_6i_5/one__30_q_reg[55]'
INFO: [Synth 8-3886] merging instance 'squareRoot1_6i_5/one__30_q_reg[55]' (FD) to 'squareRoot1_6i_5/one__30_q_reg[56]'
INFO: [Synth 8-3886] merging instance 'squareRoot1_6i_5/one__30_q_reg[56]' (FD) to 'squareRoot1_6i_5/one__30_q_reg[57]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__30_q_reg[57] )
INFO: [Synth 8-3886] merging instance 'i_1/i_0/memories/sinp_replace/out_reg[0]' (FD) to 'i_1/i_0/memories/sinp_replace/out_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/i_0/memories/sinp_replace/out_reg[1]' (FD) to 'i_1/i_0/memories/sinp_replace/out_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/i_0/memories/sinp_replace/out_reg[2]' (FD) to 'i_1/i_0/memories/sinp_replace/out_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/i_0/memories/sinp_replace/out_reg[3]' (FD) to 'i_1/i_0/memories/sinp_replace/out_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/i_0/memories/sinp_replace/out_reg[4]' (FD) to 'i_1/i_0/memories/sinp_replace/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/i_0/memories/sinp_replace/out_reg[5]' (FD) to 'i_1/i_0/memories/sinp_replace/out_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/i_0/memories/sinp_replace/out_reg[6]' (FD) to 'i_1/i_0/memories/sinp_replace/out_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_1/i_0/memories/sinp_replace/out_reg[7]' (FD) to 'i_1/i_0/memories/sinp_replace/out_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_1/i_0/memories/sinp_replace/out_reg[8]' (FD) to 'i_1/i_0/memories/sinp_replace/out_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/i_0/memories/sinp_replace/out_reg[9]' (FD) to 'i_1/i_0/memories/sinp_replace/out_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_1/i_0/memories/sinp_replace/out_reg[10]' (FD) to 'i_1/i_0/memories/sinp_replace/out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/i_0/memories/sinp_replace/out_reg[11]' (FD) to 'i_1/i_0/memories/sinp_replace/out_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_1/i_0/memories/sinp_replace/out_reg[12]' (FD) to 'i_1/i_0/memories/sinp_replace/out_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_1/i_0/memories/sinp_replace/out_reg[13]' (FD) to 'i_1/i_0/memories/sinp_replace/out_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_1/i_0/memories/sinp_replace/out_reg[14]' (FD) to 'i_1/i_0/memories/sinp_replace/out_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/i_0/memories/sinp_replace/out_reg[15]' (FD) to 'i_1/i_0/memories/sinp_replace/out_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_1/i_0/memories/sinp_replace/out_reg[16]' (FD) to 'i_1/i_0/memories/sinp_replace/out_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_1/i_0/memories/sinp_replace/out_reg[17]' (FD) to 'i_1/i_0/memories/sinp_replace/out_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_1/i_0/memories/sinp_replace/out_reg[18]' (FD) to 'i_1/i_0/memories/sinp_replace/out_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_1/i_0/memories/sinp_replace/out_reg[19]' (FD) to 'i_1/i_0/memories/sinp_replace/out_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_1/i_0/memories/sinp_replace/out_reg[20]' (FD) to 'i_1/i_0/memories/sinp_replace/out_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_1/i_0/memories/sinp_replace/out_reg[21]' (FD) to 'i_1/i_0/memories/sinp_replace/out_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_1/i_0/memories/sinp_replace/out_reg[22]' (FD) to 'i_1/i_0/memories/sinp_replace/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_1/i_0/memories/sinp_replace/out_reg[23]' (FD) to 'i_1/i_0/memories/sinp_replace/out_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_1/i_0/memories/sinp_replace/out_reg[24]' (FD) to 'i_1/i_0/memories/sinp_replace/out_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_1/i_0/memories/sinp_replace/out_reg[25]' (FD) to 'i_1/i_0/memories/sinp_replace/out_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_1/i_0/memories/sinp_replace/out_reg[26]' (FD) to 'i_1/i_0/memories/sinp_replace/out_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_1/i_0/memories/sinp_replace/out_reg[27]' (FD) to 'i_1/i_0/memories/sinp_replace/out_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_1/i_0/memories/sinp_replace/out_reg[28]' (FD) to 'i_1/i_0/memories/sinp_replace/out_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_1/i_0/memories/sinp_replace/out_reg[29]' (FD) to 'i_1/i_0/memories/sinp_replace/out_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_1/i_0/memories/sinp_replace/out_reg[30]' (FD) to 'i_1/i_0/memories/sinp_replace/out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\memories/sinp_replace/out_reg[31] )
WARNING: [Synth 8-3917] design Sqrt_64b__GB0 has port one__11_q[63] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GB0 has port one__11_q[62] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GB0 has port one__11_q[61] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GB0 has port one__11_q[60] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GB0 has port one__11_q[59] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GB0 has port one__11_q[58] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GB0 has port one__11_q[57] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GB0 has port one__11_q[56] driven by constant 0
INFO: [Synth 8-3886] merging instance 'one__11_q_reg[53]' (FD) to 'one__11_q_reg[55]'
INFO: [Synth 8-3886] merging instance 'one__11_q_reg[55]' (FD) to 'one__11_q_reg[54]'
INFO: [Synth 8-3886] merging instance 'one__11_q_reg[54]' (FD) to 'one__11_q_reg[52]'
INFO: [Synth 8-3886] merging instance 'one__11_q_reg[52]' (FD) to 'one__11_q_reg[51]'
INFO: [Synth 8-3886] merging instance 'one__11_q_reg[50]' (FD) to 'one__11_q_reg[51]'
INFO: [Synth 8-3886] merging instance 'one__11_q_reg[51]' (FD) to 'one__11_q_reg[49]'
INFO: [Synth 8-3886] merging instance 'one__11_q_reg[48]' (FD) to 'one__11_q_reg[49]'
INFO: [Synth 8-3886] merging instance 'one__11_q_reg[49]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[1]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'res__3_q_reg[62]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'res__3_q_reg[63]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[3]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[5]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[7]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[9]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[11]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[13]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[15]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[17]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[19]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[21]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[23]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[25]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[27]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[29]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[31]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[33]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[35]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[37]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[39]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[41]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[43]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[45]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[47]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[49]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[51]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[53]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[55]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[57]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[58]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[59]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[60]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[61]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[62]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__3_q_reg[63] )
INFO: [Synth 8-3886] merging instance 'res__7_q_reg[62]' (FD) to 'res__7_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[63]' (FD) to 'res__7_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'res__7_q_reg[63]' (FD) to 'one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[27]' (FD) to 'one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[23]' (FD) to 'one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[25]' (FD) to 'one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[17]' (FD) to 'one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[15]' (FD) to 'one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[19]' (FD) to 'one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[21]' (FD) to 'one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[7]' (FD) to 'one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[5]' (FD) to 'one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[1]' (FD) to 'one__7_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[3]' (FD) to 'one__7_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[13]' (FD) to 'one__7_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[9]' (FD) to 'one__7_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[11]' (FD) to 'one__7_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[41]' (FD) to 'one__7_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[37]' (FD) to 'one__7_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[39]' (FD) to 'one__7_q_reg[29]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__7_q_reg[49] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__11_q_reg[47] )
WARNING: [Synth 8-3917] design Sqrt_64b__GB3 has port O12[59] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GB3 has port O12[58] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GB3 has port O12[57] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GB3 has port O12[56] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GB3 has port O12[55] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GB3 has port O12[54] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__24_q_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__24_q_reg[51] )
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_cost_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9557]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_sinp_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9558]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_cosp_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9559]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_sintCosp_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9560]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_sintSinp_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9561]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uxUz_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9563]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uyUz_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9564]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uySintSinp_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9565]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uyUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9567]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uxUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9568]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uxSintSinp_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9569]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_sqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9570]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_sintCospSqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9571]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uxCost_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9572]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uzCost_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9573]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_sqrtOneMinusUz2_inv_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9574]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uxNumerator_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9575]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uyNumerator_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9576]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uyCost_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9577]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uxQuotient_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9578]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uyQuotient_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9579]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_cost_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9557]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_sinp_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9558]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_cosp_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9559]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_sintCosp_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9560]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_sintSinp_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9561]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uxUz_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9563]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uyUz_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9564]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uySintSinp_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9565]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uyUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9567]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uxUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9568]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uxSintSinp_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9569]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_sqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9570]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_sintCospSqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9571]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uxCost_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9572]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uzCost_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9573]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_sqrtOneMinusUz2_inv_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9574]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uxNumerator_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9575]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uyNumerator_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9576]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uyCost_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9577]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uxQuotient_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9578]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uyQuotient_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9579]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_cost_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9557]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_sinp_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9558]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_cosp_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9559]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_sintCosp_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9560]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_sintSinp_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9561]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uyUz_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9564]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uySintSinp_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9565]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uyUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9567]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uxUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9568]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uxSintSinp_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9569]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_sqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9570]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_sintCospSqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9571]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uxCost_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9572]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uzCost_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9573]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_sqrtOneMinusUz2_inv_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9574]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uxNumerator_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9575]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uyNumerator_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9576]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uyCost_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9577]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uxQuotient_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9578]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uyQuotient_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9579]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_cost_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9557]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_sinp_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9558]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_cosp_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9559]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_sintCosp_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9560]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_sintSinp_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9561]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uyUz_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9564]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uySintSinp_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9565]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uyUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9567]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uxUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9568]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uxSintSinp_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9569]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_sqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9570]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_sintCospSqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9571]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uxCost_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9572]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uzCost_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9573]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_sqrtOneMinusUz2_inv_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9574]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uxNumerator_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9575]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uyNumerator_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9576]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uyCost_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9577]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uxQuotient_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9578]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uyQuotient_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9579]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg5/o_cost_reg[31:0]' into 'scatterer_0/pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9557]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg5/o_sinp_reg[31:0]' into 'scatterer_0/pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9558]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg5/o_cosp_reg[31:0]' into 'scatterer_0/pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9559]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg5/o_sintCosp_reg[31:0]' into 'scatterer_0/pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9560]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg5/o_sintSinp_reg[31:0]' into 'scatterer_0/pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9561]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg5/o_uyUz_reg[31:0]' into 'scatterer_0/pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9564]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg5/o_uySintSinp_reg[31:0]' into 'scatterer_0/pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9565]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg5/o_uyUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9567]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg5/o_uxUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9568]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg5/o_uxSintSinp_reg[31:0]' into 'scatterer_0/pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9569]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg5/o_sqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9570]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg5/o_sintCospSqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9571]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg5/o_uxCost_reg[31:0]' into 'scatterer_0/pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9572]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg5/o_uzCost_reg[31:0]' into 'scatterer_0/pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9573]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg5/o_sqrtOneMinusUz2_inv_reg[31:0]' into 'scatterer_0/pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9574]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg5/o_uxNumerator_reg[31:0]' into 'scatterer_0/pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9575]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg5/o_uyNumerator_reg[31:0]' into 'scatterer_0/pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9576]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg5/o_uyCost_reg[31:0]' into 'scatterer_0/pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v:9577]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP multiplier2_33/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier2_33/c_tmp1 is absorbed into DSP multiplier2_33/c_tmp1.
DSP Report: operator multiplier2_33/c_tmp1 is absorbed into DSP multiplier2_33/c_tmp1.
DSP Report: Generating DSP multiplier2_33/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier2_33/c_tmp1 is absorbed into DSP multiplier2_33/c_tmp1.
DSP Report: operator multiplier2_33/c_tmp1 is absorbed into DSP multiplier2_33/c_tmp1.
DSP Report: Generating DSP multiplier2_33/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier2_33/c_tmp1 is absorbed into DSP multiplier2_33/c_tmp1.
DSP Report: operator multiplier2_33/c_tmp1 is absorbed into DSP multiplier2_33/c_tmp1.
DSP Report: Generating DSP multiplier2_33/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier2_33/c_tmp1 is absorbed into DSP multiplier2_33/c_tmp1.
DSP Report: operator multiplier2_33/c_tmp1 is absorbed into DSP multiplier2_33/c_tmp1.
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[63] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[62] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[61] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[60] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[59] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[58] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[57] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[56] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[55] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[54] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[53] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[52] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[51] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[50] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[49] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[48] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[47] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[46] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[45] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[44] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[43] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[42] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[41] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[40] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[39] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[38] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[37] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[36] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[35] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[34] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[33] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[32] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[31] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[30] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[29] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[28] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[27] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[26] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[25] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[24] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[23] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[22] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[21] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[20] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[19] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[18] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[17] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[16] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[15] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[14] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[13] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[12] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[11] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[10] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[9] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[8] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[7] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[6] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[5] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[4] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[3] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[2] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[1] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[0] driven by constant 1
DSP Report: Generating DSP multiplier1_36/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier1_36/c_tmp1 is absorbed into DSP multiplier1_36/c_tmp1.
DSP Report: operator multiplier1_36/c_tmp1 is absorbed into DSP multiplier1_36/c_tmp1.
DSP Report: Generating DSP multiplier1_36/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier1_36/c_tmp1 is absorbed into DSP multiplier1_36/c_tmp1.
DSP Report: operator multiplier1_36/c_tmp1 is absorbed into DSP multiplier1_36/c_tmp1.
DSP Report: Generating DSP multiplier1_36/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier1_36/c_tmp1 is absorbed into DSP multiplier1_36/c_tmp1.
DSP Report: operator multiplier1_36/c_tmp1 is absorbed into DSP multiplier1_36/c_tmp1.
DSP Report: Generating DSP multiplier1_36/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier1_36/c_tmp1 is absorbed into DSP multiplier1_36/c_tmp1.
DSP Report: operator multiplier1_36/c_tmp1 is absorbed into DSP multiplier1_36/c_tmp1.
DSP Report: Generating DSP multiplier2_36/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier2_36/c_tmp1 is absorbed into DSP multiplier2_36/c_tmp1.
DSP Report: operator multiplier2_36/c_tmp1 is absorbed into DSP multiplier2_36/c_tmp1.
DSP Report: Generating DSP multiplier2_36/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier2_36/c_tmp1 is absorbed into DSP multiplier2_36/c_tmp1.
DSP Report: operator multiplier2_36/c_tmp1 is absorbed into DSP multiplier2_36/c_tmp1.
DSP Report: Generating DSP multiplier2_36/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier2_36/c_tmp1 is absorbed into DSP multiplier2_36/c_tmp1.
DSP Report: operator multiplier2_36/c_tmp1 is absorbed into DSP multiplier2_36/c_tmp1.
DSP Report: Generating DSP multiplier2_36/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier2_36/c_tmp1 is absorbed into DSP multiplier2_36/c_tmp1.
DSP Report: operator multiplier2_36/c_tmp1 is absorbed into DSP multiplier2_36/c_tmp1.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:17 . Memory (MB): peak = 1885.652 ; gain = 411.012 ; free physical = 242101 ; free virtual = 310748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Mult_32b    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |Sqrt_64b__GB0                   |           1|     12140|
|2     |Sqrt_64b__GB1                   |           1|      6013|
|3     |Sqrt_64b__GB2                   |           1|      9266|
|4     |Sqrt_64b__GB3                   |           1|     13136|
|5     |Div_64b_unsigned__GB0           |           1|     13228|
|6     |Div_64b_unsigned__GB1           |           1|      3699|
|7     |Div_64b_unsigned__GB2           |           1|      5108|
|8     |Div_64b_unsigned__GB3           |           1|      5627|
|9     |Div_64b__GC0                    |           1|       272|
|10    |ScattererReflectorWrapper__GCB0 |           1|      3960|
|11    |ScattererReflectorWrapper__GCB1 |           1|      1528|
|12    |ScattererReflectorWrapper__GCB2 |           1|      5406|
|13    |ScattererReflectorWrapper__GCB3 |           1|      3831|
+------+--------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\numer_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__15_q_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__18_q_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__21_q_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__21_q_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__27_q_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__30_q_reg[34] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\numer_temp_60_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_60_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\numer_temp_60_q_reg[32] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\numer_temp_60_q_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\numer_temp_60_q_reg[34] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\numer_temp_60_q_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\numer_temp_60_q_reg[36] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\numer_temp_60_q_reg[37] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\numer_temp_60_q_reg[38] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\numer_temp_60_q_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\numer_temp_60_q_reg[40] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\numer_temp_60_q_reg[41] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\numer_temp_60_q_reg[42] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\numer_temp_60_q_reg[43] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\numer_temp_60_q_reg[44] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\numer_temp_60_q_reg[45] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\numer_temp_60_q_reg[46] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\numer_temp_60_q_reg[47] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\numer_temp_60_q_reg[48] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\numer_temp_60_q_reg[49] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\numer_temp_60_q_reg[50] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\numer_temp_60_q_reg[51] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\numer_temp_60_q_reg[52] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\numer_temp_60_q_reg[53] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\numer_temp_60_q_reg[54] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\numer_temp_60_q_reg[55] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\numer_temp_60_q_reg[56] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\numer_temp_60_q_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\numer_temp_60_q_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\numer_temp_60_q_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\numer_temp_60_q_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\numer_temp_57_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_temp_57_q_reg[23] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:24 . Memory (MB): peak = 1885.652 ; gain = 411.012 ; free physical = 242013 ; free virtual = 310581
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |Sqrt_64b__GB0                   |           1|     11517|
|2     |Sqrt_64b__GB1                   |           1|      3609|
|3     |Sqrt_64b__GB2                   |           1|      7431|
|4     |Sqrt_64b__GB3                   |           1|      8724|
|5     |Div_64b_unsigned__GB0           |           1|     12535|
|6     |Div_64b_unsigned__GB1           |           1|      3583|
|7     |Div_64b_unsigned__GB2           |           1|      4991|
|8     |Div_64b_unsigned__GB3           |           1|      5473|
|9     |Div_64b__GC0                    |           1|       225|
|10    |ScattererReflectorWrapper__GCB0 |           1|      3888|
|11    |ScattererReflectorWrapper__GCB1 |           1|      1528|
|12    |ScattererReflectorWrapper__GCB2 |           1|      5373|
|13    |ScattererReflectorWrapper__GCB3 |           1|      3355|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:29 . Memory (MB): peak = 1897.570 ; gain = 422.930 ; free physical = 241886 ; free virtual = 310457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |Sqrt_64b__GB0                   |           1|      5356|
|2     |Sqrt_64b__GB1                   |           1|      1409|
|3     |Sqrt_64b__GB2                   |           1|      2259|
|4     |Sqrt_64b__GB3                   |           1|      3381|
|5     |Div_64b_unsigned__GB0           |           1|      7292|
|6     |Div_64b_unsigned__GB1           |           1|      2253|
|7     |Div_64b_unsigned__GB2           |           1|      3496|
|8     |Div_64b_unsigned__GB3           |           1|      3591|
|9     |Div_64b__GC0                    |           1|       128|
|10    |ScattererReflectorWrapper__GCB0 |           1|      3500|
|11    |ScattererReflectorWrapper__GCB1 |           1|      1267|
|12    |ScattererReflectorWrapper__GCB2 |           1|      2977|
|13    |ScattererReflectorWrapper__GCB3 |           1|      2453|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[3] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[3]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[4] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[4]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[5] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[5]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[6] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[6]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[7] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[7]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[8] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[8]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[9] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[9]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[10] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[10]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[11] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[11]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[12] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[12]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[13] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[13]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[14] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[14]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[15] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[15]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[16] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[16]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[17] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[17]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[18] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[18]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[19] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[19]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[20] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[20]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[21] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[21]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[22] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[22]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[23] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[23]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[24] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[24]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[25] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[25]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[26] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[26]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[27] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[27]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[28] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[28]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[29] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[29]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[30] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[30]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[31] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[31]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[32] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[32]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[33] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[33]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[34] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[34]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[35] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[35]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[36] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[36]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[37] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[37]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[38] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[38]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[39] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[39]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[40] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[40]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[41] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[41]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[42] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[42]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[43] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[43]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[44] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[44]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[45] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[45]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[46] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[46]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[47] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[47]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[48] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[48]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[49] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[49]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[50] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[50]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[51] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[51]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[52] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[52]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[53] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[53]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[54] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[54]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[55] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[55]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[56] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[56]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[57] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[57]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[58] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[58]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[59] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[59]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[60] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[60]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[61] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[61]_inv.
INFO: [Synth 8-5365] Flop reflector_0/pipeReg4/o_sa2_2_reg[63] is being inverted and renamed to reflector_0/pipeReg4/o_sa2_2_reg[63]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:34 . Memory (MB): peak = 1904.410 ; gain = 429.770 ; free physical = 241842 ; free virtual = 310434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:34 . Memory (MB): peak = 1904.410 ; gain = 429.770 ; free physical = 241852 ; free virtual = 310444
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:35 . Memory (MB): peak = 1904.410 ; gain = 429.770 ; free physical = 241810 ; free virtual = 310402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:35 . Memory (MB): peak = 1904.410 ; gain = 429.770 ; free physical = 241813 ; free virtual = 310405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:36 . Memory (MB): peak = 1904.410 ; gain = 429.770 ; free physical = 241762 ; free virtual = 310354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:36 . Memory (MB): peak = 1904.410 ; gain = 429.770 ; free physical = 241757 ; free virtual = 310349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name               | RTL Name                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ScattererReflectorWrapper | divide1_16/div_temp/quo18_q_reg[63]             | 19     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|ScattererReflectorWrapper | divide1_16/div_temp/quo18_q_reg[60]             | 18     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|ScattererReflectorWrapper | divide1_16/div_temp/quo18_q_reg[57]             | 17     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ScattererReflectorWrapper | divide1_16/div_temp/quo18_q_reg[54]             | 16     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ScattererReflectorWrapper | divide1_16/div_temp/quo18_q_reg[51]             | 15     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ScattererReflectorWrapper | divide1_16/div_temp/quo18_q_reg[48]             | 14     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ScattererReflectorWrapper | divide1_16/div_temp/quo18_q_reg[45]             | 13     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ScattererReflectorWrapper | divide1_16/div_temp/quo18_q_reg[42]             | 12     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ScattererReflectorWrapper | divide1_16/div_temp/quo18_q_reg[39]             | 11     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ScattererReflectorWrapper | divide1_16/div_temp/quo18_q_reg[36]             | 10     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ScattererReflectorWrapper | divide1_16/div_temp/quo18_q_reg[33]             | 9      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ScattererReflectorWrapper | divide1_16/div_temp/quo18_q_reg[30]             | 8      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ScattererReflectorWrapper | divide1_16/div_temp/quo18_q_reg[27]             | 7      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|ScattererReflectorWrapper | divide1_16/div_temp/quo18_q_reg[23]             | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|ScattererReflectorWrapper | divide1_16/div_temp/quo18_q_reg[19]             | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|ScattererReflectorWrapper | divide1_16/div_temp/quo18_q_reg[15]             | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|ScattererReflectorWrapper | divide1_16/div_temp/quo18_q_reg[11]             | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|ScattererReflectorWrapper | scatterer_0/pipeReg33/o_uxUz_reg[31]            | 30     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|ScattererReflectorWrapper | scatterer_0/pipeReg35/o_sqrtOneMinusUz2_reg[30] | 20     | 31    | YES          | NO                 | YES               | 0      | 31      | 
|ScattererReflectorWrapper | reflector_0/pipeReg35/o_uz2_reg[31]             | 20     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|ScattererReflectorWrapper | reflector_0/pipeReg37/o_uz2_reg[30]             | 22     | 31    | YES          | NO                 | YES               | 0      | 31      | 
+--------------------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |  4020|
|2     |DSP48E1 |    60|
|3     |LUT1    |  2646|
|4     |LUT2    |  3431|
|5     |LUT3    |  6375|
|6     |LUT4    |  4366|
|7     |LUT5    |  6005|
|8     |LUT6    |  5038|
|9     |MUXF7   |    96|
|10    |MUXF8   |    33|
|11    |SRL16E  |    50|
|12    |SRLC32E |   101|
|13    |FDRE    |  4773|
|14    |FDSE    |   266|
+------+--------+------+

Report Instance Areas: 
+------+--------------------+----------------------------+------+
|      |Instance            |Module                      |Cells |
+------+--------------------+----------------------------+------+
|1     |top                 |                            | 37260|
|2     |  multiplier1_34    |Mult_32b_1                  |   277|
|3     |  multiplier2_34    |Mult_32b_5                  |   340|
|4     |  multiplier3_33    |Mult_32b_7                  |   317|
|5     |  multiplier3_34    |Mult_32b_8                  |   332|
|6     |  multiplier3_36    |Mult_32b_9                  |   301|
|7     |  multiplier4_36    |Mult_32b_11                 |   371|
|8     |  multiplier5_36    |Mult_32b_12                 |   277|
|9     |  multiplier4_34    |Mult_32b_10                 |   269|
|10    |  multiplier1_33    |Mult_32b_0                  |   206|
|11    |  divide1_16        |Div_64b                     | 16498|
|12    |    div_temp        |Div_64b_unsigned            | 16498|
|13    |  multiplier1_2     |Mult_32b                    |   165|
|14    |  multiplier1_36    |Mult_32b_2                  |   461|
|15    |  multiplier1_4     |Mult_32b_3                  |   498|
|16    |  multiplier2_33    |Mult_32b_4                  |   285|
|17    |  multiplier2_36    |Mult_32b_6                  |   298|
|18    |  multiplier6_36    |Mult_32b_13                 |   277|
|19    |  reflector_0       |Reflector                   |  1293|
|20    |    oneMinusUz2_sub |sub_64b_51                  |    31|
|21    |    pipeReg16       |InternalsBlock_Reflector    |     1|
|22    |    pipeReg17       |InternalsBlock_Reflector_52 |     1|
|23    |    pipeReg18       |InternalsBlock_Reflector_53 |     1|
|24    |    pipeReg19       |InternalsBlock_Reflector_54 |     1|
|25    |    pipeReg2        |InternalsBlock_Reflector_55 |    31|
|26    |    pipeReg20       |InternalsBlock_Reflector_56 |     1|
|27    |    pipeReg21       |InternalsBlock_Reflector_57 |     1|
|28    |    pipeReg22       |InternalsBlock_Reflector_58 |     1|
|29    |    pipeReg23       |InternalsBlock_Reflector_59 |     1|
|30    |    pipeReg24       |InternalsBlock_Reflector_60 |     1|
|31    |    pipeReg25       |InternalsBlock_Reflector_61 |     1|
|32    |    pipeReg26       |InternalsBlock_Reflector_62 |     1|
|33    |    pipeReg27       |InternalsBlock_Reflector_63 |     1|
|34    |    pipeReg28       |InternalsBlock_Reflector_64 |     1|
|35    |    pipeReg29       |InternalsBlock_Reflector_65 |     1|
|36    |    pipeReg3        |InternalsBlock_Reflector_66 |   105|
|37    |    pipeReg30       |InternalsBlock_Reflector_67 |     1|
|38    |    pipeReg31       |InternalsBlock_Reflector_68 |     1|
|39    |    pipeReg32       |InternalsBlock_Reflector_69 |     1|
|40    |    pipeReg33       |InternalsBlock_Reflector_70 |     2|
|41    |    pipeReg34       |InternalsBlock_Reflector_71 |     3|
|42    |    pipeReg35       |InternalsBlock_Reflector_72 |    33|
|43    |    pipeReg36       |InternalsBlock_Reflector_73 |   133|
|44    |    pipeReg37       |InternalsBlock_Reflector_74 |   231|
|45    |    pipeReg4        |InternalsBlock_Reflector_75 |    61|
|46    |    pipeReg5        |InternalsBlock_Reflector_76 |   125|
|47    |  scatterer_0       |Scatterer                   |  2062|
|48    |    oneMinusUz2_sub |sub_64b                     |    62|
|49    |    pipeReg10       |InternalsBlock              |     1|
|50    |    pipeReg11       |InternalsBlock_14           |     1|
|51    |    pipeReg12       |InternalsBlock_15           |     1|
|52    |    pipeReg13       |InternalsBlock_16           |     1|
|53    |    pipeReg14       |InternalsBlock_17           |     1|
|54    |    pipeReg15       |InternalsBlock_18           |     1|
|55    |    pipeReg16       |InternalsBlock_19           |     1|
|56    |    pipeReg17       |InternalsBlock_20           |     1|
|57    |    pipeReg18       |InternalsBlock_21           |     1|
|58    |    pipeReg19       |InternalsBlock_22           |     1|
|59    |    pipeReg2        |InternalsBlock_23           |    85|
|60    |    pipeReg20       |InternalsBlock_24           |     1|
|61    |    pipeReg21       |InternalsBlock_25           |     1|
|62    |    pipeReg22       |InternalsBlock_26           |     1|
|63    |    pipeReg23       |InternalsBlock_27           |     1|
|64    |    pipeReg24       |InternalsBlock_28           |     1|
|65    |    pipeReg25       |InternalsBlock_29           |     1|
|66    |    pipeReg26       |InternalsBlock_30           |     1|
|67    |    pipeReg27       |InternalsBlock_31           |     1|
|68    |    pipeReg28       |InternalsBlock_32           |     1|
|69    |    pipeReg29       |InternalsBlock_33           |     1|
|70    |    pipeReg3        |InternalsBlock_34           |    64|
|71    |    pipeReg30       |InternalsBlock_35           |     1|
|72    |    pipeReg31       |InternalsBlock_36           |    33|
|73    |    pipeReg32       |InternalsBlock_37           |    65|
|74    |    pipeReg33       |InternalsBlock_38           |   239|
|75    |    pipeReg34       |InternalsBlock_39           |   318|
|76    |    pipeReg35       |InternalsBlock_40           |   379|
|77    |    pipeReg36       |InternalsBlock_41           |   477|
|78    |    pipeReg4        |InternalsBlock_42           |    65|
|79    |    pipeReg5        |InternalsBlock_43           |    65|
|80    |    pipeReg6        |InternalsBlock_44           |     1|
|81    |    pipeReg7        |InternalsBlock_45           |     1|
|82    |    pipeReg8        |InternalsBlock_46           |     1|
|83    |    pipeReg9        |InternalsBlock_47           |     1|
|84    |    uxNumer_sub     |sub_32b                     |     8|
|85    |    ux_add          |add_32b                     |     8|
|86    |    uyNumer_add     |add_32b_48                  |    40|
|87    |    uy_add          |add_32b_49                  |     8|
|88    |    uz_sub          |sub_32b_50                  |     8|
|89    |  squareRoot1_6     |Sqrt_64b                    | 12666|
+------+--------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:36 . Memory (MB): peak = 1904.410 ; gain = 429.770 ; free physical = 241754 ; free virtual = 310346
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 758 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:09 ; elapsed = 00:01:40 . Memory (MB): peak = 1908.316 ; gain = 433.676 ; free physical = 243968 ; free virtual = 312560
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:40 . Memory (MB): peak = 1908.316 ; gain = 433.676 ; free physical = 243968 ; free virtual = 312556
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4209 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1987.574 ; gain = 0.000 ; free physical = 243908 ; free virtual = 312495
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
408 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:47 . Memory (MB): peak = 1987.574 ; gain = 513.031 ; free physical = 243982 ; free virtual = 312570
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2584.230 ; gain = 596.656 ; free physical = 244918 ; free virtual = 313504
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2584.230 ; gain = 0.000 ; free physical = 244925 ; free virtual = 313511
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2608.242 ; gain = 0.000 ; free physical = 244807 ; free virtual = 313428
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2608.250 ; gain = 24.020 ; free physical = 243357 ; free virtual = 311963
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2645.770 ; gain = 37.520 ; free physical = 242904 ; free virtual = 311501
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2805.324 ; gain = 0.004 ; free physical = 242416 ; free virtual = 311013

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 5e2103a9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2805.324 ; gain = 0.000 ; free physical = 242421 ; free virtual = 311018

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 147603809

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2805.324 ; gain = 0.000 ; free physical = 242554 ; free virtual = 311151
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 65 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: a85e46b3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2805.324 ; gain = 0.000 ; free physical = 242557 ; free virtual = 311155
INFO: [Opt 31-389] Phase Constant propagation created 9 cells and removed 10 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d357ffac

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2805.324 ; gain = 0.000 ; free physical = 242545 ; free virtual = 311142
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d357ffac

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2805.324 ; gain = 0.000 ; free physical = 242555 ; free virtual = 311152
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: f0f0194a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2805.324 ; gain = 0.000 ; free physical = 242525 ; free virtual = 311122
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f0f0194a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2805.324 ; gain = 0.000 ; free physical = 242520 ; free virtual = 311117
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              65  |                                              0  |
|  Constant propagation         |               9  |              10  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2805.324 ; gain = 0.000 ; free physical = 242514 ; free virtual = 311111
Ending Logic Optimization Task | Checksum: f0f0194a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2805.324 ; gain = 0.000 ; free physical = 242506 ; free virtual = 311103

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f0f0194a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2805.324 ; gain = 0.000 ; free physical = 242520 ; free virtual = 311117

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f0f0194a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.324 ; gain = 0.000 ; free physical = 242516 ; free virtual = 311113

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2805.324 ; gain = 0.000 ; free physical = 242515 ; free virtual = 311112
Ending Netlist Obfuscation Task | Checksum: f0f0194a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2805.324 ; gain = 0.000 ; free physical = 242510 ; free virtual = 311107
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2805.324 ; gain = 0.004 ; free physical = 242504 ; free virtual = 311102
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: f0f0194a
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module ScattererReflectorWrapper ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.983 | TNS=-14097.522 |
PSMgr Creation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3016.574 ; gain = 49.516 ; free physical = 242068 ; free virtual = 310665
Pre-processing: Time (s): cpu = 00:00:22 ; elapsed = 00:00:04 . Memory (MB): peak = 3242.441 ; gain = 275.383 ; free physical = 241932 ; free virtual = 310530
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3242.441 ; gain = 0.000 ; free physical = 241882 ; free virtual = 310480
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3298.465 ; gain = 56.023 ; free physical = 242790 ; free virtual = 311387
Power optimization passes: Time (s): cpu = 00:00:46 ; elapsed = 00:00:23 . Memory (MB): peak = 3298.465 ; gain = 331.406 ; free physical = 242778 ; free virtual = 311375

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243194 ; free virtual = 311792


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design ScattererReflectorWrapper ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 1 accepted clusters 1

Number of Slice Registers augmented: 0 newly gated: 11 Total: 5038
Number of SRLs augmented: 0  newly gated: 0 Total: 151
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/11 RAMS dropped: 0/0 Clusters dropped: 0/1 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 3ccf1eea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243051 ; free virtual = 311671
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 3ccf1eea
Power optimization: Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 3298.465 ; gain = 493.141 ; free physical = 243179 ; free virtual = 311802
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 18849048 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 488f7bd5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243213 ; free virtual = 311862
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 488f7bd5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243205 ; free virtual = 311863
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 488f7bd5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243199 ; free virtual = 311857
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 488f7bd5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243203 ; free virtual = 311861
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 488f7bd5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243201 ; free virtual = 311859

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243201 ; free virtual = 311859
Ending Netlist Obfuscation Task | Checksum: 488f7bd5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243200 ; free virtual = 311859
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:31 . Memory (MB): peak = 3298.465 ; gain = 493.141 ; free physical = 243200 ; free virtual = 311859
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243190 ; free virtual = 311850
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2aa57622

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243188 ; free virtual = 311849
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 244310 ; free virtual = 312969

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 01533f5e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 244233 ; free virtual = 312888

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 0b5da582

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243983 ; free virtual = 312593

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 0b5da582

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243989 ; free virtual = 312599
Phase 1 Placer Initialization | Checksum: 0b5da582

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243988 ; free virtual = 312598

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 188b1a3b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243770 ; free virtual = 312380

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net divide1_16/div_temp/B[0] could not be optimized because driver divide1_16/div_temp/c_tmp1_i_32__11 could not be replicated
INFO: [Physopt 32-46] Identified 3 candidate nets for critical-cell optimization.
INFO: found LUTFF LUTNM combined shapes, remove all shapes associated with the instance.
INFO: [Physopt 32-81] Processed net scatterer_0/pipeReg33/o_sintCosp_reg[31]_0[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net scatterer_0/pipeReg35/o_cost_reg[31]_0[0]. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 5 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 5 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 242583 ; free virtual = 311198
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 242584 ; free virtual = 311199

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            5  |              0  |                     2  |           0  |           1  |  00:00:01  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            5  |              0  |                     2  |           0  |           6  |  00:00:01  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 13d00ecae

Time (s): cpu = 00:01:56 ; elapsed = 00:01:01 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 242567 ; free virtual = 311182
Phase 2 Global Placement | Checksum: 1174605fd

Time (s): cpu = 00:01:59 ; elapsed = 00:01:02 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 242587 ; free virtual = 311202

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1174605fd

Time (s): cpu = 00:01:59 ; elapsed = 00:01:02 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 242586 ; free virtual = 311201

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21a862be5

Time (s): cpu = 00:02:17 ; elapsed = 00:01:14 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 242467 ; free virtual = 311082

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 205d277b2

Time (s): cpu = 00:02:18 ; elapsed = 00:01:14 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 242447 ; free virtual = 311062

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1dc5e4976

Time (s): cpu = 00:02:18 ; elapsed = 00:01:15 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 242443 ; free virtual = 311058

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1b23734aa

Time (s): cpu = 00:02:27 ; elapsed = 00:01:20 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243614 ; free virtual = 312228

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: ce22432e

Time (s): cpu = 00:02:37 ; elapsed = 00:01:29 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243412 ; free virtual = 312026

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 843b2f76

Time (s): cpu = 00:02:39 ; elapsed = 00:01:31 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243344 ; free virtual = 311958

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: d8a4f21d

Time (s): cpu = 00:02:39 ; elapsed = 00:01:32 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243336 ; free virtual = 311950

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1af1792c0

Time (s): cpu = 00:02:48 ; elapsed = 00:01:37 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243193 ; free virtual = 311808
Phase 3 Detail Placement | Checksum: 1af1792c0

Time (s): cpu = 00:02:49 ; elapsed = 00:01:37 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243158 ; free virtual = 311778

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2078351c2

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 2078351c2

Time (s): cpu = 00:03:00 ; elapsed = 00:01:41 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243187 ; free virtual = 311807
INFO: [Place 30-746] Post Placement Timing Summary WNS=-23.778. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f0754aaf

Time (s): cpu = 00:03:25 ; elapsed = 00:01:58 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243932 ; free virtual = 312622
Phase 4.1 Post Commit Optimization | Checksum: 1f0754aaf

Time (s): cpu = 00:03:26 ; elapsed = 00:01:58 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243927 ; free virtual = 312614

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f0754aaf

Time (s): cpu = 00:03:26 ; elapsed = 00:01:58 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243980 ; free virtual = 312607

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f0754aaf

Time (s): cpu = 00:03:26 ; elapsed = 00:01:59 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243974 ; free virtual = 312602

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243972 ; free virtual = 312600
Phase 4.4 Final Placement Cleanup | Checksum: 180ed6782

Time (s): cpu = 00:03:27 ; elapsed = 00:01:59 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243965 ; free virtual = 312593
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 180ed6782

Time (s): cpu = 00:03:27 ; elapsed = 00:01:59 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243959 ; free virtual = 312587
Ending Placer Task | Checksum: 929e2e84

Time (s): cpu = 00:03:27 ; elapsed = 00:01:59 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243939 ; free virtual = 312567
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:31 ; elapsed = 00:02:04 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243936 ; free virtual = 312564
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243875 ; free virtual = 312503

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.778 | TNS=-16253.827 |
Phase 1 Physical Synthesis Initialization | Checksum: 109ae192a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243731 ; free virtual = 312359
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.778 | TNS=-16253.827 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 25 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net squareRoot1_6/res[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net multiplier2_36/i_hit36_pipeWrapper_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide1_16/div_temp/scatterer_0/div_overflow__14 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net multiplier2_36/o_uyQuotient[30]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net squareRoot1_6/one__7_q__0[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net squareRoot1_6/one__7_q__0[4]. Replicated 1 times.
INFO: [Physopt 32-572] Net multiplier1_36/o_uxQuotient[30]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net multiplier2_36/prod2_36[62] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net multiplier2_36/prod2_36[60] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net multiplier2_36/o_uyQuotient[30]_i_3_n_0. Net driver multiplier2_36/o_uyQuotient[30]_i_3 was replaced.
INFO: [Physopt 32-81] Processed net multiplier2_36/o_uyQuotient[30]_i_4_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net multiplier2_36/prod2_36[61] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net multiplier1_36/prod1_36[62] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net multiplier2_36/o_uyQuotient[30]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net multiplier1_36/o_uxQuotient[30]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-76] Pass 2. Identified 9 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net squareRoot1_6/res[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide1_16/div_temp/scatterer_0/div_overflow__14 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net multiplier2_36/o_uyQuotient[30]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net multiplier2_36/prod2_36[62]. Replicated 1 times.
INFO: [Physopt 32-572] Net multiplier2_36/o_uyQuotient[30]_i_4_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net multiplier2_36/i_hit36_pipeWrapper_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net squareRoot1_6/one__7_q__0[4]. Replicated 1 times.
INFO: [Physopt 32-572] Net multiplier2_36/o_uyQuotient[30]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net multiplier2_36/prod2_36[60] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-76] Pass 3. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net multiplier2_36/o_uyQuotient[30]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net multiplier2_36/prod2_36[61] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 6 nets. Created 5 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 6 nets or cells. Created 5 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.720 | TNS=-16251.648 |
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243291 ; free virtual = 311921
Phase 2 Fanout Optimization | Checksum: da35010e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:15 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243289 ; free virtual = 311919

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net squareRoot1_6/res[31].  Did not re-place instance squareRoot1_6/denom0[31]_i_1
INFO: [Physopt 32-662] Processed net divide1_16/div_temp/scatterer_0/div_overflow__14.  Did not re-place instance divide1_16/div_temp/c_tmp1_i_75
INFO: [Physopt 32-662] Processed net multiplier2_36/o_uyQuotient[30]_i_6_n_0.  Did not re-place instance multiplier2_36/o_uyQuotient[30]_i_6
INFO: [Physopt 32-662] Processed net squareRoot1_6/res__7_q[1].  Did not re-place instance squareRoot1_6/res__7_q_reg[1]
INFO: [Physopt 32-662] Processed net divide1_16/div_temp/op1_36_2_scatterer[2].  Did not re-place instance divide1_16/div_temp/c_tmp1_i_70__2
INFO: [Physopt 32-662] Processed net divide1_16/div_temp/B[16].  Did not re-place instance divide1_16/div_temp/c_tmp1_i_16__0
INFO: [Physopt 32-662] Processed net multiplier2_36/prod2_36[57].  Did not re-place instance multiplier2_36/o_uyQuotient[30]_i_9
INFO: [Physopt 32-662] Processed net divide1_16/div_temp/c_tmp1_i_172_n_0.  Did not re-place instance divide1_16/div_temp/c_tmp1_i_172
INFO: [Physopt 32-662] Processed net divide1_16/div_temp/c_tmp1_i_243_n_0.  Did not re-place instance divide1_16/div_temp/c_tmp1_i_243
INFO: [Physopt 32-662] Processed net divide1_16/div_temp/c_tmp1_i_69__1_n_0.  Did not re-place instance divide1_16/div_temp/c_tmp1_i_69__1
INFO: [Physopt 32-662] Processed net divide1_16/div_temp/quot1_16[59].  Did not re-place instance divide1_16/div_temp/c_tmp1_i_259
INFO: [Physopt 32-662] Processed net multiplier2_36/D[11].  Did not re-place instance multiplier2_36/o_uyQuotient[11]_i_1
INFO: [Physopt 32-662] Processed net multiplier2_36/i__carry_i_3__3_n_0.  Did not re-place instance multiplier2_36/i__carry_i_3__3
INFO: [Physopt 32-662] Processed net multiplier2_36/o_uyQuotient[30]_i_22_n_0.  Did not re-place instance multiplier2_36/o_uyQuotient[30]_i_22
INFO: [Physopt 32-662] Processed net multiplier2_36/o_uyQuotient[30]_i_27_n_0.  Did not re-place instance multiplier2_36/o_uyQuotient[30]_i_27
INFO: [Physopt 32-662] Processed net multiplier2_36/o_uy_transmitted[27]_i_7_n_0.  Did not re-place instance multiplier2_36/o_uy_transmitted[27]_i_7
INFO: [Physopt 32-662] Processed net squareRoot1_6/denom0[31]_i_19_n_0.  Did not re-place instance squareRoot1_6/denom0[31]_i_19
INFO: [Physopt 32-662] Processed net squareRoot1_6/denom0[31]_i_6_n_0.  Did not re-place instance squareRoot1_6/denom0[31]_i_6
INFO: [Physopt 32-662] Processed net squareRoot1_6/op__11_q[63]_i_100_n_0.  Did not re-place instance squareRoot1_6/op__11_q[63]_i_100
INFO: [Physopt 32-662] Processed net squareRoot1_6/op__11_q[63]_i_36_n_0.  Did not re-place instance squareRoot1_6/op__11_q[63]_i_36
INFO: [Physopt 32-662] Processed net squareRoot1_6/op__11_q[63]_i_81_n_0.  Did not re-place instance squareRoot1_6/op__11_q[63]_i_81
INFO: [Physopt 32-662] Processed net squareRoot1_6/res__11_q[3]_i_10_n_0.  Did not re-place instance squareRoot1_6/res__11_q[3]_i_10
INFO: [Physopt 32-662] Processed net squareRoot1_6/res__11_q[3]_i_12_n_0.  Did not re-place instance squareRoot1_6/res__11_q[3]_i_12
INFO: [Physopt 32-662] Processed net squareRoot1_6/res__11_q[3]_i_7_n_0.  Did not re-place instance squareRoot1_6/res__11_q[3]_i_7
INFO: [Physopt 32-662] Processed net scatterer_0/pipeReg36/o_uyQuotient[11].  Did not re-place instance scatterer_0/pipeReg36/o_uyQuotient_reg[11]
INFO: [Physopt 32-662] Processed net multiplier2_36/o_uy_transmitted[23]_i_7_n_0.  Did not re-place instance multiplier2_36/o_uy_transmitted[23]_i_7
INFO: [Physopt 32-662] Processed net squareRoot1_6/res__7_q[5].  Did not re-place instance squareRoot1_6/res__7_q_reg[5]
INFO: [Physopt 32-662] Processed net squareRoot1_6/res__11_q[7]_i_10_n_0.  Did not re-place instance squareRoot1_6/res__11_q[7]_i_10
INFO: [Physopt 32-662] Processed net squareRoot1_6/res__7_q[4].  Did not re-place instance squareRoot1_6/res__7_q_reg[4]
INFO: [Physopt 32-662] Processed net squareRoot1_6/op__11_q[63]_i_488_n_0.  Did not re-place instance squareRoot1_6/op__11_q[63]_i_488
INFO: [Physopt 32-662] Processed net multiplier2_36/D[15].  Did not re-place instance multiplier2_36/o_uyQuotient[15]_i_1
INFO: [Physopt 32-662] Processed net multiplier2_36/o_uyQuotient[30]_i_26_n_0.  Did not re-place instance multiplier2_36/o_uyQuotient[30]_i_26
INFO: [Physopt 32-662] Processed net scatterer_0/pipeReg36/o_uyQuotient[15].  Did not re-place instance scatterer_0/pipeReg36/o_uyQuotient_reg[15]
INFO: [Physopt 32-662] Processed net multiplier2_36/o_uyQuotient[29]_i_7_n_0.  Did not re-place instance multiplier2_36/o_uyQuotient[29]_i_7
INFO: [Physopt 32-662] Processed net multiplier2_36/o_uy_transmitted[27]_i_6_n_0.  Did not re-place instance multiplier2_36/o_uy_transmitted[27]_i_6
INFO: [Physopt 32-662] Processed net squareRoot1_6/op__11_q[63]_i_98_n_0.  Did not re-place instance squareRoot1_6/op__11_q[63]_i_98
INFO: [Physopt 32-662] Processed net multiplier2_36/o_uyQuotient[25]_i_7_n_0.  Did not re-place instance multiplier2_36/o_uyQuotient[25]_i_7
INFO: [Physopt 32-662] Processed net multiplier2_36/o_uy_transmitted[23]_i_6_n_0.  Did not re-place instance multiplier2_36/o_uy_transmitted[23]_i_6
INFO: [Physopt 32-662] Processed net multiplier2_36/o_uyQuotient[21]_i_7_n_0.  Did not re-place instance multiplier2_36/o_uyQuotient[21]_i_7
INFO: [Physopt 32-662] Processed net multiplier2_36/o_uyQuotient[30]_i_25_n_0.  Did not re-place instance multiplier2_36/o_uyQuotient[30]_i_25
INFO: [Physopt 32-662] Processed net multiplier2_36/o_uyQuotient[17]_i_7_n_0.  Did not re-place instance multiplier2_36/o_uyQuotient[17]_i_7
INFO: [Physopt 32-662] Processed net multiplier2_36/o_uyQuotient[29]_i_6_n_0.  Did not re-place instance multiplier2_36/o_uyQuotient[29]_i_6
INFO: [Physopt 32-662] Processed net squareRoot1_6/res__11_q[7]_i_7_n_0.  Did not re-place instance squareRoot1_6/res__11_q[7]_i_7
INFO: [Physopt 32-662] Processed net multiplier2_36/o_uyQuotient[25]_i_6_n_0.  Did not re-place instance multiplier2_36/o_uyQuotient[25]_i_6
INFO: [Physopt 32-662] Processed net squareRoot1_6/op__11_q[63]_i_96_n_0.  Did not re-place instance squareRoot1_6/op__11_q[63]_i_96
INFO: [Physopt 32-662] Processed net multiplier2_36/o_uyQuotient[21]_i_6_n_0.  Did not re-place instance multiplier2_36/o_uyQuotient[21]_i_6
INFO: [Physopt 32-662] Processed net multiplier2_36/o_uyQuotient[17]_i_6_n_0.  Did not re-place instance multiplier2_36/o_uyQuotient[17]_i_6
INFO: [Physopt 32-662] Processed net multiplier2_36/D[5].  Did not re-place instance multiplier2_36/o_uyQuotient[5]_i_1
INFO: [Physopt 32-662] Processed net multiplier2_36/o_uyQuotient[13]_i_7_n_0.  Did not re-place instance multiplier2_36/o_uyQuotient[13]_i_7
INFO: [Physopt 32-662] Processed net scatterer_0/pipeReg36/o_uyQuotient[5].  Did not re-place instance scatterer_0/pipeReg36/o_uyQuotient_reg[5]
INFO: [Physopt 32-662] Processed net multiplier2_36/D[24].  Did not re-place instance multiplier2_36/o_uyQuotient[24]_i_1
INFO: [Physopt 32-662] Processed net scatterer_0/pipeReg36/o_uyQuotient[24].  Did not re-place instance scatterer_0/pipeReg36/o_uyQuotient_reg[24]
INFO: [Physopt 32-662] Processed net squareRoot1_6/op__11_q[63]_i_289_n_0.  Did not re-place instance squareRoot1_6/op__11_q[63]_i_289
INFO: [Physopt 32-662] Processed net multiplier2_36/i_hit36_pipeWrapper_0[0].  Did not re-place instance multiplier2_36/o_uyQuotient[31]_i_1
INFO: [Physopt 32-662] Processed net multiplier2_36/o_uyQuotient[9]_i_7_n_0.  Did not re-place instance multiplier2_36/o_uyQuotient[9]_i_7
INFO: [Physopt 32-662] Processed net multiplier2_36/o_uy_transmitted[30]_i_10_n_0.  Did not re-place instance multiplier2_36/o_uy_transmitted[30]_i_10
INFO: [Physopt 32-662] Processed net multiplier2_36/D[6].  Did not re-place instance multiplier2_36/o_uyQuotient[6]_i_1
INFO: [Physopt 32-662] Processed net scatterer_0/pipeReg36/o_uyQuotient[6].  Did not re-place instance scatterer_0/pipeReg36/o_uyQuotient_reg[6]
INFO: [Physopt 32-662] Processed net multiplier2_36/D[30].  Did not re-place instance multiplier2_36/o_uyQuotient[30]_i_1
INFO: [Physopt 32-662] Processed net squareRoot1_6/op__11_q[63]_i_94_n_0.  Did not re-place instance squareRoot1_6/op__11_q[63]_i_94
INFO: [Physopt 32-662] Processed net scatterer_0/pipeReg36/o_uyQuotient[30].  Did not re-place instance scatterer_0/pipeReg36/o_uyQuotient_reg[30]
INFO: [Physopt 32-662] Processed net divide1_16/div_temp/op1_36_2_scatterer[1].  Did not re-place instance divide1_16/div_temp/c_tmp1_i_72__0
INFO: [Physopt 32-662] Processed net divide1_16/div_temp/c_tmp1_i_70__0_n_0.  Did not re-place instance divide1_16/div_temp/c_tmp1_i_70__0
INFO: [Physopt 32-662] Processed net multiplier2_36/D[8].  Did not re-place instance multiplier2_36/o_uyQuotient[8]_i_1
INFO: [Physopt 32-662] Processed net squareRoot1_6/op__11_q[63]_i_126_n_0.  Did not re-place instance squareRoot1_6/op__11_q[63]_i_126
INFO: [Physopt 32-662] Processed net scatterer_0/pipeReg36/o_uyQuotient[8].  Did not re-place instance scatterer_0/pipeReg36/o_uyQuotient_reg[8]
INFO: [Physopt 32-662] Processed net multiplier2_36/o_uyQuotient[13]_i_6_n_0.  Did not re-place instance multiplier2_36/o_uyQuotient[13]_i_6
INFO: [Physopt 32-662] Processed net multiplier2_36/o_uyQuotient[30]_i_4_n_0_repN.  Did not re-place instance multiplier2_36/o_uyQuotient[30]_i_4_replica
INFO: [Physopt 32-662] Processed net multiplier2_36/D[9].  Did not re-place instance multiplier2_36/o_uyQuotient[9]_i_1
INFO: [Physopt 32-662] Processed net scatterer_0/pipeReg36/o_uyQuotient[9].  Did not re-place instance scatterer_0/pipeReg36/o_uyQuotient_reg[9]
INFO: [Physopt 32-662] Processed net multiplier2_36/o_uyQuotient[9]_i_6_n_0.  Did not re-place instance multiplier2_36/o_uyQuotient[9]_i_6
INFO: [Physopt 32-662] Processed net multiplier2_36/o_uy_transmitted[30]_i_9_n_0.  Did not re-place instance multiplier2_36/o_uy_transmitted[30]_i_9
INFO: [Physopt 32-662] Processed net squareRoot1_6/op__11_q[63]_i_37_n_0.  Did not re-place instance squareRoot1_6/op__11_q[63]_i_37
INFO: [Physopt 32-662] Processed net multiplier2_36/D[18].  Did not re-place instance multiplier2_36/o_uyQuotient[18]_i_1
INFO: [Physopt 32-662] Processed net scatterer_0/pipeReg36/o_uyQuotient[18].  Did not re-place instance scatterer_0/pipeReg36/o_uyQuotient_reg[18]
INFO: [Physopt 32-662] Processed net multiplier2_36/o_uy_transmitted[27]_i_4_n_0.  Did not re-place instance multiplier2_36/o_uy_transmitted[27]_i_4
INFO: [Physopt 32-662] Processed net squareRoot1_6/op__11_q[63]_i_32_n_0.  Did not re-place instance squareRoot1_6/op__11_q[63]_i_32
INFO: [Physopt 32-662] Processed net squareRoot1_6/res__7_q[0].  Did not re-place instance squareRoot1_6/res__7_q_reg[0]
INFO: [Physopt 32-662] Processed net multiplier2_36/o_uy_transmitted[23]_i_4_n_0.  Did not re-place instance multiplier2_36/o_uy_transmitted[23]_i_4
INFO: [Physopt 32-662] Processed net squareRoot1_6/op__11_q[63]_i_490_n_0.  Did not re-place instance squareRoot1_6/op__11_q[63]_i_490
INFO: [Physopt 32-662] Processed net multiplier2_36/o_uyQuotient[30]_i_23_n_0.  Did not re-place instance multiplier2_36/o_uyQuotient[30]_i_23
INFO: [Physopt 32-662] Processed net multiplier2_36/D[20].  Did not re-place instance multiplier2_36/o_uyQuotient[20]_i_1
INFO: [Physopt 32-662] Processed net scatterer_0/pipeReg36/o_uyQuotient[20].  Did not re-place instance scatterer_0/pipeReg36/o_uyQuotient_reg[20]
INFO: [Physopt 32-662] Processed net multiplier2_36/D[0].  Did not re-place instance multiplier2_36/o_uyQuotient[0]_i_1
INFO: [Physopt 32-662] Processed net scatterer_0/pipeReg36/o_uyQuotient[0].  Did not re-place instance scatterer_0/pipeReg36/o_uyQuotient_reg[0]
INFO: [Physopt 32-662] Processed net multiplier2_36/D[21].  Did not re-place instance multiplier2_36/o_uyQuotient[21]_i_1
INFO: [Physopt 32-662] Processed net multiplier2_36/o_uyQuotient[29]_i_4_n_0.  Did not re-place instance multiplier2_36/o_uyQuotient[29]_i_4
INFO: [Physopt 32-662] Processed net scatterer_0/pipeReg36/o_uyQuotient[21].  Did not re-place instance scatterer_0/pipeReg36/o_uyQuotient_reg[21]
INFO: [Physopt 32-662] Processed net multiplier2_36/D[12].  Did not re-place instance multiplier2_36/o_uyQuotient[12]_i_1
INFO: [Physopt 32-662] Processed net multiplier2_36/D[7].  Did not re-place instance multiplier2_36/o_uyQuotient[7]_i_1
INFO: [Physopt 32-662] Processed net scatterer_0/pipeReg36/o_uyQuotient[12].  Did not re-place instance scatterer_0/pipeReg36/o_uyQuotient_reg[12]
INFO: [Physopt 32-662] Processed net scatterer_0/pipeReg36/o_uyQuotient[7].  Did not re-place instance scatterer_0/pipeReg36/o_uyQuotient_reg[7]
INFO: [Physopt 32-662] Processed net multiplier2_36/o_uyQuotient[25]_i_4_n_0.  Did not re-place instance multiplier2_36/o_uyQuotient[25]_i_4
INFO: [Physopt 32-662] Processed net multiplier2_36/D[23].  Did not re-place instance multiplier2_36/o_uyQuotient[23]_i_1
INFO: [Physopt 32-662] Processed net multiplier2_36/o_uyQuotient[21]_i_4_n_0.  Did not re-place instance multiplier2_36/o_uyQuotient[21]_i_4
INFO: [Physopt 32-662] Processed net scatterer_0/pipeReg36/o_uyQuotient[23].  Did not re-place instance scatterer_0/pipeReg36/o_uyQuotient_reg[23]
INFO: [Physopt 32-662] Processed net multiplier2_36/D[2].  Did not re-place instance multiplier2_36/o_uyQuotient[2]_i_1
INFO: [Physopt 32-662] Processed net squareRoot1_6/op__11_q[63]_i_33_n_0.  Did not re-place instance squareRoot1_6/op__11_q[63]_i_33
INFO: [Physopt 32-662] Processed net scatterer_0/pipeReg36/o_uyQuotient[2].  Did not re-place instance scatterer_0/pipeReg36/o_uyQuotient_reg[2]
INFO: [Physopt 32-662] Processed net multiplier2_36/D[14].  Did not re-place instance multiplier2_36/o_uyQuotient[14]_i_1
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 244345 ; free virtual = 312974
Phase 3 Placement Based Optimization | Checksum: 1ad1e5fc5

Time (s): cpu = 00:00:59 ; elapsed = 00:00:19 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 244344 ; free virtual = 312973

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 23 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net divide1_16/div_temp/c_tmp1_i_243_n_0. Rewired (signal push) divide1_16/div_temp/quot1_16[59] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net divide1_16/div_temp/scatterer_0/div_overflow__14. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net divide1_16/div_temp/op1_36_2_scatterer[2]. Rewired (signal push) divide1_16/div_temp/scatterer_0/div_overflow__14 to 4 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net multiplier2_36/o_uyQuotient[30]_i_27_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net divide1_16/div_temp/op1_36_2_scatterer[1]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net multiplier1_36/o_uxQuotient[30]_i_16_n_0. Rewired (signal push) multiplier1_36/prod1_36[57] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net divide1_16/div_temp/op1_36_2_scatterer[6]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net divide1_16/div_temp/op1_36_2_scatterer[4]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net divide1_16/div_temp/op1_36_2_scatterer[5]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net divide1_16/div_temp/op1_36_2_scatterer[3]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net divide1_16/div_temp/op1_36_2_scatterer[8]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net divide1_16/div_temp/op1_36_2_scatterer[10]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net divide1_16/div_temp/op1_36_2_scatterer[14]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net divide1_16/div_temp/op1_36_2_scatterer[9]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net divide1_16/div_temp/op1_36_2_scatterer[11]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net divide1_16/div_temp/op1_36_2_scatterer[7]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net divide1_16/div_temp/op1_36_2_scatterer[13]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net divide1_16/div_temp/op1_36_2_scatterer[12]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net divide1_16/div_temp/op1_36_2_scatterer[16]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net multiplier2_36/o_uyQuotient[30]_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net divide1_16/div_temp/op1_36_2_scatterer[15]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net divide1_16/div_temp/quo18_q_reg[63]_0[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net divide1_16/div_temp/op1_36_2_scatterer[18]. Rewiring did not optimize the net.
INFO: [Physopt 32-77] Pass 2. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-134] Processed net divide1_16/div_temp/scatterer_0/div_overflow__14. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 3 nets. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 245938 ; free virtual = 314489
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.683 | TNS=-16249.183 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 245938 ; free virtual = 314489
Phase 4 Rewire | Checksum: 1a03b604b

Time (s): cpu = 00:01:11 ; elapsed = 00:00:24 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 245936 ; free virtual = 314486

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 100 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net squareRoot1_6/res__7_q[1]. Replicated 3 times.
INFO: [Physopt 32-572] Net divide1_16/div_temp/op1_36_2_scatterer[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide1_16/div_temp/B[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net multiplier2_36/prod2_36[57] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net squareRoot1_6/res__7_q[5]. Replicated 3 times.
INFO: [Physopt 32-572] Net squareRoot1_6/res__7_q[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide1_16/div_temp/op1_36_2_scatterer[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net squareRoot1_6/res__7_q[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide1_16/div_temp/B[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide1_16/div_temp/op1_36_2_scatterer[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide1_16/div_temp/op1_36_2_scatterer[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide1_16/div_temp/B[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide1_16/div_temp/op1_36_2_scatterer[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net multiplier2_36/prod2_36[56] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net squareRoot1_6/one__7_q__0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net squareRoot1_6/res__7_q[9]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net squareRoot1_6/res__7_q[8]. Replicated 2 times.
INFO: [Physopt 32-572] Net squareRoot1_6/one__7_q__0[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide1_16/div_temp/B[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net squareRoot1_6/one__7_q__0[2]_repN. Replicated 2 times.
INFO: [Physopt 32-81] Processed net squareRoot1_6/res__7_q[7]. Replicated 3 times.
INFO: [Physopt 32-572] Net divide1_16/div_temp/c_tmp1_i_145__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide1_16/div_temp/B[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net multiplier2_36/prod2_36[49] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net squareRoot1_6/res__7_q[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide1_16/div_temp/op1_36_2_scatterer[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net squareRoot1_6/one__7_q[6]. Replicated 6 times.
INFO: [Physopt 32-572] Net divide1_16/div_temp/op1_36_2_scatterer[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net squareRoot1_6/res__7_q[11]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net squareRoot1_6/one__7_q[12]. Replicated 5 times.
INFO: [Physopt 32-572] Net divide1_16/div_temp/b_tmp[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net squareRoot1_6/res__7_q[20]. Replicated 4 times.
INFO: [Physopt 32-572] Net divide1_16/div_temp/B[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net squareRoot1_6/res__7_q[10]. Replicated 3 times.
INFO: [Physopt 32-572] Net divide1_16/div_temp/B[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide1_16/div_temp/op1_36_2_scatterer[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide1_16/div_temp/op1_36_2_scatterer[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide1_16/div_temp/B[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide1_16/div_temp/op1_36_2_scatterer[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide1_16/div_temp/op1_36_2_scatterer[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide1_16/div_temp/B[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net squareRoot1_6/res__7_q[3]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net multiplier1_36/prod1_36[54]. Net driver multiplier1_36/o_ux_transmitted[25]_i_2 was replaced.
INFO: [Physopt 32-81] Processed net squareRoot1_6/res__7_q[14]. Replicated 3 times.
INFO: [Physopt 32-572] Net squareRoot1_6/res__7_q[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide1_16/div_temp/op1_36_2_scatterer[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide1_16/div_temp/B[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net squareRoot1_6/one__7_q[8]. Replicated 3 times.
INFO: [Physopt 32-572] Net divide1_16/div_temp/B[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide1_16/div_temp/b_tmp[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net multiplier2_36/prod2_36[46] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net squareRoot1_6/res__7_q[21]. Replicated 3 times.
INFO: [Physopt 32-572] Net squareRoot1_6/res__7_q[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide1_16/div_temp/op1_36_2_scatterer[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide1_16/div_temp/b_tmp[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net multiplier2_36/prod2_36[51] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net squareRoot1_6/res__7_q[15]. Replicated 1 times.
INFO: [Physopt 32-572] Net divide1_16/div_temp/B[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide1_16/div_temp/b_tmp[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net multiplier2_36/prod2_36[52] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net multiplier1_36/prod1_36[51]. Net driver multiplier1_36/o_ux_transmitted[22]_i_2 was replaced.
INFO: [Physopt 32-572] Net divide1_16/div_temp/op1_36_2_scatterer[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net multiplier2_36/prod2_36[54] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net multiplier1_36/prod1_36[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net multiplier2_36/prod2_36[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net squareRoot1_6/res__7_q[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net squareRoot1_6/one__7_q[10]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net squareRoot1_6/res__7_q[13]. Replicated 3 times.
INFO: [Physopt 32-572] Net divide1_16/div_temp/b_tmp[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net squareRoot1_6/res__7_q[17]. Replicated 1 times.
INFO: [Physopt 32-572] Net multiplier1_36/prod1_36[57] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net squareRoot1_6/res__7_q[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net multiplier1_36/prod1_36[56] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net multiplier1_36/prod1_36[46] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net multiplier2_36/prod2_36[58] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net squareRoot1_6/res__3_q[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net squareRoot1_6/one__7_q[18]. Replicated 4 times.
INFO: [Physopt 32-572] Net divide1_16/div_temp/b_tmp[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide1_16/div_temp/b_tmp[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide1_16/div_temp/b_tmp[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net squareRoot1_6/res__7_q[25]. Replicated 3 times.
INFO: [Physopt 32-572] Net divide1_16/div_temp/b_tmp[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide1_16/div_temp/op1_36_2_scatterer[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net squareRoot1_6/one__7_q[14]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net squareRoot1_6/res__7_q[24]. Replicated 4 times.
INFO: [Physopt 32-572] Net multiplier1_36/prod1_36[55] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net squareRoot1_6/res__11_q[0]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net multiplier1_36/prod1_36[48]. Net driver multiplier1_36/o_ux_transmitted[19]_i_2 was replaced.
INFO: [Physopt 32-81] Processed net squareRoot1_6/res__7_q[28]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net squareRoot1_6/one__7_q[20]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net divide1_16/div_temp/b_tmp[4]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net multiplier1_36/prod1_36[50]. Net driver multiplier1_36/o_ux_transmitted[21]_i_2 was replaced.
INFO: [Physopt 32-572] Net divide1_16/div_temp/B[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net squareRoot1_6/res__11_q[5]. Replicated 3 times.
INFO: [Physopt 32-572] Net divide1_16/div_temp/b_tmp[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net squareRoot1_6/res__7_q[22]. Replicated 4 times.
INFO: [Physopt 32-572] Net multiplier1_36/prod1_36[58] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net divide1_16/div_temp/B[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net squareRoot1_6/one__7_q[16]. Replicated 2 times.
INFO: [Physopt 32-572] Net multiplier2_36/prod2_36[55] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 35 nets. Created 94 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 35 nets or cells. Created 94 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.678 | TNS=-16911.916 |
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243579 ; free virtual = 312136
Phase 5 Critical Cell Optimization | Checksum: 1ad521210

Time (s): cpu = 00:04:26 ; elapsed = 00:01:38 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243576 ; free virtual = 312132

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 1ad521210

Time (s): cpu = 00:04:26 ; elapsed = 00:01:38 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243578 ; free virtual = 312134

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 1ad521210

Time (s): cpu = 00:04:26 ; elapsed = 00:01:38 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243574 ; free virtual = 312130

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 1ad521210

Time (s): cpu = 00:04:26 ; elapsed = 00:01:38 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243570 ; free virtual = 312126

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 1ad521210

Time (s): cpu = 00:04:27 ; elapsed = 00:01:38 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243566 ; free virtual = 312122

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 20 nets.  Swapped 407 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 20 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 407 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.217 | TNS=-16839.258 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243608 ; free virtual = 312162
Phase 10 Critical Pin Optimization | Checksum: 1ad521210

Time (s): cpu = 00:04:29 ; elapsed = 00:01:39 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243673 ; free virtual = 312228

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 1ad521210

Time (s): cpu = 00:04:30 ; elapsed = 00:01:39 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 244713 ; free virtual = 313267

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 1ad521210

Time (s): cpu = 00:04:30 ; elapsed = 00:01:39 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 244701 ; free virtual = 313255
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 244700 ; free virtual = 313255
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-23.217 | TNS=-16839.258 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.058  |          2.179  |            5  |              0  |                     6  |           0  |           1  |  00:00:12  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:04  |
|  Rewire             |          0.037  |          2.465  |            0  |              0  |                     3  |           0  |           1  |  00:00:04  |
|  Critical Cell      |          0.005  |       -662.732  |           94  |              0  |                    35  |           0  |           1  |  00:01:14  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.461  |         72.658  |            0  |              0  |                    20  |           0  |           1  |  00:00:01  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.561  |       -585.431  |           99  |              0  |                    64  |           0  |          11  |  00:01:35  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 244711 ; free virtual = 313265
Ending Physical Synthesis Task | Checksum: 1198357e3

Time (s): cpu = 00:04:30 ; elapsed = 00:01:39 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 244696 ; free virtual = 313250
INFO: [Common 17-83] Releasing license: Implementation
290 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:04:40 ; elapsed = 00:01:42 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 244711 ; free virtual = 313266
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 244723 ; free virtual = 313278
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 244672 ; free virtual = 313236
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 244554 ; free virtual = 313150
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper/post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 245284 ; free virtual = 313845
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 244843 ; free virtual = 313413
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1808d571 ConstDB: 0 ShapeSum: 596fd729 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "i_uy32_pipeWrapper[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uy32_pipeWrapper[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uz32_pipeWrapper[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uz32_pipeWrapper[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_ux33_pipeWrapper[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_ux33_pipeWrapper[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uy35_pipeWrapper[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uy35_pipeWrapper[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sint[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sint[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uz1_pipeWrapper[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uz1_pipeWrapper[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uz35_pipeWrapper[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uz35_pipeWrapper[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_ux35_pipeWrapper[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_ux35_pipeWrapper[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uy33_pipeWrapper[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uy33_pipeWrapper[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_layer36_pipeWrapper[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_layer36_pipeWrapper[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_layer36_pipeWrapper[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_layer36_pipeWrapper[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_layer36_pipeWrapper[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_layer36_pipeWrapper[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "downCritAngle_4[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "downCritAngle_4[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "downCritAngle_1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "downCritAngle_1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "downCritAngle_0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "downCritAngle_0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "downCritAngle_3[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "downCritAngle_3[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "downCritAngle_2[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "downCritAngle_2[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "downCritAngle_4[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "downCritAngle_4[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "downCritAngle_1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "downCritAngle_1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "downCritAngle_0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "downCritAngle_0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "downCritAngle_3[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "downCritAngle_3[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "downCritAngle_2[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "downCritAngle_2[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "downCritAngle_4[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "downCritAngle_4[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "downCritAngle_1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "downCritAngle_1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "downCritAngle_0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "downCritAngle_0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "downCritAngle_3[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "downCritAngle_3[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "downCritAngle_2[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "downCritAngle_2[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "downCritAngle_4[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "downCritAngle_4[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "downCritAngle_1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "downCritAngle_1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "downCritAngle_0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "downCritAngle_0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "downCritAngle_3[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "downCritAngle_3[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "downCritAngle_2[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "downCritAngle_2[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "downCritAngle_0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "downCritAngle_0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "downCritAngle_3[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "downCritAngle_3[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "downCritAngle_2[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "downCritAngle_2[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "downCritAngle_4[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "downCritAngle_4[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "downCritAngle_1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "downCritAngle_1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clock" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "enable" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "enable". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sint[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sint[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sint[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sint[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sint[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sint[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_ux3_pipeWrapper[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_ux3_pipeWrapper[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_hit4_pipeWrapper" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_hit4_pipeWrapper". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_ux3_pipeWrapper[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_ux3_pipeWrapper[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_ux3_pipeWrapper[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_ux3_pipeWrapper[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uz3_pipeWrapper[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uz3_pipeWrapper[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uz3_pipeWrapper[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uz3_pipeWrapper[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uz3_pipeWrapper[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uz3_pipeWrapper[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uz3_pipeWrapper[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uz3_pipeWrapper[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uz3_pipeWrapper[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uz3_pipeWrapper[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uz3_pipeWrapper[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uz3_pipeWrapper[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uz3_pipeWrapper[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uz3_pipeWrapper[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_niOverNt_2_3[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_niOverNt_2_3[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_layer3_pipeWrapper[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_layer3_pipeWrapper[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_niOverNt_2_2[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_niOverNt_2_2[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_layer3_pipeWrapper[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_layer3_pipeWrapper[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_niOverNt_2_1[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_niOverNt_2_1[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "up_niOverNt_2_3[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "up_niOverNt_2_3[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "up_niOverNt_2_2[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "up_niOverNt_2_2[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "up_niOverNt_2_1[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "up_niOverNt_2_1[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_niOverNt_2_5[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_niOverNt_2_5[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_niOverNt_2_4[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_niOverNt_2_4[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "up_niOverNt_2_5[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "up_niOverNt_2_5[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "up_niOverNt_2_4[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "up_niOverNt_2_4[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_layer3_pipeWrapper[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_layer3_pipeWrapper[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_hit6_pipeWrapper" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_hit6_pipeWrapper". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sint[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sint[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sint[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sint[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sint[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sint[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sint[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sint[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_niOverNt_2_3[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_niOverNt_2_3[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_niOverNt_2_2[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_niOverNt_2_2[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_niOverNt_2_1[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_niOverNt_2_1[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "up_niOverNt_2_3[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "up_niOverNt_2_3[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "up_niOverNt_2_2[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "up_niOverNt_2_2[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "up_niOverNt_2_1[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "up_niOverNt_2_1[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_niOverNt_2_5[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_niOverNt_2_5[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_niOverNt_2_4[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_niOverNt_2_4[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "up_niOverNt_2_5[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "up_niOverNt_2_5[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "up_niOverNt_2_4[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "up_niOverNt_2_4[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uy33_pipeWrapper[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uy33_pipeWrapper[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uy33_pipeWrapper[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uy33_pipeWrapper[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uy33_pipeWrapper[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uy33_pipeWrapper[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sint[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sint[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sint[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sint[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sint[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sint[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uy33_pipeWrapper[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uy33_pipeWrapper[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uy33_pipeWrapper[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uy33_pipeWrapper[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_ux3_pipeWrapper[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_ux3_pipeWrapper[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sint[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sint[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sint[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sint[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sint[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sint[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sint[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sint[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sint[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sint[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sint[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sint[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sint[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sint[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sint[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sint[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sint[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sint[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sint[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sint[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 195ece010

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243684 ; free virtual = 312257
Post Restoration Checksum: NetGraph: beabad9b NumContArr: d7413275 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 195ece010

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243686 ; free virtual = 312258

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 195ece010

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243640 ; free virtual = 312212

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 195ece010

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243640 ; free virtual = 312212
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1dccfd9ce

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243587 ; free virtual = 312159
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-22.341| TNS=-15711.950| WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 100fb2b78

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243566 ; free virtual = 312138

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c643e16c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243488 ; free virtual = 312061

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4888
 Number of Nodes with overlaps = 1022
 Number of Nodes with overlaps = 332
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-25.683| TNS=-25994.682| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 23ef3d962

Time (s): cpu = 00:01:53 ; elapsed = 00:00:49 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243639 ; free virtual = 312228

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1381
 Number of Nodes with overlaps = 375
 Number of Nodes with overlaps = 115
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-25.738| TNS=-26009.809| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 169042ee0

Time (s): cpu = 00:02:19 ; elapsed = 00:01:02 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 244294 ; free virtual = 312868
Phase 4 Rip-up And Reroute | Checksum: 169042ee0

Time (s): cpu = 00:02:19 ; elapsed = 00:01:02 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 244322 ; free virtual = 312896

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 21488aebe

Time (s): cpu = 00:02:21 ; elapsed = 00:01:03 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 244323 ; free virtual = 312898
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-25.683| TNS=-25994.682| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 14189f111

Time (s): cpu = 00:02:22 ; elapsed = 00:01:03 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 244299 ; free virtual = 312874

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14189f111

Time (s): cpu = 00:02:23 ; elapsed = 00:01:04 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 244295 ; free virtual = 312869
Phase 5 Delay and Skew Optimization | Checksum: 14189f111

Time (s): cpu = 00:02:23 ; elapsed = 00:01:04 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 244284 ; free virtual = 312859

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e9202fc9

Time (s): cpu = 00:02:25 ; elapsed = 00:01:04 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 244146 ; free virtual = 312720
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-25.619| TNS=-25944.439| WHS=0.095  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e9202fc9

Time (s): cpu = 00:02:25 ; elapsed = 00:01:04 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 244222 ; free virtual = 312796
Phase 6 Post Hold Fix | Checksum: e9202fc9

Time (s): cpu = 00:02:25 ; elapsed = 00:01:05 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 244229 ; free virtual = 312804

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 11.0676 %
  Global Horizontal Routing Utilization  = 13.2366 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 87.3874%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X59Y124 -> INT_R_X59Y124
South Dir 1x1 Area, Max Cong = 81.982%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 83.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X61Y133 -> INT_R_X61Y133

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 179716e3b

Time (s): cpu = 00:02:25 ; elapsed = 00:01:05 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 244228 ; free virtual = 312802

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 179716e3b

Time (s): cpu = 00:02:25 ; elapsed = 00:01:05 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 244213 ; free virtual = 312788

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e0bc6907

Time (s): cpu = 00:02:28 ; elapsed = 00:01:07 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243844 ; free virtual = 312418

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-25.619| TNS=-25944.439| WHS=0.095  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: e0bc6907

Time (s): cpu = 00:02:28 ; elapsed = 00:01:07 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243764 ; free virtual = 312338
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:28 ; elapsed = 00:01:07 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243822 ; free virtual = 312396

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:34 ; elapsed = 00:01:13 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243820 ; free virtual = 312395
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243818 ; free virtual = 312393
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243768 ; free virtual = 312358
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243664 ; free virtual = 312289
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243788 ; free virtual = 312383
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243590 ; free virtual = 312184
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3298.465 ; gain = 0.000 ; free physical = 243384 ; free virtual = 311979
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:05:57 2022...
