# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:48 on May 30,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 17:49:48 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:48 on May 30,2024
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# -- Compiling module clock_divider_testbench
# 
# Top level modules:
# 	clock_divider_testbench
# End time: 17:49:48 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:48 on May 30,2024
# vlog -reportprogress 300 ./updateLogic.sv 
# -- Compiling module updateLogic
# 
# Top level modules:
# 	updateLogic
# End time: 17:49:48 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:48 on May 30,2024
# vlog -reportprogress 300 ./controlUnit.sv 
# -- Compiling module controlUnit
# 
# Top level modules:
# 	controlUnit
# End time: 17:49:48 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:49 on May 30,2024
# vlog -reportprogress 300 ./grid.sv 
# -- Compiling module grid
# -- Compiling module grid_testbench
# 
# Top level modules:
# 	grid_testbench
# End time: 17:49:49 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:49 on May 30,2024
# vlog -reportprogress 300 ./LEDDriver.sv 
# -- Compiling module LEDDriver
# -- Compiling module LEDDriver_Test
# -- Compiling module LEDDriver_TestPhysical
# 
# Top level modules:
# 	LEDDriver_Test
# 	LEDDriver_TestPhysical
# End time: 17:49:49 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:49 on May 30,2024
# vlog -reportprogress 300 ./userInput.sv 
# -- Compiling module userInput
# -- Compiling module userInput_testbench
# 
# Top level modules:
# 	userInput_testbench
# End time: 17:49:49 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 17:49:49 on May 30,2024
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.userInput
# Loading work.grid
# Loading work.LEDDriver
# Loading work.controlUnit
# Loading work.updateLogic
# ** Warning: (vsim-3839) ./DE1_SoC.sv(62): Variable '/DE1_SoC_testbench/dut/RedPixels_next', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut/game_of_life File: ./updateLogic.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(154)
#    Time: 3550 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 154
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:12 on May 30,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 18:01:12 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:12 on May 30,2024
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# -- Compiling module clock_divider_testbench
# 
# Top level modules:
# 	clock_divider_testbench
# End time: 18:01:12 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:12 on May 30,2024
# vlog -reportprogress 300 ./updateLogic.sv 
# -- Compiling module updateLogic
# 
# Top level modules:
# 	updateLogic
# End time: 18:01:12 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:12 on May 30,2024
# vlog -reportprogress 300 ./controlUnit.sv 
# -- Compiling module controlUnit
# 
# Top level modules:
# 	controlUnit
# End time: 18:01:12 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:12 on May 30,2024
# vlog -reportprogress 300 ./grid.sv 
# -- Compiling module grid
# -- Compiling module grid_testbench
# 
# Top level modules:
# 	grid_testbench
# End time: 18:01:13 on May 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:13 on May 30,2024
# vlog -reportprogress 300 ./LEDDriver.sv 
# -- Compiling module LEDDriver
# -- Compiling module LEDDriver_Test
# -- Compiling module LEDDriver_TestPhysical
# 
# Top level modules:
# 	LEDDriver_Test
# 	LEDDriver_TestPhysical
# End time: 18:01:13 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:13 on May 30,2024
# vlog -reportprogress 300 ./userInput.sv 
# -- Compiling module userInput
# -- Compiling module userInput_testbench
# 
# Top level modules:
# 	userInput_testbench
# End time: 18:01:13 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:01:14 on May 30,2024, Elapsed time: 0:11:25
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 18:01:14 on May 30,2024
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.userInput
# Loading work.grid
# Loading work.LEDDriver
# Loading work.controlUnit
# Loading work.updateLogic
# ** Warning: (vsim-3839) ./DE1_SoC.sv(62): Variable '/DE1_SoC_testbench/dut/RedPixels_next', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut/game_of_life File: ./updateLogic.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(154)
#    Time: 3550 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 154
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:52 on May 30,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 19:33:52 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:52 on May 30,2024
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# -- Compiling module clock_divider_testbench
# 
# Top level modules:
# 	clock_divider_testbench
# End time: 19:33:52 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:52 on May 30,2024
# vlog -reportprogress 300 ./updateLogic.sv 
# -- Compiling module updateLogic
# 
# Top level modules:
# 	updateLogic
# End time: 19:33:52 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:52 on May 30,2024
# vlog -reportprogress 300 ./controlUnit.sv 
# -- Compiling module controlUnit
# 
# Top level modules:
# 	controlUnit
# End time: 19:33:53 on May 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:53 on May 30,2024
# vlog -reportprogress 300 ./grid.sv 
# -- Compiling module grid
# -- Compiling module grid_testbench
# 
# Top level modules:
# 	grid_testbench
# End time: 19:33:53 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:53 on May 30,2024
# vlog -reportprogress 300 ./LEDDriver.sv 
# -- Compiling module LEDDriver
# -- Compiling module LEDDriver_Test
# -- Compiling module LEDDriver_TestPhysical
# 
# Top level modules:
# 	LEDDriver_Test
# 	LEDDriver_TestPhysical
# End time: 19:33:53 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:53 on May 30,2024
# vlog -reportprogress 300 ./userInput.sv 
# -- Compiling module userInput
# -- Compiling module userInput_testbench
# 
# Top level modules:
# 	userInput_testbench
# End time: 19:33:53 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:33:57 on May 30,2024, Elapsed time: 1:32:43
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 19:33:57 on May 30,2024
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.userInput
# Loading work.grid
# Loading work.LEDDriver
# Loading work.controlUnit
# Loading work.updateLogic
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(192)
#    Time: 10150 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 192
# End time: 20:55:33 on May 30,2024, Elapsed time: 1:21:36
# Errors: 0, Warnings: 0
