<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.19">
  <compounddef id="d8/d50/ip__cmult__infer__tb_8vhd" kind="file" language="VHDL">
    <compoundname>ip_cmult_infer_tb.vhd</compoundname>
    <innerclass refid="d2/db6/classip__cmult__infer__tb" prot="public">ip_cmult_infer_tb</innerclass>
    <innerclass refid="de/d12/classip__cmult__infer__tb_1_1behavior" prot="private">ip_cmult_infer_tb::behavior</innerclass>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1" refid="d2/db6/classip__cmult__infer__tb_1a7efdde7c2a31e6ef391de6d557b96b5d" refkind="member"><highlight class="vhdlkeyword">LIBRARY<sp/></highlight><highlight class="keywordflow">ieee,<sp/>vunit_lib</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="2" refid="d2/db6/classip__cmult__infer__tb_1acd03516902501cd1c7296a98e22c6fcb" refkind="member"><highlight class="vhdlkeyword">USE<sp/></highlight><highlight class="normal"><ref refid="d9/d82/classip__cmult__infer_1a0a6af6eef40212dbaf130d57ce711256" kindref="member">ieee</ref>.std_logic_1164.</highlight><highlight class="keywordflow">ALL</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="3" refid="d2/db6/classip__cmult__infer__tb_1a2edc34402b573437d5f25fa90ba4013e" refkind="member"><highlight class="vhdlkeyword">USE<sp/></highlight><highlight class="normal"><ref refid="d9/d82/classip__cmult__infer_1a0a6af6eef40212dbaf130d57ce711256" kindref="member">ieee</ref>.numeric_std.</highlight><highlight class="keywordflow">ALL</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="4"><highlight class="keywordflow">context</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">vunit_lib</highlight><highlight class="vhdlchar">.</highlight><highlight class="vhdlchar">vunit_context</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="5"></codeline>
<codeline lineno="6" refid="d2/db6/classip__cmult__infer__tb" refkind="compound"><highlight class="keywordflow">ENTITY<sp/></highlight><highlight class="normal"><ref refid="d2/db6/classip__cmult__infer__tb" kindref="compound">ip_cmult_infer_tb</ref><sp/></highlight><highlight class="keywordflow">IS</highlight></codeline>
<codeline lineno="7"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="vhdlchar">(</highlight></codeline>
<codeline lineno="8" refid="d2/db6/classip__cmult__infer__tb_1a5aedd21f81a3d972d8a0a2086defd815" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/db6/classip__cmult__infer__tb_1a5aedd21f81a3d972d8a0a2086defd815" kindref="member">runner_cfg</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">string</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="9" refid="d2/db6/classip__cmult__infer__tb_1a2251a195b05b508380c3861a104735ee" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/db6/classip__cmult__infer__tb_1a2251a195b05b508380c3861a104735ee" kindref="member">a_wd</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">positive</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="10"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/db6/classip__cmult__infer__tb_1a565f253e4eaf5991ebf4cab71fe092aa" kindref="member">b_wd</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">positive</highlight></codeline>
<codeline lineno="11" refid="d2/db6/classip__cmult__infer__tb_1a565f253e4eaf5991ebf4cab71fe092aa" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="12"><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/><ref refid="d2/db6/classip__cmult__infer__tb" kindref="compound">ip_cmult_infer_tb</ref>;</highlight></codeline>
<codeline lineno="13"></codeline>
<codeline lineno="14" refid="de/d12/classip__cmult__infer__tb_1_1behavior" refkind="compound"><highlight class="keywordflow">ARCHITECTURE</highlight><highlight class="normal"><sp/><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior" kindref="compound">behavior</ref><sp/></highlight><highlight class="keywordflow">OF</highlight><highlight class="normal"><sp/><ref refid="d2/db6/classip__cmult__infer__tb" kindref="compound">ip_cmult_infer_tb</ref><sp/></highlight><highlight class="keywordflow">IS</highlight></codeline>
<codeline lineno="15"></codeline>
<codeline lineno="16"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>Component<sp/>Declaration<sp/>for<sp/>the<sp/>Unit<sp/>Under<sp/>Test<sp/>(UUT)</highlight></codeline>
<codeline lineno="17"></codeline>
<codeline lineno="18" refid="de/d12/classip__cmult__infer__tb_1_1behavior_1add6d86cd05694c323aad19e98e4034e3" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">component</highlight><highlight class="normal"><sp/><ref refid="d9/d82/classip__cmult__infer" kindref="compound">ip_cmult_infer</ref></highlight></codeline>
<codeline lineno="19"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="20"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d9/d82/classip__cmult__infer_1a08f0b76cd788c1c08ef60858dd3810de" kindref="member">AWIDTH</ref><sp/>:<sp/></highlight><highlight class="keywordtype">positive</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="21"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d9/d82/classip__cmult__infer_1a9771368efcec1062d597573242022d5a" kindref="member">BWIDTH</ref><sp/>:<sp/></highlight><highlight class="keywordtype">positive</highlight></codeline>
<codeline lineno="22"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>);</highlight></codeline>
<codeline lineno="23"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">port</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="24"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d9/d82/classip__cmult__infer_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref><sp/><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="25"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d9/d82/classip__cmult__infer_1ac5cc44b92063f026edcbd2d6d6b54234" kindref="member">ar</ref>,<sp/><ref refid="d9/d82/classip__cmult__infer_1a0fa28043b00e65dc13c399ecb97f2d35" kindref="member">ai</ref><sp/>:<sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="normal">(<ref refid="d9/d82/classip__cmult__infer_1a08f0b76cd788c1c08ef60858dd3810de" kindref="member">AWIDTH</ref></highlight><highlight class="keyword"><sp/>-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="26"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d9/d82/classip__cmult__infer_1a399cedb48a588a5227cc13c28a63337a" kindref="member">br</ref>,<sp/><ref refid="d9/d82/classip__cmult__infer_1a15f6d70968625aeb7c9511d5682e92b9" kindref="member">bi</ref><sp/>:<sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="normal">(<ref refid="d9/d82/classip__cmult__infer_1a9771368efcec1062d597573242022d5a" kindref="member">BWIDTH</ref></highlight><highlight class="keyword"><sp/>-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="27"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d9/d82/classip__cmult__infer_1ae106f17a2b73445119c8eb039d3e102e" kindref="member">rst</ref><sp/><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="28"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d9/d82/classip__cmult__infer_1a2b0d65fc2347e418d3100b9ade0eb4e8" kindref="member">clken</ref><sp/><sp/>:<sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="29"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d9/d82/classip__cmult__infer_1aeef512c8f0138574ae7b0df85c37b469" kindref="member">pr</ref>,<sp/><ref refid="d9/d82/classip__cmult__infer_1af21255e38bab3578e429d14cdd9f306d" kindref="member">pi</ref><sp/>:<sp/></highlight><highlight class="keywordflow">out</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="normal">(<ref refid="d9/d82/classip__cmult__infer_1a08f0b76cd788c1c08ef60858dd3810de" kindref="member">AWIDTH</ref><sp/>+<sp/><ref refid="d9/d82/classip__cmult__infer_1a9771368efcec1062d597573242022d5a" kindref="member">BWIDTH</ref><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">)</highlight></codeline>
<codeline lineno="30"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>);</highlight></codeline>
<codeline lineno="31"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">component</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1add6d86cd05694c323aad19e98e4034e3" kindref="member">ip_cmult_infer</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="32"></codeline>
<codeline lineno="33"><highlight class="comment"><sp/><sp/><sp/><sp/>--Inputs</highlight></codeline>
<codeline lineno="34" refid="de/d12/classip__cmult__infer__tb_1_1behavior_1add48c7e11a3d68ab6fb987cb6416711c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1add48c7e11a3d68ab6fb987cb6416711c" kindref="member">clk</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="35" refid="de/d12/classip__cmult__infer__tb_1_1behavior_1a9c9d38aa83b523fb6a5ae36a8a1eb2c8" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1a9c9d38aa83b523fb6a5ae36a8a1eb2c8" kindref="member">ar</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d2/db6/classip__cmult__infer__tb_1a2251a195b05b508380c3861a104735ee" kindref="member">a_wd</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="36" refid="de/d12/classip__cmult__infer__tb_1_1behavior_1a13a3d14dae6c8103e96632b4233d2556" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1a13a3d14dae6c8103e96632b4233d2556" kindref="member">ai</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d2/db6/classip__cmult__infer__tb_1a2251a195b05b508380c3861a104735ee" kindref="member">a_wd</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="37" refid="de/d12/classip__cmult__infer__tb_1_1behavior_1af92135301f5386a317264d58315eddba" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1af92135301f5386a317264d58315eddba" kindref="member">br</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d2/db6/classip__cmult__infer__tb_1a565f253e4eaf5991ebf4cab71fe092aa" kindref="member">b_wd</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="38" refid="de/d12/classip__cmult__infer__tb_1_1behavior_1af285555a6a0f9c9baeda56bc2ded9013" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1af285555a6a0f9c9baeda56bc2ded9013" kindref="member">bi</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d2/db6/classip__cmult__infer__tb_1a565f253e4eaf5991ebf4cab71fe092aa" kindref="member">b_wd</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="39"></codeline>
<codeline lineno="40"><highlight class="comment"><sp/><sp/><sp/><sp/>--Outputs</highlight></codeline>
<codeline lineno="41" refid="de/d12/classip__cmult__infer__tb_1_1behavior_1a251cf0a05f39642f79a9945e5928729a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1a251cf0a05f39642f79a9945e5928729a" kindref="member">pr</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d2/db6/classip__cmult__infer__tb_1a2251a195b05b508380c3861a104735ee" kindref="member">a_wd</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">+</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/db6/classip__cmult__infer__tb_1a565f253e4eaf5991ebf4cab71fe092aa" kindref="member">b_wd</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="42" refid="de/d12/classip__cmult__infer__tb_1_1behavior_1ace77e2f09056ccb925af40c7c664012f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1ace77e2f09056ccb925af40c7c664012f" kindref="member">pi</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d2/db6/classip__cmult__infer__tb_1a2251a195b05b508380c3861a104735ee" kindref="member">a_wd</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">+</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/db6/classip__cmult__infer__tb_1a565f253e4eaf5991ebf4cab71fe092aa" kindref="member">b_wd</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="43"></codeline>
<codeline lineno="44"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>Clock<sp/>period<sp/>definitions</highlight></codeline>
<codeline lineno="45" refid="de/d12/classip__cmult__infer__tb_1_1behavior_1a6a2fac0e1ccafee4c18c27106989629e" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">constant</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1a6a2fac0e1ccafee4c18c27106989629e" kindref="member">clk_period</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">time</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">10</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">ns</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="46" refid="de/d12/classip__cmult__infer__tb_1_1behavior_1aac01186e2389216cea573acfd4f95a48" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1aac01186e2389216cea573acfd4f95a48" kindref="member">rst</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="47" refid="de/d12/classip__cmult__infer__tb_1_1behavior_1a03fad116e4d4836c144b441e0f2e1ab5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1a03fad116e4d4836c144b441e0f2e1ab5" kindref="member">clken</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="48"></codeline>
<codeline lineno="49"><highlight class="vhdlkeyword">BEGIN</highlight></codeline>
<codeline lineno="50"></codeline>
<codeline lineno="51"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>Instantiate<sp/>the<sp/>Unit<sp/>Under<sp/>Test<sp/>(UUT)</highlight></codeline>
<codeline lineno="52"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1a1619316ad715601eb5d3559db829ac05" kindref="member">uut</ref><sp/>:<sp/><ref refid="d9/d82/classip__cmult__infer" kindref="compound">ip_cmult_infer</ref></highlight></codeline>
<codeline lineno="53"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="54"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d9/d82/classip__cmult__infer_1a08f0b76cd788c1c08ef60858dd3810de" kindref="member">AWIDTH</ref><sp/>=&gt;<sp/><ref refid="d2/db6/classip__cmult__infer__tb_1a2251a195b05b508380c3861a104735ee" kindref="member">a_wd</ref>,</highlight></codeline>
<codeline lineno="55"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d9/d82/classip__cmult__infer_1a9771368efcec1062d597573242022d5a" kindref="member">BWIDTH</ref><sp/>=&gt;<sp/><ref refid="d2/db6/classip__cmult__infer__tb_1a565f253e4eaf5991ebf4cab71fe092aa" kindref="member">b_wd</ref></highlight></codeline>
<codeline lineno="56"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="57"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">port</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="58"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d9/d82/classip__cmult__infer_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref><sp/><sp/><sp/>=&gt;<sp/><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1add48c7e11a3d68ab6fb987cb6416711c" kindref="member">clk</ref>,</highlight></codeline>
<codeline lineno="59"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d9/d82/classip__cmult__infer_1ac5cc44b92063f026edcbd2d6d6b54234" kindref="member">ar</ref><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1a9c9d38aa83b523fb6a5ae36a8a1eb2c8" kindref="member">ar</ref>,</highlight></codeline>
<codeline lineno="60"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d9/d82/classip__cmult__infer_1a0fa28043b00e65dc13c399ecb97f2d35" kindref="member">ai</ref><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1a13a3d14dae6c8103e96632b4233d2556" kindref="member">ai</ref>,</highlight></codeline>
<codeline lineno="61"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d9/d82/classip__cmult__infer_1a399cedb48a588a5227cc13c28a63337a" kindref="member">br</ref><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1af92135301f5386a317264d58315eddba" kindref="member">br</ref>,</highlight></codeline>
<codeline lineno="62"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d9/d82/classip__cmult__infer_1a15f6d70968625aeb7c9511d5682e92b9" kindref="member">bi</ref><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1af285555a6a0f9c9baeda56bc2ded9013" kindref="member">bi</ref>,</highlight></codeline>
<codeline lineno="63"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d9/d82/classip__cmult__infer_1ae106f17a2b73445119c8eb039d3e102e" kindref="member">rst</ref><sp/><sp/><sp/>=&gt;<sp/><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1aac01186e2389216cea573acfd4f95a48" kindref="member">rst</ref>,</highlight></codeline>
<codeline lineno="64"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d9/d82/classip__cmult__infer_1a2b0d65fc2347e418d3100b9ade0eb4e8" kindref="member">clken</ref><sp/>=&gt;<sp/><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1a03fad116e4d4836c144b441e0f2e1ab5" kindref="member">clken</ref>,</highlight></codeline>
<codeline lineno="65"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d9/d82/classip__cmult__infer_1aeef512c8f0138574ae7b0df85c37b469" kindref="member">pr</ref><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1a251cf0a05f39642f79a9945e5928729a" kindref="member">pr</ref>,</highlight></codeline>
<codeline lineno="66"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d9/d82/classip__cmult__infer_1af21255e38bab3578e429d14cdd9f306d" kindref="member">pi</ref><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1ace77e2f09056ccb925af40c7c664012f" kindref="member">pi</ref></highlight></codeline>
<codeline lineno="67"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="68"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>Clock<sp/>process<sp/>definitions</highlight></codeline>
<codeline lineno="69" refid="de/d12/classip__cmult__infer__tb_1_1behavior_1ac5bb218131b813f7908ec89476b31fca" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>clk_process<sp/>:<sp/></highlight><highlight class="keywordflow">process</highlight></codeline>
<codeline lineno="70"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">begin</highlight></codeline>
<codeline lineno="71"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1add48c7e11a3d68ab6fb987cb6416711c" kindref="member">clk</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="72"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">wait</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1a6a2fac0e1ccafee4c18c27106989629e" kindref="member">clk_period</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">/</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="73"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1add48c7e11a3d68ab6fb987cb6416711c" kindref="member">clk</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="74"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">wait</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1a6a2fac0e1ccafee4c18c27106989629e" kindref="member">clk_period</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">/</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="75"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">process</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="76"></codeline>
<codeline lineno="77"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>Stimulus<sp/>process</highlight></codeline>
<codeline lineno="78" refid="de/d12/classip__cmult__infer__tb_1_1behavior_1ad2efa6785cff833c341e27596b21aeb5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>stim_proc<sp/>:<sp/></highlight><highlight class="keywordflow">process</highlight></codeline>
<codeline lineno="79"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">begin</highlight></codeline>
<codeline lineno="80"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">test_runner_setup</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">runner</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/db6/classip__cmult__infer__tb_1a5aedd21f81a3d972d8a0a2086defd815" kindref="member">runner_cfg</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="81"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>--<sp/>hold<sp/>reset<sp/>state<sp/>for<sp/>100<sp/>ns.</highlight></codeline>
<codeline lineno="82"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">wait</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">100</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">ns</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="83"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1a03fad116e4d4836c144b441e0f2e1ab5" kindref="member">clken</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="84"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1aac01186e2389216cea573acfd4f95a48" kindref="member">rst</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="85"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">wait</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1a6a2fac0e1ccafee4c18c27106989629e" kindref="member">clk_period</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">*</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">5</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="86"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1aac01186e2389216cea573acfd4f95a48" kindref="member">rst</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="87"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">wait</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1a6a2fac0e1ccafee4c18c27106989629e" kindref="member">clk_period</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">*</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">5</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="88"></codeline>
<codeline lineno="89"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>--<sp/>insert<sp/>stimulus<sp/>here<sp/></highlight></codeline>
<codeline lineno="90"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1a9c9d38aa83b523fb6a5ae36a8a1eb2c8" kindref="member">ar</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">to_signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">13</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/db6/classip__cmult__infer__tb_1a2251a195b05b508380c3861a104735ee" kindref="member">a_wd</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="91"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1a13a3d14dae6c8103e96632b4233d2556" kindref="member">ai</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">to_signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">4</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/db6/classip__cmult__infer__tb_1a2251a195b05b508380c3861a104735ee" kindref="member">a_wd</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="92"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1af92135301f5386a317264d58315eddba" kindref="member">br</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">to_signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">13</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/db6/classip__cmult__infer__tb_1a565f253e4eaf5991ebf4cab71fe092aa" kindref="member">b_wd</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="93"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1af285555a6a0f9c9baeda56bc2ded9013" kindref="member">bi</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">to_signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">4</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/db6/classip__cmult__infer__tb_1a565f253e4eaf5991ebf4cab71fe092aa" kindref="member">b_wd</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="94"></codeline>
<codeline lineno="95"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">wait</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1a6a2fac0e1ccafee4c18c27106989629e" kindref="member">clk_period</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">*</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">6</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="96"></codeline>
<codeline lineno="97"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">check</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">to_integer</highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordtype">signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1a251cf0a05f39642f79a9945e5928729a" kindref="member">pr</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">185</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">&quot;Real<sp/>multiplication<sp/>incorrectly<sp/>performed.<sp/>Expected<sp/>185<sp/>but<sp/>got<sp/>&quot;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&amp;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">to_hstring</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1a251cf0a05f39642f79a9945e5928729a" kindref="member">pr</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="98"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">check</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">to_integer</highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordtype">signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1ace77e2f09056ccb925af40c7c664012f" kindref="member">pi</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">&quot;Imaginary<sp/>multiplication<sp/>incorrectly<sp/>performed.<sp/>Exepected<sp/>0<sp/>but<sp/>got<sp/>&quot;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&amp;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">to_hstring</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="de/d12/classip__cmult__infer__tb_1_1behavior_1a251cf0a05f39642f79a9945e5928729a" kindref="member">pr</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="99"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">test_runner_cleanup</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">runner</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="100"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">process</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="101"></codeline>
<codeline lineno="102"><highlight class="keywordflow">END</highlight><highlight class="normal">;</highlight></codeline>
    </programlisting>
    <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_mult/ip_cmult_infer_tb.vhd"/>
  </compounddef>
</doxygen>
