\doxysubsubsection{DMA\+\_\+\+Exported\+\_\+\+Constants}
\label{group___d_m_a___exported___constants}\index{DMA\_Exported\_Constants@{DMA\_Exported\_Constants}}
\doxysubsubsubsubsection*{Topics}
\begin{DoxyCompactItemize}
\item 
\textbf{ DMA\+\_\+channel}
\item 
\textbf{ DMA\+\_\+data\+\_\+transfer\+\_\+direction}
\item 
\textbf{ DMA\+\_\+data\+\_\+buffer\+\_\+size}
\item 
\textbf{ DMA\+\_\+peripheral\+\_\+incremented\+\_\+mode}
\item 
\textbf{ DMA\+\_\+memory\+\_\+incremented\+\_\+mode}
\item 
\textbf{ DMA\+\_\+peripheral\+\_\+data\+\_\+size}
\item 
\textbf{ DMA\+\_\+memory\+\_\+data\+\_\+size}
\item 
\textbf{ DMA\+\_\+circular\+\_\+normal\+\_\+mode}
\item 
\textbf{ DMA\+\_\+priority\+\_\+level}
\item 
\textbf{ DMA\+\_\+fifo\+\_\+direct\+\_\+mode}
\item 
\textbf{ DMA\+\_\+fifo\+\_\+threshold\+\_\+level}
\item 
\textbf{ DMA\+\_\+memory\+\_\+burst}
\item 
\textbf{ DMA\+\_\+peripheral\+\_\+burst}
\item 
\textbf{ DMA\+\_\+fifo\+\_\+status\+\_\+level}
\item 
\textbf{ DMA\+\_\+flags\+\_\+definition}
\item 
\textbf{ DMA\+\_\+interrupt\+\_\+enable\+\_\+definitions}
\item 
\textbf{ DMA\+\_\+interrupts\+\_\+definitions}
\item 
\textbf{ DMA\+\_\+peripheral\+\_\+increment\+\_\+offset}
\item 
\textbf{ DMA\+\_\+flow\+\_\+controller\+\_\+definitions}
\item 
\textbf{ DMA\+\_\+memory\+\_\+targets\+\_\+definitions}
\end{DoxyCompactItemize}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ IS\+\_\+\+DMA\+\_\+\+ALL\+\_\+\+PERIPH}(PERIPH)
\item 
\#define \textbf{ IS\+\_\+\+DMA\+\_\+\+ALL\+\_\+\+CONTROLLER}(CONTROLLER)
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}


\doxysubsubsubsection{Macro Definition Documentation}
\label{group___d_m_a___exported___constants_gaad08400369c8c129927cdb9cf1baae29} 
\index{DMA\_Exported\_Constants@{DMA\_Exported\_Constants}!IS\_DMA\_ALL\_CONTROLLER@{IS\_DMA\_ALL\_CONTROLLER}}
\index{IS\_DMA\_ALL\_CONTROLLER@{IS\_DMA\_ALL\_CONTROLLER}!DMA\_Exported\_Constants@{DMA\_Exported\_Constants}}
\doxysubsubsubsubsection{IS\_DMA\_ALL\_CONTROLLER}
{\footnotesize\ttfamily \#define IS\+\_\+\+DMA\+\_\+\+ALL\+\_\+\+CONTROLLER(\begin{DoxyParamCaption}\item[{}]{CONTROLLER }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((CONTROLLER)\ ==\ DMA1)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CONTROLLER)\ ==\ DMA2))}

\end{DoxyCode}
\label{group___d_m_a___exported___constants_gabcab9fa1c48b148703a8f41c1d99e0c8} 
\index{DMA\_Exported\_Constants@{DMA\_Exported\_Constants}!IS\_DMA\_ALL\_PERIPH@{IS\_DMA\_ALL\_PERIPH}}
\index{IS\_DMA\_ALL\_PERIPH@{IS\_DMA\_ALL\_PERIPH}!DMA\_Exported\_Constants@{DMA\_Exported\_Constants}}
\doxysubsubsubsubsection{IS\_DMA\_ALL\_PERIPH}
{\footnotesize\ttfamily \#define IS\+\_\+\+DMA\+\_\+\+ALL\+\_\+\+PERIPH(\begin{DoxyParamCaption}\item[{}]{PERIPH }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((PERIPH)\ ==\ DMA1\_Stream0)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ DMA1\_Stream1)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ DMA1\_Stream2)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ DMA1\_Stream3)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ DMA1\_Stream4)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ DMA1\_Stream5)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ DMA1\_Stream6)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ DMA1\_Stream7)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ DMA2\_Stream0)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ DMA2\_Stream1)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ DMA2\_Stream2)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ DMA2\_Stream3)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ DMA2\_Stream4)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ DMA2\_Stream5)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ DMA2\_Stream6)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ DMA2\_Stream7))}

\end{DoxyCode}
\input{group___d_m_a__channel}
\input{group___d_m_a__data__transfer__direction}
\input{group___d_m_a__data__buffer__size}
\input{group___d_m_a__peripheral__incremented__mode}
\input{group___d_m_a__memory__incremented__mode}
\input{group___d_m_a__peripheral__data__size}
\input{group___d_m_a__memory__data__size}
\input{group___d_m_a__circular__normal__mode}
\input{group___d_m_a__priority__level}
\input{group___d_m_a__fifo__direct__mode}
\input{group___d_m_a__fifo__threshold__level}
\input{group___d_m_a__memory__burst}
\input{group___d_m_a__peripheral__burst}
\input{group___d_m_a__fifo__status__level}
\input{group___d_m_a__flags__definition}
\input{group___d_m_a__interrupt__enable__definitions}
\input{group___d_m_a__interrupts__definitions}
\input{group___d_m_a__peripheral__increment__offset}
\input{group___d_m_a__flow__controller__definitions}
\input{group___d_m_a__memory__targets__definitions}
