rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/fsm_single_always/dut.v" TOP_MODULE="fsm_using_single_always" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/fsm_single_always/yosys_script.tcl)
Using Yosys read_systemverilog command

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+16 (git sha1 8b2a00102, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/fsm_single_always/dut.v:8:1: No timescale set for "fsm_using_single_always".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/fsm_single_always/dut.v:8:1: Compile module "work@fsm_using_single_always".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/fsm_single_always/dut.v:8:1: Top level module "work@fsm_using_single_always".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[WRN:UH0720] UHDM-integration-tests/tests/fsm_single_always/dut.v:34:12: Non-synthesizable construct "".

[WRN:UH0720] UHDM-integration-tests/tests/fsm_single_always/dut.v:40:26: Non-synthesizable construct "".

[WRN:UH0720] UHDM-integration-tests/tests/fsm_single_always/dut.v:44:26: Non-synthesizable construct "".

[WRN:UH0720] UHDM-integration-tests/tests/fsm_single_always/dut.v:46:26: Non-synthesizable construct "".

[WRN:UH0720] UHDM-integration-tests/tests/fsm_single_always/dut.v:49:26: Non-synthesizable construct "".

[WRN:UH0720] UHDM-integration-tests/tests/fsm_single_always/dut.v:52:26: Non-synthesizable construct "".

[WRN:UH0720] UHDM-integration-tests/tests/fsm_single_always/dut.v:55:26: Non-synthesizable construct "".

[WRN:UH0720] UHDM-integration-tests/tests/fsm_single_always/dut.v:58:26: Non-synthesizable construct "".

[WRN:UH0720] UHDM-integration-tests/tests/fsm_single_always/dut.v:60:23: Non-synthesizable construct "".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 10
[   NOTE] : 5
design: (work@fsm_using_single_always)
|vpiName:work@fsm_using_single_always
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@fsm_using_single_always)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@fsm_using_single_always)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@fsm_using_single_always)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@fsm_using_single_always)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::await)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@fsm_using_single_always)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
  |vpiParent:
  \_design: (work@fsm_using_single_always)
  |vpiFullName:work@fsm_using_single_always
  |vpiParameter:
  \_parameter: (work@fsm_using_single_always.SIZE), line:25:11, endln:25:15
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |UINT:3
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:SIZE
    |vpiFullName:work@fsm_using_single_always.SIZE
  |vpiParameter:
  \_parameter: (work@fsm_using_single_always.IDLE), line:26:11, endln:26:15
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |BIN:001
    |vpiTypespec:
    \_int_typespec: 
      |vpiRange:
      \_range: 
        |vpiLeftRange:
        \_constant: 
          |INT:2
        |vpiRightRange:
        \_constant: 
          |INT:0
    |vpiName:IDLE
    |vpiFullName:work@fsm_using_single_always.IDLE
  |vpiParameter:
  \_parameter: (work@fsm_using_single_always.GNT0), line:26:26, endln:26:30
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |BIN:010
    |vpiTypespec:
    \_int_typespec: 
      |vpiRange:
      \_range: 
        |vpiLeftRange:
        \_constant: 
          |INT:2
        |vpiRightRange:
        \_constant: 
          |INT:0
    |vpiName:GNT0
    |vpiFullName:work@fsm_using_single_always.GNT0
  |vpiParameter:
  \_parameter: (work@fsm_using_single_always.GNT1), line:26:40, endln:26:44
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |BIN:100
    |vpiTypespec:
    \_int_typespec: 
      |vpiRange:
      \_range: 
        |vpiLeftRange:
        \_constant: 
          |INT:2
        |vpiRightRange:
        \_constant: 
          |INT:0
    |vpiName:GNT1
    |vpiFullName:work@fsm_using_single_always.GNT1
  |vpiParamAssign:
  \_param_assign: , line:25:11, endln:25:19
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiRhs:
    \_constant: , line:25:18, endln:25:19
      |vpiDecompile:3
      |vpiSize:32
      |UINT:3
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@fsm_using_single_always.SIZE), line:25:11, endln:25:15
  |vpiParamAssign:
  \_param_assign: , line:26:11, endln:26:25
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiRhs:
    \_constant: , line:26:19, endln:26:25
      |vpiDecompile:3'b001
      |vpiSize:3
      |BIN:001
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@fsm_using_single_always.IDLE), line:26:11, endln:26:15
  |vpiParamAssign:
  \_param_assign: , line:26:26, endln:26:39
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiRhs:
    \_constant: , line:26:33, endln:26:39
      |vpiDecompile:3'b010
      |vpiSize:3
      |BIN:010
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@fsm_using_single_always.GNT0), line:26:26, endln:26:30
  |vpiParamAssign:
  \_param_assign: , line:26:40, endln:26:53
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiRhs:
    \_constant: , line:26:47, endln:26:53
      |vpiDecompile:3'b100
      |vpiSize:3
      |BIN:100
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@fsm_using_single_always.GNT1), line:26:40, endln:26:44
  |vpiDefName:work@fsm_using_single_always
  |vpiNet:
  \_logic_net: (work@fsm_using_single_always.clock), line:21:9, endln:21:14
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiName:clock
    |vpiFullName:work@fsm_using_single_always.clock
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fsm_using_single_always.reset), line:21:15, endln:21:20
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiName:reset
    |vpiFullName:work@fsm_using_single_always.reset
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fsm_using_single_always.req_0), line:21:21, endln:21:26
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiName:req_0
    |vpiFullName:work@fsm_using_single_always.req_0
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fsm_using_single_always.req_1), line:21:27, endln:21:32
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiName:req_1
    |vpiFullName:work@fsm_using_single_always.req_1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fsm_using_single_always.gnt_0), line:23:9, endln:23:14
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiName:gnt_0
    |vpiFullName:work@fsm_using_single_always.gnt_0
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@fsm_using_single_always.gnt_1), line:23:15, endln:23:20
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiName:gnt_1
    |vpiFullName:work@fsm_using_single_always.gnt_1
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@fsm_using_single_always.state), line:28:27, endln:28:32
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiName:state
    |vpiFullName:work@fsm_using_single_always.state
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@fsm_using_single_always.next_state), line:29:27, endln:29:37
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiName:next_state
    |vpiFullName:work@fsm_using_single_always.next_state
    |vpiNetType:48
  |vpiPort:
  \_port: (clock), line:9:1, endln:9:6
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiName:clock
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@fsm_using_single_always.clock), line:21:9, endln:21:14
    |vpiTypedef:
    \_logic_typespec: , line:17:9, endln:17:9
  |vpiPort:
  \_port: (reset), line:10:1, endln:10:6
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@fsm_using_single_always.reset), line:21:15, endln:21:20
    |vpiTypedef:
    \_logic_typespec: , line:17:9, endln:17:9
  |vpiPort:
  \_port: (req_0), line:11:1, endln:11:6
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiName:req_0
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@fsm_using_single_always.req_0), line:21:21, endln:21:26
    |vpiTypedef:
    \_logic_typespec: , line:17:9, endln:17:9
  |vpiPort:
  \_port: (req_1), line:12:1, endln:12:6
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiName:req_1
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@fsm_using_single_always.req_1), line:21:27, endln:21:32
    |vpiTypedef:
    \_logic_typespec: , line:17:9, endln:17:9
  |vpiPort:
  \_port: (gnt_0), line:13:1, endln:13:6
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiName:gnt_0
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@fsm_using_single_always.gnt_0), line:23:9, endln:23:14
    |vpiTypedef:
    \_logic_typespec: , line:19:9, endln:19:9
  |vpiPort:
  \_port: (gnt_1), line:14:1, endln:14:6
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiName:gnt_1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@fsm_using_single_always.gnt_1), line:23:15, endln:23:20
    |vpiTypedef:
    \_logic_typespec: , line:19:9, endln:19:9
  |vpiProcess:
  \_always: , line:31:1, endln:62:4
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiStmt:
    \_event_control: , line:31:8, endln:31:25
      |vpiParent:
      \_always: , line:31:1, endln:62:4
      |vpiCondition:
      \_operation: , line:31:11, endln:31:24
        |vpiParent:
        \_event_control: , line:31:8, endln:31:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@fsm_using_single_always.clock), line:31:19, endln:31:24
          |vpiParent:
          \_operation: , line:31:11, endln:31:24
          |vpiName:clock
          |vpiFullName:work@fsm_using_single_always.clock
          |vpiActual:
          \_logic_net: (work@fsm_using_single_always.clock), line:21:9, endln:21:14
      |vpiStmt:
      \_named_begin: (work@fsm_using_single_always.FSM), line:32:1, endln:62:4
        |vpiParent:
        \_event_control: , line:31:8, endln:31:25
        |vpiName:FSM
        |vpiFullName:work@fsm_using_single_always.FSM
        |vpiStmt:
        \_if_else: , line:33:1, endln:61:8
          |vpiParent:
          \_named_begin: (work@fsm_using_single_always.FSM), line:32:1, endln:62:4
          |vpiCondition:
          \_operation: , line:33:5, endln:33:18
            |vpiParent:
            \_named_begin: (work@fsm_using_single_always.FSM), line:32:1, endln:62:4
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@fsm_using_single_always.FSM.reset), line:33:5, endln:33:10
              |vpiParent:
              \_named_begin: (work@fsm_using_single_always.FSM), line:32:1, endln:62:4
              |vpiName:reset
              |vpiFullName:work@fsm_using_single_always.FSM.reset
              |vpiActual:
              \_logic_net: (work@fsm_using_single_always.reset), line:21:15, endln:21:20
            |vpiOperand:
            \_constant: , line:33:14, endln:33:18
              |vpiParent:
              \_operation: , line:33:5, endln:33:18
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
          |vpiStmt:
          \_begin: (work@fsm_using_single_always.FSM), line:33:20, endln:37:4
            |vpiParent:
            \_if_else: , line:33:1, endln:61:8
            |vpiFullName:work@fsm_using_single_always.FSM
            |vpiStmt:
            \_assignment: , line:34:3, endln:34:19
              |vpiParent:
              \_begin: (work@fsm_using_single_always.FSM), line:33:20, endln:37:4
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@fsm_using_single_always.FSM.IDLE), line:34:15, endln:34:19
                |vpiParent:
                \_begin: (work@fsm_using_single_always.FSM), line:33:20, endln:37:4
                |vpiName:IDLE
                |vpiFullName:work@fsm_using_single_always.FSM.IDLE
              |vpiLhs:
              \_ref_obj: (work@fsm_using_single_always.FSM.state), line:34:3, endln:34:8
                |vpiParent:
                \_begin: (work@fsm_using_single_always.FSM), line:33:20, endln:37:4
                |vpiName:state
                |vpiFullName:work@fsm_using_single_always.FSM.state
                |vpiActual:
                \_logic_net: (work@fsm_using_single_always.state), line:28:27, endln:28:32
              |vpiDelayControl:
              \_delay_control: , line:34:12, endln:34:14
                |vpiParent:
                \_assignment: , line:34:3, endln:34:19
                |#1
            |vpiStmt:
            \_assignment: , line:35:3, endln:35:13
              |vpiParent:
              \_begin: (work@fsm_using_single_always.FSM), line:33:20, endln:37:4
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:35:12, endln:35:13
                |vpiParent:
                \_assignment: , line:35:3, endln:35:13
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@fsm_using_single_always.FSM.gnt_0), line:35:3, endln:35:8
                |vpiParent:
                \_begin: (work@fsm_using_single_always.FSM), line:33:20, endln:37:4
                |vpiName:gnt_0
                |vpiFullName:work@fsm_using_single_always.FSM.gnt_0
                |vpiActual:
                \_logic_net: (work@fsm_using_single_always.gnt_0), line:23:9, endln:23:14
            |vpiStmt:
            \_assignment: , line:36:3, endln:36:13
              |vpiParent:
              \_begin: (work@fsm_using_single_always.FSM), line:33:20, endln:37:4
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:36:12, endln:36:13
                |vpiParent:
                \_assignment: , line:36:3, endln:36:13
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@fsm_using_single_always.FSM.gnt_1), line:36:3, endln:36:8
                |vpiParent:
                \_begin: (work@fsm_using_single_always.FSM), line:33:20, endln:37:4
                |vpiName:gnt_1
                |vpiFullName:work@fsm_using_single_always.FSM.gnt_1
                |vpiActual:
                \_logic_net: (work@fsm_using_single_always.gnt_1), line:23:15, endln:23:20
          |vpiElseStmt:
          \_case_stmt: , line:38:2, endln:61:8
            |vpiParent:
            \_if_else: , line:33:1, endln:61:8
            |vpiCaseType:1
            |vpiCondition:
            \_ref_obj: (work@fsm_using_single_always.FSM.state), line:38:7, endln:38:12
              |vpiParent:
              \_if_else: , line:33:1, endln:61:8
              |vpiName:state
              |vpiFullName:work@fsm_using_single_always.FSM.state
              |vpiActual:
              \_logic_net: (work@fsm_using_single_always.state), line:28:27, endln:28:32
            |vpiCaseItem:
            \_case_item: , line:39:4, endln:47:18
              |vpiParent:
              \_case_stmt: , line:38:2, endln:61:8
              |vpiExpr:
              \_ref_obj: (work@fsm_using_single_always.FSM.IDLE), line:39:4, endln:39:8
                |vpiParent:
                \_if_else: , line:33:1, endln:61:8
                |vpiName:IDLE
                |vpiFullName:work@fsm_using_single_always.FSM.IDLE
              |vpiStmt:
              \_if_else: , line:39:11, endln:47:18
                |vpiParent:
                \_case_item: , line:39:4, endln:47:18
                |vpiCondition:
                \_operation: , line:39:15, endln:39:28
                  |vpiParent:
                  \_case_item: , line:39:4, endln:47:18
                  |vpiOpType:14
                  |vpiOperand:
                  \_ref_obj: (work@fsm_using_single_always.FSM.req_0), line:39:15, endln:39:20
                    |vpiParent:
                    \_case_item: , line:39:4, endln:47:18
                    |vpiName:req_0
                    |vpiFullName:work@fsm_using_single_always.FSM.req_0
                    |vpiActual:
                    \_logic_net: (work@fsm_using_single_always.req_0), line:21:21, endln:21:26
                  |vpiOperand:
                  \_constant: , line:39:24, endln:39:28
                    |vpiParent:
                    \_operation: , line:39:15, endln:39:28
                    |vpiDecompile:1'b1
                    |vpiSize:1
                    |BIN:1
                    |vpiConstType:3
                |vpiStmt:
                \_begin: (work@fsm_using_single_always.FSM), line:39:30, endln:42:18
                  |vpiParent:
                  \_if_else: , line:39:11, endln:47:18
                  |vpiFullName:work@fsm_using_single_always.FSM
                  |vpiStmt:
                  \_assignment: , line:40:17, endln:40:33
                    |vpiParent:
                    \_begin: (work@fsm_using_single_always.FSM), line:39:30, endln:42:18
                    |vpiOpType:82
                    |vpiRhs:
                    \_ref_obj: (work@fsm_using_single_always.FSM.GNT0), line:40:29, endln:40:33
                      |vpiParent:
                      \_begin: (work@fsm_using_single_always.FSM), line:39:30, endln:42:18
                      |vpiName:GNT0
                      |vpiFullName:work@fsm_using_single_always.FSM.GNT0
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_single_always.FSM.state), line:40:17, endln:40:22
                      |vpiParent:
                      \_begin: (work@fsm_using_single_always.FSM), line:39:30, endln:42:18
                      |vpiName:state
                      |vpiFullName:work@fsm_using_single_always.FSM.state
                      |vpiActual:
                      \_logic_net: (work@fsm_using_single_always.state), line:28:27, endln:28:32
                    |vpiDelayControl:
                    \_delay_control: , line:40:26, endln:40:28
                      |vpiParent:
                      \_assignment: , line:40:17, endln:40:33
                      |#1
                  |vpiStmt:
                  \_assignment: , line:41:17, endln:41:27
                    |vpiParent:
                    \_begin: (work@fsm_using_single_always.FSM), line:39:30, endln:42:18
                    |vpiOpType:82
                    |vpiRhs:
                    \_constant: , line:41:26, endln:41:27
                      |vpiParent:
                      \_assignment: , line:41:17, endln:41:27
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_single_always.FSM.gnt_0), line:41:17, endln:41:22
                      |vpiParent:
                      \_begin: (work@fsm_using_single_always.FSM), line:39:30, endln:42:18
                      |vpiName:gnt_0
                      |vpiFullName:work@fsm_using_single_always.FSM.gnt_0
                      |vpiActual:
                      \_logic_net: (work@fsm_using_single_always.gnt_0), line:23:9, endln:23:14
                |vpiElseStmt:
                \_if_else: , line:42:24, endln:47:18
                  |vpiParent:
                  \_if_else: , line:39:11, endln:47:18
                  |vpiCondition:
                  \_operation: , line:42:28, endln:42:41
                    |vpiParent:
                    \_if_else: , line:39:11, endln:47:18
                    |vpiOpType:14
                    |vpiOperand:
                    \_ref_obj: (work@fsm_using_single_always.FSM.req_1), line:42:28, endln:42:33
                      |vpiParent:
                      \_if_else: , line:39:11, endln:47:18
                      |vpiName:req_1
                      |vpiFullName:work@fsm_using_single_always.FSM.req_1
                      |vpiActual:
                      \_logic_net: (work@fsm_using_single_always.req_1), line:21:27, endln:21:32
                    |vpiOperand:
                    \_constant: , line:42:37, endln:42:41
                      |vpiParent:
                      \_operation: , line:42:28, endln:42:41
                      |vpiDecompile:1'b1
                      |vpiSize:1
                      |BIN:1
                      |vpiConstType:3
                  |vpiStmt:
                  \_begin: (work@fsm_using_single_always.FSM), line:42:43, endln:45:18
                    |vpiParent:
                    \_if_else: , line:42:24, endln:47:18
                    |vpiFullName:work@fsm_using_single_always.FSM
                    |vpiStmt:
                    \_assignment: , line:43:17, endln:43:27
                      |vpiParent:
                      \_begin: (work@fsm_using_single_always.FSM), line:42:43, endln:45:18
                      |vpiOpType:82
                      |vpiRhs:
                      \_constant: , line:43:26, endln:43:27
                        |vpiParent:
                        \_assignment: , line:43:17, endln:43:27
                        |vpiDecompile:1
                        |vpiSize:64
                        |UINT:1
                        |vpiConstType:9
                      |vpiLhs:
                      \_ref_obj: (work@fsm_using_single_always.FSM.gnt_1), line:43:17, endln:43:22
                        |vpiParent:
                        \_begin: (work@fsm_using_single_always.FSM), line:42:43, endln:45:18
                        |vpiName:gnt_1
                        |vpiFullName:work@fsm_using_single_always.FSM.gnt_1
                        |vpiActual:
                        \_logic_net: (work@fsm_using_single_always.gnt_1), line:23:15, endln:23:20
                    |vpiStmt:
                    \_assignment: , line:44:17, endln:44:33
                      |vpiParent:
                      \_begin: (work@fsm_using_single_always.FSM), line:42:43, endln:45:18
                      |vpiOpType:82
                      |vpiRhs:
                      \_ref_obj: (work@fsm_using_single_always.FSM.GNT1), line:44:29, endln:44:33
                        |vpiParent:
                        \_begin: (work@fsm_using_single_always.FSM), line:42:43, endln:45:18
                        |vpiName:GNT1
                        |vpiFullName:work@fsm_using_single_always.FSM.GNT1
                      |vpiLhs:
                      \_ref_obj: (work@fsm_using_single_always.FSM.state), line:44:17, endln:44:22
                        |vpiParent:
                        \_begin: (work@fsm_using_single_always.FSM), line:42:43, endln:45:18
                        |vpiName:state
                        |vpiFullName:work@fsm_using_single_always.FSM.state
                        |vpiActual:
                        \_logic_net: (work@fsm_using_single_always.state), line:28:27, endln:28:32
                      |vpiDelayControl:
                      \_delay_control: , line:44:26, endln:44:28
                        |vpiParent:
                        \_assignment: , line:44:17, endln:44:33
                        |#1
                  |vpiElseStmt:
                  \_begin: (work@fsm_using_single_always.FSM), line:45:24, endln:47:18
                    |vpiParent:
                    \_if_else: , line:42:24, endln:47:18
                    |vpiFullName:work@fsm_using_single_always.FSM
                    |vpiStmt:
                    \_assignment: , line:46:17, endln:46:33
                      |vpiParent:
                      \_begin: (work@fsm_using_single_always.FSM), line:45:24, endln:47:18
                      |vpiOpType:82
                      |vpiRhs:
                      \_ref_obj: (work@fsm_using_single_always.FSM.IDLE), line:46:29, endln:46:33
                        |vpiParent:
                        \_begin: (work@fsm_using_single_always.FSM), line:45:24, endln:47:18
                        |vpiName:IDLE
                        |vpiFullName:work@fsm_using_single_always.FSM.IDLE
                      |vpiLhs:
                      \_ref_obj: (work@fsm_using_single_always.FSM.state), line:46:17, endln:46:22
                        |vpiParent:
                        \_begin: (work@fsm_using_single_always.FSM), line:45:24, endln:47:18
                        |vpiName:state
                        |vpiFullName:work@fsm_using_single_always.FSM.state
                        |vpiActual:
                        \_logic_net: (work@fsm_using_single_always.state), line:28:27, endln:28:32
                      |vpiDelayControl:
                      \_delay_control: , line:46:26, endln:46:28
                        |vpiParent:
                        \_assignment: , line:46:17, endln:46:33
                        |#1
            |vpiCaseItem:
            \_case_item: , line:48:4, endln:53:18
              |vpiParent:
              \_case_stmt: , line:38:2, endln:61:8
              |vpiExpr:
              \_ref_obj: (work@fsm_using_single_always.FSM.GNT0), line:48:4, endln:48:8
                |vpiParent:
                \_if_else: , line:33:1, endln:61:8
                |vpiName:GNT0
                |vpiFullName:work@fsm_using_single_always.FSM.GNT0
              |vpiStmt:
              \_if_else: , line:48:11, endln:53:18
                |vpiParent:
                \_case_item: , line:48:4, endln:53:18
                |vpiCondition:
                \_operation: , line:48:15, endln:48:28
                  |vpiParent:
                  \_case_item: , line:48:4, endln:53:18
                  |vpiOpType:14
                  |vpiOperand:
                  \_ref_obj: (work@fsm_using_single_always.FSM.req_0), line:48:15, endln:48:20
                    |vpiParent:
                    \_case_item: , line:48:4, endln:53:18
                    |vpiName:req_0
                    |vpiFullName:work@fsm_using_single_always.FSM.req_0
                    |vpiActual:
                    \_logic_net: (work@fsm_using_single_always.req_0), line:21:21, endln:21:26
                  |vpiOperand:
                  \_constant: , line:48:24, endln:48:28
                    |vpiParent:
                    \_operation: , line:48:15, endln:48:28
                    |vpiDecompile:1'b1
                    |vpiSize:1
                    |BIN:1
                    |vpiConstType:3
                |vpiStmt:
                \_begin: (work@fsm_using_single_always.FSM), line:48:30, endln:50:18
                  |vpiParent:
                  \_if_else: , line:48:11, endln:53:18
                  |vpiFullName:work@fsm_using_single_always.FSM
                  |vpiStmt:
                  \_assignment: , line:49:17, endln:49:33
                    |vpiParent:
                    \_begin: (work@fsm_using_single_always.FSM), line:48:30, endln:50:18
                    |vpiOpType:82
                    |vpiRhs:
                    \_ref_obj: (work@fsm_using_single_always.FSM.GNT0), line:49:29, endln:49:33
                      |vpiParent:
                      \_begin: (work@fsm_using_single_always.FSM), line:48:30, endln:50:18
                      |vpiName:GNT0
                      |vpiFullName:work@fsm_using_single_always.FSM.GNT0
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_single_always.FSM.state), line:49:17, endln:49:22
                      |vpiParent:
                      \_begin: (work@fsm_using_single_always.FSM), line:48:30, endln:50:18
                      |vpiName:state
                      |vpiFullName:work@fsm_using_single_always.FSM.state
                      |vpiActual:
                      \_logic_net: (work@fsm_using_single_always.state), line:28:27, endln:28:32
                    |vpiDelayControl:
                    \_delay_control: , line:49:26, endln:49:28
                      |vpiParent:
                      \_assignment: , line:49:17, endln:49:33
                      |#1
                |vpiElseStmt:
                \_begin: (work@fsm_using_single_always.FSM), line:50:24, endln:53:18
                  |vpiParent:
                  \_if_else: , line:48:11, endln:53:18
                  |vpiFullName:work@fsm_using_single_always.FSM
                  |vpiStmt:
                  \_assignment: , line:51:17, endln:51:27
                    |vpiParent:
                    \_begin: (work@fsm_using_single_always.FSM), line:50:24, endln:53:18
                    |vpiOpType:82
                    |vpiRhs:
                    \_constant: , line:51:26, endln:51:27
                      |vpiParent:
                      \_assignment: , line:51:17, endln:51:27
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_single_always.FSM.gnt_0), line:51:17, endln:51:22
                      |vpiParent:
                      \_begin: (work@fsm_using_single_always.FSM), line:50:24, endln:53:18
                      |vpiName:gnt_0
                      |vpiFullName:work@fsm_using_single_always.FSM.gnt_0
                      |vpiActual:
                      \_logic_net: (work@fsm_using_single_always.gnt_0), line:23:9, endln:23:14
                  |vpiStmt:
                  \_assignment: , line:52:17, endln:52:33
                    |vpiParent:
                    \_begin: (work@fsm_using_single_always.FSM), line:50:24, endln:53:18
                    |vpiOpType:82
                    |vpiRhs:
                    \_ref_obj: (work@fsm_using_single_always.FSM.IDLE), line:52:29, endln:52:33
                      |vpiParent:
                      \_begin: (work@fsm_using_single_always.FSM), line:50:24, endln:53:18
                      |vpiName:IDLE
                      |vpiFullName:work@fsm_using_single_always.FSM.IDLE
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_single_always.FSM.state), line:52:17, endln:52:22
                      |vpiParent:
                      \_begin: (work@fsm_using_single_always.FSM), line:50:24, endln:53:18
                      |vpiName:state
                      |vpiFullName:work@fsm_using_single_always.FSM.state
                      |vpiActual:
                      \_logic_net: (work@fsm_using_single_always.state), line:28:27, endln:28:32
                    |vpiDelayControl:
                    \_delay_control: , line:52:26, endln:52:28
                      |vpiParent:
                      \_assignment: , line:52:17, endln:52:33
                      |#1
            |vpiCaseItem:
            \_case_item: , line:54:4, endln:59:18
              |vpiParent:
              \_case_stmt: , line:38:2, endln:61:8
              |vpiExpr:
              \_ref_obj: (work@fsm_using_single_always.FSM.GNT1), line:54:4, endln:54:8
                |vpiParent:
                \_if_else: , line:33:1, endln:61:8
                |vpiName:GNT1
                |vpiFullName:work@fsm_using_single_always.FSM.GNT1
              |vpiStmt:
              \_if_else: , line:54:11, endln:59:18
                |vpiParent:
                \_case_item: , line:54:4, endln:59:18
                |vpiCondition:
                \_operation: , line:54:15, endln:54:28
                  |vpiParent:
                  \_case_item: , line:54:4, endln:59:18
                  |vpiOpType:14
                  |vpiOperand:
                  \_ref_obj: (work@fsm_using_single_always.FSM.req_1), line:54:15, endln:54:20
                    |vpiParent:
                    \_case_item: , line:54:4, endln:59:18
                    |vpiName:req_1
                    |vpiFullName:work@fsm_using_single_always.FSM.req_1
                    |vpiActual:
                    \_logic_net: (work@fsm_using_single_always.req_1), line:21:27, endln:21:32
                  |vpiOperand:
                  \_constant: , line:54:24, endln:54:28
                    |vpiParent:
                    \_operation: , line:54:15, endln:54:28
                    |vpiDecompile:1'b1
                    |vpiSize:1
                    |BIN:1
                    |vpiConstType:3
                |vpiStmt:
                \_begin: (work@fsm_using_single_always.FSM), line:54:30, endln:56:18
                  |vpiParent:
                  \_if_else: , line:54:11, endln:59:18
                  |vpiFullName:work@fsm_using_single_always.FSM
                  |vpiStmt:
                  \_assignment: , line:55:17, endln:55:33
                    |vpiParent:
                    \_begin: (work@fsm_using_single_always.FSM), line:54:30, endln:56:18
                    |vpiOpType:82
                    |vpiRhs:
                    \_ref_obj: (work@fsm_using_single_always.FSM.GNT1), line:55:29, endln:55:33
                      |vpiParent:
                      \_begin: (work@fsm_using_single_always.FSM), line:54:30, endln:56:18
                      |vpiName:GNT1
                      |vpiFullName:work@fsm_using_single_always.FSM.GNT1
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_single_always.FSM.state), line:55:17, endln:55:22
                      |vpiParent:
                      \_begin: (work@fsm_using_single_always.FSM), line:54:30, endln:56:18
                      |vpiName:state
                      |vpiFullName:work@fsm_using_single_always.FSM.state
                      |vpiActual:
                      \_logic_net: (work@fsm_using_single_always.state), line:28:27, endln:28:32
                    |vpiDelayControl:
                    \_delay_control: , line:55:26, endln:55:28
                      |vpiParent:
                      \_assignment: , line:55:17, endln:55:33
                      |#1
                |vpiElseStmt:
                \_begin: (work@fsm_using_single_always.FSM), line:56:24, endln:59:18
                  |vpiParent:
                  \_if_else: , line:54:11, endln:59:18
                  |vpiFullName:work@fsm_using_single_always.FSM
                  |vpiStmt:
                  \_assignment: , line:57:17, endln:57:27
                    |vpiParent:
                    \_begin: (work@fsm_using_single_always.FSM), line:56:24, endln:59:18
                    |vpiOpType:82
                    |vpiRhs:
                    \_constant: , line:57:26, endln:57:27
                      |vpiParent:
                      \_assignment: , line:57:17, endln:57:27
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_single_always.FSM.gnt_1), line:57:17, endln:57:22
                      |vpiParent:
                      \_begin: (work@fsm_using_single_always.FSM), line:56:24, endln:59:18
                      |vpiName:gnt_1
                      |vpiFullName:work@fsm_using_single_always.FSM.gnt_1
                      |vpiActual:
                      \_logic_net: (work@fsm_using_single_always.gnt_1), line:23:15, endln:23:20
                  |vpiStmt:
                  \_assignment: , line:58:17, endln:58:33
                    |vpiParent:
                    \_begin: (work@fsm_using_single_always.FSM), line:56:24, endln:59:18
                    |vpiOpType:82
                    |vpiRhs:
                    \_ref_obj: (work@fsm_using_single_always.FSM.IDLE), line:58:29, endln:58:33
                      |vpiParent:
                      \_begin: (work@fsm_using_single_always.FSM), line:56:24, endln:59:18
                      |vpiName:IDLE
                      |vpiFullName:work@fsm_using_single_always.FSM.IDLE
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_single_always.FSM.state), line:58:17, endln:58:22
                      |vpiParent:
                      \_begin: (work@fsm_using_single_always.FSM), line:56:24, endln:59:18
                      |vpiName:state
                      |vpiFullName:work@fsm_using_single_always.FSM.state
                      |vpiActual:
                      \_logic_net: (work@fsm_using_single_always.state), line:28:27, endln:28:32
                    |vpiDelayControl:
                    \_delay_control: , line:58:26, endln:58:28
                      |vpiParent:
                      \_assignment: , line:58:17, endln:58:33
                      |#1
            |vpiCaseItem:
            \_case_item: , line:60:4, endln:60:31
              |vpiParent:
              \_case_stmt: , line:38:2, endln:61:8
              |vpiStmt:
              \_assignment: , line:60:14, endln:60:30
                |vpiParent:
                \_case_item: , line:60:4, endln:60:31
                |vpiOpType:82
                |vpiRhs:
                \_ref_obj: (work@fsm_using_single_always.FSM.IDLE), line:60:26, endln:60:30
                  |vpiParent:
                  \_case_item: , line:60:4, endln:60:31
                  |vpiName:IDLE
                  |vpiFullName:work@fsm_using_single_always.FSM.IDLE
                |vpiLhs:
                \_ref_obj: (work@fsm_using_single_always.FSM.state), line:60:14, endln:60:19
                  |vpiParent:
                  \_case_item: , line:60:4, endln:60:31
                  |vpiName:state
                  |vpiFullName:work@fsm_using_single_always.FSM.state
                  |vpiActual:
                  \_logic_net: (work@fsm_using_single_always.state), line:28:27, endln:28:32
                |vpiDelayControl:
                \_delay_control: , line:60:23, endln:60:25
                  |vpiParent:
                  \_assignment: , line:60:14, endln:60:30
                  |#1
    |vpiAlwaysType:1
|uhdmtopModules:
\_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
  |vpiName:work@fsm_using_single_always
  |vpiParameter:
  \_parameter: (work@fsm_using_single_always.SIZE), line:25:11, endln:25:15
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |UINT:3
    |vpiTypespec:
    \_int_typespec: 
      |vpiParent:
      \_parameter: (work@fsm_using_single_always.SIZE), line:25:11, endln:25:15
    |vpiName:SIZE
    |vpiFullName:work@fsm_using_single_always.SIZE
  |vpiParameter:
  \_parameter: (work@fsm_using_single_always.IDLE), line:26:11, endln:26:15
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |BIN:001
    |vpiTypespec:
    \_int_typespec: 
      |vpiParent:
      \_parameter: (work@fsm_using_single_always.IDLE), line:26:11, endln:26:15
      |vpiRange:
      \_range: 
        |vpiParent:
        \_int_typespec: 
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: 
          |INT:2
        |vpiRightRange:
        \_constant: 
          |vpiParent:
          \_range: 
          |INT:0
    |vpiName:IDLE
    |vpiFullName:work@fsm_using_single_always.IDLE
  |vpiParameter:
  \_parameter: (work@fsm_using_single_always.GNT0), line:26:26, endln:26:30
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |BIN:010
    |vpiTypespec:
    \_int_typespec: 
      |vpiParent:
      \_parameter: (work@fsm_using_single_always.GNT0), line:26:26, endln:26:30
      |vpiRange:
      \_range: 
        |vpiParent:
        \_int_typespec: 
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: 
          |INT:2
        |vpiRightRange:
        \_constant: 
          |vpiParent:
          \_range: 
          |INT:0
    |vpiName:GNT0
    |vpiFullName:work@fsm_using_single_always.GNT0
  |vpiParameter:
  \_parameter: (work@fsm_using_single_always.GNT1), line:26:40, endln:26:44
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |BIN:100
    |vpiTypespec:
    \_int_typespec: 
      |vpiParent:
      \_parameter: (work@fsm_using_single_always.GNT1), line:26:40, endln:26:44
      |vpiRange:
      \_range: 
        |vpiParent:
        \_int_typespec: 
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: 
          |INT:2
        |vpiRightRange:
        \_constant: 
          |vpiParent:
          \_range: 
          |INT:0
    |vpiName:GNT1
    |vpiFullName:work@fsm_using_single_always.GNT1
  |vpiParamAssign:
  \_param_assign: , line:25:11, endln:25:19
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiRhs:
    \_constant: , line:25:18, endln:25:19
      |vpiDecompile:3
      |vpiSize:32
      |UINT:3
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@fsm_using_single_always.SIZE), line:25:11, endln:25:15
  |vpiParamAssign:
  \_param_assign: , line:26:11, endln:26:25
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiRhs:
    \_constant: , line:26:19, endln:26:25
      |vpiDecompile:3'b001
      |vpiSize:3
      |BIN:001
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@fsm_using_single_always.IDLE), line:26:11, endln:26:15
  |vpiParamAssign:
  \_param_assign: , line:26:26, endln:26:39
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiRhs:
    \_constant: , line:26:33, endln:26:39
      |vpiDecompile:3'b010
      |vpiSize:3
      |BIN:010
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@fsm_using_single_always.GNT0), line:26:26, endln:26:30
  |vpiParamAssign:
  \_param_assign: , line:26:40, endln:26:53
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiRhs:
    \_constant: , line:26:47, endln:26:53
      |vpiDecompile:3'b100
      |vpiSize:3
      |BIN:100
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@fsm_using_single_always.GNT1), line:26:40, endln:26:44
  |vpiDefName:work@fsm_using_single_always
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@fsm_using_single_always.clock), line:21:9, endln:21:14
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiTypespec:
    \_logic_typespec: , line:21:1, endln:21:5
    |vpiName:clock
    |vpiFullName:work@fsm_using_single_always.clock
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fsm_using_single_always.reset), line:21:15, endln:21:20
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiTypespec:
    \_logic_typespec: , line:21:1, endln:21:5
    |vpiName:reset
    |vpiFullName:work@fsm_using_single_always.reset
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fsm_using_single_always.req_0), line:21:21, endln:21:26
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiTypespec:
    \_logic_typespec: , line:21:1, endln:21:5
    |vpiName:req_0
    |vpiFullName:work@fsm_using_single_always.req_0
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fsm_using_single_always.req_1), line:21:27, endln:21:32
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiTypespec:
    \_logic_typespec: , line:21:1, endln:21:5
    |vpiName:req_1
    |vpiFullName:work@fsm_using_single_always.req_1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fsm_using_single_always.gnt_0), line:23:9, endln:23:14
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiTypespec:
    \_logic_typespec: , line:23:1, endln:23:4
    |vpiName:gnt_0
    |vpiFullName:work@fsm_using_single_always.gnt_0
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@fsm_using_single_always.gnt_1), line:23:15, endln:23:20
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiTypespec:
    \_logic_typespec: , line:23:1, endln:23:4
    |vpiName:gnt_1
    |vpiFullName:work@fsm_using_single_always.gnt_1
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@fsm_using_single_always.state), line:28:27, endln:28:32
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiTypespec:
    \_logic_typespec: , line:28:1, endln:28:17
      |vpiRange:
      \_range: , line:28:7, endln:28:17
        |vpiLeftRange:
        \_constant: , line:28:8, endln:28:12
          |vpiParent:
          \_range: , line:28:7, endln:28:17
          |vpiDecompile:2
          |vpiSize:64
          |INT:2
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:28:15, endln:28:16
          |vpiParent:
          \_range: , line:28:7, endln:28:17
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:state
    |vpiFullName:work@fsm_using_single_always.state
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@fsm_using_single_always.next_state), line:29:27, endln:29:37
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiTypespec:
    \_logic_typespec: , line:29:1, endln:29:17
      |vpiRange:
      \_range: , line:29:7, endln:29:17
        |vpiLeftRange:
        \_constant: , line:29:8, endln:29:12
          |vpiParent:
          \_range: , line:29:7, endln:29:17
          |vpiDecompile:2
          |vpiSize:64
          |INT:2
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:29:15, endln:29:16
          |vpiParent:
          \_range: , line:29:7, endln:29:17
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:next_state
    |vpiFullName:work@fsm_using_single_always.next_state
    |vpiNetType:48
  |vpiTopModule:1
  |vpiPort:
  \_port: (clock), line:9:1, endln:9:6
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiName:clock
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fsm_using_single_always.clock), line:9:1, endln:9:6
      |vpiName:clock
      |vpiFullName:work@fsm_using_single_always.clock
      |vpiActual:
      \_logic_net: (work@fsm_using_single_always.clock), line:21:9, endln:21:14
    |vpiTypedef:
    \_logic_typespec: , line:17:9, endln:17:9
  |vpiPort:
  \_port: (reset), line:10:1, endln:10:6
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fsm_using_single_always.reset), line:10:1, endln:10:6
      |vpiName:reset
      |vpiFullName:work@fsm_using_single_always.reset
      |vpiActual:
      \_logic_net: (work@fsm_using_single_always.reset), line:21:15, endln:21:20
    |vpiTypedef:
    \_logic_typespec: , line:17:9, endln:17:9
  |vpiPort:
  \_port: (req_0), line:11:1, endln:11:6
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiName:req_0
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fsm_using_single_always.req_0), line:11:1, endln:11:6
      |vpiName:req_0
      |vpiFullName:work@fsm_using_single_always.req_0
      |vpiActual:
      \_logic_net: (work@fsm_using_single_always.req_0), line:21:21, endln:21:26
    |vpiTypedef:
    \_logic_typespec: , line:17:9, endln:17:9
  |vpiPort:
  \_port: (req_1), line:12:1, endln:12:6
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiName:req_1
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fsm_using_single_always.req_1), line:12:1, endln:12:6
      |vpiName:req_1
      |vpiFullName:work@fsm_using_single_always.req_1
      |vpiActual:
      \_logic_net: (work@fsm_using_single_always.req_1), line:21:27, endln:21:32
    |vpiTypedef:
    \_logic_typespec: , line:17:9, endln:17:9
  |vpiPort:
  \_port: (gnt_0), line:13:1, endln:13:6
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiName:gnt_0
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@fsm_using_single_always.gnt_0), line:13:1, endln:13:6
      |vpiName:gnt_0
      |vpiFullName:work@fsm_using_single_always.gnt_0
      |vpiActual:
      \_logic_net: (work@fsm_using_single_always.gnt_0), line:23:9, endln:23:14
    |vpiTypedef:
    \_logic_typespec: , line:19:9, endln:19:9
  |vpiPort:
  \_port: (gnt_1), line:14:1, endln:14:6
    |vpiParent:
    \_module_inst: work@fsm_using_single_always (work@fsm_using_single_always), file:UHDM-integration-tests/tests/fsm_single_always/dut.v, line:8:1, endln:64:10
    |vpiName:gnt_1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@fsm_using_single_always.gnt_1), line:14:1, endln:14:6
      |vpiName:gnt_1
      |vpiFullName:work@fsm_using_single_always.gnt_1
      |vpiActual:
      \_logic_net: (work@fsm_using_single_always.gnt_1), line:23:15, endln:23:20
    |vpiTypedef:
    \_logic_typespec: , line:19:9, endln:19:9
  |vpiProcess:
  \_always: , line:31:1, endln:62:4
Object 'work@fsm_using_single_always' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'SIZE' of type 'parameter'
    Object 'IDLE' of type 'parameter'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'GNT0' of type 'parameter'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'GNT1' of type 'parameter'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'SIZE' of type 'parameter'
      Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'IDLE' of type 'parameter'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'GNT0' of type 'parameter'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'GNT1' of type 'parameter'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'constant'
    Object 'clock' of type 'logic_net'
    Object 'reset' of type 'logic_net'
    Object 'req_0' of type 'logic_net'
    Object 'req_1' of type 'logic_net'
    Object 'gnt_0' of type 'logic_net'
    Object 'gnt_1' of type 'logic_net'
    Object 'state' of type 'logic_net'
    Object 'next_state' of type 'logic_net'
    Object '' of type 'always'
      Object '' of type 'event_control'
        Object '' of type 'operation'
          Object 'clock' of type 'ref_obj'
        Object 'FSM' of type 'named_begin'
          Object '' of type 'if_else'
            Object '' of type 'operation'
              Object 'reset' of type 'ref_obj'
              Object '' of type 'constant'
            Object '' of type 'begin'
              Object '' of type 'assignment'
                Object 'state' of type 'ref_obj'
                Object 'IDLE' of type 'ref_obj'
              Object '' of type 'assignment'
                Object 'gnt_0' of type 'ref_obj'
                Object '' of type 'constant'
              Object '' of type 'assignment'
                Object 'gnt_1' of type 'ref_obj'
                Object '' of type 'constant'
            Object '' of type 'case_stmt'
              Object 'state' of type 'ref_obj'
              Object '' of type 'case_item'
                Object 'IDLE' of type 'ref_obj'
                Object '' of type 'if_else'
                  Object '' of type 'operation'
                    Object 'req_0' of type 'ref_obj'
                    Object '' of type 'constant'
                  Object '' of type 'begin'
                    Object '' of type 'assignment'
                      Object 'state' of type 'ref_obj'
                      Object 'GNT0' of type 'ref_obj'
                    Object '' of type 'assignment'
                      Object 'gnt_0' of type 'ref_obj'
                      Object '' of type 'constant'
                  Object '' of type 'if_else'
                    Object '' of type 'operation'
                      Object 'req_1' of type 'ref_obj'
                      Object '' of type 'constant'
                    Object '' of type 'begin'
                      Object '' of type 'assignment'
                        Object 'gnt_1' of type 'ref_obj'
                        Object '' of type 'constant'
                      Object '' of type 'assignment'
                        Object 'state' of type 'ref_obj'
                        Object 'GNT1' of type 'ref_obj'
                    Object '' of type 'begin'
                      Object '' of type 'assignment'
                        Object 'state' of type 'ref_obj'
                        Object 'IDLE' of type 'ref_obj'
              Object '' of type 'case_item'
                Object 'GNT0' of type 'ref_obj'
                Object '' of type 'if_else'
                  Object '' of type 'operation'
                    Object 'req_0' of type 'ref_obj'
                    Object '' of type 'constant'
                  Object '' of type 'begin'
                    Object '' of type 'assignment'
                      Object 'state' of type 'ref_obj'
                      Object 'GNT0' of type 'ref_obj'
                  Object '' of type 'begin'
                    Object '' of type 'assignment'
                      Object 'gnt_0' of type 'ref_obj'
                      Object '' of type 'constant'
                    Object '' of type 'assignment'
                      Object 'state' of type 'ref_obj'
                      Object 'IDLE' of type 'ref_obj'
              Object '' of type 'case_item'
                Object 'GNT1' of type 'ref_obj'
                Object '' of type 'if_else'
                  Object '' of type 'operation'
                    Object 'req_1' of type 'ref_obj'
                    Object '' of type 'constant'
                  Object '' of type 'begin'
                    Object '' of type 'assignment'
                      Object 'state' of type 'ref_obj'
                      Object 'GNT1' of type 'ref_obj'
                  Object '' of type 'begin'
                    Object '' of type 'assignment'
                      Object 'gnt_1' of type 'ref_obj'
                      Object '' of type 'constant'
                    Object '' of type 'assignment'
                      Object 'state' of type 'ref_obj'
                      Object 'IDLE' of type 'ref_obj'
              Object '' of type 'case_item'
                Object '' of type 'assignment'
                  Object 'state' of type 'ref_obj'
                  Object 'IDLE' of type 'ref_obj'
  Object 'work@fsm_using_single_always' of type 'module_inst'
    Object 'SIZE' of type 'parameter'
    Object 'IDLE' of type 'parameter'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'GNT0' of type 'parameter'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'GNT1' of type 'parameter'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'SIZE' of type 'parameter'
      Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'IDLE' of type 'parameter'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'GNT0' of type 'parameter'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'GNT1' of type 'parameter'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'constant'
    Object 'clock' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'reset' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'req_0' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'req_1' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'gnt_0' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'gnt_1' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'clock' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'reset' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'req_0' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'req_1' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'gnt_0' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'gnt_1' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'state' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'next_state' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
