<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>t4_regs.h source code [master/drivers/net/cxgbe/base/t4_regs.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'master/drivers/net/cxgbe/base/t4_regs.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>master</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>cxgbe</a>/<a href='./'>base</a>/<a href='t4_regs.h.html'>t4_regs.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright(c) 2014-2018 Chelsio Communications.</i></td></tr>
<tr><th id="3">3</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="4">4</th><td><i> */</i></td></tr>
<tr><th id="5">5</th><td></td></tr>
<tr><th id="6">6</th><td><u>#define <dfn class="macro" id="_M/MYPF_BASE" data-ref="_M/MYPF_BASE">MYPF_BASE</dfn> 0x1b000</u></td></tr>
<tr><th id="7">7</th><td><u>#define <dfn class="macro" id="_M/MYPF_REG" data-ref="_M/MYPF_REG">MYPF_REG</dfn>(reg_addr) (MYPF_BASE + (reg_addr))</u></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#define <dfn class="macro" id="_M/PF0_BASE" data-ref="_M/PF0_BASE">PF0_BASE</dfn> 0x1e000</u></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/PF0_REG" data-ref="_M/PF0_REG">PF0_REG</dfn>(reg_addr) (PF0_BASE + (reg_addr))</u></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><u>#define <dfn class="macro" id="_M/PF_STRIDE" data-ref="_M/PF_STRIDE">PF_STRIDE</dfn> 0x400</u></td></tr>
<tr><th id="13">13</th><td><u>#define <dfn class="macro" id="_M/PF_BASE" data-ref="_M/PF_BASE">PF_BASE</dfn>(idx) (PF0_BASE + (idx) * PF_STRIDE)</u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/PF_REG" data-ref="_M/PF_REG">PF_REG</dfn>(idx, reg) (PF_BASE(idx) + (reg))</u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/MYPORT_BASE" data-ref="_M/MYPORT_BASE">MYPORT_BASE</dfn> 0x1c000</u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/MYPORT_REG" data-ref="_M/MYPORT_REG">MYPORT_REG</dfn>(reg_addr) (MYPORT_BASE + (reg_addr))</u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/PORT0_BASE" data-ref="_M/PORT0_BASE">PORT0_BASE</dfn> 0x20000</u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/PORT0_REG" data-ref="_M/PORT0_REG">PORT0_REG</dfn>(reg_addr) (PORT0_BASE + (reg_addr))</u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/PORT_STRIDE" data-ref="_M/PORT_STRIDE">PORT_STRIDE</dfn> 0x2000</u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/PORT_BASE" data-ref="_M/PORT_BASE">PORT_BASE</dfn>(idx) (PORT0_BASE + (idx) * PORT_STRIDE)</u></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/PORT_REG" data-ref="_M/PORT_REG">PORT_REG</dfn>(idx, reg) (PORT_BASE(idx) + (reg))</u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/PCIE_MEM_ACCESS_REG" data-ref="_M/PCIE_MEM_ACCESS_REG">PCIE_MEM_ACCESS_REG</dfn>(reg_addr, idx) ((reg_addr) + (idx) * 8)</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/NUM_PCIE_MEM_ACCESS_INSTANCES" data-ref="_M/NUM_PCIE_MEM_ACCESS_INSTANCES">NUM_PCIE_MEM_ACCESS_INSTANCES</dfn> 8</u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/PCIE_FW_REG" data-ref="_M/PCIE_FW_REG">PCIE_FW_REG</dfn>(reg_addr, idx) ((reg_addr) + (idx) * 4)</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/NUM_PCIE_FW_INSTANCES" data-ref="_M/NUM_PCIE_FW_INSTANCES">NUM_PCIE_FW_INSTANCES</dfn> 8</u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/T5_MYPORT_BASE" data-ref="_M/T5_MYPORT_BASE">T5_MYPORT_BASE</dfn> 0x2c000</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/T5_MYPORT_REG" data-ref="_M/T5_MYPORT_REG">T5_MYPORT_REG</dfn>(reg_addr) (T5_MYPORT_BASE + (reg_addr))</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/T5_PORT0_BASE" data-ref="_M/T5_PORT0_BASE">T5_PORT0_BASE</dfn> 0x30000</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/T5_PORT0_REG" data-ref="_M/T5_PORT0_REG">T5_PORT0_REG</dfn>(reg_addr) (T5_PORT0_BASE + (reg_addr))</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/T5_PORT_STRIDE" data-ref="_M/T5_PORT_STRIDE">T5_PORT_STRIDE</dfn> 0x4000</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/T5_PORT_BASE" data-ref="_M/T5_PORT_BASE">T5_PORT_BASE</dfn>(idx) (T5_PORT0_BASE + (idx) * T5_PORT_STRIDE)</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/T5_PORT_REG" data-ref="_M/T5_PORT_REG">T5_PORT_REG</dfn>(idx, reg) (T5_PORT_BASE(idx) + (reg))</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/MPS_T5_CLS_SRAM_L" data-ref="_M/MPS_T5_CLS_SRAM_L">MPS_T5_CLS_SRAM_L</dfn>(idx) (A_MPS_T5_CLS_SRAM_L + (idx) * 8)</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/NUM_MPS_T5_CLS_SRAM_L_INSTANCES" data-ref="_M/NUM_MPS_T5_CLS_SRAM_L_INSTANCES">NUM_MPS_T5_CLS_SRAM_L_INSTANCES</dfn> 512</u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/MPS_T5_CLS_SRAM_H" data-ref="_M/MPS_T5_CLS_SRAM_H">MPS_T5_CLS_SRAM_H</dfn>(idx) (A_MPS_T5_CLS_SRAM_H + (idx) * 8)</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/NUM_MPS_T5_CLS_SRAM_H_INSTANCES" data-ref="_M/NUM_MPS_T5_CLS_SRAM_H_INSTANCES">NUM_MPS_T5_CLS_SRAM_H_INSTANCES</dfn> 512</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/S_DATAPORTNUM" data-ref="_M/S_DATAPORTNUM">S_DATAPORTNUM</dfn>    12</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/M_DATAPORTNUM" data-ref="_M/M_DATAPORTNUM">M_DATAPORTNUM</dfn>    0xfU</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/V_DATAPORTNUM" data-ref="_M/V_DATAPORTNUM">V_DATAPORTNUM</dfn>(x) ((x) &lt;&lt; S_DATAPORTNUM)</u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/S_DATALKPTYPE" data-ref="_M/S_DATALKPTYPE">S_DATALKPTYPE</dfn>    10</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/M_DATALKPTYPE" data-ref="_M/M_DATALKPTYPE">M_DATALKPTYPE</dfn>    0x3U</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/V_DATALKPTYPE" data-ref="_M/V_DATALKPTYPE">V_DATALKPTYPE</dfn>(x) ((x) &lt;&lt; S_DATALKPTYPE)</u></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><i>/* registers for module SGE */</i></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/SGE_BASE_ADDR" data-ref="_M/SGE_BASE_ADDR">SGE_BASE_ADDR</dfn> 0x1000</u></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/A_SGE_PF_KDOORBELL" data-ref="_M/A_SGE_PF_KDOORBELL">A_SGE_PF_KDOORBELL</dfn> 0x0</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/A_SGE_VF_KDOORBELL" data-ref="_M/A_SGE_VF_KDOORBELL">A_SGE_VF_KDOORBELL</dfn> 0x0</u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/S_QID" data-ref="_M/S_QID">S_QID</dfn>    15</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/M_QID" data-ref="_M/M_QID">M_QID</dfn>    0x1ffffU</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/V_QID" data-ref="_M/V_QID">V_QID</dfn>(x) ((x) &lt;&lt; S_QID)</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/G_QID" data-ref="_M/G_QID">G_QID</dfn>(x) (((x) &gt;&gt; S_QID) &amp; M_QID)</u></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/S_DBPRIO" data-ref="_M/S_DBPRIO">S_DBPRIO</dfn>    14</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/V_DBPRIO" data-ref="_M/V_DBPRIO">V_DBPRIO</dfn>(x) ((x) &lt;&lt; S_DBPRIO)</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/F_DBPRIO" data-ref="_M/F_DBPRIO">F_DBPRIO</dfn>    V_DBPRIO(1U)</u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/S_PIDX" data-ref="_M/S_PIDX">S_PIDX</dfn>    0</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/M_PIDX" data-ref="_M/M_PIDX">M_PIDX</dfn>    0x3fffU</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/V_PIDX" data-ref="_M/V_PIDX">V_PIDX</dfn>(x) ((x) &lt;&lt; S_PIDX)</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/G_PIDX" data-ref="_M/G_PIDX">G_PIDX</dfn>(x) (((x) &gt;&gt; S_PIDX) &amp; M_PIDX)</u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/S_DBTYPE" data-ref="_M/S_DBTYPE">S_DBTYPE</dfn>    13</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/V_DBTYPE" data-ref="_M/V_DBTYPE">V_DBTYPE</dfn>(x) ((x) &lt;&lt; S_DBTYPE)</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/F_DBTYPE" data-ref="_M/F_DBTYPE">F_DBTYPE</dfn>    V_DBTYPE(1U)</u></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/S_PIDX_T5" data-ref="_M/S_PIDX_T5">S_PIDX_T5</dfn>    0</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/M_PIDX_T5" data-ref="_M/M_PIDX_T5">M_PIDX_T5</dfn>    0x1fffU</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/V_PIDX_T5" data-ref="_M/V_PIDX_T5">V_PIDX_T5</dfn>(x) ((x) &lt;&lt; S_PIDX_T5)</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/G_PIDX_T5" data-ref="_M/G_PIDX_T5">G_PIDX_T5</dfn>(x) (((x) &gt;&gt; S_PIDX_T5) &amp; M_PIDX_T5)</u></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/A_SGE_PF_GTS" data-ref="_M/A_SGE_PF_GTS">A_SGE_PF_GTS</dfn> 0x4</u></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/T4VF_SGE_BASE_ADDR" data-ref="_M/T4VF_SGE_BASE_ADDR">T4VF_SGE_BASE_ADDR</dfn> 0x0000</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/A_SGE_VF_GTS" data-ref="_M/A_SGE_VF_GTS">A_SGE_VF_GTS</dfn> 0x4</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/S_INGRESSQID" data-ref="_M/S_INGRESSQID">S_INGRESSQID</dfn>    16</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/M_INGRESSQID" data-ref="_M/M_INGRESSQID">M_INGRESSQID</dfn>    0xffffU</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/V_INGRESSQID" data-ref="_M/V_INGRESSQID">V_INGRESSQID</dfn>(x) ((x) &lt;&lt; S_INGRESSQID)</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/G_INGRESSQID" data-ref="_M/G_INGRESSQID">G_INGRESSQID</dfn>(x) (((x) &gt;&gt; S_INGRESSQID) &amp; M_INGRESSQID)</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/S_SEINTARM" data-ref="_M/S_SEINTARM">S_SEINTARM</dfn>    12</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/V_SEINTARM" data-ref="_M/V_SEINTARM">V_SEINTARM</dfn>(x) ((x) &lt;&lt; S_SEINTARM)</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/F_SEINTARM" data-ref="_M/F_SEINTARM">F_SEINTARM</dfn>    V_SEINTARM(1U)</u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/S_CIDXINC" data-ref="_M/S_CIDXINC">S_CIDXINC</dfn>    0</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/M_CIDXINC" data-ref="_M/M_CIDXINC">M_CIDXINC</dfn>    0xfffU</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/V_CIDXINC" data-ref="_M/V_CIDXINC">V_CIDXINC</dfn>(x) ((x) &lt;&lt; S_CIDXINC)</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/G_CIDXINC" data-ref="_M/G_CIDXINC">G_CIDXINC</dfn>(x) (((x) &gt;&gt; S_CIDXINC) &amp; M_CIDXINC)</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/A_SGE_CONTROL" data-ref="_M/A_SGE_CONTROL">A_SGE_CONTROL</dfn> 0x1008</u></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/S_RXPKTCPLMODE" data-ref="_M/S_RXPKTCPLMODE">S_RXPKTCPLMODE</dfn>    18</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/V_RXPKTCPLMODE" data-ref="_M/V_RXPKTCPLMODE">V_RXPKTCPLMODE</dfn>(x) ((x) &lt;&lt; S_RXPKTCPLMODE)</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/F_RXPKTCPLMODE" data-ref="_M/F_RXPKTCPLMODE">F_RXPKTCPLMODE</dfn>    V_RXPKTCPLMODE(1U)</u></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/S_EGRSTATUSPAGESIZE" data-ref="_M/S_EGRSTATUSPAGESIZE">S_EGRSTATUSPAGESIZE</dfn>    17</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/V_EGRSTATUSPAGESIZE" data-ref="_M/V_EGRSTATUSPAGESIZE">V_EGRSTATUSPAGESIZE</dfn>(x) ((x) &lt;&lt; S_EGRSTATUSPAGESIZE)</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/F_EGRSTATUSPAGESIZE" data-ref="_M/F_EGRSTATUSPAGESIZE">F_EGRSTATUSPAGESIZE</dfn>    V_EGRSTATUSPAGESIZE(1U)</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/S_PKTSHIFT" data-ref="_M/S_PKTSHIFT">S_PKTSHIFT</dfn>    10</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/M_PKTSHIFT" data-ref="_M/M_PKTSHIFT">M_PKTSHIFT</dfn>    0x7U</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/V_PKTSHIFT" data-ref="_M/V_PKTSHIFT">V_PKTSHIFT</dfn>(x) ((x) &lt;&lt; S_PKTSHIFT)</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/G_PKTSHIFT" data-ref="_M/G_PKTSHIFT">G_PKTSHIFT</dfn>(x) (((x) &gt;&gt; S_PKTSHIFT) &amp; M_PKTSHIFT)</u></td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/S_INGPADBOUNDARY" data-ref="_M/S_INGPADBOUNDARY">S_INGPADBOUNDARY</dfn>    4</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/M_INGPADBOUNDARY" data-ref="_M/M_INGPADBOUNDARY">M_INGPADBOUNDARY</dfn>    0x7U</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/V_INGPADBOUNDARY" data-ref="_M/V_INGPADBOUNDARY">V_INGPADBOUNDARY</dfn>(x) ((x) &lt;&lt; S_INGPADBOUNDARY)</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/G_INGPADBOUNDARY" data-ref="_M/G_INGPADBOUNDARY">G_INGPADBOUNDARY</dfn>(x) (((x) &gt;&gt; S_INGPADBOUNDARY) &amp; M_INGPADBOUNDARY)</u></td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/A_SGE_HOST_PAGE_SIZE" data-ref="_M/A_SGE_HOST_PAGE_SIZE">A_SGE_HOST_PAGE_SIZE</dfn> 0x100c</u></td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/S_HOSTPAGESIZEPF7" data-ref="_M/S_HOSTPAGESIZEPF7">S_HOSTPAGESIZEPF7</dfn>    28</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/M_HOSTPAGESIZEPF7" data-ref="_M/M_HOSTPAGESIZEPF7">M_HOSTPAGESIZEPF7</dfn>    0xfU</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/V_HOSTPAGESIZEPF7" data-ref="_M/V_HOSTPAGESIZEPF7">V_HOSTPAGESIZEPF7</dfn>(x) ((x) &lt;&lt; S_HOSTPAGESIZEPF7)</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/G_HOSTPAGESIZEPF7" data-ref="_M/G_HOSTPAGESIZEPF7">G_HOSTPAGESIZEPF7</dfn>(x) (((x) &gt;&gt; S_HOSTPAGESIZEPF7) &amp; M_HOSTPAGESIZEPF7)</u></td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/S_HOSTPAGESIZEPF6" data-ref="_M/S_HOSTPAGESIZEPF6">S_HOSTPAGESIZEPF6</dfn>    24</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/M_HOSTPAGESIZEPF6" data-ref="_M/M_HOSTPAGESIZEPF6">M_HOSTPAGESIZEPF6</dfn>    0xfU</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/V_HOSTPAGESIZEPF6" data-ref="_M/V_HOSTPAGESIZEPF6">V_HOSTPAGESIZEPF6</dfn>(x) ((x) &lt;&lt; S_HOSTPAGESIZEPF6)</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/G_HOSTPAGESIZEPF6" data-ref="_M/G_HOSTPAGESIZEPF6">G_HOSTPAGESIZEPF6</dfn>(x) (((x) &gt;&gt; S_HOSTPAGESIZEPF6) &amp; M_HOSTPAGESIZEPF6)</u></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/S_HOSTPAGESIZEPF5" data-ref="_M/S_HOSTPAGESIZEPF5">S_HOSTPAGESIZEPF5</dfn>    20</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/M_HOSTPAGESIZEPF5" data-ref="_M/M_HOSTPAGESIZEPF5">M_HOSTPAGESIZEPF5</dfn>    0xfU</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/V_HOSTPAGESIZEPF5" data-ref="_M/V_HOSTPAGESIZEPF5">V_HOSTPAGESIZEPF5</dfn>(x) ((x) &lt;&lt; S_HOSTPAGESIZEPF5)</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/G_HOSTPAGESIZEPF5" data-ref="_M/G_HOSTPAGESIZEPF5">G_HOSTPAGESIZEPF5</dfn>(x) (((x) &gt;&gt; S_HOSTPAGESIZEPF5) &amp; M_HOSTPAGESIZEPF5)</u></td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/S_HOSTPAGESIZEPF4" data-ref="_M/S_HOSTPAGESIZEPF4">S_HOSTPAGESIZEPF4</dfn>    16</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/M_HOSTPAGESIZEPF4" data-ref="_M/M_HOSTPAGESIZEPF4">M_HOSTPAGESIZEPF4</dfn>    0xfU</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/V_HOSTPAGESIZEPF4" data-ref="_M/V_HOSTPAGESIZEPF4">V_HOSTPAGESIZEPF4</dfn>(x) ((x) &lt;&lt; S_HOSTPAGESIZEPF4)</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/G_HOSTPAGESIZEPF4" data-ref="_M/G_HOSTPAGESIZEPF4">G_HOSTPAGESIZEPF4</dfn>(x) (((x) &gt;&gt; S_HOSTPAGESIZEPF4) &amp; M_HOSTPAGESIZEPF4)</u></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/S_HOSTPAGESIZEPF3" data-ref="_M/S_HOSTPAGESIZEPF3">S_HOSTPAGESIZEPF3</dfn>    12</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/M_HOSTPAGESIZEPF3" data-ref="_M/M_HOSTPAGESIZEPF3">M_HOSTPAGESIZEPF3</dfn>    0xfU</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/V_HOSTPAGESIZEPF3" data-ref="_M/V_HOSTPAGESIZEPF3">V_HOSTPAGESIZEPF3</dfn>(x) ((x) &lt;&lt; S_HOSTPAGESIZEPF3)</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/G_HOSTPAGESIZEPF3" data-ref="_M/G_HOSTPAGESIZEPF3">G_HOSTPAGESIZEPF3</dfn>(x) (((x) &gt;&gt; S_HOSTPAGESIZEPF3) &amp; M_HOSTPAGESIZEPF3)</u></td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/S_HOSTPAGESIZEPF2" data-ref="_M/S_HOSTPAGESIZEPF2">S_HOSTPAGESIZEPF2</dfn>    8</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/M_HOSTPAGESIZEPF2" data-ref="_M/M_HOSTPAGESIZEPF2">M_HOSTPAGESIZEPF2</dfn>    0xfU</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/V_HOSTPAGESIZEPF2" data-ref="_M/V_HOSTPAGESIZEPF2">V_HOSTPAGESIZEPF2</dfn>(x) ((x) &lt;&lt; S_HOSTPAGESIZEPF2)</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/G_HOSTPAGESIZEPF2" data-ref="_M/G_HOSTPAGESIZEPF2">G_HOSTPAGESIZEPF2</dfn>(x) (((x) &gt;&gt; S_HOSTPAGESIZEPF2) &amp; M_HOSTPAGESIZEPF2)</u></td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/S_HOSTPAGESIZEPF1" data-ref="_M/S_HOSTPAGESIZEPF1">S_HOSTPAGESIZEPF1</dfn>    4</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/M_HOSTPAGESIZEPF1" data-ref="_M/M_HOSTPAGESIZEPF1">M_HOSTPAGESIZEPF1</dfn>    0xfU</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/V_HOSTPAGESIZEPF1" data-ref="_M/V_HOSTPAGESIZEPF1">V_HOSTPAGESIZEPF1</dfn>(x) ((x) &lt;&lt; S_HOSTPAGESIZEPF1)</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/G_HOSTPAGESIZEPF1" data-ref="_M/G_HOSTPAGESIZEPF1">G_HOSTPAGESIZEPF1</dfn>(x) (((x) &gt;&gt; S_HOSTPAGESIZEPF1) &amp; M_HOSTPAGESIZEPF1)</u></td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/S_HOSTPAGESIZEPF0" data-ref="_M/S_HOSTPAGESIZEPF0">S_HOSTPAGESIZEPF0</dfn>    0</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/M_HOSTPAGESIZEPF0" data-ref="_M/M_HOSTPAGESIZEPF0">M_HOSTPAGESIZEPF0</dfn>    0xfU</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/V_HOSTPAGESIZEPF0" data-ref="_M/V_HOSTPAGESIZEPF0">V_HOSTPAGESIZEPF0</dfn>(x) ((x) &lt;&lt; S_HOSTPAGESIZEPF0)</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/G_HOSTPAGESIZEPF0" data-ref="_M/G_HOSTPAGESIZEPF0">G_HOSTPAGESIZEPF0</dfn>(x) (((x) &gt;&gt; S_HOSTPAGESIZEPF0) &amp; M_HOSTPAGESIZEPF0)</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/A_SGE_EGRESS_QUEUES_PER_PAGE_PF" data-ref="_M/A_SGE_EGRESS_QUEUES_PER_PAGE_PF">A_SGE_EGRESS_QUEUES_PER_PAGE_PF</dfn> 0x1010</u></td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/S_QUEUESPERPAGEPF1" data-ref="_M/S_QUEUESPERPAGEPF1">S_QUEUESPERPAGEPF1</dfn>    4</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/M_QUEUESPERPAGEPF1" data-ref="_M/M_QUEUESPERPAGEPF1">M_QUEUESPERPAGEPF1</dfn>    0xfU</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/V_QUEUESPERPAGEPF1" data-ref="_M/V_QUEUESPERPAGEPF1">V_QUEUESPERPAGEPF1</dfn>(x) ((x) &lt;&lt; S_QUEUESPERPAGEPF1)</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/G_QUEUESPERPAGEPF1" data-ref="_M/G_QUEUESPERPAGEPF1">G_QUEUESPERPAGEPF1</dfn>(x) (((x) &gt;&gt; S_QUEUESPERPAGEPF1) &amp; M_QUEUESPERPAGEPF1)</u></td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/S_QUEUESPERPAGEPF0" data-ref="_M/S_QUEUESPERPAGEPF0">S_QUEUESPERPAGEPF0</dfn>    0</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/M_QUEUESPERPAGEPF0" data-ref="_M/M_QUEUESPERPAGEPF0">M_QUEUESPERPAGEPF0</dfn>    0xfU</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/V_QUEUESPERPAGEPF0" data-ref="_M/V_QUEUESPERPAGEPF0">V_QUEUESPERPAGEPF0</dfn>(x) ((x) &lt;&lt; S_QUEUESPERPAGEPF0)</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/G_QUEUESPERPAGEPF0" data-ref="_M/G_QUEUESPERPAGEPF0">G_QUEUESPERPAGEPF0</dfn>(x) (((x) &gt;&gt; S_QUEUESPERPAGEPF0) &amp; M_QUEUESPERPAGEPF0)</u></td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/A_SGE_EGRESS_QUEUES_PER_PAGE_VF" data-ref="_M/A_SGE_EGRESS_QUEUES_PER_PAGE_VF">A_SGE_EGRESS_QUEUES_PER_PAGE_VF</dfn> 0x1014</u></td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/S_ERR_CPL_EXCEED_IQE_SIZE" data-ref="_M/S_ERR_CPL_EXCEED_IQE_SIZE">S_ERR_CPL_EXCEED_IQE_SIZE</dfn>    22</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/V_ERR_CPL_EXCEED_IQE_SIZE" data-ref="_M/V_ERR_CPL_EXCEED_IQE_SIZE">V_ERR_CPL_EXCEED_IQE_SIZE</dfn>(x) ((x) &lt;&lt; S_ERR_CPL_EXCEED_IQE_SIZE)</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/F_ERR_CPL_EXCEED_IQE_SIZE" data-ref="_M/F_ERR_CPL_EXCEED_IQE_SIZE">F_ERR_CPL_EXCEED_IQE_SIZE</dfn>    V_ERR_CPL_EXCEED_IQE_SIZE(1U)</u></td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/S_ERR_INVALID_CIDX_INC" data-ref="_M/S_ERR_INVALID_CIDX_INC">S_ERR_INVALID_CIDX_INC</dfn>    21</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/V_ERR_INVALID_CIDX_INC" data-ref="_M/V_ERR_INVALID_CIDX_INC">V_ERR_INVALID_CIDX_INC</dfn>(x) ((x) &lt;&lt; S_ERR_INVALID_CIDX_INC)</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/F_ERR_INVALID_CIDX_INC" data-ref="_M/F_ERR_INVALID_CIDX_INC">F_ERR_INVALID_CIDX_INC</dfn>    V_ERR_INVALID_CIDX_INC(1U)</u></td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/S_ERR_CPL_OPCODE_0" data-ref="_M/S_ERR_CPL_OPCODE_0">S_ERR_CPL_OPCODE_0</dfn>    19</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/V_ERR_CPL_OPCODE_0" data-ref="_M/V_ERR_CPL_OPCODE_0">V_ERR_CPL_OPCODE_0</dfn>(x) ((x) &lt;&lt; S_ERR_CPL_OPCODE_0)</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/F_ERR_CPL_OPCODE_0" data-ref="_M/F_ERR_CPL_OPCODE_0">F_ERR_CPL_OPCODE_0</dfn>    V_ERR_CPL_OPCODE_0(1U)</u></td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/S_ERR_DROPPED_DB" data-ref="_M/S_ERR_DROPPED_DB">S_ERR_DROPPED_DB</dfn>    18</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/V_ERR_DROPPED_DB" data-ref="_M/V_ERR_DROPPED_DB">V_ERR_DROPPED_DB</dfn>(x) ((x) &lt;&lt; S_ERR_DROPPED_DB)</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/F_ERR_DROPPED_DB" data-ref="_M/F_ERR_DROPPED_DB">F_ERR_DROPPED_DB</dfn>    V_ERR_DROPPED_DB(1U)</u></td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/S_ERR_DATA_CPL_ON_HIGH_QID1" data-ref="_M/S_ERR_DATA_CPL_ON_HIGH_QID1">S_ERR_DATA_CPL_ON_HIGH_QID1</dfn>    17</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/V_ERR_DATA_CPL_ON_HIGH_QID1" data-ref="_M/V_ERR_DATA_CPL_ON_HIGH_QID1">V_ERR_DATA_CPL_ON_HIGH_QID1</dfn>(x) ((x) &lt;&lt; S_ERR_DATA_CPL_ON_HIGH_QID1)</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/F_ERR_DATA_CPL_ON_HIGH_QID1" data-ref="_M/F_ERR_DATA_CPL_ON_HIGH_QID1">F_ERR_DATA_CPL_ON_HIGH_QID1</dfn>    V_ERR_DATA_CPL_ON_HIGH_QID1(1U)</u></td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/S_ERR_DATA_CPL_ON_HIGH_QID0" data-ref="_M/S_ERR_DATA_CPL_ON_HIGH_QID0">S_ERR_DATA_CPL_ON_HIGH_QID0</dfn>    16</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/V_ERR_DATA_CPL_ON_HIGH_QID0" data-ref="_M/V_ERR_DATA_CPL_ON_HIGH_QID0">V_ERR_DATA_CPL_ON_HIGH_QID0</dfn>(x) ((x) &lt;&lt; S_ERR_DATA_CPL_ON_HIGH_QID0)</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/F_ERR_DATA_CPL_ON_HIGH_QID0" data-ref="_M/F_ERR_DATA_CPL_ON_HIGH_QID0">F_ERR_DATA_CPL_ON_HIGH_QID0</dfn>    V_ERR_DATA_CPL_ON_HIGH_QID0(1U)</u></td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/S_ERR_BAD_DB_PIDX3" data-ref="_M/S_ERR_BAD_DB_PIDX3">S_ERR_BAD_DB_PIDX3</dfn>    15</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/V_ERR_BAD_DB_PIDX3" data-ref="_M/V_ERR_BAD_DB_PIDX3">V_ERR_BAD_DB_PIDX3</dfn>(x) ((x) &lt;&lt; S_ERR_BAD_DB_PIDX3)</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/F_ERR_BAD_DB_PIDX3" data-ref="_M/F_ERR_BAD_DB_PIDX3">F_ERR_BAD_DB_PIDX3</dfn>    V_ERR_BAD_DB_PIDX3(1U)</u></td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/S_ERR_BAD_DB_PIDX2" data-ref="_M/S_ERR_BAD_DB_PIDX2">S_ERR_BAD_DB_PIDX2</dfn>    14</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/V_ERR_BAD_DB_PIDX2" data-ref="_M/V_ERR_BAD_DB_PIDX2">V_ERR_BAD_DB_PIDX2</dfn>(x) ((x) &lt;&lt; S_ERR_BAD_DB_PIDX2)</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/F_ERR_BAD_DB_PIDX2" data-ref="_M/F_ERR_BAD_DB_PIDX2">F_ERR_BAD_DB_PIDX2</dfn>    V_ERR_BAD_DB_PIDX2(1U)</u></td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/S_ERR_BAD_DB_PIDX1" data-ref="_M/S_ERR_BAD_DB_PIDX1">S_ERR_BAD_DB_PIDX1</dfn>    13</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/V_ERR_BAD_DB_PIDX1" data-ref="_M/V_ERR_BAD_DB_PIDX1">V_ERR_BAD_DB_PIDX1</dfn>(x) ((x) &lt;&lt; S_ERR_BAD_DB_PIDX1)</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/F_ERR_BAD_DB_PIDX1" data-ref="_M/F_ERR_BAD_DB_PIDX1">F_ERR_BAD_DB_PIDX1</dfn>    V_ERR_BAD_DB_PIDX1(1U)</u></td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/S_ERR_BAD_DB_PIDX0" data-ref="_M/S_ERR_BAD_DB_PIDX0">S_ERR_BAD_DB_PIDX0</dfn>    12</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/V_ERR_BAD_DB_PIDX0" data-ref="_M/V_ERR_BAD_DB_PIDX0">V_ERR_BAD_DB_PIDX0</dfn>(x) ((x) &lt;&lt; S_ERR_BAD_DB_PIDX0)</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/F_ERR_BAD_DB_PIDX0" data-ref="_M/F_ERR_BAD_DB_PIDX0">F_ERR_BAD_DB_PIDX0</dfn>    V_ERR_BAD_DB_PIDX0(1U)</u></td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/S_ERR_ING_PCIE_CHAN" data-ref="_M/S_ERR_ING_PCIE_CHAN">S_ERR_ING_PCIE_CHAN</dfn>    11</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/V_ERR_ING_PCIE_CHAN" data-ref="_M/V_ERR_ING_PCIE_CHAN">V_ERR_ING_PCIE_CHAN</dfn>(x) ((x) &lt;&lt; S_ERR_ING_PCIE_CHAN)</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/F_ERR_ING_PCIE_CHAN" data-ref="_M/F_ERR_ING_PCIE_CHAN">F_ERR_ING_PCIE_CHAN</dfn>    V_ERR_ING_PCIE_CHAN(1U)</u></td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/S_ERR_ING_CTXT_PRIO" data-ref="_M/S_ERR_ING_CTXT_PRIO">S_ERR_ING_CTXT_PRIO</dfn>    10</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/V_ERR_ING_CTXT_PRIO" data-ref="_M/V_ERR_ING_CTXT_PRIO">V_ERR_ING_CTXT_PRIO</dfn>(x) ((x) &lt;&lt; S_ERR_ING_CTXT_PRIO)</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/F_ERR_ING_CTXT_PRIO" data-ref="_M/F_ERR_ING_CTXT_PRIO">F_ERR_ING_CTXT_PRIO</dfn>    V_ERR_ING_CTXT_PRIO(1U)</u></td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/S_ERR_EGR_CTXT_PRIO" data-ref="_M/S_ERR_EGR_CTXT_PRIO">S_ERR_EGR_CTXT_PRIO</dfn>    9</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/V_ERR_EGR_CTXT_PRIO" data-ref="_M/V_ERR_EGR_CTXT_PRIO">V_ERR_EGR_CTXT_PRIO</dfn>(x) ((x) &lt;&lt; S_ERR_EGR_CTXT_PRIO)</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/F_ERR_EGR_CTXT_PRIO" data-ref="_M/F_ERR_EGR_CTXT_PRIO">F_ERR_EGR_CTXT_PRIO</dfn>    V_ERR_EGR_CTXT_PRIO(1U)</u></td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/S_DBFIFO_HP_INT" data-ref="_M/S_DBFIFO_HP_INT">S_DBFIFO_HP_INT</dfn>    8</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/V_DBFIFO_HP_INT" data-ref="_M/V_DBFIFO_HP_INT">V_DBFIFO_HP_INT</dfn>(x) ((x) &lt;&lt; S_DBFIFO_HP_INT)</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/F_DBFIFO_HP_INT" data-ref="_M/F_DBFIFO_HP_INT">F_DBFIFO_HP_INT</dfn>    V_DBFIFO_HP_INT(1U)</u></td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/S_DBFIFO_LP_INT" data-ref="_M/S_DBFIFO_LP_INT">S_DBFIFO_LP_INT</dfn>    7</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/V_DBFIFO_LP_INT" data-ref="_M/V_DBFIFO_LP_INT">V_DBFIFO_LP_INT</dfn>(x) ((x) &lt;&lt; S_DBFIFO_LP_INT)</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/F_DBFIFO_LP_INT" data-ref="_M/F_DBFIFO_LP_INT">F_DBFIFO_LP_INT</dfn>    V_DBFIFO_LP_INT(1U)</u></td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/S_INGRESS_SIZE_ERR" data-ref="_M/S_INGRESS_SIZE_ERR">S_INGRESS_SIZE_ERR</dfn>    5</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/V_INGRESS_SIZE_ERR" data-ref="_M/V_INGRESS_SIZE_ERR">V_INGRESS_SIZE_ERR</dfn>(x) ((x) &lt;&lt; S_INGRESS_SIZE_ERR)</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/F_INGRESS_SIZE_ERR" data-ref="_M/F_INGRESS_SIZE_ERR">F_INGRESS_SIZE_ERR</dfn>    V_INGRESS_SIZE_ERR(1U)</u></td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/S_EGRESS_SIZE_ERR" data-ref="_M/S_EGRESS_SIZE_ERR">S_EGRESS_SIZE_ERR</dfn>    4</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/V_EGRESS_SIZE_ERR" data-ref="_M/V_EGRESS_SIZE_ERR">V_EGRESS_SIZE_ERR</dfn>(x) ((x) &lt;&lt; S_EGRESS_SIZE_ERR)</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/F_EGRESS_SIZE_ERR" data-ref="_M/F_EGRESS_SIZE_ERR">F_EGRESS_SIZE_ERR</dfn>    V_EGRESS_SIZE_ERR(1U)</u></td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/A_SGE_INT_ENABLE3" data-ref="_M/A_SGE_INT_ENABLE3">A_SGE_INT_ENABLE3</dfn> 0x1040</u></td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/A_SGE_FL_BUFFER_SIZE0" data-ref="_M/A_SGE_FL_BUFFER_SIZE0">A_SGE_FL_BUFFER_SIZE0</dfn> 0x1044</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/A_SGE_FL_BUFFER_SIZE1" data-ref="_M/A_SGE_FL_BUFFER_SIZE1">A_SGE_FL_BUFFER_SIZE1</dfn> 0x1048</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/A_SGE_FL_BUFFER_SIZE2" data-ref="_M/A_SGE_FL_BUFFER_SIZE2">A_SGE_FL_BUFFER_SIZE2</dfn> 0x104c</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/A_SGE_FL_BUFFER_SIZE3" data-ref="_M/A_SGE_FL_BUFFER_SIZE3">A_SGE_FL_BUFFER_SIZE3</dfn> 0x1050</u></td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/A_SGE_FLM_CFG" data-ref="_M/A_SGE_FLM_CFG">A_SGE_FLM_CFG</dfn> 0x1090</u></td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/S_CREDITCNT" data-ref="_M/S_CREDITCNT">S_CREDITCNT</dfn>    4</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/M_CREDITCNT" data-ref="_M/M_CREDITCNT">M_CREDITCNT</dfn>    0x3U</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/V_CREDITCNT" data-ref="_M/V_CREDITCNT">V_CREDITCNT</dfn>(x) ((x) &lt;&lt; S_CREDITCNT)</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/G_CREDITCNT" data-ref="_M/G_CREDITCNT">G_CREDITCNT</dfn>(x) (((x) &gt;&gt; S_CREDITCNT) &amp; M_CREDITCNT)</u></td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/S_CREDITCNTPACKING" data-ref="_M/S_CREDITCNTPACKING">S_CREDITCNTPACKING</dfn>    2</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/M_CREDITCNTPACKING" data-ref="_M/M_CREDITCNTPACKING">M_CREDITCNTPACKING</dfn>    0x3U</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/V_CREDITCNTPACKING" data-ref="_M/V_CREDITCNTPACKING">V_CREDITCNTPACKING</dfn>(x) ((x) &lt;&lt; S_CREDITCNTPACKING)</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/G_CREDITCNTPACKING" data-ref="_M/G_CREDITCNTPACKING">G_CREDITCNTPACKING</dfn>(x) (((x) &gt;&gt; S_CREDITCNTPACKING) &amp; M_CREDITCNTPACKING)</u></td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/A_SGE_CONM_CTRL" data-ref="_M/A_SGE_CONM_CTRL">A_SGE_CONM_CTRL</dfn> 0x1094</u></td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/S_T6_EGRTHRESHOLDPACKING" data-ref="_M/S_T6_EGRTHRESHOLDPACKING">S_T6_EGRTHRESHOLDPACKING</dfn>    16</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/M_T6_EGRTHRESHOLDPACKING" data-ref="_M/M_T6_EGRTHRESHOLDPACKING">M_T6_EGRTHRESHOLDPACKING</dfn>    0xffU</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/G_T6_EGRTHRESHOLDPACKING" data-ref="_M/G_T6_EGRTHRESHOLDPACKING">G_T6_EGRTHRESHOLDPACKING</dfn>(x) (((x) &gt;&gt; S_T6_EGRTHRESHOLDPACKING) &amp; \</u></td></tr>
<tr><th id="272">272</th><td><u>				     M_T6_EGRTHRESHOLDPACKING)</u></td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/S_EGRTHRESHOLD" data-ref="_M/S_EGRTHRESHOLD">S_EGRTHRESHOLD</dfn>    8</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/M_EGRTHRESHOLD" data-ref="_M/M_EGRTHRESHOLD">M_EGRTHRESHOLD</dfn>    0x3fU</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/V_EGRTHRESHOLD" data-ref="_M/V_EGRTHRESHOLD">V_EGRTHRESHOLD</dfn>(x) ((x) &lt;&lt; S_EGRTHRESHOLD)</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/G_EGRTHRESHOLD" data-ref="_M/G_EGRTHRESHOLD">G_EGRTHRESHOLD</dfn>(x) (((x) &gt;&gt; S_EGRTHRESHOLD) &amp; M_EGRTHRESHOLD)</u></td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/S_EGRTHRESHOLDPACKING" data-ref="_M/S_EGRTHRESHOLDPACKING">S_EGRTHRESHOLDPACKING</dfn>    14</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/M_EGRTHRESHOLDPACKING" data-ref="_M/M_EGRTHRESHOLDPACKING">M_EGRTHRESHOLDPACKING</dfn>    0x3fU</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/V_EGRTHRESHOLDPACKING" data-ref="_M/V_EGRTHRESHOLDPACKING">V_EGRTHRESHOLDPACKING</dfn>(x) ((x) &lt;&lt; S_EGRTHRESHOLDPACKING)</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/G_EGRTHRESHOLDPACKING" data-ref="_M/G_EGRTHRESHOLDPACKING">G_EGRTHRESHOLDPACKING</dfn>(x) (((x) &gt;&gt; S_EGRTHRESHOLDPACKING) &amp; \</u></td></tr>
<tr><th id="283">283</th><td><u>				  M_EGRTHRESHOLDPACKING)</u></td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/S_INGTHRESHOLD" data-ref="_M/S_INGTHRESHOLD">S_INGTHRESHOLD</dfn>    2</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/M_INGTHRESHOLD" data-ref="_M/M_INGTHRESHOLD">M_INGTHRESHOLD</dfn>    0x3fU</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/V_INGTHRESHOLD" data-ref="_M/V_INGTHRESHOLD">V_INGTHRESHOLD</dfn>(x) ((x) &lt;&lt; S_INGTHRESHOLD)</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/G_INGTHRESHOLD" data-ref="_M/G_INGTHRESHOLD">G_INGTHRESHOLD</dfn>(x) (((x) &gt;&gt; S_INGTHRESHOLD) &amp; M_INGTHRESHOLD)</u></td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/A_SGE_INGRESS_RX_THRESHOLD" data-ref="_M/A_SGE_INGRESS_RX_THRESHOLD">A_SGE_INGRESS_RX_THRESHOLD</dfn> 0x10a0</u></td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/S_THRESHOLD_0" data-ref="_M/S_THRESHOLD_0">S_THRESHOLD_0</dfn>    24</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/M_THRESHOLD_0" data-ref="_M/M_THRESHOLD_0">M_THRESHOLD_0</dfn>    0x3fU</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/V_THRESHOLD_0" data-ref="_M/V_THRESHOLD_0">V_THRESHOLD_0</dfn>(x) ((x) &lt;&lt; S_THRESHOLD_0)</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/G_THRESHOLD_0" data-ref="_M/G_THRESHOLD_0">G_THRESHOLD_0</dfn>(x) (((x) &gt;&gt; S_THRESHOLD_0) &amp; M_THRESHOLD_0)</u></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/S_THRESHOLD_1" data-ref="_M/S_THRESHOLD_1">S_THRESHOLD_1</dfn>    16</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/M_THRESHOLD_1" data-ref="_M/M_THRESHOLD_1">M_THRESHOLD_1</dfn>    0x3fU</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/V_THRESHOLD_1" data-ref="_M/V_THRESHOLD_1">V_THRESHOLD_1</dfn>(x) ((x) &lt;&lt; S_THRESHOLD_1)</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/G_THRESHOLD_1" data-ref="_M/G_THRESHOLD_1">G_THRESHOLD_1</dfn>(x) (((x) &gt;&gt; S_THRESHOLD_1) &amp; M_THRESHOLD_1)</u></td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/S_THRESHOLD_2" data-ref="_M/S_THRESHOLD_2">S_THRESHOLD_2</dfn>    8</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/M_THRESHOLD_2" data-ref="_M/M_THRESHOLD_2">M_THRESHOLD_2</dfn>    0x3fU</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/V_THRESHOLD_2" data-ref="_M/V_THRESHOLD_2">V_THRESHOLD_2</dfn>(x) ((x) &lt;&lt; S_THRESHOLD_2)</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/G_THRESHOLD_2" data-ref="_M/G_THRESHOLD_2">G_THRESHOLD_2</dfn>(x) (((x) &gt;&gt; S_THRESHOLD_2) &amp; M_THRESHOLD_2)</u></td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/S_THRESHOLD_3" data-ref="_M/S_THRESHOLD_3">S_THRESHOLD_3</dfn>    0</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/M_THRESHOLD_3" data-ref="_M/M_THRESHOLD_3">M_THRESHOLD_3</dfn>    0x3fU</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/V_THRESHOLD_3" data-ref="_M/V_THRESHOLD_3">V_THRESHOLD_3</dfn>(x) ((x) &lt;&lt; S_THRESHOLD_3)</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/G_THRESHOLD_3" data-ref="_M/G_THRESHOLD_3">G_THRESHOLD_3</dfn>(x) (((x) &gt;&gt; S_THRESHOLD_3) &amp; M_THRESHOLD_3)</u></td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/A_SGE_TIMER_VALUE_0_AND_1" data-ref="_M/A_SGE_TIMER_VALUE_0_AND_1">A_SGE_TIMER_VALUE_0_AND_1</dfn> 0x10b8</u></td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/S_TIMERVALUE0" data-ref="_M/S_TIMERVALUE0">S_TIMERVALUE0</dfn>    16</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/M_TIMERVALUE0" data-ref="_M/M_TIMERVALUE0">M_TIMERVALUE0</dfn>    0xffffU</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/V_TIMERVALUE0" data-ref="_M/V_TIMERVALUE0">V_TIMERVALUE0</dfn>(x) ((x) &lt;&lt; S_TIMERVALUE0)</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/G_TIMERVALUE0" data-ref="_M/G_TIMERVALUE0">G_TIMERVALUE0</dfn>(x) (((x) &gt;&gt; S_TIMERVALUE0) &amp; M_TIMERVALUE0)</u></td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/S_TIMERVALUE1" data-ref="_M/S_TIMERVALUE1">S_TIMERVALUE1</dfn>    0</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/M_TIMERVALUE1" data-ref="_M/M_TIMERVALUE1">M_TIMERVALUE1</dfn>    0xffffU</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/V_TIMERVALUE1" data-ref="_M/V_TIMERVALUE1">V_TIMERVALUE1</dfn>(x) ((x) &lt;&lt; S_TIMERVALUE1)</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/G_TIMERVALUE1" data-ref="_M/G_TIMERVALUE1">G_TIMERVALUE1</dfn>(x) (((x) &gt;&gt; S_TIMERVALUE1) &amp; M_TIMERVALUE1)</u></td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/A_SGE_TIMER_VALUE_2_AND_3" data-ref="_M/A_SGE_TIMER_VALUE_2_AND_3">A_SGE_TIMER_VALUE_2_AND_3</dfn> 0x10bc</u></td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/S_TIMERVALUE2" data-ref="_M/S_TIMERVALUE2">S_TIMERVALUE2</dfn>    16</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/M_TIMERVALUE2" data-ref="_M/M_TIMERVALUE2">M_TIMERVALUE2</dfn>    0xffffU</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/V_TIMERVALUE2" data-ref="_M/V_TIMERVALUE2">V_TIMERVALUE2</dfn>(x) ((x) &lt;&lt; S_TIMERVALUE2)</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/G_TIMERVALUE2" data-ref="_M/G_TIMERVALUE2">G_TIMERVALUE2</dfn>(x) (((x) &gt;&gt; S_TIMERVALUE2) &amp; M_TIMERVALUE2)</u></td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/S_TIMERVALUE3" data-ref="_M/S_TIMERVALUE3">S_TIMERVALUE3</dfn>    0</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/M_TIMERVALUE3" data-ref="_M/M_TIMERVALUE3">M_TIMERVALUE3</dfn>    0xffffU</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/V_TIMERVALUE3" data-ref="_M/V_TIMERVALUE3">V_TIMERVALUE3</dfn>(x) ((x) &lt;&lt; S_TIMERVALUE3)</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/G_TIMERVALUE3" data-ref="_M/G_TIMERVALUE3">G_TIMERVALUE3</dfn>(x) (((x) &gt;&gt; S_TIMERVALUE3) &amp; M_TIMERVALUE3)</u></td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/A_SGE_TIMER_VALUE_4_AND_5" data-ref="_M/A_SGE_TIMER_VALUE_4_AND_5">A_SGE_TIMER_VALUE_4_AND_5</dfn> 0x10c0</u></td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/S_TIMERVALUE4" data-ref="_M/S_TIMERVALUE4">S_TIMERVALUE4</dfn>    16</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/M_TIMERVALUE4" data-ref="_M/M_TIMERVALUE4">M_TIMERVALUE4</dfn>    0xffffU</u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/V_TIMERVALUE4" data-ref="_M/V_TIMERVALUE4">V_TIMERVALUE4</dfn>(x) ((x) &lt;&lt; S_TIMERVALUE4)</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/G_TIMERVALUE4" data-ref="_M/G_TIMERVALUE4">G_TIMERVALUE4</dfn>(x) (((x) &gt;&gt; S_TIMERVALUE4) &amp; M_TIMERVALUE4)</u></td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/S_TIMERVALUE5" data-ref="_M/S_TIMERVALUE5">S_TIMERVALUE5</dfn>    0</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/M_TIMERVALUE5" data-ref="_M/M_TIMERVALUE5">M_TIMERVALUE5</dfn>    0xffffU</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/V_TIMERVALUE5" data-ref="_M/V_TIMERVALUE5">V_TIMERVALUE5</dfn>(x) ((x) &lt;&lt; S_TIMERVALUE5)</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/G_TIMERVALUE5" data-ref="_M/G_TIMERVALUE5">G_TIMERVALUE5</dfn>(x) (((x) &gt;&gt; S_TIMERVALUE5) &amp; M_TIMERVALUE5)</u></td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/A_SGE_DEBUG_INDEX" data-ref="_M/A_SGE_DEBUG_INDEX">A_SGE_DEBUG_INDEX</dfn> 0x10cc</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/A_SGE_DEBUG_DATA_HIGH" data-ref="_M/A_SGE_DEBUG_DATA_HIGH">A_SGE_DEBUG_DATA_HIGH</dfn> 0x10d0</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/A_SGE_DEBUG_DATA_LOW" data-ref="_M/A_SGE_DEBUG_DATA_LOW">A_SGE_DEBUG_DATA_LOW</dfn> 0x10d4</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/A_SGE_STAT_CFG" data-ref="_M/A_SGE_STAT_CFG">A_SGE_STAT_CFG</dfn> 0x10ec</u></td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/S_STATMODE" data-ref="_M/S_STATMODE">S_STATMODE</dfn>    2</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/M_STATMODE" data-ref="_M/M_STATMODE">M_STATMODE</dfn>    0x3U</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/V_STATMODE" data-ref="_M/V_STATMODE">V_STATMODE</dfn>(x) ((x) &lt;&lt; S_STATMODE)</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/G_STATMODE" data-ref="_M/G_STATMODE">G_STATMODE</dfn>(x) (((x) &gt;&gt; S_STATMODE) &amp; M_STATMODE)</u></td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/S_STATSOURCE_T5" data-ref="_M/S_STATSOURCE_T5">S_STATSOURCE_T5</dfn>    9</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/M_STATSOURCE_T5" data-ref="_M/M_STATSOURCE_T5">M_STATSOURCE_T5</dfn>    0xfU</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/V_STATSOURCE_T5" data-ref="_M/V_STATSOURCE_T5">V_STATSOURCE_T5</dfn>(x) ((x) &lt;&lt; S_STATSOURCE_T5)</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/G_STATSOURCE_T5" data-ref="_M/G_STATSOURCE_T5">G_STATSOURCE_T5</dfn>(x) (((x) &gt;&gt; S_STATSOURCE_T5) &amp; M_STATSOURCE_T5)</u></td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/A_SGE_INGRESS_QUEUES_PER_PAGE_PF" data-ref="_M/A_SGE_INGRESS_QUEUES_PER_PAGE_PF">A_SGE_INGRESS_QUEUES_PER_PAGE_PF</dfn> 0x10f4</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/A_SGE_INGRESS_QUEUES_PER_PAGE_VF" data-ref="_M/A_SGE_INGRESS_QUEUES_PER_PAGE_VF">A_SGE_INGRESS_QUEUES_PER_PAGE_VF</dfn> 0x10f8</u></td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/A_SGE_CONTROL2" data-ref="_M/A_SGE_CONTROL2">A_SGE_CONTROL2</dfn> 0x1124</u></td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/S_IDMAARBROUNDROBIN" data-ref="_M/S_IDMAARBROUNDROBIN">S_IDMAARBROUNDROBIN</dfn>    19</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/V_IDMAARBROUNDROBIN" data-ref="_M/V_IDMAARBROUNDROBIN">V_IDMAARBROUNDROBIN</dfn>(x) ((x) &lt;&lt; S_IDMAARBROUNDROBIN)</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/F_IDMAARBROUNDROBIN" data-ref="_M/F_IDMAARBROUNDROBIN">F_IDMAARBROUNDROBIN</dfn>    V_IDMAARBROUNDROBIN(1U)</u></td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/S_INGPACKBOUNDARY" data-ref="_M/S_INGPACKBOUNDARY">S_INGPACKBOUNDARY</dfn>    16</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/M_INGPACKBOUNDARY" data-ref="_M/M_INGPACKBOUNDARY">M_INGPACKBOUNDARY</dfn>    0x7U</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/V_INGPACKBOUNDARY" data-ref="_M/V_INGPACKBOUNDARY">V_INGPACKBOUNDARY</dfn>(x) ((x) &lt;&lt; S_INGPACKBOUNDARY)</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/G_INGPACKBOUNDARY" data-ref="_M/G_INGPACKBOUNDARY">G_INGPACKBOUNDARY</dfn>(x) (((x) &gt;&gt; S_INGPACKBOUNDARY) &amp; M_INGPACKBOUNDARY)</u></td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/S_BUSY" data-ref="_M/S_BUSY">S_BUSY</dfn>    31</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/V_BUSY" data-ref="_M/V_BUSY">V_BUSY</dfn>(x) ((x) &lt;&lt; S_BUSY)</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/F_BUSY" data-ref="_M/F_BUSY">F_BUSY</dfn>    V_BUSY(1U)</u></td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/A_SGE_DEBUG_DATA_HIGH_INDEX_10" data-ref="_M/A_SGE_DEBUG_DATA_HIGH_INDEX_10">A_SGE_DEBUG_DATA_HIGH_INDEX_10</dfn> 0x12a8</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/A_SGE_DEBUG_DATA_LOW_INDEX_2" data-ref="_M/A_SGE_DEBUG_DATA_LOW_INDEX_2">A_SGE_DEBUG_DATA_LOW_INDEX_2</dfn> 0x12c8</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/A_SGE_DEBUG_DATA_LOW_INDEX_3" data-ref="_M/A_SGE_DEBUG_DATA_LOW_INDEX_3">A_SGE_DEBUG_DATA_LOW_INDEX_3</dfn> 0x12cc</u></td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td><i>/* registers for module PCIE */</i></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/PCIE_BASE_ADDR" data-ref="_M/PCIE_BASE_ADDR">PCIE_BASE_ADDR</dfn> 0x3000</u></td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/A_PCIE_MEM_ACCESS_BASE_WIN" data-ref="_M/A_PCIE_MEM_ACCESS_BASE_WIN">A_PCIE_MEM_ACCESS_BASE_WIN</dfn> 0x3068</u></td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/S_PCIEOFST" data-ref="_M/S_PCIEOFST">S_PCIEOFST</dfn>    10</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/M_PCIEOFST" data-ref="_M/M_PCIEOFST">M_PCIEOFST</dfn>    0x3fffffU</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/V_PCIEOFST" data-ref="_M/V_PCIEOFST">V_PCIEOFST</dfn>(x) ((x) &lt;&lt; S_PCIEOFST)</u></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/G_PCIEOFST" data-ref="_M/G_PCIEOFST">G_PCIEOFST</dfn>(x) (((x) &gt;&gt; S_PCIEOFST) &amp; M_PCIEOFST)</u></td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/S_BIR" data-ref="_M/S_BIR">S_BIR</dfn>    8</u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/M_BIR" data-ref="_M/M_BIR">M_BIR</dfn>    0x3U</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/V_BIR" data-ref="_M/V_BIR">V_BIR</dfn>(x) ((x) &lt;&lt; S_BIR)</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/G_BIR" data-ref="_M/G_BIR">G_BIR</dfn>(x) (((x) &gt;&gt; S_BIR) &amp; M_BIR)</u></td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/S_WINDOW" data-ref="_M/S_WINDOW">S_WINDOW</dfn>    0</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/M_WINDOW" data-ref="_M/M_WINDOW">M_WINDOW</dfn>    0xffU</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/V_WINDOW" data-ref="_M/V_WINDOW">V_WINDOW</dfn>(x) ((x) &lt;&lt; S_WINDOW)</u></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/G_WINDOW" data-ref="_M/G_WINDOW">G_WINDOW</dfn>(x) (((x) &gt;&gt; S_WINDOW) &amp; M_WINDOW)</u></td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/A_PCIE_MEM_ACCESS_OFFSET" data-ref="_M/A_PCIE_MEM_ACCESS_OFFSET">A_PCIE_MEM_ACCESS_OFFSET</dfn> 0x306c</u></td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/S_PFNUM" data-ref="_M/S_PFNUM">S_PFNUM</dfn>    0</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/M_PFNUM" data-ref="_M/M_PFNUM">M_PFNUM</dfn>    0x7U</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/V_PFNUM" data-ref="_M/V_PFNUM">V_PFNUM</dfn>(x) ((x) &lt;&lt; S_PFNUM)</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/G_PFNUM" data-ref="_M/G_PFNUM">G_PFNUM</dfn>(x) (((x) &gt;&gt; S_PFNUM) &amp; M_PFNUM)</u></td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/A_PCIE_FW" data-ref="_M/A_PCIE_FW">A_PCIE_FW</dfn> 0x30b8</u></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/A_PCIE_FW_PF" data-ref="_M/A_PCIE_FW_PF">A_PCIE_FW_PF</dfn> 0x30bc</u></td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/A_PCIE_CFG2" data-ref="_M/A_PCIE_CFG2">A_PCIE_CFG2</dfn> 0x3018</u></td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/S_TOTMAXTAG" data-ref="_M/S_TOTMAXTAG">S_TOTMAXTAG</dfn>    0</u></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/M_TOTMAXTAG" data-ref="_M/M_TOTMAXTAG">M_TOTMAXTAG</dfn>    0x3U</u></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/V_TOTMAXTAG" data-ref="_M/V_TOTMAXTAG">V_TOTMAXTAG</dfn>(x) ((x) &lt;&lt; S_TOTMAXTAG)</u></td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td><u>#define <dfn class="macro" id="_M/S_T6_TOTMAXTAG" data-ref="_M/S_T6_TOTMAXTAG">S_T6_TOTMAXTAG</dfn>    0</u></td></tr>
<tr><th id="422">422</th><td><u>#define <dfn class="macro" id="_M/M_T6_TOTMAXTAG" data-ref="_M/M_T6_TOTMAXTAG">M_T6_TOTMAXTAG</dfn>    0x7U</u></td></tr>
<tr><th id="423">423</th><td><u>#define <dfn class="macro" id="_M/V_T6_TOTMAXTAG" data-ref="_M/V_T6_TOTMAXTAG">V_T6_TOTMAXTAG</dfn>(x) ((x) &lt;&lt; S_T6_TOTMAXTAG)</u></td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/A_PCIE_CMD_CFG" data-ref="_M/A_PCIE_CMD_CFG">A_PCIE_CMD_CFG</dfn>	0x5980</u></td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/S_MINTAG" data-ref="_M/S_MINTAG">S_MINTAG</dfn>	0</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/M_MINTAG" data-ref="_M/M_MINTAG">M_MINTAG</dfn>	0xffU</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/V_MINTAG" data-ref="_M/V_MINTAG">V_MINTAG</dfn>(x)	((x) &lt;&lt; S_MINTAG)</u></td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/S_T6_MINTAG" data-ref="_M/S_T6_MINTAG">S_T6_MINTAG</dfn>	0</u></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/M_T6_MINTAG" data-ref="_M/M_T6_MINTAG">M_T6_MINTAG</dfn>	0xffU</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/V_T6_MINTAG" data-ref="_M/V_T6_MINTAG">V_T6_MINTAG</dfn>(x)	((x) &lt;&lt; S_T6_MINTAG)</u></td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td><i>/* registers for module CIM */</i></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/CIM_BASE_ADDR" data-ref="_M/CIM_BASE_ADDR">CIM_BASE_ADDR</dfn> 0x7b00</u></td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/A_CIM_VF_EXT_MAILBOX_CTRL" data-ref="_M/A_CIM_VF_EXT_MAILBOX_CTRL">A_CIM_VF_EXT_MAILBOX_CTRL</dfn> 0x0</u></td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/A_CIM_PF_MAILBOX_DATA" data-ref="_M/A_CIM_PF_MAILBOX_DATA">A_CIM_PF_MAILBOX_DATA</dfn> 0x240</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/A_CIM_PF_MAILBOX_CTRL" data-ref="_M/A_CIM_PF_MAILBOX_CTRL">A_CIM_PF_MAILBOX_CTRL</dfn> 0x280</u></td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/S_MBMSGVALID" data-ref="_M/S_MBMSGVALID">S_MBMSGVALID</dfn>    3</u></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/V_MBMSGVALID" data-ref="_M/V_MBMSGVALID">V_MBMSGVALID</dfn>(x) ((x) &lt;&lt; S_MBMSGVALID)</u></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/F_MBMSGVALID" data-ref="_M/F_MBMSGVALID">F_MBMSGVALID</dfn>    V_MBMSGVALID(1U)</u></td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/S_MBOWNER" data-ref="_M/S_MBOWNER">S_MBOWNER</dfn>    0</u></td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/M_MBOWNER" data-ref="_M/M_MBOWNER">M_MBOWNER</dfn>    0x3U</u></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/V_MBOWNER" data-ref="_M/V_MBOWNER">V_MBOWNER</dfn>(x) ((x) &lt;&lt; S_MBOWNER)</u></td></tr>
<tr><th id="450">450</th><td><u>#define <dfn class="macro" id="_M/G_MBOWNER" data-ref="_M/G_MBOWNER">G_MBOWNER</dfn>(x) (((x) &gt;&gt; S_MBOWNER) &amp; M_MBOWNER)</u></td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td><u>#define <dfn class="macro" id="_M/A_CIM_PF_MAILBOX_CTRL_SHADOW_COPY" data-ref="_M/A_CIM_PF_MAILBOX_CTRL_SHADOW_COPY">A_CIM_PF_MAILBOX_CTRL_SHADOW_COPY</dfn> 0x290</u></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/A_CIM_BOOT_CFG" data-ref="_M/A_CIM_BOOT_CFG">A_CIM_BOOT_CFG</dfn> 0x7b00</u></td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/S_UPCRST" data-ref="_M/S_UPCRST">S_UPCRST</dfn>    0</u></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/V_UPCRST" data-ref="_M/V_UPCRST">V_UPCRST</dfn>(x) ((x) &lt;&lt; S_UPCRST)</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/F_UPCRST" data-ref="_M/F_UPCRST">F_UPCRST</dfn>    V_UPCRST(1U)</u></td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td><u>#define <dfn class="macro" id="_M/NUM_CIM_PF_MAILBOX_DATA_INSTANCES" data-ref="_M/NUM_CIM_PF_MAILBOX_DATA_INSTANCES">NUM_CIM_PF_MAILBOX_DATA_INSTANCES</dfn> 16</u></td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td><i>/* registers for module TP */</i></td></tr>
<tr><th id="462">462</th><td><u>#define <dfn class="macro" id="_M/A_TP_OUT_CONFIG" data-ref="_M/A_TP_OUT_CONFIG">A_TP_OUT_CONFIG</dfn> 0x7d04</u></td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/S_CRXPKTENC" data-ref="_M/S_CRXPKTENC">S_CRXPKTENC</dfn>    3</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/V_CRXPKTENC" data-ref="_M/V_CRXPKTENC">V_CRXPKTENC</dfn>(x) ((x) &lt;&lt; S_CRXPKTENC)</u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/F_CRXPKTENC" data-ref="_M/F_CRXPKTENC">F_CRXPKTENC</dfn>    V_CRXPKTENC(1U)</u></td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/TP_BASE_ADDR" data-ref="_M/TP_BASE_ADDR">TP_BASE_ADDR</dfn> 0x7d00</u></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/A_TP_CMM_TCB_BASE" data-ref="_M/A_TP_CMM_TCB_BASE">A_TP_CMM_TCB_BASE</dfn> 0x7d10</u></td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/A_TP_TIMER_RESOLUTION" data-ref="_M/A_TP_TIMER_RESOLUTION">A_TP_TIMER_RESOLUTION</dfn> 0x7d90</u></td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/S_TIMERRESOLUTION" data-ref="_M/S_TIMERRESOLUTION">S_TIMERRESOLUTION</dfn>    16</u></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/M_TIMERRESOLUTION" data-ref="_M/M_TIMERRESOLUTION">M_TIMERRESOLUTION</dfn>    0xffU</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/V_TIMERRESOLUTION" data-ref="_M/V_TIMERRESOLUTION">V_TIMERRESOLUTION</dfn>(x) ((x) &lt;&lt; S_TIMERRESOLUTION)</u></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/G_TIMERRESOLUTION" data-ref="_M/G_TIMERRESOLUTION">G_TIMERRESOLUTION</dfn>(x) (((x) &gt;&gt; S_TIMERRESOLUTION) &amp; M_TIMERRESOLUTION)</u></td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/S_DELAYEDACKRESOLUTION" data-ref="_M/S_DELAYEDACKRESOLUTION">S_DELAYEDACKRESOLUTION</dfn>    0</u></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/M_DELAYEDACKRESOLUTION" data-ref="_M/M_DELAYEDACKRESOLUTION">M_DELAYEDACKRESOLUTION</dfn>    0xffU</u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/V_DELAYEDACKRESOLUTION" data-ref="_M/V_DELAYEDACKRESOLUTION">V_DELAYEDACKRESOLUTION</dfn>(x) ((x) &lt;&lt; S_DELAYEDACKRESOLUTION)</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/G_DELAYEDACKRESOLUTION" data-ref="_M/G_DELAYEDACKRESOLUTION">G_DELAYEDACKRESOLUTION</dfn>(x) (((x) &gt;&gt; S_DELAYEDACKRESOLUTION) &amp; \</u></td></tr>
<tr><th id="482">482</th><td><u>				   M_DELAYEDACKRESOLUTION)</u></td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/A_TP_CCTRL_TABLE" data-ref="_M/A_TP_CCTRL_TABLE">A_TP_CCTRL_TABLE</dfn> 0x7ddc</u></td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/A_TP_MTU_TABLE" data-ref="_M/A_TP_MTU_TABLE">A_TP_MTU_TABLE</dfn> 0x7de4</u></td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/S_MTUINDEX" data-ref="_M/S_MTUINDEX">S_MTUINDEX</dfn>    24</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/M_MTUINDEX" data-ref="_M/M_MTUINDEX">M_MTUINDEX</dfn>    0xffU</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/V_MTUINDEX" data-ref="_M/V_MTUINDEX">V_MTUINDEX</dfn>(x) ((x) &lt;&lt; S_MTUINDEX)</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/G_MTUINDEX" data-ref="_M/G_MTUINDEX">G_MTUINDEX</dfn>(x) (((x) &gt;&gt; S_MTUINDEX) &amp; M_MTUINDEX)</u></td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/S_MTUWIDTH" data-ref="_M/S_MTUWIDTH">S_MTUWIDTH</dfn>    16</u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/M_MTUWIDTH" data-ref="_M/M_MTUWIDTH">M_MTUWIDTH</dfn>    0xfU</u></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/V_MTUWIDTH" data-ref="_M/V_MTUWIDTH">V_MTUWIDTH</dfn>(x) ((x) &lt;&lt; S_MTUWIDTH)</u></td></tr>
<tr><th id="496">496</th><td><u>#define <dfn class="macro" id="_M/G_MTUWIDTH" data-ref="_M/G_MTUWIDTH">G_MTUWIDTH</dfn>(x) (((x) &gt;&gt; S_MTUWIDTH) &amp; M_MTUWIDTH)</u></td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/S_MTUVALUE" data-ref="_M/S_MTUVALUE">S_MTUVALUE</dfn>    0</u></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/M_MTUVALUE" data-ref="_M/M_MTUVALUE">M_MTUVALUE</dfn>    0x3fffU</u></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/V_MTUVALUE" data-ref="_M/V_MTUVALUE">V_MTUVALUE</dfn>(x) ((x) &lt;&lt; S_MTUVALUE)</u></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/G_MTUVALUE" data-ref="_M/G_MTUVALUE">G_MTUVALUE</dfn>(x) (((x) &gt;&gt; S_MTUVALUE) &amp; M_MTUVALUE)</u></td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td><u>#define <dfn class="macro" id="_M/A_TP_RSS_CONFIG_VRT" data-ref="_M/A_TP_RSS_CONFIG_VRT">A_TP_RSS_CONFIG_VRT</dfn> 0x7e00</u></td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/S_KEYMODE" data-ref="_M/S_KEYMODE">S_KEYMODE</dfn>    6</u></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/M_KEYMODE" data-ref="_M/M_KEYMODE">M_KEYMODE</dfn>    0x3U</u></td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/G_KEYMODE" data-ref="_M/G_KEYMODE">G_KEYMODE</dfn>(x) (((x) &gt;&gt; S_KEYMODE) &amp; M_KEYMODE)</u></td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/S_KEYWRADDR" data-ref="_M/S_KEYWRADDR">S_KEYWRADDR</dfn>    0</u></td></tr>
<tr><th id="510">510</th><td><u>#define <dfn class="macro" id="_M/V_KEYWRADDR" data-ref="_M/V_KEYWRADDR">V_KEYWRADDR</dfn>(x) ((x) &lt;&lt; S_KEYWRADDR)</u></td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/S_KEYWREN" data-ref="_M/S_KEYWREN">S_KEYWREN</dfn>    4</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/V_KEYWREN" data-ref="_M/V_KEYWREN">V_KEYWREN</dfn>(x) ((x) &lt;&lt; S_KEYWREN)</u></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/F_KEYWREN" data-ref="_M/F_KEYWREN">F_KEYWREN</dfn>    V_KEYWREN(1U)</u></td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td><u>#define <dfn class="macro" id="_M/S_KEYWRADDRX" data-ref="_M/S_KEYWRADDRX">S_KEYWRADDRX</dfn>    30</u></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/V_KEYWRADDRX" data-ref="_M/V_KEYWRADDRX">V_KEYWRADDRX</dfn>(x) ((x) &lt;&lt; S_KEYWRADDRX)</u></td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td><u>#define <dfn class="macro" id="_M/S_KEYEXTEND" data-ref="_M/S_KEYEXTEND">S_KEYEXTEND</dfn>    26</u></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/V_KEYEXTEND" data-ref="_M/V_KEYEXTEND">V_KEYEXTEND</dfn>(x) ((x) &lt;&lt; S_KEYEXTEND)</u></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/F_KEYEXTEND" data-ref="_M/F_KEYEXTEND">F_KEYEXTEND</dfn>    V_KEYEXTEND(1U)</u></td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/S_T6_VFWRADDR" data-ref="_M/S_T6_VFWRADDR">S_T6_VFWRADDR</dfn>    8</u></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/V_T6_VFWRADDR" data-ref="_M/V_T6_VFWRADDR">V_T6_VFWRADDR</dfn>(x) ((x) &lt;&lt; S_T6_VFWRADDR)</u></td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/A_TP_PIO_ADDR" data-ref="_M/A_TP_PIO_ADDR">A_TP_PIO_ADDR</dfn> 0x7e40</u></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/A_TP_PIO_DATA" data-ref="_M/A_TP_PIO_DATA">A_TP_PIO_DATA</dfn> 0x7e44</u></td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/A_TP_RSS_SECRET_KEY0" data-ref="_M/A_TP_RSS_SECRET_KEY0">A_TP_RSS_SECRET_KEY0</dfn> 0x40</u></td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td><u>#define <dfn class="macro" id="_M/A_TP_VLAN_PRI_MAP" data-ref="_M/A_TP_VLAN_PRI_MAP">A_TP_VLAN_PRI_MAP</dfn> 0x140</u></td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td><u>#define <dfn class="macro" id="_M/S_FRAGMENTATION" data-ref="_M/S_FRAGMENTATION">S_FRAGMENTATION</dfn>    9</u></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/V_FRAGMENTATION" data-ref="_M/V_FRAGMENTATION">V_FRAGMENTATION</dfn>(x) ((x) &lt;&lt; S_FRAGMENTATION)</u></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/F_FRAGMENTATION" data-ref="_M/F_FRAGMENTATION">F_FRAGMENTATION</dfn>    V_FRAGMENTATION(1U)</u></td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/S_MPSHITTYPE" data-ref="_M/S_MPSHITTYPE">S_MPSHITTYPE</dfn>    8</u></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/V_MPSHITTYPE" data-ref="_M/V_MPSHITTYPE">V_MPSHITTYPE</dfn>(x) ((x) &lt;&lt; S_MPSHITTYPE)</u></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/F_MPSHITTYPE" data-ref="_M/F_MPSHITTYPE">F_MPSHITTYPE</dfn>    V_MPSHITTYPE(1U)</u></td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td><u>#define <dfn class="macro" id="_M/S_MACMATCH" data-ref="_M/S_MACMATCH">S_MACMATCH</dfn>    7</u></td></tr>
<tr><th id="542">542</th><td><u>#define <dfn class="macro" id="_M/V_MACMATCH" data-ref="_M/V_MACMATCH">V_MACMATCH</dfn>(x) ((x) &lt;&lt; S_MACMATCH)</u></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/F_MACMATCH" data-ref="_M/F_MACMATCH">F_MACMATCH</dfn>    V_MACMATCH(1U)</u></td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/S_ETHERTYPE" data-ref="_M/S_ETHERTYPE">S_ETHERTYPE</dfn>    6</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/V_ETHERTYPE" data-ref="_M/V_ETHERTYPE">V_ETHERTYPE</dfn>(x) ((x) &lt;&lt; S_ETHERTYPE)</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/F_ETHERTYPE" data-ref="_M/F_ETHERTYPE">F_ETHERTYPE</dfn>    V_ETHERTYPE(1U)</u></td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/S_PROTOCOL" data-ref="_M/S_PROTOCOL">S_PROTOCOL</dfn>    5</u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/V_PROTOCOL" data-ref="_M/V_PROTOCOL">V_PROTOCOL</dfn>(x) ((x) &lt;&lt; S_PROTOCOL)</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/F_PROTOCOL" data-ref="_M/F_PROTOCOL">F_PROTOCOL</dfn>    V_PROTOCOL(1U)</u></td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/S_TOS" data-ref="_M/S_TOS">S_TOS</dfn>    4</u></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/V_TOS" data-ref="_M/V_TOS">V_TOS</dfn>(x) ((x) &lt;&lt; S_TOS)</u></td></tr>
<tr><th id="555">555</th><td><u>#define <dfn class="macro" id="_M/F_TOS" data-ref="_M/F_TOS">F_TOS</dfn>    V_TOS(1U)</u></td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/S_VLAN" data-ref="_M/S_VLAN">S_VLAN</dfn>    3</u></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/V_VLAN" data-ref="_M/V_VLAN">V_VLAN</dfn>(x) ((x) &lt;&lt; S_VLAN)</u></td></tr>
<tr><th id="559">559</th><td><u>#define <dfn class="macro" id="_M/F_VLAN" data-ref="_M/F_VLAN">F_VLAN</dfn>    V_VLAN(1U)</u></td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/S_VNIC_ID" data-ref="_M/S_VNIC_ID">S_VNIC_ID</dfn>    2</u></td></tr>
<tr><th id="562">562</th><td><u>#define <dfn class="macro" id="_M/V_VNIC_ID" data-ref="_M/V_VNIC_ID">V_VNIC_ID</dfn>(x) ((x) &lt;&lt; S_VNIC_ID)</u></td></tr>
<tr><th id="563">563</th><td><u>#define <dfn class="macro" id="_M/F_VNIC_ID" data-ref="_M/F_VNIC_ID">F_VNIC_ID</dfn>    V_VNIC_ID(1U)</u></td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/S_PORT" data-ref="_M/S_PORT">S_PORT</dfn>    1</u></td></tr>
<tr><th id="566">566</th><td><u>#define <dfn class="macro" id="_M/V_PORT" data-ref="_M/V_PORT">V_PORT</dfn>(x) ((x) &lt;&lt; S_PORT)</u></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/F_PORT" data-ref="_M/F_PORT">F_PORT</dfn>    V_PORT(1U)</u></td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td><u>#define <dfn class="macro" id="_M/S_FCOE" data-ref="_M/S_FCOE">S_FCOE</dfn>    0</u></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/V_FCOE" data-ref="_M/V_FCOE">V_FCOE</dfn>(x) ((x) &lt;&lt; S_FCOE)</u></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/F_FCOE" data-ref="_M/F_FCOE">F_FCOE</dfn>    V_FCOE(1U)</u></td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td><u>#define <dfn class="macro" id="_M/A_TP_INGRESS_CONFIG" data-ref="_M/A_TP_INGRESS_CONFIG">A_TP_INGRESS_CONFIG</dfn> 0x141</u></td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/S_VNIC" data-ref="_M/S_VNIC">S_VNIC</dfn>    11</u></td></tr>
<tr><th id="576">576</th><td><u>#define <dfn class="macro" id="_M/V_VNIC" data-ref="_M/V_VNIC">V_VNIC</dfn>(x) ((x) &lt;&lt; S_VNIC)</u></td></tr>
<tr><th id="577">577</th><td><u>#define <dfn class="macro" id="_M/F_VNIC" data-ref="_M/F_VNIC">F_VNIC</dfn>    V_VNIC(1U)</u></td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/S_CSUM_HAS_PSEUDO_HDR" data-ref="_M/S_CSUM_HAS_PSEUDO_HDR">S_CSUM_HAS_PSEUDO_HDR</dfn>    10</u></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/V_CSUM_HAS_PSEUDO_HDR" data-ref="_M/V_CSUM_HAS_PSEUDO_HDR">V_CSUM_HAS_PSEUDO_HDR</dfn>(x) ((x) &lt;&lt; S_CSUM_HAS_PSEUDO_HDR)</u></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/F_CSUM_HAS_PSEUDO_HDR" data-ref="_M/F_CSUM_HAS_PSEUDO_HDR">F_CSUM_HAS_PSEUDO_HDR</dfn>    V_CSUM_HAS_PSEUDO_HDR(1U)</u></td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td><u>#define <dfn class="macro" id="_M/S_RM_OVLAN" data-ref="_M/S_RM_OVLAN">S_RM_OVLAN</dfn>	9</u></td></tr>
<tr><th id="584">584</th><td><u>#define <dfn class="macro" id="_M/V_RM_OVLAN" data-ref="_M/V_RM_OVLAN">V_RM_OVLAN</dfn>(x)	((x) &lt;&lt; S_RM_OVLAN)</u></td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td><i>/* registers for module MA */</i></td></tr>
<tr><th id="587">587</th><td><u>#define <dfn class="macro" id="_M/A_MA_EDRAM0_BAR" data-ref="_M/A_MA_EDRAM0_BAR">A_MA_EDRAM0_BAR</dfn> 0x77c0</u></td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td><u>#define <dfn class="macro" id="_M/S_EDRAM0_SIZE" data-ref="_M/S_EDRAM0_SIZE">S_EDRAM0_SIZE</dfn>    0</u></td></tr>
<tr><th id="590">590</th><td><u>#define <dfn class="macro" id="_M/M_EDRAM0_SIZE" data-ref="_M/M_EDRAM0_SIZE">M_EDRAM0_SIZE</dfn>    0xfffU</u></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/V_EDRAM0_SIZE" data-ref="_M/V_EDRAM0_SIZE">V_EDRAM0_SIZE</dfn>(x) ((x) &lt;&lt; S_EDRAM0_SIZE)</u></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/G_EDRAM0_SIZE" data-ref="_M/G_EDRAM0_SIZE">G_EDRAM0_SIZE</dfn>(x) (((x) &gt;&gt; S_EDRAM0_SIZE) &amp; M_EDRAM0_SIZE)</u></td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td><u>#define <dfn class="macro" id="_M/A_MA_EXT_MEMORY0_BAR" data-ref="_M/A_MA_EXT_MEMORY0_BAR">A_MA_EXT_MEMORY0_BAR</dfn> 0x77c8</u></td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td><u>#define <dfn class="macro" id="_M/S_EXT_MEM0_SIZE" data-ref="_M/S_EXT_MEM0_SIZE">S_EXT_MEM0_SIZE</dfn>    0</u></td></tr>
<tr><th id="597">597</th><td><u>#define <dfn class="macro" id="_M/M_EXT_MEM0_SIZE" data-ref="_M/M_EXT_MEM0_SIZE">M_EXT_MEM0_SIZE</dfn>    0xfffU</u></td></tr>
<tr><th id="598">598</th><td><u>#define <dfn class="macro" id="_M/V_EXT_MEM0_SIZE" data-ref="_M/V_EXT_MEM0_SIZE">V_EXT_MEM0_SIZE</dfn>(x) ((x) &lt;&lt; S_EXT_MEM0_SIZE)</u></td></tr>
<tr><th id="599">599</th><td><u>#define <dfn class="macro" id="_M/G_EXT_MEM0_SIZE" data-ref="_M/G_EXT_MEM0_SIZE">G_EXT_MEM0_SIZE</dfn>(x) (((x) &gt;&gt; S_EXT_MEM0_SIZE) &amp; M_EXT_MEM0_SIZE)</u></td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td><i>/* registers for module MPS */</i></td></tr>
<tr><th id="602">602</th><td><u>#define <dfn class="macro" id="_M/MPS_BASE_ADDR" data-ref="_M/MPS_BASE_ADDR">MPS_BASE_ADDR</dfn> 0x9000</u></td></tr>
<tr><th id="603">603</th><td><u>#define <dfn class="macro" id="_M/T4VF_MPS_BASE_ADDR" data-ref="_M/T4VF_MPS_BASE_ADDR">T4VF_MPS_BASE_ADDR</dfn> 0x0100</u></td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td><u>#define <dfn class="macro" id="_M/S_REPLICATE" data-ref="_M/S_REPLICATE">S_REPLICATE</dfn>    11</u></td></tr>
<tr><th id="606">606</th><td><u>#define <dfn class="macro" id="_M/V_REPLICATE" data-ref="_M/V_REPLICATE">V_REPLICATE</dfn>(x) ((x) &lt;&lt; S_REPLICATE)</u></td></tr>
<tr><th id="607">607</th><td><u>#define <dfn class="macro" id="_M/F_REPLICATE" data-ref="_M/F_REPLICATE">F_REPLICATE</dfn>    V_REPLICATE(1U)</u></td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td><u>#define <dfn class="macro" id="_M/S_PF" data-ref="_M/S_PF">S_PF</dfn>    8</u></td></tr>
<tr><th id="610">610</th><td><u>#define <dfn class="macro" id="_M/M_PF" data-ref="_M/M_PF">M_PF</dfn>    0x7U</u></td></tr>
<tr><th id="611">611</th><td><u>#define <dfn class="macro" id="_M/V_PF" data-ref="_M/V_PF">V_PF</dfn>(x) ((x) &lt;&lt; S_PF)</u></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/G_PF" data-ref="_M/G_PF">G_PF</dfn>(x) (((x) &gt;&gt; S_PF) &amp; M_PF)</u></td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td><u>#define <dfn class="macro" id="_M/S_VF_VALID" data-ref="_M/S_VF_VALID">S_VF_VALID</dfn>    7</u></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/V_VF_VALID" data-ref="_M/V_VF_VALID">V_VF_VALID</dfn>(x) ((x) &lt;&lt; S_VF_VALID)</u></td></tr>
<tr><th id="616">616</th><td><u>#define <dfn class="macro" id="_M/F_VF_VALID" data-ref="_M/F_VF_VALID">F_VF_VALID</dfn>    V_VF_VALID(1U)</u></td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td><u>#define <dfn class="macro" id="_M/S_VF" data-ref="_M/S_VF">S_VF</dfn>    0</u></td></tr>
<tr><th id="619">619</th><td><u>#define <dfn class="macro" id="_M/M_VF" data-ref="_M/M_VF">M_VF</dfn>    0x7fU</u></td></tr>
<tr><th id="620">620</th><td><u>#define <dfn class="macro" id="_M/V_VF" data-ref="_M/V_VF">V_VF</dfn>(x) ((x) &lt;&lt; S_VF)</u></td></tr>
<tr><th id="621">621</th><td><u>#define <dfn class="macro" id="_M/G_VF" data-ref="_M/G_VF">G_VF</dfn>(x) (((x) &gt;&gt; S_VF) &amp; M_VF)</u></td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td><u>#define <dfn class="macro" id="_M/A_MPS_STAT_CTL" data-ref="_M/A_MPS_STAT_CTL">A_MPS_STAT_CTL</dfn> 0x9600</u></td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td><u>#define <dfn class="macro" id="_M/S_COUNTPAUSEMCRX" data-ref="_M/S_COUNTPAUSEMCRX">S_COUNTPAUSEMCRX</dfn>    5</u></td></tr>
<tr><th id="626">626</th><td><u>#define <dfn class="macro" id="_M/V_COUNTPAUSEMCRX" data-ref="_M/V_COUNTPAUSEMCRX">V_COUNTPAUSEMCRX</dfn>(x) ((x) &lt;&lt; S_COUNTPAUSEMCRX)</u></td></tr>
<tr><th id="627">627</th><td><u>#define <dfn class="macro" id="_M/F_COUNTPAUSEMCRX" data-ref="_M/F_COUNTPAUSEMCRX">F_COUNTPAUSEMCRX</dfn>    V_COUNTPAUSEMCRX(1U)</u></td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td><u>#define <dfn class="macro" id="_M/S_COUNTPAUSESTATRX" data-ref="_M/S_COUNTPAUSESTATRX">S_COUNTPAUSESTATRX</dfn>    4</u></td></tr>
<tr><th id="630">630</th><td><u>#define <dfn class="macro" id="_M/V_COUNTPAUSESTATRX" data-ref="_M/V_COUNTPAUSESTATRX">V_COUNTPAUSESTATRX</dfn>(x) ((x) &lt;&lt; S_COUNTPAUSESTATRX)</u></td></tr>
<tr><th id="631">631</th><td><u>#define <dfn class="macro" id="_M/F_COUNTPAUSESTATRX" data-ref="_M/F_COUNTPAUSESTATRX">F_COUNTPAUSESTATRX</dfn>    V_COUNTPAUSESTATRX(1U)</u></td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td><u>#define <dfn class="macro" id="_M/S_COUNTPAUSEMCTX" data-ref="_M/S_COUNTPAUSEMCTX">S_COUNTPAUSEMCTX</dfn>    3</u></td></tr>
<tr><th id="634">634</th><td><u>#define <dfn class="macro" id="_M/V_COUNTPAUSEMCTX" data-ref="_M/V_COUNTPAUSEMCTX">V_COUNTPAUSEMCTX</dfn>(x) ((x) &lt;&lt; S_COUNTPAUSEMCTX)</u></td></tr>
<tr><th id="635">635</th><td><u>#define <dfn class="macro" id="_M/F_COUNTPAUSEMCTX" data-ref="_M/F_COUNTPAUSEMCTX">F_COUNTPAUSEMCTX</dfn>    V_COUNTPAUSEMCTX(1U)</u></td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td><u>#define <dfn class="macro" id="_M/S_COUNTPAUSESTATTX" data-ref="_M/S_COUNTPAUSESTATTX">S_COUNTPAUSESTATTX</dfn>    2</u></td></tr>
<tr><th id="638">638</th><td><u>#define <dfn class="macro" id="_M/V_COUNTPAUSESTATTX" data-ref="_M/V_COUNTPAUSESTATTX">V_COUNTPAUSESTATTX</dfn>(x) ((x) &lt;&lt; S_COUNTPAUSESTATTX)</u></td></tr>
<tr><th id="639">639</th><td><u>#define <dfn class="macro" id="_M/F_COUNTPAUSESTATTX" data-ref="_M/F_COUNTPAUSESTATTX">F_COUNTPAUSESTATTX</dfn>    V_COUNTPAUSESTATTX(1U)</u></td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_BYTES_L" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_BYTES_L">A_MPS_PORT_STAT_TX_PORT_BYTES_L</dfn> 0x400</u></td></tr>
<tr><th id="642">642</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_BYTES_H" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_BYTES_H">A_MPS_PORT_STAT_TX_PORT_BYTES_H</dfn> 0x404</u></td></tr>
<tr><th id="643">643</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_FRAMES_L" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_FRAMES_L">A_MPS_PORT_STAT_TX_PORT_FRAMES_L</dfn> 0x408</u></td></tr>
<tr><th id="644">644</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_FRAMES_H" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_FRAMES_H">A_MPS_PORT_STAT_TX_PORT_FRAMES_H</dfn> 0x40c</u></td></tr>
<tr><th id="645">645</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_BCAST_L" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_BCAST_L">A_MPS_PORT_STAT_TX_PORT_BCAST_L</dfn> 0x410</u></td></tr>
<tr><th id="646">646</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_BCAST_H" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_BCAST_H">A_MPS_PORT_STAT_TX_PORT_BCAST_H</dfn> 0x414</u></td></tr>
<tr><th id="647">647</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_MCAST_L" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_MCAST_L">A_MPS_PORT_STAT_TX_PORT_MCAST_L</dfn> 0x418</u></td></tr>
<tr><th id="648">648</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_MCAST_H" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_MCAST_H">A_MPS_PORT_STAT_TX_PORT_MCAST_H</dfn> 0x41c</u></td></tr>
<tr><th id="649">649</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_UCAST_L" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_UCAST_L">A_MPS_PORT_STAT_TX_PORT_UCAST_L</dfn> 0x420</u></td></tr>
<tr><th id="650">650</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_UCAST_H" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_UCAST_H">A_MPS_PORT_STAT_TX_PORT_UCAST_H</dfn> 0x424</u></td></tr>
<tr><th id="651">651</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_ERROR_L" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_ERROR_L">A_MPS_PORT_STAT_TX_PORT_ERROR_L</dfn> 0x428</u></td></tr>
<tr><th id="652">652</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_ERROR_H" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_ERROR_H">A_MPS_PORT_STAT_TX_PORT_ERROR_H</dfn> 0x42c</u></td></tr>
<tr><th id="653">653</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_64B_L" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_64B_L">A_MPS_PORT_STAT_TX_PORT_64B_L</dfn> 0x430</u></td></tr>
<tr><th id="654">654</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_64B_H" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_64B_H">A_MPS_PORT_STAT_TX_PORT_64B_H</dfn> 0x434</u></td></tr>
<tr><th id="655">655</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_65B_127B_L" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_65B_127B_L">A_MPS_PORT_STAT_TX_PORT_65B_127B_L</dfn> 0x438</u></td></tr>
<tr><th id="656">656</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_65B_127B_H" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_65B_127B_H">A_MPS_PORT_STAT_TX_PORT_65B_127B_H</dfn> 0x43c</u></td></tr>
<tr><th id="657">657</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_128B_255B_L" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_128B_255B_L">A_MPS_PORT_STAT_TX_PORT_128B_255B_L</dfn> 0x440</u></td></tr>
<tr><th id="658">658</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_128B_255B_H" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_128B_255B_H">A_MPS_PORT_STAT_TX_PORT_128B_255B_H</dfn> 0x444</u></td></tr>
<tr><th id="659">659</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_256B_511B_L" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_256B_511B_L">A_MPS_PORT_STAT_TX_PORT_256B_511B_L</dfn> 0x448</u></td></tr>
<tr><th id="660">660</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_256B_511B_H" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_256B_511B_H">A_MPS_PORT_STAT_TX_PORT_256B_511B_H</dfn> 0x44c</u></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_512B_1023B_L" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_512B_1023B_L">A_MPS_PORT_STAT_TX_PORT_512B_1023B_L</dfn> 0x450</u></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_512B_1023B_H" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_512B_1023B_H">A_MPS_PORT_STAT_TX_PORT_512B_1023B_H</dfn> 0x454</u></td></tr>
<tr><th id="663">663</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_1024B_1518B_L" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_1024B_1518B_L">A_MPS_PORT_STAT_TX_PORT_1024B_1518B_L</dfn> 0x458</u></td></tr>
<tr><th id="664">664</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_1024B_1518B_H" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_1024B_1518B_H">A_MPS_PORT_STAT_TX_PORT_1024B_1518B_H</dfn> 0x45c</u></td></tr>
<tr><th id="665">665</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_1519B_MAX_L" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_1519B_MAX_L">A_MPS_PORT_STAT_TX_PORT_1519B_MAX_L</dfn> 0x460</u></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_1519B_MAX_H" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_1519B_MAX_H">A_MPS_PORT_STAT_TX_PORT_1519B_MAX_H</dfn> 0x464</u></td></tr>
<tr><th id="667">667</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_DROP_L" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_DROP_L">A_MPS_PORT_STAT_TX_PORT_DROP_L</dfn> 0x468</u></td></tr>
<tr><th id="668">668</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_DROP_H" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_DROP_H">A_MPS_PORT_STAT_TX_PORT_DROP_H</dfn> 0x46c</u></td></tr>
<tr><th id="669">669</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_PAUSE_L" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_PAUSE_L">A_MPS_PORT_STAT_TX_PORT_PAUSE_L</dfn> 0x470</u></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_PAUSE_H" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_PAUSE_H">A_MPS_PORT_STAT_TX_PORT_PAUSE_H</dfn> 0x474</u></td></tr>
<tr><th id="671">671</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_PPP0_L" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_PPP0_L">A_MPS_PORT_STAT_TX_PORT_PPP0_L</dfn> 0x478</u></td></tr>
<tr><th id="672">672</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_PPP0_H" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_PPP0_H">A_MPS_PORT_STAT_TX_PORT_PPP0_H</dfn> 0x47c</u></td></tr>
<tr><th id="673">673</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_PPP1_L" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_PPP1_L">A_MPS_PORT_STAT_TX_PORT_PPP1_L</dfn> 0x480</u></td></tr>
<tr><th id="674">674</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_PPP1_H" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_PPP1_H">A_MPS_PORT_STAT_TX_PORT_PPP1_H</dfn> 0x484</u></td></tr>
<tr><th id="675">675</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_PPP2_L" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_PPP2_L">A_MPS_PORT_STAT_TX_PORT_PPP2_L</dfn> 0x488</u></td></tr>
<tr><th id="676">676</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_PPP2_H" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_PPP2_H">A_MPS_PORT_STAT_TX_PORT_PPP2_H</dfn> 0x48c</u></td></tr>
<tr><th id="677">677</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_PPP3_L" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_PPP3_L">A_MPS_PORT_STAT_TX_PORT_PPP3_L</dfn> 0x490</u></td></tr>
<tr><th id="678">678</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_PPP3_H" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_PPP3_H">A_MPS_PORT_STAT_TX_PORT_PPP3_H</dfn> 0x494</u></td></tr>
<tr><th id="679">679</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_PPP4_L" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_PPP4_L">A_MPS_PORT_STAT_TX_PORT_PPP4_L</dfn> 0x498</u></td></tr>
<tr><th id="680">680</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_PPP4_H" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_PPP4_H">A_MPS_PORT_STAT_TX_PORT_PPP4_H</dfn> 0x49c</u></td></tr>
<tr><th id="681">681</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_PPP5_L" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_PPP5_L">A_MPS_PORT_STAT_TX_PORT_PPP5_L</dfn> 0x4a0</u></td></tr>
<tr><th id="682">682</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_PPP5_H" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_PPP5_H">A_MPS_PORT_STAT_TX_PORT_PPP5_H</dfn> 0x4a4</u></td></tr>
<tr><th id="683">683</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_PPP6_L" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_PPP6_L">A_MPS_PORT_STAT_TX_PORT_PPP6_L</dfn> 0x4a8</u></td></tr>
<tr><th id="684">684</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_PPP6_H" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_PPP6_H">A_MPS_PORT_STAT_TX_PORT_PPP6_H</dfn> 0x4ac</u></td></tr>
<tr><th id="685">685</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_PPP7_L" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_PPP7_L">A_MPS_PORT_STAT_TX_PORT_PPP7_L</dfn> 0x4b0</u></td></tr>
<tr><th id="686">686</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_TX_PORT_PPP7_H" data-ref="_M/A_MPS_PORT_STAT_TX_PORT_PPP7_H">A_MPS_PORT_STAT_TX_PORT_PPP7_H</dfn> 0x4b4</u></td></tr>
<tr><th id="687">687</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_LB_PORT_BYTES_L" data-ref="_M/A_MPS_PORT_STAT_LB_PORT_BYTES_L">A_MPS_PORT_STAT_LB_PORT_BYTES_L</dfn> 0x4c0</u></td></tr>
<tr><th id="688">688</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_LB_PORT_BYTES_H" data-ref="_M/A_MPS_PORT_STAT_LB_PORT_BYTES_H">A_MPS_PORT_STAT_LB_PORT_BYTES_H</dfn> 0x4c4</u></td></tr>
<tr><th id="689">689</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_LB_PORT_FRAMES_L" data-ref="_M/A_MPS_PORT_STAT_LB_PORT_FRAMES_L">A_MPS_PORT_STAT_LB_PORT_FRAMES_L</dfn> 0x4c8</u></td></tr>
<tr><th id="690">690</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_LB_PORT_FRAMES_H" data-ref="_M/A_MPS_PORT_STAT_LB_PORT_FRAMES_H">A_MPS_PORT_STAT_LB_PORT_FRAMES_H</dfn> 0x4cc</u></td></tr>
<tr><th id="691">691</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_LB_PORT_BCAST_L" data-ref="_M/A_MPS_PORT_STAT_LB_PORT_BCAST_L">A_MPS_PORT_STAT_LB_PORT_BCAST_L</dfn> 0x4d0</u></td></tr>
<tr><th id="692">692</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_LB_PORT_BCAST_H" data-ref="_M/A_MPS_PORT_STAT_LB_PORT_BCAST_H">A_MPS_PORT_STAT_LB_PORT_BCAST_H</dfn> 0x4d4</u></td></tr>
<tr><th id="693">693</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_LB_PORT_MCAST_L" data-ref="_M/A_MPS_PORT_STAT_LB_PORT_MCAST_L">A_MPS_PORT_STAT_LB_PORT_MCAST_L</dfn> 0x4d8</u></td></tr>
<tr><th id="694">694</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_LB_PORT_MCAST_H" data-ref="_M/A_MPS_PORT_STAT_LB_PORT_MCAST_H">A_MPS_PORT_STAT_LB_PORT_MCAST_H</dfn> 0x4dc</u></td></tr>
<tr><th id="695">695</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_LB_PORT_UCAST_L" data-ref="_M/A_MPS_PORT_STAT_LB_PORT_UCAST_L">A_MPS_PORT_STAT_LB_PORT_UCAST_L</dfn> 0x4e0</u></td></tr>
<tr><th id="696">696</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_LB_PORT_UCAST_H" data-ref="_M/A_MPS_PORT_STAT_LB_PORT_UCAST_H">A_MPS_PORT_STAT_LB_PORT_UCAST_H</dfn> 0x4e4</u></td></tr>
<tr><th id="697">697</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_LB_PORT_ERROR_L" data-ref="_M/A_MPS_PORT_STAT_LB_PORT_ERROR_L">A_MPS_PORT_STAT_LB_PORT_ERROR_L</dfn> 0x4e8</u></td></tr>
<tr><th id="698">698</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_LB_PORT_ERROR_H" data-ref="_M/A_MPS_PORT_STAT_LB_PORT_ERROR_H">A_MPS_PORT_STAT_LB_PORT_ERROR_H</dfn> 0x4ec</u></td></tr>
<tr><th id="699">699</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_LB_PORT_64B_L" data-ref="_M/A_MPS_PORT_STAT_LB_PORT_64B_L">A_MPS_PORT_STAT_LB_PORT_64B_L</dfn> 0x4f0</u></td></tr>
<tr><th id="700">700</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_LB_PORT_64B_H" data-ref="_M/A_MPS_PORT_STAT_LB_PORT_64B_H">A_MPS_PORT_STAT_LB_PORT_64B_H</dfn> 0x4f4</u></td></tr>
<tr><th id="701">701</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_LB_PORT_65B_127B_L" data-ref="_M/A_MPS_PORT_STAT_LB_PORT_65B_127B_L">A_MPS_PORT_STAT_LB_PORT_65B_127B_L</dfn> 0x4f8</u></td></tr>
<tr><th id="702">702</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_LB_PORT_65B_127B_H" data-ref="_M/A_MPS_PORT_STAT_LB_PORT_65B_127B_H">A_MPS_PORT_STAT_LB_PORT_65B_127B_H</dfn> 0x4fc</u></td></tr>
<tr><th id="703">703</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_LB_PORT_128B_255B_L" data-ref="_M/A_MPS_PORT_STAT_LB_PORT_128B_255B_L">A_MPS_PORT_STAT_LB_PORT_128B_255B_L</dfn> 0x500</u></td></tr>
<tr><th id="704">704</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_LB_PORT_128B_255B_H" data-ref="_M/A_MPS_PORT_STAT_LB_PORT_128B_255B_H">A_MPS_PORT_STAT_LB_PORT_128B_255B_H</dfn> 0x504</u></td></tr>
<tr><th id="705">705</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_LB_PORT_256B_511B_L" data-ref="_M/A_MPS_PORT_STAT_LB_PORT_256B_511B_L">A_MPS_PORT_STAT_LB_PORT_256B_511B_L</dfn> 0x508</u></td></tr>
<tr><th id="706">706</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_LB_PORT_256B_511B_H" data-ref="_M/A_MPS_PORT_STAT_LB_PORT_256B_511B_H">A_MPS_PORT_STAT_LB_PORT_256B_511B_H</dfn> 0x50c</u></td></tr>
<tr><th id="707">707</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_LB_PORT_512B_1023B_L" data-ref="_M/A_MPS_PORT_STAT_LB_PORT_512B_1023B_L">A_MPS_PORT_STAT_LB_PORT_512B_1023B_L</dfn> 0x510</u></td></tr>
<tr><th id="708">708</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_LB_PORT_512B_1023B_H" data-ref="_M/A_MPS_PORT_STAT_LB_PORT_512B_1023B_H">A_MPS_PORT_STAT_LB_PORT_512B_1023B_H</dfn> 0x514</u></td></tr>
<tr><th id="709">709</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_LB_PORT_1024B_1518B_L" data-ref="_M/A_MPS_PORT_STAT_LB_PORT_1024B_1518B_L">A_MPS_PORT_STAT_LB_PORT_1024B_1518B_L</dfn> 0x518</u></td></tr>
<tr><th id="710">710</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_LB_PORT_1024B_1518B_H" data-ref="_M/A_MPS_PORT_STAT_LB_PORT_1024B_1518B_H">A_MPS_PORT_STAT_LB_PORT_1024B_1518B_H</dfn> 0x51c</u></td></tr>
<tr><th id="711">711</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_LB_PORT_1519B_MAX_L" data-ref="_M/A_MPS_PORT_STAT_LB_PORT_1519B_MAX_L">A_MPS_PORT_STAT_LB_PORT_1519B_MAX_L</dfn> 0x520</u></td></tr>
<tr><th id="712">712</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_LB_PORT_1519B_MAX_H" data-ref="_M/A_MPS_PORT_STAT_LB_PORT_1519B_MAX_H">A_MPS_PORT_STAT_LB_PORT_1519B_MAX_H</dfn> 0x524</u></td></tr>
<tr><th id="713">713</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_LB_PORT_DROP_FRAMES" data-ref="_M/A_MPS_PORT_STAT_LB_PORT_DROP_FRAMES">A_MPS_PORT_STAT_LB_PORT_DROP_FRAMES</dfn> 0x528</u></td></tr>
<tr><th id="714">714</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_LB_PORT_DROP_FRAMES_L" data-ref="_M/A_MPS_PORT_STAT_LB_PORT_DROP_FRAMES_L">A_MPS_PORT_STAT_LB_PORT_DROP_FRAMES_L</dfn> 0x528</u></td></tr>
<tr><th id="715">715</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_LB_PORT_DROP_FRAMES_H" data-ref="_M/A_MPS_PORT_STAT_LB_PORT_DROP_FRAMES_H">A_MPS_PORT_STAT_LB_PORT_DROP_FRAMES_H</dfn> 0x52c</u></td></tr>
<tr><th id="716">716</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_BYTES_L" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_BYTES_L">A_MPS_PORT_STAT_RX_PORT_BYTES_L</dfn> 0x540</u></td></tr>
<tr><th id="717">717</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_BYTES_H" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_BYTES_H">A_MPS_PORT_STAT_RX_PORT_BYTES_H</dfn> 0x544</u></td></tr>
<tr><th id="718">718</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_FRAMES_L" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_FRAMES_L">A_MPS_PORT_STAT_RX_PORT_FRAMES_L</dfn> 0x548</u></td></tr>
<tr><th id="719">719</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_FRAMES_H" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_FRAMES_H">A_MPS_PORT_STAT_RX_PORT_FRAMES_H</dfn> 0x54c</u></td></tr>
<tr><th id="720">720</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_BCAST_L" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_BCAST_L">A_MPS_PORT_STAT_RX_PORT_BCAST_L</dfn> 0x550</u></td></tr>
<tr><th id="721">721</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_BCAST_H" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_BCAST_H">A_MPS_PORT_STAT_RX_PORT_BCAST_H</dfn> 0x554</u></td></tr>
<tr><th id="722">722</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_MCAST_L" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_MCAST_L">A_MPS_PORT_STAT_RX_PORT_MCAST_L</dfn> 0x558</u></td></tr>
<tr><th id="723">723</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_MCAST_H" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_MCAST_H">A_MPS_PORT_STAT_RX_PORT_MCAST_H</dfn> 0x55c</u></td></tr>
<tr><th id="724">724</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_UCAST_L" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_UCAST_L">A_MPS_PORT_STAT_RX_PORT_UCAST_L</dfn> 0x560</u></td></tr>
<tr><th id="725">725</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_UCAST_H" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_UCAST_H">A_MPS_PORT_STAT_RX_PORT_UCAST_H</dfn> 0x564</u></td></tr>
<tr><th id="726">726</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_MTU_ERROR_L" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_MTU_ERROR_L">A_MPS_PORT_STAT_RX_PORT_MTU_ERROR_L</dfn> 0x568</u></td></tr>
<tr><th id="727">727</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_MTU_ERROR_H" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_MTU_ERROR_H">A_MPS_PORT_STAT_RX_PORT_MTU_ERROR_H</dfn> 0x56c</u></td></tr>
<tr><th id="728">728</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_MTU_CRC_ERROR_L" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_MTU_CRC_ERROR_L">A_MPS_PORT_STAT_RX_PORT_MTU_CRC_ERROR_L</dfn> 0x570</u></td></tr>
<tr><th id="729">729</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_MTU_CRC_ERROR_H" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_MTU_CRC_ERROR_H">A_MPS_PORT_STAT_RX_PORT_MTU_CRC_ERROR_H</dfn> 0x574</u></td></tr>
<tr><th id="730">730</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_CRC_ERROR_L" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_CRC_ERROR_L">A_MPS_PORT_STAT_RX_PORT_CRC_ERROR_L</dfn> 0x578</u></td></tr>
<tr><th id="731">731</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_CRC_ERROR_H" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_CRC_ERROR_H">A_MPS_PORT_STAT_RX_PORT_CRC_ERROR_H</dfn> 0x57c</u></td></tr>
<tr><th id="732">732</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_LEN_ERROR_L" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_LEN_ERROR_L">A_MPS_PORT_STAT_RX_PORT_LEN_ERROR_L</dfn> 0x580</u></td></tr>
<tr><th id="733">733</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_LEN_ERROR_H" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_LEN_ERROR_H">A_MPS_PORT_STAT_RX_PORT_LEN_ERROR_H</dfn> 0x584</u></td></tr>
<tr><th id="734">734</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_SYM_ERROR_L" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_SYM_ERROR_L">A_MPS_PORT_STAT_RX_PORT_SYM_ERROR_L</dfn> 0x588</u></td></tr>
<tr><th id="735">735</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_SYM_ERROR_H" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_SYM_ERROR_H">A_MPS_PORT_STAT_RX_PORT_SYM_ERROR_H</dfn> 0x58c</u></td></tr>
<tr><th id="736">736</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_64B_L" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_64B_L">A_MPS_PORT_STAT_RX_PORT_64B_L</dfn> 0x590</u></td></tr>
<tr><th id="737">737</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_64B_H" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_64B_H">A_MPS_PORT_STAT_RX_PORT_64B_H</dfn> 0x594</u></td></tr>
<tr><th id="738">738</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_65B_127B_L" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_65B_127B_L">A_MPS_PORT_STAT_RX_PORT_65B_127B_L</dfn> 0x598</u></td></tr>
<tr><th id="739">739</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_65B_127B_H" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_65B_127B_H">A_MPS_PORT_STAT_RX_PORT_65B_127B_H</dfn> 0x59c</u></td></tr>
<tr><th id="740">740</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_128B_255B_L" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_128B_255B_L">A_MPS_PORT_STAT_RX_PORT_128B_255B_L</dfn> 0x5a0</u></td></tr>
<tr><th id="741">741</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_128B_255B_H" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_128B_255B_H">A_MPS_PORT_STAT_RX_PORT_128B_255B_H</dfn> 0x5a4</u></td></tr>
<tr><th id="742">742</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_256B_511B_L" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_256B_511B_L">A_MPS_PORT_STAT_RX_PORT_256B_511B_L</dfn> 0x5a8</u></td></tr>
<tr><th id="743">743</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_256B_511B_H" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_256B_511B_H">A_MPS_PORT_STAT_RX_PORT_256B_511B_H</dfn> 0x5ac</u></td></tr>
<tr><th id="744">744</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_512B_1023B_L" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_512B_1023B_L">A_MPS_PORT_STAT_RX_PORT_512B_1023B_L</dfn> 0x5b0</u></td></tr>
<tr><th id="745">745</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_512B_1023B_H" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_512B_1023B_H">A_MPS_PORT_STAT_RX_PORT_512B_1023B_H</dfn> 0x5b4</u></td></tr>
<tr><th id="746">746</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_1024B_1518B_L" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_1024B_1518B_L">A_MPS_PORT_STAT_RX_PORT_1024B_1518B_L</dfn> 0x5b8</u></td></tr>
<tr><th id="747">747</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_1024B_1518B_H" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_1024B_1518B_H">A_MPS_PORT_STAT_RX_PORT_1024B_1518B_H</dfn> 0x5bc</u></td></tr>
<tr><th id="748">748</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_1519B_MAX_L" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_1519B_MAX_L">A_MPS_PORT_STAT_RX_PORT_1519B_MAX_L</dfn> 0x5c0</u></td></tr>
<tr><th id="749">749</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_1519B_MAX_H" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_1519B_MAX_H">A_MPS_PORT_STAT_RX_PORT_1519B_MAX_H</dfn> 0x5c4</u></td></tr>
<tr><th id="750">750</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_PAUSE_L" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_PAUSE_L">A_MPS_PORT_STAT_RX_PORT_PAUSE_L</dfn> 0x5c8</u></td></tr>
<tr><th id="751">751</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_PAUSE_H" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_PAUSE_H">A_MPS_PORT_STAT_RX_PORT_PAUSE_H</dfn> 0x5cc</u></td></tr>
<tr><th id="752">752</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_PPP0_L" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_PPP0_L">A_MPS_PORT_STAT_RX_PORT_PPP0_L</dfn> 0x5d0</u></td></tr>
<tr><th id="753">753</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_PPP0_H" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_PPP0_H">A_MPS_PORT_STAT_RX_PORT_PPP0_H</dfn> 0x5d4</u></td></tr>
<tr><th id="754">754</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_PPP1_L" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_PPP1_L">A_MPS_PORT_STAT_RX_PORT_PPP1_L</dfn> 0x5d8</u></td></tr>
<tr><th id="755">755</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_PPP1_H" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_PPP1_H">A_MPS_PORT_STAT_RX_PORT_PPP1_H</dfn> 0x5dc</u></td></tr>
<tr><th id="756">756</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_PPP2_L" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_PPP2_L">A_MPS_PORT_STAT_RX_PORT_PPP2_L</dfn> 0x5e0</u></td></tr>
<tr><th id="757">757</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_PPP2_H" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_PPP2_H">A_MPS_PORT_STAT_RX_PORT_PPP2_H</dfn> 0x5e4</u></td></tr>
<tr><th id="758">758</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_PPP3_L" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_PPP3_L">A_MPS_PORT_STAT_RX_PORT_PPP3_L</dfn> 0x5e8</u></td></tr>
<tr><th id="759">759</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_PPP3_H" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_PPP3_H">A_MPS_PORT_STAT_RX_PORT_PPP3_H</dfn> 0x5ec</u></td></tr>
<tr><th id="760">760</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_PPP4_L" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_PPP4_L">A_MPS_PORT_STAT_RX_PORT_PPP4_L</dfn> 0x5f0</u></td></tr>
<tr><th id="761">761</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_PPP4_H" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_PPP4_H">A_MPS_PORT_STAT_RX_PORT_PPP4_H</dfn> 0x5f4</u></td></tr>
<tr><th id="762">762</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_PPP5_L" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_PPP5_L">A_MPS_PORT_STAT_RX_PORT_PPP5_L</dfn> 0x5f8</u></td></tr>
<tr><th id="763">763</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_PPP5_H" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_PPP5_H">A_MPS_PORT_STAT_RX_PORT_PPP5_H</dfn> 0x5fc</u></td></tr>
<tr><th id="764">764</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_PPP6_L" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_PPP6_L">A_MPS_PORT_STAT_RX_PORT_PPP6_L</dfn> 0x600</u></td></tr>
<tr><th id="765">765</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_PPP6_H" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_PPP6_H">A_MPS_PORT_STAT_RX_PORT_PPP6_H</dfn> 0x604</u></td></tr>
<tr><th id="766">766</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_PPP7_L" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_PPP7_L">A_MPS_PORT_STAT_RX_PORT_PPP7_L</dfn> 0x608</u></td></tr>
<tr><th id="767">767</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_PPP7_H" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_PPP7_H">A_MPS_PORT_STAT_RX_PORT_PPP7_H</dfn> 0x60c</u></td></tr>
<tr><th id="768">768</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_LESS_64B_L" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_LESS_64B_L">A_MPS_PORT_STAT_RX_PORT_LESS_64B_L</dfn> 0x610</u></td></tr>
<tr><th id="769">769</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT_STAT_RX_PORT_LESS_64B_H" data-ref="_M/A_MPS_PORT_STAT_RX_PORT_LESS_64B_H">A_MPS_PORT_STAT_RX_PORT_LESS_64B_H</dfn> 0x614</u></td></tr>
<tr><th id="770">770</th><td><u>#define <dfn class="macro" id="_M/A_MPS_CMN_CTL" data-ref="_M/A_MPS_CMN_CTL">A_MPS_CMN_CTL</dfn> 0x9000</u></td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td><u>#define <dfn class="macro" id="_M/S_NUMPORTS" data-ref="_M/S_NUMPORTS">S_NUMPORTS</dfn>    0</u></td></tr>
<tr><th id="773">773</th><td><u>#define <dfn class="macro" id="_M/M_NUMPORTS" data-ref="_M/M_NUMPORTS">M_NUMPORTS</dfn>    0x3U</u></td></tr>
<tr><th id="774">774</th><td><u>#define <dfn class="macro" id="_M/V_NUMPORTS" data-ref="_M/V_NUMPORTS">V_NUMPORTS</dfn>(x) ((x) &lt;&lt; S_NUMPORTS)</u></td></tr>
<tr><th id="775">775</th><td><u>#define <dfn class="macro" id="_M/G_NUMPORTS" data-ref="_M/G_NUMPORTS">G_NUMPORTS</dfn>(x) (((x) &gt;&gt; S_NUMPORTS) &amp; M_NUMPORTS)</u></td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td><u>#define <dfn class="macro" id="_M/A_MPS_STAT_RX_BG_0_MAC_DROP_FRAME_L" data-ref="_M/A_MPS_STAT_RX_BG_0_MAC_DROP_FRAME_L">A_MPS_STAT_RX_BG_0_MAC_DROP_FRAME_L</dfn> 0x9640</u></td></tr>
<tr><th id="778">778</th><td><u>#define <dfn class="macro" id="_M/A_MPS_STAT_RX_BG_0_MAC_DROP_FRAME_H" data-ref="_M/A_MPS_STAT_RX_BG_0_MAC_DROP_FRAME_H">A_MPS_STAT_RX_BG_0_MAC_DROP_FRAME_H</dfn> 0x9644</u></td></tr>
<tr><th id="779">779</th><td><u>#define <dfn class="macro" id="_M/A_MPS_STAT_RX_BG_1_MAC_DROP_FRAME_L" data-ref="_M/A_MPS_STAT_RX_BG_1_MAC_DROP_FRAME_L">A_MPS_STAT_RX_BG_1_MAC_DROP_FRAME_L</dfn> 0x9648</u></td></tr>
<tr><th id="780">780</th><td><u>#define <dfn class="macro" id="_M/A_MPS_STAT_RX_BG_1_MAC_DROP_FRAME_H" data-ref="_M/A_MPS_STAT_RX_BG_1_MAC_DROP_FRAME_H">A_MPS_STAT_RX_BG_1_MAC_DROP_FRAME_H</dfn> 0x964c</u></td></tr>
<tr><th id="781">781</th><td><u>#define <dfn class="macro" id="_M/A_MPS_STAT_RX_BG_2_MAC_DROP_FRAME_L" data-ref="_M/A_MPS_STAT_RX_BG_2_MAC_DROP_FRAME_L">A_MPS_STAT_RX_BG_2_MAC_DROP_FRAME_L</dfn> 0x9650</u></td></tr>
<tr><th id="782">782</th><td><u>#define <dfn class="macro" id="_M/A_MPS_STAT_RX_BG_2_MAC_DROP_FRAME_H" data-ref="_M/A_MPS_STAT_RX_BG_2_MAC_DROP_FRAME_H">A_MPS_STAT_RX_BG_2_MAC_DROP_FRAME_H</dfn> 0x9654</u></td></tr>
<tr><th id="783">783</th><td><u>#define <dfn class="macro" id="_M/A_MPS_STAT_RX_BG_3_MAC_DROP_FRAME_L" data-ref="_M/A_MPS_STAT_RX_BG_3_MAC_DROP_FRAME_L">A_MPS_STAT_RX_BG_3_MAC_DROP_FRAME_L</dfn> 0x9658</u></td></tr>
<tr><th id="784">784</th><td><u>#define <dfn class="macro" id="_M/A_MPS_STAT_RX_BG_3_MAC_DROP_FRAME_H" data-ref="_M/A_MPS_STAT_RX_BG_3_MAC_DROP_FRAME_H">A_MPS_STAT_RX_BG_3_MAC_DROP_FRAME_H</dfn> 0x965c</u></td></tr>
<tr><th id="785">785</th><td><u>#define <dfn class="macro" id="_M/A_MPS_STAT_RX_BG_0_LB_DROP_FRAME_L" data-ref="_M/A_MPS_STAT_RX_BG_0_LB_DROP_FRAME_L">A_MPS_STAT_RX_BG_0_LB_DROP_FRAME_L</dfn> 0x9660</u></td></tr>
<tr><th id="786">786</th><td><u>#define <dfn class="macro" id="_M/A_MPS_STAT_RX_BG_0_LB_DROP_FRAME_H" data-ref="_M/A_MPS_STAT_RX_BG_0_LB_DROP_FRAME_H">A_MPS_STAT_RX_BG_0_LB_DROP_FRAME_H</dfn> 0x9664</u></td></tr>
<tr><th id="787">787</th><td><u>#define <dfn class="macro" id="_M/A_MPS_STAT_RX_BG_1_LB_DROP_FRAME_L" data-ref="_M/A_MPS_STAT_RX_BG_1_LB_DROP_FRAME_L">A_MPS_STAT_RX_BG_1_LB_DROP_FRAME_L</dfn> 0x9668</u></td></tr>
<tr><th id="788">788</th><td><u>#define <dfn class="macro" id="_M/A_MPS_STAT_RX_BG_1_LB_DROP_FRAME_H" data-ref="_M/A_MPS_STAT_RX_BG_1_LB_DROP_FRAME_H">A_MPS_STAT_RX_BG_1_LB_DROP_FRAME_H</dfn> 0x966c</u></td></tr>
<tr><th id="789">789</th><td><u>#define <dfn class="macro" id="_M/A_MPS_STAT_RX_BG_2_LB_DROP_FRAME_L" data-ref="_M/A_MPS_STAT_RX_BG_2_LB_DROP_FRAME_L">A_MPS_STAT_RX_BG_2_LB_DROP_FRAME_L</dfn> 0x9670</u></td></tr>
<tr><th id="790">790</th><td><u>#define <dfn class="macro" id="_M/A_MPS_STAT_RX_BG_2_LB_DROP_FRAME_H" data-ref="_M/A_MPS_STAT_RX_BG_2_LB_DROP_FRAME_H">A_MPS_STAT_RX_BG_2_LB_DROP_FRAME_H</dfn> 0x9674</u></td></tr>
<tr><th id="791">791</th><td><u>#define <dfn class="macro" id="_M/A_MPS_STAT_RX_BG_3_LB_DROP_FRAME_L" data-ref="_M/A_MPS_STAT_RX_BG_3_LB_DROP_FRAME_L">A_MPS_STAT_RX_BG_3_LB_DROP_FRAME_L</dfn> 0x9678</u></td></tr>
<tr><th id="792">792</th><td><u>#define <dfn class="macro" id="_M/A_MPS_STAT_RX_BG_3_LB_DROP_FRAME_H" data-ref="_M/A_MPS_STAT_RX_BG_3_LB_DROP_FRAME_H">A_MPS_STAT_RX_BG_3_LB_DROP_FRAME_H</dfn> 0x967c</u></td></tr>
<tr><th id="793">793</th><td><u>#define <dfn class="macro" id="_M/A_MPS_STAT_RX_BG_0_MAC_TRUNC_FRAME_L" data-ref="_M/A_MPS_STAT_RX_BG_0_MAC_TRUNC_FRAME_L">A_MPS_STAT_RX_BG_0_MAC_TRUNC_FRAME_L</dfn> 0x9680</u></td></tr>
<tr><th id="794">794</th><td><u>#define <dfn class="macro" id="_M/A_MPS_STAT_RX_BG_0_MAC_TRUNC_FRAME_H" data-ref="_M/A_MPS_STAT_RX_BG_0_MAC_TRUNC_FRAME_H">A_MPS_STAT_RX_BG_0_MAC_TRUNC_FRAME_H</dfn> 0x9684</u></td></tr>
<tr><th id="795">795</th><td><u>#define <dfn class="macro" id="_M/A_MPS_STAT_RX_BG_1_MAC_TRUNC_FRAME_L" data-ref="_M/A_MPS_STAT_RX_BG_1_MAC_TRUNC_FRAME_L">A_MPS_STAT_RX_BG_1_MAC_TRUNC_FRAME_L</dfn> 0x9688</u></td></tr>
<tr><th id="796">796</th><td><u>#define <dfn class="macro" id="_M/A_MPS_STAT_RX_BG_1_MAC_TRUNC_FRAME_H" data-ref="_M/A_MPS_STAT_RX_BG_1_MAC_TRUNC_FRAME_H">A_MPS_STAT_RX_BG_1_MAC_TRUNC_FRAME_H</dfn> 0x968c</u></td></tr>
<tr><th id="797">797</th><td><u>#define <dfn class="macro" id="_M/A_MPS_STAT_RX_BG_2_MAC_TRUNC_FRAME_L" data-ref="_M/A_MPS_STAT_RX_BG_2_MAC_TRUNC_FRAME_L">A_MPS_STAT_RX_BG_2_MAC_TRUNC_FRAME_L</dfn> 0x9690</u></td></tr>
<tr><th id="798">798</th><td><u>#define <dfn class="macro" id="_M/A_MPS_STAT_RX_BG_2_MAC_TRUNC_FRAME_H" data-ref="_M/A_MPS_STAT_RX_BG_2_MAC_TRUNC_FRAME_H">A_MPS_STAT_RX_BG_2_MAC_TRUNC_FRAME_H</dfn> 0x9694</u></td></tr>
<tr><th id="799">799</th><td><u>#define <dfn class="macro" id="_M/A_MPS_STAT_RX_BG_3_MAC_TRUNC_FRAME_L" data-ref="_M/A_MPS_STAT_RX_BG_3_MAC_TRUNC_FRAME_L">A_MPS_STAT_RX_BG_3_MAC_TRUNC_FRAME_L</dfn> 0x9698</u></td></tr>
<tr><th id="800">800</th><td><u>#define <dfn class="macro" id="_M/A_MPS_STAT_RX_BG_3_MAC_TRUNC_FRAME_H" data-ref="_M/A_MPS_STAT_RX_BG_3_MAC_TRUNC_FRAME_H">A_MPS_STAT_RX_BG_3_MAC_TRUNC_FRAME_H</dfn> 0x969c</u></td></tr>
<tr><th id="801">801</th><td><u>#define <dfn class="macro" id="_M/A_MPS_STAT_RX_BG_0_LB_TRUNC_FRAME_L" data-ref="_M/A_MPS_STAT_RX_BG_0_LB_TRUNC_FRAME_L">A_MPS_STAT_RX_BG_0_LB_TRUNC_FRAME_L</dfn> 0x96a0</u></td></tr>
<tr><th id="802">802</th><td><u>#define <dfn class="macro" id="_M/A_MPS_STAT_RX_BG_0_LB_TRUNC_FRAME_H" data-ref="_M/A_MPS_STAT_RX_BG_0_LB_TRUNC_FRAME_H">A_MPS_STAT_RX_BG_0_LB_TRUNC_FRAME_H</dfn> 0x96a4</u></td></tr>
<tr><th id="803">803</th><td><u>#define <dfn class="macro" id="_M/A_MPS_STAT_RX_BG_1_LB_TRUNC_FRAME_L" data-ref="_M/A_MPS_STAT_RX_BG_1_LB_TRUNC_FRAME_L">A_MPS_STAT_RX_BG_1_LB_TRUNC_FRAME_L</dfn> 0x96a8</u></td></tr>
<tr><th id="804">804</th><td><u>#define <dfn class="macro" id="_M/A_MPS_STAT_RX_BG_1_LB_TRUNC_FRAME_H" data-ref="_M/A_MPS_STAT_RX_BG_1_LB_TRUNC_FRAME_H">A_MPS_STAT_RX_BG_1_LB_TRUNC_FRAME_H</dfn> 0x96ac</u></td></tr>
<tr><th id="805">805</th><td><u>#define <dfn class="macro" id="_M/A_MPS_STAT_RX_BG_2_LB_TRUNC_FRAME_L" data-ref="_M/A_MPS_STAT_RX_BG_2_LB_TRUNC_FRAME_L">A_MPS_STAT_RX_BG_2_LB_TRUNC_FRAME_L</dfn> 0x96b0</u></td></tr>
<tr><th id="806">806</th><td><u>#define <dfn class="macro" id="_M/A_MPS_STAT_RX_BG_2_LB_TRUNC_FRAME_H" data-ref="_M/A_MPS_STAT_RX_BG_2_LB_TRUNC_FRAME_H">A_MPS_STAT_RX_BG_2_LB_TRUNC_FRAME_H</dfn> 0x96b4</u></td></tr>
<tr><th id="807">807</th><td><u>#define <dfn class="macro" id="_M/A_MPS_STAT_RX_BG_3_LB_TRUNC_FRAME_L" data-ref="_M/A_MPS_STAT_RX_BG_3_LB_TRUNC_FRAME_L">A_MPS_STAT_RX_BG_3_LB_TRUNC_FRAME_L</dfn> 0x96b8</u></td></tr>
<tr><th id="808">808</th><td><u>#define <dfn class="macro" id="_M/A_MPS_STAT_RX_BG_3_LB_TRUNC_FRAME_H" data-ref="_M/A_MPS_STAT_RX_BG_3_LB_TRUNC_FRAME_H">A_MPS_STAT_RX_BG_3_LB_TRUNC_FRAME_H</dfn> 0x96bc</u></td></tr>
<tr><th id="809">809</th><td></td></tr>
<tr><th id="810">810</th><td><u>#define <dfn class="macro" id="_M/A_MPS_VF_STAT_TX_VF_BCAST_BYTES_L" data-ref="_M/A_MPS_VF_STAT_TX_VF_BCAST_BYTES_L">A_MPS_VF_STAT_TX_VF_BCAST_BYTES_L</dfn> 0x80</u></td></tr>
<tr><th id="811">811</th><td><u>#define <dfn class="macro" id="_M/A_MPS_VF_STAT_TX_VF_BCAST_FRAMES_L" data-ref="_M/A_MPS_VF_STAT_TX_VF_BCAST_FRAMES_L">A_MPS_VF_STAT_TX_VF_BCAST_FRAMES_L</dfn> 0x88</u></td></tr>
<tr><th id="812">812</th><td><u>#define <dfn class="macro" id="_M/A_MPS_VF_STAT_TX_VF_MCAST_BYTES_L" data-ref="_M/A_MPS_VF_STAT_TX_VF_MCAST_BYTES_L">A_MPS_VF_STAT_TX_VF_MCAST_BYTES_L</dfn> 0x90</u></td></tr>
<tr><th id="813">813</th><td><u>#define <dfn class="macro" id="_M/A_MPS_VF_STAT_TX_VF_MCAST_FRAMES_L" data-ref="_M/A_MPS_VF_STAT_TX_VF_MCAST_FRAMES_L">A_MPS_VF_STAT_TX_VF_MCAST_FRAMES_L</dfn> 0x98</u></td></tr>
<tr><th id="814">814</th><td><u>#define <dfn class="macro" id="_M/A_MPS_VF_STAT_TX_VF_UCAST_BYTES_L" data-ref="_M/A_MPS_VF_STAT_TX_VF_UCAST_BYTES_L">A_MPS_VF_STAT_TX_VF_UCAST_BYTES_L</dfn> 0xa0</u></td></tr>
<tr><th id="815">815</th><td><u>#define <dfn class="macro" id="_M/A_MPS_VF_STAT_TX_VF_UCAST_FRAMES_L" data-ref="_M/A_MPS_VF_STAT_TX_VF_UCAST_FRAMES_L">A_MPS_VF_STAT_TX_VF_UCAST_FRAMES_L</dfn> 0xa8</u></td></tr>
<tr><th id="816">816</th><td><u>#define <dfn class="macro" id="_M/A_MPS_VF_STAT_TX_VF_DROP_FRAMES_L" data-ref="_M/A_MPS_VF_STAT_TX_VF_DROP_FRAMES_L">A_MPS_VF_STAT_TX_VF_DROP_FRAMES_L</dfn> 0xb0</u></td></tr>
<tr><th id="817">817</th><td><u>#define <dfn class="macro" id="_M/A_MPS_VF_STAT_RX_VF_BCAST_FRAMES_L" data-ref="_M/A_MPS_VF_STAT_RX_VF_BCAST_FRAMES_L">A_MPS_VF_STAT_RX_VF_BCAST_FRAMES_L</dfn> 0xd0</u></td></tr>
<tr><th id="818">818</th><td><u>#define <dfn class="macro" id="_M/A_MPS_VF_STAT_RX_VF_MCAST_FRAMES_L" data-ref="_M/A_MPS_VF_STAT_RX_VF_MCAST_FRAMES_L">A_MPS_VF_STAT_RX_VF_MCAST_FRAMES_L</dfn> 0xe0</u></td></tr>
<tr><th id="819">819</th><td><u>#define <dfn class="macro" id="_M/A_MPS_VF_STAT_RX_VF_UCAST_FRAMES_L" data-ref="_M/A_MPS_VF_STAT_RX_VF_UCAST_FRAMES_L">A_MPS_VF_STAT_RX_VF_UCAST_FRAMES_L</dfn> 0xf0</u></td></tr>
<tr><th id="820">820</th><td><u>#define <dfn class="macro" id="_M/A_MPS_VF_STAT_RX_VF_ERR_FRAMES_L" data-ref="_M/A_MPS_VF_STAT_RX_VF_ERR_FRAMES_L">A_MPS_VF_STAT_RX_VF_ERR_FRAMES_L</dfn> 0xf8</u></td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT0_RX_IVLAN" data-ref="_M/A_MPS_PORT0_RX_IVLAN">A_MPS_PORT0_RX_IVLAN</dfn>	0x3011c</u></td></tr>
<tr><th id="823">823</th><td></td></tr>
<tr><th id="824">824</th><td><u>#define <dfn class="macro" id="_M/S_IVLAN_ETYPE" data-ref="_M/S_IVLAN_ETYPE">S_IVLAN_ETYPE</dfn>		0</u></td></tr>
<tr><th id="825">825</th><td><u>#define <dfn class="macro" id="_M/M_IVLAN_ETYPE" data-ref="_M/M_IVLAN_ETYPE">M_IVLAN_ETYPE</dfn>		0xffffU</u></td></tr>
<tr><th id="826">826</th><td><u>#define <dfn class="macro" id="_M/V_IVLAN_ETYPE" data-ref="_M/V_IVLAN_ETYPE">V_IVLAN_ETYPE</dfn>(x)	((x) &lt;&lt; S_IVLAN_ETYPE)</u></td></tr>
<tr><th id="827">827</th><td></td></tr>
<tr><th id="828">828</th><td><u>#define <dfn class="macro" id="_M/MPS_PORT_RX_IVLAN_STRIDE" data-ref="_M/MPS_PORT_RX_IVLAN_STRIDE">MPS_PORT_RX_IVLAN_STRIDE</dfn>	0x4000</u></td></tr>
<tr><th id="829">829</th><td><u>#define <dfn class="macro" id="_M/MPS_PORT_RX_IVLAN" data-ref="_M/MPS_PORT_RX_IVLAN">MPS_PORT_RX_IVLAN</dfn>(idx)		\</u></td></tr>
<tr><th id="830">830</th><td><u>	(A_MPS_PORT0_RX_IVLAN + (idx) * MPS_PORT_RX_IVLAN_STRIDE)</u></td></tr>
<tr><th id="831">831</th><td></td></tr>
<tr><th id="832">832</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT0_RX_OVLAN0" data-ref="_M/A_MPS_PORT0_RX_OVLAN0">A_MPS_PORT0_RX_OVLAN0</dfn>	0x30120</u></td></tr>
<tr><th id="833">833</th><td></td></tr>
<tr><th id="834">834</th><td><u>#define <dfn class="macro" id="_M/S_OVLAN_MASK" data-ref="_M/S_OVLAN_MASK">S_OVLAN_MASK</dfn>	16</u></td></tr>
<tr><th id="835">835</th><td><u>#define <dfn class="macro" id="_M/M_OVLAN_MASK" data-ref="_M/M_OVLAN_MASK">M_OVLAN_MASK</dfn>	0xffffU</u></td></tr>
<tr><th id="836">836</th><td><u>#define <dfn class="macro" id="_M/V_OVLAN_MASK" data-ref="_M/V_OVLAN_MASK">V_OVLAN_MASK</dfn>(x)	((x) &lt;&lt; S_OVLAN_MASK)</u></td></tr>
<tr><th id="837">837</th><td></td></tr>
<tr><th id="838">838</th><td><u>#define <dfn class="macro" id="_M/S_OVLAN_ETYPE" data-ref="_M/S_OVLAN_ETYPE">S_OVLAN_ETYPE</dfn>		0</u></td></tr>
<tr><th id="839">839</th><td><u>#define <dfn class="macro" id="_M/M_OVLAN_ETYPE" data-ref="_M/M_OVLAN_ETYPE">M_OVLAN_ETYPE</dfn>		0xffffU</u></td></tr>
<tr><th id="840">840</th><td><u>#define <dfn class="macro" id="_M/V_OVLAN_ETYPE" data-ref="_M/V_OVLAN_ETYPE">V_OVLAN_ETYPE</dfn>(x)	((x) &lt;&lt; S_OVLAN_ETYPE)</u></td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td><u>#define <dfn class="macro" id="_M/MPS_PORT_RX_OVLAN_STRIDE" data-ref="_M/MPS_PORT_RX_OVLAN_STRIDE">MPS_PORT_RX_OVLAN_STRIDE</dfn>	0x4000</u></td></tr>
<tr><th id="843">843</th><td><u>#define <dfn class="macro" id="_M/MPS_PORT_RX_OVLAN_BASE" data-ref="_M/MPS_PORT_RX_OVLAN_BASE">MPS_PORT_RX_OVLAN_BASE</dfn>(idx)	\</u></td></tr>
<tr><th id="844">844</th><td><u>(A_MPS_PORT0_RX_OVLAN0 + (idx) * MPS_PORT_RX_OVLAN_STRIDE)</u></td></tr>
<tr><th id="845">845</th><td><u>#define <dfn class="macro" id="_M/MPS_PORT_RX_OVLAN_REG" data-ref="_M/MPS_PORT_RX_OVLAN_REG">MPS_PORT_RX_OVLAN_REG</dfn>(idx, reg)	(MPS_PORT_RX_OVLAN_BASE(idx) + (reg))</u></td></tr>
<tr><th id="846">846</th><td></td></tr>
<tr><th id="847">847</th><td><u>#define <dfn class="macro" id="_M/A_RX_OVLAN0" data-ref="_M/A_RX_OVLAN0">A_RX_OVLAN0</dfn>	0x0</u></td></tr>
<tr><th id="848">848</th><td><u>#define <dfn class="macro" id="_M/A_RX_OVLAN1" data-ref="_M/A_RX_OVLAN1">A_RX_OVLAN1</dfn>	0x4</u></td></tr>
<tr><th id="849">849</th><td><u>#define <dfn class="macro" id="_M/A_RX_OVLAN2" data-ref="_M/A_RX_OVLAN2">A_RX_OVLAN2</dfn>	0x8</u></td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td><u>#define <dfn class="macro" id="_M/A_MPS_PORT0_RX_CTL" data-ref="_M/A_MPS_PORT0_RX_CTL">A_MPS_PORT0_RX_CTL</dfn>	0x30100</u></td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td><u>#define <dfn class="macro" id="_M/S_OVLAN_EN0" data-ref="_M/S_OVLAN_EN0">S_OVLAN_EN0</dfn>	0</u></td></tr>
<tr><th id="854">854</th><td><u>#define <dfn class="macro" id="_M/V_OVLAN_EN0" data-ref="_M/V_OVLAN_EN0">V_OVLAN_EN0</dfn>(x)	((x) &lt;&lt; S_OVLAN_EN0)</u></td></tr>
<tr><th id="855">855</th><td><u>#define <dfn class="macro" id="_M/F_OVLAN_EN0" data-ref="_M/F_OVLAN_EN0">F_OVLAN_EN0</dfn>	V_OVLAN_EN0(1)</u></td></tr>
<tr><th id="856">856</th><td></td></tr>
<tr><th id="857">857</th><td><u>#define <dfn class="macro" id="_M/S_OVLAN_EN1" data-ref="_M/S_OVLAN_EN1">S_OVLAN_EN1</dfn>	1</u></td></tr>
<tr><th id="858">858</th><td><u>#define <dfn class="macro" id="_M/V_OVLAN_EN1" data-ref="_M/V_OVLAN_EN1">V_OVLAN_EN1</dfn>(x)	((x) &lt;&lt; S_OVLAN_EN1)</u></td></tr>
<tr><th id="859">859</th><td><u>#define <dfn class="macro" id="_M/F_OVLAN_EN1" data-ref="_M/F_OVLAN_EN1">F_OVLAN_EN1</dfn>	V_OVLAN_EN1(1)</u></td></tr>
<tr><th id="860">860</th><td></td></tr>
<tr><th id="861">861</th><td><u>#define <dfn class="macro" id="_M/S_OVLAN_EN2" data-ref="_M/S_OVLAN_EN2">S_OVLAN_EN2</dfn>	2</u></td></tr>
<tr><th id="862">862</th><td><u>#define <dfn class="macro" id="_M/V_OVLAN_EN2" data-ref="_M/V_OVLAN_EN2">V_OVLAN_EN2</dfn>(x)	((x) &lt;&lt; S_OVLAN_EN2)</u></td></tr>
<tr><th id="863">863</th><td><u>#define <dfn class="macro" id="_M/F_OVLAN_EN2" data-ref="_M/F_OVLAN_EN2">F_OVLAN_EN2</dfn>	V_OVLAN_EN2(1)</u></td></tr>
<tr><th id="864">864</th><td></td></tr>
<tr><th id="865">865</th><td><u>#define <dfn class="macro" id="_M/S_IVLAN_EN" data-ref="_M/S_IVLAN_EN">S_IVLAN_EN</dfn>	4</u></td></tr>
<tr><th id="866">866</th><td><u>#define <dfn class="macro" id="_M/V_IVLAN_EN" data-ref="_M/V_IVLAN_EN">V_IVLAN_EN</dfn>(x)	((x) &lt;&lt; S_IVLAN_EN)</u></td></tr>
<tr><th id="867">867</th><td><u>#define <dfn class="macro" id="_M/F_IVLAN_EN" data-ref="_M/F_IVLAN_EN">F_IVLAN_EN</dfn>	V_IVLAN_EN(1)</u></td></tr>
<tr><th id="868">868</th><td></td></tr>
<tr><th id="869">869</th><td><u>#define <dfn class="macro" id="_M/MPS_PORT_RX_CTL_STRIDE" data-ref="_M/MPS_PORT_RX_CTL_STRIDE">MPS_PORT_RX_CTL_STRIDE</dfn>	0x4000</u></td></tr>
<tr><th id="870">870</th><td><u>#define <dfn class="macro" id="_M/MPS_PORT_RX_CTL" data-ref="_M/MPS_PORT_RX_CTL">MPS_PORT_RX_CTL</dfn>(idx)	\</u></td></tr>
<tr><th id="871">871</th><td><u>	(A_MPS_PORT0_RX_CTL + (idx) * MPS_PORT_RX_CTL_STRIDE)</u></td></tr>
<tr><th id="872">872</th><td></td></tr>
<tr><th id="873">873</th><td><i>/* registers for module ULP_RX */</i></td></tr>
<tr><th id="874">874</th><td><u>#define <dfn class="macro" id="_M/ULP_RX_BASE_ADDR" data-ref="_M/ULP_RX_BASE_ADDR">ULP_RX_BASE_ADDR</dfn> 0x19150</u></td></tr>
<tr><th id="875">875</th><td></td></tr>
<tr><th id="876">876</th><td><u>#define <dfn class="macro" id="_M/S_HPZ0" data-ref="_M/S_HPZ0">S_HPZ0</dfn>    0</u></td></tr>
<tr><th id="877">877</th><td><u>#define <dfn class="macro" id="_M/M_HPZ0" data-ref="_M/M_HPZ0">M_HPZ0</dfn>    0xfU</u></td></tr>
<tr><th id="878">878</th><td><u>#define <dfn class="macro" id="_M/V_HPZ0" data-ref="_M/V_HPZ0">V_HPZ0</dfn>(x) ((x) &lt;&lt; S_HPZ0)</u></td></tr>
<tr><th id="879">879</th><td><u>#define <dfn class="macro" id="_M/G_HPZ0" data-ref="_M/G_HPZ0">G_HPZ0</dfn>(x) (((x) &gt;&gt; S_HPZ0) &amp; M_HPZ0)</u></td></tr>
<tr><th id="880">880</th><td></td></tr>
<tr><th id="881">881</th><td><u>#define <dfn class="macro" id="_M/A_ULP_RX_TDDP_PSZ" data-ref="_M/A_ULP_RX_TDDP_PSZ">A_ULP_RX_TDDP_PSZ</dfn> 0x19178</u></td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td><i>/* registers for module SF */</i></td></tr>
<tr><th id="884">884</th><td><u>#define <dfn class="macro" id="_M/SF_BASE_ADDR" data-ref="_M/SF_BASE_ADDR">SF_BASE_ADDR</dfn> 0x193f8</u></td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td><u>#define <dfn class="macro" id="_M/A_SF_DATA" data-ref="_M/A_SF_DATA">A_SF_DATA</dfn> 0x193f8</u></td></tr>
<tr><th id="887">887</th><td><u>#define <dfn class="macro" id="_M/A_SF_OP" data-ref="_M/A_SF_OP">A_SF_OP</dfn> 0x193fc</u></td></tr>
<tr><th id="888">888</th><td></td></tr>
<tr><th id="889">889</th><td><u>#define <dfn class="macro" id="_M/S_SF_LOCK" data-ref="_M/S_SF_LOCK">S_SF_LOCK</dfn>    4</u></td></tr>
<tr><th id="890">890</th><td><u>#define <dfn class="macro" id="_M/V_SF_LOCK" data-ref="_M/V_SF_LOCK">V_SF_LOCK</dfn>(x) ((x) &lt;&lt; S_SF_LOCK)</u></td></tr>
<tr><th id="891">891</th><td><u>#define <dfn class="macro" id="_M/F_SF_LOCK" data-ref="_M/F_SF_LOCK">F_SF_LOCK</dfn>    V_SF_LOCK(1U)</u></td></tr>
<tr><th id="892">892</th><td></td></tr>
<tr><th id="893">893</th><td><u>#define <dfn class="macro" id="_M/S_CONT" data-ref="_M/S_CONT">S_CONT</dfn>    3</u></td></tr>
<tr><th id="894">894</th><td><u>#define <dfn class="macro" id="_M/V_CONT" data-ref="_M/V_CONT">V_CONT</dfn>(x) ((x) &lt;&lt; S_CONT)</u></td></tr>
<tr><th id="895">895</th><td><u>#define <dfn class="macro" id="_M/F_CONT" data-ref="_M/F_CONT">F_CONT</dfn>    V_CONT(1U)</u></td></tr>
<tr><th id="896">896</th><td></td></tr>
<tr><th id="897">897</th><td><u>#define <dfn class="macro" id="_M/S_BYTECNT" data-ref="_M/S_BYTECNT">S_BYTECNT</dfn>    1</u></td></tr>
<tr><th id="898">898</th><td><u>#define <dfn class="macro" id="_M/M_BYTECNT" data-ref="_M/M_BYTECNT">M_BYTECNT</dfn>    0x3U</u></td></tr>
<tr><th id="899">899</th><td><u>#define <dfn class="macro" id="_M/V_BYTECNT" data-ref="_M/V_BYTECNT">V_BYTECNT</dfn>(x) ((x) &lt;&lt; S_BYTECNT)</u></td></tr>
<tr><th id="900">900</th><td><u>#define <dfn class="macro" id="_M/G_BYTECNT" data-ref="_M/G_BYTECNT">G_BYTECNT</dfn>(x) (((x) &gt;&gt; S_BYTECNT) &amp; M_BYTECNT)</u></td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td><u>#define <dfn class="macro" id="_M/S_OP" data-ref="_M/S_OP">S_OP</dfn>    0</u></td></tr>
<tr><th id="903">903</th><td><u>#define <dfn class="macro" id="_M/V_OP" data-ref="_M/V_OP">V_OP</dfn>(x) ((x) &lt;&lt; S_OP)</u></td></tr>
<tr><th id="904">904</th><td><u>#define <dfn class="macro" id="_M/F_OP" data-ref="_M/F_OP">F_OP</dfn>    V_OP(1U)</u></td></tr>
<tr><th id="905">905</th><td></td></tr>
<tr><th id="906">906</th><td><i>/* registers for module PL */</i></td></tr>
<tr><th id="907">907</th><td><u>#define <dfn class="macro" id="_M/PL_BASE_ADDR" data-ref="_M/PL_BASE_ADDR">PL_BASE_ADDR</dfn> 0x19400</u></td></tr>
<tr><th id="908">908</th><td></td></tr>
<tr><th id="909">909</th><td><u>#define <dfn class="macro" id="_M/S_SOURCEPF" data-ref="_M/S_SOURCEPF">S_SOURCEPF</dfn>    8</u></td></tr>
<tr><th id="910">910</th><td><u>#define <dfn class="macro" id="_M/M_SOURCEPF" data-ref="_M/M_SOURCEPF">M_SOURCEPF</dfn>    0x7U</u></td></tr>
<tr><th id="911">911</th><td><u>#define <dfn class="macro" id="_M/V_SOURCEPF" data-ref="_M/V_SOURCEPF">V_SOURCEPF</dfn>(x) ((x) &lt;&lt; S_SOURCEPF)</u></td></tr>
<tr><th id="912">912</th><td><u>#define <dfn class="macro" id="_M/G_SOURCEPF" data-ref="_M/G_SOURCEPF">G_SOURCEPF</dfn>(x) (((x) &gt;&gt; S_SOURCEPF) &amp; M_SOURCEPF)</u></td></tr>
<tr><th id="913">913</th><td></td></tr>
<tr><th id="914">914</th><td><u>#define <dfn class="macro" id="_M/S_T6_SOURCEPF" data-ref="_M/S_T6_SOURCEPF">S_T6_SOURCEPF</dfn>    9</u></td></tr>
<tr><th id="915">915</th><td><u>#define <dfn class="macro" id="_M/M_T6_SOURCEPF" data-ref="_M/M_T6_SOURCEPF">M_T6_SOURCEPF</dfn>    0x7U</u></td></tr>
<tr><th id="916">916</th><td><u>#define <dfn class="macro" id="_M/V_T6_SOURCEPF" data-ref="_M/V_T6_SOURCEPF">V_T6_SOURCEPF</dfn>(x) ((x) &lt;&lt; S_T6_SOURCEPF)</u></td></tr>
<tr><th id="917">917</th><td><u>#define <dfn class="macro" id="_M/G_T6_SOURCEPF" data-ref="_M/G_T6_SOURCEPF">G_T6_SOURCEPF</dfn>(x) (((x) &gt;&gt; S_T6_SOURCEPF) &amp; M_T6_SOURCEPF)</u></td></tr>
<tr><th id="918">918</th><td></td></tr>
<tr><th id="919">919</th><td><u>#define <dfn class="macro" id="_M/A_PL_PF_INT_ENABLE" data-ref="_M/A_PL_PF_INT_ENABLE">A_PL_PF_INT_ENABLE</dfn> 0x3c4</u></td></tr>
<tr><th id="920">920</th><td></td></tr>
<tr><th id="921">921</th><td><u>#define <dfn class="macro" id="_M/S_PFSW" data-ref="_M/S_PFSW">S_PFSW</dfn>    3</u></td></tr>
<tr><th id="922">922</th><td><u>#define <dfn class="macro" id="_M/V_PFSW" data-ref="_M/V_PFSW">V_PFSW</dfn>(x) ((x) &lt;&lt; S_PFSW)</u></td></tr>
<tr><th id="923">923</th><td><u>#define <dfn class="macro" id="_M/F_PFSW" data-ref="_M/F_PFSW">F_PFSW</dfn>    V_PFSW(1U)</u></td></tr>
<tr><th id="924">924</th><td></td></tr>
<tr><th id="925">925</th><td><u>#define <dfn class="macro" id="_M/S_PFCIM" data-ref="_M/S_PFCIM">S_PFCIM</dfn>    1</u></td></tr>
<tr><th id="926">926</th><td><u>#define <dfn class="macro" id="_M/V_PFCIM" data-ref="_M/V_PFCIM">V_PFCIM</dfn>(x) ((x) &lt;&lt; S_PFCIM)</u></td></tr>
<tr><th id="927">927</th><td><u>#define <dfn class="macro" id="_M/F_PFCIM" data-ref="_M/F_PFCIM">F_PFCIM</dfn>    V_PFCIM(1U)</u></td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td><u>#define <dfn class="macro" id="_M/A_PL_WHOAMI" data-ref="_M/A_PL_WHOAMI">A_PL_WHOAMI</dfn> 0x19400</u></td></tr>
<tr><th id="930">930</th><td><u>#define <dfn class="macro" id="_M/A_PL_VF_WHOAMI" data-ref="_M/A_PL_VF_WHOAMI">A_PL_VF_WHOAMI</dfn> 0x0</u></td></tr>
<tr><th id="931">931</th><td></td></tr>
<tr><th id="932">932</th><td><u>#define <dfn class="macro" id="_M/A_PL_RST" data-ref="_M/A_PL_RST">A_PL_RST</dfn> 0x19428</u></td></tr>
<tr><th id="933">933</th><td></td></tr>
<tr><th id="934">934</th><td><u>#define <dfn class="macro" id="_M/A_PL_INT_MAP0" data-ref="_M/A_PL_INT_MAP0">A_PL_INT_MAP0</dfn> 0x19414</u></td></tr>
<tr><th id="935">935</th><td></td></tr>
<tr><th id="936">936</th><td><u>#define <dfn class="macro" id="_M/S_PIORST" data-ref="_M/S_PIORST">S_PIORST</dfn>    1</u></td></tr>
<tr><th id="937">937</th><td><u>#define <dfn class="macro" id="_M/V_PIORST" data-ref="_M/V_PIORST">V_PIORST</dfn>(x) ((x) &lt;&lt; S_PIORST)</u></td></tr>
<tr><th id="938">938</th><td><u>#define <dfn class="macro" id="_M/F_PIORST" data-ref="_M/F_PIORST">F_PIORST</dfn>    V_PIORST(1U)</u></td></tr>
<tr><th id="939">939</th><td></td></tr>
<tr><th id="940">940</th><td><u>#define <dfn class="macro" id="_M/S_PIORSTMODE" data-ref="_M/S_PIORSTMODE">S_PIORSTMODE</dfn>    0</u></td></tr>
<tr><th id="941">941</th><td><u>#define <dfn class="macro" id="_M/V_PIORSTMODE" data-ref="_M/V_PIORSTMODE">V_PIORSTMODE</dfn>(x) ((x) &lt;&lt; S_PIORSTMODE)</u></td></tr>
<tr><th id="942">942</th><td><u>#define <dfn class="macro" id="_M/F_PIORSTMODE" data-ref="_M/F_PIORSTMODE">F_PIORSTMODE</dfn>    V_PIORSTMODE(1U)</u></td></tr>
<tr><th id="943">943</th><td></td></tr>
<tr><th id="944">944</th><td><u>#define <dfn class="macro" id="_M/A_PL_REV" data-ref="_M/A_PL_REV">A_PL_REV</dfn> 0x1943c</u></td></tr>
<tr><th id="945">945</th><td><u>#define <dfn class="macro" id="_M/A_PL_VF_REV" data-ref="_M/A_PL_VF_REV">A_PL_VF_REV</dfn> 0x4</u></td></tr>
<tr><th id="946">946</th><td></td></tr>
<tr><th id="947">947</th><td><u>#define <dfn class="macro" id="_M/S_REV" data-ref="_M/S_REV">S_REV</dfn>    0</u></td></tr>
<tr><th id="948">948</th><td><u>#define <dfn class="macro" id="_M/M_REV" data-ref="_M/M_REV">M_REV</dfn>    0xfU</u></td></tr>
<tr><th id="949">949</th><td><u>#define <dfn class="macro" id="_M/V_REV" data-ref="_M/V_REV">V_REV</dfn>(x) ((x) &lt;&lt; S_REV)</u></td></tr>
<tr><th id="950">950</th><td><u>#define <dfn class="macro" id="_M/G_REV" data-ref="_M/G_REV">G_REV</dfn>(x) (((x) &gt;&gt; S_REV) &amp; M_REV)</u></td></tr>
<tr><th id="951">951</th><td></td></tr>
<tr><th id="952">952</th><td><i>/* registers for module LE */</i></td></tr>
<tr><th id="953">953</th><td><u>#define <dfn class="macro" id="_M/A_LE_DB_CONFIG" data-ref="_M/A_LE_DB_CONFIG">A_LE_DB_CONFIG</dfn> 0x19c04</u></td></tr>
<tr><th id="954">954</th><td></td></tr>
<tr><th id="955">955</th><td><u>#define <dfn class="macro" id="_M/S_HASHEN" data-ref="_M/S_HASHEN">S_HASHEN</dfn>    20</u></td></tr>
<tr><th id="956">956</th><td><u>#define <dfn class="macro" id="_M/V_HASHEN" data-ref="_M/V_HASHEN">V_HASHEN</dfn>(x) ((x) &lt;&lt; S_HASHEN)</u></td></tr>
<tr><th id="957">957</th><td><u>#define <dfn class="macro" id="_M/F_HASHEN" data-ref="_M/F_HASHEN">F_HASHEN</dfn>    V_HASHEN(1U)</u></td></tr>
<tr><th id="958">958</th><td></td></tr>
<tr><th id="959">959</th><td><u>#define <dfn class="macro" id="_M/A_LE_DB_TID_HASHBASE" data-ref="_M/A_LE_DB_TID_HASHBASE">A_LE_DB_TID_HASHBASE</dfn> 0x19df8</u></td></tr>
<tr><th id="960">960</th><td></td></tr>
<tr><th id="961">961</th><td><u>#define <dfn class="macro" id="_M/LE_3_DB_HASH_MASK_GEN_IPV4_T6_A" data-ref="_M/LE_3_DB_HASH_MASK_GEN_IPV4_T6_A">LE_3_DB_HASH_MASK_GEN_IPV4_T6_A</dfn> 0x19eac</u></td></tr>
<tr><th id="962">962</th><td><u>#define <dfn class="macro" id="_M/LE_4_DB_HASH_MASK_GEN_IPV4_T6_A" data-ref="_M/LE_4_DB_HASH_MASK_GEN_IPV4_T6_A">LE_4_DB_HASH_MASK_GEN_IPV4_T6_A</dfn> 0x19eb0</u></td></tr>
<tr><th id="963">963</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='t4_hw.c.html'>master/drivers/net/cxgbe/base/t4_hw.c</a><br/>Generated on <em>2018-Oct-01</em> from project master revision <em>master</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
