<HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
<TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='4'><B>VmodCAM_Ref Project Status (05/01/2015 - 16:13:02)</B></TD></TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Project File:</B></TD>
<TD>VmodCAM_Ref_VGA_Split.xise</TD>
<TD BGCOLOR='#FFFF99'><b>Parser Errors:</b></TD>
<TD> No Errors </TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Module Name:</B></TD>
<TD>VmodCAM_Ref</TD>
<TD BGCOLOR='#FFFF99'><B>Implementation State:</B></TD>
<TD>Synthesized</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Target Device:</B></TD>
<TD>xc6slx45-3csg324</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Errors:</B></LI></UL></TD>
<TD>
No Errors</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Product Version:</B></TD><TD>ISE 14.7</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Warnings:</B></LI></UL></TD>
<TD ALIGN=LEFT><A HREF_DISABLED='D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source\_xmsgs/*.xmsgs?&DataKey=Warning'>3040 Warnings (14 new)</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Design Goal:</B></dif></TD>
<TD>Minimum Runtime</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Routing Results:</B></LI></UL></TD>
<TD>
<A HREF_DISABLED='D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source\VmodCAM_Ref.unroutes'>All Signals Completely Routed</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Design Strategy:</B></dif></TD>
<TD><A HREF_DISABLED='Runtime Strategy 1?&DataKey=Strategy'>Runtime Strategy 1</A></TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Timing Constraints:</B></LI></UL></TD>
<TD>
<font color="red"; face="Arial"><b>X </b></font>
<A HREF_DISABLED='D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source\VmodCAM_Ref.ptwx?&DataKey=ConstraintsData'>4 Failing Constraints</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Environment:</B></dif></TD>
<TD>
<A HREF_DISABLED='D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source\VmodCAM_Ref_envsettings.html'>
System Settings</A>
</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Final Timing Score:</B></LI></UL></TD>
<TD>238240 &nbsp;<A HREF_DISABLED='D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source\VmodCAM_Ref.twx?&DataKey=XmlTimingReport'>(Timing Report)</A></TD>
</TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER width='98%'><B>Device Utilization Summary</B></TD><TD ALIGN=RIGHT width='2%'> <A HREF_DISABLED="?&CollapsedTable=DeviceUtilizationSummary"><B>[+]</B></a></TD></TR></TABLE></TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='4'><B>Performance Summary</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=PerformanceSummary"><B>[-]</B></a></TD></TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Final Timing Score:</B></TD>
<TD>238240 (Setup: 237742, Hold: 0, Component Switching Limit: 498)</TD>
<TD BGCOLOR='#FFFF99'><B>Pinout Data:</B></TD>
<TD COLSPAN='2'><A HREF_DISABLED='D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source\VmodCAM_Ref_par.xrpt?&DataKey=PinoutData'>Pinout Report</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Routing Results:</B></TD><TD>
<A HREF_DISABLED='D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source\VmodCAM_Ref.unroutes'>All Signals Completely Routed</A></TD>
<TD BGCOLOR='#FFFF99'><B>Clock Data:</B></TD>
<TD COLSPAN='2'><A HREF_DISABLED='D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source\VmodCAM_Ref_par.xrpt?&DataKey=ClocksData'>Clock Report</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Timing Constraints:</B></TD>
<TD>
<font color="red"; face="Arial"><b>X </b></font>
<A HREF_DISABLED='D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source\VmodCAM_Ref.ptwx?&DataKey=ConstraintsData'>4 Failing Constraints</A></TD>
<TD BGCOLOR='#FFFF99'><B>&nbsp;</B></TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Detailed Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DetailedReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source\VmodCAM_Ref.syr'>Synthesis Report</A></TD><TD>Current</TD><TD>週日 五月 3 09:51:07 2015</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source\_xmsgs/xst.xmsgs?&DataKey=Warning'>3040 Warnings (14 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source\_xmsgs/xst.xmsgs?&DataKey=Info'>1271 Infos (2 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source\VmodCAM_Ref.bld'>Translation Report</A></TD><TD>Out of Date</TD><TD>週日 五月 3 09:51:05 2015</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source\_xmsgs/ngdbuild.xmsgs?&DataKey=Warning'>89 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source\_xmsgs/ngdbuild.xmsgs?&DataKey=Info'>10 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source\VmodCAM_Ref_map.mrp'>Map Report</A></TD><TD>Current</TD><TD>週日 五月 3 09:51:07 2015</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source\_xmsgs/map.xmsgs?&DataKey=Warning'>21 Warnings (8 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source\_xmsgs/map.xmsgs?&DataKey=Info'>297 Infos (2 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source\VmodCAM_Ref.par'>Place and Route Report</A></TD><TD>Current</TD><TD>週日 五月 3 09:51:07 2015</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source\_xmsgs/par.xmsgs?&DataKey=Warning'>7 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source\_xmsgs/par.xmsgs?&DataKey=Info'>1 Info (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD>Power Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source\VmodCAM_Ref.twr'>Post-PAR Static Timing Report</A></TD><TD>Current</TD><TD>週日 五月 3 09:51:07 2015</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source\_xmsgs/trce.xmsgs?&DataKey=Warning'>2 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source\_xmsgs/trce.xmsgs?&DataKey=Info'>3 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source\VmodCAM_Ref.bgn'>Bitgen Report</A></TD><TD>Current</TD><TD>週日 五月 3 09:51:09 2015</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='3'><B>Secondary Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=SecondaryReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD COLSPAN='2'><B>Generated</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source\usage_statistics_webtalk.html'>WebTalk Report</A></TD><TD>Current</TD><TD COLSPAN='2'>週日 五月 3 09:51:08 2015</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source\webtalk.log'>WebTalk Log File</A></TD><TD>Current</TD><TD COLSPAN='2'>週日 五月 3 09:51:09 2015</TD></TR>
</TABLE>


<br><center><b>Date Generated:</b> 05/03/2015 - 