module Mux(s, I, e, y);
    input [2:0] s;
    input [7:0] I;
    input e;
    output y;
	 reg y;
	 always @(I,s,e)
	 begin
	 if(e==0)
	 y=0;
	 else
	 case(s)
	 0:y=I[0];
	 1:y=I[1];
	 2:y=I[2];
	 3:y=I[3];
	 4:y=I[4];
	 5:y=I[5];
	 6:y=I[6];
	 default:y=I[7];
	 endcase
	 end
endmodule