/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [13:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  reg [11:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [5:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  reg [29:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [7:0] celloutsig_0_39z;
  wire [18:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [2:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [11:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [22:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [9:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_46z = ~(celloutsig_0_11z[2] | celloutsig_0_42z);
  assign celloutsig_1_2z = ~(in_data[163] | celloutsig_1_0z[5]);
  assign celloutsig_0_8z = ~(celloutsig_0_1z[7] | celloutsig_0_2z);
  assign celloutsig_0_38z = ~celloutsig_0_0z;
  assign celloutsig_1_13z = ~celloutsig_1_6z[0];
  assign celloutsig_0_42z = celloutsig_0_14z[4] | celloutsig_0_40z[1];
  assign celloutsig_1_14z = celloutsig_1_4z[2] | celloutsig_1_2z;
  assign celloutsig_0_2z = in_data[92] | celloutsig_0_1z[4];
  assign celloutsig_0_47z = celloutsig_0_44z[1] ^ celloutsig_0_34z;
  assign celloutsig_1_11z = celloutsig_1_1z[7] ^ in_data[191];
  assign celloutsig_1_12z = celloutsig_1_11z ^ celloutsig_1_3z;
  assign celloutsig_0_10z = celloutsig_0_5z ^ celloutsig_0_6z;
  assign celloutsig_0_39z = { celloutsig_0_11z[0], celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_34z, celloutsig_0_38z, celloutsig_0_9z, celloutsig_0_19z } / { 1'h1, celloutsig_0_25z[4:2], celloutsig_0_36z, celloutsig_0_32z, celloutsig_0_0z, celloutsig_0_18z };
  assign celloutsig_1_1z = in_data[176:166] / { 1'h1, in_data[130:121] };
  assign celloutsig_1_6z = { celloutsig_1_0z[8:4], celloutsig_1_3z, celloutsig_1_3z } / { 1'h1, celloutsig_1_4z, celloutsig_1_1z[8] };
  assign celloutsig_0_49z = celloutsig_0_48z[9:2] == celloutsig_0_48z[7:0];
  assign celloutsig_1_15z = celloutsig_1_6z[6:3] == { celloutsig_1_4z[1], celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_14z };
  assign celloutsig_1_19z = { in_data[172:166], celloutsig_1_3z, celloutsig_1_1z[8] } > { celloutsig_1_6z[2:0], celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_51z = { in_data[42], celloutsig_0_49z, celloutsig_0_44z, celloutsig_0_38z, celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_46z, celloutsig_0_15z } <= { celloutsig_0_14z[5:3], celloutsig_0_45z, celloutsig_0_28z };
  assign celloutsig_0_55z = { celloutsig_0_39z[6:1], celloutsig_0_36z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_51z, celloutsig_0_45z } && { celloutsig_0_35z[18:13], celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_45z, celloutsig_0_20z, celloutsig_0_26z };
  assign celloutsig_0_9z = celloutsig_0_7z[3:1] && celloutsig_0_7z[3:1];
  assign celloutsig_0_18z = { celloutsig_0_3z[18:16], celloutsig_0_2z } && celloutsig_0_14z[8:5];
  assign celloutsig_0_22z = celloutsig_0_1z[7:0] && { celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_20z };
  assign celloutsig_0_26z = celloutsig_0_3z[17:10] && { celloutsig_0_25z[8:2], celloutsig_0_19z };
  assign celloutsig_0_32z = { celloutsig_0_11z[2:1], celloutsig_0_15z, celloutsig_0_2z } && { in_data[37:35], celloutsig_0_26z };
  assign celloutsig_0_45z = ! celloutsig_0_3z[7:4];
  assign celloutsig_1_3z = celloutsig_1_2z & ~(in_data[117]);
  assign celloutsig_0_1z = { in_data[16:7], celloutsig_0_0z } % { 1'h1, in_data[91:83], in_data[0] };
  assign celloutsig_0_12z = { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_0z } !== { celloutsig_0_7z[19:18], celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_54z = & celloutsig_0_35z[11:8];
  assign celloutsig_0_5z = & in_data[22:18];
  assign celloutsig_0_13z = & { celloutsig_0_9z, celloutsig_0_6z, in_data[22:18] };
  assign celloutsig_0_19z = & celloutsig_0_1z[8:2];
  assign celloutsig_0_30z = & { celloutsig_0_23z, celloutsig_0_14z[11:0] };
  assign celloutsig_0_36z = celloutsig_0_19z & celloutsig_0_24z;
  assign celloutsig_1_7z = celloutsig_1_1z[5] & celloutsig_1_1z[8];
  assign celloutsig_0_15z = celloutsig_0_14z[9] & celloutsig_0_10z;
  assign celloutsig_0_16z = celloutsig_0_1z[6] & celloutsig_0_0z;
  assign celloutsig_0_24z = celloutsig_0_3z[11] & celloutsig_0_14z[12];
  assign celloutsig_0_0z = ^ in_data[22:16];
  assign celloutsig_0_20z = ^ { celloutsig_0_7z[11:0], celloutsig_0_16z };
  assign celloutsig_0_7z = in_data[82:60] << { celloutsig_0_3z[17:1], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_25z = { celloutsig_0_1z[9:3], celloutsig_0_5z, celloutsig_0_10z } << celloutsig_0_21z[10:2];
  assign celloutsig_0_28z = { celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_19z } << celloutsig_0_3z[6:1];
  assign celloutsig_0_48z = { celloutsig_0_3z[14:8], celloutsig_0_4z, celloutsig_0_44z, celloutsig_0_0z } <<< { celloutsig_0_1z[7:0], celloutsig_0_11z, celloutsig_0_47z };
  assign celloutsig_1_18z = { celloutsig_1_10z[3:1], celloutsig_1_13z } <<< { in_data[132:130], celloutsig_1_15z };
  assign celloutsig_0_11z = { in_data[0], celloutsig_0_5z, celloutsig_0_5z } <<< { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_23z = { celloutsig_0_7z[10:4], celloutsig_0_12z } <<< celloutsig_0_21z[8:1];
  assign celloutsig_0_44z = celloutsig_0_14z[8:6] ~^ { celloutsig_0_30z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_3z = { celloutsig_0_1z[5:0], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } ~^ { celloutsig_0_1z[10:3], celloutsig_0_1z };
  assign celloutsig_0_40z = { celloutsig_0_38z, celloutsig_0_24z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_12z } ^ { celloutsig_0_39z[6:3], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_1_4z = celloutsig_1_1z[5:1] ^ celloutsig_1_1z[9:5];
  assign celloutsig_1_10z = celloutsig_1_1z[8:0] ^ { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_0_14z = in_data[22:9] ^ { celloutsig_0_1z[10:3], celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_6z };
  assign celloutsig_0_34z = ~((celloutsig_0_28z[4] & celloutsig_0_7z[8]) | celloutsig_0_1z[1]);
  assign celloutsig_0_4z = ~((celloutsig_0_1z[2] & celloutsig_0_2z) | celloutsig_0_3z[4]);
  assign celloutsig_0_6z = ~((celloutsig_0_2z & celloutsig_0_2z) | celloutsig_0_5z);
  assign celloutsig_0_17z = ~((celloutsig_0_0z & in_data[32]) | celloutsig_0_1z[4]);
  always_latch
    if (clkin_data[32]) celloutsig_0_35z = 30'h00000000;
    else if (celloutsig_1_19z) celloutsig_0_35z = { celloutsig_0_3z[18:4], celloutsig_0_34z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_28z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_10z };
  always_latch
    if (clkin_data[96]) celloutsig_1_0z = 10'h000;
    else if (clkin_data[0]) celloutsig_1_0z = in_data[110:101];
  always_latch
    if (!clkin_data[64]) celloutsig_0_21z = 12'h000;
    else if (!celloutsig_1_19z) celloutsig_0_21z = { celloutsig_0_1z[7:0], celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_13z };
  assign { out_data[131:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
