INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kanish/System_Design_through_FPGA/Vivado/counter/counter.srcs/sources_1/imports/counter/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kanish/System_Design_through_FPGA/Vivado/counter/counter.srcs/sources_1/imports/counter/test_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_counter
