[03/17 14:15:05      0s] 
[03/17 14:15:05      0s] Cadence Innovus(TM) Implementation System.
[03/17 14:15:05      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/17 14:15:05      0s] 
[03/17 14:15:05      0s] Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
[03/17 14:15:05      0s] Options:	
[03/17 14:15:05      0s] Date:		Fri Mar 17 14:15:05 2023
[03/17 14:15:05      0s] Host:		ieng6-ece-17.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
[03/17 14:15:05      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[03/17 14:15:05      0s] 
[03/17 14:15:05      0s] License:
[03/17 14:15:05      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[03/17 14:15:05      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/17 14:15:22     14s] @(#)CDS: Innovus v19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/17 14:15:22     14s] @(#)CDS: NanoRoute 19.17-s077_1 NR201130-0207/19_17-UB (database version 18.20, 510.7.1) {superthreading v1.53}
[03/17 14:15:22     14s] @(#)CDS: AAE 19.17-s018 (64bit) 12/01/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/17 14:15:22     14s] @(#)CDS: CTE 19.17-s022_1 () Nov 18 2020 03:10:35 ( )
[03/17 14:15:22     14s] @(#)CDS: SYNTECH 19.17-s005_1 () Oct 28 2020 05:12:49 ( )
[03/17 14:15:22     14s] @(#)CDS: CPE v19.17-s044
[03/17 14:15:22     14s] @(#)CDS: IQuantus/TQuantus 19.1.3-s268 (64bit) Mon Aug 10 22:57:12 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/17 14:15:22     14s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[03/17 14:15:22     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[03/17 14:15:22     14s] @(#)CDS: RCDB 11.14.18
[03/17 14:15:22     14s] @(#)CDS: STYLUS 19.10-s021_1 (10/28/2020 08:51 PDT)
[03/17 14:15:22     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP.

[03/17 14:15:22     14s] Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.
[03/17 14:15:23     15s] 
[03/17 14:15:23     15s] **INFO:  MMMC transition support version v31-84 
[03/17 14:15:23     15s] 
[03/17 14:15:23     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/17 14:15:23     15s] <CMD> suppressMessage ENCEXT-2799
[03/17 14:15:23     15s] <CMD> win
[03/17 14:15:28     16s] <CMD> set init_pwr_net VDD
[03/17 14:15:28     16s] <CMD> set init_gnd_net VSS
[03/17 14:15:28     16s] <CMD> set init_verilog ./netlist/fullchip.out.v
[03/17 14:15:28     16s] <CMD> set init_design_netlisttype Verilog
[03/17 14:15:28     16s] <CMD> set init_design_settop 1
[03/17 14:15:28     16s] <CMD> set init_top_cell fullchip
[03/17 14:15:28     16s] <CMD> set init_lef_file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
[03/17 14:15:28     16s] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[03/17 14:15:28     16s] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[03/17 14:15:28     16s] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[03/17 14:15:28     16s] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[03/17 14:15:28     16s] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[03/17 14:15:28     16s] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[03/17 14:15:28     16s] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[03/17 14:15:28     16s] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[03/17 14:15:28     16s] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[03/17 14:15:28     16s] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[03/17 14:15:29     16s] 
[03/17 14:15:29     16s] Loading LEF file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
[03/17 14:15:29     16s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/17 14:15:29     16s] The LEF parser will ignore this statement.
[03/17 14:15:29     16s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/17 14:15:29     16s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 14:15:29     16s] The LEF parser will ignore this statement.
[03/17 14:15:29     16s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/17 14:15:29     16s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 14:15:29     16s] The LEF parser will ignore this statement.
[03/17 14:15:29     16s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/17 14:15:29     16s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 14:15:29     16s] The LEF parser will ignore this statement.
[03/17 14:15:29     16s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/17 14:15:29     16s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 14:15:29     16s] The LEF parser will ignore this statement.
[03/17 14:15:29     16s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/17 14:15:29     16s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 14:15:29     16s] The LEF parser will ignore this statement.
[03/17 14:15:29     16s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/17 14:15:29     16s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 14:15:29     16s] The LEF parser will ignore this statement.
[03/17 14:15:29     16s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/17 14:15:29     16s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 14:15:29     16s] The LEF parser will ignore this statement.
[03/17 14:15:29     16s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/17 14:15:29     16s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 14:15:29     16s] The LEF parser will ignore this statement.
[03/17 14:15:29     16s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/17 14:15:29     16s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 14:15:29     16s] The LEF parser will ignore this statement.
[03/17 14:15:29     16s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/17 14:15:29     16s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 14:15:29     16s] The LEF parser will ignore this statement.
[03/17 14:15:29     16s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/17 14:15:29     16s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 14:15:29     16s] The LEF parser will ignore this statement.
[03/17 14:15:29     16s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/17 14:15:29     16s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 14:15:29     16s] The LEF parser will ignore this statement.
[03/17 14:15:29     16s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/17 14:15:29     16s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/17 14:15:29     16s] The LEF parser will ignore this statement.
[03/17 14:15:29     16s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/17 14:15:29     16s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/17 14:15:29     16s] The LEF parser will ignore this statement.
[03/17 14:15:29     16s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/17 14:15:29     16s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/17 14:15:29     16s] The LEF parser will ignore this statement.
[03/17 14:15:29     16s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/17 14:15:29     16s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/17 14:15:29     16s] The LEF parser will ignore this statement.
[03/17 14:15:29     16s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/17 14:15:29     16s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/17 14:15:29     16s] The LEF parser will ignore this statement.
[03/17 14:15:29     16s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/17 14:15:29     16s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/17 14:15:29     16s] The LEF parser will ignore this statement.
[03/17 14:15:29     16s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/17 14:15:29     16s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/17 14:15:29     16s] The LEF parser will ignore this statement.
[03/17 14:15:29     16s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/17 14:15:29     16s] Set DBUPerIGU to M2 pitch 400.
[03/17 14:15:29     16s] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/17 14:15:29     16s] Type 'man IMPLF-200' for more detail.
[03/17 14:15:29     16s] 
[03/17 14:15:29     16s] viaInitial starts at Fri Mar 17 14:15:29 2023
viaInitial ends at Fri Mar 17 14:15:29 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[03/17 14:15:29     16s] Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/17 14:15:30     17s] Read 811 cells in library 'tcbn65gpluswc' 
[03/17 14:15:30     17s] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/17 14:15:31     18s] Read 811 cells in library 'tcbn65gplusbc' 
[03/17 14:15:31     18s] Ending "PreSetAnalysisView" (total cpu=0:00:02.6, real=0:00:02.0, peak res=601.5M, current mem=514.0M)
[03/17 14:15:31     18s] *** End library_loading (cpu=0.04min, real=0.03min, mem=29.0M, fe_cpu=0.31min, fe_real=0.43min, fe_mem=743.6M) ***
[03/17 14:15:31     18s] #% Begin Load netlist data ... (date=03/17 14:15:31, mem=514.0M)
[03/17 14:15:31     18s] *** Begin netlist parsing (mem=743.6M) ***
[03/17 14:15:31     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/17 14:15:31     18s] Type 'man IMPVL-159' for more detail.
[03/17 14:15:31     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/17 14:15:31     18s] Type 'man IMPVL-159' for more detail.
[03/17 14:15:31     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/17 14:15:31     18s] Type 'man IMPVL-159' for more detail.
[03/17 14:15:31     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/17 14:15:31     18s] Type 'man IMPVL-159' for more detail.
[03/17 14:15:31     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/17 14:15:31     18s] Type 'man IMPVL-159' for more detail.
[03/17 14:15:31     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/17 14:15:31     18s] Type 'man IMPVL-159' for more detail.
[03/17 14:15:31     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/17 14:15:31     18s] Type 'man IMPVL-159' for more detail.
[03/17 14:15:31     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/17 14:15:31     18s] Type 'man IMPVL-159' for more detail.
[03/17 14:15:31     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/17 14:15:31     18s] Type 'man IMPVL-159' for more detail.
[03/17 14:15:31     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/17 14:15:31     18s] Type 'man IMPVL-159' for more detail.
[03/17 14:15:31     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/17 14:15:31     18s] Type 'man IMPVL-159' for more detail.
[03/17 14:15:31     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/17 14:15:31     18s] Type 'man IMPVL-159' for more detail.
[03/17 14:15:31     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/17 14:15:31     18s] Type 'man IMPVL-159' for more detail.
[03/17 14:15:31     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/17 14:15:31     18s] Type 'man IMPVL-159' for more detail.
[03/17 14:15:31     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/17 14:15:31     18s] Type 'man IMPVL-159' for more detail.
[03/17 14:15:31     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/17 14:15:31     18s] Type 'man IMPVL-159' for more detail.
[03/17 14:15:31     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/17 14:15:31     18s] Type 'man IMPVL-159' for more detail.
[03/17 14:15:31     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/17 14:15:31     18s] Type 'man IMPVL-159' for more detail.
[03/17 14:15:31     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/17 14:15:31     18s] Type 'man IMPVL-159' for more detail.
[03/17 14:15:31     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/17 14:15:31     18s] Type 'man IMPVL-159' for more detail.
[03/17 14:15:31     18s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/17 14:15:31     18s] To increase the message display limit, refer to the product command reference manual.
[03/17 14:15:31     18s] Created 811 new cells from 2 timing libraries.
[03/17 14:15:31     18s] Reading netlist ...
[03/17 14:15:31     18s] Backslashed names will retain backslash and a trailing blank character.
[03/17 14:15:31     19s] Reading verilog netlist './netlist/fullchip.out.v'
[03/17 14:15:32     19s] **WARN: (IMPVL-346):	Module 'fifo_nodirectout' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[03/17 14:15:32     19s] Type 'man IMPVL-346' for more detail.
[03/17 14:15:32     19s] Undeclared bus in in module fifo_nodirectout ... created as [127:0].
[03/17 14:15:32     19s] Undeclared bus out in module fifo_nodirectout ... created as [127:0].
[03/17 14:15:32     19s] **WARN: (IMPVL-346):	Module 'asyn_fifo_128bit' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[03/17 14:15:32     19s] Type 'man IMPVL-346' for more detail.
[03/17 14:15:32     19s] Undeclared bus wr_data in module asyn_fifo_128bit ... created as [127:0].
[03/17 14:15:32     19s] Undeclared bus rd_data in module asyn_fifo_128bit ... created as [127:0].
[03/17 14:15:32     19s] **WARN: (IMPVL-346):	Module 'asyn_fifo' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[03/17 14:15:32     19s] Type 'man IMPVL-346' for more detail.
[03/17 14:15:32     19s] Undeclared bus wr_data in module asyn_fifo ... created as [19:0].
[03/17 14:15:32     19s] Undeclared bus rd_data in module asyn_fifo ... created as [19:0].
[03/17 14:15:32     19s] **WARN: (IMPVL-209):	In Verilog file './netlist/fullchip.out.v', check line 10732 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
[03/17 14:15:32     19s] Type 'man IMPVL-209' for more detail.
[03/17 14:15:32     19s] **WARN: (IMPVL-360):	Number of nets (20) less than bus (in) pin number (128).  The extra upper bus bits will be floating.
[03/17 14:15:32     19s] **WARN: (IMPVL-209):	In Verilog file './netlist/fullchip.out.v', check line 10733 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
[03/17 14:15:32     19s] Type 'man IMPVL-209' for more detail.
[03/17 14:15:32     19s] **WARN: (IMPVL-360):	Number of nets (20) less than bus (out) pin number (128).  The extra upper bus bits will be floating.
[03/17 14:15:32     19s] **WARN: (IMPVL-209):	In Verilog file './netlist/fullchip.out.v', check line 10741 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
[03/17 14:15:32     19s] Type 'man IMPVL-209' for more detail.
[03/17 14:15:32     19s] **WARN: (IMPVL-360):	Number of nets (20) less than bus (in) pin number (128).  The extra upper bus bits will be floating.
[03/17 14:15:32     19s] **WARN: (IMPVL-209):	In Verilog file './netlist/fullchip.out.v', check line 10742 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
[03/17 14:15:32     19s] Type 'man IMPVL-209' for more detail.
[03/17 14:15:32     19s] **WARN: (IMPVL-360):	Number of nets (20) less than bus (out) pin number (128).  The extra upper bus bits will be floating.
[03/17 14:15:32     19s] 
[03/17 14:15:32     19s] *** Memory Usage v#1 (Current mem = 766.559M, initial mem = 283.785M) ***
[03/17 14:15:32     19s] *** End netlist parsing (cpu=0:00:00.5, real=0:00:01.0, mem=766.6M) ***
[03/17 14:15:32     19s] #% End Load netlist data ... (date=03/17 14:15:32, total cpu=0:00:00.5, real=0:00:01.0, peak res=549.7M, current mem=549.7M)
[03/17 14:15:32     19s] Set top cell to fullchip.
[03/17 14:15:32     19s] Hooked 1622 DB cells to tlib cells.
[03/17 14:15:32     19s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=575.6M, current mem=575.6M)
[03/17 14:15:32     19s] **WARN: (IMPDB-2504):	Cell 'asyn_fifo' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[03/17 14:15:32     19s] Type 'man IMPDB-2504' for more detail.
[03/17 14:15:32     19s] **WARN: (IMPDB-2504):	Cell 'asyn_fifo_128bit' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[03/17 14:15:32     19s] Type 'man IMPDB-2504' for more detail.
[03/17 14:15:32     19s] **WARN: (IMPDB-2504):	Cell 'fifo_nodirectout' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[03/17 14:15:32     19s] Type 'man IMPDB-2504' for more detail.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[127]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[127]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[126]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[126]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[125]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[125]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[124]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[124]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[123]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[123]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[122]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[122]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[121]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[121]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[120]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[120]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[119]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[119]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[118]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[118]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[117]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[117]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[116]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[116]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[115]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[115]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[114]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[114]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[113]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[113]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[112]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[112]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[111]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[111]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[110]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[110]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[109]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[109]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[108]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[108]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[107]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[107]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[106]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[106]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[105]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[105]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[104]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[104]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[103]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[103]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[102]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[102]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[101]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[101]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[100]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[100]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[99]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[99]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[98]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[98]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[97]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[97]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[96]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[96]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[95]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[95]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[94]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[94]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[93]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[93]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[92]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[92]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[91]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[91]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[90]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[90]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[89]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[89]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[88]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[88]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[87]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[87]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[86]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[86]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[85]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[85]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[84]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[84]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[83]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[83]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[82]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[82]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[81]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[81]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[80]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[80]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[79]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[79]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[78]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[78]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[77]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[77]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[76]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[76]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[75]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[75]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[74]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[74]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[73]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[73]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[72]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[72]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[71]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[71]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[70]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[70]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[69]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[69]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[68]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[68]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[67]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[67]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[66]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[66]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[65]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[65]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[64]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[64]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[63]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[63]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[62]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[62]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[61]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[61]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[60]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[60]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[59]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[59]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[58]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[58]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[57]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[57]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[56]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[56]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[55]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[55]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[54]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[54]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[53]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[53]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[52]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[52]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[51]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[51]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[50]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[50]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[49]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[49]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[48]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[48]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[47]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[47]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[46]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[46]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[45]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[45]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[44]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[44]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[43]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[43]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[42]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[42]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[41]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[41]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[40]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[40]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[39]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[39]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[38]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[38]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[37]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[37]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[36]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[36]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[35]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[35]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[34]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[34]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[33]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[33]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[32]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[32]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[31]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[31]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[30]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[30]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[29]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[29]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[28]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[28]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[27]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[27]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[26]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[26]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[25]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[25]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[24]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[24]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[23]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[23]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[22]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[22]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[21]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[21]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[20]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[20]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[19]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[19]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[18]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[18]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[17]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[17]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[16]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[16]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[15]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[15]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[14]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[14]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[13]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[13]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[12]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[12]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[11]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[11]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[10]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[10]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[9]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[9]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[8]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[8]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[7]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[7]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[6]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[6]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[5]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[5]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[4]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[4]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[3]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[3]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[2]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[2]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[1]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[1]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[0]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[0]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[127]' of cell 'fifo_nodirectout' as output for net 'out0_final[127]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[126]' of cell 'fifo_nodirectout' as output for net 'out0_final[126]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[125]' of cell 'fifo_nodirectout' as output for net 'out0_final[125]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[124]' of cell 'fifo_nodirectout' as output for net 'out0_final[124]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[123]' of cell 'fifo_nodirectout' as output for net 'out0_final[123]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[122]' of cell 'fifo_nodirectout' as output for net 'out0_final[122]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[121]' of cell 'fifo_nodirectout' as output for net 'out0_final[121]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[120]' of cell 'fifo_nodirectout' as output for net 'out0_final[120]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[119]' of cell 'fifo_nodirectout' as output for net 'out0_final[119]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[118]' of cell 'fifo_nodirectout' as output for net 'out0_final[118]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[117]' of cell 'fifo_nodirectout' as output for net 'out0_final[117]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[116]' of cell 'fifo_nodirectout' as output for net 'out0_final[116]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[115]' of cell 'fifo_nodirectout' as output for net 'out0_final[115]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[114]' of cell 'fifo_nodirectout' as output for net 'out0_final[114]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[113]' of cell 'fifo_nodirectout' as output for net 'out0_final[113]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[112]' of cell 'fifo_nodirectout' as output for net 'out0_final[112]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[111]' of cell 'fifo_nodirectout' as output for net 'out0_final[111]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[110]' of cell 'fifo_nodirectout' as output for net 'out0_final[110]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[109]' of cell 'fifo_nodirectout' as output for net 'out0_final[109]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[108]' of cell 'fifo_nodirectout' as output for net 'out0_final[108]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[107]' of cell 'fifo_nodirectout' as output for net 'out0_final[107]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[106]' of cell 'fifo_nodirectout' as output for net 'out0_final[106]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[105]' of cell 'fifo_nodirectout' as output for net 'out0_final[105]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[104]' of cell 'fifo_nodirectout' as output for net 'out0_final[104]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[103]' of cell 'fifo_nodirectout' as output for net 'out0_final[103]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[102]' of cell 'fifo_nodirectout' as output for net 'out0_final[102]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[101]' of cell 'fifo_nodirectout' as output for net 'out0_final[101]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[100]' of cell 'fifo_nodirectout' as output for net 'out0_final[100]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[99]' of cell 'fifo_nodirectout' as output for net 'out0_final[99]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[98]' of cell 'fifo_nodirectout' as output for net 'out0_final[98]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[97]' of cell 'fifo_nodirectout' as output for net 'out0_final[97]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[96]' of cell 'fifo_nodirectout' as output for net 'out0_final[96]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[95]' of cell 'fifo_nodirectout' as output for net 'out0_final[95]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[94]' of cell 'fifo_nodirectout' as output for net 'out0_final[94]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[93]' of cell 'fifo_nodirectout' as output for net 'out0_final[93]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[92]' of cell 'fifo_nodirectout' as output for net 'out0_final[92]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[91]' of cell 'fifo_nodirectout' as output for net 'out0_final[91]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[90]' of cell 'fifo_nodirectout' as output for net 'out0_final[90]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[89]' of cell 'fifo_nodirectout' as output for net 'out0_final[89]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[88]' of cell 'fifo_nodirectout' as output for net 'out0_final[88]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[87]' of cell 'fifo_nodirectout' as output for net 'out0_final[87]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[86]' of cell 'fifo_nodirectout' as output for net 'out0_final[86]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[85]' of cell 'fifo_nodirectout' as output for net 'out0_final[85]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[84]' of cell 'fifo_nodirectout' as output for net 'out0_final[84]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[83]' of cell 'fifo_nodirectout' as output for net 'out0_final[83]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[82]' of cell 'fifo_nodirectout' as output for net 'out0_final[82]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[81]' of cell 'fifo_nodirectout' as output for net 'out0_final[81]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[80]' of cell 'fifo_nodirectout' as output for net 'out0_final[80]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[79]' of cell 'fifo_nodirectout' as output for net 'out0_final[79]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[78]' of cell 'fifo_nodirectout' as output for net 'out0_final[78]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[77]' of cell 'fifo_nodirectout' as output for net 'out0_final[77]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[76]' of cell 'fifo_nodirectout' as output for net 'out0_final[76]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[75]' of cell 'fifo_nodirectout' as output for net 'out0_final[75]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[74]' of cell 'fifo_nodirectout' as output for net 'out0_final[74]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[73]' of cell 'fifo_nodirectout' as output for net 'out0_final[73]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[72]' of cell 'fifo_nodirectout' as output for net 'out0_final[72]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[71]' of cell 'fifo_nodirectout' as output for net 'out0_final[71]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[70]' of cell 'fifo_nodirectout' as output for net 'out0_final[70]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[69]' of cell 'fifo_nodirectout' as output for net 'out0_final[69]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[68]' of cell 'fifo_nodirectout' as output for net 'out0_final[68]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[67]' of cell 'fifo_nodirectout' as output for net 'out0_final[67]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[66]' of cell 'fifo_nodirectout' as output for net 'out0_final[66]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[65]' of cell 'fifo_nodirectout' as output for net 'out0_final[65]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[64]' of cell 'fifo_nodirectout' as output for net 'out0_final[64]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[63]' of cell 'fifo_nodirectout' as output for net 'out0_final[63]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[62]' of cell 'fifo_nodirectout' as output for net 'out0_final[62]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[61]' of cell 'fifo_nodirectout' as output for net 'out0_final[61]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[60]' of cell 'fifo_nodirectout' as output for net 'out0_final[60]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[59]' of cell 'fifo_nodirectout' as output for net 'out0_final[59]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[58]' of cell 'fifo_nodirectout' as output for net 'out0_final[58]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[57]' of cell 'fifo_nodirectout' as output for net 'out0_final[57]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[56]' of cell 'fifo_nodirectout' as output for net 'out0_final[56]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[55]' of cell 'fifo_nodirectout' as output for net 'out0_final[55]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[54]' of cell 'fifo_nodirectout' as output for net 'out0_final[54]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[53]' of cell 'fifo_nodirectout' as output for net 'out0_final[53]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[52]' of cell 'fifo_nodirectout' as output for net 'out0_final[52]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[51]' of cell 'fifo_nodirectout' as output for net 'out0_final[51]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[50]' of cell 'fifo_nodirectout' as output for net 'out0_final[50]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[49]' of cell 'fifo_nodirectout' as output for net 'out0_final[49]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[48]' of cell 'fifo_nodirectout' as output for net 'out0_final[48]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[47]' of cell 'fifo_nodirectout' as output for net 'out0_final[47]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[46]' of cell 'fifo_nodirectout' as output for net 'out0_final[46]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[45]' of cell 'fifo_nodirectout' as output for net 'out0_final[45]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[44]' of cell 'fifo_nodirectout' as output for net 'out0_final[44]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[43]' of cell 'fifo_nodirectout' as output for net 'out0_final[43]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[42]' of cell 'fifo_nodirectout' as output for net 'out0_final[42]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[41]' of cell 'fifo_nodirectout' as output for net 'out0_final[41]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[40]' of cell 'fifo_nodirectout' as output for net 'out0_final[40]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[39]' of cell 'fifo_nodirectout' as output for net 'out0_final[39]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[38]' of cell 'fifo_nodirectout' as output for net 'out0_final[38]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[37]' of cell 'fifo_nodirectout' as output for net 'out0_final[37]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[36]' of cell 'fifo_nodirectout' as output for net 'out0_final[36]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[35]' of cell 'fifo_nodirectout' as output for net 'out0_final[35]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[34]' of cell 'fifo_nodirectout' as output for net 'out0_final[34]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[33]' of cell 'fifo_nodirectout' as output for net 'out0_final[33]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[32]' of cell 'fifo_nodirectout' as output for net 'out0_final[32]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[31]' of cell 'fifo_nodirectout' as output for net 'out0_final[31]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[30]' of cell 'fifo_nodirectout' as output for net 'out0_final[30]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[29]' of cell 'fifo_nodirectout' as output for net 'out0_final[29]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[28]' of cell 'fifo_nodirectout' as output for net 'out0_final[28]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[27]' of cell 'fifo_nodirectout' as output for net 'out0_final[27]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[26]' of cell 'fifo_nodirectout' as output for net 'out0_final[26]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[25]' of cell 'fifo_nodirectout' as output for net 'out0_final[25]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[24]' of cell 'fifo_nodirectout' as output for net 'out0_final[24]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[23]' of cell 'fifo_nodirectout' as output for net 'out0_final[23]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[22]' of cell 'fifo_nodirectout' as output for net 'out0_final[22]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[21]' of cell 'fifo_nodirectout' as output for net 'out0_final[21]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[20]' of cell 'fifo_nodirectout' as output for net 'out0_final[20]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[19]' of cell 'fifo_nodirectout' as output for net 'out0_final[19]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[18]' of cell 'fifo_nodirectout' as output for net 'out0_final[18]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[17]' of cell 'fifo_nodirectout' as output for net 'out0_final[17]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[16]' of cell 'fifo_nodirectout' as output for net 'out0_final[16]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[15]' of cell 'fifo_nodirectout' as output for net 'out0_final[15]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[14]' of cell 'fifo_nodirectout' as output for net 'out0_final[14]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[13]' of cell 'fifo_nodirectout' as output for net 'out0_final[13]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[12]' of cell 'fifo_nodirectout' as output for net 'out0_final[12]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[11]' of cell 'fifo_nodirectout' as output for net 'out0_final[11]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[10]' of cell 'fifo_nodirectout' as output for net 'out0_final[10]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[9]' of cell 'fifo_nodirectout' as output for net 'out0_final[9]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[8]' of cell 'fifo_nodirectout' as output for net 'out0_final[8]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[7]' of cell 'fifo_nodirectout' as output for net 'out0_final[7]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[6]' of cell 'fifo_nodirectout' as output for net 'out0_final[6]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[5]' of cell 'fifo_nodirectout' as output for net 'out0_final[5]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[4]' of cell 'fifo_nodirectout' as output for net 'out0_final[4]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[3]' of cell 'fifo_nodirectout' as output for net 'out0_final[3]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[2]' of cell 'fifo_nodirectout' as output for net 'out0_final[2]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[1]' of cell 'fifo_nodirectout' as output for net 'out0_final[1]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[0]' of cell 'fifo_nodirectout' as output for net 'out0_final[0]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'o_full' of cell 'fifo_nodirectout' as output for net 'o_full_final' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'full' of cell 'asyn_fifo_128bit' as output for net 'full_final' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'o_empty' of cell 'fifo_nodirectout' as output for net 'empty0_final' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'empty' of cell 'asyn_fifo_128bit' as output for net 'empty1_final' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[19]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[19]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[18]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[18]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[17]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[17]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[16]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[16]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[15]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[15]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[14]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[14]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[13]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[13]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[12]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[12]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[11]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[11]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[10]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[10]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[9]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[9]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[8]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[8]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[7]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[7]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[6]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[6]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[5]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[5]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[4]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[4]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[3]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[3]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[2]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[2]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[1]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[1]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[0]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[0]' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'empty' of cell 'asyn_fifo' as output for net 'afifo_empty1' in module 'fullchip'.
[03/17 14:15:32     19s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'full' of cell 'asyn_fifo' as output for net 'full0' in module 'fullchip'.
[03/17 14:15:32     19s] 3 empty module found.
[03/17 14:15:32     19s] Starting recursive module instantiation check.
[03/17 14:15:32     19s] No recursion found.
[03/17 14:15:32     19s] Term dir updated for 0 vinsts of 3 cells.
[03/17 14:15:32     19s] Building hierarchical netlist for Cell fullchip ...
[03/17 14:15:32     19s] *** Netlist is unique.
[03/17 14:15:32     19s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[03/17 14:15:32     19s] ** info: there are 1661 modules.
[03/17 14:15:32     19s] ** info: there are 59116 stdCell insts.
[03/17 14:15:33     19s] 
[03/17 14:15:33     20s] *** Memory Usage v#1 (Current mem = 850.484M, initial mem = 283.785M) ***
[03/17 14:15:33     20s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/17 14:15:33     20s] Type 'man IMPFP-3961' for more detail.
[03/17 14:15:33     20s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/17 14:15:33     20s] Type 'man IMPFP-3961' for more detail.
[03/17 14:15:33     20s] Set Default Net Delay as 1000 ps.
[03/17 14:15:33     20s] Set Default Net Load as 0.5 pF. 
[03/17 14:15:33     20s] Set Default Input Pin Transition as 0.1 ps.
[03/17 14:15:33     20s] Extraction setup Started 
[03/17 14:15:33     20s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/17 14:15:33     20s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/17 14:15:33     20s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/17 14:15:33     20s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/17 14:15:33     20s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/17 14:15:33     20s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/17 14:15:33     20s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/17 14:15:33     20s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/17 14:15:33     20s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/17 14:15:33     20s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/17 14:15:33     20s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/17 14:15:33     20s] Importing multi-corner RC tables ... 
[03/17 14:15:33     20s] Summary of Active RC-Corners : 
[03/17 14:15:33     20s]  
[03/17 14:15:33     20s]  Analysis View: WC_VIEW
[03/17 14:15:33     20s]     RC-Corner Name        : Cmax
[03/17 14:15:33     20s]     RC-Corner Index       : 0
[03/17 14:15:33     20s]     RC-Corner Temperature : 125 Celsius
[03/17 14:15:33     20s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/17 14:15:33     20s]     RC-Corner PreRoute Res Factor         : 1
[03/17 14:15:33     20s]     RC-Corner PreRoute Cap Factor         : 1
[03/17 14:15:33     20s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/17 14:15:33     20s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/17 14:15:33     20s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/17 14:15:33     20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/17 14:15:33     20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/17 14:15:33     20s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/17 14:15:33     20s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/17 14:15:33     20s]  
[03/17 14:15:33     20s]  Analysis View: BC_VIEW
[03/17 14:15:33     20s]     RC-Corner Name        : Cmin
[03/17 14:15:33     20s]     RC-Corner Index       : 1
[03/17 14:15:33     20s]     RC-Corner Temperature : -40 Celsius
[03/17 14:15:33     20s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/17 14:15:33     20s]     RC-Corner PreRoute Res Factor         : 1
[03/17 14:15:33     20s]     RC-Corner PreRoute Cap Factor         : 1
[03/17 14:15:33     20s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/17 14:15:33     20s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/17 14:15:33     20s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/17 14:15:33     20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/17 14:15:33     20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/17 14:15:33     20s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/17 14:15:33     20s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/17 14:15:33     20s] LayerId::1 widthSet size::4
[03/17 14:15:33     20s] LayerId::2 widthSet size::4
[03/17 14:15:33     20s] LayerId::3 widthSet size::4
[03/17 14:15:33     20s] LayerId::4 widthSet size::4
[03/17 14:15:33     20s] LayerId::5 widthSet size::4
[03/17 14:15:33     20s] LayerId::6 widthSet size::4
[03/17 14:15:33     20s] LayerId::7 widthSet size::4
[03/17 14:15:33     20s] LayerId::8 widthSet size::4
[03/17 14:15:33     20s] Updating RC grid for preRoute extraction ...
[03/17 14:15:33     20s] Initializing multi-corner capacitance tables ... 
[03/17 14:15:33     20s] Initializing multi-corner resistance tables ...
[03/17 14:15:33     20s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[03/17 14:15:33     20s] *Info: initialize multi-corner CTS.
[03/17 14:15:33     20s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=785.5M, current mem=605.4M)
[03/17 14:15:33     20s] Reading timing constraints file './constraints/fullchip.sdc' ...
[03/17 14:15:33     20s] Current (total cpu=0:00:20.8, real=0:00:28.0, peak res=796.3M, current mem=796.3M)
[03/17 14:15:33     20s] **WARN: (TCLCMD-1065):	The clock waveform(s) 'clk0',  previously defined on pin 'clk1' have been overwritten by a new 'create_clock' constraint for clock waveform 'clk1' on the same pin.  Use the '-add' option to retain existing clocks. (File ./constraints/fullchip.sdc, Line 8).
[03/17 14:15:33     20s] 
[03/17 14:15:33     20s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk1' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/fullchip.sdc, Line 15).
[03/17 14:15:33     20s] 
[03/17 14:15:33     20s] INFO (CTE): Reading of timing constraints file ./constraints/fullchip.sdc completed, with 2 WARNING
[03/17 14:15:34     20s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=834.2M, current mem=834.2M)
[03/17 14:15:34     20s] Current (total cpu=0:00:20.9, real=0:00:29.0, peak res=834.2M, current mem=834.2M)
[03/17 14:15:34     20s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/17 14:15:34     20s] Creating Cell Server ...(0, 1, 1, 1)
[03/17 14:15:34     20s] Summary for sequential cells identification: 
[03/17 14:15:34     20s]   Identified SBFF number: 199
[03/17 14:15:34     20s]   Identified MBFF number: 0
[03/17 14:15:34     20s]   Identified SB Latch number: 0
[03/17 14:15:34     20s]   Identified MB Latch number: 0
[03/17 14:15:34     20s]   Not identified SBFF number: 0
[03/17 14:15:34     20s]   Not identified MBFF number: 0
[03/17 14:15:34     20s]   Not identified SB Latch number: 0
[03/17 14:15:34     20s]   Not identified MB Latch number: 0
[03/17 14:15:34     20s]   Number of sequential cells which are not FFs: 104
[03/17 14:15:34     20s] Total number of combinational cells: 497
[03/17 14:15:34     20s] Total number of sequential cells: 303
[03/17 14:15:34     20s] Total number of tristate cells: 11
[03/17 14:15:34     20s] Total number of level shifter cells: 0
[03/17 14:15:34     20s] Total number of power gating cells: 0
[03/17 14:15:34     20s] Total number of isolation cells: 0
[03/17 14:15:34     20s] Total number of power switch cells: 0
[03/17 14:15:34     20s] Total number of pulse generator cells: 0
[03/17 14:15:34     20s] Total number of always on buffers: 0
[03/17 14:15:34     20s] Total number of retention cells: 0
[03/17 14:15:34     20s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/17 14:15:34     21s] Total number of usable buffers: 18
[03/17 14:15:34     21s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/17 14:15:34     21s] Total number of unusable buffers: 9
[03/17 14:15:34     21s] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/17 14:15:34     21s] Total number of usable inverters: 18
[03/17 14:15:34     21s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/17 14:15:34     21s] Total number of unusable inverters: 9
[03/17 14:15:34     21s] List of identified usable delay cells:
[03/17 14:15:34     21s] Total number of identified usable delay cells: 0
[03/17 14:15:34     21s] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/17 14:15:34     21s] Total number of identified unusable delay cells: 9
[03/17 14:15:34     21s] Creating Cell Server, finished. 
[03/17 14:15:34     21s] 
[03/17 14:15:34     21s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/17 14:15:34     21s] Deleting Cell Server ...
[03/17 14:15:34     21s] 
[03/17 14:15:34     21s] *** Summary of all messages that are not suppressed in this session:
[03/17 14:15:34     21s] Severity  ID               Count  Summary                                  
[03/17 14:15:34     21s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/17 14:15:34     21s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[03/17 14:15:34     21s] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/17 14:15:34     21s] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/17 14:15:34     21s] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/17 14:15:34     21s] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/17 14:15:34     21s] WARNING   IMPVL-209            4  In Verilog file '%s', check line %d near...
[03/17 14:15:34     21s] WARNING   IMPVL-346            3  Module '%s' is instantiated in the netli...
[03/17 14:15:34     21s] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/17 14:15:34     21s] WARNING   IMPVL-360            4  Number of nets (%d) less than bus (%s) p...
[03/17 14:15:34     21s] WARNING   IMPDB-2504           3  Cell '%s' is instantiated in the Verilog...
[03/17 14:15:34     21s] WARNING   TCLCMD-1065          1  The clock waveform(s) %s previously defi...
[03/17 14:15:34     21s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[03/17 14:15:34     21s] *** Message Summary: 1649 warning(s), 0 error(s)
[03/17 14:15:34     21s] 
[03/17 14:15:34     21s] <CMD> set_interactive_constraint_modes {CON}
[03/17 14:15:34     21s] <CMD> setDesignMode -process 65
[03/17 14:15:34     21s] ##  Process: 65            (User Set)               
[03/17 14:15:34     21s] ##     Node: (not set)                           
[03/17 14:15:34     21s] 
##  Check design process and node:  
##  Design tech node is not set.

[03/17 14:15:34     21s] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/17 14:15:34     21s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[03/17 14:15:34     21s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/17 14:15:34     21s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/17 14:15:34     21s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/17 14:15:37     21s] <CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
[03/17 14:15:37     21s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/17 14:15:37     21s] Type 'man IMPFP-3961' for more detail.
[03/17 14:15:37     21s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/17 14:15:37     21s] Type 'man IMPFP-3961' for more detail.
[03/17 14:15:37     21s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/17 14:15:38     21s] <CMD> timeDesign -preplace -prefix preplace
[03/17 14:15:38     21s] Setting timing_disable_library_data_to_data_checks to 'true'.
[03/17 14:15:38     21s] Setting timing_disable_user_data_to_data_checks to 'true'.
[03/17 14:15:38     21s] Set Using Default Delay Limit as 101.
[03/17 14:15:38     21s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/17 14:15:38     21s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[03/17 14:15:38     21s] Set Default Net Delay as 0 ps.
[03/17 14:15:38     21s] Set Default Net Load as 0 pF. 
[03/17 14:15:38     22s] Effort level <high> specified for reg2reg path_group
[03/17 14:15:40     24s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1154.2M
[03/17 14:15:40     24s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1154.2M
[03/17 14:15:40     24s] Use non-trimmed site array because memory saving is not enough.
[03/17 14:15:40     24s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1158.8M
[03/17 14:15:40     24s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1158.8M
[03/17 14:15:40     24s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.110, REAL:0.107, MEM:1158.8M
[03/17 14:15:40     24s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.125, MEM:1158.8M
[03/17 14:15:40     24s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1158.8M
[03/17 14:15:40     24s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:1154.2M
[03/17 14:15:40     24s] Starting delay calculation for Setup views
[03/17 14:15:41     24s] AAE DB initialization (MEM=1186.6 CPU=0:00:00.3 REAL=0:00:01.0) 
[03/17 14:15:41     24s] #################################################################################
[03/17 14:15:41     24s] # Design Stage: PreRoute
[03/17 14:15:41     24s] # Design Name: fullchip
[03/17 14:15:41     24s] # Design Mode: 65nm
[03/17 14:15:41     24s] # Analysis Mode: MMMC Non-OCV 
[03/17 14:15:41     24s] # Parasitics Mode: No SPEF/RCDB
[03/17 14:15:41     24s] # Signoff Settings: SI Off 
[03/17 14:15:41     24s] #################################################################################
[03/17 14:15:41     25s] Calculate delays in BcWc mode...
[03/17 14:15:41     25s] Topological Sorting (REAL = 0:00:00.0, MEM = 1195.6M, InitMEM = 1186.6M)
[03/17 14:15:41     25s] Start delay calculation (fullDC) (1 T). (MEM=1195.63)
[03/17 14:15:41     25s] Start AAE Lib Loading. (MEM=1207.15)
[03/17 14:15:42     25s] End AAE Lib Loading. (MEM=1235.77 CPU=0:00:00.0 Real=0:00:01.0)
[03/17 14:15:42     25s] End AAE Lib Interpolated Model. (MEM=1235.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 14:15:42     26s] First Iteration Infinite Tw... 
[03/17 14:15:49     33s] Total number of fetched objects 63402
[03/17 14:15:50     34s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/17 14:15:50     34s] End delay calculation. (MEM=1347.08 CPU=0:00:07.2 REAL=0:00:07.0)
[03/17 14:15:50     34s] End delay calculation (fullDC). (MEM=1320 CPU=0:00:08.9 REAL=0:00:09.0)
[03/17 14:15:50     34s] *** CDM Built up (cpu=0:00:09.3  real=0:00:09.0  mem= 1320.0M) ***
[03/17 14:15:51     35s] *** Done Building Timing Graph (cpu=0:00:11.0 real=0:00:11.0 totSessionCpu=0:00:35.3 mem=1320.0M)
[03/17 14:15:51     35s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.113  | -0.113  | -0.090  |
|           TNS (ns):| -7.422  | -7.249  | -1.044  |
|    Violating Paths:|   239   |   227   |   24    |
|          All Paths:|  8778   |  5576   |  6858   |
+--------------------+---------+---------+---------+

Density: 49.986%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[03/17 14:15:52     36s] Resetting back High Fanout Nets as non-ideal
[03/17 14:15:52     36s] Set Default Net Delay as 1000 ps.
[03/17 14:15:52     36s] Set Default Net Load as 0.5 pF. 
[03/17 14:15:52     36s] Reported timing to dir ./timingReports
[03/17 14:15:52     36s] Total CPU time: 14.35 sec
[03/17 14:15:52     36s] Total Real time: 14.0 sec
[03/17 14:15:52     36s] Total Memory Usage: 1252.480469 Mbytes
[03/17 14:15:52     36s] 
[03/17 14:15:52     36s] =============================================================================================
[03/17 14:15:52     36s]  Final TAT Report for timeDesign
[03/17 14:15:52     36s] =============================================================================================
[03/17 14:15:52     36s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 14:15:52     36s] ---------------------------------------------------------------------------------------------
[03/17 14:15:52     36s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:15:52     36s] [ TimingUpdate           ]      1   0:00:01.1  (   7.3 % )     0:00:10.9 /  0:00:11.0    1.0
[03/17 14:15:52     36s] [ FullDelayCalc          ]      1   0:00:09.9  (  68.5 % )     0:00:09.9 /  0:00:10.0    1.0
[03/17 14:15:52     36s] [ OptSummaryReport       ]      1   0:00:00.5  (   3.5 % )     0:00:12.0 /  0:00:11.9    1.0
[03/17 14:15:52     36s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 14:15:52     36s] [ GenerateReports        ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[03/17 14:15:52     36s] [ ReportAnalysisSummary  ]      2   0:00:00.3  (   2.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 14:15:52     36s] [ MISC                   ]          0:00:02.4  (  16.8 % )     0:00:02.4 /  0:00:02.4    1.0
[03/17 14:15:52     36s] ---------------------------------------------------------------------------------------------
[03/17 14:15:52     36s]  timeDesign TOTAL                   0:00:14.4  ( 100.0 % )     0:00:14.4 /  0:00:14.3    1.0
[03/17 14:15:52     36s] ---------------------------------------------------------------------------------------------
[03/17 14:15:52     36s] 
[03/17 14:15:52     36s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/17 14:15:52     36s] 59116 new pwr-pin connections were made to global net 'VDD'.
[03/17 14:15:52     36s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/17 14:15:52     36s] 59116 new gnd-pin connections were made to global net 'VSS'.
[03/17 14:15:52     36s] <CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS VDD}
[03/17 14:15:52     36s] #% Begin addRing (date=03/17 14:15:52, mem=949.9M)
[03/17 14:15:52     36s] 
[03/17 14:15:52     36s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1252.5M)
[03/17 14:15:52     36s] Ring generation is complete.
[03/17 14:15:52     36s] vias are now being generated.
[03/17 14:15:52     36s] addRing created 8 wires.
[03/17 14:15:52     36s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/17 14:15:52     36s] +--------+----------------+----------------+
[03/17 14:15:52     36s] |  Layer |     Created    |     Deleted    |
[03/17 14:15:52     36s] +--------+----------------+----------------+
[03/17 14:15:52     36s] |   M1   |        4       |       NA       |
[03/17 14:15:52     36s] |  VIA1  |        8       |        0       |
[03/17 14:15:52     36s] |   M2   |        4       |       NA       |
[03/17 14:15:52     36s] +--------+----------------+----------------+
[03/17 14:15:52     36s] #% End addRing (date=03/17 14:15:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=952.0M, current mem=952.0M)
[03/17 14:15:52     36s] <CMD> setAddStripeMode -break_At block_ring
[03/17 14:15:52     36s] Stripe will break at block ring.
[03/17 14:15:52     36s] <CMD> addStripe -nets {VDD VSS} -layer M4 -direction vertical -width 2 -spacing 6 -number_of_sets 32 -start_from left -start 20 -stop 660
[03/17 14:15:52     36s] #% Begin addStripe (date=03/17 14:15:52, mem=952.0M)
[03/17 14:15:52     36s] 
[03/17 14:15:52     36s] Initialize fgc environment(mem: 1252.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1252.5M)
[03/17 14:15:52     36s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1252.5M)
[03/17 14:15:52     36s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1252.5M)
[03/17 14:15:52     36s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1252.5M)
[03/17 14:15:52     36s] Starting stripe generation ...
[03/17 14:15:52     36s] Non-Default Mode Option Settings :
[03/17 14:15:52     36s]   NONE
[03/17 14:15:52     36s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1252.5M)
[03/17 14:15:52     36s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1252.5M)
[03/17 14:15:52     36s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1252.5M)
[03/17 14:15:52     36s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1252.5M)
[03/17 14:15:52     36s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1252.5M)
[03/17 14:15:52     36s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1252.5M)
[03/17 14:15:52     36s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1252.5M)
[03/17 14:15:52     36s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1252.5M)
[03/17 14:15:52     36s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1252.5M)
[03/17 14:15:52     36s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1252.5M)
[03/17 14:15:52     36s] Stripe generation is complete.
[03/17 14:15:52     36s] vias are now being generated.
[03/17 14:15:52     36s] addStripe created 64 wires.
[03/17 14:15:52     36s] ViaGen created 384 vias, deleted 0 via to avoid violation.
[03/17 14:15:52     36s] +--------+----------------+----------------+
[03/17 14:15:52     36s] |  Layer |     Created    |     Deleted    |
[03/17 14:15:52     36s] +--------+----------------+----------------+
[03/17 14:15:52     36s] |  VIA1  |       128      |        0       |
[03/17 14:15:52     36s] |  VIA2  |       128      |        0       |
[03/17 14:15:52     36s] |  VIA3  |       128      |        0       |
[03/17 14:15:52     36s] |   M4   |       64       |       NA       |
[03/17 14:15:52     36s] +--------+----------------+----------------+
[03/17 14:15:52     36s] #% End addStripe (date=03/17 14:15:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=952.9M, current mem=952.9M)
[03/17 14:15:52     36s] <CMD> sroute
[03/17 14:15:52     36s] #% Begin sroute (date=03/17 14:15:52, mem=952.9M)
[03/17 14:15:52     36s] *** Begin SPECIAL ROUTE on Fri Mar 17 14:15:52 2023 ***
[03/17 14:15:52     36s] SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi23/helong/final/ECE260B_FinalProject/step4_3_16/pnr
[03/17 14:15:52     36s] SPECIAL ROUTE ran on machine: ieng6-ece-17.ucsd.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 2.19Ghz)
[03/17 14:15:52     36s] 
[03/17 14:15:52     36s] Begin option processing ...
[03/17 14:15:52     36s] srouteConnectPowerBump set to false
[03/17 14:15:52     36s] routeSpecial set to true
[03/17 14:15:52     36s] srouteConnectConverterPin set to false
[03/17 14:15:52     36s] srouteFollowCorePinEnd set to 3
[03/17 14:15:52     36s] srouteJogControl set to "preferWithChanges differentLayer"
[03/17 14:15:52     36s] sroutePadPinAllPorts set to true
[03/17 14:15:52     36s] sroutePreserveExistingRoutes set to true
[03/17 14:15:52     36s] srouteRoutePowerBarPortOnBothDir set to true
[03/17 14:15:52     36s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2293.00 megs.
[03/17 14:15:52     36s] 
[03/17 14:15:52     36s] Reading DB technology information...
[03/17 14:15:52     36s] Finished reading DB technology information.
[03/17 14:15:52     36s] Reading floorplan and netlist information...
[03/17 14:15:52     36s] Finished reading floorplan and netlist information.
[03/17 14:15:53     36s] Read in 17 layers, 8 routing layers, 1 overlap layer
[03/17 14:15:53     36s] Read in 846 macros, 179 used
[03/17 14:15:53     36s] Read in 179 components
[03/17 14:15:53     36s]   179 core components: 179 unplaced, 0 placed, 0 fixed
[03/17 14:15:53     36s] Read in 316 logical pins
[03/17 14:15:53     36s] Read in 316 nets
[03/17 14:15:53     36s] Read in 2 special nets, 2 routed
[03/17 14:15:53     36s] Read in 358 terminals
[03/17 14:15:53     36s] Begin power routing ...
[03/17 14:15:53     36s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/17 14:15:53     36s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[03/17 14:15:53     36s] Type 'man IMPSR-1256' for more detail.
[03/17 14:15:53     36s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/17 14:15:53     36s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/17 14:15:53     36s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[03/17 14:15:53     36s] Type 'man IMPSR-1256' for more detail.
[03/17 14:15:53     36s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/17 14:15:54     37s] CPU time for FollowPin 1 seconds
[03/17 14:15:55     38s] CPU time for FollowPin 1 seconds
[03/17 14:15:55     39s]   Number of IO ports routed: 0
[03/17 14:15:55     39s]   Number of Block ports routed: 0
[03/17 14:15:55     39s]   Number of Stripe ports routed: 0
[03/17 14:15:55     39s]   Number of Core ports routed: 732
[03/17 14:15:55     39s]   Number of Pad ports routed: 0
[03/17 14:15:55     39s]   Number of Power Bump ports routed: 0
[03/17 14:15:55     39s]   Number of Followpin connections: 366
[03/17 14:15:55     39s] End power routing: cpu: 0:00:02, real: 0:00:02, peak: 2309.00 megs.
[03/17 14:15:55     39s] 
[03/17 14:15:55     39s] 
[03/17 14:15:55     39s] 
[03/17 14:15:55     39s]  Begin updating DB with routing results ...
[03/17 14:15:55     39s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[03/17 14:15:55     39s] Pin and blockage extraction finished
[03/17 14:15:55     39s] 
[03/17 14:15:55     39s] sroute created 1098 wires.
[03/17 14:15:55     39s] ViaGen created 35868 vias, deleted 0 via to avoid violation.
[03/17 14:15:55     39s] +--------+----------------+----------------+
[03/17 14:15:55     39s] |  Layer |     Created    |     Deleted    |
[03/17 14:15:55     39s] +--------+----------------+----------------+
[03/17 14:15:55     39s] |   M1   |      1098      |       NA       |
[03/17 14:15:55     39s] |  VIA1  |      12444     |        0       |
[03/17 14:15:55     39s] |  VIA2  |      11712     |        0       |
[03/17 14:15:55     39s] |  VIA3  |      11712     |        0       |
[03/17 14:15:55     39s] +--------+----------------+----------------+
[03/17 14:15:55     39s] #% End sroute (date=03/17 14:15:55, total cpu=0:00:02.7, real=0:00:03.0, peak res=969.2M, current mem=969.2M)
[03/17 14:16:01     40s] <CMD> fit
[03/17 14:16:57     48s] <CMD> saveDesign floorplan.enc
[03/17 14:16:57     48s] #% Begin save design ... (date=03/17 14:16:57, mem=970.9M)
[03/17 14:16:57     48s] % Begin Save ccopt configuration ... (date=03/17 14:16:57, mem=973.9M)
[03/17 14:16:57     48s] % End Save ccopt configuration ... (date=03/17 14:16:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=974.8M, current mem=974.8M)
[03/17 14:16:57     48s] % Begin Save netlist data ... (date=03/17 14:16:57, mem=974.8M)
[03/17 14:16:57     48s] Writing Binary DB to floorplan.enc.dat/fullchip.v.bin in single-threaded mode...
[03/17 14:16:58     49s] % End Save netlist data ... (date=03/17 14:16:58, total cpu=0:00:00.1, real=0:00:01.0, peak res=974.8M, current mem=973.2M)
[03/17 14:16:58     49s] Saving congestion map file floorplan.enc.dat/fullchip.route.congmap.gz ...
[03/17 14:16:58     49s] % Begin Save AAE data ... (date=03/17 14:16:58, mem=974.1M)
[03/17 14:16:58     49s] Saving AAE Data ...
[03/17 14:16:58     49s] % End Save AAE data ... (date=03/17 14:16:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=974.1M, current mem=974.1M)
[03/17 14:16:58     49s] % Begin Save clock tree data ... (date=03/17 14:16:58, mem=974.6M)
[03/17 14:16:58     49s] % End Save clock tree data ... (date=03/17 14:16:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=974.6M, current mem=974.6M)
[03/17 14:16:58     49s] Saving preference file floorplan.enc.dat/gui.pref.tcl ...
[03/17 14:16:58     49s] Saving mode setting ...
[03/17 14:16:58     49s] Saving global file ...
[03/17 14:16:58     49s] % Begin Save floorplan data ... (date=03/17 14:16:58, mem=974.8M)
[03/17 14:16:58     49s] Saving floorplan file ...
[03/17 14:16:59     49s] % End Save floorplan data ... (date=03/17 14:16:59, total cpu=0:00:00.1, real=0:00:01.0, peak res=974.9M, current mem=974.9M)
[03/17 14:16:59     49s] Saving PG file floorplan.enc.dat/fullchip.pg.gz
[03/17 14:16:59     49s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1270.0M) ***
[03/17 14:16:59     49s] Saving Drc markers ...
[03/17 14:16:59     49s] ... No Drc file written since there is no markers found.
[03/17 14:16:59     49s] % Begin Save placement data ... (date=03/17 14:16:59, mem=975.0M)
[03/17 14:16:59     49s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/17 14:16:59     49s] Save Adaptive View Pruing View Names to Binary file
[03/17 14:16:59     49s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1273.0M) ***
[03/17 14:16:59     49s] % End Save placement data ... (date=03/17 14:16:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=975.0M, current mem=975.0M)
[03/17 14:16:59     49s] % Begin Save routing data ... (date=03/17 14:16:59, mem=975.0M)
[03/17 14:16:59     49s] Saving route file ...
[03/17 14:16:59     49s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1270.0M) ***
[03/17 14:16:59     49s] % End Save routing data ... (date=03/17 14:16:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=975.3M, current mem=975.3M)
[03/17 14:16:59     49s] Saving property file floorplan.enc.dat/fullchip.prop
[03/17 14:16:59     49s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1273.0M) ***
[03/17 14:16:59     49s] % Begin Save power constraints data ... (date=03/17 14:16:59, mem=975.8M)
[03/17 14:16:59     49s] % End Save power constraints data ... (date=03/17 14:16:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=975.9M, current mem=975.9M)
[03/17 14:17:01     51s] Generated self-contained design floorplan.enc.dat
[03/17 14:17:01     51s] #% End save design ... (date=03/17 14:17:01, total cpu=0:00:02.3, real=0:00:04.0, peak res=979.0M, current mem=979.0M)
[03/17 14:17:01     51s] *** Message Summary: 0 warning(s), 0 error(s)
[03/17 14:17:01     51s] 
[03/17 14:17:01     51s] <CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
[03/17 14:17:01     51s] **WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[03/17 14:17:01     51s] <CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
[03/17 14:17:01     51s] <CMD> place_opt_design
[03/17 14:17:01     51s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/17 14:17:01     51s] *** Starting GigaPlace ***
[03/17 14:17:01     51s] **INFO: user set placement options
[03/17 14:17:01     51s] setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
[03/17 14:17:01     51s] **INFO: user set opt options
[03/17 14:17:01     51s] setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
[03/17 14:17:01     51s] #optDebug: fT-E <X 2 3 1 0>
[03/17 14:17:01     51s] OPERPROF: Starting DPlace-Init at level 1, MEM:1303.3M
[03/17 14:17:01     51s] z: 2, totalTracks: 1
[03/17 14:17:01     51s] z: 4, totalTracks: 1
[03/17 14:17:01     51s] z: 6, totalTracks: 1
[03/17 14:17:01     51s] z: 8, totalTracks: 1
[03/17 14:17:01     51s] #spOpts: N=65 
[03/17 14:17:01     51s] All LLGs are deleted
[03/17 14:17:01     51s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1306.3M
[03/17 14:17:01     51s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1306.3M
[03/17 14:17:01     51s] # Building fullchip llgBox search-tree.
[03/17 14:17:01     51s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1308.3M
[03/17 14:17:01     51s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1308.3M
[03/17 14:17:01     51s] Core basic site is core
[03/17 14:17:01     51s] SiteArray: non-trimmed site array dimensions = 365 x 3296
[03/17 14:17:01     51s] SiteArray: use 4,861,952 bytes
[03/17 14:17:01     51s] SiteArray: current memory after site array memory allocation 1314.0M
[03/17 14:17:01     51s] SiteArray: FP blocked sites are writable
[03/17 14:17:01     51s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 14:17:01     51s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1314.0M
[03/17 14:17:01     51s] Process 36298 wires and vias for routing blockage and capacity analysis
[03/17 14:17:01     51s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.070, REAL:0.065, MEM:1314.0M
[03/17 14:17:01     51s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.170, REAL:0.171, MEM:1314.0M
[03/17 14:17:02     51s] OPERPROF:     Starting CMU at level 3, MEM:1314.0M
[03/17 14:17:02     51s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.010, MEM:1314.0M
[03/17 14:17:02     51s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.200, REAL:0.200, MEM:1314.0M
[03/17 14:17:02     51s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=1314.0MB).
[03/17 14:17:02     51s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.320, REAL:0.321, MEM:1314.0M
[03/17 14:17:02     51s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1314.0M
[03/17 14:17:02     51s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1314.0M
[03/17 14:17:02     51s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1309.3M
[03/17 14:17:02     51s] All LLGs are deleted
[03/17 14:17:02     51s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1309.3M
[03/17 14:17:02     51s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1309.3M
[03/17 14:17:02     51s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.062, MEM:1309.3M
[03/17 14:17:02     51s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/17 14:17:02     51s] -place_design_floorplan_mode false         # bool, default=false
[03/17 14:17:02     51s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 9596, percentage of missing scan cell = 0.00% (0 / 9596)
[03/17 14:17:02     51s] no activity file in design. spp won't run.
[03/17 14:17:02     51s] ### Time Record (colorize_geometry) is installed.
[03/17 14:17:02     51s] #Start colorize_geometry on Fri Mar 17 14:17:02 2023
[03/17 14:17:02     51s] #
[03/17 14:17:02     51s] ### Time Record (Pre Callback) is installed.
[03/17 14:17:02     51s] ### Time Record (Pre Callback) is uninstalled.
[03/17 14:17:02     51s] ### Time Record (DB Import) is installed.
[03/17 14:17:03     52s] ### Time Record (DB Import) is uninstalled.
[03/17 14:17:03     52s] ### Time Record (Post Callback) is installed.
[03/17 14:17:03     52s] ### Time Record (Post Callback) is uninstalled.
[03/17 14:17:03     52s] #Cpu time = 00:00:01
[03/17 14:17:03     52s] #Elapsed time = 00:00:01
[03/17 14:17:03     52s] #Increased memory = 16.90 (MB)
[03/17 14:17:03     52s] #Total memory = 1016.60 (MB)
[03/17 14:17:03     52s] #Peak memory = 1017.09 (MB)
[03/17 14:17:03     52s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Fri Mar 17 14:17:03 2023
[03/17 14:17:03     52s] #
[03/17 14:17:03     52s] ### Time Record (colorize_geometry) is uninstalled.
[03/17 14:17:03     52s] ### 
[03/17 14:17:03     52s] ###   Scalability Statistics
[03/17 14:17:03     52s] ### 
[03/17 14:17:03     52s] ### ------------------------+----------------+----------------+----------------+
[03/17 14:17:03     52s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[03/17 14:17:03     52s] ### ------------------------+----------------+----------------+----------------+
[03/17 14:17:03     52s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[03/17 14:17:03     52s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[03/17 14:17:03     52s] ###   DB Import             |        00:00:01|        00:00:01|             1.0|
[03/17 14:17:03     52s] ###   Entire Command        |        00:00:01|        00:00:01|             1.2|
[03/17 14:17:03     52s] ### ------------------------+----------------+----------------+----------------+
[03/17 14:17:03     52s] ### 
[03/17 14:17:03     53s] ### Creating LA Mngr. totSessionCpu=0:00:53.1 mem=1328.5M
[03/17 14:17:03     53s] ### Creating LA Mngr, finished. totSessionCpu=0:00:53.1 mem=1328.5M
[03/17 14:17:03     53s] *** Start deleteBufferTree ***
[03/17 14:17:05     54s] *info: Marking 0 level shifter instances dont touch
[03/17 14:17:05     54s] *info: Marking 0 always on instances dont touch
[03/17 14:17:05     54s] Info: Detect buffers to remove automatically.
[03/17 14:17:05     54s] Analyzing netlist ...
[03/17 14:17:06     55s] Updating netlist
[03/17 14:17:06     55s] 
[03/17 14:17:06     56s] Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 504 instances (buffers/inverters) removed
[03/17 14:17:06     56s] *       :      3 instances of type 'INVD8' removed
[03/17 14:17:06     56s] *       :     14 instances of type 'INVD6' removed
[03/17 14:17:06     56s] *       :      4 instances of type 'INVD4' removed
[03/17 14:17:06     56s] *       :      4 instances of type 'INVD3' removed
[03/17 14:17:06     56s] *       :      9 instances of type 'INVD2' removed
[03/17 14:17:06     56s] *       :     68 instances of type 'INVD1' removed
[03/17 14:17:06     56s] *       :     94 instances of type 'INVD0' removed
[03/17 14:17:06     56s] *       :      1 instance  of type 'CKND8' removed
[03/17 14:17:06     56s] *       :      2 instances of type 'CKND6' removed
[03/17 14:17:07     56s] *       :      1 instance  of type 'CKND4' removed
[03/17 14:17:07     56s] *       :      2 instances of type 'CKND3' removed
[03/17 14:17:07     56s] *       :     21 instances of type 'CKND2' removed
[03/17 14:17:07     56s] *       :      2 instances of type 'CKND16' removed
[03/17 14:17:07     56s] *       :      1 instance  of type 'CKND12' removed
[03/17 14:17:07     56s] *       :      3 instances of type 'CKBD4' removed
[03/17 14:17:07     56s] *       :     17 instances of type 'CKBD2' removed
[03/17 14:17:07     56s] *       :     27 instances of type 'CKBD1' removed
[03/17 14:17:07     56s] *       :      4 instances of type 'BUFFD8' removed
[03/17 14:17:07     56s] *       :      2 instances of type 'BUFFD6' removed
[03/17 14:17:07     56s] *       :      1 instance  of type 'BUFFD4' removed
[03/17 14:17:07     56s] *       :      9 instances of type 'BUFFD3' removed
[03/17 14:17:07     56s] *       :      8 instances of type 'BUFFD2' removed
[03/17 14:17:07     56s] *       :     85 instances of type 'BUFFD1' removed
[03/17 14:17:07     56s] *       :    122 instances of type 'BUFFD0' removed
[03/17 14:17:07     56s] *** Finish deleteBufferTree (0:00:03.3) ***
[03/17 14:17:07     56s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/17 14:17:07     56s] **INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
[03/17 14:17:07     56s] 
[03/17 14:17:07     56s] Power Net Detected:
[03/17 14:17:07     56s]         Voltage	    Name
[03/17 14:17:07     56s]              0V	    VSS
[03/17 14:17:07     56s]            0.9V	    VDD
[03/17 14:17:07     56s] #################################################################################
[03/17 14:17:07     56s] # Design Stage: PreRoute
[03/17 14:17:07     56s] # Design Name: fullchip
[03/17 14:17:07     56s] # Design Mode: 65nm
[03/17 14:17:07     56s] # Analysis Mode: MMMC Non-OCV 
[03/17 14:17:07     56s] # Parasitics Mode: No SPEF/RCDB
[03/17 14:17:07     56s] # Signoff Settings: SI Off 
[03/17 14:17:07     56s] #################################################################################
[03/17 14:17:09     58s] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 1359.1M) ***
[03/17 14:17:10     60s]              0V	    VSS
[03/17 14:17:10     60s]            0.9V	    VDD
[03/17 14:17:10     60s] clk1(833.333MHz) Processing average sequential pin duty cycle 
[03/17 14:17:14     64s] Creating Cell Server ...(0, 0, 0, 0)
[03/17 14:17:14     64s] Summary for sequential cells identification: 
[03/17 14:17:14     64s]   Identified SBFF number: 199
[03/17 14:17:14     64s]   Identified MBFF number: 0
[03/17 14:17:14     64s]   Identified SB Latch number: 0
[03/17 14:17:14     64s]   Identified MB Latch number: 0
[03/17 14:17:14     64s]   Not identified SBFF number: 0
[03/17 14:17:14     64s]   Not identified MBFF number: 0
[03/17 14:17:14     64s]   Not identified SB Latch number: 0
[03/17 14:17:14     64s]   Not identified MB Latch number: 0
[03/17 14:17:14     64s]   Number of sequential cells which are not FFs: 104
[03/17 14:17:14     64s]  Visiting view : WC_VIEW
[03/17 14:17:14     64s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/17 14:17:14     64s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/17 14:17:14     64s]  Visiting view : BC_VIEW
[03/17 14:17:14     64s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/17 14:17:14     64s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/17 14:17:14     64s]  Setting StdDelay to 14.50
[03/17 14:17:14     64s] Creating Cell Server, finished. 
[03/17 14:17:14     64s] 
[03/17 14:17:15     64s] Processing average sequential pin duty cycle 
[03/17 14:17:15     64s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1399.3M
[03/17 14:17:15     64s] Deleted 0 physical inst  (cell - / prefix -).
[03/17 14:17:15     64s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.003, MEM:1399.3M
[03/17 14:17:15     64s] INFO: #ExclusiveGroups=0
[03/17 14:17:15     64s] INFO: There are no Exclusive Groups.
[03/17 14:17:15     64s] No user-set net weight.
[03/17 14:17:15     64s] Net fanout histogram:
[03/17 14:17:15     64s] 2		: 43168 (68.6%) nets
[03/17 14:17:15     64s] 3		: 5992 (9.5%) nets
[03/17 14:17:15     64s] 4     -	14	: 13158 (20.9%) nets
[03/17 14:17:15     64s] 15    -	39	: 382 (0.6%) nets
[03/17 14:17:15     64s] 40    -	79	: 82 (0.1%) nets
[03/17 14:17:15     64s] 80    -	159	: 78 (0.1%) nets
[03/17 14:17:15     64s] 160   -	319	: 53 (0.1%) nets
[03/17 14:17:15     64s] 320   -	639	: 7 (0.0%) nets
[03/17 14:17:15     64s] 640   -	1279	: 0 (0.0%) nets
[03/17 14:17:15     64s] 1280  -	2559	: 0 (0.0%) nets
[03/17 14:17:15     64s] 2560  -	5119	: 2 (0.0%) nets
[03/17 14:17:15     64s] 5120+		: 0 (0.0%) nets
[03/17 14:17:15     64s] no activity file in design. spp won't run.
[03/17 14:17:15     64s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[03/17 14:17:15     64s] Scan chains were not defined.
[03/17 14:17:15     64s] z: 2, totalTracks: 1
[03/17 14:17:15     64s] z: 4, totalTracks: 1
[03/17 14:17:15     64s] z: 6, totalTracks: 1
[03/17 14:17:15     64s] z: 8, totalTracks: 1
[03/17 14:17:15     64s] #spOpts: N=65 minPadR=1.1 
[03/17 14:17:15     64s] #std cell=58645 (0 fixed + 58645 movable) #buf cell=0 #inv cell=12965 #block=0 (0 floating + 0 preplaced)
[03/17 14:17:15     64s] #ioInst=0 #net=62922 #term=213760 #term/net=3.40, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=302
[03/17 14:17:15     64s] stdCell: 58645 single + 0 double + 0 multi
[03/17 14:17:15     64s] Total standard cell length = 119.8516 (mm), area = 0.2157 (mm^2)
[03/17 14:17:15     64s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1399.3M
[03/17 14:17:15     64s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1399.3M
[03/17 14:17:15     64s] Core basic site is core
[03/17 14:17:15     64s] SiteArray: non-trimmed site array dimensions = 365 x 3296
[03/17 14:17:15     64s] SiteArray: use 4,861,952 bytes
[03/17 14:17:15     64s] SiteArray: current memory after site array memory allocation 1404.0M
[03/17 14:17:15     64s] SiteArray: FP blocked sites are writable
[03/17 14:17:15     64s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 14:17:15     64s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1404.0M
[03/17 14:17:15     64s] Process 36298 wires and vias for routing blockage and capacity analysis
[03/17 14:17:15     64s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.070, REAL:0.064, MEM:1404.0M
[03/17 14:17:15     64s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.170, REAL:0.170, MEM:1404.0M
[03/17 14:17:15     65s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.310, REAL:0.318, MEM:1404.0M
[03/17 14:17:15     65s] OPERPROF: Starting pre-place ADS at level 1, MEM:1404.0M
[03/17 14:17:15     65s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1404.0M
[03/17 14:17:15     65s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1404.0M
[03/17 14:17:15     65s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1404.0M
[03/17 14:17:15     65s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1404.0M
[03/17 14:17:15     65s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1404.0M
[03/17 14:17:15     65s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.020, REAL:0.021, MEM:1404.0M
[03/17 14:17:15     65s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1404.0M
[03/17 14:17:15     65s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.010, REAL:0.004, MEM:1404.0M
[03/17 14:17:15     65s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.030, REAL:0.026, MEM:1404.0M
[03/17 14:17:15     65s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.030, REAL:0.029, MEM:1404.0M
[03/17 14:17:15     65s] ADSU 0.498 -> 0.498. GS 14.400
[03/17 14:17:15     65s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.150, REAL:0.149, MEM:1404.0M
[03/17 14:17:15     65s] Average module density = 0.498.
[03/17 14:17:15     65s] Density for the design = 0.498.
[03/17 14:17:15     65s]        = stdcell_area 599258 sites (215733 um^2) / alloc_area 1203040 sites (433094 um^2).
[03/17 14:17:15     65s] Pin Density = 0.1777.
[03/17 14:17:15     65s]             = total # of pins 213760 / total area 1203040.
[03/17 14:17:15     65s] OPERPROF: Starting spMPad at level 1, MEM:1404.0M
[03/17 14:17:15     65s] OPERPROF:   Starting spContextMPad at level 2, MEM:1404.0M
[03/17 14:17:15     65s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1404.0M
[03/17 14:17:15     65s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.006, MEM:1404.0M
[03/17 14:17:15     65s] Initial padding reaches pin density 0.436 for top
[03/17 14:17:15     65s] InitPadU 0.498 -> 0.663 for top
[03/17 14:17:15     65s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1404.0M
[03/17 14:17:15     65s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.020, REAL:0.018, MEM:1404.0M
[03/17 14:17:15     65s] === lastAutoLevel = 10 
[03/17 14:17:15     65s] Init WL Bound For Global Placement... 
[03/17 14:17:16     65s] OPERPROF: Starting spInitNetWt at level 1, MEM:1404.0M
[03/17 14:17:16     65s] no activity file in design. spp won't run.
[03/17 14:17:16     65s] [spp] 0
[03/17 14:17:16     65s] [adp] 0:1:1:3
[03/17 14:17:16     65s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.080, REAL:0.083, MEM:1404.0M
[03/17 14:17:16     65s] Clock gating cells determined by native netlist tracing.
[03/17 14:17:16     65s] no activity file in design. spp won't run.
[03/17 14:17:16     65s] no activity file in design. spp won't run.
[03/17 14:17:16     65s] OPERPROF: Starting npMain at level 1, MEM:1404.0M
[03/17 14:17:17     66s] OPERPROF:   Starting npPlace at level 2, MEM:1440.9M
[03/17 14:17:17     66s] Iteration  1: Total net bbox = 2.805e-07 (8.96e-08 1.91e-07)
[03/17 14:17:17     66s]               Est.  stn bbox = 2.953e-07 (9.42e-08 2.01e-07)
[03/17 14:17:17     66s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1507.9M
[03/17 14:17:17     66s] Iteration  2: Total net bbox = 2.805e-07 (8.96e-08 1.91e-07)
[03/17 14:17:17     66s]               Est.  stn bbox = 2.953e-07 (9.42e-08 2.01e-07)
[03/17 14:17:17     66s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1507.9M
[03/17 14:17:17     66s] OPERPROF:     Starting InitSKP at level 3, MEM:1563.4M
[03/17 14:17:32     80s] *** Finished SKP initialization (cpu=0:00:14.5, real=0:00:15.0)***
[03/17 14:17:32     80s] OPERPROF:     Finished InitSKP at level 3, CPU:14.450, REAL:14.462, MEM:1758.2M
[03/17 14:17:33     81s] exp_mt_sequential is set from setPlaceMode option to 1
[03/17 14:17:33     81s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[03/17 14:17:33     81s] place_exp_mt_interval set to default 32
[03/17 14:17:33     81s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/17 14:17:34     83s] Iteration  3: Total net bbox = 2.054e+04 (1.03e+04 1.02e+04)
[03/17 14:17:34     83s]               Est.  stn bbox = 2.556e+04 (1.28e+04 1.28e+04)
[03/17 14:17:34     83s]               cpu = 0:00:16.9 real = 0:00:17.0 mem = 1774.3M
[03/17 14:17:52    101s] Iteration  4: Total net bbox = 2.753e+05 (1.93e+05 8.22e+04)
[03/17 14:17:52    101s]               Est.  stn bbox = 3.494e+05 (2.46e+05 1.04e+05)
[03/17 14:17:52    101s]               cpu = 0:00:18.2 real = 0:00:18.0 mem = 1914.2M
[03/17 14:17:52    101s] Iteration  5: Total net bbox = 2.753e+05 (1.93e+05 8.22e+04)
[03/17 14:17:52    101s]               Est.  stn bbox = 3.494e+05 (2.46e+05 1.04e+05)
[03/17 14:17:52    101s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1914.2M
[03/17 14:17:52    101s] OPERPROF:   Finished npPlace at level 2, CPU:35.320, REAL:35.224, MEM:1914.2M
[03/17 14:17:52    101s] OPERPROF: Finished npMain at level 1, CPU:35.940, REAL:36.844, MEM:1914.2M
[03/17 14:17:53    101s] OPERPROF: Starting npMain at level 1, MEM:1914.2M
[03/17 14:17:53    102s] OPERPROF:   Starting npPlace at level 2, MEM:1914.2M
[03/17 14:18:32    141s] Iteration  6: Total net bbox = 4.389e+05 (2.46e+05 1.93e+05)
[03/17 14:18:32    141s]               Est.  stn bbox = 6.046e+05 (3.40e+05 2.64e+05)
[03/17 14:18:32    141s]               cpu = 0:00:38.9 real = 0:00:39.0 mem = 1780.5M
[03/17 14:18:32    141s] OPERPROF:   Finished npPlace at level 2, CPU:39.050, REAL:39.006, MEM:1780.5M
[03/17 14:18:32    141s] OPERPROF: Finished npMain at level 1, CPU:39.900, REAL:39.866, MEM:1780.5M
[03/17 14:18:32    141s] Iteration  7: Total net bbox = 6.517e+05 (3.96e+05 2.56e+05)
[03/17 14:18:32    141s]               Est.  stn bbox = 8.841e+05 (5.25e+05 3.59e+05)
[03/17 14:18:32    141s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1780.5M
[03/17 14:18:33    141s] Iteration  8: Total net bbox = 6.517e+05 (3.96e+05 2.56e+05)
[03/17 14:18:33    141s]               Est.  stn bbox = 8.841e+05 (5.25e+05 3.59e+05)
[03/17 14:18:33    141s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1780.5M
[03/17 14:18:33    141s] OPERPROF: Starting npMain at level 1, MEM:1780.5M
[03/17 14:18:33    142s] OPERPROF:   Starting npPlace at level 2, MEM:1780.5M
[03/17 14:19:13    181s] OPERPROF:   Finished npPlace at level 2, CPU:39.380, REAL:39.275, MEM:1763.8M
[03/17 14:19:13    181s] OPERPROF: Finished npMain at level 1, CPU:40.250, REAL:40.148, MEM:1763.8M
[03/17 14:19:13    181s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1763.8M
[03/17 14:19:13    181s] Starting Early Global Route rough congestion estimation: mem = 1763.8M
[03/17 14:19:13    181s] (I)       Started Loading and Dumping File ( Curr Mem: 1763.77 MB )
[03/17 14:19:13    181s] (I)       Reading DB...
[03/17 14:19:13    181s] (I)       Read data from FE... (mem=1763.8M)
[03/17 14:19:13    181s] (I)       Read nodes and places... (mem=1763.8M)
[03/17 14:19:13    181s] (I)       Done Read nodes and places (cpu=0.070s, mem=1763.8M)
[03/17 14:19:13    181s] (I)       Read nets... (mem=1763.8M)
[03/17 14:19:13    182s] (I)       Done Read nets (cpu=0.160s, mem=1763.8M)
[03/17 14:19:13    182s] (I)       Done Read data from FE (cpu=0.230s, mem=1763.8M)
[03/17 14:19:13    182s] (I)       before initializing RouteDB syMemory usage = 1763.8 MB
[03/17 14:19:13    182s] (I)       Print mode             : 2
[03/17 14:19:13    182s] (I)       Stop if highly congested: false
[03/17 14:19:13    182s] (I)       Honor MSV route constraint: false
[03/17 14:19:13    182s] (I)       Maximum routing layer  : 127
[03/17 14:19:13    182s] (I)       Minimum routing layer  : 2
[03/17 14:19:13    182s] (I)       Supply scale factor H  : 1.00
[03/17 14:19:13    182s] (I)       Supply scale factor V  : 1.00
[03/17 14:19:13    182s] (I)       Tracks used by clock wire: 0
[03/17 14:19:13    182s] (I)       Reverse direction      : 
[03/17 14:19:13    182s] (I)       Honor partition pin guides: true
[03/17 14:19:13    182s] (I)       Route selected nets only: false
[03/17 14:19:13    182s] (I)       Route secondary PG pins: false
[03/17 14:19:13    182s] (I)       Second PG max fanout   : 2147483647
[03/17 14:19:13    182s] (I)       Assign partition pins  : false
[03/17 14:19:13    182s] (I)       Support large GCell    : true
[03/17 14:19:13    182s] (I)       Number of rows per GCell: 12
[03/17 14:19:13    182s] (I)       Max num rows per GCell : 32
[03/17 14:19:13    182s] (I)       Apply function for special wires: true
[03/17 14:19:13    182s] (I)       Layer by layer blockage reading: true
[03/17 14:19:13    182s] (I)       Offset calculation fix : true
[03/17 14:19:13    182s] (I)       Route stripe layer range: 
[03/17 14:19:13    182s] (I)       Honor partition fences : 
[03/17 14:19:13    182s] (I)       Honor partition pin    : 
[03/17 14:19:13    182s] (I)       Honor partition fences with feedthrough: 
[03/17 14:19:13    182s] (I)       Counted 37430 PG shapes. We will not process PG shapes layer by layer.
[03/17 14:19:13    182s] (I)       Use row-based GCell size
[03/17 14:19:13    182s] (I)       Use row-based GCell align
[03/17 14:19:13    182s] (I)       GCell unit size   : 3600
[03/17 14:19:13    182s] (I)       GCell multiplier  : 12
[03/17 14:19:13    182s] (I)       GCell row height  : 3600
[03/17 14:19:13    182s] (I)       Actual row height : 3600
[03/17 14:19:13    182s] (I)       GCell align ref   : 20000 20000
[03/17 14:19:13    182s] [NR-eGR] Track table information for default rule: 
[03/17 14:19:13    182s] [NR-eGR] M1 has no routable track
[03/17 14:19:13    182s] [NR-eGR] M2 has single uniform track structure
[03/17 14:19:13    182s] [NR-eGR] M3 has single uniform track structure
[03/17 14:19:13    182s] [NR-eGR] M4 has single uniform track structure
[03/17 14:19:13    182s] [NR-eGR] M5 has single uniform track structure
[03/17 14:19:13    182s] [NR-eGR] M6 has single uniform track structure
[03/17 14:19:13    182s] [NR-eGR] M7 has single uniform track structure
[03/17 14:19:13    182s] [NR-eGR] M8 has single uniform track structure
[03/17 14:19:13    182s] (I)       ===========================================================================
[03/17 14:19:13    182s] (I)       == Report All Rule Vias ==
[03/17 14:19:13    182s] (I)       ===========================================================================
[03/17 14:19:13    182s] (I)        Via Rule : (Default)
[03/17 14:19:13    182s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/17 14:19:13    182s] (I)       ---------------------------------------------------------------------------
[03/17 14:19:13    182s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/17 14:19:13    182s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/17 14:19:13    182s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/17 14:19:13    182s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/17 14:19:13    182s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/17 14:19:13    182s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/17 14:19:13    182s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/17 14:19:13    182s] (I)        8    0 : ---                         0 : ---                      
[03/17 14:19:13    182s] (I)       ===========================================================================
[03/17 14:19:13    182s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1763.77 MB )
[03/17 14:19:13    182s] [NR-eGR] Read 60008 PG shapes
[03/17 14:19:13    182s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1763.77 MB )
[03/17 14:19:13    182s] [NR-eGR] #Routing Blockages  : 0
[03/17 14:19:13    182s] [NR-eGR] #Instance Blockages : 0
[03/17 14:19:13    182s] [NR-eGR] #PG Blockages       : 60008
[03/17 14:19:13    182s] [NR-eGR] #Bump Blockages     : 0
[03/17 14:19:13    182s] [NR-eGR] #Boundary Blockages : 0
[03/17 14:19:13    182s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/17 14:19:13    182s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/17 14:19:13    182s] (I)       readDataFromPlaceDB
[03/17 14:19:13    182s] (I)       Read net information..
[03/17 14:19:13    182s] [NR-eGR] Read numTotalNets=62782  numIgnoredNets=0
[03/17 14:19:13    182s] (I)       Read testcase time = 0.020 seconds
[03/17 14:19:13    182s] 
[03/17 14:19:13    182s] (I)       early_global_route_priority property id does not exist.
[03/17 14:19:13    182s] (I)       Start initializing grid graph
[03/17 14:19:13    182s] (I)       End initializing grid graph
[03/17 14:19:13    182s] (I)       Model blockages into capacity
[03/17 14:19:13    182s] (I)       Read Num Blocks=60008  Num Prerouted Wires=0  Num CS=0
[03/17 14:19:13    182s] (I)       Started Modeling ( Curr Mem: 1763.77 MB )
[03/17 14:19:13    182s] (I)       Started Modeling Layer 1 ( Curr Mem: 1763.77 MB )
[03/17 14:19:13    182s] (I)       Started Modeling Layer 2 ( Curr Mem: 1763.77 MB )
[03/17 14:19:13    182s] (I)       Layer 1 (V) : #blockages 24424 : #preroutes 0
[03/17 14:19:13    182s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1763.77 MB )
[03/17 14:19:13    182s] (I)       Started Modeling Layer 3 ( Curr Mem: 1763.77 MB )
[03/17 14:19:13    182s] (I)       Layer 2 (H) : #blockages 23680 : #preroutes 0
[03/17 14:19:13    182s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1763.77 MB )
[03/17 14:19:13    182s] (I)       Started Modeling Layer 4 ( Curr Mem: 1763.77 MB )
[03/17 14:19:13    182s] (I)       Layer 3 (V) : #blockages 11904 : #preroutes 0
[03/17 14:19:13    182s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1763.77 MB )
[03/17 14:19:13    182s] (I)       Started Modeling Layer 5 ( Curr Mem: 1763.77 MB )
[03/17 14:19:13    182s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/17 14:19:13    182s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1763.77 MB )
[03/17 14:19:13    182s] (I)       Started Modeling Layer 6 ( Curr Mem: 1763.77 MB )
[03/17 14:19:13    182s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/17 14:19:13    182s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1763.77 MB )
[03/17 14:19:13    182s] (I)       Started Modeling Layer 7 ( Curr Mem: 1763.77 MB )
[03/17 14:19:13    182s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/17 14:19:13    182s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1763.77 MB )
[03/17 14:19:13    182s] (I)       Started Modeling Layer 8 ( Curr Mem: 1763.77 MB )
[03/17 14:19:13    182s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/17 14:19:13    182s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1763.77 MB )
[03/17 14:19:13    182s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1763.77 MB )
[03/17 14:19:13    182s] (I)       -- layer congestion ratio --
[03/17 14:19:13    182s] (I)       Layer 1 : 0.100000
[03/17 14:19:13    182s] (I)       Layer 2 : 0.700000
[03/17 14:19:13    182s] (I)       Layer 3 : 0.700000
[03/17 14:19:13    182s] (I)       Layer 4 : 0.700000
[03/17 14:19:13    182s] (I)       Layer 5 : 0.700000
[03/17 14:19:13    182s] (I)       Layer 6 : 0.700000
[03/17 14:19:13    182s] (I)       Layer 7 : 0.700000
[03/17 14:19:13    182s] (I)       Layer 8 : 0.700000
[03/17 14:19:13    182s] (I)       ----------------------------
[03/17 14:19:13    182s] (I)       Number of ignored nets = 0
[03/17 14:19:13    182s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/17 14:19:13    182s] (I)       Number of clock nets = 1.  Ignored: No
[03/17 14:19:13    182s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/17 14:19:13    182s] (I)       Number of special nets = 0.  Ignored: Yes
[03/17 14:19:13    182s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/17 14:19:13    182s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/17 14:19:13    182s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/17 14:19:13    182s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/17 14:19:13    182s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/17 14:19:13    182s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/17 14:19:13    182s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1763.8 MB
[03/17 14:19:13    182s] (I)       Ndr track 0 does not exist
[03/17 14:19:13    182s] (I)       Layer1  viaCost=300.00
[03/17 14:19:13    182s] (I)       Layer2  viaCost=100.00
[03/17 14:19:13    182s] (I)       Layer3  viaCost=100.00
[03/17 14:19:13    182s] (I)       Layer4  viaCost=100.00
[03/17 14:19:13    182s] (I)       Layer5  viaCost=100.00
[03/17 14:19:13    182s] (I)       Layer6  viaCost=200.00
[03/17 14:19:13    182s] (I)       Layer7  viaCost=100.00
[03/17 14:19:13    182s] (I)       ---------------------Grid Graph Info--------------------
[03/17 14:19:13    182s] (I)       Routing area        : (0, 0) - (1358400, 1354000)
[03/17 14:19:13    182s] (I)       Core area           : (20000, 20000) - (1338400, 1334000)
[03/17 14:19:13    182s] (I)       Site width          :   400  (dbu)
[03/17 14:19:13    182s] (I)       Row height          :  3600  (dbu)
[03/17 14:19:13    182s] (I)       GCell row height    :  3600  (dbu)
[03/17 14:19:13    182s] (I)       GCell width         : 43200  (dbu)
[03/17 14:19:13    182s] (I)       GCell height        : 43200  (dbu)
[03/17 14:19:13    182s] (I)       Grid                :    32    32     8
[03/17 14:19:13    182s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/17 14:19:13    182s] (I)       Vertical capacity   :     0 43200     0 43200     0 43200     0 43200
[03/17 14:19:13    182s] (I)       Horizontal capacity :     0     0 43200     0 43200     0 43200     0
[03/17 14:19:13    182s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/17 14:19:13    182s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/17 14:19:13    182s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/17 14:19:13    182s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/17 14:19:13    182s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/17 14:19:13    182s] (I)       Num tracks per GCell: 120.00 108.00 108.00 108.00 108.00 108.00 27.00 27.00
[03/17 14:19:13    182s] (I)       Total num of tracks :     0  3396  3384  3396  3384  3396   846   849
[03/17 14:19:13    182s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/17 14:19:13    182s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/17 14:19:13    182s] (I)       --------------------------------------------------------
[03/17 14:19:13    182s] 
[03/17 14:19:13    182s] [NR-eGR] ============ Routing rule table ============
[03/17 14:19:13    182s] [NR-eGR] Rule id: 0  Nets: 62782 
[03/17 14:19:13    182s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/17 14:19:13    182s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/17 14:19:13    182s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/17 14:19:13    182s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/17 14:19:13    182s] [NR-eGR] ========================================
[03/17 14:19:13    182s] [NR-eGR] 
[03/17 14:19:13    182s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/17 14:19:13    182s] (I)       blocked tracks on layer2 : = 27072 / 108672 (24.91%)
[03/17 14:19:13    182s] (I)       blocked tracks on layer3 : = 35929 / 108288 (33.18%)
[03/17 14:19:13    182s] (I)       blocked tracks on layer4 : = 31936 / 108672 (29.39%)
[03/17 14:19:13    182s] (I)       blocked tracks on layer5 : = 0 / 108288 (0.00%)
[03/17 14:19:13    182s] (I)       blocked tracks on layer6 : = 0 / 108672 (0.00%)
[03/17 14:19:13    182s] (I)       blocked tracks on layer7 : = 0 / 27072 (0.00%)
[03/17 14:19:13    182s] (I)       blocked tracks on layer8 : = 0 / 27168 (0.00%)
[03/17 14:19:13    182s] (I)       After initializing earlyGlobalRoute syMemory usage = 1763.8 MB
[03/17 14:19:13    182s] (I)       Finished Loading and Dumping File ( CPU: 0.34 sec, Real: 0.47 sec, Curr Mem: 1763.77 MB )
[03/17 14:19:13    182s] (I)       ============= Initialization =============
[03/17 14:19:13    182s] (I)       numLocalWires=248786  numGlobalNetBranches=53523  numLocalNetBranches=71418
[03/17 14:19:13    182s] (I)       totalPins=213318  totalGlobalPin=40348 (18.91%)
[03/17 14:19:13    182s] (I)       Started Build MST ( Curr Mem: 1763.77 MB )
[03/17 14:19:13    182s] (I)       Generate topology with single threads
[03/17 14:19:13    182s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1763.77 MB )
[03/17 14:19:13    182s] (I)       total 2D Cap : 546830 = (235271 H, 311559 V)
[03/17 14:19:13    182s] (I)       ============  Phase 1a Route ============
[03/17 14:19:13    182s] (I)       Started Phase 1a ( Curr Mem: 1763.77 MB )
[03/17 14:19:13    182s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1763.77 MB )
[03/17 14:19:13    182s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1763.77 MB )
[03/17 14:19:13    182s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/17 14:19:13    182s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1763.77 MB )
[03/17 14:19:13    182s] (I)       Usage: 29612 = (16016 H, 13596 V) = (6.81% H, 4.36% V) = (3.459e+05um H, 2.937e+05um V)
[03/17 14:19:13    182s] (I)       
[03/17 14:19:13    182s] (I)       ============  Phase 1b Route ============
[03/17 14:19:13    182s] (I)       Usage: 29612 = (16016 H, 13596 V) = (6.81% H, 4.36% V) = (3.459e+05um H, 2.937e+05um V)
[03/17 14:19:13    182s] (I)       
[03/17 14:19:13    182s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/17 14:19:13    182s] 
[03/17 14:19:13    182s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/17 14:19:13    182s] Finished Early Global Route rough congestion estimation: mem = 1763.8M
[03/17 14:19:13    182s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.430, REAL:0.562, MEM:1763.8M
[03/17 14:19:13    182s] earlyGlobalRoute rough estimation gcell size 12 row height
[03/17 14:19:13    182s] OPERPROF: Starting CDPad at level 1, MEM:1763.8M
[03/17 14:19:14    182s] CDPadU 0.663 -> 0.662. R=0.498, N=58645, GS=21.600
[03/17 14:19:14    182s] OPERPROF: Finished CDPad at level 1, CPU:0.250, REAL:0.248, MEM:1763.8M
[03/17 14:19:14    182s] OPERPROF: Starting npMain at level 1, MEM:1763.8M
[03/17 14:19:14    183s] OPERPROF:   Starting npPlace at level 2, MEM:1763.8M
[03/17 14:19:15    183s] OPERPROF:   Finished npPlace at level 2, CPU:0.520, REAL:0.524, MEM:1754.8M
[03/17 14:19:15    183s] OPERPROF: Finished npMain at level 1, CPU:1.390, REAL:1.400, MEM:1754.8M
[03/17 14:19:15    183s] Global placement CDP skipped at cutLevel 9.
[03/17 14:19:15    184s] Iteration  9: Total net bbox = 6.804e+05 (4.05e+05 2.75e+05)
[03/17 14:19:15    184s]               Est.  stn bbox = 9.269e+05 (5.40e+05 3.87e+05)
[03/17 14:19:15    184s]               cpu = 0:00:42.5 real = 0:00:42.0 mem = 1754.8M
[03/17 14:19:15    184s] Iteration 10: Total net bbox = 6.804e+05 (4.05e+05 2.75e+05)
[03/17 14:19:15    184s]               Est.  stn bbox = 9.269e+05 (5.40e+05 3.87e+05)
[03/17 14:19:15    184s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1754.8M
[03/17 14:19:15    184s] OPERPROF: Starting npMain at level 1, MEM:1754.8M
[03/17 14:19:16    184s] OPERPROF:   Starting npPlace at level 2, MEM:1754.8M
[03/17 14:19:50    218s] OPERPROF:   Finished npPlace at level 2, CPU:33.900, REAL:33.845, MEM:1764.1M
[03/17 14:19:50    218s] OPERPROF: Finished npMain at level 1, CPU:34.760, REAL:34.701, MEM:1764.1M
[03/17 14:19:50    218s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1764.1M
[03/17 14:19:50    218s] Starting Early Global Route rough congestion estimation: mem = 1764.1M
[03/17 14:19:50    218s] (I)       Started Loading and Dumping File ( Curr Mem: 1764.07 MB )
[03/17 14:19:50    218s] (I)       Reading DB...
[03/17 14:19:50    218s] (I)       Read data from FE... (mem=1764.1M)
[03/17 14:19:50    218s] (I)       Read nodes and places... (mem=1764.1M)
[03/17 14:19:50    219s] (I)       Done Read nodes and places (cpu=0.060s, mem=1764.1M)
[03/17 14:19:50    219s] (I)       Read nets... (mem=1764.1M)
[03/17 14:19:50    219s] (I)       Done Read nets (cpu=0.160s, mem=1764.1M)
[03/17 14:19:50    219s] (I)       Done Read data from FE (cpu=0.220s, mem=1764.1M)
[03/17 14:19:50    219s] (I)       before initializing RouteDB syMemory usage = 1764.1 MB
[03/17 14:19:50    219s] (I)       Print mode             : 2
[03/17 14:19:50    219s] (I)       Stop if highly congested: false
[03/17 14:19:50    219s] (I)       Honor MSV route constraint: false
[03/17 14:19:50    219s] (I)       Maximum routing layer  : 127
[03/17 14:19:50    219s] (I)       Minimum routing layer  : 2
[03/17 14:19:50    219s] (I)       Supply scale factor H  : 1.00
[03/17 14:19:50    219s] (I)       Supply scale factor V  : 1.00
[03/17 14:19:50    219s] (I)       Tracks used by clock wire: 0
[03/17 14:19:50    219s] (I)       Reverse direction      : 
[03/17 14:19:50    219s] (I)       Honor partition pin guides: true
[03/17 14:19:50    219s] (I)       Route selected nets only: false
[03/17 14:19:50    219s] (I)       Route secondary PG pins: false
[03/17 14:19:50    219s] (I)       Second PG max fanout   : 2147483647
[03/17 14:19:50    219s] (I)       Assign partition pins  : false
[03/17 14:19:50    219s] (I)       Support large GCell    : true
[03/17 14:19:50    219s] (I)       Number of rows per GCell: 6
[03/17 14:19:50    219s] (I)       Max num rows per GCell : 32
[03/17 14:19:50    219s] (I)       Apply function for special wires: true
[03/17 14:19:50    219s] (I)       Layer by layer blockage reading: true
[03/17 14:19:50    219s] (I)       Offset calculation fix : true
[03/17 14:19:50    219s] (I)       Route stripe layer range: 
[03/17 14:19:50    219s] (I)       Honor partition fences : 
[03/17 14:19:50    219s] (I)       Honor partition pin    : 
[03/17 14:19:50    219s] (I)       Honor partition fences with feedthrough: 
[03/17 14:19:50    219s] (I)       Counted 37430 PG shapes. We will not process PG shapes layer by layer.
[03/17 14:19:50    219s] (I)       Use row-based GCell size
[03/17 14:19:50    219s] (I)       Use row-based GCell align
[03/17 14:19:50    219s] (I)       GCell unit size   : 3600
[03/17 14:19:50    219s] (I)       GCell multiplier  : 6
[03/17 14:19:50    219s] (I)       GCell row height  : 3600
[03/17 14:19:50    219s] (I)       Actual row height : 3600
[03/17 14:19:50    219s] (I)       GCell align ref   : 20000 20000
[03/17 14:19:50    219s] [NR-eGR] Track table information for default rule: 
[03/17 14:19:50    219s] [NR-eGR] M1 has no routable track
[03/17 14:19:50    219s] [NR-eGR] M2 has single uniform track structure
[03/17 14:19:50    219s] [NR-eGR] M3 has single uniform track structure
[03/17 14:19:50    219s] [NR-eGR] M4 has single uniform track structure
[03/17 14:19:50    219s] [NR-eGR] M5 has single uniform track structure
[03/17 14:19:50    219s] [NR-eGR] M6 has single uniform track structure
[03/17 14:19:50    219s] [NR-eGR] M7 has single uniform track structure
[03/17 14:19:50    219s] [NR-eGR] M8 has single uniform track structure
[03/17 14:19:50    219s] (I)       ===========================================================================
[03/17 14:19:50    219s] (I)       == Report All Rule Vias ==
[03/17 14:19:50    219s] (I)       ===========================================================================
[03/17 14:19:50    219s] (I)        Via Rule : (Default)
[03/17 14:19:50    219s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/17 14:19:50    219s] (I)       ---------------------------------------------------------------------------
[03/17 14:19:50    219s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/17 14:19:50    219s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/17 14:19:50    219s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/17 14:19:50    219s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/17 14:19:50    219s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/17 14:19:50    219s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/17 14:19:50    219s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/17 14:19:50    219s] (I)        8    0 : ---                         0 : ---                      
[03/17 14:19:50    219s] (I)       ===========================================================================
[03/17 14:19:50    219s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1764.07 MB )
[03/17 14:19:50    219s] [NR-eGR] Read 60008 PG shapes
[03/17 14:19:50    219s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1764.07 MB )
[03/17 14:19:50    219s] [NR-eGR] #Routing Blockages  : 0
[03/17 14:19:50    219s] [NR-eGR] #Instance Blockages : 0
[03/17 14:19:50    219s] [NR-eGR] #PG Blockages       : 60008
[03/17 14:19:50    219s] [NR-eGR] #Bump Blockages     : 0
[03/17 14:19:50    219s] [NR-eGR] #Boundary Blockages : 0
[03/17 14:19:50    219s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/17 14:19:50    219s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/17 14:19:50    219s] (I)       readDataFromPlaceDB
[03/17 14:19:50    219s] (I)       Read net information..
[03/17 14:19:50    219s] [NR-eGR] Read numTotalNets=62782  numIgnoredNets=0
[03/17 14:19:50    219s] (I)       Read testcase time = 0.020 seconds
[03/17 14:19:50    219s] 
[03/17 14:19:50    219s] (I)       early_global_route_priority property id does not exist.
[03/17 14:19:50    219s] (I)       Start initializing grid graph
[03/17 14:19:50    219s] (I)       End initializing grid graph
[03/17 14:19:50    219s] (I)       Model blockages into capacity
[03/17 14:19:50    219s] (I)       Read Num Blocks=60008  Num Prerouted Wires=0  Num CS=0
[03/17 14:19:50    219s] (I)       Started Modeling ( Curr Mem: 1764.07 MB )
[03/17 14:19:50    219s] (I)       Started Modeling Layer 1 ( Curr Mem: 1764.07 MB )
[03/17 14:19:50    219s] (I)       Started Modeling Layer 2 ( Curr Mem: 1764.07 MB )
[03/17 14:19:50    219s] (I)       Layer 1 (V) : #blockages 24424 : #preroutes 0
[03/17 14:19:50    219s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1764.07 MB )
[03/17 14:19:50    219s] (I)       Started Modeling Layer 3 ( Curr Mem: 1764.07 MB )
[03/17 14:19:50    219s] (I)       Layer 2 (H) : #blockages 23680 : #preroutes 0
[03/17 14:19:50    219s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.07 MB )
[03/17 14:19:50    219s] (I)       Started Modeling Layer 4 ( Curr Mem: 1764.07 MB )
[03/17 14:19:50    219s] (I)       Layer 3 (V) : #blockages 11904 : #preroutes 0
[03/17 14:19:50    219s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.07 MB )
[03/17 14:19:50    219s] (I)       Started Modeling Layer 5 ( Curr Mem: 1764.07 MB )
[03/17 14:19:50    219s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/17 14:19:50    219s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.07 MB )
[03/17 14:19:50    219s] (I)       Started Modeling Layer 6 ( Curr Mem: 1764.07 MB )
[03/17 14:19:50    219s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/17 14:19:50    219s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.07 MB )
[03/17 14:19:50    219s] (I)       Started Modeling Layer 7 ( Curr Mem: 1764.07 MB )
[03/17 14:19:50    219s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/17 14:19:50    219s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1764.07 MB )
[03/17 14:19:50    219s] (I)       Started Modeling Layer 8 ( Curr Mem: 1764.07 MB )
[03/17 14:19:50    219s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/17 14:19:50    219s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.07 MB )
[03/17 14:19:50    219s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1764.07 MB )
[03/17 14:19:50    219s] (I)       -- layer congestion ratio --
[03/17 14:19:50    219s] (I)       Layer 1 : 0.100000
[03/17 14:19:50    219s] (I)       Layer 2 : 0.700000
[03/17 14:19:50    219s] (I)       Layer 3 : 0.700000
[03/17 14:19:50    219s] (I)       Layer 4 : 0.700000
[03/17 14:19:50    219s] (I)       Layer 5 : 0.700000
[03/17 14:19:50    219s] (I)       Layer 6 : 0.700000
[03/17 14:19:50    219s] (I)       Layer 7 : 0.700000
[03/17 14:19:50    219s] (I)       Layer 8 : 0.700000
[03/17 14:19:50    219s] (I)       ----------------------------
[03/17 14:19:50    219s] (I)       Number of ignored nets = 0
[03/17 14:19:50    219s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/17 14:19:50    219s] (I)       Number of clock nets = 1.  Ignored: No
[03/17 14:19:50    219s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/17 14:19:50    219s] (I)       Number of special nets = 0.  Ignored: Yes
[03/17 14:19:50    219s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/17 14:19:50    219s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/17 14:19:50    219s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/17 14:19:50    219s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/17 14:19:50    219s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/17 14:19:50    219s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/17 14:19:50    219s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1764.1 MB
[03/17 14:19:50    219s] (I)       Ndr track 0 does not exist
[03/17 14:19:50    219s] (I)       Layer1  viaCost=300.00
[03/17 14:19:50    219s] (I)       Layer2  viaCost=100.00
[03/17 14:19:50    219s] (I)       Layer3  viaCost=100.00
[03/17 14:19:50    219s] (I)       Layer4  viaCost=100.00
[03/17 14:19:50    219s] (I)       Layer5  viaCost=100.00
[03/17 14:19:50    219s] (I)       Layer6  viaCost=200.00
[03/17 14:19:50    219s] (I)       Layer7  viaCost=100.00
[03/17 14:19:50    219s] (I)       ---------------------Grid Graph Info--------------------
[03/17 14:19:50    219s] (I)       Routing area        : (0, 0) - (1358400, 1354000)
[03/17 14:19:50    219s] (I)       Core area           : (20000, 20000) - (1338400, 1334000)
[03/17 14:19:50    219s] (I)       Site width          :   400  (dbu)
[03/17 14:19:50    219s] (I)       Row height          :  3600  (dbu)
[03/17 14:19:50    219s] (I)       GCell row height    :  3600  (dbu)
[03/17 14:19:50    219s] (I)       GCell width         : 21600  (dbu)
[03/17 14:19:50    219s] (I)       GCell height        : 21600  (dbu)
[03/17 14:19:50    219s] (I)       Grid                :    63    63     8
[03/17 14:19:50    219s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/17 14:19:50    219s] (I)       Vertical capacity   :     0 21600     0 21600     0 21600     0 21600
[03/17 14:19:50    219s] (I)       Horizontal capacity :     0     0 21600     0 21600     0 21600     0
[03/17 14:19:50    219s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/17 14:19:50    219s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/17 14:19:50    219s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/17 14:19:50    219s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/17 14:19:50    219s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/17 14:19:50    219s] (I)       Num tracks per GCell: 60.00 54.00 54.00 54.00 54.00 54.00 13.50 13.50
[03/17 14:19:50    219s] (I)       Total num of tracks :     0  3396  3384  3396  3384  3396   846   849
[03/17 14:19:50    219s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/17 14:19:50    219s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/17 14:19:50    219s] (I)       --------------------------------------------------------
[03/17 14:19:50    219s] 
[03/17 14:19:50    219s] [NR-eGR] ============ Routing rule table ============
[03/17 14:19:50    219s] [NR-eGR] Rule id: 0  Nets: 62782 
[03/17 14:19:50    219s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/17 14:19:50    219s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/17 14:19:50    219s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/17 14:19:50    219s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/17 14:19:50    219s] [NR-eGR] ========================================
[03/17 14:19:50    219s] [NR-eGR] 
[03/17 14:19:50    219s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/17 14:19:50    219s] (I)       blocked tracks on layer2 : = 52678 / 213948 (24.62%)
[03/17 14:19:50    219s] (I)       blocked tracks on layer3 : = 44175 / 213192 (20.72%)
[03/17 14:19:50    219s] (I)       blocked tracks on layer4 : = 62874 / 213948 (29.39%)
[03/17 14:19:50    219s] (I)       blocked tracks on layer5 : = 0 / 213192 (0.00%)
[03/17 14:19:50    219s] (I)       blocked tracks on layer6 : = 0 / 213948 (0.00%)
[03/17 14:19:50    219s] (I)       blocked tracks on layer7 : = 0 / 53298 (0.00%)
[03/17 14:19:50    219s] (I)       blocked tracks on layer8 : = 0 / 53487 (0.00%)
[03/17 14:19:50    219s] (I)       After initializing earlyGlobalRoute syMemory usage = 1764.1 MB
[03/17 14:19:50    219s] (I)       Finished Loading and Dumping File ( CPU: 0.35 sec, Real: 0.50 sec, Curr Mem: 1764.07 MB )
[03/17 14:19:50    219s] (I)       ============= Initialization =============
[03/17 14:19:50    219s] (I)       numLocalWires=206098  numGlobalNetBranches=51429  numLocalNetBranches=51947
[03/17 14:19:50    219s] (I)       totalPins=213318  totalGlobalPin=70770 (33.18%)
[03/17 14:19:50    219s] (I)       Started Build MST ( Curr Mem: 1764.07 MB )
[03/17 14:19:50    219s] (I)       Generate topology with single threads
[03/17 14:19:50    219s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1764.07 MB )
[03/17 14:19:50    219s] (I)       total 2D Cap : 1073875 = (462804 H, 611071 V)
[03/17 14:19:51    219s] (I)       ============  Phase 1a Route ============
[03/17 14:19:51    219s] (I)       Started Phase 1a ( Curr Mem: 1764.07 MB )
[03/17 14:19:51    219s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1764.07 MB )
[03/17 14:19:51    219s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1764.07 MB )
[03/17 14:19:51    219s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/17 14:19:51    219s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.07 MB )
[03/17 14:19:51    219s] (I)       Usage: 62837 = (33484 H, 29353 V) = (7.24% H, 4.80% V) = (3.616e+05um H, 3.170e+05um V)
[03/17 14:19:51    219s] (I)       
[03/17 14:19:51    219s] (I)       ============  Phase 1b Route ============
[03/17 14:19:51    219s] (I)       Usage: 62837 = (33484 H, 29353 V) = (7.24% H, 4.80% V) = (3.616e+05um H, 3.170e+05um V)
[03/17 14:19:51    219s] (I)       
[03/17 14:19:51    219s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/17 14:19:51    219s] 
[03/17 14:19:51    219s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/17 14:19:51    219s] Finished Early Global Route rough congestion estimation: mem = 1764.1M
[03/17 14:19:51    219s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.450, REAL:0.612, MEM:1764.1M
[03/17 14:19:51    219s] earlyGlobalRoute rough estimation gcell size 6 row height
[03/17 14:19:51    219s] OPERPROF: Starting CDPad at level 1, MEM:1764.1M
[03/17 14:19:51    219s] CDPadU 0.662 -> 0.663. R=0.498, N=58645, GS=10.800
[03/17 14:19:51    219s] OPERPROF: Finished CDPad at level 1, CPU:0.260, REAL:0.266, MEM:1764.1M
[03/17 14:19:51    219s] OPERPROF: Starting npMain at level 1, MEM:1764.1M
[03/17 14:19:52    220s] OPERPROF:   Starting npPlace at level 2, MEM:1764.1M
[03/17 14:19:52    221s] OPERPROF:   Finished npPlace at level 2, CPU:0.540, REAL:0.537, MEM:1756.1M
[03/17 14:19:52    221s] OPERPROF: Finished npMain at level 1, CPU:1.430, REAL:1.422, MEM:1756.1M
[03/17 14:19:52    221s] Global placement CDP skipped at cutLevel 11.
[03/17 14:19:52    221s] Iteration 11: Total net bbox = 7.022e+05 (4.19e+05 2.83e+05)
[03/17 14:19:52    221s]               Est.  stn bbox = 9.573e+05 (5.59e+05 3.98e+05)
[03/17 14:19:52    221s]               cpu = 0:00:37.0 real = 0:00:37.0 mem = 1756.1M
[03/17 14:19:52    221s] Iteration 12: Total net bbox = 7.022e+05 (4.19e+05 2.83e+05)
[03/17 14:19:52    221s]               Est.  stn bbox = 9.573e+05 (5.59e+05 3.98e+05)
[03/17 14:19:52    221s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1756.1M
[03/17 14:19:52    221s] OPERPROF: Starting npMain at level 1, MEM:1756.1M
[03/17 14:19:53    222s] OPERPROF:   Starting npPlace at level 2, MEM:1756.1M
[03/17 14:20:41    270s] OPERPROF:   Finished npPlace at level 2, CPU:47.860, REAL:47.809, MEM:1771.8M
[03/17 14:20:41    270s] OPERPROF: Finished npMain at level 1, CPU:48.780, REAL:48.727, MEM:1771.8M
[03/17 14:20:41    270s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1771.8M
[03/17 14:20:41    270s] Starting Early Global Route rough congestion estimation: mem = 1771.8M
[03/17 14:20:41    270s] (I)       Started Loading and Dumping File ( Curr Mem: 1771.83 MB )
[03/17 14:20:41    270s] (I)       Reading DB...
[03/17 14:20:41    270s] (I)       Read data from FE... (mem=1771.8M)
[03/17 14:20:41    270s] (I)       Read nodes and places... (mem=1771.8M)
[03/17 14:20:41    270s] (I)       Done Read nodes and places (cpu=0.050s, mem=1771.8M)
[03/17 14:20:41    270s] (I)       Read nets... (mem=1771.8M)
[03/17 14:20:41    270s] (I)       Done Read nets (cpu=0.170s, mem=1771.8M)
[03/17 14:20:41    270s] (I)       Done Read data from FE (cpu=0.220s, mem=1771.8M)
[03/17 14:20:41    270s] (I)       before initializing RouteDB syMemory usage = 1771.8 MB
[03/17 14:20:41    270s] (I)       Print mode             : 2
[03/17 14:20:41    270s] (I)       Stop if highly congested: false
[03/17 14:20:41    270s] (I)       Honor MSV route constraint: false
[03/17 14:20:41    270s] (I)       Maximum routing layer  : 127
[03/17 14:20:41    270s] (I)       Minimum routing layer  : 2
[03/17 14:20:41    270s] (I)       Supply scale factor H  : 1.00
[03/17 14:20:41    270s] (I)       Supply scale factor V  : 1.00
[03/17 14:20:41    270s] (I)       Tracks used by clock wire: 0
[03/17 14:20:41    270s] (I)       Reverse direction      : 
[03/17 14:20:41    270s] (I)       Honor partition pin guides: true
[03/17 14:20:41    270s] (I)       Route selected nets only: false
[03/17 14:20:41    270s] (I)       Route secondary PG pins: false
[03/17 14:20:41    270s] (I)       Second PG max fanout   : 2147483647
[03/17 14:20:41    270s] (I)       Assign partition pins  : false
[03/17 14:20:41    270s] (I)       Support large GCell    : true
[03/17 14:20:41    270s] (I)       Number of rows per GCell: 3
[03/17 14:20:41    270s] (I)       Max num rows per GCell : 32
[03/17 14:20:41    270s] (I)       Apply function for special wires: true
[03/17 14:20:41    270s] (I)       Layer by layer blockage reading: true
[03/17 14:20:41    270s] (I)       Offset calculation fix : true
[03/17 14:20:41    270s] (I)       Route stripe layer range: 
[03/17 14:20:41    270s] (I)       Honor partition fences : 
[03/17 14:20:41    270s] (I)       Honor partition pin    : 
[03/17 14:20:41    270s] (I)       Honor partition fences with feedthrough: 
[03/17 14:20:41    270s] (I)       Counted 37430 PG shapes. We will not process PG shapes layer by layer.
[03/17 14:20:41    270s] (I)       Use row-based GCell size
[03/17 14:20:41    270s] (I)       Use row-based GCell align
[03/17 14:20:41    270s] (I)       GCell unit size   : 3600
[03/17 14:20:41    270s] (I)       GCell multiplier  : 3
[03/17 14:20:41    270s] (I)       GCell row height  : 3600
[03/17 14:20:41    270s] (I)       Actual row height : 3600
[03/17 14:20:41    270s] (I)       GCell align ref   : 20000 20000
[03/17 14:20:41    270s] [NR-eGR] Track table information for default rule: 
[03/17 14:20:41    270s] [NR-eGR] M1 has no routable track
[03/17 14:20:41    270s] [NR-eGR] M2 has single uniform track structure
[03/17 14:20:41    270s] [NR-eGR] M3 has single uniform track structure
[03/17 14:20:41    270s] [NR-eGR] M4 has single uniform track structure
[03/17 14:20:41    270s] [NR-eGR] M5 has single uniform track structure
[03/17 14:20:41    270s] [NR-eGR] M6 has single uniform track structure
[03/17 14:20:41    270s] [NR-eGR] M7 has single uniform track structure
[03/17 14:20:41    270s] [NR-eGR] M8 has single uniform track structure
[03/17 14:20:41    270s] (I)       ===========================================================================
[03/17 14:20:41    270s] (I)       == Report All Rule Vias ==
[03/17 14:20:41    270s] (I)       ===========================================================================
[03/17 14:20:41    270s] (I)        Via Rule : (Default)
[03/17 14:20:41    270s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/17 14:20:41    270s] (I)       ---------------------------------------------------------------------------
[03/17 14:20:42    270s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/17 14:20:42    270s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/17 14:20:42    270s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/17 14:20:42    270s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/17 14:20:42    270s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/17 14:20:42    270s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/17 14:20:42    270s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/17 14:20:42    270s] (I)        8    0 : ---                         0 : ---                      
[03/17 14:20:42    270s] (I)       ===========================================================================
[03/17 14:20:42    270s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1771.83 MB )
[03/17 14:20:42    270s] [NR-eGR] Read 60008 PG shapes
[03/17 14:20:42    270s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1771.83 MB )
[03/17 14:20:42    270s] [NR-eGR] #Routing Blockages  : 0
[03/17 14:20:42    270s] [NR-eGR] #Instance Blockages : 0
[03/17 14:20:42    270s] [NR-eGR] #PG Blockages       : 60008
[03/17 14:20:42    270s] [NR-eGR] #Bump Blockages     : 0
[03/17 14:20:42    270s] [NR-eGR] #Boundary Blockages : 0
[03/17 14:20:42    270s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/17 14:20:42    270s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/17 14:20:42    270s] (I)       readDataFromPlaceDB
[03/17 14:20:42    270s] (I)       Read net information..
[03/17 14:20:42    270s] [NR-eGR] Read numTotalNets=62782  numIgnoredNets=0
[03/17 14:20:42    270s] (I)       Read testcase time = 0.020 seconds
[03/17 14:20:42    270s] 
[03/17 14:20:42    270s] (I)       early_global_route_priority property id does not exist.
[03/17 14:20:42    270s] (I)       Start initializing grid graph
[03/17 14:20:42    270s] (I)       End initializing grid graph
[03/17 14:20:42    270s] (I)       Model blockages into capacity
[03/17 14:20:42    270s] (I)       Read Num Blocks=60008  Num Prerouted Wires=0  Num CS=0
[03/17 14:20:42    270s] (I)       Started Modeling ( Curr Mem: 1771.83 MB )
[03/17 14:20:42    270s] (I)       Started Modeling Layer 1 ( Curr Mem: 1771.83 MB )
[03/17 14:20:42    270s] (I)       Started Modeling Layer 2 ( Curr Mem: 1771.83 MB )
[03/17 14:20:42    270s] (I)       Layer 1 (V) : #blockages 24424 : #preroutes 0
[03/17 14:20:42    270s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1771.83 MB )
[03/17 14:20:42    270s] (I)       Started Modeling Layer 3 ( Curr Mem: 1771.83 MB )
[03/17 14:20:42    270s] (I)       Layer 2 (H) : #blockages 23680 : #preroutes 0
[03/17 14:20:42    270s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1771.83 MB )
[03/17 14:20:42    270s] (I)       Started Modeling Layer 4 ( Curr Mem: 1771.83 MB )
[03/17 14:20:42    270s] (I)       Layer 3 (V) : #blockages 11904 : #preroutes 0
[03/17 14:20:42    270s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1771.83 MB )
[03/17 14:20:42    270s] (I)       Started Modeling Layer 5 ( Curr Mem: 1771.83 MB )
[03/17 14:20:42    270s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/17 14:20:42    270s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1771.83 MB )
[03/17 14:20:42    270s] (I)       Started Modeling Layer 6 ( Curr Mem: 1771.83 MB )
[03/17 14:20:42    270s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/17 14:20:42    270s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1771.83 MB )
[03/17 14:20:42    270s] (I)       Started Modeling Layer 7 ( Curr Mem: 1771.83 MB )
[03/17 14:20:42    270s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/17 14:20:42    270s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1771.83 MB )
[03/17 14:20:42    270s] (I)       Started Modeling Layer 8 ( Curr Mem: 1771.83 MB )
[03/17 14:20:42    270s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/17 14:20:42    270s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1771.83 MB )
[03/17 14:20:42    270s] (I)       Finished Modeling ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1771.83 MB )
[03/17 14:20:42    270s] (I)       -- layer congestion ratio --
[03/17 14:20:42    270s] (I)       Layer 1 : 0.100000
[03/17 14:20:42    270s] (I)       Layer 2 : 0.700000
[03/17 14:20:42    270s] (I)       Layer 3 : 0.700000
[03/17 14:20:42    270s] (I)       Layer 4 : 0.700000
[03/17 14:20:42    270s] (I)       Layer 5 : 0.700000
[03/17 14:20:42    270s] (I)       Layer 6 : 0.700000
[03/17 14:20:42    270s] (I)       Layer 7 : 0.700000
[03/17 14:20:42    270s] (I)       Layer 8 : 0.700000
[03/17 14:20:42    270s] (I)       ----------------------------
[03/17 14:20:42    270s] (I)       Number of ignored nets = 0
[03/17 14:20:42    270s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/17 14:20:42    270s] (I)       Number of clock nets = 1.  Ignored: No
[03/17 14:20:42    270s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/17 14:20:42    270s] (I)       Number of special nets = 0.  Ignored: Yes
[03/17 14:20:42    270s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/17 14:20:42    270s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/17 14:20:42    270s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/17 14:20:42    270s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/17 14:20:42    270s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/17 14:20:42    270s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/17 14:20:42    270s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1771.8 MB
[03/17 14:20:42    270s] (I)       Ndr track 0 does not exist
[03/17 14:20:42    270s] (I)       Layer1  viaCost=300.00
[03/17 14:20:42    270s] (I)       Layer2  viaCost=100.00
[03/17 14:20:42    270s] (I)       Layer3  viaCost=100.00
[03/17 14:20:42    270s] (I)       Layer4  viaCost=100.00
[03/17 14:20:42    270s] (I)       Layer5  viaCost=100.00
[03/17 14:20:42    270s] (I)       Layer6  viaCost=200.00
[03/17 14:20:42    270s] (I)       Layer7  viaCost=100.00
[03/17 14:20:42    270s] (I)       ---------------------Grid Graph Info--------------------
[03/17 14:20:42    270s] (I)       Routing area        : (0, 0) - (1358400, 1354000)
[03/17 14:20:42    270s] (I)       Core area           : (20000, 20000) - (1338400, 1334000)
[03/17 14:20:42    270s] (I)       Site width          :   400  (dbu)
[03/17 14:20:42    270s] (I)       Row height          :  3600  (dbu)
[03/17 14:20:42    270s] (I)       GCell row height    :  3600  (dbu)
[03/17 14:20:42    270s] (I)       GCell width         : 10800  (dbu)
[03/17 14:20:42    270s] (I)       GCell height        : 10800  (dbu)
[03/17 14:20:42    270s] (I)       Grid                :   126   126     8
[03/17 14:20:42    270s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/17 14:20:42    270s] (I)       Vertical capacity   :     0 10800     0 10800     0 10800     0 10800
[03/17 14:20:42    270s] (I)       Horizontal capacity :     0     0 10800     0 10800     0 10800     0
[03/17 14:20:42    270s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/17 14:20:42    270s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/17 14:20:42    270s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/17 14:20:42    270s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/17 14:20:42    270s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/17 14:20:42    270s] (I)       Num tracks per GCell: 30.00 27.00 27.00 27.00 27.00 27.00  6.75  6.75
[03/17 14:20:42    270s] (I)       Total num of tracks :     0  3396  3384  3396  3384  3396   846   849
[03/17 14:20:42    270s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/17 14:20:42    270s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/17 14:20:42    270s] (I)       --------------------------------------------------------
[03/17 14:20:42    270s] 
[03/17 14:20:42    270s] [NR-eGR] ============ Routing rule table ============
[03/17 14:20:42    270s] [NR-eGR] Rule id: 0  Nets: 62782 
[03/17 14:20:42    270s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/17 14:20:42    270s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/17 14:20:42    270s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/17 14:20:42    270s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/17 14:20:42    270s] [NR-eGR] ========================================
[03/17 14:20:42    270s] [NR-eGR] 
[03/17 14:20:42    270s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/17 14:20:42    270s] (I)       blocked tracks on layer2 : = 104559 / 427896 (24.44%)
[03/17 14:20:42    270s] (I)       blocked tracks on layer3 : = 52421 / 426384 (12.29%)
[03/17 14:20:42    270s] (I)       blocked tracks on layer4 : = 125249 / 427896 (29.27%)
[03/17 14:20:42    270s] (I)       blocked tracks on layer5 : = 0 / 426384 (0.00%)
[03/17 14:20:42    270s] (I)       blocked tracks on layer6 : = 0 / 427896 (0.00%)
[03/17 14:20:42    270s] (I)       blocked tracks on layer7 : = 0 / 106596 (0.00%)
[03/17 14:20:42    270s] (I)       blocked tracks on layer8 : = 0 / 106974 (0.00%)
[03/17 14:20:42    270s] (I)       After initializing earlyGlobalRoute syMemory usage = 1771.8 MB
[03/17 14:20:42    270s] (I)       Finished Loading and Dumping File ( CPU: 0.38 sec, Real: 0.56 sec, Curr Mem: 1771.83 MB )
[03/17 14:20:42    270s] (I)       ============= Initialization =============
[03/17 14:20:42    270s] (I)       numLocalWires=135592  numGlobalNetBranches=38511  numLocalNetBranches=29502
[03/17 14:20:42    270s] (I)       totalPins=213318  totalGlobalPin=119971 (56.24%)
[03/17 14:20:42    270s] (I)       Started Build MST ( Curr Mem: 1771.83 MB )
[03/17 14:20:42    270s] (I)       Generate topology with single threads
[03/17 14:20:42    270s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1771.83 MB )
[03/17 14:20:42    270s] (I)       total 2D Cap : 2142780 = (921358 H, 1221422 V)
[03/17 14:20:42    270s] (I)       ============  Phase 1a Route ============
[03/17 14:20:42    270s] (I)       Started Phase 1a ( Curr Mem: 1771.83 MB )
[03/17 14:20:42    270s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1771.83 MB )
[03/17 14:20:42    270s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1771.83 MB )
[03/17 14:20:42    270s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/17 14:20:42    270s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1771.83 MB )
[03/17 14:20:42    270s] (I)       Usage: 136748 = (71926 H, 64822 V) = (7.81% H, 5.31% V) = (3.884e+05um H, 3.500e+05um V)
[03/17 14:20:42    270s] (I)       
[03/17 14:20:42    270s] (I)       ============  Phase 1b Route ============
[03/17 14:20:42    270s] (I)       Usage: 136748 = (71926 H, 64822 V) = (7.81% H, 5.31% V) = (3.884e+05um H, 3.500e+05um V)
[03/17 14:20:42    270s] (I)       
[03/17 14:20:42    270s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/17 14:20:42    270s] 
[03/17 14:20:42    270s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/17 14:20:42    270s] Finished Early Global Route rough congestion estimation: mem = 1771.8M
[03/17 14:20:42    270s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.550, REAL:0.725, MEM:1771.8M
[03/17 14:20:42    270s] earlyGlobalRoute rough estimation gcell size 3 row height
[03/17 14:20:42    270s] OPERPROF: Starting CDPad at level 1, MEM:1771.8M
[03/17 14:20:42    271s] CDPadU 0.663 -> 0.665. R=0.498, N=58645, GS=5.400
[03/17 14:20:42    271s] OPERPROF: Finished CDPad at level 1, CPU:0.340, REAL:0.335, MEM:1771.8M
[03/17 14:20:42    271s] OPERPROF: Starting npMain at level 1, MEM:1771.8M
[03/17 14:20:43    271s] OPERPROF:   Starting npPlace at level 2, MEM:1771.8M
[03/17 14:20:44    272s] OPERPROF:   Finished npPlace at level 2, CPU:0.600, REAL:0.595, MEM:1762.8M
[03/17 14:20:44    272s] OPERPROF: Finished npMain at level 1, CPU:1.500, REAL:1.500, MEM:1762.8M
[03/17 14:20:44    272s] Global placement CDP skipped at cutLevel 13.
[03/17 14:20:44    272s] Iteration 13: Total net bbox = 7.374e+05 (4.32e+05 3.05e+05)
[03/17 14:20:44    272s]               Est.  stn bbox = 9.971e+05 (5.74e+05 4.23e+05)
[03/17 14:20:44    272s]               cpu = 0:00:51.3 real = 0:00:52.0 mem = 1762.8M
[03/17 14:20:44    272s] Iteration 14: Total net bbox = 7.374e+05 (4.32e+05 3.05e+05)
[03/17 14:20:44    272s]               Est.  stn bbox = 9.971e+05 (5.74e+05 4.23e+05)
[03/17 14:20:44    272s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1762.8M
[03/17 14:20:44    272s] OPERPROF: Starting npMain at level 1, MEM:1762.8M
[03/17 14:20:45    273s] OPERPROF:   Starting npPlace at level 2, MEM:1762.8M
[03/17 14:21:59    347s] OPERPROF:   Finished npPlace at level 2, CPU:74.000, REAL:73.862, MEM:1793.4M
[03/17 14:21:59    347s] OPERPROF: Finished npMain at level 1, CPU:74.880, REAL:74.751, MEM:1793.4M
[03/17 14:21:59    347s] Iteration 15: Total net bbox = 7.871e+05 (4.50e+05 3.37e+05)
[03/17 14:21:59    347s]               Est.  stn bbox = 1.039e+06 (5.88e+05 4.52e+05)
[03/17 14:21:59    347s]               cpu = 0:01:15 real = 0:01:15 mem = 1793.4M
[03/17 14:21:59    347s] [adp] clock
[03/17 14:21:59    347s] [adp] weight, nr nets, wire length
[03/17 14:21:59    347s] [adp]      0        1  1277.916500
[03/17 14:21:59    347s] [adp] data
[03/17 14:21:59    347s] [adp] weight, nr nets, wire length
[03/17 14:21:59    347s] [adp]      0    62921  785871.328000
[03/17 14:21:59    347s] [adp] 0.000000|0.000000|0.000000
[03/17 14:21:59    347s] Iteration 16: Total net bbox = 7.871e+05 (4.50e+05 3.37e+05)
[03/17 14:21:59    347s]               Est.  stn bbox = 1.039e+06 (5.88e+05 4.52e+05)
[03/17 14:21:59    347s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1793.4M
[03/17 14:21:59    347s] Clear WL Bound Manager after Global Placement... 
[03/17 14:21:59    347s] Finished Global Placement (cpu=0:04:42, real=0:04:43, mem=1793.4M)
[03/17 14:21:59    348s] 0 delay mode for cte disabled.
[03/17 14:21:59    348s] SKP cleared!
[03/17 14:21:59    348s] Info: 0 clock gating cells identified, 0 (on average) moved 0/8
[03/17 14:21:59    348s] net ignore based on current view = 0
[03/17 14:21:59    348s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1793.4M
[03/17 14:21:59    348s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1788.8M
[03/17 14:21:59    348s] Solver runtime cpu: 0:04:04 real: 0:04:04
[03/17 14:21:59    348s] Core Placement runtime cpu: 0:04:39 real: 0:04:38
[03/17 14:21:59    348s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1788.8M
[03/17 14:21:59    348s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1788.8M
[03/17 14:21:59    348s] z: 2, totalTracks: 1
[03/17 14:21:59    348s] z: 4, totalTracks: 1
[03/17 14:21:59    348s] z: 6, totalTracks: 1
[03/17 14:21:59    348s] z: 8, totalTracks: 1
[03/17 14:21:59    348s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/17 14:21:59    348s] All LLGs are deleted
[03/17 14:21:59    348s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1788.8M
[03/17 14:21:59    348s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:1788.8M
[03/17 14:21:59    348s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1788.8M
[03/17 14:21:59    348s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1788.8M
[03/17 14:21:59    348s] Core basic site is core
[03/17 14:21:59    348s] SiteArray: non-trimmed site array dimensions = 365 x 3296
[03/17 14:21:59    348s] SiteArray: use 4,861,952 bytes
[03/17 14:21:59    348s] SiteArray: current memory after site array memory allocation 1793.4M
[03/17 14:21:59    348s] SiteArray: FP blocked sites are writable
[03/17 14:21:59    348s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 14:21:59    348s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1793.4M
[03/17 14:21:59    348s] Process 36298 wires and vias for routing blockage and capacity analysis
[03/17 14:21:59    348s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.060, REAL:0.065, MEM:1793.4M
[03/17 14:21:59    348s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.160, REAL:0.169, MEM:1793.4M
[03/17 14:21:59    348s] OPERPROF:       Starting CMU at level 4, MEM:1793.4M
[03/17 14:21:59    348s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.008, MEM:1793.4M
[03/17 14:21:59    348s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.200, REAL:0.199, MEM:1793.4M
[03/17 14:22:00    348s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=1793.4MB).
[03/17 14:22:00    348s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.290, REAL:0.295, MEM:1793.4M
[03/17 14:22:00    348s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.290, REAL:0.297, MEM:1793.4M
[03/17 14:22:00    348s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.16097.1
[03/17 14:22:00    348s] OPERPROF: Starting RefinePlace at level 1, MEM:1793.4M
[03/17 14:22:00    348s] *** Starting refinePlace (0:05:48 mem=1793.4M) ***
[03/17 14:22:00    348s] Total net bbox length = 7.871e+05 (4.502e+05 3.370e+05) (ext = 1.888e+05)
[03/17 14:22:00    348s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:22:00    348s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1793.4M
[03/17 14:22:00    348s] Starting refinePlace ...
[03/17 14:22:00    348s] ** Cut row section cpu time 0:00:00.0.
[03/17 14:22:00    348s]    Spread Effort: high, standalone mode, useDDP on.
[03/17 14:22:02    350s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.9, real=0:00:02.0, mem=1793.4MB) @(0:05:49 - 0:05:50).
[03/17 14:22:02    350s] Move report: preRPlace moves 58645 insts, mean move: 0.55 um, max move: 5.78 um
[03/17 14:22:02    350s] 	Max move on inst (core_instance0_nmem_instance_memory7_reg_43_): (540.19, 82.98) --> (543.20, 80.20)
[03/17 14:22:02    350s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[03/17 14:22:02    350s] wireLenOptFixPriorityInst 0 inst fixed
[03/17 14:22:02    350s] Placement tweakage begins.
[03/17 14:22:02    350s] wire length = 8.277e+05
[03/17 14:22:10    359s] wire length = 7.913e+05
[03/17 14:22:10    359s] Placement tweakage ends.
[03/17 14:22:10    359s] Move report: tweak moves 10982 insts, mean move: 3.09 um, max move: 23.00 um
[03/17 14:22:10    359s] 	Max move on inst (U54202): (582.20, 445.60) --> (559.20, 445.60)
[03/17 14:22:10    359s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:08.8, real=0:00:08.0, mem=1793.4MB) @(0:05:50 - 0:05:59).
[03/17 14:22:11    359s] 
[03/17 14:22:11    359s] Running Spiral with 1 thread in Normal Mode  fetchWidth=324 
[03/17 14:22:12    361s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:22:12    361s] [CPU] RefinePlace/Legalization (cpu=0:00:02.2, real=0:00:02.0, mem=1793.4MB) @(0:05:59 - 0:06:01).
[03/17 14:22:12    361s] Move report: Detail placement moves 58645 insts, mean move: 1.06 um, max move: 23.89 um
[03/17 14:22:12    361s] 	Max move on inst (U54202): (582.22, 446.48) --> (559.20, 445.60)
[03/17 14:22:12    361s] 	Runtime: CPU: 0:00:12.9 REAL: 0:00:12.0 MEM: 1793.4MB
[03/17 14:22:13    361s] Statistics of distance of Instance movement in refine placement:
[03/17 14:22:13    361s]   maximum (X+Y) =        23.89 um
[03/17 14:22:13    361s]   inst (U54202) with max move: (582.215, 446.477) -> (559.2, 445.6)
[03/17 14:22:13    361s]   mean    (X+Y) =         1.06 um
[03/17 14:22:13    361s] Summary Report:
[03/17 14:22:13    361s] Instances move: 58645 (out of 58645 movable)
[03/17 14:22:13    361s] Instances flipped: 0
[03/17 14:22:13    361s] Mean displacement: 1.06 um
[03/17 14:22:13    361s] Max displacement: 23.89 um (Instance: U54202) (582.215, 446.477) -> (559.2, 445.6)
[03/17 14:22:13    361s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: INR2D1
[03/17 14:22:13    361s] Total instances moved : 58645
[03/17 14:22:13    361s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:12.890, REAL:12.865, MEM:1793.4M
[03/17 14:22:13    361s] Total net bbox length = 7.527e+05 (4.142e+05 3.385e+05) (ext = 1.883e+05)
[03/17 14:22:13    361s] Runtime: CPU: 0:00:13.0 REAL: 0:00:13.0 MEM: 1793.4MB
[03/17 14:22:13    361s] [CPU] RefinePlace/total (cpu=0:00:13.0, real=0:00:13.0, mem=1793.4MB) @(0:05:48 - 0:06:01).
[03/17 14:22:13    361s] *** Finished refinePlace (0:06:01 mem=1793.4M) ***
[03/17 14:22:13    361s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.16097.1
[03/17 14:22:13    361s] OPERPROF: Finished RefinePlace at level 1, CPU:13.050, REAL:13.030, MEM:1793.4M
[03/17 14:22:13    361s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1793.4M
[03/17 14:22:13    361s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1793.4M
[03/17 14:22:13    361s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.022, MEM:1788.8M
[03/17 14:22:13    361s] All LLGs are deleted
[03/17 14:22:13    361s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1788.8M
[03/17 14:22:13    361s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1788.8M
[03/17 14:22:13    361s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.075, MEM:1788.8M
[03/17 14:22:13    361s] *** Finished Initial Placement (cpu=0:04:57, real=0:04:58, mem=1788.8M) ***
[03/17 14:22:13    361s] z: 2, totalTracks: 1
[03/17 14:22:13    361s] z: 4, totalTracks: 1
[03/17 14:22:13    361s] z: 6, totalTracks: 1
[03/17 14:22:13    361s] z: 8, totalTracks: 1
[03/17 14:22:13    361s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/17 14:22:13    361s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1788.8M
[03/17 14:22:13    361s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1788.8M
[03/17 14:22:13    361s] Core basic site is core
[03/17 14:22:13    361s] SiteArray: non-trimmed site array dimensions = 365 x 3296
[03/17 14:22:13    361s] SiteArray: use 4,861,952 bytes
[03/17 14:22:13    361s] SiteArray: current memory after site array memory allocation 1793.4M
[03/17 14:22:13    361s] SiteArray: FP blocked sites are writable
[03/17 14:22:13    361s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 14:22:13    361s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1793.4M
[03/17 14:22:13    361s] Process 36298 wires and vias for routing blockage and capacity analysis
[03/17 14:22:13    361s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.070, REAL:0.067, MEM:1793.4M
[03/17 14:22:13    361s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.180, REAL:0.176, MEM:1793.4M
[03/17 14:22:13    361s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.200, REAL:0.195, MEM:1793.4M
[03/17 14:22:13    361s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1793.4M
[03/17 14:22:13    361s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.030, REAL:0.036, MEM:1793.4M
[03/17 14:22:13    361s] default core: bins with density > 0.750 = 20.01 % ( 274 / 1369 )
[03/17 14:22:13    361s] Density distribution unevenness ratio = 23.385%
[03/17 14:22:13    361s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1793.4M
[03/17 14:22:13    361s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1793.4M
[03/17 14:22:13    361s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1788.8M
[03/17 14:22:13    361s] All LLGs are deleted
[03/17 14:22:13    361s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1788.8M
[03/17 14:22:13    361s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1788.8M
[03/17 14:22:13    361s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.053, MEM:1788.8M
[03/17 14:22:13    362s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/17 14:22:13    362s] 
[03/17 14:22:13    362s] *** Start incrementalPlace ***
[03/17 14:22:13    362s] User Input Parameters:
[03/17 14:22:13    362s] - Congestion Driven    : On
[03/17 14:22:13    362s] - Timing Driven        : On
[03/17 14:22:13    362s] - Area-Violation Based : On
[03/17 14:22:13    362s] - Start Rollback Level : -5
[03/17 14:22:13    362s] - Legalized            : On
[03/17 14:22:13    362s] - Window Based         : Off
[03/17 14:22:13    362s] - eDen incr mode       : Off
[03/17 14:22:13    362s] - Small incr mode      : Off
[03/17 14:22:13    362s] 
[03/17 14:22:13    362s] Init WL Bound for IncrIp in placeDesign ... 
[03/17 14:22:13    362s] No Views given, use default active views for adaptive view pruning
[03/17 14:22:13    362s] SKP will enable view:
[03/17 14:22:13    362s]   WC_VIEW
[03/17 14:22:13    362s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1788.8M
[03/17 14:22:13    362s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.022, MEM:1788.8M
[03/17 14:22:13    362s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1788.8M
[03/17 14:22:13    362s] Starting Early Global Route congestion estimation: mem = 1788.8M
[03/17 14:22:13    362s] (I)       Started Loading and Dumping File ( Curr Mem: 1788.78 MB )
[03/17 14:22:13    362s] (I)       Reading DB...
[03/17 14:22:13    362s] (I)       Read data from FE... (mem=1788.8M)
[03/17 14:22:13    362s] (I)       Read nodes and places... (mem=1788.8M)
[03/17 14:22:13    362s] (I)       Done Read nodes and places (cpu=0.050s, mem=1788.8M)
[03/17 14:22:13    362s] (I)       Read nets... (mem=1788.8M)
[03/17 14:22:13    362s] (I)       Done Read nets (cpu=0.170s, mem=1788.8M)
[03/17 14:22:13    362s] (I)       Done Read data from FE (cpu=0.220s, mem=1788.8M)
[03/17 14:22:13    362s] (I)       before initializing RouteDB syMemory usage = 1788.8 MB
[03/17 14:22:13    362s] (I)       Honor MSV route constraint: false
[03/17 14:22:13    362s] (I)       Maximum routing layer  : 127
[03/17 14:22:13    362s] (I)       Minimum routing layer  : 2
[03/17 14:22:13    362s] (I)       Supply scale factor H  : 1.00
[03/17 14:22:13    362s] (I)       Supply scale factor V  : 1.00
[03/17 14:22:13    362s] (I)       Tracks used by clock wire: 0
[03/17 14:22:13    362s] (I)       Reverse direction      : 
[03/17 14:22:13    362s] (I)       Honor partition pin guides: true
[03/17 14:22:13    362s] (I)       Route selected nets only: false
[03/17 14:22:13    362s] (I)       Route secondary PG pins: false
[03/17 14:22:13    362s] (I)       Second PG max fanout   : 2147483647
[03/17 14:22:13    362s] (I)       Apply function for special wires: true
[03/17 14:22:13    362s] (I)       Layer by layer blockage reading: true
[03/17 14:22:13    362s] (I)       Offset calculation fix : true
[03/17 14:22:13    362s] (I)       Route stripe layer range: 
[03/17 14:22:13    362s] (I)       Honor partition fences : 
[03/17 14:22:13    362s] (I)       Honor partition pin    : 
[03/17 14:22:13    362s] (I)       Honor partition fences with feedthrough: 
[03/17 14:22:13    362s] (I)       Counted 37430 PG shapes. We will not process PG shapes layer by layer.
[03/17 14:22:13    362s] (I)       Use row-based GCell size
[03/17 14:22:13    362s] (I)       Use row-based GCell align
[03/17 14:22:13    362s] (I)       GCell unit size   : 3600
[03/17 14:22:13    362s] (I)       GCell multiplier  : 1
[03/17 14:22:13    362s] (I)       GCell row height  : 3600
[03/17 14:22:13    362s] (I)       Actual row height : 3600
[03/17 14:22:13    362s] (I)       GCell align ref   : 20000 20000
[03/17 14:22:13    362s] [NR-eGR] Track table information for default rule: 
[03/17 14:22:13    362s] [NR-eGR] M1 has no routable track
[03/17 14:22:13    362s] [NR-eGR] M2 has single uniform track structure
[03/17 14:22:13    362s] [NR-eGR] M3 has single uniform track structure
[03/17 14:22:13    362s] [NR-eGR] M4 has single uniform track structure
[03/17 14:22:13    362s] [NR-eGR] M5 has single uniform track structure
[03/17 14:22:13    362s] [NR-eGR] M6 has single uniform track structure
[03/17 14:22:13    362s] [NR-eGR] M7 has single uniform track structure
[03/17 14:22:13    362s] [NR-eGR] M8 has single uniform track structure
[03/17 14:22:13    362s] (I)       ===========================================================================
[03/17 14:22:13    362s] (I)       == Report All Rule Vias ==
[03/17 14:22:13    362s] (I)       ===========================================================================
[03/17 14:22:13    362s] (I)        Via Rule : (Default)
[03/17 14:22:13    362s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/17 14:22:13    362s] (I)       ---------------------------------------------------------------------------
[03/17 14:22:13    362s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/17 14:22:13    362s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/17 14:22:13    362s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/17 14:22:13    362s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/17 14:22:13    362s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/17 14:22:13    362s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/17 14:22:13    362s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/17 14:22:13    362s] (I)        8    0 : ---                         0 : ---                      
[03/17 14:22:13    362s] (I)       ===========================================================================
[03/17 14:22:13    362s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1788.78 MB )
[03/17 14:22:14    362s] [NR-eGR] Read 60008 PG shapes
[03/17 14:22:14    362s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1788.78 MB )
[03/17 14:22:14    362s] [NR-eGR] #Routing Blockages  : 0
[03/17 14:22:14    362s] [NR-eGR] #Instance Blockages : 0
[03/17 14:22:14    362s] [NR-eGR] #PG Blockages       : 60008
[03/17 14:22:14    362s] [NR-eGR] #Bump Blockages     : 0
[03/17 14:22:14    362s] [NR-eGR] #Boundary Blockages : 0
[03/17 14:22:14    362s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/17 14:22:14    362s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/17 14:22:14    362s] (I)       readDataFromPlaceDB
[03/17 14:22:14    362s] (I)       Read net information..
[03/17 14:22:14    362s] [NR-eGR] Read numTotalNets=62782  numIgnoredNets=0
[03/17 14:22:14    362s] (I)       Read testcase time = 0.020 seconds
[03/17 14:22:14    362s] 
[03/17 14:22:14    362s] (I)       early_global_route_priority property id does not exist.
[03/17 14:22:14    362s] (I)       Start initializing grid graph
[03/17 14:22:14    362s] (I)       End initializing grid graph
[03/17 14:22:14    362s] (I)       Model blockages into capacity
[03/17 14:22:14    362s] (I)       Read Num Blocks=60008  Num Prerouted Wires=0  Num CS=0
[03/17 14:22:14    362s] (I)       Started Modeling ( Curr Mem: 1788.78 MB )
[03/17 14:22:14    362s] (I)       Started Modeling Layer 1 ( Curr Mem: 1788.78 MB )
[03/17 14:22:14    362s] (I)       Started Modeling Layer 2 ( Curr Mem: 1788.78 MB )
[03/17 14:22:14    362s] (I)       Layer 1 (V) : #blockages 24424 : #preroutes 0
[03/17 14:22:14    362s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1788.78 MB )
[03/17 14:22:14    362s] (I)       Started Modeling Layer 3 ( Curr Mem: 1788.78 MB )
[03/17 14:22:14    362s] (I)       Layer 2 (H) : #blockages 23680 : #preroutes 0
[03/17 14:22:14    362s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1788.78 MB )
[03/17 14:22:14    362s] (I)       Started Modeling Layer 4 ( Curr Mem: 1788.78 MB )
[03/17 14:22:14    362s] (I)       Layer 3 (V) : #blockages 11904 : #preroutes 0
[03/17 14:22:14    362s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1788.78 MB )
[03/17 14:22:14    362s] (I)       Started Modeling Layer 5 ( Curr Mem: 1788.78 MB )
[03/17 14:22:14    362s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/17 14:22:14    362s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1788.78 MB )
[03/17 14:22:14    362s] (I)       Started Modeling Layer 6 ( Curr Mem: 1788.78 MB )
[03/17 14:22:14    362s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/17 14:22:14    362s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1788.78 MB )
[03/17 14:22:14    362s] (I)       Started Modeling Layer 7 ( Curr Mem: 1788.78 MB )
[03/17 14:22:14    362s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/17 14:22:14    362s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.78 MB )
[03/17 14:22:14    362s] (I)       Started Modeling Layer 8 ( Curr Mem: 1788.78 MB )
[03/17 14:22:14    362s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/17 14:22:14    362s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1788.78 MB )
[03/17 14:22:14    362s] (I)       Finished Modeling ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1788.78 MB )
[03/17 14:22:14    362s] (I)       -- layer congestion ratio --
[03/17 14:22:14    362s] (I)       Layer 1 : 0.100000
[03/17 14:22:14    362s] (I)       Layer 2 : 0.700000
[03/17 14:22:14    362s] (I)       Layer 3 : 0.700000
[03/17 14:22:14    362s] (I)       Layer 4 : 0.700000
[03/17 14:22:14    362s] (I)       Layer 5 : 0.700000
[03/17 14:22:14    362s] (I)       Layer 6 : 0.700000
[03/17 14:22:14    362s] (I)       Layer 7 : 0.700000
[03/17 14:22:14    362s] (I)       Layer 8 : 0.700000
[03/17 14:22:14    362s] (I)       ----------------------------
[03/17 14:22:14    362s] (I)       Number of ignored nets = 0
[03/17 14:22:14    362s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/17 14:22:14    362s] (I)       Number of clock nets = 1.  Ignored: No
[03/17 14:22:14    362s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/17 14:22:14    362s] (I)       Number of special nets = 0.  Ignored: Yes
[03/17 14:22:14    362s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/17 14:22:14    362s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/17 14:22:14    362s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/17 14:22:14    362s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/17 14:22:14    362s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/17 14:22:14    362s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/17 14:22:14    362s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1788.8 MB
[03/17 14:22:14    362s] (I)       Ndr track 0 does not exist
[03/17 14:22:14    362s] (I)       Layer1  viaCost=300.00
[03/17 14:22:14    362s] (I)       Layer2  viaCost=100.00
[03/17 14:22:14    362s] (I)       Layer3  viaCost=100.00
[03/17 14:22:14    362s] (I)       Layer4  viaCost=100.00
[03/17 14:22:14    362s] (I)       Layer5  viaCost=100.00
[03/17 14:22:14    362s] (I)       Layer6  viaCost=200.00
[03/17 14:22:14    362s] (I)       Layer7  viaCost=100.00
[03/17 14:22:14    362s] (I)       ---------------------Grid Graph Info--------------------
[03/17 14:22:14    362s] (I)       Routing area        : (0, 0) - (1358400, 1354000)
[03/17 14:22:14    362s] (I)       Core area           : (20000, 20000) - (1338400, 1334000)
[03/17 14:22:14    362s] (I)       Site width          :   400  (dbu)
[03/17 14:22:14    362s] (I)       Row height          :  3600  (dbu)
[03/17 14:22:14    362s] (I)       GCell row height    :  3600  (dbu)
[03/17 14:22:14    362s] (I)       GCell width         :  3600  (dbu)
[03/17 14:22:14    362s] (I)       GCell height        :  3600  (dbu)
[03/17 14:22:14    362s] (I)       Grid                :   377   376     8
[03/17 14:22:14    362s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/17 14:22:14    362s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/17 14:22:14    362s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/17 14:22:14    362s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/17 14:22:14    362s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/17 14:22:14    362s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/17 14:22:14    362s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/17 14:22:14    362s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/17 14:22:14    362s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/17 14:22:14    362s] (I)       Total num of tracks :     0  3396  3384  3396  3384  3396   846   849
[03/17 14:22:14    362s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/17 14:22:14    362s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/17 14:22:14    362s] (I)       --------------------------------------------------------
[03/17 14:22:14    362s] 
[03/17 14:22:14    362s] [NR-eGR] ============ Routing rule table ============
[03/17 14:22:14    362s] [NR-eGR] Rule id: 0  Nets: 62782 
[03/17 14:22:14    362s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/17 14:22:14    362s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/17 14:22:14    362s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/17 14:22:14    362s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/17 14:22:14    362s] [NR-eGR] ========================================
[03/17 14:22:14    362s] [NR-eGR] 
[03/17 14:22:14    362s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/17 14:22:14    362s] (I)       blocked tracks on layer2 : = 308064 / 1276896 (24.13%)
[03/17 14:22:14    362s] (I)       blocked tracks on layer3 : = 84816 / 1275768 (6.65%)
[03/17 14:22:14    362s] (I)       blocked tracks on layer4 : = 372753 / 1276896 (29.19%)
[03/17 14:22:14    362s] (I)       blocked tracks on layer5 : = 0 / 1275768 (0.00%)
[03/17 14:22:14    362s] (I)       blocked tracks on layer6 : = 0 / 1276896 (0.00%)
[03/17 14:22:14    362s] (I)       blocked tracks on layer7 : = 0 / 318942 (0.00%)
[03/17 14:22:14    362s] (I)       blocked tracks on layer8 : = 0 / 319224 (0.00%)
[03/17 14:22:14    362s] (I)       After initializing earlyGlobalRoute syMemory usage = 1788.8 MB
[03/17 14:22:14    362s] (I)       Finished Loading and Dumping File ( CPU: 0.41 sec, Real: 0.56 sec, Curr Mem: 1788.78 MB )
[03/17 14:22:14    362s] (I)       Started Global Routing ( Curr Mem: 1788.78 MB )
[03/17 14:22:14    362s] (I)       ============= Initialization =============
[03/17 14:22:14    362s] (I)       totalPins=213318  totalGlobalPin=207644 (97.34%)
[03/17 14:22:14    362s] (I)       Started Build MST ( Curr Mem: 1788.78 MB )
[03/17 14:22:14    362s] (I)       Generate topology with single threads
[03/17 14:22:14    362s] (I)       Finished Build MST ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 1788.78 MB )
[03/17 14:22:14    362s] (I)       total 2D Cap : 6408506 = (2792871 H, 3615635 V)
[03/17 14:22:14    362s] [NR-eGR] Layer group 1: route 62782 net(s) in layer range [2, 8]
[03/17 14:22:14    362s] (I)       ============  Phase 1a Route ============
[03/17 14:22:14    362s] (I)       Started Phase 1a ( Curr Mem: 1788.78 MB )
[03/17 14:22:14    362s] (I)       Finished Phase 1a ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1788.78 MB )
[03/17 14:22:14    362s] (I)       Usage: 422884 = (209000 H, 213884 V) = (7.48% H, 5.92% V) = (3.762e+05um H, 3.850e+05um V)
[03/17 14:22:14    362s] (I)       
[03/17 14:22:14    362s] (I)       ============  Phase 1b Route ============
[03/17 14:22:14    362s] (I)       Usage: 422884 = (209000 H, 213884 V) = (7.48% H, 5.92% V) = (3.762e+05um H, 3.850e+05um V)
[03/17 14:22:14    362s] (I)       
[03/17 14:22:14    362s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 7.611912e+05um
[03/17 14:22:14    362s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[03/17 14:22:14    362s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/17 14:22:14    362s] (I)       ============  Phase 1c Route ============
[03/17 14:22:14    362s] (I)       Usage: 422884 = (209000 H, 213884 V) = (7.48% H, 5.92% V) = (3.762e+05um H, 3.850e+05um V)
[03/17 14:22:14    362s] (I)       
[03/17 14:22:14    362s] (I)       ============  Phase 1d Route ============
[03/17 14:22:14    362s] (I)       Usage: 422884 = (209000 H, 213884 V) = (7.48% H, 5.92% V) = (3.762e+05um H, 3.850e+05um V)
[03/17 14:22:14    362s] (I)       
[03/17 14:22:14    362s] (I)       ============  Phase 1e Route ============
[03/17 14:22:14    362s] (I)       Started Phase 1e ( Curr Mem: 1788.78 MB )
[03/17 14:22:14    362s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.78 MB )
[03/17 14:22:14    362s] (I)       Usage: 422884 = (209000 H, 213884 V) = (7.48% H, 5.92% V) = (3.762e+05um H, 3.850e+05um V)
[03/17 14:22:14    362s] (I)       
[03/17 14:22:14    362s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 7.611912e+05um
[03/17 14:22:14    362s] [NR-eGR] 
[03/17 14:22:14    362s] (I)       Current Phase 1l[Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1788.78 MB )
[03/17 14:22:14    362s] (I)       Running layer assignment with 1 threads
[03/17 14:22:14    363s] (I)       Finished Phase 1l ( CPU: 0.27 sec, Real: 0.28 sec, Curr Mem: 1788.78 MB )
[03/17 14:22:14    363s] (I)       ============  Phase 1l Route ============
[03/17 14:22:14    363s] (I)       
[03/17 14:22:14    363s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/17 14:22:14    363s] [NR-eGR]                        OverCon           OverCon            
[03/17 14:22:14    363s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/17 14:22:14    363s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[03/17 14:22:14    363s] [NR-eGR] ---------------------------------------------------------------
[03/17 14:22:14    363s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:22:14    363s] [NR-eGR]      M2  (2)       165( 0.12%)         8( 0.01%)   ( 0.12%) 
[03/17 14:22:14    363s] [NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:22:14    363s] [NR-eGR]      M4  (4)        11( 0.01%)         0( 0.00%)   ( 0.01%) 
[03/17 14:22:14    363s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:22:14    363s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:22:14    363s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:22:14    363s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:22:14    363s] [NR-eGR] ---------------------------------------------------------------
[03/17 14:22:14    363s] [NR-eGR] Total              176( 0.02%)         8( 0.00%)   ( 0.02%) 
[03/17 14:22:14    363s] [NR-eGR] 
[03/17 14:22:14    363s] (I)       Finished Global Routing ( CPU: 0.63 sec, Real: 0.66 sec, Curr Mem: 1788.78 MB )
[03/17 14:22:14    363s] (I)       total 2D Cap : 6453847 = (2802213 H, 3651634 V)
[03/17 14:22:14    363s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/17 14:22:14    363s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/17 14:22:14    363s] Early Global Route congestion estimation runtime: 1.27 seconds, mem = 1788.8M
[03/17 14:22:14    363s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.090, REAL:1.269, MEM:1788.8M
[03/17 14:22:14    363s] OPERPROF: Starting HotSpotCal at level 1, MEM:1788.8M
[03/17 14:22:14    363s] [hotspot] +------------+---------------+---------------+
[03/17 14:22:14    363s] [hotspot] |            |   max hotspot | total hotspot |
[03/17 14:22:14    363s] [hotspot] +------------+---------------+---------------+
[03/17 14:22:14    363s] [hotspot] | normalized |          0.00 |          0.00 |
[03/17 14:22:14    363s] [hotspot] +------------+---------------+---------------+
[03/17 14:22:14    363s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/17 14:22:14    363s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/17 14:22:14    363s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.014, MEM:1788.8M
[03/17 14:22:14    363s] Skipped repairing congestion.
[03/17 14:22:14    363s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1788.8M
[03/17 14:22:14    363s] Starting Early Global Route wiring: mem = 1788.8M
[03/17 14:22:14    363s] (I)       ============= track Assignment ============
[03/17 14:22:14    363s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1788.78 MB )
[03/17 14:22:15    363s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1788.78 MB )
[03/17 14:22:15    363s] (I)       Started Greedy Track Assignment ( Curr Mem: 1788.78 MB )
[03/17 14:22:15    363s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/17 14:22:15    363s] (I)       Running track assignment with 1 threads
[03/17 14:22:15    363s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.78 MB )
[03/17 14:22:15    363s] (I)       Run Multi-thread track assignment
[03/17 14:22:15    364s] (I)       Finished Greedy Track Assignment ( CPU: 0.80 sec, Real: 0.80 sec, Curr Mem: 1788.78 MB )
[03/17 14:22:16    364s] [NR-eGR] --------------------------------------------------------------------------
[03/17 14:22:16    364s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 213318
[03/17 14:22:16    364s] [NR-eGR]     M2  (2V) length: 3.772266e+05um, number of vias: 320794
[03/17 14:22:16    364s] [NR-eGR]     M3  (3H) length: 3.831296e+05um, number of vias: 5634
[03/17 14:22:16    364s] [NR-eGR]     M4  (4V) length: 2.874581e+04um, number of vias: 1138
[03/17 14:22:16    364s] [NR-eGR]     M5  (5H) length: 1.218580e+04um, number of vias: 462
[03/17 14:22:16    364s] [NR-eGR]     M6  (6V) length: 2.893500e+03um, number of vias: 2
[03/17 14:22:16    364s] [NR-eGR]     M7  (7H) length: 2.000000e-01um, number of vias: 0
[03/17 14:22:16    364s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[03/17 14:22:16    364s] [NR-eGR] Total length: 8.041815e+05um, number of vias: 541348
[03/17 14:22:16    364s] [NR-eGR] --------------------------------------------------------------------------
[03/17 14:22:16    364s] [NR-eGR] Total eGR-routed clock nets wire length: 1.650980e+04um 
[03/17 14:22:16    364s] [NR-eGR] --------------------------------------------------------------------------
[03/17 14:22:16    364s] Early Global Route wiring runtime: 1.36 seconds, mem = 1589.8M
[03/17 14:22:16    364s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.330, REAL:1.356, MEM:1589.8M
[03/17 14:22:16    364s] Tdgp not successfully inited but do clear!
[03/17 14:22:16    364s] 0 delay mode for cte disabled.
[03/17 14:22:16    364s] SKP cleared!
[03/17 14:22:16    364s] 
[03/17 14:22:16    364s] *** Finished incrementalPlace (cpu=0:00:02.5, real=0:00:03.0)***
[03/17 14:22:16    364s] Tdgp not successfully inited but do clear!
[03/17 14:22:16    364s] 0 delay mode for cte disabled.
[03/17 14:22:16    364s] SKP cleared!
[03/17 14:22:16    364s] **placeDesign ... cpu = 0: 5:13, real = 0: 5:14, mem = 1573.8M **
[03/17 14:22:16    364s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/17 14:22:16    364s] VSMManager cleared!
[03/17 14:22:16    364s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1223.4M, totSessionCpu=0:06:05 **
[03/17 14:22:16    364s] **WARN: (IMPOPT-576):	302 nets have unplaced terms. 
[03/17 14:22:16    364s] Type 'man IMPOPT-576' for more detail.
[03/17 14:22:16    364s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/17 14:22:16    364s] GigaOpt running with 1 threads.
[03/17 14:22:16    364s] Info: 1 threads available for lower-level modules during optimization.
[03/17 14:22:16    364s] OPERPROF: Starting DPlace-Init at level 1, MEM:1573.8M
[03/17 14:22:16    364s] z: 2, totalTracks: 1
[03/17 14:22:16    364s] z: 4, totalTracks: 1
[03/17 14:22:16    364s] z: 6, totalTracks: 1
[03/17 14:22:16    364s] z: 8, totalTracks: 1
[03/17 14:22:16    364s] #spOpts: N=65 minPadR=1.1 
[03/17 14:22:16    365s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1573.8M
[03/17 14:22:16    365s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1573.8M
[03/17 14:22:16    365s] Core basic site is core
[03/17 14:22:16    365s] SiteArray: non-trimmed site array dimensions = 365 x 3296
[03/17 14:22:16    365s] SiteArray: use 4,861,952 bytes
[03/17 14:22:16    365s] SiteArray: current memory after site array memory allocation 1578.4M
[03/17 14:22:16    365s] SiteArray: FP blocked sites are writable
[03/17 14:22:16    365s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 14:22:16    365s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1578.4M
[03/17 14:22:17    365s] Process 36298 wires and vias for routing blockage and capacity analysis
[03/17 14:22:17    365s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.060, REAL:0.065, MEM:1578.4M
[03/17 14:22:17    365s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.160, REAL:0.168, MEM:1578.4M
[03/17 14:22:17    365s] OPERPROF:     Starting CMU at level 3, MEM:1578.4M
[03/17 14:22:17    365s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.005, MEM:1578.4M
[03/17 14:22:17    365s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.190, REAL:0.193, MEM:1578.4M
[03/17 14:22:17    365s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=1578.4MB).
[03/17 14:22:17    365s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.288, MEM:1578.4M
[03/17 14:22:17    365s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/17 14:22:17    365s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/17 14:22:17    365s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/17 14:22:17    365s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/17 14:22:17    365s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/17 14:22:17    365s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/17 14:22:17    365s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/17 14:22:17    365s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/17 14:22:17    365s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/17 14:22:17    365s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/17 14:22:17    365s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/17 14:22:17    365s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/17 14:22:17    365s] 	Cell FILL1_LL, site bcore.
[03/17 14:22:17    365s] 	Cell FILL_NW_HH, site bcore.
[03/17 14:22:17    365s] 	Cell FILL_NW_LL, site bcore.
[03/17 14:22:17    365s] 	Cell LVLLHCD1, site bcore.
[03/17 14:22:17    365s] 	Cell LVLLHCD2, site bcore.
[03/17 14:22:17    365s] 	Cell LVLLHCD4, site bcore.
[03/17 14:22:17    365s] 	Cell LVLLHCD8, site bcore.
[03/17 14:22:17    365s] 	Cell LVLLHD1, site bcore.
[03/17 14:22:17    365s] 	Cell LVLLHD2, site bcore.
[03/17 14:22:17    365s] 	Cell LVLLHD4, site bcore.
[03/17 14:22:17    365s] 	Cell LVLLHD8, site bcore.
[03/17 14:22:17    365s] .
[03/17 14:22:17    365s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1578.4M
[03/17 14:22:17    365s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.127, MEM:1578.4M
[03/17 14:22:17    365s] LayerId::1 widthSet size::4
[03/17 14:22:17    365s] LayerId::2 widthSet size::4
[03/17 14:22:17    365s] LayerId::3 widthSet size::4
[03/17 14:22:17    365s] LayerId::4 widthSet size::4
[03/17 14:22:17    365s] LayerId::5 widthSet size::4
[03/17 14:22:17    365s] LayerId::6 widthSet size::4
[03/17 14:22:17    365s] LayerId::7 widthSet size::4
[03/17 14:22:17    365s] LayerId::8 widthSet size::4
[03/17 14:22:17    365s] Updating RC grid for preRoute extraction ...
[03/17 14:22:17    365s] Initializing multi-corner capacitance tables ... 
[03/17 14:22:17    365s] Initializing multi-corner resistance tables ...
[03/17 14:22:17    365s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.054497 ; aWlH: 0.000000 ; Pmax: 0.809600 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[03/17 14:22:17    365s] 
[03/17 14:22:17    365s] Creating Lib Analyzer ...
[03/17 14:22:17    365s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/17 14:22:17    365s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/17 14:22:17    365s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/17 14:22:17    365s] 
[03/17 14:22:18    367s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:07 mem=1602.4M
[03/17 14:22:18    367s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:07 mem=1602.4M
[03/17 14:22:18    367s] Creating Lib Analyzer, finished. 
[03/17 14:22:18    367s] **WARN: (IMPOPT-665):	clk0 : Net has unplaced terms or is connected to uplaced instances in design. 
[03/17 14:22:18    367s] Type 'man IMPOPT-665' for more detail.
[03/17 14:22:18    367s] **WARN: (IMPOPT-665):	clk1 : Net has unplaced terms or is connected to uplaced instances in design. 
[03/17 14:22:18    367s] Type 'man IMPOPT-665' for more detail.
[03/17 14:22:18    367s] **WARN: (IMPOPT-665):	mem_in[63] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/17 14:22:18    367s] Type 'man IMPOPT-665' for more detail.
[03/17 14:22:18    367s] **WARN: (IMPOPT-665):	mem_in[62] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/17 14:22:18    367s] Type 'man IMPOPT-665' for more detail.
[03/17 14:22:18    367s] **WARN: (IMPOPT-665):	mem_in[61] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/17 14:22:18    367s] Type 'man IMPOPT-665' for more detail.
[03/17 14:22:18    367s] **WARN: (IMPOPT-665):	mem_in[60] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/17 14:22:18    367s] Type 'man IMPOPT-665' for more detail.
[03/17 14:22:18    367s] **WARN: (IMPOPT-665):	mem_in[59] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/17 14:22:18    367s] Type 'man IMPOPT-665' for more detail.
[03/17 14:22:18    367s] **WARN: (IMPOPT-665):	mem_in[58] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/17 14:22:18    367s] Type 'man IMPOPT-665' for more detail.
[03/17 14:22:18    367s] **WARN: (IMPOPT-665):	mem_in[57] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/17 14:22:18    367s] Type 'man IMPOPT-665' for more detail.
[03/17 14:22:18    367s] **WARN: (IMPOPT-665):	mem_in[56] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/17 14:22:18    367s] Type 'man IMPOPT-665' for more detail.
[03/17 14:22:18    367s] **WARN: (IMPOPT-665):	mem_in[55] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/17 14:22:18    367s] Type 'man IMPOPT-665' for more detail.
[03/17 14:22:18    367s] **WARN: (IMPOPT-665):	mem_in[54] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/17 14:22:18    367s] Type 'man IMPOPT-665' for more detail.
[03/17 14:22:18    367s] **WARN: (IMPOPT-665):	mem_in[53] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/17 14:22:18    367s] Type 'man IMPOPT-665' for more detail.
[03/17 14:22:18    367s] **WARN: (IMPOPT-665):	mem_in[52] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/17 14:22:18    367s] Type 'man IMPOPT-665' for more detail.
[03/17 14:22:18    367s] **WARN: (IMPOPT-665):	mem_in[51] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/17 14:22:18    367s] Type 'man IMPOPT-665' for more detail.
[03/17 14:22:18    367s] **WARN: (IMPOPT-665):	mem_in[50] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/17 14:22:18    367s] Type 'man IMPOPT-665' for more detail.
[03/17 14:22:18    367s] **WARN: (IMPOPT-665):	mem_in[49] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/17 14:22:18    367s] Type 'man IMPOPT-665' for more detail.
[03/17 14:22:18    367s] **WARN: (IMPOPT-665):	mem_in[48] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/17 14:22:18    367s] Type 'man IMPOPT-665' for more detail.
[03/17 14:22:18    367s] **WARN: (IMPOPT-665):	mem_in[47] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/17 14:22:18    367s] Type 'man IMPOPT-665' for more detail.
[03/17 14:22:18    367s] **WARN: (IMPOPT-665):	mem_in[46] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/17 14:22:18    367s] Type 'man IMPOPT-665' for more detail.
[03/17 14:22:18    367s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[03/17 14:22:18    367s] To increase the message display limit, refer to the product command reference manual.
[03/17 14:22:19    367s] #optDebug: fT-S <1 2 3 1 0>
[03/17 14:22:19    367s] Initializing cpe interface
[03/17 14:22:21    369s] Processing average sequential pin duty cycle 
[03/17 14:22:24    372s] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1306.7M, totSessionCpu=0:06:12 **
[03/17 14:22:24    372s] *** optDesign -preCTS ***
[03/17 14:22:24    372s] DRC Margin: user margin 0.0; extra margin 0.2
[03/17 14:22:24    372s] Setup Target Slack: user slack 0; extra slack 0.0
[03/17 14:22:24    372s] Hold Target Slack: user slack 0
[03/17 14:22:24    372s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/17 14:22:24    372s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1657.9M
[03/17 14:22:24    372s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.100, MEM:1657.9M
[03/17 14:22:24    372s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1657.9M
[03/17 14:22:24    372s] All LLGs are deleted
[03/17 14:22:24    372s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1657.9M
[03/17 14:22:24    372s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:1653.3M
[03/17 14:22:24    372s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.002, MEM:1653.3M
[03/17 14:22:24    372s] ### Creating LA Mngr. totSessionCpu=0:06:13 mem=1653.3M
[03/17 14:22:24    372s] ### Creating LA Mngr, finished. totSessionCpu=0:06:13 mem=1653.3M
[03/17 14:22:24    372s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1653.27 MB )
[03/17 14:22:24    372s] (I)       Started Loading and Dumping File ( Curr Mem: 1653.27 MB )
[03/17 14:22:24    372s] (I)       Reading DB...
[03/17 14:22:24    372s] (I)       Read data from FE... (mem=1653.3M)
[03/17 14:22:24    372s] (I)       Read nodes and places... (mem=1653.3M)
[03/17 14:22:24    372s] (I)       Number of ignored instance 0
[03/17 14:22:24    372s] (I)       Number of inbound cells 0
[03/17 14:22:24    372s] (I)       numMoveCells=58645, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[03/17 14:22:24    372s] (I)       cell height: 3600, count: 58645
[03/17 14:22:24    372s] (I)       Done Read nodes and places (cpu=0.060s, mem=1661.8M)
[03/17 14:22:24    372s] (I)       Read nets... (mem=1661.8M)
[03/17 14:22:24    372s] (I)       numNets=62782  ignoredNets=749
[03/17 14:22:24    372s] (I)       Done Read nets (cpu=0.180s, mem=1677.3M)
[03/17 14:22:24    372s] (I)       Read rows... (mem=1677.3M)
[03/17 14:22:24    372s] (I)       Done Read rows (cpu=0.000s, mem=1677.3M)
[03/17 14:22:24    372s] (I)       Identified Clock instances: Flop 9596, Clock buffer/inverter 0, Gate 0, Logic 0
[03/17 14:22:24    372s] (I)       Read module constraints... (mem=1677.3M)
[03/17 14:22:24    372s] (I)       Done Read module constraints (cpu=0.000s, mem=1677.3M)
[03/17 14:22:24    372s] (I)       Done Read data from FE (cpu=0.270s, mem=1677.3M)
[03/17 14:22:24    372s] (I)       before initializing RouteDB syMemory usage = 1677.3 MB
[03/17 14:22:24    372s] (I)       Honor MSV route constraint: false
[03/17 14:22:24    372s] (I)       Maximum routing layer  : 127
[03/17 14:22:24    372s] (I)       Minimum routing layer  : 2
[03/17 14:22:24    372s] (I)       Supply scale factor H  : 1.00
[03/17 14:22:24    372s] (I)       Supply scale factor V  : 1.00
[03/17 14:22:24    372s] (I)       Tracks used by clock wire: 0
[03/17 14:22:24    372s] (I)       Reverse direction      : 
[03/17 14:22:24    372s] (I)       Honor partition pin guides: true
[03/17 14:22:24    372s] (I)       Route selected nets only: false
[03/17 14:22:24    372s] (I)       Route secondary PG pins: false
[03/17 14:22:24    372s] (I)       Second PG max fanout   : 2147483647
[03/17 14:22:24    372s] (I)       Buffering-aware routing: true
[03/17 14:22:24    372s] (I)       Spread congestion away from blockages: true
[03/17 14:22:24    372s] (I)       Overflow penalty cost  : 10
[03/17 14:22:24    372s] (I)       punchThroughDistance   : 5581.25
[03/17 14:22:24    372s] (I)       source-to-sink ratio   : 0.30
[03/17 14:22:24    372s] (I)       Apply function for special wires: true
[03/17 14:22:24    372s] (I)       Layer by layer blockage reading: true
[03/17 14:22:24    372s] (I)       Offset calculation fix : true
[03/17 14:22:24    372s] (I)       Route stripe layer range: 
[03/17 14:22:24    372s] (I)       Honor partition fences : 
[03/17 14:22:24    372s] (I)       Honor partition pin    : 
[03/17 14:22:24    372s] (I)       Honor partition fences with feedthrough: 
[03/17 14:22:24    372s] (I)       Counted 37430 PG shapes. We will not process PG shapes layer by layer.
[03/17 14:22:24    372s] (I)       Use row-based GCell size
[03/17 14:22:24    372s] (I)       Use row-based GCell align
[03/17 14:22:24    372s] (I)       GCell unit size   : 3600
[03/17 14:22:24    372s] (I)       GCell multiplier  : 1
[03/17 14:22:24    372s] (I)       GCell row height  : 3600
[03/17 14:22:24    372s] (I)       Actual row height : 3600
[03/17 14:22:24    372s] (I)       GCell align ref   : 20000 20000
[03/17 14:22:24    372s] [NR-eGR] Track table information for default rule: 
[03/17 14:22:24    372s] [NR-eGR] M1 has no routable track
[03/17 14:22:24    372s] [NR-eGR] M2 has single uniform track structure
[03/17 14:22:24    372s] [NR-eGR] M3 has single uniform track structure
[03/17 14:22:24    372s] [NR-eGR] M4 has single uniform track structure
[03/17 14:22:24    372s] [NR-eGR] M5 has single uniform track structure
[03/17 14:22:24    372s] [NR-eGR] M6 has single uniform track structure
[03/17 14:22:24    372s] [NR-eGR] M7 has single uniform track structure
[03/17 14:22:24    372s] [NR-eGR] M8 has single uniform track structure
[03/17 14:22:24    372s] (I)       ===========================================================================
[03/17 14:22:24    372s] (I)       == Report All Rule Vias ==
[03/17 14:22:24    372s] (I)       ===========================================================================
[03/17 14:22:24    372s] (I)        Via Rule : (Default)
[03/17 14:22:24    372s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/17 14:22:24    372s] (I)       ---------------------------------------------------------------------------
[03/17 14:22:24    372s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/17 14:22:24    372s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/17 14:22:24    372s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/17 14:22:24    372s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/17 14:22:24    372s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/17 14:22:24    372s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/17 14:22:24    372s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/17 14:22:24    372s] (I)        8    0 : ---                         0 : ---                      
[03/17 14:22:24    372s] (I)       ===========================================================================
[03/17 14:22:24    372s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1677.27 MB )
[03/17 14:22:24    372s] [NR-eGR] Read 60008 PG shapes
[03/17 14:22:24    372s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1677.27 MB )
[03/17 14:22:24    372s] [NR-eGR] #Routing Blockages  : 0
[03/17 14:22:24    372s] [NR-eGR] #Instance Blockages : 0
[03/17 14:22:24    372s] [NR-eGR] #PG Blockages       : 60008
[03/17 14:22:24    372s] [NR-eGR] #Bump Blockages     : 0
[03/17 14:22:24    372s] [NR-eGR] #Boundary Blockages : 0
[03/17 14:22:24    372s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/17 14:22:24    372s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/17 14:22:24    372s] (I)       readDataFromPlaceDB
[03/17 14:22:24    372s] (I)       Read net information..
[03/17 14:22:24    372s] [NR-eGR] Read numTotalNets=62782  numIgnoredNets=0
[03/17 14:22:24    372s] (I)       Read testcase time = 0.040 seconds
[03/17 14:22:24    372s] 
[03/17 14:22:24    372s] (I)       early_global_route_priority property id does not exist.
[03/17 14:22:24    372s] (I)       Start initializing grid graph
[03/17 14:22:24    372s] (I)       End initializing grid graph
[03/17 14:22:24    372s] (I)       Model blockages into capacity
[03/17 14:22:24    372s] (I)       Read Num Blocks=60008  Num Prerouted Wires=0  Num CS=0
[03/17 14:22:24    372s] (I)       Started Modeling ( Curr Mem: 1691.17 MB )
[03/17 14:22:24    372s] (I)       Started Modeling Layer 1 ( Curr Mem: 1691.17 MB )
[03/17 14:22:24    372s] (I)       Started Modeling Layer 2 ( Curr Mem: 1691.17 MB )
[03/17 14:22:24    372s] (I)       Layer 1 (V) : #blockages 24424 : #preroutes 0
[03/17 14:22:24    372s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1691.17 MB )
[03/17 14:22:24    372s] (I)       Started Modeling Layer 3 ( Curr Mem: 1691.17 MB )
[03/17 14:22:24    373s] (I)       Layer 2 (H) : #blockages 23680 : #preroutes 0
[03/17 14:22:24    373s] (I)       Finished Modeling Layer 3 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1691.17 MB )
[03/17 14:22:24    373s] (I)       Started Modeling Layer 4 ( Curr Mem: 1691.17 MB )
[03/17 14:22:24    373s] (I)       Layer 3 (V) : #blockages 11904 : #preroutes 0
[03/17 14:22:24    373s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1691.17 MB )
[03/17 14:22:24    373s] (I)       Started Modeling Layer 5 ( Curr Mem: 1691.17 MB )
[03/17 14:22:24    373s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/17 14:22:24    373s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1691.17 MB )
[03/17 14:22:24    373s] (I)       Started Modeling Layer 6 ( Curr Mem: 1691.17 MB )
[03/17 14:22:24    373s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/17 14:22:24    373s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1691.17 MB )
[03/17 14:22:24    373s] (I)       Started Modeling Layer 7 ( Curr Mem: 1691.17 MB )
[03/17 14:22:25    373s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/17 14:22:25    373s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1691.17 MB )
[03/17 14:22:25    373s] (I)       Started Modeling Layer 8 ( Curr Mem: 1691.17 MB )
[03/17 14:22:25    373s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/17 14:22:25    373s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1691.17 MB )
[03/17 14:22:25    373s] (I)       Finished Modeling ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 1691.17 MB )
[03/17 14:22:25    373s] (I)       -- layer congestion ratio --
[03/17 14:22:25    373s] (I)       Layer 1 : 0.100000
[03/17 14:22:25    373s] (I)       Layer 2 : 0.700000
[03/17 14:22:25    373s] (I)       Layer 3 : 0.700000
[03/17 14:22:25    373s] (I)       Layer 4 : 0.700000
[03/17 14:22:25    373s] (I)       Layer 5 : 0.700000
[03/17 14:22:25    373s] (I)       Layer 6 : 0.700000
[03/17 14:22:25    373s] (I)       Layer 7 : 0.700000
[03/17 14:22:25    373s] (I)       Layer 8 : 0.700000
[03/17 14:22:25    373s] (I)       ----------------------------
[03/17 14:22:25    373s] (I)       Number of ignored nets = 0
[03/17 14:22:25    373s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/17 14:22:25    373s] (I)       Number of clock nets = 1.  Ignored: No
[03/17 14:22:25    373s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/17 14:22:25    373s] (I)       Number of special nets = 0.  Ignored: Yes
[03/17 14:22:25    373s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/17 14:22:25    373s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/17 14:22:25    373s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/17 14:22:25    373s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/17 14:22:25    373s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/17 14:22:25    373s] (I)       Constructing bin map
[03/17 14:22:25    373s] (I)       Initialize bin information with width=7200 height=7200
[03/17 14:22:25    373s] (I)       Done constructing bin map
[03/17 14:22:25    373s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/17 14:22:25    373s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1691.2 MB
[03/17 14:22:25    373s] (I)       Ndr track 0 does not exist
[03/17 14:22:25    373s] (I)       Layer1  viaCost=300.00
[03/17 14:22:25    373s] (I)       Layer2  viaCost=100.00
[03/17 14:22:25    373s] (I)       Layer3  viaCost=100.00
[03/17 14:22:25    373s] (I)       Layer4  viaCost=100.00
[03/17 14:22:25    373s] (I)       Layer5  viaCost=100.00
[03/17 14:22:25    373s] (I)       Layer6  viaCost=200.00
[03/17 14:22:25    373s] (I)       Layer7  viaCost=100.00
[03/17 14:22:25    373s] (I)       ---------------------Grid Graph Info--------------------
[03/17 14:22:25    373s] (I)       Routing area        : (0, 0) - (1358400, 1354000)
[03/17 14:22:25    373s] (I)       Core area           : (20000, 20000) - (1338400, 1334000)
[03/17 14:22:25    373s] (I)       Site width          :   400  (dbu)
[03/17 14:22:25    373s] (I)       Row height          :  3600  (dbu)
[03/17 14:22:25    373s] (I)       GCell row height    :  3600  (dbu)
[03/17 14:22:25    373s] (I)       GCell width         :  3600  (dbu)
[03/17 14:22:25    373s] (I)       GCell height        :  3600  (dbu)
[03/17 14:22:25    373s] (I)       Grid                :   377   376     8
[03/17 14:22:25    373s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/17 14:22:25    373s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/17 14:22:25    373s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/17 14:22:25    373s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/17 14:22:25    373s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/17 14:22:25    373s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/17 14:22:25    373s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/17 14:22:25    373s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/17 14:22:25    373s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/17 14:22:25    373s] (I)       Total num of tracks :     0  3396  3384  3396  3384  3396   846   849
[03/17 14:22:25    373s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/17 14:22:25    373s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/17 14:22:25    373s] (I)       --------------------------------------------------------
[03/17 14:22:25    373s] 
[03/17 14:22:25    373s] [NR-eGR] ============ Routing rule table ============
[03/17 14:22:25    373s] [NR-eGR] Rule id: 0  Nets: 62782 
[03/17 14:22:25    373s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/17 14:22:25    373s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/17 14:22:25    373s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/17 14:22:25    373s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/17 14:22:25    373s] [NR-eGR] ========================================
[03/17 14:22:25    373s] [NR-eGR] 
[03/17 14:22:25    373s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/17 14:22:25    373s] (I)       blocked tracks on layer2 : = 308064 / 1276896 (24.13%)
[03/17 14:22:25    373s] (I)       blocked tracks on layer3 : = 84816 / 1275768 (6.65%)
[03/17 14:22:25    373s] (I)       blocked tracks on layer4 : = 372753 / 1276896 (29.19%)
[03/17 14:22:25    373s] (I)       blocked tracks on layer5 : = 0 / 1275768 (0.00%)
[03/17 14:22:25    373s] (I)       blocked tracks on layer6 : = 0 / 1276896 (0.00%)
[03/17 14:22:25    373s] (I)       blocked tracks on layer7 : = 0 / 318942 (0.00%)
[03/17 14:22:25    373s] (I)       blocked tracks on layer8 : = 0 / 319224 (0.00%)
[03/17 14:22:25    373s] (I)       After initializing earlyGlobalRoute syMemory usage = 1691.2 MB
[03/17 14:22:25    373s] (I)       Finished Loading and Dumping File ( CPU: 0.52 sec, Real: 0.61 sec, Curr Mem: 1691.17 MB )
[03/17 14:22:25    373s] (I)       Started Global Routing ( Curr Mem: 1691.17 MB )
[03/17 14:22:25    373s] (I)       ============= Initialization =============
[03/17 14:22:25    373s] (I)       totalPins=213318  totalGlobalPin=207644 (97.34%)
[03/17 14:22:25    373s] (I)       Started Build MST ( Curr Mem: 1691.17 MB )
[03/17 14:22:25    373s] (I)       Generate topology with single threads
[03/17 14:22:25    373s] (I)       Finished Build MST ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 1691.17 MB )
[03/17 14:22:25    373s] (I)       total 2D Cap : 6408506 = (2792871 H, 3615635 V)
[03/17 14:22:25    373s] (I)       #blocked areas for congestion spreading : 0
[03/17 14:22:25    373s] [NR-eGR] Layer group 1: route 62782 net(s) in layer range [2, 8]
[03/17 14:22:25    373s] (I)       ============  Phase 1a Route ============
[03/17 14:22:25    373s] (I)       Started Phase 1a ( Curr Mem: 1691.17 MB )
[03/17 14:22:25    373s] (I)       Finished Phase 1a ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1691.17 MB )
[03/17 14:22:25    373s] (I)       Usage: 429908 = (213260 H, 216648 V) = (7.64% H, 5.99% V) = (3.839e+05um H, 3.900e+05um V)
[03/17 14:22:25    373s] (I)       
[03/17 14:22:25    373s] (I)       ============  Phase 1b Route ============
[03/17 14:22:25    373s] (I)       Usage: 429908 = (213260 H, 216648 V) = (7.64% H, 5.99% V) = (3.839e+05um H, 3.900e+05um V)
[03/17 14:22:25    373s] (I)       
[03/17 14:22:25    373s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.738344e+05um
[03/17 14:22:25    373s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/17 14:22:25    373s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/17 14:22:25    373s] (I)       ============  Phase 1c Route ============
[03/17 14:22:25    373s] (I)       Usage: 429908 = (213260 H, 216648 V) = (7.64% H, 5.99% V) = (3.839e+05um H, 3.900e+05um V)
[03/17 14:22:25    373s] (I)       
[03/17 14:22:25    373s] (I)       ============  Phase 1d Route ============
[03/17 14:22:25    373s] (I)       Usage: 429908 = (213260 H, 216648 V) = (7.64% H, 5.99% V) = (3.839e+05um H, 3.900e+05um V)
[03/17 14:22:25    373s] (I)       
[03/17 14:22:25    373s] (I)       ============  Phase 1e Route ============
[03/17 14:22:25    373s] (I)       Started Phase 1e ( Curr Mem: 1691.17 MB )
[03/17 14:22:25    373s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1691.17 MB )
[03/17 14:22:25    373s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1691.17 MB )
[03/17 14:22:25    373s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1691.17 MB )
[03/17 14:22:25    373s] (I)       Usage: 429908 = (213260 H, 216648 V) = (7.64% H, 5.99% V) = (3.839e+05um H, 3.900e+05um V)
[03/17 14:22:25    373s] (I)       
[03/17 14:22:25    373s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.738344e+05um
[03/17 14:22:25    373s] [NR-eGR] 
[03/17 14:22:25    373s] (I)       Current Phase 1l[Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1691.17 MB )
[03/17 14:22:25    373s] (I)       Running layer assignment with 1 threads
[03/17 14:22:25    373s] (I)       Finished Phase 1l ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 1691.17 MB )
[03/17 14:22:25    373s] (I)       ============  Phase 1l Route ============
[03/17 14:22:25    373s] (I)       
[03/17 14:22:25    373s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/17 14:22:25    373s] [NR-eGR]                        OverCon           OverCon            
[03/17 14:22:25    373s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/17 14:22:25    373s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[03/17 14:22:25    373s] [NR-eGR] ---------------------------------------------------------------
[03/17 14:22:25    373s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:22:25    373s] [NR-eGR]      M2  (2)       170( 0.12%)         8( 0.01%)   ( 0.13%) 
[03/17 14:22:25    373s] [NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:22:25    373s] [NR-eGR]      M4  (4)        11( 0.01%)         0( 0.00%)   ( 0.01%) 
[03/17 14:22:25    373s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:22:25    373s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:22:25    373s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:22:25    373s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:22:25    373s] [NR-eGR] ---------------------------------------------------------------
[03/17 14:22:25    373s] [NR-eGR] Total              181( 0.02%)         8( 0.00%)   ( 0.02%) 
[03/17 14:22:25    373s] [NR-eGR] 
[03/17 14:22:25    373s] (I)       Finished Global Routing ( CPU: 0.62 sec, Real: 0.65 sec, Curr Mem: 1691.17 MB )
[03/17 14:22:25    373s] (I)       total 2D Cap : 6453847 = (2802213 H, 3651634 V)
[03/17 14:22:25    373s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/17 14:22:25    373s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/17 14:22:25    373s] (I)       ============= track Assignment ============
[03/17 14:22:25    373s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1691.17 MB )
[03/17 14:22:25    373s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1691.17 MB )
[03/17 14:22:25    373s] (I)       Started Greedy Track Assignment ( Curr Mem: 1691.17 MB )
[03/17 14:22:25    373s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/17 14:22:25    373s] (I)       Running track assignment with 1 threads
[03/17 14:22:25    373s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1691.17 MB )
[03/17 14:22:25    373s] (I)       Run Multi-thread track assignment
[03/17 14:22:26    374s] (I)       Finished Greedy Track Assignment ( CPU: 0.88 sec, Real: 0.88 sec, Curr Mem: 1691.17 MB )
[03/17 14:22:27    375s] [NR-eGR] --------------------------------------------------------------------------
[03/17 14:22:27    375s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 213318
[03/17 14:22:27    375s] [NR-eGR]     M2  (2V) length: 3.806657e+05um, number of vias: 319834
[03/17 14:22:27    375s] [NR-eGR]     M3  (3H) length: 3.894709e+05um, number of vias: 6026
[03/17 14:22:27    375s] [NR-eGR]     M4  (4V) length: 3.083231e+04um, number of vias: 1275
[03/17 14:22:27    375s] [NR-eGR]     M5  (5H) length: 1.304050e+04um, number of vias: 508
[03/17 14:22:27    375s] [NR-eGR]     M6  (6V) length: 3.183300e+03um, number of vias: 0
[03/17 14:22:27    375s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[03/17 14:22:27    375s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[03/17 14:22:27    375s] [NR-eGR] Total length: 8.171928e+05um, number of vias: 540961
[03/17 14:22:27    375s] [NR-eGR] --------------------------------------------------------------------------
[03/17 14:22:27    375s] [NR-eGR] Total eGR-routed clock nets wire length: 1.744060e+04um 
[03/17 14:22:27    375s] [NR-eGR] --------------------------------------------------------------------------
[03/17 14:22:27    375s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.60 sec, Real: 2.75 sec, Curr Mem: 1698.17 MB )
[03/17 14:22:27    375s] Extraction called for design 'fullchip' of instances=58645 and nets=64046 using extraction engine 'preRoute' .
[03/17 14:22:27    375s] PreRoute RC Extraction called for design fullchip.
[03/17 14:22:27    375s] RC Extraction called in multi-corner(2) mode.
[03/17 14:22:27    375s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/17 14:22:27    375s] RCMode: PreRoute
[03/17 14:22:27    375s]       RC Corner Indexes            0       1   
[03/17 14:22:27    375s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/17 14:22:27    375s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/17 14:22:27    375s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/17 14:22:27    375s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/17 14:22:27    375s] Shrink Factor                : 1.00000
[03/17 14:22:27    375s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/17 14:22:27    375s] Using capacitance table file ...
[03/17 14:22:27    375s] LayerId::1 widthSet size::4
[03/17 14:22:27    375s] LayerId::2 widthSet size::4
[03/17 14:22:27    375s] LayerId::3 widthSet size::4
[03/17 14:22:27    375s] LayerId::4 widthSet size::4
[03/17 14:22:27    375s] LayerId::5 widthSet size::4
[03/17 14:22:27    375s] LayerId::6 widthSet size::4
[03/17 14:22:27    375s] LayerId::7 widthSet size::4
[03/17 14:22:27    375s] LayerId::8 widthSet size::4
[03/17 14:22:27    375s] Updating RC grid for preRoute extraction ...
[03/17 14:22:27    375s] Initializing multi-corner capacitance tables ... 
[03/17 14:22:27    375s] Initializing multi-corner resistance tables ...
[03/17 14:22:27    375s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.057583 ; aWlH: 0.000000 ; Pmax: 0.809800 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[03/17 14:22:28    375s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1679.172M)
[03/17 14:22:28    376s] ** Profile ** Start :  cpu=0:00:00.0, mem=1679.2M
[03/17 14:22:28    376s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1679.2M
[03/17 14:22:28    376s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1679.2M
[03/17 14:22:28    376s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1683.8M
[03/17 14:22:28    376s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.070, REAL:0.067, MEM:1683.8M
[03/17 14:22:28    376s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.180, REAL:0.174, MEM:1683.8M
[03/17 14:22:28    376s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.200, REAL:0.194, MEM:1683.8M
[03/17 14:22:28    376s] ** Profile ** Other data :  cpu=0:00:00.3, mem=1683.8M
[03/17 14:22:28    376s] Starting delay calculation for Setup views
[03/17 14:22:28    376s] #################################################################################
[03/17 14:22:28    376s] # Design Stage: PreRoute
[03/17 14:22:28    376s] # Design Name: fullchip
[03/17 14:22:28    376s] # Design Mode: 65nm
[03/17 14:22:28    376s] # Analysis Mode: MMMC Non-OCV 
[03/17 14:22:28    376s] # Parasitics Mode: No SPEF/RCDB
[03/17 14:22:28    376s] # Signoff Settings: SI Off 
[03/17 14:22:28    376s] #################################################################################
[03/17 14:22:30    378s] Calculate delays in BcWc mode...
[03/17 14:22:30    378s] Topological Sorting (REAL = 0:00:00.0, MEM = 1711.1M, InitMEM = 1702.2M)
[03/17 14:22:30    378s] Start delay calculation (fullDC) (1 T). (MEM=1711.11)
[03/17 14:22:31    379s] End AAE Lib Interpolated Model. (MEM=1722.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 14:22:33    381s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in1[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/17 14:22:42    390s] Total number of fetched objects 62931
[03/17 14:22:42    390s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/17 14:22:42    390s] End delay calculation. (MEM=1778.32 CPU=0:00:09.3 REAL=0:00:09.0)
[03/17 14:22:42    390s] End delay calculation (fullDC). (MEM=1778.32 CPU=0:00:12.1 REAL=0:00:12.0)
[03/17 14:22:42    390s] *** CDM Built up (cpu=0:00:14.2  real=0:00:14.0  mem= 1778.3M) ***
[03/17 14:22:43    391s] *** Done Building Timing Graph (cpu=0:00:15.4 real=0:00:15.0 totSessionCpu=0:06:32 mem=1778.3M)
[03/17 14:22:43    391s] ** Profile ** Overall slacks :  cpu=0:00:15.6, mem=1778.3M
[03/17 14:22:45    393s] ** Profile ** DRVs :  cpu=0:00:01.7, mem=1778.3M
[03/17 14:22:45    393s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.858  |
|           TNS (ns):| -6030.3 |
|    Violating Paths:|  6360   |
|          All Paths:|  8778   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    773 (773)     |   -0.730   |    773 (773)     |
|   max_tran     |  11660 (64298)   |   -9.689   |  11660 (66829)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.812%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1778.3M
[03/17 14:22:45    393s] **optDesign ... cpu = 0:00:29, real = 0:00:29, mem = 1384.9M, totSessionCpu=0:06:34 **
[03/17 14:22:45    393s] ** INFO : this run is activating medium effort placeOptDesign flow
[03/17 14:22:45    393s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 14:22:45    393s] ### Creating PhyDesignMc. totSessionCpu=0:06:34 mem=1732.3M
[03/17 14:22:45    393s] OPERPROF: Starting DPlace-Init at level 1, MEM:1732.3M
[03/17 14:22:45    393s] z: 2, totalTracks: 1
[03/17 14:22:45    393s] z: 4, totalTracks: 1
[03/17 14:22:45    393s] z: 6, totalTracks: 1
[03/17 14:22:45    393s] z: 8, totalTracks: 1
[03/17 14:22:45    393s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/17 14:22:45    393s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1732.3M
[03/17 14:22:45    393s] OPERPROF:     Starting CMU at level 3, MEM:1732.3M
[03/17 14:22:45    393s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.005, MEM:1732.3M
[03/17 14:22:45    393s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.101, MEM:1732.3M
[03/17 14:22:45    393s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1732.3MB).
[03/17 14:22:45    393s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.178, MEM:1732.3M
[03/17 14:22:45    393s] TotalInstCnt at PhyDesignMc Initialization: 58,645
[03/17 14:22:45    393s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:34 mem=1732.3M
[03/17 14:22:45    393s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1732.3M
[03/17 14:22:46    394s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.123, MEM:1732.3M
[03/17 14:22:46    394s] TotalInstCnt at PhyDesignMc Destruction: 58,645
[03/17 14:22:46    394s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 14:22:46    394s] ### Creating PhyDesignMc. totSessionCpu=0:06:34 mem=1732.3M
[03/17 14:22:46    394s] OPERPROF: Starting DPlace-Init at level 1, MEM:1732.3M
[03/17 14:22:46    394s] z: 2, totalTracks: 1
[03/17 14:22:46    394s] z: 4, totalTracks: 1
[03/17 14:22:46    394s] z: 6, totalTracks: 1
[03/17 14:22:46    394s] z: 8, totalTracks: 1
[03/17 14:22:46    394s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/17 14:22:46    394s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1732.3M
[03/17 14:22:46    394s] OPERPROF:     Starting CMU at level 3, MEM:1732.3M
[03/17 14:22:46    394s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.005, MEM:1732.3M
[03/17 14:22:46    394s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.104, MEM:1732.3M
[03/17 14:22:46    394s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1732.3MB).
[03/17 14:22:46    394s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.174, MEM:1732.3M
[03/17 14:22:46    394s] TotalInstCnt at PhyDesignMc Initialization: 58,645
[03/17 14:22:46    394s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:34 mem=1732.3M
[03/17 14:22:46    394s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1732.3M
[03/17 14:22:46    394s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.122, MEM:1732.3M
[03/17 14:22:46    394s] TotalInstCnt at PhyDesignMc Destruction: 58,645
[03/17 14:22:46    394s] *** Starting optimizing excluded clock nets MEM= 1732.3M) ***
[03/17 14:22:46    394s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1732.3M) ***
[03/17 14:22:46    394s] FDS started ...
[03/17 14:22:47    395s] 
[03/17 14:22:47    395s] Begin Power Analysis
[03/17 14:22:47    395s] 
[03/17 14:22:47    395s]              0V	    VSS
[03/17 14:22:47    395s]            0.9V	    VDD
[03/17 14:22:47    395s] Begin Processing Timing Library for Power Calculation
[03/17 14:22:47    395s] 
[03/17 14:22:47    395s] Begin Processing Timing Library for Power Calculation
[03/17 14:22:47    395s] 
[03/17 14:22:47    395s] 
[03/17 14:22:47    395s] 
[03/17 14:22:47    395s] Begin Processing Power Net/Grid for Power Calculation
[03/17 14:22:47    395s] 
[03/17 14:22:47    395s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1404.61MB/2878.13MB/1548.77MB)
[03/17 14:22:47    395s] 
[03/17 14:22:47    395s] Begin Processing Timing Window Data for Power Calculation
[03/17 14:22:47    395s] 
[03/17 14:22:47    395s] clk1(833.333MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1404.62MB/2878.13MB/1548.77MB)
[03/17 14:22:47    395s] 
[03/17 14:22:47    395s] Begin Processing User Attributes
[03/17 14:22:47    395s] 
[03/17 14:22:47    395s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1404.63MB/2878.13MB/1548.77MB)
[03/17 14:22:47    395s] 
[03/17 14:22:47    395s] Begin Processing Signal Activity
[03/17 14:22:47    395s] 
[03/17 14:22:50    398s] Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:02, mem(process/total/peak)=1406.97MB/2879.39MB/1548.77MB)
[03/17 14:22:50    398s] 
[03/17 14:22:50    398s] Begin Power Computation
[03/17 14:22:50    398s] 
[03/17 14:22:50    398s]       ----------------------------------------------------------
[03/17 14:22:50    398s]       # of cell(s) missing both power/leakage table: 0
[03/17 14:22:50    398s]       # of cell(s) missing power table: 1
[03/17 14:22:50    398s]       # of cell(s) missing leakage table: 0
[03/17 14:22:50    398s]       # of MSMV cell(s) missing power_level: 0
[03/17 14:22:50    398s]       ----------------------------------------------------------
[03/17 14:22:50    398s] CellName                                  Missing Table(s)
[03/17 14:22:50    398s] TIEL                                      internal power, 
[03/17 14:22:50    398s] 
[03/17 14:22:50    398s] 
[03/17 14:22:57    405s] Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=1407.31MB/2879.39MB/1548.77MB)
[03/17 14:22:57    405s] 
[03/17 14:22:57    405s] Begin Processing User Attributes
[03/17 14:22:57    405s] 
[03/17 14:22:57    405s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1407.31MB/2879.39MB/1548.77MB)
[03/17 14:22:57    405s] 
[03/17 14:22:57    405s] Ended Power Analysis: (cpu=0:00:10, real=0:00:10, mem(process/total/peak)=1407.37MB/2879.39MB/1548.77MB)
[03/17 14:22:57    405s] 
[03/17 14:22:58    406s] *



[03/17 14:22:58    406s] Total Power
[03/17 14:22:58    406s] -----------------------------------------------------------------------------------------
[03/17 14:22:58    406s] Total Internal Power:       86.48786586 	   63.8266%
[03/17 14:22:58    406s] Total Switching Power:      47.67173565 	   35.1810%
[03/17 14:22:58    406s] Total Leakage Power:         1.34475392 	    0.9924%
[03/17 14:22:58    406s] Total Power:               135.50435564
[03/17 14:22:58    406s] -----------------------------------------------------------------------------------------
[03/17 14:22:59    407s] Processing average sequential pin duty cycle 
[03/17 14:22:59    407s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 14:22:59    407s] ### Creating PhyDesignMc. totSessionCpu=0:06:47 mem=1745.8M
[03/17 14:22:59    407s] OPERPROF: Starting DPlace-Init at level 1, MEM:1745.8M
[03/17 14:22:59    407s] z: 2, totalTracks: 1
[03/17 14:22:59    407s] z: 4, totalTracks: 1
[03/17 14:22:59    407s] z: 6, totalTracks: 1
[03/17 14:22:59    407s] z: 8, totalTracks: 1
[03/17 14:22:59    407s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/17 14:22:59    407s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1745.8M
[03/17 14:22:59    407s] OPERPROF:     Starting CMU at level 3, MEM:1745.8M
[03/17 14:22:59    407s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.005, MEM:1745.8M
[03/17 14:22:59    407s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.107, MEM:1745.8M
[03/17 14:22:59    407s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1745.8MB).
[03/17 14:22:59    407s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.187, MEM:1745.8M
[03/17 14:23:00    407s] TotalInstCnt at PhyDesignMc Initialization: 58,645
[03/17 14:23:00    407s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:48 mem=1745.8M
[03/17 14:23:00    407s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1745.8M
[03/17 14:23:00    407s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:1745.8M
[03/17 14:23:00    408s] Finished cut-off ROI computation ...
[03/17 14:23:04    412s] Completed resizing move eval ...
[03/17 14:23:04    412s] Committed moves ...
[03/17 14:23:04    412s] FDS :: Updated timing
[03/17 14:23:04    412s] FDS :: Design WNS: -3.859 ns
[03/17 14:23:04    412s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1776.0M
[03/17 14:23:04    412s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.126, MEM:1776.0M
[03/17 14:23:04    412s] TotalInstCnt at PhyDesignMc Destruction: 58,645
[03/17 14:23:04    412s] 
[03/17 14:23:04    412s]  56 instances changed cell type
[03/17 14:23:04    412s] 
[03/17 14:23:04    412s]                        UpSize    DownSize   SameSize   Total
[03/17 14:23:04    412s]                        ------    --------   --------   -----
[03/17 14:23:04    412s]     Sequential            0          0          0          0
[03/17 14:23:04    412s]  Combinational            0         56          0         56
[03/17 14:23:04    412s] 
[03/17 14:23:04    412s]  56 instances resized during new FDS.
[03/17 14:23:04    412s] 
[03/17 14:23:04    412s] Number of insts committed for which the initial cell was dont use = 0
[03/17 14:23:04    412s] 
[03/17 14:23:04    412s] *** FDS finished (cpu=0:00:18.1 real=0:00:18.0 mem=1776.0M) ***
[03/17 14:23:04    412s] 
[03/17 14:23:04    412s] The useful skew maximum allowed delay is: 0.24
[03/17 14:23:05    413s] #InfoCS: Num dontuse cells 92, Num usable cells 758
[03/17 14:23:05    413s] optDesignOneStep: Power Flow
[03/17 14:23:05    413s] #InfoCS: Num dontuse cells 92, Num usable cells 758
[03/17 14:23:05    413s] Deleting Lib Analyzer.
[03/17 14:23:05    413s] Info: 0 don't touch net , 602 undriven nets excluded from IPO operation.
[03/17 14:23:05    413s] Info: 1 clock net  excluded from IPO operation.
[03/17 14:23:05    413s] ### Creating LA Mngr. totSessionCpu=0:06:54 mem=1776.0M
[03/17 14:23:05    413s] ### Creating LA Mngr, finished. totSessionCpu=0:06:54 mem=1776.0M
[03/17 14:23:05    413s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/17 14:23:05    413s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:53.7/0:07:58.2 (0.9), mem = 1776.0M
[03/17 14:23:05    413s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.16097.1
[03/17 14:23:06    414s] (I,S,L,T): WC_VIEW: 83.394, 47.6003, 1.35096, 132.345
[03/17 14:23:06    414s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 14:23:06    414s] ### Creating PhyDesignMc. totSessionCpu=0:06:54 mem=1776.0M
[03/17 14:23:06    414s] OPERPROF: Starting DPlace-Init at level 1, MEM:1776.0M
[03/17 14:23:06    414s] z: 2, totalTracks: 1
[03/17 14:23:06    414s] z: 4, totalTracks: 1
[03/17 14:23:06    414s] z: 6, totalTracks: 1
[03/17 14:23:06    414s] z: 8, totalTracks: 1
[03/17 14:23:06    414s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/17 14:23:06    414s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1776.0M
[03/17 14:23:06    414s] OPERPROF:     Starting CMU at level 3, MEM:1776.0M
[03/17 14:23:06    414s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:1776.0M
[03/17 14:23:06    414s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.127, MEM:1776.0M
[03/17 14:23:06    414s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1776.0MB).
[03/17 14:23:06    414s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.217, MEM:1776.0M
[03/17 14:23:07    415s] TotalInstCnt at PhyDesignMc Initialization: 58,645
[03/17 14:23:07    415s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:55 mem=1776.0M
[03/17 14:23:07    415s] ### Creating TopoMgr, started
[03/17 14:23:07    415s] ### Creating TopoMgr, finished
[03/17 14:23:07    415s] 
[03/17 14:23:07    415s] Footprint cell information for calculating maxBufDist
[03/17 14:23:07    415s] *info: There are 18 candidate Buffer cells
[03/17 14:23:07    415s] *info: There are 18 candidate Inverter cells
[03/17 14:23:07    415s] 
[03/17 14:23:07    415s] ### Creating RouteCongInterface, started
[03/17 14:23:07    415s] 
[03/17 14:23:07    415s] Creating Lib Analyzer ...
[03/17 14:23:07    415s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/17 14:23:07    415s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/17 14:23:07    415s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/17 14:23:07    415s] 
[03/17 14:23:08    416s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:57 mem=1861.9M
[03/17 14:23:08    416s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:57 mem=1861.9M
[03/17 14:23:08    416s] Creating Lib Analyzer, finished. 
[03/17 14:23:08    416s] 
[03/17 14:23:08    416s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/17 14:23:08    416s] 
[03/17 14:23:08    416s] #optDebug: {0, 1.200}
[03/17 14:23:08    416s] ### Creating RouteCongInterface, finished
[03/17 14:23:10    418s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1881.0M
[03/17 14:23:10    418s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:1881.0M
[03/17 14:23:11    418s] 
[03/17 14:23:11    418s] Netlist preparation processing... 
[03/17 14:23:11    418s] 
[03/17 14:23:11    418s] Constant propagation run...
[03/17 14:23:11    419s] CPU of constant propagation run : 0:00:00.1 (mem :1881.0M)
[03/17 14:23:11    419s] 
[03/17 14:23:11    419s] Dangling output instance removal run...
[03/17 14:23:11    419s] CPU of dangling output instance removal run : 0:00:00.0 (mem :1881.0M)
[03/17 14:23:11    419s] 
[03/17 14:23:11    419s] Dont care observability instance removal run...
[03/17 14:23:11    419s] Dont care observability instance removal limited due to an irremovable instance C326 (CKAN2D0)
Dont care observability instance removal limited due to an irremovable instance C304 (CKAN2D0)
Dont care observability instance removal limited due to an irremovable instance C41 (CKAN2D0)
Dont care observability instance removal limited due to an irremovable instance core_instance1_sfp_instance_abs_reg_reg_127_ (DFQD1)
Dont care observability instance removal limited due to an irremovable instance core_instance1_sfp_instance_div_q_reg (EDFQD1)
Dont care observability instance removal limited due to an irremovable instance core_instance0_sfp_instance_abs_reg_reg_127_ (DFQD1)
Dont care observability instance removal limited due to an irremovable instance core_instance0_sfp_instance_div_q_reg (EDFQD1)
Dont care observability instance removal limited due to an irremovable instance core_instance0_sfp_instance_abs_reg_reg_0_ (DFQD1)
Dont care observability instance removal limited due to an irremovable instance core_instance0_sfp_instance_abs_reg_reg_1_ (DFQD1)
Dont care observability instance removal limited due to an irremovable instance core_instance0_sfp_instance_abs_reg_reg_2_ (DFQD1)
Dont care observability instance removal limited due to an irremovable instance core_instance0_sfp_instance_abs_reg_reg_3_ (DFQD1)
Dont care observability instance removal limited due to an irremovable instance core_instance0_sfp_instance_abs_reg_reg_4_ (DFQD1)
Dont care observability instance removal limited due to an irremovable instance core_instance0_sfp_instance_abs_reg_reg_5_ (DFQD1)
Dont care observability instance removal limited due to an irremovable instance core_instance0_sfp_instance_abs_reg_reg_6_ (DFQD1)
Dont care observability instance removal limited due to an irremovable instance core_instance0_sfp_instance_abs_reg_reg_7_ (DFQD1)
Dont care observability instance removal limited due to an irremovable instance core_instance0_sfp_instance_abs_reg_reg_8_ (DFQD1)
Dont care observability instance removal limited due to an irremovable instance core_instance0_sfp_instance_abs_reg_reg_9_ (DFQD1)
Dont care observability instance removal limited due to an irremovable instance core_instance0_sfp_instance_abs_reg_reg_10_ (DFQD1)
Dont care observability instance removal limited due to an irremovable instance core_instance0_sfp_instance_abs_reg_reg_11_ (DFQD1)
Dont care observability instance removal limited due to an irremovable instance core_instance0_sfp_instance_abs_reg_reg_12_ (DFQD1)
Dont care observability instance removal limited due to other irremovable instances...
CPU of dont care observability instance removal run : 0:00:00.2 (mem :1881.0M)
[03/17 14:23:11    419s] 
[03/17 14:23:11    419s] Removed instances... 
[03/17 14:23:11    419s]     -Remove inst U50248 (MOAI22D0) 
[03/17 14:23:11    419s]     -Remove inst U50247 (ND3D0) 
[03/17 14:23:11    419s]     -Remove inst U50246 (AOI21D0) 
[03/17 14:23:11    419s]     -Remove inst U50245 (AOI32D0) 
[03/17 14:23:11    419s]     -Remove inst U50244 (CKND2D0) 
[03/17 14:23:11    419s]     -Remove inst U50243 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50242 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50241 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50240 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50239 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50238 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50237 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50236 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50235 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50234 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50233 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50232 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50231 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50230 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50229 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50228 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50227 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50226 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50225 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50224 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50223 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50222 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50221 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50220 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50219 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50218 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50217 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50216 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50215 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50214 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50213 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50212 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50211 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50210 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50209 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50208 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50207 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50206 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50205 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50204 (OAI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50203 (CKAN2D0) 
[03/17 14:23:11    419s]     -Remove inst U50202 (NR2D0) 
[03/17 14:23:11    419s]     -Remove inst U50201 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50200 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50199 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50198 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50197 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50196 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50195 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50194 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50193 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50192 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50191 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50190 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50189 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50188 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50187 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50186 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50185 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50184 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50183 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50182 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50181 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50180 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50179 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50178 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50177 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50176 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50175 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50174 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50173 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50172 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50171 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50170 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50169 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50168 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50167 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50166 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50165 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50164 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50163 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50162 (AOI32D0) 
[03/17 14:23:11    419s]     -Remove inst U50161 (AOI21D0) 
[03/17 14:23:11    419s]     -Remove inst U50160 (CKND2D0) 
[03/17 14:23:11    419s]     -Remove inst U50159 (CKND2D0) 
[03/17 14:23:11    419s]     -Remove inst U50158 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50157 (OAI211D0) 
[03/17 14:23:11    419s]     -Remove inst U50156 (IND2D0) 
[03/17 14:23:11    419s]     -Remove inst U50155 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50154 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50153 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50152 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50151 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50150 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50149 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50148 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50147 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50146 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50145 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50144 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50143 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50142 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50141 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50140 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50139 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50138 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50137 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50136 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50135 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50134 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50133 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50132 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50131 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50130 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50129 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50128 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50127 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50126 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50125 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50124 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50123 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50122 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50121 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50120 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50119 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50118 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50117 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50116 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50115 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50114 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50113 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50112 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50111 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50110 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50109 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50108 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50107 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50106 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50105 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50104 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50103 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50102 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50101 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50100 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50099 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50098 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50097 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50096 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50095 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50094 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50093 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50092 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50091 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50090 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50089 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50088 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50087 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50086 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50085 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50084 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50083 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50082 (OAI21D0) 
[03/17 14:23:11    419s]     -Remove inst U50081 (CKND2D0) 
[03/17 14:23:11    419s]     -Remove inst U50080 (NR2D0) 
[03/17 14:23:11    419s]     -Remove inst U50079 (NR2D0) 
[03/17 14:23:11    419s]     -Remove inst U50078 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50077 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50076 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50075 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50074 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50073 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50072 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50071 (AOI32D0) 
[03/17 14:23:11    419s]     -Remove inst U50070 (AOI21D0) 
[03/17 14:23:11    419s]     -Remove inst U50069 (CKND2D0) 
[03/17 14:23:11    419s]     -Remove inst U50068 (IND2D0) 
[03/17 14:23:11    419s]     -Remove inst U50067 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50066 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50065 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50064 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50063 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50062 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50061 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50060 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50059 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50058 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50057 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50056 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50055 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50054 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50053 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50052 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50051 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50050 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50049 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50048 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50047 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50046 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50045 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50044 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50043 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50042 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50041 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50040 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50039 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50038 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50037 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50036 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50035 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50034 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50033 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50032 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50031 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50030 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50029 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50028 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50027 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50026 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50025 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50024 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50023 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50022 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50021 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50020 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50019 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50018 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50017 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50016 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50015 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50014 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50013 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50012 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50011 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50010 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50009 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50008 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50007 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50006 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50005 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U50004 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50003 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U50002 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U50001 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U50000 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49999 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49998 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49997 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49996 (AOI32D0) 
[03/17 14:23:11    419s]     -Remove inst U49995 (CKND2D0) 
[03/17 14:23:11    419s]     -Remove inst U49994 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49993 (CKND2D0) 
[03/17 14:23:11    419s]     -Remove inst U49992 (AOI21D0) 
[03/17 14:23:11    419s]     -Remove inst U49991 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49990 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49989 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49988 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49987 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49986 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49985 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49984 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49983 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49982 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49981 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49980 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49979 (AO221D0) 
[03/17 14:23:11    419s]     -Remove inst U49978 (CKND2D0) 
[03/17 14:23:11    419s]     -Remove inst U49977 (OAI211D1) 
[03/17 14:23:11    419s]     -Remove inst U49976 (AO211D0) 
[03/17 14:23:11    419s]     -Remove inst U49975 (AOI21D0) 
[03/17 14:23:11    419s]     -Remove inst U49974 (OR2D0) 
[03/17 14:23:11    419s]     -Remove inst U49973 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49972 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49971 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49970 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49969 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49968 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49967 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49966 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49965 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49964 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49963 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49962 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49961 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49960 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49959 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49958 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49957 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49956 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49955 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49954 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49953 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49952 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49951 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49950 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49949 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49948 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49947 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49946 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49945 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49944 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49943 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49942 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49941 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49940 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49939 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49938 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49937 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49936 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49935 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49934 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49933 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49932 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49931 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49930 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49929 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49928 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49927 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49926 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49925 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49924 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49923 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49922 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49921 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49920 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49919 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49918 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49917 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49916 (AOI33D0) 
[03/17 14:23:11    419s]     -Remove inst U49915 (CKND2D0) 
[03/17 14:23:11    419s]     -Remove inst U49914 (CKND2D0) 
[03/17 14:23:11    419s]     -Remove inst U49913 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49912 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49911 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49910 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49909 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49908 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49907 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49906 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49905 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49904 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49903 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49902 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49901 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49900 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49899 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49898 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49897 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49896 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49895 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49894 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49893 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49892 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49891 (CKND2D0) 
[03/17 14:23:11    419s]     -Remove inst U49890 (OAI211D1) 
[03/17 14:23:11    419s]     -Remove inst U49889 (AO221D0) 
[03/17 14:23:11    419s]     -Remove inst U49888 (CKND2D0) 
[03/17 14:23:11    419s]     -Remove inst U49887 (AOI21D0) 
[03/17 14:23:11    419s]     -Remove inst U49886 (OR2D0) 
[03/17 14:23:11    419s]     -Remove inst U49885 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49884 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49883 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49882 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49881 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49880 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49879 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49878 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49877 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49876 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49875 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49874 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49873 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49872 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49871 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49870 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49869 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49868 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49867 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49866 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49865 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49864 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49863 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49862 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49861 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49860 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49859 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49858 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49857 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49856 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49855 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49854 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49853 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49852 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49851 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49850 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49849 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49848 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49847 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49846 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49845 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49844 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49843 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49842 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49841 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49840 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49839 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49838 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49837 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49836 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49835 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49834 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49833 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49832 (CKND2D0) 
[03/17 14:23:11    419s]     -Remove inst U49831 (AOI32D0) 
[03/17 14:23:11    419s]     -Remove inst U49830 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49829 (CKND2D0) 
[03/17 14:23:11    419s]     -Remove inst U49828 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49827 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49826 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49825 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49824 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49823 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49822 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49821 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49820 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49819 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49818 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49817 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49816 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49815 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49814 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49813 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49812 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49811 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49810 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49809 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49808 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49807 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49806 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49805 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49804 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49803 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49802 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49801 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49800 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49799 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49798 (CKND2D0) 
[03/17 14:23:11    419s]     -Remove inst U49797 (OAI211D1) 
[03/17 14:23:11    419s]     -Remove inst U49796 (AO211D0) 
[03/17 14:23:11    419s]     -Remove inst U49795 (CKND2D0) 
[03/17 14:23:11    419s]     -Remove inst U49794 (AOI21D0) 
[03/17 14:23:11    419s]     -Remove inst U49793 (OR2D0) 
[03/17 14:23:11    419s]     -Remove inst U49792 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49791 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49790 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49789 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49788 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49787 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49786 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49785 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49784 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49783 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49782 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49781 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49780 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49779 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49778 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49777 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49776 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49775 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49774 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49773 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49772 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49771 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49770 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49769 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49768 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49767 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49766 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49765 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49764 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49763 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49762 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49761 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49760 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49759 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49758 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49757 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49756 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49755 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49754 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49753 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49752 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49751 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49750 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49749 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49748 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49747 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49746 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49745 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49744 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49743 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49742 (OAI33D0) 
[03/17 14:23:11    419s]     -Remove inst U49741 (NR2D0) 
[03/17 14:23:11    419s]     -Remove inst U49740 (NR2D0) 
[03/17 14:23:11    419s]     -Remove inst U49739 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49738 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49737 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49736 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49735 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49734 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49733 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49732 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49731 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49730 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49729 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49728 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49727 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49726 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49725 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49724 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49723 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49722 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49721 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49720 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49719 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49718 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49717 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49716 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49715 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49714 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49713 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49712 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49711 (CKND2D0) 
[03/17 14:23:11    419s]     -Remove inst U49710 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49709 (OA211D0) 
[03/17 14:23:11    419s]     -Remove inst U49708 (AOI32D0) 
[03/17 14:23:11    419s]     -Remove inst U49707 (CKND2D0) 
[03/17 14:23:11    419s]     -Remove inst U49706 (IAO21D0) 
[03/17 14:23:11    419s]     -Remove inst U49705 (OR2D0) 
[03/17 14:23:11    419s]     -Remove inst U49704 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49703 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49702 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49701 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49700 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49699 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49698 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49697 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49696 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49695 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49694 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49693 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49692 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49691 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49690 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49689 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49688 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49687 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49686 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49685 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49684 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49683 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49682 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49681 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49680 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49679 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49678 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49677 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49676 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49675 (MAOI222D0) 
[03/17 14:23:11    419s]     -Remove inst U49674 (MUX2ND0) 
[03/17 14:23:11    419s]     -Remove inst U49673 (OAI221D0) 
[03/17 14:23:11    419s]     -Remove inst U49672 (INVD0) 
[03/17 14:23:11    419s]     -Remove inst U49671 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49670 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49669 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49668 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49667 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49666 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49665 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49664 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49663 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49662 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49661 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49660 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49659 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49658 (NR2D0) 
[03/17 14:23:12    419s]     -Remove inst U49657 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49656 (OAI32D0) 
[03/17 14:23:12    419s]     -Remove inst U49655 (NR2D0) 
[03/17 14:23:12    419s]     -Remove inst U49654 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49653 (CKND2D0) 
[03/17 14:23:12    419s]     -Remove inst U49652 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49651 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49650 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49649 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49648 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49647 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49646 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49645 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49644 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49643 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49642 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49641 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49640 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49639 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49638 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49637 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49636 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49635 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49634 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49633 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49632 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49631 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49630 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49629 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49628 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49627 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49626 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49625 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49624 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49623 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49622 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49621 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49620 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49619 (INR2D0) 
[03/17 14:23:12    419s]     -Remove inst U49618 (OAI31D1) 
[03/17 14:23:12    419s]     -Remove inst U49617 (AOI211D0) 
[03/17 14:23:12    419s]     -Remove inst U49616 (INR3D0) 
[03/17 14:23:12    419s]     -Remove inst U49615 (NR2D0) 
[03/17 14:23:12    419s]     -Remove inst U49614 (CKND2D0) 
[03/17 14:23:12    419s]     -Remove inst U49613 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49612 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49611 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49610 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49609 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49608 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49607 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49606 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49605 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49604 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49603 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49602 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49601 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49600 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49599 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49598 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49597 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49596 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49595 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49594 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49593 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49592 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49591 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49590 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49589 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49588 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49587 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49586 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49585 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49584 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49583 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49582 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49581 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49580 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49579 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49578 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49577 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49576 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49575 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49574 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49573 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49572 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49571 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49570 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49569 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49568 (AOI33D0) 
[03/17 14:23:12    419s]     -Remove inst U49567 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49566 (CKND2D0) 
[03/17 14:23:12    419s]     -Remove inst U49565 (CKND2D0) 
[03/17 14:23:12    419s]     -Remove inst U49564 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49563 (OAI211D0) 
[03/17 14:23:12    419s]     -Remove inst U49562 (CKND2D0) 
[03/17 14:23:12    419s]     -Remove inst U49561 (CKND2D0) 
[03/17 14:23:12    419s]     -Remove inst U49560 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49559 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49558 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49557 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49556 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49555 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49554 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49553 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49552 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49551 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49550 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49549 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49548 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49547 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49546 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49545 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49544 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49543 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49542 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49541 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49540 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49539 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49538 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49537 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49536 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49535 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49534 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49533 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49532 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49531 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49530 (MAOI222D1) 
[03/17 14:23:12    419s]     -Remove inst U49529 (AO21D0) 
[03/17 14:23:12    419s]     -Remove inst U49528 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49527 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49526 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49525 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49524 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49523 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49522 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49521 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49520 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49519 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49518 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49517 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49516 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49515 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49514 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49513 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49512 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49511 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49510 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49509 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49508 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49507 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49506 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49505 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49504 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49503 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49502 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49501 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49500 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49499 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49498 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49497 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49496 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49495 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49494 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49493 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49492 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49491 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49490 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49489 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49488 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49487 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49486 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49485 (AOI31D0) 
[03/17 14:23:12    419s]     -Remove inst U49484 (AOI31D0) 
[03/17 14:23:12    419s]     -Remove inst U49483 (AOI22D0) 
[03/17 14:23:12    419s]     -Remove inst U49482 (NR2D0) 
[03/17 14:23:12    419s]     -Remove inst U49481 (CKND2D0) 
[03/17 14:23:12    419s]     -Remove inst U49480 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49479 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49478 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49477 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49476 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49475 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49474 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49473 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49472 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49471 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49470 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49469 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49468 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49467 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49466 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49465 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49464 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49463 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49462 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49461 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49460 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49459 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49458 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49457 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49456 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49455 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49454 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49453 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49452 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49451 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49450 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49449 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49448 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49447 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49446 (AOI21D0) 
[03/17 14:23:12    419s]     -Remove inst U49445 (OAI21D0) 
[03/17 14:23:12    419s]     -Remove inst U49444 (CKND2D0) 
[03/17 14:23:12    419s]     -Remove inst U49443 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49442 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49441 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49440 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49439 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49438 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49437 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49436 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49435 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49434 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49433 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49432 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49431 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49430 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49429 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49428 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49427 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49426 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49425 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49424 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49423 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49422 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49421 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49420 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49419 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49418 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49417 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49416 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49415 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49414 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49413 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49412 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49411 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49410 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49409 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49408 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49407 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49406 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49405 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49404 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49403 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49402 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49401 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49400 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49399 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49398 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49397 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49396 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49395 (AOI31D0) 
[03/17 14:23:12    419s]     -Remove inst U49394 (AOI22D0) 
[03/17 14:23:12    419s]     -Remove inst U49393 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49392 (NR2D0) 
[03/17 14:23:12    419s]     -Remove inst U49391 (NR2D0) 
[03/17 14:23:12    419s]     -Remove inst U49390 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49389 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49388 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49387 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49386 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49385 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49384 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49383 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49382 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49381 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49380 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49379 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49378 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49377 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49376 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49375 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49374 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49373 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49372 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49371 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49370 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49369 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49368 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49367 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49366 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49365 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49364 (AO21D0) 
[03/17 14:23:12    419s]     -Remove inst U49363 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49362 (AOI21D0) 
[03/17 14:23:12    419s]     -Remove inst U49361 (OAI21D0) 
[03/17 14:23:12    419s]     -Remove inst U49360 (AO21D0) 
[03/17 14:23:12    419s]     -Remove inst U49359 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49358 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49357 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49356 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49355 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49354 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49353 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49352 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49351 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49350 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49349 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49348 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49347 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49346 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49345 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49344 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49343 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49342 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49341 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49340 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49339 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49338 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49337 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49336 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49335 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49334 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49333 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49332 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49331 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49330 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49329 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49328 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49327 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49326 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49325 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49324 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49323 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49322 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49321 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49320 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49319 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49318 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49317 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49316 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49315 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49314 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49313 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49312 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49311 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49310 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49309 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49308 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49307 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49306 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49305 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49304 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49303 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49302 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49301 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49300 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49299 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49298 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49297 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49296 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49295 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49294 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49293 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49292 (CKND2D0) 
[03/17 14:23:12    419s]     -Remove inst U49291 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49290 (OAI21D0) 
[03/17 14:23:12    419s]     -Remove inst U49289 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49288 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49287 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49286 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49285 (OAI21D0) 
[03/17 14:23:12    419s]     -Remove inst U49284 (CKND2D0) 
[03/17 14:23:12    419s]     -Remove inst U49283 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49282 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49281 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49280 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49279 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49278 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49277 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49276 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49275 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49274 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49273 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49272 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49271 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49270 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49269 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49268 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49267 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49266 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49265 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49264 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49263 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49262 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49261 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49260 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49259 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49258 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49257 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49256 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49255 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49254 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49253 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49252 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49251 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49250 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49249 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49248 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49247 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49246 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49245 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49244 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49243 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U49242 (AOI21D0) 
[03/17 14:23:12    419s]     -Remove inst U49241 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49240 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49239 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49238 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49237 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49236 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49235 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49234 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49233 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49232 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49231 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49230 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49229 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49228 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49227 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49226 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49225 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49224 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49223 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49222 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49221 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49220 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49219 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U49218 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U49217 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U49216 (AO21D0) 
[03/17 14:23:12    419s]     -Remove inst U49215 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48528 (OAI21D0) 
[03/17 14:23:12    419s]     -Remove inst U48527 (AO31D0) 
[03/17 14:23:12    419s]     -Remove inst U48526 (NR2D0) 
[03/17 14:23:12    419s]     -Remove inst U48525 (OAI21D0) 
[03/17 14:23:12    419s]     -Remove inst U48524 (OAI211D0) 
[03/17 14:23:12    419s]     -Remove inst U48523 (AOI21D0) 
[03/17 14:23:12    419s]     -Remove inst U48522 (OAI31D0) 
[03/17 14:23:12    419s]     -Remove inst U48521 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48520 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48519 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48518 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48517 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48516 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48515 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48514 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48513 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48512 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48511 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48510 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48509 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48508 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48507 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48506 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48505 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48504 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48503 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48502 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48501 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48500 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48499 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48498 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48497 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48496 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48495 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48494 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48493 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48492 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48491 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48490 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48489 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48488 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48487 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48486 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48485 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48484 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48483 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48482 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48481 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48480 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48479 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48478 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48477 (CKAN2D0) 
[03/17 14:23:12    419s]     -Remove inst U48476 (NR2D0) 
[03/17 14:23:12    419s]     -Remove inst U48475 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48474 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48473 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48472 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48471 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48470 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48469 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48468 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48467 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48466 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48465 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48464 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48463 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48462 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48461 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48460 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48459 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48458 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48457 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48456 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48455 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48454 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48453 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48452 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48451 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48450 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48449 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48448 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48447 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48446 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48445 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48444 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48443 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48442 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48441 (CKND2D0) 
[03/17 14:23:12    419s]     -Remove inst U48440 (CKND2D0) 
[03/17 14:23:12    419s]     -Remove inst U48439 (AOI21D0) 
[03/17 14:23:12    419s]     -Remove inst U48438 (AOI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48437 (AO211D0) 
[03/17 14:23:12    419s]     -Remove inst U48436 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48435 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48434 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48433 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48432 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48431 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48430 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48429 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48428 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48427 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48426 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48425 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48424 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48423 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48422 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48421 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48420 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48419 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48418 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48417 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48416 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48415 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48414 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48413 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48412 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48411 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48410 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48409 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48408 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48407 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48406 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48405 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48404 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48403 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48402 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48401 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48400 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48399 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48398 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48397 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48396 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48395 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48394 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48393 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48392 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48391 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48390 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48389 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48388 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48387 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48386 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48385 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48384 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48383 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48382 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48381 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48380 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48379 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48378 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48377 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48376 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48375 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48374 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48373 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48372 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48371 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48370 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48369 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48368 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48367 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48366 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48365 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48364 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48363 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48362 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48361 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48360 (OAI31D0) 
[03/17 14:23:12    419s]     -Remove inst U48359 (OAI21D0) 
[03/17 14:23:12    419s]     -Remove inst U48358 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48357 (CKND2D0) 
[03/17 14:23:12    419s]     -Remove inst U48356 (NR2D0) 
[03/17 14:23:12    419s]     -Remove inst U48355 (NR2D0) 
[03/17 14:23:12    419s]     -Remove inst U48354 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48353 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48352 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48351 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48350 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48349 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48348 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48347 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48346 (CKND2D0) 
[03/17 14:23:12    419s]     -Remove inst U48345 (OAI211D0) 
[03/17 14:23:12    419s]     -Remove inst U48344 (AO211D0) 
[03/17 14:23:12    419s]     -Remove inst U48343 (CKND2D0) 
[03/17 14:23:12    419s]     -Remove inst U48342 (AOI21D0) 
[03/17 14:23:12    419s]     -Remove inst U48341 (IND2D0) 
[03/17 14:23:12    419s]     -Remove inst U48340 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48339 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48338 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48337 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48336 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48335 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48334 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48333 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48332 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48331 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48330 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48329 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48328 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48327 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48326 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48325 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48324 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48323 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48322 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48321 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48320 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48319 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48318 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48317 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48316 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48315 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48314 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48313 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48312 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48311 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48310 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48309 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48308 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48307 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48306 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48305 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48304 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48303 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48302 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48301 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48300 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48299 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48298 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48297 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48296 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48295 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48294 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48293 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48292 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48291 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48290 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48289 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48288 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48287 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48286 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48285 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48284 (AOI33D0) 
[03/17 14:23:12    419s]     -Remove inst U48283 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48282 (CKND2D0) 
[03/17 14:23:12    419s]     -Remove inst U48281 (CKND2D0) 
[03/17 14:23:12    419s]     -Remove inst U48280 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48279 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48278 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48277 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48276 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48275 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48274 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48273 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48272 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48271 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48270 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48269 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48268 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48267 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48266 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48265 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48264 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48263 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48262 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48261 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48260 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48259 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48258 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48257 (CKND2D0) 
[03/17 14:23:12    419s]     -Remove inst U48256 (AOI32D1) 
[03/17 14:23:12    419s]     -Remove inst U48255 (AOI21D0) 
[03/17 14:23:12    419s]     -Remove inst U48254 (CKND2D0) 
[03/17 14:23:12    419s]     -Remove inst U48253 (CKND2D0) 
[03/17 14:23:12    419s]     -Remove inst U48252 (OAI211D0) 
[03/17 14:23:12    419s]     -Remove inst U48251 (IND2D0) 
[03/17 14:23:12    419s]     -Remove inst U48250 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48249 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48248 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48247 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48246 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48245 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48244 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48243 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48242 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48241 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48240 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48239 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48238 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48237 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48236 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48235 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48234 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48233 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48232 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48231 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48230 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48229 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48228 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48227 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48226 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48225 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48224 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48223 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48222 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48221 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48220 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48219 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48218 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48217 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48216 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48215 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48214 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48213 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48212 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48211 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48210 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48209 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48208 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48207 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48206 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48205 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48204 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48203 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48202 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48201 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48200 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48199 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48198 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48197 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48196 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48195 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48194 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48193 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48192 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48191 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48190 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48189 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48188 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48187 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48186 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48185 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48184 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48183 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48182 (AOI33D0) 
[03/17 14:23:12    419s]     -Remove inst U48181 (CKND2D0) 
[03/17 14:23:12    419s]     -Remove inst U48180 (CKND2D0) 
[03/17 14:23:12    419s]     -Remove inst U48179 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48178 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48177 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48176 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48175 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48174 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48173 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48172 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48171 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48170 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48169 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48168 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48167 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48166 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48165 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48164 (OAI211D1) 
[03/17 14:23:12    419s]     -Remove inst U48163 (CKND2D0) 
[03/17 14:23:12    419s]     -Remove inst U48162 (AOI32D0) 
[03/17 14:23:12    419s]     -Remove inst U48161 (IND2D0) 
[03/17 14:23:12    419s]     -Remove inst U48160 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48159 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48158 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48157 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48156 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48155 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48154 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48153 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48152 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48151 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48150 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48149 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48148 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48147 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48146 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48145 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48144 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48143 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48142 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48141 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48140 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48139 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48138 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48137 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48136 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48135 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48134 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48133 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48132 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48131 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48130 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48129 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48128 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48127 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48126 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48125 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48124 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48123 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48122 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48121 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48120 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48119 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48118 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48117 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48116 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48115 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48114 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48113 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48112 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48111 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48110 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48109 (CKND2D0) 
[03/17 14:23:12    419s]     -Remove inst U48108 (CKND2D0) 
[03/17 14:23:12    419s]     -Remove inst U48107 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48106 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48105 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48104 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48103 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48102 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48101 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48100 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48099 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48098 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48097 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48096 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48095 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48094 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48093 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48092 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48091 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48090 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48089 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48088 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48087 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48086 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48085 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48084 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48083 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48082 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48081 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48080 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48079 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48078 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48077 (OA21D0) 
[03/17 14:23:12    419s]     -Remove inst U48076 (OAI211D1) 
[03/17 14:23:12    419s]     -Remove inst U48075 (AO211D0) 
[03/17 14:23:12    419s]     -Remove inst U48074 (CKND2D0) 
[03/17 14:23:12    419s]     -Remove inst U48073 (AOI21D0) 
[03/17 14:23:12    419s]     -Remove inst U48072 (IND2D0) 
[03/17 14:23:12    419s]     -Remove inst U48071 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48070 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48069 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48068 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48067 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48066 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48065 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48064 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48063 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48062 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48061 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48060 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48059 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48058 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48057 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48056 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48055 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48054 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48053 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48052 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48051 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48050 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48049 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48048 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48047 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48046 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48045 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48044 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48043 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48042 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48041 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48040 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48039 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48038 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48037 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48036 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48035 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48034 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48033 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48032 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48031 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48030 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48029 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48028 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48027 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48026 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48025 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48024 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48023 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48022 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48021 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48020 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48019 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48018 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U48017 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48016 (AOI32D0) 
[03/17 14:23:12    419s]     -Remove inst U48015 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48014 (CKND2D0) 
[03/17 14:23:12    419s]     -Remove inst U48013 (CKND2D0) 
[03/17 14:23:12    419s]     -Remove inst U48012 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48011 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48010 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48009 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48008 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48007 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48006 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48005 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48004 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U48003 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48002 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U48001 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U48000 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U47999 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U47998 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U47997 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U47996 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U47995 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U47994 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U47993 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U47992 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U47991 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U47990 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U47989 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U47988 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U47987 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U47986 (CKND2D0) 
[03/17 14:23:12    419s]     -Remove inst U47985 (OAI211D1) 
[03/17 14:23:12    419s]     -Remove inst U47984 (CKND2D0) 
[03/17 14:23:12    419s]     -Remove inst U47983 (AOI32D0) 
[03/17 14:23:12    419s]     -Remove inst U47982 (IAO21D0) 
[03/17 14:23:12    419s]     -Remove inst U47981 (OR2D0) 
[03/17 14:23:12    419s]     -Remove inst U47980 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U47979 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U47978 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U47977 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U47976 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U47975 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U47974 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U47973 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U47972 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U47971 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U47970 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U47969 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U47968 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U47967 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U47966 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U47965 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U47964 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U47963 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U47962 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U47961 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U47960 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U47959 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U47958 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U47957 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U47956 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U47955 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U47954 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U47953 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U47952 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U47951 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U47950 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U47949 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U47948 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U47947 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U47946 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U47945 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U47944 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U47943 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U47942 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U47941 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U47940 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U47939 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U47938 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U47937 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U47936 (MAOI222D0) 
[03/17 14:23:12    419s]     -Remove inst U47935 (AO22D0) 
[03/17 14:23:12    419s]     -Remove inst U47934 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U47933 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U47932 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U47931 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U47930 (OAI221D0) 
[03/17 14:23:12    419s]     -Remove inst U47929 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U47928 (INVD0) 
[03/17 14:23:12    419s]     -Remove inst U47927 (MUX2ND0) 
[03/17 14:23:12    419s]     -Remove inst U47926 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47925 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47924 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47923 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47922 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47921 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47920 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47919 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47918 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47917 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47916 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47915 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47914 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47913 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47912 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47911 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47910 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47909 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47908 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47907 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47906 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47905 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47904 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47903 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47902 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47901 (INR2D0) 
[03/17 14:23:13    419s]     -Remove inst U47900 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47899 (OAI31D1) 
[03/17 14:23:13    419s]     -Remove inst U47898 (AOI211D0) 
[03/17 14:23:13    419s]     -Remove inst U47897 (INR3D0) 
[03/17 14:23:13    419s]     -Remove inst U47896 (CKND2D0) 
[03/17 14:23:13    419s]     -Remove inst U47895 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47894 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47893 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47892 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47891 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47890 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47889 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47888 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47887 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47886 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47885 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47884 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47883 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47882 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47881 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47880 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47879 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47878 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47877 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47876 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47875 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47874 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47873 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47872 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47871 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47870 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47869 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47868 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47867 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47866 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47865 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47864 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47863 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47862 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47861 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47860 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47859 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47858 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47857 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47856 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47855 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47854 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47853 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47852 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47851 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47850 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47849 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47848 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47847 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47846 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47845 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47844 (AOI33D0) 
[03/17 14:23:13    419s]     -Remove inst U47843 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47842 (CKND2D0) 
[03/17 14:23:13    419s]     -Remove inst U47841 (CKND2D0) 
[03/17 14:23:13    419s]     -Remove inst U47840 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47839 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47838 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47837 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47836 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47835 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47834 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47833 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47832 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47831 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47830 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47829 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47828 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47827 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47826 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47825 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47824 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47823 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47822 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47821 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47820 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47819 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47818 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47817 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47816 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47815 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47814 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47813 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47812 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47811 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47810 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47809 (MAOI222D1) 
[03/17 14:23:13    419s]     -Remove inst U47808 (AO21D0) 
[03/17 14:23:13    419s]     -Remove inst U47807 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47806 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47805 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47804 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47803 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47802 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47801 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47800 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47799 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47798 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47797 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47796 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47795 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47794 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47793 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47792 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47791 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47790 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47789 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47788 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47787 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47786 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47785 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47784 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47783 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47782 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47781 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47780 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47779 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47778 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47777 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47776 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47775 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47774 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47773 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47772 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47771 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47770 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47769 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47768 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47767 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47766 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47765 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47764 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47763 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47762 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47761 (AOI33D0) 
[03/17 14:23:13    419s]     -Remove inst U47760 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47759 (CKND2D0) 
[03/17 14:23:13    419s]     -Remove inst U47758 (CKND2D0) 
[03/17 14:23:13    419s]     -Remove inst U47757 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47756 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47755 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47754 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47753 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47752 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47751 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47750 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47749 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47748 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47747 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47746 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47745 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47744 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47743 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47742 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47741 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47740 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47739 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47738 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47737 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47736 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47735 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47734 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47733 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47732 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47731 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47730 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47729 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47728 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47727 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47726 (OAI21D0) 
[03/17 14:23:13    419s]     -Remove inst U47725 (CKND2D0) 
[03/17 14:23:13    419s]     -Remove inst U47724 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47723 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47722 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47721 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47720 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47719 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47718 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47717 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47716 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47715 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47714 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47713 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47712 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47711 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47710 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47709 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47708 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47707 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47706 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47705 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47704 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47703 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47702 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47701 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47700 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47699 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47698 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47697 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47696 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47695 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47694 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47693 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47692 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47691 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47690 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47689 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47688 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47687 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47686 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47685 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47684 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47683 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47682 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47681 (AOI33D0) 
[03/17 14:23:13    419s]     -Remove inst U47680 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47679 (CKND2D0) 
[03/17 14:23:13    419s]     -Remove inst U47678 (CKND2D0) 
[03/17 14:23:13    419s]     -Remove inst U47677 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47676 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47675 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47674 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47673 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47672 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47671 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47670 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47669 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47668 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47667 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47666 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47665 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47664 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47663 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47662 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47661 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47660 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47659 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47658 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47657 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47656 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47655 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47654 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47653 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47652 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47651 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47650 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47649 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47648 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47647 (AO21D0) 
[03/17 14:23:13    419s]     -Remove inst U47646 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47645 (AOI21D0) 
[03/17 14:23:13    419s]     -Remove inst U47644 (OAI21D0) 
[03/17 14:23:13    419s]     -Remove inst U47643 (AO21D0) 
[03/17 14:23:13    419s]     -Remove inst U47642 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47641 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47640 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47639 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47638 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47637 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47636 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47635 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47634 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47633 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47632 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47631 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47630 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47629 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47628 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47627 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47626 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47625 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47624 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47623 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47622 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47621 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47620 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47619 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47618 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47617 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47616 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47615 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47614 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47613 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47612 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47611 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47610 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47609 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47608 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47607 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47606 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47605 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47604 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47603 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47602 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47601 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47600 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47599 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47598 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47597 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47596 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47595 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47594 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47593 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47592 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47591 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47590 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47589 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47588 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47587 (CKND2D0) 
[03/17 14:23:13    419s]     -Remove inst U47586 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47585 (OAI21D0) 
[03/17 14:23:13    419s]     -Remove inst U47584 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47583 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47582 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47581 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47580 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47579 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47578 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47577 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47576 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47575 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47574 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47573 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47572 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47571 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47570 (AOI21D0) 
[03/17 14:23:13    419s]     -Remove inst U47569 (OAI21D0) 
[03/17 14:23:13    419s]     -Remove inst U47568 (CKND2D0) 
[03/17 14:23:13    419s]     -Remove inst U47567 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47566 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47565 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47564 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47563 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47562 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47561 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47560 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47559 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47558 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47557 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47556 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47555 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47554 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47553 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47552 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47551 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47550 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47549 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47548 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47547 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47546 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47545 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47544 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47543 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47542 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47541 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47540 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47539 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47538 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47537 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47536 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47535 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47534 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47533 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47532 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47531 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47530 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47529 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47528 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47527 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U47526 (AOI21D0) 
[03/17 14:23:13    419s]     -Remove inst U47525 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47524 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47523 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47522 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47521 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47520 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47519 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47518 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47517 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47516 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47515 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47514 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47513 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47512 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47511 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47510 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47509 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47508 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47507 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47506 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47505 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U47504 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U47503 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47502 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U47501 (AO21D0) 
[03/17 14:23:13    419s]     -Remove inst U47500 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46812 (OAI21D0) 
[03/17 14:23:13    419s]     -Remove inst U46811 (OAI31D0) 
[03/17 14:23:13    419s]     -Remove inst U46810 (AO21D0) 
[03/17 14:23:13    419s]     -Remove inst U46809 (AOI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46808 (NR2D0) 
[03/17 14:23:13    419s]     -Remove inst U46807 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46806 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46805 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46804 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46803 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46802 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46801 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46800 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46799 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46798 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46797 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46796 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46795 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46794 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46793 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46792 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46791 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46790 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46789 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46788 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46787 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46786 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46785 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46784 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46783 (OAI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46782 (CKND2D0) 
[03/17 14:23:13    419s]     -Remove inst U46781 (IND2D0) 
[03/17 14:23:13    419s]     -Remove inst U46780 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46779 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46778 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46777 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46776 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46775 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46774 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46773 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46772 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46771 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46770 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46769 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46768 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46767 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46766 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46765 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46764 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46763 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46762 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46761 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46760 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46759 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46758 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46757 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46756 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46755 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46754 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46753 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46752 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46751 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46750 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46749 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46748 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46747 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46746 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46745 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46744 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46743 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46742 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46741 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46740 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46739 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46738 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46737 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46736 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46735 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46734 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46733 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46732 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46731 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46730 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46729 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46728 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46727 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46726 (OAI21D0) 
[03/17 14:23:13    419s]     -Remove inst U46725 (CKND2D0) 
[03/17 14:23:13    419s]     -Remove inst U46724 (CKAN2D0) 
[03/17 14:23:13    419s]     -Remove inst U46723 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46722 (AOI22D0) 
[03/17 14:23:13    419s]     -Remove inst U46721 (IND3D0) 
[03/17 14:23:13    419s]     -Remove inst U46720 (AOI21D0) 
[03/17 14:23:13    419s]     -Remove inst U46719 (AOI32D0) 
[03/17 14:23:13    419s]     -Remove inst U46718 (CKND2D0) 
[03/17 14:23:13    419s]     -Remove inst U46717 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46716 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46715 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46714 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46713 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46712 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46711 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46710 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46709 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46708 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46707 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46706 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46705 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46704 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46703 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46702 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46701 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46700 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46699 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46698 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46697 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46696 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46695 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46694 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46693 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46692 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46691 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46690 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46689 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46688 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46687 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46686 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46685 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46684 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46683 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46682 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46681 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46680 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46679 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46678 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46677 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46676 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46675 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46674 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46673 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46672 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46671 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46670 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46669 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46668 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46667 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46666 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46665 (OAI21D0) 
[03/17 14:23:13    419s]     -Remove inst U46664 (CKND2D0) 
[03/17 14:23:13    419s]     -Remove inst U46663 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46662 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46661 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46660 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46659 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46658 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46657 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46656 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46655 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46654 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46653 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46652 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46651 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46650 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46649 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46648 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46647 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46646 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46645 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46644 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46643 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46642 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46641 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46640 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46639 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46638 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46637 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46636 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46635 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46634 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46633 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46632 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46299 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46298 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46297 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46296 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46295 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46294 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46293 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46292 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46291 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46290 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46289 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46288 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46287 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46286 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46285 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46284 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46283 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46282 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46281 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46280 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46279 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46278 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46277 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46276 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46275 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46274 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46273 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46272 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46271 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46270 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46269 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46268 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46267 (OAI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46266 (CKAN2D0) 
[03/17 14:23:13    419s]     -Remove inst U46265 (NR2D0) 
[03/17 14:23:13    419s]     -Remove inst U46264 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46263 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46262 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46261 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46260 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46259 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46258 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46257 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46256 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46255 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46254 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46253 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46252 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46251 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46250 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46249 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46248 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46247 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46246 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46245 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46244 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46243 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46242 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46241 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46240 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46239 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46238 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46237 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46236 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46235 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46234 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46233 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46232 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46231 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46230 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46229 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46228 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46227 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46226 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46225 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46224 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46223 (OAI32D0) 
[03/17 14:23:13    419s]     -Remove inst U46222 (INR2D0) 
[03/17 14:23:13    419s]     -Remove inst U46221 (AOI21D0) 
[03/17 14:23:13    419s]     -Remove inst U46220 (NR2D0) 
[03/17 14:23:13    419s]     -Remove inst U46219 (CKND2D0) 
[03/17 14:23:13    419s]     -Remove inst U46218 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46217 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46216 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46215 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46214 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46213 (OAI21D0) 
[03/17 14:23:13    419s]     -Remove inst U46212 (OAI31D0) 
[03/17 14:23:13    419s]     -Remove inst U46211 (AOI32D0) 
[03/17 14:23:13    419s]     -Remove inst U46210 (CKND2D0) 
[03/17 14:23:13    419s]     -Remove inst U46209 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46208 (AOI32D0) 
[03/17 14:23:13    419s]     -Remove inst U46207 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46206 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46205 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46204 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46203 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46202 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46201 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46200 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46199 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46198 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46197 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46196 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46195 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46194 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46193 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46192 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46191 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46190 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46189 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46188 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46187 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46186 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46185 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46184 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46183 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46182 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46181 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46180 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46179 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46178 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46177 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46176 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46175 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46174 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46173 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46172 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46171 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46170 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46169 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46168 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46167 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46166 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46165 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46164 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46163 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46162 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46161 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46160 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46159 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46158 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46157 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46156 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46155 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46154 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46153 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46152 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46151 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46150 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46149 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46148 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46147 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46146 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46145 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46144 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46143 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46142 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46141 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46140 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46139 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46138 (OAI31D0) 
[03/17 14:23:13    419s]     -Remove inst U46137 (OAI21D0) 
[03/17 14:23:13    419s]     -Remove inst U46136 (CKND2D0) 
[03/17 14:23:13    419s]     -Remove inst U46135 (NR2D0) 
[03/17 14:23:13    419s]     -Remove inst U46134 (NR2D0) 
[03/17 14:23:13    419s]     -Remove inst U46133 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46132 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46131 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46130 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46129 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46128 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46127 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46126 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46125 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46124 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46123 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46122 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46121 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46120 (AOI32D0) 
[03/17 14:23:13    419s]     -Remove inst U46119 (CKND2D0) 
[03/17 14:23:13    419s]     -Remove inst U46118 (OR2D0) 
[03/17 14:23:13    419s]     -Remove inst U46117 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46116 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46115 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46114 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46113 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46112 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46111 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46110 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46109 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46108 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46107 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46106 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46105 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46104 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46103 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46102 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46101 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46100 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46099 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46098 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46097 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46096 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46095 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46094 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46093 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46092 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46091 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46090 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46089 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46088 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46087 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46086 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46085 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46084 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46083 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46082 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46081 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46080 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46079 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46078 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46077 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46076 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46075 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46074 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46073 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46072 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46071 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46070 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46069 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46068 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46067 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46066 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46065 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46064 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46063 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46062 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46061 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46060 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46059 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46058 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46057 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46056 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46055 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46054 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46053 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46052 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46051 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46050 (CKND2D0) 
[03/17 14:23:13    419s]     -Remove inst U46049 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46048 (CKND2D0) 
[03/17 14:23:13    419s]     -Remove inst U46047 (AOI21D0) 
[03/17 14:23:13    419s]     -Remove inst U46046 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46045 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46044 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46043 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46042 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46041 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46040 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46039 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46038 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46037 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46036 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46035 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46034 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46033 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46032 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46031 (AO221D0) 
[03/17 14:23:13    419s]     -Remove inst U46030 (CKND2D0) 
[03/17 14:23:13    419s]     -Remove inst U46029 (OAI211D1) 
[03/17 14:23:13    419s]     -Remove inst U46028 (AO221D0) 
[03/17 14:23:13    419s]     -Remove inst U46027 (CKND2D0) 
[03/17 14:23:13    419s]     -Remove inst U46026 (AOI21D0) 
[03/17 14:23:13    419s]     -Remove inst U46025 (IND2D0) 
[03/17 14:23:13    419s]     -Remove inst U46024 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46023 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46022 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46021 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46020 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46019 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46018 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46017 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46016 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46015 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46014 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46013 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46012 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46011 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46010 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46009 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46008 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46007 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46006 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U46005 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U46004 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46003 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U46002 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46001 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U46000 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U45999 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U45998 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45997 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45996 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U45995 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U45994 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U45993 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U45992 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45991 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U45990 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U45989 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U45988 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U45987 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U45986 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U45985 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45984 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45983 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U45982 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U45981 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U45980 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45979 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45978 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U45977 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U45976 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U45975 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45974 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45973 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U45972 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45971 (CKND2D0) 
[03/17 14:23:13    419s]     -Remove inst U45970 (AOI32D0) 
[03/17 14:23:13    419s]     -Remove inst U45969 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45968 (CKND2D0) 
[03/17 14:23:13    419s]     -Remove inst U45967 (CKND2D0) 
[03/17 14:23:13    419s]     -Remove inst U45966 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U45965 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U45964 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45963 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45962 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U45961 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U45960 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45959 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45958 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U45957 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U45956 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45955 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U45954 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U45953 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45952 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45951 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U45950 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U45949 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45948 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45947 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U45946 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U45945 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45944 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U45943 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U45942 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45941 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45940 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U45939 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U45938 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45937 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45936 (CKND2D0) 
[03/17 14:23:13    419s]     -Remove inst U45935 (OAI211D1) 
[03/17 14:23:13    419s]     -Remove inst U45934 (OAI211D0) 
[03/17 14:23:13    419s]     -Remove inst U45933 (CKND2D0) 
[03/17 14:23:13    419s]     -Remove inst U45932 (AOI21D0) 
[03/17 14:23:13    419s]     -Remove inst U45931 (IND2D0) 
[03/17 14:23:13    419s]     -Remove inst U45930 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45929 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U45928 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U45927 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U45926 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U45925 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U45924 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U45923 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U45922 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U45921 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45920 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U45919 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U45918 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U45917 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U45916 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45915 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45914 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U45913 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U45912 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U45911 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U45910 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45909 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45908 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U45907 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U45906 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U45905 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U45904 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45903 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45902 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U45901 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U45900 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U45899 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U45898 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45897 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U45896 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U45895 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U45894 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45893 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45892 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U45891 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U45890 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U45889 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45888 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45887 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U45886 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U45885 (MAOI222D0) 
[03/17 14:23:13    419s]     -Remove inst U45884 (OAI21D0) 
[03/17 14:23:13    419s]     -Remove inst U45883 (OAI31D0) 
[03/17 14:23:13    419s]     -Remove inst U45882 (OAI22D0) 
[03/17 14:23:13    419s]     -Remove inst U45881 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U45880 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U45879 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45878 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U45877 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U45876 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45875 (INVD0) 
[03/17 14:23:13    419s]     -Remove inst U45874 (MUX2ND0) 
[03/17 14:23:13    419s]     -Remove inst U45873 (OAI221D0) 
[03/17 14:23:13    419s]     -Remove inst U45872 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45871 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45870 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45869 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45868 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45867 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45866 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45865 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45864 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45863 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45862 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45861 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45860 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45859 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45858 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45857 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45856 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45855 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45854 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45853 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45852 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45851 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45850 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45849 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45848 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45847 (IND2D0) 
[03/17 14:23:14    419s]     -Remove inst U45846 (INR2D0) 
[03/17 14:23:14    419s]     -Remove inst U45845 (CKND2D0) 
[03/17 14:23:14    419s]     -Remove inst U45844 (CKND2D0) 
[03/17 14:23:14    419s]     -Remove inst U45843 (AOI21D0) 
[03/17 14:23:14    419s]     -Remove inst U45842 (AOI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45841 (CKND2D0) 
[03/17 14:23:14    419s]     -Remove inst U45840 (AOI32D0) 
[03/17 14:23:14    419s]     -Remove inst U45839 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45838 (NR2D0) 
[03/17 14:23:14    419s]     -Remove inst U45837 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45836 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45835 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45834 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45833 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45832 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45831 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45830 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45829 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45828 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45827 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45826 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45825 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45824 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45823 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45822 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45821 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45820 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45819 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45818 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45817 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45816 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45815 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45814 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45813 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45812 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45811 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45810 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45809 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45808 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45807 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45806 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45805 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45804 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45803 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45802 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45801 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45800 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45799 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45798 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45797 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45796 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45795 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45794 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45793 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45792 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45791 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45790 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45789 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45788 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45787 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45786 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45785 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45784 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45783 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45782 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45781 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45780 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45779 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45778 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45777 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45776 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45775 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45774 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45773 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45772 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45771 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45770 (AOI33D0) 
[03/17 14:23:14    419s]     -Remove inst U45769 (CKND2D0) 
[03/17 14:23:14    419s]     -Remove inst U45768 (CKND2D0) 
[03/17 14:23:14    419s]     -Remove inst U45767 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45766 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45765 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45764 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45763 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45762 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45761 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45760 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45759 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45758 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45757 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45756 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45755 (OAI211D0) 
[03/17 14:23:14    419s]     -Remove inst U45754 (AO211D0) 
[03/17 14:23:14    419s]     -Remove inst U45753 (CKND2D0) 
[03/17 14:23:14    419s]     -Remove inst U45752 (AOI21D0) 
[03/17 14:23:14    419s]     -Remove inst U45751 (OR2D0) 
[03/17 14:23:14    419s]     -Remove inst U45750 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45749 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45748 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45747 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45746 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45745 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45744 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45743 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45742 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45741 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45740 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45739 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45738 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45737 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45736 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45735 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45734 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45733 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45732 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45731 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45730 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45729 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45728 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45727 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45726 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45725 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45724 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45723 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45722 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45721 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45720 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45719 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45718 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45717 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45716 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45715 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45714 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45713 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45712 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45711 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45710 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45709 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45708 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45707 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45706 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45705 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45704 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45703 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45702 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45701 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45700 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45699 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45698 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45697 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45696 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45695 (CKND2D0) 
[03/17 14:23:14    419s]     -Remove inst U45694 (AOI32D0) 
[03/17 14:23:14    419s]     -Remove inst U45693 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45692 (CKND2D0) 
[03/17 14:23:14    419s]     -Remove inst U45691 (CKND2D0) 
[03/17 14:23:14    419s]     -Remove inst U45690 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45689 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45688 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45687 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45686 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45685 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45684 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45683 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45682 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45681 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45680 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45679 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45678 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45677 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45676 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45675 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45674 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45673 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45672 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45671 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45670 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45669 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45668 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45667 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45666 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45665 (IND2D0) 
[03/17 14:23:14    419s]     -Remove inst U45664 (OAI211D1) 
[03/17 14:23:14    419s]     -Remove inst U45663 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45662 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45661 (CKND2D0) 
[03/17 14:23:14    419s]     -Remove inst U45660 (NR2D0) 
[03/17 14:23:14    419s]     -Remove inst U45659 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45658 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45657 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45656 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45655 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45654 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45653 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45652 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45651 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45650 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45649 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45648 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45647 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45646 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45645 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45644 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45643 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45642 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45641 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45640 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45639 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45638 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45637 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45636 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45635 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45634 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45633 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45632 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45631 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45630 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45629 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45628 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45627 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45626 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45625 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45624 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45623 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45622 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45621 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45620 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45619 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45618 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45617 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45616 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45615 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45614 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45613 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45612 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45611 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45610 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45609 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45608 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45607 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45606 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45605 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45604 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45603 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45602 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45601 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45600 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45599 (OAI211D0) 
[03/17 14:23:14    419s]     -Remove inst U45598 (CKND2D0) 
[03/17 14:23:14    419s]     -Remove inst U45597 (CKND2D0) 
[03/17 14:23:14    419s]     -Remove inst U45596 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45595 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45594 (AOI32D0) 
[03/17 14:23:14    419s]     -Remove inst U45593 (CKND2D0) 
[03/17 14:23:14    419s]     -Remove inst U45592 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45591 (CKND2D0) 
[03/17 14:23:14    419s]     -Remove inst U45590 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45589 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45588 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45587 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45586 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45585 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45584 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45583 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45582 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45581 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45580 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45579 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45578 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45577 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45576 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45575 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45574 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45573 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45572 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45571 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45570 (AOI21D0) 
[03/17 14:23:14    419s]     -Remove inst U45569 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45568 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45567 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45566 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45565 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45564 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45563 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45562 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45561 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45560 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45559 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45558 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45557 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45556 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45555 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45554 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45553 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45552 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45551 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45550 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45549 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45548 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45547 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45546 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45545 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45544 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45543 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45542 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45541 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45540 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45539 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45538 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45537 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45536 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45535 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45534 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45533 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45532 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45531 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45530 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45529 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45528 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45527 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45526 (AOI31D0) 
[03/17 14:23:14    419s]     -Remove inst U45525 (AOI31D0) 
[03/17 14:23:14    419s]     -Remove inst U45524 (AOI22D0) 
[03/17 14:23:14    419s]     -Remove inst U45523 (NR2D0) 
[03/17 14:23:14    419s]     -Remove inst U45522 (CKND2D0) 
[03/17 14:23:14    419s]     -Remove inst U45521 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45520 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45519 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45518 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45517 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45516 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45515 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45514 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45513 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45512 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45511 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45510 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45509 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45508 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45507 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45506 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45505 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45504 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45503 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45502 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45501 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45500 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45499 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45498 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45497 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45496 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45495 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45494 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45493 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45492 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45491 (AOI21D0) 
[03/17 14:23:14    419s]     -Remove inst U45490 (OAI21D0) 
[03/17 14:23:14    419s]     -Remove inst U45489 (CKND2D0) 
[03/17 14:23:14    419s]     -Remove inst U45488 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45487 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45486 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45485 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45484 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45483 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45482 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45481 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45480 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45479 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45478 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45477 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45476 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45475 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45474 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45473 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45472 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45471 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45470 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45469 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45468 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45467 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45466 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45465 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45464 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45463 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45462 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45461 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45460 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45459 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45458 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45457 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45456 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45455 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45454 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45453 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45452 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45451 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45450 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45449 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45448 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45447 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45446 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45445 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45444 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45443 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45442 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45441 (AOI31D0) 
[03/17 14:23:14    419s]     -Remove inst U45440 (AOI22D0) 
[03/17 14:23:14    419s]     -Remove inst U45439 (CKAN2D0) 
[03/17 14:23:14    419s]     -Remove inst U45438 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45437 (NR2D0) 
[03/17 14:23:14    419s]     -Remove inst U45436 (NR2D0) 
[03/17 14:23:14    419s]     -Remove inst U45435 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45434 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45433 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45432 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45431 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45430 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45429 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45428 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45427 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45426 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45425 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45424 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45423 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45422 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45421 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45420 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45419 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45418 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45417 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45416 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45415 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45414 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45413 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45412 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45411 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45410 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45409 (AO21D0) 
[03/17 14:23:14    419s]     -Remove inst U45408 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45407 (AOI21D0) 
[03/17 14:23:14    419s]     -Remove inst U45406 (OAI21D0) 
[03/17 14:23:14    419s]     -Remove inst U45405 (AO21D0) 
[03/17 14:23:14    419s]     -Remove inst U45404 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45403 (CKND2D0) 
[03/17 14:23:14    419s]     -Remove inst U45402 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45401 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45400 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45399 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45398 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45397 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45396 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45395 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45394 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45393 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45392 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45391 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45390 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45389 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45388 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45387 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45386 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45385 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45384 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45383 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45382 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45381 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45380 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45379 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45378 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45377 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45376 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45375 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45374 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45373 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45372 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45371 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45370 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45369 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45368 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45367 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45366 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45365 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45364 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45363 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45362 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45361 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45360 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45359 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45358 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45357 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45356 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45355 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45354 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45353 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45352 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45351 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45350 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45349 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45348 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45347 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45346 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45345 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45344 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45343 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45342 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45341 (CKND2D0) 
[03/17 14:23:14    419s]     -Remove inst U45340 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45339 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45338 (OAI21D0) 
[03/17 14:23:14    419s]     -Remove inst U45337 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45336 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45335 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45334 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45333 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45332 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45331 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45330 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45329 (AOI21D0) 
[03/17 14:23:14    419s]     -Remove inst U45328 (OAI21D0) 
[03/17 14:23:14    419s]     -Remove inst U45327 (CKND2D0) 
[03/17 14:23:14    419s]     -Remove inst U45326 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45325 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45324 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45323 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45322 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45321 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45320 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45319 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45318 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45317 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45316 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45315 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45314 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45313 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45312 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45311 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45310 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45309 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45308 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45307 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45306 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45305 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45304 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45303 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45302 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45301 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45300 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45299 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45298 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45297 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45296 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45295 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45294 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45293 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45292 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45291 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45290 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45289 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45288 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45287 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45286 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U45285 (AOI21D0) 
[03/17 14:23:14    419s]     -Remove inst U45284 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45283 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45282 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45281 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45280 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45279 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45278 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45277 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45276 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45275 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45274 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45273 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45272 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45271 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45270 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45269 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45268 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45267 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45266 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45265 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45264 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45263 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45262 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U45261 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U45260 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45259 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U45258 (AO21D0) 
[03/17 14:23:14    419s]     -Remove inst U45257 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44638 (AOI32D0) 
[03/17 14:23:14    419s]     -Remove inst U44637 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44636 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44635 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44634 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44633 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44632 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44631 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44630 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44629 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44628 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44627 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44626 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44625 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44624 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44623 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44622 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44621 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44620 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44619 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44618 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44617 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44616 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44615 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44614 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44613 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44612 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44611 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44610 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44609 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44608 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44607 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44606 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44605 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44604 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44603 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44602 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44601 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44600 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44599 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44598 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44597 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44596 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44595 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44594 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44593 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44592 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44591 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44590 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44589 (CKAN2D0) 
[03/17 14:23:14    419s]     -Remove inst U44588 (NR2D0) 
[03/17 14:23:14    419s]     -Remove inst U44587 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44586 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44585 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44584 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44583 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44582 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44581 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44580 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44579 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44578 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44577 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44576 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44575 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44574 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44573 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44572 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44571 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44570 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44569 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44568 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44567 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44566 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44565 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44564 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44563 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44562 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44561 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44560 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44559 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44558 (OAI32D0) 
[03/17 14:23:14    419s]     -Remove inst U44557 (INR2D0) 
[03/17 14:23:14    419s]     -Remove inst U44556 (OAI31D0) 
[03/17 14:23:14    419s]     -Remove inst U44555 (CKND2D0) 
[03/17 14:23:14    419s]     -Remove inst U44554 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44553 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44552 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44551 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44550 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44549 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44386 (OAI21D0) 
[03/17 14:23:14    419s]     -Remove inst U44385 (AO31D0) 
[03/17 14:23:14    419s]     -Remove inst U44384 (NR2D0) 
[03/17 14:23:14    419s]     -Remove inst U44383 (OAI31D0) 
[03/17 14:23:14    419s]     -Remove inst U44382 (CKND2D0) 
[03/17 14:23:14    419s]     -Remove inst U44381 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44380 (NR2D0) 
[03/17 14:23:14    419s]     -Remove inst U44379 (AOI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44378 (NR2D0) 
[03/17 14:23:14    419s]     -Remove inst U44377 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44376 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44375 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44374 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44373 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44372 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44371 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44370 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44369 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44368 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44367 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44366 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44365 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44364 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44363 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44362 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44361 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44360 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44359 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44358 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44357 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44356 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44355 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44354 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44353 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44352 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44351 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44350 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44349 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44348 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44347 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44346 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44345 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44344 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44343 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44342 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44341 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44340 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44339 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44338 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44337 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44336 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44335 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44334 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44333 (CKAN2D0) 
[03/17 14:23:14    419s]     -Remove inst U44332 (NR2D0) 
[03/17 14:23:14    419s]     -Remove inst U44331 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44330 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44329 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44328 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44327 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44326 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44325 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44324 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44323 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44322 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44321 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44320 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44319 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44318 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44317 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44316 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44315 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44314 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44313 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44312 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44311 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44310 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44309 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44308 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44307 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44306 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44305 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44304 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44303 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44302 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44301 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44300 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44226 (AOI32D0) 
[03/17 14:23:14    419s]     -Remove inst U44225 (CKND2D0) 
[03/17 14:23:14    419s]     -Remove inst U44224 (MOAI22D0) 
[03/17 14:23:14    419s]     -Remove inst U44223 (OAI21D0) 
[03/17 14:23:14    419s]     -Remove inst U44222 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44221 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44220 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44219 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44218 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44217 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44216 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44215 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44214 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44213 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44212 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44211 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44210 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44209 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44208 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44207 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44206 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44205 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44204 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44203 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44202 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44201 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44200 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44199 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44198 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44197 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44196 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44195 (OAI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44194 (CKAN2D0) 
[03/17 14:23:14    419s]     -Remove inst U44193 (NR2D0) 
[03/17 14:23:14    419s]     -Remove inst U44192 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44191 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44190 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44189 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44188 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44187 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44186 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44185 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44184 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44183 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44182 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44181 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44180 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44179 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44178 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44177 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44176 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44175 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44174 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44173 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44172 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44171 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44170 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44169 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44168 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44167 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44166 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44165 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44164 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44163 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44162 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44161 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44160 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44159 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44158 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44157 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44156 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44155 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44154 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44153 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44152 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44151 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44150 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44149 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44148 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44147 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44146 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44145 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44144 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44143 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44142 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44141 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44140 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44139 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44138 (AOI32D0) 
[03/17 14:23:14    419s]     -Remove inst U44137 (AOI21D0) 
[03/17 14:23:14    419s]     -Remove inst U44136 (CKND2D0) 
[03/17 14:23:14    419s]     -Remove inst U44135 (AOI32D0) 
[03/17 14:23:14    419s]     -Remove inst U44134 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44133 (NR2D0) 
[03/17 14:23:14    419s]     -Remove inst U44132 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44131 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44130 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44129 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44128 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44127 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44126 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44125 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44124 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44123 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44122 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44121 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44120 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44119 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44118 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44117 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44116 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44115 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44114 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44113 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44112 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44111 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44110 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44109 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44108 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44107 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44106 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44105 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44104 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44103 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44102 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44101 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44100 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44099 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44098 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44097 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44096 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44095 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44094 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44093 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44092 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44091 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44090 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44089 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44088 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44087 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44086 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44085 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44084 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44083 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44082 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44081 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44080 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44079 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44078 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44077 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44076 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44075 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44074 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44073 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44072 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44071 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44070 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44069 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44068 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44067 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44066 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44065 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44064 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44063 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44062 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44061 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44060 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44059 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44058 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44057 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44056 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44055 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U44054 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U44053 (OAI21D0) 
[03/17 14:23:14    419s]     -Remove inst U44052 (CKND2D0) 
[03/17 14:23:14    419s]     -Remove inst U44051 (NR2D0) 
[03/17 14:23:14    419s]     -Remove inst U44050 (NR2D0) 
[03/17 14:23:14    419s]     -Remove inst U44049 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U44048 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U44047 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U41337 (MOAI22D0) 
[03/17 14:23:14    419s]     -Remove inst U41336 (ND3D0) 
[03/17 14:23:14    419s]     -Remove inst U41335 (AOI21D0) 
[03/17 14:23:14    419s]     -Remove inst U41334 (CKND2D0) 
[03/17 14:23:14    419s]     -Remove inst U41333 (AOI32D0) 
[03/17 14:23:14    419s]     -Remove inst U41332 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U41331 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U41330 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U41329 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U41328 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U41327 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U41326 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U41325 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U41324 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U41323 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U41322 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U41321 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U41320 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U41319 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U41318 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U41317 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U41316 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U41315 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U41314 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U41313 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U41312 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U41311 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U41310 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U41309 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U41308 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U41307 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U41306 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U41305 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U41304 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U41303 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U41302 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U41301 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U41300 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U41299 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U41298 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U41297 (INVD0) 
[03/17 14:23:14    419s]     -Remove inst U41296 (MAOI222D0) 
[03/17 14:23:14    419s]     -Remove inst U41295 (MUX2ND0) 
[03/17 14:23:14    419s]     -Remove inst U41294 (OAI221D0) 
[03/17 14:23:14    419s]     -Remove inst U41293 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41292 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41291 (MAOI222D0) 
[03/17 14:23:15    419s]     -Remove inst U41290 (MUX2ND0) 
[03/17 14:23:15    419s]     -Remove inst U41289 (OAI221D0) 
[03/17 14:23:15    419s]     -Remove inst U41288 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41287 (CKND2D0) 
[03/17 14:23:15    419s]     -Remove inst U41286 (NR2D0) 
[03/17 14:23:15    419s]     -Remove inst U41285 (MUX2ND0) 
[03/17 14:23:15    419s]     -Remove inst U41284 (OAI221D0) 
[03/17 14:23:15    419s]     -Remove inst U41283 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41282 (MUX2ND0) 
[03/17 14:23:15    419s]     -Remove inst U41281 (OAI221D0) 
[03/17 14:23:15    419s]     -Remove inst U41280 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41279 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41278 (MUX2ND0) 
[03/17 14:23:15    419s]     -Remove inst U41277 (OAI221D0) 
[03/17 14:23:15    419s]     -Remove inst U41276 (MUX2ND0) 
[03/17 14:23:15    419s]     -Remove inst U41275 (OAI221D0) 
[03/17 14:23:15    419s]     -Remove inst U41274 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41273 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41272 (MUX2ND0) 
[03/17 14:23:15    419s]     -Remove inst U41271 (OAI221D0) 
[03/17 14:23:15    419s]     -Remove inst U41270 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41269 (MUX2ND0) 
[03/17 14:23:15    419s]     -Remove inst U41268 (OAI221D0) 
[03/17 14:23:15    419s]     -Remove inst U41267 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41266 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41265 (MUX2ND0) 
[03/17 14:23:15    419s]     -Remove inst U41264 (OAI221D0) 
[03/17 14:23:15    419s]     -Remove inst U41263 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41262 (MUX2ND0) 
[03/17 14:23:15    419s]     -Remove inst U41261 (OAI221D0) 
[03/17 14:23:15    419s]     -Remove inst U41260 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41259 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41258 (MUX2ND0) 
[03/17 14:23:15    419s]     -Remove inst U41257 (OAI221D0) 
[03/17 14:23:15    419s]     -Remove inst U41256 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41255 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41254 (AOI22D0) 
[03/17 14:23:15    419s]     -Remove inst U41253 (ND3D0) 
[03/17 14:23:15    419s]     -Remove inst U41252 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41251 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41250 (AOI32D0) 
[03/17 14:23:15    419s]     -Remove inst U41249 (IND2D0) 
[03/17 14:23:15    419s]     -Remove inst U41248 (MUX2ND0) 
[03/17 14:23:15    419s]     -Remove inst U41247 (OAI221D0) 
[03/17 14:23:15    419s]     -Remove inst U41246 (MAOI222D0) 
[03/17 14:23:15    419s]     -Remove inst U41245 (MAOI222D0) 
[03/17 14:23:15    419s]     -Remove inst U41244 (MUX2ND0) 
[03/17 14:23:15    419s]     -Remove inst U41243 (OAI221D0) 
[03/17 14:23:15    419s]     -Remove inst U41242 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41241 (MAOI222D0) 
[03/17 14:23:15    419s]     -Remove inst U41240 (MAOI222D0) 
[03/17 14:23:15    419s]     -Remove inst U41239 (MUX2ND0) 
[03/17 14:23:15    419s]     -Remove inst U41238 (OAI221D0) 
[03/17 14:23:15    419s]     -Remove inst U41237 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41236 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41235 (MAOI222D0) 
[03/17 14:23:15    419s]     -Remove inst U41234 (MAOI222D0) 
[03/17 14:23:15    419s]     -Remove inst U41233 (MUX2ND0) 
[03/17 14:23:15    419s]     -Remove inst U41232 (OAI221D0) 
[03/17 14:23:15    419s]     -Remove inst U41231 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41230 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41229 (MAOI222D0) 
[03/17 14:23:15    419s]     -Remove inst U41228 (MAOI222D0) 
[03/17 14:23:15    419s]     -Remove inst U41227 (MUX2ND0) 
[03/17 14:23:15    419s]     -Remove inst U41226 (OAI221D0) 
[03/17 14:23:15    419s]     -Remove inst U41225 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41224 (MAOI222D0) 
[03/17 14:23:15    419s]     -Remove inst U41223 (MUX2ND0) 
[03/17 14:23:15    419s]     -Remove inst U41222 (OAI221D0) 
[03/17 14:23:15    419s]     -Remove inst U41221 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41220 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41219 (MAOI222D0) 
[03/17 14:23:15    419s]     -Remove inst U41218 (MUX2ND0) 
[03/17 14:23:15    419s]     -Remove inst U41217 (OAI221D0) 
[03/17 14:23:15    419s]     -Remove inst U41216 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41215 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41214 (MAOI222D0) 
[03/17 14:23:15    419s]     -Remove inst U41213 (MUX2ND0) 
[03/17 14:23:15    419s]     -Remove inst U41212 (OAI221D0) 
[03/17 14:23:15    419s]     -Remove inst U41211 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41210 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41209 (MAOI222D0) 
[03/17 14:23:15    419s]     -Remove inst U41208 (MUX2ND0) 
[03/17 14:23:15    419s]     -Remove inst U41207 (OAI221D0) 
[03/17 14:23:15    419s]     -Remove inst U41206 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41205 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41204 (MAOI222D0) 
[03/17 14:23:15    419s]     -Remove inst U41203 (MAOI222D0) 
[03/17 14:23:15    419s]     -Remove inst U41202 (MAOI222D0) 
[03/17 14:23:15    419s]     -Remove inst U41201 (MAOI222D0) 
[03/17 14:23:15    419s]     -Remove inst U41200 (MAOI222D0) 
[03/17 14:23:15    419s]     -Remove inst U41199 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41198 (OAI31D0) 
[03/17 14:23:15    419s]     -Remove inst U41197 (OAI21D0) 
[03/17 14:23:15    419s]     -Remove inst U41196 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41195 (INR2D0) 
[03/17 14:23:15    419s]     -Remove inst U41194 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41193 (NR2D0) 
[03/17 14:23:15    419s]     -Remove inst U41192 (NR2D0) 
[03/17 14:23:15    419s]     -Remove inst U41191 (MUX2ND0) 
[03/17 14:23:15    419s]     -Remove inst U41190 (OAI221D0) 
[03/17 14:23:15    419s]     -Remove inst U41189 (MUX2ND0) 
[03/17 14:23:15    419s]     -Remove inst U41188 (OAI221D0) 
[03/17 14:23:15    419s]     -Remove inst U41187 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41186 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41185 (MUX2ND0) 
[03/17 14:23:15    419s]     -Remove inst U41184 (OAI221D0) 
[03/17 14:23:15    419s]     -Remove inst U41183 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41182 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41181 (MUX2ND0) 
[03/17 14:23:15    419s]     -Remove inst U41180 (OAI221D0) 
[03/17 14:23:15    419s]     -Remove inst U41179 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41178 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41177 (MUX2ND0) 
[03/17 14:23:15    419s]     -Remove inst U41176 (OAI221D0) 
[03/17 14:23:15    419s]     -Remove inst U41175 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41174 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41173 (MUX2ND0) 
[03/17 14:23:15    419s]     -Remove inst U41172 (OAI221D0) 
[03/17 14:23:15    419s]     -Remove inst U41171 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41170 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41169 (MUX2ND0) 
[03/17 14:23:15    419s]     -Remove inst U41168 (OAI221D0) 
[03/17 14:23:15    419s]     -Remove inst U41167 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41166 (INVD0) 
[03/17 14:23:15    419s]     -Remove inst U41165 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U41164 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U41163 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U41162 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32105 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U32104 (CKND2D0) 
[03/17 14:23:15    420s]     -Remove inst U32103 (OAI211D0) 
[03/17 14:23:15    420s]     -Remove inst U32102 (AOI21D0) 
[03/17 14:23:15    420s]     -Remove inst U32101 (OR2D0) 
[03/17 14:23:15    420s]     -Remove inst U32100 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U32099 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U32098 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32097 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32096 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U32095 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U32094 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U32093 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U32092 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32091 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32090 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U32089 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U32088 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U32087 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U32086 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32085 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32084 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U32083 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U32082 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U32081 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U32080 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32079 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32078 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U32077 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U32076 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U32075 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U32074 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32073 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U32072 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U32071 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U32070 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U32069 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32068 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32067 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U32066 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U32065 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U32064 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U32063 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U32062 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U32061 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U32060 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32059 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U32058 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U32057 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U32056 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32055 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32054 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U32053 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U32052 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U32051 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32050 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32049 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U32048 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U32047 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U32046 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32045 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U32044 (AOI33D0) 
[03/17 14:23:15    420s]     -Remove inst U32043 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32042 (CKND2D0) 
[03/17 14:23:15    420s]     -Remove inst U32041 (CKND2D0) 
[03/17 14:23:15    420s]     -Remove inst U32040 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U32039 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U32038 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32037 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32036 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U32035 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U32034 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32033 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32032 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U32031 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U32030 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32029 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32028 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U32027 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U32026 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32025 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U32024 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U32023 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32022 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32021 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U32020 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U32019 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32018 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32017 (CKND2D0) 
[03/17 14:23:15    420s]     -Remove inst U32016 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32015 (OA211D0) 
[03/17 14:23:15    420s]     -Remove inst U32014 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32013 (AOI221D0) 
[03/17 14:23:15    420s]     -Remove inst U32012 (CKND2D0) 
[03/17 14:23:15    420s]     -Remove inst U32011 (AOI21D0) 
[03/17 14:23:15    420s]     -Remove inst U32010 (IND2D0) 
[03/17 14:23:15    420s]     -Remove inst U32009 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U32008 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U32007 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U32006 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U32005 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32004 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U32003 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U32002 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U32001 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U32000 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31999 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31998 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31997 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31996 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31995 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31994 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31993 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31992 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31991 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31990 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31989 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31988 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31987 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31986 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31985 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31984 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31983 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31982 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31981 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31980 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31979 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31978 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31977 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31976 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31975 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31974 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31973 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31972 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31971 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31970 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31969 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31968 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31967 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31966 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31965 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31964 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31963 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31962 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31961 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31960 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31959 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31958 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31957 (CKND2D0) 
[03/17 14:23:15    420s]     -Remove inst U31956 (AOI32D0) 
[03/17 14:23:15    420s]     -Remove inst U31955 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31954 (CKND2D0) 
[03/17 14:23:15    420s]     -Remove inst U31953 (CKND2D0) 
[03/17 14:23:15    420s]     -Remove inst U31952 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31951 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31950 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31949 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31948 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31947 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31946 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31945 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31944 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31943 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31942 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31941 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31940 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31939 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31938 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31937 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31936 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31935 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31934 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31933 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31932 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31931 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31930 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31929 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31928 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31927 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31926 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31925 (CKND2D0) 
[03/17 14:23:15    420s]     -Remove inst U31924 (OAI211D1) 
[03/17 14:23:15    420s]     -Remove inst U31923 (CKND2D0) 
[03/17 14:23:15    420s]     -Remove inst U31922 (AO221D0) 
[03/17 14:23:15    420s]     -Remove inst U31921 (AOI21D0) 
[03/17 14:23:15    420s]     -Remove inst U31920 (IND2D0) 
[03/17 14:23:15    420s]     -Remove inst U31919 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31918 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31917 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31916 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31915 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31914 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31913 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31912 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31911 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31910 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31909 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31908 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31907 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31906 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31905 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31904 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31903 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31902 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31901 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31900 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31899 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31898 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31897 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31896 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31895 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31894 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31893 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31892 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31891 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31890 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31889 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31888 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31887 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31886 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31885 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31884 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31883 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31882 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31881 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31880 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31879 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31878 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31877 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31876 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31875 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31874 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31873 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31872 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31871 (OAI33D0) 
[03/17 14:23:15    420s]     -Remove inst U31870 (NR2D0) 
[03/17 14:23:15    420s]     -Remove inst U31869 (NR2D0) 
[03/17 14:23:15    420s]     -Remove inst U31868 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31867 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31866 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31865 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31864 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31863 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31862 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31861 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31860 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31859 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31858 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31857 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31856 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31855 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31854 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31853 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31852 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31851 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31850 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31849 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31848 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31847 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31846 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31845 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31844 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31843 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31842 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31841 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31840 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31839 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31838 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31837 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31836 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31835 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31834 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31833 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31832 (CKND2D0) 
[03/17 14:23:15    420s]     -Remove inst U31831 (OAI211D0) 
[03/17 14:23:15    420s]     -Remove inst U31830 (CKND2D0) 
[03/17 14:23:15    420s]     -Remove inst U31829 (AOI21D0) 
[03/17 14:23:15    420s]     -Remove inst U31828 (IND2D0) 
[03/17 14:23:15    420s]     -Remove inst U31827 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31826 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31825 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31824 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31823 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31822 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31821 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31820 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31819 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31818 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31817 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31816 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31815 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31814 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31813 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31812 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31811 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31810 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31809 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31808 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31807 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31806 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31805 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31804 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31803 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31802 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31801 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31800 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31799 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31798 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31797 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31796 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31795 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31794 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31793 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31792 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31791 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31790 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31789 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31788 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31787 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31786 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31785 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31784 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31783 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31782 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31781 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31780 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31779 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31778 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31777 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31776 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31775 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31774 (NR2D0) 
[03/17 14:23:15    420s]     -Remove inst U31773 (OAI32D0) 
[03/17 14:23:15    420s]     -Remove inst U31772 (NR2D0) 
[03/17 14:23:15    420s]     -Remove inst U31771 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31770 (CKND2D0) 
[03/17 14:23:15    420s]     -Remove inst U31769 (OAI31D0) 
[03/17 14:23:15    420s]     -Remove inst U31768 (OAI21D0) 
[03/17 14:23:15    420s]     -Remove inst U31767 (AOI211D0) 
[03/17 14:23:15    420s]     -Remove inst U31766 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31765 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31764 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31763 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31762 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31761 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31760 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31759 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31758 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31757 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31756 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31755 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31754 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31753 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31752 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31751 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31750 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31749 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31748 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31747 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31746 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31745 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31744 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31743 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31742 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31741 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31740 (CKND2D0) 
[03/17 14:23:15    420s]     -Remove inst U31739 (OAI211D0) 
[03/17 14:23:15    420s]     -Remove inst U31738 (CKND2D0) 
[03/17 14:23:15    420s]     -Remove inst U31737 (AOI32D0) 
[03/17 14:23:15    420s]     -Remove inst U31736 (IAO21D0) 
[03/17 14:23:15    420s]     -Remove inst U31735 (OR2D0) 
[03/17 14:23:15    420s]     -Remove inst U31734 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31733 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31732 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31731 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31730 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31729 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31728 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31727 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31726 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31725 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31724 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31723 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31722 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31721 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31720 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31719 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31718 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31717 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31716 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31715 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31714 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31713 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31712 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31711 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31710 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31709 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31708 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31707 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31706 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31705 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31704 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31703 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31702 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31701 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31700 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31699 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31698 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31697 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31696 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31695 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31694 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31693 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31692 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31691 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31690 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31689 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31688 (AOI211D0) 
[03/17 14:23:15    420s]     -Remove inst U31687 (NR2D0) 
[03/17 14:23:15    420s]     -Remove inst U31686 (NR2D0) 
[03/17 14:23:15    420s]     -Remove inst U31685 (INR2D0) 
[03/17 14:23:15    420s]     -Remove inst U31684 (NR2D0) 
[03/17 14:23:15    420s]     -Remove inst U31683 (OA221D0) 
[03/17 14:23:15    420s]     -Remove inst U31682 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31681 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31680 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31679 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31678 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31677 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31676 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31675 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31674 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31673 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31672 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31671 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31670 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31669 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31668 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31667 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31666 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31665 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31664 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31663 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31662 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31661 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31660 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31659 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31658 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31657 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31656 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31655 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31654 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31653 (INR2D0) 
[03/17 14:23:15    420s]     -Remove inst U31652 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31651 (OAI31D1) 
[03/17 14:23:15    420s]     -Remove inst U31650 (AOI211D0) 
[03/17 14:23:15    420s]     -Remove inst U31649 (INR3D0) 
[03/17 14:23:15    420s]     -Remove inst U31648 (NR2D0) 
[03/17 14:23:15    420s]     -Remove inst U31647 (CKND2D0) 
[03/17 14:23:15    420s]     -Remove inst U31646 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31645 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31644 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31643 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31642 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31641 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31640 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31639 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31638 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31637 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31636 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31635 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31634 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31633 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31632 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31631 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31630 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31629 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31628 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31627 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31626 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31625 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31624 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31623 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31622 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31621 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31620 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31619 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31618 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31617 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31616 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31615 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31614 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31613 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31612 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31611 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31610 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31609 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31608 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31607 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31606 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31605 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31604 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31603 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31602 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31601 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31600 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31599 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31598 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31597 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31596 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31595 (OAI31D0) 
[03/17 14:23:15    420s]     -Remove inst U31594 (OAI21D0) 
[03/17 14:23:15    420s]     -Remove inst U31593 (CKAN2D0) 
[03/17 14:23:15    420s]     -Remove inst U31592 (CKND2D0) 
[03/17 14:23:15    420s]     -Remove inst U31591 (CKND2D0) 
[03/17 14:23:15    420s]     -Remove inst U31590 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31589 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31588 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31587 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31586 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31585 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31584 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31583 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31582 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31581 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31580 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31579 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31578 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31577 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31576 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31575 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31574 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31573 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31572 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31571 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31570 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31569 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31568 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31567 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31566 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31565 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31564 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31563 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31562 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31561 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31560 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31559 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31558 (AO21D0) 
[03/17 14:23:15    420s]     -Remove inst U31557 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31556 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31555 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31554 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31553 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31552 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31551 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31550 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31549 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31548 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31547 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31546 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31545 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31544 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31543 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31542 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31541 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31540 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31539 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31538 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31537 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31536 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31535 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31534 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31533 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31532 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31531 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31530 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31529 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31528 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31527 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31526 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31525 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31524 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31523 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31522 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31521 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31520 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31519 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31518 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31517 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31516 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31515 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31514 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31513 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31512 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31511 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31510 (CKND2D0) 
[03/17 14:23:15    420s]     -Remove inst U31509 (AOI32D0) 
[03/17 14:23:15    420s]     -Remove inst U31508 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31507 (CKND2D0) 
[03/17 14:23:15    420s]     -Remove inst U31506 (CKND2D0) 
[03/17 14:23:15    420s]     -Remove inst U31505 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31504 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31503 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31502 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31501 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31500 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31499 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31498 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31497 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31496 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31495 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31494 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31493 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31492 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31491 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31490 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31489 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31488 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31487 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31486 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31485 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31484 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31483 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31482 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31481 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31480 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31479 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31478 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31477 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31476 (AOI21D0) 
[03/17 14:23:15    420s]     -Remove inst U31475 (OAI21D0) 
[03/17 14:23:15    420s]     -Remove inst U31474 (CKND2D0) 
[03/17 14:23:15    420s]     -Remove inst U31473 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31472 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31471 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31470 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31469 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31468 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31467 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31466 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31465 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31464 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31463 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31462 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31461 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31460 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31459 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31458 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31457 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31456 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31455 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31454 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31453 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31452 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31451 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31450 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31449 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31448 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31447 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31446 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31445 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31444 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31443 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31442 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31441 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31440 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31439 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31438 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31437 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31436 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31435 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31434 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31433 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31432 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31431 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31430 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31429 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31428 (OAI33D0) 
[03/17 14:23:15    420s]     -Remove inst U31427 (NR2D0) 
[03/17 14:23:15    420s]     -Remove inst U31426 (NR2D0) 
[03/17 14:23:15    420s]     -Remove inst U31425 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31424 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31423 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31422 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31421 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31420 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31419 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31418 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31417 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31416 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31415 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31414 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31413 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31412 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31411 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31410 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31409 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31408 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31407 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31406 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31405 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31404 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31403 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31402 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31401 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31400 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31399 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31398 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31397 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31396 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31395 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31394 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31393 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31392 (AO21D0) 
[03/17 14:23:15    420s]     -Remove inst U31391 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31390 (AOI21D0) 
[03/17 14:23:15    420s]     -Remove inst U31389 (OAI21D0) 
[03/17 14:23:15    420s]     -Remove inst U31388 (AO21D0) 
[03/17 14:23:15    420s]     -Remove inst U31387 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31386 (CKND2D0) 
[03/17 14:23:15    420s]     -Remove inst U31385 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31384 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31383 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31382 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31381 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31380 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31379 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31378 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31377 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31376 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31375 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31374 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31373 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31372 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31371 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31370 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31369 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31368 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31367 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31366 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31365 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31364 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31363 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31362 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31361 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31360 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31359 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31358 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31357 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31356 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31355 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31354 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31353 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31352 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31351 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31350 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31349 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31348 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31347 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31346 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31345 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31344 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31343 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31342 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31341 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31340 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31339 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31338 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31337 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31336 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31335 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31334 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31333 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31332 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31331 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31330 (CKND2D0) 
[03/17 14:23:15    420s]     -Remove inst U31329 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31328 (AOI21D0) 
[03/17 14:23:15    420s]     -Remove inst U31327 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31326 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31325 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31324 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31323 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31322 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31321 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31320 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31319 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31318 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31317 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31316 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31315 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31314 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31313 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31312 (AOI21D0) 
[03/17 14:23:15    420s]     -Remove inst U31311 (CKND2D0) 
[03/17 14:23:15    420s]     -Remove inst U31310 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31309 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31308 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31307 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31306 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31305 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31304 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31303 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31302 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31301 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31300 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31299 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31298 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31297 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31296 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31295 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31294 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31293 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31292 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31291 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31290 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31289 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31288 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31287 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31286 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31285 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31284 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31283 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31282 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31281 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31280 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31279 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31278 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31277 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31276 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31275 (MAOI222D0) 
[03/17 14:23:15    420s]     -Remove inst U31274 (AOI21D0) 
[03/17 14:23:15    420s]     -Remove inst U31273 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31272 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31271 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31270 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31269 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31268 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31267 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31266 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31265 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31264 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31263 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31262 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31261 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31260 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31259 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31258 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31257 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31256 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31255 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31254 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31253 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31252 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31251 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31250 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U31249 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U31248 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31247 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U31246 (AO21D0) 
[03/17 14:23:15    420s]     -Remove inst U31245 (INVD0) 
[03/17 14:23:15    420s]     -Remove inst U30718 (IOA21D0) 
[03/17 14:23:15    420s]     -Remove inst U30717 (OAI31D0) 
[03/17 14:23:15    420s]     -Remove inst U30716 (AOI32D0) 
[03/17 14:23:15    420s]     -Remove inst U30715 (CKND2D0) 
[03/17 14:23:15    420s]     -Remove inst U30714 (OAI211D0) 
[03/17 14:23:15    420s]     -Remove inst U30713 (MUX2ND0) 
[03/17 14:23:15    420s]     -Remove inst U30712 (OAI221D0) 
[03/17 14:23:15    420s]     -Remove inst U30711 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30710 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30709 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30708 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30707 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30706 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30705 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30704 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30703 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30702 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30701 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30700 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30699 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30698 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30697 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30696 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30695 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30694 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30693 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30692 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30691 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30690 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30689 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30688 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30687 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30686 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30685 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30684 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30683 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30682 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30681 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30680 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30679 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30678 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30677 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30676 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30675 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30674 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30673 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30672 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30671 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30670 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30669 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30668 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30667 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30666 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30665 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30664 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30663 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30662 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30661 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30660 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30659 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30658 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30657 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30656 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30655 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30654 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30653 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30652 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30651 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30650 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30649 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30648 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30647 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30646 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30645 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30644 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30643 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30642 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30641 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30640 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30639 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30638 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30637 (OAI31D0) 
[03/17 14:23:16    420s]     -Remove inst U30636 (OAI21D0) 
[03/17 14:23:16    420s]     -Remove inst U30635 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U30634 (NR2D0) 
[03/17 14:23:16    420s]     -Remove inst U30633 (NR2D0) 
[03/17 14:23:16    420s]     -Remove inst U30632 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30631 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30630 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30629 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30628 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30627 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30626 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U30625 (OAI32D0) 
[03/17 14:23:16    420s]     -Remove inst U30624 (AOI21D0) 
[03/17 14:23:16    420s]     -Remove inst U30623 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U30622 (IND2D0) 
[03/17 14:23:16    420s]     -Remove inst U30621 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30620 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30619 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30618 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30617 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30616 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30615 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30614 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30613 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30612 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30611 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30610 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30609 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30608 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30607 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30606 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30605 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30604 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30603 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30602 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30601 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30600 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30599 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30598 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30597 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30596 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30595 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30594 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30593 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30592 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30591 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30590 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30589 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30588 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30587 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30586 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30585 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30584 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30583 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30582 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30581 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30580 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30579 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30578 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30577 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30576 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30575 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30574 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30573 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30572 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30571 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30570 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30569 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30568 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30567 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30566 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30565 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30564 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U30563 (AOI32D0) 
[03/17 14:23:16    420s]     -Remove inst U30562 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30561 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U30560 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U30559 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30558 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30557 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30556 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30555 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30554 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30553 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30552 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30551 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30550 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30549 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30548 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30547 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30546 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30545 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30544 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30543 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30542 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30541 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30540 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30539 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30538 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30537 (AOI21D0) 
[03/17 14:23:16    420s]     -Remove inst U30536 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30535 (OAI211D0) 
[03/17 14:23:16    420s]     -Remove inst U30534 (AO221D0) 
[03/17 14:23:16    420s]     -Remove inst U30533 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U30532 (AOI21D0) 
[03/17 14:23:16    420s]     -Remove inst U30531 (OR2D0) 
[03/17 14:23:16    420s]     -Remove inst U30530 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30529 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30528 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30527 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30526 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30525 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30524 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30523 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30522 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30521 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30520 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30519 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30518 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30517 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30516 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30515 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30514 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30513 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30512 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30511 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30510 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30509 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30508 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30507 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30506 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30505 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30504 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30503 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30502 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30501 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30500 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30499 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30498 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30497 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30496 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30495 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30494 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30493 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30492 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30491 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30490 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30489 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30488 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30487 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30486 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30485 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U30484 (AOI32D0) 
[03/17 14:23:16    420s]     -Remove inst U30483 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U30482 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U30481 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30480 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30479 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30478 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30477 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30476 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30475 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30474 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30473 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30472 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30471 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30470 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30469 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30468 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30467 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30466 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30465 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30464 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30463 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30462 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30461 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30460 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30459 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30458 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30457 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30456 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30455 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30454 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30453 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30452 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30451 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U30450 (OAI211D1) 
[03/17 14:23:16    420s]     -Remove inst U30449 (AO211D0) 
[03/17 14:23:16    420s]     -Remove inst U30448 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U30447 (AOI21D0) 
[03/17 14:23:16    420s]     -Remove inst U30446 (IND2D0) 
[03/17 14:23:16    420s]     -Remove inst U30445 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30444 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30443 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30442 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30441 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30440 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30439 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30438 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30437 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30436 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30435 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30434 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30433 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30432 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30431 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30430 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30429 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30428 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30427 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30426 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30425 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30424 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30423 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30422 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30421 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30420 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30419 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30418 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30417 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30416 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30415 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30414 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30413 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30412 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30411 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30410 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30409 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30408 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30407 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30406 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30405 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30404 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30403 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30402 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30401 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30400 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30399 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30398 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30397 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30396 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30395 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30394 (AOI33D0) 
[03/17 14:23:16    420s]     -Remove inst U30393 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30392 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U30391 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U30390 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30389 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30388 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30387 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30386 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30385 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30384 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30383 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30382 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30381 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30380 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30379 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30378 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30377 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30376 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30375 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30374 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30373 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30372 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30371 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30370 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30369 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30368 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30367 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30366 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30365 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30364 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30363 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30362 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30361 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U30360 (OAI211D1) 
[03/17 14:23:16    420s]     -Remove inst U30359 (AO221D0) 
[03/17 14:23:16    420s]     -Remove inst U30358 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U30357 (AOI21D0) 
[03/17 14:23:16    420s]     -Remove inst U30356 (OR2D0) 
[03/17 14:23:16    420s]     -Remove inst U30355 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30354 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30353 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30352 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30351 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30350 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30349 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30348 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30347 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30346 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30345 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30344 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30343 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30342 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30341 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30340 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30339 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30338 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30337 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30336 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30335 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30334 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30333 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30332 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30331 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30330 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30329 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30328 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30327 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30326 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30325 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30324 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30323 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30322 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30321 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30320 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30319 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30318 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30317 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30316 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30315 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30314 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30313 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30312 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30311 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30310 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30309 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30308 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30307 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30306 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30305 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U30304 (AOI32D0) 
[03/17 14:23:16    420s]     -Remove inst U30303 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30302 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U30301 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U30300 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30299 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30298 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30297 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30296 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30295 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30294 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30293 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30292 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30291 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30290 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30289 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30288 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30287 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30286 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30285 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30284 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30283 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30282 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30281 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30280 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30279 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30278 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30277 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30276 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30275 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30274 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30273 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30272 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30271 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30270 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30269 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U30268 (OAI211D1) 
[03/17 14:23:16    420s]     -Remove inst U30267 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U30266 (AOI32D0) 
[03/17 14:23:16    420s]     -Remove inst U30265 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30264 (AOI21D0) 
[03/17 14:23:16    420s]     -Remove inst U30263 (OR2D0) 
[03/17 14:23:16    420s]     -Remove inst U30262 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30261 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30260 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30259 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30258 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30257 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30256 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30255 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30254 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30253 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30252 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30251 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30250 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30249 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30248 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30247 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30246 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30245 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30244 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30243 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30242 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30241 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30240 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30239 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30238 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30237 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30236 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30235 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30234 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30233 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30232 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30231 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30230 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30229 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30228 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30227 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30226 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30225 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30224 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30223 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30222 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30221 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30220 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30219 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30218 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30217 (AOI33D0) 
[03/17 14:23:16    420s]     -Remove inst U30216 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30215 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U30214 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U30213 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30212 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30211 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30210 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30209 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30208 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30207 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30206 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30205 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30204 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30203 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30202 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30201 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30200 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30199 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30198 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30197 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30196 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30195 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30194 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30193 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30192 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30191 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30190 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30189 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30188 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30187 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30186 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30185 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30184 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30183 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30182 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30181 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30180 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30179 (IND2D0) 
[03/17 14:23:16    420s]     -Remove inst U30178 (OAI31D1) 
[03/17 14:23:16    420s]     -Remove inst U30177 (INR3D0) 
[03/17 14:23:16    420s]     -Remove inst U30176 (NR2D0) 
[03/17 14:23:16    420s]     -Remove inst U30175 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U30174 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30173 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30172 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30171 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30170 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30169 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30168 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30167 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30166 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30165 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30164 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30163 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30162 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30161 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30160 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30159 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30158 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30157 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30156 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30155 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30154 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30153 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30152 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30151 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30150 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30149 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30148 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30147 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30146 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30145 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30144 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30143 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30142 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30141 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30140 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30139 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30138 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30137 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30136 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30135 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30134 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30133 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30132 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30131 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30130 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30129 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30128 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30127 (AOI33D0) 
[03/17 14:23:16    420s]     -Remove inst U30126 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30125 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U30124 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U30123 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30122 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30121 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30120 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30119 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30118 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30117 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30116 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30115 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30114 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30113 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30112 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30111 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30110 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30109 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30108 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30107 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30106 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30105 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30104 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30103 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30102 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30101 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30100 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30099 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30098 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30097 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30096 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30095 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30094 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30093 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30092 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30091 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30090 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30089 (MAOI222D1) 
[03/17 14:23:16    420s]     -Remove inst U30088 (AO21D0) 
[03/17 14:23:16    420s]     -Remove inst U30087 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30086 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30085 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30084 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30083 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30082 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30081 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30080 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30079 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30078 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30077 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30076 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30075 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30074 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30073 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30072 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30071 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30070 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30069 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30068 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30067 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30066 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30065 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30064 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30063 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30062 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30061 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30060 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30059 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30058 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30057 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30056 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30055 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30054 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30053 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30052 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30051 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30050 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30049 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30048 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30047 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30046 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30045 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30044 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30043 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30042 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30041 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30040 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30039 (AOI33D0) 
[03/17 14:23:16    420s]     -Remove inst U30038 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30037 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U30036 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U30035 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30034 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30033 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30032 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30031 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30030 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30029 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30028 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30027 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30026 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30025 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30024 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30023 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30022 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30021 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30020 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30019 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30018 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30017 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30016 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30015 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30014 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30013 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30012 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30011 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30010 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30009 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30008 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30007 (AOI21D0) 
[03/17 14:23:16    420s]     -Remove inst U30006 (OAI21D0) 
[03/17 14:23:16    420s]     -Remove inst U30005 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U30004 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U30003 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U30002 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U30001 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U30000 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29999 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29998 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29997 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29996 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29995 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29994 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29993 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29992 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29991 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29990 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29989 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29988 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29987 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29986 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29985 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29984 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29983 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29982 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29981 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29980 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29979 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29978 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29977 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29976 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29975 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29974 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29973 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29972 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29971 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29970 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29969 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29968 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29967 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29966 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29965 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29964 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29963 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29962 (AOI33D0) 
[03/17 14:23:16    420s]     -Remove inst U29961 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29960 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U29959 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29958 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29957 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29956 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29955 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29954 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29953 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29952 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29951 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29950 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29949 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29948 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29947 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29946 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29945 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29944 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29943 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29942 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29941 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29940 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29939 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29938 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29937 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29936 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29935 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29934 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29932 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29931 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29930 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29929 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29928 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29927 (AO21D0) 
[03/17 14:23:16    420s]     -Remove inst U29926 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29925 (AOI21D0) 
[03/17 14:23:16    420s]     -Remove inst U29924 (OAI21D0) 
[03/17 14:23:16    420s]     -Remove inst U29923 (AO21D0) 
[03/17 14:23:16    420s]     -Remove inst U29922 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29921 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U29920 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29919 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29918 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29917 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29916 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29915 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29914 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29913 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29912 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29911 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29910 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29909 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29908 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29907 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29906 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29905 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29904 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29903 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29902 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29901 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29900 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29899 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29898 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29897 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29896 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29895 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29894 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29893 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29892 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29891 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29890 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29889 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29888 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29887 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29886 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29885 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29884 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29883 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29882 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29881 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29880 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29879 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29878 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29877 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29876 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29875 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29874 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29873 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29872 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29871 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29870 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29869 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29868 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29867 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29866 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29865 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29864 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29863 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29862 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29861 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29860 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U29859 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29858 (OAI21D0) 
[03/17 14:23:16    420s]     -Remove inst U29857 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29856 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29855 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29854 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29853 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29852 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29851 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29850 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29849 (AOI21D0) 
[03/17 14:23:16    420s]     -Remove inst U29848 (OAI21D0) 
[03/17 14:23:16    420s]     -Remove inst U29847 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U29846 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29845 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29844 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29843 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29842 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29841 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29840 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29839 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29838 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29837 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29836 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29835 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29834 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29833 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29832 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29831 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29830 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29829 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29828 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29827 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29826 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29825 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29824 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29823 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29822 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29821 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29820 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29819 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29818 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29817 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29816 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29815 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29814 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29813 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29812 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29811 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29810 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29809 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29808 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29807 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29806 (AOI21D0) 
[03/17 14:23:16    420s]     -Remove inst U29805 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29804 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29803 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29802 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29801 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29800 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29799 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29798 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29797 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29796 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29795 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29794 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29793 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29792 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29791 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29790 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29789 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29788 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29787 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29786 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29785 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29784 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29783 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29782 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29781 (AO21D0) 
[03/17 14:23:16    420s]     -Remove inst U29780 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29242 (IOA21D0) 
[03/17 14:23:16    420s]     -Remove inst U29241 (OAI31D0) 
[03/17 14:23:16    420s]     -Remove inst U29240 (AOI32D0) 
[03/17 14:23:16    420s]     -Remove inst U29239 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U29238 (OAI211D0) 
[03/17 14:23:16    420s]     -Remove inst U29237 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29236 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29235 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29234 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29233 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29232 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29231 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29230 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29229 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29228 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29227 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29226 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29225 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29224 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29223 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29222 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29221 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29220 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29219 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29218 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29217 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29216 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29215 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29214 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29213 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29212 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29211 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29210 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29209 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29208 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29207 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29206 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29205 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29204 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29203 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29202 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29201 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29200 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29199 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29198 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29197 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29196 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29195 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29194 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29193 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29192 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29191 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29190 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29189 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29188 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29187 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29186 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29185 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29184 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29183 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29182 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29181 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29180 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29179 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29178 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29177 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29176 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29175 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29174 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29173 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29172 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29171 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29170 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29169 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29168 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29167 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29166 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29165 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29164 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29163 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29162 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29161 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29160 (MAOI222D0) 
[03/17 14:23:16    420s]     -Remove inst U29159 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29158 (OAI31D0) 
[03/17 14:23:16    420s]     -Remove inst U29157 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U29156 (NR2D0) 
[03/17 14:23:16    420s]     -Remove inst U29155 (NR2D0) 
[03/17 14:23:16    420s]     -Remove inst U29154 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29153 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29152 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29151 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29150 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U29149 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U29148 (OAI32D0) 
[03/17 14:23:16    420s]     -Remove inst U29147 (AOI21D0) 
[03/17 14:23:16    420s]     -Remove inst U29146 (CKND2D0) 
[03/17 14:23:16    420s]     -Remove inst U29145 (IND2D0) 
[03/17 14:23:16    420s]     -Remove inst U29144 (INVD0) 
[03/17 14:23:16    420s]     -Remove inst U29143 (MUX2ND0) 
[03/17 14:23:16    420s]     -Remove inst U29142 (OAI221D0) 
[03/17 14:23:16    420s]     -Remove inst U29141 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29140 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29139 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U29138 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U29137 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U29136 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U29135 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29134 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29133 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U29132 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U29131 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U29130 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U29129 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29128 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29127 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U29126 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U29125 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U29124 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U29123 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29122 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U29121 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U29120 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U29119 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U29118 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29117 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29116 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U29115 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U29114 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U29113 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U29112 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29111 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U29110 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U29109 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U29108 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U29107 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29106 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29105 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U29104 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U29103 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U29102 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U29101 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29100 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29099 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U29098 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U29097 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U29096 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29095 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29094 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U29093 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U29092 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U29091 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29090 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U29089 (AOI33D0) 
[03/17 14:23:17    420s]     -Remove inst U29088 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29087 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U29086 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U29085 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U29084 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U29083 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29082 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29081 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U29080 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U29079 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29078 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29077 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U29076 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U29075 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29074 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29073 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U29072 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U29071 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29070 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U29069 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U29068 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29067 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29066 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U29065 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U29064 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29063 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U29062 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U29061 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29060 (AOI21D0) 
[03/17 14:23:17    420s]     -Remove inst U29059 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29058 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U29057 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U29056 (OAI211D0) 
[03/17 14:23:17    420s]     -Remove inst U29055 (OR2D0) 
[03/17 14:23:17    420s]     -Remove inst U29054 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U29053 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U29052 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29051 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U29050 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U29049 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U29048 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U29047 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29046 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29045 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U29044 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U29043 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U29042 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U29041 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29040 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U29039 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U29038 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U29037 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U29036 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29035 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29034 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U29033 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U29032 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U29031 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U29030 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29029 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29028 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U29027 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U29026 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U29025 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U29024 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29023 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29022 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U29021 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U29020 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U29019 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29018 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29017 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U29016 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U29015 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U29014 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29013 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29012 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U29011 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U29010 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U29009 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29008 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29007 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U29006 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U29005 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U29004 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29003 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U29002 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U29001 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U29000 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28999 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28998 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U28997 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28996 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U28995 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U28994 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28993 (OAI211D0) 
[03/17 14:23:17    420s]     -Remove inst U28992 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U28991 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U28990 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28989 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28988 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28987 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28986 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28985 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28984 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28983 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28982 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28981 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28980 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28979 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28978 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28977 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28976 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28975 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28974 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28973 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28972 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28971 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28970 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28969 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28968 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28967 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U28966 (OAI211D1) 
[03/17 14:23:17    420s]     -Remove inst U28965 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28964 (AOI211D0) 
[03/17 14:23:17    420s]     -Remove inst U28963 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U28962 (AOI21D0) 
[03/17 14:23:17    420s]     -Remove inst U28961 (IND2D0) 
[03/17 14:23:17    420s]     -Remove inst U28960 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28959 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28958 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28957 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28956 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28955 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28954 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28953 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28952 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28951 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28950 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28949 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28948 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28947 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28946 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28945 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28944 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28943 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28942 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28941 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28940 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28939 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28938 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28937 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28936 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28935 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28934 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28933 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28932 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28931 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28930 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28929 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28928 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28927 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28926 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28925 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28924 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28923 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28922 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28921 (AOI31D0) 
[03/17 14:23:17    420s]     -Remove inst U28920 (AOI31D0) 
[03/17 14:23:17    420s]     -Remove inst U28919 (AOI22D0) 
[03/17 14:23:17    420s]     -Remove inst U28918 (NR2D0) 
[03/17 14:23:17    420s]     -Remove inst U28917 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U28916 (CKAN2D0) 
[03/17 14:23:17    420s]     -Remove inst U28915 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28914 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28913 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28912 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28911 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28910 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28909 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28908 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28907 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28906 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28905 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28904 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28903 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28902 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28901 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28900 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28899 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28898 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28897 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28896 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28895 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28894 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28893 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28892 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28891 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28890 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28889 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28888 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28887 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28886 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28885 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28884 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28883 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28882 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28881 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28880 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28879 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28878 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28877 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28876 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28875 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U28874 (OAI211D1) 
[03/17 14:23:17    420s]     -Remove inst U28873 (AO221D0) 
[03/17 14:23:17    420s]     -Remove inst U28872 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U28871 (AOI21D0) 
[03/17 14:23:17    420s]     -Remove inst U28870 (OR2D0) 
[03/17 14:23:17    420s]     -Remove inst U28869 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28868 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28867 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28866 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28865 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28864 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28863 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28862 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28861 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28860 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28859 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28858 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28857 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28856 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28855 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28854 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28853 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28852 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28851 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28850 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28849 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28848 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28847 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28846 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28845 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28844 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28843 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28842 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28841 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28840 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28839 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28838 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28837 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28836 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28835 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28834 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28833 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28832 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28831 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28830 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28829 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28828 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28827 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28826 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28825 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28824 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28823 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28822 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28821 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28820 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28819 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28818 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28817 (AOI31D0) 
[03/17 14:23:17    420s]     -Remove inst U28816 (AOI22D0) 
[03/17 14:23:17    420s]     -Remove inst U28815 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28814 (NR2D0) 
[03/17 14:23:17    420s]     -Remove inst U28813 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28812 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28811 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28810 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28809 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28808 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28807 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28806 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28805 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28804 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28803 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28802 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28801 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28800 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28799 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28798 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28797 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28796 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28795 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28794 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28793 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28792 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28791 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28790 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28789 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28788 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28787 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U28786 (OAI211D1) 
[03/17 14:23:17    420s]     -Remove inst U28785 (AO221D0) 
[03/17 14:23:17    420s]     -Remove inst U28784 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U28783 (AOI21D0) 
[03/17 14:23:17    420s]     -Remove inst U28782 (OR2D0) 
[03/17 14:23:17    420s]     -Remove inst U28781 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28780 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28779 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28778 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28777 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28776 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28775 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28774 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28773 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28772 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28771 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28770 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28769 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28768 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28767 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28766 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28765 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28764 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28763 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28762 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28761 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28760 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28759 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28758 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28757 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28756 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28755 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28754 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28753 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28752 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28751 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28750 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28749 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28748 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28747 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28746 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28745 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28744 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28743 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28742 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28741 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28740 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28739 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28738 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28737 (NR2D0) 
[03/17 14:23:17    420s]     -Remove inst U28736 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28735 (AOI32D0) 
[03/17 14:23:17    420s]     -Remove inst U28734 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28733 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U28732 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U28731 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28730 (OAI211D0) 
[03/17 14:23:17    420s]     -Remove inst U28729 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U28728 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U28727 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28726 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28725 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28724 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28723 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28722 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28721 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28720 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28719 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28718 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28717 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28716 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28715 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28714 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28713 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28712 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28711 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28710 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28709 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28708 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28707 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28706 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28705 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28704 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28703 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28702 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28701 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28700 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28699 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28698 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28697 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28696 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28695 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U28694 (OAI211D1) 
[03/17 14:23:17    420s]     -Remove inst U28693 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U28692 (IND3D0) 
[03/17 14:23:17    420s]     -Remove inst U28691 (IAO21D0) 
[03/17 14:23:17    420s]     -Remove inst U28690 (IND2D0) 
[03/17 14:23:17    420s]     -Remove inst U28689 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28688 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28687 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28686 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28685 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28684 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28683 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28682 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28681 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28680 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28679 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28678 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28677 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28676 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28675 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28674 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28673 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28672 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28671 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28670 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28669 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28668 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28667 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28666 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28665 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28664 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28663 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28662 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28661 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28660 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28659 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28658 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28657 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28656 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28655 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28654 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28653 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28652 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28651 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28650 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28649 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28648 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28647 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28646 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28645 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28644 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28643 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28642 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28641 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28640 (AOI31D0) 
[03/17 14:23:17    420s]     -Remove inst U28639 (AOI31D0) 
[03/17 14:23:17    420s]     -Remove inst U28638 (AOI22D0) 
[03/17 14:23:17    420s]     -Remove inst U28637 (NR2D0) 
[03/17 14:23:17    420s]     -Remove inst U28636 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U28635 (CKAN2D0) 
[03/17 14:23:17    420s]     -Remove inst U28634 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28633 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28632 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28631 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28630 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28629 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28628 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28627 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28626 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28625 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28624 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28623 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28622 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28621 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28620 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28619 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28618 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28617 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28616 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28615 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28614 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28613 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28612 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28611 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28610 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28609 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28608 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28607 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28606 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28605 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28604 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28603 (MAOI222D1) 
[03/17 14:23:17    420s]     -Remove inst U28602 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28601 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28600 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28599 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28598 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28597 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28596 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28595 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28594 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28593 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28592 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28591 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28590 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28589 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28588 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28587 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28586 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28585 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28584 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28583 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28582 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28581 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28580 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28579 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28578 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28577 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28576 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28575 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28574 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28573 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28572 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28571 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28570 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28569 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28568 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28567 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28566 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28565 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28564 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28563 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28562 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28561 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28560 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28559 (AOI31D0) 
[03/17 14:23:17    420s]     -Remove inst U28558 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28557 (NR2D0) 
[03/17 14:23:17    420s]     -Remove inst U28556 (NR2D0) 
[03/17 14:23:17    420s]     -Remove inst U28555 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28554 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28553 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28552 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28551 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28550 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28549 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28548 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28547 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28546 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28545 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28544 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28543 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28542 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28541 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28540 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28539 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28538 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28537 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28536 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28535 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28534 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28533 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28532 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28531 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28530 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28529 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28528 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28527 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28526 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28525 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28524 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28523 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28522 (AOI21D0) 
[03/17 14:23:17    420s]     -Remove inst U28521 (OAI21D0) 
[03/17 14:23:17    420s]     -Remove inst U28520 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U28519 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28518 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28517 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28516 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28515 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28514 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28513 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28512 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28511 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28510 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28509 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28508 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28507 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28506 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28505 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28504 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28503 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28502 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28501 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28500 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28499 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28498 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28497 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28496 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28495 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28494 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28493 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28492 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28491 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28490 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28489 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28488 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28487 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28486 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28485 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28484 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28483 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28482 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28481 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28480 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28479 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28478 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28477 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28476 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28475 (OAI33D0) 
[03/17 14:23:17    420s]     -Remove inst U28474 (NR2D0) 
[03/17 14:23:17    420s]     -Remove inst U28473 (NR2D0) 
[03/17 14:23:17    420s]     -Remove inst U28472 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28471 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28470 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28469 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28468 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28467 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28466 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28465 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28464 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28463 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28462 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28461 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28460 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28459 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28458 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28457 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28456 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28455 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28454 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28453 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28452 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28451 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28450 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28449 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28448 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28447 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28446 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28445 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28444 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28443 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28442 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28441 (AO21D0) 
[03/17 14:23:17    420s]     -Remove inst U28440 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28439 (AOI21D0) 
[03/17 14:23:17    420s]     -Remove inst U28438 (OAI21D0) 
[03/17 14:23:17    420s]     -Remove inst U28437 (AO21D0) 
[03/17 14:23:17    420s]     -Remove inst U28436 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28435 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U28434 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28433 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28432 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28431 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28430 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28429 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28428 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28427 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28426 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28425 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28424 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28423 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28422 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28421 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28420 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28419 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28418 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28417 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28416 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28415 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28414 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28413 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28412 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28411 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28410 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28409 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28408 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28407 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28406 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28405 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28404 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28403 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28402 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28401 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28400 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28399 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28398 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28397 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28396 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28395 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28394 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28393 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28392 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28391 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28390 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28389 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28388 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28387 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28386 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28385 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28384 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28383 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28382 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28381 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28380 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28379 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28378 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28377 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28376 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U28375 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28374 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28373 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28372 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28371 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28370 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28369 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28368 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28367 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28366 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28365 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28364 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28363 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28362 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28361 (AOI21D0) 
[03/17 14:23:17    420s]     -Remove inst U28360 (OAI21D0) 
[03/17 14:23:17    420s]     -Remove inst U28359 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U28358 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28357 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28356 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28355 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28354 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28353 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28352 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28351 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28350 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28349 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28348 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28347 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28346 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28345 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28344 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28343 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28342 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28341 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28340 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28339 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28338 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28337 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28336 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28335 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28334 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28333 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28332 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28331 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28330 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28329 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28328 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28327 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28326 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28325 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28324 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28323 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28322 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U28321 (AOI21D0) 
[03/17 14:23:17    420s]     -Remove inst U28320 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28319 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28318 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28317 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28316 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28315 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28314 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28313 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28312 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28311 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28310 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28309 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28308 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28307 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28306 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28305 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28304 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28303 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28302 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28301 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28300 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28299 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28298 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28297 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28296 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U28295 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U28294 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28293 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U28292 (AO21D0) 
[03/17 14:23:17    420s]     -Remove inst U28291 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27760 (AO22D0) 
[03/17 14:23:17    420s]     -Remove inst U27759 (ND3D0) 
[03/17 14:23:17    420s]     -Remove inst U27758 (AOI21D0) 
[03/17 14:23:17    420s]     -Remove inst U27757 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27756 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27755 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U27754 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27753 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27752 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27751 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27750 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27749 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27748 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27747 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27746 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27745 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27744 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27743 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27742 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27741 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27740 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27739 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27738 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27737 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27736 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27735 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27734 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27733 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27732 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27731 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27730 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27729 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27728 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27727 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27726 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27725 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27724 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27723 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27722 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27721 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27720 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27719 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27718 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27717 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27716 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27715 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27714 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27713 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27712 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27711 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U27710 (AOI32D0) 
[03/17 14:23:17    420s]     -Remove inst U27709 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27708 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U27707 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U27706 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27705 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27704 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27703 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27702 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27701 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27700 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27699 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27698 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27697 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27696 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27695 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27694 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27693 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27692 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27691 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27690 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27689 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27688 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27687 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27686 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27685 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27684 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27683 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27682 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27681 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27680 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27679 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27678 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27677 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27676 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27675 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27674 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27673 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27672 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27671 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27670 (OA211D0) 
[03/17 14:23:17    420s]     -Remove inst U27669 (AOI32D0) 
[03/17 14:23:17    420s]     -Remove inst U27668 (OR2D0) 
[03/17 14:23:17    420s]     -Remove inst U27667 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27666 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27665 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27664 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27663 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27662 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27661 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27660 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27659 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27658 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27657 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27656 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27655 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27654 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27653 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27652 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27651 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27650 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27649 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27648 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27647 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27646 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27645 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27644 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27643 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27642 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27641 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27640 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27639 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27638 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27637 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27636 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27635 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27634 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27633 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27632 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27631 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27630 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27629 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27628 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27627 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27626 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27625 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27624 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27623 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27622 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27621 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27620 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27619 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27618 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27617 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27616 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27615 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27614 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27613 (AOI33D0) 
[03/17 14:23:17    420s]     -Remove inst U27611 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27610 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U27609 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U27608 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27607 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27606 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27605 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27604 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27603 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27602 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27601 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27600 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27599 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27598 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27597 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27596 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27595 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27594 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27593 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27592 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27591 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27590 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27589 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27588 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27587 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27586 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27585 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27584 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27583 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27582 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U27581 (OA21D0) 
[03/17 14:23:17    420s]     -Remove inst U27580 (OAI211D1) 
[03/17 14:23:17    420s]     -Remove inst U27579 (AO211D0) 
[03/17 14:23:17    420s]     -Remove inst U27578 (CKND2D0) 
[03/17 14:23:17    420s]     -Remove inst U27577 (AOI21D0) 
[03/17 14:23:17    420s]     -Remove inst U27576 (IND2D0) 
[03/17 14:23:17    420s]     -Remove inst U27575 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27574 (OAI221D0) 
[03/17 14:23:17    420s]     -Remove inst U27573 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27572 (INVD0) 
[03/17 14:23:17    420s]     -Remove inst U27571 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27570 (MAOI222D0) 
[03/17 14:23:17    420s]     -Remove inst U27569 (MUX2ND0) 
[03/17 14:23:17    420s]     -Remove inst U27568 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27567 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27566 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27565 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27564 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27563 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27562 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27561 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27560 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27559 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27558 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27557 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27556 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27555 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27554 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27553 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27552 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27551 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27550 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27549 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27548 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27547 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27546 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27545 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27544 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27543 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27542 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27541 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27540 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27539 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27538 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27537 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27536 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27535 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27534 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27533 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27532 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27531 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27530 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27529 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27528 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27527 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27526 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27525 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27524 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27523 (CKND2D0) 
[03/17 14:23:18    420s]     -Remove inst U27522 (AOI32D0) 
[03/17 14:23:18    420s]     -Remove inst U27521 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27520 (CKND2D0) 
[03/17 14:23:18    420s]     -Remove inst U27519 (CKND2D0) 
[03/17 14:23:18    420s]     -Remove inst U27518 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27517 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27516 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27515 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27514 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27513 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27512 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27511 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27510 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27509 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27508 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27507 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27505 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27504 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27503 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27502 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27501 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27500 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27499 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27498 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27497 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27496 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27495 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27494 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27493 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27492 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27491 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27490 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27489 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27488 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27487 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27486 (CKND2D0) 
[03/17 14:23:18    420s]     -Remove inst U27485 (OAI211D1) 
[03/17 14:23:18    420s]     -Remove inst U27484 (AO221D0) 
[03/17 14:23:18    420s]     -Remove inst U27483 (CKND2D0) 
[03/17 14:23:18    420s]     -Remove inst U27482 (AOI21D0) 
[03/17 14:23:18    420s]     -Remove inst U27481 (OR2D0) 
[03/17 14:23:18    420s]     -Remove inst U27480 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27479 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27478 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27477 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27476 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27475 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27474 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27473 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27472 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27471 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27470 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27469 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27468 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27467 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27466 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27465 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27464 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27463 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27462 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27461 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27460 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27459 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27458 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27457 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27456 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27455 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27454 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27453 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27452 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27451 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27450 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27449 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27448 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27447 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27446 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27445 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27444 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27443 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27442 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27441 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27440 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27439 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27438 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27437 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27436 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27435 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27434 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27433 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27432 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27431 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27430 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27429 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27428 (OAI21D0) 
[03/17 14:23:18    420s]     -Remove inst U27427 (AOI31D0) 
[03/17 14:23:18    420s]     -Remove inst U27426 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27425 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27424 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27423 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27422 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27421 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27420 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27419 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27418 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27417 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27416 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27415 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27414 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27413 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27412 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27411 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27410 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27409 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27408 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27407 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27406 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27405 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27404 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27403 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27402 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27401 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27400 (CKND2D0) 
[03/17 14:23:18    420s]     -Remove inst U27399 (OAI211D1) 
[03/17 14:23:18    420s]     -Remove inst U27398 (OA32D0) 
[03/17 14:23:18    420s]     -Remove inst U27397 (CKND2D0) 
[03/17 14:23:18    420s]     -Remove inst U27396 (AOI21D0) 
[03/17 14:23:18    420s]     -Remove inst U27395 (OR2D0) 
[03/17 14:23:18    420s]     -Remove inst U27394 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27393 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27392 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27391 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27390 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27389 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27388 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27387 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27386 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27385 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27384 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27383 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27382 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27381 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27380 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27379 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27378 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27377 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27376 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27375 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27374 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27373 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27372 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27371 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27369 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27368 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27367 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27366 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27365 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27364 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27363 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27362 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27361 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27360 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27359 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27358 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27357 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27356 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27355 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27354 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27353 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27352 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27351 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27350 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27349 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27348 (AOI33D0) 
[03/17 14:23:18    420s]     -Remove inst U27347 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27346 (CKND2D0) 
[03/17 14:23:18    420s]     -Remove inst U27345 (CKND2D0) 
[03/17 14:23:18    420s]     -Remove inst U27344 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27343 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27342 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27341 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27340 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27339 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27338 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27337 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27336 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27335 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27334 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27333 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27332 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27331 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27330 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27329 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27328 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27327 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27326 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27325 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27324 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27323 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27322 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27321 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27320 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27319 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27318 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27317 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27316 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27315 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27314 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27313 (IND2D0) 
[03/17 14:23:18    420s]     -Remove inst U27312 (OAI31D1) 
[03/17 14:23:18    420s]     -Remove inst U27311 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27310 (CKND2D0) 
[03/17 14:23:18    420s]     -Remove inst U27309 (INR2D0) 
[03/17 14:23:18    420s]     -Remove inst U27308 (NR2D0) 
[03/17 14:23:18    420s]     -Remove inst U27307 (CKND2D0) 
[03/17 14:23:18    420s]     -Remove inst U27306 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27305 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27304 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27303 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27302 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27301 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27300 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27299 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27298 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27297 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27296 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27295 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27294 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27293 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27292 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27291 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27290 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27289 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27288 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27287 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27286 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27285 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27284 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27283 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27282 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27280 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27279 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27278 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27277 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27276 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27275 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27274 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27273 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27272 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27271 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27270 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27269 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27268 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27267 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27266 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27265 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27264 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27263 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27262 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27261 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27260 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27259 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27258 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27257 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27256 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27255 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27254 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27253 (AOI33D0) 
[03/17 14:23:18    420s]     -Remove inst U27252 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27251 (CKND2D0) 
[03/17 14:23:18    420s]     -Remove inst U27250 (CKND2D0) 
[03/17 14:23:18    420s]     -Remove inst U27248 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27247 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27246 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27245 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27244 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27243 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27242 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27241 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27240 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27239 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27238 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27237 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27236 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27235 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27234 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27233 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27232 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27231 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27230 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27229 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27228 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27227 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27226 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27225 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27224 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27223 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27222 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27221 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27220 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27219 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27218 (MAOI222D1) 
[03/17 14:23:18    420s]     -Remove inst U27217 (OAI211D0) 
[03/17 14:23:18    420s]     -Remove inst U27216 (OR2D0) 
[03/17 14:23:18    420s]     -Remove inst U27215 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27214 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27213 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27212 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27211 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27210 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27209 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27208 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27207 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27206 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27205 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27204 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27203 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27201 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27200 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27199 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27198 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27197 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27196 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27195 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27194 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27193 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27192 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27191 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27190 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27189 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27188 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27187 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27186 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27185 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27184 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27183 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27182 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27181 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27180 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27179 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27178 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27177 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27176 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27175 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27174 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27173 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27172 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27171 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27170 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27169 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27168 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27167 (CKND2D0) 
[03/17 14:23:18    420s]     -Remove inst U27166 (AOI32D0) 
[03/17 14:23:18    420s]     -Remove inst U27165 (CKND2D0) 
[03/17 14:23:18    420s]     -Remove inst U27164 (CKND2D0) 
[03/17 14:23:18    420s]     -Remove inst U27163 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27162 (OAI211D0) 
[03/17 14:23:18    420s]     -Remove inst U27161 (CKND2D0) 
[03/17 14:23:18    420s]     -Remove inst U27160 (CKND2D0) 
[03/17 14:23:18    420s]     -Remove inst U27159 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27158 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27157 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27156 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27155 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27154 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27153 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27152 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27151 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27150 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27149 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27148 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27147 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27146 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27145 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27144 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27143 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27142 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27141 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27140 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27139 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27138 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27137 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27136 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27135 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27134 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27133 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27132 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27131 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27130 (NR2D0) 
[03/17 14:23:18    420s]     -Remove inst U27129 (OAI21D0) 
[03/17 14:23:18    420s]     -Remove inst U27128 (AOI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27127 (CKAN2D0) 
[03/17 14:23:18    420s]     -Remove inst U27126 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27125 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27124 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27123 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27122 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27121 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27120 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27119 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27118 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27117 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27116 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27115 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27114 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27113 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27112 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27111 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27110 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27109 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27108 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27107 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27106 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27105 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27104 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27103 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27102 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27101 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27100 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27099 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27098 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27097 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27096 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27095 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27094 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27093 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27092 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27091 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27090 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27089 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27088 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27087 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27086 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27085 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27084 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27083 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27082 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27081 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27080 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27079 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27078 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27077 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27076 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27075 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27074 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27073 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27072 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27071 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27070 (OAI31D0) 
[03/17 14:23:18    420s]     -Remove inst U27069 (AO31D0) 
[03/17 14:23:18    420s]     -Remove inst U27068 (AOI33D0) 
[03/17 14:23:18    420s]     -Remove inst U27067 (CKND2D0) 
[03/17 14:23:18    420s]     -Remove inst U27066 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27065 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27064 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27063 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27062 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27061 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27060 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27059 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27058 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27057 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27056 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27055 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27054 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27053 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27052 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27051 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27050 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27049 (IAO21D0) 
[03/17 14:23:18    420s]     -Remove inst U27048 (OAI21D0) 
[03/17 14:23:18    420s]     -Remove inst U27047 (AOI21D0) 
[03/17 14:23:18    420s]     -Remove inst U27046 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27045 (INR2D0) 
[03/17 14:23:18    420s]     -Remove inst U27044 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27043 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27042 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27041 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27040 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27039 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27038 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27037 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27036 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27035 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27034 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27033 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27032 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27031 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27030 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27029 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27028 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27027 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27026 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27025 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27024 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27023 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27022 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27021 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27020 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27019 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27018 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27017 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27016 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27015 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27014 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27013 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27012 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27011 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27010 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27009 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27008 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27007 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27006 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27005 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U27004 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U27003 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U27002 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27001 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U27000 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U26999 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U26998 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U26997 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U26996 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U26995 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U26994 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U26993 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U26992 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U26991 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U26990 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U26989 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U26988 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U26987 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U26986 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U26985 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U26984 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U26983 (CKND2D0) 
[03/17 14:23:18    420s]     -Remove inst U26982 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U26981 (OAI21D0) 
[03/17 14:23:18    420s]     -Remove inst U26980 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U26979 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U26978 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U26977 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U26976 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U26975 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U26974 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U26973 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U26972 (AOI21D0) 
[03/17 14:23:18    420s]     -Remove inst U26971 (OAI21D0) 
[03/17 14:23:18    420s]     -Remove inst U26970 (CKND2D0) 
[03/17 14:23:18    420s]     -Remove inst U26969 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U26968 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U26967 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U26966 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U26965 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U26964 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U26963 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U26962 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U26961 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U26960 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U26959 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U26958 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U26957 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U26956 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U26955 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U26954 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U26953 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U26952 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U26951 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U26950 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U26949 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U26948 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U26947 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U26946 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U26945 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U26944 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U26943 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U26942 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U26941 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U26940 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U26939 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U26938 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U26937 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U26936 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U26935 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U26934 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U26933 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U26932 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U26931 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U26930 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U26929 (AOI21D0) 
[03/17 14:23:18    420s]     -Remove inst U26928 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U26927 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U26926 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U26925 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U26924 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U26923 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U26922 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U26921 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U26920 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U26919 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U26918 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U26917 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U26916 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U26915 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U26914 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U26913 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U26912 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U26911 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U26910 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U26909 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U26908 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U26907 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U26906 (AO21D0) 
[03/17 14:23:18    420s]     -Remove inst U26905 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19793 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19792 (CKND2D0) 
[03/17 14:23:18    420s]     -Remove inst U19791 (AOI32D0) 
[03/17 14:23:18    420s]     -Remove inst U19790 (CKAN2D0) 
[03/17 14:23:18    420s]     -Remove inst U19789 (OA211D0) 
[03/17 14:23:18    420s]     -Remove inst U19788 (NR2D0) 
[03/17 14:23:18    420s]     -Remove inst U19787 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19786 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19785 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19784 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19783 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19782 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19781 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19780 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19779 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19778 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19777 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19776 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19775 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19774 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19773 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19772 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19771 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19770 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19769 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19768 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19767 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19766 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19765 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19764 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19763 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19762 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19761 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19760 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19759 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19758 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19757 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19756 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19755 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19754 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19753 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19752 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19751 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19750 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19749 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19748 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19747 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19746 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19745 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19744 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19743 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19742 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19741 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19740 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19739 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19738 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19737 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19736 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19735 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19734 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19733 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19732 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19731 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19730 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19729 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19728 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19727 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19726 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19725 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19724 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19723 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19722 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19721 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19720 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19719 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19718 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19717 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19716 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19715 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19714 (AOI33D0) 
[03/17 14:23:18    420s]     -Remove inst U19713 (CKND2D0) 
[03/17 14:23:18    420s]     -Remove inst U19712 (OAI21D0) 
[03/17 14:23:18    420s]     -Remove inst U19711 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19710 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19709 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19708 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19707 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19706 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19705 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19704 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19703 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19702 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19701 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19700 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19699 (CKND2D0) 
[03/17 14:23:18    420s]     -Remove inst U19698 (CKND2D0) 
[03/17 14:23:18    420s]     -Remove inst U19697 (OAI32D0) 
[03/17 14:23:18    420s]     -Remove inst U19696 (INR2D0) 
[03/17 14:23:18    420s]     -Remove inst U19695 (NR2D0) 
[03/17 14:23:18    420s]     -Remove inst U19694 (OAI31D0) 
[03/17 14:23:18    420s]     -Remove inst U19693 (IND2D0) 
[03/17 14:23:18    420s]     -Remove inst U19692 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19691 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19690 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19689 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19688 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19687 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19686 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19685 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19684 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19683 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19682 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19681 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19680 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19679 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19678 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19677 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19676 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19675 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19674 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19673 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19672 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19671 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19670 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19669 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19668 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19667 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19666 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19665 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19664 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19663 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19662 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19661 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19660 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19659 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19658 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19657 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19656 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19655 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19654 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19653 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19652 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19651 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19650 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19649 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19648 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19647 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19646 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19645 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19644 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19643 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19642 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19641 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19640 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19639 (CKND2D0) 
[03/17 14:23:18    420s]     -Remove inst U19638 (AOI32D0) 
[03/17 14:23:18    420s]     -Remove inst U19637 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19636 (CKND2D0) 
[03/17 14:23:18    420s]     -Remove inst U19635 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19634 (OAI211D0) 
[03/17 14:23:18    420s]     -Remove inst U19633 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19632 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19631 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19630 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19629 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19628 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19627 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19626 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19625 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19624 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19623 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19622 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19621 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19620 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19619 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19618 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19617 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19616 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19615 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19614 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19613 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19612 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19611 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19610 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19609 (IND2D0) 
[03/17 14:23:18    420s]     -Remove inst U19608 (OAI32D0) 
[03/17 14:23:18    420s]     -Remove inst U19607 (NR2D0) 
[03/17 14:23:18    420s]     -Remove inst U19606 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19605 (CKND2D0) 
[03/17 14:23:18    420s]     -Remove inst U19604 (NR2D0) 
[03/17 14:23:18    420s]     -Remove inst U19603 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19602 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19601 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19600 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19599 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19598 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19597 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19596 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19595 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19594 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19593 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19592 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19591 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19590 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19589 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19588 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19587 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19586 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19585 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19584 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19583 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19582 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19581 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19580 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19579 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19578 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19577 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19576 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19575 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19574 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19573 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19572 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19571 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19570 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19569 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19568 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19567 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19566 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19565 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19564 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19563 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19562 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19561 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19560 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19559 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19558 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19557 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19556 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19555 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19554 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19553 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19552 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19551 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19550 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19549 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19548 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19547 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19546 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19545 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19544 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19543 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19542 (CKND2D0) 
[03/17 14:23:18    420s]     -Remove inst U19541 (CKND2D0) 
[03/17 14:23:18    420s]     -Remove inst U19540 (OR2D0) 
[03/17 14:23:18    420s]     -Remove inst U19539 (AOI22D0) 
[03/17 14:23:18    420s]     -Remove inst U19538 (OAI31D0) 
[03/17 14:23:18    420s]     -Remove inst U19537 (OAI211D0) 
[03/17 14:23:18    420s]     -Remove inst U19536 (NR2D0) 
[03/17 14:23:18    420s]     -Remove inst U19535 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19534 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19533 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19532 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19531 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19530 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19529 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19528 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19527 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19526 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19525 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19524 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19523 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19522 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19521 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19520 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19519 (MAOI22D0) 
[03/17 14:23:18    420s]     -Remove inst U19518 (AOI21D0) 
[03/17 14:23:18    420s]     -Remove inst U19517 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19516 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19515 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19514 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19513 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19512 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19511 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19510 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19509 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19508 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19507 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19506 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19505 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19504 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19503 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19502 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19501 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19500 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19499 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19498 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19497 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19496 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19495 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19494 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19493 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19492 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19491 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19490 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19489 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19488 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19487 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19486 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19485 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19484 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19483 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19482 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19481 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19480 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19479 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19478 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19477 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19476 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19475 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19474 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19473 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19472 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19471 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19470 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19469 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19468 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19467 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19466 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19465 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19464 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19463 (MAOI222D0) 
[03/17 14:23:18    420s]     -Remove inst U19462 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19461 (AOI31D0) 
[03/17 14:23:18    420s]     -Remove inst U19460 (AOI22D0) 
[03/17 14:23:18    420s]     -Remove inst U19459 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19458 (NR2D0) 
[03/17 14:23:18    420s]     -Remove inst U19457 (NR2D0) 
[03/17 14:23:18    420s]     -Remove inst U19456 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19455 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19454 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19453 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19452 (MUX2ND0) 
[03/17 14:23:18    420s]     -Remove inst U19451 (OAI221D0) 
[03/17 14:23:18    420s]     -Remove inst U19450 (INVD0) 
[03/17 14:23:18    420s]     -Remove inst U19449 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19448 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19447 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19446 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19445 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19444 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19443 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19442 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19441 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19440 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19439 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19438 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19437 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19436 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19435 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19434 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19433 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19432 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19431 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19430 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19429 (AOI32D0) 
[03/17 14:23:19    420s]     -Remove inst U19428 (CKND2D0) 
[03/17 14:23:19    420s]     -Remove inst U19427 (OAI221D1) 
[03/17 14:23:19    420s]     -Remove inst U19426 (CKND2D0) 
[03/17 14:23:19    420s]     -Remove inst U19425 (AO211D0) 
[03/17 14:23:19    420s]     -Remove inst U19424 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19423 (IND2D0) 
[03/17 14:23:19    420s]     -Remove inst U19422 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19421 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19420 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19419 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19418 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19417 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19416 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19415 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19414 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19413 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19412 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19411 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19410 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19409 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19408 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19407 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19406 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19405 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19404 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19403 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19402 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19401 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19400 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19399 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19398 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19397 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19396 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19395 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19394 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19393 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19391 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19390 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19389 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19388 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19387 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19386 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19385 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19384 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19383 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19382 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19381 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19380 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19379 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19378 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19377 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19376 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19375 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19374 (NR2D0) 
[03/17 14:23:19    420s]     -Remove inst U19373 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19372 (AOI32D0) 
[03/17 14:23:19    420s]     -Remove inst U19371 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19370 (CKND2D0) 
[03/17 14:23:19    420s]     -Remove inst U19369 (CKND2D0) 
[03/17 14:23:19    420s]     -Remove inst U19368 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19367 (OAI211D0) 
[03/17 14:23:19    420s]     -Remove inst U19366 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19365 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19364 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19363 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19362 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19361 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19360 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19359 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19358 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19357 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19356 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19355 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19354 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19353 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19352 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19351 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19350 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19349 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19348 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19347 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19346 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19345 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19344 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19343 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19342 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19341 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19340 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19339 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19338 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19337 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19336 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19335 (IND2D0) 
[03/17 14:23:19    420s]     -Remove inst U19334 (OAI211D1) 
[03/17 14:23:19    420s]     -Remove inst U19333 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19332 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19331 (CKND2D0) 
[03/17 14:23:19    420s]     -Remove inst U19330 (NR2D0) 
[03/17 14:23:19    420s]     -Remove inst U19329 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19328 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19327 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19326 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19325 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19324 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19323 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19322 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19321 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19320 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19319 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19318 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19317 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19316 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19314 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19313 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19312 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19311 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19310 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19309 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19308 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19307 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19306 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19305 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19304 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19303 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19302 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19301 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19300 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19299 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19298 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19297 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19296 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19295 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19294 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19293 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19292 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19291 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19290 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19289 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19288 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19287 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19286 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19285 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19284 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19283 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19282 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19281 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19280 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19279 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19278 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19277 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19276 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19275 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19274 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19273 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19272 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19271 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19270 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19269 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19268 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19267 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19266 (CKND2D0) 
[03/17 14:23:19    420s]     -Remove inst U19265 (CKND2D0) 
[03/17 14:23:19    420s]     -Remove inst U19264 (OR2D0) 
[03/17 14:23:19    420s]     -Remove inst U19263 (AOI22D0) 
[03/17 14:23:19    420s]     -Remove inst U19262 (OAI31D0) 
[03/17 14:23:19    420s]     -Remove inst U19261 (NR2D0) 
[03/17 14:23:19    420s]     -Remove inst U19260 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19259 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19258 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19257 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19256 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19255 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19254 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19253 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19252 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19251 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19250 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19249 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19248 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19247 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19246 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19245 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19244 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19243 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19242 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19241 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19240 (AOI21D0) 
[03/17 14:23:19    420s]     -Remove inst U19239 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19238 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19237 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19236 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19235 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19234 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19233 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19232 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19231 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19230 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19229 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19228 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19227 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19226 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19225 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19224 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19223 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19222 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19221 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19220 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19219 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19218 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19217 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19216 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19215 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19214 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19213 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19212 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19211 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19210 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19209 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19208 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19207 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19206 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19205 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19204 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19203 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19202 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19201 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19200 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19199 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19198 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19197 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19196 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19195 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19194 (AOI31D0) 
[03/17 14:23:19    420s]     -Remove inst U19193 (AOI22D0) 
[03/17 14:23:19    420s]     -Remove inst U19192 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19191 (NR2D0) 
[03/17 14:23:19    420s]     -Remove inst U19190 (NR2D0) 
[03/17 14:23:19    420s]     -Remove inst U19189 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19188 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19187 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19186 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19185 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19184 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19183 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19182 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19181 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19180 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19179 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19178 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19177 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19176 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19175 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19174 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19173 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19172 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19171 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19169 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19168 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19167 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19166 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19165 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19164 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19163 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19162 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19161 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19160 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19159 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19158 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19157 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19156 (AOI21D0) 
[03/17 14:23:19    420s]     -Remove inst U19155 (OAI21D0) 
[03/17 14:23:19    420s]     -Remove inst U19154 (CKND2D0) 
[03/17 14:23:19    420s]     -Remove inst U19153 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19152 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19151 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19150 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19149 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19148 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19147 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19146 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19145 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19144 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19143 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19142 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19141 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19140 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19139 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19138 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19137 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19136 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19135 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19134 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19133 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19132 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19131 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19130 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19129 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19128 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19127 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19126 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19125 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19124 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19123 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19122 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19121 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19120 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19119 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19118 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19117 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19116 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19115 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19114 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19113 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19112 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19111 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19110 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19109 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19108 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19107 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19106 (OAI33D0) 
[03/17 14:23:19    420s]     -Remove inst U19105 (NR2D0) 
[03/17 14:23:19    420s]     -Remove inst U19104 (NR2D0) 
[03/17 14:23:19    420s]     -Remove inst U19103 (NR2D0) 
[03/17 14:23:19    420s]     -Remove inst U19102 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19101 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19100 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19099 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19098 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19097 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19096 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19095 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19094 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19093 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19092 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19091 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19090 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19089 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19088 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19087 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19086 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19085 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19084 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19082 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19081 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19080 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19079 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19078 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19077 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19076 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19075 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19074 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19071 (AO21D0) 
[03/17 14:23:19    420s]     -Remove inst U19070 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19069 (AOI21D0) 
[03/17 14:23:19    420s]     -Remove inst U19068 (OAI21D0) 
[03/17 14:23:19    420s]     -Remove inst U19067 (AO21D0) 
[03/17 14:23:19    420s]     -Remove inst U19066 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19065 (CKND2D0) 
[03/17 14:23:19    420s]     -Remove inst U19064 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19063 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19062 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19061 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19060 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19059 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19058 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19057 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19056 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19055 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19054 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19053 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19052 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19051 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19050 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19049 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19048 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19047 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19046 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19045 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19044 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19043 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19042 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19041 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19040 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19039 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19038 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19037 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19036 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19035 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19034 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19033 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19032 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19031 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19030 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19029 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19028 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19027 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19026 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19025 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19024 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19023 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19022 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19021 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19020 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19019 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19018 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19017 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19016 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19015 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19014 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19013 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19012 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19011 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U19010 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19009 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19008 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19007 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U19006 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U19005 (CKND2D0) 
[03/17 14:23:19    420s]     -Remove inst U19004 (INVD1) 
[03/17 14:23:19    420s]     -Remove inst U19003 (CKND2D0) 
[03/17 14:23:19    420s]     -Remove inst U19002 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U19001 (AOI21D0) 
[03/17 14:23:19    420s]     -Remove inst U19000 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U18999 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U18998 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U18997 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U18996 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U18995 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U18994 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U18993 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U18992 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U18991 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U18990 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U18989 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U18988 (AOI21D0) 
[03/17 14:23:19    420s]     -Remove inst U18987 (OAI21D0) 
[03/17 14:23:19    420s]     -Remove inst U18986 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U18985 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U18984 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U18983 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U18982 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U18981 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U18980 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U18979 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U18978 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U18977 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U18976 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U18975 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U18974 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U18973 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U18972 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U18971 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U18970 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U18969 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U18968 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U18967 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U18966 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U18965 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U18964 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U18963 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U18962 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U18961 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U18960 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U18959 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U18958 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U18957 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U18956 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U18955 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U18954 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U18953 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U18952 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U18951 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U18950 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U18949 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U18948 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U18947 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U18946 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U18945 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U18944 (MAOI222D0) 
[03/17 14:23:19    420s]     -Remove inst U18943 (AOI21D0) 
[03/17 14:23:19    420s]     -Remove inst U18941 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U18940 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U18939 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U18938 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U18937 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U18936 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U18935 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U18934 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U18933 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U18932 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U18931 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U18930 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U18929 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U18928 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U18927 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U18926 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U18925 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U18924 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U18923 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U18922 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U18921 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U18920 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U18919 (MUX2ND0) 
[03/17 14:23:19    420s]     -Remove inst U18918 (OAI221D0) 
[03/17 14:23:19    420s]     -Remove inst U18917 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U18916 (AO21D0) 
[03/17 14:23:19    420s]     -Remove inst U18915 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U18353 (INVD1) 
[03/17 14:23:19    420s]     -Remove inst U14129 (AOI21D0) 
[03/17 14:23:19    420s]     -Remove inst U14128 (AOI21D0) 
[03/17 14:23:19    420s]     -Remove inst U13936 (AOI21D0) 
[03/17 14:23:19    420s]     -Remove inst U13935 (CKND2D0) 
[03/17 14:23:19    420s]     -Remove inst U13933 (AOI21D0) 
[03/17 14:23:19    420s]     -Remove inst U13931 (CKND2D0) 
[03/17 14:23:19    420s]     -Remove inst U13930 (AOI211D0) 
[03/17 14:23:19    420s]     -Remove inst U13928 (AOI21D0) 
[03/17 14:23:19    420s]     -Remove inst U13926 (AOI32D0) 
[03/17 14:23:19    420s]     -Remove inst U13925 (AOI211D0) 
[03/17 14:23:19    420s]     -Remove inst U13923 (CKND2D0) 
[03/17 14:23:19    420s]     -Remove inst U13922 (CKND2D0) 
[03/17 14:23:19    420s]     -Remove inst U13920 (CKND2D0) 
[03/17 14:23:19    420s]     -Remove inst U13919 (CKND2D0) 
[03/17 14:23:19    420s]     -Remove inst U13917 (AO211D0) 
[03/17 14:23:19    420s]     -Remove inst U13916 (AOI21D0) 
[03/17 14:23:19    420s]     -Remove inst U13740 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13739 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13738 (ND3D0) 
[03/17 14:23:19    420s]     -Remove inst U13735 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13734 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13733 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13732 (AO21D0) 
[03/17 14:23:19    420s]     -Remove inst U13730 (NR2D0) 
[03/17 14:23:19    420s]     -Remove inst U13729 (CKND2D0) 
[03/17 14:23:19    420s]     -Remove inst U13728 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13727 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13726 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13724 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13723 (NR2D0) 
[03/17 14:23:19    420s]     -Remove inst U13721 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13541 (AOI21D0) 
[03/17 14:23:19    420s]     -Remove inst U13540 (CKND2D0) 
[03/17 14:23:19    420s]     -Remove inst U13539 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13538 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13536 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13535 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13534 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13532 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13531 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13530 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13528 (OA21D0) 
[03/17 14:23:19    420s]     -Remove inst U13527 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13526 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13524 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13523 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13522 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13520 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13519 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13517 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13516 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13366 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13365 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13364 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13362 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13361 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13360 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13358 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13357 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13356 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13355 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13354 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13353 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13352 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13351 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13350 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13349 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13348 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13347 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13345 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13344 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13249 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13248 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13247 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13246 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13245 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13243 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13242 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13241 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13240 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13239 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13238 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13236 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13235 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13234 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13233 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13232 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13231 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13230 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13229 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13227 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13105 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13104 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13103 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13102 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13101 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13099 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13098 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13097 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13096 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13094 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13093 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13092 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13091 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13089 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13088 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13087 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13086 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13085 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13084 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13083 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13081 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13080 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13079 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13078 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13077 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13076 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13075 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13072 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13071 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13070 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13069 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13004 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13003 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U13002 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12999 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12998 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12997 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12996 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12993 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12992 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12991 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12990 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12989 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12986 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12985 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12984 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12983 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12981 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12980 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12979 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12978 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12975 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12974 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12973 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12972 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12968 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12967 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12966 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12964 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12963 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12962 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12961 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12901 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12897 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12896 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12895 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12892 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12891 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12890 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12889 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12887 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12886 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12885 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12883 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12882 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12881 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12880 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12877 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12875 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12874 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12873 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12872 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12871 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12868 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12867 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12866 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12865 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12810 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12809 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12807 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12806 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12805 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12802 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12801 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12800 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12799 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12795 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12794 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12793 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12792 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12788 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12787 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12786 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12782 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12781 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12780 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12778 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12775 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12774 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12773 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12772 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12724 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12723 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12722 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12720 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12719 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12718 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12714 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12713 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12712 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12711 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12710 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12709 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12708 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12705 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12704 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12703 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12699 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12698 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12696 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12695 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12694 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12693 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12688 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12687 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12686 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12636 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12635 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12634 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12630 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12629 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12628 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12625 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12624 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12621 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12620 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12619 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12618 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12614 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12613 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12612 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12611 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12608 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12607 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12606 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12602 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12601 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12600 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12599 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12594 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12593 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12592 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12547 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12546 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12545 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12541 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12540 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12539 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12535 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12534 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12533 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12530 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12529 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12524 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12523 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12520 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12519 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12518 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12515 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12514 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12509 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12508 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12507 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12506 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12447 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12446 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12445 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12442 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12441 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12440 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12436 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12435 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12434 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12430 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12429 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12428 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12427 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12423 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12422 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12421 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12418 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12417 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12416 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12411 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12410 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12406 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12405 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12404 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12342 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12341 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12337 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12336 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12335 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12331 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12330 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12329 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12326 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12325 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12324 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12320 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12319 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12318 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12314 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12313 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12312 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12308 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12307 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12306 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12303 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12302 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12301 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12300 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12253 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12252 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12251 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12249 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12248 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12247 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12244 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12243 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12242 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12239 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12238 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12235 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12234 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12233 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12231 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12230 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12229 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12226 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12225 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12224 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12221 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12220 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12185 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12184 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12183 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12181 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12180 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12179 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12177 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12176 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12175 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12174 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12172 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12171 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12170 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12169 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12167 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12166 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12165 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12163 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12162 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12161 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12160 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12158 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12157 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12156 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12155 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12153 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12152 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12151 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12120 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12119 (AOI22D0) 
[03/17 14:23:19    420s]     -Remove inst U12118 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12116 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12115 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12114 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12112 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12111 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12110 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12109 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12108 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12107 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12106 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12104 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12103 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12102 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12101 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12100 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12099 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12097 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12096 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12095 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12093 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12092 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12091 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12061 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12060 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12059 (OAI22D0) 
[03/17 14:23:19    420s]     -Remove inst U12058 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12056 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12055 (AOI32D0) 
[03/17 14:23:19    420s]     -Remove inst U12054 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12053 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12052 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12051 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12050 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12049 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12048 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12047 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12046 (AOI32D0) 
[03/17 14:23:19    420s]     -Remove inst U12045 (AOI21D0) 
[03/17 14:23:19    420s]     -Remove inst U12044 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12043 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12042 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12041 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12040 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12039 (OAI31D0) 
[03/17 14:23:19    420s]     -Remove inst U12038 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12037 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12036 (OAI31D0) 
[03/17 14:23:19    420s]     -Remove inst U12035 (AOI33D0) 
[03/17 14:23:19    420s]     -Remove inst U12034 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12033 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12032 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12031 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12030 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12001 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U12000 (OAI211D0) 
[03/17 14:23:19    420s]     -Remove inst U11999 (CKND2D0) 
[03/17 14:23:19    420s]     -Remove inst U11998 (AOI21D0) 
[03/17 14:23:19    420s]     -Remove inst U11997 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U11996 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U11994 (CKND2D0) 
[03/17 14:23:19    420s]     -Remove inst U11993 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U11992 (NR2D0) 
[03/17 14:23:19    420s]     -Remove inst U11991 (AOI22D0) 
[03/17 14:23:19    420s]     -Remove inst U11990 (OAI21D0) 
[03/17 14:23:19    420s]     -Remove inst U11989 (NR2D0) 
[03/17 14:23:19    420s]     -Remove inst U11988 (OAI31D0) 
[03/17 14:23:19    420s]     -Remove inst U11987 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U11986 (AOI22D0) 
[03/17 14:23:19    420s]     -Remove inst U11985 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U11984 (CKND2D0) 
[03/17 14:23:19    420s]     -Remove inst U11983 (CKAN2D0) 
[03/17 14:23:19    420s]     -Remove inst U11982 (OAI21D0) 
[03/17 14:23:19    420s]     -Remove inst U11981 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U11980 (CKND2D0) 
[03/17 14:23:19    420s]     -Remove inst U11979 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U11978 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U11977 (OAI31D0) 
[03/17 14:23:19    420s]     -Remove inst U11965 (NR2D0) 
[03/17 14:23:19    420s]     -Remove inst U11964 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U11963 (NR2D0) 
[03/17 14:23:19    420s]     -Remove inst U11962 (CKND2D0) 
[03/17 14:23:19    420s]     -Remove inst U11891 (INVD0) 
[03/17 14:23:19    420s]     -Remove inst U11890 (CKAN2D0) 
[03/17 14:23:19    420s]     -Remove inst U7422 (CKND2) 
[03/17 14:23:19    420s]     -Remove inst U7392 (OAI222D0) 
[03/17 14:23:19    420s]     -Remove inst U7391 (OAI222D0) 
[03/17 14:23:19    420s]     -Remove inst U7390 (OAI222D0) 
[03/17 14:23:19    420s]     -Remove inst U7388 (AOI32D0) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign0_reg_14_ (EDFQD1) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign0_reg_13_ (EDFQD1) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign0_reg_12_ (EDFQD1) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign0_reg_11_ (EDFQD1) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign0_reg_10_ (EDFQD1) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign0_reg_9_ (EDFQD1) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign0_reg_8_ (EDFQD1) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign0_reg_7_ (EDFQD1) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign0_reg_6_ (EDFQD1) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign0_reg_5_ (EDFQD1) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign0_reg_4_ (EDFQD1) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign0_reg_3_ (EDFQD1) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign0_reg_2_ (EDFQD1) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign0_reg_1_ (EDFQD1) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign0_reg_0_ (EDFQD1) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign5_reg_15_ (EDFQD1) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign5_reg_14_ (EDFQD1) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign5_reg_13_ (EDFQD1) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign5_reg_12_ (EDFQD1) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign5_reg_11_ (EDFQD1) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign5_reg_10_ (EDFQD1) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign5_reg_9_ (EDFQD1) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign5_reg_8_ (EDFQD1) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign5_reg_7_ (EDFQD1) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign5_reg_6_ (EDFQD1) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign5_reg_5_ (EDFQD1) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign5_reg_4_ (EDFQD1) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign5_reg_3_ (EDFQD1) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign5_reg_2_ (EDFQD1) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign5_reg_1_ (EDFQD1) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign5_reg_0_ (EDFQD1) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign4_reg_15_ (EDFQD1) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign4_reg_14_ (EDFQD1) 
[03/17 14:23:19    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign4_reg_13_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign4_reg_12_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign4_reg_11_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign4_reg_10_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign4_reg_9_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign4_reg_8_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign4_reg_7_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign4_reg_6_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign4_reg_5_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign4_reg_4_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign4_reg_3_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign4_reg_2_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign4_reg_1_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign4_reg_0_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign2_reg_15_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign2_reg_14_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign2_reg_13_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign2_reg_12_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign2_reg_11_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign2_reg_10_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign2_reg_9_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign2_reg_8_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign2_reg_7_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign2_reg_6_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign2_reg_5_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign2_reg_4_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign2_reg_3_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign2_reg_2_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign2_reg_1_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign2_reg_0_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign3_reg_15_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign3_reg_14_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign3_reg_13_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign3_reg_12_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign3_reg_11_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign3_reg_10_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign3_reg_9_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign3_reg_8_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign3_reg_7_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign3_reg_6_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign3_reg_5_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign3_reg_4_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign3_reg_3_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign3_reg_2_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign3_reg_1_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign3_reg_0_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign1_reg_15_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign1_reg_14_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign1_reg_13_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign1_reg_12_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign1_reg_11_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign1_reg_10_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign1_reg_9_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign1_reg_8_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign1_reg_7_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign1_reg_6_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign1_reg_5_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign1_reg_4_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign1_reg_3_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign1_reg_2_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign1_reg_1_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign1_reg_0_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign6_reg_15_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign6_reg_14_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign6_reg_13_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign6_reg_12_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign6_reg_11_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign6_reg_10_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign6_reg_9_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign6_reg_8_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign6_reg_7_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign6_reg_6_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign6_reg_5_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign6_reg_4_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign6_reg_3_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign6_reg_2_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign6_reg_1_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign6_reg_0_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign7_reg_15_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign7_reg_14_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign7_reg_13_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign7_reg_12_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign7_reg_11_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign7_reg_10_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign7_reg_9_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign7_reg_8_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign7_reg_7_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign7_reg_6_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign7_reg_5_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign7_reg_4_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign7_reg_3_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign7_reg_2_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign7_reg_1_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign7_reg_0_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst core_instance1_sfp_instance_sfp_out_sign0_reg_15_ (EDFQD1) 
[03/17 14:23:20    420s]     -Remove inst U6920 (INVD0) 
[03/17 14:23:20    420s]     -Remove inst U6932 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U6931 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U6934 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U6933 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U6937 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U6936 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U6939 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U6938 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U6922 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U6921 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U6924 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U6923 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U6927 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U6926 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U6929 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U6928 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U6953 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U6952 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U6955 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U6954 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U6958 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U6957 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U6960 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U6959 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U6943 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U6942 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U6945 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U6944 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U6948 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U6947 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U6950 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U6949 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U50958 (ND4D0) 
[03/17 14:23:20    420s]     -Remove inst U50957 (ND4D0) 
[03/17 14:23:20    420s]     -Remove inst U11960 (ND4D0) 
[03/17 14:23:20    420s]     -Remove inst U50956 (ND4D0) 
[03/17 14:23:20    420s]     -Remove inst U11959 (ND4D0) 
[03/17 14:23:20    420s]     -Remove inst U50954 (ND4D0) 
[03/17 14:23:20    420s]     -Remove inst U50953 (ND4D0) 
[03/17 14:23:20    420s]     -Remove inst U50952 (ND4D0) 
[03/17 14:23:20    420s]     -Remove inst U50959 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U50955 (NR4D0) 
[03/17 14:23:20    420s]     -Remove inst U50960 (CKND2D0) 
[03/17 14:23:20    420s]     -Remove inst C171 (CKAN2D0) 
[03/17 14:23:20    420s] 
[03/17 14:23:20    420s] Replaced instances... 
[03/17 14:23:20    420s] 
[03/17 14:23:20    420s] Removed 8931 instances
[03/17 14:23:20    420s] 	CPU for removing db instances : 0:00:01.7 (mem :1881.0M)
[03/17 14:23:20    420s] 	CPU for removing timing graph nodes : 0:00:00.0 (mem :1881.0M)
[03/17 14:23:20    420s] CPU of: netlist preparation :0:00:02.0 (mem :1881.0M)
[03/17 14:23:20    420s] 
[03/17 14:23:20    420s] Mark undriven nets with IPOIgnored run...
[03/17 14:23:20    420s] **WARN: (IMPOPT-7098):	WARNING: out1_final[127] is an undriven net with 1 fanouts.
[03/17 14:23:20    420s] **WARN: (IMPOPT-7098):	WARNING: out1_final[126] is an undriven net with 1 fanouts.
[03/17 14:23:20    420s] **WARN: (IMPOPT-7098):	WARNING: out1_final[125] is an undriven net with 1 fanouts.
[03/17 14:23:20    420s] **WARN: (IMPOPT-7098):	WARNING: out1_final[124] is an undriven net with 1 fanouts.
[03/17 14:23:20    420s] **WARN: (IMPOPT-7098):	WARNING: out1_final[123] is an undriven net with 1 fanouts.
[03/17 14:23:20    420s] **WARN: (IMPOPT-7098):	WARNING: out1_final[122] is an undriven net with 1 fanouts.
[03/17 14:23:20    420s] **WARN: (IMPOPT-7098):	WARNING: out1_final[121] is an undriven net with 1 fanouts.
[03/17 14:23:20    420s] **WARN: (IMPOPT-7098):	WARNING: out1_final[120] is an undriven net with 1 fanouts.
[03/17 14:23:20    420s] **WARN: (IMPOPT-7098):	WARNING: out1_final[119] is an undriven net with 1 fanouts.
[03/17 14:23:20    420s] **WARN: (IMPOPT-7098):	WARNING: out1_final[118] is an undriven net with 1 fanouts.
[03/17 14:23:20    420s] **WARN: (IMPOPT-7098):	WARNING: out1_final[117] is an undriven net with 1 fanouts.
[03/17 14:23:20    420s] **WARN: (IMPOPT-7098):	WARNING: out1_final[116] is an undriven net with 1 fanouts.
[03/17 14:23:20    420s] **WARN: (IMPOPT-7098):	WARNING: out1_final[115] is an undriven net with 1 fanouts.
[03/17 14:23:20    420s] **WARN: (IMPOPT-7098):	WARNING: out1_final[114] is an undriven net with 1 fanouts.
[03/17 14:23:20    420s] **WARN: (IMPOPT-7098):	WARNING: out1_final[113] is an undriven net with 1 fanouts.
[03/17 14:23:20    420s] **WARN: (IMPOPT-7098):	WARNING: out1_final[112] is an undriven net with 1 fanouts.
[03/17 14:23:20    420s] **WARN: (IMPOPT-7098):	WARNING: out1_final[111] is an undriven net with 1 fanouts.
[03/17 14:23:20    420s] **WARN: (IMPOPT-7098):	WARNING: out1_final[110] is an undriven net with 1 fanouts.
[03/17 14:23:20    420s] **WARN: (IMPOPT-7098):	WARNING: out1_final[109] is an undriven net with 1 fanouts.
[03/17 14:23:20    420s] **WARN: (IMPOPT-7098):	WARNING: out1_final[108] is an undriven net with 1 fanouts.
[03/17 14:23:20    420s] **WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
[03/17 14:23:20    420s] To increase the message display limit, refer to the product command reference manual.
[03/17 14:23:20    420s] CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1881.0M)
[03/17 14:23:20    420s] *info: Marking 0 isolation instances dont touch
[03/17 14:23:20    421s] *info: Marking 0 level shifter instances dont touch
[03/17 14:23:22    423s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1861.9M
[03/17 14:23:22    423s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.128, MEM:1861.9M
[03/17 14:23:22    423s] TotalInstCnt at PhyDesignMc Destruction: 49,714
[03/17 14:23:22    423s] (I,S,L,T): WC_VIEW: 70.4041, 32.7054, 1.27584, 104.385
[03/17 14:23:22    423s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.16097.1
[03/17 14:23:22    423s] *** AreaOpt [finish] : cpu/real = 0:00:09.8/0:00:16.8 (0.6), totSession cpu/real = 0:07:03.5/0:08:15.0 (0.9), mem = 1861.9M
[03/17 14:23:22    423s] 
[03/17 14:23:22    423s] =============================================================================================
[03/17 14:23:22    423s]  Step TAT Report for SimplifyNetlist #1
[03/17 14:23:22    423s] =============================================================================================
[03/17 14:23:22    423s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 14:23:22    423s] ---------------------------------------------------------------------------------------------
[03/17 14:23:22    423s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   6.2 % )     0:00:01.1 /  0:00:01.1    1.0
[03/17 14:23:22    423s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:23:22    423s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   3.2 % )     0:00:00.5 /  0:00:00.5    1.0
[03/17 14:23:22    423s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.0 % )     0:00:01.2 /  0:00:01.2    1.0
[03/17 14:23:22    423s] [ SteinerInterfaceInit   ]      1   0:00:00.5  (   3.1 % )     0:00:00.5 /  0:00:00.5    1.0
[03/17 14:23:22    423s] [ PostCommitDelayUpdate  ]      1   0:00:00.4  (   2.2 % )     0:00:02.1 /  0:00:02.1    1.0
[03/17 14:23:22    423s] [ IncrDelayCalc          ]    187   0:00:01.7  (   9.9 % )     0:00:01.7 /  0:00:01.7    1.0
[03/17 14:23:22    423s] [ MISC                   ]          0:00:12.8  (  74.4 % )     0:00:12.8 /  0:00:05.7    0.4
[03/17 14:23:22    423s] ---------------------------------------------------------------------------------------------
[03/17 14:23:22    423s]  SimplifyNetlist #1 TOTAL           0:00:17.1  ( 100.0 % )     0:00:17.1 /  0:00:10.1    0.6
[03/17 14:23:22    423s] ---------------------------------------------------------------------------------------------
[03/17 14:23:22    423s] 
[03/17 14:23:22    423s] skipped the cell partition in DRV
[03/17 14:23:24    425s] Leakage Power Opt: re-selecting buf/inv list 
[03/17 14:23:24    425s] #InfoCS: Num dontuse cells 92, Num usable cells 758
[03/17 14:23:24    425s] optDesignOneStep: Power Flow
[03/17 14:23:24    425s] #InfoCS: Num dontuse cells 92, Num usable cells 758
[03/17 14:23:24    425s] Deleting Lib Analyzer.
[03/17 14:23:24    425s] Begin: GigaOpt high fanout net optimization
[03/17 14:23:24    425s] GigaOpt HFN: use maxLocalDensity 1.2
[03/17 14:23:24    425s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/17 14:23:24    425s] Info: 0 don't touch net , 601 undriven nets excluded from IPO operation.
[03/17 14:23:24    425s] Info: 1 clock net  excluded from IPO operation.
[03/17 14:23:24    425s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:05.3/0:08:16.7 (0.9), mem = 1811.9M
[03/17 14:23:24    425s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.16097.2
[03/17 14:23:25    425s] (I,S,L,T): WC_VIEW: 70.4041, 32.7054, 1.27584, 104.385
[03/17 14:23:25    425s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 14:23:25    425s] ### Creating PhyDesignMc. totSessionCpu=0:07:06 mem=1811.9M
[03/17 14:23:25    425s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/17 14:23:25    425s] OPERPROF: Starting DPlace-Init at level 1, MEM:1811.9M
[03/17 14:23:25    425s] z: 2, totalTracks: 1
[03/17 14:23:25    425s] z: 4, totalTracks: 1
[03/17 14:23:25    425s] z: 6, totalTracks: 1
[03/17 14:23:25    425s] z: 8, totalTracks: 1
[03/17 14:23:25    425s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/17 14:23:25    425s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1811.9M
[03/17 14:23:25    426s] OPERPROF:     Starting CMU at level 3, MEM:1811.9M
[03/17 14:23:25    426s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.005, MEM:1811.9M
[03/17 14:23:25    426s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.124, MEM:1811.9M
[03/17 14:23:25    426s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1811.9MB).
[03/17 14:23:25    426s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.196, MEM:1811.9M
[03/17 14:23:25    426s] TotalInstCnt at PhyDesignMc Initialization: 49,714
[03/17 14:23:25    426s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:06 mem=1811.9M
[03/17 14:23:25    426s] ### Creating RouteCongInterface, started
[03/17 14:23:25    426s] 
[03/17 14:23:25    426s] Creating Lib Analyzer ...
[03/17 14:23:25    426s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/17 14:23:25    426s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/17 14:23:25    426s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/17 14:23:25    426s] 
[03/17 14:23:26    427s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:08 mem=1811.9M
[03/17 14:23:26    427s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:08 mem=1811.9M
[03/17 14:23:26    427s] Creating Lib Analyzer, finished. 
[03/17 14:23:26    427s] 
[03/17 14:23:26    427s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/17 14:23:26    427s] 
[03/17 14:23:26    427s] #optDebug: {0, 1.200}
[03/17 14:23:26    427s] ### Creating RouteCongInterface, finished
[03/17 14:23:30    430s] Info: violation cost 8.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 8.000000, glitch 0.000000)
[03/17 14:23:30    430s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1831.0M
[03/17 14:23:30    430s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:1831.0M
[03/17 14:23:30    431s] +----------+---------+--------+---------+------------+--------+
[03/17 14:23:30    431s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/17 14:23:30    431s] +----------+---------+--------+---------+------------+--------+
[03/17 14:23:30    431s] |    45.14%|        -|  -3.858|-5824.491|   0:00:00.0| 1831.0M|
[03/17 14:23:30    431s] Info: violation cost 8.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 8.000000, glitch 0.000000)
[03/17 14:23:31    432s] Info: violation cost 74.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 74.000000, glitch 0.000000)
[03/17 14:23:31    432s] |    45.16%|       41|  -3.858|-4455.939|   0:00:01.0| 1870.2M|
[03/17 14:23:31    432s] +----------+---------+--------+---------+------------+--------+
[03/17 14:23:31    432s] 
[03/17 14:23:31    432s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1870.2M) ***
[03/17 14:23:31    432s] 
[03/17 14:23:31    432s] ###############################################################################
[03/17 14:23:31    432s] #
[03/17 14:23:31    432s] #  Large fanout net report:  
[03/17 14:23:31    432s] #     - there are 3 high fanout ( > 75) nets in the design. (excluding clock nets)
[03/17 14:23:31    432s] #     - current density: 45.16
[03/17 14:23:31    432s] #
[03/17 14:23:31    432s] #  List of high fanout nets:
[03/17 14:23:31    432s] #        Net(1):  clk0: (fanouts = 4798)
[03/17 14:23:31    432s] #        Net(2):  inst[27]: (fanouts = 576)
[03/17 14:23:31    432s] #        Net(3):  inst1[27]: (fanouts = 569)
[03/17 14:23:31    432s] #
[03/17 14:23:31    432s] ###############################################################################
[03/17 14:23:31    432s] **** Begin NDR-Layer Usage Statistics ****
[03/17 14:23:31    432s] 0 Ndr or Layer constraints added by optimization 
[03/17 14:23:31    432s] **** End NDR-Layer Usage Statistics ****
[03/17 14:23:31    432s] 
[03/17 14:23:31    432s] 
[03/17 14:23:31    432s] =======================================================================
[03/17 14:23:31    432s]                 Reasons for remaining drv violations
[03/17 14:23:31    432s] =======================================================================
[03/17 14:23:31    432s] *info: Total 3 net(s) have violations which can't be fixed by DRV optimization.
[03/17 14:23:31    432s] 
[03/17 14:23:31    432s] HFNFixing failure reasons
[03/17 14:23:31    432s] ------------------------------------------------
[03/17 14:23:31    432s] *info:     3 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[03/17 14:23:31    432s] 
[03/17 14:23:31    432s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1851.1M
[03/17 14:23:31    432s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.128, MEM:1851.1M
[03/17 14:23:31    432s] TotalInstCnt at PhyDesignMc Destruction: 49,755
[03/17 14:23:31    432s] (I,S,L,T): WC_VIEW: 70.3051, 32.7361, 1.27767, 104.319
[03/17 14:23:31    432s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.16097.2
[03/17 14:23:31    432s] *** DrvOpt [finish] : cpu/real = 0:00:07.3/0:00:07.5 (1.0), totSession cpu/real = 0:07:12.5/0:08:24.2 (0.9), mem = 1851.1M
[03/17 14:23:31    432s] 
[03/17 14:23:31    432s] =============================================================================================
[03/17 14:23:31    432s]  Step TAT Report for DrvOpt #1
[03/17 14:23:31    432s] =============================================================================================
[03/17 14:23:31    432s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 14:23:31    432s] ---------------------------------------------------------------------------------------------
[03/17 14:23:31    432s] [ SlackTraversorInit     ]      1   0:00:00.3  (   3.7 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 14:23:31    432s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  14.5 % )     0:00:01.1 /  0:00:01.1    1.0
[03/17 14:23:31    432s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.6
[03/17 14:23:31    432s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   6.3 % )     0:00:00.5 /  0:00:00.5    1.0
[03/17 14:23:31    432s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.3 % )     0:00:01.3 /  0:00:01.3    1.0
[03/17 14:23:31    432s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:23:31    432s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.6 /  0:00:00.6    1.0
[03/17 14:23:31    432s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:23:31    432s] [ OptEval                ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[03/17 14:23:31    432s] [ OptCommit              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    1.1
[03/17 14:23:31    432s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[03/17 14:23:31    432s] [ PostCommitDelayUpdate  ]      1   0:00:00.1  (   0.8 % )     0:00:00.4 /  0:00:00.4    1.0
[03/17 14:23:31    432s] [ IncrDelayCalc          ]      7   0:00:00.3  (   3.8 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 14:23:31    432s] [ DrvFindVioNets         ]      3   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[03/17 14:23:31    432s] [ MISC                   ]          0:00:04.9  (  64.7 % )     0:00:04.9 /  0:00:04.8    1.0
[03/17 14:23:31    432s] ---------------------------------------------------------------------------------------------
[03/17 14:23:31    432s]  DrvOpt #1 TOTAL                    0:00:07.6  ( 100.0 % )     0:00:07.6 /  0:00:07.5    1.0
[03/17 14:23:31    432s] ---------------------------------------------------------------------------------------------
[03/17 14:23:31    432s] 
[03/17 14:23:31    432s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/17 14:23:31    432s] End: GigaOpt high fanout net optimization
[03/17 14:23:31    432s] Begin: GigaOpt DRV Optimization
[03/17 14:23:31    432s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/17 14:23:31    432s] Info: 0 don't touch net , 601 undriven nets excluded from IPO operation.
[03/17 14:23:32    432s] Info: 1 clock net  excluded from IPO operation.
[03/17 14:23:32    432s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:12.7/0:08:24.4 (0.9), mem = 1851.1M
[03/17 14:23:32    432s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.16097.3
[03/17 14:23:32    433s] (I,S,L,T): WC_VIEW: 70.3051, 32.7361, 1.27767, 104.319
[03/17 14:23:32    433s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 14:23:32    433s] ### Creating PhyDesignMc. totSessionCpu=0:07:13 mem=1851.1M
[03/17 14:23:32    433s] OPERPROF: Starting DPlace-Init at level 1, MEM:1851.1M
[03/17 14:23:32    433s] z: 2, totalTracks: 1
[03/17 14:23:32    433s] z: 4, totalTracks: 1
[03/17 14:23:32    433s] z: 6, totalTracks: 1
[03/17 14:23:32    433s] z: 8, totalTracks: 1
[03/17 14:23:32    433s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/17 14:23:32    433s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1851.1M
[03/17 14:23:32    433s] OPERPROF:     Starting CMU at level 3, MEM:1851.1M
[03/17 14:23:32    433s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1851.1M
[03/17 14:23:32    433s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.115, MEM:1851.1M
[03/17 14:23:32    433s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1851.1MB).
[03/17 14:23:32    433s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.177, MEM:1851.1M
[03/17 14:23:33    433s] TotalInstCnt at PhyDesignMc Initialization: 49,755
[03/17 14:23:33    433s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:14 mem=1851.1M
[03/17 14:23:33    433s] ### Creating RouteCongInterface, started
[03/17 14:23:33    433s] 
[03/17 14:23:33    433s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/17 14:23:33    433s] 
[03/17 14:23:33    433s] #optDebug: {0, 1.200}
[03/17 14:23:33    433s] ### Creating RouteCongInterface, finished
[03/17 14:23:36    437s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1870.2M
[03/17 14:23:36    437s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:1870.2M
[03/17 14:23:37    437s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 14:23:37    437s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/17 14:23:37    437s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 14:23:37    437s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/17 14:23:37    437s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 14:23:37    438s] Info: violation cost 231394.890625 (cap = 1254.152100, tran = 230010.796875, len = 0.000000, fanout load = 0.000000, fanout count = 130.000000, glitch 0.000000)
[03/17 14:23:37    438s] |  9711| 54600|    -8.85|   855|   855|    -0.57|     0|     0|     0|     0|    -3.86| -4455.94|       0|       0|       0|  45.16|          |         |
[03/17 14:24:13    473s] Info: violation cost 79.845291 (cap = 1.839298, tran = 2.005996, len = 0.000000, fanout load = 0.000000, fanout count = 76.000000, glitch 0.000000)
[03/17 14:24:13    473s] |     2|     3|    -1.13|     1|     1|    -0.13|     0|     0|     0|     0|    -0.58|  -542.06|     431|      11|     741|  45.47| 0:00:36.0|  1924.4M|
[03/17 14:24:13    473s] Info: violation cost 79.825012 (cap = 1.839298, tran = 1.985714, len = 0.000000, fanout load = 0.000000, fanout count = 76.000000, glitch 0.000000)
[03/17 14:24:13    473s] |     1|     1|    -1.13|     1|     1|    -0.13|     0|     0|     0|     0|    -0.58|  -542.06|       0|       0|       1|  45.47| 0:00:00.0|  1924.4M|
[03/17 14:24:13    473s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 14:24:13    473s] 
[03/17 14:24:13    473s] ###############################################################################
[03/17 14:24:13    473s] #
[03/17 14:24:13    473s] #  Large fanout net report:  
[03/17 14:24:13    473s] #     - there are 7 high fanout ( > 75) nets in the design. (excluding clock nets)
[03/17 14:24:13    473s] #     - current density: 45.47
[03/17 14:24:13    473s] #
[03/17 14:24:13    473s] #  List of high fanout nets:
[03/17 14:24:13    473s] #        Net(1):  clk0: (fanouts = 4798)
[03/17 14:24:13    473s] #        Net(2):  inst[27]: (fanouts = 576)
[03/17 14:24:13    473s] #        Net(3):  inst1[27]: (fanouts = 569)
[03/17 14:24:13    473s] #        Net(4):  reset: (fanouts = 174)
[03/17 14:24:13    473s] #        Net(5):  reset1: (fanouts = 157)
[03/17 14:24:13    473s] #        Net(6):  inst1[17]: (fanouts = 133)
[03/17 14:24:13    473s] #        Net(7):  inst[17]: (fanouts = 111)
[03/17 14:24:13    473s] #
[03/17 14:24:13    473s] ###############################################################################
[03/17 14:24:13    473s] **** Begin NDR-Layer Usage Statistics ****
[03/17 14:24:13    473s] 0 Ndr or Layer constraints added by optimization 
[03/17 14:24:13    473s] **** End NDR-Layer Usage Statistics ****
[03/17 14:24:13    474s] 
[03/17 14:24:13    474s] 
[03/17 14:24:13    474s] =======================================================================
[03/17 14:24:13    474s]                 Reasons for remaining drv violations
[03/17 14:24:13    474s] =======================================================================
[03/17 14:24:13    474s] *info: Total 8 net(s) have violations which can't be fixed by DRV optimization.
[03/17 14:24:13    474s] 
[03/17 14:24:13    474s] MultiBuffering failure reasons
[03/17 14:24:13    474s] ------------------------------------------------
[03/17 14:24:13    474s] *info:     1 net(s): Could not be fixed because the net has less than two terms.
[03/17 14:24:13    474s] *info:     7 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[03/17 14:24:13    474s] 
[03/17 14:24:13    474s] 
[03/17 14:24:13    474s] *** Finish DRV Fixing (cpu=0:00:36.8 real=0:00:37.0 mem=1924.4M) ***
[03/17 14:24:13    474s] 
[03/17 14:24:13    474s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1905.3M
[03/17 14:24:13    474s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.137, MEM:1905.3M
[03/17 14:24:13    474s] TotalInstCnt at PhyDesignMc Destruction: 50,197
[03/17 14:24:13    474s] (I,S,L,T): WC_VIEW: 67.4224, 32.2395, 1.29663, 100.958
[03/17 14:24:13    474s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.16097.3
[03/17 14:24:13    474s] *** DrvOpt [finish] : cpu/real = 0:00:41.9/0:00:41.8 (1.0), totSession cpu/real = 0:07:54.6/0:09:06.2 (0.9), mem = 1905.3M
[03/17 14:24:13    474s] 
[03/17 14:24:13    474s] =============================================================================================
[03/17 14:24:13    474s]  Step TAT Report for DrvOpt #2
[03/17 14:24:13    474s] =============================================================================================
[03/17 14:24:13    474s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 14:24:13    474s] ---------------------------------------------------------------------------------------------
[03/17 14:24:13    474s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 14:24:13    474s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:24:13    474s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   1.1 % )     0:00:00.4 /  0:00:00.5    1.0
[03/17 14:24:13    474s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[03/17 14:24:13    474s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:24:13    474s] [ OptSingleIteration     ]      2   0:00:00.2  (   0.5 % )     0:00:35.0 /  0:00:35.1    1.0
[03/17 14:24:13    474s] [ OptGetWeight           ]    296   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.5
[03/17 14:24:13    474s] [ OptEval                ]    296   0:00:09.2  (  22.0 % )     0:00:09.2 /  0:00:09.2    1.0
[03/17 14:24:13    474s] [ OptCommit              ]    296   0:00:01.0  (   2.4 % )     0:00:01.0 /  0:00:01.1    1.1
[03/17 14:24:13    474s] [ IncrTimingUpdate       ]    131   0:00:05.0  (  11.9 % )     0:00:05.0 /  0:00:04.9    1.0
[03/17 14:24:13    474s] [ PostCommitDelayUpdate  ]    131   0:00:03.3  (   7.8 % )     0:00:19.6 /  0:00:19.6    1.0
[03/17 14:24:13    474s] [ IncrDelayCalc          ]   2408   0:00:16.3  (  38.9 % )     0:00:16.3 /  0:00:16.3    1.0
[03/17 14:24:13    474s] [ DrvFindVioNets         ]      3   0:00:01.1  (   2.5 % )     0:00:01.1 /  0:00:01.1    1.0
[03/17 14:24:13    474s] [ DrvComputeSummary      ]      3   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.8
[03/17 14:24:13    474s] [ MISC                   ]          0:00:04.9  (  11.6 % )     0:00:04.9 /  0:00:04.9    1.0
[03/17 14:24:13    474s] ---------------------------------------------------------------------------------------------
[03/17 14:24:13    474s]  DrvOpt #2 TOTAL                    0:00:41.9  ( 100.0 % )     0:00:41.9 /  0:00:42.0    1.0
[03/17 14:24:13    474s] ---------------------------------------------------------------------------------------------
[03/17 14:24:13    474s] 
[03/17 14:24:13    474s] End: GigaOpt DRV Optimization
[03/17 14:24:13    474s] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/17 14:24:13    474s] Leakage Power Opt: resetting the buf/inv selection
[03/17 14:24:13    474s] **optDesign ... cpu = 0:01:50, real = 0:01:57, mem = 1509.3M, totSessionCpu=0:07:55 **
[03/17 14:24:14    475s] 
[03/17 14:24:14    475s] Active setup views:
[03/17 14:24:14    475s]  WC_VIEW
[03/17 14:24:14    475s]   Dominating endpoints: 0
[03/17 14:24:14    475s]   Dominating TNS: -0.000
[03/17 14:24:14    475s] 
[03/17 14:24:14    475s] Leakage Power Opt: re-selecting buf/inv list 
[03/17 14:24:14    475s] #InfoCS: Num dontuse cells 92, Num usable cells 758
[03/17 14:24:14    475s] optDesignOneStep: Power Flow
[03/17 14:24:14    475s] #InfoCS: Num dontuse cells 92, Num usable cells 758
[03/17 14:24:14    475s] Deleting Lib Analyzer.
[03/17 14:24:14    475s] Begin: GigaOpt Global Optimization
[03/17 14:24:14    475s] *info: use new DP (enabled)
[03/17 14:24:14    475s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 3 -maxIterForLEPG 50
[03/17 14:24:14    475s] Info: 0 don't touch net , 601 undriven nets excluded from IPO operation.
[03/17 14:24:14    475s] Info: 1 clock net  excluded from IPO operation.
[03/17 14:24:14    475s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:55.3/0:09:06.8 (0.9), mem = 1862.3M
[03/17 14:24:14    475s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.16097.4
[03/17 14:24:15    475s] (I,S,L,T): WC_VIEW: 67.4224, 32.2395, 1.29663, 100.958
[03/17 14:24:15    475s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 14:24:15    475s] ### Creating PhyDesignMc. totSessionCpu=0:07:56 mem=1862.3M
[03/17 14:24:15    475s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/17 14:24:15    475s] OPERPROF: Starting DPlace-Init at level 1, MEM:1862.3M
[03/17 14:24:15    475s] z: 2, totalTracks: 1
[03/17 14:24:15    475s] z: 4, totalTracks: 1
[03/17 14:24:15    475s] z: 6, totalTracks: 1
[03/17 14:24:15    475s] z: 8, totalTracks: 1
[03/17 14:24:15    475s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/17 14:24:15    475s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1862.3M
[03/17 14:24:15    476s] OPERPROF:     Starting CMU at level 3, MEM:1862.3M
[03/17 14:24:15    476s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:1862.3M
[03/17 14:24:15    476s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.128, MEM:1862.3M
[03/17 14:24:15    476s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1862.3MB).
[03/17 14:24:15    476s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.197, MEM:1862.3M
[03/17 14:24:15    476s] TotalInstCnt at PhyDesignMc Initialization: 50,197
[03/17 14:24:15    476s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:56 mem=1862.3M
[03/17 14:24:15    476s] ### Creating RouteCongInterface, started
[03/17 14:24:15    476s] 
[03/17 14:24:15    476s] Creating Lib Analyzer ...
[03/17 14:24:15    476s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/17 14:24:15    476s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/17 14:24:15    476s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/17 14:24:15    476s] 
[03/17 14:24:16    477s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:58 mem=1862.3M
[03/17 14:24:16    477s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:58 mem=1862.3M
[03/17 14:24:16    477s] Creating Lib Analyzer, finished. 
[03/17 14:24:16    477s] 
[03/17 14:24:16    477s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/17 14:24:16    477s] 
[03/17 14:24:16    477s] #optDebug: {0, 1.200}
[03/17 14:24:16    477s] ### Creating RouteCongInterface, finished
[03/17 14:24:22    483s] *info: 1 clock net excluded
[03/17 14:24:22    483s] *info: 2 special nets excluded.
[03/17 14:24:22    483s] *info: 10034 no-driver nets excluded.
[03/17 14:24:25    485s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1881.4M
[03/17 14:24:25    485s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:1881.4M
[03/17 14:24:25    486s] ** GigaOpt Global Opt WNS Slack -0.579  TNS Slack -542.064 
[03/17 14:24:25    486s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:24:25    486s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:24:25    486s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:24:25    486s] |  -0.579|-542.064|    45.47%|   0:00:00.0| 1897.4M|   WC_VIEW|  default| core_instance1_psum_mem_instance_memory2_reg_8_/E  |
[03/17 14:24:44    504s] |  -0.551|-266.315|    45.58%|   0:00:19.0| 1950.1M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:24:46    506s] |  -0.544|-228.115|    45.59%|   0:00:02.0| 1989.8M|   WC_VIEW|  default| core_instance1_ofifo_inst_col_idx_0__fifo_instance |
[03/17 14:24:46    506s] |        |        |          |            |        |          |         | _q6_reg_10_/D                                      |
[03/17 14:24:46    507s] |  -0.544|-228.115|    45.59%|   0:00:01.0| 1989.8M|   WC_VIEW|  default| core_instance1_ofifo_inst_col_idx_0__fifo_instance |
[03/17 14:24:47    507s] |        |        |          |            |        |          |         | _q6_reg_10_/D                                      |
[03/17 14:24:55    516s] |  -0.399| -86.458|    45.70%|   0:00:08.0| 1989.8M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:25:02    522s] |  -0.398| -86.385|    45.72%|   0:00:07.0| 1989.8M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:25:03    523s] |  -0.398| -86.385|    45.72%|   0:00:01.0| 1989.8M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:25:03    523s] |  -0.398| -86.385|    45.72%|   0:00:00.0| 1989.8M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:25:08    528s] |  -0.352| -49.974|    45.77%|   0:00:05.0| 1989.8M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_16_/D        |
[03/17 14:25:09    529s] |  -0.352| -49.796|    45.77%|   0:00:01.0| 1989.8M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_16_/D        |
[03/17 14:25:10    530s] |  -0.352| -49.796|    45.77%|   0:00:01.0| 1989.8M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_16_/D        |
[03/17 14:25:10    530s] |  -0.352| -49.796|    45.77%|   0:00:00.0| 1989.8M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_16_/D        |
[03/17 14:25:12    532s] |  -0.350| -37.114|    45.81%|   0:00:02.0| 1989.8M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:25:12    533s] |  -0.350| -37.114|    45.81%|   0:00:00.0| 1989.8M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:25:13    533s] |  -0.350| -37.114|    45.81%|   0:00:01.0| 1989.8M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:25:13    534s] |  -0.350| -37.114|    45.81%|   0:00:00.0| 1989.8M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:25:14    535s] |  -0.333| -32.092|    45.83%|   0:00:01.0| 1989.8M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_16_/D        |
[03/17 14:25:15    535s] |  -0.326| -31.945|    45.83%|   0:00:01.0| 1989.8M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_16_/D        |
[03/17 14:25:15    536s] |  -0.326| -31.945|    45.83%|   0:00:00.0| 1989.8M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_16_/D        |
[03/17 14:25:16    536s] |  -0.326| -31.945|    45.83%|   0:00:01.0| 1989.8M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_16_/D        |
[03/17 14:25:16    537s] |  -0.325| -29.651|    45.84%|   0:00:00.0| 1989.8M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:25:17    537s] |  -0.325| -29.651|    45.84%|   0:00:01.0| 1989.8M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:25:17    538s] |  -0.325| -29.651|    45.84%|   0:00:00.0| 1989.8M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:25:18    538s] |  -0.325| -29.651|    45.84%|   0:00:01.0| 1989.8M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:25:18    539s] |  -0.321| -28.702|    45.85%|   0:00:00.0| 1989.8M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:25:19    539s] |  -0.321| -28.702|    45.85%|   0:00:01.0| 1989.8M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:25:19    539s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:25:19    539s] 
[03/17 14:25:19    539s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:53.5 real=0:00:54.0 mem=1989.8M) ***
[03/17 14:25:19    539s] 
[03/17 14:25:19    539s] *** Finish pre-CTS Setup Fixing (cpu=0:00:53.5 real=0:00:54.0 mem=1989.8M) ***
[03/17 14:25:19    539s] **** Begin NDR-Layer Usage Statistics ****
[03/17 14:25:19    539s] 0 Ndr or Layer constraints added by optimization 
[03/17 14:25:19    539s] **** End NDR-Layer Usage Statistics ****
[03/17 14:25:19    539s] ** GigaOpt Global Opt End WNS Slack -0.321  TNS Slack -28.702 
[03/17 14:25:19    539s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1954.7M
[03/17 14:25:19    540s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.134, MEM:1954.7M
[03/17 14:25:19    540s] TotalInstCnt at PhyDesignMc Destruction: 50,474
[03/17 14:25:20    540s] (I,S,L,T): WC_VIEW: 68.0416, 32.5481, 1.34459, 101.934
[03/17 14:25:20    540s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.16097.4
[03/17 14:25:20    540s] *** SetupOpt [finish] : cpu/real = 0:01:05.1/0:01:05.6 (1.0), totSession cpu/real = 0:09:00.4/0:10:12.5 (0.9), mem = 1954.7M
[03/17 14:25:20    540s] 
[03/17 14:25:20    540s] =============================================================================================
[03/17 14:25:20    540s]  Step TAT Report for GlobalOpt #1
[03/17 14:25:20    540s] =============================================================================================
[03/17 14:25:20    540s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 14:25:20    540s] ---------------------------------------------------------------------------------------------
[03/17 14:25:20    540s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 14:25:20    540s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   1.7 % )     0:00:01.1 /  0:00:01.1    1.0
[03/17 14:25:20    540s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.8
[03/17 14:25:20    540s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   0.8 % )     0:00:00.5 /  0:00:00.5    1.0
[03/17 14:25:20    540s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.2 % )     0:00:01.3 /  0:00:01.2    1.0
[03/17 14:25:20    540s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:25:20    540s] [ TransformInit          ]      1   0:00:08.1  (  12.3 % )     0:00:08.1 /  0:00:08.1    1.0
[03/17 14:25:20    540s] [ OptSingleIteration     ]     25   0:00:00.4  (   0.6 % )     0:00:53.3 /  0:00:53.1    1.0
[03/17 14:25:20    540s] [ OptGetWeight           ]     25   0:00:03.4  (   5.2 % )     0:00:03.4 /  0:00:03.4    1.0
[03/17 14:25:20    540s] [ OptEval                ]     25   0:00:35.2  (  53.7 % )     0:00:35.2 /  0:00:35.3    1.0
[03/17 14:25:20    540s] [ OptCommit              ]     25   0:00:00.7  (   1.0 % )     0:00:00.7 /  0:00:00.7    1.0
[03/17 14:25:20    540s] [ IncrTimingUpdate       ]     13   0:00:01.3  (   2.0 % )     0:00:01.3 /  0:00:01.3    1.0
[03/17 14:25:20    540s] [ PostCommitDelayUpdate  ]     25   0:00:00.8  (   1.2 % )     0:00:03.9 /  0:00:04.0    1.0
[03/17 14:25:20    540s] [ IncrDelayCalc          ]    123   0:00:03.2  (   4.8 % )     0:00:03.2 /  0:00:03.2    1.0
[03/17 14:25:20    540s] [ SetupOptGetWorkingSet  ]     25   0:00:03.1  (   4.8 % )     0:00:03.1 /  0:00:03.1    1.0
[03/17 14:25:20    540s] [ SetupOptGetActiveNode  ]     25   0:00:00.5  (   0.8 % )     0:00:00.5 /  0:00:00.5    1.0
[03/17 14:25:20    540s] [ SetupOptSlackGraph     ]     25   0:00:04.7  (   7.1 % )     0:00:04.7 /  0:00:04.6    1.0
[03/17 14:25:20    540s] [ MISC                   ]          0:00:02.2  (   3.4 % )     0:00:02.2 /  0:00:01.9    0.9
[03/17 14:25:20    540s] ---------------------------------------------------------------------------------------------
[03/17 14:25:20    540s]  GlobalOpt #1 TOTAL                 0:01:05.6  ( 100.0 % )     0:01:05.6 /  0:01:05.1    1.0
[03/17 14:25:20    540s] ---------------------------------------------------------------------------------------------
[03/17 14:25:20    540s] 
[03/17 14:25:20    540s] End: GigaOpt Global Optimization
[03/17 14:25:20    540s] Leakage Power Opt: resetting the buf/inv selection
[03/17 14:25:20    540s] *** Timing NOT met, worst failing slack is -0.321
[03/17 14:25:20    540s] *** Check timing (0:00:00.1)
[03/17 14:25:20    540s] #InfoCS: Num dontuse cells 92, Num usable cells 758
[03/17 14:25:20    540s] optDesignOneStep: Power Flow
[03/17 14:25:20    540s] #InfoCS: Num dontuse cells 92, Num usable cells 758
[03/17 14:25:20    540s] Deleting Lib Analyzer.
[03/17 14:25:20    540s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -noLeakageDegrade -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[03/17 14:25:20    540s] Info: 0 don't touch net , 601 undriven nets excluded from IPO operation.
[03/17 14:25:20    540s] Info: 1 clock net  excluded from IPO operation.
[03/17 14:25:20    540s] ### Creating LA Mngr. totSessionCpu=0:09:01 mem=1871.7M
[03/17 14:25:20    540s] ### Creating LA Mngr, finished. totSessionCpu=0:09:01 mem=1871.7M
[03/17 14:25:20    540s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/17 14:25:20    540s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1871.7M
[03/17 14:25:20    540s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.117, MEM:1871.7M
[03/17 14:25:21    541s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1867.7M
[03/17 14:25:21    541s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.098, MEM:1867.7M
[03/17 14:25:21    541s] 
[03/17 14:25:21    541s] *** Start incrementalPlace ***
[03/17 14:25:21    541s] User Input Parameters:
[03/17 14:25:21    541s] - Congestion Driven    : On
[03/17 14:25:21    541s] - Timing Driven        : On
[03/17 14:25:21    541s] - Area-Violation Based : On
[03/17 14:25:21    541s] - Start Rollback Level : -5
[03/17 14:25:21    541s] - Legalized            : On
[03/17 14:25:21    541s] - Window Based         : Off
[03/17 14:25:21    541s] - eDen incr mode       : Off
[03/17 14:25:21    541s] - Small incr mode      : Off
[03/17 14:25:21    541s] 
[03/17 14:25:21    541s] no activity file in design. spp won't run.
[03/17 14:25:21    541s] Effort level <high> specified for reg2reg path_group
[03/17 14:25:22    542s] Collecting buffer chain nets ...
[03/17 14:25:22    542s] No Views given, use default active views for adaptive view pruning
[03/17 14:25:22    542s] SKP will enable view:
[03/17 14:25:22    542s]   WC_VIEW
[03/17 14:25:22    542s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1869.7M
[03/17 14:25:22    542s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.018, MEM:1869.7M
[03/17 14:25:22    542s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1869.7M
[03/17 14:25:22    542s] Starting Early Global Route congestion estimation: mem = 1869.7M
[03/17 14:25:22    542s] (I)       Started Loading and Dumping File ( Curr Mem: 1869.69 MB )
[03/17 14:25:22    542s] (I)       Reading DB...
[03/17 14:25:22    542s] (I)       Read data from FE... (mem=1869.7M)
[03/17 14:25:22    542s] (I)       Read nodes and places... (mem=1869.7M)
[03/17 14:25:22    542s] (I)       Done Read nodes and places (cpu=0.060s, mem=1884.6M)
[03/17 14:25:22    542s] (I)       Read nets... (mem=1884.6M)
[03/17 14:25:22    542s] (I)       Done Read nets (cpu=0.160s, mem=1900.1M)
[03/17 14:25:22    542s] (I)       Done Read data from FE (cpu=0.220s, mem=1900.1M)
[03/17 14:25:22    542s] (I)       before initializing RouteDB syMemory usage = 1900.1 MB
[03/17 14:25:22    542s] (I)       Honor MSV route constraint: false
[03/17 14:25:22    542s] (I)       Maximum routing layer  : 127
[03/17 14:25:22    542s] (I)       Minimum routing layer  : 2
[03/17 14:25:22    542s] (I)       Supply scale factor H  : 1.00
[03/17 14:25:22    542s] (I)       Supply scale factor V  : 1.00
[03/17 14:25:22    542s] (I)       Tracks used by clock wire: 0
[03/17 14:25:22    542s] (I)       Reverse direction      : 
[03/17 14:25:22    542s] (I)       Honor partition pin guides: true
[03/17 14:25:22    542s] (I)       Route selected nets only: false
[03/17 14:25:22    542s] (I)       Route secondary PG pins: false
[03/17 14:25:22    542s] (I)       Second PG max fanout   : 2147483647
[03/17 14:25:22    542s] (I)       Apply function for special wires: true
[03/17 14:25:22    542s] (I)       Layer by layer blockage reading: true
[03/17 14:25:22    542s] (I)       Offset calculation fix : true
[03/17 14:25:22    542s] (I)       Route stripe layer range: 
[03/17 14:25:22    542s] (I)       Honor partition fences : 
[03/17 14:25:22    542s] (I)       Honor partition pin    : 
[03/17 14:25:22    542s] (I)       Honor partition fences with feedthrough: 
[03/17 14:25:22    542s] (I)       Counted 37430 PG shapes. We will not process PG shapes layer by layer.
[03/17 14:25:22    542s] (I)       Use row-based GCell size
[03/17 14:25:22    542s] (I)       Use row-based GCell align
[03/17 14:25:22    542s] (I)       GCell unit size   : 3600
[03/17 14:25:22    542s] (I)       GCell multiplier  : 1
[03/17 14:25:22    542s] (I)       GCell row height  : 3600
[03/17 14:25:22    542s] (I)       Actual row height : 3600
[03/17 14:25:22    542s] (I)       GCell align ref   : 20000 20000
[03/17 14:25:22    542s] [NR-eGR] Track table information for default rule: 
[03/17 14:25:22    542s] [NR-eGR] M1 has no routable track
[03/17 14:25:22    542s] [NR-eGR] M2 has single uniform track structure
[03/17 14:25:22    542s] [NR-eGR] M3 has single uniform track structure
[03/17 14:25:22    542s] [NR-eGR] M4 has single uniform track structure
[03/17 14:25:22    542s] [NR-eGR] M5 has single uniform track structure
[03/17 14:25:22    542s] [NR-eGR] M6 has single uniform track structure
[03/17 14:25:22    542s] [NR-eGR] M7 has single uniform track structure
[03/17 14:25:22    542s] [NR-eGR] M8 has single uniform track structure
[03/17 14:25:22    542s] (I)       ===========================================================================
[03/17 14:25:22    542s] (I)       == Report All Rule Vias ==
[03/17 14:25:22    542s] (I)       ===========================================================================
[03/17 14:25:22    542s] (I)        Via Rule : (Default)
[03/17 14:25:22    542s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/17 14:25:22    542s] (I)       ---------------------------------------------------------------------------
[03/17 14:25:22    542s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/17 14:25:22    542s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/17 14:25:22    542s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/17 14:25:22    542s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/17 14:25:22    542s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/17 14:25:22    542s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/17 14:25:22    542s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/17 14:25:22    542s] (I)        8    0 : ---                         0 : ---                      
[03/17 14:25:22    542s] (I)       ===========================================================================
[03/17 14:25:22    542s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1900.06 MB )
[03/17 14:25:22    542s] [NR-eGR] Read 60008 PG shapes
[03/17 14:25:22    542s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1900.06 MB )
[03/17 14:25:22    542s] [NR-eGR] #Routing Blockages  : 0
[03/17 14:25:22    542s] [NR-eGR] #Instance Blockages : 0
[03/17 14:25:22    542s] [NR-eGR] #PG Blockages       : 60008
[03/17 14:25:22    542s] [NR-eGR] #Bump Blockages     : 0
[03/17 14:25:22    542s] [NR-eGR] #Boundary Blockages : 0
[03/17 14:25:22    542s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/17 14:25:22    542s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/17 14:25:22    542s] (I)       readDataFromPlaceDB
[03/17 14:25:22    542s] (I)       Read net information..
[03/17 14:25:22    542s] [NR-eGR] Read numTotalNets=54603  numIgnoredNets=0
[03/17 14:25:22    542s] (I)       Read testcase time = 0.020 seconds
[03/17 14:25:22    542s] 
[03/17 14:25:22    542s] (I)       early_global_route_priority property id does not exist.
[03/17 14:25:22    542s] (I)       Start initializing grid graph
[03/17 14:25:22    542s] (I)       End initializing grid graph
[03/17 14:25:22    542s] (I)       Model blockages into capacity
[03/17 14:25:22    542s] (I)       Read Num Blocks=60008  Num Prerouted Wires=0  Num CS=0
[03/17 14:25:22    542s] (I)       Started Modeling ( Curr Mem: 1912.15 MB )
[03/17 14:25:22    542s] (I)       Started Modeling Layer 1 ( Curr Mem: 1912.15 MB )
[03/17 14:25:22    542s] (I)       Started Modeling Layer 2 ( Curr Mem: 1912.15 MB )
[03/17 14:25:22    542s] (I)       Layer 1 (V) : #blockages 24424 : #preroutes 0
[03/17 14:25:22    542s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1912.15 MB )
[03/17 14:25:22    542s] (I)       Started Modeling Layer 3 ( Curr Mem: 1912.15 MB )
[03/17 14:25:22    542s] (I)       Layer 2 (H) : #blockages 23680 : #preroutes 0
[03/17 14:25:22    542s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1912.15 MB )
[03/17 14:25:22    542s] (I)       Started Modeling Layer 4 ( Curr Mem: 1912.15 MB )
[03/17 14:25:22    542s] (I)       Layer 3 (V) : #blockages 11904 : #preroutes 0
[03/17 14:25:22    542s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1912.15 MB )
[03/17 14:25:22    542s] (I)       Started Modeling Layer 5 ( Curr Mem: 1912.15 MB )
[03/17 14:25:22    542s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/17 14:25:22    542s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1912.15 MB )
[03/17 14:25:22    542s] (I)       Started Modeling Layer 6 ( Curr Mem: 1912.15 MB )
[03/17 14:25:22    543s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/17 14:25:22    543s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1912.15 MB )
[03/17 14:25:22    543s] (I)       Started Modeling Layer 7 ( Curr Mem: 1912.15 MB )
[03/17 14:25:22    543s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/17 14:25:22    543s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1912.15 MB )
[03/17 14:25:22    543s] (I)       Started Modeling Layer 8 ( Curr Mem: 1912.15 MB )
[03/17 14:25:22    543s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/17 14:25:22    543s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1912.15 MB )
[03/17 14:25:22    543s] (I)       Finished Modeling ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 1912.15 MB )
[03/17 14:25:22    543s] (I)       -- layer congestion ratio --
[03/17 14:25:22    543s] (I)       Layer 1 : 0.100000
[03/17 14:25:22    543s] (I)       Layer 2 : 0.700000
[03/17 14:25:22    543s] (I)       Layer 3 : 0.700000
[03/17 14:25:22    543s] (I)       Layer 4 : 0.700000
[03/17 14:25:22    543s] (I)       Layer 5 : 0.700000
[03/17 14:25:22    543s] (I)       Layer 6 : 0.700000
[03/17 14:25:22    543s] (I)       Layer 7 : 0.700000
[03/17 14:25:22    543s] (I)       Layer 8 : 0.700000
[03/17 14:25:22    543s] (I)       ----------------------------
[03/17 14:25:22    543s] (I)       Number of ignored nets = 0
[03/17 14:25:22    543s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/17 14:25:22    543s] (I)       Number of clock nets = 1.  Ignored: No
[03/17 14:25:22    543s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/17 14:25:22    543s] (I)       Number of special nets = 0.  Ignored: Yes
[03/17 14:25:22    543s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/17 14:25:22    543s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/17 14:25:22    543s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/17 14:25:22    543s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/17 14:25:22    543s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/17 14:25:22    543s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/17 14:25:22    543s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1912.1 MB
[03/17 14:25:22    543s] (I)       Ndr track 0 does not exist
[03/17 14:25:22    543s] (I)       Layer1  viaCost=300.00
[03/17 14:25:22    543s] (I)       Layer2  viaCost=100.00
[03/17 14:25:22    543s] (I)       Layer3  viaCost=100.00
[03/17 14:25:22    543s] (I)       Layer4  viaCost=100.00
[03/17 14:25:22    543s] (I)       Layer5  viaCost=100.00
[03/17 14:25:22    543s] (I)       Layer6  viaCost=200.00
[03/17 14:25:22    543s] (I)       Layer7  viaCost=100.00
[03/17 14:25:22    543s] (I)       ---------------------Grid Graph Info--------------------
[03/17 14:25:22    543s] (I)       Routing area        : (0, 0) - (1358400, 1354000)
[03/17 14:25:22    543s] (I)       Core area           : (20000, 20000) - (1338400, 1334000)
[03/17 14:25:22    543s] (I)       Site width          :   400  (dbu)
[03/17 14:25:22    543s] (I)       Row height          :  3600  (dbu)
[03/17 14:25:22    543s] (I)       GCell row height    :  3600  (dbu)
[03/17 14:25:22    543s] (I)       GCell width         :  3600  (dbu)
[03/17 14:25:22    543s] (I)       GCell height        :  3600  (dbu)
[03/17 14:25:22    543s] (I)       Grid                :   377   376     8
[03/17 14:25:22    543s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/17 14:25:22    543s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/17 14:25:22    543s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/17 14:25:22    543s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/17 14:25:22    543s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/17 14:25:22    543s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/17 14:25:22    543s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/17 14:25:22    543s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/17 14:25:22    543s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/17 14:25:22    543s] (I)       Total num of tracks :     0  3396  3384  3396  3384  3396   846   849
[03/17 14:25:22    543s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/17 14:25:22    543s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/17 14:25:23    543s] (I)       --------------------------------------------------------
[03/17 14:25:23    543s] 
[03/17 14:25:23    543s] [NR-eGR] ============ Routing rule table ============
[03/17 14:25:23    543s] [NR-eGR] Rule id: 0  Nets: 54603 
[03/17 14:25:23    543s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/17 14:25:23    543s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/17 14:25:23    543s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/17 14:25:23    543s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/17 14:25:23    543s] [NR-eGR] ========================================
[03/17 14:25:23    543s] [NR-eGR] 
[03/17 14:25:23    543s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/17 14:25:23    543s] (I)       blocked tracks on layer2 : = 308064 / 1276896 (24.13%)
[03/17 14:25:23    543s] (I)       blocked tracks on layer3 : = 84816 / 1275768 (6.65%)
[03/17 14:25:23    543s] (I)       blocked tracks on layer4 : = 372753 / 1276896 (29.19%)
[03/17 14:25:23    543s] (I)       blocked tracks on layer5 : = 0 / 1275768 (0.00%)
[03/17 14:25:23    543s] (I)       blocked tracks on layer6 : = 0 / 1276896 (0.00%)
[03/17 14:25:23    543s] (I)       blocked tracks on layer7 : = 0 / 318942 (0.00%)
[03/17 14:25:23    543s] (I)       blocked tracks on layer8 : = 0 / 319224 (0.00%)
[03/17 14:25:23    543s] (I)       After initializing earlyGlobalRoute syMemory usage = 1912.1 MB
[03/17 14:25:23    543s] (I)       Finished Loading and Dumping File ( CPU: 0.43 sec, Real: 0.56 sec, Curr Mem: 1912.15 MB )
[03/17 14:25:23    543s] (I)       Started Global Routing ( Curr Mem: 1912.15 MB )
[03/17 14:25:23    543s] (I)       ============= Initialization =============
[03/17 14:25:23    543s] (I)       totalPins=182432  totalGlobalPin=176833 (96.93%)
[03/17 14:25:23    543s] (I)       Started Build MST ( Curr Mem: 1912.15 MB )
[03/17 14:25:23    543s] (I)       Generate topology with single threads
[03/17 14:25:23    543s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1912.15 MB )
[03/17 14:25:23    543s] (I)       total 2D Cap : 6408506 = (2792871 H, 3615635 V)
[03/17 14:25:23    543s] [NR-eGR] Layer group 1: route 54603 net(s) in layer range [2, 8]
[03/17 14:25:23    543s] (I)       ============  Phase 1a Route ============
[03/17 14:25:23    543s] (I)       Started Phase 1a ( Curr Mem: 1912.15 MB )
[03/17 14:25:23    543s] (I)       Finished Phase 1a ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1912.15 MB )
[03/17 14:25:23    543s] (I)       Usage: 375856 = (185675 H, 190181 V) = (6.65% H, 5.26% V) = (3.342e+05um H, 3.423e+05um V)
[03/17 14:25:23    543s] (I)       
[03/17 14:25:23    543s] (I)       ============  Phase 1b Route ============
[03/17 14:25:23    543s] (I)       Usage: 375856 = (185675 H, 190181 V) = (6.65% H, 5.26% V) = (3.342e+05um H, 3.423e+05um V)
[03/17 14:25:23    543s] (I)       
[03/17 14:25:23    543s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.765408e+05um
[03/17 14:25:23    543s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/17 14:25:23    543s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/17 14:25:23    543s] (I)       ============  Phase 1c Route ============
[03/17 14:25:23    543s] (I)       Usage: 375856 = (185675 H, 190181 V) = (6.65% H, 5.26% V) = (3.342e+05um H, 3.423e+05um V)
[03/17 14:25:23    543s] (I)       
[03/17 14:25:23    543s] (I)       ============  Phase 1d Route ============
[03/17 14:25:23    543s] (I)       Usage: 375856 = (185675 H, 190181 V) = (6.65% H, 5.26% V) = (3.342e+05um H, 3.423e+05um V)
[03/17 14:25:23    543s] (I)       
[03/17 14:25:23    543s] (I)       ============  Phase 1e Route ============
[03/17 14:25:23    543s] (I)       Started Phase 1e ( Curr Mem: 1912.15 MB )
[03/17 14:25:23    543s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1912.15 MB )
[03/17 14:25:23    543s] (I)       Usage: 375856 = (185675 H, 190181 V) = (6.65% H, 5.26% V) = (3.342e+05um H, 3.423e+05um V)
[03/17 14:25:23    543s] (I)       
[03/17 14:25:23    543s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.765408e+05um
[03/17 14:25:23    543s] [NR-eGR] 
[03/17 14:25:23    543s] (I)       Current Phase 1l[Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1912.15 MB )
[03/17 14:25:23    543s] (I)       Running layer assignment with 1 threads
[03/17 14:25:23    543s] (I)       Finished Phase 1l ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 1912.15 MB )
[03/17 14:25:23    543s] (I)       ============  Phase 1l Route ============
[03/17 14:25:23    543s] (I)       
[03/17 14:25:23    543s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/17 14:25:23    543s] [NR-eGR]                        OverCon           OverCon            
[03/17 14:25:23    543s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/17 14:25:23    543s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[03/17 14:25:23    543s] [NR-eGR] ---------------------------------------------------------------
[03/17 14:25:23    543s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:25:23    543s] [NR-eGR]      M2  (2)       156( 0.11%)         7( 0.01%)   ( 0.12%) 
[03/17 14:25:23    543s] [NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:25:23    543s] [NR-eGR]      M4  (4)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[03/17 14:25:23    543s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:25:23    543s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:25:23    543s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:25:23    543s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:25:23    543s] [NR-eGR] ---------------------------------------------------------------
[03/17 14:25:23    543s] [NR-eGR] Total              163( 0.02%)         7( 0.00%)   ( 0.02%) 
[03/17 14:25:23    543s] [NR-eGR] 
[03/17 14:25:23    543s] (I)       Finished Global Routing ( CPU: 0.57 sec, Real: 0.62 sec, Curr Mem: 1912.15 MB )
[03/17 14:25:23    543s] (I)       total 2D Cap : 6453847 = (2802213 H, 3651634 V)
[03/17 14:25:23    543s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/17 14:25:23    543s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/17 14:25:23    543s] Early Global Route congestion estimation runtime: 1.23 seconds, mem = 1912.1M
[03/17 14:25:23    543s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.050, REAL:1.235, MEM:1912.1M
[03/17 14:25:23    543s] OPERPROF: Starting HotSpotCal at level 1, MEM:1912.1M
[03/17 14:25:23    543s] [hotspot] +------------+---------------+---------------+
[03/17 14:25:23    543s] [hotspot] |            |   max hotspot | total hotspot |
[03/17 14:25:23    543s] [hotspot] +------------+---------------+---------------+
[03/17 14:25:23    543s] [hotspot] | normalized |          0.00 |          0.00 |
[03/17 14:25:23    543s] [hotspot] +------------+---------------+---------------+
[03/17 14:25:23    543s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/17 14:25:23    543s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/17 14:25:23    543s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.012, MEM:1912.1M
[03/17 14:25:23    543s] 
[03/17 14:25:23    543s] === incrementalPlace Internal Loop 1 ===
[03/17 14:25:23    543s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[03/17 14:25:23    543s] OPERPROF: Starting IPInitSPData at level 1, MEM:1912.1M
[03/17 14:25:23    543s] z: 2, totalTracks: 1
[03/17 14:25:23    543s] z: 4, totalTracks: 1
[03/17 14:25:23    543s] z: 6, totalTracks: 1
[03/17 14:25:23    543s] z: 8, totalTracks: 1
[03/17 14:25:23    543s] #spOpts: N=65 minPadR=1.1 
[03/17 14:25:23    543s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1912.1M
[03/17 14:25:23    543s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.240, REAL:0.243, MEM:1912.1M
[03/17 14:25:23    543s] OPERPROF:   Starting post-place ADS at level 2, MEM:1912.1M
[03/17 14:25:24    544s] ADSU 0.458 -> 0.458. GS 14.400
[03/17 14:25:24    544s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.130, REAL:0.133, MEM:1912.1M
[03/17 14:25:24    544s] OPERPROF:   Starting spMPad at level 2, MEM:1912.1M
[03/17 14:25:24    544s] OPERPROF:     Starting spContextMPad at level 3, MEM:1912.1M
[03/17 14:25:24    544s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1912.1M
[03/17 14:25:24    544s] OPERPROF:   Finished spMPad at level 2, CPU:0.030, REAL:0.028, MEM:1912.1M
[03/17 14:25:24    544s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1912.1M
[03/17 14:25:24    544s] no activity file in design. spp won't run.
[03/17 14:25:24    544s] [spp] 0
[03/17 14:25:24    544s] [adp] 0:1:1:3
[03/17 14:25:24    544s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.020, REAL:0.017, MEM:1912.1M
[03/17 14:25:24    544s] SP #FI/SF FL/PI 0/0 50474/0
[03/17 14:25:24    544s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.520, REAL:0.522, MEM:1912.1M
[03/17 14:25:24    544s] PP off. flexM 0
[03/17 14:25:24    544s] OPERPROF: Starting CDPad at level 1, MEM:1912.1M
[03/17 14:25:24    544s] 3DP is on.
[03/17 14:25:24    544s] 3DP OF M2 0.001, M4 0.000. Diff 0
[03/17 14:25:24    544s] design sh 0.093.
[03/17 14:25:24    544s] design sh 0.093.
[03/17 14:25:24    544s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/17 14:25:24    544s] design sh 0.093.
[03/17 14:25:25    545s] CDPadU 0.596 -> 0.511. R=0.458, N=50474, GS=1.800
[03/17 14:25:25    545s] OPERPROF: Finished CDPad at level 1, CPU:0.900, REAL:0.898, MEM:1913.1M
[03/17 14:25:25    545s] OPERPROF: Starting InitSKP at level 1, MEM:1913.1M
[03/17 14:25:25    545s] no activity file in design. spp won't run.
[03/17 14:25:26    546s] no activity file in design. spp won't run.
[03/17 14:25:31    551s] *** Finished SKP initialization (cpu=0:00:06.0, real=0:00:06.0)***
[03/17 14:25:31    551s] OPERPROF: Finished InitSKP at level 1, CPU:5.980, REAL:5.986, MEM:1961.8M
[03/17 14:25:31    551s] NP #FI/FS/SF FL/PI: 0/0/0 50474/0
[03/17 14:25:31    551s] no activity file in design. spp won't run.
[03/17 14:25:31    551s] 
[03/17 14:25:31    551s] AB Est...
[03/17 14:25:31    551s] OPERPROF: Starting npPlace at level 1, MEM:1974.0M
[03/17 14:25:31    551s] OPERPROF: Finished npPlace at level 1, CPU:0.330, REAL:0.324, MEM:2116.4M
[03/17 14:25:32    552s] Iteration  5: Skipped, with CDP Off
[03/17 14:25:32    552s] 
[03/17 14:25:32    552s] AB Est...
[03/17 14:25:32    552s] OPERPROF: Starting npPlace at level 1, MEM:2116.4M
[03/17 14:25:32    552s] OPERPROF: Finished npPlace at level 1, CPU:0.260, REAL:0.261, MEM:2116.4M
[03/17 14:25:32    552s] Iteration  6: Skipped, with CDP Off
[03/17 14:25:32    552s] 
[03/17 14:25:32    552s] AB Est...
[03/17 14:25:32    552s] OPERPROF: Starting npPlace at level 1, MEM:2116.4M
[03/17 14:25:32    552s] OPERPROF: Finished npPlace at level 1, CPU:0.230, REAL:0.229, MEM:2116.4M
[03/17 14:25:32    552s] Iteration  7: Skipped, with CDP Off
[03/17 14:25:33    553s] OPERPROF: Starting npPlace at level 1, MEM:2116.4M
[03/17 14:25:33    553s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[03/17 14:25:33    553s] No instances found in the vector
[03/17 14:25:33    553s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2116.4M, DRC: 0)
[03/17 14:25:33    553s] 0 (out of 0) MH cells were successfully legalized.
[03/17 14:25:50    570s] Iteration  8: Total net bbox = 4.327e+05 (2.31e+05 2.02e+05)
[03/17 14:25:50    570s]               Est.  stn bbox = 5.817e+05 (3.09e+05 2.73e+05)
[03/17 14:25:50    570s]               cpu = 0:00:17.8 real = 0:00:17.0 mem = 2091.9M
[03/17 14:25:50    570s] OPERPROF: Finished npPlace at level 1, CPU:17.970, REAL:17.910, MEM:2091.9M
[03/17 14:25:51    571s] no activity file in design. spp won't run.
[03/17 14:25:51    571s] NP #FI/FS/SF FL/PI: 0/0/0 50474/0
[03/17 14:25:51    571s] no activity file in design. spp won't run.
[03/17 14:25:51    571s] OPERPROF: Starting npPlace at level 1, MEM:2091.9M
[03/17 14:25:51    571s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/17 14:25:51    571s] No instances found in the vector
[03/17 14:25:51    571s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2091.9M, DRC: 0)
[03/17 14:25:51    571s] 0 (out of 0) MH cells were successfully legalized.
[03/17 14:26:43    623s] Iteration  9: Total net bbox = 4.703e+05 (2.45e+05 2.25e+05)
[03/17 14:26:43    623s]               Est.  stn bbox = 6.242e+05 (3.24e+05 3.00e+05)
[03/17 14:26:43    623s]               cpu = 0:00:51.9 real = 0:00:52.0 mem = 2084.3M
[03/17 14:26:43    623s] OPERPROF: Finished npPlace at level 1, CPU:52.120, REAL:52.034, MEM:2084.3M
[03/17 14:26:43    624s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2084.3M
[03/17 14:26:43    624s] Starting Early Global Route rough congestion estimation: mem = 2084.3M
[03/17 14:26:43    624s] (I)       Started Loading and Dumping File ( Curr Mem: 2084.27 MB )
[03/17 14:26:43    624s] (I)       Reading DB...
[03/17 14:26:43    624s] (I)       Read data from FE... (mem=2084.3M)
[03/17 14:26:43    624s] (I)       Read nodes and places... (mem=2084.3M)
[03/17 14:26:44    624s] (I)       Done Read nodes and places (cpu=0.060s, mem=2084.3M)
[03/17 14:26:44    624s] (I)       Read nets... (mem=2084.3M)
[03/17 14:26:44    624s] (I)       Done Read nets (cpu=0.150s, mem=2084.3M)
[03/17 14:26:44    624s] (I)       Done Read data from FE (cpu=0.210s, mem=2084.3M)
[03/17 14:26:44    624s] (I)       before initializing RouteDB syMemory usage = 2084.3 MB
[03/17 14:26:44    624s] (I)       Print mode             : 2
[03/17 14:26:44    624s] (I)       Stop if highly congested: false
[03/17 14:26:44    624s] (I)       Honor MSV route constraint: false
[03/17 14:26:44    624s] (I)       Maximum routing layer  : 127
[03/17 14:26:44    624s] (I)       Minimum routing layer  : 2
[03/17 14:26:44    624s] (I)       Supply scale factor H  : 1.00
[03/17 14:26:44    624s] (I)       Supply scale factor V  : 1.00
[03/17 14:26:44    624s] (I)       Tracks used by clock wire: 0
[03/17 14:26:44    624s] (I)       Reverse direction      : 
[03/17 14:26:44    624s] (I)       Honor partition pin guides: true
[03/17 14:26:44    624s] (I)       Route selected nets only: false
[03/17 14:26:44    624s] (I)       Route secondary PG pins: false
[03/17 14:26:44    624s] (I)       Second PG max fanout   : 2147483647
[03/17 14:26:44    624s] (I)       Assign partition pins  : false
[03/17 14:26:44    624s] (I)       Support large GCell    : true
[03/17 14:26:44    624s] (I)       Number of rows per GCell: 3
[03/17 14:26:44    624s] (I)       Max num rows per GCell : 32
[03/17 14:26:44    624s] (I)       Apply function for special wires: true
[03/17 14:26:44    624s] (I)       Layer by layer blockage reading: true
[03/17 14:26:44    624s] (I)       Offset calculation fix : true
[03/17 14:26:44    624s] (I)       Route stripe layer range: 
[03/17 14:26:44    624s] (I)       Honor partition fences : 
[03/17 14:26:44    624s] (I)       Honor partition pin    : 
[03/17 14:26:44    624s] (I)       Honor partition fences with feedthrough: 
[03/17 14:26:44    624s] (I)       Counted 37430 PG shapes. We will not process PG shapes layer by layer.
[03/17 14:26:44    624s] (I)       Use row-based GCell size
[03/17 14:26:44    624s] (I)       Use row-based GCell align
[03/17 14:26:44    624s] (I)       GCell unit size   : 3600
[03/17 14:26:44    624s] (I)       GCell multiplier  : 3
[03/17 14:26:44    624s] (I)       GCell row height  : 3600
[03/17 14:26:44    624s] (I)       Actual row height : 3600
[03/17 14:26:44    624s] (I)       GCell align ref   : 20000 20000
[03/17 14:26:44    624s] [NR-eGR] Track table information for default rule: 
[03/17 14:26:44    624s] [NR-eGR] M1 has no routable track
[03/17 14:26:44    624s] [NR-eGR] M2 has single uniform track structure
[03/17 14:26:44    624s] [NR-eGR] M3 has single uniform track structure
[03/17 14:26:44    624s] [NR-eGR] M4 has single uniform track structure
[03/17 14:26:44    624s] [NR-eGR] M5 has single uniform track structure
[03/17 14:26:44    624s] [NR-eGR] M6 has single uniform track structure
[03/17 14:26:44    624s] [NR-eGR] M7 has single uniform track structure
[03/17 14:26:44    624s] [NR-eGR] M8 has single uniform track structure
[03/17 14:26:44    624s] (I)       ===========================================================================
[03/17 14:26:44    624s] (I)       == Report All Rule Vias ==
[03/17 14:26:44    624s] (I)       ===========================================================================
[03/17 14:26:44    624s] (I)        Via Rule : (Default)
[03/17 14:26:44    624s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/17 14:26:44    624s] (I)       ---------------------------------------------------------------------------
[03/17 14:26:44    624s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/17 14:26:44    624s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/17 14:26:44    624s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/17 14:26:44    624s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/17 14:26:44    624s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/17 14:26:44    624s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/17 14:26:44    624s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/17 14:26:44    624s] (I)        8    0 : ---                         0 : ---                      
[03/17 14:26:44    624s] (I)       ===========================================================================
[03/17 14:26:44    624s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2084.27 MB )
[03/17 14:26:44    624s] [NR-eGR] Read 60008 PG shapes
[03/17 14:26:44    624s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2084.27 MB )
[03/17 14:26:44    624s] [NR-eGR] #Routing Blockages  : 0
[03/17 14:26:44    624s] [NR-eGR] #Instance Blockages : 0
[03/17 14:26:44    624s] [NR-eGR] #PG Blockages       : 60008
[03/17 14:26:44    624s] [NR-eGR] #Bump Blockages     : 0
[03/17 14:26:44    624s] [NR-eGR] #Boundary Blockages : 0
[03/17 14:26:44    624s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/17 14:26:44    624s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/17 14:26:44    624s] (I)       readDataFromPlaceDB
[03/17 14:26:44    624s] (I)       Read net information..
[03/17 14:26:44    624s] [NR-eGR] Read numTotalNets=54603  numIgnoredNets=0
[03/17 14:26:44    624s] (I)       Read testcase time = 0.020 seconds
[03/17 14:26:44    624s] 
[03/17 14:26:44    624s] (I)       early_global_route_priority property id does not exist.
[03/17 14:26:44    624s] (I)       Start initializing grid graph
[03/17 14:26:44    624s] (I)       End initializing grid graph
[03/17 14:26:44    624s] (I)       Model blockages into capacity
[03/17 14:26:44    624s] (I)       Read Num Blocks=60008  Num Prerouted Wires=0  Num CS=0
[03/17 14:26:44    624s] (I)       Started Modeling ( Curr Mem: 2084.27 MB )
[03/17 14:26:44    624s] (I)       Started Modeling Layer 1 ( Curr Mem: 2084.27 MB )
[03/17 14:26:44    624s] (I)       Started Modeling Layer 2 ( Curr Mem: 2084.27 MB )
[03/17 14:26:44    624s] (I)       Layer 1 (V) : #blockages 24424 : #preroutes 0
[03/17 14:26:44    624s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2084.27 MB )
[03/17 14:26:44    624s] (I)       Started Modeling Layer 3 ( Curr Mem: 2084.27 MB )
[03/17 14:26:44    624s] (I)       Layer 2 (H) : #blockages 23680 : #preroutes 0
[03/17 14:26:44    624s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2084.27 MB )
[03/17 14:26:44    624s] (I)       Started Modeling Layer 4 ( Curr Mem: 2084.27 MB )
[03/17 14:26:44    624s] (I)       Layer 3 (V) : #blockages 11904 : #preroutes 0
[03/17 14:26:44    624s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2084.27 MB )
[03/17 14:26:44    624s] (I)       Started Modeling Layer 5 ( Curr Mem: 2084.27 MB )
[03/17 14:26:44    624s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/17 14:26:44    624s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2084.27 MB )
[03/17 14:26:44    624s] (I)       Started Modeling Layer 6 ( Curr Mem: 2084.27 MB )
[03/17 14:26:44    624s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/17 14:26:44    624s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2084.27 MB )
[03/17 14:26:44    624s] (I)       Started Modeling Layer 7 ( Curr Mem: 2084.27 MB )
[03/17 14:26:44    624s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/17 14:26:44    624s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2084.27 MB )
[03/17 14:26:44    624s] (I)       Started Modeling Layer 8 ( Curr Mem: 2084.27 MB )
[03/17 14:26:44    624s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/17 14:26:44    624s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2084.27 MB )
[03/17 14:26:44    624s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2084.27 MB )
[03/17 14:26:44    624s] (I)       -- layer congestion ratio --
[03/17 14:26:44    624s] (I)       Layer 1 : 0.100000
[03/17 14:26:44    624s] (I)       Layer 2 : 0.700000
[03/17 14:26:44    624s] (I)       Layer 3 : 0.700000
[03/17 14:26:44    624s] (I)       Layer 4 : 0.700000
[03/17 14:26:44    624s] (I)       Layer 5 : 0.700000
[03/17 14:26:44    624s] (I)       Layer 6 : 0.700000
[03/17 14:26:44    624s] (I)       Layer 7 : 0.700000
[03/17 14:26:44    624s] (I)       Layer 8 : 0.700000
[03/17 14:26:44    624s] (I)       ----------------------------
[03/17 14:26:44    624s] (I)       Number of ignored nets = 0
[03/17 14:26:44    624s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/17 14:26:44    624s] (I)       Number of clock nets = 1.  Ignored: No
[03/17 14:26:44    624s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/17 14:26:44    624s] (I)       Number of special nets = 0.  Ignored: Yes
[03/17 14:26:44    624s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/17 14:26:44    624s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/17 14:26:44    624s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/17 14:26:44    624s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/17 14:26:44    624s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/17 14:26:44    624s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/17 14:26:44    624s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2084.3 MB
[03/17 14:26:44    624s] (I)       Ndr track 0 does not exist
[03/17 14:26:44    624s] (I)       Layer1  viaCost=300.00
[03/17 14:26:44    624s] (I)       Layer2  viaCost=100.00
[03/17 14:26:44    624s] (I)       Layer3  viaCost=100.00
[03/17 14:26:44    624s] (I)       Layer4  viaCost=100.00
[03/17 14:26:44    624s] (I)       Layer5  viaCost=100.00
[03/17 14:26:44    624s] (I)       Layer6  viaCost=200.00
[03/17 14:26:44    624s] (I)       Layer7  viaCost=100.00
[03/17 14:26:44    624s] (I)       ---------------------Grid Graph Info--------------------
[03/17 14:26:44    624s] (I)       Routing area        : (0, 0) - (1358400, 1354000)
[03/17 14:26:44    624s] (I)       Core area           : (20000, 20000) - (1338400, 1334000)
[03/17 14:26:44    624s] (I)       Site width          :   400  (dbu)
[03/17 14:26:44    624s] (I)       Row height          :  3600  (dbu)
[03/17 14:26:44    624s] (I)       GCell row height    :  3600  (dbu)
[03/17 14:26:44    624s] (I)       GCell width         : 10800  (dbu)
[03/17 14:26:44    624s] (I)       GCell height        : 10800  (dbu)
[03/17 14:26:44    624s] (I)       Grid                :   126   126     8
[03/17 14:26:44    624s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/17 14:26:44    624s] (I)       Vertical capacity   :     0 10800     0 10800     0 10800     0 10800
[03/17 14:26:44    624s] (I)       Horizontal capacity :     0     0 10800     0 10800     0 10800     0
[03/17 14:26:44    624s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/17 14:26:44    624s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/17 14:26:44    624s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/17 14:26:44    624s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/17 14:26:44    624s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/17 14:26:44    624s] (I)       Num tracks per GCell: 30.00 27.00 27.00 27.00 27.00 27.00  6.75  6.75
[03/17 14:26:44    624s] (I)       Total num of tracks :     0  3396  3384  3396  3384  3396   846   849
[03/17 14:26:44    624s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/17 14:26:44    624s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/17 14:26:44    624s] (I)       --------------------------------------------------------
[03/17 14:26:44    624s] 
[03/17 14:26:44    624s] [NR-eGR] ============ Routing rule table ============
[03/17 14:26:44    624s] [NR-eGR] Rule id: 0  Nets: 54603 
[03/17 14:26:44    624s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/17 14:26:44    624s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/17 14:26:44    624s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/17 14:26:44    624s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/17 14:26:44    624s] [NR-eGR] ========================================
[03/17 14:26:44    624s] [NR-eGR] 
[03/17 14:26:44    624s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/17 14:26:44    624s] (I)       blocked tracks on layer2 : = 104559 / 427896 (24.44%)
[03/17 14:26:44    624s] (I)       blocked tracks on layer3 : = 52421 / 426384 (12.29%)
[03/17 14:26:44    624s] (I)       blocked tracks on layer4 : = 125249 / 427896 (29.27%)
[03/17 14:26:44    624s] (I)       blocked tracks on layer5 : = 0 / 426384 (0.00%)
[03/17 14:26:44    624s] (I)       blocked tracks on layer6 : = 0 / 427896 (0.00%)
[03/17 14:26:44    624s] (I)       blocked tracks on layer7 : = 0 / 106596 (0.00%)
[03/17 14:26:44    624s] (I)       blocked tracks on layer8 : = 0 / 106974 (0.00%)
[03/17 14:26:44    624s] (I)       After initializing earlyGlobalRoute syMemory usage = 2084.3 MB
[03/17 14:26:44    624s] (I)       Finished Loading and Dumping File ( CPU: 0.35 sec, Real: 0.48 sec, Curr Mem: 2084.27 MB )
[03/17 14:26:44    624s] (I)       ============= Initialization =============
[03/17 14:26:44    624s] (I)       numLocalWires=118009  numGlobalNetBranches=32648  numLocalNetBranches=26533
[03/17 14:26:44    624s] (I)       totalPins=182432  totalGlobalPin=101102 (55.42%)
[03/17 14:26:44    624s] (I)       Started Build MST ( Curr Mem: 2084.27 MB )
[03/17 14:26:44    624s] (I)       Generate topology with single threads
[03/17 14:26:44    624s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2084.27 MB )
[03/17 14:26:44    624s] (I)       total 2D Cap : 2142780 = (921358 H, 1221422 V)
[03/17 14:26:44    624s] (I)       ============  Phase 1a Route ============
[03/17 14:26:44    624s] (I)       Started Phase 1a ( Curr Mem: 2084.27 MB )
[03/17 14:26:44    624s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2084.27 MB )
[03/17 14:26:44    624s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2084.27 MB )
[03/17 14:26:44    624s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/17 14:26:44    624s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2084.27 MB )
[03/17 14:26:44    624s] (I)       Usage: 112598 = (58546 H, 54052 V) = (6.35% H, 4.43% V) = (3.161e+05um H, 2.919e+05um V)
[03/17 14:26:44    624s] (I)       
[03/17 14:26:44    624s] (I)       ============  Phase 1b Route ============
[03/17 14:26:44    624s] (I)       Usage: 112598 = (58546 H, 54052 V) = (6.35% H, 4.43% V) = (3.161e+05um H, 2.919e+05um V)
[03/17 14:26:44    624s] (I)       
[03/17 14:26:44    624s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/17 14:26:44    624s] 
[03/17 14:26:44    624s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/17 14:26:44    624s] Finished Early Global Route rough congestion estimation: mem = 2084.3M
[03/17 14:26:44    624s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.480, REAL:0.624, MEM:2084.3M
[03/17 14:26:44    624s] earlyGlobalRoute rough estimation gcell size 3 row height
[03/17 14:26:44    624s] OPERPROF: Starting CDPad at level 1, MEM:2084.3M
[03/17 14:26:44    624s] CDPadU 0.511 -> 0.511. R=0.458, N=50474, GS=5.400
[03/17 14:26:44    624s] OPERPROF: Finished CDPad at level 1, CPU:0.290, REAL:0.291, MEM:2084.3M
[03/17 14:26:44    624s] no activity file in design. spp won't run.
[03/17 14:26:44    624s] NP #FI/FS/SF FL/PI: 0/0/0 50474/0
[03/17 14:26:45    625s] no activity file in design. spp won't run.
[03/17 14:26:45    625s] OPERPROF: Starting npPlace at level 1, MEM:2084.3M
[03/17 14:26:45    625s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/17 14:26:45    625s] No instances found in the vector
[03/17 14:26:45    625s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2084.3M, DRC: 0)
[03/17 14:26:45    625s] 0 (out of 0) MH cells were successfully legalized.
[03/17 14:26:47    627s] OPERPROF: Finished npPlace at level 1, CPU:1.730, REAL:1.743, MEM:2096.2M
[03/17 14:26:47    627s] no activity file in design. spp won't run.
[03/17 14:26:47    627s] NP #FI/FS/SF FL/PI: 0/0/0 50474/0
[03/17 14:26:47    627s] no activity file in design. spp won't run.
[03/17 14:26:48    628s] OPERPROF: Starting npPlace at level 1, MEM:2096.2M
[03/17 14:26:48    628s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/17 14:26:48    628s] No instances found in the vector
[03/17 14:26:48    628s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2096.2M, DRC: 0)
[03/17 14:26:48    628s] 0 (out of 0) MH cells were successfully legalized.
[03/17 14:27:20    660s] Iteration 10: Total net bbox = 4.788e+05 (2.49e+05 2.30e+05)
[03/17 14:27:20    660s]               Est.  stn bbox = 6.323e+05 (3.28e+05 3.05e+05)
[03/17 14:27:20    660s]               cpu = 0:00:32.4 real = 0:00:32.0 mem = 2092.6M
[03/17 14:27:20    660s] OPERPROF: Finished npPlace at level 1, CPU:32.590, REAL:32.525, MEM:2092.6M
[03/17 14:27:20    660s] no activity file in design. spp won't run.
[03/17 14:27:20    660s] NP #FI/FS/SF FL/PI: 0/0/0 50474/0
[03/17 14:27:20    660s] no activity file in design. spp won't run.
[03/17 14:27:21    661s] OPERPROF: Starting npPlace at level 1, MEM:2092.6M
[03/17 14:27:21    661s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/17 14:27:21    661s] No instances found in the vector
[03/17 14:27:21    661s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2092.6M, DRC: 0)
[03/17 14:27:21    661s] 0 (out of 0) MH cells were successfully legalized.
[03/17 14:27:45    685s] Iteration 11: Total net bbox = 5.097e+05 (2.63e+05 2.47e+05)
[03/17 14:27:45    685s]               Est.  stn bbox = 6.612e+05 (3.40e+05 3.21e+05)
[03/17 14:27:45    685s]               cpu = 0:00:24.1 real = 0:00:24.0 mem = 2104.5M
[03/17 14:27:45    685s] OPERPROF: Finished npPlace at level 1, CPU:24.320, REAL:24.281, MEM:2104.5M
[03/17 14:27:45    685s] no activity file in design. spp won't run.
[03/17 14:27:45    685s] NP #FI/FS/SF FL/PI: 0/0/0 50474/0
[03/17 14:27:46    686s] no activity file in design. spp won't run.
[03/17 14:27:46    686s] OPERPROF: Starting npPlace at level 1, MEM:2104.5M
[03/17 14:27:46    686s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/17 14:27:46    686s] No instances found in the vector
[03/17 14:27:46    686s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2104.5M, DRC: 0)
[03/17 14:27:46    686s] 0 (out of 0) MH cells were successfully legalized.
[03/17 14:28:02    702s] Iteration 12: Total net bbox = 5.239e+05 (2.70e+05 2.54e+05)
[03/17 14:28:02    703s]               Est.  stn bbox = 6.759e+05 (3.48e+05 3.28e+05)
[03/17 14:28:02    703s]               cpu = 0:00:16.2 real = 0:00:16.0 mem = 2112.8M
[03/17 14:28:02    703s] OPERPROF: Finished npPlace at level 1, CPU:16.400, REAL:16.403, MEM:2112.8M
[03/17 14:28:03    703s] Move report: Timing Driven Placement moves 50474 insts, mean move: 13.07 um, max move: 159.86 um
[03/17 14:28:03    703s] 	Max move on inst (FE_OFC326_core_instance1_sfp_instance_sum_2core_15): (382.80, 20.80) --> (292.99, 90.85)
[03/17 14:28:03    703s] no activity file in design. spp won't run.
[03/17 14:28:03    703s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2112.8M
[03/17 14:28:03    703s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2112.8M
[03/17 14:28:03    703s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.020, REAL:0.019, MEM:2112.8M
[03/17 14:28:03    703s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2112.8M
[03/17 14:28:03    703s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2108.2M
[03/17 14:28:03    703s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.060, REAL:0.065, MEM:2108.2M
[03/17 14:28:03    703s] 
[03/17 14:28:03    703s] Finished Incremental Placement (cpu=0:02:40, real=0:02:40, mem=2108.2M)
[03/17 14:28:03    703s] CongRepair sets shifter mode to gplace
[03/17 14:28:03    703s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2108.2M
[03/17 14:28:03    703s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2108.2M
[03/17 14:28:03    703s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2108.2M
[03/17 14:28:03    703s] z: 2, totalTracks: 1
[03/17 14:28:03    703s] z: 4, totalTracks: 1
[03/17 14:28:03    703s] z: 6, totalTracks: 1
[03/17 14:28:03    703s] z: 8, totalTracks: 1
[03/17 14:28:03    703s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/17 14:28:03    703s] All LLGs are deleted
[03/17 14:28:03    703s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2108.2M
[03/17 14:28:03    703s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.002, MEM:2108.2M
[03/17 14:28:03    703s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2108.2M
[03/17 14:28:03    703s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2108.2M
[03/17 14:28:03    703s] Core basic site is core
[03/17 14:28:03    703s] SiteArray: non-trimmed site array dimensions = 365 x 3296
[03/17 14:28:03    703s] SiteArray: use 4,861,952 bytes
[03/17 14:28:03    703s] SiteArray: current memory after site array memory allocation 2112.8M
[03/17 14:28:03    703s] SiteArray: FP blocked sites are writable
[03/17 14:28:03    703s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 14:28:03    703s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2112.8M
[03/17 14:28:03    703s] Process 36298 wires and vias for routing blockage and capacity analysis
[03/17 14:28:03    703s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.070, REAL:0.067, MEM:2112.8M
[03/17 14:28:03    703s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.170, REAL:0.176, MEM:2112.8M
[03/17 14:28:03    703s] OPERPROF:         Starting CMU at level 5, MEM:2112.8M
[03/17 14:28:03    703s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.005, MEM:2112.8M
[03/17 14:28:03    703s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.190, REAL:0.201, MEM:2112.8M
[03/17 14:28:03    703s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2112.8MB).
[03/17 14:28:03    703s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.270, REAL:0.273, MEM:2112.8M
[03/17 14:28:03    703s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.270, REAL:0.273, MEM:2112.8M
[03/17 14:28:03    703s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.16097.2
[03/17 14:28:03    703s] OPERPROF:   Starting RefinePlace at level 2, MEM:2112.8M
[03/17 14:28:03    703s] *** Starting refinePlace (0:11:44 mem=2112.8M) ***
[03/17 14:28:03    703s] Total net bbox length = 7.260e+05 (4.144e+05 3.116e+05) (ext = 1.884e+05)
[03/17 14:28:03    703s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:28:03    703s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2112.8M
[03/17 14:28:03    703s] Starting refinePlace ...
[03/17 14:28:03    703s] ** Cut row section cpu time 0:00:00.0.
[03/17 14:28:03    703s]    Spread Effort: high, pre-route mode, useDDP on.
[03/17 14:28:05    705s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.6, real=0:00:02.0, mem=2112.8MB) @(0:11:44 - 0:11:45).
[03/17 14:28:05    705s] Move report: preRPlace moves 50474 insts, mean move: 0.52 um, max move: 4.07 um
[03/17 14:28:05    705s] 	Max move on inst (core_instance1_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_20_): (467.67, 537.60) --> (465.60, 535.60)
[03/17 14:28:05    705s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[03/17 14:28:05    705s] wireLenOptFixPriorityInst 0 inst fixed
[03/17 14:28:05    705s] Placement tweakage begins.
[03/17 14:28:05    705s] wire length = 7.027e+05
[03/17 14:28:10    710s] wire length = 6.666e+05
[03/17 14:28:10    710s] Placement tweakage ends.
[03/17 14:28:10    710s] Move report: tweak moves 9516 insts, mean move: 2.02 um, max move: 42.40 um
[03/17 14:28:10    710s] 	Max move on inst (FE_OFC119_core_instance0_vmem_instance_N124): (570.20, 49.60) --> (612.60, 49.60)
[03/17 14:28:10    710s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:05.0, real=0:00:05.0, mem=2112.8MB) @(0:11:45 - 0:11:50).
[03/17 14:28:10    710s] 
[03/17 14:28:10    710s] Running Spiral with 1 thread in Normal Mode  fetchWidth=324 
[03/17 14:28:12    712s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:28:12    712s] [CPU] RefinePlace/Legalization (cpu=0:00:02.0, real=0:00:02.0, mem=2112.8MB) @(0:11:50 - 0:11:52).
[03/17 14:28:12    712s] Move report: Detail placement moves 50474 insts, mean move: 0.89 um, max move: 43.22 um
[03/17 14:28:12    712s] 	Max move on inst (FE_OFC119_core_instance0_vmem_instance_N124): (569.73, 49.95) --> (612.60, 49.60)
[03/17 14:28:12    712s] 	Runtime: CPU: 0:00:08.7 REAL: 0:00:09.0 MEM: 2112.8MB
[03/17 14:28:12    712s] Statistics of distance of Instance movement in refine placement:
[03/17 14:28:12    712s]   maximum (X+Y) =        43.22 um
[03/17 14:28:12    712s]   inst (FE_OFC119_core_instance0_vmem_instance_N124) with max move: (569.734, 49.9515) -> (612.6, 49.6)
[03/17 14:28:12    712s]   mean    (X+Y) =         0.89 um
[03/17 14:28:12    712s] Summary Report:
[03/17 14:28:12    712s] Instances move: 50474 (out of 50474 movable)
[03/17 14:28:12    712s] Instances flipped: 0
[03/17 14:28:12    712s] Mean displacement: 0.89 um
[03/17 14:28:12    712s] Max displacement: 43.22 um (Instance: FE_OFC119_core_instance0_vmem_instance_N124) (569.734, 49.9515) -> (612.6, 49.6)
[03/17 14:28:12    712s] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKBD3
[03/17 14:28:12    712s] Total instances moved : 50474
[03/17 14:28:12    712s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:8.690, REAL:8.652, MEM:2112.8M
[03/17 14:28:12    712s] Total net bbox length = 6.941e+05 (3.791e+05 3.150e+05) (ext = 1.880e+05)
[03/17 14:28:12    712s] Runtime: CPU: 0:00:08.8 REAL: 0:00:09.0 MEM: 2112.8MB
[03/17 14:28:12    712s] [CPU] RefinePlace/total (cpu=0:00:08.8, real=0:00:09.0, mem=2112.8MB) @(0:11:44 - 0:11:52).
[03/17 14:28:12    712s] *** Finished refinePlace (0:11:52 mem=2112.8M) ***
[03/17 14:28:12    712s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.16097.2
[03/17 14:28:12    712s] OPERPROF:   Finished RefinePlace at level 2, CPU:8.830, REAL:8.797, MEM:2112.8M
[03/17 14:28:12    712s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2112.8M
[03/17 14:28:12    712s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.130, REAL:0.129, MEM:2112.8M
[03/17 14:28:12    712s] OPERPROF: Finished RefinePlace2 at level 1, CPU:9.230, REAL:9.201, MEM:2112.8M
[03/17 14:28:12    712s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2112.8M
[03/17 14:28:12    712s] Starting Early Global Route congestion estimation: mem = 2112.8M
[03/17 14:28:12    712s] (I)       Started Loading and Dumping File ( Curr Mem: 2112.80 MB )
[03/17 14:28:12    712s] (I)       Reading DB...
[03/17 14:28:12    712s] (I)       Read data from FE... (mem=2112.8M)
[03/17 14:28:12    712s] (I)       Read nodes and places... (mem=2112.8M)
[03/17 14:28:12    712s] (I)       Done Read nodes and places (cpu=0.050s, mem=2112.8M)
[03/17 14:28:12    712s] (I)       Read nets... (mem=2112.8M)
[03/17 14:28:12    712s] (I)       Done Read nets (cpu=0.160s, mem=2112.8M)
[03/17 14:28:12    712s] (I)       Done Read data from FE (cpu=0.210s, mem=2112.8M)
[03/17 14:28:12    712s] (I)       before initializing RouteDB syMemory usage = 2112.8 MB
[03/17 14:28:12    712s] (I)       Honor MSV route constraint: false
[03/17 14:28:12    712s] (I)       Maximum routing layer  : 127
[03/17 14:28:12    712s] (I)       Minimum routing layer  : 2
[03/17 14:28:12    712s] (I)       Supply scale factor H  : 1.00
[03/17 14:28:12    712s] (I)       Supply scale factor V  : 1.00
[03/17 14:28:12    712s] (I)       Tracks used by clock wire: 0
[03/17 14:28:12    712s] (I)       Reverse direction      : 
[03/17 14:28:12    712s] (I)       Honor partition pin guides: true
[03/17 14:28:12    712s] (I)       Route selected nets only: false
[03/17 14:28:12    712s] (I)       Route secondary PG pins: false
[03/17 14:28:12    712s] (I)       Second PG max fanout   : 2147483647
[03/17 14:28:12    712s] (I)       Apply function for special wires: true
[03/17 14:28:12    712s] (I)       Layer by layer blockage reading: true
[03/17 14:28:12    712s] (I)       Offset calculation fix : true
[03/17 14:28:12    712s] (I)       Route stripe layer range: 
[03/17 14:28:12    712s] (I)       Honor partition fences : 
[03/17 14:28:12    712s] (I)       Honor partition pin    : 
[03/17 14:28:12    712s] (I)       Honor partition fences with feedthrough: 
[03/17 14:28:12    712s] (I)       Counted 37430 PG shapes. We will not process PG shapes layer by layer.
[03/17 14:28:12    712s] (I)       Use row-based GCell size
[03/17 14:28:12    712s] (I)       Use row-based GCell align
[03/17 14:28:12    712s] (I)       GCell unit size   : 3600
[03/17 14:28:12    712s] (I)       GCell multiplier  : 1
[03/17 14:28:12    712s] (I)       GCell row height  : 3600
[03/17 14:28:12    712s] (I)       Actual row height : 3600
[03/17 14:28:12    712s] (I)       GCell align ref   : 20000 20000
[03/17 14:28:12    712s] [NR-eGR] Track table information for default rule: 
[03/17 14:28:12    712s] [NR-eGR] M1 has no routable track
[03/17 14:28:12    712s] [NR-eGR] M2 has single uniform track structure
[03/17 14:28:12    712s] [NR-eGR] M3 has single uniform track structure
[03/17 14:28:12    712s] [NR-eGR] M4 has single uniform track structure
[03/17 14:28:12    712s] [NR-eGR] M5 has single uniform track structure
[03/17 14:28:12    712s] [NR-eGR] M6 has single uniform track structure
[03/17 14:28:12    712s] [NR-eGR] M7 has single uniform track structure
[03/17 14:28:12    712s] [NR-eGR] M8 has single uniform track structure
[03/17 14:28:12    712s] (I)       ===========================================================================
[03/17 14:28:12    712s] (I)       == Report All Rule Vias ==
[03/17 14:28:12    712s] (I)       ===========================================================================
[03/17 14:28:12    712s] (I)        Via Rule : (Default)
[03/17 14:28:12    712s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/17 14:28:12    712s] (I)       ---------------------------------------------------------------------------
[03/17 14:28:12    712s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/17 14:28:12    712s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/17 14:28:12    712s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/17 14:28:12    712s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/17 14:28:12    712s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/17 14:28:12    712s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/17 14:28:12    712s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/17 14:28:12    712s] (I)        8    0 : ---                         0 : ---                      
[03/17 14:28:12    712s] (I)       ===========================================================================
[03/17 14:28:12    712s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2112.80 MB )
[03/17 14:28:12    712s] [NR-eGR] Read 60008 PG shapes
[03/17 14:28:12    712s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2112.80 MB )
[03/17 14:28:12    712s] [NR-eGR] #Routing Blockages  : 0
[03/17 14:28:12    712s] [NR-eGR] #Instance Blockages : 0
[03/17 14:28:12    712s] [NR-eGR] #PG Blockages       : 60008
[03/17 14:28:12    712s] [NR-eGR] #Bump Blockages     : 0
[03/17 14:28:12    712s] [NR-eGR] #Boundary Blockages : 0
[03/17 14:28:12    712s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/17 14:28:12    712s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/17 14:28:12    712s] (I)       readDataFromPlaceDB
[03/17 14:28:12    712s] (I)       Read net information..
[03/17 14:28:12    712s] [NR-eGR] Read numTotalNets=54603  numIgnoredNets=0
[03/17 14:28:12    712s] (I)       Read testcase time = 0.020 seconds
[03/17 14:28:12    712s] 
[03/17 14:28:12    712s] (I)       early_global_route_priority property id does not exist.
[03/17 14:28:12    712s] (I)       Start initializing grid graph
[03/17 14:28:12    712s] (I)       End initializing grid graph
[03/17 14:28:12    712s] (I)       Model blockages into capacity
[03/17 14:28:12    712s] (I)       Read Num Blocks=60008  Num Prerouted Wires=0  Num CS=0
[03/17 14:28:12    712s] (I)       Started Modeling ( Curr Mem: 2112.80 MB )
[03/17 14:28:12    712s] (I)       Started Modeling Layer 1 ( Curr Mem: 2112.80 MB )
[03/17 14:28:12    712s] (I)       Started Modeling Layer 2 ( Curr Mem: 2112.80 MB )
[03/17 14:28:12    712s] (I)       Layer 1 (V) : #blockages 24424 : #preroutes 0
[03/17 14:28:12    712s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2112.80 MB )
[03/17 14:28:12    712s] (I)       Started Modeling Layer 3 ( Curr Mem: 2112.80 MB )
[03/17 14:28:12    712s] (I)       Layer 2 (H) : #blockages 23680 : #preroutes 0
[03/17 14:28:12    712s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2112.80 MB )
[03/17 14:28:12    712s] (I)       Started Modeling Layer 4 ( Curr Mem: 2112.80 MB )
[03/17 14:28:12    712s] (I)       Layer 3 (V) : #blockages 11904 : #preroutes 0
[03/17 14:28:12    712s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2112.80 MB )
[03/17 14:28:12    712s] (I)       Started Modeling Layer 5 ( Curr Mem: 2112.80 MB )
[03/17 14:28:12    712s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/17 14:28:12    712s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2112.80 MB )
[03/17 14:28:12    712s] (I)       Started Modeling Layer 6 ( Curr Mem: 2112.80 MB )
[03/17 14:28:12    712s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/17 14:28:12    712s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2112.80 MB )
[03/17 14:28:12    712s] (I)       Started Modeling Layer 7 ( Curr Mem: 2112.80 MB )
[03/17 14:28:12    712s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/17 14:28:12    712s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2112.80 MB )
[03/17 14:28:12    712s] (I)       Started Modeling Layer 8 ( Curr Mem: 2112.80 MB )
[03/17 14:28:12    712s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/17 14:28:12    712s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2112.80 MB )
[03/17 14:28:12    712s] (I)       Finished Modeling ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 2112.80 MB )
[03/17 14:28:12    712s] (I)       -- layer congestion ratio --
[03/17 14:28:12    712s] (I)       Layer 1 : 0.100000
[03/17 14:28:12    712s] (I)       Layer 2 : 0.700000
[03/17 14:28:12    712s] (I)       Layer 3 : 0.700000
[03/17 14:28:12    712s] (I)       Layer 4 : 0.700000
[03/17 14:28:12    712s] (I)       Layer 5 : 0.700000
[03/17 14:28:12    712s] (I)       Layer 6 : 0.700000
[03/17 14:28:12    712s] (I)       Layer 7 : 0.700000
[03/17 14:28:12    712s] (I)       Layer 8 : 0.700000
[03/17 14:28:12    712s] (I)       ----------------------------
[03/17 14:28:12    712s] (I)       Number of ignored nets = 0
[03/17 14:28:12    712s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/17 14:28:12    712s] (I)       Number of clock nets = 1.  Ignored: No
[03/17 14:28:12    712s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/17 14:28:12    712s] (I)       Number of special nets = 0.  Ignored: Yes
[03/17 14:28:12    712s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/17 14:28:12    712s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/17 14:28:12    712s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/17 14:28:12    712s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/17 14:28:12    712s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/17 14:28:12    712s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/17 14:28:12    712s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2112.8 MB
[03/17 14:28:12    712s] (I)       Ndr track 0 does not exist
[03/17 14:28:12    712s] (I)       Layer1  viaCost=300.00
[03/17 14:28:12    712s] (I)       Layer2  viaCost=100.00
[03/17 14:28:12    712s] (I)       Layer3  viaCost=100.00
[03/17 14:28:12    712s] (I)       Layer4  viaCost=100.00
[03/17 14:28:12    712s] (I)       Layer5  viaCost=100.00
[03/17 14:28:12    712s] (I)       Layer6  viaCost=200.00
[03/17 14:28:12    712s] (I)       Layer7  viaCost=100.00
[03/17 14:28:12    712s] (I)       ---------------------Grid Graph Info--------------------
[03/17 14:28:12    712s] (I)       Routing area        : (0, 0) - (1358400, 1354000)
[03/17 14:28:12    712s] (I)       Core area           : (20000, 20000) - (1338400, 1334000)
[03/17 14:28:12    712s] (I)       Site width          :   400  (dbu)
[03/17 14:28:12    712s] (I)       Row height          :  3600  (dbu)
[03/17 14:28:12    712s] (I)       GCell row height    :  3600  (dbu)
[03/17 14:28:12    712s] (I)       GCell width         :  3600  (dbu)
[03/17 14:28:12    712s] (I)       GCell height        :  3600  (dbu)
[03/17 14:28:12    712s] (I)       Grid                :   377   376     8
[03/17 14:28:12    712s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/17 14:28:12    712s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/17 14:28:12    712s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/17 14:28:12    712s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/17 14:28:12    712s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/17 14:28:12    712s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/17 14:28:12    712s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/17 14:28:12    712s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/17 14:28:12    712s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/17 14:28:12    712s] (I)       Total num of tracks :     0  3396  3384  3396  3384  3396   846   849
[03/17 14:28:12    712s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/17 14:28:12    712s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/17 14:28:12    712s] (I)       --------------------------------------------------------
[03/17 14:28:12    712s] 
[03/17 14:28:12    712s] [NR-eGR] ============ Routing rule table ============
[03/17 14:28:12    712s] [NR-eGR] Rule id: 0  Nets: 54603 
[03/17 14:28:12    712s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/17 14:28:12    712s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/17 14:28:12    712s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/17 14:28:12    712s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/17 14:28:12    712s] [NR-eGR] ========================================
[03/17 14:28:12    712s] [NR-eGR] 
[03/17 14:28:12    712s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/17 14:28:12    712s] (I)       blocked tracks on layer2 : = 308064 / 1276896 (24.13%)
[03/17 14:28:12    712s] (I)       blocked tracks on layer3 : = 84816 / 1275768 (6.65%)
[03/17 14:28:12    712s] (I)       blocked tracks on layer4 : = 372753 / 1276896 (29.19%)
[03/17 14:28:12    712s] (I)       blocked tracks on layer5 : = 0 / 1275768 (0.00%)
[03/17 14:28:12    712s] (I)       blocked tracks on layer6 : = 0 / 1276896 (0.00%)
[03/17 14:28:12    712s] (I)       blocked tracks on layer7 : = 0 / 318942 (0.00%)
[03/17 14:28:12    712s] (I)       blocked tracks on layer8 : = 0 / 319224 (0.00%)
[03/17 14:28:12    712s] (I)       After initializing earlyGlobalRoute syMemory usage = 2112.8 MB
[03/17 14:28:12    712s] (I)       Finished Loading and Dumping File ( CPU: 0.42 sec, Real: 0.55 sec, Curr Mem: 2112.80 MB )
[03/17 14:28:12    712s] (I)       Started Global Routing ( Curr Mem: 2112.80 MB )
[03/17 14:28:12    712s] (I)       ============= Initialization =============
[03/17 14:28:12    712s] (I)       totalPins=182432  totalGlobalPin=173112 (94.89%)
[03/17 14:28:12    712s] (I)       Started Build MST ( Curr Mem: 2112.80 MB )
[03/17 14:28:12    712s] (I)       Generate topology with single threads
[03/17 14:28:13    713s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2112.80 MB )
[03/17 14:28:13    713s] (I)       total 2D Cap : 6408506 = (2792871 H, 3615635 V)
[03/17 14:28:13    713s] [NR-eGR] Layer group 1: route 54603 net(s) in layer range [2, 8]
[03/17 14:28:13    713s] (I)       ============  Phase 1a Route ============
[03/17 14:28:13    713s] (I)       Started Phase 1a ( Curr Mem: 2112.80 MB )
[03/17 14:28:13    713s] (I)       Finished Phase 1a ( CPU: 0.13 sec, Real: 0.12 sec, Curr Mem: 2112.80 MB )
[03/17 14:28:13    713s] (I)       Usage: 355833 = (173590 H, 182243 V) = (6.22% H, 5.04% V) = (3.125e+05um H, 3.280e+05um V)
[03/17 14:28:13    713s] (I)       
[03/17 14:28:13    713s] (I)       ============  Phase 1b Route ============
[03/17 14:28:13    713s] (I)       Usage: 355833 = (173590 H, 182243 V) = (6.22% H, 5.04% V) = (3.125e+05um H, 3.280e+05um V)
[03/17 14:28:13    713s] (I)       
[03/17 14:28:13    713s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.404994e+05um
[03/17 14:28:13    713s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/17 14:28:13    713s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/17 14:28:13    713s] (I)       ============  Phase 1c Route ============
[03/17 14:28:13    713s] (I)       Usage: 355833 = (173590 H, 182243 V) = (6.22% H, 5.04% V) = (3.125e+05um H, 3.280e+05um V)
[03/17 14:28:13    713s] (I)       
[03/17 14:28:13    713s] (I)       ============  Phase 1d Route ============
[03/17 14:28:13    713s] (I)       Usage: 355833 = (173590 H, 182243 V) = (6.22% H, 5.04% V) = (3.125e+05um H, 3.280e+05um V)
[03/17 14:28:13    713s] (I)       
[03/17 14:28:13    713s] (I)       ============  Phase 1e Route ============
[03/17 14:28:13    713s] (I)       Started Phase 1e ( Curr Mem: 2112.80 MB )
[03/17 14:28:13    713s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2112.80 MB )
[03/17 14:28:13    713s] (I)       Usage: 355833 = (173590 H, 182243 V) = (6.22% H, 5.04% V) = (3.125e+05um H, 3.280e+05um V)
[03/17 14:28:13    713s] (I)       
[03/17 14:28:13    713s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.404994e+05um
[03/17 14:28:13    713s] [NR-eGR] 
[03/17 14:28:13    713s] (I)       Current Phase 1l[Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2112.80 MB )
[03/17 14:28:13    713s] (I)       Running layer assignment with 1 threads
[03/17 14:28:13    713s] (I)       Finished Phase 1l ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2112.80 MB )
[03/17 14:28:13    713s] (I)       ============  Phase 1l Route ============
[03/17 14:28:13    713s] (I)       
[03/17 14:28:13    713s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/17 14:28:13    713s] [NR-eGR]                        OverCon           OverCon            
[03/17 14:28:13    713s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/17 14:28:13    713s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[03/17 14:28:13    713s] [NR-eGR] ---------------------------------------------------------------
[03/17 14:28:13    713s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:28:13    713s] [NR-eGR]      M2  (2)       179( 0.13%)        15( 0.01%)   ( 0.14%) 
[03/17 14:28:13    713s] [NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:28:13    713s] [NR-eGR]      M4  (4)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[03/17 14:28:13    713s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:28:13    713s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:28:13    713s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:28:13    713s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:28:13    713s] [NR-eGR] ---------------------------------------------------------------
[03/17 14:28:13    713s] [NR-eGR] Total              186( 0.02%)        15( 0.00%)   ( 0.02%) 
[03/17 14:28:13    713s] [NR-eGR] 
[03/17 14:28:13    713s] (I)       Finished Global Routing ( CPU: 0.51 sec, Real: 0.55 sec, Curr Mem: 2112.80 MB )
[03/17 14:28:13    713s] (I)       total 2D Cap : 6453847 = (2802213 H, 3651634 V)
[03/17 14:28:13    713s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/17 14:28:13    713s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/17 14:28:13    713s] Early Global Route congestion estimation runtime: 1.15 seconds, mem = 2112.8M
[03/17 14:28:13    713s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.000, REAL:1.154, MEM:2112.8M
[03/17 14:28:13    713s] OPERPROF: Starting HotSpotCal at level 1, MEM:2112.8M
[03/17 14:28:13    713s] [hotspot] +------------+---------------+---------------+
[03/17 14:28:13    713s] [hotspot] |            |   max hotspot | total hotspot |
[03/17 14:28:13    713s] [hotspot] +------------+---------------+---------------+
[03/17 14:28:13    713s] [hotspot] | normalized |          0.00 |          0.00 |
[03/17 14:28:13    713s] [hotspot] +------------+---------------+---------------+
[03/17 14:28:13    713s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/17 14:28:13    713s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/17 14:28:13    713s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.014, MEM:2112.8M
[03/17 14:28:13    713s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2112.8M
[03/17 14:28:13    713s] Starting Early Global Route wiring: mem = 2112.8M
[03/17 14:28:13    713s] (I)       ============= track Assignment ============
[03/17 14:28:13    713s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2112.80 MB )
[03/17 14:28:13    713s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2112.80 MB )
[03/17 14:28:13    713s] (I)       Started Greedy Track Assignment ( Curr Mem: 2112.80 MB )
[03/17 14:28:13    713s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/17 14:28:13    713s] (I)       Running track assignment with 1 threads
[03/17 14:28:13    713s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2112.80 MB )
[03/17 14:28:13    713s] (I)       Run Multi-thread track assignment
[03/17 14:28:14    714s] (I)       Finished Greedy Track Assignment ( CPU: 0.69 sec, Real: 0.70 sec, Curr Mem: 2112.80 MB )
[03/17 14:28:14    714s] [NR-eGR] --------------------------------------------------------------------------
[03/17 14:28:14    714s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 182593
[03/17 14:28:14    714s] [NR-eGR]     M2  (2V) length: 3.122792e+05um, number of vias: 271819
[03/17 14:28:14    714s] [NR-eGR]     M3  (3H) length: 3.193537e+05um, number of vias: 7015
[03/17 14:28:14    714s] [NR-eGR]     M4  (4V) length: 3.504190e+04um, number of vias: 1142
[03/17 14:28:14    714s] [NR-eGR]     M5  (5H) length: 9.557800e+03um, number of vias: 527
[03/17 14:28:14    714s] [NR-eGR]     M6  (6V) length: 3.036100e+03um, number of vias: 0
[03/17 14:28:14    714s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[03/17 14:28:14    714s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[03/17 14:28:14    714s] [NR-eGR] Total length: 6.792687e+05um, number of vias: 463096
[03/17 14:28:14    714s] [NR-eGR] --------------------------------------------------------------------------
[03/17 14:28:14    714s] [NR-eGR] Total eGR-routed clock nets wire length: 1.611520e+04um 
[03/17 14:28:14    714s] [NR-eGR] --------------------------------------------------------------------------
[03/17 14:28:14    714s] Early Global Route wiring runtime: 1.29 seconds, mem = 2027.8M
[03/17 14:28:14    714s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.280, REAL:1.292, MEM:2027.8M
[03/17 14:28:14    714s] 0 delay mode for cte disabled.
[03/17 14:28:14    714s] SKP cleared!
[03/17 14:28:14    714s] 
[03/17 14:28:14    714s] *** Finished incrementalPlace (cpu=0:02:53, real=0:02:53)***
[03/17 14:28:15    714s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2027.8M
[03/17 14:28:15    714s] All LLGs are deleted
[03/17 14:28:15    714s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2027.8M
[03/17 14:28:15    714s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.023, MEM:2023.2M
[03/17 14:28:15    714s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.020, REAL:0.024, MEM:2023.2M
[03/17 14:28:15    714s] Start to check current routing status for nets...
[03/17 14:28:15    715s] All nets are already routed correctly.
[03/17 14:28:15    715s] End to check current routing status for nets (mem=2023.2M)
[03/17 14:28:15    715s] Extraction called for design 'fullchip' of instances=50474 and nets=64806 using extraction engine 'preRoute' .
[03/17 14:28:15    715s] PreRoute RC Extraction called for design fullchip.
[03/17 14:28:15    715s] RC Extraction called in multi-corner(2) mode.
[03/17 14:28:15    715s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/17 14:28:15    715s] RCMode: PreRoute
[03/17 14:28:15    715s]       RC Corner Indexes            0       1   
[03/17 14:28:15    715s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/17 14:28:15    715s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/17 14:28:15    715s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/17 14:28:15    715s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/17 14:28:15    715s] Shrink Factor                : 1.00000
[03/17 14:28:15    715s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/17 14:28:15    715s] Using capacitance table file ...
[03/17 14:28:15    715s] LayerId::1 widthSet size::4
[03/17 14:28:15    715s] LayerId::2 widthSet size::4
[03/17 14:28:15    715s] LayerId::3 widthSet size::4
[03/17 14:28:15    715s] LayerId::4 widthSet size::4
[03/17 14:28:15    715s] LayerId::5 widthSet size::4
[03/17 14:28:15    715s] LayerId::6 widthSet size::4
[03/17 14:28:15    715s] LayerId::7 widthSet size::4
[03/17 14:28:15    715s] LayerId::8 widthSet size::4
[03/17 14:28:15    715s] Updating RC grid for preRoute extraction ...
[03/17 14:28:15    715s] Initializing multi-corner capacitance tables ... 
[03/17 14:28:15    715s] Initializing multi-corner resistance tables ...
[03/17 14:28:15    715s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.222675 ; uaWl: 1.000000 ; uaWlH: 0.070128 ; aWlH: 0.000000 ; Pmax: 0.810600 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[03/17 14:28:16    715s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2023.168M)
[03/17 14:28:18    718s] Compute RC Scale Done ...
[03/17 14:28:18    718s] **optDesign ... cpu = 0:05:54, real = 0:06:02, mem = 1455.9M, totSessionCpu=0:11:58 **
[03/17 14:28:18    718s] skipped the cell partition in DRV
[03/17 14:28:18    718s] #################################################################################
[03/17 14:28:18    718s] # Design Stage: PreRoute
[03/17 14:28:18    718s] # Design Name: fullchip
[03/17 14:28:18    718s] # Design Mode: 65nm
[03/17 14:28:18    718s] # Analysis Mode: MMMC Non-OCV 
[03/17 14:28:18    718s] # Parasitics Mode: No SPEF/RCDB
[03/17 14:28:18    718s] # Signoff Settings: SI Off 
[03/17 14:28:18    718s] #################################################################################
[03/17 14:28:20    720s] Calculate delays in BcWc mode...
[03/17 14:28:20    720s] Topological Sorting (REAL = 0:00:00.0, MEM = 1911.7M, InitMEM = 1903.9M)
[03/17 14:28:20    720s] Start delay calculation (fullDC) (1 T). (MEM=1911.66)
[03/17 14:28:21    721s] End AAE Lib Interpolated Model. (MEM=1923.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 14:28:23    723s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[48]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/17 14:28:23    723s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/17 14:28:30    730s] Total number of fetched objects 54760
[03/17 14:28:30    730s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/17 14:28:30    730s] End delay calculation. (MEM=1970.87 CPU=0:00:07.7 REAL=0:00:07.0)
[03/17 14:28:30    730s] End delay calculation (fullDC). (MEM=1970.87 CPU=0:00:10.1 REAL=0:00:10.0)
[03/17 14:28:30    730s] *** CDM Built up (cpu=0:00:12.1  real=0:00:12.0  mem= 1970.9M) ***
[03/17 14:28:33    733s] *** Timing NOT met, worst failing slack is -0.332
[03/17 14:28:33    733s] *** Check timing (0:00:00.0)
[03/17 14:28:33    733s] #InfoCS: Num dontuse cells 92, Num usable cells 758
[03/17 14:28:33    733s] optDesignOneStep: Power Flow
[03/17 14:28:33    733s] #InfoCS: Num dontuse cells 92, Num usable cells 758
[03/17 14:28:33    733s] Begin: GigaOpt Optimization in TNS mode
[03/17 14:28:36    736s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -lowEffort -ftns -integratedAreaOpt -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[03/17 14:28:36    736s] Info: 0 don't touch net , 601 undriven nets excluded from IPO operation.
[03/17 14:28:36    736s] Info: 1 clock net  excluded from IPO operation.
[03/17 14:28:36    736s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:12:16.5/0:13:28.8 (0.9), mem = 1970.9M
[03/17 14:28:36    736s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.16097.5
[03/17 14:28:37    737s] (I,S,L,T): WC_VIEW: 67.9752, 31.2575, 1.34459, 100.577
[03/17 14:28:37    737s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 14:28:37    737s] ### Creating PhyDesignMc. totSessionCpu=0:12:17 mem=1970.9M
[03/17 14:28:37    737s] OPERPROF: Starting DPlace-Init at level 1, MEM:1970.9M
[03/17 14:28:37    737s] z: 2, totalTracks: 1
[03/17 14:28:37    737s] z: 4, totalTracks: 1
[03/17 14:28:37    737s] z: 6, totalTracks: 1
[03/17 14:28:37    737s] z: 8, totalTracks: 1
[03/17 14:28:37    737s] #spOpts: N=65 minPadR=1.1 
[03/17 14:28:37    737s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1970.9M
[03/17 14:28:37    737s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1970.9M
[03/17 14:28:37    737s] Core basic site is core
[03/17 14:28:37    737s] SiteArray: non-trimmed site array dimensions = 365 x 3296
[03/17 14:28:37    737s] SiteArray: use 4,861,952 bytes
[03/17 14:28:37    737s] SiteArray: current memory after site array memory allocation 1975.5M
[03/17 14:28:37    737s] SiteArray: FP blocked sites are writable
[03/17 14:28:37    737s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 14:28:37    737s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1975.5M
[03/17 14:28:37    737s] Process 36298 wires and vias for routing blockage and capacity analysis
[03/17 14:28:37    737s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.070, REAL:0.069, MEM:1975.5M
[03/17 14:28:37    737s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.180, REAL:0.184, MEM:1975.5M
[03/17 14:28:37    737s] OPERPROF:     Starting CMU at level 3, MEM:1975.5M
[03/17 14:28:37    737s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.005, MEM:1975.5M
[03/17 14:28:37    737s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.200, REAL:0.207, MEM:1975.5M
[03/17 14:28:37    737s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1975.5MB).
[03/17 14:28:37    737s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.274, MEM:1975.5M
[03/17 14:28:37    737s] TotalInstCnt at PhyDesignMc Initialization: 50,474
[03/17 14:28:37    737s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:18 mem=1975.5M
[03/17 14:28:37    737s] ### Creating RouteCongInterface, started
[03/17 14:28:37    737s] 
[03/17 14:28:37    737s] Creating Lib Analyzer ...
[03/17 14:28:37    737s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/17 14:28:37    737s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/17 14:28:37    737s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/17 14:28:37    737s] 
[03/17 14:28:39    739s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:19 mem=1975.5M
[03/17 14:28:39    739s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:19 mem=1975.5M
[03/17 14:28:39    739s] Creating Lib Analyzer, finished. 
[03/17 14:28:39    739s] 
[03/17 14:28:39    739s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/17 14:28:39    739s] 
[03/17 14:28:39    739s] #optDebug: {0, 1.200}
[03/17 14:28:39    739s] ### Creating RouteCongInterface, finished
[03/17 14:28:39    739s] ### Creating LA Mngr. totSessionCpu=0:12:19 mem=1975.5M
[03/17 14:28:39    739s] ### Creating LA Mngr, finished. totSessionCpu=0:12:19 mem=1975.5M
[03/17 14:28:45    745s] *info: 1 clock net excluded
[03/17 14:28:45    745s] *info: 2 special nets excluded.
[03/17 14:28:45    745s] *info: 10034 no-driver nets excluded.
[03/17 14:28:47    747s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.16097.1
[03/17 14:28:47    747s] PathGroup :  reg2reg  TargetSlack : 0 
[03/17 14:28:48    748s] ** GigaOpt Optimizer WNS Slack -0.332 TNS Slack -29.820 Density 45.85
[03/17 14:28:48    748s] Optimizer TNS Opt
[03/17 14:28:48    748s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.332| -4.332|
|reg2reg   |-0.311|-29.258|
|HEPG      |-0.311|-29.258|
|All Paths |-0.332|-29.820|
+----------+------+-------+

[03/17 14:28:48    748s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1994.6M
[03/17 14:28:48    748s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:1994.6M
[03/17 14:28:48    748s] Active Path Group: reg2reg  
[03/17 14:28:48    748s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:28:48    748s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:28:48    748s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:28:48    748s] |  -0.311|   -0.332| -29.258|  -29.820|    45.85%|   0:00:00.0| 2010.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_16_/D        |
[03/17 14:28:50    750s] |  -0.286|   -0.316| -29.132|  -29.877|    45.85%|   0:00:02.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:28:50    750s] |  -0.282|   -0.316| -29.069|  -29.853|    45.86%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:28:50    750s] |  -0.282|   -0.316| -29.044|  -29.853|    45.86%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:28:50    750s] |  -0.276|   -0.316| -28.990|  -29.853|    45.86%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:28:51    750s] |  -0.274|   -0.316| -28.979|  -29.853|    45.86%|   0:00:01.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:28:51    750s] |  -0.273|   -0.316| -28.975|  -29.854|    45.86%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:28:51    751s] |  -0.273|   -0.316| -28.974|  -29.854|    45.86%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:28:51    751s] |  -0.269|   -0.316| -28.888|  -29.827|    45.86%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:28:51    751s] |  -0.266|   -0.316| -28.877|  -29.827|    45.86%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:28:52    751s] |  -0.261|   -0.316| -28.849|  -29.831|    45.86%|   0:00:01.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:28:52    752s] |  -0.261|   -0.317| -28.814|  -29.834|    45.87%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:28:52    752s] |  -0.261|   -0.312| -28.772|  -29.782|    45.87%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:28:52    752s] |  -0.257|   -0.312| -28.755|  -29.782|    45.87%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:28:52    752s] |  -0.255|   -0.312| -28.745|  -29.782|    45.87%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:28:53    752s] |  -0.251|   -0.312| -28.644|  -29.770|    45.87%|   0:00:01.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:28:53    752s] |  -0.251|   -0.312| -28.633|  -29.770|    45.87%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:28:53    752s] |  -0.247|   -0.312| -28.607|  -29.768|    45.87%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:28:53    753s] |  -0.247|   -0.312| -28.598|  -29.768|    45.87%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:28:53    753s] |  -0.243|   -0.312| -28.541|  -29.774|    45.87%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:28:53    753s] |  -0.240|   -0.312| -28.510|  -29.774|    45.88%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:28:54    754s] |  -0.236|   -0.312| -28.488|  -29.796|    45.88%|   0:00:01.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:28:54    754s] |  -0.232|   -0.312| -28.453|  -29.807|    45.88%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:28:55    754s] |  -0.232|   -0.312| -28.446|  -29.808|    45.88%|   0:00:01.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:28:55    754s] |  -0.232|   -0.312| -28.421|  -29.808|    45.88%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:28:55    754s] |  -0.230|   -0.312| -28.403|  -29.808|    45.88%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:28:55    754s] |  -0.226|   -0.312| -28.382|  -29.808|    45.89%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:28:55    755s] |  -0.224|   -0.312| -28.298|  -29.808|    45.89%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:28:55    755s] |  -0.222|   -0.312| -28.285|  -29.808|    45.89%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:28:56    755s] |  -0.218|   -0.312| -28.262|  -29.808|    45.90%|   0:00:01.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:28:56    756s] |  -0.216|   -0.312| -28.247|  -29.811|    45.90%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:28:56    756s] |  -0.216|   -0.312| -28.213|  -29.811|    45.90%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:28:57    756s] |  -0.216|   -0.312| -28.213|  -29.813|    45.90%|   0:00:01.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:28:57    756s] |  -0.216|   -0.312| -28.140|  -29.813|    45.91%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:28:57    756s] |  -0.216|   -0.312| -28.010|  -29.683|    45.91%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_9_/D         |
[03/17 14:28:57    756s] |  -0.216|   -0.312| -27.945|  -29.618|    45.91%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_10_/D        |
[03/17 14:28:57    757s] |  -0.216|   -0.312| -27.585|  -29.258|    45.91%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_6_/D         |
[03/17 14:28:58    757s] |  -0.216|   -0.312| -26.878|  -28.551|    45.91%|   0:00:01.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_pmem_combined_reg_reg_31_/D         |
[03/17 14:28:58    757s] |  -0.216|   -0.312| -26.869|  -28.542|    45.91%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_pmem_combined_reg_reg_47_/D         |
[03/17 14:28:58    758s] |  -0.216|   -0.312| -26.274|  -27.947|    45.91%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_pmem_combined_reg_reg_47_/D         |
[03/17 14:28:58    758s] |  -0.216|   -0.312| -26.271|  -27.944|    45.91%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_pmem_combined_reg_reg_47_/D         |
[03/17 14:28:58    758s] |  -0.216|   -0.312| -26.265|  -27.938|    45.91%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_pmem_combined_reg_reg_47_/D         |
[03/17 14:28:59    759s] |  -0.216|   -0.312| -21.562|  -23.235|    45.91%|   0:00:01.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_ofifo_inst_col_idx_0__fifo_instance |
[03/17 14:28:59    759s] |        |         |        |         |          |            |        |          |         | _q0_reg_9_/D                                       |
[03/17 14:29:00    759s] |  -0.216|   -0.312| -20.389|  -22.062|    45.92%|   0:00:01.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_5_/D         |
[03/17 14:29:00    759s] |  -0.216|   -0.312| -19.586|  -21.259|    45.92%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_5_/D         |
[03/17 14:29:01    760s] |  -0.216|   -0.312| -15.281|  -16.958|    45.92%|   0:00:01.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_ofifo_inst_col_idx_2__fifo_instance |
[03/17 14:29:01    760s] |        |         |        |         |          |            |        |          |         | _q0_reg_9_/D                                       |
[03/17 14:29:01    761s] |  -0.216|   -0.312| -13.699|  -15.395|    45.92%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_ofifo_inst_col_idx_2__fifo_instance |
[03/17 14:29:01    761s] |        |         |        |         |          |            |        |          |         | _q6_reg_8_/D                                       |
[03/17 14:29:02    762s] |  -0.216|   -0.312| -12.526|  -14.222|    45.93%|   0:00:01.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_ofifo_inst_col_idx_2__fifo_instance |
[03/17 14:29:02    762s] |        |         |        |         |          |            |        |          |         | _q6_reg_8_/D                                       |
[03/17 14:29:03    762s] |  -0.216|   -0.312| -12.036|  -13.732|    45.93%|   0:00:01.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_pmem_combined_reg_reg_63_/D         |
[03/17 14:29:03    762s] |  -0.216|   -0.312| -10.809|  -12.504|    45.93%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_pmem_combined_reg_reg_63_/D         |
[03/17 14:29:03    762s] |  -0.216|   -0.312| -10.603|  -12.299|    45.93%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_pmem_combined_reg_reg_63_/D         |
[03/17 14:29:03    762s] |  -0.216|   -0.312| -10.022|  -11.718|    45.93%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_pmem_combined_reg_reg_63_/D         |
[03/17 14:29:04    763s] |  -0.216|   -0.312|  -9.022|  -10.746|    45.94%|   0:00:01.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_pmem_combined_reg_reg_63_/D         |
[03/17 14:29:04    763s] |  -0.216|   -0.312|  -8.911|  -10.646|    45.94%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_ofifo_inst_col_idx_0__fifo_instance |
[03/17 14:29:04    763s] |        |         |        |         |          |            |        |          |         | _q6_reg_8_/D                                       |
[03/17 14:29:04    763s] |  -0.216|   -0.312|  -8.626|  -10.376|    45.94%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_pmem_combined_reg_reg_63_/D         |
[03/17 14:29:04    764s] |  -0.216|   -0.312|  -8.505|  -10.255|    45.94%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_pmem_combined_reg_reg_63_/D         |
[03/17 14:29:04    764s] |  -0.216|   -0.312|  -8.243|   -9.993|    45.94%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_ofifo_inst_col_idx_1__fifo_instance |
[03/17 14:29:04    764s] |        |         |        |         |          |            |        |          |         | _q7_reg_9_/D                                       |
[03/17 14:29:05    764s] |  -0.216|   -0.312|  -7.947|   -9.708|    45.94%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_ofifo_inst_col_idx_3__fifo_instance |
[03/17 14:29:05    764s] |        |         |        |         |          |            |        |          |         | _q6_reg_8_/D                                       |
[03/17 14:29:05    764s] |  -0.216|   -0.312|  -7.617|   -9.395|    45.94%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_pmem_combined_reg_reg_63_/D         |
[03/17 14:29:05    764s] |  -0.216|   -0.312|  -7.045|   -8.828|    45.94%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_pmem_combined_reg_reg_63_/D         |
[03/17 14:29:05    764s] |  -0.216|   -0.312|  -7.032|   -8.815|    45.94%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_pmem_combined_reg_reg_63_/D         |
[03/17 14:29:06    764s] |  -0.216|   -0.312|  -7.024|   -8.811|    45.94%|   0:00:01.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_pmem_combined_reg_reg_63_/D         |
[03/17 14:29:07    766s] |  -0.216|   -0.312|  -5.706|   -7.547|    45.95%|   0:00:01.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_ofifo_inst_col_idx_5__fifo_instance |
[03/17 14:29:07    766s] |        |         |        |         |          |            |        |          |         | _q0_reg_9_/D                                       |
[03/17 14:29:08    767s] |  -0.216|   -0.312|  -5.394|   -7.189|    45.95%|   0:00:01.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_pmem_combined_reg_reg_14_/D         |
[03/17 14:29:08    767s] |  -0.216|   -0.312|  -5.017|   -6.813|    45.96%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_pmem_combined_reg_reg_14_/D         |
[03/17 14:29:08    767s] |  -0.216|   -0.312|  -5.003|   -6.798|    45.96%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_pmem_combined_reg_reg_14_/D         |
[03/17 14:29:08    767s] |  -0.216|   -0.312|  -4.978|   -6.774|    45.96%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_pmem_combined_reg_reg_14_/D         |
[03/17 14:29:08    767s] |  -0.216|   -0.312|  -4.969|   -6.774|    45.96%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_ofifo_inst_col_idx_0__fifo_instance |
[03/17 14:29:08    767s] |        |         |        |         |          |            |        |          |         | _q0_reg_9_/D                                       |
[03/17 14:29:09    768s] |  -0.216|   -0.312|  -4.928|   -6.733|    45.96%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_ofifo_inst_col_idx_5__fifo_instance |
[03/17 14:29:09    768s] |        |         |        |         |          |            |        |          |         | _q0_reg_9_/D                                       |
[03/17 14:29:09    768s] |  -0.216|   -0.312|  -4.898|   -6.703|    45.96%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_ofifo_inst_col_idx_5__fifo_instance |
[03/17 14:29:09    768s] |        |         |        |         |          |            |        |          |         | _q0_reg_9_/D                                       |
[03/17 14:29:09    768s] |  -0.216|   -0.312|  -4.830|   -6.635|    45.97%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_4_/D         |
[03/17 14:29:09    768s] |  -0.216|   -0.312|  -4.830|   -6.635|    45.97%|   0:00:00.0| 2018.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:29:09    768s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:29:09    768s] 
[03/17 14:29:09    768s] *** Finish Core Optimize Step (cpu=0:00:20.0 real=0:00:21.0 mem=2018.6M) ***
[03/17 14:29:10    768s] 
[03/17 14:29:10    768s] *** Finished Optimize Step Cumulative (cpu=0:00:20.1 real=0:00:22.0 mem=2018.6M) ***
[03/17 14:29:10    768s] OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.312|-4.125|
|reg2reg   |-0.216|-4.830|
|HEPG      |-0.216|-4.830|
|All Paths |-0.312|-6.635|
+----------+------+------+

[03/17 14:29:10    768s] ** GigaOpt Optimizer WNS Slack -0.312 TNS Slack -6.635 Density 45.97
[03/17 14:29:10    768s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.16097.1
[03/17 14:29:10    768s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.16097.1
[03/17 14:29:10    768s] ** GigaOpt Optimizer WNS Slack -0.312 TNS Slack -6.635 Density 45.97
[03/17 14:29:10    768s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.312|-4.125|
|reg2reg   |-0.216|-4.830|
|HEPG      |-0.216|-4.830|
|All Paths |-0.312|-6.635|
+----------+------+------+

[03/17 14:29:10    768s] **** Begin NDR-Layer Usage Statistics ****
[03/17 14:29:10    768s] 0 Ndr or Layer constraints added by optimization 
[03/17 14:29:10    768s] **** End NDR-Layer Usage Statistics ****
[03/17 14:29:10    768s] 
[03/17 14:29:10    768s] *** Finish pre-CTS Setup Fixing (cpu=0:00:21.0 real=0:00:23.0 mem=2018.6M) ***
[03/17 14:29:10    768s] 
[03/17 14:29:10    768s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.16097.1
[03/17 14:29:10    768s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1983.5M
[03/17 14:29:10    768s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.130, MEM:1983.5M
[03/17 14:29:10    768s] TotalInstCnt at PhyDesignMc Destruction: 50,554
[03/17 14:29:10    769s] (I,S,L,T): WC_VIEW: 68.2436, 31.3847, 1.35338, 100.982
[03/17 14:29:10    769s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.16097.5
[03/17 14:29:10    769s] *** SetupOpt [finish] : cpu/real = 0:00:32.8/0:00:34.2 (1.0), totSession cpu/real = 0:12:49.2/0:14:03.1 (0.9), mem = 1983.5M
[03/17 14:29:10    769s] 
[03/17 14:29:10    769s] =============================================================================================
[03/17 14:29:10    769s]  Step TAT Report for TnsOpt #1
[03/17 14:29:10    769s] =============================================================================================
[03/17 14:29:10    769s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 14:29:10    769s] ---------------------------------------------------------------------------------------------
[03/17 14:29:10    769s] [ RefinePlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:29:10    769s] [ SlackTraversorInit     ]      2   0:00:00.6  (   1.7 % )     0:00:00.6 /  0:00:00.6    1.0
[03/17 14:29:10    769s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   3.6 % )     0:00:01.2 /  0:00:01.2    1.0
[03/17 14:29:10    769s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:29:10    769s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   1.7 % )     0:00:00.6 /  0:00:00.6    1.0
[03/17 14:29:10    769s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.5 % )     0:00:01.4 /  0:00:01.4    1.0
[03/17 14:29:10    769s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:29:10    769s] [ TransformInit          ]      1   0:00:08.7  (  25.4 % )     0:00:08.7 /  0:00:08.7    1.0
[03/17 14:29:10    769s] [ OptSingleIteration     ]    135   0:00:01.4  (   4.2 % )     0:00:20.4 /  0:00:19.3    0.9
[03/17 14:29:10    769s] [ OptGetWeight           ]    135   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.4    1.0
[03/17 14:29:10    769s] [ OptEval                ]    135   0:00:13.4  (  39.2 % )     0:00:13.4 /  0:00:13.4    1.0
[03/17 14:29:10    769s] [ OptCommit              ]    135   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[03/17 14:29:10    769s] [ IncrTimingUpdate       ]     98   0:00:01.4  (   4.1 % )     0:00:01.4 /  0:00:01.4    1.0
[03/17 14:29:10    769s] [ PostCommitDelayUpdate  ]    135   0:00:00.7  (   2.0 % )     0:00:01.9 /  0:00:01.9    1.0
[03/17 14:29:10    769s] [ IncrDelayCalc          ]    386   0:00:01.2  (   3.6 % )     0:00:01.2 /  0:00:01.1    0.9
[03/17 14:29:10    769s] [ SetupOptGetWorkingSet  ]    269   0:00:00.6  (   1.8 % )     0:00:00.6 /  0:00:00.6    0.9
[03/17 14:29:10    769s] [ SetupOptGetActiveNode  ]    269   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[03/17 14:29:10    769s] [ SetupOptSlackGraph     ]    135   0:00:00.9  (   2.7 % )     0:00:00.9 /  0:00:00.9    1.0
[03/17 14:29:10    769s] [ MISC                   ]          0:00:02.6  (   7.7 % )     0:00:02.6 /  0:00:02.3    0.9
[03/17 14:29:10    769s] ---------------------------------------------------------------------------------------------
[03/17 14:29:10    769s]  TnsOpt #1 TOTAL                    0:00:34.2  ( 100.0 % )     0:00:34.2 /  0:00:32.8    1.0
[03/17 14:29:10    769s] ---------------------------------------------------------------------------------------------
[03/17 14:29:10    769s] 
[03/17 14:29:10    769s] End: GigaOpt Optimization in TNS mode
[03/17 14:29:11    769s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1936.5M
[03/17 14:29:11    769s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.115, MEM:1936.5M
[03/17 14:29:11    770s] 
[03/17 14:29:11    770s] *** Start incrementalPlace ***
[03/17 14:29:11    770s] User Input Parameters:
[03/17 14:29:11    770s] - Congestion Driven    : On
[03/17 14:29:11    770s] - Timing Driven        : On
[03/17 14:29:11    770s] - Area-Violation Based : On
[03/17 14:29:11    770s] - Start Rollback Level : -5
[03/17 14:29:11    770s] - Legalized            : On
[03/17 14:29:11    770s] - Window Based         : Off
[03/17 14:29:11    770s] - eDen incr mode       : Off
[03/17 14:29:11    770s] - Small incr mode      : Off
[03/17 14:29:11    770s] 
[03/17 14:29:11    770s] no activity file in design. spp won't run.
[03/17 14:29:11    770s] Collecting buffer chain nets ...
[03/17 14:29:11    770s] No Views given, use default active views for adaptive view pruning
[03/17 14:29:11    770s] SKP will enable view:
[03/17 14:29:11    770s]   WC_VIEW
[03/17 14:29:11    770s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1936.5M
[03/17 14:29:11    770s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.019, MEM:1936.5M
[03/17 14:29:11    770s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1936.5M
[03/17 14:29:11    770s] Starting Early Global Route congestion estimation: mem = 1936.5M
[03/17 14:29:11    770s] (I)       Started Loading and Dumping File ( Curr Mem: 1936.51 MB )
[03/17 14:29:11    770s] (I)       Reading DB...
[03/17 14:29:11    770s] (I)       Read data from FE... (mem=1936.5M)
[03/17 14:29:11    770s] (I)       Read nodes and places... (mem=1936.5M)
[03/17 14:29:11    770s] (I)       Done Read nodes and places (cpu=0.060s, mem=1951.4M)
[03/17 14:29:11    770s] (I)       Read nets... (mem=1951.4M)
[03/17 14:29:12    770s] (I)       Done Read nets (cpu=0.160s, mem=1968.4M)
[03/17 14:29:12    770s] (I)       Done Read data from FE (cpu=0.220s, mem=1968.4M)
[03/17 14:29:12    770s] (I)       before initializing RouteDB syMemory usage = 1968.4 MB
[03/17 14:29:12    770s] (I)       Honor MSV route constraint: false
[03/17 14:29:12    770s] (I)       Maximum routing layer  : 127
[03/17 14:29:12    770s] (I)       Minimum routing layer  : 2
[03/17 14:29:12    770s] (I)       Supply scale factor H  : 1.00
[03/17 14:29:12    770s] (I)       Supply scale factor V  : 1.00
[03/17 14:29:12    770s] (I)       Tracks used by clock wire: 0
[03/17 14:29:12    770s] (I)       Reverse direction      : 
[03/17 14:29:12    770s] (I)       Honor partition pin guides: true
[03/17 14:29:12    770s] (I)       Route selected nets only: false
[03/17 14:29:12    770s] (I)       Route secondary PG pins: false
[03/17 14:29:12    770s] (I)       Second PG max fanout   : 2147483647
[03/17 14:29:12    770s] (I)       Apply function for special wires: true
[03/17 14:29:12    770s] (I)       Layer by layer blockage reading: true
[03/17 14:29:12    770s] (I)       Offset calculation fix : true
[03/17 14:29:12    770s] (I)       Route stripe layer range: 
[03/17 14:29:12    770s] (I)       Honor partition fences : 
[03/17 14:29:12    770s] (I)       Honor partition pin    : 
[03/17 14:29:12    770s] (I)       Honor partition fences with feedthrough: 
[03/17 14:29:12    770s] (I)       Counted 37430 PG shapes. We will not process PG shapes layer by layer.
[03/17 14:29:12    770s] (I)       Use row-based GCell size
[03/17 14:29:12    770s] (I)       Use row-based GCell align
[03/17 14:29:12    770s] (I)       GCell unit size   : 3600
[03/17 14:29:12    770s] (I)       GCell multiplier  : 1
[03/17 14:29:12    770s] (I)       GCell row height  : 3600
[03/17 14:29:12    770s] (I)       Actual row height : 3600
[03/17 14:29:12    770s] (I)       GCell align ref   : 20000 20000
[03/17 14:29:12    770s] [NR-eGR] Track table information for default rule: 
[03/17 14:29:12    770s] [NR-eGR] M1 has no routable track
[03/17 14:29:12    770s] [NR-eGR] M2 has single uniform track structure
[03/17 14:29:12    770s] [NR-eGR] M3 has single uniform track structure
[03/17 14:29:12    770s] [NR-eGR] M4 has single uniform track structure
[03/17 14:29:12    770s] [NR-eGR] M5 has single uniform track structure
[03/17 14:29:12    770s] [NR-eGR] M6 has single uniform track structure
[03/17 14:29:12    770s] [NR-eGR] M7 has single uniform track structure
[03/17 14:29:12    770s] [NR-eGR] M8 has single uniform track structure
[03/17 14:29:12    770s] (I)       ===========================================================================
[03/17 14:29:12    770s] (I)       == Report All Rule Vias ==
[03/17 14:29:12    770s] (I)       ===========================================================================
[03/17 14:29:12    770s] (I)        Via Rule : (Default)
[03/17 14:29:12    770s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/17 14:29:12    770s] (I)       ---------------------------------------------------------------------------
[03/17 14:29:12    770s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/17 14:29:12    770s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/17 14:29:12    770s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/17 14:29:12    770s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/17 14:29:12    770s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/17 14:29:12    770s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/17 14:29:12    770s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/17 14:29:12    770s] (I)        8    0 : ---                         0 : ---                      
[03/17 14:29:12    770s] (I)       ===========================================================================
[03/17 14:29:12    770s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1968.38 MB )
[03/17 14:29:12    770s] [NR-eGR] Read 60008 PG shapes
[03/17 14:29:12    770s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1968.38 MB )
[03/17 14:29:12    770s] [NR-eGR] #Routing Blockages  : 0
[03/17 14:29:12    770s] [NR-eGR] #Instance Blockages : 0
[03/17 14:29:12    770s] [NR-eGR] #PG Blockages       : 60008
[03/17 14:29:12    770s] [NR-eGR] #Bump Blockages     : 0
[03/17 14:29:12    770s] [NR-eGR] #Boundary Blockages : 0
[03/17 14:29:12    770s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/17 14:29:12    770s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/17 14:29:12    770s] (I)       readDataFromPlaceDB
[03/17 14:29:12    770s] (I)       Read net information..
[03/17 14:29:12    770s] [NR-eGR] Read numTotalNets=54678  numIgnoredNets=0
[03/17 14:29:12    770s] (I)       Read testcase time = 0.020 seconds
[03/17 14:29:12    770s] 
[03/17 14:29:12    770s] (I)       early_global_route_priority property id does not exist.
[03/17 14:29:12    770s] (I)       Start initializing grid graph
[03/17 14:29:12    770s] (I)       End initializing grid graph
[03/17 14:29:12    770s] (I)       Model blockages into capacity
[03/17 14:29:12    770s] (I)       Read Num Blocks=60008  Num Prerouted Wires=0  Num CS=0
[03/17 14:29:12    770s] (I)       Started Modeling ( Curr Mem: 1980.48 MB )
[03/17 14:29:12    770s] (I)       Started Modeling Layer 1 ( Curr Mem: 1980.48 MB )
[03/17 14:29:12    770s] (I)       Started Modeling Layer 2 ( Curr Mem: 1980.48 MB )
[03/17 14:29:12    770s] (I)       Layer 1 (V) : #blockages 24424 : #preroutes 0
[03/17 14:29:12    770s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1980.48 MB )
[03/17 14:29:12    770s] (I)       Started Modeling Layer 3 ( Curr Mem: 1980.48 MB )
[03/17 14:29:12    770s] (I)       Layer 2 (H) : #blockages 23680 : #preroutes 0
[03/17 14:29:12    770s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1980.48 MB )
[03/17 14:29:12    770s] (I)       Started Modeling Layer 4 ( Curr Mem: 1980.48 MB )
[03/17 14:29:12    770s] (I)       Layer 3 (V) : #blockages 11904 : #preroutes 0
[03/17 14:29:12    770s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1980.48 MB )
[03/17 14:29:12    770s] (I)       Started Modeling Layer 5 ( Curr Mem: 1980.48 MB )
[03/17 14:29:12    770s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/17 14:29:12    770s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1980.48 MB )
[03/17 14:29:12    770s] (I)       Started Modeling Layer 6 ( Curr Mem: 1980.48 MB )
[03/17 14:29:12    770s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/17 14:29:12    770s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1980.48 MB )
[03/17 14:29:12    770s] (I)       Started Modeling Layer 7 ( Curr Mem: 1980.48 MB )
[03/17 14:29:12    770s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/17 14:29:12    770s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1980.48 MB )
[03/17 14:29:12    770s] (I)       Started Modeling Layer 8 ( Curr Mem: 1980.48 MB )
[03/17 14:29:12    770s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/17 14:29:12    770s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1980.48 MB )
[03/17 14:29:12    770s] (I)       Finished Modeling ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 1980.48 MB )
[03/17 14:29:12    770s] (I)       -- layer congestion ratio --
[03/17 14:29:12    770s] (I)       Layer 1 : 0.100000
[03/17 14:29:12    770s] (I)       Layer 2 : 0.700000
[03/17 14:29:12    770s] (I)       Layer 3 : 0.700000
[03/17 14:29:12    770s] (I)       Layer 4 : 0.700000
[03/17 14:29:12    770s] (I)       Layer 5 : 0.700000
[03/17 14:29:12    770s] (I)       Layer 6 : 0.700000
[03/17 14:29:12    770s] (I)       Layer 7 : 0.700000
[03/17 14:29:12    770s] (I)       Layer 8 : 0.700000
[03/17 14:29:12    770s] (I)       ----------------------------
[03/17 14:29:12    770s] (I)       Number of ignored nets = 0
[03/17 14:29:12    770s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/17 14:29:12    770s] (I)       Number of clock nets = 1.  Ignored: No
[03/17 14:29:12    770s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/17 14:29:12    770s] (I)       Number of special nets = 0.  Ignored: Yes
[03/17 14:29:12    770s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/17 14:29:12    770s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/17 14:29:12    770s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/17 14:29:12    770s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/17 14:29:12    770s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/17 14:29:12    770s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/17 14:29:12    770s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1980.5 MB
[03/17 14:29:12    770s] (I)       Ndr track 0 does not exist
[03/17 14:29:12    770s] (I)       Layer1  viaCost=300.00
[03/17 14:29:12    770s] (I)       Layer2  viaCost=100.00
[03/17 14:29:12    770s] (I)       Layer3  viaCost=100.00
[03/17 14:29:12    770s] (I)       Layer4  viaCost=100.00
[03/17 14:29:12    770s] (I)       Layer5  viaCost=100.00
[03/17 14:29:12    770s] (I)       Layer6  viaCost=200.00
[03/17 14:29:12    770s] (I)       Layer7  viaCost=100.00
[03/17 14:29:12    770s] (I)       ---------------------Grid Graph Info--------------------
[03/17 14:29:12    770s] (I)       Routing area        : (0, 0) - (1358400, 1354000)
[03/17 14:29:12    770s] (I)       Core area           : (20000, 20000) - (1338400, 1334000)
[03/17 14:29:12    770s] (I)       Site width          :   400  (dbu)
[03/17 14:29:12    770s] (I)       Row height          :  3600  (dbu)
[03/17 14:29:12    770s] (I)       GCell row height    :  3600  (dbu)
[03/17 14:29:12    770s] (I)       GCell width         :  3600  (dbu)
[03/17 14:29:12    770s] (I)       GCell height        :  3600  (dbu)
[03/17 14:29:12    770s] (I)       Grid                :   377   376     8
[03/17 14:29:12    770s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/17 14:29:12    770s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/17 14:29:12    770s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/17 14:29:12    770s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/17 14:29:12    770s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/17 14:29:12    770s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/17 14:29:12    770s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/17 14:29:12    770s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/17 14:29:12    770s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/17 14:29:12    770s] (I)       Total num of tracks :     0  3396  3384  3396  3384  3396   846   849
[03/17 14:29:12    770s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/17 14:29:12    770s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/17 14:29:12    770s] (I)       --------------------------------------------------------
[03/17 14:29:12    770s] 
[03/17 14:29:12    770s] [NR-eGR] ============ Routing rule table ============
[03/17 14:29:12    770s] [NR-eGR] Rule id: 0  Nets: 54678 
[03/17 14:29:12    770s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/17 14:29:12    770s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/17 14:29:12    770s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/17 14:29:12    770s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/17 14:29:12    770s] [NR-eGR] ========================================
[03/17 14:29:12    770s] [NR-eGR] 
[03/17 14:29:12    770s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/17 14:29:12    770s] (I)       blocked tracks on layer2 : = 308064 / 1276896 (24.13%)
[03/17 14:29:12    770s] (I)       blocked tracks on layer3 : = 84816 / 1275768 (6.65%)
[03/17 14:29:12    770s] (I)       blocked tracks on layer4 : = 372753 / 1276896 (29.19%)
[03/17 14:29:12    770s] (I)       blocked tracks on layer5 : = 0 / 1275768 (0.00%)
[03/17 14:29:12    770s] (I)       blocked tracks on layer6 : = 0 / 1276896 (0.00%)
[03/17 14:29:12    770s] (I)       blocked tracks on layer7 : = 0 / 318942 (0.00%)
[03/17 14:29:12    770s] (I)       blocked tracks on layer8 : = 0 / 319224 (0.00%)
[03/17 14:29:12    770s] (I)       After initializing earlyGlobalRoute syMemory usage = 1986.2 MB
[03/17 14:29:12    770s] (I)       Finished Loading and Dumping File ( CPU: 0.46 sec, Real: 0.52 sec, Curr Mem: 1986.16 MB )
[03/17 14:29:12    770s] (I)       Started Global Routing ( Curr Mem: 1986.16 MB )
[03/17 14:29:12    770s] (I)       ============= Initialization =============
[03/17 14:29:12    770s] (I)       totalPins=182653  totalGlobalPin=173186 (94.82%)
[03/17 14:29:12    770s] (I)       Started Build MST ( Curr Mem: 1986.16 MB )
[03/17 14:29:12    770s] (I)       Generate topology with single threads
[03/17 14:29:12    770s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 1986.16 MB )
[03/17 14:29:12    770s] (I)       total 2D Cap : 6408506 = (2792871 H, 3615635 V)
[03/17 14:29:12    770s] [NR-eGR] Layer group 1: route 54678 net(s) in layer range [2, 8]
[03/17 14:29:12    770s] (I)       ============  Phase 1a Route ============
[03/17 14:29:12    770s] (I)       Started Phase 1a ( Curr Mem: 1986.16 MB )
[03/17 14:29:12    770s] (I)       Finished Phase 1a ( CPU: 0.13 sec, Real: 0.12 sec, Curr Mem: 1986.16 MB )
[03/17 14:29:12    770s] (I)       Usage: 356058 = (173755 H, 182303 V) = (6.22% H, 5.04% V) = (3.128e+05um H, 3.281e+05um V)
[03/17 14:29:12    770s] (I)       
[03/17 14:29:12    770s] (I)       ============  Phase 1b Route ============
[03/17 14:29:12    770s] (I)       Usage: 356058 = (173755 H, 182303 V) = (6.22% H, 5.04% V) = (3.128e+05um H, 3.281e+05um V)
[03/17 14:29:12    770s] (I)       
[03/17 14:29:12    770s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.409044e+05um
[03/17 14:29:12    770s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/17 14:29:12    770s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/17 14:29:12    770s] (I)       ============  Phase 1c Route ============
[03/17 14:29:12    770s] (I)       Usage: 356058 = (173755 H, 182303 V) = (6.22% H, 5.04% V) = (3.128e+05um H, 3.281e+05um V)
[03/17 14:29:12    770s] (I)       
[03/17 14:29:12    770s] (I)       ============  Phase 1d Route ============
[03/17 14:29:12    770s] (I)       Usage: 356058 = (173755 H, 182303 V) = (6.22% H, 5.04% V) = (3.128e+05um H, 3.281e+05um V)
[03/17 14:29:12    770s] (I)       
[03/17 14:29:12    770s] (I)       ============  Phase 1e Route ============
[03/17 14:29:12    770s] (I)       Started Phase 1e ( Curr Mem: 1986.16 MB )
[03/17 14:29:12    770s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1986.16 MB )
[03/17 14:29:12    770s] (I)       Usage: 356058 = (173755 H, 182303 V) = (6.22% H, 5.04% V) = (3.128e+05um H, 3.281e+05um V)
[03/17 14:29:12    770s] (I)       
[03/17 14:29:12    770s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.409044e+05um
[03/17 14:29:12    770s] [NR-eGR] 
[03/17 14:29:12    771s] (I)       Current Phase 1l[Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1986.16 MB )
[03/17 14:29:12    771s] (I)       Running layer assignment with 1 threads
[03/17 14:29:12    771s] (I)       Finished Phase 1l ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1986.16 MB )
[03/17 14:29:12    771s] (I)       ============  Phase 1l Route ============
[03/17 14:29:12    771s] (I)       
[03/17 14:29:12    771s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/17 14:29:12    771s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[03/17 14:29:12    771s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[03/17 14:29:12    771s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-16)    OverCon 
[03/17 14:29:12    771s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/17 14:29:12    771s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:29:12    771s] [NR-eGR]      M2  (2)       193( 0.14%)         1( 0.00%)         2( 0.00%)         2( 0.00%)   ( 0.14%) 
[03/17 14:29:12    771s] [NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:29:12    771s] [NR-eGR]      M4  (4)        10( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[03/17 14:29:12    771s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:29:12    771s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:29:12    771s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:29:12    771s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:29:12    771s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/17 14:29:12    771s] [NR-eGR] Total              203( 0.02%)         1( 0.00%)         2( 0.00%)         2( 0.00%)   ( 0.02%) 
[03/17 14:29:12    771s] [NR-eGR] 
[03/17 14:29:12    771s] (I)       Finished Global Routing ( CPU: 0.53 sec, Real: 0.60 sec, Curr Mem: 1986.16 MB )
[03/17 14:29:12    771s] (I)       total 2D Cap : 6453847 = (2802213 H, 3651634 V)
[03/17 14:29:12    771s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/17 14:29:12    771s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/17 14:29:12    771s] Early Global Route congestion estimation runtime: 1.17 seconds, mem = 1986.2M
[03/17 14:29:12    771s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.040, REAL:1.174, MEM:1986.2M
[03/17 14:29:12    771s] OPERPROF: Starting HotSpotCal at level 1, MEM:1986.2M
[03/17 14:29:12    771s] [hotspot] +------------+---------------+---------------+
[03/17 14:29:12    771s] [hotspot] |            |   max hotspot | total hotspot |
[03/17 14:29:12    771s] [hotspot] +------------+---------------+---------------+
[03/17 14:29:12    771s] [hotspot] | normalized |          0.00 |          0.00 |
[03/17 14:29:12    771s] [hotspot] +------------+---------------+---------------+
[03/17 14:29:12    771s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/17 14:29:12    771s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/17 14:29:12    771s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.012, MEM:1986.2M
[03/17 14:29:12    771s] 
[03/17 14:29:12    771s] === incrementalPlace Internal Loop 1 ===
[03/17 14:29:12    771s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[03/17 14:29:12    771s] OPERPROF: Starting IPInitSPData at level 1, MEM:1986.2M
[03/17 14:29:12    771s] z: 2, totalTracks: 1
[03/17 14:29:12    771s] z: 4, totalTracks: 1
[03/17 14:29:12    771s] z: 6, totalTracks: 1
[03/17 14:29:12    771s] z: 8, totalTracks: 1
[03/17 14:29:12    771s] #spOpts: N=65 minPadR=1.1 
[03/17 14:29:13    771s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1986.2M
[03/17 14:29:13    771s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.230, REAL:0.236, MEM:1986.2M
[03/17 14:29:13    771s] OPERPROF:   Starting post-place ADS at level 2, MEM:1986.2M
[03/17 14:29:13    771s] ADSU 0.460 -> 0.460. GS 14.400
[03/17 14:29:13    771s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.150, REAL:0.144, MEM:1986.2M
[03/17 14:29:13    771s] OPERPROF:   Starting spMPad at level 2, MEM:1986.2M
[03/17 14:29:13    771s] OPERPROF:     Starting spContextMPad at level 3, MEM:1986.2M
[03/17 14:29:13    771s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1986.2M
[03/17 14:29:13    771s] OPERPROF:   Finished spMPad at level 2, CPU:0.030, REAL:0.030, MEM:1986.2M
[03/17 14:29:13    771s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1986.2M
[03/17 14:29:13    771s] no activity file in design. spp won't run.
[03/17 14:29:13    771s] [spp] 0
[03/17 14:29:13    771s] [adp] 0:1:1:3
[03/17 14:29:13    771s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.020, REAL:0.018, MEM:1986.2M
[03/17 14:29:13    771s] SP #FI/SF FL/PI 0/0 50554/0
[03/17 14:29:13    771s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.530, REAL:0.536, MEM:1986.2M
[03/17 14:29:13    771s] PP off. flexM 0
[03/17 14:29:13    771s] OPERPROF: Starting CDPad at level 1, MEM:1986.2M
[03/17 14:29:13    771s] 3DP is on.
[03/17 14:29:13    771s] 3DP OF M2 0.002, M4 0.000. Diff 0
[03/17 14:29:13    771s] design sh 0.043.
[03/17 14:29:13    771s] design sh 0.043.
[03/17 14:29:13    771s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/17 14:29:13    772s] design sh 0.043.
[03/17 14:29:14    772s] CDPadU 0.548 -> 0.513. R=0.460, N=50554, GS=1.800
[03/17 14:29:14    772s] OPERPROF: Finished CDPad at level 1, CPU:0.900, REAL:0.896, MEM:1986.2M
[03/17 14:29:14    772s] OPERPROF: Starting InitSKP at level 1, MEM:1986.2M
[03/17 14:29:14    772s] no activity file in design. spp won't run.
[03/17 14:29:16    775s] no activity file in design. spp won't run.
[03/17 14:29:21    779s] *** Finished SKP initialization (cpu=0:00:06.9, real=0:00:07.0)***
[03/17 14:29:21    779s] OPERPROF: Finished InitSKP at level 1, CPU:6.860, REAL:6.863, MEM:2028.0M
[03/17 14:29:21    779s] NP #FI/FS/SF FL/PI: 0/0/0 50554/0
[03/17 14:29:21    779s] no activity file in design. spp won't run.
[03/17 14:29:21    780s] 
[03/17 14:29:21    780s] AB Est...
[03/17 14:29:21    780s] OPERPROF: Starting npPlace at level 1, MEM:2039.2M
[03/17 14:29:22    780s] OPERPROF: Finished npPlace at level 1, CPU:0.320, REAL:0.317, MEM:2155.8M
[03/17 14:29:22    780s] Iteration  5: Skipped, with CDP Off
[03/17 14:29:22    780s] 
[03/17 14:29:22    780s] AB Est...
[03/17 14:29:22    780s] OPERPROF: Starting npPlace at level 1, MEM:2155.8M
[03/17 14:29:22    780s] OPERPROF: Finished npPlace at level 1, CPU:0.250, REAL:0.257, MEM:2155.8M
[03/17 14:29:22    780s] Iteration  6: Skipped, with CDP Off
[03/17 14:29:22    780s] 
[03/17 14:29:22    780s] AB Est...
[03/17 14:29:22    780s] OPERPROF: Starting npPlace at level 1, MEM:2155.8M
[03/17 14:29:22    781s] OPERPROF: Finished npPlace at level 1, CPU:0.230, REAL:0.230, MEM:2155.8M
[03/17 14:29:23    781s] Iteration  7: Skipped, with CDP Off
[03/17 14:29:23    781s] OPERPROF: Starting npPlace at level 1, MEM:2155.8M
[03/17 14:29:23    781s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[03/17 14:29:23    781s] No instances found in the vector
[03/17 14:29:23    781s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2155.8M, DRC: 0)
[03/17 14:29:23    781s] 0 (out of 0) MH cells were successfully legalized.
[03/17 14:29:36    794s] Iteration  8: Total net bbox = 4.311e+05 (2.27e+05 2.04e+05)
[03/17 14:29:36    794s]               Est.  stn bbox = 5.787e+05 (3.03e+05 2.75e+05)
[03/17 14:29:36    794s]               cpu = 0:00:13.2 real = 0:00:13.0 mem = 2141.2M
[03/17 14:29:36    794s] OPERPROF: Finished npPlace at level 1, CPU:13.390, REAL:13.372, MEM:2141.2M
[03/17 14:29:36    795s] no activity file in design. spp won't run.
[03/17 14:29:36    795s] NP #FI/FS/SF FL/PI: 0/0/0 50554/0
[03/17 14:29:36    795s] no activity file in design. spp won't run.
[03/17 14:29:37    795s] OPERPROF: Starting npPlace at level 1, MEM:2141.2M
[03/17 14:29:37    796s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/17 14:29:37    796s] No instances found in the vector
[03/17 14:29:37    796s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2141.2M, DRC: 0)
[03/17 14:29:37    796s] 0 (out of 0) MH cells were successfully legalized.
[03/17 14:30:15    833s] Iteration  9: Total net bbox = 4.666e+05 (2.43e+05 2.23e+05)
[03/17 14:30:15    833s]               Est.  stn bbox = 6.197e+05 (3.22e+05 2.98e+05)
[03/17 14:30:15    833s]               cpu = 0:00:37.9 real = 0:00:38.0 mem = 2132.9M
[03/17 14:30:15    833s] OPERPROF: Finished npPlace at level 1, CPU:38.110, REAL:38.026, MEM:2132.9M
[03/17 14:30:15    834s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2132.9M
[03/17 14:30:15    834s] Starting Early Global Route rough congestion estimation: mem = 2132.9M
[03/17 14:30:15    834s] (I)       Started Loading and Dumping File ( Curr Mem: 2132.86 MB )
[03/17 14:30:15    834s] (I)       Reading DB...
[03/17 14:30:15    834s] (I)       Read data from FE... (mem=2132.9M)
[03/17 14:30:15    834s] (I)       Read nodes and places... (mem=2132.9M)
[03/17 14:30:15    834s] (I)       Done Read nodes and places (cpu=0.050s, mem=2132.9M)
[03/17 14:30:15    834s] (I)       Read nets... (mem=2132.9M)
[03/17 14:30:15    834s] (I)       Done Read nets (cpu=0.170s, mem=2132.9M)
[03/17 14:30:15    834s] (I)       Done Read data from FE (cpu=0.220s, mem=2132.9M)
[03/17 14:30:15    834s] (I)       before initializing RouteDB syMemory usage = 2132.9 MB
[03/17 14:30:15    834s] (I)       Print mode             : 2
[03/17 14:30:15    834s] (I)       Stop if highly congested: false
[03/17 14:30:15    834s] (I)       Honor MSV route constraint: false
[03/17 14:30:15    834s] (I)       Maximum routing layer  : 127
[03/17 14:30:15    834s] (I)       Minimum routing layer  : 2
[03/17 14:30:15    834s] (I)       Supply scale factor H  : 1.00
[03/17 14:30:15    834s] (I)       Supply scale factor V  : 1.00
[03/17 14:30:15    834s] (I)       Tracks used by clock wire: 0
[03/17 14:30:15    834s] (I)       Reverse direction      : 
[03/17 14:30:15    834s] (I)       Honor partition pin guides: true
[03/17 14:30:15    834s] (I)       Route selected nets only: false
[03/17 14:30:15    834s] (I)       Route secondary PG pins: false
[03/17 14:30:15    834s] (I)       Second PG max fanout   : 2147483647
[03/17 14:30:15    834s] (I)       Assign partition pins  : false
[03/17 14:30:15    834s] (I)       Support large GCell    : true
[03/17 14:30:15    834s] (I)       Number of rows per GCell: 3
[03/17 14:30:15    834s] (I)       Max num rows per GCell : 32
[03/17 14:30:15    834s] (I)       Apply function for special wires: true
[03/17 14:30:15    834s] (I)       Layer by layer blockage reading: true
[03/17 14:30:15    834s] (I)       Offset calculation fix : true
[03/17 14:30:15    834s] (I)       Route stripe layer range: 
[03/17 14:30:15    834s] (I)       Honor partition fences : 
[03/17 14:30:15    834s] (I)       Honor partition pin    : 
[03/17 14:30:15    834s] (I)       Honor partition fences with feedthrough: 
[03/17 14:30:15    834s] (I)       Counted 37430 PG shapes. We will not process PG shapes layer by layer.
[03/17 14:30:15    834s] (I)       Use row-based GCell size
[03/17 14:30:15    834s] (I)       Use row-based GCell align
[03/17 14:30:15    834s] (I)       GCell unit size   : 3600
[03/17 14:30:15    834s] (I)       GCell multiplier  : 3
[03/17 14:30:15    834s] (I)       GCell row height  : 3600
[03/17 14:30:15    834s] (I)       Actual row height : 3600
[03/17 14:30:15    834s] (I)       GCell align ref   : 20000 20000
[03/17 14:30:15    834s] [NR-eGR] Track table information for default rule: 
[03/17 14:30:15    834s] [NR-eGR] M1 has no routable track
[03/17 14:30:15    834s] [NR-eGR] M2 has single uniform track structure
[03/17 14:30:15    834s] [NR-eGR] M3 has single uniform track structure
[03/17 14:30:15    834s] [NR-eGR] M4 has single uniform track structure
[03/17 14:30:15    834s] [NR-eGR] M5 has single uniform track structure
[03/17 14:30:15    834s] [NR-eGR] M6 has single uniform track structure
[03/17 14:30:15    834s] [NR-eGR] M7 has single uniform track structure
[03/17 14:30:15    834s] [NR-eGR] M8 has single uniform track structure
[03/17 14:30:15    834s] (I)       ===========================================================================
[03/17 14:30:15    834s] (I)       == Report All Rule Vias ==
[03/17 14:30:15    834s] (I)       ===========================================================================
[03/17 14:30:15    834s] (I)        Via Rule : (Default)
[03/17 14:30:15    834s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/17 14:30:15    834s] (I)       ---------------------------------------------------------------------------
[03/17 14:30:15    834s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/17 14:30:15    834s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/17 14:30:15    834s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/17 14:30:15    834s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/17 14:30:15    834s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/17 14:30:15    834s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/17 14:30:15    834s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/17 14:30:15    834s] (I)        8    0 : ---                         0 : ---                      
[03/17 14:30:15    834s] (I)       ===========================================================================
[03/17 14:30:15    834s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2132.86 MB )
[03/17 14:30:15    834s] [NR-eGR] Read 60008 PG shapes
[03/17 14:30:15    834s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2132.86 MB )
[03/17 14:30:15    834s] [NR-eGR] #Routing Blockages  : 0
[03/17 14:30:15    834s] [NR-eGR] #Instance Blockages : 0
[03/17 14:30:15    834s] [NR-eGR] #PG Blockages       : 60008
[03/17 14:30:15    834s] [NR-eGR] #Bump Blockages     : 0
[03/17 14:30:15    834s] [NR-eGR] #Boundary Blockages : 0
[03/17 14:30:15    834s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/17 14:30:15    834s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/17 14:30:16    834s] (I)       readDataFromPlaceDB
[03/17 14:30:16    834s] (I)       Read net information..
[03/17 14:30:16    834s] [NR-eGR] Read numTotalNets=54678  numIgnoredNets=0
[03/17 14:30:16    834s] (I)       Read testcase time = 0.020 seconds
[03/17 14:30:16    834s] 
[03/17 14:30:16    834s] (I)       early_global_route_priority property id does not exist.
[03/17 14:30:16    834s] (I)       Start initializing grid graph
[03/17 14:30:16    834s] (I)       End initializing grid graph
[03/17 14:30:16    834s] (I)       Model blockages into capacity
[03/17 14:30:16    834s] (I)       Read Num Blocks=60008  Num Prerouted Wires=0  Num CS=0
[03/17 14:30:16    834s] (I)       Started Modeling ( Curr Mem: 2132.86 MB )
[03/17 14:30:16    834s] (I)       Started Modeling Layer 1 ( Curr Mem: 2132.86 MB )
[03/17 14:30:16    834s] (I)       Started Modeling Layer 2 ( Curr Mem: 2132.86 MB )
[03/17 14:30:16    834s] (I)       Layer 1 (V) : #blockages 24424 : #preroutes 0
[03/17 14:30:16    834s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2132.86 MB )
[03/17 14:30:16    834s] (I)       Started Modeling Layer 3 ( Curr Mem: 2132.86 MB )
[03/17 14:30:16    834s] (I)       Layer 2 (H) : #blockages 23680 : #preroutes 0
[03/17 14:30:16    834s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2132.86 MB )
[03/17 14:30:16    834s] (I)       Started Modeling Layer 4 ( Curr Mem: 2132.86 MB )
[03/17 14:30:16    834s] (I)       Layer 3 (V) : #blockages 11904 : #preroutes 0
[03/17 14:30:16    834s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2132.86 MB )
[03/17 14:30:16    834s] (I)       Started Modeling Layer 5 ( Curr Mem: 2132.86 MB )
[03/17 14:30:16    834s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/17 14:30:16    834s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2132.86 MB )
[03/17 14:30:16    834s] (I)       Started Modeling Layer 6 ( Curr Mem: 2132.86 MB )
[03/17 14:30:16    834s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/17 14:30:16    834s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2132.86 MB )
[03/17 14:30:16    834s] (I)       Started Modeling Layer 7 ( Curr Mem: 2132.86 MB )
[03/17 14:30:16    834s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/17 14:30:16    834s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2132.86 MB )
[03/17 14:30:16    834s] (I)       Started Modeling Layer 8 ( Curr Mem: 2132.86 MB )
[03/17 14:30:16    834s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/17 14:30:16    834s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2132.86 MB )
[03/17 14:30:16    834s] (I)       Finished Modeling ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2132.86 MB )
[03/17 14:30:16    834s] (I)       -- layer congestion ratio --
[03/17 14:30:16    834s] (I)       Layer 1 : 0.100000
[03/17 14:30:16    834s] (I)       Layer 2 : 0.700000
[03/17 14:30:16    834s] (I)       Layer 3 : 0.700000
[03/17 14:30:16    834s] (I)       Layer 4 : 0.700000
[03/17 14:30:16    834s] (I)       Layer 5 : 0.700000
[03/17 14:30:16    834s] (I)       Layer 6 : 0.700000
[03/17 14:30:16    834s] (I)       Layer 7 : 0.700000
[03/17 14:30:16    834s] (I)       Layer 8 : 0.700000
[03/17 14:30:16    834s] (I)       ----------------------------
[03/17 14:30:16    834s] (I)       Number of ignored nets = 0
[03/17 14:30:16    834s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/17 14:30:16    834s] (I)       Number of clock nets = 1.  Ignored: No
[03/17 14:30:16    834s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/17 14:30:16    834s] (I)       Number of special nets = 0.  Ignored: Yes
[03/17 14:30:16    834s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/17 14:30:16    834s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/17 14:30:16    834s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/17 14:30:16    834s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/17 14:30:16    834s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/17 14:30:16    834s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/17 14:30:16    834s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2132.9 MB
[03/17 14:30:16    834s] (I)       Ndr track 0 does not exist
[03/17 14:30:16    834s] (I)       Layer1  viaCost=300.00
[03/17 14:30:16    834s] (I)       Layer2  viaCost=100.00
[03/17 14:30:16    834s] (I)       Layer3  viaCost=100.00
[03/17 14:30:16    834s] (I)       Layer4  viaCost=100.00
[03/17 14:30:16    834s] (I)       Layer5  viaCost=100.00
[03/17 14:30:16    834s] (I)       Layer6  viaCost=200.00
[03/17 14:30:16    834s] (I)       Layer7  viaCost=100.00
[03/17 14:30:16    834s] (I)       ---------------------Grid Graph Info--------------------
[03/17 14:30:16    834s] (I)       Routing area        : (0, 0) - (1358400, 1354000)
[03/17 14:30:16    834s] (I)       Core area           : (20000, 20000) - (1338400, 1334000)
[03/17 14:30:16    834s] (I)       Site width          :   400  (dbu)
[03/17 14:30:16    834s] (I)       Row height          :  3600  (dbu)
[03/17 14:30:16    834s] (I)       GCell row height    :  3600  (dbu)
[03/17 14:30:16    834s] (I)       GCell width         : 10800  (dbu)
[03/17 14:30:16    834s] (I)       GCell height        : 10800  (dbu)
[03/17 14:30:16    834s] (I)       Grid                :   126   126     8
[03/17 14:30:16    834s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/17 14:30:16    834s] (I)       Vertical capacity   :     0 10800     0 10800     0 10800     0 10800
[03/17 14:30:16    834s] (I)       Horizontal capacity :     0     0 10800     0 10800     0 10800     0
[03/17 14:30:16    834s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/17 14:30:16    834s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/17 14:30:16    834s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/17 14:30:16    834s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/17 14:30:16    834s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/17 14:30:16    834s] (I)       Num tracks per GCell: 30.00 27.00 27.00 27.00 27.00 27.00  6.75  6.75
[03/17 14:30:16    834s] (I)       Total num of tracks :     0  3396  3384  3396  3384  3396   846   849
[03/17 14:30:16    834s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/17 14:30:16    834s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/17 14:30:16    834s] (I)       --------------------------------------------------------
[03/17 14:30:16    834s] 
[03/17 14:30:16    834s] [NR-eGR] ============ Routing rule table ============
[03/17 14:30:16    834s] [NR-eGR] Rule id: 0  Nets: 54678 
[03/17 14:30:16    834s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/17 14:30:16    834s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/17 14:30:16    834s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/17 14:30:16    834s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/17 14:30:16    834s] [NR-eGR] ========================================
[03/17 14:30:16    834s] [NR-eGR] 
[03/17 14:30:16    834s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/17 14:30:16    834s] (I)       blocked tracks on layer2 : = 104559 / 427896 (24.44%)
[03/17 14:30:16    834s] (I)       blocked tracks on layer3 : = 52421 / 426384 (12.29%)
[03/17 14:30:16    834s] (I)       blocked tracks on layer4 : = 125249 / 427896 (29.27%)
[03/17 14:30:16    834s] (I)       blocked tracks on layer5 : = 0 / 426384 (0.00%)
[03/17 14:30:16    834s] (I)       blocked tracks on layer6 : = 0 / 427896 (0.00%)
[03/17 14:30:16    834s] (I)       blocked tracks on layer7 : = 0 / 106596 (0.00%)
[03/17 14:30:16    834s] (I)       blocked tracks on layer8 : = 0 / 106974 (0.00%)
[03/17 14:30:16    834s] (I)       After initializing earlyGlobalRoute syMemory usage = 2132.9 MB
[03/17 14:30:16    834s] (I)       Finished Loading and Dumping File ( CPU: 0.37 sec, Real: 0.53 sec, Curr Mem: 2132.86 MB )
[03/17 14:30:16    834s] (I)       ============= Initialization =============
[03/17 14:30:16    834s] (I)       numLocalWires=118292  numGlobalNetBranches=32477  numLocalNetBranches=26838
[03/17 14:30:16    834s] (I)       totalPins=182653  totalGlobalPin=101107 (55.35%)
[03/17 14:30:16    834s] (I)       Started Build MST ( Curr Mem: 2132.86 MB )
[03/17 14:30:16    834s] (I)       Generate topology with single threads
[03/17 14:30:16    834s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2132.86 MB )
[03/17 14:30:16    834s] (I)       total 2D Cap : 2142780 = (921358 H, 1221422 V)
[03/17 14:30:16    834s] (I)       ============  Phase 1a Route ============
[03/17 14:30:16    834s] (I)       Started Phase 1a ( Curr Mem: 2132.86 MB )
[03/17 14:30:16    834s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2132.86 MB )
[03/17 14:30:16    834s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2132.86 MB )
[03/17 14:30:16    834s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/17 14:30:16    834s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2132.86 MB )
[03/17 14:30:16    834s] (I)       Usage: 111805 = (58365 H, 53440 V) = (6.33% H, 4.38% V) = (3.152e+05um H, 2.886e+05um V)
[03/17 14:30:16    834s] (I)       
[03/17 14:30:16    834s] (I)       ============  Phase 1b Route ============
[03/17 14:30:16    834s] (I)       Usage: 111805 = (58365 H, 53440 V) = (6.33% H, 4.38% V) = (3.152e+05um H, 2.886e+05um V)
[03/17 14:30:16    834s] (I)       
[03/17 14:30:16    834s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/17 14:30:16    834s] 
[03/17 14:30:16    834s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/17 14:30:16    834s] Finished Early Global Route rough congestion estimation: mem = 2132.9M
[03/17 14:30:16    834s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.500, REAL:0.674, MEM:2132.9M
[03/17 14:30:16    834s] earlyGlobalRoute rough estimation gcell size 3 row height
[03/17 14:30:16    834s] OPERPROF: Starting CDPad at level 1, MEM:2132.9M
[03/17 14:30:16    834s] CDPadU 0.513 -> 0.513. R=0.460, N=50554, GS=5.400
[03/17 14:30:16    834s] OPERPROF: Finished CDPad at level 1, CPU:0.300, REAL:0.298, MEM:2132.9M
[03/17 14:30:16    834s] no activity file in design. spp won't run.
[03/17 14:30:16    834s] NP #FI/FS/SF FL/PI: 0/0/0 50554/0
[03/17 14:30:16    835s] no activity file in design. spp won't run.
[03/17 14:30:17    835s] OPERPROF: Starting npPlace at level 1, MEM:2132.9M
[03/17 14:30:17    835s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/17 14:30:17    835s] No instances found in the vector
[03/17 14:30:17    835s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2132.9M, DRC: 0)
[03/17 14:30:17    835s] 0 (out of 0) MH cells were successfully legalized.
[03/17 14:30:21    839s] OPERPROF: Finished npPlace at level 1, CPU:4.040, REAL:4.040, MEM:2128.5M
[03/17 14:30:21    839s] no activity file in design. spp won't run.
[03/17 14:30:21    839s] NP #FI/FS/SF FL/PI: 0/0/0 50554/0
[03/17 14:30:21    839s] no activity file in design. spp won't run.
[03/17 14:30:22    840s] OPERPROF: Starting npPlace at level 1, MEM:2128.5M
[03/17 14:30:22    840s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/17 14:30:22    840s] No instances found in the vector
[03/17 14:30:22    840s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2128.5M, DRC: 0)
[03/17 14:30:22    840s] 0 (out of 0) MH cells were successfully legalized.
[03/17 14:30:51    869s] Iteration 10: Total net bbox = 4.797e+05 (2.49e+05 2.30e+05)
[03/17 14:30:51    869s]               Est.  stn bbox = 6.330e+05 (3.28e+05 3.05e+05)
[03/17 14:30:51    869s]               cpu = 0:00:29.4 real = 0:00:29.0 mem = 2129.3M
[03/17 14:30:51    869s] OPERPROF: Finished npPlace at level 1, CPU:29.520, REAL:29.465, MEM:2129.3M
[03/17 14:30:51    870s] no activity file in design. spp won't run.
[03/17 14:30:51    870s] NP #FI/FS/SF FL/PI: 0/0/0 50554/0
[03/17 14:30:51    870s] no activity file in design. spp won't run.
[03/17 14:30:52    870s] OPERPROF: Starting npPlace at level 1, MEM:2129.3M
[03/17 14:30:52    870s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/17 14:30:52    870s] No instances found in the vector
[03/17 14:30:52    870s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2129.3M, DRC: 0)
[03/17 14:30:52    870s] 0 (out of 0) MH cells were successfully legalized.
[03/17 14:31:16    895s] Iteration 11: Total net bbox = 5.101e+05 (2.62e+05 2.48e+05)
[03/17 14:31:16    895s]               Est.  stn bbox = 6.615e+05 (3.40e+05 3.22e+05)
[03/17 14:31:16    895s]               cpu = 0:00:24.4 real = 0:00:24.0 mem = 2134.2M
[03/17 14:31:16    895s] OPERPROF: Finished npPlace at level 1, CPU:24.550, REAL:24.505, MEM:2134.2M
[03/17 14:31:17    895s] no activity file in design. spp won't run.
[03/17 14:31:17    895s] NP #FI/FS/SF FL/PI: 0/0/0 50554/0
[03/17 14:31:17    895s] no activity file in design. spp won't run.
[03/17 14:31:17    896s] OPERPROF: Starting npPlace at level 1, MEM:2134.2M
[03/17 14:31:18    896s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/17 14:31:18    896s] No instances found in the vector
[03/17 14:31:18    896s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2134.2M, DRC: 0)
[03/17 14:31:18    896s] 0 (out of 0) MH cells were successfully legalized.
[03/17 14:31:33    912s] Iteration 12: Total net bbox = 5.239e+05 (2.70e+05 2.54e+05)
[03/17 14:31:33    912s]               Est.  stn bbox = 6.758e+05 (3.47e+05 3.29e+05)
[03/17 14:31:33    912s]               cpu = 0:00:15.7 real = 0:00:15.0 mem = 2141.0M
[03/17 14:31:33    912s] OPERPROF: Finished npPlace at level 1, CPU:15.900, REAL:15.892, MEM:2141.0M
[03/17 14:31:33    912s] Move report: Timing Driven Placement moves 50554 insts, mean move: 4.45 um, max move: 45.59 um
[03/17 14:31:33    912s] 	Max move on inst (FE_OFC328_core_instance1_sfp_instance_sum_2core_14): (250.60, 85.60) --> (287.03, 94.76)
[03/17 14:31:33    912s] no activity file in design. spp won't run.
[03/17 14:31:33    912s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2141.0M
[03/17 14:31:33    912s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2141.0M
[03/17 14:31:33    912s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.030, REAL:0.021, MEM:2141.0M
[03/17 14:31:33    912s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2141.0M
[03/17 14:31:33    912s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2136.4M
[03/17 14:31:33    912s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.080, REAL:0.074, MEM:2136.4M
[03/17 14:31:33    912s] 
[03/17 14:31:33    912s] Finished Incremental Placement (cpu=0:02:21, real=0:02:21, mem=2136.4M)
[03/17 14:31:33    912s] CongRepair sets shifter mode to gplace
[03/17 14:31:33    912s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2136.4M
[03/17 14:31:33    912s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2136.4M
[03/17 14:31:33    912s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2136.4M
[03/17 14:31:33    912s] z: 2, totalTracks: 1
[03/17 14:31:33    912s] z: 4, totalTracks: 1
[03/17 14:31:33    912s] z: 6, totalTracks: 1
[03/17 14:31:33    912s] z: 8, totalTracks: 1
[03/17 14:31:33    912s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/17 14:31:34    912s] All LLGs are deleted
[03/17 14:31:34    912s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2136.4M
[03/17 14:31:34    912s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.001, MEM:2136.4M
[03/17 14:31:34    912s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2136.4M
[03/17 14:31:34    912s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2136.4M
[03/17 14:31:34    912s] Core basic site is core
[03/17 14:31:34    912s] SiteArray: non-trimmed site array dimensions = 365 x 3296
[03/17 14:31:34    912s] SiteArray: use 4,861,952 bytes
[03/17 14:31:34    912s] SiteArray: current memory after site array memory allocation 2141.0M
[03/17 14:31:34    912s] SiteArray: FP blocked sites are writable
[03/17 14:31:34    912s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 14:31:34    912s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2141.0M
[03/17 14:31:34    912s] Process 36298 wires and vias for routing blockage and capacity analysis
[03/17 14:31:34    912s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.060, REAL:0.067, MEM:2141.0M
[03/17 14:31:34    912s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.190, REAL:0.190, MEM:2141.0M
[03/17 14:31:34    912s] OPERPROF:         Starting CMU at level 5, MEM:2141.0M
[03/17 14:31:34    912s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.005, MEM:2141.0M
[03/17 14:31:34    912s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.220, REAL:0.215, MEM:2141.0M
[03/17 14:31:34    912s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2141.0MB).
[03/17 14:31:34    912s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.280, REAL:0.288, MEM:2141.0M
[03/17 14:31:34    912s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.280, REAL:0.289, MEM:2141.0M
[03/17 14:31:34    912s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.16097.3
[03/17 14:31:34    912s] OPERPROF:   Starting RefinePlace at level 2, MEM:2141.0M
[03/17 14:31:34    912s] *** Starting refinePlace (0:15:13 mem=2141.0M) ***
[03/17 14:31:34    912s] Total net bbox length = 7.269e+05 (4.151e+05 3.118e+05) (ext = 1.892e+05)
[03/17 14:31:34    912s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:31:34    912s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2141.0M
[03/17 14:31:34    912s] Starting refinePlace ...
[03/17 14:31:34    912s] ** Cut row section cpu time 0:00:00.0.
[03/17 14:31:34    912s]    Spread Effort: high, pre-route mode, useDDP on.
[03/17 14:31:36    914s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.6, real=0:00:02.0, mem=2141.0MB) @(0:15:13 - 0:15:14).
[03/17 14:31:36    914s] Move report: preRPlace moves 50553 insts, mean move: 0.52 um, max move: 2.82 um
[03/17 14:31:36    914s] 	Max move on inst (U51994): (390.55, 568.97) --> (390.60, 566.20)
[03/17 14:31:36    914s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
[03/17 14:31:36    914s] wireLenOptFixPriorityInst 0 inst fixed
[03/17 14:31:36    914s] Placement tweakage begins.
[03/17 14:31:36    914s] wire length = 7.027e+05
[03/17 14:31:40    919s] wire length = 6.667e+05
[03/17 14:31:40    919s] Placement tweakage ends.
[03/17 14:31:40    919s] Move report: tweak moves 9451 insts, mean move: 1.98 um, max move: 44.60 um
[03/17 14:31:40    919s] 	Max move on inst (FE_OFC297_core_instance0_array_out_92): (429.20, 420.40) --> (473.80, 420.40)
[03/17 14:31:40    919s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:05.0, real=0:00:04.0, mem=2141.0MB) @(0:15:14 - 0:15:19).
[03/17 14:31:41    919s] 
[03/17 14:31:41    919s] Running Spiral with 1 thread in Normal Mode  fetchWidth=324 
[03/17 14:31:42    921s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:31:42    921s] [CPU] RefinePlace/Legalization (cpu=0:00:02.0, real=0:00:02.0, mem=2141.0MB) @(0:15:19 - 0:15:21).
[03/17 14:31:42    921s] Move report: Detail placement moves 50554 insts, mean move: 0.88 um, max move: 45.36 um
[03/17 14:31:42    921s] 	Max move on inst (FE_OFC297_core_instance0_array_out_92): (429.18, 421.14) --> (473.80, 420.40)
[03/17 14:31:42    921s] 	Runtime: CPU: 0:00:08.6 REAL: 0:00:08.0 MEM: 2141.0MB
[03/17 14:31:42    921s] Statistics of distance of Instance movement in refine placement:
[03/17 14:31:42    921s]   maximum (X+Y) =        45.36 um
[03/17 14:31:42    921s]   inst (FE_OFC297_core_instance0_array_out_92) with max move: (429.18, 421.137) -> (473.8, 420.4)
[03/17 14:31:42    921s]   mean    (X+Y) =         0.88 um
[03/17 14:31:42    921s] Summary Report:
[03/17 14:31:42    921s] Instances move: 50554 (out of 50554 movable)
[03/17 14:31:42    921s] Instances flipped: 0
[03/17 14:31:42    921s] Mean displacement: 0.88 um
[03/17 14:31:42    921s] Max displacement: 45.36 um (Instance: FE_OFC297_core_instance0_array_out_92) (429.18, 421.137) -> (473.8, 420.4)
[03/17 14:31:42    921s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD0
[03/17 14:31:42    921s] Total instances moved : 50554
[03/17 14:31:42    921s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:8.630, REAL:8.602, MEM:2141.0M
[03/17 14:31:43    921s] Total net bbox length = 6.949e+05 (3.795e+05 3.154e+05) (ext = 1.887e+05)
[03/17 14:31:43    921s] Runtime: CPU: 0:00:08.7 REAL: 0:00:08.0 MEM: 2141.0MB
[03/17 14:31:43    921s] [CPU] RefinePlace/total (cpu=0:00:08.7, real=0:00:08.0, mem=2141.0MB) @(0:15:13 - 0:15:21).
[03/17 14:31:43    921s] *** Finished refinePlace (0:15:21 mem=2141.0M) ***
[03/17 14:31:43    921s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.16097.3
[03/17 14:31:43    921s] OPERPROF:   Finished RefinePlace at level 2, CPU:8.770, REAL:8.745, MEM:2141.0M
[03/17 14:31:43    921s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2141.0M
[03/17 14:31:43    921s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.130, REAL:0.129, MEM:2141.0M
[03/17 14:31:43    921s] OPERPROF: Finished RefinePlace2 at level 1, CPU:9.180, REAL:9.164, MEM:2141.0M
[03/17 14:31:43    921s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2141.0M
[03/17 14:31:43    921s] Starting Early Global Route congestion estimation: mem = 2141.0M
[03/17 14:31:43    921s] (I)       Started Loading and Dumping File ( Curr Mem: 2141.00 MB )
[03/17 14:31:43    921s] (I)       Reading DB...
[03/17 14:31:43    921s] (I)       Read data from FE... (mem=2141.0M)
[03/17 14:31:43    921s] (I)       Read nodes and places... (mem=2141.0M)
[03/17 14:31:43    921s] (I)       Done Read nodes and places (cpu=0.050s, mem=2141.0M)
[03/17 14:31:43    921s] (I)       Read nets... (mem=2141.0M)
[03/17 14:31:43    921s] (I)       Done Read nets (cpu=0.150s, mem=2141.0M)
[03/17 14:31:43    921s] (I)       Done Read data from FE (cpu=0.200s, mem=2141.0M)
[03/17 14:31:43    921s] (I)       before initializing RouteDB syMemory usage = 2141.0 MB
[03/17 14:31:43    921s] (I)       Honor MSV route constraint: false
[03/17 14:31:43    921s] (I)       Maximum routing layer  : 127
[03/17 14:31:43    921s] (I)       Minimum routing layer  : 2
[03/17 14:31:43    921s] (I)       Supply scale factor H  : 1.00
[03/17 14:31:43    921s] (I)       Supply scale factor V  : 1.00
[03/17 14:31:43    921s] (I)       Tracks used by clock wire: 0
[03/17 14:31:43    921s] (I)       Reverse direction      : 
[03/17 14:31:43    921s] (I)       Honor partition pin guides: true
[03/17 14:31:43    921s] (I)       Route selected nets only: false
[03/17 14:31:43    921s] (I)       Route secondary PG pins: false
[03/17 14:31:43    921s] (I)       Second PG max fanout   : 2147483647
[03/17 14:31:43    921s] (I)       Apply function for special wires: true
[03/17 14:31:43    921s] (I)       Layer by layer blockage reading: true
[03/17 14:31:43    921s] (I)       Offset calculation fix : true
[03/17 14:31:43    921s] (I)       Route stripe layer range: 
[03/17 14:31:43    921s] (I)       Honor partition fences : 
[03/17 14:31:43    921s] (I)       Honor partition pin    : 
[03/17 14:31:43    921s] (I)       Honor partition fences with feedthrough: 
[03/17 14:31:43    921s] (I)       Counted 37430 PG shapes. We will not process PG shapes layer by layer.
[03/17 14:31:43    921s] (I)       Use row-based GCell size
[03/17 14:31:43    921s] (I)       Use row-based GCell align
[03/17 14:31:43    921s] (I)       GCell unit size   : 3600
[03/17 14:31:43    921s] (I)       GCell multiplier  : 1
[03/17 14:31:43    921s] (I)       GCell row height  : 3600
[03/17 14:31:43    921s] (I)       Actual row height : 3600
[03/17 14:31:43    921s] (I)       GCell align ref   : 20000 20000
[03/17 14:31:43    921s] [NR-eGR] Track table information for default rule: 
[03/17 14:31:43    921s] [NR-eGR] M1 has no routable track
[03/17 14:31:43    921s] [NR-eGR] M2 has single uniform track structure
[03/17 14:31:43    921s] [NR-eGR] M3 has single uniform track structure
[03/17 14:31:43    921s] [NR-eGR] M4 has single uniform track structure
[03/17 14:31:43    921s] [NR-eGR] M5 has single uniform track structure
[03/17 14:31:43    921s] [NR-eGR] M6 has single uniform track structure
[03/17 14:31:43    921s] [NR-eGR] M7 has single uniform track structure
[03/17 14:31:43    921s] [NR-eGR] M8 has single uniform track structure
[03/17 14:31:43    921s] (I)       ===========================================================================
[03/17 14:31:43    921s] (I)       == Report All Rule Vias ==
[03/17 14:31:43    921s] (I)       ===========================================================================
[03/17 14:31:43    921s] (I)        Via Rule : (Default)
[03/17 14:31:43    921s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/17 14:31:43    921s] (I)       ---------------------------------------------------------------------------
[03/17 14:31:43    921s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/17 14:31:43    921s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/17 14:31:43    921s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/17 14:31:43    921s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/17 14:31:43    921s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/17 14:31:43    921s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/17 14:31:43    921s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/17 14:31:43    921s] (I)        8    0 : ---                         0 : ---                      
[03/17 14:31:43    921s] (I)       ===========================================================================
[03/17 14:31:43    921s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2141.00 MB )
[03/17 14:31:43    921s] [NR-eGR] Read 60008 PG shapes
[03/17 14:31:43    921s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2141.00 MB )
[03/17 14:31:43    921s] [NR-eGR] #Routing Blockages  : 0
[03/17 14:31:43    921s] [NR-eGR] #Instance Blockages : 0
[03/17 14:31:43    921s] [NR-eGR] #PG Blockages       : 60008
[03/17 14:31:43    921s] [NR-eGR] #Bump Blockages     : 0
[03/17 14:31:43    921s] [NR-eGR] #Boundary Blockages : 0
[03/17 14:31:43    921s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/17 14:31:43    921s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/17 14:31:43    921s] (I)       readDataFromPlaceDB
[03/17 14:31:43    921s] (I)       Read net information..
[03/17 14:31:43    921s] [NR-eGR] Read numTotalNets=54678  numIgnoredNets=0
[03/17 14:31:43    921s] (I)       Read testcase time = 0.020 seconds
[03/17 14:31:43    921s] 
[03/17 14:31:43    921s] (I)       early_global_route_priority property id does not exist.
[03/17 14:31:43    921s] (I)       Start initializing grid graph
[03/17 14:31:43    921s] (I)       End initializing grid graph
[03/17 14:31:43    921s] (I)       Model blockages into capacity
[03/17 14:31:43    921s] (I)       Read Num Blocks=60008  Num Prerouted Wires=0  Num CS=0
[03/17 14:31:43    921s] (I)       Started Modeling ( Curr Mem: 2141.00 MB )
[03/17 14:31:43    921s] (I)       Started Modeling Layer 1 ( Curr Mem: 2141.00 MB )
[03/17 14:31:43    921s] (I)       Started Modeling Layer 2 ( Curr Mem: 2141.00 MB )
[03/17 14:31:43    921s] (I)       Layer 1 (V) : #blockages 24424 : #preroutes 0
[03/17 14:31:43    921s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2141.00 MB )
[03/17 14:31:43    921s] (I)       Started Modeling Layer 3 ( Curr Mem: 2141.00 MB )
[03/17 14:31:43    921s] (I)       Layer 2 (H) : #blockages 23680 : #preroutes 0
[03/17 14:31:43    921s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2141.00 MB )
[03/17 14:31:43    921s] (I)       Started Modeling Layer 4 ( Curr Mem: 2141.00 MB )
[03/17 14:31:43    921s] (I)       Layer 3 (V) : #blockages 11904 : #preroutes 0
[03/17 14:31:43    921s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2141.00 MB )
[03/17 14:31:43    921s] (I)       Started Modeling Layer 5 ( Curr Mem: 2141.00 MB )
[03/17 14:31:43    921s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/17 14:31:43    921s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2141.00 MB )
[03/17 14:31:43    921s] (I)       Started Modeling Layer 6 ( Curr Mem: 2141.00 MB )
[03/17 14:31:43    921s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/17 14:31:43    921s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2141.00 MB )
[03/17 14:31:43    921s] (I)       Started Modeling Layer 7 ( Curr Mem: 2141.00 MB )
[03/17 14:31:43    921s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/17 14:31:43    921s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2141.00 MB )
[03/17 14:31:43    921s] (I)       Started Modeling Layer 8 ( Curr Mem: 2141.00 MB )
[03/17 14:31:43    921s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/17 14:31:43    921s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2141.00 MB )
[03/17 14:31:43    921s] (I)       Finished Modeling ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2141.00 MB )
[03/17 14:31:43    921s] (I)       -- layer congestion ratio --
[03/17 14:31:43    921s] (I)       Layer 1 : 0.100000
[03/17 14:31:43    921s] (I)       Layer 2 : 0.700000
[03/17 14:31:43    921s] (I)       Layer 3 : 0.700000
[03/17 14:31:43    921s] (I)       Layer 4 : 0.700000
[03/17 14:31:43    921s] (I)       Layer 5 : 0.700000
[03/17 14:31:43    921s] (I)       Layer 6 : 0.700000
[03/17 14:31:43    921s] (I)       Layer 7 : 0.700000
[03/17 14:31:43    921s] (I)       Layer 8 : 0.700000
[03/17 14:31:43    921s] (I)       ----------------------------
[03/17 14:31:43    921s] (I)       Number of ignored nets = 0
[03/17 14:31:43    921s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/17 14:31:43    921s] (I)       Number of clock nets = 1.  Ignored: No
[03/17 14:31:43    921s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/17 14:31:43    921s] (I)       Number of special nets = 0.  Ignored: Yes
[03/17 14:31:43    921s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/17 14:31:43    921s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/17 14:31:43    921s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/17 14:31:43    921s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/17 14:31:43    921s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/17 14:31:43    921s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/17 14:31:43    921s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2141.0 MB
[03/17 14:31:43    921s] (I)       Ndr track 0 does not exist
[03/17 14:31:43    921s] (I)       Layer1  viaCost=300.00
[03/17 14:31:43    921s] (I)       Layer2  viaCost=100.00
[03/17 14:31:43    921s] (I)       Layer3  viaCost=100.00
[03/17 14:31:43    921s] (I)       Layer4  viaCost=100.00
[03/17 14:31:43    921s] (I)       Layer5  viaCost=100.00
[03/17 14:31:43    921s] (I)       Layer6  viaCost=200.00
[03/17 14:31:43    921s] (I)       Layer7  viaCost=100.00
[03/17 14:31:43    921s] (I)       ---------------------Grid Graph Info--------------------
[03/17 14:31:43    921s] (I)       Routing area        : (0, 0) - (1358400, 1354000)
[03/17 14:31:43    921s] (I)       Core area           : (20000, 20000) - (1338400, 1334000)
[03/17 14:31:43    921s] (I)       Site width          :   400  (dbu)
[03/17 14:31:43    921s] (I)       Row height          :  3600  (dbu)
[03/17 14:31:43    921s] (I)       GCell row height    :  3600  (dbu)
[03/17 14:31:43    921s] (I)       GCell width         :  3600  (dbu)
[03/17 14:31:43    921s] (I)       GCell height        :  3600  (dbu)
[03/17 14:31:43    921s] (I)       Grid                :   377   376     8
[03/17 14:31:43    921s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/17 14:31:43    921s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/17 14:31:43    921s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/17 14:31:43    921s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/17 14:31:43    921s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/17 14:31:43    921s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/17 14:31:43    921s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/17 14:31:43    921s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/17 14:31:43    921s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/17 14:31:43    921s] (I)       Total num of tracks :     0  3396  3384  3396  3384  3396   846   849
[03/17 14:31:43    921s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/17 14:31:43    921s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/17 14:31:43    921s] (I)       --------------------------------------------------------
[03/17 14:31:43    921s] 
[03/17 14:31:43    921s] [NR-eGR] ============ Routing rule table ============
[03/17 14:31:43    921s] [NR-eGR] Rule id: 0  Nets: 54678 
[03/17 14:31:43    921s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/17 14:31:43    921s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/17 14:31:43    921s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/17 14:31:43    921s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/17 14:31:43    921s] [NR-eGR] ========================================
[03/17 14:31:43    921s] [NR-eGR] 
[03/17 14:31:43    921s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/17 14:31:43    921s] (I)       blocked tracks on layer2 : = 308064 / 1276896 (24.13%)
[03/17 14:31:43    921s] (I)       blocked tracks on layer3 : = 84816 / 1275768 (6.65%)
[03/17 14:31:43    921s] (I)       blocked tracks on layer4 : = 372753 / 1276896 (29.19%)
[03/17 14:31:43    921s] (I)       blocked tracks on layer5 : = 0 / 1275768 (0.00%)
[03/17 14:31:43    921s] (I)       blocked tracks on layer6 : = 0 / 1276896 (0.00%)
[03/17 14:31:43    921s] (I)       blocked tracks on layer7 : = 0 / 318942 (0.00%)
[03/17 14:31:43    921s] (I)       blocked tracks on layer8 : = 0 / 319224 (0.00%)
[03/17 14:31:43    921s] (I)       After initializing earlyGlobalRoute syMemory usage = 2141.0 MB
[03/17 14:31:43    921s] (I)       Finished Loading and Dumping File ( CPU: 0.40 sec, Real: 0.55 sec, Curr Mem: 2141.00 MB )
[03/17 14:31:43    921s] (I)       Started Global Routing ( Curr Mem: 2141.00 MB )
[03/17 14:31:43    921s] (I)       ============= Initialization =============
[03/17 14:31:43    921s] (I)       totalPins=182653  totalGlobalPin=172927 (94.68%)
[03/17 14:31:43    921s] (I)       Started Build MST ( Curr Mem: 2141.00 MB )
[03/17 14:31:43    921s] (I)       Generate topology with single threads
[03/17 14:31:43    922s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2141.00 MB )
[03/17 14:31:43    922s] (I)       total 2D Cap : 6408506 = (2792871 H, 3615635 V)
[03/17 14:31:43    922s] [NR-eGR] Layer group 1: route 54678 net(s) in layer range [2, 8]
[03/17 14:31:43    922s] (I)       ============  Phase 1a Route ============
[03/17 14:31:43    922s] (I)       Started Phase 1a ( Curr Mem: 2141.00 MB )
[03/17 14:31:43    922s] (I)       Finished Phase 1a ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2141.00 MB )
[03/17 14:31:43    922s] (I)       Usage: 355798 = (173205 H, 182593 V) = (6.20% H, 5.05% V) = (3.118e+05um H, 3.287e+05um V)
[03/17 14:31:43    922s] (I)       
[03/17 14:31:43    922s] (I)       ============  Phase 1b Route ============
[03/17 14:31:43    922s] (I)       Usage: 355798 = (173205 H, 182593 V) = (6.20% H, 5.05% V) = (3.118e+05um H, 3.287e+05um V)
[03/17 14:31:43    922s] (I)       
[03/17 14:31:43    922s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.404364e+05um
[03/17 14:31:43    922s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/17 14:31:43    922s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/17 14:31:43    922s] (I)       ============  Phase 1c Route ============
[03/17 14:31:43    922s] (I)       Usage: 355798 = (173205 H, 182593 V) = (6.20% H, 5.05% V) = (3.118e+05um H, 3.287e+05um V)
[03/17 14:31:43    922s] (I)       
[03/17 14:31:43    922s] (I)       ============  Phase 1d Route ============
[03/17 14:31:43    922s] (I)       Usage: 355798 = (173205 H, 182593 V) = (6.20% H, 5.05% V) = (3.118e+05um H, 3.287e+05um V)
[03/17 14:31:43    922s] (I)       
[03/17 14:31:43    922s] (I)       ============  Phase 1e Route ============
[03/17 14:31:43    922s] (I)       Started Phase 1e ( Curr Mem: 2141.00 MB )
[03/17 14:31:43    922s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2141.00 MB )
[03/17 14:31:43    922s] (I)       Usage: 355798 = (173205 H, 182593 V) = (6.20% H, 5.05% V) = (3.118e+05um H, 3.287e+05um V)
[03/17 14:31:43    922s] (I)       
[03/17 14:31:43    922s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.404364e+05um
[03/17 14:31:43    922s] [NR-eGR] 
[03/17 14:31:44    922s] (I)       Current Phase 1l[Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2141.00 MB )
[03/17 14:31:44    922s] (I)       Running layer assignment with 1 threads
[03/17 14:31:44    922s] (I)       Finished Phase 1l ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2141.00 MB )
[03/17 14:31:44    922s] (I)       ============  Phase 1l Route ============
[03/17 14:31:44    922s] (I)       
[03/17 14:31:44    922s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/17 14:31:44    922s] [NR-eGR]                        OverCon           OverCon            
[03/17 14:31:44    922s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/17 14:31:44    922s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[03/17 14:31:44    922s] [NR-eGR] ---------------------------------------------------------------
[03/17 14:31:44    922s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:31:44    922s] [NR-eGR]      M2  (2)       165( 0.12%)         6( 0.00%)   ( 0.12%) 
[03/17 14:31:44    922s] [NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:31:44    922s] [NR-eGR]      M4  (4)        26( 0.02%)         0( 0.00%)   ( 0.02%) 
[03/17 14:31:44    922s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:31:44    922s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:31:44    922s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:31:44    922s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:31:44    922s] [NR-eGR] ---------------------------------------------------------------
[03/17 14:31:44    922s] [NR-eGR] Total              191( 0.02%)         6( 0.00%)   ( 0.02%) 
[03/17 14:31:44    922s] [NR-eGR] 
[03/17 14:31:44    922s] (I)       Finished Global Routing ( CPU: 0.52 sec, Real: 0.53 sec, Curr Mem: 2141.00 MB )
[03/17 14:31:44    922s] (I)       total 2D Cap : 6453847 = (2802213 H, 3651634 V)
[03/17 14:31:44    922s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/17 14:31:44    922s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/17 14:31:44    922s] Early Global Route congestion estimation runtime: 1.13 seconds, mem = 2141.0M
[03/17 14:31:44    922s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.960, REAL:1.134, MEM:2141.0M
[03/17 14:31:44    922s] OPERPROF: Starting HotSpotCal at level 1, MEM:2141.0M
[03/17 14:31:44    922s] [hotspot] +------------+---------------+---------------+
[03/17 14:31:44    922s] [hotspot] |            |   max hotspot | total hotspot |
[03/17 14:31:44    922s] [hotspot] +------------+---------------+---------------+
[03/17 14:31:44    922s] [hotspot] | normalized |          0.00 |          0.00 |
[03/17 14:31:44    922s] [hotspot] +------------+---------------+---------------+
[03/17 14:31:44    922s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/17 14:31:44    922s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/17 14:31:44    922s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.013, MEM:2141.0M
[03/17 14:31:44    922s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2141.0M
[03/17 14:31:44    922s] Starting Early Global Route wiring: mem = 2141.0M
[03/17 14:31:44    922s] (I)       ============= track Assignment ============
[03/17 14:31:44    922s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2141.00 MB )
[03/17 14:31:44    922s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2141.00 MB )
[03/17 14:31:44    922s] (I)       Started Greedy Track Assignment ( Curr Mem: 2141.00 MB )
[03/17 14:31:44    922s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/17 14:31:44    922s] (I)       Running track assignment with 1 threads
[03/17 14:31:44    922s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2141.00 MB )
[03/17 14:31:44    922s] (I)       Run Multi-thread track assignment
[03/17 14:31:45    923s] (I)       Finished Greedy Track Assignment ( CPU: 0.69 sec, Real: 0.69 sec, Curr Mem: 2141.00 MB )
[03/17 14:31:45    923s] [NR-eGR] --------------------------------------------------------------------------
[03/17 14:31:45    923s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 182814
[03/17 14:31:45    923s] [NR-eGR]     M2  (2V) length: 3.135864e+05um, number of vias: 271489
[03/17 14:31:45    923s] [NR-eGR]     M3  (3H) length: 3.188383e+05um, number of vias: 6929
[03/17 14:31:45    923s] [NR-eGR]     M4  (4V) length: 3.327500e+04um, number of vias: 1284
[03/17 14:31:45    923s] [NR-eGR]     M5  (5H) length: 9.710600e+03um, number of vias: 628
[03/17 14:31:45    923s] [NR-eGR]     M6  (6V) length: 4.024695e+03um, number of vias: 4
[03/17 14:31:45    923s] [NR-eGR]     M7  (7H) length: 8.000000e-01um, number of vias: 0
[03/17 14:31:45    923s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[03/17 14:31:45    923s] [NR-eGR] Total length: 6.794357e+05um, number of vias: 463148
[03/17 14:31:45    923s] [NR-eGR] --------------------------------------------------------------------------
[03/17 14:31:45    923s] [NR-eGR] Total eGR-routed clock nets wire length: 1.613160e+04um 
[03/17 14:31:45    923s] [NR-eGR] --------------------------------------------------------------------------
[03/17 14:31:45    923s] Early Global Route wiring runtime: 1.28 seconds, mem = 2058.0M
[03/17 14:31:45    923s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.260, REAL:1.278, MEM:2058.0M
[03/17 14:31:45    923s] 0 delay mode for cte disabled.
[03/17 14:31:45    923s] SKP cleared!
[03/17 14:31:45    923s] 
[03/17 14:31:45    923s] *** Finished incrementalPlace (cpu=0:02:34, real=0:02:34)***
[03/17 14:31:45    923s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2058.0M
[03/17 14:31:45    923s] All LLGs are deleted
[03/17 14:31:45    923s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2058.0M
[03/17 14:31:45    923s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.018, MEM:2053.4M
[03/17 14:31:45    923s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.020, REAL:0.019, MEM:2053.4M
[03/17 14:31:45    923s] Start to check current routing status for nets...
[03/17 14:31:46    924s] All nets are already routed correctly.
[03/17 14:31:46    924s] End to check current routing status for nets (mem=2053.4M)
[03/17 14:31:46    924s] Extraction called for design 'fullchip' of instances=50554 and nets=64881 using extraction engine 'preRoute' .
[03/17 14:31:46    924s] PreRoute RC Extraction called for design fullchip.
[03/17 14:31:46    924s] RC Extraction called in multi-corner(2) mode.
[03/17 14:31:46    924s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/17 14:31:46    924s] RCMode: PreRoute
[03/17 14:31:46    924s]       RC Corner Indexes            0       1   
[03/17 14:31:46    924s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/17 14:31:46    924s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/17 14:31:46    924s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/17 14:31:46    924s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/17 14:31:46    924s] Shrink Factor                : 1.00000
[03/17 14:31:46    924s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/17 14:31:46    924s] Using capacitance table file ...
[03/17 14:31:46    924s] LayerId::1 widthSet size::4
[03/17 14:31:46    924s] LayerId::2 widthSet size::4
[03/17 14:31:46    924s] LayerId::3 widthSet size::4
[03/17 14:31:46    924s] LayerId::4 widthSet size::4
[03/17 14:31:46    924s] LayerId::5 widthSet size::4
[03/17 14:31:46    924s] LayerId::6 widthSet size::4
[03/17 14:31:46    924s] LayerId::7 widthSet size::4
[03/17 14:31:46    924s] LayerId::8 widthSet size::4
[03/17 14:31:46    924s] Updating RC grid for preRoute extraction ...
[03/17 14:31:46    924s] Initializing multi-corner capacitance tables ... 
[03/17 14:31:46    924s] Initializing multi-corner resistance tables ...
[03/17 14:31:46    924s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.207284 ; uaWl: 1.000000 ; uaWlH: 0.069191 ; aWlH: 0.000000 ; Pmax: 0.810600 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[03/17 14:31:46    924s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 2053.363M)
[03/17 14:31:48    926s] Compute RC Scale Done ...
[03/17 14:31:48    926s] **optDesign ... cpu = 0:09:22, real = 0:09:32, mem = 1473.6M, totSessionCpu=0:15:26 **
[03/17 14:31:48    926s] #################################################################################
[03/17 14:31:48    926s] # Design Stage: PreRoute
[03/17 14:31:48    926s] # Design Name: fullchip
[03/17 14:31:48    926s] # Design Mode: 65nm
[03/17 14:31:48    926s] # Analysis Mode: MMMC Non-OCV 
[03/17 14:31:48    926s] # Parasitics Mode: No SPEF/RCDB
[03/17 14:31:48    926s] # Signoff Settings: SI Off 
[03/17 14:31:48    926s] #################################################################################
[03/17 14:31:50    928s] Calculate delays in BcWc mode...
[03/17 14:31:50    928s] Topological Sorting (REAL = 0:00:00.0, MEM = 1947.9M, InitMEM = 1940.1M)
[03/17 14:31:50    928s] Start delay calculation (fullDC) (1 T). (MEM=1947.87)
[03/17 14:31:51    929s] End AAE Lib Interpolated Model. (MEM=1959.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 14:31:53    931s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/17 14:32:00    938s] Total number of fetched objects 54835
[03/17 14:32:00    939s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/17 14:32:00    939s] End delay calculation. (MEM=2007.08 CPU=0:00:07.9 REAL=0:00:08.0)
[03/17 14:32:00    939s] End delay calculation (fullDC). (MEM=2007.08 CPU=0:00:10.4 REAL=0:00:10.0)
[03/17 14:32:00    939s] *** CDM Built up (cpu=0:00:12.5  real=0:00:12.0  mem= 2007.1M) ***
[03/17 14:32:02    940s] skipped the cell partition in DRV
[03/17 14:32:04    942s] *** Timing NOT met, worst failing slack is -0.335
[03/17 14:32:04    942s] *** Check timing (0:00:00.0)
[03/17 14:32:04    942s] #InfoCS: Num dontuse cells 92, Num usable cells 758
[03/17 14:32:04    942s] optDesignOneStep: Power Flow
[03/17 14:32:04    942s] #InfoCS: Num dontuse cells 92, Num usable cells 758
[03/17 14:32:04    942s] Deleting Lib Analyzer.
[03/17 14:32:04    942s] Begin: GigaOpt Optimization in WNS mode
[03/17 14:32:04    942s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[03/17 14:32:04    942s] Info: 0 don't touch net , 601 undriven nets excluded from IPO operation.
[03/17 14:32:04    942s] Info: 1 clock net  excluded from IPO operation.
[03/17 14:32:04    942s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:42.7/0:16:56.8 (0.9), mem = 2007.1M
[03/17 14:32:04    942s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.16097.6
[03/17 14:32:05    943s] (I,S,L,T): WC_VIEW: 68.249, 31.343, 1.35338, 100.945
[03/17 14:32:05    943s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 14:32:05    943s] ### Creating PhyDesignMc. totSessionCpu=0:15:43 mem=2007.1M
[03/17 14:32:05    943s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/17 14:32:05    943s] OPERPROF: Starting DPlace-Init at level 1, MEM:2007.1M
[03/17 14:32:05    943s] z: 2, totalTracks: 1
[03/17 14:32:05    943s] z: 4, totalTracks: 1
[03/17 14:32:05    943s] z: 6, totalTracks: 1
[03/17 14:32:05    943s] z: 8, totalTracks: 1
[03/17 14:32:05    943s] #spOpts: N=65 minPadR=1.1 
[03/17 14:32:05    943s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2007.1M
[03/17 14:32:05    943s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2007.1M
[03/17 14:32:05    943s] Core basic site is core
[03/17 14:32:05    943s] SiteArray: non-trimmed site array dimensions = 365 x 3296
[03/17 14:32:05    943s] SiteArray: use 4,861,952 bytes
[03/17 14:32:05    943s] SiteArray: current memory after site array memory allocation 2011.7M
[03/17 14:32:05    943s] SiteArray: FP blocked sites are writable
[03/17 14:32:05    943s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 14:32:05    943s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2011.7M
[03/17 14:32:05    943s] Process 36298 wires and vias for routing blockage and capacity analysis
[03/17 14:32:05    943s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.060, REAL:0.065, MEM:2011.7M
[03/17 14:32:05    943s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.170, REAL:0.169, MEM:2011.7M
[03/17 14:32:05    943s] OPERPROF:     Starting CMU at level 3, MEM:2011.7M
[03/17 14:32:05    943s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:2011.7M
[03/17 14:32:05    943s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.190, REAL:0.193, MEM:2011.7M
[03/17 14:32:05    943s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2011.7MB).
[03/17 14:32:05    943s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.265, MEM:2011.7M
[03/17 14:32:05    943s] TotalInstCnt at PhyDesignMc Initialization: 50,554
[03/17 14:32:05    943s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:44 mem=2011.7M
[03/17 14:32:05    943s] ### Creating RouteCongInterface, started
[03/17 14:32:05    944s] 
[03/17 14:32:05    944s] Creating Lib Analyzer ...
[03/17 14:32:05    944s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/17 14:32:05    944s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/17 14:32:05    944s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/17 14:32:05    944s] 
[03/17 14:32:07    945s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:45 mem=2011.7M
[03/17 14:32:07    945s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:45 mem=2011.7M
[03/17 14:32:07    945s] Creating Lib Analyzer, finished. 
[03/17 14:32:07    945s] 
[03/17 14:32:07    945s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/17 14:32:07    945s] 
[03/17 14:32:07    945s] #optDebug: {0, 1.200}
[03/17 14:32:07    945s] ### Creating RouteCongInterface, finished
[03/17 14:32:07    945s] ### Creating LA Mngr. totSessionCpu=0:15:45 mem=2011.7M
[03/17 14:32:07    945s] ### Creating LA Mngr, finished. totSessionCpu=0:15:45 mem=2011.7M
[03/17 14:32:13    951s] *info: 1 clock net excluded
[03/17 14:32:13    951s] *info: 2 special nets excluded.
[03/17 14:32:13    952s] *info: 10034 no-driver nets excluded.
[03/17 14:32:15    954s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.16097.2
[03/17 14:32:15    954s] PathGroup :  reg2reg  TargetSlack : 0.0145 
[03/17 14:32:16    954s] ** GigaOpt Optimizer WNS Slack -0.335 TNS Slack -10.367 Density 45.97
[03/17 14:32:16    954s] Optimizer WNS Pass 0
[03/17 14:32:16    954s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.335| -4.355|
|reg2reg   |-0.243| -8.678|
|HEPG      |-0.243| -8.678|
|All Paths |-0.335|-10.367|
+----------+------+-------+

[03/17 14:32:16    954s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2030.8M
[03/17 14:32:16    954s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2030.8M
[03/17 14:32:16    954s] Active Path Group: reg2reg  
[03/17 14:32:16    954s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:32:16    954s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:32:16    954s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:32:16    954s] |  -0.243|   -0.335|  -8.678|  -10.367|    45.97%|   0:00:00.0| 2046.8M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_14_/D        |
[03/17 14:33:03   1001s] |  -0.204|   -0.299|  -8.335|  -10.181|    45.97%|   0:00:47.0| 2084.0M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:33:05   1003s] |  -0.196|   -0.298|  -8.283|  -10.205|    45.98%|   0:00:02.0| 2084.0M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_16_/D        |
[03/17 14:33:12   1011s] |  -0.196|   -0.296|  -8.232|   -9.932|    45.98%|   0:00:07.0| 2084.0M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_16_/D        |
[03/17 14:33:13   1011s] |  -0.197|   -0.296|  -8.222|   -9.930|    45.98%|   0:00:01.0| 2084.0M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_16_/D        |
[03/17 14:33:13   1011s] |  -0.191|   -0.296|  -8.181|   -9.933|    45.98%|   0:00:00.0| 2084.0M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_16_/D        |
[03/17 14:33:20   1018s] |  -0.191|   -0.283|  -8.177|   -9.862|    45.98%|   0:00:07.0| 2084.0M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_16_/D        |
[03/17 14:33:22   1020s] |  -0.187|   -0.283|  -8.131|   -9.865|    45.99%|   0:00:02.0| 2084.0M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_16_/D        |
[03/17 14:33:23   1021s] |  -0.187|   -0.283|  -8.125|   -9.865|    45.99%|   0:00:01.0| 2084.0M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_16_/D        |
[03/17 14:33:25   1023s] |  -0.183|   -0.283|  -8.108|   -9.868|    45.99%|   0:00:02.0| 2084.0M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_16_/D        |
[03/17 14:33:26   1024s] |  -0.182|   -0.284|  -8.030|   -9.878|    45.99%|   0:00:01.0| 2084.0M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:33:26   1024s] |  -0.182|   -0.284|  -8.022|   -9.878|    45.99%|   0:00:00.0| 2084.0M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:33:27   1025s] |  -0.179|   -0.284|  -8.002|   -9.838|    46.00%|   0:00:01.0| 2084.0M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:33:29   1027s] |  -0.177|   -0.284|  -7.992|   -9.841|    46.00%|   0:00:02.0| 2084.0M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:33:31   1029s] |  -0.177|   -0.284|  -7.990|   -9.843|    46.00%|   0:00:02.0| 2084.0M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:33:32   1030s] |  -0.177|   -0.272|  -7.982|   -9.691|    46.01%|   0:00:01.0| 2084.0M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:33:33   1031s] |  -0.177|   -0.261|  -8.001|   -9.666|    46.02%|   0:00:01.0| 2084.0M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:33:33   1031s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:33:33   1031s] 
[03/17 14:33:33   1031s] *** Finish Core Optimize Step (cpu=0:01:17 real=0:01:17 mem=2084.0M) ***
[03/17 14:33:33   1031s] Active Path Group: default 
[03/17 14:33:33   1031s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:33:33   1031s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:33:33   1031s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:33:34   1031s] |  -0.261|   -0.261|  -3.629|   -9.666|    46.02%|   0:00:01.0| 2084.0M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:34:22   1079s] |  -0.220|   -0.220|  -2.998|   -9.035|    46.03%|   0:00:48.0| 2122.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:34:28   1086s] |  -0.220|   -0.220|  -2.987|   -9.025|    46.03%|   0:00:06.0| 2122.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:34:28   1086s] |  -0.218|   -0.218|  -2.967|   -9.005|    46.03%|   0:00:00.0| 2122.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:34:30   1088s] |  -0.217|   -0.217|  -2.966|   -9.003|    46.03%|   0:00:02.0| 2122.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:34:40   1098s] |  -0.218|   -0.218|  -2.963|   -9.000|    46.04%|   0:00:10.0| 2122.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:34:43   1101s] |  -0.218|   -0.218|  -2.963|   -9.001|    46.05%|   0:00:03.0| 2122.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:34:43   1101s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:34:43   1101s] 
[03/17 14:34:43   1101s] *** Finish Core Optimize Step (cpu=0:01:10 real=0:01:10 mem=2122.3M) ***
[03/17 14:34:44   1101s] 
[03/17 14:34:44   1101s] *** Finished Optimize Step Cumulative (cpu=0:02:27 real=0:02:28 mem=2122.3M) ***
[03/17 14:34:44   1101s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.218|-2.963|
|reg2reg   |-0.177|-7.952|
|HEPG      |-0.177|-7.952|
|All Paths |-0.218|-9.001|
+----------+------+------+

[03/17 14:34:44   1101s] ** GigaOpt Optimizer WNS Slack -0.218 TNS Slack -9.001 Density 46.05
[03/17 14:34:44   1101s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.16097.2
[03/17 14:34:44   1101s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2122.3M
[03/17 14:34:44   1102s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.138, MEM:2122.3M
[03/17 14:34:44   1102s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2122.3M
[03/17 14:34:44   1102s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2122.3M
[03/17 14:34:44   1102s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2122.3M
[03/17 14:34:44   1102s] OPERPROF:       Starting CMU at level 4, MEM:2122.3M
[03/17 14:34:44   1102s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.005, MEM:2122.3M
[03/17 14:34:44   1102s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.130, REAL:0.123, MEM:2122.3M
[03/17 14:34:44   1102s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.190, REAL:0.187, MEM:2122.3M
[03/17 14:34:44   1102s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.190, REAL:0.187, MEM:2122.3M
[03/17 14:34:44   1102s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.16097.4
[03/17 14:34:44   1102s] OPERPROF: Starting RefinePlace at level 1, MEM:2122.3M
[03/17 14:34:44   1102s] *** Starting refinePlace (0:18:22 mem=2122.3M) ***
[03/17 14:34:44   1102s] Total net bbox length = 6.953e+05 (3.798e+05 3.156e+05) (ext = 1.887e+05)
[03/17 14:34:44   1102s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:34:44   1102s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:34:44   1102s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2122.3M
[03/17 14:34:44   1102s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2122.3M
[03/17 14:34:44   1102s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.040, REAL:0.030, MEM:2122.3M
[03/17 14:34:44   1102s] default core: bins with density > 0.750 = 27.03 % ( 370 / 1369 )
[03/17 14:34:44   1102s] Density distribution unevenness ratio = 35.461%
[03/17 14:34:44   1102s] RPlace IncrNP Skipped
[03/17 14:34:44   1102s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.1, real=0:00:00.0, mem=2122.3MB) @(0:18:22 - 0:18:22).
[03/17 14:34:44   1102s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.050, REAL:0.041, MEM:2122.3M
[03/17 14:34:44   1102s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:34:44   1102s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2122.3MB
[03/17 14:34:44   1102s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2122.3M
[03/17 14:34:44   1102s] Starting refinePlace ...
[03/17 14:34:44   1102s] ** Cut row section cpu time 0:00:00.0.
[03/17 14:34:44   1102s]    Spread Effort: high, pre-route mode, useDDP on.
[03/17 14:34:46   1103s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.6, real=0:00:02.0, mem=2122.3MB) @(0:18:22 - 0:18:24).
[03/17 14:34:46   1103s] Move report: preRPlace moves 538 insts, mean move: 0.53 um, max move: 3.40 um
[03/17 14:34:46   1103s] 	Max move on inst (U14284): (508.40, 492.40) --> (506.80, 494.20)
[03/17 14:34:46   1103s] 	Length: 12 sites, height: 1 rows, site name: core, cell type: NR2D4
[03/17 14:34:46   1103s] Move report: Detail placement moves 538 insts, mean move: 0.53 um, max move: 3.40 um
[03/17 14:34:46   1103s] 	Max move on inst (U14284): (508.40, 492.40) --> (506.80, 494.20)
[03/17 14:34:46   1103s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2122.3MB
[03/17 14:34:46   1104s] Statistics of distance of Instance movement in refine placement:
[03/17 14:34:46   1104s]   maximum (X+Y) =         3.40 um
[03/17 14:34:46   1104s]   inst (U14284) with max move: (508.4, 492.4) -> (506.8, 494.2)
[03/17 14:34:46   1104s]   mean    (X+Y) =         0.53 um
[03/17 14:34:46   1104s] Summary Report:
[03/17 14:34:46   1104s] Instances move: 538 (out of 50619 movable)
[03/17 14:34:46   1104s] Instances flipped: 0
[03/17 14:34:46   1104s] Mean displacement: 0.53 um
[03/17 14:34:46   1104s] Max displacement: 3.40 um (Instance: U14284) (508.4, 492.4) -> (506.8, 494.2)
[03/17 14:34:46   1104s] 	Length: 12 sites, height: 1 rows, site name: core, cell type: NR2D4
[03/17 14:34:46   1104s] Total instances moved : 538
[03/17 14:34:46   1104s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.620, REAL:1.641, MEM:2122.3M
[03/17 14:34:46   1104s] Total net bbox length = 6.955e+05 (3.799e+05 3.156e+05) (ext = 1.887e+05)
[03/17 14:34:46   1104s] Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2122.3MB
[03/17 14:34:46   1104s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:02.0, mem=2122.3MB) @(0:18:22 - 0:18:24).
[03/17 14:34:46   1104s] *** Finished refinePlace (0:18:24 mem=2122.3M) ***
[03/17 14:34:46   1104s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.16097.4
[03/17 14:34:46   1104s] OPERPROF: Finished RefinePlace at level 1, CPU:1.840, REAL:1.852, MEM:2122.3M
[03/17 14:34:46   1104s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2122.3M
[03/17 14:34:46   1104s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.127, MEM:2122.3M
[03/17 14:34:46   1104s] Finished re-routing un-routed nets (0:00:00.0 2122.3M)
[03/17 14:34:46   1104s] 
[03/17 14:34:46   1104s] OPERPROF: Starting DPlace-Init at level 1, MEM:2122.3M
[03/17 14:34:46   1104s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2122.3M
[03/17 14:34:47   1104s] OPERPROF:     Starting CMU at level 3, MEM:2122.3M
[03/17 14:34:47   1104s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.005, MEM:2122.3M
[03/17 14:34:47   1104s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.105, MEM:2122.3M
[03/17 14:34:47   1104s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.174, MEM:2122.3M
[03/17 14:34:47   1104s] 
[03/17 14:34:47   1104s] Density : 0.4605
[03/17 14:34:47   1104s] Max route overflow : 0.0000
[03/17 14:34:47   1104s] 
[03/17 14:34:47   1105s] 
[03/17 14:34:47   1105s] *** Finish Physical Update (cpu=0:00:03.4 real=0:00:03.0 mem=2122.3M) ***
[03/17 14:34:47   1105s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.16097.2
[03/17 14:34:47   1105s] ** GigaOpt Optimizer WNS Slack -0.218 TNS Slack -9.001 Density 46.05
[03/17 14:34:47   1105s] Optimizer WNS Pass 1
[03/17 14:34:47   1105s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.218|-2.963|
|reg2reg   |-0.177|-7.952|
|HEPG      |-0.177|-7.952|
|All Paths |-0.218|-9.001|
+----------+------+------+

[03/17 14:34:47   1105s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2122.3M
[03/17 14:34:47   1105s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2122.3M
[03/17 14:34:47   1105s] Active Path Group: reg2reg  
[03/17 14:34:48   1105s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:34:48   1105s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:34:48   1105s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:34:48   1105s] |  -0.177|   -0.218|  -7.952|   -9.001|    46.05%|   0:00:01.0| 2122.3M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:35:59   1176s] |  -0.162|   -0.220|  -7.978|   -9.159|    46.06%|   0:01:11.0| 2084.3M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:36:01   1178s] |  -0.159|   -0.219|  -7.943|   -9.171|    46.07%|   0:00:02.0| 2084.3M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:36:08   1185s] |  -0.159|   -0.219|  -7.942|   -9.171|    46.07%|   0:00:07.0| 2084.3M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:36:10   1187s] |  -0.156|   -0.235|  -7.877|   -9.380|    46.08%|   0:00:02.0| 2084.3M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:36:18   1195s] |  -0.153|   -0.235|  -7.830|   -9.380|    46.08%|   0:00:08.0| 2084.3M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:36:24   1201s] |  -0.153|   -0.235|  -7.825|   -9.380|    46.08%|   0:00:06.0| 2084.3M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:36:25   1203s] |  -0.152|   -0.235|  -7.805|   -9.380|    46.08%|   0:00:01.0| 2084.3M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:36:31   1208s] |  -0.151|   -0.235|  -7.799|   -9.400|    46.08%|   0:00:06.0| 2084.3M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:36:33   1210s] |  -0.147|   -0.235|  -7.793|   -9.400|    46.09%|   0:00:02.0| 2084.3M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:36:45   1223s] |  -0.145|   -0.232|  -7.834|   -9.481|    46.09%|   0:00:12.0| 2084.3M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:36:46   1223s] |  -0.144|   -0.232|  -7.819|   -9.480|    46.10%|   0:00:01.0| 2084.3M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:36:48   1226s] |  -0.144|   -0.232|  -7.844|   -9.481|    46.10%|   0:00:02.0| 2084.3M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:36:56   1233s] |  -0.144|   -0.232|  -7.826|   -9.468|    46.10%|   0:00:08.0| 2084.3M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:36:59   1237s] |  -0.144|   -0.220|  -7.875|   -9.330|    46.13%|   0:00:03.0| 2084.3M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:36:59   1237s] |  -0.144|   -0.220|  -7.875|   -9.330|    46.13%|   0:00:00.0| 2084.3M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:36:59   1237s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:36:59   1237s] 
[03/17 14:36:59   1237s] *** Finish Core Optimize Step (cpu=0:02:12 real=0:02:12 mem=2084.3M) ***
[03/17 14:36:59   1237s] Active Path Group: default 
[03/17 14:37:00   1237s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:37:00   1237s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:37:00   1237s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:37:00   1237s] |  -0.220|   -0.220|  -3.160|   -9.330|    46.13%|   0:00:01.0| 2084.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:37:46   1283s] |  -0.203|   -0.203|  -2.969|   -9.139|    46.14%|   0:00:46.0| 2103.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:37:53   1290s] |  -0.199|   -0.199|  -2.954|   -9.124|    46.14%|   0:00:07.0| 2103.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:38:02   1299s] |  -0.199|   -0.199|  -2.926|   -9.096|    46.15%|   0:00:09.0| 2103.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:38:03   1300s] |  -0.199|   -0.199|  -2.924|   -9.094|    46.15%|   0:00:01.0| 2103.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:38:03   1301s] |  -0.199|   -0.199|  -2.921|   -9.091|    46.15%|   0:00:00.0| 2103.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:38:15   1312s] |  -0.200|   -0.200|  -2.895|   -9.065|    46.15%|   0:00:12.0| 2103.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:38:16   1314s] |  -0.199|   -0.199|  -2.892|   -9.063|    46.16%|   0:00:01.0| 2103.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:38:18   1316s] |  -0.200|   -0.200|  -2.892|   -9.063|    46.17%|   0:00:02.0| 2103.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:38:18   1316s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:38:19   1316s] 
[03/17 14:38:19   1316s] *** Finish Core Optimize Step (cpu=0:01:19 real=0:01:20 mem=2103.3M) ***
[03/17 14:38:19   1316s] 
[03/17 14:38:19   1316s] *** Finished Optimize Step Cumulative (cpu=0:03:31 real=0:03:32 mem=2103.3M) ***
[03/17 14:38:19   1316s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.200|-2.892|
|reg2reg   |-0.141|-7.779|
|HEPG      |-0.141|-7.779|
|All Paths |-0.200|-9.063|
+----------+------+------+

[03/17 14:38:19   1316s] ** GigaOpt Optimizer WNS Slack -0.200 TNS Slack -9.063 Density 46.17
[03/17 14:38:19   1316s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.16097.3
[03/17 14:38:19   1316s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2103.3M
[03/17 14:38:19   1316s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.140, MEM:2103.3M
[03/17 14:38:19   1316s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2103.3M
[03/17 14:38:19   1316s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2103.3M
[03/17 14:38:19   1316s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2103.3M
[03/17 14:38:19   1316s] OPERPROF:       Starting CMU at level 4, MEM:2103.3M
[03/17 14:38:19   1316s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.005, MEM:2103.3M
[03/17 14:38:19   1316s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.124, MEM:2103.3M
[03/17 14:38:19   1316s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.190, REAL:0.189, MEM:2103.3M
[03/17 14:38:19   1316s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.190, REAL:0.190, MEM:2103.3M
[03/17 14:38:19   1316s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.16097.5
[03/17 14:38:19   1316s] OPERPROF: Starting RefinePlace at level 1, MEM:2103.3M
[03/17 14:38:19   1316s] *** Starting refinePlace (0:21:57 mem=2103.3M) ***
[03/17 14:38:19   1316s] Total net bbox length = 6.961e+05 (3.802e+05 3.159e+05) (ext = 1.887e+05)
[03/17 14:38:19   1316s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:38:19   1316s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:38:19   1316s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2103.3M
[03/17 14:38:19   1316s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2103.3M
[03/17 14:38:19   1316s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.030, MEM:2103.3M
[03/17 14:38:19   1316s] default core: bins with density > 0.750 = 27.54 % ( 377 / 1369 )
[03/17 14:38:19   1316s] Density distribution unevenness ratio = 35.467%
[03/17 14:38:19   1316s] RPlace IncrNP Skipped
[03/17 14:38:19   1316s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2103.3MB) @(0:21:57 - 0:21:57).
[03/17 14:38:19   1316s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.040, REAL:0.041, MEM:2103.3M
[03/17 14:38:19   1316s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:38:19   1316s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2103.3MB
[03/17 14:38:19   1316s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2103.3M
[03/17 14:38:19   1316s] Starting refinePlace ...
[03/17 14:38:20   1317s] ** Cut row section cpu time 0:00:00.0.
[03/17 14:38:20   1317s]    Spread Effort: high, pre-route mode, useDDP on.
[03/17 14:38:21   1318s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.6, real=0:00:02.0, mem=2103.3MB) @(0:21:57 - 0:21:58).
[03/17 14:38:21   1318s] Move report: preRPlace moves 950 insts, mean move: 0.81 um, max move: 4.00 um
[03/17 14:38:21   1318s] 	Max move on inst (FE_RC_272_0): (555.00, 463.60) --> (557.20, 461.80)
[03/17 14:38:21   1318s] 	Length: 8 sites, height: 1 rows, site name: core, cell type: MUX2ND0
[03/17 14:38:21   1318s] Move report: Detail placement moves 950 insts, mean move: 0.81 um, max move: 4.00 um
[03/17 14:38:21   1318s] 	Max move on inst (FE_RC_272_0): (555.00, 463.60) --> (557.20, 461.80)
[03/17 14:38:21   1318s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2103.3MB
[03/17 14:38:21   1318s] Statistics of distance of Instance movement in refine placement:
[03/17 14:38:21   1318s]   maximum (X+Y) =         4.00 um
[03/17 14:38:21   1318s]   inst (FE_RC_272_0) with max move: (555, 463.6) -> (557.2, 461.8)
[03/17 14:38:21   1318s]   mean    (X+Y) =         0.81 um
[03/17 14:38:21   1318s] Summary Report:
[03/17 14:38:21   1318s] Instances move: 950 (out of 50712 movable)
[03/17 14:38:21   1318s] Instances flipped: 0
[03/17 14:38:21   1318s] Mean displacement: 0.81 um
[03/17 14:38:21   1318s] Max displacement: 4.00 um (Instance: FE_RC_272_0) (555, 463.6) -> (557.2, 461.8)
[03/17 14:38:21   1318s] 	Length: 8 sites, height: 1 rows, site name: core, cell type: MUX2ND0
[03/17 14:38:21   1318s] Total instances moved : 950
[03/17 14:38:21   1318s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.610, REAL:1.616, MEM:2103.3M
[03/17 14:38:21   1318s] Total net bbox length = 6.965e+05 (3.804e+05 3.161e+05) (ext = 1.887e+05)
[03/17 14:38:21   1318s] Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2103.3MB
[03/17 14:38:21   1318s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:02.0, mem=2103.3MB) @(0:21:57 - 0:21:59).
[03/17 14:38:21   1318s] *** Finished refinePlace (0:21:59 mem=2103.3M) ***
[03/17 14:38:21   1318s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.16097.5
[03/17 14:38:21   1318s] OPERPROF: Finished RefinePlace at level 1, CPU:1.800, REAL:1.815, MEM:2103.3M
[03/17 14:38:21   1318s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2103.3M
[03/17 14:38:21   1318s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.130, MEM:2103.3M
[03/17 14:38:21   1318s] Finished re-routing un-routed nets (0:00:00.0 2103.3M)
[03/17 14:38:21   1318s] 
[03/17 14:38:21   1319s] OPERPROF: Starting DPlace-Init at level 1, MEM:2103.3M
[03/17 14:38:22   1319s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2103.3M
[03/17 14:38:22   1319s] OPERPROF:     Starting CMU at level 3, MEM:2103.3M
[03/17 14:38:22   1319s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.005, MEM:2103.3M
[03/17 14:38:22   1319s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.107, MEM:2103.3M
[03/17 14:38:22   1319s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.174, MEM:2103.3M
[03/17 14:38:22   1319s] 
[03/17 14:38:22   1319s] Density : 0.4617
[03/17 14:38:22   1319s] Max route overflow : 0.0000
[03/17 14:38:22   1319s] 
[03/17 14:38:22   1319s] 
[03/17 14:38:22   1319s] *** Finish Physical Update (cpu=0:00:03.3 real=0:00:03.0 mem=2103.3M) ***
[03/17 14:38:22   1319s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.16097.3
[03/17 14:38:22   1319s] ** GigaOpt Optimizer WNS Slack -0.200 TNS Slack -9.063 Density 46.17
[03/17 14:38:22   1319s] Optimizer WNS Pass 2
[03/17 14:38:22   1319s] OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.200|-2.892|
|reg2reg   |-0.141|-7.779|
|HEPG      |-0.141|-7.779|
|All Paths |-0.200|-9.063|
+----------+------+------+

[03/17 14:38:22   1319s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2103.3M
[03/17 14:38:22   1319s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2103.3M
[03/17 14:38:22   1320s] Active Path Group: reg2reg  
[03/17 14:38:23   1320s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:38:23   1320s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:38:23   1320s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:38:23   1320s] |  -0.141|   -0.200|  -7.779|   -9.063|    46.17%|   0:00:00.0| 2103.3M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:39:42   1399s] |  -0.138|   -0.203|  -7.701|   -9.085|    46.18%|   0:01:19.0| 2103.3M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:39:58   1415s] |  -0.139|   -0.235|  -7.700|   -9.282|    46.20%|   0:00:16.0| 2103.3M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:39:59   1416s] |  -0.139|   -0.235|  -7.700|   -9.366|    46.20%|   0:00:01.0| 2103.3M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:39:59   1416s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:39:59   1416s] 
[03/17 14:39:59   1416s] *** Finish Core Optimize Step (cpu=0:01:37 real=0:01:36 mem=2103.3M) ***
[03/17 14:39:59   1416s] Active Path Group: default 
[03/17 14:40:00   1416s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:40:00   1416s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:40:00   1416s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:40:00   1416s] |  -0.235|   -0.235|  -3.225|   -9.366|    46.20%|   0:00:01.0| 2103.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:40:00   1417s] |  -0.206|   -0.206|  -2.985|   -9.126|    46.20%|   0:00:00.0| 2103.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:40:17   1433s] |  -0.200|   -0.200|  -2.903|   -9.044|    46.21%|   0:00:17.0| 2103.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:40:30   1446s] |  -0.197|   -0.197|  -2.888|   -9.028|    46.21%|   0:00:13.0| 2084.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:40:45   1461s] |  -0.197|   -0.197|  -2.868|   -9.008|    46.21%|   0:00:15.0| 2084.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:40:48   1464s] |  -0.196|   -0.196|  -2.855|   -8.996|    46.21%|   0:00:03.0| 2084.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:40:50   1467s] |  -0.196|   -0.196|  -2.855|   -8.996|    46.21%|   0:00:02.0| 2084.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:40:50   1467s] |  -0.195|   -0.195|  -2.829|   -8.970|    46.21%|   0:00:00.0| 2084.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:40:54   1470s] |  -0.194|   -0.194|  -2.829|   -8.970|    46.22%|   0:00:04.0| 2084.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:40:54   1471s] |  -0.189|   -0.189|  -2.763|   -8.904|    46.22%|   0:00:00.0| 2084.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:40:59   1475s] |  -0.187|   -0.187|  -2.760|   -8.901|    46.23%|   0:00:05.0| 2065.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:41:05   1482s] |  -0.186|   -0.186|  -2.746|   -8.886|    46.23%|   0:00:06.0| 2065.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:41:08   1484s] |  -0.186|   -0.186|  -2.721|   -8.862|    46.23%|   0:00:03.0| 2065.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:41:08   1485s] |  -0.182|   -0.182|  -2.660|   -8.801|    46.23%|   0:00:00.0| 2065.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:41:09   1486s] |  -0.180|   -0.180|  -2.637|   -8.778|    46.23%|   0:00:01.0| 2065.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:41:16   1492s] |  -0.180|   -0.180|  -2.634|   -8.775|    46.23%|   0:00:07.0| 2065.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:41:16   1492s] |  -0.179|   -0.179|  -2.635|   -8.775|    46.24%|   0:00:00.0| 2065.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:41:25   1502s] |  -0.179|   -0.179|  -2.615|   -8.756|    46.24%|   0:00:09.0| 2065.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:41:27   1504s] |  -0.179|   -0.179|  -2.615|   -8.756|    46.25%|   0:00:02.0| 2065.3M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:41:27   1504s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:41:27   1504s] 
[03/17 14:41:27   1504s] *** Finish Core Optimize Step (cpu=0:01:27 real=0:01:28 mem=2065.3M) ***
[03/17 14:41:27   1504s] 
[03/17 14:41:27   1504s] *** Finished Optimize Step Cumulative (cpu=0:03:04 real=0:03:05 mem=2065.3M) ***
[03/17 14:41:27   1504s] OptDebug: End of Optimizer WNS Pass 2:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.179|-2.615|
|reg2reg   |-0.134|-7.669|
|HEPG      |-0.134|-7.669|
|All Paths |-0.179|-8.756|
+----------+------+------+

[03/17 14:41:27   1504s] ** GigaOpt Optimizer WNS Slack -0.179 TNS Slack -8.756 Density 46.25
[03/17 14:41:27   1504s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.16097.4
[03/17 14:41:27   1504s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2065.3M
[03/17 14:41:28   1504s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.143, MEM:2065.3M
[03/17 14:41:28   1504s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2065.3M
[03/17 14:41:28   1504s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2065.3M
[03/17 14:41:28   1504s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2065.3M
[03/17 14:41:28   1504s] OPERPROF:       Starting CMU at level 4, MEM:2065.3M
[03/17 14:41:28   1504s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.006, MEM:2065.3M
[03/17 14:41:28   1504s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.126, MEM:2065.3M
[03/17 14:41:28   1504s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.200, REAL:0.197, MEM:2065.3M
[03/17 14:41:28   1504s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.200, REAL:0.197, MEM:2065.3M
[03/17 14:41:28   1504s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.16097.6
[03/17 14:41:28   1504s] OPERPROF: Starting RefinePlace at level 1, MEM:2065.3M
[03/17 14:41:28   1504s] *** Starting refinePlace (0:25:05 mem=2065.3M) ***
[03/17 14:41:28   1504s] Total net bbox length = 6.969e+05 (3.807e+05 3.162e+05) (ext = 1.887e+05)
[03/17 14:41:28   1504s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:41:28   1504s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:41:28   1504s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2065.3M
[03/17 14:41:28   1504s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2065.3M
[03/17 14:41:28   1504s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.030, MEM:2065.3M
[03/17 14:41:28   1504s] default core: bins with density > 0.750 = 27.68 % ( 379 / 1369 )
[03/17 14:41:28   1504s] Density distribution unevenness ratio = 35.474%
[03/17 14:41:28   1504s] RPlace IncrNP: Rollback Lev = -3
[03/17 14:41:28   1504s] RPlace: Density =1.041111, incremental np is triggered.
[03/17 14:41:28   1504s] OPERPROF:     Starting spMPad at level 3, MEM:2065.3M
[03/17 14:41:28   1504s] OPERPROF:       Starting spContextMPad at level 4, MEM:2065.3M
[03/17 14:41:28   1504s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2065.3M
[03/17 14:41:28   1504s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.009, MEM:2065.3M
[03/17 14:41:28   1505s] nrCritNet: 1.99% ( 1109 / 55663 ) cutoffSlk: -105.4ps stdDelay: 14.5ps
[03/17 14:41:28   1505s] OPERPROF:     Starting npMain at level 3, MEM:2065.3M
[03/17 14:41:28   1505s] incrNP th 1.000, 0.100
[03/17 14:41:29   1505s] limitMaxMove 0, priorityInstMaxMove -1
[03/17 14:41:29   1505s] SP #FI/SF FL/PI 0/49244 0/0
[03/17 14:41:29   1505s] OPERPROF:       Starting npPlace at level 4, MEM:2065.3M
[03/17 14:41:29   1505s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/17 14:41:29   1505s] No instances found in the vector
[03/17 14:41:29   1505s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2101.3M, DRC: 0)
[03/17 14:41:29   1505s] 0 (out of 0) MH cells were successfully legalized.
[03/17 14:41:30   1506s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/17 14:41:30   1506s] No instances found in the vector
[03/17 14:41:30   1506s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2104.8M, DRC: 0)
[03/17 14:41:30   1506s] 0 (out of 0) MH cells were successfully legalized.
[03/17 14:41:31   1507s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/17 14:41:31   1507s] No instances found in the vector
[03/17 14:41:31   1507s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2104.8M, DRC: 0)
[03/17 14:41:31   1507s] 0 (out of 0) MH cells were successfully legalized.
[03/17 14:41:33   1509s] OPERPROF:       Finished npPlace at level 4, CPU:3.990, REAL:3.991, MEM:2105.8M
[03/17 14:41:33   1509s] OPERPROF:     Finished npMain at level 3, CPU:4.750, REAL:4.753, MEM:2105.8M
[03/17 14:41:33   1509s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2105.8M
[03/17 14:41:33   1509s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.029, MEM:2105.8M
[03/17 14:41:33   1509s] default core: bins with density > 0.750 = 27.83 % ( 381 / 1369 )
[03/17 14:41:33   1509s] Density distribution unevenness ratio = 35.395%
[03/17 14:41:33   1509s] RPlace postIncrNP: Density = 1.041111 -> 0.890000.
[03/17 14:41:33   1509s] RPlace postIncrNP Info: Density distribution changes:
[03/17 14:41:33   1509s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/17 14:41:33   1509s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/17 14:41:33   1509s] [1.00 - 1.05] :	 4 (0.29%) -> 0 (0.00%)
[03/17 14:41:33   1509s] [0.95 - 1.00] :	 1 (0.07%) -> 0 (0.00%)
[03/17 14:41:33   1509s] [0.90 - 0.95] :	 3 (0.22%) -> 0 (0.00%)
[03/17 14:41:33   1509s] [0.85 - 0.90] :	 6 (0.44%) -> 8 (0.58%)
[03/17 14:41:33   1509s] [0.80 - 0.85] :	 41 (2.99%) -> 56 (4.09%)
[03/17 14:41:33   1509s] [CPU] RefinePlace/IncrNP (cpu=0:00:05.1, real=0:00:05.0, mem=2105.8MB) @(0:25:05 - 0:25:10).
[03/17 14:41:33   1509s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:5.050, REAL:5.062, MEM:2105.8M
[03/17 14:41:33   1509s] Move report: incrNP moves 1524 insts, mean move: 4.61 um, max move: 35.60 um
[03/17 14:41:33   1509s] 	Max move on inst (U8747): (556.60, 467.20) --> (555.20, 501.40)
[03/17 14:41:33   1509s] Move report: Timing Driven Placement moves 1524 insts, mean move: 4.61 um, max move: 35.60 um
[03/17 14:41:33   1509s] 	Max move on inst (U8747): (556.60, 467.20) --> (555.20, 501.40)
[03/17 14:41:33   1509s] 	Runtime: CPU: 0:00:05.1 REAL: 0:00:05.0 MEM: 2105.8MB
[03/17 14:41:33   1509s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2105.8M
[03/17 14:41:33   1509s] Starting refinePlace ...
[03/17 14:41:33   1510s] ** Cut row section cpu time 0:00:00.0.
[03/17 14:41:33   1510s]    Spread Effort: high, pre-route mode, useDDP on.
[03/17 14:41:35   1511s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.6, real=0:00:02.0, mem=2105.8MB) @(0:25:10 - 0:25:12).
[03/17 14:41:35   1511s] Move report: preRPlace moves 688 insts, mean move: 0.51 um, max move: 3.80 um
[03/17 14:41:35   1511s] 	Max move on inst (U11740): (581.80, 508.60) --> (583.80, 506.80)
[03/17 14:41:35   1511s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
[03/17 14:41:35   1511s] Move report: Detail placement moves 688 insts, mean move: 0.51 um, max move: 3.80 um
[03/17 14:41:35   1511s] 	Max move on inst (U11740): (581.80, 508.60) --> (583.80, 506.80)
[03/17 14:41:35   1511s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2105.8MB
[03/17 14:41:35   1511s] Statistics of distance of Instance movement in refine placement:
[03/17 14:41:35   1511s]   maximum (X+Y) =        35.60 um
[03/17 14:41:35   1511s]   inst (U8747) with max move: (556.6, 467.2) -> (555.2, 501.4)
[03/17 14:41:35   1511s]   mean    (X+Y) =         4.20 um
[03/17 14:41:35   1511s] Total instances flipped for legalization: 9
[03/17 14:41:35   1511s] Summary Report:
[03/17 14:41:35   1511s] Instances move: 1714 (out of 50789 movable)
[03/17 14:41:35   1511s] Instances flipped: 9
[03/17 14:41:35   1511s] Mean displacement: 4.20 um
[03/17 14:41:35   1511s] Max displacement: 35.60 um (Instance: U8747) (556.6, 467.2) -> (555.2, 501.4)
[03/17 14:41:35   1511s] 	Length: 19 sites, height: 1 rows, site name: core, cell type: XOR3D2
[03/17 14:41:35   1511s] Total instances moved : 1714
[03/17 14:41:35   1511s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.640, REAL:1.653, MEM:2105.8M
[03/17 14:41:35   1511s] Total net bbox length = 6.974e+05 (3.813e+05 3.161e+05) (ext = 1.887e+05)
[03/17 14:41:35   1511s] Runtime: CPU: 0:00:06.8 REAL: 0:00:07.0 MEM: 2105.8MB
[03/17 14:41:35   1511s] [CPU] RefinePlace/total (cpu=0:00:06.8, real=0:00:07.0, mem=2105.8MB) @(0:25:05 - 0:25:12).
[03/17 14:41:35   1511s] *** Finished refinePlace (0:25:12 mem=2105.8M) ***
[03/17 14:41:35   1511s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.16097.6
[03/17 14:41:35   1511s] OPERPROF: Finished RefinePlace at level 1, CPU:6.850, REAL:6.881, MEM:2105.8M
[03/17 14:41:35   1511s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2105.8M
[03/17 14:41:35   1511s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.133, MEM:2105.8M
[03/17 14:41:35   1511s] Finished re-routing un-routed nets (0:00:00.0 2105.8M)
[03/17 14:41:35   1511s] 
[03/17 14:41:35   1512s] OPERPROF: Starting DPlace-Init at level 1, MEM:2105.8M
[03/17 14:41:35   1512s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2105.8M
[03/17 14:41:35   1512s] OPERPROF:     Starting CMU at level 3, MEM:2105.8M
[03/17 14:41:35   1512s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.005, MEM:2105.8M
[03/17 14:41:35   1512s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.102, MEM:2105.8M
[03/17 14:41:35   1512s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.169, MEM:2105.8M
[03/17 14:41:36   1512s] 
[03/17 14:41:36   1512s] Density : 0.4625
[03/17 14:41:36   1512s] Max route overflow : 0.0000
[03/17 14:41:36   1512s] 
[03/17 14:41:36   1512s] 
[03/17 14:41:36   1512s] *** Finish Physical Update (cpu=0:00:08.5 real=0:00:09.0 mem=2105.8M) ***
[03/17 14:41:36   1512s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.16097.4
[03/17 14:41:36   1512s] ** GigaOpt Optimizer WNS Slack -0.179 TNS Slack -8.752 Density 46.25
[03/17 14:41:36   1512s] Skipped Place ECO bump recovery (WNS opt)
[03/17 14:41:36   1512s] Optimizer WNS Pass 3
[03/17 14:41:36   1512s] OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.179|-2.614|
|reg2reg   |-0.143|-7.797|
|HEPG      |-0.143|-7.797|
|All Paths |-0.179|-8.752|
+----------+------+------+

[03/17 14:41:36   1512s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2105.8M
[03/17 14:41:36   1512s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2105.8M
[03/17 14:41:36   1513s] Active Path Group: reg2reg  
[03/17 14:41:36   1513s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:41:37   1513s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:41:37   1513s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:41:37   1513s] |  -0.143|   -0.179|  -7.797|   -8.752|    46.25%|   0:00:01.0| 2105.8M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_15_/D        |
[03/17 14:42:13   1549s] |  -0.117|   -0.170|  -7.547|   -8.741|    46.26%|   0:00:36.0| 2124.8M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:42:13   1549s] |  -0.112|   -0.170|  -7.485|   -8.713|    46.26%|   0:00:00.0| 2124.8M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:42:20   1556s] |  -0.112|   -0.170|  -7.388|   -8.616|    46.26%|   0:00:07.0| 2124.8M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:42:29   1565s] |  -0.112|   -0.170|  -7.382|   -8.606|    46.27%|   0:00:09.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:42:45   1581s] |  -0.112|   -0.169|  -7.353|   -8.621|    46.28%|   0:00:16.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:42:51   1588s] |  -0.112|   -0.169|  -7.336|   -8.607|    46.29%|   0:00:06.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:42:52   1588s] |  -0.112|   -0.169|  -7.334|   -8.607|    46.29%|   0:00:01.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:42:52   1588s] Starting generalSmallTnsOpt
[03/17 14:42:52   1588s] |  -0.112|   -0.169|  -7.333|   -8.607|    46.29%|   0:00:00.0| 2134.4M|   WC_VIEW|  default| core_instance1_psum_mem_instance_Q_reg_51_/Q       |
[03/17 14:42:52   1588s] Ending generalSmallTnsOpt End
[03/17 14:42:52   1588s] Analyzing useful skew in preCTS mode ...
[03/17 14:42:52   1588s] The view delay ratios are: (WC_VIEW 1) (BC_VIEW 0.51498)
[03/17 14:42:52   1588s] skewClock is  advancing: -105ps, core_instance1_pmem_combined_reg_reg_54_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -133.6ps, core_instance1_psum_mem_instance_Q_reg_51_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -132.5ps, core_instance1_psum_mem_instance_Q_reg_49_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -129.7ps, core_instance1_psum_mem_instance_Q_reg_48_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -129.3ps, core_instance1_psum_mem_instance_Q_reg_85_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -125.2ps, core_instance1_psum_mem_instance_Q_reg_60_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -124.6ps, core_instance1_psum_mem_instance_Q_reg_86_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -124.2ps, core_instance1_psum_mem_instance_Q_reg_61_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -123.7ps, core_instance1_psum_mem_instance_Q_reg_84_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -122.9ps, core_instance1_psum_mem_instance_Q_reg_52_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -122.4ps, core_instance1_psum_mem_instance_Q_reg_95_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -121.3ps, core_instance1_psum_mem_instance_Q_reg_50_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -120.8ps, core_instance1_psum_mem_instance_Q_reg_53_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -120.4ps, core_instance1_psum_mem_instance_Q_reg_88_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -120.1ps, core_instance1_psum_mem_instance_Q_reg_90_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -119.1ps, core_instance1_psum_mem_instance_Q_reg_87_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -118.4ps, core_instance1_psum_mem_instance_Q_reg_89_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -116.8ps, core_instance1_psum_mem_instance_Q_reg_71_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -116.4ps, core_instance1_psum_mem_instance_Q_reg_64_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -115.7ps, core_instance1_psum_mem_instance_Q_reg_57_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -115.4ps, core_instance1_psum_mem_instance_Q_reg_74_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -115.2ps, core_instance1_psum_mem_instance_Q_reg_68_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -114.9ps, core_instance1_psum_mem_instance_Q_reg_65_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -114.7ps, core_instance1_psum_mem_instance_Q_reg_67_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -114ps, core_instance1_psum_mem_instance_Q_reg_66_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -113.7ps, core_instance1_pmem_combined_reg_reg_48_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -113.1ps, core_instance1_psum_mem_instance_Q_reg_73_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -112.8ps, core_instance1_psum_mem_instance_Q_reg_72_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -111.7ps, core_instance1_psum_mem_instance_Q_reg_83_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -111.1ps, core_instance1_psum_mem_instance_Q_reg_70_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -110.7ps, core_instance1_psum_mem_instance_Q_reg_62_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -110.2ps, core_instance1_psum_mem_instance_Q_reg_91_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -109.3ps, core_instance1_psum_mem_instance_Q_reg_11_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -106.8ps, core_instance1_pmem_combined_reg_reg_49_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -106ps, core_instance1_psum_mem_instance_Q_reg_36_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -105.3ps, core_instance1_psum_mem_instance_Q_reg_54_/CP
[03/17 14:42:52   1588s] skewClock is  advancing: -40.1ps, core_instance1_pmem_combined_reg_reg_47_/CP
[03/17 14:42:52   1588s]  ** Useful skew failure reasons **
[03/17 14:42:52   1588s] The sequential element core_instance1_pmem_combined_reg_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:42:52   1588s] The sequential element core_instance1_psum_mem_instance_Q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:42:52   1588s] The sequential element core_instance1_psum_mem_instance_Q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:42:52   1588s] The sequential element core_instance1_psum_mem_instance_Q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:42:52   1588s] The sequential element core_instance1_psum_mem_instance_Q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:42:52   1588s] The sequential element core_instance1_psum_mem_instance_Q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:42:52   1588s] The sequential element core_instance1_psum_mem_instance_Q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:42:52   1588s] The sequential element core_instance1_psum_mem_instance_Q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:42:52   1588s] The sequential element core_instance1_psum_mem_instance_Q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:42:52   1588s] The sequential element core_instance1_psum_mem_instance_Q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:42:52   1588s] The sequential element core_instance1_psum_mem_instance_Q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:42:52   1588s] The sequential element core_instance1_psum_mem_instance_Q_reg_70_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:42:52   1588s] The sequential element core_instance1_pmem_combined_reg_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:42:52   1588s] The sequential element core_instance1_pmem_combined_reg_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:42:52   1588s] The sequential element core_instance1_psum_mem_instance_Q_reg_84_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:42:52   1588s] The sequential element core_instance1_psum_mem_instance_Q_reg_88_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:42:52   1588s] The sequential element core_instance1_psum_mem_instance_Q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:42:52   1588s] The sequential element core_instance1_psum_mem_instance_Q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:42:52   1588s] The sequential element core_instance1_psum_mem_instance_Q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:42:52   1588s] The sequential element core_instance1_psum_mem_instance_Q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:42:52   1588s] Finish useful skew analysis
[03/17 14:43:15   1612s] |  -0.083|   -0.252|  -6.735|  -10.633|    46.29%|   0:00:23.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_14_/D        |
[03/17 14:43:16   1612s] |  -0.082|   -0.252|  -6.731|  -10.638|    46.29%|   0:00:01.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_14_/D        |
[03/17 14:43:18   1614s] |  -0.081|   -0.252|  -6.710|  -10.638|    46.29%|   0:00:02.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_14_/D        |
[03/17 14:43:19   1615s] |  -0.080|   -0.252|  -6.680|  -10.638|    46.29%|   0:00:01.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:43:19   1616s] |  -0.079|   -0.252|  -6.676|  -10.638|    46.29%|   0:00:00.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:43:21   1617s] |  -0.079|   -0.252|  -6.134|  -10.096|    46.29%|   0:00:02.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:43:21   1618s] |  -0.077|   -0.252|  -6.114|  -10.104|    46.29%|   0:00:00.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_14_/D        |
[03/17 14:43:24   1620s] |  -0.076|   -0.252|  -6.090|  -10.104|    46.30%|   0:00:03.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:43:27   1623s] |  -0.075|   -0.245|  -6.098|  -10.070|    46.33%|   0:00:03.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:43:28   1624s] |  -0.073|   -0.246|  -6.093|  -10.075|    46.33%|   0:00:01.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_14_/D        |
[03/17 14:43:34   1631s] |  -0.073|   -0.246|  -6.084|  -10.075|    46.33%|   0:00:06.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:43:35   1631s] |  -0.072|   -0.246|  -6.083|  -10.075|    46.33%|   0:00:01.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:43:38   1634s] |  -0.072|   -0.246|  -6.080|  -10.075|    46.33%|   0:00:03.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:43:38   1634s] |  -0.072|   -0.246|  -6.075|  -10.075|    46.33%|   0:00:00.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:43:39   1635s] Starting generalSmallTnsOpt
[03/17 14:43:39   1635s] Ending generalSmallTnsOpt End
[03/17 14:43:39   1635s] Analyzing useful skew in preCTS mode ...
[03/17 14:43:39   1636s] skewClock is  advancing: -79.9ps, core_instance1_pmem_combined_reg_reg_20_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -94.6ps, core_instance1_psum_mem_instance_Q_reg_59_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -14.2ps, core_instance1_psum_mem_instance_Q_reg_16_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -93ps, core_instance1_psum_mem_instance_Q_reg_75_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -92.7ps, core_instance1_psum_mem_instance_Q_reg_58_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -91.9ps, core_instance1_psum_mem_instance_Q_reg_55_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -91.2ps, core_instance1_pmem_combined_reg_reg_33_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -68.8ps, core_instance1_psum_mem_instance_Q_reg_17_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -90.9ps, core_instance1_pmem_combined_reg_reg_1_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -89.8ps, core_instance1_psum_mem_instance_Q_reg_76_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -89.8ps, core_instance1_psum_mem_instance_Q_reg_40_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -89.3ps, core_instance1_psum_mem_instance_Q_reg_77_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -89.3ps, core_instance1_psum_mem_instance_Q_reg_37_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -88.5ps, core_instance1_pmem_combined_reg_reg_32_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -87.1ps, core_instance1_pmem_combined_reg_reg_3_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -72.1ps, core_instance1_psum_mem_instance_Q_reg_2_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -52.7ps, core_instance1_psum_mem_instance_Q_reg_28_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -74.8ps, core_instance1_psum_mem_instance_Q_reg_1_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -84.1ps, core_instance1_psum_mem_instance_Q_reg_79_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -84ps, core_instance1_psum_mem_instance_Q_reg_26_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -83.5ps, core_instance1_pmem_combined_reg_reg_0_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -45.7ps, core_instance1_psum_mem_instance_Q_reg_41_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -82.9ps, core_instance1_psum_mem_instance_Q_reg_63_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -81.5ps, core_instance1_psum_mem_instance_Q_reg_27_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -81.2ps, core_instance1_psum_mem_instance_Q_reg_78_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -80.1ps, core_instance1_psum_mem_instance_Q_reg_0_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -79.8ps, core_instance1_pmem_combined_reg_reg_2_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -79.7ps, core_instance1_psum_mem_instance_Q_reg_25_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -79.3ps, core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -78.7ps, core_instance1_psum_mem_instance_Q_reg_24_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -77.4ps, core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_4_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -76ps, core_instance1_psum_mem_instance_Q_reg_35_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -74.4ps, core_instance1_psum_mem_instance_Q_reg_13_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -73.7ps, core_instance1_psum_mem_instance_Q_reg_12_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -73.2ps, core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_4_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -72.6ps, core_instance1_pmem_combined_reg_reg_21_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -70.9ps, core_instance1_psum_mem_instance_Q_reg_19_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -68.5ps, core_instance1_pmem_combined_reg_reg_34_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -67.8ps, core_instance1_psum_mem_instance_Q_reg_4_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -67.1ps, core_instance1_psum_mem_instance_Q_reg_56_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -67.1ps, core_instance1_pmem_combined_reg_reg_35_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -66.7ps, core_instance1_pmem_combined_reg_reg_52_/CP
[03/17 14:43:39   1636s] skewClock is  advancing: -66.5ps, core_instance1_pmem_combined_reg_reg_37_/CP
[03/17 14:43:40   1636s]  ** Useful skew failure reasons **
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_pmem_combined_reg_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_95_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_pmem_combined_reg_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_70_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_84_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_88_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s]  ** Useful skew failure reasons **
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_pmem_combined_reg_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_95_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_pmem_combined_reg_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_70_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_84_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_88_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] skewClock is  advancing: -45.5ps, core_instance1_pmem_combined_reg_reg_63_/CP
[03/17 14:43:40   1636s] skewClock is  advancing: -17.5ps, core_instance1_pmem_combined_reg_reg_31_/CP
[03/17 14:43:40   1636s]  ** Useful skew failure reasons **
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_pmem_combined_reg_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_95_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_pmem_combined_reg_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_70_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_84_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_88_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_90_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] The sequential element core_instance1_psum_mem_instance_Q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:43:40   1636s] Finish useful skew analysis
[03/17 14:43:40   1636s] |  -0.057|   -0.248|  -5.156|  -11.017|    46.34%|   0:00:02.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:43:41   1637s] |  -0.056|   -0.248|  -5.177|  -11.017|    46.35%|   0:00:01.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:43:41   1637s] |  -0.049|   -0.248|  -5.135|  -11.017|    46.35%|   0:00:00.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:43:42   1638s] |  -0.049|   -0.248|  -4.818|  -10.701|    46.35%|   0:00:01.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:43:42   1638s] |  -0.045|   -0.258|  -4.796|  -10.772|    46.35%|   0:00:00.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:43:43   1639s] |  -0.045|   -0.258|  -4.690|  -10.676|    46.35%|   0:00:01.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:43:43   1639s] |  -0.040|   -0.258|  -4.590|  -10.611|    46.35%|   0:00:00.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:43:46   1642s] |  -0.039|   -0.258|  -4.199|  -10.254|    46.35%|   0:00:03.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:43:47   1643s] |  -0.038|   -0.258|  -4.121|  -10.177|    46.35%|   0:00:01.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_14_/D        |
[03/17 14:43:49   1645s] |  -0.036|   -0.258|  -4.108|  -10.177|    46.35%|   0:00:02.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:43:51   1647s] |  -0.036|   -0.258|  -4.101|  -10.177|    46.35%|   0:00:02.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:43:51   1647s] |  -0.035|   -0.228|  -4.098|   -9.966|    46.35%|   0:00:00.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:43:55   1651s] |  -0.035|   -0.228|  -4.097|   -9.966|    46.35%|   0:00:04.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:43:55   1651s] |  -0.032|   -0.222|  -4.153|  -10.024|    46.36%|   0:00:00.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:43:58   1654s] |  -0.032|   -0.222|  -3.971|   -9.848|    46.35%|   0:00:03.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:43:58   1654s] |  -0.032|   -0.222|  -3.735|   -9.612|    46.36%|   0:00:00.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:43:58   1654s] |  -0.032|   -0.222|  -3.632|   -9.511|    46.36%|   0:00:00.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:43:58   1654s] |  -0.031|   -0.222|  -3.646|   -9.511|    46.36%|   0:00:00.0| 2134.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:43:59   1655s] |  -0.031|   -0.221|  -3.635|   -9.506|    46.36%|   0:00:01.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:44:01   1657s] Starting generalSmallTnsOpt
[03/17 14:44:01   1657s] Ending generalSmallTnsOpt End
[03/17 14:44:01   1657s] Analyzing useful skew in preCTS mode ...
[03/17 14:44:01   1657s] skewClock is  advancing: -46ps, core_instance1_pmem_combined_reg_reg_4_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -53.8ps, core_instance1_pmem_combined_reg_reg_17_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -52.8ps, core_instance1_pmem_combined_reg_reg_16_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -50.4ps, core_instance1_pmem_combined_reg_reg_5_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -49.7ps, core_instance1_psum_mem_instance_Q_reg_39_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -48.7ps, core_instance1_psum_mem_instance_Q_reg_29_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -48.5ps, core_instance1_psum_mem_instance_Q_reg_69_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -45.8ps, core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_4_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -44.9ps, core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_3_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -44.4ps, core_instance1_psum_mem_instance_Q_reg_30_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -44.4ps, core_instance1_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_3_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -44.1ps, core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_1_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -43.7ps, core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_4_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -43.4ps, core_instance1_psum_mem_instance_Q_reg_38_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -43ps, core_instance1_pmem_combined_reg_reg_51_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -43ps, core_instance1_psum_mem_instance_Q_reg_31_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -42.7ps, core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_4_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -42.6ps, core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_6_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -42.1ps, core_instance1_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_20_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -41.9ps, core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_4_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -41.7ps, core_instance1_pmem_combined_reg_reg_38_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -41.6ps, core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_1_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -41.5ps, core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_4_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -41.4ps, core_instance1_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_50_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -41.2ps, core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_4_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -41ps, core_instance1_psum_mem_instance_Q_reg_34_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -40.9ps, core_instance1_pmem_combined_reg_reg_53_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -40.8ps, core_instance1_pmem_combined_reg_reg_39_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -40.3ps, core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_5_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -40.2ps, core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -40.2ps, core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_1_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -40ps, core_instance1_pmem_combined_reg_reg_23_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -39.8ps, core_instance1_psum_mem_instance_Q_reg_42_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -39.3ps, core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -38.8ps, core_instance1_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_21_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -38.7ps, core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_1_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -38.2ps, core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_1_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -38ps, core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -37.8ps, core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_2_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -37.5ps, core_instance1_pmem_combined_reg_reg_22_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -37.4ps, core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -37.4ps, core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_2_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -37.3ps, core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_1_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -37.2ps, core_instance1_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_42_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -36.8ps, core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_2_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -36.2ps, core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -35.6ps, core_instance1_psum_mem_instance_Q_reg_43_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -35.5ps, core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_1_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -35ps, core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_2_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -34.6ps, core_instance1_psum_mem_instance_Q_reg_18_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -34.5ps, core_instance1_psum_mem_instance_Q_reg_81_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -34.4ps, core_instance1_psum_mem_instance_Q_reg_94_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -34ps, core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_2_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -33.5ps, core_instance1_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_2_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -33.1ps, core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_1_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -32.7ps, core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -32.3ps, core_instance1_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_16_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -32.3ps, core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_1_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -32.2ps, core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_4_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -32.2ps, core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_1_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -32.2ps, core_instance1_pmem_combined_reg_reg_50_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -32.1ps, core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_2_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -32.1ps, core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_5_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -31.9ps, core_instance1_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_48_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -24ps, core_instance1_psum_mem_instance_Q_reg_76_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -19.3ps, core_instance1_psum_mem_instance_Q_reg_90_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -19.2ps, core_instance1_psum_mem_instance_Q_reg_91_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -18.8ps, core_instance1_psum_mem_instance_Q_reg_89_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -10.1ps, core_instance1_psum_mem_instance_Q_reg_88_/CP
[03/17 14:44:01   1657s] skewClock is  advancing: -12.4ps, core_instance1_psum_mem_instance_Q_reg_95_/CP
[03/17 14:44:01   1657s]  ** Useful skew failure reasons **
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_pmem_combined_reg_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_87_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_pmem_combined_reg_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_pmem_combined_reg_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_pmem_combined_reg_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_24_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s]  ** Useful skew failure reasons **
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_pmem_combined_reg_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_87_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_pmem_combined_reg_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_pmem_combined_reg_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_pmem_combined_reg_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_24_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s]  ** Useful skew failure reasons **
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_pmem_combined_reg_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_87_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_pmem_combined_reg_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_pmem_combined_reg_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_pmem_combined_reg_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_24_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] The sequential element core_instance1_psum_mem_instance_Q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:01   1657s] Finish useful skew analysis
[03/17 14:44:03   1659s] |  -0.025|   -0.222|  -1.149|   -7.195|    46.38%|   0:00:04.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_14_/D        |
[03/17 14:44:03   1659s] |  -0.018|   -0.222|  -1.083|   -7.184|    46.38%|   0:00:00.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_14_/D        |
[03/17 14:44:10   1665s] |  -0.018|   -0.222|  -1.069|   -7.170|    46.38%|   0:00:07.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:44:10   1666s] |  -0.017|   -0.223|  -1.060|   -7.181|    46.38%|   0:00:00.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_14_/D        |
[03/17 14:44:12   1668s] |  -0.017|   -0.223|  -0.971|   -7.089|    46.38%|   0:00:02.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_14_/D        |
[03/17 14:44:12   1668s] |  -0.016|   -0.223|  -0.952|   -7.089|    46.39%|   0:00:00.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_14_/D        |
[03/17 14:44:15   1671s] |  -0.016|   -0.223|  -0.926|   -7.070|    46.39%|   0:00:03.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_14_/D        |
[03/17 14:44:15   1671s] |  -0.015|   -0.223|  -0.838|   -6.995|    46.39%|   0:00:00.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_14_/D        |
[03/17 14:44:16   1671s] |  -0.015|   -0.223|  -0.781|   -6.939|    46.39%|   0:00:01.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_14_/D        |
[03/17 14:44:16   1672s] |  -0.015|   -0.223|  -0.710|   -6.868|    46.39%|   0:00:00.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_14_/D        |
[03/17 14:44:17   1672s] |  -0.015|   -0.208|  -0.710|   -6.769|    46.40%|   0:00:01.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_14_/D        |
[03/17 14:44:17   1673s] Starting generalSmallTnsOpt
[03/17 14:44:17   1673s] |  -0.015|   -0.208|  -0.710|   -6.771|    46.40%|   0:00:00.0| 2132.4M|   WC_VIEW|  default| core_instance1_psum_mem_instance_Q_reg_0_/Q        |
[03/17 14:44:17   1673s] Ending generalSmallTnsOpt End
[03/17 14:44:17   1673s] Analyzing useful skew in preCTS mode ...
[03/17 14:44:17   1673s] skewClock is  advancing: -30.9ps, core_instance1_pmem_combined_reg_reg_36_/CP
[03/17 14:44:17   1673s] skewClock is  advancing: -29.4ps, core_instance1_psum_mem_instance_Q_reg_92_/CP
[03/17 14:44:17   1673s] skewClock is  advancing: -29.2ps, core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product6_4by4_reg_reg_2_/CP
[03/17 14:44:17   1673s] skewClock is  advancing: -28.8ps, core_instance1_psum_mem_instance_Q_reg_82_/CP
[03/17 14:44:17   1673s] skewClock is  advancing: -28.4ps, core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_4_/CP
[03/17 14:44:17   1673s] skewClock is  advancing: -28.2ps, core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_6_/CP
[03/17 14:44:17   1673s] skewClock is  advancing: -28ps, core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_6_/CP
[03/17 14:44:17   1673s] skewClock is  advancing: -27.6ps, core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP
[03/17 14:44:17   1673s] skewClock is  advancing: -27.5ps, core_instance1_psum_mem_instance_Q_reg_9_/CP
[03/17 14:44:17   1673s] skewClock is  advancing: -27.4ps, core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_1_/CP
[03/17 14:44:17   1673s] skewClock is  advancing: -27.3ps, core_instance1_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_10_/CP
[03/17 14:44:17   1673s] skewClock is  advancing: -27.2ps, core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_4_/CP
[03/17 14:44:17   1673s] skewClock is  advancing: -27.2ps, core_instance1_ofifo_inst_col_idx_7__fifo_instance_rd_ptr_reg_0_/CP
[03/17 14:44:17   1673s] skewClock is  advancing: -27.1ps, core_instance1_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_48_/CP
[03/17 14:44:17   1673s] skewClock is  advancing: -26.9ps, core_instance1_psum_mem_instance_Q_reg_32_/CP
[03/17 14:44:17   1673s] skewClock is  advancing: -26.3ps, core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_5_/CP
[03/17 14:44:17   1673s] skewClock is  advancing: -26.2ps, core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_5_/CP
[03/17 14:44:17   1673s] skewClock is  advancing: -26ps, core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_2_/CP
[03/17 14:44:17   1673s] skewClock is  advancing: -26ps, core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_0_/CP
[03/17 14:44:17   1673s] skewClock is  advancing: -26ps, core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_6_/CP
[03/17 14:44:17   1673s] skewClock is  advancing: -25.9ps, core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP
[03/17 14:44:17   1673s] skewClock is  advancing: -25.9ps, core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_3_/CP
[03/17 14:44:17   1673s] skewClock is  advancing: -25.8ps, core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product4_4by4_reg_reg_3_/CP
[03/17 14:44:17   1673s] skewClock is  advancing: -25.6ps, core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_1_/CP
[03/17 14:44:17   1673s] skewClock is  advancing: -25.4ps, core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_3_/CP
[03/17 14:44:17   1673s] skewClock is  advancing: -25.3ps, core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product0_4by4_reg_reg_2_/CP
[03/17 14:44:17   1673s] skewClock is  advancing: -24.9ps, core_instance1_psum_mem_instance_Q_reg_33_/CP
[03/17 14:44:17   1673s] skewClock is  advancing: -24.7ps, core_instance1_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_20_/CP
[03/17 14:44:18   1673s] skewClock is  advancing: -24.7ps, core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product4_4by4_reg_reg_3_/CP
[03/17 14:44:18   1673s] skewClock is  advancing: -24.7ps, core_instance1_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_27_/CP
[03/17 14:44:18   1673s] skewClock is  advancing: -24.4ps, core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_4_/CP
[03/17 14:44:18   1673s] skewClock is  advancing: -24.4ps, core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_2_/CP
[03/17 14:44:18   1673s] skewClock is  advancing: -24.3ps, core_instance1_ofifo_inst_col_idx_7__fifo_instance_rd_ptr_reg_1_/CP
[03/17 14:44:18   1673s] skewClock is  advancing: -24.3ps, core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product4_4by4_reg_reg_3_/CP
[03/17 14:44:18   1673s] skewClock is  advancing: -24.2ps, core_instance1_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_7_/CP
[03/17 14:44:18   1673s] skewClock is  advancing: -24.2ps, core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_2_/CP
[03/17 14:44:18   1673s] skewClock is  advancing: -24.1ps, core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_2_/CP
[03/17 14:44:18   1673s] skewClock is  advancing: -24ps, core_instance1_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_20_/CP
[03/17 14:44:18   1673s] skewClock is  advancing: -23.8ps, core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP
[03/17 14:44:18   1673s] skewClock is  advancing: -23.6ps, core_instance1_pmem_combined_reg_reg_24_/CP
[03/17 14:44:18   1673s] skewClock is  advancing: -22.9ps, core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_5_/CP
[03/17 14:44:18   1673s] skewClock is  advancing: -22.9ps, core_instance1_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_5_/CP
[03/17 14:44:18   1673s] skewClock is  advancing: -22.8ps, core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_2_/CP
[03/17 14:44:18   1673s] skewClock is  advancing: -22.5ps, core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_5_/CP
[03/17 14:44:18   1673s] skewClock is  advancing: -22.4ps, core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product4_4by4_reg_reg_3_/CP
[03/17 14:44:18   1673s] skewClock is  advancing: -22.4ps, core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_6_/CP
[03/17 14:44:18   1673s] skewClock is  advancing: -22.2ps, core_instance1_pmem_combined_reg_reg_42_/CP
[03/17 14:44:18   1673s] skewClock is  advancing: -22.2ps, core_instance1_psum_mem_instance_Q_reg_23_/CP
[03/17 14:44:18   1673s] skewClock is  advancing: -22.1ps, core_instance1_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_40_/CP
[03/17 14:44:18   1673s]  ** Useful skew failure reasons **
[03/17 14:44:18   1673s] The sequential element core_instance1_pmem_combined_reg_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_psum_mem_instance_Q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_psum_mem_instance_Q_reg_87_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_pmem_combined_reg_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_pmem_combined_reg_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_psum_mem_instance_Q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_pmem_combined_reg_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_pmem_combined_reg_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_pmem_combined_reg_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_pmem_combined_reg_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_pmem_combined_reg_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s]  ** Useful skew failure reasons **
[03/17 14:44:18   1673s] The sequential element core_instance1_pmem_combined_reg_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_psum_mem_instance_Q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_psum_mem_instance_Q_reg_87_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_pmem_combined_reg_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_pmem_combined_reg_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_psum_mem_instance_Q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_pmem_combined_reg_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_pmem_combined_reg_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_pmem_combined_reg_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_pmem_combined_reg_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_pmem_combined_reg_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s]  ** Useful skew failure reasons **
[03/17 14:44:18   1673s] The sequential element core_instance1_pmem_combined_reg_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_psum_mem_instance_Q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_psum_mem_instance_Q_reg_87_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_pmem_combined_reg_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_pmem_combined_reg_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_psum_mem_instance_Q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_pmem_combined_reg_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_pmem_combined_reg_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_pmem_combined_reg_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_pmem_combined_reg_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_pmem_combined_reg_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:18   1673s] Finish useful skew analysis
[03/17 14:44:18   1673s] |  -0.015|   -0.208|  -0.081|   -6.153|    46.40%|   0:00:01.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_14_/D        |
[03/17 14:44:18   1674s] |  -0.015|   -0.208|  -0.081|   -6.154|    46.41%|   0:00:00.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_14_/D        |
[03/17 14:44:18   1674s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:44:18   1674s] 
[03/17 14:44:18   1674s] *** Finish Core Optimize Step (cpu=0:02:41 real=0:02:42 mem=2132.4M) ***
[03/17 14:44:18   1674s] Active Path Group: default 
[03/17 14:44:19   1674s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:44:19   1674s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:44:19   1674s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:44:19   1674s] |  -0.208|   -0.208|  -6.149|   -6.154|    46.41%|   0:00:01.0| 2132.4M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 14:44:47   1703s] |  -0.190|   -0.190|  -6.008|   -6.013|    46.41%|   0:00:28.0| 2132.4M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:44:48   1703s] |  -0.191|   -0.191|  -5.994|   -5.998|    46.41%|   0:00:01.0| 2132.4M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_16_/D        |
[03/17 14:44:48   1703s] Starting generalSmallTnsOpt
[03/17 14:44:48   1703s] Ending generalSmallTnsOpt End
[03/17 14:44:48   1703s] Analyzing useful skew in preCTS mode ...
[03/17 14:44:48   1703s] skewClock did not found any end points to delay or to advance
[03/17 14:44:48   1703s]  ** Useful skew failure reasons **
[03/17 14:44:48   1703s] The sequential element core_instance1_pmem_combined_reg_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_psum_mem_instance_Q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_pmem_combined_reg_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_psum_mem_instance_Q_reg_32_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_psum_mem_instance_Q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_psum_mem_instance_Q_reg_76_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_pmem_combined_reg_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_pmem_combined_reg_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_pmem_combined_reg_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_pmem_combined_reg_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_pmem_combined_reg_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product4_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] skewClock did not found any end points to delay or to advance
[03/17 14:44:48   1703s]  ** Useful skew failure reasons **
[03/17 14:44:48   1703s] The sequential element core_instance1_pmem_combined_reg_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_psum_mem_instance_Q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_pmem_combined_reg_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_psum_mem_instance_Q_reg_32_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_psum_mem_instance_Q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_psum_mem_instance_Q_reg_76_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_pmem_combined_reg_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_pmem_combined_reg_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_pmem_combined_reg_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_pmem_combined_reg_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_pmem_combined_reg_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product4_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] skewClock did not found any end points to delay or to advance
[03/17 14:44:48   1703s]  ** Useful skew failure reasons **
[03/17 14:44:48   1703s] The sequential element core_instance1_pmem_combined_reg_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_psum_mem_instance_Q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_pmem_combined_reg_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_psum_mem_instance_Q_reg_32_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_psum_mem_instance_Q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_psum_mem_instance_Q_reg_76_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_pmem_combined_reg_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_pmem_combined_reg_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_pmem_combined_reg_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_pmem_combined_reg_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_pmem_combined_reg_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product4_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:44:48   1703s] skewClock did not found any end points to delay or to advance
[03/17 14:44:48   1703s] Finish useful skew analysis
[03/17 14:44:48   1703s] |  -0.191|   -0.191|  -5.994|   -5.998|    46.41%|   0:00:00.0| 2129.4M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_16_/D        |
[03/17 14:44:48   1703s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:44:48   1703s] 
[03/17 14:44:48   1703s] *** Finish Core Optimize Step (cpu=0:00:29.3 real=0:00:30.0 mem=2129.4M) ***
[03/17 14:44:48   1703s] 
[03/17 14:44:48   1703s] *** Finished Optimize Step Cumulative (cpu=0:03:11 real=0:03:12 mem=2129.4M) ***
[03/17 14:44:48   1703s] OptDebug: End of Optimizer WNS Pass 3:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.191|-5.994|
|reg2reg   |-0.014|-0.054|
|HEPG      |-0.014|-0.054|
|All Paths |-0.191|-5.998|
+----------+------+------+

[03/17 14:44:48   1703s] ** GigaOpt Optimizer WNS Slack -0.191 TNS Slack -5.998 Density 46.41
[03/17 14:44:48   1703s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.16097.5
[03/17 14:44:48   1704s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2129.4M
[03/17 14:44:49   1704s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.139, MEM:2129.4M
[03/17 14:44:49   1704s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2129.4M
[03/17 14:44:49   1704s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2129.4M
[03/17 14:44:49   1704s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2129.4M
[03/17 14:44:49   1704s] OPERPROF:       Starting CMU at level 4, MEM:2129.4M
[03/17 14:44:49   1704s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.005, MEM:2129.4M
[03/17 14:44:49   1704s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.130, REAL:0.127, MEM:2129.4M
[03/17 14:44:49   1704s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.190, REAL:0.193, MEM:2129.4M
[03/17 14:44:49   1704s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.190, REAL:0.193, MEM:2129.4M
[03/17 14:44:49   1704s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.16097.7
[03/17 14:44:49   1704s] OPERPROF: Starting RefinePlace at level 1, MEM:2129.4M
[03/17 14:44:49   1704s] *** Starting refinePlace (0:28:24 mem=2129.4M) ***
[03/17 14:44:49   1704s] Total net bbox length = 6.978e+05 (3.816e+05 3.162e+05) (ext = 1.887e+05)
[03/17 14:44:49   1704s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:44:49   1704s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:44:49   1704s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2129.4M
[03/17 14:44:49   1704s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2129.4M
[03/17 14:44:49   1704s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.030, MEM:2129.4M
[03/17 14:44:49   1704s] default core: bins with density > 0.750 = 28.05 % ( 384 / 1369 )
[03/17 14:44:49   1704s] Density distribution unevenness ratio = 35.397%
[03/17 14:44:49   1704s] RPlace IncrNP: Rollback Lev = -3
[03/17 14:44:49   1704s] RPlace: Density =1.072222, incremental np is triggered.
[03/17 14:44:49   1704s] OPERPROF:     Starting spMPad at level 3, MEM:2129.4M
[03/17 14:44:49   1704s] OPERPROF:       Starting spContextMPad at level 4, MEM:2129.4M
[03/17 14:44:49   1704s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2129.4M
[03/17 14:44:49   1704s] OPERPROF:     Finished spMPad at level 3, CPU:0.000, REAL:0.010, MEM:2129.4M
[03/17 14:44:49   1704s] nrCritNet: 1.96% ( 1092 / 55721 ) cutoffSlk: -13.1ps stdDelay: 14.5ps
[03/17 14:44:49   1704s] OPERPROF:     Starting npMain at level 3, MEM:2129.4M
[03/17 14:44:49   1704s] incrNP th 1.000, 0.100
[03/17 14:44:50   1705s] limitMaxMove 0, priorityInstMaxMove -1
[03/17 14:44:50   1705s] SP #FI/SF FL/PI 0/47899 0/0
[03/17 14:44:50   1705s] OPERPROF:       Starting npPlace at level 4, MEM:2129.4M
[03/17 14:44:50   1705s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/17 14:44:50   1705s] No instances found in the vector
[03/17 14:44:50   1705s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2145.4M, DRC: 0)
[03/17 14:44:50   1705s] 0 (out of 0) MH cells were successfully legalized.
[03/17 14:44:51   1706s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/17 14:44:51   1706s] No instances found in the vector
[03/17 14:44:51   1706s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2149.9M, DRC: 0)
[03/17 14:44:51   1706s] 0 (out of 0) MH cells were successfully legalized.
[03/17 14:44:52   1707s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/17 14:44:52   1707s] No instances found in the vector
[03/17 14:44:52   1707s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2149.9M, DRC: 0)
[03/17 14:44:52   1707s] 0 (out of 0) MH cells were successfully legalized.
[03/17 14:44:54   1709s] OPERPROF:       Finished npPlace at level 4, CPU:4.280, REAL:4.263, MEM:2150.9M
[03/17 14:44:54   1709s] OPERPROF:     Finished npMain at level 3, CPU:5.040, REAL:5.023, MEM:2150.9M
[03/17 14:44:54   1709s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2150.9M
[03/17 14:44:54   1709s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.029, MEM:2150.9M
[03/17 14:44:54   1709s] default core: bins with density > 0.750 = 29.00 % ( 397 / 1369 )
[03/17 14:44:54   1709s] Density distribution unevenness ratio = 35.354%
[03/17 14:44:54   1709s] RPlace postIncrNP: Density = 1.072222 -> 0.890000.
[03/17 14:44:54   1709s] RPlace postIncrNP Info: Density distribution changes:
[03/17 14:44:54   1709s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/17 14:44:54   1709s] [1.05 - 1.10] :	 2 (0.15%) -> 0 (0.00%)
[03/17 14:44:54   1709s] [1.00 - 1.05] :	 2 (0.15%) -> 0 (0.00%)
[03/17 14:44:54   1709s] [0.95 - 1.00] :	 1 (0.07%) -> 0 (0.00%)
[03/17 14:44:54   1709s] [0.90 - 0.95] :	 7 (0.51%) -> 0 (0.00%)
[03/17 14:44:54   1709s] [0.85 - 0.90] :	 12 (0.88%) -> 10 (0.73%)
[03/17 14:44:54   1709s] [0.80 - 0.85] :	 44 (3.21%) -> 64 (4.67%)
[03/17 14:44:54   1709s] [CPU] RefinePlace/IncrNP (cpu=0:00:05.3, real=0:00:05.0, mem=2150.9MB) @(0:28:25 - 0:28:30).
[03/17 14:44:54   1709s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:5.340, REAL:5.329, MEM:2150.9M
[03/17 14:44:54   1709s] Move report: incrNP moves 2908 insts, mean move: 3.67 um, max move: 33.20 um
[03/17 14:44:54   1709s] 	Max move on inst (FE_RC_526_0): (524.00, 427.60) --> (553.60, 424.00)
[03/17 14:44:54   1709s] Move report: Timing Driven Placement moves 2908 insts, mean move: 3.67 um, max move: 33.20 um
[03/17 14:44:54   1709s] 	Max move on inst (FE_RC_526_0): (524.00, 427.60) --> (553.60, 424.00)
[03/17 14:44:54   1709s] 	Runtime: CPU: 0:00:05.4 REAL: 0:00:05.0 MEM: 2150.9MB
[03/17 14:44:54   1709s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2150.9M
[03/17 14:44:54   1709s] Starting refinePlace ...
[03/17 14:44:54   1710s] ** Cut row section cpu time 0:00:00.0.
[03/17 14:44:54   1710s]    Spread Effort: high, pre-route mode, useDDP on.
[03/17 14:44:56   1711s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.6, real=0:00:02.0, mem=2150.9MB) @(0:28:30 - 0:28:32).
[03/17 14:44:56   1711s] Move report: preRPlace moves 817 insts, mean move: 0.41 um, max move: 3.80 um
[03/17 14:44:56   1711s] 	Max move on inst (FE_RC_466_0): (587.80, 523.00) --> (585.80, 524.80)
[03/17 14:44:56   1711s] 	Length: 12 sites, height: 1 rows, site name: core, cell type: CKND2D4
[03/17 14:44:56   1711s] Move report: Detail placement moves 817 insts, mean move: 0.41 um, max move: 3.80 um
[03/17 14:44:56   1711s] 	Max move on inst (FE_RC_466_0): (587.80, 523.00) --> (585.80, 524.80)
[03/17 14:44:56   1711s] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2150.9MB
[03/17 14:44:56   1711s] Statistics of distance of Instance movement in refine placement:
[03/17 14:44:56   1711s]   maximum (X+Y) =        33.20 um
[03/17 14:44:56   1711s]   inst (FE_RC_526_0) with max move: (524, 427.6) -> (553.6, 424)
[03/17 14:44:56   1711s]   mean    (X+Y) =         3.57 um
[03/17 14:44:56   1711s] Total instances flipped for legalization: 12
[03/17 14:44:56   1711s] Summary Report:
[03/17 14:44:56   1711s] Instances move: 3014 (out of 50849 movable)
[03/17 14:44:56   1711s] Instances flipped: 12
[03/17 14:44:56   1711s] Mean displacement: 3.57 um
[03/17 14:44:56   1711s] Max displacement: 33.20 um (Instance: FE_RC_526_0) (524, 427.6) -> (553.6, 424)
[03/17 14:44:56   1711s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
[03/17 14:44:56   1711s] Total instances moved : 3014
[03/17 14:44:56   1711s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.690, REAL:1.694, MEM:2150.9M
[03/17 14:44:56   1711s] Total net bbox length = 6.989e+05 (3.826e+05 3.163e+05) (ext = 1.887e+05)
[03/17 14:44:56   1711s] Runtime: CPU: 0:00:07.2 REAL: 0:00:07.0 MEM: 2150.9MB
[03/17 14:44:56   1711s] [CPU] RefinePlace/total (cpu=0:00:07.2, real=0:00:07.0, mem=2150.9MB) @(0:28:24 - 0:28:32).
[03/17 14:44:56   1711s] *** Finished refinePlace (0:28:32 mem=2150.9M) ***
[03/17 14:44:56   1711s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.16097.7
[03/17 14:44:56   1711s] OPERPROF: Finished RefinePlace at level 1, CPU:7.200, REAL:7.191, MEM:2150.9M
[03/17 14:44:56   1711s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2150.9M
[03/17 14:44:56   1711s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.128, MEM:2150.9M
[03/17 14:44:56   1712s] Finished re-routing un-routed nets (0:00:00.0 2150.9M)
[03/17 14:44:56   1712s] 
[03/17 14:44:57   1712s] OPERPROF: Starting DPlace-Init at level 1, MEM:2150.9M
[03/17 14:44:57   1712s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2150.9M
[03/17 14:44:57   1712s] OPERPROF:     Starting CMU at level 3, MEM:2150.9M
[03/17 14:44:57   1712s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.005, MEM:2150.9M
[03/17 14:44:57   1712s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.104, MEM:2150.9M
[03/17 14:44:57   1712s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.171, MEM:2150.9M
[03/17 14:44:57   1712s] 
[03/17 14:44:57   1712s] Density : 0.4641
[03/17 14:44:57   1712s] Max route overflow : 0.0000
[03/17 14:44:57   1712s] 
[03/17 14:44:57   1712s] 
[03/17 14:44:57   1712s] *** Finish Physical Update (cpu=0:00:08.8 real=0:00:09.0 mem=2150.9M) ***
[03/17 14:44:57   1712s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.16097.5
[03/17 14:44:57   1713s] ** GigaOpt Optimizer WNS Slack -0.191 TNS Slack -5.845 Density 46.41
[03/17 14:44:57   1713s] Optimizer WNS Pass 4
[03/17 14:44:57   1713s] OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.191|-5.840|
|reg2reg   |-0.015|-0.055|
|HEPG      |-0.015|-0.055|
|All Paths |-0.191|-5.845|
+----------+------+------+

[03/17 14:44:57   1713s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2150.9M
[03/17 14:44:57   1713s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2150.9M
[03/17 14:44:58   1713s] Active Path Group: reg2reg  
[03/17 14:44:58   1713s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:44:58   1713s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:44:58   1713s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:44:58   1713s] |  -0.015|   -0.191|  -0.055|   -5.845|    46.41%|   0:00:00.0| 2150.9M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_16_/D        |
[03/17 14:45:37   1752s] |  -0.006|   -0.190|  -0.014|   -5.890|    46.42%|   0:00:39.0| 2185.0M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:45:38   1753s] |  -0.006|   -0.189|  -0.014|   -5.884|    46.42%|   0:00:01.0| 2185.0M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:45:39   1754s] |  -0.006|   -0.189|  -0.012|   -5.884|    46.42%|   0:00:01.0| 2185.0M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:45:39   1754s] |  -0.003|   -0.189|  -0.004|   -5.884|    46.42%|   0:00:00.0| 2185.0M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:45:54   1769s] |   0.000|   -0.189|   0.000|   -5.880|    46.42%|   0:00:15.0| 2182.0M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:46:18   1793s] |   0.001|   -0.205|   0.000|   -5.992|    46.44%|   0:00:24.0| 2315.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:46:22   1797s] |   0.002|   -0.205|   0.000|   -5.954|    46.44%|   0:00:04.0| 2315.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:46:39   1815s] Starting generalSmallTnsOpt
[03/17 14:46:40   1815s] Ending generalSmallTnsOpt End
[03/17 14:46:40   1815s] Analyzing useful skew in preCTS mode ...
[03/17 14:46:40   1815s] skewClock is  advancing: -13ps, core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_2_/CP
[03/17 14:46:40   1815s] skewClock is  advancing: -12ps, core_instance1_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_27_/CP
[03/17 14:46:40   1815s] skewClock is  advancing: -12ps, core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_4_/CP
[03/17 14:46:40   1815s] skewClock is  advancing: -11.9ps, core_instance1_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_12_/CP
[03/17 14:46:40   1815s] skewClock is  advancing: -11.7ps, core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_6_/CP
[03/17 14:46:40   1815s] skewClock is  advancing: -11.6ps, core_instance1_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_60_/CP
[03/17 14:46:40   1815s] skewClock is  advancing: -11.6ps, core_instance1_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_30_/CP
[03/17 14:46:40   1815s] skewClock is  advancing: -11.5ps, core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_1_/CP
[03/17 14:46:40   1815s] skewClock is  advancing: -11.3ps, core_instance1_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_13_/CP
[03/17 14:46:40   1815s] skewClock is  advancing: -11.3ps, core_instance1_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_4_/CP
[03/17 14:46:40   1815s] skewClock is  advancing: -11.2ps, core_instance1_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_44_/CP
[03/17 14:46:40   1815s] skewClock is  advancing: -11.1ps, core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_3_/CP
[03/17 14:46:40   1815s] skewClock is  advancing: -11ps, core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_2_/CP
[03/17 14:46:40   1815s] skewClock is  advancing: -10.7ps, core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_1_/CP
[03/17 14:46:40   1815s] skewClock is  advancing: -10.5ps, core_instance1_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_32_/CP
[03/17 14:46:40   1815s] skewClock is  advancing: -10.5ps, core_instance1_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_46_/CP
[03/17 14:46:40   1815s] skewClock is  advancing: -10.2ps, core_instance1_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_33_/CP
[03/17 14:46:40   1815s] skewClock is  advancing: -10.2ps, core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_6_/CP
[03/17 14:46:40   1815s] skewClock is  advancing: -10ps, core_instance1_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_48_/CP
[03/17 14:46:40   1815s]  ** Useful skew failure reasons **
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product4_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_ofifo_inst_col_idx_0__fifo_instance_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product6_4by4_reg_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s]  ** Useful skew failure reasons **
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product4_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_ofifo_inst_col_idx_0__fifo_instance_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product6_4by4_reg_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s]  ** Useful skew failure reasons **
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product4_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_ofifo_inst_col_idx_0__fifo_instance_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product6_4by4_reg_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] The sequential element core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:46:40   1815s] Finish useful skew analysis
[03/17 14:46:40   1815s] |   0.002|   -0.205|   0.000|   -5.930|    46.49%|   0:00:18.0| 2315.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:46:41   1816s] |   0.002|   -0.205|   0.000|   -5.929|    46.50%|   0:00:01.0| 2315.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:46:41   1816s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:46:41   1816s] 
[03/17 14:46:41   1816s] *** Finish Core Optimize Step (cpu=0:01:43 real=0:01:43 mem=2315.6M) ***
[03/17 14:46:41   1816s] Active Path Group: default 
[03/17 14:46:41   1816s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:46:41   1816s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:46:41   1816s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:46:41   1816s] |  -0.205|   -0.205|  -5.929|   -5.929|    46.50%|   0:00:00.0| 2315.6M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:47:46   1881s] |  -0.158|   -0.158|  -5.487|   -5.487|    46.51%|   0:01:05.0| 2301.6M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:47:48   1883s] |  -0.158|   -0.158|  -5.479|   -5.479|    46.51%|   0:00:02.0| 2301.6M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:47:48   1883s] |  -0.158|   -0.158|  -5.472|   -5.472|    46.51%|   0:00:00.0| 2301.6M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:47:59   1894s] |  -0.160|   -0.160|  -5.437|   -5.437|    46.51%|   0:00:11.0| 2301.6M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:48:01   1895s] |  -0.161|   -0.161|  -5.425|   -5.425|    46.52%|   0:00:02.0| 2301.6M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:48:01   1896s] Starting generalSmallTnsOpt
[03/17 14:48:01   1896s] Ending generalSmallTnsOpt End
[03/17 14:48:01   1896s] Analyzing useful skew in preCTS mode ...
[03/17 14:48:01   1896s] skewClock did not found any end points to delay or to advance
[03/17 14:48:01   1896s]  ** Useful skew failure reasons **
[03/17 14:48:01   1896s] The sequential element core_instance1_psum_mem_instance_Q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_psum_mem_instance_Q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_pmem_combined_reg_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_pmem_combined_reg_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_pmem_combined_reg_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_pmem_combined_reg_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_pmem_combined_reg_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_pmem_combined_reg_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_pmem_combined_reg_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product4_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] skewClock did not found any end points to delay or to advance
[03/17 14:48:01   1896s]  ** Useful skew failure reasons **
[03/17 14:48:01   1896s] The sequential element core_instance1_psum_mem_instance_Q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_psum_mem_instance_Q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_pmem_combined_reg_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_pmem_combined_reg_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_pmem_combined_reg_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_pmem_combined_reg_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_pmem_combined_reg_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_pmem_combined_reg_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_pmem_combined_reg_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product4_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] skewClock did not found any end points to delay or to advance
[03/17 14:48:01   1896s]  ** Useful skew failure reasons **
[03/17 14:48:01   1896s] The sequential element core_instance1_psum_mem_instance_Q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_psum_mem_instance_Q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_pmem_combined_reg_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_pmem_combined_reg_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_pmem_combined_reg_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_pmem_combined_reg_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_pmem_combined_reg_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_pmem_combined_reg_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_pmem_combined_reg_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product4_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:48:01   1896s] skewClock did not found any end points to delay or to advance
[03/17 14:48:01   1896s] Finish useful skew analysis
[03/17 14:48:03   1897s] |  -0.161|   -0.161|  -5.432|   -5.432|    46.52%|   0:00:02.0| 2301.6M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:48:03   1897s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:48:03   1897s] 
[03/17 14:48:03   1897s] *** Finish Core Optimize Step (cpu=0:01:21 real=0:01:22 mem=2301.6M) ***
[03/17 14:48:03   1897s] 
[03/17 14:48:03   1897s] *** Finished Optimize Step Cumulative (cpu=0:03:04 real=0:03:05 mem=2301.6M) ***
[03/17 14:48:03   1897s] OptDebug: End of Optimizer WNS Pass 4:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.161|-5.432|
|reg2reg   | 0.009| 0.000|
|HEPG      | 0.009| 0.000|
|All Paths |-0.161|-5.432|
+----------+------+------+

[03/17 14:48:03   1897s] ** GigaOpt Optimizer WNS Slack -0.161 TNS Slack -5.432 Density 46.52
[03/17 14:48:03   1897s] Placement Snapshot: Density distribution:
[03/17 14:48:03   1897s] [1.00 -  +++]: 455 (33.24%)
[03/17 14:48:03   1897s] [0.95 - 1.00]: 16 (1.17%)
[03/17 14:48:03   1897s] [0.90 - 0.95]: 13 (0.95%)
[03/17 14:48:03   1897s] [0.85 - 0.90]: 9 (0.66%)
[03/17 14:48:03   1897s] [0.80 - 0.85]: 12 (0.88%)
[03/17 14:48:03   1897s] [0.75 - 0.80]: 9 (0.66%)
[03/17 14:48:03   1897s] [0.70 - 0.75]: 13 (0.95%)
[03/17 14:48:03   1897s] [0.65 - 0.70]: 18 (1.31%)
[03/17 14:48:03   1897s] [0.60 - 0.65]: 9 (0.66%)
[03/17 14:48:03   1897s] [0.55 - 0.60]: 13 (0.95%)
[03/17 14:48:03   1897s] [0.50 - 0.55]: 24 (1.75%)
[03/17 14:48:03   1897s] [0.45 - 0.50]: 21 (1.53%)
[03/17 14:48:03   1897s] [0.40 - 0.45]: 28 (2.05%)
[03/17 14:48:03   1897s] [0.35 - 0.40]: 62 (4.53%)
[03/17 14:48:03   1897s] [0.30 - 0.35]: 262 (19.14%)
[03/17 14:48:03   1897s] [0.25 - 0.30]: 319 (23.30%)
[03/17 14:48:03   1897s] [0.20 - 0.25]: 59 (4.31%)
[03/17 14:48:03   1897s] [0.15 - 0.20]: 22 (1.61%)
[03/17 14:48:03   1897s] [0.10 - 0.15]: 4 (0.29%)
[03/17 14:48:03   1897s] [0.05 - 0.10]: 1 (0.07%)
[03/17 14:48:03   1897s] [0.00 - 0.05]: 0 (0.00%)
[03/17 14:48:03   1897s] Begin: Area Reclaim Optimization
[03/17 14:48:03   1897s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:31:37.7/0:32:55.6 (1.0), mem = 2301.6M
[03/17 14:48:03   1898s] (I,S,L,T): WC_VIEW: 68.8373, 31.8049, 1.38663, 102.029
[03/17 14:48:04   1899s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2301.6M
[03/17 14:48:04   1899s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2301.6M
[03/17 14:48:05   1899s] Reclaim Optimization WNS Slack -0.161  TNS Slack -5.432 Density 46.52
[03/17 14:48:05   1899s] +----------+---------+--------+--------+------------+--------+
[03/17 14:48:05   1899s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/17 14:48:05   1899s] +----------+---------+--------+--------+------------+--------+
[03/17 14:48:05   1899s] |    46.52%|        -|  -0.161|  -5.432|   0:00:00.0| 2301.6M|
[03/17 14:48:05   1899s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/17 14:48:08   1902s] |    46.32%|      182|  -0.161|  -5.406|   0:00:03.0| 2301.6M|
[03/17 14:48:14   1908s] |    46.15%|      677|  -0.148|  -5.152|   0:00:06.0| 2301.6M|
[03/17 14:48:15   1909s] |    46.13%|       95|  -0.148|  -5.147|   0:00:01.0| 2301.6M|
[03/17 14:48:16   1910s] |    46.12%|       18|  -0.148|  -5.147|   0:00:01.0| 2301.6M|
[03/17 14:48:16   1910s] |    46.12%|        0|  -0.148|  -5.147|   0:00:00.0| 2301.6M|
[03/17 14:48:16   1910s] +----------+---------+--------+--------+------------+--------+
[03/17 14:48:16   1910s] Reclaim Optimization End WNS Slack -0.148  TNS Slack -5.147 Density 46.12
[03/17 14:48:16   1910s] 
[03/17 14:48:16   1910s] ** Summary: Restruct = 0 Buffer Deletion = 97 Declone = 94 Resize = 745 **
[03/17 14:48:16   1910s] --------------------------------------------------------------
[03/17 14:48:16   1910s] |                                   | Total     | Sequential |
[03/17 14:48:16   1910s] --------------------------------------------------------------
[03/17 14:48:16   1910s] | Num insts resized                 |     638  |      68    |
[03/17 14:48:16   1910s] | Num insts undone                  |      45  |       0    |
[03/17 14:48:16   1910s] | Num insts Downsized               |     638  |      68    |
[03/17 14:48:16   1910s] | Num insts Samesized               |       0  |       0    |
[03/17 14:48:16   1910s] | Num insts Upsized                 |       0  |       0    |
[03/17 14:48:16   1910s] | Num multiple commits+uncommits    |     107  |       -    |
[03/17 14:48:16   1910s] --------------------------------------------------------------
[03/17 14:48:16   1910s] **** Begin NDR-Layer Usage Statistics ****
[03/17 14:48:16   1910s] Layer 7 has 39 constrained nets 
[03/17 14:48:16   1910s] **** End NDR-Layer Usage Statistics ****
[03/17 14:48:16   1910s] End: Core Area Reclaim Optimization (cpu = 0:00:13.2) (real = 0:00:13.0) **
[03/17 14:48:16   1911s] (I,S,L,T): WC_VIEW: 68.381, 31.6079, 1.35813, 101.347
[03/17 14:48:16   1911s] *** AreaOpt [finish] : cpu/real = 0:00:13.5/0:00:13.6 (1.0), totSession cpu/real = 0:31:51.3/0:33:09.2 (1.0), mem = 2301.6M
[03/17 14:48:16   1911s] 
[03/17 14:48:16   1911s] =============================================================================================
[03/17 14:48:16   1911s]  Step TAT Report for AreaOpt #1
[03/17 14:48:16   1911s] =============================================================================================
[03/17 14:48:16   1911s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 14:48:16   1911s] ---------------------------------------------------------------------------------------------
[03/17 14:48:16   1911s] [ SlackTraversorInit     ]      1   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 14:48:16   1911s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:48:16   1911s] [ OptSingleIteration     ]      5   0:00:00.6  (   4.6 % )     0:00:10.3 /  0:00:10.4    1.0
[03/17 14:48:16   1911s] [ OptGetWeight           ]   1143   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.0    0.7
[03/17 14:48:16   1911s] [ OptEval                ]   1143   0:00:05.1  (  37.5 % )     0:00:05.1 /  0:00:05.2    1.0
[03/17 14:48:16   1911s] [ OptCommit              ]   1143   0:00:00.4  (   3.0 % )     0:00:00.4 /  0:00:00.4    1.1
[03/17 14:48:16   1911s] [ IncrTimingUpdate       ]     90   0:00:01.7  (  12.3 % )     0:00:01.7 /  0:00:01.7    1.0
[03/17 14:48:16   1911s] [ PostCommitDelayUpdate  ]   1157   0:00:00.6  (   4.3 % )     0:00:02.5 /  0:00:02.4    1.0
[03/17 14:48:16   1911s] [ IncrDelayCalc          ]    349   0:00:01.9  (  13.7 % )     0:00:01.9 /  0:00:01.8    1.0
[03/17 14:48:16   1911s] [ MISC                   ]          0:00:03.0  (  22.0 % )     0:00:03.0 /  0:00:02.9    1.0
[03/17 14:48:16   1911s] ---------------------------------------------------------------------------------------------
[03/17 14:48:16   1911s]  AreaOpt #1 TOTAL                   0:00:13.6  ( 100.0 % )     0:00:13.6 /  0:00:13.5    1.0
[03/17 14:48:16   1911s] ---------------------------------------------------------------------------------------------
[03/17 14:48:16   1911s] 
[03/17 14:48:16   1911s] End: Area Reclaim Optimization (cpu=0:00:14, real=0:00:13, mem=2124.58M, totSessionCpu=0:31:51).
[03/17 14:48:16   1911s] Placement Snapshot: Density distribution:
[03/17 14:48:16   1911s] [1.00 -  +++]: 455 (33.24%)
[03/17 14:48:16   1911s] [0.95 - 1.00]: 16 (1.17%)
[03/17 14:48:16   1911s] [0.90 - 0.95]: 13 (0.95%)
[03/17 14:48:16   1911s] [0.85 - 0.90]: 9 (0.66%)
[03/17 14:48:16   1911s] [0.80 - 0.85]: 12 (0.88%)
[03/17 14:48:16   1911s] [0.75 - 0.80]: 9 (0.66%)
[03/17 14:48:16   1911s] [0.70 - 0.75]: 13 (0.95%)
[03/17 14:48:16   1911s] [0.65 - 0.70]: 18 (1.31%)
[03/17 14:48:16   1911s] [0.60 - 0.65]: 9 (0.66%)
[03/17 14:48:16   1911s] [0.55 - 0.60]: 13 (0.95%)
[03/17 14:48:16   1911s] [0.50 - 0.55]: 24 (1.75%)
[03/17 14:48:16   1911s] [0.45 - 0.50]: 23 (1.68%)
[03/17 14:48:16   1911s] [0.40 - 0.45]: 31 (2.26%)
[03/17 14:48:16   1911s] [0.35 - 0.40]: 76 (5.55%)
[03/17 14:48:16   1911s] [0.30 - 0.35]: 272 (19.87%)
[03/17 14:48:16   1911s] [0.25 - 0.30]: 314 (22.94%)
[03/17 14:48:16   1911s] [0.20 - 0.25]: 54 (3.94%)
[03/17 14:48:16   1911s] [0.15 - 0.20]: 7 (0.51%)
[03/17 14:48:16   1911s] [0.10 - 0.15]: 0 (0.00%)
[03/17 14:48:16   1911s] [0.05 - 0.10]: 1 (0.07%)
[03/17 14:48:16   1911s] [0.00 - 0.05]: 0 (0.00%)
[03/17 14:48:16   1911s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.16097.6
[03/17 14:48:17   1911s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2124.6M
[03/17 14:48:17   1911s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.138, MEM:2124.6M
[03/17 14:48:17   1911s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2124.6M
[03/17 14:48:17   1911s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2124.6M
[03/17 14:48:17   1911s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2124.6M
[03/17 14:48:17   1911s] OPERPROF:       Starting CMU at level 4, MEM:2124.6M
[03/17 14:48:17   1911s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.006, MEM:2124.6M
[03/17 14:48:17   1911s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.130, REAL:0.128, MEM:2124.6M
[03/17 14:48:17   1911s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.200, REAL:0.198, MEM:2124.6M
[03/17 14:48:17   1911s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.200, REAL:0.199, MEM:2124.6M
[03/17 14:48:17   1911s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.16097.8
[03/17 14:48:17   1911s] OPERPROF: Starting RefinePlace at level 1, MEM:2124.6M
[03/17 14:48:17   1911s] *** Starting refinePlace (0:31:52 mem=2124.6M) ***
[03/17 14:48:17   1911s] Total net bbox length = 6.990e+05 (3.827e+05 3.163e+05) (ext = 1.887e+05)
[03/17 14:48:17   1911s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:48:17   1912s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:48:17   1912s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2124.6M
[03/17 14:48:17   1912s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2124.6M
[03/17 14:48:17   1912s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.030, MEM:2124.6M
[03/17 14:48:17   1912s] default core: bins with density > 0.750 = 26.59 % ( 364 / 1369 )
[03/17 14:48:17   1912s] Density distribution unevenness ratio = 35.326%
[03/17 14:48:17   1912s] RPlace IncrNP Skipped
[03/17 14:48:17   1912s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2124.6MB) @(0:31:52 - 0:31:52).
[03/17 14:48:17   1912s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.040, REAL:0.042, MEM:2124.6M
[03/17 14:48:17   1912s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:48:17   1912s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2124.6MB
[03/17 14:48:17   1912s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2124.6M
[03/17 14:48:17   1912s] Starting refinePlace ...
[03/17 14:48:17   1912s] ** Cut row section cpu time 0:00:00.0.
[03/17 14:48:17   1912s]    Spread Effort: high, pre-route mode, useDDP on.
[03/17 14:48:19   1913s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.6, real=0:00:02.0, mem=2134.7MB) @(0:31:52 - 0:31:54).
[03/17 14:48:19   1913s] Move report: preRPlace moves 762 insts, mean move: 0.82 um, max move: 4.40 um
[03/17 14:48:19   1913s] 	Max move on inst (FE_RC_679_0): (589.40, 492.40) --> (592.00, 490.60)
[03/17 14:48:19   1913s] 	Length: 9 sites, height: 1 rows, site name: core, cell type: IOA21D2
[03/17 14:48:19   1913s] Move report: Detail placement moves 762 insts, mean move: 0.82 um, max move: 4.40 um
[03/17 14:48:19   1913s] 	Max move on inst (FE_RC_679_0): (589.40, 492.40) --> (592.00, 490.60)
[03/17 14:48:19   1913s] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2134.7MB
[03/17 14:48:19   1913s] Statistics of distance of Instance movement in refine placement:
[03/17 14:48:19   1913s]   maximum (X+Y) =         4.40 um
[03/17 14:48:19   1913s]   inst (FE_RC_679_0) with max move: (589.4, 492.4) -> (592, 490.6)
[03/17 14:48:19   1913s]   mean    (X+Y) =         0.82 um
[03/17 14:48:19   1913s] Summary Report:
[03/17 14:48:19   1913s] Instances move: 762 (out of 50764 movable)
[03/17 14:48:19   1913s] Instances flipped: 0
[03/17 14:48:19   1913s] Mean displacement: 0.82 um
[03/17 14:48:19   1913s] Max displacement: 4.40 um (Instance: FE_RC_679_0) (589.4, 492.4) -> (592, 490.6)
[03/17 14:48:19   1913s] 	Length: 9 sites, height: 1 rows, site name: core, cell type: IOA21D2
[03/17 14:48:19   1913s] Total instances moved : 762
[03/17 14:48:19   1913s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.680, REAL:1.682, MEM:2134.7M
[03/17 14:48:19   1913s] Total net bbox length = 6.994e+05 (3.829e+05 3.164e+05) (ext = 1.887e+05)
[03/17 14:48:19   1913s] Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2134.7MB
[03/17 14:48:19   1913s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:02.0, mem=2134.7MB) @(0:31:52 - 0:31:54).
[03/17 14:48:19   1913s] *** Finished refinePlace (0:31:54 mem=2134.7M) ***
[03/17 14:48:19   1913s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.16097.8
[03/17 14:48:19   1913s] OPERPROF: Finished RefinePlace at level 1, CPU:1.880, REAL:1.894, MEM:2134.7M
[03/17 14:48:19   1913s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2134.7M
[03/17 14:48:19   1914s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.136, MEM:2134.7M
[03/17 14:48:19   1914s] Finished re-routing un-routed nets (0:00:00.0 2134.7M)
[03/17 14:48:19   1914s] 
[03/17 14:48:19   1914s] OPERPROF: Starting DPlace-Init at level 1, MEM:2134.7M
[03/17 14:48:19   1914s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2134.7M
[03/17 14:48:20   1914s] OPERPROF:     Starting CMU at level 3, MEM:2134.7M
[03/17 14:48:20   1914s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:2134.7M
[03/17 14:48:20   1914s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.111, MEM:2134.7M
[03/17 14:48:20   1914s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.182, MEM:2134.7M
[03/17 14:48:20   1914s] 
[03/17 14:48:20   1914s] Density : 0.4612
[03/17 14:48:20   1914s] Max route overflow : 0.0000
[03/17 14:48:20   1914s] 
[03/17 14:48:20   1914s] 
[03/17 14:48:20   1914s] *** Finish Physical Update (cpu=0:00:03.5 real=0:00:04.0 mem=2134.7M) ***
[03/17 14:48:20   1914s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.16097.6
[03/17 14:48:20   1915s] ** GigaOpt Optimizer WNS Slack -0.147 TNS Slack -5.145 Density 46.12
[03/17 14:48:20   1915s] Skipped Place ECO bump recovery (WNS opt)
[03/17 14:48:20   1915s] Optimizer WNS Pass 5
[03/17 14:48:20   1915s] OptDebug: Start of Optimizer WNS Pass 5:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.147|-5.145|
|reg2reg   |-0.020|-0.118|
|HEPG      |-0.020|-0.118|
|All Paths |-0.147|-5.145|
+----------+------+------+

[03/17 14:48:20   1915s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2134.7M
[03/17 14:48:20   1915s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2134.7M
[03/17 14:48:20   1915s] Active Path Group: reg2reg  
[03/17 14:48:21   1915s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:48:21   1915s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:48:21   1915s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:48:21   1915s] |  -0.020|   -0.147|  -0.118|   -5.145|    46.12%|   0:00:01.0| 2134.7M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:49:02   1957s] |   0.004|   -0.155|   0.000|   -5.234|    46.14%|   0:00:41.0| 2306.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:50:03   2017s] |   0.007|   -0.156|   0.000|   -5.286|    46.16%|   0:01:01.0| 2306.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:50:10   2025s] |   0.011|   -0.163|   0.000|   -5.339|    46.17%|   0:00:07.0| 2303.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:50:39   2053s] |   0.011|   -0.165|   0.000|   -5.382|    46.19%|   0:00:29.0| 2297.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:50:43   2057s] |   0.013|   -0.165|   0.000|   -5.313|    46.20%|   0:00:04.0| 2297.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:50:59   2074s] Starting generalSmallTnsOpt
[03/17 14:50:59   2074s] |   0.013|   -0.166|   0.000|   -5.328|    46.23%|   0:00:16.0| 2297.4M|   WC_VIEW|  default| core_instance1_psum_mem_instance_Q_reg_3_/Q        |
[03/17 14:50:59   2074s] Ending generalSmallTnsOpt End
[03/17 14:50:59   2074s] Analyzing useful skew in preCTS mode ...
[03/17 14:50:59   2074s] skewClock did not found any end points to delay or to advance
[03/17 14:50:59   2074s]  ** Useful skew failure reasons **
[03/17 14:50:59   2074s] The sequential element core_instance1_psum_mem_instance_Q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_psum_mem_instance_Q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product0_4by4_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product0_4by4_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_4__mac_col_inst_key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_psum_mem_instance_Q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_pmem_combined_reg_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] skewClock did not found any end points to delay or to advance
[03/17 14:50:59   2074s]  ** Useful skew failure reasons **
[03/17 14:50:59   2074s] The sequential element core_instance1_psum_mem_instance_Q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_psum_mem_instance_Q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product0_4by4_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product0_4by4_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_4__mac_col_inst_key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_psum_mem_instance_Q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_pmem_combined_reg_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] skewClock did not found any end points to delay or to advance
[03/17 14:50:59   2074s]  ** Useful skew failure reasons **
[03/17 14:50:59   2074s] The sequential element core_instance1_psum_mem_instance_Q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_psum_mem_instance_Q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:50:59   2074s] The sequential element core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product0_4by4_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:51:00   2074s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:51:00   2074s] The sequential element core_instance1_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:51:00   2074s] The sequential element core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product0_4by4_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:51:00   2074s] The sequential element core_instance1_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:51:00   2074s] The sequential element core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:51:00   2074s] The sequential element core_instance1_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:51:00   2074s] The sequential element core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:51:00   2074s] The sequential element core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:51:00   2074s] The sequential element core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:51:00   2074s] The sequential element core_instance1_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:51:00   2074s] The sequential element core_instance1_mac_array_instance_col_idx_4__mac_col_inst_key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:51:00   2074s] The sequential element core_instance1_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:51:00   2074s] The sequential element core_instance1_psum_mem_instance_Q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:51:00   2074s] The sequential element core_instance1_pmem_combined_reg_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:51:00   2074s] The sequential element core_instance1_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:51:00   2074s] skewClock did not found any end points to delay or to advance
[03/17 14:51:00   2074s] Finish useful skew analysis
[03/17 14:51:00   2074s] |   0.013|   -0.167|   0.000|   -5.343|    46.23%|   0:00:01.0| 2297.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:51:00   2074s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:51:00   2074s] 
[03/17 14:51:00   2074s] *** Finish Core Optimize Step (cpu=0:02:39 real=0:02:40 mem=2297.4M) ***
[03/17 14:51:00   2074s] Active Path Group: default 
[03/17 14:51:00   2074s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:51:00   2074s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:51:00   2074s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:51:00   2074s] |  -0.167|   -0.167|  -5.343|   -5.343|    46.23%|   0:00:00.0| 2297.4M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:51:55   2129s] |  -0.152|   -0.152|  -5.203|   -5.203|    46.23%|   0:00:55.0| 2164.4M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:51:56   2130s] |  -0.152|   -0.152|  -5.203|   -5.203|    46.24%|   0:00:01.0| 2164.4M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:51:57   2131s] |  -0.152|   -0.152|  -5.201|   -5.201|    46.24%|   0:00:01.0| 2164.4M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:52:12   2146s] |  -0.152|   -0.152|  -5.182|   -5.182|    46.24%|   0:00:15.0| 2164.4M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:52:14   2148s] Starting generalSmallTnsOpt
[03/17 14:52:14   2148s] Ending generalSmallTnsOpt End
[03/17 14:52:14   2148s] Analyzing useful skew in preCTS mode ...
[03/17 14:52:15   2148s] skewClock did not found any end points to delay or to advance
[03/17 14:52:15   2148s]  ** Useful skew failure reasons **
[03/17 14:52:15   2148s] The sequential element core_instance1_psum_mem_instance_Q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2148s] The sequential element core_instance1_psum_mem_instance_Q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2148s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2148s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2148s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2148s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2148s] The sequential element core_instance1_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_32_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2148s] The sequential element core_instance1_pmem_combined_reg_reg_24_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2148s] The sequential element core_instance1_pmem_combined_reg_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2148s] The sequential element core_instance1_pmem_combined_reg_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2148s] The sequential element core_instance1_pmem_combined_reg_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2148s] The sequential element core_instance1_pmem_combined_reg_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2148s] The sequential element core_instance1_pmem_combined_reg_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2148s] The sequential element core_instance1_pmem_combined_reg_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2148s] The sequential element core_instance1_pmem_combined_reg_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2148s] The sequential element core_instance1_pmem_combined_reg_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2148s] The sequential element core_instance1_pmem_combined_reg_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2148s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product4_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2148s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2148s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2148s] skewClock did not found any end points to delay or to advance
[03/17 14:52:15   2149s]  ** Useful skew failure reasons **
[03/17 14:52:15   2149s] The sequential element core_instance1_psum_mem_instance_Q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_psum_mem_instance_Q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_32_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_pmem_combined_reg_reg_24_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_pmem_combined_reg_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_pmem_combined_reg_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_pmem_combined_reg_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_pmem_combined_reg_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_pmem_combined_reg_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_pmem_combined_reg_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_pmem_combined_reg_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_pmem_combined_reg_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_pmem_combined_reg_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product4_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] skewClock did not found any end points to delay or to advance
[03/17 14:52:15   2149s]  ** Useful skew failure reasons **
[03/17 14:52:15   2149s] The sequential element core_instance1_psum_mem_instance_Q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_psum_mem_instance_Q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_32_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_pmem_combined_reg_reg_24_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_pmem_combined_reg_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_pmem_combined_reg_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_pmem_combined_reg_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_pmem_combined_reg_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_pmem_combined_reg_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_pmem_combined_reg_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_pmem_combined_reg_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_pmem_combined_reg_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_pmem_combined_reg_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product4_4by4_reg_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] The sequential element core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/17 14:52:15   2149s] skewClock did not found any end points to delay or to advance
[03/17 14:52:15   2149s] Finish useful skew analysis
[03/17 14:52:16   2150s] |  -0.154|   -0.154|  -5.198|   -5.198|    46.25%|   0:00:04.0| 2202.7M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:52:16   2150s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:52:16   2150s] 
[03/17 14:52:16   2150s] *** Finish Core Optimize Step (cpu=0:01:16 real=0:01:16 mem=2202.7M) ***
[03/17 14:52:16   2150s] 
[03/17 14:52:16   2150s] *** Finished Optimize Step Cumulative (cpu=0:03:55 real=0:03:56 mem=2202.7M) ***
[03/17 14:52:16   2150s] OptDebug: End of Optimizer WNS Pass 5:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.154|-5.198|
|reg2reg   | 0.013| 0.000|
|HEPG      | 0.013| 0.000|
|All Paths |-0.154|-5.198|
+----------+------+------+

[03/17 14:52:16   2150s] ** GigaOpt Optimizer WNS Slack -0.154 TNS Slack -5.198 Density 46.25
[03/17 14:52:16   2150s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.16097.7
[03/17 14:52:16   2150s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2202.7M
[03/17 14:52:16   2150s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.135, MEM:2202.7M
[03/17 14:52:16   2150s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2202.7M
[03/17 14:52:16   2150s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2202.7M
[03/17 14:52:17   2150s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2202.7M
[03/17 14:52:17   2150s] OPERPROF:       Starting CMU at level 4, MEM:2202.7M
[03/17 14:52:17   2150s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.006, MEM:2202.7M
[03/17 14:52:17   2151s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.130, REAL:0.125, MEM:2202.7M
[03/17 14:52:17   2151s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.190, REAL:0.195, MEM:2202.7M
[03/17 14:52:17   2151s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.190, REAL:0.195, MEM:2202.7M
[03/17 14:52:17   2151s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.16097.9
[03/17 14:52:17   2151s] OPERPROF: Starting RefinePlace at level 1, MEM:2202.7M
[03/17 14:52:17   2151s] *** Starting refinePlace (0:35:51 mem=2202.7M) ***
[03/17 14:52:17   2151s] Total net bbox length = 6.998e+05 (3.832e+05 3.166e+05) (ext = 1.887e+05)
[03/17 14:52:17   2151s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:52:17   2151s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2202.7M
[03/17 14:52:17   2151s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2202.7M
[03/17 14:52:17   2151s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.031, MEM:2202.7M
[03/17 14:52:17   2151s] default core: bins with density > 0.750 = 27.39 % ( 375 / 1369 )
[03/17 14:52:17   2151s] Density distribution unevenness ratio = 35.330%
[03/17 14:52:17   2151s] RPlace IncrNP Skipped
[03/17 14:52:17   2151s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2202.7MB) @(0:35:51 - 0:35:51).
[03/17 14:52:17   2151s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.040, REAL:0.043, MEM:2202.7M
[03/17 14:52:17   2151s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2202.7M
[03/17 14:52:17   2151s] Starting refinePlace ...
[03/17 14:52:17   2151s] ** Cut row section cpu time 0:00:00.0.
[03/17 14:52:17   2151s]    Spread Effort: high, pre-route mode, useDDP on.
[03/17 14:52:18   2152s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.6, real=0:00:01.0, mem=2202.7MB) @(0:35:51 - 0:35:53).
[03/17 14:52:18   2152s] Move report: preRPlace moves 1055 insts, mean move: 0.62 um, max move: 4.20 um
[03/17 14:52:18   2152s] 	Max move on inst (U11731): (565.00, 447.40) --> (567.40, 449.20)
[03/17 14:52:18   2152s] 	Length: 12 sites, height: 1 rows, site name: core, cell type: CKND2D4
[03/17 14:52:19   2152s] wireLenOptFixPriorityInst 0 inst fixed
[03/17 14:52:19   2153s] 
[03/17 14:52:19   2153s] Running Spiral with 1 thread in Normal Mode  fetchWidth=324 
[03/17 14:52:20   2154s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:52:20   2154s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:01.0, mem=2202.7MB) @(0:35:53 - 0:35:54).
[03/17 14:52:20   2154s] Move report: Detail placement moves 1055 insts, mean move: 0.62 um, max move: 4.20 um
[03/17 14:52:20   2154s] 	Max move on inst (U11731): (565.00, 447.40) --> (567.40, 449.20)
[03/17 14:52:20   2154s] 	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 2202.7MB
[03/17 14:52:20   2154s] Statistics of distance of Instance movement in refine placement:
[03/17 14:52:20   2154s]   maximum (X+Y) =         4.20 um
[03/17 14:52:20   2154s]   inst (U11731) with max move: (565, 447.4) -> (567.4, 449.2)
[03/17 14:52:20   2154s]   mean    (X+Y) =         0.62 um
[03/17 14:52:20   2154s] Total instances flipped for legalization: 978
[03/17 14:52:20   2154s] Summary Report:
[03/17 14:52:20   2154s] Instances move: 1055 (out of 50828 movable)
[03/17 14:52:20   2154s] Instances flipped: 978
[03/17 14:52:20   2154s] Mean displacement: 0.62 um
[03/17 14:52:20   2154s] Max displacement: 4.20 um (Instance: U11731) (565, 447.4) -> (567.4, 449.2)
[03/17 14:52:20   2154s] 	Length: 12 sites, height: 1 rows, site name: core, cell type: CKND2D4
[03/17 14:52:20   2154s] Total instances moved : 1055
[03/17 14:52:20   2154s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.090, REAL:3.101, MEM:2202.7M
[03/17 14:52:20   2154s] Total net bbox length = 7.000e+05 (3.834e+05 3.166e+05) (ext = 1.887e+05)
[03/17 14:52:20   2154s] Runtime: CPU: 0:00:03.3 REAL: 0:00:03.0 MEM: 2202.7MB
[03/17 14:52:20   2154s] [CPU] RefinePlace/total (cpu=0:00:03.3, real=0:00:03.0, mem=2202.7MB) @(0:35:51 - 0:35:54).
[03/17 14:52:20   2154s] *** Finished refinePlace (0:35:54 mem=2202.7M) ***
[03/17 14:52:20   2154s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.16097.9
[03/17 14:52:20   2154s] OPERPROF: Finished RefinePlace at level 1, CPU:3.300, REAL:3.310, MEM:2202.7M
[03/17 14:52:20   2154s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2202.7M
[03/17 14:52:20   2154s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.133, MEM:2202.7M
[03/17 14:52:20   2154s] Finished re-routing un-routed nets (0:00:00.0 2202.7M)
[03/17 14:52:20   2154s] 
[03/17 14:52:20   2154s] OPERPROF: Starting DPlace-Init at level 1, MEM:2202.7M
[03/17 14:52:21   2154s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2202.7M
[03/17 14:52:21   2154s] OPERPROF:     Starting CMU at level 3, MEM:2202.7M
[03/17 14:52:21   2154s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.005, MEM:2202.7M
[03/17 14:52:21   2154s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.122, MEM:2202.7M
[03/17 14:52:21   2155s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.188, MEM:2202.7M
[03/17 14:52:21   2155s] 
[03/17 14:52:21   2155s] Density : 0.4625
[03/17 14:52:21   2155s] Max route overflow : 0.0000
[03/17 14:52:21   2155s] 
[03/17 14:52:21   2155s] 
[03/17 14:52:21   2155s] *** Finish Physical Update (cpu=0:00:04.8 real=0:00:05.0 mem=2202.7M) ***
[03/17 14:52:21   2155s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.16097.7
[03/17 14:52:21   2155s] ** GigaOpt Optimizer WNS Slack -0.154 TNS Slack -5.198 Density 46.25
[03/17 14:52:21   2155s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.154|-5.198|
|reg2reg   | 0.013| 0.000|
|HEPG      | 0.013| 0.000|
|All Paths |-0.154|-5.198|
+----------+------+------+

[03/17 14:52:21   2155s] **** Begin NDR-Layer Usage Statistics ****
[03/17 14:52:21   2155s] Layer 7 has 42 constrained nets 
[03/17 14:52:21   2155s] **** End NDR-Layer Usage Statistics ****
[03/17 14:52:21   2155s] 
[03/17 14:52:21   2155s] *** Finish pre-CTS Setup Fixing (cpu=0:20:02 real=0:20:06 mem=2202.7M) ***
[03/17 14:52:21   2155s] 
[03/17 14:52:21   2155s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.16097.2
[03/17 14:52:21   2155s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2167.6M
[03/17 14:52:21   2155s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.131, MEM:2167.6M
[03/17 14:52:21   2155s] TotalInstCnt at PhyDesignMc Destruction: 50,828
[03/17 14:52:22   2156s] (I,S,L,T): WC_VIEW: 68.5639, 31.7334, 1.36771, 101.665
[03/17 14:52:22   2156s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.16097.6
[03/17 14:52:22   2156s] *** SetupOpt [finish] : cpu/real = 0:20:13.8/0:20:18.3 (1.0), totSession cpu/real = 0:35:56.6/0:37:15.1 (1.0), mem = 2167.6M
[03/17 14:52:22   2156s] 
[03/17 14:52:22   2156s] =============================================================================================
[03/17 14:52:22   2156s]  Step TAT Report for WnsOpt #1
[03/17 14:52:22   2156s] =============================================================================================
[03/17 14:52:22   2156s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 14:52:22   2156s] ---------------------------------------------------------------------------------------------
[03/17 14:52:22   2156s] [ SkewClock              ]      9   0:00:02.2  (   0.2 % )     0:00:02.2 /  0:00:01.5    0.7
[03/17 14:52:22   2156s] [ AreaOpt                ]      1   0:00:03.0  (   0.2 % )     0:00:13.6 /  0:00:13.5    1.0
[03/17 14:52:22   2156s] [ RefinePlace            ]      6   0:00:31.9  (   2.6 % )     0:00:32.4 /  0:00:32.3    1.0
[03/17 14:52:22   2156s] [ SlackTraversorInit     ]      8   0:00:02.4  (   0.2 % )     0:00:02.4 /  0:00:02.4    1.0
[03/17 14:52:22   2156s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   0.1 % )     0:00:01.2 /  0:00:01.3    1.0
[03/17 14:52:22   2156s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.7
[03/17 14:52:22   2156s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   0.0 % )     0:00:00.6 /  0:00:00.5    1.0
[03/17 14:52:22   2156s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.0 % )     0:00:01.4 /  0:00:01.4    1.0
[03/17 14:52:22   2156s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:52:22   2156s] [ TransformInit          ]      1   0:00:08.7  (   0.7 % )     0:00:08.7 /  0:00:08.7    1.0
[03/17 14:52:22   2156s] [ SmallTnsOpt            ]      9   0:00:00.0  (   0.0 % )     0:00:00.8 /  0:00:00.8    1.0
[03/17 14:52:22   2156s] [ OptSingleIteration     ]    481   0:00:02.2  (   0.2 % )     0:19:16.5 /  0:19:17.1    1.0
[03/17 14:52:22   2156s] [ OptGetWeight           ]   1619   0:00:02.1  (   0.2 % )     0:00:02.1 /  0:00:02.1    1.0
[03/17 14:52:22   2156s] [ OptEval                ]   1619   0:18:44.4  (  92.3 % )     0:18:44.4 /  0:18:45.8    1.0
[03/17 14:52:22   2156s] [ OptCommit              ]   1619   0:00:02.3  (   0.2 % )     0:00:02.3 /  0:00:02.4    1.0
[03/17 14:52:22   2156s] [ IncrTimingUpdate       ]    463   0:00:07.4  (   0.6 % )     0:00:07.4 /  0:00:07.2    1.0
[03/17 14:52:22   2156s] [ PostCommitDelayUpdate  ]   1639   0:00:02.5  (   0.2 % )     0:00:09.0 /  0:00:09.1    1.0
[03/17 14:52:22   2156s] [ IncrDelayCalc          ]   2034   0:00:06.5  (   0.5 % )     0:00:06.5 /  0:00:06.4    1.0
[03/17 14:52:22   2156s] [ SetupOptGetWorkingSet  ]   1257   0:00:04.7  (   0.4 % )     0:00:04.7 /  0:00:04.5    0.9
[03/17 14:52:22   2156s] [ SetupOptGetActiveNode  ]   1257   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[03/17 14:52:22   2156s] [ SetupOptSlackGraph     ]    476   0:00:04.7  (   0.4 % )     0:00:04.7 /  0:00:04.7    1.0
[03/17 14:52:22   2156s] [ MISC                   ]          0:00:11.1  (   0.9 % )     0:00:11.1 /  0:00:07.0    0.6
[03/17 14:52:22   2156s] ---------------------------------------------------------------------------------------------
[03/17 14:52:22   2156s]  WnsOpt #1 TOTAL                    0:20:18.3  ( 100.0 % )     0:20:18.3 /  0:20:13.8    1.0
[03/17 14:52:22   2156s] ---------------------------------------------------------------------------------------------
[03/17 14:52:22   2156s] 
[03/17 14:52:22   2156s] End: GigaOpt Optimization in WNS mode
[03/17 14:52:22   2156s] *** Timing NOT met, worst failing slack is -0.154
[03/17 14:52:22   2156s] *** Check timing (0:00:00.0)
[03/17 14:52:22   2156s] #InfoCS: Num dontuse cells 92, Num usable cells 758
[03/17 14:52:22   2156s] optDesignOneStep: Power Flow
[03/17 14:52:22   2156s] #InfoCS: Num dontuse cells 92, Num usable cells 758
[03/17 14:52:22   2156s] Deleting Lib Analyzer.
[03/17 14:52:22   2156s] Begin: GigaOpt Optimization in TNS mode
[03/17 14:52:23   2157s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -pgMode all -nativePathGroupFlow -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[03/17 14:52:23   2157s] Info: 0 don't touch net , 601 undriven nets excluded from IPO operation.
[03/17 14:52:23   2157s] Info: 1 clock net  excluded from IPO operation.
[03/17 14:52:23   2157s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:35:57.2/0:37:15.7 (1.0), mem = 2050.6M
[03/17 14:52:23   2157s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.16097.7
[03/17 14:52:23   2157s] (I,S,L,T): WC_VIEW: 68.5639, 31.7334, 1.36771, 101.665
[03/17 14:52:23   2157s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 14:52:23   2157s] ### Creating PhyDesignMc. totSessionCpu=0:35:58 mem=2050.6M
[03/17 14:52:23   2157s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/17 14:52:23   2157s] OPERPROF: Starting DPlace-Init at level 1, MEM:2050.6M
[03/17 14:52:23   2157s] z: 2, totalTracks: 1
[03/17 14:52:23   2157s] z: 4, totalTracks: 1
[03/17 14:52:23   2157s] z: 6, totalTracks: 1
[03/17 14:52:23   2157s] z: 8, totalTracks: 1
[03/17 14:52:23   2157s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/17 14:52:24   2157s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2050.6M
[03/17 14:52:24   2157s] OPERPROF:     Starting CMU at level 3, MEM:2050.6M
[03/17 14:52:24   2157s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.005, MEM:2050.6M
[03/17 14:52:24   2157s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.103, MEM:2050.6M
[03/17 14:52:24   2157s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2050.6MB).
[03/17 14:52:24   2157s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.172, MEM:2050.6M
[03/17 14:52:24   2158s] TotalInstCnt at PhyDesignMc Initialization: 50,828
[03/17 14:52:24   2158s] ### Creating PhyDesignMc, finished. totSessionCpu=0:35:58 mem=2050.6M
[03/17 14:52:24   2158s] ### Creating RouteCongInterface, started
[03/17 14:52:24   2158s] 
[03/17 14:52:24   2158s] Creating Lib Analyzer ...
[03/17 14:52:24   2158s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/17 14:52:24   2158s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/17 14:52:24   2158s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/17 14:52:24   2158s] 
[03/17 14:52:25   2159s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:36:00 mem=2052.6M
[03/17 14:52:25   2159s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:36:00 mem=2052.6M
[03/17 14:52:25   2159s] Creating Lib Analyzer, finished. 
[03/17 14:52:25   2159s] 
[03/17 14:52:25   2159s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/17 14:52:25   2159s] 
[03/17 14:52:25   2159s] #optDebug: {0, 1.200}
[03/17 14:52:25   2159s] ### Creating RouteCongInterface, finished
[03/17 14:52:25   2159s] ### Creating LA Mngr. totSessionCpu=0:36:00 mem=2052.6M
[03/17 14:52:25   2159s] ### Creating LA Mngr, finished. totSessionCpu=0:36:00 mem=2052.6M
[03/17 14:52:31   2165s] *info: 1 clock net excluded
[03/17 14:52:31   2165s] *info: 2 special nets excluded.
[03/17 14:52:31   2165s] *info: 10034 no-driver nets excluded.
[03/17 14:52:33   2167s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.16097.3
[03/17 14:52:33   2167s] PathGroup :  reg2reg  TargetSlack : 0.0145 
[03/17 14:52:33   2167s] ** GigaOpt Optimizer WNS Slack -0.154 TNS Slack -5.198 Density 46.25
[03/17 14:52:33   2167s] Optimizer TNS Opt
[03/17 14:52:33   2167s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.154|-5.198|
|reg2reg   | 0.013| 0.000|
|HEPG      | 0.013| 0.000|
|All Paths |-0.154|-5.198|
+----------+------+------+

[03/17 14:52:33   2167s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2071.7M
[03/17 14:52:33   2167s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2071.7M
[03/17 14:52:34   2168s] Active Path Group: reg2reg  
[03/17 14:52:34   2168s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:52:34   2168s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:52:34   2168s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:52:34   2168s] |   0.013|   -0.154|   0.000|   -5.198|    46.25%|   0:00:00.0| 2087.7M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:53:04   2197s] |   0.013|   -0.154|   0.000|   -5.198|    46.25%|   0:00:30.0| 2297.5M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:53:04   2198s] |   0.015|   -0.154|   0.000|   -5.174|    46.26%|   0:00:00.0| 2297.5M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:53:04   2198s] |   0.015|   -0.154|   0.000|   -5.174|    46.26%|   0:00:00.0| 2297.5M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:53:04   2198s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:53:04   2198s] 
[03/17 14:53:04   2198s] *** Finish Core Optimize Step (cpu=0:00:30.3 real=0:00:30.0 mem=2297.5M) ***
[03/17 14:53:04   2198s] Active Path Group: default 
[03/17 14:53:05   2198s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:53:05   2198s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:53:05   2198s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:53:05   2198s] |  -0.154|   -0.154|  -5.174|   -5.174|    46.26%|   0:00:01.0| 2297.5M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:53:09   2202s] |  -0.152|   -0.152|  -2.774|   -2.774|    46.26%|   0:00:04.0| 2297.5M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_5_/D         |
[03/17 14:53:09   2203s] |  -0.152|   -0.152|  -2.201|   -2.201|    46.26%|   0:00:00.0| 2297.5M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_5_/D         |
[03/17 14:53:10   2203s] |  -0.152|   -0.152|  -2.021|   -2.021|    46.26%|   0:00:01.0| 2297.5M|   WC_VIEW|  default| core_instance1_psum_mem_instance_Q_reg_72_/D       |
[03/17 14:53:10   2203s] |  -0.152|   -0.152|  -1.950|   -1.950|    46.26%|   0:00:00.0| 2297.5M|   WC_VIEW|  default| core_instance1_psum_mem_instance_Q_reg_36_/D       |
[03/17 14:53:11   2204s] |  -0.152|   -0.152|  -1.769|   -1.769|    46.26%|   0:00:01.0| 2297.5M|   WC_VIEW|  default| core_instance1_psum_mem_instance_Q_reg_36_/D       |
[03/17 14:53:11   2204s] |  -0.152|   -0.152|  -1.746|   -1.746|    46.26%|   0:00:00.0| 2297.5M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 14:53:11   2204s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product2_4by4_reg_reg_7_ |
[03/17 14:53:11   2204s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 14:53:13   2206s] |  -0.152|   -0.152|  -1.719|   -1.719|    46.26%|   0:00:02.0| 2297.5M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_4_/D         |
[03/17 14:53:14   2207s] |  -0.152|   -0.152|  -1.715|   -1.715|    46.27%|   0:00:01.0| 2297.5M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_3_/D         |
[03/17 14:53:15   2208s] |  -0.152|   -0.152|  -1.714|   -1.714|    46.27%|   0:00:01.0| 2297.5M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_4_/D         |
[03/17 14:53:15   2208s] |  -0.152|   -0.152|  -1.714|   -1.714|    46.27%|   0:00:00.0| 2297.5M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:53:15   2208s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:53:15   2208s] 
[03/17 14:53:15   2208s] *** Finish Core Optimize Step (cpu=0:00:10.3 real=0:00:11.0 mem=2297.5M) ***
[03/17 14:53:15   2208s] 
[03/17 14:53:15   2208s] *** Finished Optimize Step Cumulative (cpu=0:00:40.7 real=0:00:41.0 mem=2297.5M) ***
[03/17 14:53:15   2208s] OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.152|-1.714|
|reg2reg   | 0.014| 0.000|
|HEPG      | 0.014| 0.000|
|All Paths |-0.152|-1.714|
+----------+------+------+

[03/17 14:53:15   2208s] ** GigaOpt Optimizer WNS Slack -0.152 TNS Slack -1.714 Density 46.27
[03/17 14:53:15   2208s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.16097.8
[03/17 14:53:16   2209s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2297.5M
[03/17 14:53:16   2209s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.137, MEM:2297.5M
[03/17 14:53:16   2209s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2297.5M
[03/17 14:53:16   2209s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2297.5M
[03/17 14:53:16   2209s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2297.5M
[03/17 14:53:16   2209s] OPERPROF:       Starting CMU at level 4, MEM:2297.5M
[03/17 14:53:16   2209s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.005, MEM:2297.5M
[03/17 14:53:16   2209s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.130, REAL:0.124, MEM:2297.5M
[03/17 14:53:16   2209s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.190, REAL:0.188, MEM:2297.5M
[03/17 14:53:16   2209s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.190, REAL:0.189, MEM:2297.5M
[03/17 14:53:16   2209s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.16097.10
[03/17 14:53:16   2209s] OPERPROF: Starting RefinePlace at level 1, MEM:2297.5M
[03/17 14:53:16   2209s] *** Starting refinePlace (0:36:49 mem=2297.5M) ***
[03/17 14:53:16   2209s] Total net bbox length = 7.000e+05 (3.834e+05 3.166e+05) (ext = 1.887e+05)
[03/17 14:53:16   2209s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:53:16   2209s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2297.5M
[03/17 14:53:16   2209s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2297.5M
[03/17 14:53:16   2209s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.031, MEM:2297.5M
[03/17 14:53:16   2209s] default core: bins with density > 0.750 = 27.47 % ( 376 / 1369 )
[03/17 14:53:16   2209s] Density distribution unevenness ratio = 35.328%
[03/17 14:53:16   2209s] RPlace IncrNP Skipped
[03/17 14:53:16   2209s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2297.5MB) @(0:36:49 - 0:36:50).
[03/17 14:53:16   2209s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.040, REAL:0.043, MEM:2297.5M
[03/17 14:53:16   2209s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2297.5M
[03/17 14:53:16   2209s] Starting refinePlace ...
[03/17 14:53:16   2209s] ** Cut row section cpu time 0:00:00.0.
[03/17 14:53:16   2209s]    Spread Effort: high, pre-route mode, useDDP on.
[03/17 14:53:18   2211s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.7, real=0:00:02.0, mem=2297.5MB) @(0:36:50 - 0:36:51).
[03/17 14:53:18   2211s] Move report: preRPlace moves 146 insts, mean move: 0.52 um, max move: 3.60 um
[03/17 14:53:18   2211s] 	Max move on inst (FE_OCPC1349_n6293): (597.60, 445.60) --> (599.40, 447.40)
[03/17 14:53:18   2211s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
[03/17 14:53:18   2211s] wireLenOptFixPriorityInst 0 inst fixed
[03/17 14:53:18   2211s] 
[03/17 14:53:18   2211s] Running Spiral with 1 thread in Normal Mode  fetchWidth=324 
[03/17 14:53:19   2212s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:53:19   2212s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:01.0, mem=2297.5MB) @(0:36:51 - 0:36:53).
[03/17 14:53:19   2212s] Move report: Detail placement moves 146 insts, mean move: 0.52 um, max move: 3.60 um
[03/17 14:53:19   2212s] 	Max move on inst (FE_OCPC1349_n6293): (597.60, 445.60) --> (599.40, 447.40)
[03/17 14:53:19   2212s] 	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 2297.5MB
[03/17 14:53:19   2212s] Statistics of distance of Instance movement in refine placement:
[03/17 14:53:19   2212s]   maximum (X+Y) =         3.60 um
[03/17 14:53:19   2212s]   inst (FE_OCPC1349_n6293) with max move: (597.6, 445.6) -> (599.4, 447.4)
[03/17 14:53:19   2212s]   mean    (X+Y) =         0.52 um
[03/17 14:53:19   2212s] Summary Report:
[03/17 14:53:19   2212s] Instances move: 146 (out of 50832 movable)
[03/17 14:53:19   2212s] Instances flipped: 0
[03/17 14:53:19   2212s] Mean displacement: 0.52 um
[03/17 14:53:19   2212s] Max displacement: 3.60 um (Instance: FE_OCPC1349_n6293) (597.6, 445.6) -> (599.4, 447.4)
[03/17 14:53:19   2212s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
[03/17 14:53:19   2212s] Total instances moved : 146
[03/17 14:53:19   2212s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.160, REAL:3.166, MEM:2297.5M
[03/17 14:53:19   2212s] Total net bbox length = 7.001e+05 (3.834e+05 3.166e+05) (ext = 1.887e+05)
[03/17 14:53:19   2212s] Runtime: CPU: 0:00:03.3 REAL: 0:00:03.0 MEM: 2297.5MB
[03/17 14:53:19   2212s] [CPU] RefinePlace/total (cpu=0:00:03.3, real=0:00:03.0, mem=2297.5MB) @(0:36:49 - 0:36:53).
[03/17 14:53:19   2212s] *** Finished refinePlace (0:36:53 mem=2297.5M) ***
[03/17 14:53:19   2212s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.16097.10
[03/17 14:53:19   2212s] OPERPROF: Finished RefinePlace at level 1, CPU:3.360, REAL:3.372, MEM:2297.5M
[03/17 14:53:20   2212s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2297.5M
[03/17 14:53:20   2213s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.129, MEM:2297.5M
[03/17 14:53:20   2213s] Finished re-routing un-routed nets (0:00:00.0 2297.5M)
[03/17 14:53:20   2213s] 
[03/17 14:53:20   2213s] OPERPROF: Starting DPlace-Init at level 1, MEM:2297.5M
[03/17 14:53:20   2213s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2297.5M
[03/17 14:53:20   2213s] OPERPROF:     Starting CMU at level 3, MEM:2297.5M
[03/17 14:53:20   2213s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.005, MEM:2297.5M
[03/17 14:53:20   2213s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.122, MEM:2297.5M
[03/17 14:53:20   2213s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.189, MEM:2297.5M
[03/17 14:53:20   2213s] 
[03/17 14:53:20   2213s] Density : 0.4627
[03/17 14:53:20   2213s] Max route overflow : 0.0000
[03/17 14:53:20   2213s] 
[03/17 14:53:20   2213s] 
[03/17 14:53:20   2213s] *** Finish Physical Update (cpu=0:00:04.9 real=0:00:05.0 mem=2297.5M) ***
[03/17 14:53:20   2213s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.16097.8
[03/17 14:53:21   2214s] ** GigaOpt Optimizer WNS Slack -0.152 TNS Slack -1.714 Density 46.27
[03/17 14:53:21   2214s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.152|-1.714|
|reg2reg   | 0.014| 0.000|
|HEPG      | 0.014| 0.000|
|All Paths |-0.152|-1.714|
+----------+------+------+

[03/17 14:53:21   2214s] **** Begin NDR-Layer Usage Statistics ****
[03/17 14:53:21   2214s] Layer 7 has 45 constrained nets 
[03/17 14:53:21   2214s] **** End NDR-Layer Usage Statistics ****
[03/17 14:53:21   2214s] 
[03/17 14:53:21   2214s] *** Finish pre-CTS Setup Fixing (cpu=0:00:46.6 real=0:00:48.0 mem=2297.5M) ***
[03/17 14:53:21   2214s] 
[03/17 14:53:21   2214s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.16097.3
[03/17 14:53:21   2214s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2262.5M
[03/17 14:53:21   2214s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.127, MEM:2262.5M
[03/17 14:53:21   2214s] TotalInstCnt at PhyDesignMc Destruction: 50,832
[03/17 14:53:21   2214s] (I,S,L,T): WC_VIEW: 68.5874, 31.7544, 1.36957, 101.711
[03/17 14:53:21   2214s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.16097.7
[03/17 14:53:21   2214s] *** SetupOpt [finish] : cpu/real = 0:00:57.3/0:00:58.2 (1.0), totSession cpu/real = 0:36:54.5/0:38:13.9 (1.0), mem = 2262.5M
[03/17 14:53:21   2214s] 
[03/17 14:53:21   2214s] =============================================================================================
[03/17 14:53:21   2214s]  Step TAT Report for TnsOpt #2
[03/17 14:53:21   2214s] =============================================================================================
[03/17 14:53:21   2214s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 14:53:21   2214s] ---------------------------------------------------------------------------------------------
[03/17 14:53:21   2214s] [ RefinePlace            ]      1   0:00:04.9  (   8.4 % )     0:00:05.0 /  0:00:04.9    1.0
[03/17 14:53:21   2214s] [ SlackTraversorInit     ]      2   0:00:00.6  (   1.0 % )     0:00:00.6 /  0:00:00.6    1.0
[03/17 14:53:21   2214s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   1.9 % )     0:00:01.1 /  0:00:01.1    1.0
[03/17 14:53:21   2214s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.6
[03/17 14:53:21   2214s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   0.8 % )     0:00:00.5 /  0:00:00.5    1.0
[03/17 14:53:21   2214s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.3 % )     0:00:01.3 /  0:00:01.3    1.0
[03/17 14:53:21   2214s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:53:21   2214s] [ TransformInit          ]      1   0:00:07.9  (  13.6 % )     0:00:07.9 /  0:00:07.9    1.0
[03/17 14:53:21   2214s] [ OptSingleIteration     ]     30   0:00:00.3  (   0.5 % )     0:00:40.3 /  0:00:40.1    1.0
[03/17 14:53:21   2214s] [ OptGetWeight           ]     30   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 14:53:21   2214s] [ OptEval                ]     30   0:00:38.2  (  65.6 % )     0:00:38.2 /  0:00:38.2    1.0
[03/17 14:53:21   2214s] [ OptCommit              ]     30   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.7
[03/17 14:53:21   2214s] [ IncrTimingUpdate       ]     28   0:00:00.4  (   0.7 % )     0:00:00.4 /  0:00:00.4    0.9
[03/17 14:53:21   2214s] [ PostCommitDelayUpdate  ]     31   0:00:00.2  (   0.3 % )     0:00:00.7 /  0:00:00.7    1.0
[03/17 14:53:21   2214s] [ IncrDelayCalc          ]     75   0:00:00.5  (   0.9 % )     0:00:00.5 /  0:00:00.5    0.9
[03/17 14:53:21   2214s] [ SetupOptGetWorkingSet  ]     69   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[03/17 14:53:21   2214s] [ SetupOptGetActiveNode  ]     69   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:53:21   2214s] [ SetupOptSlackGraph     ]     30   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.3    1.1
[03/17 14:53:21   2214s] [ MISC                   ]          0:00:02.7  (   4.7 % )     0:00:02.7 /  0:00:02.0    0.7
[03/17 14:53:21   2214s] ---------------------------------------------------------------------------------------------
[03/17 14:53:21   2214s]  TnsOpt #2 TOTAL                    0:00:58.2  ( 100.0 % )     0:00:58.2 /  0:00:57.3    1.0
[03/17 14:53:21   2214s] ---------------------------------------------------------------------------------------------
[03/17 14:53:21   2214s] 
[03/17 14:53:21   2214s] End: GigaOpt Optimization in TNS mode
[03/17 14:53:21   2214s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -noLeakageDegrade -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/17 14:53:22   2214s] Info: 0 don't touch net , 601 undriven nets excluded from IPO operation.
[03/17 14:53:22   2214s] Info: 1 clock net  excluded from IPO operation.
[03/17 14:53:22   2214s] ### Creating LA Mngr. totSessionCpu=0:36:55 mem=2050.5M
[03/17 14:53:22   2214s] ### Creating LA Mngr, finished. totSessionCpu=0:36:55 mem=2050.5M
[03/17 14:53:22   2214s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 14:53:22   2214s] ### Creating PhyDesignMc. totSessionCpu=0:36:55 mem=2069.5M
[03/17 14:53:22   2214s] OPERPROF: Starting DPlace-Init at level 1, MEM:2069.5M
[03/17 14:53:22   2214s] z: 2, totalTracks: 1
[03/17 14:53:22   2214s] z: 4, totalTracks: 1
[03/17 14:53:22   2214s] z: 6, totalTracks: 1
[03/17 14:53:22   2214s] z: 8, totalTracks: 1
[03/17 14:53:22   2214s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/17 14:53:22   2215s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2069.5M
[03/17 14:53:22   2215s] OPERPROF:     Starting CMU at level 3, MEM:2069.5M
[03/17 14:53:22   2215s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.005, MEM:2069.5M
[03/17 14:53:22   2215s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.107, MEM:2069.5M
[03/17 14:53:22   2215s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2069.5MB).
[03/17 14:53:22   2215s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.179, MEM:2069.5M
[03/17 14:53:22   2215s] TotalInstCnt at PhyDesignMc Initialization: 50,832
[03/17 14:53:22   2215s] ### Creating PhyDesignMc, finished. totSessionCpu=0:36:55 mem=2069.5M
[03/17 14:53:22   2215s] Begin: Area Reclaim Optimization
[03/17 14:53:22   2215s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:36:55.4/0:38:14.9 (1.0), mem = 2069.5M
[03/17 14:53:22   2215s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.16097.8
[03/17 14:53:23   2216s] (I,S,L,T): WC_VIEW: 68.5874, 31.7544, 1.36957, 101.711
[03/17 14:53:23   2216s] ### Creating RouteCongInterface, started
[03/17 14:53:23   2216s] 
[03/17 14:53:23   2216s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/17 14:53:23   2216s] 
[03/17 14:53:23   2216s] #optDebug: {0, 1.200}
[03/17 14:53:23   2216s] ### Creating RouteCongInterface, finished
[03/17 14:53:23   2216s] ### Creating LA Mngr. totSessionCpu=0:36:56 mem=2069.5M
[03/17 14:53:23   2216s] ### Creating LA Mngr, finished. totSessionCpu=0:36:56 mem=2069.5M
[03/17 14:53:24   2217s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2069.5M
[03/17 14:53:24   2217s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2069.5M
[03/17 14:53:24   2217s] Reclaim Optimization WNS Slack -0.152  TNS Slack -1.714 Density 46.27
[03/17 14:53:24   2217s] +----------+---------+--------+--------+------------+--------+
[03/17 14:53:24   2217s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/17 14:53:24   2217s] +----------+---------+--------+--------+------------+--------+
[03/17 14:53:24   2217s] |    46.27%|        -|  -0.152|  -1.714|   0:00:00.0| 2069.5M|
[03/17 14:53:25   2217s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/17 14:53:25   2218s] |    46.27%|        7|  -0.152|  -1.714|   0:00:01.0| 2107.7M|
[03/17 14:53:27   2220s] |    46.19%|      108|  -0.152|  -1.718|   0:00:02.0| 2107.7M|
[03/17 14:53:35   2228s] |    46.03%|      652|  -0.147|  -1.634|   0:00:08.0| 2107.7M|
[03/17 14:53:36   2229s] |    46.02%|       90|  -0.147|  -1.634|   0:00:01.0| 2107.7M|
[03/17 14:53:37   2230s] |    46.01%|        6|  -0.147|  -1.634|   0:00:01.0| 2107.7M|
[03/17 14:53:37   2230s] |    46.01%|        1|  -0.147|  -1.634|   0:00:00.0| 2107.7M|
[03/17 14:53:38   2231s] |    46.01%|        0|  -0.147|  -1.634|   0:00:01.0| 2107.7M|
[03/17 14:53:38   2231s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/17 14:53:38   2231s] |    46.01%|        0|  -0.147|  -1.634|   0:00:00.0| 2107.7M|
[03/17 14:53:38   2231s] +----------+---------+--------+--------+------------+--------+
[03/17 14:53:38   2231s] Reclaim Optimization End WNS Slack -0.147  TNS Slack -1.634 Density 46.01
[03/17 14:53:38   2231s] 
[03/17 14:53:38   2231s] ** Summary: Restruct = 0 Buffer Deletion = 34 Declone = 76 Resize = 711 **
[03/17 14:53:38   2231s] --------------------------------------------------------------
[03/17 14:53:38   2231s] |                                   | Total     | Sequential |
[03/17 14:53:38   2231s] --------------------------------------------------------------
[03/17 14:53:38   2231s] | Num insts resized                 |     628  |     119    |
[03/17 14:53:38   2231s] | Num insts undone                  |      38  |       0    |
[03/17 14:53:38   2231s] | Num insts Downsized               |     628  |     119    |
[03/17 14:53:38   2231s] | Num insts Samesized               |       0  |       0    |
[03/17 14:53:38   2231s] | Num insts Upsized                 |       0  |       0    |
[03/17 14:53:38   2231s] | Num multiple commits+uncommits    |      83  |       -    |
[03/17 14:53:38   2231s] --------------------------------------------------------------
[03/17 14:53:38   2231s] **** Begin NDR-Layer Usage Statistics ****
[03/17 14:53:38   2231s] Layer 7 has 38 constrained nets 
[03/17 14:53:38   2231s] **** End NDR-Layer Usage Statistics ****
[03/17 14:53:38   2231s] End: Core Area Reclaim Optimization (cpu = 0:00:16.2) (real = 0:00:16.0) **
[03/17 14:53:39   2231s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2123.7M
[03/17 14:53:39   2231s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.139, MEM:2123.7M
[03/17 14:53:39   2231s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2123.7M
[03/17 14:53:39   2231s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2123.7M
[03/17 14:53:39   2232s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2123.7M
[03/17 14:53:39   2232s] OPERPROF:       Starting CMU at level 4, MEM:2123.7M
[03/17 14:53:39   2232s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.006, MEM:2123.7M
[03/17 14:53:39   2232s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.124, MEM:2123.7M
[03/17 14:53:39   2232s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2123.7M
[03/17 14:53:39   2232s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:2123.7M
[03/17 14:53:39   2232s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.190, REAL:0.191, MEM:2123.7M
[03/17 14:53:39   2232s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.200, REAL:0.192, MEM:2123.7M
[03/17 14:53:39   2232s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.16097.11
[03/17 14:53:39   2232s] OPERPROF: Starting RefinePlace at level 1, MEM:2123.7M
[03/17 14:53:39   2232s] *** Starting refinePlace (0:37:12 mem=2123.7M) ***
[03/17 14:53:39   2232s] Total net bbox length = 6.997e+05 (3.834e+05 3.164e+05) (ext = 1.887e+05)
[03/17 14:53:39   2232s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:53:39   2232s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2123.7M
[03/17 14:53:39   2232s] Starting refinePlace ...
[03/17 14:53:39   2232s] 
[03/17 14:53:39   2232s] Running Spiral with 1 thread in Normal Mode  fetchWidth=324 
[03/17 14:53:40   2233s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:53:40   2233s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:01.0, mem=2123.7MB) @(0:37:12 - 0:37:14).
[03/17 14:53:40   2233s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:53:40   2233s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2123.7MB
[03/17 14:53:40   2233s] Statistics of distance of Instance movement in refine placement:
[03/17 14:53:40   2233s]   maximum (X+Y) =         0.00 um
[03/17 14:53:40   2233s]   mean    (X+Y) =         0.00 um
[03/17 14:53:40   2233s] Summary Report:
[03/17 14:53:40   2233s] Instances move: 0 (out of 50722 movable)
[03/17 14:53:40   2233s] Instances flipped: 0
[03/17 14:53:40   2233s] Mean displacement: 0.00 um
[03/17 14:53:40   2233s] Max displacement: 0.00 um 
[03/17 14:53:40   2233s] Total instances moved : 0
[03/17 14:53:40   2233s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.370, REAL:1.373, MEM:2123.7M
[03/17 14:53:40   2233s] Total net bbox length = 6.997e+05 (3.834e+05 3.164e+05) (ext = 1.887e+05)
[03/17 14:53:40   2233s] Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2123.7MB
[03/17 14:53:40   2233s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:01.0, mem=2123.7MB) @(0:37:12 - 0:37:14).
[03/17 14:53:40   2233s] *** Finished refinePlace (0:37:14 mem=2123.7M) ***
[03/17 14:53:40   2233s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.16097.11
[03/17 14:53:40   2233s] OPERPROF: Finished RefinePlace at level 1, CPU:1.510, REAL:1.527, MEM:2123.7M
[03/17 14:53:41   2233s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2123.7M
[03/17 14:53:41   2234s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.131, MEM:2123.7M
[03/17 14:53:41   2234s] Finished re-routing un-routed nets (0:00:00.0 2123.7M)
[03/17 14:53:41   2234s] 
[03/17 14:53:41   2234s] OPERPROF: Starting DPlace-Init at level 1, MEM:2123.7M
[03/17 14:53:41   2234s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2123.7M
[03/17 14:53:41   2234s] OPERPROF:     Starting CMU at level 3, MEM:2123.7M
[03/17 14:53:41   2234s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:2123.7M
[03/17 14:53:41   2234s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.122, MEM:2123.7M
[03/17 14:53:41   2234s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2123.7M
[03/17 14:53:41   2234s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:2123.7M
[03/17 14:53:41   2234s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.189, MEM:2123.7M
[03/17 14:53:41   2234s] 
[03/17 14:53:41   2234s] Density : 0.4601
[03/17 14:53:41   2234s] Max route overflow : 0.0000
[03/17 14:53:41   2234s] 
[03/17 14:53:42   2234s] 
[03/17 14:53:42   2234s] *** Finish Physical Update (cpu=0:00:03.1 real=0:00:04.0 mem=2123.7M) ***
[03/17 14:53:42   2235s] (I,S,L,T): WC_VIEW: 68.249, 31.622, 1.34915, 101.22
[03/17 14:53:42   2235s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.16097.8
[03/17 14:53:42   2235s] *** AreaOpt [finish] : cpu/real = 0:00:19.6/0:00:19.7 (1.0), totSession cpu/real = 0:37:15.0/0:38:34.6 (1.0), mem = 2123.7M
[03/17 14:53:42   2235s] 
[03/17 14:53:42   2235s] =============================================================================================
[03/17 14:53:42   2235s]  Step TAT Report for AreaOpt #2
[03/17 14:53:42   2235s] =============================================================================================
[03/17 14:53:42   2235s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 14:53:42   2235s] ---------------------------------------------------------------------------------------------
[03/17 14:53:42   2235s] [ RefinePlace            ]      1   0:00:03.0  (  15.3 % )     0:00:03.1 /  0:00:03.1    1.0
[03/17 14:53:42   2235s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.5 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 14:53:42   2235s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:53:42   2235s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[03/17 14:53:42   2235s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:53:42   2235s] [ OptSingleIteration     ]      8   0:00:00.8  (   4.0 % )     0:00:12.4 /  0:00:12.4    1.0
[03/17 14:53:42   2235s] [ OptGetWeight           ]   1427   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.0    0.6
[03/17 14:53:42   2235s] [ OptEval                ]   1427   0:00:05.6  (  28.2 % )     0:00:05.6 /  0:00:05.6    1.0
[03/17 14:53:42   2235s] [ OptCommit              ]   1427   0:00:00.4  (   1.8 % )     0:00:00.4 /  0:00:00.3    1.0
[03/17 14:53:42   2235s] [ IncrTimingUpdate       ]     83   0:00:02.8  (  14.1 % )     0:00:02.8 /  0:00:02.8    1.0
[03/17 14:53:42   2235s] [ PostCommitDelayUpdate  ]   1437   0:00:00.7  (   3.5 % )     0:00:02.8 /  0:00:02.8    1.0
[03/17 14:53:42   2235s] [ IncrDelayCalc          ]    384   0:00:02.2  (  11.0 % )     0:00:02.2 /  0:00:02.1    1.0
[03/17 14:53:42   2235s] [ MISC                   ]          0:00:03.8  (  19.5 % )     0:00:03.8 /  0:00:03.7    1.0
[03/17 14:53:42   2235s] ---------------------------------------------------------------------------------------------
[03/17 14:53:42   2235s]  AreaOpt #2 TOTAL                   0:00:19.8  ( 100.0 % )     0:00:19.8 /  0:00:19.6    1.0
[03/17 14:53:42   2235s] ---------------------------------------------------------------------------------------------
[03/17 14:53:42   2235s] 
[03/17 14:53:42   2235s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2088.6M
[03/17 14:53:42   2235s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.133, MEM:2088.6M
[03/17 14:53:42   2235s] TotalInstCnt at PhyDesignMc Destruction: 50,722
[03/17 14:53:42   2235s] End: Area Reclaim Optimization (cpu=0:00:20, real=0:00:20, mem=2050.62M, totSessionCpu=0:37:15).
[03/17 14:53:43   2235s] GigaOpt: WNS changes during reclaim: -0.015 -> -0.032 (bump 0.017, threshold 0.145) 1
[03/17 14:53:43   2235s] GigaOpt: TNS changes during reclaim: -1.714 -> -1.634 (bump -3.428, threshold 2.0) 1
[03/17 14:53:43   2235s] GigaOpt: TNS changes during reclaim: -1.714 -> -1.634 (bump -0.08, threshold 72.5) 1
[03/17 14:53:43   2235s] GigaOpt: TNS changes during reclaim: 0.000 -> -0.073 (bump 0.0, threshold 2.0) 0
[03/17 14:53:43   2235s] GigaOpt: TNS changes during reclaim: -1.714 -> -1.634 (bump 0.073, threshold 72.5) 0
[03/17 14:53:43   2235s] Begin: GigaOpt postEco DRV Optimization
[03/17 14:53:43   2235s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -preCTS -max_fanout
[03/17 14:53:43   2235s] Info: 0 don't touch net , 601 undriven nets excluded from IPO operation.
[03/17 14:53:43   2236s] Info: 1 clock net  excluded from IPO operation.
[03/17 14:53:43   2236s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:37:16.1/0:38:35.7 (1.0), mem = 2050.6M
[03/17 14:53:43   2236s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.16097.9
[03/17 14:53:44   2236s] (I,S,L,T): WC_VIEW: 68.249, 31.622, 1.34915, 101.22
[03/17 14:53:44   2236s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 14:53:44   2236s] ### Creating PhyDesignMc. totSessionCpu=0:37:17 mem=2050.6M
[03/17 14:53:44   2236s] OPERPROF: Starting DPlace-Init at level 1, MEM:2050.6M
[03/17 14:53:44   2236s] z: 2, totalTracks: 1
[03/17 14:53:44   2236s] z: 4, totalTracks: 1
[03/17 14:53:44   2236s] z: 6, totalTracks: 1
[03/17 14:53:44   2236s] z: 8, totalTracks: 1
[03/17 14:53:44   2236s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/17 14:53:44   2236s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2050.6M
[03/17 14:53:44   2236s] OPERPROF:     Starting CMU at level 3, MEM:2050.6M
[03/17 14:53:44   2236s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:2050.6M
[03/17 14:53:44   2236s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.111, MEM:2050.6M
[03/17 14:53:44   2236s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2050.6MB).
[03/17 14:53:44   2236s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.188, MEM:2050.6M
[03/17 14:53:44   2237s] TotalInstCnt at PhyDesignMc Initialization: 50,722
[03/17 14:53:44   2237s] ### Creating PhyDesignMc, finished. totSessionCpu=0:37:17 mem=2050.6M
[03/17 14:53:44   2237s] ### Creating RouteCongInterface, started
[03/17 14:53:44   2237s] 
[03/17 14:53:44   2237s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/17 14:53:44   2237s] 
[03/17 14:53:44   2237s] #optDebug: {0, 1.200}
[03/17 14:53:44   2237s] ### Creating RouteCongInterface, finished
[03/17 14:53:44   2237s] ### Creating LA Mngr. totSessionCpu=0:37:17 mem=2050.6M
[03/17 14:53:44   2237s] ### Creating LA Mngr, finished. totSessionCpu=0:37:17 mem=2050.6M
[03/17 14:53:48   2240s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2069.7M
[03/17 14:53:48   2240s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2069.7M
[03/17 14:53:48   2241s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 14:53:48   2241s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/17 14:53:48   2241s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 14:53:48   2241s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/17 14:53:48   2241s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 14:53:49   2241s] Info: violation cost 83.375496 (cap = 1.547638, tran = 5.827866, len = 0.000000, fanout load = 0.000000, fanout count = 76.000000, glitch 0.000000)
[03/17 14:53:49   2241s] |    11|   226|    -0.08|     6|     6|    -0.09|     0|     0|     0|     0|    -0.15|    -1.63|       0|       0|       0|  46.01|          |         |
[03/17 14:53:51   2244s] Info: violation cost 76.423210 (cap = 0.199573, tran = 0.223633, len = 0.000000, fanout load = 0.000000, fanout count = 76.000000, glitch 0.000000)
[03/17 14:53:51   2244s] |     1|     1|    -0.13|     1|     1|    -0.03|     0|     0|     0|     0|    -0.15|    -1.63|       3|       0|       9|  46.02| 0:00:02.0|  2298.6M|
[03/17 14:53:51   2244s] Info: violation cost 76.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 76.000000, glitch 0.000000)
[03/17 14:53:51   2244s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.15|    -1.63|       0|       0|       1|  46.02| 0:00:00.0|  2298.6M|
[03/17 14:53:51   2244s] Info: violation cost 76.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 76.000000, glitch 0.000000)
[03/17 14:53:51   2244s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.15|    -1.63|       0|       0|       0|  46.02| 0:00:00.0|  2298.6M|
[03/17 14:53:51   2244s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 14:53:51   2244s] 
[03/17 14:53:51   2244s] ###############################################################################
[03/17 14:53:51   2244s] #
[03/17 14:53:51   2244s] #  Large fanout net report:  
[03/17 14:53:51   2244s] #     - there are 7 high fanout ( > 75) nets in the design. (excluding clock nets)
[03/17 14:53:51   2244s] #     - current density: 46.02
[03/17 14:53:51   2244s] #
[03/17 14:53:51   2244s] #  List of high fanout nets:
[03/17 14:53:51   2244s] #        Net(1):  clk0: (fanouts = 4798)
[03/17 14:53:51   2244s] #        Net(2):  inst[27]: (fanouts = 576)
[03/17 14:53:51   2244s] #        Net(3):  inst1[27]: (fanouts = 569)
[03/17 14:53:51   2244s] #        Net(4):  reset: (fanouts = 174)
[03/17 14:53:51   2244s] #        Net(5):  reset1: (fanouts = 157)
[03/17 14:53:51   2244s] #        Net(6):  inst1[17]: (fanouts = 133)
[03/17 14:53:51   2244s] #        Net(7):  inst[17]: (fanouts = 111)
[03/17 14:53:51   2244s] #
[03/17 14:53:51   2244s] ###############################################################################
[03/17 14:53:51   2244s] **** Begin NDR-Layer Usage Statistics ****
[03/17 14:53:51   2244s] Layer 7 has 38 constrained nets 
[03/17 14:53:51   2244s] **** End NDR-Layer Usage Statistics ****
[03/17 14:53:52   2244s] 
[03/17 14:53:52   2244s] 
[03/17 14:53:52   2244s] =======================================================================
[03/17 14:53:52   2244s]                 Reasons for remaining drv violations
[03/17 14:53:52   2244s] =======================================================================
[03/17 14:53:52   2244s] *info: Total 7 net(s) have violations which can't be fixed by DRV optimization.
[03/17 14:53:52   2244s] 
[03/17 14:53:52   2244s] MultiBuffering failure reasons
[03/17 14:53:52   2244s] ------------------------------------------------
[03/17 14:53:52   2244s] *info:     7 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[03/17 14:53:52   2244s] 
[03/17 14:53:52   2244s] 
[03/17 14:53:52   2244s] *** Finish DRV Fixing (cpu=0:00:04.0 real=0:00:04.0 mem=2298.6M) ***
[03/17 14:53:52   2244s] 
[03/17 14:53:52   2244s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2314.6M
[03/17 14:53:52   2245s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.140, MEM:2314.6M
[03/17 14:53:52   2245s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2314.6M
[03/17 14:53:52   2245s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2314.6M
[03/17 14:53:52   2245s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2314.6M
[03/17 14:53:52   2245s] OPERPROF:       Starting CMU at level 4, MEM:2314.6M
[03/17 14:53:52   2245s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.006, MEM:2314.6M
[03/17 14:53:52   2245s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.130, REAL:0.128, MEM:2314.6M
[03/17 14:53:52   2245s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2314.6M
[03/17 14:53:52   2245s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:2314.6M
[03/17 14:53:52   2245s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.190, REAL:0.198, MEM:2314.6M
[03/17 14:53:52   2245s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.190, REAL:0.199, MEM:2314.6M
[03/17 14:53:52   2245s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.16097.12
[03/17 14:53:52   2245s] OPERPROF: Starting RefinePlace at level 1, MEM:2314.6M
[03/17 14:53:52   2245s] *** Starting refinePlace (0:37:25 mem=2314.6M) ***
[03/17 14:53:52   2245s] Total net bbox length = 6.998e+05 (3.834e+05 3.164e+05) (ext = 1.887e+05)
[03/17 14:53:52   2245s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:53:52   2245s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2314.6M
[03/17 14:53:52   2245s] Starting refinePlace ...
[03/17 14:53:52   2245s] 
[03/17 14:53:52   2245s] Running Spiral with 1 thread in Normal Mode  fetchWidth=324 
[03/17 14:53:54   2246s] Move report: legalization moves 19 insts, mean move: 1.44 um, max move: 3.00 um
[03/17 14:53:54   2246s] 	Max move on inst (U7010): (319.40, 433.00) --> (318.20, 431.20)
[03/17 14:53:54   2246s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:02.0, mem=2314.6MB) @(0:37:25 - 0:37:27).
[03/17 14:53:54   2246s] Move report: Detail placement moves 19 insts, mean move: 1.44 um, max move: 3.00 um
[03/17 14:53:54   2246s] 	Max move on inst (U7010): (319.40, 433.00) --> (318.20, 431.20)
[03/17 14:53:54   2246s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2314.6MB
[03/17 14:53:54   2246s] Statistics of distance of Instance movement in refine placement:
[03/17 14:53:54   2246s]   maximum (X+Y) =         3.00 um
[03/17 14:53:54   2246s]   inst (U7010) with max move: (319.4, 433) -> (318.2, 431.2)
[03/17 14:53:54   2246s]   mean    (X+Y) =         1.44 um
[03/17 14:53:54   2246s] Summary Report:
[03/17 14:53:54   2246s] Instances move: 19 (out of 50725 movable)
[03/17 14:53:54   2246s] Instances flipped: 0
[03/17 14:53:54   2246s] Mean displacement: 1.44 um
[03/17 14:53:54   2246s] Max displacement: 3.00 um (Instance: U7010) (319.4, 433) -> (318.2, 431.2)
[03/17 14:53:54   2246s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: CKAN2D0
[03/17 14:53:54   2246s] Total instances moved : 19
[03/17 14:53:54   2246s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.420, REAL:1.415, MEM:2314.6M
[03/17 14:53:54   2246s] Total net bbox length = 6.998e+05 (3.834e+05 3.164e+05) (ext = 1.887e+05)
[03/17 14:53:54   2246s] Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2314.6MB
[03/17 14:53:54   2246s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:02.0, mem=2314.6MB) @(0:37:25 - 0:37:27).
[03/17 14:53:54   2246s] *** Finished refinePlace (0:37:27 mem=2314.6M) ***
[03/17 14:53:54   2246s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.16097.12
[03/17 14:53:54   2246s] OPERPROF: Finished RefinePlace at level 1, CPU:1.570, REAL:1.571, MEM:2314.6M
[03/17 14:53:54   2247s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2314.6M
[03/17 14:53:54   2247s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.129, MEM:2314.6M
[03/17 14:53:54   2247s] Finished re-routing un-routed nets (0:00:00.0 2314.6M)
[03/17 14:53:54   2247s] 
[03/17 14:53:54   2247s] OPERPROF: Starting DPlace-Init at level 1, MEM:2314.6M
[03/17 14:53:54   2247s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2314.6M
[03/17 14:53:54   2247s] OPERPROF:     Starting CMU at level 3, MEM:2314.6M
[03/17 14:53:54   2247s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:2314.6M
[03/17 14:53:54   2247s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.125, MEM:2314.6M
[03/17 14:53:54   2247s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2314.6M
[03/17 14:53:54   2247s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:2314.6M
[03/17 14:53:54   2247s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.196, MEM:2314.6M
[03/17 14:53:55   2247s] 
[03/17 14:53:55   2247s] Density : 0.4602
[03/17 14:53:55   2247s] Max route overflow : 0.0000
[03/17 14:53:55   2247s] 
[03/17 14:53:55   2247s] 
[03/17 14:53:55   2247s] *** Finish Physical Update (cpu=0:00:03.1 real=0:00:03.0 mem=2314.6M) ***
[03/17 14:53:55   2247s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2279.6M
[03/17 14:53:55   2247s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.130, MEM:2279.6M
[03/17 14:53:55   2247s] TotalInstCnt at PhyDesignMc Destruction: 50,725
[03/17 14:53:55   2248s] (I,S,L,T): WC_VIEW: 68.2398, 31.6238, 1.3494, 101.213
[03/17 14:53:55   2248s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.16097.9
[03/17 14:53:55   2248s] *** DrvOpt [finish] : cpu/real = 0:00:12.3/0:00:12.3 (1.0), totSession cpu/real = 0:37:28.3/0:38:48.0 (1.0), mem = 2279.6M
[03/17 14:53:55   2248s] 
[03/17 14:53:55   2248s] =============================================================================================
[03/17 14:53:55   2248s]  Step TAT Report for DrvOpt #3
[03/17 14:53:55   2248s] =============================================================================================
[03/17 14:53:55   2248s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 14:53:55   2248s] ---------------------------------------------------------------------------------------------
[03/17 14:53:55   2248s] [ RefinePlace            ]      1   0:00:03.1  (  24.7 % )     0:00:03.1 /  0:00:03.1    1.0
[03/17 14:53:55   2248s] [ SlackTraversorInit     ]      1   0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 14:53:55   2248s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.6
[03/17 14:53:55   2248s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   3.9 % )     0:00:00.5 /  0:00:00.5    1.0
[03/17 14:53:55   2248s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/17 14:53:55   2248s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:53:55   2248s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.0 % )     0:00:02.4 /  0:00:02.5    1.0
[03/17 14:53:55   2248s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:53:55   2248s] [ OptEval                ]      5   0:00:02.0  (  16.4 % )     0:00:02.0 /  0:00:02.1    1.0
[03/17 14:53:55   2248s] [ OptCommit              ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[03/17 14:53:55   2248s] [ IncrTimingUpdate       ]      3   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[03/17 14:53:55   2248s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 14:53:55   2248s] [ IncrDelayCalc          ]     24   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[03/17 14:53:55   2248s] [ DrvFindVioNets         ]      4   0:00:00.8  (   6.1 % )     0:00:00.8 /  0:00:00.8    1.0
[03/17 14:53:55   2248s] [ DrvComputeSummary      ]      4   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.8
[03/17 14:53:55   2248s] [ MISC                   ]          0:00:05.1  (  40.5 % )     0:00:05.1 /  0:00:05.0    1.0
[03/17 14:53:55   2248s] ---------------------------------------------------------------------------------------------
[03/17 14:53:55   2248s]  DrvOpt #3 TOTAL                    0:00:12.5  ( 100.0 % )     0:00:12.5 /  0:00:12.4    1.0
[03/17 14:53:55   2248s] ---------------------------------------------------------------------------------------------
[03/17 14:53:55   2248s] 
[03/17 14:53:55   2248s] End: GigaOpt postEco DRV Optimization
[03/17 14:53:56   2248s] GigaOpt: WNS changes after postEco optimization: -0.032 -> -0.032 (bump = 0.0)
[03/17 14:53:56   2248s] GigaOpt: Skipping nonLegal postEco optimization
[03/17 14:53:56   2249s] Design TNS changes after trial route: -1.634 -> -1.634
[03/17 14:53:56   2249s] Begin: GigaOpt TNS non-legal recovery
[03/17 14:53:56   2249s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[03/17 14:53:56   2249s] Info: 0 don't touch net , 601 undriven nets excluded from IPO operation.
[03/17 14:53:56   2249s] Info: 1 clock net  excluded from IPO operation.
[03/17 14:53:56   2249s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:37:29.5/0:38:49.2 (1.0), mem = 2279.6M
[03/17 14:53:56   2249s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.16097.10
[03/17 14:53:57   2250s] (I,S,L,T): WC_VIEW: 68.2398, 31.6238, 1.3494, 101.213
[03/17 14:53:57   2250s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 14:53:57   2250s] ### Creating PhyDesignMc. totSessionCpu=0:37:30 mem=2279.6M
[03/17 14:53:57   2250s] OPERPROF: Starting DPlace-Init at level 1, MEM:2279.6M
[03/17 14:53:57   2250s] z: 2, totalTracks: 1
[03/17 14:53:57   2250s] z: 4, totalTracks: 1
[03/17 14:53:57   2250s] z: 6, totalTracks: 1
[03/17 14:53:57   2250s] z: 8, totalTracks: 1
[03/17 14:53:57   2250s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/17 14:53:57   2250s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2279.6M
[03/17 14:53:57   2250s] OPERPROF:     Starting CMU at level 3, MEM:2279.6M
[03/17 14:53:57   2250s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.005, MEM:2279.6M
[03/17 14:53:57   2250s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.104, MEM:2279.6M
[03/17 14:53:57   2250s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2279.6MB).
[03/17 14:53:57   2250s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.176, MEM:2279.6M
[03/17 14:53:57   2250s] TotalInstCnt at PhyDesignMc Initialization: 50,725
[03/17 14:53:57   2250s] ### Creating PhyDesignMc, finished. totSessionCpu=0:37:31 mem=2279.6M
[03/17 14:53:57   2250s] ### Creating RouteCongInterface, started
[03/17 14:53:58   2250s] 
[03/17 14:53:58   2250s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/17 14:53:58   2250s] 
[03/17 14:53:58   2250s] #optDebug: {0, 1.200}
[03/17 14:53:58   2250s] ### Creating RouteCongInterface, finished
[03/17 14:53:58   2250s] ### Creating LA Mngr. totSessionCpu=0:37:31 mem=2279.6M
[03/17 14:53:58   2250s] ### Creating LA Mngr, finished. totSessionCpu=0:37:31 mem=2279.6M
[03/17 14:54:03   2256s] *info: 1 clock net excluded
[03/17 14:54:03   2256s] *info: 2 special nets excluded.
[03/17 14:54:03   2256s] *info: 10034 no-driver nets excluded.
[03/17 14:54:05   2258s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.16097.4
[03/17 14:54:05   2258s] PathGroup :  reg2reg  TargetSlack : 0 
[03/17 14:54:06   2258s] ** GigaOpt Optimizer WNS Slack -0.147 TNS Slack -1.634 Density 46.02
[03/17 14:54:06   2258s] Optimizer TNS Opt
[03/17 14:54:06   2258s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.147|-1.634|
|reg2reg   |-0.019|-0.073|
|HEPG      |-0.019|-0.073|
|All Paths |-0.147|-1.634|
+----------+------+------+

[03/17 14:54:06   2258s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2298.6M
[03/17 14:54:06   2258s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2298.6M
[03/17 14:54:06   2258s] Active Path Group: reg2reg  
[03/17 14:54:06   2259s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:54:06   2259s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:54:06   2259s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:54:06   2259s] |  -0.019|   -0.147|  -0.073|   -1.634|    46.02%|   0:00:00.0| 2314.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:54:16   2268s] |   0.000|   -0.148|   0.000|   -1.639|    46.02%|   0:00:10.0| 2314.6M|   WC_VIEW|       NA| NA                                                 |
[03/17 14:54:16   2268s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:54:16   2268s] 
[03/17 14:54:16   2268s] *** Finish Core Optimize Step (cpu=0:00:09.8 real=0:00:10.0 mem=2314.6M) ***
[03/17 14:54:16   2268s] Active Path Group: default 
[03/17 14:54:16   2268s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:54:16   2268s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:54:16   2268s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:54:16   2268s] |  -0.148|   -0.148|  -1.639|   -1.639|    46.02%|   0:00:00.0| 2314.6M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:54:18   2270s] |  -0.149|   -0.149|  -1.634|   -1.634|    46.02%|   0:00:02.0| 2314.6M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_6_/D         |
[03/17 14:54:18   2270s] |  -0.149|   -0.149|  -1.631|   -1.631|    46.02%|   0:00:00.0| 2314.6M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_6_/D         |
[03/17 14:54:18   2270s] |  -0.149|   -0.149|  -1.631|   -1.631|    46.02%|   0:00:00.0| 2314.6M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:54:18   2270s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:54:18   2270s] 
[03/17 14:54:18   2270s] *** Finish Core Optimize Step (cpu=0:00:01.9 real=0:00:02.0 mem=2314.6M) ***
[03/17 14:54:18   2270s] 
[03/17 14:54:18   2270s] *** Finished Optimize Step Cumulative (cpu=0:00:11.8 real=0:00:12.0 mem=2314.6M) ***
[03/17 14:54:18   2270s] OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.149|-1.631|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.149|-1.631|
+----------+------+------+

[03/17 14:54:18   2270s] ** GigaOpt Optimizer WNS Slack -0.149 TNS Slack -1.631 Density 46.02
[03/17 14:54:18   2270s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.16097.9
[03/17 14:54:19   2270s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2314.6M
[03/17 14:54:19   2271s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.137, MEM:2314.6M
[03/17 14:54:19   2271s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2314.6M
[03/17 14:54:19   2271s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2314.6M
[03/17 14:54:19   2271s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2314.6M
[03/17 14:54:19   2271s] OPERPROF:       Starting CMU at level 4, MEM:2314.6M
[03/17 14:54:19   2271s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.005, MEM:2314.6M
[03/17 14:54:19   2271s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.121, MEM:2314.6M
[03/17 14:54:19   2271s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.180, REAL:0.185, MEM:2314.6M
[03/17 14:54:19   2271s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.180, REAL:0.186, MEM:2314.6M
[03/17 14:54:19   2271s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.16097.13
[03/17 14:54:19   2271s] OPERPROF: Starting RefinePlace at level 1, MEM:2314.6M
[03/17 14:54:19   2271s] *** Starting refinePlace (0:37:51 mem=2314.6M) ***
[03/17 14:54:19   2271s] Total net bbox length = 6.998e+05 (3.834e+05 3.164e+05) (ext = 1.887e+05)
[03/17 14:54:19   2271s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:54:19   2271s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2314.6M
[03/17 14:54:19   2271s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2314.6M
[03/17 14:54:19   2271s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.030, MEM:2314.6M
[03/17 14:54:19   2271s] default core: bins with density > 0.750 = 26.52 % ( 363 / 1369 )
[03/17 14:54:19   2271s] Density distribution unevenness ratio = 35.312%
[03/17 14:54:19   2271s] RPlace IncrNP Skipped
[03/17 14:54:19   2271s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2314.6MB) @(0:37:51 - 0:37:51).
[03/17 14:54:19   2271s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.040, REAL:0.041, MEM:2314.6M
[03/17 14:54:19   2271s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2314.6M
[03/17 14:54:19   2271s] Starting refinePlace ...
[03/17 14:54:19   2271s]   Spread Effort: high, pre-route mode, useDDP on.
[03/17 14:54:19   2271s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2314.6MB) @(0:37:51 - 0:37:52).
[03/17 14:54:19   2271s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:54:19   2271s] wireLenOptFixPriorityInst 0 inst fixed
[03/17 14:54:19   2271s] 
[03/17 14:54:19   2271s] Running Spiral with 1 thread in Normal Mode  fetchWidth=324 
[03/17 14:54:21   2272s] Move report: legalization moves 13 insts, mean move: 1.91 um, max move: 4.40 um
[03/17 14:54:21   2272s] 	Max move on inst (FE_RC_919_0): (568.60, 505.00) --> (571.20, 503.20)
[03/17 14:54:21   2272s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:02.0, mem=2314.6MB) @(0:37:52 - 0:37:53).
[03/17 14:54:21   2272s] Move report: Detail placement moves 13 insts, mean move: 1.91 um, max move: 4.40 um
[03/17 14:54:21   2272s] 	Max move on inst (FE_RC_919_0): (568.60, 505.00) --> (571.20, 503.20)
[03/17 14:54:21   2272s] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2314.6MB
[03/17 14:54:21   2273s] Statistics of distance of Instance movement in refine placement:
[03/17 14:54:21   2273s]   maximum (X+Y) =         4.40 um
[03/17 14:54:21   2273s]   inst (FE_RC_919_0) with max move: (568.6, 505) -> (571.2, 503.2)
[03/17 14:54:21   2273s]   mean    (X+Y) =         1.91 um
[03/17 14:54:21   2273s] Summary Report:
[03/17 14:54:21   2273s] Instances move: 13 (out of 50726 movable)
[03/17 14:54:21   2273s] Instances flipped: 0
[03/17 14:54:21   2273s] Mean displacement: 1.91 um
[03/17 14:54:21   2273s] Max displacement: 4.40 um (Instance: FE_RC_919_0) (568.6, 505) -> (571.2, 503.2)
[03/17 14:54:21   2273s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/17 14:54:21   2273s] Total instances moved : 13
[03/17 14:54:21   2273s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.540, REAL:1.559, MEM:2314.6M
[03/17 14:54:21   2273s] Total net bbox length = 6.998e+05 (3.834e+05 3.164e+05) (ext = 1.887e+05)
[03/17 14:54:21   2273s] Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2314.6MB
[03/17 14:54:21   2273s] [CPU] RefinePlace/total (cpu=0:00:01.7, real=0:00:02.0, mem=2314.6MB) @(0:37:51 - 0:37:53).
[03/17 14:54:21   2273s] *** Finished refinePlace (0:37:53 mem=2314.6M) ***
[03/17 14:54:21   2273s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.16097.13
[03/17 14:54:21   2273s] OPERPROF: Finished RefinePlace at level 1, CPU:1.750, REAL:1.758, MEM:2314.6M
[03/17 14:54:21   2273s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2314.6M
[03/17 14:54:21   2273s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.132, MEM:2314.6M
[03/17 14:54:21   2273s] Finished re-routing un-routed nets (0:00:00.0 2314.6M)
[03/17 14:54:21   2273s] 
[03/17 14:54:21   2273s] OPERPROF: Starting DPlace-Init at level 1, MEM:2314.6M
[03/17 14:54:21   2273s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2314.6M
[03/17 14:54:21   2273s] OPERPROF:     Starting CMU at level 3, MEM:2314.6M
[03/17 14:54:21   2273s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:2314.6M
[03/17 14:54:21   2273s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.128, MEM:2314.6M
[03/17 14:54:21   2273s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.195, MEM:2314.6M
[03/17 14:54:22   2274s] 
[03/17 14:54:22   2274s] Density : 0.4602
[03/17 14:54:22   2274s] Max route overflow : 0.0000
[03/17 14:54:22   2274s] 
[03/17 14:54:22   2274s] 
[03/17 14:54:22   2274s] *** Finish Physical Update (cpu=0:00:03.3 real=0:00:04.0 mem=2314.6M) ***
[03/17 14:54:22   2274s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.16097.9
[03/17 14:54:22   2274s] ** GigaOpt Optimizer WNS Slack -0.149 TNS Slack -1.631 Density 46.02
[03/17 14:54:22   2274s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.149|-1.631|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.149|-1.631|
+----------+------+------+

[03/17 14:54:22   2274s] **** Begin NDR-Layer Usage Statistics ****
[03/17 14:54:22   2274s] Layer 7 has 38 constrained nets 
[03/17 14:54:22   2274s] **** End NDR-Layer Usage Statistics ****
[03/17 14:54:22   2274s] 
[03/17 14:54:22   2274s] *** Finish pre-CTS Setup Fixing (cpu=0:00:16.0 real=0:00:17.0 mem=2314.6M) ***
[03/17 14:54:22   2274s] 
[03/17 14:54:22   2274s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.16097.4
[03/17 14:54:22   2274s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2279.6M
[03/17 14:54:22   2274s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.131, MEM:2279.6M
[03/17 14:54:22   2274s] TotalInstCnt at PhyDesignMc Destruction: 50,726
[03/17 14:54:22   2274s] (I,S,L,T): WC_VIEW: 68.2438, 31.6298, 1.34952, 101.223
[03/17 14:54:22   2274s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.16097.10
[03/17 14:54:22   2274s] *** SetupOpt [finish] : cpu/real = 0:00:25.3/0:00:26.0 (1.0), totSession cpu/real = 0:37:54.8/0:39:15.2 (1.0), mem = 2279.6M
[03/17 14:54:22   2274s] 
[03/17 14:54:22   2274s] =============================================================================================
[03/17 14:54:22   2274s]  Step TAT Report for TnsOpt #3
[03/17 14:54:22   2274s] =============================================================================================
[03/17 14:54:22   2274s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 14:54:22   2274s] ---------------------------------------------------------------------------------------------
[03/17 14:54:22   2274s] [ RefinePlace            ]      1   0:00:03.3  (  12.5 % )     0:00:03.3 /  0:00:03.3    1.0
[03/17 14:54:22   2274s] [ SlackTraversorInit     ]      2   0:00:00.6  (   2.3 % )     0:00:00.6 /  0:00:00.6    1.0
[03/17 14:54:22   2274s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:54:22   2274s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   1.8 % )     0:00:00.5 /  0:00:00.5    1.0
[03/17 14:54:22   2274s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[03/17 14:54:22   2274s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:54:22   2274s] [ TransformInit          ]      1   0:00:07.6  (  29.3 % )     0:00:07.6 /  0:00:07.6    1.0
[03/17 14:54:22   2274s] [ OptSingleIteration     ]     21   0:00:00.0  (   0.2 % )     0:00:11.3 /  0:00:11.3    1.0
[03/17 14:54:22   2274s] [ OptGetWeight           ]     21   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[03/17 14:54:22   2274s] [ OptEval                ]     21   0:00:11.0  (  42.2 % )     0:00:11.0 /  0:00:11.0    1.0
[03/17 14:54:22   2274s] [ OptCommit              ]     21   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:54:22   2274s] [ IncrTimingUpdate       ]     18   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.2
[03/17 14:54:22   2274s] [ PostCommitDelayUpdate  ]     22   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[03/17 14:54:22   2274s] [ IncrDelayCalc          ]     30   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/17 14:54:22   2274s] [ SetupOptGetWorkingSet  ]     29   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[03/17 14:54:22   2274s] [ SetupOptGetActiveNode  ]     29   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:54:22   2274s] [ SetupOptSlackGraph     ]     21   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[03/17 14:54:22   2274s] [ MISC                   ]          0:00:02.5  (   9.7 % )     0:00:02.5 /  0:00:01.8    0.7
[03/17 14:54:22   2274s] ---------------------------------------------------------------------------------------------
[03/17 14:54:22   2274s]  TnsOpt #3 TOTAL                    0:00:26.0  ( 100.0 % )     0:00:26.0 /  0:00:25.3    1.0
[03/17 14:54:22   2274s] ---------------------------------------------------------------------------------------------
[03/17 14:54:22   2274s] 
[03/17 14:54:22   2274s] End: GigaOpt TNS non-legal recovery
[03/17 14:54:22   2274s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2279.6M
[03/17 14:54:23   2274s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.104, MEM:2279.6M
[03/17 14:54:23   2275s] Begin: GigaOpt Optimization in post-eco TNS mode
[03/17 14:54:23   2275s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[03/17 14:54:23   2275s] Info: 0 don't touch net , 601 undriven nets excluded from IPO operation.
[03/17 14:54:23   2275s] Info: 1 clock net  excluded from IPO operation.
[03/17 14:54:23   2275s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:37:55.2/0:39:15.5 (1.0), mem = 2279.6M
[03/17 14:54:23   2275s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.16097.11
[03/17 14:54:23   2275s] (I,S,L,T): WC_VIEW: 68.2438, 31.6298, 1.34952, 101.223
[03/17 14:54:23   2275s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 14:54:23   2275s] ### Creating PhyDesignMc. totSessionCpu=0:37:56 mem=2279.6M
[03/17 14:54:23   2275s] OPERPROF: Starting DPlace-Init at level 1, MEM:2279.6M
[03/17 14:54:23   2275s] z: 2, totalTracks: 1
[03/17 14:54:23   2275s] z: 4, totalTracks: 1
[03/17 14:54:23   2275s] z: 6, totalTracks: 1
[03/17 14:54:23   2275s] z: 8, totalTracks: 1
[03/17 14:54:23   2275s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/17 14:54:24   2275s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2279.6M
[03/17 14:54:24   2276s] OPERPROF:     Starting CMU at level 3, MEM:2279.6M
[03/17 14:54:24   2276s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:2279.6M
[03/17 14:54:24   2276s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.106, MEM:2279.6M
[03/17 14:54:24   2276s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2279.6MB).
[03/17 14:54:24   2276s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.187, MEM:2279.6M
[03/17 14:54:24   2276s] TotalInstCnt at PhyDesignMc Initialization: 50,726
[03/17 14:54:24   2276s] ### Creating PhyDesignMc, finished. totSessionCpu=0:37:56 mem=2279.6M
[03/17 14:54:24   2276s] ### Creating RouteCongInterface, started
[03/17 14:54:24   2276s] 
[03/17 14:54:24   2276s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/17 14:54:24   2276s] 
[03/17 14:54:24   2276s] #optDebug: {0, 1.200}
[03/17 14:54:24   2276s] ### Creating RouteCongInterface, finished
[03/17 14:54:24   2276s] ### Creating LA Mngr. totSessionCpu=0:37:57 mem=2279.6M
[03/17 14:54:24   2276s] ### Creating LA Mngr, finished. totSessionCpu=0:37:57 mem=2279.6M
[03/17 14:54:30   2282s] *info: 1 clock net excluded
[03/17 14:54:30   2282s] *info: 2 special nets excluded.
[03/17 14:54:30   2282s] *info: 10034 no-driver nets excluded.
[03/17 14:54:32   2284s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.16097.5
[03/17 14:54:32   2284s] PathGroup :  reg2reg  TargetSlack : 0 
[03/17 14:54:32   2284s] ** GigaOpt Optimizer WNS Slack -0.149 TNS Slack -1.631 Density 46.02
[03/17 14:54:32   2284s] Optimizer TNS Opt
[03/17 14:54:32   2284s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.149|-1.631|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.149|-1.631|
+----------+------+------+

[03/17 14:54:32   2284s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2298.6M
[03/17 14:54:32   2284s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2298.6M
[03/17 14:54:33   2284s] Active Path Group: default 
[03/17 14:54:33   2285s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:54:33   2285s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:54:33   2285s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:54:33   2285s] |  -0.149|   -0.149|  -1.631|   -1.631|    46.02%|   0:00:00.0| 2314.6M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:54:33   2285s] |  -0.149|   -0.149|  -1.631|   -1.631|    46.02%|   0:00:00.0| 2314.6M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:54:33   2285s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:54:33   2285s] 
[03/17 14:54:33   2285s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2314.6M) ***
[03/17 14:54:33   2285s] 
[03/17 14:54:33   2285s] *** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:00.0 mem=2314.6M) ***
[03/17 14:54:33   2285s] OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.149|-1.631|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.149|-1.631|
+----------+------+------+

[03/17 14:54:33   2285s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.149|-1.631|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.149|-1.631|
+----------+------+------+

[03/17 14:54:33   2285s] **** Begin NDR-Layer Usage Statistics ****
[03/17 14:54:33   2285s] Layer 7 has 38 constrained nets 
[03/17 14:54:33   2285s] **** End NDR-Layer Usage Statistics ****
[03/17 14:54:33   2285s] 
[03/17 14:54:33   2285s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2314.6M) ***
[03/17 14:54:33   2285s] 
[03/17 14:54:33   2285s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.16097.5
[03/17 14:54:33   2285s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2279.6M
[03/17 14:54:33   2285s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.131, MEM:2279.6M
[03/17 14:54:33   2285s] TotalInstCnt at PhyDesignMc Destruction: 50,726
[03/17 14:54:34   2285s] (I,S,L,T): WC_VIEW: 68.2438, 31.6298, 1.34952, 101.223
[03/17 14:54:34   2285s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.16097.11
[03/17 14:54:34   2285s] *** SetupOpt [finish] : cpu/real = 0:00:10.6/0:00:10.9 (1.0), totSession cpu/real = 0:38:05.8/0:39:26.5 (1.0), mem = 2279.6M
[03/17 14:54:34   2285s] 
[03/17 14:54:34   2285s] =============================================================================================
[03/17 14:54:34   2285s]  Step TAT Report for TnsOpt #4
[03/17 14:54:34   2285s] =============================================================================================
[03/17 14:54:34   2285s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 14:54:34   2285s] ---------------------------------------------------------------------------------------------
[03/17 14:54:34   2285s] [ SlackTraversorInit     ]      1   0:00:00.3  (   2.7 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 14:54:34   2285s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:54:34   2285s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   4.3 % )     0:00:00.5 /  0:00:00.5    1.0
[03/17 14:54:34   2285s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[03/17 14:54:34   2285s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:54:34   2285s] [ TransformInit          ]      1   0:00:07.9  (  71.9 % )     0:00:07.9 /  0:00:07.9    1.0
[03/17 14:54:34   2285s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[03/17 14:54:34   2285s] [ OptGetWeight           ]      4   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[03/17 14:54:34   2285s] [ OptEval                ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.0
[03/17 14:54:34   2285s] [ OptCommit              ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:54:34   2285s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:54:34   2285s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:54:34   2285s] [ SetupOptGetWorkingSet  ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:54:34   2285s] [ SetupOptGetActiveNode  ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:54:34   2285s] [ SetupOptSlackGraph     ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/17 14:54:34   2285s] [ MISC                   ]          0:00:02.0  (  18.6 % )     0:00:02.0 /  0:00:01.7    0.8
[03/17 14:54:34   2285s] ---------------------------------------------------------------------------------------------
[03/17 14:54:34   2285s]  TnsOpt #4 TOTAL                    0:00:10.9  ( 100.0 % )     0:00:10.9 /  0:00:10.6    1.0
[03/17 14:54:34   2285s] ---------------------------------------------------------------------------------------------
[03/17 14:54:34   2285s] 
[03/17 14:54:34   2285s] End: GigaOpt Optimization in post-eco TNS mode
[03/17 14:54:36   2287s]   Timing/DRV Snapshot: (REF)
[03/17 14:54:36   2287s]      Weighted WNS: -0.015
[03/17 14:54:36   2287s]       All  PG WNS: -0.149
[03/17 14:54:36   2287s]       High PG WNS: 0.000
[03/17 14:54:36   2287s]       All  PG TNS: -1.631
[03/17 14:54:36   2287s]       High PG TNS: 0.000
[03/17 14:54:36   2287s]          Tran DRV: 0
[03/17 14:54:36   2287s]           Cap DRV: 0
[03/17 14:54:36   2287s]        Fanout DRV: 0
[03/17 14:54:36   2287s]            Glitch: 0
[03/17 14:54:36   2287s]    Category Slack: { [L, -0.149] [H, 0.000] }
[03/17 14:54:36   2287s] 
[03/17 14:54:36   2287s] **optDesign ... cpu = 0:32:03, real = 0:32:20, mem = 1625.5M, totSessionCpu=0:38:08 **
[03/17 14:54:36   2287s] **optDesign ... cpu = 0:32:03, real = 0:32:20, mem = 1623.5M, totSessionCpu=0:38:08 **
[03/17 14:54:36   2287s] ** Profile ** Start :  cpu=0:00:00.0, mem=2051.6M
[03/17 14:54:36   2288s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2051.6M
[03/17 14:54:36   2288s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.115, MEM:2051.6M
[03/17 14:54:36   2288s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2051.6M
[03/17 14:54:36   2288s] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2061.6M
[03/17 14:54:38   2289s] ** Profile ** DRVs :  cpu=0:00:01.2, mem=2061.6M
[03/17 14:54:38   2289s] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.149  |  0.000  | -0.149  |
|           TNS (ns):| -1.631  |  0.000  | -1.631  |
|    Violating Paths:|   13    |    0    |   13    |
|          All Paths:|  8650   |  5576   |  6730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.021%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2061.6M
[03/17 14:54:38   2289s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -noDelbuf -noDeclone -aggressivePowerReclaim -forceNonLefsafeRecovery -skipLegalCheckForLefsafeSwaps -combineAggressive -preCTS -leakage -dynamic -total_power -nativePathGroupFlow -noRouting
[03/17 14:54:38   2289s] Info: 0 don't touch net , 601 undriven nets excluded from IPO operation.
[03/17 14:54:38   2289s] Info: 1 clock net  excluded from IPO operation.
[03/17 14:54:38   2289s] ### Creating LA Mngr. totSessionCpu=0:38:10 mem=2061.6M
[03/17 14:54:38   2289s] ### Creating LA Mngr, finished. totSessionCpu=0:38:10 mem=2061.6M
[03/17 14:54:38   2289s] 
[03/17 14:54:38   2289s] Begin: Power Optimization
[03/17 14:54:38   2290s] 
[03/17 14:54:38   2290s] Begin Power Analysis
[03/17 14:54:38   2290s] 
[03/17 14:54:38   2290s]              0V	    VSS
[03/17 14:54:38   2290s]            0.9V	    VDD
[03/17 14:54:38   2290s] Begin Processing Timing Library for Power Calculation
[03/17 14:54:38   2290s] 
[03/17 14:54:38   2290s] Begin Processing Timing Library for Power Calculation
[03/17 14:54:38   2290s] 
[03/17 14:54:38   2290s] 
[03/17 14:54:38   2290s] 
[03/17 14:54:38   2290s] Begin Processing Power Net/Grid for Power Calculation
[03/17 14:54:38   2290s] 
[03/17 14:54:38   2290s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1625.77MB/3207.37MB/1838.86MB)
[03/17 14:54:38   2290s] 
[03/17 14:54:38   2290s] Begin Processing Timing Window Data for Power Calculation
[03/17 14:54:38   2290s] 
[03/17 14:54:39   2290s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1625.77MB/3207.37MB/1838.86MB)
[03/17 14:54:39   2290s] 
[03/17 14:54:39   2290s] Begin Processing User Attributes
[03/17 14:54:39   2290s] 
[03/17 14:54:39   2290s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1625.77MB/3207.37MB/1838.86MB)
[03/17 14:54:39   2290s] 
[03/17 14:54:39   2290s] Begin Processing Signal Activity
[03/17 14:54:39   2290s] 
[03/17 14:54:41   2293s] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1628.05MB/3207.37MB/1838.86MB)
[03/17 14:54:41   2293s] 
[03/17 14:54:41   2293s] Begin Power Computation
[03/17 14:54:41   2293s] 
[03/17 14:54:41   2293s]       ----------------------------------------------------------
[03/17 14:54:41   2293s]       # of cell(s) missing both power/leakage table: 0
[03/17 14:54:41   2293s]       # of cell(s) missing power table: 1
[03/17 14:54:41   2293s]       # of cell(s) missing leakage table: 0
[03/17 14:54:41   2293s]       # of MSMV cell(s) missing power_level: 0
[03/17 14:54:41   2293s]       ----------------------------------------------------------
[03/17 14:54:41   2293s] CellName                                  Missing Table(s)
[03/17 14:54:41   2293s] TIEL                                      internal power, 
[03/17 14:54:41   2293s] 
[03/17 14:54:41   2293s] 
[03/17 14:54:47   2298s] Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=1628.05MB/3207.37MB/1838.86MB)
[03/17 14:54:47   2298s] 
[03/17 14:54:47   2298s] Begin Processing User Attributes
[03/17 14:54:47   2298s] 
[03/17 14:54:47   2298s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1628.05MB/3207.37MB/1838.86MB)
[03/17 14:54:47   2298s] 
[03/17 14:54:47   2298s] Ended Power Analysis: (cpu=0:00:08, real=0:00:08, mem(process/total/peak)=1628.05MB/3207.37MB/1838.86MB)
[03/17 14:54:47   2298s] 
[03/17 14:54:47   2298s] *



[03/17 14:54:47   2298s] Total Power
[03/17 14:54:47   2298s] -----------------------------------------------------------------------------------------
[03/17 14:54:47   2298s] Total Internal Power:       67.62590355 	   67.1968%
[03/17 14:54:47   2298s] Total Switching Power:      31.66675835 	   31.4658%
[03/17 14:54:47   2298s] Total Leakage Power:         1.34594975 	    1.3374%
[03/17 14:54:47   2298s] Total Power:               100.63861177
[03/17 14:54:47   2298s] -----------------------------------------------------------------------------------------
[03/17 14:54:48   2299s] Processing average sequential pin duty cycle 
[03/17 14:54:48   2299s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 14:54:48   2299s] ### Creating PhyDesignMc. totSessionCpu=0:38:20 mem=2087.6M
[03/17 14:54:48   2299s] OPERPROF: Starting DPlace-Init at level 1, MEM:2087.6M
[03/17 14:54:48   2299s] z: 2, totalTracks: 1
[03/17 14:54:48   2299s] z: 4, totalTracks: 1
[03/17 14:54:48   2299s] z: 6, totalTracks: 1
[03/17 14:54:48   2299s] z: 8, totalTracks: 1
[03/17 14:54:48   2299s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/17 14:54:48   2299s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2087.6M
[03/17 14:54:48   2299s] OPERPROF:     Starting CMU at level 3, MEM:2087.6M
[03/17 14:54:48   2299s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:2087.6M
[03/17 14:54:48   2299s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.105, MEM:2087.6M
[03/17 14:54:48   2299s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2087.6MB).
[03/17 14:54:48   2299s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.172, MEM:2087.6M
[03/17 14:54:48   2300s] TotalInstCnt at PhyDesignMc Initialization: 50,726
[03/17 14:54:48   2300s] ### Creating PhyDesignMc, finished. totSessionCpu=0:38:20 mem=2087.6M
[03/17 14:54:49   2300s]   Timing Snapshot: (REF)
[03/17 14:54:49   2300s]      Weighted WNS: -0.015
[03/17 14:54:49   2300s]       All  PG WNS: -0.149
[03/17 14:54:49   2300s]       High PG WNS: 0.000
[03/17 14:54:49   2300s]       All  PG TNS: -1.631
[03/17 14:54:49   2300s]       High PG TNS: 0.000
[03/17 14:54:49   2300s]    Category Slack: { [L, -0.149] [H, 0.000] }
[03/17 14:54:49   2300s] 
[03/17 14:54:51   2302s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2103.6M
[03/17 14:54:51   2302s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2103.6M
[03/17 14:55:30   2342s] 
[03/17 14:55:30   2342s] Phase 1 finished in (cpu = 0:00:38.0) (real = 0:00:38.0) **
[03/17 14:55:31   2342s] 
[03/17 14:55:31   2342s] =============================================================================================
[03/17 14:55:31   2342s]  Step TAT Report for PowerOpt #1
[03/17 14:55:31   2342s] =============================================================================================
[03/17 14:55:31   2342s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 14:55:31   2342s] ---------------------------------------------------------------------------------------------
[03/17 14:55:31   2342s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 14:55:31   2342s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:55:31   2342s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    1.0
[03/17 14:55:31   2342s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:55:31   2342s] [ BottleneckAnalyzerInit ]      1   0:00:02.4  (   5.7 % )     0:00:02.4 /  0:00:02.4    1.0
[03/17 14:55:31   2342s] [ OptSingleIteration     ]      4   0:00:01.3  (   3.2 % )     0:00:35.3 /  0:00:35.4    1.0
[03/17 14:55:31   2342s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:55:31   2342s] [ OptEval                ]      5   0:00:05.7  (  13.6 % )     0:00:05.7 /  0:00:05.7    1.0
[03/17 14:55:31   2342s] [ OptCommit              ]      5   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[03/17 14:55:31   2342s] [ IncrTimingUpdate       ]      6   0:00:01.5  (   3.6 % )     0:00:01.5 /  0:00:01.5    1.0
[03/17 14:55:31   2342s] [ PostCommitDelayUpdate  ]      5   0:00:04.6  (  11.0 % )     0:00:26.9 /  0:00:26.9    1.0
[03/17 14:55:31   2342s] [ IncrDelayCalc          ]   1326   0:00:22.3  (  53.2 % )     0:00:22.3 /  0:00:22.4    1.0
[03/17 14:55:31   2343s] [ DrvFindVioNets         ]      1   0:00:00.6  (   1.3 % )     0:00:00.6 /  0:00:00.6    1.0
[03/17 14:55:31   2343s] [ MISC                   ]          0:00:02.9  (   7.0 % )     0:00:02.9 /  0:00:02.9    1.0
[03/17 14:55:31   2343s] ---------------------------------------------------------------------------------------------
[03/17 14:55:31   2343s]  PowerOpt #1 TOTAL                  0:00:42.0  ( 100.0 % )     0:00:42.0 /  0:00:42.0    1.0
[03/17 14:55:31   2343s] ---------------------------------------------------------------------------------------------
[03/17 14:55:31   2343s] 
[03/17 14:55:31   2343s] Finished Timing Update in (cpu = 0:00:42.3) (real = 0:00:42.0) **
[03/17 14:55:31   2343s] OPT: Doing preprocessing before recovery...
[03/17 14:55:33   2344s]   Timing Snapshot: (TGT)
[03/17 14:55:33   2344s]      Weighted WNS: -0.101
[03/17 14:55:33   2344s]       All  PG WNS: -0.148
[03/17 14:55:33   2344s]       High PG WNS: -0.095
[03/17 14:55:33   2344s]       All  PG TNS: -26.240
[03/17 14:55:33   2344s]       High PG TNS: -25.104
[03/17 14:55:33   2344s]    Category Slack: { [L, -0.148] [H, -0.095] }
[03/17 14:55:33   2344s] 
[03/17 14:55:33   2344s] Checking setup slack degradation ...
[03/17 14:55:33   2344s] 
[03/17 14:55:33   2344s] Recovery Manager:
[03/17 14:55:33   2344s]   Low  Effort WNS Jump: 0.000 (REF: -0.149, TGT: -0.148, Threshold: 0.010) - Skip
[03/17 14:55:33   2344s]   High Effort WNS Jump: 0.095 (REF: 0.000, TGT: -0.095, Threshold: 0.010) - Trigger
[03/17 14:55:33   2344s]   Low  Effort TNS Jump: 24.608 (REF: -1.631, TGT: -26.240, Threshold: 10.000) - Trigger
[03/17 14:55:33   2344s]   High Effort TNS Jump: 25.104 (REF: 0.000, TGT: -25.104, Threshold: 5.000) - Trigger
[03/17 14:55:33   2344s] 
[03/17 14:55:33   2345s] Begin: GigaOpt nonLegal postEco optimization
[03/17 14:55:33   2345s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -maxLocalDensity 0.9 -numThreads 1 -maxSmoothenIter 1 -nativePathGroupFlow  -NDROptEffortAuto  -postEcoForNonLegalPowerRecovery -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC 
[03/17 14:55:42   2354s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2150.6M
[03/17 14:55:42   2354s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2150.6M
[03/17 14:55:52   2364s]   Timing Snapshot: (TGT)
[03/17 14:55:52   2364s]      Weighted WNS: -0.016
[03/17 14:55:52   2364s]       All  PG WNS: -0.163
[03/17 14:55:52   2364s]       High PG WNS: -0.000
[03/17 14:55:52   2364s]       All  PG TNS: -1.826
[03/17 14:55:52   2364s]       High PG TNS: -0.000
[03/17 14:55:52   2364s]    Category Slack: { [L, -0.163] [H, -0.000] }
[03/17 14:55:52   2364s] 
[03/17 14:55:52   2364s] Checking setup slack degradation ...
[03/17 14:55:52   2364s] 
[03/17 14:55:52   2364s] Recovery Manager:
[03/17 14:55:52   2364s]   Low  Effort WNS Jump: 0.014 (REF: -0.149, TGT: -0.163, Threshold: 0.010) - Trigger
[03/17 14:55:52   2364s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: -0.000, Threshold: 0.010) - Skip
[03/17 14:55:52   2364s]   Low  Effort TNS Jump: 0.195 (REF: -1.631, TGT: -1.826, Threshold: 10.000) - Skip
[03/17 14:55:52   2364s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: -0.000, Threshold: 5.000) - Skip
[03/17 14:55:52   2364s] 
[03/17 14:55:54   2365s] 
[03/17 14:55:54   2365s] =============================================================================================
[03/17 14:55:54   2365s]  Step TAT Report for WnsOpt #2
[03/17 14:55:54   2365s] =============================================================================================
[03/17 14:55:54   2365s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 14:55:54   2365s] ---------------------------------------------------------------------------------------------
[03/17 14:55:54   2365s] [ SlackTraversorInit     ]      2   0:00:00.6  (   3.0 % )     0:00:00.6 /  0:00:00.6    1.0
[03/17 14:55:54   2365s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:55:54   2365s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[03/17 14:55:54   2365s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:55:54   2365s] [ TransformInit          ]      1   0:00:07.9  (  39.1 % )     0:00:07.9 /  0:00:07.9    1.0
[03/17 14:55:54   2365s] [ OptSingleIteration     ]     78   0:00:00.1  (   0.6 % )     0:00:09.8 /  0:00:09.9    1.0
[03/17 14:55:54   2365s] [ OptGetWeight           ]     78   0:00:00.4  (   1.9 % )     0:00:00.4 /  0:00:00.4    1.0
[03/17 14:55:54   2365s] [ OptEval                ]     78   0:00:05.9  (  29.5 % )     0:00:05.9 /  0:00:06.0    1.0
[03/17 14:55:54   2365s] [ OptCommit              ]     78   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.8
[03/17 14:55:54   2365s] [ IncrTimingUpdate       ]     57   0:00:00.9  (   4.5 % )     0:00:00.9 /  0:00:01.0    1.1
[03/17 14:55:54   2365s] [ PostCommitDelayUpdate  ]     78   0:00:00.5  (   2.6 % )     0:00:01.4 /  0:00:01.3    1.0
[03/17 14:55:54   2365s] [ IncrDelayCalc          ]    240   0:00:00.9  (   4.2 % )     0:00:00.9 /  0:00:00.8    1.0
[03/17 14:55:54   2365s] [ SetupOptGetWorkingSet  ]     69   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 14:55:54   2365s] [ SetupOptGetActiveNode  ]     69   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.9
[03/17 14:55:54   2365s] [ SetupOptSlackGraph     ]     69   0:00:00.6  (   3.1 % )     0:00:00.6 /  0:00:00.7    1.1
[03/17 14:55:54   2365s] [ MISC                   ]          0:00:01.7  (   8.4 % )     0:00:01.7 /  0:00:01.7    1.0
[03/17 14:55:54   2365s] ---------------------------------------------------------------------------------------------
[03/17 14:55:54   2365s]  WnsOpt #2 TOTAL                    0:00:20.1  ( 100.0 % )     0:00:20.1 /  0:00:20.2    1.0
[03/17 14:55:54   2365s] ---------------------------------------------------------------------------------------------
[03/17 14:55:54   2365s] 
[03/17 14:55:54   2365s] End: GigaOpt nonLegal postEco optimization
[03/17 14:55:54   2365s] Begin: GigaOpt TNS non-legal recovery
[03/17 14:55:54   2365s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -postEcoForNonLegalPowerRecovery -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC 
[03/17 14:56:03   2374s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2166.6M
[03/17 14:56:03   2374s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2166.6M
[03/17 14:56:04   2375s]   Timing Snapshot: (TGT)
[03/17 14:56:04   2375s]      Weighted WNS: -0.015
[03/17 14:56:04   2375s]       All  PG WNS: -0.149
[03/17 14:56:04   2375s]       High PG WNS: -0.000
[03/17 14:56:04   2375s]       All  PG TNS: -1.711
[03/17 14:56:04   2375s]       High PG TNS: -0.000
[03/17 14:56:04   2375s]    Category Slack: { [L, -0.149] [H, -0.000] }
[03/17 14:56:04   2375s] 
[03/17 14:56:04   2375s] Checking setup slack degradation ...
[03/17 14:56:04   2375s] 
[03/17 14:56:04   2375s] Recovery Manager:
[03/17 14:56:04   2375s]   Low  Effort WNS Jump: 0.001 (REF: -0.149, TGT: -0.149, Threshold: 0.010) - Skip
[03/17 14:56:04   2375s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: -0.000, Threshold: 0.010) - Skip
[03/17 14:56:04   2375s]   Low  Effort TNS Jump: 0.080 (REF: -1.631, TGT: -1.711, Threshold: 10.000) - Skip
[03/17 14:56:04   2375s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: -0.000, Threshold: 5.000) - Skip
[03/17 14:56:04   2375s] 
[03/17 14:56:04   2375s] 
[03/17 14:56:04   2375s] =============================================================================================
[03/17 14:56:04   2375s]  Step TAT Report for TnsOpt #5
[03/17 14:56:04   2375s] =============================================================================================
[03/17 14:56:04   2375s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 14:56:04   2375s] ---------------------------------------------------------------------------------------------
[03/17 14:56:04   2375s] [ SlackTraversorInit     ]      2   0:00:00.6  (   6.1 % )     0:00:00.6 /  0:00:00.6    1.0
[03/17 14:56:04   2375s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.6
[03/17 14:56:04   2375s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.1
[03/17 14:56:04   2375s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:56:04   2375s] [ TransformInit          ]      1   0:00:07.7  (  78.3 % )     0:00:07.7 /  0:00:07.7    1.0
[03/17 14:56:04   2375s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[03/17 14:56:04   2375s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:56:04   2375s] [ OptEval                ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[03/17 14:56:04   2375s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:56:04   2375s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    5.1
[03/17 14:56:04   2375s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:56:04   2375s] [ SetupOptGetWorkingSet  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:56:04   2375s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:56:04   2375s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:56:04   2375s] [ MISC                   ]          0:00:01.4  (  13.7 % )     0:00:01.4 /  0:00:01.3    1.0
[03/17 14:56:04   2375s] ---------------------------------------------------------------------------------------------
[03/17 14:56:04   2375s]  TnsOpt #5 TOTAL                    0:00:09.9  ( 100.0 % )     0:00:09.9 /  0:00:09.9    1.0
[03/17 14:56:04   2375s] ---------------------------------------------------------------------------------------------
[03/17 14:56:04   2375s] 
[03/17 14:56:04   2375s] End: GigaOpt TNS non-legal recovery
[03/17 14:56:04   2376s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2157.1M
[03/17 14:56:04   2376s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.141, MEM:2157.1M
[03/17 14:56:04   2376s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2157.1M
[03/17 14:56:04   2376s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2157.1M
[03/17 14:56:04   2376s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2157.1M
[03/17 14:56:05   2376s] OPERPROF:       Starting CMU at level 4, MEM:2157.1M
[03/17 14:56:05   2376s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.005, MEM:2157.1M
[03/17 14:56:05   2376s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.130, REAL:0.124, MEM:2157.1M
[03/17 14:56:05   2376s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.190, REAL:0.192, MEM:2157.1M
[03/17 14:56:05   2376s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.190, REAL:0.192, MEM:2157.1M
[03/17 14:56:05   2376s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.16097.14
[03/17 14:56:05   2376s] OPERPROF: Starting RefinePlace at level 1, MEM:2157.1M
[03/17 14:56:05   2376s] *** Starting refinePlace (0:39:37 mem=2157.1M) ***
[03/17 14:56:05   2376s] Total net bbox length = 6.998e+05 (3.834e+05 3.164e+05) (ext = 1.887e+05)
[03/17 14:56:05   2376s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:56:05   2376s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2157.1M
[03/17 14:56:05   2376s] Starting refinePlace ...
[03/17 14:56:05   2376s] 
[03/17 14:56:05   2376s] Running Spiral with 1 thread in Normal Mode  fetchWidth=324 
[03/17 14:56:06   2377s] Move report: legalization moves 43 insts, mean move: 1.55 um, max move: 10.00 um
[03/17 14:56:06   2377s] 	Max move on inst (FE_RC_778_0): (531.60, 476.20) --> (523.40, 474.40)
[03/17 14:56:06   2377s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:01.0, mem=2157.1MB) @(0:39:37 - 0:39:38).
[03/17 14:56:06   2377s] Move report: Detail placement moves 43 insts, mean move: 1.55 um, max move: 10.00 um
[03/17 14:56:06   2377s] 	Max move on inst (FE_RC_778_0): (531.60, 476.20) --> (523.40, 474.40)
[03/17 14:56:06   2377s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2157.1MB
[03/17 14:56:06   2377s] Statistics of distance of Instance movement in refine placement:
[03/17 14:56:06   2377s]   maximum (X+Y) =        10.00 um
[03/17 14:56:06   2377s]   inst (FE_RC_778_0) with max move: (531.6, 476.2) -> (523.4, 474.4)
[03/17 14:56:06   2377s]   mean    (X+Y) =         1.55 um
[03/17 14:56:06   2377s] Summary Report:
[03/17 14:56:06   2377s] Instances move: 43 (out of 50726 movable)
[03/17 14:56:06   2377s] Instances flipped: 0
[03/17 14:56:06   2377s] Mean displacement: 1.55 um
[03/17 14:56:06   2377s] Max displacement: 10.00 um (Instance: FE_RC_778_0) (531.6, 476.2) -> (523.4, 474.4)
[03/17 14:56:06   2377s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
[03/17 14:56:06   2377s] Total instances moved : 43
[03/17 14:56:06   2377s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.340, REAL:1.352, MEM:2157.1M
[03/17 14:56:06   2378s] Total net bbox length = 6.999e+05 (3.834e+05 3.164e+05) (ext = 1.887e+05)
[03/17 14:56:06   2378s] Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2157.1MB
[03/17 14:56:06   2378s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:01.0, mem=2157.1MB) @(0:39:37 - 0:39:38).
[03/17 14:56:06   2378s] *** Finished refinePlace (0:39:38 mem=2157.1M) ***
[03/17 14:56:06   2378s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.16097.14
[03/17 14:56:06   2378s] OPERPROF: Finished RefinePlace at level 1, CPU:1.490, REAL:1.500, MEM:2157.1M
[03/17 14:56:06   2378s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2157.1M
[03/17 14:56:06   2378s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.135, MEM:2157.1M
[03/17 14:56:06   2378s] Finished re-routing un-routed nets (0:00:00.0 2157.1M)
[03/17 14:56:06   2378s] 
[03/17 14:56:07   2378s] OPERPROF: Starting DPlace-Init at level 1, MEM:2157.1M
[03/17 14:56:07   2378s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2157.1M
[03/17 14:56:07   2378s] OPERPROF:     Starting CMU at level 3, MEM:2157.1M
[03/17 14:56:07   2378s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.005, MEM:2157.1M
[03/17 14:56:07   2378s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.122, MEM:2157.1M
[03/17 14:56:07   2378s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.188, MEM:2157.1M
[03/17 14:56:07   2378s] 
[03/17 14:56:07   2378s] Density : 0.4599
[03/17 14:56:07   2378s] Max route overflow : 0.0000
[03/17 14:56:07   2378s] 
[03/17 14:56:07   2379s]   Timing Snapshot: (TGT)
[03/17 14:56:07   2379s]      Weighted WNS: -0.015
[03/17 14:56:07   2379s]       All  PG WNS: -0.149
[03/17 14:56:07   2379s]       High PG WNS: -0.000
[03/17 14:56:07   2379s]       All  PG TNS: -1.711
[03/17 14:56:07   2379s]       High PG TNS: -0.000
[03/17 14:56:07   2379s]    Category Slack: { [L, -0.149] [H, -0.000] }
[03/17 14:56:07   2379s] 
[03/17 14:56:07   2379s] Checking setup slack degradation ...
[03/17 14:56:07   2379s] 
[03/17 14:56:07   2379s] Recovery Manager:
[03/17 14:56:07   2379s]   Low  Effort WNS Jump: 0.001 (REF: -0.149, TGT: -0.149, Threshold: 0.010) - Skip
[03/17 14:56:07   2379s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: -0.000, Threshold: 0.010) - Skip
[03/17 14:56:07   2379s]   Low  Effort TNS Jump: 0.080 (REF: -1.631, TGT: -1.711, Threshold: 10.000) - Skip
[03/17 14:56:07   2379s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: -0.000, Threshold: 5.000) - Skip
[03/17 14:56:07   2379s] 
[03/17 14:56:08   2379s]   Timing Snapshot: (TGT)
[03/17 14:56:08   2379s]      Weighted WNS: -0.015
[03/17 14:56:08   2379s]       All  PG WNS: -0.149
[03/17 14:56:08   2379s]       High PG WNS: -0.000
[03/17 14:56:08   2379s]       All  PG TNS: -1.711
[03/17 14:56:08   2379s]       High PG TNS: -0.000
[03/17 14:56:08   2379s]    Category Slack: { [L, -0.149] [H, -0.000] }
[03/17 14:56:08   2379s] 
[03/17 14:56:08   2379s] Checking setup slack degradation ...
[03/17 14:56:08   2379s] 
[03/17 14:56:08   2379s] Recovery Manager:
[03/17 14:56:08   2379s]   Low  Effort WNS Jump: 0.001 (REF: -0.149, TGT: -0.149, Threshold: 0.010) - Skip
[03/17 14:56:08   2379s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: -0.000, Threshold: 0.010) - Skip
[03/17 14:56:08   2379s]   Low  Effort TNS Jump: 0.080 (REF: -1.631, TGT: -1.711, Threshold: 10.000) - Skip
[03/17 14:56:08   2379s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: -0.000, Threshold: 5.000) - Skip
[03/17 14:56:08   2379s] 
[03/17 14:56:08   2379s] Begin: Core Power Optimization
[03/17 14:56:08   2379s] *** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:39:39.6/0:41:00.5 (1.0), mem = 2157.1M
[03/17 14:56:08   2379s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.16097.15
[03/17 14:56:09   2380s] (I,S,L,T): WC_VIEW: 68.1877, 31.6201, 1.34597, 101.154
[03/17 14:56:09   2380s] ### Creating RouteCongInterface, started
[03/17 14:56:09   2380s] 
[03/17 14:56:09   2380s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/17 14:56:09   2380s] 
[03/17 14:56:09   2380s] #optDebug: {0, 1.200}
[03/17 14:56:09   2380s] ### Creating RouteCongInterface, finished
[03/17 14:56:09   2380s] ### Creating LA Mngr. totSessionCpu=0:39:41 mem=2157.1M
[03/17 14:56:09   2380s] ### Creating LA Mngr, finished. totSessionCpu=0:39:41 mem=2157.1M
[03/17 14:56:10   2381s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2157.1M
[03/17 14:56:10   2381s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2157.1M
[03/17 14:56:11   2382s] Info: violation cost 76.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 76.000000, glitch 0.000000)
[03/17 14:56:11   2382s] Reclaim Optimization WNS Slack -0.149  TNS Slack -1.711 Density 45.99
[03/17 14:56:11   2382s] +----------+---------+--------+--------+------------+--------+
[03/17 14:56:11   2382s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/17 14:56:11   2382s] +----------+---------+--------+--------+------------+--------+
[03/17 14:56:11   2382s] |    45.99%|        -|  -0.149|  -1.711|   0:00:00.0| 2157.1M|
[03/17 14:56:11   2382s] Running power reclaim iteration with 12.40003 cutoff 
[03/17 14:56:11   2383s] |    45.99%|        0|  -0.149|  -1.711|   0:00:00.0| 2157.1M|
[03/17 14:56:11   2383s] Running power reclaim iteration with 12.40003 cutoff 
[03/17 14:56:18   2389s] |    45.99%|      233|  -0.149|  -1.711|   0:00:07.0| 2195.2M|
[03/17 14:56:18   2389s] Running power reclaim iteration with 12.40003 cutoff 
[03/17 14:56:24   2395s] |    45.98%|       22|  -0.149|  -1.711|   0:00:06.0| 2195.2M|
[03/17 14:56:24   2396s] |    45.98%|        3|  -0.149|  -1.711|   0:00:00.0| 2195.2M|
[03/17 14:56:24   2396s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/17 14:56:24   2396s] Running power reclaim iteration with 12.40003 cutoff 
[03/17 14:56:48   2419s] |    45.98%|      626|  -0.149|  -1.711|   0:00:24.0| 2195.2M|
[03/17 14:56:48   2419s] Running power reclaim iteration with 2.48001 cutoff 
[03/17 14:57:11   2442s] |    45.98%|      574|  -0.149|  -1.711|   0:00:23.0| 2195.2M|
[03/17 14:57:11   2443s]  *** Final WNS Slack -0.149  TNS Slack -1.711 
[03/17 14:57:11   2443s] +----------+---------+--------+--------+------------+--------+
[03/17 14:57:11   2443s] Reclaim Optimization End WNS Slack -0.149  TNS Slack -1.711 Density 45.98
[03/17 14:57:11   2443s] 
[03/17 14:57:11   2443s] ** Summary: Restruct = 25 Buffer Deletion = 0 Declone = 0 Resize = 1199 **
[03/17 14:57:11   2443s] --------------------------------------------------------------
[03/17 14:57:11   2443s] |                                   | Total     | Sequential |
[03/17 14:57:11   2443s] --------------------------------------------------------------
[03/17 14:57:11   2443s] | Num insts resized                 |     753  |       0    |
[03/17 14:57:11   2443s] | Num insts undone                  |       1  |       0    |
[03/17 14:57:11   2443s] | Num insts Downsized               |       4  |       0    |
[03/17 14:57:11   2443s] | Num insts Samesized               |     749  |       0    |
[03/17 14:57:11   2443s] | Num insts Upsized                 |       0  |       0    |
[03/17 14:57:11   2443s] | Num multiple commits+uncommits    |     446  |       -    |
[03/17 14:57:11   2443s] --------------------------------------------------------------
[03/17 14:57:11   2443s] **** Begin NDR-Layer Usage Statistics ****
[03/17 14:57:11   2443s] Layer 7 has 38 constrained nets 
[03/17 14:57:11   2443s] **** End NDR-Layer Usage Statistics ****
[03/17 14:57:11   2443s] 
[03/17 14:57:11   2443s] 
[03/17 14:57:11   2443s] =======================================================================
[03/17 14:57:11   2443s]                 Reasons for not reclaiming further
[03/17 14:57:11   2443s] =======================================================================
[03/17 14:57:11   2443s] *info: Total 1720 instance(s) which couldn't be reclaimed.
[03/17 14:57:11   2443s] 
[03/17 14:57:11   2443s] Resizing failure reasons
[03/17 14:57:11   2443s] ------------------------------------------------
[03/17 14:57:11   2443s] *info:  1719 instance(s): Could not be reclaimed because of internal reason: SkipHighFanoutNetReclaimResize.
[03/17 14:57:11   2443s] *info:     1 instance(s): Could not be reclaimed because instance not ok to be resized.
[03/17 14:57:11   2443s] 
[03/17 14:57:11   2443s] 
[03/17 14:57:11   2443s] Number of insts committed for which the initial cell was dont use = 0
[03/17 14:57:11   2443s] Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
[03/17 14:57:11   2443s] End: Core Power Optimization (cpu = 0:01:04) (real = 0:01:03) **
[03/17 14:57:12   2443s] (I,S,L,T): WC_VIEW: 68.17, 31.5969, 1.34513, 101.112
[03/17 14:57:12   2443s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.16097.15
[03/17 14:57:12   2443s] *** PowerOpt [finish] : cpu/real = 0:01:03.9/0:01:04.0 (1.0), totSession cpu/real = 0:40:43.5/0:42:04.6 (1.0), mem = 2195.2M
[03/17 14:57:12   2443s] 
[03/17 14:57:12   2443s] =============================================================================================
[03/17 14:57:12   2443s]  Step TAT Report for PowerOpt #2
[03/17 14:57:12   2443s] =============================================================================================
[03/17 14:57:12   2443s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 14:57:12   2443s] ---------------------------------------------------------------------------------------------
[03/17 14:57:12   2443s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 14:57:12   2443s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.6
[03/17 14:57:12   2443s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/17 14:57:12   2443s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:57:12   2443s] [ BottleneckAnalyzerInit ]      2   0:00:04.9  (   7.6 % )     0:00:04.9 /  0:00:04.9    1.0
[03/17 14:57:12   2443s] [ OptSingleIteration     ]     10   0:00:01.6  (   2.5 % )     0:00:54.0 /  0:00:54.0    1.0
[03/17 14:57:12   2443s] [ OptGetWeight           ]    126   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:57:12   2443s] [ OptEval                ]    126   0:00:18.0  (  28.2 % )     0:00:18.0 /  0:00:18.0    1.0
[03/17 14:57:12   2443s] [ OptCommit              ]    126   0:00:01.1  (   1.7 % )     0:00:01.5 /  0:00:01.5    1.0
[03/17 14:57:12   2443s] [ IncrTimingUpdate       ]     21   0:00:01.6  (   2.5 % )     0:00:01.6 /  0:00:01.6    1.0
[03/17 14:57:12   2443s] [ PostCommitDelayUpdate  ]    319   0:00:05.3  (   8.2 % )     0:00:31.8 /  0:00:31.7    1.0
[03/17 14:57:12   2443s] [ IncrDelayCalc          ]   2069   0:00:26.6  (  41.5 % )     0:00:26.6 /  0:00:26.3    1.0
[03/17 14:57:12   2443s] [ DrvFindVioNets         ]      1   0:00:00.6  (   0.9 % )     0:00:00.6 /  0:00:00.6    1.0
[03/17 14:57:12   2443s] [ MISC                   ]          0:00:04.0  (   6.2 % )     0:00:04.0 /  0:00:03.8    1.0
[03/17 14:57:12   2443s] ---------------------------------------------------------------------------------------------
[03/17 14:57:12   2443s]  PowerOpt #2 TOTAL                  0:01:04.0  ( 100.0 % )     0:01:04.0 /  0:01:03.9    1.0
[03/17 14:57:12   2443s] ---------------------------------------------------------------------------------------------
[03/17 14:57:12   2443s] 
[03/17 14:57:12   2443s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2195.2M
[03/17 14:57:12   2443s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.142, MEM:2195.2M
[03/17 14:57:12   2443s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2195.2M
[03/17 14:57:12   2443s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2195.2M
[03/17 14:57:12   2443s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2195.2M
[03/17 14:57:12   2444s] OPERPROF:       Starting CMU at level 4, MEM:2195.2M
[03/17 14:57:12   2444s] OPERPROF:       Finished CMU at level 4, CPU:0.020, REAL:0.006, MEM:2195.2M
[03/17 14:57:12   2444s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.130, REAL:0.124, MEM:2195.2M
[03/17 14:57:12   2444s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.190, REAL:0.191, MEM:2195.2M
[03/17 14:57:12   2444s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.190, REAL:0.191, MEM:2195.2M
[03/17 14:57:12   2444s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.16097.15
[03/17 14:57:12   2444s] OPERPROF: Starting RefinePlace at level 1, MEM:2195.2M
[03/17 14:57:12   2444s] *** Starting refinePlace (0:40:44 mem=2195.2M) ***
[03/17 14:57:12   2444s] Total net bbox length = 6.995e+05 (3.833e+05 3.163e+05) (ext = 1.887e+05)
[03/17 14:57:12   2444s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:57:12   2444s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2195.2M
[03/17 14:57:12   2444s] Starting refinePlace ...
[03/17 14:57:13   2444s] 
[03/17 14:57:13   2444s] Running Spiral with 1 thread in Normal Mode  fetchWidth=324 
[03/17 14:57:14   2445s] Move report: legalization moves 5 insts, mean move: 0.48 um, max move: 1.40 um
[03/17 14:57:14   2445s] 	Max move on inst (FE_RC_915_0): (299.40, 503.20) --> (300.80, 503.20)
[03/17 14:57:14   2445s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:02.0, mem=2195.2MB) @(0:40:44 - 0:40:46).
[03/17 14:57:14   2445s] Move report: Detail placement moves 5 insts, mean move: 0.48 um, max move: 1.40 um
[03/17 14:57:14   2445s] 	Max move on inst (FE_RC_915_0): (299.40, 503.20) --> (300.80, 503.20)
[03/17 14:57:14   2445s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2195.2MB
[03/17 14:57:14   2445s] Statistics of distance of Instance movement in refine placement:
[03/17 14:57:14   2445s]   maximum (X+Y) =         1.40 um
[03/17 14:57:14   2445s]   inst (FE_RC_915_0) with max move: (299.4, 503.2) -> (300.8, 503.2)
[03/17 14:57:14   2445s]   mean    (X+Y) =         0.48 um
[03/17 14:57:14   2445s] Summary Report:
[03/17 14:57:14   2445s] Instances move: 5 (out of 50697 movable)
[03/17 14:57:14   2445s] Instances flipped: 0
[03/17 14:57:14   2445s] Mean displacement: 0.48 um
[03/17 14:57:14   2445s] Max displacement: 1.40 um (Instance: FE_RC_915_0) (299.4, 503.2) -> (300.8, 503.2)
[03/17 14:57:14   2445s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
[03/17 14:57:14   2445s] Total instances moved : 5
[03/17 14:57:14   2445s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.360, REAL:1.365, MEM:2195.2M
[03/17 14:57:14   2445s] Total net bbox length = 6.995e+05 (3.833e+05 3.163e+05) (ext = 1.887e+05)
[03/17 14:57:14   2445s] Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2195.2MB
[03/17 14:57:14   2445s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:02.0, mem=2195.2MB) @(0:40:44 - 0:40:46).
[03/17 14:57:14   2445s] *** Finished refinePlace (0:40:46 mem=2195.2M) ***
[03/17 14:57:14   2445s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.16097.15
[03/17 14:57:14   2445s] OPERPROF: Finished RefinePlace at level 1, CPU:1.500, REAL:1.513, MEM:2195.2M
[03/17 14:57:14   2445s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2195.2M
[03/17 14:57:14   2445s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.137, MEM:2195.2M
[03/17 14:57:14   2445s] Finished re-routing un-routed nets (0:00:00.0 2195.2M)
[03/17 14:57:14   2445s] 
[03/17 14:57:14   2446s] OPERPROF: Starting DPlace-Init at level 1, MEM:2195.2M
[03/17 14:57:14   2446s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2195.2M
[03/17 14:57:15   2446s] OPERPROF:     Starting CMU at level 3, MEM:2195.2M
[03/17 14:57:15   2446s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.005, MEM:2195.2M
[03/17 14:57:15   2446s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.123, MEM:2195.2M
[03/17 14:57:15   2446s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.191, MEM:2195.2M
[03/17 14:57:15   2446s] 
[03/17 14:57:15   2446s] Density : 0.4598
[03/17 14:57:15   2446s] Max route overflow : 0.0000
[03/17 14:57:15   2446s] 
[03/17 14:57:15   2446s] 
[03/17 14:57:15   2446s] *** Finish Physical Update (cpu=0:00:03.1 real=0:00:03.0 mem=2195.2M) ***
[03/17 14:57:16   2447s] Info: violation cost 76.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 76.000000, glitch 0.000000)
[03/17 14:57:16   2447s]   Timing Snapshot: (TGT)
[03/17 14:57:16   2447s]      Weighted WNS: -0.017
[03/17 14:57:16   2447s]       All  PG WNS: -0.149
[03/17 14:57:16   2447s]       High PG WNS: -0.003
[03/17 14:57:16   2447s]       All  PG TNS: -1.711
[03/17 14:57:16   2447s]       High PG TNS: -0.003
[03/17 14:57:16   2447s]    Category Slack: { [L, -0.149] [H, -0.003] }
[03/17 14:57:16   2447s] 
[03/17 14:57:16   2447s] Checking setup slack degradation ...
[03/17 14:57:16   2447s] 
[03/17 14:57:16   2447s] Recovery Manager:
[03/17 14:57:16   2447s]   Low  Effort WNS Jump: 0.001 (REF: -0.149, TGT: -0.149, Threshold: 0.010) - Skip
[03/17 14:57:16   2447s]   High Effort WNS Jump: 0.003 (REF: 0.000, TGT: -0.003, Threshold: 0.010) - Skip
[03/17 14:57:16   2447s]   Low  Effort TNS Jump: 0.080 (REF: -1.631, TGT: -1.711, Threshold: 10.000) - Skip
[03/17 14:57:16   2447s]   High Effort TNS Jump: 0.003 (REF: 0.000, TGT: -0.003, Threshold: 5.000) - Skip
[03/17 14:57:16   2447s] 
[03/17 14:57:17   2448s] GigaOpt Checkpoint: Internal hardenOpt -bandMultiplier 5 -allEndPoints -postEco -postEcoLefSafe -maxLocalDensity 0.98 -numThreads 1 -maxIter 1 
[03/17 14:57:17   2448s] Info: 0 don't touch net , 601 undriven nets excluded from IPO operation.
[03/17 14:57:17   2448s] Info: 1 clock net  excluded from IPO operation.
[03/17 14:57:17   2448s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:40:48.5/0:42:09.6 (1.0), mem = 2195.2M
[03/17 14:57:17   2448s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.16097.16
[03/17 14:57:17   2449s] (I,S,L,T): WC_VIEW: 68.17, 31.5969, 1.34513, 101.112
[03/17 14:57:17   2449s] ### Creating RouteCongInterface, started
[03/17 14:57:18   2449s] 
[03/17 14:57:18   2449s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/17 14:57:18   2449s] 
[03/17 14:57:18   2449s] #optDebug: {0, 1.200}
[03/17 14:57:18   2449s] ### Creating RouteCongInterface, finished
[03/17 14:57:18   2449s] ### Creating LA Mngr. totSessionCpu=0:40:49 mem=2195.2M
[03/17 14:57:18   2449s] ### Creating LA Mngr, finished. totSessionCpu=0:40:49 mem=2195.2M
[03/17 14:57:23   2455s] Info: 1 clock net  excluded from IPO operation.
[03/17 14:57:25   2457s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2204.8M
[03/17 14:57:25   2457s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2204.8M
[03/17 14:57:26   2457s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:57:26   2457s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 14:57:26   2457s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:57:26   2457s] |  -0.149|   -0.149|  -1.711|   -1.711|    45.98%|   0:00:00.0| 2204.8M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 14:57:26   2457s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 14:57:26   2457s] 
[03/17 14:57:26   2457s] *** Finish pre-CTS Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2223.8M) ***
[03/17 14:57:26   2457s] 
[03/17 14:57:26   2457s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=2223.8M) ***
[03/17 14:57:26   2457s] **** Begin NDR-Layer Usage Statistics ****
[03/17 14:57:26   2457s] Layer 7 has 38 constrained nets 
[03/17 14:57:26   2457s] **** End NDR-Layer Usage Statistics ****
[03/17 14:57:27   2458s] (I,S,L,T): WC_VIEW: 68.17, 31.5969, 1.34513, 101.112
[03/17 14:57:27   2458s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.16097.16
[03/17 14:57:27   2458s] *** SetupOpt [finish] : cpu/real = 0:00:09.6/0:00:09.9 (1.0), totSession cpu/real = 0:40:58.1/0:42:19.6 (1.0), mem = 2214.3M
[03/17 14:57:27   2458s] 
[03/17 14:57:27   2458s] =============================================================================================
[03/17 14:57:27   2458s]  Step TAT Report for HardenOpt #1
[03/17 14:57:27   2458s] =============================================================================================
[03/17 14:57:27   2458s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 14:57:27   2458s] ---------------------------------------------------------------------------------------------
[03/17 14:57:27   2458s] [ SlackTraversorInit     ]      1   0:00:00.3  (   3.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 14:57:27   2458s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:57:27   2458s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[03/17 14:57:27   2458s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:57:27   2458s] [ TransformInit          ]      1   0:00:07.8  (  78.2 % )     0:00:07.8 /  0:00:07.8    1.0
[03/17 14:57:27   2458s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    1.3
[03/17 14:57:27   2458s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.6
[03/17 14:57:27   2458s] [ OptEval                ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[03/17 14:57:27   2458s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:57:27   2458s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:57:27   2458s] [ SetupOptGetWorkingSet  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[03/17 14:57:27   2458s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:57:27   2458s] [ MISC                   ]          0:00:01.7  (  16.7 % )     0:00:01.7 /  0:00:01.3    0.8
[03/17 14:57:27   2458s] ---------------------------------------------------------------------------------------------
[03/17 14:57:27   2458s]  HardenOpt #1 TOTAL                 0:00:09.9  ( 100.0 % )     0:00:09.9 /  0:00:09.6    1.0
[03/17 14:57:27   2458s] ---------------------------------------------------------------------------------------------
[03/17 14:57:27   2458s] 
[03/17 14:57:27   2458s] Executing incremental physical updates
[03/17 14:57:27   2458s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2214.3M
[03/17 14:57:27   2458s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.148, MEM:2214.3M
[03/17 14:57:27   2458s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2214.3M
[03/17 14:57:27   2458s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2214.3M
[03/17 14:57:27   2458s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2214.3M
[03/17 14:57:27   2458s] OPERPROF:       Starting CMU at level 4, MEM:2214.3M
[03/17 14:57:27   2458s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.005, MEM:2214.3M
[03/17 14:57:27   2458s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.122, MEM:2214.3M
[03/17 14:57:27   2458s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.180, REAL:0.186, MEM:2214.3M
[03/17 14:57:27   2458s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.180, REAL:0.186, MEM:2214.3M
[03/17 14:57:27   2458s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.16097.16
[03/17 14:57:27   2458s] OPERPROF: Starting RefinePlace at level 1, MEM:2214.3M
[03/17 14:57:27   2458s] *** Starting refinePlace (0:40:59 mem=2214.3M) ***
[03/17 14:57:27   2458s] Total net bbox length = 6.995e+05 (3.833e+05 3.163e+05) (ext = 1.887e+05)
[03/17 14:57:27   2458s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:57:27   2458s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2214.3M
[03/17 14:57:27   2458s] Starting refinePlace ...
[03/17 14:57:28   2459s] 
[03/17 14:57:28   2459s] Running Spiral with 1 thread in Normal Mode  fetchWidth=324 
[03/17 14:57:29   2460s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:57:29   2460s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:02.0, mem=2214.3MB) @(0:40:59 - 0:41:00).
[03/17 14:57:29   2460s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 14:57:29   2460s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2214.3MB
[03/17 14:57:29   2460s] Statistics of distance of Instance movement in refine placement:
[03/17 14:57:29   2460s]   maximum (X+Y) =         0.00 um
[03/17 14:57:29   2460s]   mean    (X+Y) =         0.00 um
[03/17 14:57:29   2460s] Summary Report:
[03/17 14:57:29   2460s] Instances move: 0 (out of 50697 movable)
[03/17 14:57:29   2460s] Instances flipped: 0
[03/17 14:57:29   2460s] Mean displacement: 0.00 um
[03/17 14:57:29   2460s] Max displacement: 0.00 um 
[03/17 14:57:29   2460s] Total instances moved : 0
[03/17 14:57:29   2460s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.340, REAL:1.343, MEM:2214.3M
[03/17 14:57:29   2460s] Total net bbox length = 6.995e+05 (3.833e+05 3.163e+05) (ext = 1.887e+05)
[03/17 14:57:29   2460s] Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2214.3MB
[03/17 14:57:29   2460s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:02.0, mem=2214.3MB) @(0:40:59 - 0:41:00).
[03/17 14:57:29   2460s] *** Finished refinePlace (0:41:00 mem=2214.3M) ***
[03/17 14:57:29   2460s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.16097.16
[03/17 14:57:29   2460s] OPERPROF: Finished RefinePlace at level 1, CPU:1.490, REAL:1.484, MEM:2214.3M
[03/17 14:57:29   2460s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2214.3M
[03/17 14:57:29   2460s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.134, MEM:2214.3M
[03/17 14:57:29   2460s] Finished re-routing un-routed nets (0:00:00.0 2214.3M)
[03/17 14:57:29   2460s] 
[03/17 14:57:29   2460s] OPERPROF: Starting DPlace-Init at level 1, MEM:2214.3M
[03/17 14:57:29   2460s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2214.3M
[03/17 14:57:29   2460s] OPERPROF:     Starting CMU at level 3, MEM:2214.3M
[03/17 14:57:29   2460s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.005, MEM:2214.3M
[03/17 14:57:29   2460s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.120, MEM:2214.3M
[03/17 14:57:30   2460s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.186, MEM:2214.3M
[03/17 14:57:30   2461s] 
[03/17 14:57:30   2461s] Density : 0.4598
[03/17 14:57:30   2461s] Max route overflow : 0.0000
[03/17 14:57:30   2461s] 
[03/17 14:57:30   2461s] 
[03/17 14:57:30   2461s] *** Finish Physical Update (cpu=0:00:03.0 real=0:00:03.0 mem=2214.3M) ***
[03/17 14:57:30   2461s] 
[03/17 14:57:30   2461s] Begin Power Analysis
[03/17 14:57:30   2461s] 
[03/17 14:57:30   2461s]              0V	    VSS
[03/17 14:57:30   2461s]            0.9V	    VDD
[03/17 14:57:30   2461s] Begin Processing Timing Library for Power Calculation
[03/17 14:57:30   2461s] 
[03/17 14:57:30   2461s] Begin Processing Timing Library for Power Calculation
[03/17 14:57:30   2461s] 
[03/17 14:57:30   2461s] 
[03/17 14:57:30   2461s] 
[03/17 14:57:30   2461s] Begin Processing Power Net/Grid for Power Calculation
[03/17 14:57:30   2461s] 
[03/17 14:57:30   2461s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1712.74MB/3360.11MB/1838.86MB)
[03/17 14:57:30   2461s] 
[03/17 14:57:30   2461s] Begin Processing Timing Window Data for Power Calculation
[03/17 14:57:30   2461s] 
[03/17 14:57:30   2461s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1712.74MB/3360.11MB/1838.86MB)
[03/17 14:57:30   2461s] 
[03/17 14:57:30   2461s] Begin Processing User Attributes
[03/17 14:57:30   2461s] 
[03/17 14:57:30   2461s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1712.74MB/3360.11MB/1838.86MB)
[03/17 14:57:30   2461s] 
[03/17 14:57:30   2461s] Begin Processing Signal Activity
[03/17 14:57:30   2461s] 
[03/17 14:57:33   2464s] Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:02, mem(process/total/peak)=1714.00MB/3360.11MB/1838.86MB)
[03/17 14:57:33   2464s] 
[03/17 14:57:33   2464s] Begin Power Computation
[03/17 14:57:33   2464s] 
[03/17 14:57:33   2464s]       ----------------------------------------------------------
[03/17 14:57:33   2464s]       # of cell(s) missing both power/leakage table: 0
[03/17 14:57:33   2464s]       # of cell(s) missing power table: 1
[03/17 14:57:33   2464s]       # of cell(s) missing leakage table: 0
[03/17 14:57:33   2464s]       # of MSMV cell(s) missing power_level: 0
[03/17 14:57:33   2464s]       ----------------------------------------------------------
[03/17 14:57:33   2464s] CellName                                  Missing Table(s)
[03/17 14:57:33   2464s] TIEL                                      internal power, 
[03/17 14:57:33   2464s] 
[03/17 14:57:33   2464s] 
[03/17 14:57:38   2469s] Ended Power Computation: (cpu=0:00:04, real=0:00:05, mem(process/total/peak)=1714.00MB/3360.11MB/1838.86MB)
[03/17 14:57:38   2469s] 
[03/17 14:57:38   2469s] Begin Processing User Attributes
[03/17 14:57:38   2469s] 
[03/17 14:57:38   2469s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1714.00MB/3360.11MB/1838.86MB)
[03/17 14:57:38   2469s] 
[03/17 14:57:38   2469s] Ended Power Analysis: (cpu=0:00:08, real=0:00:08, mem(process/total/peak)=1714.00MB/3360.11MB/1838.86MB)
[03/17 14:57:38   2469s] 
[03/17 14:57:39   2470s] *



[03/17 14:57:39   2470s] Total Power
[03/17 14:57:39   2470s] -----------------------------------------------------------------------------------------
[03/17 14:57:39   2470s] Total Internal Power:       67.49763057 	   67.2069%
[03/17 14:57:39   2470s] Total Switching Power:      31.59370898 	   31.4576%
[03/17 14:57:39   2470s] Total Leakage Power:         1.34131479 	    1.3355%
[03/17 14:57:39   2470s] Total Power:               100.43265446
[03/17 14:57:39   2470s] -----------------------------------------------------------------------------------------
[03/17 14:57:40   2470s] Processing average sequential pin duty cycle 
[03/17 14:57:40   2470s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2164.0M
[03/17 14:57:40   2471s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.131, MEM:2164.0M
[03/17 14:57:40   2471s] TotalInstCnt at PhyDesignMc Destruction: 50,697
[03/17 14:57:40   2471s] ** Power Reclaim End WNS Slack -0.149  TNS Slack -1.711 
[03/17 14:57:40   2471s] End: Power Optimization (cpu=0:02:51, real=0:02:51, mem=2050.95M, totSessionCpu=0:41:11).
[03/17 14:57:40   2471s] **optDesign ... cpu = 0:35:07, real = 0:35:24, mem = 1632.4M, totSessionCpu=0:41:11 **
[03/17 14:57:41   2471s] 
[03/17 14:57:41   2471s] Active setup views:
[03/17 14:57:41   2471s]  WC_VIEW
[03/17 14:57:41   2471s]   Dominating endpoints: 0
[03/17 14:57:41   2471s]   Dominating TNS: -0.000
[03/17 14:57:41   2471s] 
[03/17 14:57:41   2472s] Extraction called for design 'fullchip' of instances=50697 and nets=64928 using extraction engine 'preRoute' .
[03/17 14:57:41   2472s] PreRoute RC Extraction called for design fullchip.
[03/17 14:57:41   2472s] RC Extraction called in multi-corner(2) mode.
[03/17 14:57:41   2472s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/17 14:57:41   2472s] RCMode: PreRoute
[03/17 14:57:41   2472s]       RC Corner Indexes            0       1   
[03/17 14:57:41   2472s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/17 14:57:41   2472s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/17 14:57:41   2472s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/17 14:57:41   2472s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/17 14:57:41   2472s] Shrink Factor                : 1.00000
[03/17 14:57:41   2472s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/17 14:57:41   2472s] Using capacitance table file ...
[03/17 14:57:41   2472s] RC Grid backup saved.
[03/17 14:57:41   2472s] LayerId::1 widthSet size::4
[03/17 14:57:41   2472s] LayerId::2 widthSet size::4
[03/17 14:57:41   2472s] LayerId::3 widthSet size::4
[03/17 14:57:41   2472s] LayerId::4 widthSet size::4
[03/17 14:57:41   2472s] LayerId::5 widthSet size::4
[03/17 14:57:41   2472s] LayerId::6 widthSet size::4
[03/17 14:57:41   2472s] LayerId::7 widthSet size::4
[03/17 14:57:41   2472s] LayerId::8 widthSet size::4
[03/17 14:57:41   2472s] Skipped RC grid update for preRoute extraction.
[03/17 14:57:41   2472s] Initializing multi-corner capacitance tables ... 
[03/17 14:57:41   2472s] Initializing multi-corner resistance tables ...
[03/17 14:57:41   2472s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.207284 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.810600 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[03/17 14:57:42   2472s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2033.438M)
[03/17 14:57:42   2472s] Skewing Data Summary (End_of_FINAL)
[03/17 14:57:43   2474s] --------------------------------------------------
[03/17 14:57:43   2474s]  Total skewed count:214   (Analysis view: WC_VIEW)
[03/17 14:57:43   2474s]  Advancing count:214, Max:-139.4(ps) Min:-10.0(ps) Total:-11745.7(ps)
[03/17 14:57:43   2474s]  Delaying  count:0
[03/17 14:57:43   2474s] --------------------------------------------------
[03/17 14:57:43   2474s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2041.47 MB )
[03/17 14:57:43   2474s] (I)       Started Loading and Dumping File ( Curr Mem: 2041.47 MB )
[03/17 14:57:43   2474s] (I)       Reading DB...
[03/17 14:57:43   2474s] (I)       Read data from FE... (mem=2041.5M)
[03/17 14:57:43   2474s] (I)       Read nodes and places... (mem=2041.5M)
[03/17 14:57:43   2474s] (I)       Done Read nodes and places (cpu=0.060s, mem=2056.3M)
[03/17 14:57:43   2474s] (I)       Read nets... (mem=2056.3M)
[03/17 14:57:43   2474s] (I)       Done Read nets (cpu=0.170s, mem=2069.3M)
[03/17 14:57:43   2474s] (I)       Done Read data from FE (cpu=0.230s, mem=2069.3M)
[03/17 14:57:43   2474s] (I)       before initializing RouteDB syMemory usage = 2069.3 MB
[03/17 14:57:43   2474s] (I)       Build term to term wires: false
[03/17 14:57:43   2474s] (I)       Honor MSV route constraint: false
[03/17 14:57:43   2474s] (I)       Maximum routing layer  : 127
[03/17 14:57:43   2474s] (I)       Minimum routing layer  : 2
[03/17 14:57:43   2474s] (I)       Supply scale factor H  : 1.00
[03/17 14:57:43   2474s] (I)       Supply scale factor V  : 1.00
[03/17 14:57:43   2474s] (I)       Tracks used by clock wire: 0
[03/17 14:57:43   2474s] (I)       Reverse direction      : 
[03/17 14:57:43   2474s] (I)       Honor partition pin guides: true
[03/17 14:57:43   2474s] (I)       Route selected nets only: false
[03/17 14:57:43   2474s] (I)       Route secondary PG pins: false
[03/17 14:57:43   2474s] (I)       Second PG max fanout   : 2147483647
[03/17 14:57:43   2474s] (I)       Apply function for special wires: true
[03/17 14:57:43   2474s] (I)       Layer by layer blockage reading: true
[03/17 14:57:43   2474s] (I)       Offset calculation fix : true
[03/17 14:57:43   2474s] (I)       Route stripe layer range: 
[03/17 14:57:43   2474s] (I)       Honor partition fences : 
[03/17 14:57:43   2474s] (I)       Honor partition pin    : 
[03/17 14:57:43   2474s] (I)       Honor partition fences with feedthrough: 
[03/17 14:57:43   2474s] (I)       Counted 37430 PG shapes. We will not process PG shapes layer by layer.
[03/17 14:57:43   2474s] (I)       Use row-based GCell size
[03/17 14:57:43   2474s] (I)       Use row-based GCell align
[03/17 14:57:43   2474s] (I)       GCell unit size   : 3600
[03/17 14:57:43   2474s] (I)       GCell multiplier  : 1
[03/17 14:57:43   2474s] (I)       GCell row height  : 3600
[03/17 14:57:43   2474s] (I)       Actual row height : 3600
[03/17 14:57:43   2474s] (I)       GCell align ref   : 20000 20000
[03/17 14:57:43   2474s] [NR-eGR] Track table information for default rule: 
[03/17 14:57:43   2474s] [NR-eGR] M1 has no routable track
[03/17 14:57:43   2474s] [NR-eGR] M2 has single uniform track structure
[03/17 14:57:43   2474s] [NR-eGR] M3 has single uniform track structure
[03/17 14:57:43   2474s] [NR-eGR] M4 has single uniform track structure
[03/17 14:57:43   2474s] [NR-eGR] M5 has single uniform track structure
[03/17 14:57:43   2474s] [NR-eGR] M6 has single uniform track structure
[03/17 14:57:43   2474s] [NR-eGR] M7 has single uniform track structure
[03/17 14:57:43   2474s] [NR-eGR] M8 has single uniform track structure
[03/17 14:57:43   2474s] (I)       ===========================================================================
[03/17 14:57:43   2474s] (I)       == Report All Rule Vias ==
[03/17 14:57:43   2474s] (I)       ===========================================================================
[03/17 14:57:43   2474s] (I)        Via Rule : (Default)
[03/17 14:57:43   2474s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/17 14:57:43   2474s] (I)       ---------------------------------------------------------------------------
[03/17 14:57:43   2474s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/17 14:57:43   2474s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/17 14:57:43   2474s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/17 14:57:43   2474s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/17 14:57:43   2474s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/17 14:57:43   2474s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/17 14:57:43   2474s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/17 14:57:43   2474s] (I)        8    0 : ---                         0 : ---                      
[03/17 14:57:43   2474s] (I)       ===========================================================================
[03/17 14:57:43   2474s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2069.34 MB )
[03/17 14:57:43   2474s] [NR-eGR] Read 60008 PG shapes
[03/17 14:57:43   2474s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2069.34 MB )
[03/17 14:57:43   2474s] [NR-eGR] #Routing Blockages  : 0
[03/17 14:57:43   2474s] [NR-eGR] #Instance Blockages : 0
[03/17 14:57:43   2474s] [NR-eGR] #PG Blockages       : 60008
[03/17 14:57:43   2474s] [NR-eGR] #Bump Blockages     : 0
[03/17 14:57:43   2474s] [NR-eGR] #Boundary Blockages : 0
[03/17 14:57:43   2474s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/17 14:57:43   2474s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/17 14:57:43   2474s] (I)       readDataFromPlaceDB
[03/17 14:57:43   2474s] (I)       Read net information..
[03/17 14:57:43   2474s] [NR-eGR] Read numTotalNets=54725  numIgnoredNets=0
[03/17 14:57:43   2474s] (I)       Read testcase time = 0.020 seconds
[03/17 14:57:43   2474s] 
[03/17 14:57:43   2474s] (I)       early_global_route_priority property id does not exist.
[03/17 14:57:43   2474s] (I)       Start initializing grid graph
[03/17 14:57:43   2474s] (I)       End initializing grid graph
[03/17 14:57:43   2474s] (I)       Model blockages into capacity
[03/17 14:57:43   2474s] (I)       Read Num Blocks=60008  Num Prerouted Wires=0  Num CS=0
[03/17 14:57:43   2474s] (I)       Started Modeling ( Curr Mem: 2081.45 MB )
[03/17 14:57:43   2474s] (I)       Started Modeling Layer 1 ( Curr Mem: 2081.45 MB )
[03/17 14:57:43   2474s] (I)       Started Modeling Layer 2 ( Curr Mem: 2081.45 MB )
[03/17 14:57:43   2474s] (I)       Layer 1 (V) : #blockages 24424 : #preroutes 0
[03/17 14:57:43   2474s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2081.45 MB )
[03/17 14:57:43   2474s] (I)       Started Modeling Layer 3 ( Curr Mem: 2081.45 MB )
[03/17 14:57:43   2474s] (I)       Layer 2 (H) : #blockages 23680 : #preroutes 0
[03/17 14:57:43   2474s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2081.45 MB )
[03/17 14:57:43   2474s] (I)       Started Modeling Layer 4 ( Curr Mem: 2081.45 MB )
[03/17 14:57:43   2474s] (I)       Layer 3 (V) : #blockages 11904 : #preroutes 0
[03/17 14:57:43   2474s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2081.45 MB )
[03/17 14:57:43   2474s] (I)       Started Modeling Layer 5 ( Curr Mem: 2081.45 MB )
[03/17 14:57:43   2474s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/17 14:57:43   2474s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2081.45 MB )
[03/17 14:57:43   2474s] (I)       Started Modeling Layer 6 ( Curr Mem: 2081.45 MB )
[03/17 14:57:44   2474s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/17 14:57:44   2474s] (I)       Finished Modeling Layer 6 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2081.45 MB )
[03/17 14:57:44   2474s] (I)       Started Modeling Layer 7 ( Curr Mem: 2081.45 MB )
[03/17 14:57:44   2474s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/17 14:57:44   2474s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2081.45 MB )
[03/17 14:57:44   2474s] (I)       Started Modeling Layer 8 ( Curr Mem: 2081.45 MB )
[03/17 14:57:44   2474s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/17 14:57:44   2474s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2081.45 MB )
[03/17 14:57:44   2474s] (I)       Finished Modeling ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 2081.45 MB )
[03/17 14:57:44   2474s] (I)       -- layer congestion ratio --
[03/17 14:57:44   2474s] (I)       Layer 1 : 0.100000
[03/17 14:57:44   2474s] (I)       Layer 2 : 0.700000
[03/17 14:57:44   2474s] (I)       Layer 3 : 0.700000
[03/17 14:57:44   2474s] (I)       Layer 4 : 0.700000
[03/17 14:57:44   2474s] (I)       Layer 5 : 0.700000
[03/17 14:57:44   2474s] (I)       Layer 6 : 0.700000
[03/17 14:57:44   2474s] (I)       Layer 7 : 0.700000
[03/17 14:57:44   2474s] (I)       Layer 8 : 0.700000
[03/17 14:57:44   2474s] (I)       ----------------------------
[03/17 14:57:44   2474s] (I)       Number of ignored nets = 0
[03/17 14:57:44   2474s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/17 14:57:44   2474s] (I)       Number of clock nets = 1.  Ignored: No
[03/17 14:57:44   2474s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/17 14:57:44   2474s] (I)       Number of special nets = 0.  Ignored: Yes
[03/17 14:57:44   2474s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/17 14:57:44   2474s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/17 14:57:44   2474s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/17 14:57:44   2474s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/17 14:57:44   2474s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/17 14:57:44   2474s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/17 14:57:44   2474s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2081.5 MB
[03/17 14:57:44   2474s] (I)       Ndr track 0 does not exist
[03/17 14:57:44   2474s] (I)       Layer1  viaCost=300.00
[03/17 14:57:44   2474s] (I)       Layer2  viaCost=100.00
[03/17 14:57:44   2474s] (I)       Layer3  viaCost=100.00
[03/17 14:57:44   2474s] (I)       Layer4  viaCost=100.00
[03/17 14:57:44   2474s] (I)       Layer5  viaCost=100.00
[03/17 14:57:44   2474s] (I)       Layer6  viaCost=200.00
[03/17 14:57:44   2474s] (I)       Layer7  viaCost=100.00
[03/17 14:57:44   2474s] (I)       ---------------------Grid Graph Info--------------------
[03/17 14:57:44   2474s] (I)       Routing area        : (0, 0) - (1358400, 1354000)
[03/17 14:57:44   2474s] (I)       Core area           : (20000, 20000) - (1338400, 1334000)
[03/17 14:57:44   2474s] (I)       Site width          :   400  (dbu)
[03/17 14:57:44   2474s] (I)       Row height          :  3600  (dbu)
[03/17 14:57:44   2474s] (I)       GCell row height    :  3600  (dbu)
[03/17 14:57:44   2474s] (I)       GCell width         :  3600  (dbu)
[03/17 14:57:44   2474s] (I)       GCell height        :  3600  (dbu)
[03/17 14:57:44   2474s] (I)       Grid                :   377   376     8
[03/17 14:57:44   2474s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/17 14:57:44   2474s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/17 14:57:44   2474s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/17 14:57:44   2474s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/17 14:57:44   2474s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/17 14:57:44   2474s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/17 14:57:44   2474s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/17 14:57:44   2474s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/17 14:57:44   2474s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/17 14:57:44   2474s] (I)       Total num of tracks :     0  3396  3384  3396  3384  3396   846   849
[03/17 14:57:44   2474s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/17 14:57:44   2474s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/17 14:57:44   2474s] (I)       --------------------------------------------------------
[03/17 14:57:44   2474s] 
[03/17 14:57:44   2474s] [NR-eGR] ============ Routing rule table ============
[03/17 14:57:44   2474s] [NR-eGR] Rule id: 0  Nets: 54725 
[03/17 14:57:44   2474s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/17 14:57:44   2474s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/17 14:57:44   2474s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/17 14:57:44   2474s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/17 14:57:44   2474s] [NR-eGR] ========================================
[03/17 14:57:44   2474s] [NR-eGR] 
[03/17 14:57:44   2474s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/17 14:57:44   2474s] (I)       blocked tracks on layer2 : = 308064 / 1276896 (24.13%)
[03/17 14:57:44   2474s] (I)       blocked tracks on layer3 : = 84816 / 1275768 (6.65%)
[03/17 14:57:44   2474s] (I)       blocked tracks on layer4 : = 372753 / 1276896 (29.19%)
[03/17 14:57:44   2474s] (I)       blocked tracks on layer5 : = 0 / 1275768 (0.00%)
[03/17 14:57:44   2474s] (I)       blocked tracks on layer6 : = 0 / 1276896 (0.00%)
[03/17 14:57:44   2474s] (I)       blocked tracks on layer7 : = 0 / 318942 (0.00%)
[03/17 14:57:44   2474s] (I)       blocked tracks on layer8 : = 0 / 319224 (0.00%)
[03/17 14:57:44   2474s] (I)       After initializing earlyGlobalRoute syMemory usage = 2087.1 MB
[03/17 14:57:44   2474s] (I)       Finished Loading and Dumping File ( CPU: 0.46 sec, Real: 0.59 sec, Curr Mem: 2087.13 MB )
[03/17 14:57:44   2474s] (I)       Started Global Routing ( Curr Mem: 2087.13 MB )
[03/17 14:57:44   2474s] (I)       ============= Initialization =============
[03/17 14:57:44   2474s] (I)       totalPins=182917  totalGlobalPin=173189 (94.68%)
[03/17 14:57:44   2474s] (I)       Started Build MST ( Curr Mem: 2087.13 MB )
[03/17 14:57:44   2474s] (I)       Generate topology with single threads
[03/17 14:57:44   2474s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.13 MB )
[03/17 14:57:44   2474s] (I)       total 2D Cap : 638166 = (318942 H, 319224 V)
[03/17 14:57:44   2474s] [NR-eGR] Layer group 1: route 38 net(s) in layer range [7, 8]
[03/17 14:57:44   2474s] (I)       ============  Phase 1a Route ============
[03/17 14:57:44   2474s] (I)       Started Phase 1a ( Curr Mem: 2087.13 MB )
[03/17 14:57:44   2474s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.13 MB )
[03/17 14:57:44   2474s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2087.13 MB )
[03/17 14:57:44   2474s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/17 14:57:44   2474s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.13 MB )
[03/17 14:57:44   2474s] (I)       Usage: 817 = (413 H, 404 V) = (0.13% H, 0.13% V) = (7.434e+02um H, 7.272e+02um V)
[03/17 14:57:44   2474s] (I)       
[03/17 14:57:44   2474s] (I)       ============  Phase 1b Route ============
[03/17 14:57:44   2474s] (I)       Started Phase 1b ( Curr Mem: 2087.13 MB )
[03/17 14:57:44   2474s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2087.13 MB )
[03/17 14:57:44   2474s] (I)       Usage: 817 = (413 H, 404 V) = (0.13% H, 0.13% V) = (7.434e+02um H, 7.272e+02um V)
[03/17 14:57:44   2474s] (I)       
[03/17 14:57:44   2474s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.470600e+03um
[03/17 14:57:44   2474s] (I)       ============  Phase 1c Route ============
[03/17 14:57:44   2474s] (I)       Started Phase 1c ( Curr Mem: 2087.13 MB )
[03/17 14:57:44   2474s] (I)       Level2 Grid: 76 x 76
[03/17 14:57:44   2474s] (I)       Started Two Level Routing ( Curr Mem: 2087.13 MB )
[03/17 14:57:44   2474s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2087.13 MB )
[03/17 14:57:44   2474s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.13 MB )
[03/17 14:57:44   2474s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.13 MB )
[03/17 14:57:44   2474s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2087.13 MB )
[03/17 14:57:44   2474s] (I)       Usage: 817 = (413 H, 404 V) = (0.13% H, 0.13% V) = (7.434e+02um H, 7.272e+02um V)
[03/17 14:57:44   2474s] (I)       
[03/17 14:57:44   2474s] (I)       ============  Phase 1d Route ============
[03/17 14:57:44   2474s] (I)       Started Phase 1d ( Curr Mem: 2087.13 MB )
[03/17 14:57:44   2474s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.13 MB )
[03/17 14:57:44   2474s] (I)       Usage: 817 = (413 H, 404 V) = (0.13% H, 0.13% V) = (7.434e+02um H, 7.272e+02um V)
[03/17 14:57:44   2474s] (I)       
[03/17 14:57:44   2474s] (I)       ============  Phase 1e Route ============
[03/17 14:57:44   2474s] (I)       Started Phase 1e ( Curr Mem: 2087.13 MB )
[03/17 14:57:44   2474s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.13 MB )
[03/17 14:57:44   2474s] (I)       Usage: 817 = (413 H, 404 V) = (0.13% H, 0.13% V) = (7.434e+02um H, 7.272e+02um V)
[03/17 14:57:44   2474s] (I)       
[03/17 14:57:44   2474s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.470600e+03um
[03/17 14:57:44   2474s] [NR-eGR] 
[03/17 14:57:44   2474s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.13 MB )
[03/17 14:57:44   2474s] (I)       Running layer assignment with 1 threads
[03/17 14:57:44   2474s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2087.13 MB )
[03/17 14:57:44   2474s] (I)       Started Build MST ( Curr Mem: 2087.13 MB )
[03/17 14:57:44   2474s] (I)       Generate topology with single threads
[03/17 14:57:44   2474s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 2087.13 MB )
[03/17 14:57:44   2474s] (I)       total 2D Cap : 6408506 = (2792871 H, 3615635 V)
[03/17 14:57:44   2474s] [NR-eGR] Layer group 2: route 54687 net(s) in layer range [2, 8]
[03/17 14:57:44   2474s] (I)       ============  Phase 1a Route ============
[03/17 14:57:44   2474s] (I)       Started Phase 1a ( Curr Mem: 2087.13 MB )
[03/17 14:57:44   2475s] (I)       Finished Phase 1a ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2087.13 MB )
[03/17 14:57:44   2475s] (I)       Usage: 358435 = (175444 H, 182991 V) = (6.28% H, 5.06% V) = (3.158e+05um H, 3.294e+05um V)
[03/17 14:57:44   2475s] (I)       
[03/17 14:57:44   2475s] (I)       ============  Phase 1b Route ============
[03/17 14:57:44   2475s] (I)       Usage: 358435 = (175444 H, 182991 V) = (6.28% H, 5.06% V) = (3.158e+05um H, 3.294e+05um V)
[03/17 14:57:44   2475s] (I)       
[03/17 14:57:44   2475s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.451830e+05um
[03/17 14:57:44   2475s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/17 14:57:44   2475s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/17 14:57:44   2475s] (I)       ============  Phase 1c Route ============
[03/17 14:57:44   2475s] (I)       Usage: 358435 = (175444 H, 182991 V) = (6.28% H, 5.06% V) = (3.158e+05um H, 3.294e+05um V)
[03/17 14:57:44   2475s] (I)       
[03/17 14:57:44   2475s] (I)       ============  Phase 1d Route ============
[03/17 14:57:44   2475s] (I)       Usage: 358435 = (175444 H, 182991 V) = (6.28% H, 5.06% V) = (3.158e+05um H, 3.294e+05um V)
[03/17 14:57:44   2475s] (I)       
[03/17 14:57:44   2475s] (I)       ============  Phase 1e Route ============
[03/17 14:57:44   2475s] (I)       Started Phase 1e ( Curr Mem: 2087.13 MB )
[03/17 14:57:44   2475s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.13 MB )
[03/17 14:57:44   2475s] (I)       Usage: 358435 = (175444 H, 182991 V) = (6.28% H, 5.06% V) = (3.158e+05um H, 3.294e+05um V)
[03/17 14:57:44   2475s] (I)       
[03/17 14:57:44   2475s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.451830e+05um
[03/17 14:57:44   2475s] [NR-eGR] 
[03/17 14:57:44   2475s] (I)       Current Phase 1l[Initialization] ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 2087.13 MB )
[03/17 14:57:44   2475s] (I)       Running layer assignment with 1 threads
[03/17 14:57:44   2475s] (I)       Finished Phase 1l ( CPU: 0.26 sec, Real: 0.27 sec, Curr Mem: 2087.13 MB )
[03/17 14:57:44   2475s] (I)       ============  Phase 1l Route ============
[03/17 14:57:44   2475s] (I)       
[03/17 14:57:44   2475s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/17 14:57:44   2475s] [NR-eGR]                        OverCon           OverCon            
[03/17 14:57:44   2475s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/17 14:57:44   2475s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[03/17 14:57:44   2475s] [NR-eGR] ---------------------------------------------------------------
[03/17 14:57:44   2475s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:57:44   2475s] [NR-eGR]      M2  (2)       175( 0.13%)         6( 0.00%)   ( 0.13%) 
[03/17 14:57:44   2475s] [NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:57:44   2475s] [NR-eGR]      M4  (4)        21( 0.02%)         0( 0.00%)   ( 0.02%) 
[03/17 14:57:44   2475s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:57:44   2475s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:57:44   2475s] [NR-eGR]      M7  (7)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:57:44   2475s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/17 14:57:44   2475s] [NR-eGR] ---------------------------------------------------------------
[03/17 14:57:44   2475s] [NR-eGR] Total              198( 0.02%)         6( 0.00%)   ( 0.02%) 
[03/17 14:57:44   2475s] [NR-eGR] 
[03/17 14:57:44   2475s] (I)       Finished Global Routing ( CPU: 0.60 sec, Real: 0.66 sec, Curr Mem: 2087.13 MB )
[03/17 14:57:44   2475s] (I)       total 2D Cap : 6453847 = (2802213 H, 3651634 V)
[03/17 14:57:44   2475s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/17 14:57:44   2475s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/17 14:57:44   2475s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.12 sec, Real: 1.31 sec, Curr Mem: 2087.13 MB )
[03/17 14:57:44   2475s] OPERPROF: Starting HotSpotCal at level 1, MEM:2087.1M
[03/17 14:57:44   2475s] [hotspot] +------------+---------------+---------------+
[03/17 14:57:44   2475s] [hotspot] |            |   max hotspot | total hotspot |
[03/17 14:57:44   2475s] [hotspot] +------------+---------------+---------------+
[03/17 14:57:44   2475s] [hotspot] | normalized |          0.00 |          0.00 |
[03/17 14:57:44   2475s] [hotspot] +------------+---------------+---------------+
[03/17 14:57:44   2475s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/17 14:57:44   2475s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/17 14:57:44   2475s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.015, MEM:2087.1M
[03/17 14:57:44   2475s] <optDesign CMD> Restore Using all VT Cells
[03/17 14:57:44   2475s] Starting delay calculation for Setup views
[03/17 14:57:44   2475s] #################################################################################
[03/17 14:57:44   2475s] # Design Stage: PreRoute
[03/17 14:57:44   2475s] # Design Name: fullchip
[03/17 14:57:44   2475s] # Design Mode: 65nm
[03/17 14:57:44   2475s] # Analysis Mode: MMMC Non-OCV 
[03/17 14:57:44   2475s] # Parasitics Mode: No SPEF/RCDB
[03/17 14:57:44   2475s] # Signoff Settings: SI Off 
[03/17 14:57:44   2475s] #################################################################################
[03/17 14:57:46   2476s] Calculate delays in BcWc mode...
[03/17 14:57:46   2476s] Topological Sorting (REAL = 0:00:00.0, MEM = 2077.1M, InitMEM = 2077.1M)
[03/17 14:57:46   2476s] Start delay calculation (fullDC) (1 T). (MEM=2077.13)
[03/17 14:57:46   2477s] End AAE Lib Interpolated Model. (MEM=2088.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 14:57:48   2479s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/17 14:57:56   2486s] Total number of fetched objects 54882
[03/17 14:57:56   2486s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/17 14:57:56   2486s] End delay calculation. (MEM=2126.8 CPU=0:00:07.8 REAL=0:00:08.0)
[03/17 14:57:56   2486s] End delay calculation (fullDC). (MEM=2126.8 CPU=0:00:10.1 REAL=0:00:10.0)
[03/17 14:57:56   2487s] *** CDM Built up (cpu=0:00:11.4  real=0:00:12.0  mem= 2126.8M) ***
[03/17 14:57:57   2488s] *** Done Building Timing Graph (cpu=0:00:12.6 real=0:00:13.0 totSessionCpu=0:41:28 mem=2126.8M)
[03/17 14:57:57   2488s] 
[03/17 14:57:57   2488s] Begin Power Analysis
[03/17 14:57:57   2488s] 
[03/17 14:57:57   2488s]              0V	    VSS
[03/17 14:57:57   2488s]            0.9V	    VDD
[03/17 14:57:57   2488s] Begin Processing Timing Library for Power Calculation
[03/17 14:57:57   2488s] 
[03/17 14:57:57   2488s] Begin Processing Timing Library for Power Calculation
[03/17 14:57:57   2488s] 
[03/17 14:57:57   2488s] 
[03/17 14:57:57   2488s] 
[03/17 14:57:57   2488s] Begin Processing Power Net/Grid for Power Calculation
[03/17 14:57:57   2488s] 
[03/17 14:57:57   2488s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1708.64MB/3272.61MB/1838.86MB)
[03/17 14:57:57   2488s] 
[03/17 14:57:57   2488s] Begin Processing Timing Window Data for Power Calculation
[03/17 14:57:57   2488s] 
[03/17 14:57:58   2488s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1708.64MB/3272.61MB/1838.86MB)
[03/17 14:57:58   2488s] 
[03/17 14:57:58   2488s] Begin Processing User Attributes
[03/17 14:57:58   2488s] 
[03/17 14:57:58   2488s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1708.64MB/3272.61MB/1838.86MB)
[03/17 14:57:58   2488s] 
[03/17 14:57:58   2488s] Begin Processing Signal Activity
[03/17 14:57:58   2488s] 
[03/17 14:58:00   2491s] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1709.80MB/3272.61MB/1838.86MB)
[03/17 14:58:00   2491s] 
[03/17 14:58:00   2491s] Begin Power Computation
[03/17 14:58:00   2491s] 
[03/17 14:58:00   2491s]       ----------------------------------------------------------
[03/17 14:58:00   2491s]       # of cell(s) missing both power/leakage table: 0
[03/17 14:58:00   2491s]       # of cell(s) missing power table: 1
[03/17 14:58:00   2491s]       # of cell(s) missing leakage table: 0
[03/17 14:58:00   2491s]       # of MSMV cell(s) missing power_level: 0
[03/17 14:58:00   2491s]       ----------------------------------------------------------
[03/17 14:58:00   2491s] CellName                                  Missing Table(s)
[03/17 14:58:00   2491s] TIEL                                      internal power, 
[03/17 14:58:00   2491s] 
[03/17 14:58:00   2491s] 
[03/17 14:58:06   2496s] Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=1709.80MB/3272.61MB/1838.86MB)
[03/17 14:58:06   2496s] 
[03/17 14:58:06   2496s] Begin Processing User Attributes
[03/17 14:58:06   2496s] 
[03/17 14:58:06   2496s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1709.80MB/3272.61MB/1838.86MB)
[03/17 14:58:06   2496s] 
[03/17 14:58:06   2496s] Ended Power Analysis: (cpu=0:00:08, real=0:00:08, mem(process/total/peak)=1709.80MB/3272.61MB/1838.86MB)
[03/17 14:58:06   2496s] 
[03/17 14:58:06   2497s] *



[03/17 14:58:06   2497s] Total Power
[03/17 14:58:06   2497s] -----------------------------------------------------------------------------------------
[03/17 14:58:06   2497s] Total Internal Power:       67.49763128 	   67.2069%
[03/17 14:58:06   2497s] Total Switching Power:      31.59370898 	   31.4576%
[03/17 14:58:06   2497s] Total Leakage Power:         1.34131479 	    1.3355%
[03/17 14:58:06   2497s] Total Power:               100.43265516
[03/17 14:58:06   2497s] -----------------------------------------------------------------------------------------
[03/17 14:58:07   2498s] Processing average sequential pin duty cycle 
[03/17 14:58:07   2498s] **optDesign ... cpu = 0:35:33, real = 0:35:51, mem = 1638.4M, totSessionCpu=0:41:38 **
[03/17 14:58:07   2498s] cleaningup cpe interface
[03/17 14:58:07   2498s] Reported timing to dir ./timingReports
[03/17 14:58:07   2498s] **optDesign ... cpu = 0:35:33, real = 0:35:51, mem = 1625.4M, totSessionCpu=0:41:38 **
[03/17 14:58:07   2498s] ** Profile ** Start :  cpu=0:00:00.0, mem=2044.8M
[03/17 14:58:07   2498s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2044.8M
[03/17 14:58:07   2498s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.102, MEM:2044.8M
[03/17 14:58:07   2498s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2044.8M
[03/17 14:58:08   2498s] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2054.8M
[03/17 14:58:08   2499s] ** Profile ** Total reports :  cpu=0:00:00.3, mem=2044.8M
[03/17 14:58:11   2501s] ** Profile ** DRVs :  cpu=0:00:02.4, mem=2044.8M
[03/17 14:58:11   2501s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.149  | -0.002  | -0.149  |
|           TNS (ns):| -1.746  | -0.037  | -1.710  |
|    Violating Paths:|   31    |   18    |   15    |
|          All Paths:|  8650   |  5576   |  6730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 45.981%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2044.8M
[03/17 14:58:12   2501s] **optDesign ... cpu = 0:35:37, real = 0:35:56, mem = 1611.6M, totSessionCpu=0:41:42 **
[03/17 14:58:12   2501s] *** Finished optDesign ***
[03/17 14:58:12   2501s] cleaningup cpe interface
[03/17 14:58:12   2501s] 
[03/17 14:58:12   2501s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:36:22 real=  0:36:42)
[03/17 14:58:12   2501s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:10.1 real=0:00:17.2)
[03/17 14:58:12   2501s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:01:05 real=  0:01:06)
[03/17 14:58:12   2501s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:20.7 real=0:00:20.9)
[03/17 14:58:12   2501s] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:05:33 real=  0:05:34)
[03/17 14:58:12   2501s] 	OPT_RUNTIME:                tns (count =  2): (cpu=  0:01:30 real=  0:01:33)
[03/17 14:58:12   2501s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:20:14 real=  0:20:18)
[03/17 14:58:12   2501s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:49.9 real=0:00:51.0)
[03/17 14:58:12   2501s] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:03:04 real=  0:03:04)
[03/17 14:58:12   2501s] Info: pop threads available for lower-level modules during optimization.
[03/17 14:58:12   2501s] Deleting Lib Analyzer.
[03/17 14:58:12   2501s] clean pInstBBox. size 0
[03/17 14:58:12   2501s]  *** Writing scheduling file: 'scheduling_file.cts.16097' ***
[03/17 14:58:12   2501s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/17 14:58:12   2501s] All LLGs are deleted
[03/17 14:58:12   2501s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2044.8M
[03/17 14:58:12   2501s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2040.2M
[03/17 14:58:12   2501s] Deleting Cell Server ...
[03/17 14:58:12   2501s] cleaningup cpe interface
[03/17 14:58:12   2501s] #optDebug: fT-D <X 1 0 0 0>
[03/17 14:58:12   2501s] VSMManager cleared!
[03/17 14:58:12   2501s] **place_opt_design ... cpu = 0:40:51, real = 0:41:11, mem = 1979.2M **
[03/17 14:58:12   2501s] *** Finished GigaPlace ***
[03/17 14:58:12   2501s] 
[03/17 14:58:12   2501s] *** Summary of all messages that are not suppressed in this session:
[03/17 14:58:12   2501s] Severity  ID               Count  Summary                                  
[03/17 14:58:12   2501s] WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
[03/17 14:58:12   2501s] WARNING   IMPESI-3014          5  The RC network is incomplete for net %s....
[03/17 14:58:12   2501s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[03/17 14:58:12   2501s] WARNING   IMPOPT-665         302  %s : Net has unplaced terms or is connec...
[03/17 14:58:12   2501s] WARNING   IMPOPT-7098        601  WARNING: %s is an undriven net with %d f...
[03/17 14:58:12   2501s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/17 14:58:12   2501s] *** Message Summary: 914 warning(s), 0 error(s)
[03/17 14:58:12   2501s] 
[03/17 14:58:12   2501s] 
[03/17 14:58:12   2501s] =============================================================================================
[03/17 14:58:12   2501s]  Final TAT Report for place_opt_design
[03/17 14:58:12   2501s] =============================================================================================
[03/17 14:58:12   2501s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 14:58:12   2501s] ---------------------------------------------------------------------------------------------
[03/17 14:58:12   2501s] [ WnsOpt                 ]      2   0:19:50.2  (  48.2 % )     0:20:38.4 /  0:20:34.0    1.0
[03/17 14:58:12   2501s] [ TnsOpt                 ]      5   0:02:11.0  (   5.3 % )     0:02:19.3 /  0:02:15.8    1.0
[03/17 14:58:12   2501s] [ HardenOpt              ]      1   0:00:09.9  (   0.4 % )     0:00:09.9 /  0:00:09.6    1.0
[03/17 14:58:12   2501s] [ GlobalOpt              ]      1   0:01:05.6  (   2.7 % )     0:01:05.6 /  0:01:05.1    1.0
[03/17 14:58:12   2501s] [ DrvOpt                 ]      3   0:00:58.9  (   2.4 % )     0:01:02.1 /  0:01:01.9    1.0
[03/17 14:58:12   2501s] [ SimplifyNetlist        ]      1   0:00:17.1  (   0.7 % )     0:00:17.1 /  0:00:10.1    0.6
[03/17 14:58:12   2501s] [ SkewClock              ]      9   0:00:02.2  (   0.1 % )     0:00:02.2 /  0:00:01.5    0.7
[03/17 14:58:12   2501s] [ AreaOpt                ]      2   0:00:30.3  (   1.2 % )     0:00:33.4 /  0:00:33.1    1.0
[03/17 14:58:12   2501s] [ PowerOpt               ]      2   0:01:46.0  (   4.3 % )     0:01:46.0 /  0:01:45.9    1.0
[03/17 14:58:12   2501s] [ ViewPruning            ]      8   0:00:00.9  (   0.0 % )     0:00:00.9 /  0:00:00.9    1.0
[03/17 14:58:12   2501s] [ IncrReplace            ]      2   0:05:34.1  (  13.5 % )     0:05:34.1 /  0:05:33.5    1.0
[03/17 14:58:12   2501s] [ RefinePlace            ]     14   0:00:56.0  (   2.3 % )     0:00:56.0 /  0:00:55.9    1.0
[03/17 14:58:12   2501s] [ TimingUpdate           ]      6   0:00:02.3  (   0.1 % )     0:00:27.9 /  0:00:28.1    1.0
[03/17 14:58:12   2501s] [ FullDelayCalc          ]      2   0:00:25.6  (   1.0 % )     0:00:25.6 /  0:00:25.8    1.0
[03/17 14:58:12   2501s] [ OptSummaryReport       ]      3   0:00:01.3  (   0.1 % )     0:00:24.0 /  0:00:22.6    0.9
[03/17 14:58:12   2501s] [ TimingReport           ]      3   0:00:00.8  (   0.0 % )     0:00:00.8 /  0:00:00.8    1.0
[03/17 14:58:12   2501s] [ DrvReport              ]      3   0:00:06.3  (   0.3 % )     0:00:06.3 /  0:00:05.4    0.9
[03/17 14:58:12   2501s] [ PowerReport            ]      3   0:00:29.9  (   1.2 % )     0:00:29.9 /  0:00:29.6    1.0
[03/17 14:58:12   2501s] [ GenerateReports        ]      1   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 14:58:12   2501s] [ PropagateActivity      ]      1   0:00:07.5  (   0.3 % )     0:00:07.5 /  0:00:07.5    1.0
[03/17 14:58:12   2501s] [ MISC                   ]          0:06:34.3  (  16.0 % )     0:06:34.3 /  0:06:32.6    1.0
[03/17 14:58:12   2501s] ---------------------------------------------------------------------------------------------
[03/17 14:58:12   2501s]  place_opt_design TOTAL             0:41:10.7  ( 100.0 % )     0:41:10.7 /  0:40:50.6    1.0
[03/17 14:58:12   2501s] ---------------------------------------------------------------------------------------------
[03/17 14:58:12   2501s] 
[03/17 14:58:12   2501s] <CMD> saveDesign placement.enc
[03/17 14:58:12   2501s] #% Begin save design ... (date=03/17 14:58:12, mem=1532.9M)
[03/17 14:58:12   2501s] % Begin Save ccopt configuration ... (date=03/17 14:58:12, mem=1532.9M)
[03/17 14:58:12   2501s] % End Save ccopt configuration ... (date=03/17 14:58:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1533.2M, current mem=1533.2M)
[03/17 14:58:12   2501s] % Begin Save netlist data ... (date=03/17 14:58:12, mem=1533.2M)
[03/17 14:58:12   2501s] Writing Binary DB to placement.enc.dat/fullchip.v.bin in single-threaded mode...
[03/17 14:58:12   2502s] % End Save netlist data ... (date=03/17 14:58:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=1533.2M, current mem=1533.2M)
[03/17 14:58:12   2502s] Saving congestion map file placement.enc.dat/fullchip.route.congmap.gz ...
[03/17 14:58:13   2502s] % Begin Save AAE data ... (date=03/17 14:58:13, mem=1534.3M)
[03/17 14:58:13   2502s] Saving AAE Data ...
[03/17 14:58:13   2502s] % End Save AAE data ... (date=03/17 14:58:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1534.3M, current mem=1534.3M)
[03/17 14:58:13   2502s] Saving scheduling_file.cts.16097 in placement.enc.dat/scheduling_file.cts
[03/17 14:58:13   2502s] % Begin Save clock tree data ... (date=03/17 14:58:13, mem=1534.6M)
[03/17 14:58:13   2502s] % End Save clock tree data ... (date=03/17 14:58:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1534.6M, current mem=1534.6M)
[03/17 14:58:13   2502s] Saving preference file placement.enc.dat/gui.pref.tcl ...
[03/17 14:58:13   2502s] Saving mode setting ...
[03/17 14:58:13   2502s] Saving global file ...
[03/17 14:58:14   2502s] % Begin Save floorplan data ... (date=03/17 14:58:14, mem=1534.7M)
[03/17 14:58:14   2502s] Saving floorplan file ...
[03/17 14:58:14   2502s] % End Save floorplan data ... (date=03/17 14:58:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=1534.7M, current mem=1534.7M)
[03/17 14:58:14   2502s] Saving PG file placement.enc.dat/fullchip.pg.gz
[03/17 14:58:14   2503s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1979.2M) ***
[03/17 14:58:14   2503s] Saving Drc markers ...
[03/17 14:58:14   2503s] ... No Drc file written since there is no markers found.
[03/17 14:58:14   2503s] % Begin Save placement data ... (date=03/17 14:58:14, mem=1534.7M)
[03/17 14:58:14   2503s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/17 14:58:14   2503s] Save Adaptive View Pruing View Names to Binary file
[03/17 14:58:14   2503s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1982.2M) ***
[03/17 14:58:14   2503s] % End Save placement data ... (date=03/17 14:58:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=1534.7M, current mem=1534.7M)
[03/17 14:58:14   2503s] % Begin Save routing data ... (date=03/17 14:58:14, mem=1534.7M)
[03/17 14:58:14   2503s] Saving route file ...
[03/17 14:58:15   2503s] *** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1979.2M) ***
[03/17 14:58:15   2503s] % End Save routing data ... (date=03/17 14:58:15, total cpu=0:00:00.5, real=0:00:01.0, peak res=1535.2M, current mem=1535.2M)
[03/17 14:58:15   2503s] Saving property file placement.enc.dat/fullchip.prop
[03/17 14:58:15   2503s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1982.2M) ***
[03/17 14:58:15   2503s] Saving rc congestion map placement.enc.dat/fullchip.congmap.gz ...
[03/17 14:58:15   2503s] % Begin Save power constraints data ... (date=03/17 14:58:15, mem=1535.2M)
[03/17 14:58:15   2503s] % End Save power constraints data ... (date=03/17 14:58:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1535.2M, current mem=1535.2M)
[03/17 14:58:17   2505s] Generated self-contained design placement.enc.dat
[03/17 14:58:17   2505s] #% End save design ... (date=03/17 14:58:17, total cpu=0:00:03.5, real=0:00:05.0, peak res=1535.2M, current mem=1531.9M)
[03/17 14:58:17   2505s] *** Message Summary: 0 warning(s), 0 error(s)
[03/17 14:58:17   2505s] 
[03/17 15:04:31   2564s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/17 15:04:31   2564s] <CMD> setPinAssignMode -pinEditInBatch true
[03/17 15:04:31   2564s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.8 -pin {clk0 clk1 {inst1[0]} {inst1[1]} {inst1[2]} {inst1[3]} {inst1[4]} {inst1[5]} {inst1[6]} {inst1[7]} {inst1[8]} {inst1[9]} {inst1[10]} {inst1[11]} {inst1[12]} {inst1[13]} {inst1[14]} {inst1[15]} {inst1[16]} {inst1[17]} {inst1[18]} {inst1[19]} {inst1[20]} {inst1[21]} {inst1[22]} {inst1[23]} {inst1[24]} {inst1[25]} {inst1[26]} {inst1[27]} {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {inst[20]} {inst[21]} {inst[22]} {inst[23]} {inst[24]} {inst[25]} {inst[26]} {inst[27]} {mem_in1[0]} {mem_in1[1]} {mem_in1[2]} {mem_in1[3]} {mem_in1[4]} {mem_in1[5]} {mem_in1[6]} {mem_in1[7]} {mem_in1[8]} {mem_in1[9]} {mem_in1[10]} {mem_in1[11]} {mem_in1[12]} {mem_in1[13]} {mem_in1[14]} {mem_in1[15]} {mem_in1[16]} {mem_in1[17]} {mem_in1[18]} {mem_in1[19]} {mem_in1[20]} {mem_in1[21]} {mem_in1[22]} {mem_in1[23]} {mem_in1[24]} {mem_in1[25]} {mem_in1[26]} {mem_in1[27]} {mem_in1[28]} {mem_in1[29]} {mem_in1[30]} {mem_in1[31]} {mem_in1[32]} {mem_in1[33]} {mem_in1[34]} {mem_in1[35]} {mem_in1[36]} {mem_in1[37]} {mem_in1[38]} {mem_in1[39]} {mem_in1[40]} {mem_in1[41]} {mem_in1[42]} {mem_in1[43]} {mem_in1[44]} {mem_in1[45]} {mem_in1[46]} {mem_in1[47]} {mem_in1[48]} {mem_in1[49]} {mem_in1[50]} {mem_in1[51]} {mem_in1[52]} {mem_in1[53]} {mem_in1[54]} {mem_in1[55]} {mem_in1[56]} {mem_in1[57]} {mem_in1[58]} {mem_in1[59]} {mem_in1[60]} {mem_in1[61]} {mem_in1[62]} {mem_in1[63]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset reset1}
[03/17 15:04:31   2564s] Successfully spread [188] pins.
[03/17 15:04:31   2564s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 2014.6M).
[03/17 15:04:31   2564s] <CMD> setPinAssignMode -pinEditInBatch false
[03/17 15:05:07   2570s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/17 15:05:07   2570s] <CMD> setPinAssignMode -pinEditInBatch true
[03/17 15:05:07   2570s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 0.8 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]}}
[03/17 15:05:07   2571s] Successfully spread [128] pins.
[03/17 15:05:07   2571s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 2015.6M).
[03/17 15:05:07   2571s] <CMD> setPinAssignMode -pinEditInBatch false
[03/17 15:05:09   2571s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/17 15:05:09   2571s] <CMD> setPinAssignMode -pinEditInBatch true
[03/17 15:05:09   2571s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 0.8 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]}}
[03/17 15:05:09   2571s] Successfully spread [128] pins.
[03/17 15:05:09   2571s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 2016.6M).
[03/17 15:05:09   2571s] <CMD> setPinAssignMode -pinEditInBatch false
[03/17 15:06:31   2583s] <CMD> set_ccopt_property -update_io_latency false
[03/17 15:06:31   2583s] <CMD> create_ccopt_clock_tree_spec -file /home/linux/ieng6/ee260bwi23/helong/final/ECE260B_FinalProject/step4_3_16/pnr/netlist/constraints/fullchip.ccopt
[03/17 15:06:31   2583s] Creating clock tree spec for modes (timing configs): CON
[03/17 15:06:31   2583s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/17 15:06:31   2583s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/17 15:06:31   2583s] Creating Cell Server ...(0, 0, 0, 0)
[03/17 15:06:31   2583s] Summary for sequential cells identification: 
[03/17 15:06:31   2583s]   Identified SBFF number: 199
[03/17 15:06:31   2583s]   Identified MBFF number: 0
[03/17 15:06:31   2583s]   Identified SB Latch number: 0
[03/17 15:06:31   2583s]   Identified MB Latch number: 0
[03/17 15:06:31   2583s]   Not identified SBFF number: 0
[03/17 15:06:31   2583s]   Not identified MBFF number: 0
[03/17 15:06:31   2583s]   Not identified SB Latch number: 0
[03/17 15:06:31   2583s]   Not identified MB Latch number: 0
[03/17 15:06:31   2583s]   Number of sequential cells which are not FFs: 104
[03/17 15:06:31   2583s]  Visiting view : WC_VIEW
[03/17 15:06:31   2583s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/17 15:06:31   2583s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/17 15:06:31   2583s]  Visiting view : BC_VIEW
[03/17 15:06:31   2583s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/17 15:06:31   2583s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/17 15:06:31   2583s]  Setting StdDelay to 14.50
[03/17 15:06:31   2583s] Creating Cell Server, finished. 
[03/17 15:06:31   2583s] 
[03/17 15:06:31   2583s] Reset timing graph...
[03/17 15:06:31   2584s] Ignoring AAE DB Resetting ...
[03/17 15:06:31   2584s] Reset timing graph done.
[03/17 15:06:31   2584s] Ignoring AAE DB Resetting ...
[03/17 15:06:33   2586s] Analyzing clock structure...
[03/17 15:06:33   2586s] Analyzing clock structure done.
[03/17 15:06:33   2586s] Reset timing graph...
[03/17 15:06:34   2586s] Ignoring AAE DB Resetting ...
[03/17 15:06:34   2586s] Reset timing graph done.
[03/17 15:06:34   2586s] ** NOTE: Created directory path '/home/linux/ieng6/ee260bwi23/helong/final/ECE260B_FinalProject/step4_3_16/pnr/netlist/constraints' for file '/home/linux/ieng6/ee260bwi23/helong/final/ECE260B_FinalProject/step4_3_16/pnr/netlist/constraints/fullchip.ccopt'.
[03/17 15:06:34   2586s] Wrote: /home/linux/ieng6/ee260bwi23/helong/final/ECE260B_FinalProject/step4_3_16/pnr/netlist/constraints/fullchip.ccopt
[03/17 15:06:34   2586s] <CMD> ccopt_design
[03/17 15:06:34   2586s] #% Begin ccopt_design (date=03/17 15:06:34, mem=1515.5M)
[03/17 15:06:34   2586s] Setting ::DelayCal::PrerouteDcFastMode 0
[03/17 15:06:34   2586s] Runtime...
[03/17 15:06:34   2586s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[03/17 15:06:34   2586s] (ccopt_design): create_ccopt_clock_tree_spec
[03/17 15:06:34   2586s] Creating clock tree spec for modes (timing configs): CON
[03/17 15:06:34   2586s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/17 15:06:34   2586s] Reset timing graph...
[03/17 15:06:34   2586s] Ignoring AAE DB Resetting ...
[03/17 15:06:34   2586s] Reset timing graph done.
[03/17 15:06:34   2586s] Ignoring AAE DB Resetting ...
[03/17 15:06:36   2588s] Analyzing clock structure...
[03/17 15:06:36   2589s] Analyzing clock structure done.
[03/17 15:06:36   2589s] Reset timing graph...
[03/17 15:06:36   2589s] Ignoring AAE DB Resetting ...
[03/17 15:06:36   2589s] Reset timing graph done.
[03/17 15:06:36   2589s] Extracting original clock gating for clk1...
[03/17 15:06:37   2589s]   clock_tree clk1 contains 4670 sinks and 0 clock gates.
[03/17 15:06:37   2589s]   Extraction for clk1 complete.
[03/17 15:06:37   2589s] Extracting original clock gating for clk1 done.
[03/17 15:06:37   2589s] The skew group clk1/CON was created. It contains 4670 sinks and 1 sources.
[03/17 15:06:37   2589s] Checking clock tree convergence...
[03/17 15:06:37   2589s] Checking clock tree convergence done.
[03/17 15:06:37   2589s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/17 15:06:37   2589s] Set place::cacheFPlanSiteMark to 1
[03/17 15:06:37   2589s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[03/17 15:06:37   2589s] Using CCOpt effort standard.
[03/17 15:06:37   2589s] CCOpt::Phase::Initialization...
[03/17 15:06:37   2589s] Check Prerequisites...
[03/17 15:06:37   2589s] Leaving CCOpt scope - CheckPlace...
[03/17 15:06:37   2589s] OPERPROF: Starting checkPlace at level 1, MEM:2000.2M
[03/17 15:06:37   2589s] z: 2, totalTracks: 1
[03/17 15:06:37   2589s] z: 4, totalTracks: 1
[03/17 15:06:37   2589s] z: 6, totalTracks: 1
[03/17 15:06:37   2589s] z: 8, totalTracks: 1
[03/17 15:06:37   2589s] #spOpts: N=65 
[03/17 15:06:37   2589s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2000.2M
[03/17 15:06:37   2589s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2000.2M
[03/17 15:06:37   2589s] Core basic site is core
[03/17 15:06:37   2589s] SiteArray: non-trimmed site array dimensions = 365 x 3296
[03/17 15:06:37   2589s] SiteArray: use 4,861,952 bytes
[03/17 15:06:37   2589s] SiteArray: current memory after site array memory allocation 2004.9M
[03/17 15:06:37   2589s] SiteArray: FP blocked sites are writable
[03/17 15:06:37   2589s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.026, MEM:2004.9M
[03/17 15:06:37   2589s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2004.9M
[03/17 15:06:37   2589s] Begin checking placement ... (start mem=2000.2M, init mem=2004.9M)
[03/17 15:06:37   2589s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2004.9M
[03/17 15:06:37   2589s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.003, MEM:2004.9M
[03/17 15:06:37   2589s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2004.9M
[03/17 15:06:37   2589s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.003, MEM:2004.9M
[03/17 15:06:37   2589s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2004.9M
[03/17 15:06:37   2589s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.160, REAL:0.161, MEM:2004.9M
[03/17 15:06:37   2589s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2004.9M
[03/17 15:06:37   2589s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.020, REAL:0.026, MEM:2004.9M
[03/17 15:06:37   2589s] *info: Placed = 50697         
[03/17 15:06:37   2589s] *info: Unplaced = 0           
[03/17 15:06:37   2589s] Placement Density:45.98%(199140/433094)
[03/17 15:06:37   2589s] Placement Density (including fixed std cells):45.98%(199140/433094)
[03/17 15:06:37   2589s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2004.9M
[03/17 15:06:37   2590s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.020, MEM:2000.2M
[03/17 15:06:37   2590s] Finished checkPlace (total: cpu=0:00:00.4, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2000.2M)
[03/17 15:06:37   2590s] OPERPROF: Finished checkPlace at level 1, CPU:0.380, REAL:0.383, MEM:2000.2M
[03/17 15:06:37   2590s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/17 15:06:37   2590s] Validating CTS configuration...
[03/17 15:06:37   2590s] Checking module port directions...
[03/17 15:06:37   2590s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/17 15:06:37   2590s] Non-default CCOpt properties:
[03/17 15:06:37   2590s] route_type is set for at least one key
[03/17 15:06:37   2590s] update_io_latency: 0 (default: true)
[03/17 15:06:37   2590s] Using cell based legalization.
[03/17 15:06:37   2590s] OPERPROF: Starting DPlace-Init at level 1, MEM:2000.2M
[03/17 15:06:37   2590s] z: 2, totalTracks: 1
[03/17 15:06:37   2590s] z: 4, totalTracks: 1
[03/17 15:06:37   2590s] z: 6, totalTracks: 1
[03/17 15:06:37   2590s] z: 8, totalTracks: 1
[03/17 15:06:37   2590s] #spOpts: N=65 
[03/17 15:06:37   2590s] All LLGs are deleted
[03/17 15:06:37   2590s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2000.2M
[03/17 15:06:37   2590s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2000.2M
[03/17 15:06:37   2590s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2000.2M
[03/17 15:06:37   2590s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2000.2M
[03/17 15:06:37   2590s] Core basic site is core
[03/17 15:06:37   2590s] SiteArray: non-trimmed site array dimensions = 365 x 3296
[03/17 15:06:37   2590s] SiteArray: use 4,861,952 bytes
[03/17 15:06:37   2590s] SiteArray: current memory after site array memory allocation 2004.9M
[03/17 15:06:37   2590s] SiteArray: FP blocked sites are writable
[03/17 15:06:37   2590s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 15:06:37   2590s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2004.9M
[03/17 15:06:37   2590s] Process 36298 wires and vias for routing blockage and capacity analysis
[03/17 15:06:37   2590s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.070, REAL:0.068, MEM:2004.9M
[03/17 15:06:37   2590s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.180, REAL:0.177, MEM:2004.9M
[03/17 15:06:37   2590s] OPERPROF:     Starting CMU at level 3, MEM:2004.9M
[03/17 15:06:37   2590s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:2004.9M
[03/17 15:06:37   2590s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.200, REAL:0.202, MEM:2004.9M
[03/17 15:06:37   2590s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2004.9MB).
[03/17 15:06:37   2590s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.271, MEM:2004.9M
[03/17 15:06:37   2590s] (I)       Load db... (mem=2004.9M)
[03/17 15:06:37   2590s] (I)       Read data from FE... (mem=2004.9M)
[03/17 15:06:37   2590s] (I)       Read nodes and places... (mem=2004.9M)
[03/17 15:06:37   2590s] (I)       Number of ignored instance 0
[03/17 15:06:37   2590s] (I)       Number of inbound cells 0
[03/17 15:06:37   2590s] (I)       numMoveCells=50697, numMacros=0  numPads=316  numMultiRowHeightInsts=0
[03/17 15:06:37   2590s] (I)       cell height: 3600, count: 50697
[03/17 15:06:37   2590s] (I)       Done Read nodes and places (cpu=0.070s, mem=2017.6M)
[03/17 15:06:37   2590s] (I)       Read rows... (mem=2017.6M)
[03/17 15:06:37   2590s] (I)       Done Read rows (cpu=0.000s, mem=2017.6M)
[03/17 15:06:37   2590s] (I)       Done Read data from FE (cpu=0.070s, mem=2017.6M)
[03/17 15:06:37   2590s] (I)       Done Load db (cpu=0.070s, mem=2017.6M)
[03/17 15:06:37   2590s] (I)       Constructing placeable region... (mem=2017.6M)
[03/17 15:06:37   2590s] (I)       Constructing bin map
[03/17 15:06:37   2590s] (I)       Initialize bin information with width=36000 height=36000
[03/17 15:06:37   2590s] (I)       Done constructing bin map
[03/17 15:06:37   2590s] (I)       Removing 0 blocked bin with high fixed inst density
[03/17 15:06:37   2590s] (I)       Compute region effective width... (mem=2017.6M)
[03/17 15:06:37   2590s] (I)       Done Compute region effective width (cpu=0.000s, mem=2017.6M)
[03/17 15:06:37   2590s] (I)       Done Constructing placeable region (cpu=0.020s, mem=2017.6M)
[03/17 15:06:37   2590s] Route type trimming info:
[03/17 15:06:37   2590s]   No route type modifications were made.
[03/17 15:06:37   2590s] **ERROR: (IMPCCOPT-1349):	Clock tree clk1 connects to 7 module(s) without definitions in the netlist.
Accumulated time to calculate placeable region: 0
[03/17 15:06:37   2590s] (I)       Initializing Steiner engine. 
[03/17 15:06:38   2591s] End AAE Lib Interpolated Model. (MEM=2031.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:06:38   2591s] Library trimming buffers in power domain auto-default and half-corner WC:setup.late removed 0 of 9 cells
[03/17 15:06:38   2591s] Original list had 9 cells:
[03/17 15:06:38   2591s] CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/17 15:06:38   2591s] Library trimming was not able to trim any cells:
[03/17 15:06:38   2591s] CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/17 15:06:38   2591s] Accumulated time to calculate placeable region: 0
[03/17 15:06:38   2591s] Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
[03/17 15:06:38   2591s] Original list had 8 cells:
[03/17 15:06:38   2591s] CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/17 15:06:38   2591s] Library trimming was not able to trim any cells:
[03/17 15:06:38   2591s] CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/17 15:06:38   2591s] Accumulated time to calculate placeable region: 0
[03/17 15:06:39   2591s] Clock tree balancer configuration for clock_tree clk1:
[03/17 15:06:39   2591s] Non-default CCOpt properties:
[03/17 15:06:39   2591s]   route_type (leaf): default_route_type_leaf (default: default)
[03/17 15:06:39   2591s]   route_type (trunk): default_route_type_nonleaf (default: default)
[03/17 15:06:39   2591s]   route_type (top): default_route_type_nonleaf (default: default)
[03/17 15:06:39   2591s] Found 1 module instances of undefined cell asyn_fifo
[03/17 15:06:39   2591s] Found 1 module instances of undefined cell asyn_fifo
[03/17 15:06:39   2591s] Found 1 module instances of undefined cell asyn_fifo_128bit
[03/17 15:06:39   2591s] Found 2 module instances of undefined cell fifo_nodirectout
[03/17 15:06:39   2591s] Found 2 module instances of undefined cell fifo_nodirectout
[03/17 15:06:39   2591s] CTS will not run on this clock tree.
[03/17 15:06:39   2591s] For power domain auto-default:
[03/17 15:06:39   2591s]   Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/17 15:06:39   2591s]   Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/17 15:06:39   2591s]   Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/17 15:06:39   2591s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 433094.400um^2
[03/17 15:06:39   2591s] Top Routing info:
[03/17 15:06:39   2591s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/17 15:06:39   2591s]   Unshielded; Mask Constraint: 0; Source: route_type.
[03/17 15:06:39   2591s] Trunk Routing info:
[03/17 15:06:39   2591s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/17 15:06:39   2591s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/17 15:06:39   2591s] Leaf Routing info:
[03/17 15:06:39   2591s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/17 15:06:39   2591s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/17 15:06:39   2591s] For timing_corner WC:setup, late and power domain auto-default:
[03/17 15:06:39   2591s]   Slew time target (leaf):    0.105ns
[03/17 15:06:39   2591s]   Slew time target (trunk):   0.105ns
[03/17 15:06:39   2591s]   Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
[03/17 15:06:39   2591s]   Buffer unit delay: 0.057ns
[03/17 15:06:39   2591s]   Buffer max distance: 562.449um
[03/17 15:06:39   2591s] Fastest wire driving cells and distances:
[03/17 15:06:39   2591s]   Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/17 15:06:39   2591s]   Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
[03/17 15:06:39   2591s]   Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/17 15:06:39   2591s] 
[03/17 15:06:39   2591s] 
[03/17 15:06:39   2591s] Logic Sizing Table:
[03/17 15:06:39   2591s] 
[03/17 15:06:39   2591s] ----------------------------------------------------------
[03/17 15:06:39   2591s] Cell    Instance count    Source    Eligible library cells
[03/17 15:06:39   2591s] ----------------------------------------------------------
[03/17 15:06:39   2591s]   (empty table)
[03/17 15:06:39   2591s] ----------------------------------------------------------
[03/17 15:06:39   2591s] 
[03/17 15:06:39   2591s] 
[03/17 15:06:39   2591s] Clock tree balancer configuration for skew_group clk1/CON:
[03/17 15:06:39   2591s]   Sources:                     pin clk1
[03/17 15:06:39   2591s]   Total number of sinks:       4670
[03/17 15:06:39   2591s]   Delay constrained sinks:     4670
[03/17 15:06:39   2591s]   Non-leaf sinks:              0
[03/17 15:06:39   2591s]   Ignore pins:                 0
[03/17 15:06:39   2591s]  Timing corner WC:setup.late:
[03/17 15:06:39   2591s]   Skew target:                 0.000ns
[03/17 15:06:39   2591s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/17 15:06:39   2591s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/17 15:06:39   2591s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/17 15:06:39   2591s] Primary reporting skew groups are:
[03/17 15:06:39   2591s] skew_group clk1/CON with 4670 clock sinks
[03/17 15:06:39   2591s] 
[03/17 15:06:39   2591s] Via Selection for Estimated Routes (rule default):
[03/17 15:06:39   2591s] 
[03/17 15:06:39   2591s] ----------------------------------------------------------------
[03/17 15:06:39   2591s] Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/17 15:06:39   2591s] Range                    (Ohm)    (fF)     (fs)     Only
[03/17 15:06:39   2591s] ----------------------------------------------------------------
[03/17 15:06:39   2591s] M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
[03/17 15:06:39   2591s] M2-M3    VIA23_1cut      1.500    0.015    0.023    false
[03/17 15:06:39   2591s] M3-M4    VIA34_1cut      1.500    0.015    0.023    false
[03/17 15:06:39   2591s] M4-M5    VIA45_1cut      1.500    0.015    0.023    false
[03/17 15:06:39   2591s] M5-M6    VIA56_1cut      1.500    0.014    0.021    false
[03/17 15:06:39   2591s] M6-M7    VIA67_1cut      0.220    0.071    0.016    false
[03/17 15:06:39   2591s] M7-M8    VIA78_1cut      0.220    0.060    0.013    false
[03/17 15:06:39   2591s] ----------------------------------------------------------------
[03/17 15:06:39   2591s] 
[03/17 15:06:39   2591s] No ideal or dont_touch nets found in the clock tree
[03/17 15:06:39   2591s] No dont_touch hnets found in the clock tree
[03/17 15:06:39   2591s] 
[03/17 15:06:39   2591s] Filtering reasons for cell type: buffer
[03/17 15:06:39   2591s] =======================================
[03/17 15:06:39   2591s] 
[03/17 15:06:39   2591s] ----------------------------------------------------------------------------------------------------------------------------------
[03/17 15:06:39   2591s] Clock trees    Power domain    Reason                         Library cells
[03/17 15:06:39   2591s] ----------------------------------------------------------------------------------------------------------------------------------
[03/17 15:06:39   2591s] all            auto-default    Unbalanced rise/fall delays    { BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[03/17 15:06:39   2591s] ----------------------------------------------------------------------------------------------------------------------------------
[03/17 15:06:39   2591s] 
[03/17 15:06:39   2591s] Filtering reasons for cell type: inverter
[03/17 15:06:39   2591s] =========================================
[03/17 15:06:39   2591s] 
[03/17 15:06:39   2591s] --------------------------------------------------------------------------------------------------------------------------------
[03/17 15:06:39   2591s] Clock trees    Power domain    Reason                         Library cells
[03/17 15:06:39   2591s] --------------------------------------------------------------------------------------------------------------------------------
[03/17 15:06:39   2591s] all            auto-default    Unbalanced rise/fall delays    { CKND16 INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[03/17 15:06:39   2591s] --------------------------------------------------------------------------------------------------------------------------------
[03/17 15:06:39   2591s] 
[03/17 15:06:39   2591s] 
[03/17 15:06:39   2591s] Validating CTS configuration done. (took cpu=0:00:01.7 real=0:00:01.7)
[03/17 15:06:39   2591s] 
[03/17 15:06:39   2591s] CCOpt configuration status: cannot run ccopt_design.
[03/17 15:06:39   2591s] Check the log for details of problem(s) found:
[03/17 15:06:39   2591s] 
[03/17 15:06:39   2591s] ---------------------------------------------------
[03/17 15:06:39   2591s] Design configuration problems
[03/17 15:06:39   2591s] ---------------------------------------------------
[03/17 15:06:39   2591s] One or more clock trees have configuration problems
[03/17 15:06:39   2591s] ---------------------------------------------------
[03/17 15:06:39   2591s] 
[03/17 15:06:39   2591s] Clock tree configuration problems:
[03/17 15:06:39   2591s] 
[03/17 15:06:39   2591s] ------------------------------------------------------------------------
[03/17 15:06:39   2591s] Clock tree    Problem
[03/17 15:06:39   2591s] ------------------------------------------------------------------------
[03/17 15:06:39   2591s] clk1          Contains instances which have no definition in the netlist
[03/17 15:06:39   2591s] ------------------------------------------------------------------------
[03/17 15:06:39   2591s] 
[03/17 15:06:39   2591s] 
[03/17 15:06:39   2591s] Check Prerequisites done. (took cpu=0:00:02.1 real=0:00:02.1)
[03/17 15:06:39   2591s] CCOpt::Phase::Initialization done. (took cpu=0:00:02.1 real=0:00:02.1)
[03/17 15:06:39   2591s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2069.9M
[03/17 15:06:39   2591s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.150, REAL:0.138, MEM:2070.0M
[03/17 15:06:39   2591s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[03/17 15:06:39   2591s] Set place::cacheFPlanSiteMark to 0
[03/17 15:06:39   2591s] All LLGs are deleted
[03/17 15:06:39   2591s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2069.9M
[03/17 15:06:39   2591s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2065.3M
[03/17 15:06:39   2591s] 
[03/17 15:06:39   2591s] *** Summary of all messages that are not suppressed in this session:
[03/17 15:06:39   2591s] Severity  ID               Count  Summary                                  
[03/17 15:06:39   2591s] ERROR     IMPCCOPT-1349        1  Clock tree %s connects to %d module(s) w...
[03/17 15:06:39   2591s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[03/17 15:06:39   2591s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[03/17 15:06:39   2591s] *** Message Summary: 3 warning(s), 2 error(s)
[03/17 15:06:39   2591s] 
[03/17 15:06:39   2591s] 
[03/17 15:06:39   2591s] =============================================================================================
[03/17 15:06:39   2591s]  Final TAT Report for ccopt_design
[03/17 15:06:39   2591s] =============================================================================================
[03/17 15:06:39   2591s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:06:39   2591s] ---------------------------------------------------------------------------------------------
[03/17 15:06:39   2591s] [ MISC                   ]          0:00:05.2  ( 100.0 % )     0:00:05.2 /  0:00:05.2    1.0
[03/17 15:06:39   2591s] ---------------------------------------------------------------------------------------------
[03/17 15:06:39   2591s]  ccopt_design TOTAL                 0:00:05.2  ( 100.0 % )     0:00:05.2 /  0:00:05.2    1.0
[03/17 15:06:39   2591s] ---------------------------------------------------------------------------------------------
[03/17 15:06:39   2591s] 
[03/17 15:06:39   2591s] #% End ccopt_design (date=03/17 15:06:39, total cpu=0:00:05.2, real=0:00:05.0, peak res=1600.7M, current mem=1514.5M)
[03/17 15:06:39   2591s] 
[03/17 15:06:54   2594s] <CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
[03/17 15:06:54   2594s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[03/17 15:06:54   2594s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/17 15:06:54   2594s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/17 15:06:54   2594s] <CMD> setNanoRouteMode -quiet -routeSiEffort medium
[03/17 15:06:54   2594s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
[03/17 15:06:54   2594s] <CMD> setNanoRouteMode -quiet -drouteAutoStop true
[03/17 15:06:54   2594s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[03/17 15:06:54   2594s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[03/17 15:06:54   2594s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/17 15:06:54   2594s] <CMD> routeDesign
[03/17 15:06:54   2594s] #% Begin routeDesign (date=03/17 15:06:54, mem=1515.3M)
[03/17 15:06:54   2594s] ### Time Record (routeDesign) is installed.
[03/17 15:06:54   2594s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1515.33 (MB), peak = 1839.80 (MB)
[03/17 15:06:54   2594s] #Cmax has no qx tech file defined
[03/17 15:06:54   2594s] #No active RC corner or QRC tech file is missing.
[03/17 15:06:54   2594s] #**INFO: setDesignMode -flowEffort standard
[03/17 15:06:54   2594s] #**INFO: multi-cut via swapping will be performed after routing.
[03/17 15:06:54   2594s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/17 15:06:54   2594s] OPERPROF: Starting checkPlace at level 1, MEM:1991.5M
[03/17 15:06:54   2594s] z: 2, totalTracks: 1
[03/17 15:06:54   2594s] z: 4, totalTracks: 1
[03/17 15:06:54   2594s] z: 6, totalTracks: 1
[03/17 15:06:54   2594s] z: 8, totalTracks: 1
[03/17 15:06:54   2594s] #spOpts: N=65 
[03/17 15:06:54   2594s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1991.5M
[03/17 15:06:54   2594s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1991.5M
[03/17 15:06:54   2594s] Core basic site is core
[03/17 15:06:54   2594s] SiteArray: non-trimmed site array dimensions = 365 x 3296
[03/17 15:06:54   2594s] SiteArray: use 4,861,952 bytes
[03/17 15:06:54   2594s] SiteArray: current memory after site array memory allocation 1996.2M
[03/17 15:06:54   2594s] SiteArray: FP blocked sites are writable
[03/17 15:06:54   2594s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.030, MEM:1996.2M
[03/17 15:06:54   2594s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.038, MEM:1996.2M
[03/17 15:06:54   2594s] Begin checking placement ... (start mem=1991.5M, init mem=1996.2M)
[03/17 15:06:54   2594s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1996.2M
[03/17 15:06:54   2594s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.003, MEM:1996.2M
[03/17 15:06:54   2594s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1996.2M
[03/17 15:06:54   2594s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.003, MEM:1996.2M
[03/17 15:06:54   2594s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1996.2M
[03/17 15:06:54   2594s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.150, REAL:0.152, MEM:1996.2M
[03/17 15:06:54   2594s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1996.2M
[03/17 15:06:54   2594s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.030, REAL:0.027, MEM:1996.2M
[03/17 15:06:54   2594s] *info: Placed = 50697         
[03/17 15:06:54   2594s] *info: Unplaced = 0           
[03/17 15:06:54   2594s] Placement Density:45.98%(199140/433094)
[03/17 15:06:54   2594s] Placement Density (including fixed std cells):45.98%(199140/433094)
[03/17 15:06:54   2594s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1996.2M
[03/17 15:06:54   2594s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.019, MEM:1991.5M
[03/17 15:06:54   2594s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=1991.5M)
[03/17 15:06:54   2594s] OPERPROF: Finished checkPlace at level 1, CPU:0.340, REAL:0.358, MEM:1991.5M
[03/17 15:06:54   2594s] 
[03/17 15:06:54   2594s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/17 15:06:54   2594s] *** Changed status on (0) nets in Clock.
[03/17 15:06:54   2594s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1991.5M) ***
[03/17 15:06:54   2594s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[03/17 15:06:54   2594s] % Begin globalDetailRoute (date=03/17 15:06:54, mem=1513.4M)
[03/17 15:06:54   2594s] 
[03/17 15:06:54   2594s] globalDetailRoute
[03/17 15:06:54   2594s] 
[03/17 15:06:54   2594s] #setNanoRouteMode -drouteAutoStop true
[03/17 15:06:54   2594s] #setNanoRouteMode -drouteFixAntenna true
[03/17 15:06:54   2594s] #setNanoRouteMode -droutePostRouteSwapVia "multiCut"
[03/17 15:06:54   2594s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/17 15:06:54   2594s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/17 15:06:54   2594s] #setNanoRouteMode -routeSelectedNetOnly false
[03/17 15:06:54   2594s] #setNanoRouteMode -routeWithSiDriven true
[03/17 15:06:54   2594s] #setNanoRouteMode -routeWithTimingDriven true
[03/17 15:06:54   2594s] ### Time Record (globalDetailRoute) is installed.
[03/17 15:06:54   2594s] #Start globalDetailRoute on Fri Mar 17 15:06:54 2023
[03/17 15:06:54   2594s] #
[03/17 15:06:54   2594s] ### Time Record (Pre Callback) is installed.
[03/17 15:06:55   2595s] ### Time Record (Pre Callback) is uninstalled.
[03/17 15:06:55   2595s] ### Time Record (DB Import) is installed.
[03/17 15:06:55   2595s] ### Time Record (Timing Data Generation) is installed.
[03/17 15:06:55   2595s] #Generating timing data, please wait...
[03/17 15:06:55   2595s] #55481 total nets, 0 already routed, 0 will ignore in trialRoute
[03/17 15:06:55   2595s] ### run_trial_route starts on Fri Mar 17 15:06:55 2023 with memory = 1507.93 (MB), peak = 1839.80 (MB)
[03/17 15:06:57   2597s] ### run_trial_route cpu:00:00:02, real:00:00:02, mem:1.5 GB, peak:1.8 GB
[03/17 15:06:57   2597s] ### dump_timing_file starts on Fri Mar 17 15:06:57 2023 with memory = 1532.19 (MB), peak = 1839.80 (MB)
[03/17 15:06:57   2597s] ### extractRC starts on Fri Mar 17 15:06:57 2023 with memory = 1532.19 (MB), peak = 1839.80 (MB)
[03/17 15:06:57   2597s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/17 15:06:58   2598s] ### extractRC cpu:00:00:01, real:00:00:01, mem:1.5 GB, peak:1.8 GB
[03/17 15:06:58   2598s] #Dump tif for version 2.1
[03/17 15:07:00   2600s] End AAE Lib Interpolated Model. (MEM=2020 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:07:09   2610s] Total number of fetched objects 54882
[03/17 15:07:10   2610s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/17 15:07:10   2610s] End delay calculation. (MEM=2067.7 CPU=0:00:07.9 REAL=0:00:08.0)
[03/17 15:07:15   2615s] #Generating timing data took: cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1579.56 (MB), peak = 1839.80 (MB)
[03/17 15:07:15   2615s] ### dump_timing_file cpu:00:00:18, real:00:00:18, mem:1.5 GB, peak:1.8 GB
[03/17 15:07:15   2616s] #Done generating timing data.
[03/17 15:07:15   2616s] ### Time Record (Timing Data Generation) is uninstalled.
[03/17 15:07:16   2616s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[03/17 15:07:16   2616s] ### Net info: total nets: 64928
[03/17 15:07:16   2616s] ### Net info: dirty nets: 8939
[03/17 15:07:16   2616s] ### Net info: marked as disconnected nets: 0
[03/17 15:07:16   2616s] #num needed restored net=0
[03/17 15:07:16   2616s] #need_extraction net=0 (total=64928)
[03/17 15:07:16   2616s] ### Net info: fully routed nets: 0
[03/17 15:07:16   2616s] ### Net info: trivial (< 2 pins) nets: 10063
[03/17 15:07:16   2616s] ### Net info: unrouted nets: 54865
[03/17 15:07:16   2616s] ### Net info: re-extraction nets: 0
[03/17 15:07:16   2616s] ### Net info: ignored nets: 0
[03/17 15:07:16   2616s] ### Net info: skip routing nets: 0
[03/17 15:07:17   2617s] #Start reading timing information from file .timing_file_16097.tif.gz ...
[03/17 15:07:17   2618s] #Read in timing information for 316 ports, 50697 instances from timing file .timing_file_16097.tif.gz.
[03/17 15:07:17   2618s] ### Time Record (DB Import) is uninstalled.
[03/17 15:07:17   2618s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/17 15:07:17   2618s] #RTESIG:78da8d90cb4ec330104559f31523b78b20d132e347c7d982d802aaa0db2a0837b5942692
[03/17 15:07:17   2618s] #       1f0bfe1e83588698d9dea373af66b53e3cee4150bb25de44643e123ced251229dca044be
[03/17 15:07:17   2618s] #       a3f658a2b77b71bd5a3fbfbc12b5204edd109d8026b93076e1f316727401a24bc98ffdcd
[03/17 15:07:17   2618s] #       2fa834a4901d34efd334cc22ca5a4068fc985cefc22c62e4ae6631c5222e7948fe21a732
[03/17 15:07:17   2618s] #       2aa650c259d41a849fed0b3a52ca00e9adc1ef83e6344c5dfa83346d5da725d721a311c4
[03/17 15:07:17   2618s] #       d9f7e7e5fd6451d6de5118532fb444e569eec3e74bad9275bd9277ffa8645e105d7d013a
[03/17 15:07:17   2618s] #       c5c51a
[03/17 15:07:17   2618s] #
[03/17 15:07:18   2618s] #RTESIG:78da8d90cb4ec330104559f31523b78b546acb8c1fb1b32d625b50056caba0baa9a53491
[03/17 15:07:18   2618s] #       fc58f0f7b808894d8899ed1c9d7b7517cbf7a703306ab6a43701b53e12ec0f1c89046e90
[03/17 15:07:18   2618s] #       a37ea0e6985f6f3b76bf583ebfbc1235c0ce6d1f2c832a5a3fb4fe730d29580fc1c6e886
[03/17 15:07:18   2618s] #       6ef5030a09d1270bd5c738f693883006102a3744db593f89285e972c2a5bd835f5d13da6
[03/17 15:07:18   2618s] #       984b85e8f37312350ae1bbfb8c8e84504072abf076509dfbb18d7f90aa29eb24d7654849
[03/17 15:07:18   2618s] #       047671dd65be3fd552feae3f071ae4a5dd32a3cacd0c515ed79e5cba9622b52c47eafa1f
[03/17 15:07:18   2618s] #       915acf88eebe00bc51d1cd
[03/17 15:07:18   2618s] #
[03/17 15:07:18   2618s] ### Time Record (Global Routing) is installed.
[03/17 15:07:18   2618s] ### Time Record (Global Routing) is uninstalled.
[03/17 15:07:18   2618s] ### Time Record (Data Preparation) is installed.
[03/17 15:07:18   2618s] #Start routing data preparation on Fri Mar 17 15:07:18 2023
[03/17 15:07:18   2618s] #
[03/17 15:07:18   2618s] #Minimum voltage of a net in the design = 0.000.
[03/17 15:07:18   2618s] #Maximum voltage of a net in the design = 1.100.
[03/17 15:07:18   2618s] #Voltage range [0.000 - 1.100] has 64926 nets.
[03/17 15:07:18   2618s] #Voltage range [0.900 - 1.100] has 1 net.
[03/17 15:07:18   2618s] #Voltage range [0.000 - 0.000] has 1 net.
[03/17 15:07:18   2618s] ### Time Record (Cell Pin Access) is installed.
[03/17 15:07:18   2618s] #Initial pin access analysis.
[03/17 15:07:36   2636s] #Detail pin access analysis.
[03/17 15:07:36   2636s] ### Time Record (Cell Pin Access) is uninstalled.
[03/17 15:07:36   2636s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/17 15:07:36   2636s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/17 15:07:36   2636s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/17 15:07:36   2636s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/17 15:07:36   2636s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/17 15:07:36   2636s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/17 15:07:36   2636s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/17 15:07:36   2636s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/17 15:07:37   2637s] #Regenerating Ggrids automatically.
[03/17 15:07:37   2637s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/17 15:07:37   2637s] #Using automatically generated G-grids.
[03/17 15:07:37   2637s] #Done routing data preparation.
[03/17 15:07:37   2637s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1594.65 (MB), peak = 1839.80 (MB)
[03/17 15:07:37   2637s] ### Time Record (Data Preparation) is uninstalled.
[03/17 15:07:37   2638s] ### Time Record (Special Wire Merging) is installed.
[03/17 15:07:37   2638s] #Merging special wires: starts on Fri Mar 17 15:07:37 2023 with memory = 1596.10 (MB), peak = 1839.80 (MB)
[03/17 15:07:37   2638s] #
[03/17 15:07:37   2638s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[03/17 15:07:37   2638s] ### Time Record (Special Wire Merging) is uninstalled.
[03/17 15:07:38   2638s] #
[03/17 15:07:38   2638s] #Finished routing data preparation on Fri Mar 17 15:07:38 2023
[03/17 15:07:38   2638s] #
[03/17 15:07:38   2638s] #Cpu time = 00:00:20
[03/17 15:07:38   2638s] #Elapsed time = 00:00:20
[03/17 15:07:38   2638s] #Increased memory = 30.33 (MB)
[03/17 15:07:38   2638s] #Total memory = 1597.18 (MB)
[03/17 15:07:38   2638s] #Peak memory = 1839.80 (MB)
[03/17 15:07:38   2638s] #
[03/17 15:07:38   2638s] ### Time Record (Global Routing) is installed.
[03/17 15:07:38   2638s] #
[03/17 15:07:38   2638s] #Start global routing on Fri Mar 17 15:07:38 2023
[03/17 15:07:38   2638s] #
[03/17 15:07:38   2638s] #
[03/17 15:07:38   2638s] #Start global routing initialization on Fri Mar 17 15:07:38 2023
[03/17 15:07:38   2638s] #
[03/17 15:07:38   2638s] #Number of eco nets is 0
[03/17 15:07:38   2638s] #
[03/17 15:07:38   2638s] #Start global routing data preparation on Fri Mar 17 15:07:38 2023
[03/17 15:07:38   2638s] #
[03/17 15:07:38   2638s] ### build_merged_routing_blockage_rect_list starts on Fri Mar 17 15:07:38 2023 with memory = 1597.33 (MB), peak = 1839.80 (MB)
[03/17 15:07:38   2638s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[03/17 15:07:38   2638s] #Start routing resource analysis on Fri Mar 17 15:07:38 2023
[03/17 15:07:38   2638s] #
[03/17 15:07:38   2638s] ### init_is_bin_blocked starts on Fri Mar 17 15:07:38 2023 with memory = 1597.35 (MB), peak = 1839.80 (MB)
[03/17 15:07:38   2638s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[03/17 15:07:38   2638s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Mar 17 15:07:38 2023 with memory = 1603.89 (MB), peak = 1839.80 (MB)
[03/17 15:07:39   2639s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:01, mem:1.6 GB, peak:1.8 GB
[03/17 15:07:39   2639s] ### adjust_flow_cap starts on Fri Mar 17 15:07:39 2023 with memory = 1604.09 (MB), peak = 1839.80 (MB)
[03/17 15:07:39   2639s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[03/17 15:07:39   2639s] ### adjust_partial_route_blockage starts on Fri Mar 17 15:07:39 2023 with memory = 1604.09 (MB), peak = 1839.80 (MB)
[03/17 15:07:39   2639s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[03/17 15:07:39   2639s] ### set_via_blocked starts on Fri Mar 17 15:07:39 2023 with memory = 1604.09 (MB), peak = 1839.80 (MB)
[03/17 15:07:39   2639s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[03/17 15:07:39   2639s] ### copy_flow starts on Fri Mar 17 15:07:39 2023 with memory = 1604.09 (MB), peak = 1839.80 (MB)
[03/17 15:07:39   2639s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[03/17 15:07:39   2639s] #Routing resource analysis is done on Fri Mar 17 15:07:39 2023
[03/17 15:07:39   2639s] #
[03/17 15:07:39   2639s] ### report_flow_cap starts on Fri Mar 17 15:07:39 2023 with memory = 1604.10 (MB), peak = 1839.80 (MB)
[03/17 15:07:39   2639s] #  Resource Analysis:
[03/17 15:07:39   2639s] #
[03/17 15:07:39   2639s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/17 15:07:39   2639s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/17 15:07:39   2639s] #  --------------------------------------------------------------
[03/17 15:07:39   2639s] #  M1             H        3304          80       51076    53.60%
[03/17 15:07:39   2639s] #  M2             V        3312          84       51076     0.49%
[03/17 15:07:39   2639s] #  M3             H        3384           0       51076     0.12%
[03/17 15:07:39   2639s] #  M4             V        2404         992       51076     3.07%
[03/17 15:07:39   2639s] #  M5             H        3384           0       51076     0.00%
[03/17 15:07:39   2639s] #  M6             V        3396           0       51076     0.00%
[03/17 15:07:39   2639s] #  M7             H         846           0       51076     0.00%
[03/17 15:07:39   2639s] #  M8             V         849           0       51076     0.00%
[03/17 15:07:39   2639s] #  --------------------------------------------------------------
[03/17 15:07:39   2639s] #  Total                  20880       4.25%      408608     7.16%
[03/17 15:07:39   2639s] #
[03/17 15:07:39   2639s] #
[03/17 15:07:39   2639s] #
[03/17 15:07:39   2639s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[03/17 15:07:39   2639s] ### analyze_m2_tracks starts on Fri Mar 17 15:07:39 2023 with memory = 1604.10 (MB), peak = 1839.80 (MB)
[03/17 15:07:39   2639s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[03/17 15:07:39   2639s] ### report_initial_resource starts on Fri Mar 17 15:07:39 2023 with memory = 1604.10 (MB), peak = 1839.80 (MB)
[03/17 15:07:39   2639s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[03/17 15:07:39   2639s] ### mark_pg_pins_accessibility starts on Fri Mar 17 15:07:39 2023 with memory = 1604.11 (MB), peak = 1839.80 (MB)
[03/17 15:07:39   2639s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[03/17 15:07:39   2639s] ### set_net_region starts on Fri Mar 17 15:07:39 2023 with memory = 1604.11 (MB), peak = 1839.80 (MB)
[03/17 15:07:39   2639s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[03/17 15:07:39   2639s] #
[03/17 15:07:39   2639s] #Global routing data preparation is done on Fri Mar 17 15:07:39 2023
[03/17 15:07:39   2639s] #
[03/17 15:07:39   2639s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1604.11 (MB), peak = 1839.80 (MB)
[03/17 15:07:39   2639s] #
[03/17 15:07:39   2639s] ### prepare_level starts on Fri Mar 17 15:07:39 2023 with memory = 1604.13 (MB), peak = 1839.80 (MB)
[03/17 15:07:39   2639s] ### init level 1 starts on Fri Mar 17 15:07:39 2023 with memory = 1604.14 (MB), peak = 1839.80 (MB)
[03/17 15:07:39   2639s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[03/17 15:07:39   2639s] ### Level 1 hgrid = 226 X 226
[03/17 15:07:39   2639s] ### init level 2 starts on Fri Mar 17 15:07:39 2023 with memory = 1604.18 (MB), peak = 1839.80 (MB)
[03/17 15:07:39   2639s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[03/17 15:07:39   2639s] ### Level 2 hgrid = 57 X 57
[03/17 15:07:39   2639s] ### init level 3 starts on Fri Mar 17 15:07:39 2023 with memory = 1605.42 (MB), peak = 1839.80 (MB)
[03/17 15:07:39   2639s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[03/17 15:07:39   2639s] ### Level 3 hgrid = 15 X 15  (large_net only)
[03/17 15:07:39   2639s] ### prepare_level_flow starts on Fri Mar 17 15:07:39 2023 with memory = 1605.71 (MB), peak = 1839.80 (MB)
[03/17 15:07:39   2639s] ### init_flow_edge starts on Fri Mar 17 15:07:39 2023 with memory = 1605.71 (MB), peak = 1839.80 (MB)
[03/17 15:07:39   2639s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[03/17 15:07:39   2639s] ### init_flow_edge starts on Fri Mar 17 15:07:39 2023 with memory = 1606.31 (MB), peak = 1839.80 (MB)
[03/17 15:07:39   2639s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[03/17 15:07:39   2639s] ### init_flow_edge starts on Fri Mar 17 15:07:39 2023 with memory = 1606.31 (MB), peak = 1839.80 (MB)
[03/17 15:07:39   2639s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[03/17 15:07:39   2639s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[03/17 15:07:39   2639s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[03/17 15:07:39   2639s] #
[03/17 15:07:39   2639s] #Global routing initialization is done on Fri Mar 17 15:07:39 2023
[03/17 15:07:39   2639s] #
[03/17 15:07:39   2639s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1606.31 (MB), peak = 1839.80 (MB)
[03/17 15:07:39   2639s] #
[03/17 15:07:39   2639s] ### routing large nets 
[03/17 15:07:39   2639s] #start global routing iteration 1...
[03/17 15:07:39   2639s] ### init_flow_edge starts on Fri Mar 17 15:07:39 2023 with memory = 1606.34 (MB), peak = 1839.80 (MB)
[03/17 15:07:39   2639s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[03/17 15:07:39   2639s] ### routing at level 3 (topmost level) iter 0
[03/17 15:07:39   2639s] ### routing at level 2 iter 0 for 0 hboxes
[03/17 15:07:40   2640s] ### routing at level 1 iter 0 for 0 hboxes
[03/17 15:07:42   2642s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1667.07 (MB), peak = 1839.80 (MB)
[03/17 15:07:42   2642s] #
[03/17 15:07:42   2642s] #start global routing iteration 2...
[03/17 15:07:42   2642s] ### init_flow_edge starts on Fri Mar 17 15:07:42 2023 with memory = 1667.21 (MB), peak = 1839.80 (MB)
[03/17 15:07:42   2642s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[03/17 15:07:42   2642s] ### cal_flow starts on Fri Mar 17 15:07:42 2023 with memory = 1667.21 (MB), peak = 1839.80 (MB)
[03/17 15:07:42   2642s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[03/17 15:07:42   2642s] ### routing at level 1 iter 0 for 0 hboxes
[03/17 15:07:47   2647s] ### measure_qor starts on Fri Mar 17 15:07:47 2023 with memory = 1727.39 (MB), peak = 1839.80 (MB)
[03/17 15:07:47   2647s] ### measure_congestion starts on Fri Mar 17 15:07:47 2023 with memory = 1727.39 (MB), peak = 1839.80 (MB)
[03/17 15:07:47   2647s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[03/17 15:07:47   2647s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[03/17 15:07:47   2647s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1727.40 (MB), peak = 1839.80 (MB)
[03/17 15:07:47   2647s] #
[03/17 15:07:47   2647s] #start global routing iteration 3...
[03/17 15:07:47   2647s] ### init_flow_edge starts on Fri Mar 17 15:07:47 2023 with memory = 1727.40 (MB), peak = 1839.80 (MB)
[03/17 15:07:47   2647s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[03/17 15:07:47   2647s] ### cal_flow starts on Fri Mar 17 15:07:47 2023 with memory = 1727.40 (MB), peak = 1839.80 (MB)
[03/17 15:07:47   2647s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[03/17 15:07:47   2647s] ### routing at level 2 (topmost level) iter 0
[03/17 15:07:48   2648s] ### measure_qor starts on Fri Mar 17 15:07:48 2023 with memory = 1727.45 (MB), peak = 1839.80 (MB)
[03/17 15:07:48   2648s] ### measure_congestion starts on Fri Mar 17 15:07:48 2023 with memory = 1727.45 (MB), peak = 1839.80 (MB)
[03/17 15:07:48   2648s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[03/17 15:07:48   2648s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[03/17 15:07:48   2648s] ### routing at level 2 (topmost level) iter 1
[03/17 15:07:49   2649s] ### measure_qor starts on Fri Mar 17 15:07:49 2023 with memory = 1727.45 (MB), peak = 1839.80 (MB)
[03/17 15:07:49   2649s] ### measure_congestion starts on Fri Mar 17 15:07:49 2023 with memory = 1727.45 (MB), peak = 1839.80 (MB)
[03/17 15:07:49   2649s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[03/17 15:07:49   2649s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[03/17 15:07:49   2649s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1727.45 (MB), peak = 1839.80 (MB)
[03/17 15:07:49   2649s] #
[03/17 15:07:49   2649s] #start global routing iteration 4...
[03/17 15:07:49   2649s] ### routing at level 1 iter 0 for 0 hboxes
[03/17 15:07:51   2651s] ### measure_qor starts on Fri Mar 17 15:07:51 2023 with memory = 1727.78 (MB), peak = 1839.80 (MB)
[03/17 15:07:51   2651s] ### measure_congestion starts on Fri Mar 17 15:07:51 2023 with memory = 1727.78 (MB), peak = 1839.80 (MB)
[03/17 15:07:51   2651s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[03/17 15:07:51   2651s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[03/17 15:07:51   2651s] ### measure_congestion starts on Fri Mar 17 15:07:51 2023 with memory = 1727.78 (MB), peak = 1839.80 (MB)
[03/17 15:07:51   2651s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[03/17 15:07:51   2651s] ### routing at level 1 iter 1 for 0 hboxes
[03/17 15:08:26   2686s] ### measure_qor starts on Fri Mar 17 15:08:26 2023 with memory = 1727.82 (MB), peak = 1839.80 (MB)
[03/17 15:08:26   2686s] ### measure_congestion starts on Fri Mar 17 15:08:26 2023 with memory = 1727.82 (MB), peak = 1839.80 (MB)
[03/17 15:08:26   2686s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[03/17 15:08:26   2686s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[03/17 15:08:26   2686s] #cpu time = 00:00:37, elapsed time = 00:00:37, memory = 1727.82 (MB), peak = 1839.80 (MB)
[03/17 15:08:26   2686s] #
[03/17 15:08:26   2686s] ### route_end starts on Fri Mar 17 15:08:26 2023 with memory = 1727.83 (MB), peak = 1839.80 (MB)
[03/17 15:08:26   2686s] #
[03/17 15:08:26   2686s] #Total number of trivial nets (e.g. < 2 pins) = 10063 (skipped).
[03/17 15:08:26   2686s] #Total number of routable nets = 54865.
[03/17 15:08:26   2686s] #Total number of nets in the design = 64928.
[03/17 15:08:26   2686s] #
[03/17 15:08:26   2686s] #54865 routable nets have only global wires.
[03/17 15:08:26   2686s] #38 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/17 15:08:26   2686s] #
[03/17 15:08:26   2686s] #Routed nets constraints summary:
[03/17 15:08:26   2686s] #------------------------------------------
[03/17 15:08:26   2686s] #        Rules   Pref Layer   Unconstrained  
[03/17 15:08:26   2686s] #------------------------------------------
[03/17 15:08:26   2686s] #      Default           38           54827  
[03/17 15:08:26   2686s] #------------------------------------------
[03/17 15:08:26   2686s] #        Total           38           54827  
[03/17 15:08:26   2686s] #------------------------------------------
[03/17 15:08:26   2686s] #
[03/17 15:08:26   2686s] #Routing constraints summary of the whole design:
[03/17 15:08:26   2686s] #------------------------------------------
[03/17 15:08:26   2686s] #        Rules   Pref Layer   Unconstrained  
[03/17 15:08:26   2686s] #------------------------------------------
[03/17 15:08:26   2686s] #      Default           38           54827  
[03/17 15:08:26   2686s] #------------------------------------------
[03/17 15:08:26   2686s] #        Total           38           54827  
[03/17 15:08:26   2686s] #------------------------------------------
[03/17 15:08:26   2686s] #
[03/17 15:08:26   2686s] ### cal_base_flow starts on Fri Mar 17 15:08:26 2023 with memory = 1727.85 (MB), peak = 1839.80 (MB)
[03/17 15:08:26   2686s] ### init_flow_edge starts on Fri Mar 17 15:08:26 2023 with memory = 1727.85 (MB), peak = 1839.80 (MB)
[03/17 15:08:26   2686s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[03/17 15:08:26   2686s] ### cal_flow starts on Fri Mar 17 15:08:26 2023 with memory = 1727.85 (MB), peak = 1839.80 (MB)
[03/17 15:08:27   2687s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[03/17 15:08:27   2687s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[03/17 15:08:27   2687s] ### report_overcon starts on Fri Mar 17 15:08:27 2023 with memory = 1727.85 (MB), peak = 1839.80 (MB)
[03/17 15:08:27   2687s] #
[03/17 15:08:27   2687s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/17 15:08:27   2687s] #
[03/17 15:08:27   2687s] #                 OverCon       OverCon       OverCon          
[03/17 15:08:27   2687s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[03/17 15:08:27   2687s] #     Layer         (1-2)         (3-4)         (5-6)   OverCon  Flow/Cap
[03/17 15:08:27   2687s] #  --------------------------------------------------------------------------
[03/17 15:08:27   2687s] #  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.49  
[03/17 15:08:27   2687s] #  M2          907(1.78%)    224(0.44%)     22(0.04%)   (2.27%)     0.43  
[03/17 15:08:27   2687s] #  M3            6(0.01%)      0(0.00%)      0(0.00%)   (0.01%)     0.31  
[03/17 15:08:27   2687s] #  M4            5(0.01%)      0(0.00%)      0(0.00%)   (0.01%)     0.09  
[03/17 15:08:27   2687s] #  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.04  
[03/17 15:08:27   2687s] #  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/17 15:08:27   2687s] #  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/17 15:08:27   2687s] #  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/17 15:08:27   2687s] #  --------------------------------------------------------------------------
[03/17 15:08:27   2687s] #     Total    918(0.24%)    224(0.06%)     22(0.01%)   (0.30%)
[03/17 15:08:27   2687s] #
[03/17 15:08:27   2687s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
[03/17 15:08:27   2687s] #  Overflow after GR: 0.00% H + 0.30% V
[03/17 15:08:27   2687s] #
[03/17 15:08:27   2687s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[03/17 15:08:27   2687s] ### cal_base_flow starts on Fri Mar 17 15:08:27 2023 with memory = 1727.86 (MB), peak = 1839.80 (MB)
[03/17 15:08:27   2687s] ### init_flow_edge starts on Fri Mar 17 15:08:27 2023 with memory = 1727.86 (MB), peak = 1839.80 (MB)
[03/17 15:08:27   2687s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[03/17 15:08:27   2687s] ### cal_flow starts on Fri Mar 17 15:08:27 2023 with memory = 1727.86 (MB), peak = 1839.80 (MB)
[03/17 15:08:27   2687s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[03/17 15:08:27   2687s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[03/17 15:08:27   2687s] ### export_cong_map starts on Fri Mar 17 15:08:27 2023 with memory = 1727.86 (MB), peak = 1839.80 (MB)
[03/17 15:08:27   2687s] ### PDZT_Export::export_cong_map starts on Fri Mar 17 15:08:27 2023 with memory = 1727.86 (MB), peak = 1839.80 (MB)
[03/17 15:08:27   2687s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[03/17 15:08:27   2687s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[03/17 15:08:27   2687s] ### import_cong_map starts on Fri Mar 17 15:08:27 2023 with memory = 1727.87 (MB), peak = 1839.80 (MB)
[03/17 15:08:27   2687s] #Hotspot report including placement blocked areas
[03/17 15:08:27   2687s] OPERPROF: Starting HotSpotCal at level 1, MEM:2071.6M
[03/17 15:08:27   2687s] [hotspot] +------------+---------------+---------------+
[03/17 15:08:27   2687s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[03/17 15:08:27   2687s] [hotspot] +------------+---------------+---------------+
[03/17 15:08:27   2687s] [hotspot] |    M1(H)   |          0.00 |          0.00 |
[03/17 15:08:27   2687s] [hotspot] |    M2(V)   |          1.33 |         28.89 |
[03/17 15:08:27   2687s] [hotspot] |    M3(H)   |          0.00 |          0.00 |
[03/17 15:08:27   2687s] [hotspot] |    M4(V)   |          0.00 |          0.00 |
[03/17 15:08:27   2687s] [hotspot] |    M5(H)   |          0.00 |          0.00 |
[03/17 15:08:27   2687s] [hotspot] |    M6(V)   |          0.00 |          0.00 |
[03/17 15:08:27   2687s] [hotspot] |    M7(H)   |          0.00 |          0.00 |
[03/17 15:08:27   2687s] [hotspot] |    M8(V)   |          0.00 |          0.00 |
[03/17 15:08:27   2687s] [hotspot] +------------+---------------+---------------+
[03/17 15:08:27   2687s] [hotspot] |   worst    | (M2)     1.33 | (M2)    28.89 |
[03/17 15:08:27   2687s] [hotspot] +------------+---------------+---------------+
[03/17 15:08:27   2687s] [hotspot] | all layers |          0.00 |          0.00 |
[03/17 15:08:27   2687s] [hotspot] +------------+---------------+---------------+
[03/17 15:08:27   2687s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/17 15:08:27   2687s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[03/17 15:08:27   2687s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/17 15:08:27   2687s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.090, REAL:0.090, MEM:2071.6M
[03/17 15:08:27   2687s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[03/17 15:08:27   2687s] ### update starts on Fri Mar 17 15:08:27 2023 with memory = 1727.87 (MB), peak = 1839.80 (MB)
[03/17 15:08:27   2687s] #Complete Global Routing.
[03/17 15:08:27   2687s] #Total wire length = 752612 um.
[03/17 15:08:27   2687s] #Total half perimeter of net bounding box = 704064 um.
[03/17 15:08:27   2687s] #Total wire length on LAYER M1 = 3348 um.
[03/17 15:08:27   2687s] #Total wire length on LAYER M2 = 234611 um.
[03/17 15:08:27   2687s] #Total wire length on LAYER M3 = 310132 um.
[03/17 15:08:27   2687s] #Total wire length on LAYER M4 = 113897 um.
[03/17 15:08:27   2687s] #Total wire length on LAYER M5 = 85677 um.
[03/17 15:08:27   2687s] #Total wire length on LAYER M6 = 2353 um.
[03/17 15:08:27   2687s] #Total wire length on LAYER M7 = 1896 um.
[03/17 15:08:27   2687s] #Total wire length on LAYER M8 = 699 um.
[03/17 15:08:27   2687s] #Total number of vias = 291684
[03/17 15:08:27   2687s] #Up-Via Summary (total 291684):
[03/17 15:08:27   2687s] #           
[03/17 15:08:27   2687s] #-----------------------
[03/17 15:08:27   2687s] # M1             172401
[03/17 15:08:27   2687s] # M2             101347
[03/17 15:08:27   2687s] # M3              15251
[03/17 15:08:27   2687s] # M4               2201
[03/17 15:08:27   2687s] # M5                213
[03/17 15:08:27   2687s] # M6                162
[03/17 15:08:28   2687s] # M7                109
[03/17 15:08:28   2687s] #-----------------------
[03/17 15:08:28   2687s] #                291684 
[03/17 15:08:28   2687s] #
[03/17 15:08:28   2687s] ### update cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[03/17 15:08:28   2687s] ### report_overcon starts on Fri Mar 17 15:08:28 2023 with memory = 1727.88 (MB), peak = 1839.80 (MB)
[03/17 15:08:28   2687s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[03/17 15:08:28   2687s] ### report_overcon starts on Fri Mar 17 15:08:28 2023 with memory = 1727.88 (MB), peak = 1839.80 (MB)
[03/17 15:08:28   2687s] #Max overcon = 6 tracks.
[03/17 15:08:28   2687s] #Total overcon = 0.30%.
[03/17 15:08:28   2687s] #Worst layer Gcell overcon rate = 0.01%.
[03/17 15:08:28   2687s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[03/17 15:08:28   2687s] ### route_end cpu:00:00:01, real:00:00:02, mem:1.7 GB, peak:1.8 GB
[03/17 15:08:28   2687s] #
[03/17 15:08:28   2687s] #Global routing statistics:
[03/17 15:08:28   2687s] #Cpu time = 00:00:49
[03/17 15:08:28   2687s] #Elapsed time = 00:00:50
[03/17 15:08:28   2687s] #Increased memory = 130.62 (MB)
[03/17 15:08:28   2687s] #Total memory = 1727.89 (MB)
[03/17 15:08:28   2687s] #Peak memory = 1839.80 (MB)
[03/17 15:08:28   2687s] #
[03/17 15:08:28   2687s] #Finished global routing on Fri Mar 17 15:08:28 2023
[03/17 15:08:28   2687s] #
[03/17 15:08:28   2687s] #
[03/17 15:08:28   2687s] ### Time Record (Global Routing) is uninstalled.
[03/17 15:08:28   2688s] ### Time Record (Track Assignment) is installed.
[03/17 15:08:28   2688s] ### Time Record (Track Assignment) is uninstalled.
[03/17 15:08:28   2688s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1643.85 (MB), peak = 1839.80 (MB)
[03/17 15:08:28   2688s] ### Time Record (Track Assignment) is installed.
[03/17 15:08:29   2688s] #Start Track Assignment.
[03/17 15:08:35   2694s] #Done with 69902 horizontal wires in 2 hboxes and 71132 vertical wires in 2 hboxes.
[03/17 15:08:41   2701s] #Done with 14686 horizontal wires in 2 hboxes and 13612 vertical wires in 2 hboxes.
[03/17 15:08:42   2702s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[03/17 15:08:42   2702s] #
[03/17 15:08:42   2702s] #Track assignment summary:
[03/17 15:08:42   2702s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/17 15:08:42   2702s] #------------------------------------------------------------------------
[03/17 15:08:42   2702s] # M1          3351.25 	  0.00%  	  0.00% 	  0.00%
[03/17 15:08:42   2702s] # M2        233598.75 	  0.04%  	  0.00% 	  0.00%
[03/17 15:08:42   2702s] # M3        305354.07 	  0.06%  	  0.00% 	  0.00%
[03/17 15:08:42   2702s] # M4        112957.16 	  0.01%  	  0.00% 	  0.00%
[03/17 15:08:42   2702s] # M5         85723.44 	  0.00%  	  0.00% 	  0.00%
[03/17 15:08:42   2702s] # M6          2362.70 	  0.00%  	  0.00% 	  0.00%
[03/17 15:08:42   2702s] # M7          1921.20 	  0.00%  	  0.00% 	  0.00%
[03/17 15:08:42   2702s] # M8           725.00 	  0.03%  	  0.00% 	  0.00%
[03/17 15:08:42   2702s] #------------------------------------------------------------------------
[03/17 15:08:42   2702s] # All      745993.57  	  0.04% 	  0.00% 	  0.00%
[03/17 15:08:42   2702s] #Complete Track Assignment.
[03/17 15:08:43   2702s] #Total wire length = 796723 um.
[03/17 15:08:43   2702s] #Total half perimeter of net bounding box = 704064 um.
[03/17 15:08:43   2702s] #Total wire length on LAYER M1 = 38266 um.
[03/17 15:08:43   2702s] #Total wire length on LAYER M2 = 231781 um.
[03/17 15:08:43   2702s] #Total wire length on LAYER M3 = 321619 um.
[03/17 15:08:43   2702s] #Total wire length on LAYER M4 = 114018 um.
[03/17 15:08:43   2702s] #Total wire length on LAYER M5 = 86043 um.
[03/17 15:08:43   2702s] #Total wire length on LAYER M6 = 2369 um.
[03/17 15:08:43   2702s] #Total wire length on LAYER M7 = 1917 um.
[03/17 15:08:43   2702s] #Total wire length on LAYER M8 = 710 um.
[03/17 15:08:43   2702s] #Total number of vias = 291683
[03/17 15:08:43   2702s] #Up-Via Summary (total 291683):
[03/17 15:08:43   2702s] #           
[03/17 15:08:43   2702s] #-----------------------
[03/17 15:08:43   2702s] # M1             172400
[03/17 15:08:43   2702s] # M2             101347
[03/17 15:08:43   2702s] # M3              15251
[03/17 15:08:43   2702s] # M4               2201
[03/17 15:08:43   2702s] # M5                213
[03/17 15:08:43   2702s] # M6                162
[03/17 15:08:43   2702s] # M7                109
[03/17 15:08:43   2702s] #-----------------------
[03/17 15:08:43   2702s] #                291683 
[03/17 15:08:43   2702s] #
[03/17 15:08:43   2702s] ### Time Record (Track Assignment) is uninstalled.
[03/17 15:08:43   2702s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1673.85 (MB), peak = 1839.80 (MB)
[03/17 15:08:43   2702s] #
[03/17 15:08:43   2702s] #number of short segments in preferred routing layers
[03/17 15:08:43   2702s] #	M7        M8        Total 
[03/17 15:08:43   2702s] #	41        40        81        
[03/17 15:08:43   2702s] #
[03/17 15:08:43   2703s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/17 15:08:43   2703s] #Cpu time = 00:01:25
[03/17 15:08:43   2703s] #Elapsed time = 00:01:26
[03/17 15:08:43   2703s] #Increased memory = 108.66 (MB)
[03/17 15:08:43   2703s] #Total memory = 1675.37 (MB)
[03/17 15:08:43   2703s] #Peak memory = 1839.80 (MB)
[03/17 15:08:43   2703s] ### Time Record (Detail Routing) is installed.
[03/17 15:08:44   2704s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/17 15:08:45   2705s] #
[03/17 15:08:45   2705s] #Start Detail Routing..
[03/17 15:08:45   2705s] #start initial detail routing ...
[03/17 15:08:45   2705s] ### Design has 0 dirty nets
[03/17 15:13:54   3014s] #   number of violations = 24
[03/17 15:13:54   3014s] #
[03/17 15:13:54   3014s] #    By Layer and Type :
[03/17 15:13:54   3014s] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
[03/17 15:13:54   3014s] #	M1            0        2        0        1       10       13
[03/17 15:13:54   3014s] #	M2            1        1        8        0        0       10
[03/17 15:13:54   3014s] #	M3            0        0        1        0        0        1
[03/17 15:13:54   3014s] #	Totals        1        3        9        1       10       24
[03/17 15:13:54   3014s] #cpu time = 00:05:09, elapsed time = 00:05:09, memory = 1718.44 (MB), peak = 1839.80 (MB)
[03/17 15:13:55   3015s] #start 1st optimization iteration ...
[03/17 15:13:57   3016s] #   number of violations = 0
[03/17 15:13:57   3016s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1726.17 (MB), peak = 1839.80 (MB)
[03/17 15:13:57   3017s] #Complete Detail Routing.
[03/17 15:13:57   3017s] #Total wire length = 820353 um.
[03/17 15:13:57   3017s] #Total half perimeter of net bounding box = 704064 um.
[03/17 15:13:57   3017s] #Total wire length on LAYER M1 = 19925 um.
[03/17 15:13:57   3017s] #Total wire length on LAYER M2 = 276643 um.
[03/17 15:13:57   3017s] #Total wire length on LAYER M3 = 299914 um.
[03/17 15:13:57   3017s] #Total wire length on LAYER M4 = 135259 um.
[03/17 15:13:57   3017s] #Total wire length on LAYER M5 = 83774 um.
[03/17 15:13:57   3017s] #Total wire length on LAYER M6 = 2435 um.
[03/17 15:13:57   3017s] #Total wire length on LAYER M7 = 1889 um.
[03/17 15:13:57   3017s] #Total wire length on LAYER M8 = 514 um.
[03/17 15:13:57   3017s] #Total number of vias = 324241
[03/17 15:13:57   3017s] #Total number of multi-cut vias = 267 (  0.1%)
[03/17 15:13:57   3017s] #Total number of single cut vias = 323974 ( 99.9%)
[03/17 15:13:57   3017s] #Up-Via Summary (total 324241):
[03/17 15:13:57   3017s] #                   single-cut          multi-cut      Total
[03/17 15:13:57   3017s] #-----------------------------------------------------------
[03/17 15:13:57   3017s] # M1            179114 ( 99.9%)       190 (  0.1%)     179304
[03/17 15:13:57   3017s] # M2            120407 (100.0%)         0 (  0.0%)     120407
[03/17 15:13:57   3017s] # M3             22108 (100.0%)         0 (  0.0%)      22108
[03/17 15:13:57   3017s] # M4              2116 (100.0%)         0 (  0.0%)       2116
[03/17 15:13:57   3017s] # M5                80 ( 51.0%)        77 ( 49.0%)        157
[03/17 15:13:57   3017s] # M6               105 (100.0%)         0 (  0.0%)        105
[03/17 15:13:57   3017s] # M7                44 (100.0%)         0 (  0.0%)         44
[03/17 15:13:57   3017s] #-----------------------------------------------------------
[03/17 15:13:57   3017s] #               323974 ( 99.9%)       267 (  0.1%)     324241 
[03/17 15:13:57   3017s] #
[03/17 15:13:57   3017s] #Total number of DRC violations = 0
[03/17 15:13:58   3017s] ### Time Record (Detail Routing) is uninstalled.
[03/17 15:13:58   3017s] #Cpu time = 00:05:15
[03/17 15:13:58   3017s] #Elapsed time = 00:05:15
[03/17 15:13:58   3017s] #Increased memory = -23.74 (MB)
[03/17 15:13:58   3017s] #Total memory = 1651.84 (MB)
[03/17 15:13:58   3017s] #Peak memory = 1839.80 (MB)
[03/17 15:13:58   3017s] ### Time Record (Antenna Fixing) is installed.
[03/17 15:13:58   3017s] #
[03/17 15:13:58   3017s] #start routing for process antenna violation fix ...
[03/17 15:13:58   3018s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/17 15:14:00   3019s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1654.68 (MB), peak = 1839.80 (MB)
[03/17 15:14:00   3019s] #
[03/17 15:14:00   3019s] #Total wire length = 820353 um.
[03/17 15:14:00   3019s] #Total half perimeter of net bounding box = 704064 um.
[03/17 15:14:00   3019s] #Total wire length on LAYER M1 = 19925 um.
[03/17 15:14:00   3019s] #Total wire length on LAYER M2 = 276643 um.
[03/17 15:14:00   3019s] #Total wire length on LAYER M3 = 299914 um.
[03/17 15:14:00   3019s] #Total wire length on LAYER M4 = 135259 um.
[03/17 15:14:00   3019s] #Total wire length on LAYER M5 = 83774 um.
[03/17 15:14:00   3019s] #Total wire length on LAYER M6 = 2435 um.
[03/17 15:14:00   3019s] #Total wire length on LAYER M7 = 1889 um.
[03/17 15:14:00   3019s] #Total wire length on LAYER M8 = 514 um.
[03/17 15:14:00   3019s] #Total number of vias = 324241
[03/17 15:14:00   3019s] #Total number of multi-cut vias = 267 (  0.1%)
[03/17 15:14:00   3019s] #Total number of single cut vias = 323974 ( 99.9%)
[03/17 15:14:00   3019s] #Up-Via Summary (total 324241):
[03/17 15:14:00   3019s] #                   single-cut          multi-cut      Total
[03/17 15:14:00   3019s] #-----------------------------------------------------------
[03/17 15:14:00   3019s] # M1            179114 ( 99.9%)       190 (  0.1%)     179304
[03/17 15:14:00   3019s] # M2            120407 (100.0%)         0 (  0.0%)     120407
[03/17 15:14:00   3019s] # M3             22108 (100.0%)         0 (  0.0%)      22108
[03/17 15:14:00   3019s] # M4              2116 (100.0%)         0 (  0.0%)       2116
[03/17 15:14:00   3019s] # M5                80 ( 51.0%)        77 ( 49.0%)        157
[03/17 15:14:00   3019s] # M6               105 (100.0%)         0 (  0.0%)        105
[03/17 15:14:00   3019s] # M7                44 (100.0%)         0 (  0.0%)         44
[03/17 15:14:00   3019s] #-----------------------------------------------------------
[03/17 15:14:00   3019s] #               323974 ( 99.9%)       267 (  0.1%)     324241 
[03/17 15:14:00   3019s] #
[03/17 15:14:00   3019s] #Total number of DRC violations = 0
[03/17 15:14:00   3019s] #Total number of net violated process antenna rule = 0
[03/17 15:14:00   3019s] #
[03/17 15:14:02   3021s] #
[03/17 15:14:02   3021s] #Total wire length = 820353 um.
[03/17 15:14:02   3021s] #Total half perimeter of net bounding box = 704064 um.
[03/17 15:14:02   3021s] #Total wire length on LAYER M1 = 19925 um.
[03/17 15:14:02   3021s] #Total wire length on LAYER M2 = 276643 um.
[03/17 15:14:02   3021s] #Total wire length on LAYER M3 = 299914 um.
[03/17 15:14:02   3021s] #Total wire length on LAYER M4 = 135259 um.
[03/17 15:14:02   3021s] #Total wire length on LAYER M5 = 83774 um.
[03/17 15:14:02   3021s] #Total wire length on LAYER M6 = 2435 um.
[03/17 15:14:02   3021s] #Total wire length on LAYER M7 = 1889 um.
[03/17 15:14:02   3021s] #Total wire length on LAYER M8 = 514 um.
[03/17 15:14:02   3021s] #Total number of vias = 324241
[03/17 15:14:02   3021s] #Total number of multi-cut vias = 267 (  0.1%)
[03/17 15:14:02   3021s] #Total number of single cut vias = 323974 ( 99.9%)
[03/17 15:14:02   3021s] #Up-Via Summary (total 324241):
[03/17 15:14:02   3021s] #                   single-cut          multi-cut      Total
[03/17 15:14:02   3021s] #-----------------------------------------------------------
[03/17 15:14:02   3021s] # M1            179114 ( 99.9%)       190 (  0.1%)     179304
[03/17 15:14:02   3021s] # M2            120407 (100.0%)         0 (  0.0%)     120407
[03/17 15:14:02   3021s] # M3             22108 (100.0%)         0 (  0.0%)      22108
[03/17 15:14:02   3021s] # M4              2116 (100.0%)         0 (  0.0%)       2116
[03/17 15:14:02   3021s] # M5                80 ( 51.0%)        77 ( 49.0%)        157
[03/17 15:14:02   3021s] # M6               105 (100.0%)         0 (  0.0%)        105
[03/17 15:14:02   3021s] # M7                44 (100.0%)         0 (  0.0%)         44
[03/17 15:14:02   3021s] #-----------------------------------------------------------
[03/17 15:14:02   3021s] #               323974 ( 99.9%)       267 (  0.1%)     324241 
[03/17 15:14:02   3021s] #
[03/17 15:14:02   3021s] #Total number of DRC violations = 0
[03/17 15:14:02   3021s] #Total number of net violated process antenna rule = 0
[03/17 15:14:02   3021s] #
[03/17 15:14:02   3021s] ### Time Record (Antenna Fixing) is uninstalled.
[03/17 15:14:04   3023s] ### Time Record (Post Route Via Swapping) is installed.
[03/17 15:14:04   3023s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/17 15:14:04   3024s] #
[03/17 15:14:04   3024s] #Start Post Route via swapping...
[03/17 15:14:04   3024s] #76.09% of area are rerouted by ECO routing.
[03/17 15:14:49   3068s] #   number of violations = 0
[03/17 15:14:49   3068s] #cpu time = 00:00:45, elapsed time = 00:00:44, memory = 1673.49 (MB), peak = 1839.80 (MB)
[03/17 15:14:49   3068s] #CELL_VIEW fullchip,init has no DRC violation.
[03/17 15:14:49   3068s] #Total number of DRC violations = 0
[03/17 15:14:49   3068s] #Total number of net violated process antenna rule = 0
[03/17 15:14:49   3068s] #Post Route via swapping is done.
[03/17 15:14:49   3068s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/17 15:14:49   3068s] #Total wire length = 820353 um.
[03/17 15:14:49   3068s] #Total half perimeter of net bounding box = 704064 um.
[03/17 15:14:49   3068s] #Total wire length on LAYER M1 = 19925 um.
[03/17 15:14:49   3068s] #Total wire length on LAYER M2 = 276643 um.
[03/17 15:14:49   3068s] #Total wire length on LAYER M3 = 299914 um.
[03/17 15:14:49   3068s] #Total wire length on LAYER M4 = 135259 um.
[03/17 15:14:49   3068s] #Total wire length on LAYER M5 = 83774 um.
[03/17 15:14:49   3068s] #Total wire length on LAYER M6 = 2435 um.
[03/17 15:14:49   3068s] #Total wire length on LAYER M7 = 1889 um.
[03/17 15:14:49   3068s] #Total wire length on LAYER M8 = 514 um.
[03/17 15:14:49   3068s] #Total number of vias = 324241
[03/17 15:14:49   3068s] #Total number of multi-cut vias = 209662 ( 64.7%)
[03/17 15:14:49   3068s] #Total number of single cut vias = 114579 ( 35.3%)
[03/17 15:14:49   3068s] #Up-Via Summary (total 324241):
[03/17 15:14:49   3068s] #                   single-cut          multi-cut      Total
[03/17 15:14:49   3068s] #-----------------------------------------------------------
[03/17 15:14:49   3068s] # M1            113767 ( 63.4%)     65537 ( 36.6%)     179304
[03/17 15:14:49   3068s] # M2               800 (  0.7%)    119607 ( 99.3%)     120407
[03/17 15:14:49   3068s] # M3                 9 (  0.0%)     22099 (100.0%)      22108
[03/17 15:14:49   3068s] # M4                 1 (  0.0%)      2115 (100.0%)       2116
[03/17 15:14:49   3068s] # M5                 0 (  0.0%)       157 (100.0%)        157
[03/17 15:14:49   3068s] # M6                 1 (  1.0%)       104 ( 99.0%)        105
[03/17 15:14:49   3068s] # M7                 1 (  2.3%)        43 ( 97.7%)         44
[03/17 15:14:49   3068s] #-----------------------------------------------------------
[03/17 15:14:49   3068s] #               114579 ( 35.3%)    209662 ( 64.7%)     324241 
[03/17 15:14:49   3068s] #
[03/17 15:14:51   3071s] ### Time Record (Post Route Wire Spreading) is installed.
[03/17 15:14:51   3071s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/17 15:14:52   3072s] #
[03/17 15:14:52   3072s] #Start Post Route wire spreading..
[03/17 15:14:53   3072s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/17 15:14:53   3072s] #
[03/17 15:14:53   3072s] #Start DRC checking..
[03/17 15:15:21   3100s] #   number of violations = 0
[03/17 15:15:21   3100s] #cpu time = 00:00:27, elapsed time = 00:00:27, memory = 1704.38 (MB), peak = 1839.80 (MB)
[03/17 15:15:21   3100s] #CELL_VIEW fullchip,init has no DRC violation.
[03/17 15:15:21   3100s] #Total number of DRC violations = 0
[03/17 15:15:21   3100s] #Total number of net violated process antenna rule = 0
[03/17 15:15:21   3100s] #
[03/17 15:15:21   3100s] #Start data preparation for wire spreading...
[03/17 15:15:21   3100s] #
[03/17 15:15:21   3100s] #Data preparation is done on Fri Mar 17 15:15:21 2023
[03/17 15:15:21   3100s] #
[03/17 15:15:23   3102s] #
[03/17 15:15:23   3102s] #Start Post Route Wire Spread.
[03/17 15:15:28   3108s] #Done with 8756 horizontal wires in 4 hboxes and 6420 vertical wires in 4 hboxes.
[03/17 15:15:29   3108s] #Complete Post Route Wire Spread.
[03/17 15:15:29   3108s] #
[03/17 15:15:29   3108s] #Total wire length = 826328 um.
[03/17 15:15:29   3108s] #Total half perimeter of net bounding box = 704064 um.
[03/17 15:15:29   3108s] #Total wire length on LAYER M1 = 19937 um.
[03/17 15:15:29   3108s] #Total wire length on LAYER M2 = 277858 um.
[03/17 15:15:29   3108s] #Total wire length on LAYER M3 = 303274 um.
[03/17 15:15:29   3108s] #Total wire length on LAYER M4 = 136498 um.
[03/17 15:15:29   3108s] #Total wire length on LAYER M5 = 83896 um.
[03/17 15:15:29   3108s] #Total wire length on LAYER M6 = 2435 um.
[03/17 15:15:29   3108s] #Total wire length on LAYER M7 = 1911 um.
[03/17 15:15:29   3108s] #Total wire length on LAYER M8 = 520 um.
[03/17 15:15:29   3108s] #Total number of vias = 324241
[03/17 15:15:29   3108s] #Total number of multi-cut vias = 209662 ( 64.7%)
[03/17 15:15:29   3108s] #Total number of single cut vias = 114579 ( 35.3%)
[03/17 15:15:29   3108s] #Up-Via Summary (total 324241):
[03/17 15:15:29   3108s] #                   single-cut          multi-cut      Total
[03/17 15:15:29   3108s] #-----------------------------------------------------------
[03/17 15:15:29   3108s] # M1            113767 ( 63.4%)     65537 ( 36.6%)     179304
[03/17 15:15:29   3108s] # M2               800 (  0.7%)    119607 ( 99.3%)     120407
[03/17 15:15:29   3108s] # M3                 9 (  0.0%)     22099 (100.0%)      22108
[03/17 15:15:29   3108s] # M4                 1 (  0.0%)      2115 (100.0%)       2116
[03/17 15:15:29   3108s] # M5                 0 (  0.0%)       157 (100.0%)        157
[03/17 15:15:29   3108s] # M6                 1 (  1.0%)       104 ( 99.0%)        105
[03/17 15:15:29   3108s] # M7                 1 (  2.3%)        43 ( 97.7%)         44
[03/17 15:15:29   3108s] #-----------------------------------------------------------
[03/17 15:15:29   3108s] #               114579 ( 35.3%)    209662 ( 64.7%)     324241 
[03/17 15:15:29   3108s] #
[03/17 15:15:30   3110s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/17 15:15:30   3110s] #
[03/17 15:15:30   3110s] #Start DRC checking..
[03/17 15:15:59   3138s] #   number of violations = 0
[03/17 15:15:59   3138s] #cpu time = 00:00:28, elapsed time = 00:00:28, memory = 1751.85 (MB), peak = 1839.80 (MB)
[03/17 15:15:59   3138s] #CELL_VIEW fullchip,init has no DRC violation.
[03/17 15:15:59   3138s] #Total number of DRC violations = 0
[03/17 15:15:59   3138s] #Total number of net violated process antenna rule = 0
[03/17 15:16:01   3140s] #   number of violations = 0
[03/17 15:16:01   3140s] #cpu time = 00:00:40, elapsed time = 00:00:40, memory = 1668.99 (MB), peak = 1839.80 (MB)
[03/17 15:16:01   3140s] #CELL_VIEW fullchip,init has no DRC violation.
[03/17 15:16:01   3140s] #Total number of DRC violations = 0
[03/17 15:16:01   3140s] #Total number of net violated process antenna rule = 0
[03/17 15:16:01   3140s] #Post Route wire spread is done.
[03/17 15:16:01   3140s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[03/17 15:16:01   3140s] #Total wire length = 826328 um.
[03/17 15:16:01   3140s] #Total half perimeter of net bounding box = 704064 um.
[03/17 15:16:01   3140s] #Total wire length on LAYER M1 = 19937 um.
[03/17 15:16:01   3140s] #Total wire length on LAYER M2 = 277858 um.
[03/17 15:16:01   3140s] #Total wire length on LAYER M3 = 303274 um.
[03/17 15:16:01   3140s] #Total wire length on LAYER M4 = 136498 um.
[03/17 15:16:01   3140s] #Total wire length on LAYER M5 = 83896 um.
[03/17 15:16:01   3140s] #Total wire length on LAYER M6 = 2435 um.
[03/17 15:16:01   3140s] #Total wire length on LAYER M7 = 1911 um.
[03/17 15:16:01   3140s] #Total wire length on LAYER M8 = 520 um.
[03/17 15:16:01   3140s] #Total number of vias = 324241
[03/17 15:16:01   3140s] #Total number of multi-cut vias = 209662 ( 64.7%)
[03/17 15:16:01   3140s] #Total number of single cut vias = 114579 ( 35.3%)
[03/17 15:16:01   3140s] #Up-Via Summary (total 324241):
[03/17 15:16:01   3140s] #                   single-cut          multi-cut      Total
[03/17 15:16:01   3140s] #-----------------------------------------------------------
[03/17 15:16:01   3140s] # M1            113767 ( 63.4%)     65537 ( 36.6%)     179304
[03/17 15:16:01   3140s] # M2               800 (  0.7%)    119607 ( 99.3%)     120407
[03/17 15:16:01   3140s] # M3                 9 (  0.0%)     22099 (100.0%)      22108
[03/17 15:16:01   3140s] # M4                 1 (  0.0%)      2115 (100.0%)       2116
[03/17 15:16:01   3140s] # M5                 0 (  0.0%)       157 (100.0%)        157
[03/17 15:16:01   3140s] # M6                 1 (  1.0%)       104 ( 99.0%)        105
[03/17 15:16:01   3140s] # M7                 1 (  2.3%)        43 ( 97.7%)         44
[03/17 15:16:01   3140s] #-----------------------------------------------------------
[03/17 15:16:01   3140s] #               114579 ( 35.3%)    209662 ( 64.7%)     324241 
[03/17 15:16:01   3140s] #
[03/17 15:16:01   3140s] #detailRoute Statistics:
[03/17 15:16:01   3140s] #Cpu time = 00:07:18
[03/17 15:16:01   3140s] #Elapsed time = 00:07:18
[03/17 15:16:01   3140s] #Increased memory = -8.84 (MB)
[03/17 15:16:01   3140s] #Total memory = 1666.75 (MB)
[03/17 15:16:01   3140s] #Peak memory = 1839.80 (MB)
[03/17 15:16:01   3140s] ### Time Record (DB Export) is installed.
[03/17 15:16:01   3140s] Extracting standard cell pins and blockage ...... 
[03/17 15:16:01   3140s] Pin and blockage extraction finished
[03/17 15:16:03   3142s] ### Time Record (DB Export) is uninstalled.
[03/17 15:16:03   3142s] ### Time Record (Post Callback) is installed.
[03/17 15:16:03   3142s] ### Time Record (Post Callback) is uninstalled.
[03/17 15:16:03   3142s] #
[03/17 15:16:03   3142s] #globalDetailRoute statistics:
[03/17 15:16:03   3142s] #Cpu time = 00:09:08
[03/17 15:16:03   3142s] #Elapsed time = 00:09:09
[03/17 15:16:03   3142s] #Increased memory = 85.91 (MB)
[03/17 15:16:03   3142s] #Total memory = 1599.30 (MB)
[03/17 15:16:03   3142s] #Peak memory = 1839.80 (MB)
[03/17 15:16:03   3142s] #Number of warnings = 1
[03/17 15:16:03   3142s] #Total number of warnings = 3
[03/17 15:16:03   3142s] #Number of fails = 0
[03/17 15:16:03   3142s] #Total number of fails = 0
[03/17 15:16:03   3142s] #Complete globalDetailRoute on Fri Mar 17 15:16:03 2023
[03/17 15:16:03   3142s] #
[03/17 15:16:03   3142s] ### Time Record (globalDetailRoute) is uninstalled.
[03/17 15:16:03   3142s] % End globalDetailRoute (date=03/17 15:16:03, total cpu=0:09:08, real=0:09:09, peak res=1747.0M, current mem=1596.7M)
[03/17 15:16:03   3142s] #Default setup view is reset to WC_VIEW.
[03/17 15:16:04   3142s] #Default setup view is reset to WC_VIEW.
[03/17 15:16:04   3142s] #routeDesign: cpu time = 00:09:08, elapsed time = 00:09:10, memory = 1553.46 (MB), peak = 1839.80 (MB)
[03/17 15:16:04   3142s] 
[03/17 15:16:04   3142s] *** Summary of all messages that are not suppressed in this session:
[03/17 15:16:04   3142s] Severity  ID               Count  Summary                                  
[03/17 15:16:04   3142s] WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
[03/17 15:16:04   3142s] *** Message Summary: 1 warning(s), 0 error(s)
[03/17 15:16:04   3142s] 
[03/17 15:16:04   3142s] ### Time Record (routeDesign) is uninstalled.
[03/17 15:16:04   3142s] ### 
[03/17 15:16:04   3142s] ###   Scalability Statistics
[03/17 15:16:04   3142s] ### 
[03/17 15:16:04   3142s] ### --------------------------------+----------------+----------------+----------------+
[03/17 15:16:04   3142s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[03/17 15:16:04   3142s] ### --------------------------------+----------------+----------------+----------------+
[03/17 15:16:04   3142s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/17 15:16:04   3142s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/17 15:16:04   3142s] ###   Timing Data Generation        |        00:00:21|        00:00:21|             1.0|
[03/17 15:16:04   3142s] ###   DB Import                     |        00:00:02|        00:00:02|             1.0|
[03/17 15:16:04   3142s] ###   DB Export                     |        00:00:02|        00:00:02|             1.0|
[03/17 15:16:04   3142s] ###   Cell Pin Access               |        00:00:18|        00:00:18|             1.0|
[03/17 15:16:04   3142s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/17 15:16:04   3142s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[03/17 15:16:04   3142s] ###   Global Routing                |        00:00:49|        00:00:50|             1.0|
[03/17 15:16:04   3142s] ###   Track Assignment              |        00:00:14|        00:00:15|             1.0|
[03/17 15:16:04   3142s] ###   Detail Routing                |        00:05:15|        00:05:14|             1.0|
[03/17 15:16:04   3142s] ###   Antenna Fixing                |        00:00:04|        00:00:04|             0.9|
[03/17 15:16:04   3142s] ###   Post Route Via Swapping       |        00:00:45|        00:00:45|             1.0|
[03/17 15:16:04   3142s] ###   Post Route Wire Spreading     |        00:01:09|        00:01:09|             1.0|
[03/17 15:16:04   3142s] ###   Entire Command                |        00:09:09|        00:09:10|             1.0|
[03/17 15:16:04   3142s] ### --------------------------------+----------------+----------------+----------------+
[03/17 15:16:04   3143s] ### 
[03/17 15:16:04   3143s] #% End routeDesign (date=03/17 15:16:04, total cpu=0:09:09, real=0:09:10, peak res=1747.0M, current mem=1553.5M)
[03/17 15:16:04   3143s] <CMD> setExtractRCMode -engine postRoute
[03/17 15:16:04   3143s] <CMD> extractRC
[03/17 15:16:04   3143s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/17 15:16:04   3143s] Extraction called for design 'fullchip' of instances=50697 and nets=64928 using extraction engine 'postRoute' at effort level 'low' .
[03/17 15:16:04   3143s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/17 15:16:04   3143s] RC Extraction called in multi-corner(2) mode.
[03/17 15:16:04   3143s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/17 15:16:04   3143s] Process corner(s) are loaded.
[03/17 15:16:04   3143s]  Corner: Cmax
[03/17 15:16:04   3143s]  Corner: Cmin
[03/17 15:16:04   3143s] extractDetailRC Option : -outfile /tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d  -extended
[03/17 15:16:04   3143s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/17 15:16:04   3143s]       RC Corner Indexes            0       1   
[03/17 15:16:04   3143s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/17 15:16:04   3143s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/17 15:16:04   3143s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/17 15:16:04   3143s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/17 15:16:04   3143s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/17 15:16:04   3143s] Shrink Factor                : 1.00000
[03/17 15:16:05   3144s] LayerId::1 widthSet size::4
[03/17 15:16:05   3144s] LayerId::2 widthSet size::4
[03/17 15:16:05   3144s] LayerId::3 widthSet size::4
[03/17 15:16:05   3144s] LayerId::4 widthSet size::4
[03/17 15:16:05   3144s] LayerId::5 widthSet size::4
[03/17 15:16:05   3144s] LayerId::6 widthSet size::4
[03/17 15:16:05   3144s] LayerId::7 widthSet size::4
[03/17 15:16:05   3144s] LayerId::8 widthSet size::4
[03/17 15:16:05   3144s] Initializing multi-corner capacitance tables ... 
[03/17 15:16:05   3144s] Initializing multi-corner resistance tables ...
[03/17 15:16:05   3144s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.269044 ; uaWl: 0.997992 ; uaWlH: 0.265690 ; aWlH: 0.001512 ; Pmax: 0.834200 ; wcR: 0.636400 ; newSi: 0.088900 ; pMod: 82 ; 
[03/17 15:16:05   3144s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2034.0M)
[03/17 15:16:05   3144s] Creating parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d' for storing RC.
[03/17 15:16:06   3145s] Extracted 10.0004% (CPU Time= 0:00:01.7  MEM= 2113.6M)
[03/17 15:16:06   3146s] Extracted 20.0004% (CPU Time= 0:00:02.1  MEM= 2113.6M)
[03/17 15:16:07   3146s] Extracted 30.0004% (CPU Time= 0:00:02.5  MEM= 2113.6M)
[03/17 15:16:07   3146s] Extracted 40.0004% (CPU Time= 0:00:02.9  MEM= 2113.6M)
[03/17 15:16:08   3147s] Extracted 50.0004% (CPU Time= 0:00:03.7  MEM= 2117.6M)
[03/17 15:16:09   3148s] Extracted 60.0004% (CPU Time= 0:00:05.1  MEM= 2117.6M)
[03/17 15:16:10   3149s] Extracted 70.0004% (CPU Time= 0:00:05.5  MEM= 2117.6M)
[03/17 15:16:10   3149s] Extracted 80.0004% (CPU Time= 0:00:06.0  MEM= 2117.6M)
[03/17 15:16:11   3150s] Extracted 90.0004% (CPU Time= 0:00:06.6  MEM= 2117.6M)
[03/17 15:16:12   3152s] Extracted 100% (CPU Time= 0:00:08.2  MEM= 2119.7M)
[03/17 15:16:13   3152s] Number of Extracted Resistors     : 835222
[03/17 15:16:13   3152s] Number of Extracted Ground Cap.   : 842073
[03/17 15:16:13   3152s] Number of Extracted Coupling Cap. : 1207352
[03/17 15:16:13   3152s] Opening parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d' for reading (mem: 2079.637M)
[03/17 15:16:13   3152s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/17 15:16:13   3152s]  Corner: Cmax
[03/17 15:16:13   3152s]  Corner: Cmin
[03/17 15:16:13   3152s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2079.6M)
[03/17 15:16:13   3152s] Creating parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb_Filter.rcdb.d' for storing RC.
[03/17 15:16:13   3153s] Closing parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d': 54865 access done (mem: 2079.637M)
[03/17 15:16:14   3153s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2079.637M)
[03/17 15:16:14   3153s] Opening parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d' for reading (mem: 2079.637M)
[03/17 15:16:14   3153s] processing rcdb (/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d) for hinst (top) of cell (fullchip);
[03/17 15:16:14   3154s] Closing parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d': 0 access done (mem: 2079.637M)
[03/17 15:16:14   3154s] Lumped Parasitic Loading Completed (total cpu=0:00:01.2, real=0:00:00.0, current mem=2079.637M)
[03/17 15:16:14   3154s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.5  Real Time: 0:00:10.0  MEM: 2079.637M)
[03/17 15:16:14   3154s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[03/17 15:16:14   3154s] <CMD> optDesign -postRoute -setup -hold
[03/17 15:16:14   3154s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1548.3M, totSessionCpu=0:52:35 **
[03/17 15:16:14   3154s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/17 15:16:14   3154s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/17 15:16:16   3156s] Need call spDPlaceInit before registerPrioInstLoc.
[03/17 15:16:16   3156s] Switching SI Aware to true by default in postroute mode   
[03/17 15:16:16   3156s] GigaOpt running with 1 threads.
[03/17 15:16:16   3156s] Info: 1 threads available for lower-level modules during optimization.
[03/17 15:16:16   3156s] OPERPROF: Starting DPlace-Init at level 1, MEM:2049.4M
[03/17 15:16:16   3156s] z: 2, totalTracks: 1
[03/17 15:16:16   3156s] z: 4, totalTracks: 1
[03/17 15:16:16   3156s] z: 6, totalTracks: 1
[03/17 15:16:16   3156s] z: 8, totalTracks: 1
[03/17 15:16:16   3156s] #spOpts: N=65 
[03/17 15:16:16   3156s] All LLGs are deleted
[03/17 15:16:16   3156s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2049.4M
[03/17 15:16:16   3156s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2049.4M
[03/17 15:16:16   3156s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2049.4M
[03/17 15:16:16   3156s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2049.4M
[03/17 15:16:16   3156s] Core basic site is core
[03/17 15:16:16   3156s] SiteArray: non-trimmed site array dimensions = 365 x 3296
[03/17 15:16:16   3156s] SiteArray: use 4,861,952 bytes
[03/17 15:16:16   3156s] SiteArray: current memory after site array memory allocation 2054.1M
[03/17 15:16:16   3156s] SiteArray: FP blocked sites are writable
[03/17 15:16:16   3156s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 15:16:16   3156s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2054.1M
[03/17 15:16:16   3156s] Process 36298 wires and vias for routing blockage and capacity analysis
[03/17 15:16:16   3156s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.060, REAL:0.065, MEM:2054.1M
[03/17 15:16:16   3156s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.170, REAL:0.171, MEM:2054.1M
[03/17 15:16:16   3156s] OPERPROF:     Starting CMU at level 3, MEM:2054.1M
[03/17 15:16:16   3156s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:2054.1M
[03/17 15:16:16   3156s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.190, REAL:0.194, MEM:2054.1M
[03/17 15:16:16   3156s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2054.1MB).
[03/17 15:16:16   3156s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.294, MEM:2054.1M
[03/17 15:16:16   3156s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/17 15:16:16   3156s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/17 15:16:16   3156s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/17 15:16:16   3156s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/17 15:16:16   3156s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/17 15:16:16   3156s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/17 15:16:16   3156s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/17 15:16:16   3156s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/17 15:16:16   3156s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/17 15:16:16   3156s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/17 15:16:16   3156s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/17 15:16:16   3156s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/17 15:16:16   3156s] 	Cell FILL1_LL, site bcore.
[03/17 15:16:16   3156s] 	Cell FILL_NW_HH, site bcore.
[03/17 15:16:16   3156s] 	Cell FILL_NW_LL, site bcore.
[03/17 15:16:16   3156s] 	Cell LVLLHCD1, site bcore.
[03/17 15:16:16   3156s] 	Cell LVLLHCD2, site bcore.
[03/17 15:16:16   3156s] 	Cell LVLLHCD4, site bcore.
[03/17 15:16:16   3156s] 	Cell LVLLHCD8, site bcore.
[03/17 15:16:16   3156s] 	Cell LVLLHD1, site bcore.
[03/17 15:16:16   3156s] 	Cell LVLLHD2, site bcore.
[03/17 15:16:16   3156s] 	Cell LVLLHD4, site bcore.
[03/17 15:16:16   3156s] 	Cell LVLLHD8, site bcore.
[03/17 15:16:16   3156s] .
[03/17 15:16:16   3156s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2054.1M
[03/17 15:16:16   3156s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.210, REAL:0.209, MEM:2054.1M
[03/17 15:16:16   3156s] LayerId::1 widthSet size::4
[03/17 15:16:16   3156s] LayerId::2 widthSet size::4
[03/17 15:16:16   3156s] LayerId::3 widthSet size::4
[03/17 15:16:16   3156s] LayerId::4 widthSet size::4
[03/17 15:16:16   3156s] LayerId::5 widthSet size::4
[03/17 15:16:16   3156s] LayerId::6 widthSet size::4
[03/17 15:16:16   3156s] LayerId::7 widthSet size::4
[03/17 15:16:16   3156s] LayerId::8 widthSet size::4
[03/17 15:16:16   3156s] Initializing multi-corner capacitance tables ... 
[03/17 15:16:17   3157s] Initializing multi-corner resistance tables ...
[03/17 15:16:17   3157s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.269044 ; uaWl: 0.997992 ; uaWlH: 0.265690 ; aWlH: 0.001512 ; Pmax: 0.834200 ; wcR: 0.636400 ; newSi: 0.088900 ; pMod: 82 ; 
[03/17 15:16:17   3157s] 
[03/17 15:16:17   3157s] Creating Lib Analyzer ...
[03/17 15:16:17   3157s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[03/17 15:16:17   3157s] Type 'man IMPOPT-7077' for more detail.
[03/17 15:16:17   3157s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/17 15:16:17   3157s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/17 15:16:17   3157s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/17 15:16:17   3157s] 
[03/17 15:16:18   3158s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:52:38 mem=2062.1M
[03/17 15:16:18   3158s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:52:38 mem=2062.1M
[03/17 15:16:18   3158s] Creating Lib Analyzer, finished. 
[03/17 15:16:18   3158s] Effort level <high> specified for reg2reg path_group
[03/17 15:16:19   3160s] AAE DB initialization (MEM=2081.18 CPU=0:00:00.3 REAL=0:00:00.0) 
[03/17 15:16:20   3160s] Starting SI iteration 1 using Infinite Timing Windows
[03/17 15:16:20   3160s] #################################################################################
[03/17 15:16:20   3160s] # Design Stage: PostRoute
[03/17 15:16:20   3160s] # Design Name: fullchip
[03/17 15:16:20   3160s] # Design Mode: 65nm
[03/17 15:16:20   3160s] # Analysis Mode: MMMC OCV 
[03/17 15:16:20   3160s] # Parasitics Mode: SPEF/RCDB
[03/17 15:16:20   3160s] # Signoff Settings: SI On 
[03/17 15:16:20   3160s] #################################################################################
[03/17 15:16:22   3162s] AAE_INFO: 1 threads acquired from CTE.
[03/17 15:16:22   3162s] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 2081.2M) ***
[03/17 15:16:23   3163s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2100.3M)
[03/17 15:16:23   3163s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/17 15:16:23   3164s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2100.2M)
[03/17 15:16:24   3164s] Starting SI iteration 2
[03/17 15:16:24   3164s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2096.2M) ***
[03/17 15:16:25   3165s]              0V	    VSS
[03/17 15:16:25   3165s]            0.9V	    VDD
[03/17 15:16:28   3168s] Processing average sequential pin duty cycle 
[03/17 15:16:28   3168s] Processing average sequential pin duty cycle 
[03/17 15:16:28   3168s] Initializing cpe interface
[03/17 15:16:30   3170s] Processing average sequential pin duty cycle 
[03/17 15:16:33   3173s] **optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 1638.9M, totSessionCpu=0:52:54 **
[03/17 15:16:33   3173s] Existing Dirty Nets : 0
[03/17 15:16:33   3173s] New Signature Flow (optDesignCheckOptions) ....
[03/17 15:16:33   3173s] #Taking db snapshot
[03/17 15:16:33   3173s] #Taking db snapshot ... done
[03/17 15:16:33   3173s] OPERPROF: Starting checkPlace at level 1, MEM:2119.4M
[03/17 15:16:33   3173s] z: 2, totalTracks: 1
[03/17 15:16:33   3173s] z: 4, totalTracks: 1
[03/17 15:16:33   3173s] z: 6, totalTracks: 1
[03/17 15:16:33   3173s] z: 8, totalTracks: 1
[03/17 15:16:33   3173s] #spOpts: N=65 
[03/17 15:16:33   3173s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2119.4M
[03/17 15:16:33   3174s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.087, MEM:2119.4M
[03/17 15:16:33   3174s] Begin checking placement ... (start mem=2119.4M, init mem=2119.4M)
[03/17 15:16:33   3174s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2119.4M
[03/17 15:16:33   3174s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.004, MEM:2119.4M
[03/17 15:16:33   3174s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2119.4M
[03/17 15:16:34   3174s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.240, REAL:0.232, MEM:2119.4M
[03/17 15:16:34   3174s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2119.4M
[03/17 15:16:34   3174s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.020, REAL:0.025, MEM:2119.4M
[03/17 15:16:34   3174s] *info: Placed = 50697         
[03/17 15:16:34   3174s] *info: Unplaced = 0           
[03/17 15:16:34   3174s] Placement Density:45.98%(199140/433094)
[03/17 15:16:34   3174s] Placement Density (including fixed std cells):45.98%(199140/433094)
[03/17 15:16:34   3174s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2119.4M
[03/17 15:16:34   3174s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.018, MEM:2114.8M
[03/17 15:16:34   3174s] Finished checkPlace (total: cpu=0:00:00.5, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:01.0; mem=2114.8M)
[03/17 15:16:34   3174s] OPERPROF: Finished checkPlace at level 1, CPU:0.500, REAL:0.492, MEM:2114.8M
[03/17 15:16:34   3174s]  Initial DC engine is -> aae
[03/17 15:16:34   3174s]  
[03/17 15:16:34   3174s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/17 15:16:34   3174s]  
[03/17 15:16:34   3174s]  
[03/17 15:16:34   3174s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/17 15:16:34   3174s]  
[03/17 15:16:34   3174s] Reset EOS DB
[03/17 15:16:34   3174s] Ignoring AAE DB Resetting ...
[03/17 15:16:34   3174s]  Set Options for AAE Based Opt flow 
[03/17 15:16:34   3174s] *** optDesign -postRoute ***
[03/17 15:16:34   3174s] DRC Margin: user margin 0.0; extra margin 0
[03/17 15:16:34   3174s] Setup Target Slack: user slack 0
[03/17 15:16:34   3174s] Hold Target Slack: user slack 0
[03/17 15:16:34   3174s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/17 15:16:34   3174s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/17 15:16:34   3174s] Type 'man IMPOPT-3195' for more detail.
[03/17 15:16:34   3174s] All LLGs are deleted
[03/17 15:16:34   3174s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2114.8M
[03/17 15:16:34   3174s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2114.8M
[03/17 15:16:34   3174s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2114.8M
[03/17 15:16:34   3174s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2114.8M
[03/17 15:16:34   3174s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2119.4M
[03/17 15:16:34   3174s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.060, REAL:0.066, MEM:2119.4M
[03/17 15:16:34   3174s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.170, REAL:0.173, MEM:2119.4M
[03/17 15:16:34   3174s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.180, REAL:0.191, MEM:2119.4M
[03/17 15:16:34   3174s] Include MVT Delays for Hold Opt
[03/17 15:16:34   3174s] Deleting Cell Server ...
[03/17 15:16:34   3174s] Deleting Lib Analyzer.
[03/17 15:16:34   3174s] ** INFO : this run is activating 'postRoute' automaton
[03/17 15:16:34   3174s] 
[03/17 15:16:34   3174s] Power view               = WC_VIEW
[03/17 15:16:34   3174s] Number of VT partitions  = 2
[03/17 15:16:34   3174s] Standard cells in design = 811
[03/17 15:16:34   3174s] Instances in design      = 50697
[03/17 15:16:34   3174s] 
[03/17 15:16:34   3174s] Instance distribution across the VT partitions:
[03/17 15:16:34   3174s] 
[03/17 15:16:34   3174s]  LVT : inst = 2867 (5.7%), cells = 335 (41.31%)
[03/17 15:16:34   3174s]    Lib tcbn65gpluswc        : inst = 2867 (5.7%)
[03/17 15:16:34   3174s] 
[03/17 15:16:34   3174s]  HVT : inst = 47830 (94.3%), cells = 461 (56.84%)
[03/17 15:16:34   3174s]    Lib tcbn65gpluswc        : inst = 47830 (94.3%)
[03/17 15:16:34   3174s] 
[03/17 15:16:34   3174s] Reporting took 0 sec
[03/17 15:16:34   3174s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/17 15:16:34   3174s] Extraction called for design 'fullchip' of instances=50697 and nets=64928 using extraction engine 'postRoute' at effort level 'low' .
[03/17 15:16:34   3174s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/17 15:16:34   3174s] RC Extraction called in multi-corner(2) mode.
[03/17 15:16:34   3174s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/17 15:16:34   3174s] Process corner(s) are loaded.
[03/17 15:16:34   3174s]  Corner: Cmax
[03/17 15:16:34   3174s]  Corner: Cmin
[03/17 15:16:34   3174s] extractDetailRC Option : -outfile /tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d -maxResLength 200  -extended
[03/17 15:16:34   3174s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/17 15:16:34   3174s]       RC Corner Indexes            0       1   
[03/17 15:16:34   3174s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/17 15:16:34   3174s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/17 15:16:34   3174s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/17 15:16:34   3174s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/17 15:16:34   3174s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/17 15:16:34   3174s] Shrink Factor                : 1.00000
[03/17 15:16:35   3175s] LayerId::1 widthSet size::4
[03/17 15:16:35   3175s] LayerId::2 widthSet size::4
[03/17 15:16:35   3175s] LayerId::3 widthSet size::4
[03/17 15:16:35   3175s] LayerId::4 widthSet size::4
[03/17 15:16:35   3175s] LayerId::5 widthSet size::4
[03/17 15:16:35   3175s] LayerId::6 widthSet size::4
[03/17 15:16:35   3175s] LayerId::7 widthSet size::4
[03/17 15:16:35   3175s] LayerId::8 widthSet size::4
[03/17 15:16:35   3175s] Initializing multi-corner capacitance tables ... 
[03/17 15:16:35   3175s] Initializing multi-corner resistance tables ...
[03/17 15:16:36   3176s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.269044 ; uaWl: 0.997992 ; uaWlH: 0.265690 ; aWlH: 0.001512 ; Pmax: 0.834200 ; wcR: 0.636400 ; newSi: 0.088900 ; pMod: 82 ; 
[03/17 15:16:36   3176s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2111.4M)
[03/17 15:16:36   3176s] Creating parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d' for storing RC.
[03/17 15:16:37   3177s] Extracted 10.0004% (CPU Time= 0:00:01.7  MEM= 2191.0M)
[03/17 15:16:37   3177s] Extracted 20.0004% (CPU Time= 0:00:02.1  MEM= 2191.0M)
[03/17 15:16:38   3178s] Extracted 30.0004% (CPU Time= 0:00:02.5  MEM= 2191.0M)
[03/17 15:16:38   3178s] Extracted 40.0004% (CPU Time= 0:00:02.9  MEM= 2191.0M)
[03/17 15:16:39   3179s] Extracted 50.0004% (CPU Time= 0:00:03.7  MEM= 2195.0M)
[03/17 15:16:40   3180s] Extracted 60.0004% (CPU Time= 0:00:05.1  MEM= 2195.0M)
[03/17 15:16:41   3181s] Extracted 70.0004% (CPU Time= 0:00:05.5  MEM= 2195.0M)
[03/17 15:16:41   3181s] Extracted 80.0004% (CPU Time= 0:00:05.9  MEM= 2195.0M)
[03/17 15:16:42   3182s] Extracted 90.0004% (CPU Time= 0:00:06.5  MEM= 2195.0M)
[03/17 15:16:43   3183s] Extracted 100% (CPU Time= 0:00:08.2  MEM= 2197.1M)
[03/17 15:16:43   3184s] Number of Extracted Resistors     : 835222
[03/17 15:16:43   3184s] Number of Extracted Ground Cap.   : 842073
[03/17 15:16:43   3184s] Number of Extracted Coupling Cap. : 1207352
[03/17 15:16:43   3184s] Opening parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d' for reading (mem: 2157.078M)
[03/17 15:16:43   3184s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/17 15:16:43   3184s]  Corner: Cmax
[03/17 15:16:43   3184s]  Corner: Cmin
[03/17 15:16:44   3184s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2157.1M)
[03/17 15:16:44   3184s] Creating parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb_Filter.rcdb.d' for storing RC.
[03/17 15:16:44   3185s] Closing parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d': 54865 access done (mem: 2157.078M)
[03/17 15:16:44   3185s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2157.078M)
[03/17 15:16:44   3185s] Opening parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d' for reading (mem: 2157.078M)
[03/17 15:16:44   3185s] processing rcdb (/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d) for hinst (top) of cell (fullchip);
[03/17 15:16:45   3186s] Closing parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d': 0 access done (mem: 2157.078M)
[03/17 15:16:45   3186s] Lumped Parasitic Loading Completed (total cpu=0:00:01.2, real=0:00:01.0, current mem=2157.078M)
[03/17 15:16:45   3186s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.5  Real Time: 0:00:11.0  MEM: 2157.078M)
[03/17 15:16:45   3186s] Opening parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d' for reading (mem: 2157.078M)
[03/17 15:16:45   3186s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2157.1M)
[03/17 15:16:45   3186s] LayerId::1 widthSet size::4
[03/17 15:16:45   3186s] LayerId::2 widthSet size::4
[03/17 15:16:45   3186s] LayerId::3 widthSet size::4
[03/17 15:16:45   3186s] LayerId::4 widthSet size::4
[03/17 15:16:45   3186s] LayerId::5 widthSet size::4
[03/17 15:16:45   3186s] LayerId::6 widthSet size::4
[03/17 15:16:45   3186s] LayerId::7 widthSet size::4
[03/17 15:16:45   3186s] LayerId::8 widthSet size::4
[03/17 15:16:45   3186s] Initializing multi-corner capacitance tables ... 
[03/17 15:16:45   3186s] Initializing multi-corner resistance tables ...
[03/17 15:16:46   3187s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.269044 ; uaWl: 0.997992 ; uaWlH: 0.265690 ; aWlH: 0.001512 ; Pmax: 0.834200 ; wcR: 0.636400 ; newSi: 0.088900 ; pMod: 82 ; 
[03/17 15:16:46   3187s] Start AAE Lib Loading. (MEM=2157.08)
[03/17 15:16:46   3187s] End AAE Lib Loading. (MEM=2176.16 CPU=0:00:00.0 Real=0:00:00.0)
[03/17 15:16:46   3187s] End AAE Lib Interpolated Model. (MEM=2176.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:16:46   3187s] **INFO: Starting Blocking QThread with 1 CPU
[03/17 15:16:46   3187s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/17 15:16:46   3187s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
[03/17 15:16:46   3187s] Starting delay calculation for Hold views
[03/17 15:16:46   3187s] #################################################################################
[03/17 15:16:46   3187s] # Design Stage: PostRoute
[03/17 15:16:46   3187s] # Design Name: fullchip
[03/17 15:16:46   3187s] # Design Mode: 65nm
[03/17 15:16:46   3187s] # Analysis Mode: MMMC OCV 
[03/17 15:16:46   3187s] # Parasitics Mode: SPEF/RCDB
[03/17 15:16:46   3187s] # Signoff Settings: SI Off 
[03/17 15:16:46   3187s] #################################################################################
[03/17 15:16:46   3187s] AAE_INFO: 1 threads acquired from CTE.
[03/17 15:16:46   3187s] Calculate late delays in OCV mode...
[03/17 15:16:46   3187s] Calculate early delays in OCV mode...
[03/17 15:16:46   3187s] Topological Sorting (REAL = 0:00:00.0, MEM = 7.9M, InitMEM = 0.2M)
[03/17 15:16:46   3187s] Start delay calculation (fullDC) (1 T). (MEM=7.90625)
[03/17 15:16:46   3187s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/17 15:16:46   3187s] End AAE Lib Interpolated Model. (MEM=27.6328 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:16:46   3187s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/17 15:16:46   3187s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 54882. 
[03/17 15:16:46   3187s] Total number of fetched objects 54882
[03/17 15:16:46   3187s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/17 15:16:46   3187s] End delay calculation. (MEM=0 CPU=0:00:08.3 REAL=0:00:08.0)
[03/17 15:16:46   3187s] End delay calculation (fullDC). (MEM=0 CPU=0:00:09.9 REAL=0:00:10.0)
[03/17 15:16:46   3187s] *** CDM Built up (cpu=0:00:10.2  real=0:00:11.0  mem= 0.0M) ***
[03/17 15:16:46   3187s] *** Done Building Timing Graph (cpu=0:00:12.1 real=0:00:12.0 totSessionCpu=0:00:14.5 mem=0.0M)
[03/17 15:16:46   3187s] Done building cte hold timing graph (HoldAware) cpu=0:00:14.5 real=0:00:14.0 totSessionCpu=0:00:14.5 mem=0.0M ***
[03/17 15:16:46   3187s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[03/17 15:16:46   3187s] *** QThread HoldInit [finish] : cpu/real = 0:00:15.8/0:00:15.7 (1.0), mem = 0.0M
[03/17 15:16:46   3187s] 
[03/17 15:16:46   3187s] =============================================================================================
[03/17 15:16:46   3187s]  Step TAT Report for QThreadWorker #1
[03/17 15:16:46   3187s] =============================================================================================
[03/17 15:16:46   3187s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:16:46   3187s] ---------------------------------------------------------------------------------------------
[03/17 15:16:46   3187s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:16:46   3187s] [ TimingUpdate           ]      1   0:00:01.8  (  11.3 % )     0:00:12.1 /  0:00:12.1    1.0
[03/17 15:16:46   3187s] [ FullDelayCalc          ]      1   0:00:10.3  (  65.3 % )     0:00:10.3 /  0:00:10.3    1.0
[03/17 15:16:46   3187s] [ SlackTraversorInit     ]      1   0:00:00.7  (   4.3 % )     0:00:00.7 /  0:00:00.7    1.0
[03/17 15:16:46   3187s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:16:46   3187s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:16:46   3187s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:16:46   3187s] [ MISC                   ]          0:00:03.0  (  19.1 % )     0:00:03.0 /  0:00:03.0    1.0
[03/17 15:16:46   3187s] ---------------------------------------------------------------------------------------------
[03/17 15:16:46   3187s]  QThreadWorker #1 TOTAL             0:00:15.7  ( 100.0 % )     0:00:15.7 /  0:00:15.8    1.0
[03/17 15:16:46   3187s] ---------------------------------------------------------------------------------------------
[03/17 15:16:46   3187s] 
[03/17 15:17:02   3202s]  
_______________________________________________________________________
[03/17 15:17:04   3204s] Starting delay calculation for Setup views
[03/17 15:17:04   3204s] Starting SI iteration 1 using Infinite Timing Windows
[03/17 15:17:04   3204s] #################################################################################
[03/17 15:17:04   3204s] # Design Stage: PostRoute
[03/17 15:17:04   3204s] # Design Name: fullchip
[03/17 15:17:04   3204s] # Design Mode: 65nm
[03/17 15:17:04   3204s] # Analysis Mode: MMMC OCV 
[03/17 15:17:04   3204s] # Parasitics Mode: SPEF/RCDB
[03/17 15:17:04   3204s] # Signoff Settings: SI On 
[03/17 15:17:04   3204s] #################################################################################
[03/17 15:17:05   3205s] AAE_INFO: 1 threads acquired from CTE.
[03/17 15:17:05   3205s] Setting infinite Tws ...
[03/17 15:17:05   3205s] First Iteration Infinite Tw... 
[03/17 15:17:05   3205s] Calculate early delays in OCV mode...
[03/17 15:17:05   3205s] Calculate late delays in OCV mode...
[03/17 15:17:05   3205s] Topological Sorting (REAL = 0:00:00.0, MEM = 2183.9M, InitMEM = 2176.2M)
[03/17 15:17:05   3205s] Start delay calculation (fullDC) (1 T). (MEM=2183.91)
[03/17 15:17:06   3206s] End AAE Lib Interpolated Model. (MEM=2195.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:17:25   3225s] Total number of fetched objects 54882
[03/17 15:17:25   3225s] AAE_INFO-618: Total number of nets in the design is 64928,  84.5 percent of the nets selected for SI analysis
[03/17 15:17:25   3225s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[03/17 15:17:25   3225s] End delay calculation. (MEM=2251.2 CPU=0:00:18.7 REAL=0:00:19.0)
[03/17 15:17:25   3225s] End delay calculation (fullDC). (MEM=2224.12 CPU=0:00:20.2 REAL=0:00:20.0)
[03/17 15:17:25   3225s] *** CDM Built up (cpu=0:00:21.0  real=0:00:21.0  mem= 2224.1M) ***
[03/17 15:17:27   3227s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2224.1M)
[03/17 15:17:27   3227s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/17 15:17:27   3228s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2224.1M)
[03/17 15:17:27   3228s] 
[03/17 15:17:27   3228s] Executing IPO callback for view pruning ..
[03/17 15:17:27   3228s] Starting SI iteration 2
[03/17 15:17:28   3228s] Calculate early delays in OCV mode...
[03/17 15:17:28   3228s] Calculate late delays in OCV mode...
[03/17 15:17:28   3228s] Start delay calculation (fullDC) (1 T). (MEM=2162.24)
[03/17 15:17:28   3229s] End AAE Lib Interpolated Model. (MEM=2162.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:17:35   3236s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/17 15:17:35   3236s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 54882. 
[03/17 15:17:35   3236s] Total number of fetched objects 54882
[03/17 15:17:35   3236s] AAE_INFO-618: Total number of nets in the design is 64928,  9.1 percent of the nets selected for SI analysis
[03/17 15:17:35   3236s] End delay calculation. (MEM=2168.39 CPU=0:00:07.1 REAL=0:00:07.0)
[03/17 15:17:35   3236s] End delay calculation (fullDC). (MEM=2168.39 CPU=0:00:07.4 REAL=0:00:07.0)
[03/17 15:17:35   3236s] *** CDM Built up (cpu=0:00:07.5  real=0:00:07.0  mem= 2168.4M) ***
[03/17 15:17:38   3238s] *** Done Building Timing Graph (cpu=0:00:34.4 real=0:00:34.0 totSessionCpu=0:53:59 mem=2168.4M)
[03/17 15:17:38   3238s] End AAE Lib Interpolated Model. (MEM=2168.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:17:38   3239s] ** Profile ** Start :  cpu=0:00:00.0, mem=2168.4M
[03/17 15:17:38   3239s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2168.4M
[03/17 15:17:38   3239s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.098, MEM:2168.4M
[03/17 15:17:38   3239s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2168.4M
[03/17 15:17:39   3239s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2168.4M
[03/17 15:17:40   3240s] ** Profile ** DRVs :  cpu=0:00:01.0, mem=2183.7M
[03/17 15:17:40   3240s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.822  | -0.066  | -0.822  |
|           TNS (ns):|-385.067 | -0.919  |-385.067 |
|    Violating Paths:|  2056   |   60    |  2056   |
|          All Paths:|  8650   |  5576   |  6730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.005   |      7 (7)       |
|   max_tran     |     6 (1149)     |   -0.442   |     6 (1149)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 45.981%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:26, real = 0:01:26, mem = 1765.6M, totSessionCpu=0:54:01 **
[03/17 15:17:40   3240s] Setting latch borrow mode to budget during optimization.
[03/17 15:17:43   3243s] Info: Done creating the CCOpt slew target map.
[03/17 15:17:43   3243s] Glitch fixing enabled
[03/17 15:17:43   3243s] #InfoCS: Num dontuse cells 92, Num usable cells 758
[03/17 15:17:43   3243s] optDesignOneStep: Power Flow
[03/17 15:17:43   3243s] #InfoCS: Num dontuse cells 92, Num usable cells 758
[03/17 15:17:43   3243s] Running CCOpt-PRO on entire clock network
[03/17 15:17:43   3243s] Net route status summary:
[03/17 15:17:43   3243s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/17 15:17:43   3243s]   Non-clock: 64927 (unrouted=10063, trialRouted=0, noStatus=0, routed=54864, fixed=0, [crossesIlmBoundary=0, tooFewTerms=10063, (crossesIlmBoundary AND tooFewTerms=0)])
[03/17 15:17:43   3243s] Clock tree cells fixed by user: 0 out of 0
[03/17 15:17:43   3243s] PRO...
[03/17 15:17:43   3243s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[03/17 15:17:43   3243s] Initializing clock structures...
[03/17 15:17:43   3243s]   Creating own balancer
[03/17 15:17:43   3243s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[03/17 15:17:43   3243s]   Removing CTS place status from clock tree and sinks.
[03/17 15:17:43   3243s]   Removed CTS place status from 0 clock cells (out of 9 ) and 0 clock sinks (out of 0 ).
[03/17 15:17:43   3243s]   Initializing legalizer
[03/17 15:17:43   3243s]   Using cell based legalization.
[03/17 15:17:43   3243s] OPERPROF: Starting DPlace-Init at level 1, MEM:2155.2M
[03/17 15:17:43   3243s] z: 2, totalTracks: 1
[03/17 15:17:43   3243s] z: 4, totalTracks: 1
[03/17 15:17:43   3243s] z: 6, totalTracks: 1
[03/17 15:17:43   3243s] z: 8, totalTracks: 1
[03/17 15:17:43   3243s] #spOpts: N=65 mergeVia=F 
[03/17 15:17:43   3244s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2155.2M
[03/17 15:17:43   3244s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.112, MEM:2155.2M
[03/17 15:17:43   3244s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2155.2MB).
[03/17 15:17:43   3244s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.182, MEM:2155.2M
[03/17 15:17:43   3244s] (I)       Load db... (mem=2155.2M)
[03/17 15:17:43   3244s] (I)       Read data from FE... (mem=2155.2M)
[03/17 15:17:43   3244s] (I)       Read nodes and places... (mem=2155.2M)
[03/17 15:17:43   3244s] (I)       Number of ignored instance 0
[03/17 15:17:43   3244s] (I)       Number of inbound cells 0
[03/17 15:17:43   3244s] (I)       numMoveCells=50697, numMacros=0  numPads=316  numMultiRowHeightInsts=0
[03/17 15:17:43   3244s] (I)       cell height: 3600, count: 50697
[03/17 15:17:43   3244s] (I)       Done Read nodes and places (cpu=0.070s, mem=2170.1M)
[03/17 15:17:43   3244s] (I)       Read rows... (mem=2170.1M)
[03/17 15:17:43   3244s] (I)       Done Read rows (cpu=0.000s, mem=2170.1M)
[03/17 15:17:43   3244s] (I)       Done Read data from FE (cpu=0.070s, mem=2170.1M)
[03/17 15:17:43   3244s] (I)       Done Load db (cpu=0.070s, mem=2170.1M)
[03/17 15:17:43   3244s] (I)       Constructing placeable region... (mem=2170.1M)
[03/17 15:17:43   3244s] (I)       Constructing bin map
[03/17 15:17:43   3244s] (I)       Initialize bin information with width=36000 height=36000
[03/17 15:17:43   3244s] (I)       Done constructing bin map
[03/17 15:17:43   3244s] (I)       Removing 0 blocked bin with high fixed inst density
[03/17 15:17:44   3244s] (I)       Compute region effective width... (mem=2170.1M)
[03/17 15:17:44   3244s] (I)       Done Compute region effective width (cpu=0.000s, mem=2170.1M)
[03/17 15:17:44   3244s] (I)       Done Constructing placeable region (cpu=0.020s, mem=2170.1M)
[03/17 15:17:44   3244s]   Reconstructing clock tree datastructures...
[03/17 15:17:44   3244s]     Validating CTS configuration...
[03/17 15:17:44   3244s]     Checking module port directions...
[03/17 15:17:44   3244s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/17 15:17:44   3244s]     Non-default CCOpt properties:
[03/17 15:17:44   3244s]     adjacent_rows_legal: true (default: false)
[03/17 15:17:44   3244s]     allow_non_fterm_identical_swaps: 0 (default: true)
[03/17 15:17:44   3244s]     cell_density is set for at least one key
[03/17 15:17:44   3244s]     cell_halo_rows: 0 (default: 1)
[03/17 15:17:44   3244s]     cell_halo_sites: 0 (default: 4)
[03/17 15:17:44   3244s]     cloning_copy_activity: 1 (default: false)
[03/17 15:17:44   3244s]     force_design_routing_status: 1 (default: auto)
[03/17 15:17:44   3244s]     route_type is set for at least one key
[03/17 15:17:44   3244s]     update_io_latency: 0 (default: true)
[03/17 15:17:44   3244s]     Route type trimming info:
[03/17 15:17:44   3244s]       No route type modifications were made.
[03/17 15:17:44   3244s] **ERROR: (IMPCCOPT-1349):	Clock tree clk1 connects to 7 module(s) without definitions in the netlist.
    Accumulated time to calculate placeable region: 0
[03/17 15:17:44   3244s] (I)       Initializing Steiner engine. 
[03/17 15:17:44   3244s] End AAE Lib Interpolated Model. (MEM=2184.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:17:44   3244s]     Library trimming buffers in power domain auto-default and half-corner WC:setup.late removed 0 of 9 cells
[03/17 15:17:44   3244s]     Original list had 9 cells:
[03/17 15:17:44   3244s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/17 15:17:44   3244s]     Library trimming was not able to trim any cells:
[03/17 15:17:44   3244s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/17 15:17:44   3244s]     Accumulated time to calculate placeable region: 0
[03/17 15:17:44   3244s]     Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
[03/17 15:17:44   3244s]     Original list had 8 cells:
[03/17 15:17:44   3244s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/17 15:17:44   3244s]     Library trimming was not able to trim any cells:
[03/17 15:17:44   3244s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/17 15:17:44   3244s]     Accumulated time to calculate placeable region: 0
[03/17 15:17:44   3245s]     Clock tree balancer configuration for clock_tree clk1:
[03/17 15:17:44   3245s]     Non-default CCOpt properties:
[03/17 15:17:44   3245s]       cell_density: 1 (default: 0.75)
[03/17 15:17:44   3245s]       route_type (leaf): default_route_type_leaf (default: default)
[03/17 15:17:44   3245s]       route_type (trunk): default_route_type_nonleaf (default: default)
[03/17 15:17:44   3245s]       route_type (top): default_route_type_nonleaf (default: default)
[03/17 15:17:44   3245s]     Found 1 module instances of undefined cell asyn_fifo
[03/17 15:17:44   3245s]     Found 1 module instances of undefined cell asyn_fifo
[03/17 15:17:44   3245s]     Found 1 module instances of undefined cell asyn_fifo_128bit
[03/17 15:17:44   3245s]     Found 2 module instances of undefined cell fifo_nodirectout
[03/17 15:17:44   3245s]     Found 2 module instances of undefined cell fifo_nodirectout
[03/17 15:17:44   3245s]     CTS will not run on this clock tree.
[03/17 15:17:44   3245s]     For power domain auto-default:
[03/17 15:17:44   3245s]       Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/17 15:17:44   3245s]       Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/17 15:17:44   3245s]       Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/17 15:17:44   3245s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 433094.400um^2
[03/17 15:17:44   3245s]     Top Routing info:
[03/17 15:17:44   3245s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/17 15:17:44   3245s]       Unshielded; Mask Constraint: 0; Source: route_type.
[03/17 15:17:44   3245s]     Trunk Routing info:
[03/17 15:17:44   3245s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/17 15:17:44   3245s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/17 15:17:44   3245s]     Leaf Routing info:
[03/17 15:17:44   3245s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/17 15:17:44   3245s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/17 15:17:44   3245s]     For timing_corner WC:setup, late and power domain auto-default:
[03/17 15:17:44   3245s]       Slew time target (leaf):    0.105ns
[03/17 15:17:44   3245s]       Slew time target (trunk):   0.105ns
[03/17 15:17:44   3245s]       Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
[03/17 15:17:44   3245s]       Buffer unit delay: 0.057ns
[03/17 15:17:44   3245s]       Buffer max distance: 562.449um
[03/17 15:17:44   3245s]     Fastest wire driving cells and distances:
[03/17 15:17:44   3245s]       Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/17 15:17:44   3245s]       Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
[03/17 15:17:44   3245s]       Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/17 15:17:44   3245s]     
[03/17 15:17:44   3245s]     
[03/17 15:17:44   3245s]     Logic Sizing Table:
[03/17 15:17:44   3245s]     
[03/17 15:17:44   3245s]     ----------------------------------------------------------
[03/17 15:17:44   3245s]     Cell    Instance count    Source    Eligible library cells
[03/17 15:17:44   3245s]     ----------------------------------------------------------
[03/17 15:17:44   3245s]       (empty table)
[03/17 15:17:44   3245s]     ----------------------------------------------------------
[03/17 15:17:44   3245s]     
[03/17 15:17:44   3245s]     
[03/17 15:17:45   3245s]     Clock tree balancer configuration for skew_group clk1/CON:
[03/17 15:17:45   3245s]       Sources:                     pin clk1
[03/17 15:17:45   3245s]       Total number of sinks:       4670
[03/17 15:17:45   3245s]       Delay constrained sinks:     4670
[03/17 15:17:45   3245s]       Non-leaf sinks:              0
[03/17 15:17:45   3245s]       Ignore pins:                 0
[03/17 15:17:45   3245s]      Timing corner WC:setup.late:
[03/17 15:17:45   3245s]       Skew target:                 0.000ns
[03/17 15:17:45   3245s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/17 15:17:45   3245s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/17 15:17:45   3245s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/17 15:17:45   3245s]     Primary reporting skew groups are:
[03/17 15:17:45   3245s]     skew_group clk1/CON with 4670 clock sinks
[03/17 15:17:45   3245s]     
[03/17 15:17:45   3245s]     Via Selection for Estimated Routes (rule default):
[03/17 15:17:45   3245s]     
[03/17 15:17:45   3245s]     --------------------------------------------------------------
[03/17 15:17:45   3245s]     Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[03/17 15:17:45   3245s]     Range                  (Ohm)    (fF)     (fs)     Only
[03/17 15:17:45   3245s]     --------------------------------------------------------------
[03/17 15:17:45   3245s]     M1-M2    VIA12_1cut    1.500    0.017    0.025    false
[03/17 15:17:45   3245s]     M2-M3    VIA23_1cut    1.500    0.015    0.023    false
[03/17 15:17:45   3245s]     M3-M4    VIA34_1cut    1.500    0.015    0.023    false
[03/17 15:17:45   3245s]     M4-M5    VIA45_1cut    1.500    0.015    0.023    false
[03/17 15:17:45   3245s]     M5-M6    VIA56_1cut    1.500    0.014    0.021    false
[03/17 15:17:45   3245s]     M6-M7    VIA67_1cut    0.220    0.071    0.016    false
[03/17 15:17:45   3245s]     M7-M8    VIA78_1cut    0.220    0.060    0.013    false
[03/17 15:17:45   3245s]     --------------------------------------------------------------
[03/17 15:17:45   3245s]     
[03/17 15:17:45   3245s]     No ideal or dont_touch nets found in the clock tree
[03/17 15:17:45   3245s]     No dont_touch hnets found in the clock tree
[03/17 15:17:45   3245s]     
[03/17 15:17:45   3245s]     Filtering reasons for cell type: buffer
[03/17 15:17:45   3245s]     =======================================
[03/17 15:17:45   3245s]     
[03/17 15:17:45   3245s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/17 15:17:45   3245s]     Clock trees    Power domain    Reason                         Library cells
[03/17 15:17:45   3245s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/17 15:17:45   3245s]     all            auto-default    Unbalanced rise/fall delays    { BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[03/17 15:17:45   3245s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/17 15:17:45   3245s]     
[03/17 15:17:45   3245s]     Filtering reasons for cell type: inverter
[03/17 15:17:45   3245s]     =========================================
[03/17 15:17:45   3245s]     
[03/17 15:17:45   3245s]     --------------------------------------------------------------------------------------------------------------------------------
[03/17 15:17:45   3245s]     Clock trees    Power domain    Reason                         Library cells
[03/17 15:17:45   3245s]     --------------------------------------------------------------------------------------------------------------------------------
[03/17 15:17:45   3245s]     all            auto-default    Unbalanced rise/fall delays    { CKND16 INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[03/17 15:17:45   3245s]     --------------------------------------------------------------------------------------------------------------------------------
[03/17 15:17:45   3245s]     
[03/17 15:17:45   3245s]     
[03/17 15:17:45   3245s]     Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:01.0)
[03/17 15:17:45   3245s]     
[03/17 15:17:45   3245s]     CCOpt configuration status: cannot run ccopt_design.
[03/17 15:17:45   3245s]     Check the log for details of problem(s) found:
[03/17 15:17:45   3245s]     
[03/17 15:17:45   3245s]     ---------------------------------------------------
[03/17 15:17:45   3245s]     Design configuration problems
[03/17 15:17:45   3245s]     ---------------------------------------------------
[03/17 15:17:45   3245s]     One or more clock trees have configuration problems
[03/17 15:17:45   3245s]     ---------------------------------------------------
[03/17 15:17:45   3245s]     
[03/17 15:17:45   3245s]     Clock tree configuration problems:
[03/17 15:17:45   3245s]     
[03/17 15:17:45   3245s]     ------------------------------------------------------------------------
[03/17 15:17:45   3245s]     Clock tree    Problem
[03/17 15:17:45   3245s]     ------------------------------------------------------------------------
[03/17 15:17:45   3245s]     clk1          Contains instances which have no definition in the netlist
[03/17 15:17:45   3245s]     ------------------------------------------------------------------------
[03/17 15:17:45   3245s]     
[03/17 15:17:45   3245s]     
[03/17 15:17:45   3245s]     Failed to PreBalance
[03/17 15:17:45   3245s] **ERROR: (IMPCCOPT-2191):	CCOpt-PRO cannot initialize.
  Reconstructing clock tree datastructures done.
[03/17 15:17:45   3245s] Initializing clock structures done.
[03/17 15:17:45   3245s] **ERROR: (IMPCCOPT-2191):	CCOpt-PRO cannot initialize.
Restoring CTS place status for unmodified clock tree cells and sinks.
[03/17 15:17:45   3245s] numClockCells = 9, numClockCellsFixed = 0, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/17 15:17:45   3245s] DoPostRouteOptimization failed
[03/17 15:17:45   3245s] PRO done. (took cpu=0:00:01.4 real=0:00:01.4)
[03/17 15:17:45   3245s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2222.4M
[03/17 15:17:45   3245s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.210, REAL:0.212, MEM:2222.4M
[03/17 15:17:45   3245s] ERROR: 'ccopt_pro failed, refer to earlier error messages.' while running ccopt_pro
[03/17 15:17:45   3245s] skipped the cell partition in DRV
[03/17 15:17:45   3245s] Leakage Power Opt: re-selecting buf/inv list 
[03/17 15:17:45   3245s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/17 15:17:45   3245s] #InfoCS: Num dontuse cells 92, Num usable cells 758
[03/17 15:17:45   3245s] optDesignOneStep: Power Flow
[03/17 15:17:45   3245s] #InfoCS: Num dontuse cells 92, Num usable cells 758
[03/17 15:17:45   3245s] **INFO: Start fixing DRV (Mem = 2156.41M) ...
[03/17 15:17:45   3245s] Begin: GigaOpt DRV Optimization
[03/17 15:17:45   3245s] Glitch fixing enabled
[03/17 15:17:45   3245s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[03/17 15:17:45   3245s] Info: 0 don't touch net , 601 undriven nets excluded from IPO operation.
[03/17 15:17:45   3245s] Info: 1 clock net  excluded from IPO operation.
[03/17 15:17:45   3245s] End AAE Lib Interpolated Model. (MEM=2156.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:17:45   3245s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:54:05.9/1:02:37.9 (0.9), mem = 2156.4M
[03/17 15:17:45   3245s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.16097.17
[03/17 15:17:46   3246s] (I,S,L,T): WC_VIEW: 68.2664, 31.2061, 1.34513, 100.818
[03/17 15:17:46   3246s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 15:17:46   3246s] ### Creating PhyDesignMc. totSessionCpu=0:54:06 mem=2156.4M
[03/17 15:17:46   3246s] OPERPROF: Starting DPlace-Init at level 1, MEM:2156.4M
[03/17 15:17:46   3246s] z: 2, totalTracks: 1
[03/17 15:17:46   3246s] z: 4, totalTracks: 1
[03/17 15:17:46   3246s] z: 6, totalTracks: 1
[03/17 15:17:46   3246s] z: 8, totalTracks: 1
[03/17 15:17:46   3246s] #spOpts: N=65 mergeVia=F 
[03/17 15:17:46   3246s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2156.4M
[03/17 15:17:46   3246s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.100, MEM:2156.4M
[03/17 15:17:46   3246s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2156.4MB).
[03/17 15:17:46   3246s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.167, MEM:2156.4M
[03/17 15:17:46   3246s] TotalInstCnt at PhyDesignMc Initialization: 50,697
[03/17 15:17:46   3246s] ### Creating PhyDesignMc, finished. totSessionCpu=0:54:07 mem=2156.4M
[03/17 15:17:46   3246s] ### Creating RouteCongInterface, started
[03/17 15:17:46   3246s] ### Creating LA Mngr. totSessionCpu=0:54:07 mem=2286.1M
[03/17 15:17:47   3248s] ### Creating LA Mngr, finished. totSessionCpu=0:54:08 mem=2302.1M
[03/17 15:17:48   3248s] ### Creating RouteCongInterface, finished
[03/17 15:17:48   3248s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/17 15:17:48   3248s] 
[03/17 15:17:48   3248s] Creating Lib Analyzer ...
[03/17 15:17:48   3248s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/17 15:17:48   3248s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/17 15:17:48   3248s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/17 15:17:48   3248s] 
[03/17 15:17:49   3249s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:54:10 mem=2302.1M
[03/17 15:17:49   3249s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:54:10 mem=2302.1M
[03/17 15:17:49   3249s] Creating Lib Analyzer, finished. 
[03/17 15:17:52   3252s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[03/17 15:17:52   3252s] **INFO: Disabling fanout fix in postRoute stage.
[03/17 15:17:52   3252s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2321.2M
[03/17 15:17:52   3252s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2321.2M
[03/17 15:17:52   3253s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 15:17:52   3253s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/17 15:17:52   3253s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 15:17:52   3253s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/17 15:17:52   3253s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 15:17:53   3253s] Info: violation cost 1257.302368 (cap = 0.923085, tran = 1256.379395, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/17 15:17:53   3254s] |    18|  1161|    -0.48|    19|    19|    -0.01|     0|     0|     0|     0|     0|     0|    -0.82|  -385.06|       0|       0|       0|  45.98|          |         |
[03/17 15:18:10   3270s] **WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
[03/17 15:18:12   3272s] Info: violation cost 1.141418 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 1.141418)
[03/17 15:18:12   3272s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    10|    10|    -0.74|  -276.95|     116|     204|       0|  46.17| 0:00:19.0|  2906.9M|
[03/17 15:18:13   3273s] Info: violation cost 0.449311 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.449311)
[03/17 15:18:13   3274s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3|     3|    -0.74|  -276.95|      10|       0|       0|  46.17| 0:00:01.0|  2906.9M|
[03/17 15:18:14   3274s] Info: violation cost 0.065057 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.065057)
[03/17 15:18:14   3274s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1|     1|    -0.74|  -276.95|       1|       0|       2|  46.17| 0:00:01.0|  2906.9M|
[03/17 15:18:14   3274s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/17 15:18:14   3275s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.74|  -276.95|       0|       0|       1|  46.17| 0:00:00.0|  2906.9M|
[03/17 15:18:14   3275s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/17 15:18:15   3275s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.74|  -276.95|       0|       0|       0|  46.17| 0:00:00.0|  2906.9M|
[03/17 15:18:15   3275s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 15:18:15   3275s] **** Begin NDR-Layer Usage Statistics ****
[03/17 15:18:15   3275s] Layer 7 has 38 constrained nets 
[03/17 15:18:15   3275s] **** End NDR-Layer Usage Statistics ****
[03/17 15:18:15   3275s] 
[03/17 15:18:15   3275s] *** Finish DRV Fixing (cpu=0:00:23.0 real=0:00:23.0 mem=2906.9M) ***
[03/17 15:18:15   3275s] 
[03/17 15:18:15   3275s] Begin: glitch net info
[03/17 15:18:15   3275s] glitch slack range: number of glitch nets
[03/17 15:18:15   3275s] glitch slack < -0.32 : 0
[03/17 15:18:15   3275s] -0.32 < glitch slack < -0.28 : 0
[03/17 15:18:15   3275s] -0.28 < glitch slack < -0.24 : 0
[03/17 15:18:15   3275s] -0.24 < glitch slack < -0.2 : 0
[03/17 15:18:15   3275s] -0.2 < glitch slack < -0.16 : 0
[03/17 15:18:15   3275s] -0.16 < glitch slack < -0.12 : 0
[03/17 15:18:15   3275s] -0.12 < glitch slack < -0.08 : 0
[03/17 15:18:15   3275s] -0.08 < glitch slack < -0.04 : 0
[03/17 15:18:15   3275s] -0.04 < glitch slack : 0
[03/17 15:18:15   3275s] End: glitch net info
[03/17 15:18:15   3275s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2345.9M
[03/17 15:18:15   3275s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.220, REAL:0.216, MEM:2345.9M
[03/17 15:18:15   3275s] TotalInstCnt at PhyDesignMc Destruction: 51,028
[03/17 15:18:15   3276s] (I,S,L,T): WC_VIEW: 68.2702, 31.5477, 1.35795, 101.176
[03/17 15:18:15   3276s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.16097.17
[03/17 15:18:15   3276s] *** DrvOpt [finish] : cpu/real = 0:00:30.3/0:00:30.3 (1.0), totSession cpu/real = 0:54:36.2/1:03:08.3 (0.9), mem = 2345.9M
[03/17 15:18:15   3276s] 
[03/17 15:18:15   3276s] =============================================================================================
[03/17 15:18:15   3276s]  Step TAT Report for DrvOpt #4
[03/17 15:18:15   3276s] =============================================================================================
[03/17 15:18:15   3276s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:18:15   3276s] ---------------------------------------------------------------------------------------------
[03/17 15:18:15   3276s] [ SlackTraversorInit     ]      1   0:00:00.4  (   1.4 % )     0:00:00.4 /  0:00:00.4    1.0
[03/17 15:18:15   3276s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[03/17 15:18:15   3276s] [ LibAnalyzerInit        ]      2   0:00:02.4  (   7.7 % )     0:00:02.4 /  0:00:02.4    1.0
[03/17 15:18:15   3276s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:18:15   3276s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   1.5 % )     0:00:00.5 /  0:00:00.5    1.0
[03/17 15:18:15   3276s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   1.3 % )     0:00:01.6 /  0:00:01.6    1.0
[03/17 15:18:15   3276s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[03/17 15:18:15   3276s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.0 % )     0:00:18.9 /  0:00:18.9    1.0
[03/17 15:18:15   3276s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:18:15   3276s] [ OptEval                ]      4   0:00:11.1  (  36.3 % )     0:00:11.1 /  0:00:11.1    1.0
[03/17 15:18:15   3276s] [ OptCommit              ]      4   0:00:06.0  (  19.5 % )     0:00:06.0 /  0:00:06.0    1.0
[03/17 15:18:15   3276s] [ IncrTimingUpdate       ]      8   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 15:18:15   3276s] [ PostCommitDelayUpdate  ]      8   0:00:00.2  (   0.7 % )     0:00:02.0 /  0:00:02.0    1.0
[03/17 15:18:15   3276s] [ IncrDelayCalc          ]     62   0:00:01.7  (   5.7 % )     0:00:01.7 /  0:00:01.7    1.0
[03/17 15:18:15   3276s] [ AAESlewUpdate          ]      4   0:00:00.7  (   2.2 % )     0:00:01.1 /  0:00:01.1    1.0
[03/17 15:18:15   3276s] [ DrvFindVioNets         ]      6   0:00:00.7  (   2.2 % )     0:00:00.7 /  0:00:00.7    1.0
[03/17 15:18:15   3276s] [ DrvComputeSummary      ]      6   0:00:01.7  (   5.5 % )     0:00:01.7 /  0:00:01.7    1.0
[03/17 15:18:15   3276s] [ ReportGlitchViolation  ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[03/17 15:18:15   3276s] [ MISC                   ]          0:00:04.2  (  13.9 % )     0:00:04.2 /  0:00:04.2    1.0
[03/17 15:18:15   3276s] ---------------------------------------------------------------------------------------------
[03/17 15:18:15   3276s]  DrvOpt #4 TOTAL                    0:00:30.6  ( 100.0 % )     0:00:30.6 /  0:00:30.6    1.0
[03/17 15:18:15   3276s] ---------------------------------------------------------------------------------------------
[03/17 15:18:15   3276s] 
[03/17 15:18:15   3276s] Running refinePlace -preserveRouting true -hardFence false
[03/17 15:18:15   3276s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2345.9M
[03/17 15:18:15   3276s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2345.9M
[03/17 15:18:15   3276s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2345.9M
[03/17 15:18:15   3276s] z: 2, totalTracks: 1
[03/17 15:18:15   3276s] z: 4, totalTracks: 1
[03/17 15:18:15   3276s] z: 6, totalTracks: 1
[03/17 15:18:15   3276s] z: 8, totalTracks: 1
[03/17 15:18:15   3276s] #spOpts: N=65 
[03/17 15:18:16   3276s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2345.9M
[03/17 15:18:16   3276s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.120, REAL:0.117, MEM:2345.9M
[03/17 15:18:16   3276s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2345.9MB).
[03/17 15:18:16   3276s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.190, REAL:0.191, MEM:2345.9M
[03/17 15:18:16   3276s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.190, REAL:0.191, MEM:2345.9M
[03/17 15:18:16   3276s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.16097.17
[03/17 15:18:16   3276s] OPERPROF:   Starting RefinePlace at level 2, MEM:2345.9M
[03/17 15:18:16   3276s] *** Starting refinePlace (0:54:36 mem=2345.9M) ***
[03/17 15:18:16   3276s] Total net bbox length = 6.468e+05 (3.414e+05 3.054e+05) (ext = 1.297e+05)
[03/17 15:18:16   3276s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2345.9M
[03/17 15:18:16   3276s] Starting refinePlace ...
[03/17 15:18:16   3276s] ** Cut row section cpu time 0:00:00.0.
[03/17 15:18:16   3276s]    Spread Effort: high, post-route mode, useDDP on.
[03/17 15:18:17   3278s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.7, real=0:00:01.0, mem=2352.5MB) @(0:54:36 - 0:54:38).
[03/17 15:18:17   3278s] Move report: preRPlace moves 993 insts, mean move: 0.70 um, max move: 4.00 um
[03/17 15:18:17   3278s] 	Max move on inst (U15050): (501.60, 593.20) --> (503.80, 595.00)
[03/17 15:18:17   3278s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: INR2XD0
[03/17 15:18:17   3278s] wireLenOptFixPriorityInst 0 inst fixed
[03/17 15:18:18   3278s] 
[03/17 15:18:18   3278s] Running Spiral with 1 thread in Normal Mode  fetchWidth=324 
[03/17 15:18:19   3279s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 15:18:19   3279s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:02.0, mem=2352.5MB) @(0:54:38 - 0:54:40).
[03/17 15:18:19   3279s] Move report: Detail placement moves 993 insts, mean move: 0.70 um, max move: 4.00 um
[03/17 15:18:19   3279s] 	Max move on inst (U15050): (501.60, 593.20) --> (503.80, 595.00)
[03/17 15:18:19   3279s] 	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 2352.5MB
[03/17 15:18:19   3279s] Statistics of distance of Instance movement in refine placement:
[03/17 15:18:19   3279s]   maximum (X+Y) =         4.00 um
[03/17 15:18:19   3279s]   inst (U15050) with max move: (501.6, 593.2) -> (503.8, 595)
[03/17 15:18:19   3279s]   mean    (X+Y) =         0.70 um
[03/17 15:18:19   3279s] Summary Report:
[03/17 15:18:19   3279s] Instances move: 993 (out of 51028 movable)
[03/17 15:18:19   3279s] Instances flipped: 0
[03/17 15:18:19   3279s] Mean displacement: 0.70 um
[03/17 15:18:19   3279s] Max displacement: 4.00 um (Instance: U15050) (501.6, 593.2) -> (503.8, 595)
[03/17 15:18:19   3279s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: INR2XD0
[03/17 15:18:19   3279s] Total instances moved : 993
[03/17 15:18:19   3279s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.080, REAL:3.091, MEM:2352.5M
[03/17 15:18:19   3279s] Total net bbox length = 6.471e+05 (3.416e+05 3.055e+05) (ext = 1.297e+05)
[03/17 15:18:19   3279s] Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 2352.5MB
[03/17 15:18:19   3279s] [CPU] RefinePlace/total (cpu=0:00:03.2, real=0:00:03.0, mem=2352.5MB) @(0:54:36 - 0:54:40).
[03/17 15:18:19   3279s] *** Finished refinePlace (0:54:40 mem=2352.5M) ***
[03/17 15:18:19   3279s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.16097.17
[03/17 15:18:19   3279s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.230, REAL:3.234, MEM:2352.5M
[03/17 15:18:19   3279s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2352.5M
[03/17 15:18:19   3279s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.200, REAL:0.205, MEM:2352.5M
[03/17 15:18:19   3279s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.620, REAL:3.632, MEM:2352.5M
[03/17 15:18:19   3279s] End: GigaOpt DRV Optimization
[03/17 15:18:19   3279s] **optDesign ... cpu = 0:02:05, real = 0:02:05, mem = 1941.3M, totSessionCpu=0:54:40 **
[03/17 15:18:19   3279s] *info:
[03/17 15:18:19   3279s] **INFO: Completed fixing DRV (CPU Time = 0:00:34, Mem = 2336.49M).
[03/17 15:18:19   3279s] Leakage Power Opt: resetting the buf/inv selection
[03/17 15:18:19   3279s] ** Profile ** Start :  cpu=0:00:00.0, mem=2336.5M
[03/17 15:18:19   3279s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2336.5M
[03/17 15:18:19   3280s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.116, MEM:2336.5M
[03/17 15:18:19   3280s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2336.5M
[03/17 15:18:20   3280s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2346.5M
[03/17 15:18:21   3281s] ** Profile ** DRVs :  cpu=0:00:00.8, mem=2346.5M
[03/17 15:18:21   3281s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.57min real=0.57min mem=2336.5M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.735  | -0.066  | -0.735  |
|           TNS (ns):|-276.953 | -0.746  |-276.753 |
|    Violating Paths:|  1558   |   44    |  1526   |
|          All Paths:|  8650   |  5576   |  6730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.174%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2346.5M
[03/17 15:18:21   3281s] **optDesign ... cpu = 0:02:07, real = 0:02:07, mem = 1932.7M, totSessionCpu=0:54:41 **
[03/17 15:18:22   3282s]   DRV Snapshot: (REF)
[03/17 15:18:22   3282s]          Tran DRV: 0
[03/17 15:18:22   3282s]           Cap DRV: 0
[03/17 15:18:22   3282s]        Fanout DRV: 0
[03/17 15:18:22   3282s]            Glitch: 0
[03/17 15:18:22   3282s] *** Timing NOT met, worst failing slack is -0.735
[03/17 15:18:22   3282s] *** Check timing (0:00:00.0)
[03/17 15:18:22   3282s] #InfoCS: Num dontuse cells 92, Num usable cells 758
[03/17 15:18:22   3282s] optDesignOneStep: Power Flow
[03/17 15:18:22   3282s] #InfoCS: Num dontuse cells 92, Num usable cells 758
[03/17 15:18:22   3282s] Deleting Lib Analyzer.
[03/17 15:18:22   3282s] Begin: GigaOpt Optimization in WNS mode
[03/17 15:18:22   3282s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -usefulSkew -nativePathGroupFlow
[03/17 15:18:22   3282s] Info: 0 don't touch net , 601 undriven nets excluded from IPO operation.
[03/17 15:18:22   3282s] Info: 1 clock net  excluded from IPO operation.
[03/17 15:18:22   3282s] End AAE Lib Interpolated Model. (MEM=2326.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:18:22   3282s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:54:42.9/1:03:15.2 (0.9), mem = 2327.0M
[03/17 15:18:22   3282s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.16097.18
[03/17 15:18:23   3283s] (I,S,L,T): WC_VIEW: 68.2702, 31.5477, 1.35795, 101.176
[03/17 15:18:23   3283s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 15:18:23   3283s] ### Creating PhyDesignMc. totSessionCpu=0:54:43 mem=2327.0M
[03/17 15:18:23   3283s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/17 15:18:23   3283s] OPERPROF: Starting DPlace-Init at level 1, MEM:2327.0M
[03/17 15:18:23   3283s] z: 2, totalTracks: 1
[03/17 15:18:23   3283s] z: 4, totalTracks: 1
[03/17 15:18:23   3283s] z: 6, totalTracks: 1
[03/17 15:18:23   3283s] z: 8, totalTracks: 1
[03/17 15:18:23   3283s] #spOpts: N=65 mergeVia=F 
[03/17 15:18:23   3283s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2327.0M
[03/17 15:18:23   3283s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.098, MEM:2327.0M
[03/17 15:18:23   3283s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2327.0MB).
[03/17 15:18:23   3283s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.166, MEM:2327.0M
[03/17 15:18:23   3283s] TotalInstCnt at PhyDesignMc Initialization: 51,028
[03/17 15:18:23   3283s] ### Creating PhyDesignMc, finished. totSessionCpu=0:54:44 mem=2327.0M
[03/17 15:18:23   3283s] ### Creating RouteCongInterface, started
[03/17 15:18:24   3284s] ### Creating RouteCongInterface, finished
[03/17 15:18:24   3284s] 
[03/17 15:18:24   3284s] Creating Lib Analyzer ...
[03/17 15:18:24   3284s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/17 15:18:24   3284s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/17 15:18:24   3284s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/17 15:18:24   3284s] 
[03/17 15:18:25   3285s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:54:45 mem=2327.0M
[03/17 15:18:25   3285s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:54:45 mem=2327.0M
[03/17 15:18:25   3285s] Creating Lib Analyzer, finished. 
[03/17 15:18:31   3291s] *info: 1 clock net excluded
[03/17 15:18:31   3291s] *info: 2 special nets excluded.
[03/17 15:18:31   3291s] *info: 10034 no-driver nets excluded.
[03/17 15:18:36   3296s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.16097.8
[03/17 15:18:36   3296s] PathGroup :  reg2reg  TargetSlack : 0 
[03/17 15:18:36   3296s] ** GigaOpt Optimizer WNS Slack -0.735 TNS Slack -276.948 Density 46.17
[03/17 15:18:36   3296s] Optimizer WNS Pass 0
[03/17 15:18:36   3296s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.735|-276.749|
|reg2reg   |-0.066|  -0.747|
|HEPG      |-0.066|  -0.747|
|All Paths |-0.735|-276.948|
+----------+------+--------+

[03/17 15:18:36   3296s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.066ns TNS -0.746ns; HEPG WNS -0.066ns TNS -0.746ns; all paths WNS -0.735ns TNS -276.953ns; Real time 0:12:02
[03/17 15:18:36   3296s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2346.0M
[03/17 15:18:36   3296s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2346.0M
[03/17 15:18:36   3296s] Active Path Group: reg2reg  
[03/17 15:18:37   3297s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 15:18:37   3297s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 15:18:37   3297s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 15:18:37   3297s] |  -0.066|   -0.735|  -0.747| -276.948|    46.17%|   0:00:01.0| 2346.0M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:18:55   3314s] |  -0.042|   -0.735|  -0.534| -276.840|    46.19%|   0:00:18.0| 2490.7M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 15:18:56   3315s] |  -0.042|   -0.735|  -0.516| -276.840|    46.19%|   0:00:01.0| 2490.7M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 15:18:57   3317s] |  -0.041|   -0.735|  -0.515| -276.963|    46.19%|   0:00:01.0| 2490.7M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:18:59   3319s] |  -0.040|   -0.735|  -0.499| -276.970|    46.19%|   0:00:02.0| 2487.7M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:19:01   3321s] |  -0.039|   -0.735|  -0.489| -277.395|    46.20%|   0:00:02.0| 2487.7M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:19:04   3324s] |  -0.039|   -0.735|  -0.488| -277.386|    46.20%|   0:00:03.0| 2487.7M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:19:31   3351s] Starting generalSmallTnsOpt
[03/17 15:19:31   3351s] Ending generalSmallTnsOpt End
[03/17 15:19:31   3351s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 15:19:32   3352s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 15:19:32   3352s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 15:19:32   3352s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 15:19:33   3353s] |  -0.039|   -0.735|  -0.493| -277.718|    46.25%|   0:00:29.0| 2509.0M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:19:33   3353s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 15:19:33   3353s] 
[03/17 15:19:33   3353s] *** Finish Core Optimize Step (cpu=0:00:56.2 real=0:00:57.0 mem=2509.0M) ***
[03/17 15:19:33   3353s] Active Path Group: default 
[03/17 15:19:33   3353s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 15:19:34   3353s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 15:19:34   3353s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 15:19:34   3353s] |  -0.735|   -0.735|-277.515| -277.718|    46.25%|   0:00:01.0| 2509.0M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_7__mac_c |
[03/17 15:19:34   3353s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product6_4by4_reg_reg_7_ |
[03/17 15:19:34   3353s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:19:35   3353s] |  -0.677|   -0.677|-276.787| -276.990|    46.24%|   0:00:01.0| 2509.0M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_7__mac_c |
[03/17 15:19:35   3353s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product6_4by4_reg_reg_7_ |
[03/17 15:19:35   3353s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:19:35   3354s] |  -0.669|   -0.669|-276.557| -276.759|    46.24%|   0:00:00.0| 2509.0M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_6__mac_c |
[03/17 15:19:35   3354s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product6_4by4_reg_reg_7_ |
[03/17 15:19:35   3354s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:19:35   3354s] |  -0.661|   -0.661|-275.672| -275.875|    46.24%|   0:00:00.0| 2509.0M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:19:35   3354s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product7_4by4_reg_reg_7_ |
[03/17 15:19:35   3354s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:19:35   3354s] |  -0.653|   -0.653|-275.103| -275.306|    46.25%|   0:00:00.0| 2509.0M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:19:35   3354s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product0_4by4_reg_reg_7_ |
[03/17 15:19:36   3354s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:19:37   3355s] |  -0.644|   -0.644|-275.104| -275.307|    46.25%|   0:00:01.0| 2509.0M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:19:37   3355s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product0_4by4_reg_reg_7_ |
[03/17 15:19:37   3355s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:19:37   3355s] |  -0.644|   -0.644|-274.975| -275.178|    46.25%|   0:00:00.0| 2509.0M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:19:37   3355s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product0_4by4_reg_reg_7_ |
[03/17 15:19:37   3355s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:19:37   3355s] |  -0.636|   -0.636|-274.967| -275.170|    46.25%|   0:00:00.0| 2509.0M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:19:37   3355s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product0_4by4_reg_reg_7_ |
[03/17 15:19:37   3355s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:19:38   3356s] |  -0.631|   -0.631|-274.017| -274.220|    46.25%|   0:00:00.0| 2509.0M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:19:38   3356s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product7_4by4_reg_reg_7_ |
[03/17 15:19:38   3356s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:19:40   3358s] |  -0.636|   -0.636|-273.056| -273.259|    46.25%|   0:00:02.0| 2566.2M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:19:40   3358s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product0_4by4_reg_reg_7_ |
[03/17 15:19:40   3358s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:19:40   3358s] |  -0.628|   -0.628|-272.579| -272.782|    46.26%|   0:00:00.0| 2566.2M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:19:40   3358s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product0_4by4_reg_reg_7_ |
[03/17 15:19:40   3358s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:19:42   3359s] |  -0.595|   -0.595|-268.176| -268.379|    46.25%|   0:00:02.0| 2566.2M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_7__mac_c |
[03/17 15:19:42   3359s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product6_4by4_reg_reg_7_ |
[03/17 15:19:42   3359s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:19:43   3360s] |  -0.570|   -0.570|-264.996| -265.199|    46.25%|   0:00:01.0| 2566.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:19:51   3368s] |  -0.568|   -0.568|-248.772| -248.975|    46.26%|   0:00:08.0| 2704.2M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:19:51   3368s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product0_4by4_reg_reg_7_ |
[03/17 15:19:51   3368s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:19:52   3369s] |  -0.554|   -0.554|-245.582| -245.785|    46.25%|   0:00:01.0| 2704.2M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_4__mac_c |
[03/17 15:19:52   3369s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product6_4by4_reg_reg_7_ |
[03/17 15:19:52   3369s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:19:53   3370s] |  -0.547|   -0.547|-243.545| -243.748|    46.25%|   0:00:01.0| 2704.2M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_6__mac_c |
[03/17 15:19:53   3370s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product5_4by4_reg_reg_7_ |
[03/17 15:19:53   3370s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:19:54   3371s] |  -0.529|   -0.529|-240.934| -241.137|    46.25%|   0:00:01.0| 2704.2M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:19:54   3371s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product2_4by4_reg_reg_7_ |
[03/17 15:19:54   3371s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:19:55   3371s] |  -0.516|   -0.516|-237.454| -237.657|    46.25%|   0:00:01.0| 2704.2M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_6__mac_c |
[03/17 15:19:55   3371s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product5_4by4_reg_reg_7_ |
[03/17 15:19:55   3371s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:19:58   3374s] |  -0.513|   -0.513|-237.877| -238.080|    46.25%|   0:00:03.0| 2704.2M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_6__mac_c |
[03/17 15:19:58   3374s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product5_4by4_reg_reg_7_ |
[03/17 15:19:58   3374s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:19:58   3374s] |  -0.506|   -0.506|-237.777| -237.980|    46.25%|   0:00:00.0| 2704.2M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:19:58   3374s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product5_4by4_reg_reg_7_ |
[03/17 15:19:58   3374s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:19:59   3375s] |  -0.506|   -0.506|-237.573| -237.776|    46.25%|   0:00:01.0| 2704.2M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:19:59   3375s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product5_4by4_reg_reg_7_ |
[03/17 15:19:59   3375s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:19:59   3375s] |  -0.476|   -0.476|-236.059| -236.262|    46.25%|   0:00:00.0| 2704.2M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:19:59   3375s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product5_4by4_reg_reg_7_ |
[03/17 15:19:59   3375s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:20:00   3376s] |  -0.466|   -0.466|-234.554| -234.757|    46.24%|   0:00:01.0| 2704.2M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_1__mac_c |
[03/17 15:20:00   3376s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product6_4by4_reg_reg_7_ |
[03/17 15:20:00   3376s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:20:00   3376s] |  -0.453|   -0.453|-231.468| -231.671|    46.24%|   0:00:00.0| 2704.2M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:20:00   3376s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product5_4by4_reg_reg_7_ |
[03/17 15:20:00   3376s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:20:01   3377s] |  -0.445|   -0.445|-230.364| -230.567|    46.24%|   0:00:01.0| 2704.2M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:20:01   3377s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product2_4by4_reg_reg_7_ |
[03/17 15:20:01   3377s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:20:01   3377s] |  -0.440|   -0.440|-230.250| -230.453|    46.24%|   0:00:00.0| 2704.2M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:20:01   3377s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product2_4by4_reg_reg_7_ |
[03/17 15:20:01   3377s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:20:01   3377s] |  -0.437|   -0.437|-229.827| -230.029|    46.24%|   0:00:00.0| 2704.2M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:20:01   3377s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product2_4by4_reg_reg_7_ |
[03/17 15:20:02   3377s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:20:02   3377s] |  -0.426|   -0.426|-229.397| -229.600|    46.24%|   0:00:00.0| 2704.2M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:20:02   3377s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product4_4by4_reg_reg_7_ |
[03/17 15:20:02   3377s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:20:04   3379s] |  -0.415|   -0.415|-222.481| -222.684|    46.24%|   0:00:02.0| 2704.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 15:20:06   3381s] |  -0.398|   -0.398|-221.437| -221.639|    46.24%|   0:00:02.0| 2704.2M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:20:06   3381s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product5_4by4_reg_reg_7_ |
[03/17 15:20:06   3381s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:20:09   3384s] |  -0.387|   -0.387|-219.561| -219.764|    46.24%|   0:00:03.0| 2704.2M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:20:09   3384s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product4_4by4_reg_reg_7_ |
[03/17 15:20:09   3384s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:20:09   3384s] |  -0.379|   -0.379|-219.507| -219.710|    46.24%|   0:00:00.0| 2704.2M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:20:09   3384s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product5_4by4_reg_reg_7_ |
[03/17 15:20:09   3384s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:20:10   3385s] |  -0.378|   -0.378|-218.889| -219.092|    46.24%|   0:00:01.0| 2704.2M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_7__mac_c |
[03/17 15:20:10   3385s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product4_4by4_reg_reg_7_ |
[03/17 15:20:11   3385s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:20:13   3388s] |  -0.361|   -0.361|-214.031| -214.234|    46.24%|   0:00:02.0| 2704.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 15:20:14   3389s] |  -0.354|   -0.354|-213.630| -213.833|    46.24%|   0:00:01.0| 2704.2M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:20:14   3389s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product0_4by4_reg_reg_7_ |
[03/17 15:20:15   3389s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:20:24   3399s] |  -0.350|   -0.350|-209.714| -209.916|    46.24%|   0:00:09.0| 2704.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 15:20:26   3400s] |  -0.343|   -0.343|-209.436| -209.639|    46.24%|   0:00:02.0| 2704.2M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:20:26   3400s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product4_4by4_reg_reg_7_ |
[03/17 15:20:26   3400s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:20:26   3401s] |  -0.334|   -0.334|-208.367| -208.570|    46.24%|   0:00:00.0| 2704.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 15:20:34   3409s] |  -0.327|   -0.327|-207.859| -208.062|    46.24%|   0:00:08.0| 2704.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 15:20:38   3412s] |  -0.327|   -0.327|-207.347| -207.550|    46.23%|   0:00:04.0| 2704.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 15:20:38   3412s] |  -0.325|   -0.325|-207.260| -207.463|    46.24%|   0:00:00.0| 2704.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:20:39   3413s] |  -0.325|   -0.325|-205.911| -206.113|    46.24%|   0:00:01.0| 2704.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:20:39   3413s] |  -0.318|   -0.318|-205.843| -206.046|    46.24%|   0:00:00.0| 2704.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:20:45   3420s] |  -0.318|   -0.318|-204.701| -204.903|    46.23%|   0:00:06.0| 2704.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:20:46   3420s] |  -0.317|   -0.317|-204.706| -204.908|    46.24%|   0:00:01.0| 2704.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:20:46   3420s] |  -0.317|   -0.317|-204.419| -204.622|    46.24%|   0:00:00.0| 2704.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:20:46   3420s] |  -0.317|   -0.317|-204.345| -204.548|    46.24%|   0:00:00.0| 2704.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:20:46   3421s] |  -0.315|   -0.315|-204.313| -204.516|    46.24%|   0:00:00.0| 2704.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:20:50   3425s] |  -0.315|   -0.315|-204.010| -204.212|    46.24%|   0:00:04.0| 2704.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:20:50   3425s] |  -0.314|   -0.314|-203.981| -204.184|    46.24%|   0:00:00.0| 2704.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:20:55   3429s] |  -0.311|   -0.311|-203.950| -204.153|    46.24%|   0:00:05.0| 2704.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:21:00   3435s] |  -0.311|   -0.311|-203.865| -204.068|    46.24%|   0:00:05.0| 2704.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:21:00   3435s] |  -0.311|   -0.311|-203.852| -204.054|    46.24%|   0:00:00.0| 2704.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:21:01   3435s] |  -0.309|   -0.309|-203.796| -203.999|    46.24%|   0:00:01.0| 2704.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:21:01   3435s] |  -0.309|   -0.309|-203.794| -203.997|    46.24%|   0:00:00.0| 2704.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:21:01   3435s] |  -0.306|   -0.306|-203.758| -203.961|    46.24%|   0:00:00.0| 2704.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:21:02   3436s] |  -0.306|   -0.306|-203.411| -203.613|    46.24%|   0:00:01.0| 2704.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:21:02   3436s] |  -0.306|   -0.306|-203.367| -203.570|    46.24%|   0:00:00.0| 2704.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:21:02   3437s] |  -0.306|   -0.306|-203.365| -203.568|    46.24%|   0:00:00.0| 2704.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:21:06   3440s] |  -0.308|   -0.308|-203.313| -203.516|    46.25%|   0:00:04.0| 2704.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:21:07   3441s] |  -0.308|   -0.308|-203.304| -203.507|    46.26%|   0:00:01.0| 2704.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:21:07   3441s] |  -0.308|   -0.308|-203.300| -203.503|    46.26%|   0:00:00.0| 2704.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:21:07   3441s] Starting generalSmallTnsOpt
[03/17 15:21:07   3442s] |  -0.307|   -0.307|-203.321| -203.523|    46.26%|   0:00:00.0| 2704.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:21:07   3442s] Ending generalSmallTnsOpt End
[03/17 15:21:08   3442s] |  -0.308|   -0.308|-203.304| -203.507|    46.26%|   0:00:01.0| 2704.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:21:08   3442s] |  -0.308|   -0.308|-203.304| -203.507|    46.26%|   0:00:00.0| 2704.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:21:08   3442s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 15:21:08   3442s] 
[03/17 15:21:08   3442s] *** Finish Core Optimize Step (cpu=0:01:30 real=0:01:35 mem=2704.2M) ***
[03/17 15:21:08   3443s] 
[03/17 15:21:08   3443s] *** Finished Optimize Step Cumulative (cpu=0:02:26 real=0:02:32 mem=2704.2M) ***
[03/17 15:21:08   3443s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.308|-203.304|
|reg2reg   |-0.018|  -0.278|
|HEPG      |-0.018|  -0.278|
|All Paths |-0.308|-203.507|
+----------+------+--------+

[03/17 15:21:08   3443s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.018ns TNS -0.278ns; HEPG WNS -0.018ns TNS -0.278ns; all paths WNS -0.308ns TNS -203.512ns; Real time 0:14:34
[03/17 15:21:08   3443s] ** GigaOpt Optimizer WNS Slack -0.308 TNS Slack -203.507 Density 46.26
[03/17 15:21:08   3443s] Update Timing Windows (Threshold 0.015) ...
[03/17 15:21:09   3443s] Re Calculate Delays on 148 Nets
[03/17 15:21:09   3443s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2704.2M
[03/17 15:21:09   3443s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.002, MEM:2704.2M
[03/17 15:21:09   3443s] Active Path Group: reg2reg  
[03/17 15:21:09   3443s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 15:21:09   3443s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 15:21:09   3443s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 15:21:09   3443s] |  -0.018|   -0.308|  -0.280| -203.508|    46.26%|   0:00:00.0| 2704.2M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:21:16   3450s] |  -0.012|   -0.309|  -0.042| -203.341|    46.28%|   0:00:07.0| 2704.2M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 15:21:16   3450s] |  -0.012|   -0.309|  -0.041| -203.340|    46.28%|   0:00:00.0| 2704.2M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 15:21:17   3451s] |  -0.012|   -0.308|  -0.040| -203.336|    46.28%|   0:00:01.0| 2704.2M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 15:21:17   3451s] |  -0.011|   -0.308|  -0.040| -203.340|    46.29%|   0:00:00.0| 2704.2M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 15:21:17   3451s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 15:21:17   3451s] 
[03/17 15:21:17   3451s] *** Finish Core Optimize Step (cpu=0:00:08.3 real=0:00:08.0 mem=2704.2M) ***
[03/17 15:21:17   3451s] Active Path Group: default 
[03/17 15:21:18   3452s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 15:21:18   3452s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 15:21:18   3452s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 15:21:18   3452s] |  -0.308|   -0.308|-203.336| -203.340|    46.29%|   0:00:01.0| 2704.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:21:43   3477s] |  -0.299|   -0.299|-201.313| -201.317|    46.29%|   0:00:25.0| 2702.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 15:21:43   3477s] |  -0.296|   -0.296|-201.322| -201.325|    46.29%|   0:00:00.0| 2702.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:21:47   3480s] |  -0.296|   -0.296|-201.555| -201.558|    46.29%|   0:00:04.0| 2702.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:21:50   3484s] |  -0.297|   -0.297|-201.553| -201.556|    46.30%|   0:00:03.0| 2702.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:21:51   3484s] |  -0.297|   -0.297|-201.549| -201.552|    46.30%|   0:00:01.0| 2702.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:21:51   3485s] |  -0.297|   -0.297|-201.548| -201.552|    46.31%|   0:00:00.0| 2702.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:21:51   3485s] |  -0.297|   -0.297|-201.546| -201.549|    46.31%|   0:00:00.0| 2702.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:21:51   3485s] |  -0.297|   -0.297|-201.546| -201.549|    46.31%|   0:00:00.0| 2702.2M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:21:51   3485s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 15:21:51   3485s] 
[03/17 15:21:51   3485s] *** Finish Core Optimize Step (cpu=0:00:33.6 real=0:00:34.0 mem=2702.2M) ***
[03/17 15:21:51   3485s] 
[03/17 15:21:51   3485s] *** Finished Optimize Step Cumulative (cpu=0:00:42.0 real=0:00:42.0 mem=2702.2M) ***
[03/17 15:21:51   3485s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.297|-201.546|
|reg2reg   |-0.011|  -0.040|
|HEPG      |-0.011|  -0.040|
|All Paths |-0.297|-201.549|
+----------+------+--------+

[03/17 15:21:51   3485s] **** Begin NDR-Layer Usage Statistics ****
[03/17 15:21:51   3485s] Layer 7 has 40 constrained nets 
[03/17 15:21:51   3485s] **** End NDR-Layer Usage Statistics ****
[03/17 15:21:51   3485s] 
[03/17 15:21:51   3485s] *** Finish Post Route Setup Fixing (cpu=0:03:09 real=0:03:15 mem=2702.2M) ***
[03/17 15:21:51   3485s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.16097.8
[03/17 15:21:51   3485s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2683.1M
[03/17 15:21:52   3485s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.210, REAL:0.214, MEM:2683.1M
[03/17 15:21:52   3485s] TotalInstCnt at PhyDesignMc Destruction: 51,128
[03/17 15:21:52   3486s] (I,S,L,T): WC_VIEW: 68.4195, 31.6535, 1.36899, 101.442
[03/17 15:21:52   3486s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.16097.18
[03/17 15:21:52   3486s] *** SetupOpt [finish] : cpu/real = 0:03:23.2/0:03:29.6 (1.0), totSession cpu/real = 0:58:06.1/1:06:44.8 (0.9), mem = 2683.1M
[03/17 15:21:52   3486s] 
[03/17 15:21:52   3486s] =============================================================================================
[03/17 15:21:52   3486s]  Step TAT Report for WnsOpt #3
[03/17 15:21:52   3486s] =============================================================================================
[03/17 15:21:52   3486s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:21:52   3486s] ---------------------------------------------------------------------------------------------
[03/17 15:21:52   3486s] [ SkewClock              ]      1   0:00:00.8  (   0.4 % )     0:00:00.8 /  0:00:00.5    0.6
[03/17 15:21:52   3486s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 15:21:52   3486s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   0.6 % )     0:00:01.2 /  0:00:01.2    1.0
[03/17 15:21:52   3486s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:21:52   3486s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[03/17 15:21:52   3486s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[03/17 15:21:52   3486s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:21:52   3486s] [ TransformInit          ]      1   0:00:09.0  (   4.3 % )     0:00:10.2 /  0:00:10.2    1.0
[03/17 15:21:52   3486s] [ SpefRCNetCheck         ]      1   0:00:01.9  (   0.9 % )     0:00:01.9 /  0:00:01.9    1.0
[03/17 15:21:52   3486s] [ SmallTnsOpt            ]      2   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[03/17 15:21:52   3486s] [ OptSingleIteration     ]    154   0:00:05.2  (   2.5 % )     0:03:11.0 /  0:03:06.5    1.0
[03/17 15:21:52   3486s] [ OptGetWeight           ]    154   0:00:00.8  (   0.4 % )     0:00:00.8 /  0:00:00.7    1.0
[03/17 15:21:52   3486s] [ OptEval                ]    154   0:02:40.0  (  76.4 % )     0:02:40.0 /  0:02:40.3    1.0
[03/17 15:21:52   3486s] [ OptCommit              ]    154   0:00:16.7  (   8.0 % )     0:00:16.7 /  0:00:16.7    1.0
[03/17 15:21:52   3486s] [ IncrTimingUpdate       ]    130   0:00:03.0  (   1.5 % )     0:00:03.0 /  0:00:03.1    1.0
[03/17 15:21:52   3486s] [ PostCommitDelayUpdate  ]    155   0:00:00.7  (   0.3 % )     0:00:03.6 /  0:00:03.6    1.0
[03/17 15:21:52   3486s] [ IncrDelayCalc          ]    596   0:00:02.9  (   1.4 % )     0:00:02.9 /  0:00:03.0    1.0
[03/17 15:21:52   3486s] [ AAESlewUpdate          ]      1   0:00:00.2  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 15:21:52   3486s] [ SetupOptGetWorkingSet  ]    418   0:00:00.8  (   0.4 % )     0:00:00.8 /  0:00:00.9    1.2
[03/17 15:21:52   3486s] [ SetupOptGetActiveNode  ]    418   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    2.3
[03/17 15:21:52   3486s] [ SetupOptSlackGraph     ]    154   0:00:00.9  (   0.4 % )     0:00:00.9 /  0:00:00.7    0.8
[03/17 15:21:52   3486s] [ MISC                   ]          0:00:04.2  (   2.0 % )     0:00:04.2 /  0:00:02.7    0.6
[03/17 15:21:52   3486s] ---------------------------------------------------------------------------------------------
[03/17 15:21:52   3486s]  WnsOpt #3 TOTAL                    0:03:29.6  ( 100.0 % )     0:03:29.6 /  0:03:23.2    1.0
[03/17 15:21:52   3486s] ---------------------------------------------------------------------------------------------
[03/17 15:21:52   3486s] 
[03/17 15:21:52   3486s] Running refinePlace -preserveRouting true -hardFence false
[03/17 15:21:52   3486s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2683.1M
[03/17 15:21:52   3486s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2683.1M
[03/17 15:21:52   3486s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2683.1M
[03/17 15:21:52   3486s] z: 2, totalTracks: 1
[03/17 15:21:52   3486s] z: 4, totalTracks: 1
[03/17 15:21:52   3486s] z: 6, totalTracks: 1
[03/17 15:21:52   3486s] z: 8, totalTracks: 1
[03/17 15:21:52   3486s] #spOpts: N=65 
[03/17 15:21:52   3486s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2683.1M
[03/17 15:21:52   3486s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.120, REAL:0.120, MEM:2683.1M
[03/17 15:21:52   3486s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2683.1MB).
[03/17 15:21:52   3486s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.200, REAL:0.197, MEM:2683.1M
[03/17 15:21:52   3486s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.200, REAL:0.198, MEM:2683.1M
[03/17 15:21:52   3486s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.16097.18
[03/17 15:21:52   3486s] OPERPROF:   Starting RefinePlace at level 2, MEM:2683.1M
[03/17 15:21:52   3486s] *** Starting refinePlace (0:58:06 mem=2683.1M) ***
[03/17 15:21:52   3486s] Total net bbox length = 6.479e+05 (3.420e+05 3.059e+05) (ext = 1.296e+05)
[03/17 15:21:52   3486s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2683.1M
[03/17 15:21:52   3486s] Starting refinePlace ...
[03/17 15:21:53   3486s] ** Cut row section cpu time 0:00:00.0.
[03/17 15:21:53   3486s]    Spread Effort: high, post-route mode, useDDP on.
[03/17 15:21:54   3488s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.6, real=0:00:02.0, mem=2683.1MB) @(0:58:06 - 0:58:08).
[03/17 15:21:54   3488s] Move report: preRPlace moves 721 insts, mean move: 0.64 um, max move: 5.40 um
[03/17 15:21:54   3488s] 	Max move on inst (core_instance1_pmem_combined_reg_reg_32_): (503.80, 478.00) --> (502.00, 474.40)
[03/17 15:21:54   3488s] 	Length: 30 sites, height: 1 rows, site name: core, cell type: EDFQD4
[03/17 15:21:54   3488s] wireLenOptFixPriorityInst 0 inst fixed
[03/17 15:21:54   3488s] 
[03/17 15:21:54   3488s] Running Spiral with 1 thread in Normal Mode  fetchWidth=324 
[03/17 15:21:55   3489s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 15:21:55   3489s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:01.0, mem=2683.1MB) @(0:58:08 - 0:58:09).
[03/17 15:21:55   3489s] Move report: Detail placement moves 721 insts, mean move: 0.64 um, max move: 5.40 um
[03/17 15:21:55   3489s] 	Max move on inst (core_instance1_pmem_combined_reg_reg_32_): (503.80, 478.00) --> (502.00, 474.40)
[03/17 15:21:55   3489s] 	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 2683.1MB
[03/17 15:21:55   3489s] Statistics of distance of Instance movement in refine placement:
[03/17 15:21:55   3489s]   maximum (X+Y) =         5.40 um
[03/17 15:21:55   3489s]   inst (core_instance1_pmem_combined_reg_reg_32_) with max move: (503.8, 478) -> (502, 474.4)
[03/17 15:21:55   3489s]   mean    (X+Y) =         0.64 um
[03/17 15:21:55   3489s] Summary Report:
[03/17 15:21:55   3489s] Instances move: 721 (out of 51128 movable)
[03/17 15:21:55   3489s] Instances flipped: 0
[03/17 15:21:55   3489s] Mean displacement: 0.64 um
[03/17 15:21:55   3489s] Max displacement: 5.40 um (Instance: core_instance1_pmem_combined_reg_reg_32_) (503.8, 478) -> (502, 474.4)
[03/17 15:21:55   3489s] 	Length: 30 sites, height: 1 rows, site name: core, cell type: EDFQD4
[03/17 15:21:55   3489s] Total instances moved : 721
[03/17 15:21:55   3489s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.080, REAL:3.081, MEM:2683.1M
[03/17 15:21:55   3489s] Total net bbox length = 6.481e+05 (3.422e+05 3.059e+05) (ext = 1.296e+05)
[03/17 15:21:55   3489s] Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 2683.1MB
[03/17 15:21:55   3489s] [CPU] RefinePlace/total (cpu=0:00:03.2, real=0:00:03.0, mem=2683.1MB) @(0:58:06 - 0:58:09).
[03/17 15:21:55   3489s] *** Finished refinePlace (0:58:10 mem=2683.1M) ***
[03/17 15:21:55   3489s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.16097.18
[03/17 15:21:55   3489s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.220, REAL:3.233, MEM:2683.1M
[03/17 15:21:55   3489s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2683.1M
[03/17 15:21:56   3489s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.230, REAL:0.221, MEM:2683.1M
[03/17 15:21:56   3489s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.650, REAL:3.653, MEM:2683.1M
[03/17 15:21:56   3489s] End: GigaOpt Optimization in WNS mode
[03/17 15:21:56   3489s] Skipping post route harden opt
[03/17 15:21:56   3489s] #InfoCS: Num dontuse cells 92, Num usable cells 758
[03/17 15:21:56   3489s] optDesignOneStep: Power Flow
[03/17 15:21:56   3489s] #InfoCS: Num dontuse cells 92, Num usable cells 758
[03/17 15:21:56   3489s] Deleting Lib Analyzer.
[03/17 15:21:56   3489s] Begin: GigaOpt Optimization in TNS mode
[03/17 15:21:56   3489s] Info: 0 don't touch net , 601 undriven nets excluded from IPO operation.
[03/17 15:21:56   3490s] Info: 1 clock net  excluded from IPO operation.
[03/17 15:21:56   3490s] End AAE Lib Interpolated Model. (MEM=2417.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:21:56   3490s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:58:10.1/1:06:48.8 (0.9), mem = 2417.1M
[03/17 15:21:56   3490s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.16097.19
[03/17 15:21:56   3490s] (I,S,L,T): WC_VIEW: 68.4195, 31.6535, 1.36899, 101.442
[03/17 15:21:56   3490s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 15:21:56   3490s] ### Creating PhyDesignMc. totSessionCpu=0:58:11 mem=2417.1M
[03/17 15:21:56   3490s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/17 15:21:56   3490s] OPERPROF: Starting DPlace-Init at level 1, MEM:2417.1M
[03/17 15:21:56   3490s] z: 2, totalTracks: 1
[03/17 15:21:56   3490s] z: 4, totalTracks: 1
[03/17 15:21:56   3490s] z: 6, totalTracks: 1
[03/17 15:21:56   3490s] z: 8, totalTracks: 1
[03/17 15:21:56   3490s] #spOpts: N=65 
[03/17 15:21:56   3490s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2417.1M
[03/17 15:21:57   3490s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.120, MEM:2417.1M
[03/17 15:21:57   3490s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2417.1MB).
[03/17 15:21:57   3490s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.191, MEM:2417.1M
[03/17 15:21:57   3491s] TotalInstCnt at PhyDesignMc Initialization: 51,128
[03/17 15:21:57   3491s] ### Creating PhyDesignMc, finished. totSessionCpu=0:58:11 mem=2417.1M
[03/17 15:21:57   3491s] ### Creating RouteCongInterface, started
[03/17 15:21:57   3491s] ### Creating RouteCongInterface, finished
[03/17 15:21:57   3491s] 
[03/17 15:21:57   3491s] Creating Lib Analyzer ...
[03/17 15:21:57   3491s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/17 15:21:57   3491s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/17 15:21:57   3491s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/17 15:21:57   3491s] 
[03/17 15:21:59   3492s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:58:13 mem=2419.1M
[03/17 15:21:59   3492s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:58:13 mem=2419.1M
[03/17 15:21:59   3492s] Creating Lib Analyzer, finished. 
[03/17 15:22:04   3498s] *info: 1 clock net excluded
[03/17 15:22:04   3498s] *info: 2 special nets excluded.
[03/17 15:22:04   3498s] *info: 10034 no-driver nets excluded.
[03/17 15:22:07   3501s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.16097.9
[03/17 15:22:07   3501s] PathGroup :  reg2reg  TargetSlack : 0 
[03/17 15:22:08   3501s] ** GigaOpt Optimizer WNS Slack -0.297 TNS Slack -201.549 Density 46.31
[03/17 15:22:08   3501s] Optimizer TNS Opt
[03/17 15:22:08   3501s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.297|-201.546|
|reg2reg   |-0.011|  -0.040|
|HEPG      |-0.011|  -0.040|
|All Paths |-0.297|-201.549|
+----------+------+--------+

[03/17 15:22:08   3501s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.011ns TNS -0.040ns; HEPG WNS -0.011ns TNS -0.040ns; all paths WNS -0.297ns TNS -201.554ns; Real time 0:15:34
[03/17 15:22:08   3501s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2438.2M
[03/17 15:22:08   3501s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2438.2M
[03/17 15:22:08   3501s] Active Path Group: reg2reg  
[03/17 15:22:08   3502s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 15:22:08   3502s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 15:22:08   3502s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 15:22:08   3502s] |  -0.011|   -0.297|  -0.040| -201.549|    46.31%|   0:00:00.0| 2438.2M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 15:22:09   3502s] |  -0.011|   -0.297|  -0.037| -201.546|    46.31%|   0:00:01.0| 2479.4M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 15:22:09   3502s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 15:22:09   3502s] 
[03/17 15:22:09   3502s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=2479.4M) ***
[03/17 15:22:09   3502s] Active Path Group: default 
[03/17 15:22:09   3502s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 15:22:09   3502s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 15:22:09   3502s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 15:22:09   3502s] |  -0.297|   -0.297|-201.546| -201.546|    46.31%|   0:00:00.0| 2479.4M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:22:11   3504s] |  -0.297|   -0.297|-202.347| -202.347|    46.31%|   0:00:02.0| 2574.8M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_9_/D         |
[03/17 15:22:12   3505s] |  -0.297|   -0.297|-201.703| -201.703|    46.31%|   0:00:01.0| 2574.8M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_8_/D         |
[03/17 15:22:12   3505s] |  -0.297|   -0.297|-201.591| -201.591|    46.31%|   0:00:00.0| 2574.8M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_8_/D         |
[03/17 15:22:12   3505s] |  -0.297|   -0.297|-201.581| -201.581|    46.32%|   0:00:00.0| 2574.8M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_8_/D         |
[03/17 15:22:14   3507s] |  -0.297|   -0.297|-183.585| -183.585|    46.32%|   0:00:02.0| 2574.8M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:22:14   3507s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product1_4by4_reg_reg_7_ |
[03/17 15:22:14   3507s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:15   3507s] |  -0.297|   -0.297|-143.321| -143.321|    46.32%|   0:00:01.0| 2574.8M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:22:15   3507s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product1_4by4_reg_reg_7_ |
[03/17 15:22:15   3507s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:15   3508s] |  -0.297|   -0.297|-143.313| -143.313|    46.32%|   0:00:00.0| 2574.8M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:22:15   3508s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product1_4by4_reg_reg_7_ |
[03/17 15:22:15   3508s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:15   3508s] |  -0.297|   -0.297|-143.301| -143.301|    46.32%|   0:00:00.0| 2574.8M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:22:15   3508s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product1_4by4_reg_reg_7_ |
[03/17 15:22:15   3508s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:17   3509s] |  -0.297|   -0.297|-142.671| -142.671|    46.32%|   0:00:02.0| 2574.8M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:22:17   3509s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product7_4by4_reg_reg_7_ |
[03/17 15:22:17   3509s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:17   3509s] |  -0.297|   -0.297|-142.622| -142.622|    46.32%|   0:00:00.0| 2574.8M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:22:17   3509s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product7_4by4_reg_reg_7_ |
[03/17 15:22:17   3509s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:19   3511s] |  -0.297|   -0.297|-146.669| -146.669|    46.33%|   0:00:02.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_7__mac_c |
[03/17 15:22:19   3511s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product4_4by4_reg_reg_7_ |
[03/17 15:22:19   3511s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:20   3512s] |  -0.297|   -0.297|-144.536| -144.536|    46.33%|   0:00:01.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_1__mac_c |
[03/17 15:22:20   3512s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product5_4by4_reg_reg_7_ |
[03/17 15:22:20   3512s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:21   3512s] |  -0.297|   -0.297|-144.375| -144.375|    46.34%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_1__mac_c |
[03/17 15:22:21   3512s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product5_4by4_reg_reg_7_ |
[03/17 15:22:21   3512s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:21   3512s] |  -0.297|   -0.297|-144.290| -144.290|    46.34%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_1__mac_c |
[03/17 15:22:21   3512s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product5_4by4_reg_reg_7_ |
[03/17 15:22:21   3512s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:21   3512s] |  -0.297|   -0.297|-144.286| -144.286|    46.34%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_1__mac_c |
[03/17 15:22:21   3512s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product5_4by4_reg_reg_7_ |
[03/17 15:22:21   3512s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:23   3513s] |  -0.297|   -0.297|-139.628| -139.628|    46.34%|   0:00:01.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_1__mac_c |
[03/17 15:22:23   3513s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product6_4by4_reg_reg_7_ |
[03/17 15:22:23   3513s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:23   3513s] |  -0.297|   -0.297|-139.582| -139.582|    46.34%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_1__mac_c |
[03/17 15:22:23   3513s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product6_4by4_reg_reg_7_ |
[03/17 15:22:23   3513s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:23   3513s] |  -0.297|   -0.297|-139.572| -139.572|    46.34%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_1__mac_c |
[03/17 15:22:23   3513s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product6_4by4_reg_reg_7_ |
[03/17 15:22:23   3513s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:24   3514s] |  -0.297|   -0.297|-127.525| -127.525|    46.34%|   0:00:01.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_7__mac_c |
[03/17 15:22:24   3514s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product3_4by4_reg_reg_7_ |
[03/17 15:22:24   3514s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:25   3514s] |  -0.297|   -0.297|-127.381| -127.381|    46.35%|   0:00:01.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_7__mac_c |
[03/17 15:22:25   3514s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product3_4by4_reg_reg_7_ |
[03/17 15:22:25   3514s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:25   3514s] |  -0.297|   -0.297|-127.298| -127.298|    46.35%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_7__mac_c |
[03/17 15:22:25   3514s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product3_4by4_reg_reg_7_ |
[03/17 15:22:25   3514s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:26   3516s] |  -0.297|   -0.297|-120.755| -120.755|    46.35%|   0:00:01.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_4__mac_c |
[03/17 15:22:26   3516s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product3_4by4_reg_reg_7_ |
[03/17 15:22:26   3516s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:27   3516s] |  -0.297|   -0.297|-120.467| -120.467|    46.35%|   0:00:01.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_4__mac_c |
[03/17 15:22:27   3516s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product3_4by4_reg_reg_7_ |
[03/17 15:22:27   3516s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:27   3516s] |  -0.297|   -0.297|-120.415| -120.415|    46.35%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_4__mac_c |
[03/17 15:22:27   3516s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product3_4by4_reg_reg_7_ |
[03/17 15:22:27   3516s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:27   3516s] |  -0.297|   -0.297|-120.393| -120.393|    46.35%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_4__mac_c |
[03/17 15:22:27   3516s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product3_4by4_reg_reg_7_ |
[03/17 15:22:27   3516s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:28   3517s] |  -0.297|   -0.297|-111.383| -111.383|    46.36%|   0:00:01.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_5__mac_c |
[03/17 15:22:28   3517s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product4_4by4_reg_reg_7_ |
[03/17 15:22:28   3517s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:29   3517s] |  -0.297|   -0.297|-111.250| -111.250|    46.36%|   0:00:01.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_5__mac_c |
[03/17 15:22:29   3517s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product4_4by4_reg_reg_7_ |
[03/17 15:22:29   3517s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:29   3518s] |  -0.297|   -0.297|-111.243| -111.243|    46.36%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_5__mac_c |
[03/17 15:22:29   3518s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product4_4by4_reg_reg_7_ |
[03/17 15:22:29   3518s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:29   3518s] |  -0.297|   -0.297|-111.242| -111.242|    46.36%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_5__mac_c |
[03/17 15:22:29   3518s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product4_4by4_reg_reg_7_ |
[03/17 15:22:29   3518s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:30   3519s] |  -0.297|   -0.297|-102.594| -102.594|    46.37%|   0:00:01.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_5__mac_c |
[03/17 15:22:30   3519s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product7_4by4_reg_reg_7_ |
[03/17 15:22:31   3519s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:31   3519s] |  -0.297|   -0.297|-102.550| -102.550|    46.37%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_5__mac_c |
[03/17 15:22:31   3519s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product7_4by4_reg_reg_7_ |
[03/17 15:22:31   3519s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:31   3519s] |  -0.297|   -0.297|-102.473| -102.473|    46.37%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_5__mac_c |
[03/17 15:22:31   3519s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product7_4by4_reg_reg_7_ |
[03/17 15:22:31   3519s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:31   3519s] |  -0.297|   -0.297|-102.445| -102.445|    46.37%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_5__mac_c |
[03/17 15:22:31   3519s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product7_4by4_reg_reg_7_ |
[03/17 15:22:31   3519s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:33   3521s] |  -0.297|   -0.297| -96.334|  -96.334|    46.37%|   0:00:02.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_7__mac_c |
[03/17 15:22:33   3521s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product1_4by4_reg_reg_6_ |
[03/17 15:22:33   3521s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:33   3521s] |  -0.297|   -0.297| -94.013|  -94.013|    46.37%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_7__mac_c |
[03/17 15:22:33   3521s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product1_4by4_reg_reg_6_ |
[03/17 15:22:33   3521s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:33   3521s] |  -0.297|   -0.297| -87.993|  -87.993|    46.38%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_7__mac_c |
[03/17 15:22:33   3521s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product1_4by4_reg_reg_6_ |
[03/17 15:22:34   3521s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:34   3521s] |  -0.297|   -0.297| -87.904|  -87.904|    46.38%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_7__mac_c |
[03/17 15:22:34   3521s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product1_4by4_reg_reg_6_ |
[03/17 15:22:34   3521s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:34   3521s] |  -0.297|   -0.297| -87.872|  -87.872|    46.38%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_7__mac_c |
[03/17 15:22:34   3521s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product1_4by4_reg_reg_6_ |
[03/17 15:22:34   3521s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:34   3521s] |  -0.297|   -0.297| -87.860|  -87.860|    46.38%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_7__mac_c |
[03/17 15:22:34   3521s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product1_4by4_reg_reg_6_ |
[03/17 15:22:34   3521s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:35   3523s] |  -0.297|   -0.297| -77.178|  -77.178|    46.38%|   0:00:01.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_6__mac_c |
[03/17 15:22:35   3523s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product1_4by4_reg_reg_6_ |
[03/17 15:22:35   3523s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:36   3523s] |  -0.297|   -0.297| -77.061|  -77.061|    46.39%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_6__mac_c |
[03/17 15:22:36   3523s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product1_4by4_reg_reg_6_ |
[03/17 15:22:36   3523s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:36   3523s] |  -0.297|   -0.297| -77.021|  -77.021|    46.39%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_6__mac_c |
[03/17 15:22:36   3523s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product1_4by4_reg_reg_6_ |
[03/17 15:22:36   3523s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:37   3524s] |  -0.297|   -0.297| -62.830|  -62.830|    46.39%|   0:00:01.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_7__mac_c |
[03/17 15:22:37   3524s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product2_4by4_reg_reg_6_ |
[03/17 15:22:37   3524s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:38   3524s] |  -0.297|   -0.297| -62.573|  -62.573|    46.40%|   0:00:01.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_7__mac_c |
[03/17 15:22:38   3524s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product2_4by4_reg_reg_6_ |
[03/17 15:22:38   3524s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:38   3524s] |  -0.297|   -0.297| -62.520|  -62.520|    46.40%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_7__mac_c |
[03/17 15:22:38   3524s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product2_4by4_reg_reg_6_ |
[03/17 15:22:38   3524s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:39   3525s] |  -0.297|   -0.297| -59.701|  -59.701|    46.40%|   0:00:01.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:22:39   3525s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product5_4by4_reg_reg_6_ |
[03/17 15:22:39   3525s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:39   3525s] |  -0.297|   -0.297| -58.502|  -58.502|    46.40%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:22:39   3525s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product5_4by4_reg_reg_6_ |
[03/17 15:22:39   3525s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:39   3525s] |  -0.297|   -0.297| -58.459|  -58.459|    46.40%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:22:39   3525s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product5_4by4_reg_reg_6_ |
[03/17 15:22:39   3525s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:41   3527s] |  -0.297|   -0.297| -51.790|  -51.790|    46.40%|   0:00:02.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:22:41   3527s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product0_4by4_reg_reg_5_ |
[03/17 15:22:41   3527s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:41   3527s] |  -0.297|   -0.297| -51.754|  -51.754|    46.41%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:22:41   3527s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product0_4by4_reg_reg_5_ |
[03/17 15:22:41   3527s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:41   3527s] |  -0.297|   -0.297| -51.741|  -51.741|    46.41%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:22:41   3527s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product0_4by4_reg_reg_5_ |
[03/17 15:22:41   3527s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:43   3528s] |  -0.297|   -0.297| -43.931|  -43.931|    46.41%|   0:00:02.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:22:43   3528s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product7_4by4_reg_reg_5_ |
[03/17 15:22:43   3528s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:43   3528s] |  -0.297|   -0.297| -43.891|  -43.891|    46.41%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:22:43   3528s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product7_4by4_reg_reg_5_ |
[03/17 15:22:43   3528s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:43   3528s] |  -0.297|   -0.297| -43.872|  -43.872|    46.41%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:22:43   3528s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product7_4by4_reg_reg_5_ |
[03/17 15:22:43   3528s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:43   3528s] |  -0.297|   -0.297| -43.872|  -43.872|    46.41%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:22:43   3528s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product7_4by4_reg_reg_5_ |
[03/17 15:22:43   3528s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:43   3529s] |  -0.297|   -0.297| -43.854|  -43.854|    46.41%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:22:43   3529s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product7_4by4_reg_reg_5_ |
[03/17 15:22:43   3529s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:45   3530s] |  -0.297|   -0.297| -39.870|  -39.870|    46.42%|   0:00:02.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_5__mac_c |
[03/17 15:22:45   3530s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product2_4by4_reg_reg_6_ |
[03/17 15:22:45   3530s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:45   3530s] |  -0.297|   -0.297| -39.810|  -39.810|    46.42%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_5__mac_c |
[03/17 15:22:45   3530s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product2_4by4_reg_reg_6_ |
[03/17 15:22:45   3530s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:45   3530s] |  -0.297|   -0.297| -39.790|  -39.790|    46.42%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_5__mac_c |
[03/17 15:22:45   3530s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product2_4by4_reg_reg_6_ |
[03/17 15:22:45   3530s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:46   3531s] |  -0.297|   -0.297| -35.997|  -35.997|    46.42%|   0:00:01.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_6__mac_c |
[03/17 15:22:46   3531s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product1_4by4_reg_reg_5_ |
[03/17 15:22:46   3531s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:46   3531s] |  -0.297|   -0.297| -35.970|  -35.970|    46.43%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_6__mac_c |
[03/17 15:22:46   3531s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product1_4by4_reg_reg_5_ |
[03/17 15:22:46   3531s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:46   3531s] |  -0.297|   -0.297| -35.967|  -35.967|    46.43%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_6__mac_c |
[03/17 15:22:46   3531s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product1_4by4_reg_reg_5_ |
[03/17 15:22:46   3531s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:47   3531s] |  -0.297|   -0.297| -35.958|  -35.958|    46.43%|   0:00:01.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_6__mac_c |
[03/17 15:22:47   3531s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product1_4by4_reg_reg_5_ |
[03/17 15:22:47   3531s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:47   3532s] |  -0.297|   -0.297| -34.903|  -34.903|    46.43%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_3__mac_c |
[03/17 15:22:47   3532s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product4_4by4_reg_reg_7_ |
[03/17 15:22:47   3532s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:48   3532s] |  -0.297|   -0.297| -34.786|  -34.786|    46.43%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_3__mac_c |
[03/17 15:22:48   3532s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product4_4by4_reg_reg_7_ |
[03/17 15:22:48   3532s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:48   3532s] |  -0.297|   -0.297| -34.783|  -34.783|    46.43%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_3__mac_c |
[03/17 15:22:48   3532s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product4_4by4_reg_reg_7_ |
[03/17 15:22:48   3532s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:49   3533s] |  -0.297|   -0.297| -33.430|  -33.430|    46.43%|   0:00:01.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:22:49   3533s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product6_4by4_reg_reg_5_ |
[03/17 15:22:49   3533s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:49   3533s] |  -0.297|   -0.297| -33.428|  -33.428|    46.43%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:22:49   3533s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product6_4by4_reg_reg_5_ |
[03/17 15:22:49   3533s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:49   3533s] |  -0.297|   -0.297| -33.401|  -33.401|    46.43%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_8__mac_c |
[03/17 15:22:49   3533s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product6_4by4_reg_reg_5_ |
[03/17 15:22:49   3533s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:50   3534s] |  -0.297|   -0.297| -33.264|  -33.264|    46.44%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_5__mac_c |
[03/17 15:22:50   3534s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product7_4by4_reg_reg_6_ |
[03/17 15:22:50   3534s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:51   3534s] |  -0.297|   -0.297| -33.256|  -33.256|    46.44%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_5__mac_c |
[03/17 15:22:51   3534s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product7_4by4_reg_reg_6_ |
[03/17 15:22:51   3534s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:51   3534s] |  -0.297|   -0.297| -33.248|  -33.248|    46.44%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_mac_array_instance_col_idx_5__mac_c |
[03/17 15:22:51   3534s] |        |         |        |         |          |            |        |          |         | ol_inst_mac_16in_instance_product7_4by4_reg_reg_6_ |
[03/17 15:22:51   3534s] |        |         |        |         |          |            |        |          |         | /D                                                 |
[03/17 15:22:51   3534s] |  -0.297|   -0.297| -33.248|  -33.248|    46.44%|   0:00:00.0| 2574.9M|   WC_VIEW|  default| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:22:51   3534s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 15:22:51   3534s] 
[03/17 15:22:51   3534s] *** Finish Core Optimize Step (cpu=0:00:32.1 real=0:00:42.0 mem=2574.9M) ***
[03/17 15:22:51   3534s] 
[03/17 15:22:51   3534s] *** Finished Optimize Step Cumulative (cpu=0:00:32.6 real=0:00:43.0 mem=2574.9M) ***
[03/17 15:22:51   3534s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.297|-33.248|
|reg2reg   |-0.011| -0.037|
|HEPG      |-0.011| -0.037|
|All Paths |-0.297|-33.248|
+----------+------+-------+

[03/17 15:22:51   3534s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.011ns TNS -0.037ns; HEPG WNS -0.011ns TNS -0.037ns; all paths WNS -0.297ns TNS -33.249ns; Real time 0:16:17
[03/17 15:22:51   3534s] ** GigaOpt Optimizer WNS Slack -0.297 TNS Slack -33.248 Density 46.44
[03/17 15:22:51   3534s] Update Timing Windows (Threshold 0.015) ...
[03/17 15:22:52   3534s] Re Calculate Delays on 136 Nets
[03/17 15:22:52   3534s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.297|-33.249|
|reg2reg   |-0.011| -0.037|
|HEPG      |-0.011| -0.037|
|All Paths |-0.297|-33.249|
+----------+------+-------+

[03/17 15:22:52   3534s] **** Begin NDR-Layer Usage Statistics ****
[03/17 15:22:52   3534s] Layer 7 has 40 constrained nets 
[03/17 15:22:52   3534s] **** End NDR-Layer Usage Statistics ****
[03/17 15:22:52   3534s] 
[03/17 15:22:52   3534s] *** Finish Post Route Setup Fixing (cpu=0:00:33.6 real=0:00:45.0 mem=2574.9M) ***
[03/17 15:22:52   3534s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.16097.9
[03/17 15:22:52   3534s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2555.8M
[03/17 15:22:52   3535s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.200, REAL:0.207, MEM:2555.8M
[03/17 15:22:52   3535s] TotalInstCnt at PhyDesignMc Destruction: 51,135
[03/17 15:22:52   3535s] (I,S,L,T): WC_VIEW: 68.5607, 31.7539, 1.38999, 101.705
[03/17 15:22:52   3535s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.16097.19
[03/17 15:22:52   3535s] *** SetupOpt [finish] : cpu/real = 0:00:45.4/0:00:56.3 (0.8), totSession cpu/real = 0:58:55.5/1:07:45.1 (0.9), mem = 2555.8M
[03/17 15:22:52   3535s] 
[03/17 15:22:52   3535s] =============================================================================================
[03/17 15:22:52   3535s]  Step TAT Report for TnsOpt #6
[03/17 15:22:52   3535s] =============================================================================================
[03/17 15:22:52   3535s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:22:52   3535s] ---------------------------------------------------------------------------------------------
[03/17 15:22:52   3535s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 15:22:52   3535s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   2.2 % )     0:00:01.2 /  0:00:01.2    1.0
[03/17 15:22:52   3535s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    5.9
[03/17 15:22:52   3535s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   0.9 % )     0:00:00.5 /  0:00:00.5    1.0
[03/17 15:22:52   3535s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   0.6 % )     0:00:00.4 /  0:00:00.3    1.0
[03/17 15:22:52   3535s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:22:52   3535s] [ TransformInit          ]      1   0:00:07.8  (  13.9 % )     0:00:09.1 /  0:00:09.1    1.0
[03/17 15:22:52   3535s] [ SpefRCNetCheck         ]      1   0:00:00.9  (   1.6 % )     0:00:00.9 /  0:00:00.9    1.0
[03/17 15:22:52   3535s] [ OptSingleIteration     ]    193   0:00:11.1  (  19.7 % )     0:00:41.7 /  0:00:31.6    0.8
[03/17 15:22:52   3535s] [ OptGetWeight           ]    193   0:00:00.6  (   1.0 % )     0:00:00.6 /  0:00:00.5    0.9
[03/17 15:22:52   3535s] [ OptEval                ]    193   0:00:20.7  (  36.8 % )     0:00:20.7 /  0:00:20.7    1.0
[03/17 15:22:52   3535s] [ OptCommit              ]    193   0:00:00.4  (   0.8 % )     0:00:00.4 /  0:00:00.5    1.0
[03/17 15:22:52   3535s] [ IncrTimingUpdate       ]    170   0:00:02.2  (   3.9 % )     0:00:02.2 /  0:00:02.3    1.0
[03/17 15:22:52   3535s] [ PostCommitDelayUpdate  ]    194   0:00:00.6  (   1.0 % )     0:00:04.4 /  0:00:04.4    1.0
[03/17 15:22:52   3535s] [ IncrDelayCalc          ]    361   0:00:03.8  (   6.8 % )     0:00:03.8 /  0:00:03.8    1.0
[03/17 15:22:52   3535s] [ AAESlewUpdate          ]      1   0:00:00.2  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 15:22:52   3535s] [ SetupOptGetWorkingSet  ]    352   0:00:01.0  (   1.7 % )     0:00:01.0 /  0:00:01.0    1.0
[03/17 15:22:52   3535s] [ SetupOptGetActiveNode  ]    352   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[03/17 15:22:52   3535s] [ SetupOptSlackGraph     ]    193   0:00:01.5  (   2.6 % )     0:00:01.5 /  0:00:01.5    1.0
[03/17 15:22:52   3535s] [ MISC                   ]          0:00:03.1  (   5.6 % )     0:00:03.1 /  0:00:02.3    0.7
[03/17 15:22:52   3535s] ---------------------------------------------------------------------------------------------
[03/17 15:22:52   3535s]  TnsOpt #6 TOTAL                    0:00:56.3  ( 100.0 % )     0:00:56.3 /  0:00:45.4    0.8
[03/17 15:22:52   3535s] ---------------------------------------------------------------------------------------------
[03/17 15:22:52   3535s] 
[03/17 15:22:52   3535s] Running refinePlace -preserveRouting true -hardFence false
[03/17 15:22:52   3535s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2555.8M
[03/17 15:22:52   3535s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2555.8M
[03/17 15:22:52   3535s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2555.8M
[03/17 15:22:52   3535s] z: 2, totalTracks: 1
[03/17 15:22:52   3535s] z: 4, totalTracks: 1
[03/17 15:22:52   3535s] z: 6, totalTracks: 1
[03/17 15:22:52   3535s] z: 8, totalTracks: 1
[03/17 15:22:52   3535s] #spOpts: N=65 
[03/17 15:22:52   3535s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2555.8M
[03/17 15:22:52   3535s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.120, REAL:0.116, MEM:2555.8M
[03/17 15:22:52   3535s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2555.8MB).
[03/17 15:22:52   3535s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.190, REAL:0.186, MEM:2555.8M
[03/17 15:22:52   3535s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.190, REAL:0.187, MEM:2555.8M
[03/17 15:22:52   3535s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.16097.19
[03/17 15:22:52   3535s] OPERPROF:   Starting RefinePlace at level 2, MEM:2555.8M
[03/17 15:22:52   3535s] *** Starting refinePlace (0:58:56 mem=2555.8M) ***
[03/17 15:22:53   3535s] Total net bbox length = 6.487e+05 (3.426e+05 3.061e+05) (ext = 1.296e+05)
[03/17 15:22:53   3535s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2555.8M
[03/17 15:22:53   3535s] Starting refinePlace ...
[03/17 15:22:53   3535s]   Spread Effort: high, post-route mode, useDDP on.
[03/17 15:22:53   3535s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2555.8MB) @(0:58:56 - 0:58:56).
[03/17 15:22:53   3535s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 15:22:53   3536s] wireLenOptFixPriorityInst 0 inst fixed
[03/17 15:22:53   3536s] 
[03/17 15:22:53   3536s] Running Spiral with 1 thread in Normal Mode  fetchWidth=324 
[03/17 15:22:54   3537s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 15:22:54   3537s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:01.0, mem=2555.8MB) @(0:58:56 - 0:58:57).
[03/17 15:22:54   3537s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 15:22:54   3537s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2555.8MB
[03/17 15:22:54   3537s] Statistics of distance of Instance movement in refine placement:
[03/17 15:22:54   3537s]   maximum (X+Y) =         0.00 um
[03/17 15:22:54   3537s]   mean    (X+Y) =         0.00 um
[03/17 15:22:54   3537s] Summary Report:
[03/17 15:22:54   3537s] Instances move: 0 (out of 51135 movable)
[03/17 15:22:54   3537s] Instances flipped: 0
[03/17 15:22:54   3537s] Mean displacement: 0.00 um
[03/17 15:22:54   3537s] Max displacement: 0.00 um 
[03/17 15:22:54   3537s] Total instances moved : 0
[03/17 15:22:54   3537s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.600, REAL:1.598, MEM:2555.8M
[03/17 15:22:54   3537s] Total net bbox length = 6.487e+05 (3.426e+05 3.061e+05) (ext = 1.296e+05)
[03/17 15:22:54   3537s] Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2555.8MB
[03/17 15:22:54   3537s] [CPU] RefinePlace/total (cpu=0:00:01.7, real=0:00:02.0, mem=2555.8MB) @(0:58:56 - 0:58:57).
[03/17 15:22:54   3537s] *** Finished refinePlace (0:58:57 mem=2555.8M) ***
[03/17 15:22:54   3537s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.16097.19
[03/17 15:22:54   3537s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.740, REAL:1.743, MEM:2555.8M
[03/17 15:22:54   3537s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2555.8M
[03/17 15:22:54   3537s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.210, REAL:0.214, MEM:2555.8M
[03/17 15:22:54   3537s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.140, REAL:2.146, MEM:2555.8M
[03/17 15:22:54   3537s] End: GigaOpt Optimization in TNS mode
[03/17 15:22:55   3537s]   Timing Snapshot: (REF)
[03/17 15:22:55   3537s]      Weighted WNS: -0.040
[03/17 15:22:55   3537s]       All  PG WNS: -0.297
[03/17 15:22:55   3537s]       High PG WNS: -0.011
[03/17 15:22:55   3537s]       All  PG TNS: -33.249
[03/17 15:22:55   3537s]       High PG TNS: -0.037
[03/17 15:22:55   3537s]    Category Slack: { [L, -0.297] [H, -0.011] }
[03/17 15:22:55   3537s] 
[03/17 15:22:55   3538s] **optDesign ... cpu = 0:06:24, real = 0:06:41, mem = 1990.8M, totSessionCpu=0:58:58 **
[03/17 15:22:55   3538s] ** Profile ** Start :  cpu=0:00:00.0, mem=2414.8M
[03/17 15:22:55   3538s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2414.8M
[03/17 15:22:55   3538s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.119, MEM:2414.8M
[03/17 15:22:55   3538s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2414.8M
[03/17 15:22:56   3538s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2424.8M
[03/17 15:22:57   3539s] ** Profile ** DRVs :  cpu=0:00:00.9, mem=2424.8M
[03/17 15:22:57   3539s] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.011  | -0.297  |
|           TNS (ns):| -33.249 | -0.037  | -33.249 |
|    Violating Paths:|   294   |    5    |   294   |
|          All Paths:|  8650   |  5576   |  6730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.436%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2424.8M
[03/17 15:22:57   3539s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -noViewPrune -noTimingUpdate -noRouting -useCPE -noDelbuf -noDeclone -total_power -noUpsize -downsize -postRoute -leakage -dynamic -total_power -nativePathGroupFlow
[03/17 15:22:57   3539s] Info: 0 don't touch net , 601 undriven nets excluded from IPO operation.
[03/17 15:22:57   3539s] Info: 1 clock net  excluded from IPO operation.
[03/17 15:22:57   3539s] ### Creating LA Mngr. totSessionCpu=0:59:00 mem=2424.8M
[03/17 15:22:57   3539s] ### Creating LA Mngr, finished. totSessionCpu=0:59:00 mem=2424.8M
[03/17 15:22:57   3539s] End AAE Lib Interpolated Model. (MEM=2424.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:22:57   3539s] 
[03/17 15:22:57   3539s] Begin: Power Optimization
[03/17 15:22:57   3539s] 
[03/17 15:22:57   3539s] Begin Power Analysis
[03/17 15:22:57   3539s] 
[03/17 15:22:57   3540s]              0V	    VSS
[03/17 15:22:57   3540s]            0.9V	    VDD
[03/17 15:22:57   3540s] Begin Processing Timing Library for Power Calculation
[03/17 15:22:57   3540s] 
[03/17 15:22:57   3540s] Begin Processing Timing Library for Power Calculation
[03/17 15:22:57   3540s] 
[03/17 15:22:57   3540s] 
[03/17 15:22:57   3540s] 
[03/17 15:22:57   3540s] Begin Processing Power Net/Grid for Power Calculation
[03/17 15:22:57   3540s] 
[03/17 15:22:57   3540s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1993.07MB/3612.72MB/2458.86MB)
[03/17 15:22:57   3540s] 
[03/17 15:22:57   3540s] Begin Processing Timing Window Data for Power Calculation
[03/17 15:22:57   3540s] 
[03/17 15:22:57   3540s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1993.07MB/3612.72MB/2458.86MB)
[03/17 15:22:57   3540s] 
[03/17 15:22:57   3540s] Begin Processing User Attributes
[03/17 15:22:57   3540s] 
[03/17 15:22:57   3540s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1993.07MB/3612.72MB/2458.86MB)
[03/17 15:22:57   3540s] 
[03/17 15:22:57   3540s] Begin Processing Signal Activity
[03/17 15:22:57   3540s] 
[03/17 15:23:00   3543s] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1995.36MB/3612.72MB/2458.86MB)
[03/17 15:23:00   3543s] 
[03/17 15:23:00   3543s] Begin Power Computation
[03/17 15:23:00   3543s] 
[03/17 15:23:00   3543s]       ----------------------------------------------------------
[03/17 15:23:00   3543s]       # of cell(s) missing both power/leakage table: 0
[03/17 15:23:00   3543s]       # of cell(s) missing power table: 1
[03/17 15:23:00   3543s]       # of cell(s) missing leakage table: 0
[03/17 15:23:00   3543s]       # of MSMV cell(s) missing power_level: 0
[03/17 15:23:00   3543s]       ----------------------------------------------------------
[03/17 15:23:00   3543s] CellName                                  Missing Table(s)
[03/17 15:23:00   3543s] TIEL                                      internal power, 
[03/17 15:23:00   3543s] 
[03/17 15:23:00   3543s] 
[03/17 15:23:04   3547s] Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=1995.68MB/3612.72MB/2458.86MB)
[03/17 15:23:04   3547s] 
[03/17 15:23:04   3547s] Begin Processing User Attributes
[03/17 15:23:04   3547s] 
[03/17 15:23:04   3547s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1995.68MB/3612.72MB/2458.86MB)
[03/17 15:23:04   3547s] 
[03/17 15:23:04   3547s] Ended Power Analysis: (cpu=0:00:07, real=0:00:07, mem(process/total/peak)=1995.68MB/3612.72MB/2458.86MB)
[03/17 15:23:04   3547s] 
[03/17 15:23:04   3547s] *



[03/17 15:23:04   3547s] Total Power
[03/17 15:23:04   3547s] -----------------------------------------------------------------------------------------
[03/17 15:23:04   3547s] Total Internal Power:       67.88903232 	   67.2424%
[03/17 15:23:04   3547s] Total Switching Power:      31.68544971 	   31.3836%
[03/17 15:23:04   3547s] Total Leakage Power:         1.38720962 	    1.3740%
[03/17 15:23:04   3547s] Total Power:               100.96169180
[03/17 15:23:04   3547s] -----------------------------------------------------------------------------------------
[03/17 15:23:05   3548s] Processing average sequential pin duty cycle 
[03/17 15:23:05   3548s]   Timing Snapshot: (REF)
[03/17 15:23:05   3548s]      Weighted WNS: -0.040
[03/17 15:23:05   3548s]       All  PG WNS: -0.297
[03/17 15:23:05   3548s]       High PG WNS: -0.011
[03/17 15:23:05   3548s]       All  PG TNS: -33.249
[03/17 15:23:05   3548s]       High PG TNS: -0.037
[03/17 15:23:05   3548s]    Category Slack: { [L, -0.297] [H, -0.011] }
[03/17 15:23:05   3548s] 
[03/17 15:23:05   3548s] Begin: Core Power Optimization
[03/17 15:23:05   3548s] *** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:59:08.6/1:07:58.3 (0.9), mem = 2450.9M
[03/17 15:23:05   3548s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.16097.20
[03/17 15:23:06   3548s] (I,S,L,T): WC_VIEW: 68.5262, 31.6854, 1.38999, 101.602
[03/17 15:23:06   3548s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 15:23:06   3548s] ### Creating PhyDesignMc. totSessionCpu=0:59:09 mem=2450.9M
[03/17 15:23:06   3548s] OPERPROF: Starting DPlace-Init at level 1, MEM:2450.9M
[03/17 15:23:06   3548s] z: 2, totalTracks: 1
[03/17 15:23:06   3548s] z: 4, totalTracks: 1
[03/17 15:23:06   3548s] z: 6, totalTracks: 1
[03/17 15:23:06   3548s] z: 8, totalTracks: 1
[03/17 15:23:06   3548s] #spOpts: N=65 mergeVia=F 
[03/17 15:23:06   3549s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2450.9M
[03/17 15:23:06   3549s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.096, MEM:2450.9M
[03/17 15:23:06   3549s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2450.9MB).
[03/17 15:23:06   3549s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.166, MEM:2450.9M
[03/17 15:23:06   3549s] TotalInstCnt at PhyDesignMc Initialization: 51,135
[03/17 15:23:06   3549s] ### Creating PhyDesignMc, finished. totSessionCpu=0:59:09 mem=2450.9M
[03/17 15:23:06   3549s] ### Creating RouteCongInterface, started
[03/17 15:23:07   3549s] ### Creating RouteCongInterface, finished
[03/17 15:23:07   3549s] Usable buffer cells for single buffer setup transform:
[03/17 15:23:07   3549s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[03/17 15:23:07   3549s] Number of usable buffer cells above: 18
[03/17 15:23:08   3550s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2450.9M
[03/17 15:23:08   3550s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2450.9M
[03/17 15:23:09   3551s] Info: violation cost 64.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 64.000000, glitch 0.000000)
[03/17 15:23:09   3551s] Begin: glitch net info
[03/17 15:23:09   3552s] glitch slack range: number of glitch nets
[03/17 15:23:09   3552s] glitch slack < -0.32 : 0
[03/17 15:23:09   3552s] -0.32 < glitch slack < -0.28 : 0
[03/17 15:23:09   3552s] -0.28 < glitch slack < -0.24 : 0
[03/17 15:23:09   3552s] -0.24 < glitch slack < -0.2 : 0
[03/17 15:23:09   3552s] -0.2 < glitch slack < -0.16 : 0
[03/17 15:23:09   3552s] -0.16 < glitch slack < -0.12 : 0
[03/17 15:23:09   3552s] -0.12 < glitch slack < -0.08 : 0
[03/17 15:23:09   3552s] -0.08 < glitch slack < -0.04 : 0
[03/17 15:23:09   3552s] -0.04 < glitch slack : 0
[03/17 15:23:09   3552s] End: glitch net info
[03/17 15:23:09   3552s] Reclaim Optimization WNS Slack -0.297  TNS Slack -33.249 Density 46.44
[03/17 15:23:09   3552s] +----------+---------+--------+--------+------------+--------+
[03/17 15:23:09   3552s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/17 15:23:09   3552s] +----------+---------+--------+--------+------------+--------+
[03/17 15:23:09   3552s] |    46.44%|        -|  -0.297| -33.249|   0:00:00.0| 2450.9M|
[03/17 15:23:09   3552s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/17 15:23:09   3552s] Running power reclaim iteration with 1.97445 cutoff 
[03/17 15:24:19   3621s] |    46.41%|     4739|  -0.297| -33.183|   0:01:10.0| 2555.8M|
[03/17 15:25:05   3668s] |    46.40%|      971|  -0.297| -33.178|   0:00:46.0| 2555.8M|
[03/17 15:25:07   3669s]  *** Final WNS Slack -0.297  TNS Slack -33.169 
[03/17 15:25:07   3669s] +----------+---------+--------+--------+------------+--------+
[03/17 15:25:07   3669s] Reclaim Optimization End WNS Slack -0.297  TNS Slack -33.169 Density 46.40
[03/17 15:25:07   3669s] 
[03/17 15:25:07   3669s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 5710 **
[03/17 15:25:07   3669s] --------------------------------------------------------------
[03/17 15:25:07   3669s] |                                   | Total     | Sequential |
[03/17 15:25:07   3669s] --------------------------------------------------------------
[03/17 15:25:07   3669s] | Num insts resized                 |    5090  |      15    |
[03/17 15:25:07   3669s] | Num insts undone                  |       0  |       0    |
[03/17 15:25:07   3669s] | Num insts Downsized               |     127  |      12    |
[03/17 15:25:07   3669s] | Num insts Samesized               |    4963  |       3    |
[03/17 15:25:07   3669s] | Num insts Upsized                 |       0  |       0    |
[03/17 15:25:07   3669s] | Num multiple commits+uncommits    |     620  |       -    |
[03/17 15:25:07   3669s] --------------------------------------------------------------
[03/17 15:25:07   3669s] **** Begin NDR-Layer Usage Statistics ****
[03/17 15:25:07   3669s] Layer 7 has 40 constrained nets 
[03/17 15:25:07   3669s] **** End NDR-Layer Usage Statistics ****
[03/17 15:25:07   3669s] 
[03/17 15:25:07   3669s] 
[03/17 15:25:07   3669s] =======================================================================
[03/17 15:25:07   3669s]                 Reasons for not reclaiming further
[03/17 15:25:07   3669s] =======================================================================
[03/17 15:25:07   3669s] *info: Total 443 instance(s) which couldn't be reclaimed.
[03/17 15:25:07   3669s] 
[03/17 15:25:07   3669s] Resizing failure reasons
[03/17 15:25:07   3669s] ------------------------------------------------
[03/17 15:25:07   3669s] *info:   442 instance(s): Could not be reclaimed because of internal reason: SkipHighFanoutNetReclaimResize.
[03/17 15:25:07   3669s] *info:     1 instance(s): Could not be reclaimed because instance not ok to be resized.
[03/17 15:25:07   3669s] 
[03/17 15:25:07   3669s] 
[03/17 15:25:07   3669s] Number of insts committed for which the initial cell was dont use = 0
[03/17 15:25:07   3669s] Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
[03/17 15:25:07   3669s] End: Core Power Optimization (cpu = 0:02:01) (real = 0:02:02) **
[03/17 15:25:07   3669s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2555.8M
[03/17 15:25:07   3670s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.220, REAL:0.215, MEM:2555.8M
[03/17 15:25:07   3670s] TotalInstCnt at PhyDesignMc Destruction: 51,135
[03/17 15:25:07   3670s] (I,S,L,T): WC_VIEW: 68.272, 31.4585, 1.38341, 101.114
[03/17 15:25:07   3670s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.16097.20
[03/17 15:25:07   3670s] *** PowerOpt [finish] : cpu/real = 0:02:01.9/0:02:01.9 (1.0), totSession cpu/real = 1:01:10.5/1:10:00.2 (0.9), mem = 2555.8M
[03/17 15:25:07   3670s] 
[03/17 15:25:07   3670s] =============================================================================================
[03/17 15:25:07   3670s]  Step TAT Report for PowerOpt #3
[03/17 15:25:07   3670s] =============================================================================================
[03/17 15:25:07   3670s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:25:07   3670s] ---------------------------------------------------------------------------------------------
[03/17 15:25:07   3670s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 15:25:07   3670s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:25:07   3670s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   0.4 % )     0:00:00.5 /  0:00:00.4    1.0
[03/17 15:25:07   3670s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.4    1.0
[03/17 15:25:07   3670s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:25:07   3670s] [ BottleneckAnalyzerInit ]      2   0:00:03.5  (   2.9 % )     0:00:03.5 /  0:00:03.6    1.0
[03/17 15:25:07   3670s] [ OptSingleIteration     ]     12   0:00:04.5  (   3.7 % )     0:01:52.2 /  0:01:52.4    1.0
[03/17 15:25:07   3670s] [ OptGetWeight           ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.1
[03/17 15:25:07   3670s] [ OptEval                ]     18   0:00:15.7  (  12.9 % )     0:00:15.7 /  0:00:15.8    1.0
[03/17 15:25:07   3670s] [ OptCommit              ]     18   0:00:04.6  (   3.8 % )     0:00:04.6 /  0:00:04.6    1.0
[03/17 15:25:07   3670s] [ IncrTimingUpdate       ]     18   0:00:04.8  (   4.0 % )     0:00:04.8 /  0:00:04.9    1.0
[03/17 15:25:07   3670s] [ PostCommitDelayUpdate  ]     17   0:00:11.6  (   9.5 % )     0:01:23.6 /  0:01:23.6    1.0
[03/17 15:25:07   3670s] [ IncrDelayCalc          ]   2866   0:01:12.0  (  59.1 % )     0:01:12.0 /  0:01:11.9    1.0
[03/17 15:25:07   3670s] [ DrvFindVioNets         ]      1   0:00:00.5  (   0.4 % )     0:00:00.5 /  0:00:00.5    1.0
[03/17 15:25:07   3670s] [ ReportGlitchViolation  ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/17 15:25:07   3670s] [ MISC                   ]          0:00:03.3  (   2.7 % )     0:00:03.3 /  0:00:03.2    1.0
[03/17 15:25:07   3670s] ---------------------------------------------------------------------------------------------
[03/17 15:25:07   3670s]  PowerOpt #3 TOTAL                  0:02:01.9  ( 100.0 % )     0:02:01.9 /  0:02:01.9    1.0
[03/17 15:25:07   3670s] ---------------------------------------------------------------------------------------------
[03/17 15:25:07   3670s] 
[03/17 15:25:07   3670s] Running refinePlace -preserveRouting true -hardFence false
[03/17 15:25:07   3670s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2555.8M
[03/17 15:25:07   3670s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2555.8M
[03/17 15:25:07   3670s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2555.8M
[03/17 15:25:07   3670s] z: 2, totalTracks: 1
[03/17 15:25:07   3670s] z: 4, totalTracks: 1
[03/17 15:25:07   3670s] z: 6, totalTracks: 1
[03/17 15:25:07   3670s] z: 8, totalTracks: 1
[03/17 15:25:07   3670s] #spOpts: N=65 
[03/17 15:25:07   3670s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2555.8M
[03/17 15:25:08   3670s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.120, REAL:0.117, MEM:2555.8M
[03/17 15:25:08   3670s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2555.8MB).
[03/17 15:25:08   3670s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.200, REAL:0.198, MEM:2555.8M
[03/17 15:25:08   3670s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.200, REAL:0.199, MEM:2555.8M
[03/17 15:25:08   3670s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.16097.20
[03/17 15:25:08   3670s] OPERPROF:   Starting RefinePlace at level 2, MEM:2555.8M
[03/17 15:25:08   3670s] *** Starting refinePlace (1:01:11 mem=2555.8M) ***
[03/17 15:25:08   3670s] Total net bbox length = 6.483e+05 (3.424e+05 3.059e+05) (ext = 1.296e+05)
[03/17 15:25:08   3670s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2555.8M
[03/17 15:25:08   3670s] Starting refinePlace ...
[03/17 15:25:08   3670s]   Spread Effort: high, post-route mode, useDDP on.
[03/17 15:25:08   3670s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2555.8MB) @(1:01:11 - 1:01:11).
[03/17 15:25:08   3670s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 15:25:08   3671s] wireLenOptFixPriorityInst 0 inst fixed
[03/17 15:25:08   3671s] 
[03/17 15:25:08   3671s] Running Spiral with 1 thread in Normal Mode  fetchWidth=324 
[03/17 15:25:09   3672s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 15:25:09   3672s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:01.0, mem=2555.8MB) @(1:01:11 - 1:01:12).
[03/17 15:25:09   3672s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 15:25:09   3672s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2555.8MB
[03/17 15:25:09   3672s] Statistics of distance of Instance movement in refine placement:
[03/17 15:25:09   3672s]   maximum (X+Y) =         0.00 um
[03/17 15:25:09   3672s]   mean    (X+Y) =         0.00 um
[03/17 15:25:09   3672s] Summary Report:
[03/17 15:25:09   3672s] Instances move: 0 (out of 51135 movable)
[03/17 15:25:09   3672s] Instances flipped: 0
[03/17 15:25:09   3672s] Mean displacement: 0.00 um
[03/17 15:25:09   3672s] Max displacement: 0.00 um 
[03/17 15:25:09   3672s] Total instances moved : 0
[03/17 15:25:09   3672s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.590, REAL:1.597, MEM:2555.8M
[03/17 15:25:09   3672s] Total net bbox length = 6.483e+05 (3.424e+05 3.059e+05) (ext = 1.296e+05)
[03/17 15:25:09   3672s] Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 2555.8MB
[03/17 15:25:09   3672s] [CPU] RefinePlace/total (cpu=0:00:01.7, real=0:00:01.0, mem=2555.8MB) @(1:01:11 - 1:01:12).
[03/17 15:25:09   3672s] *** Finished refinePlace (1:01:12 mem=2555.8M) ***
[03/17 15:25:09   3672s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.16097.20
[03/17 15:25:09   3672s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.730, REAL:1.742, MEM:2555.8M
[03/17 15:25:09   3672s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2555.8M
[03/17 15:25:10   3672s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.210, REAL:0.205, MEM:2555.8M
[03/17 15:25:10   3672s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.140, REAL:2.155, MEM:2555.8M
[03/17 15:25:10   3672s] Running postRoute recovery in powerReclaim mode
[03/17 15:25:10   3672s] **optDesign ... cpu = 0:08:38, real = 0:08:56, mem = 2083.3M, totSessionCpu=1:01:13 **
[03/17 15:25:11   3674s]   Timing/DRV Snapshot: (TGT)
[03/17 15:25:11   3674s]      Weighted WNS: -0.040
[03/17 15:25:11   3674s]       All  PG WNS: -0.297
[03/17 15:25:11   3674s]       High PG WNS: -0.011
[03/17 15:25:11   3674s]       All  PG TNS: -33.169
[03/17 15:25:11   3674s]       High PG TNS: -0.037
[03/17 15:25:11   3674s]          Tran DRV: 0
[03/17 15:25:11   3674s]           Cap DRV: 0
[03/17 15:25:11   3674s]        Fanout DRV: 0
[03/17 15:25:11   3674s]            Glitch: 0
[03/17 15:25:11   3674s]    Category Slack: { [L, -0.297] [H, -0.011] }
[03/17 15:25:11   3674s] 
[03/17 15:25:11   3674s] Checking setup slack degradation ...
[03/17 15:25:11   3674s] 
[03/17 15:25:11   3674s] Recovery Manager:
[03/17 15:25:11   3674s]   Low  Effort WNS Jump: 0.000 (REF: -0.297, TGT: -0.297, Threshold: 0.010) - Skip
[03/17 15:25:11   3674s]   High Effort WNS Jump: 0.000 (REF: -0.011, TGT: -0.011, Threshold: 0.000) - Skip
[03/17 15:25:11   3674s]   Low  Effort TNS Jump: 0.000 (REF: -33.249, TGT: -33.169, Threshold: 10.000) - Skip
[03/17 15:25:11   3674s]   High Effort TNS Jump: 0.000 (REF: -0.037, TGT: -0.037, Threshold: 5.000) - Skip
[03/17 15:25:11   3674s] 
[03/17 15:25:11   3674s] Checking DRV degradation...
[03/17 15:25:11   3674s] 
[03/17 15:25:11   3674s] Recovery Manager:
[03/17 15:25:11   3674s]     Tran DRV degradation : 0 (0 -> 0, Margin 100) - Skip
[03/17 15:25:11   3674s]      Cap DRV degradation : 0 (0 -> 0, Margin 100) - Skip
[03/17 15:25:11   3674s]   Fanout DRV degradation : 0 (0 -> 0, Margin 100) - Skip
[03/17 15:25:11   3674s]       Glitch degradation : 0 (0 -> 0, Margin 100) - Skip
[03/17 15:25:11   3674s] 
[03/17 15:25:11   3674s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/17 15:25:11   3674s] Finish postRoute recovery in powerReclaim mode (cpu=0:00:01, real=0:00:01, mem=2517.78M, totSessionCpu=1:01:14).
[03/17 15:25:11   3674s] **optDesign ... cpu = 0:08:39, real = 0:08:57, mem = 2083.7M, totSessionCpu=1:01:14 **
[03/17 15:25:11   3674s] 
[03/17 15:25:11   3674s] 
[03/17 15:25:11   3674s] Begin Power Analysis
[03/17 15:25:11   3674s] 
[03/17 15:25:11   3674s]              0V	    VSS
[03/17 15:25:11   3674s]            0.9V	    VDD
[03/17 15:25:11   3674s] Begin Processing Timing Library for Power Calculation
[03/17 15:25:11   3674s] 
[03/17 15:25:11   3674s] Begin Processing Timing Library for Power Calculation
[03/17 15:25:11   3674s] 
[03/17 15:25:11   3674s] 
[03/17 15:25:11   3674s] 
[03/17 15:25:11   3674s] Begin Processing Power Net/Grid for Power Calculation
[03/17 15:25:11   3674s] 
[03/17 15:25:11   3674s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2083.75MB/3705.71MB/2458.86MB)
[03/17 15:25:11   3674s] 
[03/17 15:25:11   3674s] Begin Processing Timing Window Data for Power Calculation
[03/17 15:25:11   3674s] 
[03/17 15:25:12   3674s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2083.75MB/3705.71MB/2458.86MB)
[03/17 15:25:12   3674s] 
[03/17 15:25:12   3674s] Begin Processing User Attributes
[03/17 15:25:12   3674s] 
[03/17 15:25:12   3674s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2083.75MB/3705.71MB/2458.86MB)
[03/17 15:25:12   3674s] 
[03/17 15:25:12   3674s] Begin Processing Signal Activity
[03/17 15:25:12   3674s] 
[03/17 15:25:14   3677s] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2086.03MB/3705.71MB/2458.86MB)
[03/17 15:25:14   3677s] 
[03/17 15:25:14   3677s] Begin Power Computation
[03/17 15:25:14   3677s] 
[03/17 15:25:14   3677s]       ----------------------------------------------------------
[03/17 15:25:14   3677s]       # of cell(s) missing both power/leakage table: 0
[03/17 15:25:14   3677s]       # of cell(s) missing power table: 1
[03/17 15:25:14   3677s]       # of cell(s) missing leakage table: 0
[03/17 15:25:14   3677s]       # of MSMV cell(s) missing power_level: 0
[03/17 15:25:14   3677s]       ----------------------------------------------------------
[03/17 15:25:14   3677s] CellName                                  Missing Table(s)
[03/17 15:25:14   3677s] TIEL                                      internal power, 
[03/17 15:25:14   3677s] 
[03/17 15:25:14   3677s] 
[03/17 15:25:18   3681s] Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=2086.03MB/3705.71MB/2458.86MB)
[03/17 15:25:18   3681s] 
[03/17 15:25:18   3681s] Begin Processing User Attributes
[03/17 15:25:18   3681s] 
[03/17 15:25:18   3681s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2086.03MB/3705.71MB/2458.86MB)
[03/17 15:25:18   3681s] 
[03/17 15:25:18   3681s] Ended Power Analysis: (cpu=0:00:07, real=0:00:07, mem(process/total/peak)=2086.03MB/3705.71MB/2458.86MB)
[03/17 15:25:18   3681s] 
[03/17 15:25:19   3681s] *



[03/17 15:25:19   3681s] Total Power
[03/17 15:25:19   3681s] -----------------------------------------------------------------------------------------
[03/17 15:25:19   3681s] Total Internal Power:       67.63527047 	   67.3164%
[03/17 15:25:19   3681s] Total Switching Power:      31.45852519 	   31.3102%
[03/17 15:25:19   3681s] Total Leakage Power:         1.37989188 	    1.3734%
[03/17 15:25:19   3681s] Total Power:               100.47368771
[03/17 15:25:19   3681s] -----------------------------------------------------------------------------------------
[03/17 15:25:20   3682s] Processing average sequential pin duty cycle 
[03/17 15:25:20   3682s] ** Power Reclaim End WNS Slack -0.297  TNS Slack -33.169 
[03/17 15:25:20   3682s] End: Power Optimization (cpu=0:02:14, real=0:02:15, mem=2416.20M, totSessionCpu=1:01:23).
[03/17 15:25:20   3682s] **optDesign ... cpu = 0:08:48, real = 0:09:06, mem = 2006.4M, totSessionCpu=1:01:23 **
[03/17 15:25:21   3684s]   Timing/DRV Snapshot: (REF)
[03/17 15:25:21   3684s]      Weighted WNS: -0.040
[03/17 15:25:21   3684s]       All  PG WNS: -0.297
[03/17 15:25:21   3684s]       High PG WNS: -0.011
[03/17 15:25:21   3684s]       All  PG TNS: -33.169
[03/17 15:25:21   3684s]       High PG TNS: -0.037
[03/17 15:25:21   3684s]          Tran DRV: 0
[03/17 15:25:21   3684s]           Cap DRV: 0
[03/17 15:25:21   3684s]        Fanout DRV: 0
[03/17 15:25:21   3684s]            Glitch: 0
[03/17 15:25:21   3684s]    Category Slack: { [L, -0.297] [H, -0.011] }
[03/17 15:25:21   3684s] 
[03/17 15:25:21   3684s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2416.2M
[03/17 15:25:22   3684s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.120, MEM:2416.2M
[03/17 15:25:22   3684s] GigaOpt Hold Optimizer is used
[03/17 15:25:22   3684s] Include MVT Delays for Hold Opt
[03/17 15:25:22   3684s] Deleting Cell Server ...
[03/17 15:25:22   3684s] Deleting Lib Analyzer.
[03/17 15:25:22   3684s] <optDesign CMD> fixhold  no -lvt Cells
[03/17 15:25:22   3684s] #InfoCS: Num dontuse cells 391, Num usable cells 459
[03/17 15:25:22   3684s] optDesignOneStep: Power Flow
[03/17 15:25:22   3684s] #InfoCS: Num dontuse cells 391, Num usable cells 459
[03/17 15:25:22   3684s] End AAE Lib Interpolated Model. (MEM=2416.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:25:22   3684s] 
[03/17 15:25:22   3684s] Creating Lib Analyzer ...
[03/17 15:25:22   3684s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/17 15:25:22   3684s] Creating Cell Server ...(0, 0, 0, 0)
[03/17 15:25:22   3684s] Summary for sequential cells identification: 
[03/17 15:25:22   3684s]   Identified SBFF number: 199
[03/17 15:25:22   3684s]   Identified MBFF number: 0
[03/17 15:25:22   3684s]   Identified SB Latch number: 0
[03/17 15:25:22   3684s]   Identified MB Latch number: 0
[03/17 15:25:22   3684s]   Not identified SBFF number: 0
[03/17 15:25:22   3684s]   Not identified MBFF number: 0
[03/17 15:25:22   3684s]   Not identified SB Latch number: 0
[03/17 15:25:22   3684s]   Not identified MB Latch number: 0
[03/17 15:25:22   3684s]   Number of sequential cells which are not FFs: 104
[03/17 15:25:22   3684s]  Visiting view : WC_VIEW
[03/17 15:25:22   3684s]    : PowerDomain = none : Weighted F : unweighted  = 25.80 (1.000) with rcCorner = 0
[03/17 15:25:22   3684s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/17 15:25:22   3684s]  Visiting view : BC_VIEW
[03/17 15:25:22   3684s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[03/17 15:25:22   3684s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/17 15:25:22   3684s]  Setting StdDelay to 25.80
[03/17 15:25:22   3684s] Creating Cell Server, finished. 
[03/17 15:25:22   3684s] 
[03/17 15:25:22   3684s] Total number of usable buffers from Lib Analyzer: 2 ( CKBD0 BUFFD0)
[03/17 15:25:22   3684s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD0 CKND1 CKND0)
[03/17 15:25:22   3684s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/17 15:25:22   3684s] 
[03/17 15:25:23   3685s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:01:26 mem=2418.2M
[03/17 15:25:23   3685s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:01:26 mem=2418.2M
[03/17 15:25:23   3685s] Creating Lib Analyzer, finished. 
[03/17 15:25:23   3685s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:01:26 mem=2418.2M ***
[03/17 15:25:23   3685s] End AAE Lib Interpolated Model. (MEM=2418.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:25:23   3685s] **INFO: Starting Blocking QThread with 1 CPU
[03/17 15:25:23   3685s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/17 15:25:23   3685s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
[03/17 15:25:23   3685s] Latch borrow mode reset to max_borrow
[03/17 15:25:23   3685s] Starting delay calculation for Hold views
[03/17 15:25:23   3685s] Starting SI iteration 1 using Infinite Timing Windows
[03/17 15:25:23   3685s] #################################################################################
[03/17 15:25:23   3685s] # Design Stage: PostRoute
[03/17 15:25:23   3685s] # Design Name: fullchip
[03/17 15:25:23   3685s] # Design Mode: 65nm
[03/17 15:25:23   3685s] # Analysis Mode: MMMC OCV 
[03/17 15:25:23   3685s] # Parasitics Mode: SPEF/RCDB
[03/17 15:25:23   3685s] # Signoff Settings: SI On 
[03/17 15:25:23   3685s] #################################################################################
[03/17 15:25:23   3685s] AAE_INFO: 1 threads acquired from CTE.
[03/17 15:25:23   3685s] Setting infinite Tws ...
[03/17 15:25:23   3685s] First Iteration Infinite Tw... 
[03/17 15:25:23   3685s] Calculate late delays in OCV mode...
[03/17 15:25:23   3685s] Calculate early delays in OCV mode...
[03/17 15:25:23   3685s] Topological Sorting (REAL = 0:00:01.0, MEM = 0.0M, InitMEM = 0.0M)
[03/17 15:25:23   3685s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/17 15:25:23   3685s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/17 15:25:23   3685s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:25:23   3685s] Total number of fetched objects 55320
[03/17 15:25:23   3685s] AAE_INFO-618: Total number of nets in the design is 65366,  84.6 percent of the nets selected for SI analysis
[03/17 15:25:23   3685s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/17 15:25:23   3685s] End delay calculation. (MEM=0 CPU=0:00:17.0 REAL=0:00:17.0)
[03/17 15:25:23   3685s] End delay calculation (fullDC). (MEM=0 CPU=0:00:18.6 REAL=0:00:18.0)
[03/17 15:25:23   3685s] *** CDM Built up (cpu=0:00:19.5  real=0:00:19.0  mem= 0.0M) ***
[03/17 15:25:23   3685s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/17 15:25:23   3685s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/17 15:25:23   3685s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 0.0M)
[03/17 15:25:23   3685s] 
[03/17 15:25:23   3685s] Executing IPO callback for view pruning ..
[03/17 15:25:23   3685s] 
[03/17 15:25:23   3685s] Active hold views:
[03/17 15:25:23   3685s]  BC_VIEW
[03/17 15:25:23   3685s]   Dominating endpoints: 0
[03/17 15:25:23   3685s]   Dominating TNS: -0.000
[03/17 15:25:23   3685s] 
[03/17 15:25:23   3685s] Starting SI iteration 2
[03/17 15:25:23   3685s] Calculate late delays in OCV mode...
[03/17 15:25:23   3685s] Calculate early delays in OCV mode...
[03/17 15:25:23   3685s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/17 15:25:23   3685s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:25:23   3685s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/17 15:25:23   3685s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 55320. 
[03/17 15:25:23   3685s] Total number of fetched objects 55320
[03/17 15:25:23   3685s] AAE_INFO-618: Total number of nets in the design is 65366,  3.8 percent of the nets selected for SI analysis
[03/17 15:25:23   3685s] End delay calculation. (MEM=0 CPU=0:00:02.7 REAL=0:00:02.0)
[03/17 15:25:23   3685s] End delay calculation (fullDC). (MEM=0 CPU=0:00:03.0 REAL=0:00:03.0)
[03/17 15:25:23   3685s] *** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 0.0M) ***
[03/17 15:25:23   3685s] *** Done Building Timing Graph (cpu=0:00:28.0 real=0:00:28.0 totSessionCpu=0:00:45.4 mem=0.0M)
[03/17 15:25:23   3685s] Done building cte hold timing graph (fixHold) cpu=0:00:30.5 real=0:00:30.0 totSessionCpu=0:00:45.5 mem=0.0M ***
[03/17 15:25:23   3685s] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/17 15:25:23   3685s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=0.0M
[03/17 15:25:23   3685s] Timing Data dump into file /tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/coe_eosdata_AjEnkN/BC_VIEW.twf, for view: BC_VIEW 
[03/17 15:25:23   3685s] 	 Dumping view 1 BC_VIEW 
[03/17 15:25:23   3685s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:31.9 real=0:00:31.0 totSessionCpu=0:00:46.9 mem=0.0M ***
[03/17 15:25:23   3685s] *** QThread HoldInit [finish] : cpu/real = 0:00:31.9/0:00:31.7 (1.0), mem = 0.0M
[03/17 15:25:23   3685s] 
[03/17 15:25:23   3685s] =============================================================================================
[03/17 15:25:23   3685s]  Step TAT Report for QThreadWorker #1
[03/17 15:25:23   3685s] =============================================================================================
[03/17 15:25:23   3685s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:25:23   3685s] ---------------------------------------------------------------------------------------------
[03/17 15:25:23   3685s] [ ViewPruning            ]      5   0:00:00.2  (   0.5 % )     0:00:00.6 /  0:00:00.6    1.0
[03/17 15:25:23   3685s] [ TimingUpdate           ]      2   0:00:01.5  (   4.8 % )     0:00:27.9 /  0:00:28.0    1.0
[03/17 15:25:23   3685s] [ FullDelayCalc          ]      1   0:00:25.8  (  81.4 % )     0:00:26.4 /  0:00:26.5    1.0
[03/17 15:25:23   3685s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/17 15:25:23   3685s] [ SlackTraversorInit     ]      2   0:00:01.1  (   3.3 % )     0:00:01.1 /  0:00:01.1    1.0
[03/17 15:25:23   3685s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.6
[03/17 15:25:23   3685s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:25:23   3685s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:25:23   3685s] [ HoldTimerNodeList      ]      1   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 15:25:23   3685s] [ ReportAnalysisSummary  ]      2   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.4    1.0
[03/17 15:25:23   3685s] [ MISC                   ]          0:00:02.5  (   7.7 % )     0:00:02.5 /  0:00:02.4    1.0
[03/17 15:25:23   3685s] ---------------------------------------------------------------------------------------------
[03/17 15:25:23   3685s]  QThreadWorker #1 TOTAL             0:00:31.7  ( 100.0 % )     0:00:31.7 /  0:00:31.9    1.0
[03/17 15:25:23   3685s] ---------------------------------------------------------------------------------------------
[03/17 15:25:23   3685s] 
[03/17 15:25:55   3716s]  
_______________________________________________________________________
[03/17 15:25:55   3716s] Done building cte setup timing graph (fixHold) cpu=0:00:31.3 real=0:00:32.0 totSessionCpu=1:01:57 mem=2418.2M ***
[03/17 15:25:55   3716s] ** Profile ** Start :  cpu=0:00:00.0, mem=2418.2M
[03/17 15:25:55   3717s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2428.2M
[03/17 15:25:55   3717s] *info: category slack lower bound [L -297.0] default
[03/17 15:25:55   3717s] *info: category slack lower bound [H -11.5] reg2reg 
[03/17 15:25:55   3717s] --------------------------------------------------- 
[03/17 15:25:55   3717s]    Setup Violation Summary with Target Slack (0.000 ns)
[03/17 15:25:55   3717s] --------------------------------------------------- 
[03/17 15:25:55   3717s]          WNS    reg2regWNS
[03/17 15:25:55   3717s]    -0.297 ns     -0.011 ns
[03/17 15:25:55   3717s] --------------------------------------------------- 
[03/17 15:25:55   3717s] Restoring Auto Hold Views:  BC_VIEW
[03/17 15:25:55   3717s] Restoring Active Hold Views:  BC_VIEW 
[03/17 15:25:55   3717s] Restoring Hold Target Slack: 0
[03/17 15:25:55   3717s] Loading timing data from /tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/coe_eosdata_AjEnkN/BC_VIEW.twf 
[03/17 15:25:55   3717s] 	 Loading view 1 BC_VIEW 
[03/17 15:25:55   3717s] 
[03/17 15:25:55   3717s] *Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
[03/17 15:25:55   3717s] *Info: worst delay setup view: WC_VIEW
[03/17 15:25:55   3717s] Footprint list for hold buffering (delay unit: ps)
[03/17 15:25:55   3717s] =================================================================
[03/17 15:25:55   3717s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/17 15:25:55   3717s] ------------------------------------------------------------------
[03/17 15:25:55   3717s] *Info:       23.0       2.40    4.0  72.16 BUFFD0 (I,Z)
[03/17 15:25:55   3717s] *Info:       24.5       2.48    4.0  79.29 CKBD0 (I,Z)
[03/17 15:25:55   3717s] =================================================================
[03/17 15:25:55   3717s] Deleting Cell Server ...
[03/17 15:25:55   3717s] Deleting Lib Analyzer.
[03/17 15:25:55   3717s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/17 15:25:55   3717s] Creating Cell Server ...(0, 0, 0, 0)
[03/17 15:25:55   3717s] Summary for sequential cells identification: 
[03/17 15:25:55   3717s]   Identified SBFF number: 199
[03/17 15:25:55   3717s]   Identified MBFF number: 0
[03/17 15:25:55   3717s]   Identified SB Latch number: 0
[03/17 15:25:55   3717s]   Identified MB Latch number: 0
[03/17 15:25:55   3717s]   Not identified SBFF number: 0
[03/17 15:25:55   3717s]   Not identified MBFF number: 0
[03/17 15:25:55   3717s]   Not identified SB Latch number: 0
[03/17 15:25:55   3717s]   Not identified MB Latch number: 0
[03/17 15:25:55   3717s]   Number of sequential cells which are not FFs: 104
[03/17 15:25:55   3717s]  Visiting view : WC_VIEW
[03/17 15:25:55   3717s]    : PowerDomain = none : Weighted F : unweighted  = 25.80 (1.000) with rcCorner = 0
[03/17 15:25:55   3717s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/17 15:25:55   3717s]  Visiting view : BC_VIEW
[03/17 15:25:55   3717s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[03/17 15:25:55   3717s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/17 15:25:55   3717s]  Setting StdDelay to 25.80
[03/17 15:25:55   3717s] Creating Cell Server, finished. 
[03/17 15:25:55   3717s] 
[03/17 15:25:55   3717s] Hold Timer stdDelay = 25.8ps
[03/17 15:25:55   3717s]  Visiting view : BC_VIEW
[03/17 15:25:55   3717s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[03/17 15:25:55   3717s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/17 15:25:55   3717s] ** Profile ** Start :  cpu=0:00:00.0, mem=2428.2M
[03/17 15:25:56   3717s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2428.2M
[03/17 15:25:56   3717s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.099, MEM:2428.2M
[03/17 15:25:56   3717s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2428.2M
[03/17 15:25:57   3718s] ** Profile ** DRVs :  cpu=0:00:00.9, mem=2428.2M
[03/17 15:25:57   3718s] 
------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.011  | -0.297  |
|           TNS (ns):| -33.170 | -0.037  | -33.170 |
|    Violating Paths:|   293   |    5    |   293   |
|          All Paths:|  8650   |  5576   |  6730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.066  |  0.066  |  0.212  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8650   |  5576   |  6730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.403%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:09:24, real = 0:09:43, mem = 1993.7M, totSessionCpu=1:01:59 **
[03/17 15:25:57   3718s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:01:58.9/1:10:49.5 (0.9), mem = 2410.2M
[03/17 15:25:57   3718s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.16097.21
[03/17 15:25:57   3719s] (I,S,L,T): WC_VIEW: 68.272, 31.4585, 1.38341, 101.114
[03/17 15:25:57   3719s] 
[03/17 15:25:57   3719s] Creating Lib Analyzer ...
[03/17 15:25:57   3719s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/17 15:25:57   3719s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD0 CKND1 CKND0)
[03/17 15:25:57   3719s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/17 15:25:57   3719s] 
[03/17 15:25:58   3720s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:02:01 mem=2418.2M
[03/17 15:25:58   3720s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:02:01 mem=2418.2M
[03/17 15:25:58   3720s] Creating Lib Analyzer, finished. 
[03/17 15:25:58   3720s] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/17 15:25:58   3720s] gigaOpt Hold fixing search radius on new term: 9.000000 Microns (5 stdCellHgt)
[03/17 15:25:58   3720s] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/17 15:25:58   3720s] gigaOpt Hold fixing search radius on new term: 9.000000 Microns (5 stdCellHgt)
[03/17 15:25:58   3720s] *info: Run optDesign holdfix with 1 thread.
[03/17 15:25:58   3720s] Info: 0 don't touch net , 601 undriven nets excluded from IPO operation.
[03/17 15:25:59   3720s] Info: 1 clock net  excluded from IPO operation.
[03/17 15:25:59   3721s] --------------------------------------------------- 
[03/17 15:25:59   3721s]    Hold Timing Summary  - Initial 
[03/17 15:25:59   3721s] --------------------------------------------------- 
[03/17 15:25:59   3721s]  Target slack:       0.0000 ns
[03/17 15:25:59   3721s]  View: BC_VIEW 
[03/17 15:25:59   3721s]    WNS:       0.0658
[03/17 15:25:59   3721s]    TNS:       0.0000
[03/17 15:25:59   3721s]    VP :            0
[03/17 15:25:59   3721s]    Worst hold path end point: core_instance1_mac_array_instance_col_idx_5__mac_col_inst_inst_3q_reg_1_/D 
[03/17 15:25:59   3721s] --------------------------------------------------- 
[03/17 15:25:59   3721s] *** Hold timing is met. Hold fixing is not needed 
[03/17 15:25:59   3721s] **INFO: total 0 insts, 0 nets marked don't touch
[03/17 15:25:59   3721s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[03/17 15:25:59   3721s] **INFO: total 0 insts, 0 nets unmarked don't touch

[03/17 15:25:59   3721s] 
[03/17 15:25:59   3721s] Capturing REF for hold ...
[03/17 15:25:59   3721s]    Hold Timing Snapshot: (REF)
[03/17 15:25:59   3721s]              All PG WNS: 0.000
[03/17 15:25:59   3721s]              All PG TNS: 0.000
[03/17 15:25:59   3721s] (I,S,L,T): WC_VIEW: 68.272, 31.4585, 1.38341, 101.114
[03/17 15:25:59   3721s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.16097.21
[03/17 15:25:59   3721s] *** HoldOpt [finish] : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 1:02:01.3/1:10:51.9 (0.9), mem = 2418.2M
[03/17 15:25:59   3721s] 
[03/17 15:25:59   3721s] =============================================================================================
[03/17 15:25:59   3721s]  Step TAT Report for HoldOpt #1
[03/17 15:25:59   3721s] =============================================================================================
[03/17 15:25:59   3721s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:25:59   3721s] ---------------------------------------------------------------------------------------------
[03/17 15:25:59   3721s] [ ViewPruning            ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[03/17 15:25:59   3721s] [ TimingUpdate           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[03/17 15:25:59   3721s] [ QThreadMaster          ]      1   0:00:31.8  (  85.1 % )     0:00:31.8 /  0:00:31.1    1.0
[03/17 15:25:59   3721s] [ OptSummaryReport       ]      1   0:00:00.3  (   0.7 % )     0:00:01.2 /  0:00:01.1    0.9
[03/17 15:25:59   3721s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.5    1.0
[03/17 15:25:59   3721s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.9 /  0:00:00.9    1.0
[03/17 15:25:59   3721s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 15:25:59   3721s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.0
[03/17 15:25:59   3721s] [ LibAnalyzerInit        ]      2   0:00:02.1  (   5.6 % )     0:00:02.1 /  0:00:02.1    1.0
[03/17 15:25:59   3721s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:25:59   3721s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:25:59   3721s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:25:59   3721s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:25:59   3721s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:25:59   3721s] [ GenerateDrvReportData  ]      1   0:00:00.9  (   2.3 % )     0:00:00.9 /  0:00:00.9    1.0
[03/17 15:25:59   3721s] [ ReportAnalysisSummary  ]      2   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.5    1.0
[03/17 15:25:59   3721s] [ MISC                   ]          0:00:01.5  (   3.9 % )     0:00:01.5 /  0:00:01.4    1.0
[03/17 15:25:59   3721s] ---------------------------------------------------------------------------------------------
[03/17 15:25:59   3721s]  HoldOpt #1 TOTAL                   0:00:37.4  ( 100.0 % )     0:00:37.4 /  0:00:36.6    1.0
[03/17 15:25:59   3721s] ---------------------------------------------------------------------------------------------
[03/17 15:25:59   3721s] 
[03/17 15:25:59   3721s] Deleting Cell Server ...
[03/17 15:25:59   3721s] Deleting Lib Analyzer.
[03/17 15:25:59   3721s] Running postRoute recovery in preEcoRoute mode
[03/17 15:25:59   3721s] **optDesign ... cpu = 0:09:27, real = 0:09:45, mem = 1994.2M, totSessionCpu=1:02:01 **
[03/17 15:26:00   3722s]   DRV Snapshot: (TGT)
[03/17 15:26:00   3722s]          Tran DRV: 0
[03/17 15:26:00   3722s]           Cap DRV: 0
[03/17 15:26:00   3722s]        Fanout DRV: 0
[03/17 15:26:00   3722s]            Glitch: 0
[03/17 15:26:00   3722s] 
[03/17 15:26:00   3722s] Creating Lib Analyzer ...
[03/17 15:26:00   3722s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/17 15:26:00   3722s] Creating Cell Server ...(0, 0, 0, 0)
[03/17 15:26:00   3722s] Summary for sequential cells identification: 
[03/17 15:26:00   3722s]   Identified SBFF number: 199
[03/17 15:26:00   3722s]   Identified MBFF number: 0
[03/17 15:26:00   3722s]   Identified SB Latch number: 0
[03/17 15:26:00   3722s]   Identified MB Latch number: 0
[03/17 15:26:00   3722s]   Not identified SBFF number: 0
[03/17 15:26:00   3722s]   Not identified MBFF number: 0
[03/17 15:26:00   3722s]   Not identified SB Latch number: 0
[03/17 15:26:00   3722s]   Not identified MB Latch number: 0
[03/17 15:26:00   3722s]   Number of sequential cells which are not FFs: 104
[03/17 15:26:00   3722s]  Visiting view : WC_VIEW
[03/17 15:26:00   3722s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/17 15:26:00   3722s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/17 15:26:00   3722s]  Visiting view : BC_VIEW
[03/17 15:26:00   3722s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/17 15:26:00   3722s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/17 15:26:00   3722s]  Setting StdDelay to 14.50
[03/17 15:26:00   3722s] Creating Cell Server, finished. 
[03/17 15:26:00   3722s] 
[03/17 15:26:00   3722s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/17 15:26:00   3722s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/17 15:26:00   3722s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/17 15:26:00   3722s] 
[03/17 15:26:01   3723s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:02:04 mem=2418.3M
[03/17 15:26:01   3723s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:02:04 mem=2418.3M
[03/17 15:26:01   3723s] Creating Lib Analyzer, finished. 
[03/17 15:26:01   3723s] Checking DRV degradation...
[03/17 15:26:01   3723s] 
[03/17 15:26:01   3723s] Recovery Manager:
[03/17 15:26:01   3723s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/17 15:26:01   3723s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/17 15:26:01   3723s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/17 15:26:01   3723s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/17 15:26:01   3723s] 
[03/17 15:26:01   3723s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/17 15:26:01   3723s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=2418.25M, totSessionCpu=1:02:04).
[03/17 15:26:01   3723s] **optDesign ... cpu = 0:09:29, real = 0:09:47, mem = 2000.7M, totSessionCpu=1:02:04 **
[03/17 15:26:01   3723s] 
[03/17 15:26:02   3724s]   DRV Snapshot: (REF)
[03/17 15:26:02   3724s]          Tran DRV: 0
[03/17 15:26:02   3724s]           Cap DRV: 0
[03/17 15:26:02   3724s]        Fanout DRV: 0
[03/17 15:26:02   3724s]            Glitch: 0
[03/17 15:26:02   3724s] Skipping post route harden opt
[03/17 15:26:03   3724s] ### Creating LA Mngr. totSessionCpu=1:02:05 mem=2418.3M
[03/17 15:26:03   3724s] ### Creating LA Mngr, finished. totSessionCpu=1:02:05 mem=2418.3M
[03/17 15:26:03   3724s] Default Rule : ""
[03/17 15:26:03   3724s] Non Default Rules :
[03/17 15:26:03   3724s] Worst Slack : -0.011 ns
[03/17 15:26:03   3724s] 
[03/17 15:26:03   3724s] Start Layer Assignment ...
[03/17 15:26:03   3724s] WNS(-0.011ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[03/17 15:26:03   3724s] 
[03/17 15:26:03   3725s] Select 0 cadidates out of 65366.
[03/17 15:26:03   3725s] No critical nets selected. Skipped !
[03/17 15:26:03   3725s] GigaOpt: setting up router preferences
[03/17 15:26:03   3725s]         design wns: -0.0115
[03/17 15:26:03   3725s]         slack threshold: 1.4385
[03/17 15:26:03   3725s] GigaOpt: 0 nets assigned router directives
[03/17 15:26:03   3725s] 
[03/17 15:26:03   3725s] Start Assign Priority Nets ...
[03/17 15:26:03   3725s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[03/17 15:26:03   3725s] Existing Priority Nets 0 (0.0%)
[03/17 15:26:03   3725s] Total Assign Priority Nets 407 (0.6%)
[03/17 15:26:03   3725s] ### Creating LA Mngr. totSessionCpu=1:02:05 mem=2418.3M
[03/17 15:26:03   3725s] ### Creating LA Mngr, finished. totSessionCpu=1:02:05 mem=2418.3M
[03/17 15:26:03   3725s] Default Rule : ""
[03/17 15:26:03   3725s] Non Default Rules :
[03/17 15:26:04   3725s] Worst Slack : -0.297 ns
[03/17 15:26:04   3725s] 
[03/17 15:26:04   3725s] Start Layer Assignment ...
[03/17 15:26:04   3725s] WNS(-0.297ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[03/17 15:26:04   3725s] 
[03/17 15:26:04   3725s] Select 12 cadidates out of 65366.
[03/17 15:26:04   3725s] Total Assign Layers on 2 Nets (cpu 0:00:00.6).
[03/17 15:26:04   3725s] GigaOpt: setting up router preferences
[03/17 15:26:04   3725s]         design wns: -0.2970
[03/17 15:26:04   3725s]         slack threshold: 1.1530
[03/17 15:26:04   3726s] GigaOpt: 33 nets assigned router directives
[03/17 15:26:04   3726s] 
[03/17 15:26:04   3726s] Start Assign Priority Nets ...
[03/17 15:26:04   3726s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[03/17 15:26:04   3726s] Existing Priority Nets 0 (0.0%)
[03/17 15:26:04   3726s] Total Assign Priority Nets 627 (1.0%)
[03/17 15:26:04   3726s] ** Profile ** Start :  cpu=0:00:00.0, mem=2488.6M
[03/17 15:26:04   3726s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2488.6M
[03/17 15:26:04   3726s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.100, MEM:2488.6M
[03/17 15:26:04   3726s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2488.6M
[03/17 15:26:05   3726s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2488.6M
[03/17 15:26:05   3727s] ** Profile ** DRVs :  cpu=0:00:00.8, mem=2488.6M
[03/17 15:26:06   3727s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.011  | -0.297  |
|           TNS (ns):| -33.170 | -0.037  | -33.170 |
|    Violating Paths:|   293   |    5    |   293   |
|          All Paths:|  8650   |  5576   |  6730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.403%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2488.6M
[03/17 15:26:06   3727s] **optDesign ... cpu = 0:09:33, real = 0:09:52, mem = 1940.3M, totSessionCpu=1:02:08 **
[03/17 15:26:06   3727s] -routeWithEco false                       # bool, default=false
[03/17 15:26:06   3727s] -routeWithEco true                        # bool, default=false, user setting
[03/17 15:26:06   3727s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/17 15:26:06   3727s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/17 15:26:06   3727s] -routeWithTimingDriven false              # bool, default=false
[03/17 15:26:06   3727s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/17 15:26:06   3727s] -routeWithSiDriven false                  # bool, default=false, user setting
[03/17 15:26:06   3727s] Existing Dirty Nets : 550
[03/17 15:26:06   3727s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/17 15:26:06   3727s] Reset Dirty Nets : 550
[03/17 15:26:06   3727s] 
[03/17 15:26:06   3727s] globalDetailRoute
[03/17 15:26:06   3727s] 
[03/17 15:26:06   3727s] #setNanoRouteMode -drouteAutoStop true
[03/17 15:26:06   3727s] #setNanoRouteMode -drouteFixAntenna true
[03/17 15:26:06   3727s] #setNanoRouteMode -routeSelectedNetOnly false
[03/17 15:26:06   3727s] #setNanoRouteMode -routeWithEco true
[03/17 15:26:06   3727s] #setNanoRouteMode -routeWithSiDriven false
[03/17 15:26:06   3727s] ### Time Record (globalDetailRoute) is installed.
[03/17 15:26:06   3727s] #Start globalDetailRoute on Fri Mar 17 15:26:06 2023
[03/17 15:26:06   3727s] #
[03/17 15:26:06   3727s] ### Time Record (Pre Callback) is installed.
[03/17 15:26:06   3727s] Closing parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d': 167485 access done (mem: 2366.566M)
[03/17 15:26:06   3728s] ### Time Record (Pre Callback) is uninstalled.
[03/17 15:26:06   3728s] ### Time Record (DB Import) is installed.
[03/17 15:26:06   3728s] ### Time Record (Timing Data Generation) is installed.
[03/17 15:26:06   3728s] ### Time Record (Timing Data Generation) is uninstalled.
[03/17 15:26:07   3728s] ### Net info: total nets: 65366
[03/17 15:26:07   3728s] ### Net info: dirty nets: 1
[03/17 15:26:07   3728s] ### Net info: marked as disconnected nets: 0
[03/17 15:26:09   3730s] #num needed restored net=0
[03/17 15:26:09   3730s] #need_extraction net=0 (total=65366)
[03/17 15:26:09   3730s] ### Net info: fully routed nets: 55300
[03/17 15:26:09   3730s] ### Net info: trivial (< 2 pins) nets: 10063
[03/17 15:26:09   3730s] ### Net info: unrouted nets: 3
[03/17 15:26:09   3730s] ### Net info: re-extraction nets: 0
[03/17 15:26:09   3730s] ### Net info: ignored nets: 0
[03/17 15:26:09   3730s] ### Net info: skip routing nets: 0
[03/17 15:26:10   3731s] #Processed 8893 dirty instances, 2188 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[03/17 15:26:10   3731s] #(7266 insts marked dirty, reset pre-exisiting dirty flag on 8111 insts, 14736 nets marked need extraction)
[03/17 15:26:10   3731s] ### Time Record (DB Import) is uninstalled.
[03/17 15:26:10   3731s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/17 15:26:10   3731s] #RTESIG:78da8dd1bd0ac230100060679fe2481d2ad89a6b9a5eba0aae2aa2aea5622a85fe40920e
[03/17 15:26:10   3731s] #       bebd551cadf1d6fbb8df6071d91e81611e234596131508bb63c211058f78c2698d7931a6
[03/17 15:26:10   3731s] #       ce1b360f16fbc309310756958dd50c42a74d579ac70a06ab0d58ed5cdddd971f28527066
[03/17 15:26:10   3731s] #       d0105efbbef94a6492f988921cdedd7e18144202a6b1e4af80b06afad24d4899ff518e52
[03/17 15:26:10   3731s] #       3f4a13f2a30c856f41cc48790da1f750a8b8f40fa41081b5fa560fedf83eebcc989b9099
[03/17 15:26:10   3731s] #       f4b7fce7508a7ecd3e7b02c042c23d
[03/17 15:26:10   3731s] #
[03/17 15:26:10   3731s] #Skip comparing routing design signature in db-snapshot flow
[03/17 15:26:10   3731s] #RTESIG:78da8d903b0b02311084adfd154bb438c147f692dce65ac15645d4f638318a700f487285
[03/17 15:26:10   3731s] #       ffde07828dba6e3b1f33b33318ee171b10984f912641121508cb4d2a11959cc854d20cf3
[03/17 15:26:10   3731s] #       e22eede6a23f18aed65bc41cc4a9ac82139044e79bd25fc7d005e721b8182fcd79f40295
[03/17 15:26:10   3731s] #       86e83b07c9a16dab8f8849330eb146c233ed07834a19403d35f271909caab68c5f4893ff
[03/17 15:26:10   3731s] #       61479a87744a3c94a1e21ec44cebf7a021fabbf40524cb9a11b28ba295866f6e1141d4ee
[03/17 15:26:10   3731s] #       78e96aa696cd0c1ff9cfa2967e75efdd00c82ccef0
[03/17 15:26:10   3731s] #
[03/17 15:26:10   3731s] ### Time Record (Global Routing) is installed.
[03/17 15:26:10   3731s] ### Time Record (Global Routing) is uninstalled.
[03/17 15:26:10   3731s] ### Time Record (Data Preparation) is installed.
[03/17 15:26:10   3731s] #Start routing data preparation on Fri Mar 17 15:26:10 2023
[03/17 15:26:10   3731s] #
[03/17 15:26:10   3732s] #Minimum voltage of a net in the design = 0.000.
[03/17 15:26:10   3732s] #Maximum voltage of a net in the design = 1.100.
[03/17 15:26:10   3732s] #Voltage range [0.000 - 1.100] has 65364 nets.
[03/17 15:26:10   3732s] #Voltage range [0.900 - 1.100] has 1 net.
[03/17 15:26:10   3732s] #Voltage range [0.000 - 0.000] has 1 net.
[03/17 15:26:10   3732s] ### Time Record (Cell Pin Access) is installed.
[03/17 15:26:10   3732s] #Initial pin access analysis.
[03/17 15:26:12   3734s] #Detail pin access analysis.
[03/17 15:26:12   3734s] ### Time Record (Cell Pin Access) is uninstalled.
[03/17 15:26:13   3735s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/17 15:26:13   3735s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/17 15:26:13   3735s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/17 15:26:13   3735s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/17 15:26:13   3735s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/17 15:26:13   3735s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/17 15:26:13   3735s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/17 15:26:13   3735s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/17 15:26:14   3735s] #Regenerating Ggrids automatically.
[03/17 15:26:14   3735s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/17 15:26:14   3735s] #Using automatically generated G-grids.
[03/17 15:26:15   3736s] #Done routing data preparation.
[03/17 15:26:15   3736s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1798.40 (MB), peak = 2459.74 (MB)
[03/17 15:26:15   3736s] ### Time Record (Data Preparation) is uninstalled.
[03/17 15:26:15   3736s] ### Time Record (Special Wire Merging) is installed.
[03/17 15:26:15   3736s] #Merging special wires: starts on Fri Mar 17 15:26:15 2023 with memory = 1799.83 (MB), peak = 2459.74 (MB)
[03/17 15:26:15   3736s] #
[03/17 15:26:15   3736s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.4 GB
[03/17 15:26:15   3736s] ### Time Record (Special Wire Merging) is uninstalled.
[03/17 15:26:15   3737s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 424.87500 662.69000 ) on M1 for NET clk1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:26:15   3737s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 419.47500 660.51000 ) on M1 for NET clk1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:26:15   3737s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 414.27500 660.51000 ) on M1 for NET clk1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:26:15   3737s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 428.47500 659.09000 ) on M1 for NET clk1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:26:15   3737s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 415.27500 659.09000 ) on M1 for NET clk1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:26:15   3737s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 418.47500 656.91000 ) on M1 for NET clk1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:26:15   3737s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 353.27500 655.49000 ) on M1 for NET clk1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:26:15   3737s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 347.67500 653.31000 ) on M1 for NET clk1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:26:15   3737s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 455.07500 651.89000 ) on M1 for NET clk1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:26:15   3737s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 352.47500 651.89000 ) on M1 for NET clk1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:26:15   3737s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 454.87500 649.71000 ) on M1 for NET clk1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:26:15   3737s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 454.67500 648.29000 ) on M1 for NET clk1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:26:15   3737s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 415.87500 648.29000 ) on M1 for NET clk1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:26:15   3737s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 460.67500 644.69000 ) on M1 for NET clk1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:26:15   3737s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 384.07500 644.69000 ) on M1 for NET clk1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:26:15   3737s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 403.72000 642.69000 ) on M1 for NET clk1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:26:15   3737s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 418.87500 641.09000 ) on M1 for NET clk1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:26:15   3737s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 465.27500 633.89000 ) on M1 for NET clk1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:26:15   3737s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 416.27500 633.71000 ) on M1 for NET clk1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:26:15   3737s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 324.27500 633.89000 ) on M1 for NET clk1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:26:15   3737s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/17 15:26:15   3737s] #To increase the message display limit, refer to the product command reference manual.
[03/17 15:26:16   3738s] #
[03/17 15:26:16   3738s] #Connectivity extraction summary:
[03/17 15:26:16   3738s] #14715 routed nets are extracted.
[03/17 15:26:16   3738s] #    10430 (15.96%) extracted nets are partially routed.
[03/17 15:26:16   3738s] #40585 routed net(s) are imported.
[03/17 15:26:16   3738s] #3 (0.00%) nets are without wires.
[03/17 15:26:16   3738s] #10063 nets are fixed|skipped|trivial (not extracted).
[03/17 15:26:16   3738s] #Total number of nets = 65366.
[03/17 15:26:16   3738s] #
[03/17 15:26:16   3738s] #Found 0 nets for post-route si or timing fixing.
[03/17 15:26:16   3738s] #
[03/17 15:26:16   3738s] #Finished routing data preparation on Fri Mar 17 15:26:16 2023
[03/17 15:26:16   3738s] #
[03/17 15:26:16   3738s] #Cpu time = 00:00:07
[03/17 15:26:16   3738s] #Elapsed time = 00:00:07
[03/17 15:26:16   3738s] #Increased memory = 19.14 (MB)
[03/17 15:26:16   3738s] #Total memory = 1806.53 (MB)
[03/17 15:26:16   3738s] #Peak memory = 2459.74 (MB)
[03/17 15:26:16   3738s] #
[03/17 15:26:16   3738s] ### Time Record (Global Routing) is installed.
[03/17 15:26:16   3738s] #
[03/17 15:26:16   3738s] #Start global routing on Fri Mar 17 15:26:16 2023
[03/17 15:26:16   3738s] #
[03/17 15:26:16   3738s] #
[03/17 15:26:16   3738s] #Start global routing initialization on Fri Mar 17 15:26:16 2023
[03/17 15:26:16   3738s] #
[03/17 15:26:17   3738s] #Number of eco nets is 10438
[03/17 15:26:17   3738s] #
[03/17 15:26:17   3738s] #Start global routing data preparation on Fri Mar 17 15:26:17 2023
[03/17 15:26:17   3738s] #
[03/17 15:26:17   3738s] ### build_merged_routing_blockage_rect_list starts on Fri Mar 17 15:26:17 2023 with memory = 1806.92 (MB), peak = 2459.74 (MB)
[03/17 15:26:17   3738s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.4 GB
[03/17 15:26:17   3738s] #Start routing resource analysis on Fri Mar 17 15:26:17 2023
[03/17 15:26:17   3738s] #
[03/17 15:26:17   3738s] ### init_is_bin_blocked starts on Fri Mar 17 15:26:17 2023 with memory = 1806.92 (MB), peak = 2459.74 (MB)
[03/17 15:26:17   3738s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.4 GB
[03/17 15:26:17   3738s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Mar 17 15:26:17 2023 with memory = 1815.64 (MB), peak = 2459.74 (MB)
[03/17 15:26:19   3740s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:02, real:00:00:02, mem:1.8 GB, peak:2.4 GB
[03/17 15:26:19   3740s] ### adjust_flow_cap starts on Fri Mar 17 15:26:19 2023 with memory = 1815.27 (MB), peak = 2459.74 (MB)
[03/17 15:26:19   3740s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.4 GB
[03/17 15:26:19   3740s] ### adjust_partial_route_blockage starts on Fri Mar 17 15:26:19 2023 with memory = 1815.27 (MB), peak = 2459.74 (MB)
[03/17 15:26:19   3740s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.4 GB
[03/17 15:26:19   3740s] ### set_via_blocked starts on Fri Mar 17 15:26:19 2023 with memory = 1815.27 (MB), peak = 2459.74 (MB)
[03/17 15:26:19   3740s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.4 GB
[03/17 15:26:19   3740s] ### copy_flow starts on Fri Mar 17 15:26:19 2023 with memory = 1815.27 (MB), peak = 2459.74 (MB)
[03/17 15:26:19   3740s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.4 GB
[03/17 15:26:19   3740s] #Routing resource analysis is done on Fri Mar 17 15:26:19 2023
[03/17 15:26:19   3740s] #
[03/17 15:26:19   3740s] ### report_flow_cap starts on Fri Mar 17 15:26:19 2023 with memory = 1815.27 (MB), peak = 2459.74 (MB)
[03/17 15:26:19   3740s] #  Resource Analysis:
[03/17 15:26:19   3740s] #
[03/17 15:26:19   3740s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/17 15:26:19   3740s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/17 15:26:19   3740s] #  --------------------------------------------------------------
[03/17 15:26:19   3740s] #  M1             H        3304          80       51076    53.82%
[03/17 15:26:19   3740s] #  M2             V        3312          84       51076     0.49%
[03/17 15:26:19   3740s] #  M3             H        3384           0       51076     0.12%
[03/17 15:26:19   3740s] #  M4             V        2404         992       51076     3.07%
[03/17 15:26:19   3740s] #  M5             H        3384           0       51076     0.00%
[03/17 15:26:19   3740s] #  M6             V        3396           0       51076     0.00%
[03/17 15:26:19   3740s] #  M7             H         846           0       51076     0.00%
[03/17 15:26:19   3740s] #  M8             V         849           0       51076     0.00%
[03/17 15:26:19   3740s] #  --------------------------------------------------------------
[03/17 15:26:19   3740s] #  Total                  20880       4.25%      408608     7.19%
[03/17 15:26:19   3740s] #
[03/17 15:26:19   3740s] #  55 nets (0.08%) with 1 preferred extra spacing.
[03/17 15:26:19   3740s] #
[03/17 15:26:19   3740s] #
[03/17 15:26:19   3740s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.4 GB
[03/17 15:26:19   3740s] ### analyze_m2_tracks starts on Fri Mar 17 15:26:19 2023 with memory = 1815.27 (MB), peak = 2459.74 (MB)
[03/17 15:26:19   3740s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.4 GB
[03/17 15:26:19   3740s] ### report_initial_resource starts on Fri Mar 17 15:26:19 2023 with memory = 1815.27 (MB), peak = 2459.74 (MB)
[03/17 15:26:19   3740s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.4 GB
[03/17 15:26:19   3741s] ### mark_pg_pins_accessibility starts on Fri Mar 17 15:26:19 2023 with memory = 1815.27 (MB), peak = 2459.74 (MB)
[03/17 15:26:19   3741s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.4 GB
[03/17 15:26:19   3741s] ### set_net_region starts on Fri Mar 17 15:26:19 2023 with memory = 1815.27 (MB), peak = 2459.74 (MB)
[03/17 15:26:19   3741s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.4 GB
[03/17 15:26:19   3741s] #
[03/17 15:26:19   3741s] #Global routing data preparation is done on Fri Mar 17 15:26:19 2023
[03/17 15:26:19   3741s] #
[03/17 15:26:19   3741s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1815.27 (MB), peak = 2459.74 (MB)
[03/17 15:26:19   3741s] #
[03/17 15:26:19   3741s] ### prepare_level starts on Fri Mar 17 15:26:19 2023 with memory = 1815.27 (MB), peak = 2459.74 (MB)
[03/17 15:26:19   3741s] ### init level 1 starts on Fri Mar 17 15:26:19 2023 with memory = 1815.27 (MB), peak = 2459.74 (MB)
[03/17 15:26:19   3741s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.4 GB
[03/17 15:26:19   3741s] ### Level 1 hgrid = 226 X 226
[03/17 15:26:19   3741s] ### init level 2 starts on Fri Mar 17 15:26:19 2023 with memory = 1815.27 (MB), peak = 2459.74 (MB)
[03/17 15:26:19   3741s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.4 GB
[03/17 15:26:19   3741s] ### Level 2 hgrid = 57 X 57
[03/17 15:26:19   3741s] ### init level 3 starts on Fri Mar 17 15:26:19 2023 with memory = 1816.50 (MB), peak = 2459.74 (MB)
[03/17 15:26:19   3741s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.4 GB
[03/17 15:26:19   3741s] ### Level 3 hgrid = 15 X 15  (large_net only)
[03/17 15:26:19   3741s] ### prepare_level_flow starts on Fri Mar 17 15:26:19 2023 with memory = 1816.79 (MB), peak = 2459.74 (MB)
[03/17 15:26:19   3741s] ### init_flow_edge starts on Fri Mar 17 15:26:19 2023 with memory = 1816.79 (MB), peak = 2459.74 (MB)
[03/17 15:26:19   3741s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.4 GB
[03/17 15:26:19   3741s] ### init_flow_edge starts on Fri Mar 17 15:26:19 2023 with memory = 1816.83 (MB), peak = 2459.74 (MB)
[03/17 15:26:19   3741s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.4 GB
[03/17 15:26:19   3741s] ### init_flow_edge starts on Fri Mar 17 15:26:19 2023 with memory = 1816.83 (MB), peak = 2459.74 (MB)
[03/17 15:26:19   3741s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.4 GB
[03/17 15:26:19   3741s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.4 GB
[03/17 15:26:19   3741s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.4 GB
[03/17 15:26:19   3741s] #
[03/17 15:26:19   3741s] #Global routing initialization is done on Fri Mar 17 15:26:19 2023
[03/17 15:26:19   3741s] #
[03/17 15:26:19   3741s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1816.83 (MB), peak = 2459.74 (MB)
[03/17 15:26:19   3741s] #
[03/17 15:26:19   3741s] ### routing large nets 
[03/17 15:26:19   3741s] #start global routing iteration 1...
[03/17 15:26:19   3741s] ### init_flow_edge starts on Fri Mar 17 15:26:19 2023 with memory = 1816.83 (MB), peak = 2459.74 (MB)
[03/17 15:26:19   3741s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.4 GB
[03/17 15:26:19   3741s] ### routing at level 3 (topmost level) iter 0
[03/17 15:26:20   3741s] ### routing at level 2 iter 0 for 0 hboxes
[03/17 15:26:21   3742s] ### routing at level 1 iter 0 for 0 hboxes
[03/17 15:26:22   3743s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1885.74 (MB), peak = 2459.74 (MB)
[03/17 15:26:22   3743s] #
[03/17 15:26:22   3743s] #start global routing iteration 2...
[03/17 15:26:22   3743s] ### init_flow_edge starts on Fri Mar 17 15:26:22 2023 with memory = 1885.83 (MB), peak = 2459.74 (MB)
[03/17 15:26:22   3744s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.4 GB
[03/17 15:26:22   3744s] ### cal_flow starts on Fri Mar 17 15:26:22 2023 with memory = 1885.83 (MB), peak = 2459.74 (MB)
[03/17 15:26:22   3744s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.4 GB
[03/17 15:26:22   3744s] ### routing at level 1 iter 0 for 0 hboxes
[03/17 15:26:23   3745s] ### measure_qor starts on Fri Mar 17 15:26:23 2023 with memory = 1891.77 (MB), peak = 2459.74 (MB)
[03/17 15:26:23   3745s] ### measure_congestion starts on Fri Mar 17 15:26:23 2023 with memory = 1891.77 (MB), peak = 2459.74 (MB)
[03/17 15:26:23   3745s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.4 GB
[03/17 15:26:23   3745s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.4 GB
[03/17 15:26:23   3745s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1891.77 (MB), peak = 2459.74 (MB)
[03/17 15:26:23   3745s] #
[03/17 15:26:23   3745s] #start global routing iteration 3...
[03/17 15:26:23   3745s] ### init_flow_edge starts on Fri Mar 17 15:26:23 2023 with memory = 1891.77 (MB), peak = 2459.74 (MB)
[03/17 15:26:23   3745s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.4 GB
[03/17 15:26:23   3745s] ### cal_flow starts on Fri Mar 17 15:26:23 2023 with memory = 1891.77 (MB), peak = 2459.74 (MB)
[03/17 15:26:23   3745s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.4 GB
[03/17 15:26:23   3745s] ### routing at level 2 (topmost level) iter 0
[03/17 15:26:24   3745s] ### measure_qor starts on Fri Mar 17 15:26:24 2023 with memory = 1892.93 (MB), peak = 2459.74 (MB)
[03/17 15:26:24   3745s] ### measure_congestion starts on Fri Mar 17 15:26:24 2023 with memory = 1892.93 (MB), peak = 2459.74 (MB)
[03/17 15:26:24   3745s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.4 GB
[03/17 15:26:24   3745s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.4 GB
[03/17 15:26:24   3745s] ### routing at level 2 (topmost level) iter 1
[03/17 15:26:24   3745s] ### measure_qor starts on Fri Mar 17 15:26:24 2023 with memory = 1892.95 (MB), peak = 2459.74 (MB)
[03/17 15:26:24   3745s] ### measure_congestion starts on Fri Mar 17 15:26:24 2023 with memory = 1892.95 (MB), peak = 2459.74 (MB)
[03/17 15:26:24   3745s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.4 GB
[03/17 15:26:24   3745s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.4 GB
[03/17 15:26:24   3745s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1892.95 (MB), peak = 2459.74 (MB)
[03/17 15:26:24   3745s] #
[03/17 15:26:24   3746s] #start global routing iteration 4...
[03/17 15:26:24   3746s] ### routing at level 1 iter 0 for 0 hboxes
[03/17 15:26:25   3746s] ### measure_qor starts on Fri Mar 17 15:26:25 2023 with memory = 1898.37 (MB), peak = 2459.74 (MB)
[03/17 15:26:25   3746s] ### measure_congestion starts on Fri Mar 17 15:26:25 2023 with memory = 1898.37 (MB), peak = 2459.74 (MB)
[03/17 15:26:25   3746s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:26:25   3746s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:26:25   3746s] ### measure_congestion starts on Fri Mar 17 15:26:25 2023 with memory = 1898.37 (MB), peak = 2459.74 (MB)
[03/17 15:26:25   3746s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:26:25   3747s] ### routing at level 1 iter 1 for 0 hboxes
[03/17 15:26:25   3747s] ### measure_qor starts on Fri Mar 17 15:26:25 2023 with memory = 1898.38 (MB), peak = 2459.74 (MB)
[03/17 15:26:25   3747s] ### measure_congestion starts on Fri Mar 17 15:26:25 2023 with memory = 1898.38 (MB), peak = 2459.74 (MB)
[03/17 15:26:25   3747s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:26:25   3747s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:26:25   3747s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1898.38 (MB), peak = 2459.74 (MB)
[03/17 15:26:25   3747s] #
[03/17 15:26:25   3747s] ### route_end starts on Fri Mar 17 15:26:25 2023 with memory = 1898.38 (MB), peak = 2459.74 (MB)
[03/17 15:26:26   3747s] #
[03/17 15:26:26   3747s] #Total number of trivial nets (e.g. < 2 pins) = 10063 (skipped).
[03/17 15:26:26   3747s] #Total number of routable nets = 55303.
[03/17 15:26:26   3747s] #Total number of nets in the design = 65366.
[03/17 15:26:26   3747s] #
[03/17 15:26:26   3747s] #10441 routable nets have only global wires.
[03/17 15:26:26   3747s] #44862 routable nets have only detail routed wires.
[03/17 15:26:26   3747s] #70 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/17 15:26:26   3747s] #27 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/17 15:26:26   3747s] #
[03/17 15:26:26   3747s] #Routed nets constraints summary:
[03/17 15:26:26   3747s] #-------------------------------------------------------------
[03/17 15:26:26   3747s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[03/17 15:26:26   3747s] #-------------------------------------------------------------
[03/17 15:26:26   3747s] #      Default                 45           25           10371  
[03/17 15:26:26   3747s] #-------------------------------------------------------------
[03/17 15:26:26   3747s] #        Total                 45           25           10371  
[03/17 15:26:26   3747s] #-------------------------------------------------------------
[03/17 15:26:26   3747s] #
[03/17 15:26:26   3747s] #Routing constraints summary of the whole design:
[03/17 15:26:26   3747s] #-------------------------------------------------------------------------------
[03/17 15:26:26   3747s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[03/17 15:26:26   3747s] #-------------------------------------------------------------------------------
[03/17 15:26:26   3747s] #      Default                 55           42                 2           55206  
[03/17 15:26:26   3747s] #-------------------------------------------------------------------------------
[03/17 15:26:26   3747s] #        Total                 55           42                 2           55206  
[03/17 15:26:26   3747s] #-------------------------------------------------------------------------------
[03/17 15:26:26   3747s] #
[03/17 15:26:26   3747s] ### cal_base_flow starts on Fri Mar 17 15:26:26 2023 with memory = 1898.38 (MB), peak = 2459.74 (MB)
[03/17 15:26:26   3747s] ### init_flow_edge starts on Fri Mar 17 15:26:26 2023 with memory = 1898.38 (MB), peak = 2459.74 (MB)
[03/17 15:26:26   3747s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:26:26   3747s] ### cal_flow starts on Fri Mar 17 15:26:26 2023 with memory = 1898.38 (MB), peak = 2459.74 (MB)
[03/17 15:26:26   3747s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:26:26   3747s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:26:26   3747s] ### report_overcon starts on Fri Mar 17 15:26:26 2023 with memory = 1898.38 (MB), peak = 2459.74 (MB)
[03/17 15:26:26   3747s] #
[03/17 15:26:26   3747s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/17 15:26:26   3747s] #
[03/17 15:26:26   3747s] #                 OverCon       OverCon       OverCon          
[03/17 15:26:26   3747s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[03/17 15:26:26   3747s] #     Layer           (1)           (2)           (3)   OverCon  Flow/Cap
[03/17 15:26:26   3747s] #  --------------------------------------------------------------------------
[03/17 15:26:26   3747s] #  M1            7(0.02%)      0(0.00%)      0(0.00%)   (0.02%)     0.49  
[03/17 15:26:26   3747s] #  M2           40(0.08%)      2(0.00%)      1(0.00%)   (0.08%)     0.49  
[03/17 15:26:26   3747s] #  M3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.28  
[03/17 15:26:26   3747s] #  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.12  
[03/17 15:26:26   3747s] #  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.03  
[03/17 15:26:26   3747s] #  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/17 15:26:26   3747s] #  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/17 15:26:26   3747s] #  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/17 15:26:26   3747s] #  --------------------------------------------------------------------------
[03/17 15:26:26   3747s] #     Total     47(0.01%)      2(0.00%)      1(0.00%)   (0.01%)
[03/17 15:26:26   3747s] #
[03/17 15:26:26   3747s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[03/17 15:26:26   3747s] #  Overflow after GR: 0.00% H + 0.01% V
[03/17 15:26:26   3747s] #
[03/17 15:26:26   3747s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:26:26   3747s] ### cal_base_flow starts on Fri Mar 17 15:26:26 2023 with memory = 1898.38 (MB), peak = 2459.74 (MB)
[03/17 15:26:26   3747s] ### init_flow_edge starts on Fri Mar 17 15:26:26 2023 with memory = 1898.38 (MB), peak = 2459.74 (MB)
[03/17 15:26:26   3747s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:26:26   3747s] ### cal_flow starts on Fri Mar 17 15:26:26 2023 with memory = 1898.38 (MB), peak = 2459.74 (MB)
[03/17 15:26:26   3747s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:26:26   3747s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:26:26   3747s] ### export_cong_map starts on Fri Mar 17 15:26:26 2023 with memory = 1898.38 (MB), peak = 2459.74 (MB)
[03/17 15:26:26   3747s] ### PDZT_Export::export_cong_map starts on Fri Mar 17 15:26:26 2023 with memory = 1898.43 (MB), peak = 2459.74 (MB)
[03/17 15:26:26   3747s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:26:26   3747s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:26:26   3747s] ### import_cong_map starts on Fri Mar 17 15:26:26 2023 with memory = 1898.43 (MB), peak = 2459.74 (MB)
[03/17 15:26:26   3747s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:26:26   3747s] ### update starts on Fri Mar 17 15:26:26 2023 with memory = 1898.43 (MB), peak = 2459.74 (MB)
[03/17 15:26:26   3747s] #Complete Global Routing.
[03/17 15:26:27   3748s] #Total number of nets with non-default rule or having extra spacing = 55
[03/17 15:26:27   3748s] #Total wire length = 826262 um.
[03/17 15:26:27   3748s] #Total half perimeter of net bounding box = 710992 um.
[03/17 15:26:27   3748s] #Total wire length on LAYER M1 = 19177 um.
[03/17 15:26:27   3748s] #Total wire length on LAYER M2 = 277296 um.
[03/17 15:26:27   3748s] #Total wire length on LAYER M3 = 304582 um.
[03/17 15:26:27   3748s] #Total wire length on LAYER M4 = 136447 um.
[03/17 15:26:27   3748s] #Total wire length on LAYER M5 = 83873 um.
[03/17 15:26:27   3748s] #Total wire length on LAYER M6 = 2428 um.
[03/17 15:26:27   3748s] #Total wire length on LAYER M7 = 1933 um.
[03/17 15:26:27   3748s] #Total wire length on LAYER M8 = 524 um.
[03/17 15:26:27   3748s] #Total number of vias = 322925
[03/17 15:26:27   3748s] #Total number of multi-cut vias = 206826 ( 64.0%)
[03/17 15:26:27   3748s] #Total number of single cut vias = 116099 ( 36.0%)
[03/17 15:26:27   3748s] #Up-Via Summary (total 322925):
[03/17 15:26:27   3748s] #                   single-cut          multi-cut      Total
[03/17 15:26:27   3748s] #-----------------------------------------------------------
[03/17 15:26:27   3748s] # M1            113643 ( 64.0%)     64032 ( 36.0%)     177675
[03/17 15:26:27   3748s] # M2              2278 (  1.9%)    118337 ( 98.1%)     120615
[03/17 15:26:27   3748s] # M3                84 (  0.4%)     22052 ( 99.6%)      22136
[03/17 15:26:27   3748s] # M4                63 (  2.9%)      2110 ( 97.1%)       2173
[03/17 15:26:27   3748s] # M5                12 (  7.3%)       152 ( 92.7%)        164
[03/17 15:26:27   3748s] # M6                12 ( 10.6%)       101 ( 89.4%)        113
[03/17 15:26:27   3748s] # M7                 7 ( 14.3%)        42 ( 85.7%)         49
[03/17 15:26:27   3748s] #-----------------------------------------------------------
[03/17 15:26:27   3748s] #               116099 ( 36.0%)    206826 ( 64.0%)     322925 
[03/17 15:26:27   3748s] #
[03/17 15:26:27   3748s] ### update cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:26:27   3748s] ### report_overcon starts on Fri Mar 17 15:26:27 2023 with memory = 1898.85 (MB), peak = 2459.74 (MB)
[03/17 15:26:27   3748s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:26:27   3748s] ### report_overcon starts on Fri Mar 17 15:26:27 2023 with memory = 1898.85 (MB), peak = 2459.74 (MB)
[03/17 15:26:27   3748s] #Max overcon = 3 tracks.
[03/17 15:26:27   3748s] #Total overcon = 0.01%.
[03/17 15:26:27   3748s] #Worst layer Gcell overcon rate = 0.00%.
[03/17 15:26:27   3748s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:26:27   3748s] ### route_end cpu:00:00:01, real:00:00:02, mem:1.9 GB, peak:2.4 GB
[03/17 15:26:27   3748s] #
[03/17 15:26:27   3748s] #Global routing statistics:
[03/17 15:26:27   3748s] #Cpu time = 00:00:10
[03/17 15:26:27   3748s] #Elapsed time = 00:00:11
[03/17 15:26:27   3748s] #Increased memory = 92.29 (MB)
[03/17 15:26:27   3748s] #Total memory = 1898.85 (MB)
[03/17 15:26:27   3748s] #Peak memory = 2459.74 (MB)
[03/17 15:26:27   3748s] #
[03/17 15:26:27   3748s] #Finished global routing on Fri Mar 17 15:26:27 2023
[03/17 15:26:27   3748s] #
[03/17 15:26:27   3748s] #
[03/17 15:26:27   3748s] ### Time Record (Global Routing) is uninstalled.
[03/17 15:26:28   3749s] ### Time Record (Track Assignment) is installed.
[03/17 15:26:28   3749s] ### Time Record (Track Assignment) is uninstalled.
[03/17 15:26:28   3749s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1828.43 (MB), peak = 2459.74 (MB)
[03/17 15:26:28   3749s] ### Time Record (Track Assignment) is installed.
[03/17 15:26:29   3749s] #Start Track Assignment.
[03/17 15:26:32   3752s] #Done with 811 horizontal wires in 2 hboxes and 602 vertical wires in 2 hboxes.
[03/17 15:26:34   3755s] #Done with 32 horizontal wires in 2 hboxes and 68 vertical wires in 2 hboxes.
[03/17 15:26:35   3755s] #Complete Track Assignment.
[03/17 15:26:35   3756s] #Total number of nets with non-default rule or having extra spacing = 55
[03/17 15:26:35   3756s] #Total wire length = 829909 um.
[03/17 15:26:35   3756s] #Total half perimeter of net bounding box = 710992 um.
[03/17 15:26:35   3756s] #Total wire length on LAYER M1 = 19678 um.
[03/17 15:26:35   3756s] #Total wire length on LAYER M2 = 279058 um.
[03/17 15:26:35   3756s] #Total wire length on LAYER M3 = 305859 um.
[03/17 15:26:35   3756s] #Total wire length on LAYER M4 = 136460 um.
[03/17 15:26:35   3756s] #Total wire length on LAYER M5 = 83952 um.
[03/17 15:26:35   3756s] #Total wire length on LAYER M6 = 2435 um.
[03/17 15:26:35   3756s] #Total wire length on LAYER M7 = 1941 um.
[03/17 15:26:35   3756s] #Total wire length on LAYER M8 = 526 um.
[03/17 15:26:35   3756s] #Total number of vias = 322925
[03/17 15:26:35   3756s] #Total number of multi-cut vias = 206826 ( 64.0%)
[03/17 15:26:35   3756s] #Total number of single cut vias = 116099 ( 36.0%)
[03/17 15:26:35   3756s] #Up-Via Summary (total 322925):
[03/17 15:26:35   3756s] #                   single-cut          multi-cut      Total
[03/17 15:26:35   3756s] #-----------------------------------------------------------
[03/17 15:26:35   3756s] # M1            113643 ( 64.0%)     64032 ( 36.0%)     177675
[03/17 15:26:35   3756s] # M2              2278 (  1.9%)    118337 ( 98.1%)     120615
[03/17 15:26:35   3756s] # M3                84 (  0.4%)     22052 ( 99.6%)      22136
[03/17 15:26:35   3756s] # M4                63 (  2.9%)      2110 ( 97.1%)       2173
[03/17 15:26:35   3756s] # M5                12 (  7.3%)       152 ( 92.7%)        164
[03/17 15:26:35   3756s] # M6                12 ( 10.6%)       101 ( 89.4%)        113
[03/17 15:26:35   3756s] # M7                 7 ( 14.3%)        42 ( 85.7%)         49
[03/17 15:26:35   3756s] #-----------------------------------------------------------
[03/17 15:26:35   3756s] #               116099 ( 36.0%)    206826 ( 64.0%)     322925 
[03/17 15:26:35   3756s] #
[03/17 15:26:35   3756s] ### Time Record (Track Assignment) is uninstalled.
[03/17 15:26:35   3756s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1911.49 (MB), peak = 2459.74 (MB)
[03/17 15:26:35   3756s] #
[03/17 15:26:35   3756s] #number of short segments in preferred routing layers
[03/17 15:26:35   3756s] #	M7        M8        Total 
[03/17 15:26:35   3756s] #	5         2         7         
[03/17 15:26:35   3756s] #
[03/17 15:26:36   3756s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/17 15:26:36   3756s] #Cpu time = 00:00:25
[03/17 15:26:36   3756s] #Elapsed time = 00:00:26
[03/17 15:26:36   3756s] #Increased memory = 125.78 (MB)
[03/17 15:26:36   3756s] #Total memory = 1913.17 (MB)
[03/17 15:26:36   3756s] #Peak memory = 2459.74 (MB)
[03/17 15:26:36   3757s] ### Time Record (Detail Routing) is installed.
[03/17 15:26:37   3757s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/17 15:26:38   3758s] #
[03/17 15:26:38   3758s] #Start Detail Routing..
[03/17 15:26:38   3758s] #start initial detail routing ...
[03/17 15:26:38   3759s] ### Design has 0 dirty nets, 25056 dirty-areas)
[03/17 15:28:21   3862s] # ECO: 7.3% of the total area was rechecked for DRC, and 39.0% required routing.
[03/17 15:28:22   3862s] #   number of violations = 217
[03/17 15:28:22   3862s] #
[03/17 15:28:22   3862s] #    By Layer and Type :
[03/17 15:28:22   3862s] #	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
[03/17 15:28:22   3862s] #	M1            0        2        3        1       15        0       21
[03/17 15:28:22   3862s] #	M2           21       14      151        1        0        8      195
[03/17 15:28:22   3862s] #	M3            0        0        0        1        0        0        1
[03/17 15:28:22   3862s] #	Totals       21       16      154        3       15        8      217
[03/17 15:28:22   3862s] #7266 out of 51135 instances (14.2%) need to be verified(marked ipoed), dirty area = 4.5%.
[03/17 15:28:22   3863s] #0.0% of the total area is being checked for drcs
[03/17 15:28:22   3863s] #0.0% of the total area was checked
[03/17 15:28:22   3863s] #   number of violations = 217
[03/17 15:28:22   3863s] #
[03/17 15:28:22   3863s] #    By Layer and Type :
[03/17 15:28:22   3863s] #	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
[03/17 15:28:22   3863s] #	M1            0        2        3        1       15        0       21
[03/17 15:28:22   3863s] #	M2           21       14      151        1        0        8      195
[03/17 15:28:22   3863s] #	M3            0        0        0        1        0        0        1
[03/17 15:28:22   3863s] #	Totals       21       16      154        3       15        8      217
[03/17 15:28:22   3863s] #cpu time = 00:01:44, elapsed time = 00:01:44, memory = 1937.83 (MB), peak = 2459.74 (MB)
[03/17 15:28:24   3864s] #start 1st optimization iteration ...
[03/17 15:28:35   3876s] #   number of violations = 2
[03/17 15:28:35   3876s] #
[03/17 15:28:35   3876s] #    By Layer and Type :
[03/17 15:28:35   3876s] #	         EOLSpc     Loop   Totals
[03/17 15:28:35   3876s] #	M1            1        0        1
[03/17 15:28:35   3876s] #	M2            0        0        0
[03/17 15:28:35   3876s] #	M3            0        1        1
[03/17 15:28:35   3876s] #	Totals        1        1        2
[03/17 15:28:35   3876s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 2012.65 (MB), peak = 2459.74 (MB)
[03/17 15:28:35   3876s] #start 2nd optimization iteration ...
[03/17 15:28:35   3876s] #   number of violations = 0
[03/17 15:28:35   3876s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2014.45 (MB), peak = 2459.74 (MB)
[03/17 15:28:36   3877s] #Complete Detail Routing.
[03/17 15:28:36   3877s] #Total number of nets with non-default rule or having extra spacing = 55
[03/17 15:28:36   3877s] #Total wire length = 828771 um.
[03/17 15:28:36   3877s] #Total half perimeter of net bounding box = 710992 um.
[03/17 15:28:36   3877s] #Total wire length on LAYER M1 = 18693 um.
[03/17 15:28:36   3877s] #Total wire length on LAYER M2 = 275907 um.
[03/17 15:28:36   3877s] #Total wire length on LAYER M3 = 307927 um.
[03/17 15:28:36   3877s] #Total wire length on LAYER M4 = 137511 um.
[03/17 15:28:36   3877s] #Total wire length on LAYER M5 = 83883 um.
[03/17 15:28:36   3877s] #Total wire length on LAYER M6 = 2428 um.
[03/17 15:28:36   3877s] #Total wire length on LAYER M7 = 1904 um.
[03/17 15:28:36   3877s] #Total wire length on LAYER M8 = 518 um.
[03/17 15:28:36   3877s] #Total number of vias = 334329
[03/17 15:28:36   3877s] #Total number of multi-cut vias = 191941 ( 57.4%)
[03/17 15:28:36   3877s] #Total number of single cut vias = 142388 ( 42.6%)
[03/17 15:28:36   3877s] #Up-Via Summary (total 334329):
[03/17 15:28:36   3877s] #                   single-cut          multi-cut      Total
[03/17 15:28:36   3877s] #-----------------------------------------------------------
[03/17 15:28:36   3877s] # M1            123096 ( 68.3%)     57179 ( 31.7%)     180275
[03/17 15:28:36   3877s] # M2             17398 ( 13.6%)    110913 ( 86.4%)     128311
[03/17 15:28:36   3877s] # M3              1739 (  7.5%)     21515 ( 92.5%)      23254
[03/17 15:28:36   3877s] # M4               110 (  5.1%)      2068 ( 94.9%)       2178
[03/17 15:28:36   3877s] # M5                 7 (  4.3%)       155 ( 95.7%)        162
[03/17 15:28:36   3877s] # M6                25 ( 23.6%)        81 ( 76.4%)        106
[03/17 15:28:36   3877s] # M7                13 ( 30.2%)        30 ( 69.8%)         43
[03/17 15:28:36   3877s] #-----------------------------------------------------------
[03/17 15:28:36   3877s] #               142388 ( 42.6%)    191941 ( 57.4%)     334329 
[03/17 15:28:36   3877s] #
[03/17 15:28:36   3877s] #Total number of DRC violations = 0
[03/17 15:28:37   3877s] ### Time Record (Detail Routing) is uninstalled.
[03/17 15:28:37   3877s] #Cpu time = 00:02:01
[03/17 15:28:37   3877s] #Elapsed time = 00:02:01
[03/17 15:28:37   3877s] #Increased memory = -81.81 (MB)
[03/17 15:28:37   3877s] #Total memory = 1831.36 (MB)
[03/17 15:28:37   3877s] #Peak memory = 2459.74 (MB)
[03/17 15:28:37   3877s] ### Time Record (Antenna Fixing) is installed.
[03/17 15:28:37   3877s] #
[03/17 15:28:37   3877s] #start routing for process antenna violation fix ...
[03/17 15:28:38   3878s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/17 15:28:39   3880s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1835.48 (MB), peak = 2459.74 (MB)
[03/17 15:28:39   3880s] #
[03/17 15:28:39   3880s] #Total number of nets with non-default rule or having extra spacing = 55
[03/17 15:28:39   3880s] #Total wire length = 828771 um.
[03/17 15:28:39   3880s] #Total half perimeter of net bounding box = 710992 um.
[03/17 15:28:39   3880s] #Total wire length on LAYER M1 = 18693 um.
[03/17 15:28:39   3880s] #Total wire length on LAYER M2 = 275907 um.
[03/17 15:28:39   3880s] #Total wire length on LAYER M3 = 307927 um.
[03/17 15:28:39   3880s] #Total wire length on LAYER M4 = 137511 um.
[03/17 15:28:39   3880s] #Total wire length on LAYER M5 = 83883 um.
[03/17 15:28:39   3880s] #Total wire length on LAYER M6 = 2428 um.
[03/17 15:28:39   3880s] #Total wire length on LAYER M7 = 1904 um.
[03/17 15:28:39   3880s] #Total wire length on LAYER M8 = 518 um.
[03/17 15:28:39   3880s] #Total number of vias = 334329
[03/17 15:28:39   3880s] #Total number of multi-cut vias = 191941 ( 57.4%)
[03/17 15:28:39   3880s] #Total number of single cut vias = 142388 ( 42.6%)
[03/17 15:28:39   3880s] #Up-Via Summary (total 334329):
[03/17 15:28:39   3880s] #                   single-cut          multi-cut      Total
[03/17 15:28:39   3880s] #-----------------------------------------------------------
[03/17 15:28:39   3880s] # M1            123096 ( 68.3%)     57179 ( 31.7%)     180275
[03/17 15:28:39   3880s] # M2             17398 ( 13.6%)    110913 ( 86.4%)     128311
[03/17 15:28:39   3880s] # M3              1739 (  7.5%)     21515 ( 92.5%)      23254
[03/17 15:28:39   3880s] # M4               110 (  5.1%)      2068 ( 94.9%)       2178
[03/17 15:28:39   3880s] # M5                 7 (  4.3%)       155 ( 95.7%)        162
[03/17 15:28:39   3880s] # M6                25 ( 23.6%)        81 ( 76.4%)        106
[03/17 15:28:39   3880s] # M7                13 ( 30.2%)        30 ( 69.8%)         43
[03/17 15:28:39   3880s] #-----------------------------------------------------------
[03/17 15:28:39   3880s] #               142388 ( 42.6%)    191941 ( 57.4%)     334329 
[03/17 15:28:39   3880s] #
[03/17 15:28:39   3880s] #Total number of DRC violations = 0
[03/17 15:28:39   3880s] #Total number of net violated process antenna rule = 0
[03/17 15:28:39   3880s] #
[03/17 15:28:41   3882s] #
[03/17 15:28:41   3882s] #Total number of nets with non-default rule or having extra spacing = 55
[03/17 15:28:41   3882s] #Total wire length = 828771 um.
[03/17 15:28:41   3882s] #Total half perimeter of net bounding box = 710992 um.
[03/17 15:28:41   3882s] #Total wire length on LAYER M1 = 18693 um.
[03/17 15:28:41   3882s] #Total wire length on LAYER M2 = 275907 um.
[03/17 15:28:41   3882s] #Total wire length on LAYER M3 = 307927 um.
[03/17 15:28:41   3882s] #Total wire length on LAYER M4 = 137511 um.
[03/17 15:28:41   3882s] #Total wire length on LAYER M5 = 83883 um.
[03/17 15:28:41   3882s] #Total wire length on LAYER M6 = 2428 um.
[03/17 15:28:41   3882s] #Total wire length on LAYER M7 = 1904 um.
[03/17 15:28:41   3882s] #Total wire length on LAYER M8 = 518 um.
[03/17 15:28:41   3882s] #Total number of vias = 334329
[03/17 15:28:41   3882s] #Total number of multi-cut vias = 191941 ( 57.4%)
[03/17 15:28:41   3882s] #Total number of single cut vias = 142388 ( 42.6%)
[03/17 15:28:41   3882s] #Up-Via Summary (total 334329):
[03/17 15:28:41   3882s] #                   single-cut          multi-cut      Total
[03/17 15:28:41   3882s] #-----------------------------------------------------------
[03/17 15:28:41   3882s] # M1            123096 ( 68.3%)     57179 ( 31.7%)     180275
[03/17 15:28:41   3882s] # M2             17398 ( 13.6%)    110913 ( 86.4%)     128311
[03/17 15:28:42   3882s] # M3              1739 (  7.5%)     21515 ( 92.5%)      23254
[03/17 15:28:42   3882s] # M4               110 (  5.1%)      2068 ( 94.9%)       2178
[03/17 15:28:42   3882s] # M5                 7 (  4.3%)       155 ( 95.7%)        162
[03/17 15:28:42   3882s] # M6                25 ( 23.6%)        81 ( 76.4%)        106
[03/17 15:28:42   3882s] # M7                13 ( 30.2%)        30 ( 69.8%)         43
[03/17 15:28:42   3882s] #-----------------------------------------------------------
[03/17 15:28:42   3882s] #               142388 ( 42.6%)    191941 ( 57.4%)     334329 
[03/17 15:28:42   3882s] #
[03/17 15:28:42   3882s] #Total number of DRC violations = 0
[03/17 15:28:42   3882s] #Total number of net violated process antenna rule = 0
[03/17 15:28:42   3882s] #
[03/17 15:28:42   3882s] ### Time Record (Antenna Fixing) is uninstalled.
[03/17 15:28:44   3884s] ### Time Record (Post Route Wire Spreading) is installed.
[03/17 15:28:44   3884s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/17 15:28:45   3885s] #
[03/17 15:28:45   3885s] #Start Post Route wire spreading..
[03/17 15:28:45   3885s] #
[03/17 15:28:45   3885s] #Start data preparation for wire spreading...
[03/17 15:28:45   3886s] #
[03/17 15:28:45   3886s] #Data preparation is done on Fri Mar 17 15:28:45 2023
[03/17 15:28:45   3886s] #
[03/17 15:28:47   3887s] #
[03/17 15:28:47   3887s] #Start Post Route Wire Spread.
[03/17 15:28:53   3893s] #Done with 1262 horizontal wires in 4 hboxes and 731 vertical wires in 4 hboxes.
[03/17 15:28:53   3893s] #Complete Post Route Wire Spread.
[03/17 15:28:53   3893s] #
[03/17 15:28:53   3894s] #Total number of nets with non-default rule or having extra spacing = 55
[03/17 15:28:53   3894s] #Total wire length = 829267 um.
[03/17 15:28:53   3894s] #Total half perimeter of net bounding box = 710992 um.
[03/17 15:28:53   3894s] #Total wire length on LAYER M1 = 18694 um.
[03/17 15:28:53   3894s] #Total wire length on LAYER M2 = 276022 um.
[03/17 15:28:53   3894s] #Total wire length on LAYER M3 = 308234 um.
[03/17 15:28:53   3894s] #Total wire length on LAYER M4 = 137575 um.
[03/17 15:28:53   3894s] #Total wire length on LAYER M5 = 83892 um.
[03/17 15:28:53   3894s] #Total wire length on LAYER M6 = 2428 um.
[03/17 15:28:53   3894s] #Total wire length on LAYER M7 = 1904 um.
[03/17 15:28:53   3894s] #Total wire length on LAYER M8 = 518 um.
[03/17 15:28:53   3894s] #Total number of vias = 334329
[03/17 15:28:53   3894s] #Total number of multi-cut vias = 191941 ( 57.4%)
[03/17 15:28:53   3894s] #Total number of single cut vias = 142388 ( 42.6%)
[03/17 15:28:53   3894s] #Up-Via Summary (total 334329):
[03/17 15:28:53   3894s] #                   single-cut          multi-cut      Total
[03/17 15:28:53   3894s] #-----------------------------------------------------------
[03/17 15:28:53   3894s] # M1            123096 ( 68.3%)     57179 ( 31.7%)     180275
[03/17 15:28:53   3894s] # M2             17398 ( 13.6%)    110913 ( 86.4%)     128311
[03/17 15:28:53   3894s] # M3              1739 (  7.5%)     21515 ( 92.5%)      23254
[03/17 15:28:53   3894s] # M4               110 (  5.1%)      2068 ( 94.9%)       2178
[03/17 15:28:53   3894s] # M5                 7 (  4.3%)       155 ( 95.7%)        162
[03/17 15:28:53   3894s] # M6                25 ( 23.6%)        81 ( 76.4%)        106
[03/17 15:28:53   3894s] # M7                13 ( 30.2%)        30 ( 69.8%)         43
[03/17 15:28:53   3894s] #-----------------------------------------------------------
[03/17 15:28:53   3894s] #               142388 ( 42.6%)    191941 ( 57.4%)     334329 
[03/17 15:28:53   3894s] #
[03/17 15:28:56   3896s] #   number of violations = 0
[03/17 15:28:56   3896s] #cpu time = 00:00:10, elapsed time = 00:00:11, memory = 1914.09 (MB), peak = 2459.74 (MB)
[03/17 15:28:56   3896s] #CELL_VIEW fullchip,init has no DRC violation.
[03/17 15:28:56   3896s] #Total number of DRC violations = 0
[03/17 15:28:56   3896s] #Total number of net violated process antenna rule = 0
[03/17 15:28:56   3896s] #Post Route wire spread is done.
[03/17 15:28:56   3896s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[03/17 15:28:56   3896s] #Total number of nets with non-default rule or having extra spacing = 55
[03/17 15:28:56   3896s] #Total wire length = 829267 um.
[03/17 15:28:56   3896s] #Total half perimeter of net bounding box = 710992 um.
[03/17 15:28:56   3896s] #Total wire length on LAYER M1 = 18694 um.
[03/17 15:28:56   3896s] #Total wire length on LAYER M2 = 276022 um.
[03/17 15:28:56   3896s] #Total wire length on LAYER M3 = 308234 um.
[03/17 15:28:56   3896s] #Total wire length on LAYER M4 = 137575 um.
[03/17 15:28:56   3896s] #Total wire length on LAYER M5 = 83892 um.
[03/17 15:28:56   3896s] #Total wire length on LAYER M6 = 2428 um.
[03/17 15:28:56   3896s] #Total wire length on LAYER M7 = 1904 um.
[03/17 15:28:56   3896s] #Total wire length on LAYER M8 = 518 um.
[03/17 15:28:56   3896s] #Total number of vias = 334329
[03/17 15:28:56   3896s] #Total number of multi-cut vias = 191941 ( 57.4%)
[03/17 15:28:56   3896s] #Total number of single cut vias = 142388 ( 42.6%)
[03/17 15:28:56   3896s] #Up-Via Summary (total 334329):
[03/17 15:28:56   3896s] #                   single-cut          multi-cut      Total
[03/17 15:28:56   3896s] #-----------------------------------------------------------
[03/17 15:28:56   3896s] # M1            123096 ( 68.3%)     57179 ( 31.7%)     180275
[03/17 15:28:56   3896s] # M2             17398 ( 13.6%)    110913 ( 86.4%)     128311
[03/17 15:28:56   3896s] # M3              1739 (  7.5%)     21515 ( 92.5%)      23254
[03/17 15:28:56   3896s] # M4               110 (  5.1%)      2068 ( 94.9%)       2178
[03/17 15:28:56   3896s] # M5                 7 (  4.3%)       155 ( 95.7%)        162
[03/17 15:28:56   3896s] # M6                25 ( 23.6%)        81 ( 76.4%)        106
[03/17 15:28:56   3896s] # M7                13 ( 30.2%)        30 ( 69.8%)         43
[03/17 15:28:56   3896s] #-----------------------------------------------------------
[03/17 15:28:56   3896s] #               142388 ( 42.6%)    191941 ( 57.4%)     334329 
[03/17 15:28:56   3896s] #
[03/17 15:28:56   3896s] #detailRoute Statistics:
[03/17 15:28:56   3896s] #Cpu time = 00:02:20
[03/17 15:28:56   3896s] #Elapsed time = 00:02:20
[03/17 15:28:56   3896s] #Increased memory = -81.19 (MB)
[03/17 15:28:56   3896s] #Total memory = 1831.98 (MB)
[03/17 15:28:56   3896s] #Peak memory = 2459.74 (MB)
[03/17 15:28:56   3896s] #Skip updating routing design signature in db-snapshot flow
[03/17 15:28:56   3896s] ### Time Record (DB Export) is installed.
[03/17 15:28:58   3898s] ### Time Record (DB Export) is uninstalled.
[03/17 15:28:58   3898s] ### Time Record (Post Callback) is installed.
[03/17 15:28:58   3898s] ### Time Record (Post Callback) is uninstalled.
[03/17 15:28:58   3898s] #
[03/17 15:28:58   3898s] #globalDetailRoute statistics:
[03/17 15:28:58   3898s] #Cpu time = 00:02:51
[03/17 15:28:58   3898s] #Elapsed time = 00:02:52
[03/17 15:28:58   3898s] #Increased memory = -176.56 (MB)
[03/17 15:28:58   3898s] #Total memory = 1763.79 (MB)
[03/17 15:28:58   3898s] #Peak memory = 2459.74 (MB)
[03/17 15:28:58   3898s] #Number of warnings = 21
[03/17 15:28:58   3898s] #Total number of warnings = 24
[03/17 15:28:58   3898s] #Number of fails = 0
[03/17 15:28:58   3898s] #Total number of fails = 0
[03/17 15:28:58   3898s] #Complete globalDetailRoute on Fri Mar 17 15:28:58 2023
[03/17 15:28:58   3898s] #
[03/17 15:28:58   3898s] ### Time Record (globalDetailRoute) is uninstalled.
[03/17 15:28:58   3898s] ### 
[03/17 15:28:58   3898s] ###   Scalability Statistics
[03/17 15:28:58   3898s] ### 
[03/17 15:28:58   3898s] ### --------------------------------+----------------+----------------+----------------+
[03/17 15:28:58   3898s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/17 15:28:58   3898s] ### --------------------------------+----------------+----------------+----------------+
[03/17 15:28:58   3898s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/17 15:28:58   3898s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/17 15:28:58   3898s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/17 15:28:58   3898s] ###   DB Import                     |        00:00:04|        00:00:04|             1.0|
[03/17 15:28:58   3898s] ###   DB Export                     |        00:00:02|        00:00:02|             1.0|
[03/17 15:28:58   3898s] ###   Cell Pin Access               |        00:00:02|        00:00:02|             1.0|
[03/17 15:28:58   3898s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/17 15:28:58   3898s] ###   Data Preparation              |        00:00:03|        00:00:03|             1.0|
[03/17 15:28:58   3898s] ###   Global Routing                |        00:00:10|        00:00:11|             0.9|
[03/17 15:28:58   3898s] ###   Track Assignment              |        00:00:07|        00:00:07|             1.0|
[03/17 15:28:58   3898s] ###   Detail Routing                |        00:02:01|        00:02:01|             1.0|
[03/17 15:28:58   3898s] ###   Antenna Fixing                |        00:00:05|        00:00:05|             0.9|
[03/17 15:28:58   3898s] ###   Post Route Wire Spreading     |        00:00:11|        00:00:12|             1.0|
[03/17 15:28:58   3898s] ###   Entire Command                |        00:02:51|        00:02:52|             1.0|
[03/17 15:28:59   3898s] ### --------------------------------+----------------+----------------+----------------+
[03/17 15:28:59   3898s] ### 
[03/17 15:28:59   3898s] **optDesign ... cpu = 0:12:24, real = 0:12:45, mem = 1718.8M, totSessionCpu=1:04:59 **
[03/17 15:28:59   3898s] -routeWithEco false                       # bool, default=false
[03/17 15:28:59   3898s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/17 15:28:59   3898s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/17 15:28:59   3898s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/17 15:28:59   3898s] New Signature Flow (restoreNanoRouteOptions) ....
[03/17 15:28:59   3898s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/17 15:28:59   3898s] Extraction called for design 'fullchip' of instances=51135 and nets=65366 using extraction engine 'postRoute' at effort level 'low' .
[03/17 15:28:59   3898s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/17 15:28:59   3898s] RC Extraction called in multi-corner(2) mode.
[03/17 15:28:59   3898s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/17 15:28:59   3898s] Process corner(s) are loaded.
[03/17 15:28:59   3898s]  Corner: Cmax
[03/17 15:28:59   3898s]  Corner: Cmin
[03/17 15:28:59   3898s] extractDetailRC Option : -outfile /tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d -maxResLength 200  -extended
[03/17 15:28:59   3898s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/17 15:28:59   3898s]       RC Corner Indexes            0       1   
[03/17 15:28:59   3898s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/17 15:28:59   3898s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/17 15:28:59   3898s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/17 15:28:59   3898s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/17 15:28:59   3898s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/17 15:28:59   3898s] Shrink Factor                : 1.00000
[03/17 15:29:00   3899s] LayerId::1 widthSet size::4
[03/17 15:29:00   3899s] LayerId::2 widthSet size::4
[03/17 15:29:00   3899s] LayerId::3 widthSet size::4
[03/17 15:29:00   3899s] LayerId::4 widthSet size::4
[03/17 15:29:00   3899s] LayerId::5 widthSet size::4
[03/17 15:29:00   3899s] LayerId::6 widthSet size::4
[03/17 15:29:00   3899s] LayerId::7 widthSet size::4
[03/17 15:29:00   3899s] LayerId::8 widthSet size::4
[03/17 15:29:00   3899s] Initializing multi-corner capacitance tables ... 
[03/17 15:29:00   3899s] Initializing multi-corner resistance tables ...
[03/17 15:29:00   3900s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.268084 ; uaWl: 0.995972 ; uaWlH: 0.263585 ; aWlH: 0.003459 ; Pmax: 0.833900 ; wcR: 0.636400 ; newSi: 0.089000 ; pMod: 82 ; 
[03/17 15:29:00   3900s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2329.2M)
[03/17 15:29:01   3900s] Creating parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d' for storing RC.
[03/17 15:29:01   3901s] Extracted 10.0003% (CPU Time= 0:00:01.8  MEM= 2400.8M)
[03/17 15:29:02   3901s] Extracted 20.0004% (CPU Time= 0:00:02.2  MEM= 2400.8M)
[03/17 15:29:02   3902s] Extracted 30.0003% (CPU Time= 0:00:02.6  MEM= 2400.8M)
[03/17 15:29:03   3902s] Extracted 40.0003% (CPU Time= 0:00:03.1  MEM= 2400.8M)
[03/17 15:29:03   3903s] Extracted 50.0004% (CPU Time= 0:00:03.8  MEM= 2404.8M)
[03/17 15:29:05   3905s] Extracted 60.0003% (CPU Time= 0:00:05.4  MEM= 2404.8M)
[03/17 15:29:05   3905s] Extracted 70.0004% (CPU Time= 0:00:05.8  MEM= 2404.8M)
[03/17 15:29:06   3905s] Extracted 80.0003% (CPU Time= 0:00:06.3  MEM= 2404.8M)
[03/17 15:29:06   3906s] Extracted 90.0003% (CPU Time= 0:00:06.9  MEM= 2404.8M)
[03/17 15:29:08   3908s] Extracted 100% (CPU Time= 0:00:08.6  MEM= 2406.8M)
[03/17 15:29:08   3908s] Number of Extracted Resistors     : 856890
[03/17 15:29:08   3908s] Number of Extracted Ground Cap.   : 859690
[03/17 15:29:08   3908s] Number of Extracted Coupling Cap. : 1235440
[03/17 15:29:08   3908s] Opening parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d' for reading (mem: 2375.570M)
[03/17 15:29:08   3908s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/17 15:29:08   3908s]  Corner: Cmax
[03/17 15:29:08   3908s]  Corner: Cmin
[03/17 15:29:08   3908s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2375.6M)
[03/17 15:29:08   3908s] Creating parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb_Filter.rcdb.d' for storing RC.
[03/17 15:29:09   3909s] Closing parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d': 55303 access done (mem: 2375.570M)
[03/17 15:29:09   3909s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2375.570M)
[03/17 15:29:09   3909s] Opening parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d' for reading (mem: 2375.570M)
[03/17 15:29:09   3909s] processing rcdb (/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d) for hinst (top) of cell (fullchip);
[03/17 15:29:10   3910s] Closing parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d': 0 access done (mem: 2375.570M)
[03/17 15:29:10   3910s] Lumped Parasitic Loading Completed (total cpu=0:00:01.3, real=0:00:01.0, current mem=2375.570M)
[03/17 15:29:10   3910s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:12.2  Real Time: 0:00:11.0  MEM: 2375.570M)
[03/17 15:29:10   3910s] **optDesign ... cpu = 0:12:36, real = 0:12:56, mem = 1722.3M, totSessionCpu=1:05:11 **
[03/17 15:29:10   3910s] Starting delay calculation for Setup views
[03/17 15:29:10   3911s] Starting SI iteration 1 using Infinite Timing Windows
[03/17 15:29:10   3911s] #################################################################################
[03/17 15:29:10   3911s] # Design Stage: PostRoute
[03/17 15:29:10   3911s] # Design Name: fullchip
[03/17 15:29:10   3911s] # Design Mode: 65nm
[03/17 15:29:10   3911s] # Analysis Mode: MMMC OCV 
[03/17 15:29:10   3911s] # Parasitics Mode: SPEF/RCDB
[03/17 15:29:10   3911s] # Signoff Settings: SI On 
[03/17 15:29:10   3911s] #################################################################################
[03/17 15:29:12   3913s] AAE_INFO: 1 threads acquired from CTE.
[03/17 15:29:12   3913s] Setting infinite Tws ...
[03/17 15:29:12   3913s] First Iteration Infinite Tw... 
[03/17 15:29:12   3913s] Calculate early delays in OCV mode...
[03/17 15:29:12   3913s] Calculate late delays in OCV mode...
[03/17 15:29:12   3913s] Topological Sorting (REAL = 0:00:00.0, MEM = 2336.9M, InitMEM = 2329.1M)
[03/17 15:29:12   3913s] Start delay calculation (fullDC) (1 T). (MEM=2336.92)
[03/17 15:29:13   3913s] LayerId::1 widthSet size::4
[03/17 15:29:13   3913s] LayerId::2 widthSet size::4
[03/17 15:29:13   3913s] LayerId::3 widthSet size::4
[03/17 15:29:13   3913s] LayerId::4 widthSet size::4
[03/17 15:29:13   3913s] LayerId::5 widthSet size::4
[03/17 15:29:13   3913s] LayerId::6 widthSet size::4
[03/17 15:29:13   3913s] LayerId::7 widthSet size::4
[03/17 15:29:13   3913s] LayerId::8 widthSet size::4
[03/17 15:29:13   3913s] Initializing multi-corner capacitance tables ... 
[03/17 15:29:13   3913s] Initializing multi-corner resistance tables ...
[03/17 15:29:13   3914s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.268084 ; uaWl: 0.995972 ; uaWlH: 0.263585 ; aWlH: 0.003459 ; Pmax: 0.833900 ; wcR: 0.636400 ; newSi: 0.089000 ; pMod: 82 ; 
[03/17 15:29:14   3914s] End AAE Lib Interpolated Model. (MEM=2348.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:29:14   3914s] Opening parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d' for reading (mem: 2348.531M)
[03/17 15:29:14   3914s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2348.5M)
[03/17 15:29:32   3933s] Total number of fetched objects 55320
[03/17 15:29:32   3933s] AAE_INFO-618: Total number of nets in the design is 65366,  84.6 percent of the nets selected for SI analysis
[03/17 15:29:33   3933s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[03/17 15:29:33   3933s] End delay calculation. (MEM=2399.21 CPU=0:00:18.2 REAL=0:00:19.0)
[03/17 15:29:33   3933s] End delay calculation (fullDC). (MEM=2399.21 CPU=0:00:20.3 REAL=0:00:21.0)
[03/17 15:29:33   3933s] *** CDM Built up (cpu=0:00:22.5  real=0:00:23.0  mem= 2399.2M) ***
[03/17 15:29:35   3936s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2399.2M)
[03/17 15:29:35   3936s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/17 15:29:35   3936s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2399.2M)
[03/17 15:29:35   3936s] Starting SI iteration 2
[03/17 15:29:36   3936s] Calculate early delays in OCV mode...
[03/17 15:29:36   3936s] Calculate late delays in OCV mode...
[03/17 15:29:36   3936s] Start delay calculation (fullDC) (1 T). (MEM=2359.33)
[03/17 15:29:36   3937s] End AAE Lib Interpolated Model. (MEM=2359.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:29:42   3943s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/17 15:29:42   3943s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 55320. 
[03/17 15:29:42   3943s] Total number of fetched objects 55320
[03/17 15:29:42   3943s] AAE_INFO-618: Total number of nets in the design is 65366,  8.8 percent of the nets selected for SI analysis
[03/17 15:29:42   3943s] End delay calculation. (MEM=2365.48 CPU=0:00:06.2 REAL=0:00:06.0)
[03/17 15:29:42   3943s] End delay calculation (fullDC). (MEM=2365.48 CPU=0:00:06.5 REAL=0:00:06.0)
[03/17 15:29:42   3943s] *** CDM Built up (cpu=0:00:06.6  real=0:00:07.0  mem= 2365.5M) ***
[03/17 15:29:45   3946s] *** Done Building Timing Graph (cpu=0:00:35.4 real=0:00:35.0 totSessionCpu=1:05:46 mem=2365.5M)
[03/17 15:29:45   3946s] End AAE Lib Interpolated Model. (MEM=2365.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:29:45   3946s] ** Profile ** Start :  cpu=0:00:00.0, mem=2365.5M
[03/17 15:29:45   3946s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2365.5M
[03/17 15:29:45   3946s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.100, MEM:2365.5M
[03/17 15:29:45   3946s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2365.5M
[03/17 15:29:46   3947s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2365.5M
[03/17 15:29:47   3948s] ** Profile ** DRVs :  cpu=0:00:01.0, mem=2380.8M
[03/17 15:29:47   3948s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.295  | -0.013  | -0.295  |
|           TNS (ns):| -33.491 | -0.052  | -33.491 |
|    Violating Paths:|   305   |    5    |   305   |
|          All Paths:|  8650   |  5576   |  6730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      3 (51)      |   -0.003   |      3 (51)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.403%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2380.8M
[03/17 15:29:47   3948s] **optDesign ... cpu = 0:13:14, real = 0:13:33, mem = 1831.8M, totSessionCpu=1:05:48 **
[03/17 15:29:47   3948s] **optDesign ... cpu = 0:13:14, real = 0:13:33, mem = 1831.8M, totSessionCpu=1:05:48 **
[03/17 15:29:47   3948s] Executing marking Critical Nets1
[03/17 15:29:47   3948s] *** Timing NOT met, worst failing slack is -0.295
[03/17 15:29:47   3948s] *** Check timing (0:00:00.0)
[03/17 15:29:47   3948s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[03/17 15:29:47   3948s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[03/17 15:29:47   3948s] Info: 0 don't touch net , 601 undriven nets excluded from IPO operation.
[03/17 15:29:47   3948s] Info: 1 clock net  excluded from IPO operation.
[03/17 15:29:47   3948s] End AAE Lib Interpolated Model. (MEM=2342.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:29:47   3948s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:05:48.7/1:14:40.2 (0.9), mem = 2342.8M
[03/17 15:29:47   3948s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.16097.22
[03/17 15:29:48   3949s] (I,S,L,T): WC_VIEW: 68.2736, 31.3658, 1.38341, 101.023
[03/17 15:29:48   3949s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 15:29:48   3949s] ### Creating PhyDesignMc. totSessionCpu=1:05:49 mem=2342.8M
[03/17 15:29:48   3949s] OPERPROF: Starting DPlace-Init at level 1, MEM:2342.8M
[03/17 15:29:48   3949s] z: 2, totalTracks: 1
[03/17 15:29:48   3949s] z: 4, totalTracks: 1
[03/17 15:29:48   3949s] z: 6, totalTracks: 1
[03/17 15:29:48   3949s] z: 8, totalTracks: 1
[03/17 15:29:48   3949s] #spOpts: N=65 mergeVia=F 
[03/17 15:29:48   3949s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2342.8M
[03/17 15:29:48   3949s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.096, MEM:2342.8M
[03/17 15:29:48   3949s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2342.8MB).
[03/17 15:29:48   3949s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.181, MEM:2342.8M
[03/17 15:29:48   3949s] TotalInstCnt at PhyDesignMc Initialization: 51,135
[03/17 15:29:48   3949s] ### Creating PhyDesignMc, finished. totSessionCpu=1:05:50 mem=2342.8M
[03/17 15:29:48   3949s] ### Creating RouteCongInterface, started
[03/17 15:29:49   3950s] ### Creating RouteCongInterface, finished
[03/17 15:29:54   3955s] *info: 1 clock net excluded
[03/17 15:29:54   3955s] *info: 2 special nets excluded.
[03/17 15:29:55   3955s] *info: 10034 no-driver nets excluded.
[03/17 15:29:59   3959s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.16097.10
[03/17 15:29:59   3959s] PathGroup :  reg2reg  TargetSlack : 0 
[03/17 15:29:59   3960s] ** GigaOpt Optimizer WNS Slack -0.295 TNS Slack -33.493 Density 46.40
[03/17 15:29:59   3960s] Optimizer TNS Opt
[03/17 15:29:59   3960s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.295|-33.493|
|reg2reg   |-0.013| -0.052|
|HEPG      |-0.013| -0.052|
|All Paths |-0.295|-33.493|
+----------+------+-------+

[03/17 15:29:59   3960s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.013ns TNS -0.052ns; HEPG WNS -0.013ns TNS -0.052ns; all paths WNS -0.295ns TNS -33.491ns; Real time 0:23:25
[03/17 15:29:59   3960s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2485.3M
[03/17 15:29:59   3960s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2485.3M
[03/17 15:29:59   3960s] Active Path Group: reg2reg  
[03/17 15:29:59   3960s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 15:30:00   3960s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 15:30:00   3960s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 15:30:00   3960s] |  -0.013|   -0.295|  -0.052|  -33.493|    46.40%|   0:00:01.0| 2501.3M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 15:30:00   3960s] |  -0.013|   -0.295|  -0.052|  -33.493|    46.40%|   0:00:00.0| 2501.3M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 15:30:00   3960s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 15:30:00   3960s] 
[03/17 15:30:00   3960s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=2501.3M) ***
[03/17 15:30:00   3961s]   Timing Snapshot: (TGT)
[03/17 15:30:00   3961s]      Weighted WNS: -0.042
[03/17 15:30:00   3961s]       All  PG WNS: -0.295
[03/17 15:30:00   3961s]       High PG WNS: -0.013
[03/17 15:30:00   3961s]       All  PG TNS: -33.493
[03/17 15:30:00   3961s]       High PG TNS: -0.052
[03/17 15:30:00   3961s]    Category Slack: { [L, -0.295] [H, -0.013] }
[03/17 15:30:00   3961s] 
[03/17 15:30:00   3961s] Checking setup slack degradation ...
[03/17 15:30:00   3961s] 
[03/17 15:30:00   3961s] Recovery Manager:
[03/17 15:30:00   3961s]   Low  Effort WNS Jump: 0.000 (REF: -0.297, TGT: -0.295, Threshold: 0.145) - Skip
[03/17 15:30:00   3961s]   High Effort WNS Jump: 0.002 (REF: -0.011, TGT: -0.013, Threshold: 0.073) - Skip
[03/17 15:30:00   3961s]   Low  Effort TNS Jump: 0.323 (REF: -33.169, TGT: -33.493, Threshold: 50.000) - Skip
[03/17 15:30:00   3961s]   High Effort TNS Jump: 0.015 (REF: -0.037, TGT: -0.052, Threshold: 25.000) - Skip
[03/17 15:30:00   3961s] 
[03/17 15:30:00   3961s] 
[03/17 15:30:00   3961s] *** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:01.0 mem=2501.3M) ***
[03/17 15:30:00   3961s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.295|-33.493|
|reg2reg   |-0.013| -0.052|
|HEPG      |-0.013| -0.052|
|All Paths |-0.295|-33.493|
+----------+------+-------+

[03/17 15:30:00   3961s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.013ns TNS -0.052ns; HEPG WNS -0.013ns TNS -0.052ns; all paths WNS -0.295ns TNS -33.491ns; Real time 0:23:26
[03/17 15:30:00   3961s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.295|-33.493|
|reg2reg   |-0.013| -0.052|
|HEPG      |-0.013| -0.052|
|All Paths |-0.295|-33.493|
+----------+------+-------+

[03/17 15:30:00   3961s] **** Begin NDR-Layer Usage Statistics ****
[03/17 15:30:00   3961s] Layer 7 has 42 constrained nets 
[03/17 15:30:00   3961s] **** End NDR-Layer Usage Statistics ****
[03/17 15:30:00   3961s] 
[03/17 15:30:00   3961s] *** Finish Post Route Setup Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=2501.3M) ***
[03/17 15:30:00   3961s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.16097.10
[03/17 15:30:00   3961s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2482.2M
[03/17 15:30:01   3961s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.230, REAL:0.234, MEM:2482.2M
[03/17 15:30:01   3961s] TotalInstCnt at PhyDesignMc Destruction: 51,135
[03/17 15:30:01   3961s] (I,S,L,T): WC_VIEW: 68.2736, 31.3658, 1.38341, 101.023
[03/17 15:30:01   3961s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.16097.22
[03/17 15:30:01   3961s] *** SetupOpt [finish] : cpu/real = 0:00:13.1/0:00:13.4 (1.0), totSession cpu/real = 1:06:01.8/1:14:53.7 (0.9), mem = 2482.2M
[03/17 15:30:01   3961s] 
[03/17 15:30:01   3961s] =============================================================================================
[03/17 15:30:01   3961s]  Step TAT Report for TnsOpt #7
[03/17 15:30:01   3961s] =============================================================================================
[03/17 15:30:01   3961s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:30:01   3961s] ---------------------------------------------------------------------------------------------
[03/17 15:30:01   3961s] [ SlackTraversorInit     ]      2   0:00:00.6  (   4.4 % )     0:00:00.6 /  0:00:00.6    1.0
[03/17 15:30:01   3961s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:30:01   3961s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   3.5 % )     0:00:00.5 /  0:00:00.5    1.0
[03/17 15:30:01   3961s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   2.8 % )     0:00:00.4 /  0:00:00.4    1.0
[03/17 15:30:01   3961s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.1
[03/17 15:30:01   3961s] [ TransformInit          ]      1   0:00:07.9  (  58.5 % )     0:00:07.9 /  0:00:07.9    1.0
[03/17 15:30:01   3961s] [ SpefRCNetCheck         ]      1   0:00:01.9  (  14.1 % )     0:00:01.9 /  0:00:01.9    1.0
[03/17 15:30:01   3961s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[03/17 15:30:01   3961s] [ OptGetWeight           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/17 15:30:01   3961s] [ OptEval                ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:30:01   3961s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:30:01   3961s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:30:01   3961s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:30:01   3961s] [ SetupOptGetWorkingSet  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:30:01   3961s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:30:01   3961s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:30:01   3961s] [ MISC                   ]          0:00:02.1  (  15.5 % )     0:00:02.1 /  0:00:01.7    0.8
[03/17 15:30:01   3961s] ---------------------------------------------------------------------------------------------
[03/17 15:30:01   3961s]  TnsOpt #7 TOTAL                    0:00:13.4  ( 100.0 % )     0:00:13.4 /  0:00:13.1    1.0
[03/17 15:30:01   3961s] ---------------------------------------------------------------------------------------------
[03/17 15:30:01   3961s] 
[03/17 15:30:01   3961s] End: GigaOpt Optimization in post-eco TNS mode
[03/17 15:30:01   3961s] Running postRoute recovery in postEcoRoute mode
[03/17 15:30:01   3961s] **optDesign ... cpu = 0:13:27, real = 0:13:47, mem = 2003.5M, totSessionCpu=1:06:02 **
[03/17 15:30:02   3963s]   Timing/DRV Snapshot: (TGT)
[03/17 15:30:02   3963s]      Weighted WNS: -0.042
[03/17 15:30:02   3963s]       All  PG WNS: -0.295
[03/17 15:30:02   3963s]       High PG WNS: -0.013
[03/17 15:30:02   3963s]       All  PG TNS: -33.493
[03/17 15:30:02   3963s]       High PG TNS: -0.052
[03/17 15:30:02   3963s]          Tran DRV: 3
[03/17 15:30:02   3963s]           Cap DRV: 0
[03/17 15:30:02   3963s]        Fanout DRV: 0
[03/17 15:30:02   3963s]            Glitch: 0
[03/17 15:30:02   3963s]    Category Slack: { [L, -0.295] [H, -0.013] }
[03/17 15:30:02   3963s] 
[03/17 15:30:02   3963s] Checking setup slack degradation ...
[03/17 15:30:02   3963s] 
[03/17 15:30:02   3963s] Recovery Manager:
[03/17 15:30:02   3963s]   Low  Effort WNS Jump: 0.000 (REF: -0.297, TGT: -0.295, Threshold: 0.145) - Skip
[03/17 15:30:02   3963s]   High Effort WNS Jump: 0.002 (REF: -0.011, TGT: -0.013, Threshold: 0.073) - Skip
[03/17 15:30:02   3963s]   Low  Effort TNS Jump: 0.323 (REF: -33.169, TGT: -33.493, Threshold: 50.000) - Skip
[03/17 15:30:02   3963s]   High Effort TNS Jump: 0.015 (REF: -0.037, TGT: -0.052, Threshold: 25.000) - Skip
[03/17 15:30:02   3963s] 
[03/17 15:30:02   3963s] Checking DRV degradation...
[03/17 15:30:02   3963s] 
[03/17 15:30:02   3963s] Recovery Manager:
[03/17 15:30:02   3963s]     Tran DRV degradation : 3 (0 -> 3, Margin 20) - Skip
[03/17 15:30:02   3963s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/17 15:30:02   3963s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/17 15:30:02   3963s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[03/17 15:30:02   3963s] 
[03/17 15:30:02   3963s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/17 15:30:02   3963s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:02, real=0:00:01, mem=2412.19M, totSessionCpu=1:06:03).
[03/17 15:30:02   3963s] **optDesign ... cpu = 0:13:29, real = 0:13:48, mem = 2004.0M, totSessionCpu=1:06:03 **
[03/17 15:30:02   3963s] 
[03/17 15:30:03   3963s] Latch borrow mode reset to max_borrow
[03/17 15:30:05   3965s] <optDesign CMD> Restore Using all VT Cells
[03/17 15:30:05   3965s] 
[03/17 15:30:05   3965s] Begin Power Analysis
[03/17 15:30:05   3965s] 
[03/17 15:30:05   3965s]              0V	    VSS
[03/17 15:30:05   3965s]            0.9V	    VDD
[03/17 15:30:05   3966s] Begin Processing Timing Library for Power Calculation
[03/17 15:30:05   3966s] 
[03/17 15:30:05   3966s] Begin Processing Timing Library for Power Calculation
[03/17 15:30:05   3966s] 
[03/17 15:30:05   3966s] 
[03/17 15:30:05   3966s] 
[03/17 15:30:05   3966s] Begin Processing Power Net/Grid for Power Calculation
[03/17 15:30:05   3966s] 
[03/17 15:30:05   3966s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2009.61MB/3600.86MB/2458.86MB)
[03/17 15:30:05   3966s] 
[03/17 15:30:05   3966s] Begin Processing Timing Window Data for Power Calculation
[03/17 15:30:05   3966s] 
[03/17 15:30:06   3966s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2009.61MB/3600.86MB/2458.86MB)
[03/17 15:30:06   3966s] 
[03/17 15:30:06   3966s] Begin Processing User Attributes
[03/17 15:30:06   3966s] 
[03/17 15:30:06   3966s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2009.61MB/3600.86MB/2458.86MB)
[03/17 15:30:06   3966s] 
[03/17 15:30:06   3966s] Begin Processing Signal Activity
[03/17 15:30:06   3966s] 
[03/17 15:30:08   3969s] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2012.13MB/3600.86MB/2458.86MB)
[03/17 15:30:08   3969s] 
[03/17 15:30:08   3969s] Begin Power Computation
[03/17 15:30:08   3969s] 
[03/17 15:30:08   3969s]       ----------------------------------------------------------
[03/17 15:30:08   3969s]       # of cell(s) missing both power/leakage table: 0
[03/17 15:30:08   3969s]       # of cell(s) missing power table: 1
[03/17 15:30:08   3969s]       # of cell(s) missing leakage table: 0
[03/17 15:30:08   3969s]       # of MSMV cell(s) missing power_level: 0
[03/17 15:30:08   3969s]       ----------------------------------------------------------
[03/17 15:30:08   3969s] CellName                                  Missing Table(s)
[03/17 15:30:08   3969s] TIEL                                      internal power, 
[03/17 15:30:08   3969s] 
[03/17 15:30:08   3969s] 
[03/17 15:30:13   3973s] Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=2012.45MB/3600.86MB/2458.86MB)
[03/17 15:30:13   3973s] 
[03/17 15:30:13   3973s] Begin Processing User Attributes
[03/17 15:30:13   3973s] 
[03/17 15:30:13   3973s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2012.45MB/3600.86MB/2458.86MB)
[03/17 15:30:13   3973s] 
[03/17 15:30:13   3973s] Ended Power Analysis: (cpu=0:00:07, real=0:00:07, mem(process/total/peak)=2012.45MB/3600.86MB/2458.86MB)
[03/17 15:30:13   3973s] 
[03/17 15:30:13   3974s] *



[03/17 15:30:13   3974s] Total Power
[03/17 15:30:13   3974s] -----------------------------------------------------------------------------------------
[03/17 15:30:13   3974s] Total Internal Power:       67.63598614 	   67.3788%
[03/17 15:30:13   3974s] Total Switching Power:      31.36580934 	   31.2465%
[03/17 15:30:13   3974s] Total Leakage Power:         1.37989188 	    1.3746%
[03/17 15:30:13   3974s] Total Power:               100.38168755
[03/17 15:30:13   3974s] -----------------------------------------------------------------------------------------
[03/17 15:30:14   3974s] Processing average sequential pin duty cycle 
[03/17 15:30:14   3974s] **optDesign ... cpu = 0:13:40, real = 0:14:00, mem = 2007.6M, totSessionCpu=1:06:15 **
[03/17 15:30:14   3974s] cleaningup cpe interface
[03/17 15:30:14   3974s] Reported timing to dir ./timingReports
[03/17 15:30:14   3974s] **optDesign ... cpu = 0:13:40, real = 0:14:00, mem = 1995.6M, totSessionCpu=1:06:15 **
[03/17 15:30:14   3974s] End AAE Lib Interpolated Model. (MEM=2411.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:30:14   3974s] Begin: glitch net info
[03/17 15:30:14   3975s] glitch slack range: number of glitch nets
[03/17 15:30:14   3975s] glitch slack < -0.32 : 0
[03/17 15:30:14   3975s] -0.32 < glitch slack < -0.28 : 0
[03/17 15:30:14   3975s] -0.28 < glitch slack < -0.24 : 0
[03/17 15:30:14   3975s] -0.24 < glitch slack < -0.2 : 0
[03/17 15:30:14   3975s] -0.2 < glitch slack < -0.16 : 0
[03/17 15:30:14   3975s] -0.16 < glitch slack < -0.12 : 0
[03/17 15:30:14   3975s] -0.12 < glitch slack < -0.08 : 0
[03/17 15:30:14   3975s] -0.08 < glitch slack < -0.04 : 0
[03/17 15:30:14   3975s] -0.04 < glitch slack : 0
[03/17 15:30:14   3975s] End: glitch net info
[03/17 15:30:14   3975s] ** Profile ** Start :  cpu=0:00:00.0, mem=2411.4M
[03/17 15:30:14   3975s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2411.5M
[03/17 15:30:15   3975s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.118, MEM:2411.5M
[03/17 15:30:15   3975s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2411.5M
[03/17 15:30:15   3975s] End AAE Lib Interpolated Model. (MEM=2411.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:30:15   3975s] **INFO: Starting Blocking QThread with 1 CPU
[03/17 15:30:15   3975s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/17 15:30:15   3975s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.5M
[03/17 15:30:15   3975s] Starting delay calculation for Hold views
[03/17 15:30:15   3975s] Starting SI iteration 1 using Infinite Timing Windows
[03/17 15:30:15   3975s] #################################################################################
[03/17 15:30:15   3975s] # Design Stage: PostRoute
[03/17 15:30:15   3975s] # Design Name: fullchip
[03/17 15:30:15   3975s] # Design Mode: 65nm
[03/17 15:30:15   3975s] # Analysis Mode: MMMC OCV 
[03/17 15:30:15   3975s] # Parasitics Mode: SPEF/RCDB
[03/17 15:30:15   3975s] # Signoff Settings: SI On 
[03/17 15:30:15   3975s] #################################################################################
[03/17 15:30:15   3975s] AAE_INFO: 1 threads acquired from CTE.
[03/17 15:30:15   3975s] Setting infinite Tws ...
[03/17 15:30:15   3975s] First Iteration Infinite Tw... 
[03/17 15:30:15   3975s] Calculate late delays in OCV mode...
[03/17 15:30:15   3975s] Calculate early delays in OCV mode...
[03/17 15:30:15   3975s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/17 15:30:15   3975s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/17 15:30:15   3975s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/17 15:30:15   3975s] End AAE Lib Interpolated Model. (MEM=0.152344 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:30:15   3975s] Total number of fetched objects 55320
[03/17 15:30:15   3975s] AAE_INFO-618: Total number of nets in the design is 65366,  84.6 percent of the nets selected for SI analysis
[03/17 15:30:15   3975s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/17 15:30:15   3975s] End delay calculation. (MEM=0 CPU=0:00:17.4 REAL=0:00:17.0)
[03/17 15:30:15   3975s] End delay calculation (fullDC). (MEM=0 CPU=0:00:19.1 REAL=0:00:19.0)
[03/17 15:30:15   3975s] *** CDM Built up (cpu=0:00:20.1  real=0:00:19.0  mem= 0.0M) ***
[03/17 15:30:15   3975s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/17 15:30:15   3975s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/17 15:30:15   3975s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 0.0M)
[03/17 15:30:15   3975s] Starting SI iteration 2
[03/17 15:30:15   3975s] Calculate late delays in OCV mode...
[03/17 15:30:15   3975s] Calculate early delays in OCV mode...
[03/17 15:30:15   3975s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/17 15:30:15   3975s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:30:15   3975s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/17 15:30:15   3975s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 55320. 
[03/17 15:30:15   3975s] Total number of fetched objects 55320
[03/17 15:30:15   3975s] AAE_INFO-618: Total number of nets in the design is 65366,  3.8 percent of the nets selected for SI analysis
[03/17 15:30:15   3975s] End delay calculation. (MEM=0 CPU=0:00:02.7 REAL=0:00:02.0)
[03/17 15:30:15   3975s] End delay calculation (fullDC). (MEM=0 CPU=0:00:03.0 REAL=0:00:03.0)
[03/17 15:30:15   3975s] *** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 0.0M) ***
[03/17 15:30:15   3975s] *** Done Building Timing Graph (cpu=0:00:29.0 real=0:00:29.0 totSessionCpu=0:01:17 mem=0.0M)
[03/17 15:30:15   3975s] ** Profile ** Overall slacks :  cpu=0:00:29.4, mem=0.0M
[03/17 15:30:15   3975s] ** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M
[03/17 15:30:15   3975s] *** QThread HoldRpt [finish] : cpu/real = 0:00:31.9/0:00:31.7 (1.0), mem = 0.0M
[03/17 15:30:15   3975s] 
[03/17 15:30:15   3975s] =============================================================================================
[03/17 15:30:15   3975s]  Step TAT Report for QThreadWorker #1
[03/17 15:30:15   3975s] =============================================================================================
[03/17 15:30:15   3975s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:30:15   3975s] ---------------------------------------------------------------------------------------------
[03/17 15:30:15   3975s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:30:15   3975s] [ TimingUpdate           ]      1   0:00:02.5  (   7.8 % )     0:00:28.8 /  0:00:29.0    1.0
[03/17 15:30:15   3975s] [ FullDelayCalc          ]      1   0:00:26.4  (  83.1 % )     0:00:26.4 /  0:00:26.5    1.0
[03/17 15:30:15   3975s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/17 15:30:15   3975s] [ GenerateReports        ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    0.9
[03/17 15:30:15   3975s] [ ReportAnalysisSummary  ]      2   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.4    1.0
[03/17 15:30:15   3975s] [ MISC                   ]          0:00:02.3  (   7.3 % )     0:00:02.3 /  0:00:02.3    1.0
[03/17 15:30:15   3975s] ---------------------------------------------------------------------------------------------
[03/17 15:30:15   3975s]  QThreadWorker #1 TOTAL             0:00:31.7  ( 100.0 % )     0:00:31.7 /  0:00:31.9    1.0
[03/17 15:30:15   3975s] ---------------------------------------------------------------------------------------------
[03/17 15:30:15   3975s] 
[03/17 15:30:46   4006s]  
_______________________________________________________________________
[03/17 15:30:47   4006s] ** Profile ** Overall slacks :  cpu=0:00:31.6, mem=2421.5M
[03/17 15:30:47   4007s] ** Profile ** Total reports :  cpu=0:00:00.3, mem=2413.5M
[03/17 15:30:50   4009s] ** Profile ** DRVs :  cpu=0:00:02.1, mem=2411.5M
[03/17 15:30:50   4009s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.295  | -0.013  | -0.295  |
|           TNS (ns):| -33.491 | -0.052  | -33.491 |
|    Violating Paths:|   305   |    5    |   305   |
|          All Paths:|  8650   |  5576   |  6730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.066  |  0.066  |  0.212  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8650   |  5576   |  6730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      3 (51)      |   -0.003   |      3 (51)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.403%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2411.5M
[03/17 15:30:51   4009s] *** Final Summary (holdfix) CPU=0:00:34.2, REAL=0:00:37.0, MEM=2411.5M
[03/17 15:30:51   4009s] **optDesign ... cpu = 0:14:15, real = 0:14:37, mem = 1982.5M, totSessionCpu=1:06:49 **
[03/17 15:30:51   4009s]  ReSet Options after AAE Based Opt flow 
[03/17 15:30:51   4009s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/17 15:30:51   4009s] Type 'man IMPOPT-3195' for more detail.
[03/17 15:30:51   4009s] *** Finished optDesign ***
[03/17 15:30:51   4009s] cleaningup cpe interface
[03/17 15:30:51   4009s] cleaningup cpe interface
[03/17 15:30:51   4009s] 
[03/17 15:30:51   4009s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:14:29 real=  0:14:51)
[03/17 15:30:51   4009s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[03/17 15:30:51   4009s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:24.4 real=0:00:22.3)
[03/17 15:30:51   4009s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:56.7 real=0:00:57.5)
[03/17 15:30:51   4009s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/17 15:30:51   4009s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:01.8 real=0:00:01.8)
[03/17 15:30:51   4009s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:37.1 real=0:00:37.3)
[03/17 15:30:51   4009s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=  0:06:42 real=  0:06:59)
[03/17 15:30:51   4009s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:40.3 real=0:00:41.1)
[03/17 15:30:51   4009s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:03.0 real=0:00:03.2)
[03/17 15:30:51   4009s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:02:51 real=  0:02:53)
[03/17 15:30:51   4009s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:37.4 real=0:00:37.4)
[03/17 15:30:51   4009s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:13.4 real=0:00:13.8)
[03/17 15:30:51   4009s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:04.0 real=0:00:04.0)
[03/17 15:30:51   4009s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/17 15:30:51   4009s] Info: pop threads available for lower-level modules during optimization.
[03/17 15:30:51   4009s] Deleting Lib Analyzer.
[03/17 15:30:51   4009s] Info: Destroy the CCOpt slew target map.
[03/17 15:30:51   4009s] clean pInstBBox. size 0
[03/17 15:30:51   4009s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/17 15:30:51   4009s] All LLGs are deleted
[03/17 15:30:51   4009s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2411.4M
[03/17 15:30:51   4009s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2406.8M
[03/17 15:30:51   4009s] 
[03/17 15:30:51   4009s] =============================================================================================
[03/17 15:30:51   4009s]  Final TAT Report for optDesign
[03/17 15:30:51   4009s] =============================================================================================
[03/17 15:30:51   4009s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:30:51   4009s] ---------------------------------------------------------------------------------------------
[03/17 15:30:51   4009s] [ WnsOpt                 ]      1   0:03:28.7  (  23.8 % )     0:03:29.6 /  0:03:23.2    1.0
[03/17 15:30:51   4009s] [ TnsOpt                 ]      2   0:01:09.7  (   8.0 % )     0:01:09.7 /  0:00:58.4    0.8
[03/17 15:30:51   4009s] [ DrvOpt                 ]      1   0:00:30.6  (   3.5 % )     0:00:30.6 /  0:00:30.6    1.0
[03/17 15:30:51   4009s] [ HoldOpt                ]      1   0:00:03.9  (   0.4 % )     0:00:37.4 /  0:00:36.6    1.0
[03/17 15:30:51   4009s] [ ClockDrv               ]      1   0:00:01.8  (   0.2 % )     0:00:01.8 /  0:00:01.7    1.0
[03/17 15:30:51   4009s] [ SkewClock              ]      1   0:00:00.8  (   0.1 % )     0:00:00.8 /  0:00:00.5    0.6
[03/17 15:30:51   4009s] [ PowerOpt               ]      1   0:02:01.9  (  13.9 % )     0:02:01.9 /  0:02:01.9    1.0
[03/17 15:30:51   4009s] [ ViewPruning            ]     14   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[03/17 15:30:51   4009s] [ CheckPlace             ]      1   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[03/17 15:30:51   4009s] [ RefinePlace            ]      4   0:00:11.6  (   1.3 % )     0:00:11.6 /  0:00:11.6    1.0
[03/17 15:30:51   4009s] [ LayerAssignment        ]      2   0:00:01.4  (   0.2 % )     0:00:01.5 /  0:00:01.4    1.0
[03/17 15:30:51   4009s] [ EcoRoute               ]      1   0:02:52.8  (  19.7 % )     0:02:52.8 /  0:02:50.9    1.0
[03/17 15:30:51   4009s] [ ExtractRC              ]      2   0:00:21.6  (   2.5 % )     0:00:21.6 /  0:00:23.7    1.1
[03/17 15:30:51   4009s] [ TimingUpdate           ]     16   0:00:11.0  (   1.3 % )     0:01:14.9 /  0:01:15.3    1.0
[03/17 15:30:51   4009s] [ FullDelayCalc          ]      2   0:01:03.9  (   7.3 % )     0:01:03.9 /  0:01:04.4    1.0
[03/17 15:30:51   4009s] [ QThreadMaster          ]      3   0:01:19.6  (   9.1 % )     0:01:19.6 /  0:01:17.3    1.0
[03/17 15:30:51   4009s] [ OptSummaryReport       ]      7   0:00:02.9  (   0.3 % )     0:00:46.3 /  0:00:43.4    0.9
[03/17 15:30:51   4009s] [ TimingReport           ]      7   0:00:03.2  (   0.4 % )     0:00:03.2 /  0:00:03.2    1.0
[03/17 15:30:51   4009s] [ DrvReport              ]      7   0:00:08.3  (   1.0 % )     0:00:08.3 /  0:00:07.5    0.9
[03/17 15:30:51   4009s] [ PowerReport            ]      3   0:00:25.8  (   2.9 % )     0:00:25.8 /  0:00:25.7    1.0
[03/17 15:30:51   4009s] [ GenerateReports        ]      1   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 15:30:51   4009s] [ PropagateActivity      ]      1   0:00:08.9  (   1.0 % )     0:00:08.9 /  0:00:08.9    1.0
[03/17 15:30:51   4009s] [ MISC                   ]          0:00:25.9  (   3.0 % )     0:00:25.9 /  0:00:25.8    1.0
[03/17 15:30:51   4009s] ---------------------------------------------------------------------------------------------
[03/17 15:30:51   4009s]  optDesign TOTAL                    0:14:35.2  ( 100.0 % )     0:14:35.2 /  0:14:13.4    1.0
[03/17 15:30:51   4009s] ---------------------------------------------------------------------------------------------
[03/17 15:30:51   4009s] 
[03/17 15:30:51   4009s] Deleting Cell Server ...
[03/17 15:30:51   4009s] <CMD> saveDesign route.enc
[03/17 15:30:51   4009s] The in-memory database contained RC information but was not saved. To save 
[03/17 15:30:51   4009s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/17 15:30:51   4009s] so it should only be saved when it is really desired.
[03/17 15:30:51   4009s] #% Begin save design ... (date=03/17 15:30:51, mem=1898.9M)
[03/17 15:30:51   4009s] % Begin Save ccopt configuration ... (date=03/17 15:30:51, mem=1898.9M)
[03/17 15:30:51   4009s] % End Save ccopt configuration ... (date=03/17 15:30:51, total cpu=0:00:00.2, real=0:00:00.0, peak res=1899.6M, current mem=1899.6M)
[03/17 15:30:51   4010s] % Begin Save netlist data ... (date=03/17 15:30:51, mem=1899.6M)
[03/17 15:30:51   4010s] Writing Binary DB to route.enc.dat/fullchip.v.bin in single-threaded mode...
[03/17 15:30:51   4010s] % End Save netlist data ... (date=03/17 15:30:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=1899.6M, current mem=1899.6M)
[03/17 15:30:52   4010s] Saving congestion map file route.enc.dat/fullchip.route.congmap.gz ...
[03/17 15:30:52   4010s] % Begin Save AAE data ... (date=03/17 15:30:52, mem=1900.7M)
[03/17 15:30:52   4010s] Saving AAE Data ...
[03/17 15:30:52   4010s] % End Save AAE data ... (date=03/17 15:30:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1900.7M, current mem=1900.7M)
[03/17 15:30:53   4010s] Saving scheduling_file.cts.16097 in route.enc.dat/scheduling_file.cts
[03/17 15:30:53   4010s] % Begin Save clock tree data ... (date=03/17 15:30:53, mem=1905.1M)
[03/17 15:30:53   4011s] % End Save clock tree data ... (date=03/17 15:30:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1905.1M, current mem=1905.1M)
[03/17 15:30:53   4011s] Saving preference file route.enc.dat/gui.pref.tcl ...
[03/17 15:30:53   4011s] Saving mode setting ...
[03/17 15:30:53   4011s] Saving global file ...
[03/17 15:30:53   4011s] % Begin Save floorplan data ... (date=03/17 15:30:53, mem=1905.2M)
[03/17 15:30:53   4011s] Saving floorplan file ...
[03/17 15:30:53   4011s] % End Save floorplan data ... (date=03/17 15:30:53, total cpu=0:00:00.2, real=0:00:00.0, peak res=1905.2M, current mem=1905.2M)
[03/17 15:30:53   4011s] Saving PG file route.enc.dat/fullchip.pg.gz
[03/17 15:30:53   4011s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2355.8M) ***
[03/17 15:30:53   4011s] Saving Drc markers ...
[03/17 15:30:53   4011s] ... No Drc file written since there is no markers found.
[03/17 15:30:53   4011s] % Begin Save placement data ... (date=03/17 15:30:53, mem=1905.2M)
[03/17 15:30:53   4011s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/17 15:30:53   4011s] Save Adaptive View Pruing View Names to Binary file
[03/17 15:30:53   4011s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2358.8M) ***
[03/17 15:30:53   4011s] % End Save placement data ... (date=03/17 15:30:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=1905.2M, current mem=1905.2M)
[03/17 15:30:53   4011s] % Begin Save routing data ... (date=03/17 15:30:53, mem=1905.2M)
[03/17 15:30:53   4011s] Saving route file ...
[03/17 15:30:54   4012s] *** Completed saveRoute (cpu=0:00:00.7 real=0:00:01.0 mem=2355.8M) ***
[03/17 15:30:54   4012s] % End Save routing data ... (date=03/17 15:30:54, total cpu=0:00:00.7, real=0:00:01.0, peak res=1905.7M, current mem=1905.7M)
[03/17 15:30:54   4012s] Saving property file route.enc.dat/fullchip.prop
[03/17 15:30:54   4012s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2358.8M) ***
[03/17 15:30:55   4012s] #Saving pin access data to file route.enc.dat/fullchip.apa ...
[03/17 15:30:55   4013s] #
[03/17 15:30:55   4013s] % Begin Save power constraints data ... (date=03/17 15:30:55, mem=1905.8M)
[03/17 15:30:55   4013s] % End Save power constraints data ... (date=03/17 15:30:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1905.8M, current mem=1905.8M)
[03/17 15:30:57   4014s] Generated self-contained design route.enc.dat
[03/17 15:30:57   4014s] #% End save design ... (date=03/17 15:30:57, total cpu=0:00:05.0, real=0:00:06.0, peak res=1906.1M, current mem=1906.1M)
[03/17 15:30:57   4014s] *** Message Summary: 0 warning(s), 0 error(s)
[03/17 15:30:57   4014s] 
[03/17 15:31:14   4017s] <CMD> checkPinAssignment
[03/17 15:31:15   4017s] #% Begin checkPinAssignment (date=03/17 15:31:14, mem=1906.3M)
[03/17 15:31:15   4017s] Checking pins of top cell fullchip ... completed
[03/17 15:31:15   4017s] 
[03/17 15:31:15   4017s] ===========================================================================================================================
[03/17 15:31:15   4017s]                                                 checkPinAssignment Summary
[03/17 15:31:15   4017s] ===========================================================================================================================
[03/17 15:31:15   4017s] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/17 15:31:15   4017s] ===========================================================================================================================
[03/17 15:31:15   4017s] fullchip    |     0 |    316 |    188 |     128 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/17 15:31:15   4017s] ===========================================================================================================================
[03/17 15:31:15   4017s] TOTAL       |     0 |    316 |    188 |     128 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/17 15:31:15   4017s] ===========================================================================================================================
[03/17 15:31:15   4017s] #% End checkPinAssignment (date=03/17 15:31:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1908.5M, current mem=1908.5M)
[03/17 15:31:52   4023s] <CMD> verifyGeometry
[03/17 15:31:52   4023s]  *** Starting Verify Geometry (MEM: 2356.1) ***
[03/17 15:31:52   4023s] 
[03/17 15:31:52   4023s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[03/17 15:31:52   4023s]   VERIFY GEOMETRY ...... Starting Verification
[03/17 15:31:52   4023s]   VERIFY GEOMETRY ...... Initializing
[03/17 15:31:52   4023s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/17 15:31:52   4023s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/17 15:31:52   4023s]                   ...... bin size: 2880
[03/17 15:31:52   4023s]   VERIFY GEOMETRY ...... SubArea : 1 of 16
[03/17 15:31:52   4023s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 15:31:52   4023s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 15:31:52   4023s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 15:31:52   4023s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 15:31:52   4023s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/17 15:31:52   4023s]   VERIFY GEOMETRY ...... SubArea : 2 of 16
[03/17 15:31:54   4025s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 15:31:54   4025s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 15:31:54   4025s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 15:31:54   4025s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 15:31:54   4025s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[03/17 15:31:54   4025s]   VERIFY GEOMETRY ...... SubArea : 3 of 16
[03/17 15:31:55   4026s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 15:31:55   4026s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 15:31:55   4026s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 15:31:55   4026s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 15:31:55   4026s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[03/17 15:31:55   4026s]   VERIFY GEOMETRY ...... SubArea : 4 of 16
[03/17 15:31:57   4028s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 15:31:57   4028s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 15:31:57   4028s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 15:31:57   4028s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 15:31:57   4028s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[03/17 15:31:57   4028s]   VERIFY GEOMETRY ...... SubArea : 5 of 16
[03/17 15:31:59   4030s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 15:31:59   4030s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 15:31:59   4030s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 15:31:59   4030s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 15:31:59   4030s]   VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
[03/17 15:31:59   4030s]   VERIFY GEOMETRY ...... SubArea : 6 of 16
[03/17 15:32:01   4032s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 15:32:01   4032s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 15:32:01   4032s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 15:32:01   4032s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 15:32:01   4032s]   VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
[03/17 15:32:01   4032s]   VERIFY GEOMETRY ...... SubArea : 7 of 16
[03/17 15:32:03   4034s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 15:32:03   4034s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 15:32:03   4034s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 15:32:03   4034s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 15:32:03   4034s]   VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
[03/17 15:32:03   4034s]   VERIFY GEOMETRY ...... SubArea : 8 of 16
[03/17 15:32:05   4036s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 15:32:05   4036s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 15:32:05   4036s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 15:32:05   4036s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 15:32:05   4036s]   VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
[03/17 15:32:05   4036s]   VERIFY GEOMETRY ...... SubArea : 9 of 16
[03/17 15:32:07   4038s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 15:32:07   4038s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 15:32:07   4038s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 15:32:07   4038s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 15:32:07   4038s]   VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
[03/17 15:32:07   4038s]   VERIFY GEOMETRY ...... SubArea : 10 of 16
[03/17 15:32:09   4040s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 15:32:09   4040s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 15:32:09   4040s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 15:32:09   4040s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 15:32:09   4040s]   VERIFY GEOMETRY ...... Sub-Area : 10 complete 0 Viols. 0 Wrngs.
[03/17 15:32:09   4040s]   VERIFY GEOMETRY ...... SubArea : 11 of 16
[03/17 15:32:11   4042s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 15:32:11   4042s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 15:32:11   4042s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 15:32:11   4042s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 15:32:11   4042s]   VERIFY GEOMETRY ...... Sub-Area : 11 complete 0 Viols. 0 Wrngs.
[03/17 15:32:11   4042s]   VERIFY GEOMETRY ...... SubArea : 12 of 16
[03/17 15:32:13   4044s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 15:32:13   4044s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 15:32:13   4044s]   VERIFY GEOMETRY ...... Wiring         :  5 Viols.
[03/17 15:32:13   4044s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 15:32:13   4044s]   VERIFY GEOMETRY ...... Sub-Area : 12 complete 5 Viols. 0 Wrngs.
[03/17 15:32:13   4044s]   VERIFY GEOMETRY ...... SubArea : 13 of 16
[03/17 15:32:14   4045s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 15:32:14   4045s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 15:32:14   4045s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 15:32:14   4045s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 15:32:14   4045s]   VERIFY GEOMETRY ...... Sub-Area : 13 complete 0 Viols. 0 Wrngs.
[03/17 15:32:14   4045s]   VERIFY GEOMETRY ...... SubArea : 14 of 16
[03/17 15:32:16   4047s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 15:32:16   4047s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 15:32:16   4047s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 15:32:16   4047s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 15:32:16   4047s]   VERIFY GEOMETRY ...... Sub-Area : 14 complete 0 Viols. 0 Wrngs.
[03/17 15:32:16   4047s]   VERIFY GEOMETRY ...... SubArea : 15 of 16
[03/17 15:32:18   4049s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 15:32:18   4049s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 15:32:18   4049s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 15:32:18   4049s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 15:32:18   4049s]   VERIFY GEOMETRY ...... Sub-Area : 15 complete 0 Viols. 0 Wrngs.
[03/17 15:32:18   4049s]   VERIFY GEOMETRY ...... SubArea : 16 of 16
[03/17 15:32:19   4050s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 15:32:19   4050s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 15:32:19   4050s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 15:32:19   4050s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 15:32:19   4050s]   VERIFY GEOMETRY ...... Sub-Area : 16 complete 0 Viols. 0 Wrngs.
[03/17 15:32:19   4050s] VG: elapsed time: 27.00
[03/17 15:32:19   4050s] Begin Summary ...
[03/17 15:32:19   4050s]   Cells       : 0
[03/17 15:32:19   4050s]   SameNet     : 0
[03/17 15:32:19   4050s]   Wiring      : 0
[03/17 15:32:19   4050s]   Antenna     : 0
[03/17 15:32:19   4050s]   Short       : 5
[03/17 15:32:19   4050s]   Overlap     : 0
[03/17 15:32:19   4050s] End Summary
[03/17 15:32:19   4050s] 
[03/17 15:32:19   4050s]   Verification Complete : 5 Viols.  0 Wrngs.
[03/17 15:32:19   4050s] 
[03/17 15:32:19   4050s] **********End: VERIFY GEOMETRY**********
[03/17 15:32:19   4050s]  *** verify geometry (CPU: 0:00:27.2  MEM: 87.8M)
[03/17 15:32:19   4050s] 
[03/17 15:32:59   4057s] <CMD> optDesign -postRoute -drv
[03/17 15:32:59   4057s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1902.1M, totSessionCpu=1:07:37 **
[03/17 15:32:59   4057s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/17 15:32:59   4057s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/17 15:33:00   4057s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/17 15:33:00   4057s] Creating Cell Server ...(0, 0, 0, 0)
[03/17 15:33:00   4057s] Summary for sequential cells identification: 
[03/17 15:33:00   4057s]   Identified SBFF number: 199
[03/17 15:33:00   4057s]   Identified MBFF number: 0
[03/17 15:33:00   4057s]   Identified SB Latch number: 0
[03/17 15:33:00   4057s]   Identified MB Latch number: 0
[03/17 15:33:00   4057s]   Not identified SBFF number: 0
[03/17 15:33:00   4057s]   Not identified MBFF number: 0
[03/17 15:33:00   4057s]   Not identified SB Latch number: 0
[03/17 15:33:00   4057s]   Not identified MB Latch number: 0
[03/17 15:33:00   4057s]   Number of sequential cells which are not FFs: 104
[03/17 15:33:00   4057s]  Visiting view : WC_VIEW
[03/17 15:33:00   4057s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/17 15:33:00   4057s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/17 15:33:00   4057s]  Visiting view : BC_VIEW
[03/17 15:33:00   4057s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/17 15:33:00   4057s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/17 15:33:00   4057s]  Setting StdDelay to 14.50
[03/17 15:33:00   4057s] Creating Cell Server, finished. 
[03/17 15:33:00   4057s] 
[03/17 15:33:00   4057s] Need call spDPlaceInit before registerPrioInstLoc.
[03/17 15:33:00   4058s] GigaOpt running with 1 threads.
[03/17 15:33:00   4058s] Info: 1 threads available for lower-level modules during optimization.
[03/17 15:33:00   4058s] OPERPROF: Starting DPlace-Init at level 1, MEM:2366.8M
[03/17 15:33:00   4058s] z: 2, totalTracks: 1
[03/17 15:33:00   4058s] z: 4, totalTracks: 1
[03/17 15:33:00   4058s] z: 6, totalTracks: 1
[03/17 15:33:00   4058s] z: 8, totalTracks: 1
[03/17 15:33:00   4058s] #spOpts: N=65 mergeVia=F 
[03/17 15:33:00   4058s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2366.8M
[03/17 15:33:00   4058s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2366.8M
[03/17 15:33:00   4058s] Core basic site is core
[03/17 15:33:00   4058s] SiteArray: non-trimmed site array dimensions = 365 x 3296
[03/17 15:33:00   4058s] SiteArray: use 4,861,952 bytes
[03/17 15:33:00   4058s] SiteArray: current memory after site array memory allocation 2371.5M
[03/17 15:33:00   4058s] SiteArray: FP blocked sites are writable
[03/17 15:33:00   4058s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 15:33:00   4058s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2371.5M
[03/17 15:33:00   4058s] Process 36298 wires and vias for routing blockage and capacity analysis
[03/17 15:33:00   4058s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.060, REAL:0.064, MEM:2371.5M
[03/17 15:33:00   4058s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.160, REAL:0.168, MEM:2371.5M
[03/17 15:33:00   4058s] OPERPROF:     Starting CMU at level 3, MEM:2371.5M
[03/17 15:33:00   4058s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:2371.5M
[03/17 15:33:00   4058s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.190, REAL:0.191, MEM:2371.5M
[03/17 15:33:00   4058s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2371.5MB).
[03/17 15:33:00   4058s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.280, REAL:0.282, MEM:2371.5M
[03/17 15:33:00   4058s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/17 15:33:00   4058s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/17 15:33:00   4058s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/17 15:33:00   4058s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/17 15:33:00   4058s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/17 15:33:00   4058s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/17 15:33:00   4058s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/17 15:33:00   4058s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/17 15:33:00   4058s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/17 15:33:00   4058s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/17 15:33:00   4058s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/17 15:33:00   4058s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/17 15:33:00   4058s] 	Cell FILL1_LL, site bcore.
[03/17 15:33:00   4058s] 	Cell FILL_NW_HH, site bcore.
[03/17 15:33:00   4058s] 	Cell FILL_NW_LL, site bcore.
[03/17 15:33:00   4058s] 	Cell LVLLHCD1, site bcore.
[03/17 15:33:00   4058s] 	Cell LVLLHCD2, site bcore.
[03/17 15:33:00   4058s] 	Cell LVLLHCD4, site bcore.
[03/17 15:33:00   4058s] 	Cell LVLLHCD8, site bcore.
[03/17 15:33:00   4058s] 	Cell LVLLHD1, site bcore.
[03/17 15:33:00   4058s] 	Cell LVLLHD2, site bcore.
[03/17 15:33:00   4058s] 	Cell LVLLHD4, site bcore.
[03/17 15:33:00   4058s] 	Cell LVLLHD8, site bcore.
[03/17 15:33:00   4058s] .
[03/17 15:33:00   4058s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2371.5M
[03/17 15:33:01   4058s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.230, REAL:0.226, MEM:2371.5M
[03/17 15:33:01   4058s] 
[03/17 15:33:01   4058s] Creating Lib Analyzer ...
[03/17 15:33:01   4058s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/17 15:33:01   4058s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/17 15:33:01   4058s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/17 15:33:01   4058s] 
[03/17 15:33:02   4059s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:07:40 mem=2377.5M
[03/17 15:33:02   4059s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:07:40 mem=2377.5M
[03/17 15:33:02   4059s] Creating Lib Analyzer, finished. 
[03/17 15:33:02   4060s] Effort level <high> specified for reg2reg path_group
[03/17 15:33:05   4063s]              0V	    VSS
[03/17 15:33:05   4063s]            0.9V	    VDD
[03/17 15:33:09   4066s] Processing average sequential pin duty cycle 
[03/17 15:33:09   4066s] Processing average sequential pin duty cycle 
[03/17 15:33:09   4066s] Initializing cpe interface
[03/17 15:33:11   4068s] Processing average sequential pin duty cycle 
[03/17 15:33:14   4071s] **optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1978.9M, totSessionCpu=1:07:52 **
[03/17 15:33:14   4071s] Existing Dirty Nets : 0
[03/17 15:33:14   4071s] New Signature Flow (optDesignCheckOptions) ....
[03/17 15:33:14   4071s] #Taking db snapshot
[03/17 15:33:14   4072s] #Taking db snapshot ... done
[03/17 15:33:14   4072s] OPERPROF: Starting checkPlace at level 1, MEM:2416.1M
[03/17 15:33:14   4072s] z: 2, totalTracks: 1
[03/17 15:33:14   4072s] z: 4, totalTracks: 1
[03/17 15:33:14   4072s] z: 6, totalTracks: 1
[03/17 15:33:14   4072s] z: 8, totalTracks: 1
[03/17 15:33:14   4072s] #spOpts: N=65 
[03/17 15:33:14   4072s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2416.1M
[03/17 15:33:14   4072s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.087, MEM:2416.1M
[03/17 15:33:14   4072s] Begin checking placement ... (start mem=2416.1M, init mem=2416.1M)
[03/17 15:33:14   4072s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2416.1M
[03/17 15:33:14   4072s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.003, MEM:2416.1M
[03/17 15:33:14   4072s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2416.1M
[03/17 15:33:14   4072s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.230, REAL:0.228, MEM:2416.1M
[03/17 15:33:14   4072s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2416.1M
[03/17 15:33:14   4072s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.020, REAL:0.025, MEM:2416.1M
[03/17 15:33:15   4072s] *info: Placed = 51135         
[03/17 15:33:15   4072s] *info: Unplaced = 0           
[03/17 15:33:15   4072s] Placement Density:46.40%(200967/433094)
[03/17 15:33:15   4072s] Placement Density (including fixed std cells):46.40%(200967/433094)
[03/17 15:33:15   4072s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2416.1M
[03/17 15:33:15   4072s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.018, MEM:2411.5M
[03/17 15:33:15   4072s] Finished checkPlace (total: cpu=0:00:00.5, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=2411.5M)
[03/17 15:33:15   4072s] OPERPROF: Finished checkPlace at level 1, CPU:0.490, REAL:0.491, MEM:2411.5M
[03/17 15:33:15   4072s]  Initial DC engine is -> aae
[03/17 15:33:15   4072s]  
[03/17 15:33:15   4072s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/17 15:33:15   4072s]  
[03/17 15:33:15   4072s]  
[03/17 15:33:15   4072s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/17 15:33:15   4072s]  
[03/17 15:33:15   4072s] Reset EOS DB
[03/17 15:33:15   4072s] Ignoring AAE DB Resetting ...
[03/17 15:33:15   4072s]  Set Options for AAE Based Opt flow 
[03/17 15:33:15   4072s] *** optDesign -postRoute ***
[03/17 15:33:15   4072s] DRC Margin: user margin 0.0; extra margin 0
[03/17 15:33:15   4072s] Setup Target Slack: user slack 0
[03/17 15:33:15   4072s] Hold Target Slack: user slack 0
[03/17 15:33:15   4072s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/17 15:33:15   4072s] All LLGs are deleted
[03/17 15:33:15   4072s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2411.5M
[03/17 15:33:15   4072s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2411.5M
[03/17 15:33:15   4072s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2411.5M
[03/17 15:33:15   4072s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2411.5M
[03/17 15:33:15   4072s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2416.1M
[03/17 15:33:15   4072s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.070, REAL:0.067, MEM:2416.1M
[03/17 15:33:15   4072s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.160, REAL:0.169, MEM:2416.1M
[03/17 15:33:15   4072s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.190, REAL:0.187, MEM:2416.1M
[03/17 15:33:15   4072s] Include MVT Delays for Hold Opt
[03/17 15:33:15   4072s] Deleting Cell Server ...
[03/17 15:33:15   4072s] Deleting Lib Analyzer.
[03/17 15:33:15   4072s] ** INFO : this run is activating 'postRoute' automaton
[03/17 15:33:15   4073s] 
[03/17 15:33:15   4073s] Power view               = WC_VIEW
[03/17 15:33:15   4073s] Number of VT partitions  = 2
[03/17 15:33:15   4073s] Standard cells in design = 811
[03/17 15:33:15   4073s] Instances in design      = 51135
[03/17 15:33:15   4073s] 
[03/17 15:33:15   4073s] Instance distribution across the VT partitions:
[03/17 15:33:15   4073s] 
[03/17 15:33:15   4073s]  LVT : inst = 3224 (6.3%), cells = 335 (41.31%)
[03/17 15:33:15   4073s]    Lib tcbn65gpluswc        : inst = 3224 (6.3%)
[03/17 15:33:15   4073s] 
[03/17 15:33:15   4073s]  HVT : inst = 47911 (93.7%), cells = 461 (56.84%)
[03/17 15:33:15   4073s]    Lib tcbn65gpluswc        : inst = 47911 (93.7%)
[03/17 15:33:15   4073s] 
[03/17 15:33:15   4073s] Reporting took 0 sec
[03/17 15:33:15   4073s] Closing parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d': 165138 access done (mem: 2414.121M)
[03/17 15:33:15   4073s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/17 15:33:15   4073s] Extraction called for design 'fullchip' of instances=51135 and nets=65366 using extraction engine 'postRoute' at effort level 'low' .
[03/17 15:33:15   4073s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/17 15:33:15   4073s] RC Extraction called in multi-corner(2) mode.
[03/17 15:33:15   4073s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/17 15:33:15   4073s] Process corner(s) are loaded.
[03/17 15:33:15   4073s]  Corner: Cmax
[03/17 15:33:15   4073s]  Corner: Cmin
[03/17 15:33:15   4073s] extractDetailRC Option : -outfile /tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d -maxResLength 200  -extended
[03/17 15:33:15   4073s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/17 15:33:15   4073s]       RC Corner Indexes            0       1   
[03/17 15:33:15   4073s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/17 15:33:15   4073s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/17 15:33:15   4073s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/17 15:33:15   4073s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/17 15:33:15   4073s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/17 15:33:15   4073s] Shrink Factor                : 1.00000
[03/17 15:33:16   4074s] LayerId::1 widthSet size::4
[03/17 15:33:16   4074s] LayerId::2 widthSet size::4
[03/17 15:33:16   4074s] LayerId::3 widthSet size::4
[03/17 15:33:16   4074s] LayerId::4 widthSet size::4
[03/17 15:33:16   4074s] LayerId::5 widthSet size::4
[03/17 15:33:16   4074s] LayerId::6 widthSet size::4
[03/17 15:33:16   4074s] LayerId::7 widthSet size::4
[03/17 15:33:16   4074s] LayerId::8 widthSet size::4
[03/17 15:33:16   4074s] Initializing multi-corner capacitance tables ... 
[03/17 15:33:16   4074s] Initializing multi-corner resistance tables ...
[03/17 15:33:17   4074s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.268084 ; uaWl: 0.995972 ; uaWlH: 0.263585 ; aWlH: 0.003459 ; Pmax: 0.833900 ; wcR: 0.636400 ; newSi: 0.089000 ; pMod: 82 ; 
[03/17 15:33:17   4075s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2399.1M)
[03/17 15:33:17   4075s] Creating parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d' for storing RC.
[03/17 15:33:18   4076s] Extracted 10.0003% (CPU Time= 0:00:01.9  MEM= 2470.7M)
[03/17 15:33:18   4076s] Extracted 20.0004% (CPU Time= 0:00:02.3  MEM= 2470.7M)
[03/17 15:33:19   4076s] Extracted 30.0003% (CPU Time= 0:00:02.7  MEM= 2470.7M)
[03/17 15:33:19   4077s] Extracted 40.0003% (CPU Time= 0:00:03.1  MEM= 2470.7M)
[03/17 15:33:20   4078s] Extracted 50.0004% (CPU Time= 0:00:03.9  MEM= 2474.7M)
[03/17 15:33:21   4079s] Extracted 60.0003% (CPU Time= 0:00:05.5  MEM= 2474.7M)
[03/17 15:33:22   4080s] Extracted 70.0004% (CPU Time= 0:00:05.9  MEM= 2474.7M)
[03/17 15:33:22   4080s] Extracted 80.0003% (CPU Time= 0:00:06.4  MEM= 2474.7M)
[03/17 15:33:23   4081s] Extracted 90.0003% (CPU Time= 0:00:07.0  MEM= 2474.7M)
[03/17 15:33:25   4082s] Extracted 100% (CPU Time= 0:00:08.7  MEM= 2476.8M)
[03/17 15:33:25   4083s] Number of Extracted Resistors     : 856890
[03/17 15:33:25   4083s] Number of Extracted Ground Cap.   : 859690
[03/17 15:33:25   4083s] Number of Extracted Coupling Cap. : 1235440
[03/17 15:33:25   4083s] Opening parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d' for reading (mem: 2445.508M)
[03/17 15:33:25   4083s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/17 15:33:25   4083s]  Corner: Cmax
[03/17 15:33:25   4083s]  Corner: Cmin
[03/17 15:33:25   4083s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2445.5M)
[03/17 15:33:25   4083s] Creating parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb_Filter.rcdb.d' for storing RC.
[03/17 15:33:26   4084s] Closing parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d': 55303 access done (mem: 2445.508M)
[03/17 15:33:26   4084s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2445.508M)
[03/17 15:33:26   4084s] Opening parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d' for reading (mem: 2445.508M)
[03/17 15:33:26   4084s] processing rcdb (/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d) for hinst (top) of cell (fullchip);
[03/17 15:33:26   4085s] Closing parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d': 0 access done (mem: 2445.508M)
[03/17 15:33:26   4085s] Lumped Parasitic Loading Completed (total cpu=0:00:01.2, real=0:00:00.0, current mem=2445.508M)
[03/17 15:33:26   4085s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:12.3  Real Time: 0:00:11.0  MEM: 2445.508M)
[03/17 15:33:27   4085s] Opening parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d' for reading (mem: 2427.781M)
[03/17 15:33:27   4085s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2427.8M)
[03/17 15:33:27   4085s] LayerId::1 widthSet size::4
[03/17 15:33:27   4085s] LayerId::2 widthSet size::4
[03/17 15:33:27   4085s] LayerId::3 widthSet size::4
[03/17 15:33:27   4085s] LayerId::4 widthSet size::4
[03/17 15:33:27   4085s] LayerId::5 widthSet size::4
[03/17 15:33:27   4085s] LayerId::6 widthSet size::4
[03/17 15:33:27   4085s] LayerId::7 widthSet size::4
[03/17 15:33:27   4085s] LayerId::8 widthSet size::4
[03/17 15:33:27   4085s] Initializing multi-corner capacitance tables ... 
[03/17 15:33:27   4086s] Initializing multi-corner resistance tables ...
[03/17 15:33:27   4086s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.268084 ; uaWl: 0.995972 ; uaWlH: 0.263585 ; aWlH: 0.003459 ; Pmax: 0.833900 ; wcR: 0.636400 ; newSi: 0.089000 ; pMod: 82 ; 
[03/17 15:33:28   4086s] Starting delay calculation for Setup views
[03/17 15:33:28   4086s] Starting SI iteration 1 using Infinite Timing Windows
[03/17 15:33:28   4087s] #################################################################################
[03/17 15:33:28   4087s] # Design Stage: PostRoute
[03/17 15:33:28   4087s] # Design Name: fullchip
[03/17 15:33:28   4087s] # Design Mode: 65nm
[03/17 15:33:28   4087s] # Analysis Mode: MMMC OCV 
[03/17 15:33:28   4087s] # Parasitics Mode: SPEF/RCDB
[03/17 15:33:28   4087s] # Signoff Settings: SI On 
[03/17 15:33:28   4087s] #################################################################################
[03/17 15:33:30   4088s] AAE_INFO: 1 threads acquired from CTE.
[03/17 15:33:30   4088s] Setting infinite Tws ...
[03/17 15:33:30   4088s] First Iteration Infinite Tw... 
[03/17 15:33:30   4088s] Calculate early delays in OCV mode...
[03/17 15:33:30   4088s] Calculate late delays in OCV mode...
[03/17 15:33:30   4089s] Topological Sorting (REAL = 0:00:00.0, MEM = 2433.6M, InitMEM = 2425.8M)
[03/17 15:33:30   4089s] Start delay calculation (fullDC) (1 T). (MEM=2433.59)
[03/17 15:33:31   4089s] End AAE Lib Interpolated Model. (MEM=2445.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:33:50   4108s] Total number of fetched objects 55320
[03/17 15:33:50   4108s] AAE_INFO-618: Total number of nets in the design is 65366,  84.6 percent of the nets selected for SI analysis
[03/17 15:33:50   4109s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/17 15:33:50   4109s] End delay calculation. (MEM=2492.89 CPU=0:00:18.5 REAL=0:00:18.0)
[03/17 15:33:50   4109s] End delay calculation (fullDC). (MEM=2492.89 CPU=0:00:20.0 REAL=0:00:20.0)
[03/17 15:33:50   4109s] *** CDM Built up (cpu=0:00:22.0  real=0:00:22.0  mem= 2492.9M) ***
[03/17 15:33:52   4111s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2492.9M)
[03/17 15:33:52   4111s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/17 15:33:52   4111s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2492.9M)
[03/17 15:33:52   4111s] Starting SI iteration 2
[03/17 15:33:53   4111s] Calculate early delays in OCV mode...
[03/17 15:33:53   4111s] Calculate late delays in OCV mode...
[03/17 15:33:53   4112s] Start delay calculation (fullDC) (1 T). (MEM=2406)
[03/17 15:33:53   4112s] End AAE Lib Interpolated Model. (MEM=2406 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:34:00   4118s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/17 15:34:00   4118s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 55320. 
[03/17 15:34:00   4118s] Total number of fetched objects 55320
[03/17 15:34:00   4118s] AAE_INFO-618: Total number of nets in the design is 65366,  8.8 percent of the nets selected for SI analysis
[03/17 15:34:00   4118s] End delay calculation. (MEM=2412.16 CPU=0:00:06.6 REAL=0:00:07.0)
[03/17 15:34:00   4118s] End delay calculation (fullDC). (MEM=2412.16 CPU=0:00:06.8 REAL=0:00:07.0)
[03/17 15:34:00   4118s] *** CDM Built up (cpu=0:00:06.9  real=0:00:07.0  mem= 2412.2M) ***
[03/17 15:34:02   4121s] *** Done Building Timing Graph (cpu=0:00:34.9 real=0:00:34.0 totSessionCpu=1:08:41 mem=2412.2M)
[03/17 15:34:02   4121s] End AAE Lib Interpolated Model. (MEM=2412.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:34:03   4121s] ** Profile ** Start :  cpu=0:00:00.0, mem=2412.2M
[03/17 15:34:03   4121s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2412.2M
[03/17 15:34:03   4121s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.105, MEM:2412.2M
[03/17 15:34:03   4122s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2412.2M
[03/17 15:34:03   4122s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2412.2M
[03/17 15:34:04   4123s] ** Profile ** DRVs :  cpu=0:00:01.0, mem=2427.4M
[03/17 15:34:04   4123s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.295  | -0.013  | -0.295  |
|           TNS (ns):| -33.491 | -0.052  | -33.491 |
|    Violating Paths:|   305   |    5    |   305   |
|          All Paths:|  8650   |  5576   |  6730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      3 (51)      |   -0.003   |      3 (51)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.403%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2427.4M
[03/17 15:34:04   4123s] **optDesign ... cpu = 0:01:06, real = 0:01:05, mem = 1866.1M, totSessionCpu=1:08:44 **
[03/17 15:34:05   4123s] Setting latch borrow mode to budget during optimization.
[03/17 15:34:07   4126s] Info: Done creating the CCOpt slew target map.
[03/17 15:34:07   4126s] Glitch fixing enabled
[03/17 15:34:07   4126s] #InfoCS: Num dontuse cells 92, Num usable cells 758
[03/17 15:34:07   4126s] optDesignOneStep: Power Flow
[03/17 15:34:07   4126s] #InfoCS: Num dontuse cells 92, Num usable cells 758
[03/17 15:34:07   4126s] Running CCOpt-PRO on entire clock network
[03/17 15:34:08   4126s] Net route status summary:
[03/17 15:34:08   4126s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/17 15:34:08   4126s]   Non-clock: 65365 (unrouted=10063, trialRouted=0, noStatus=0, routed=55302, fixed=0, [crossesIlmBoundary=0, tooFewTerms=10063, (crossesIlmBoundary AND tooFewTerms=0)])
[03/17 15:34:08   4126s] Clock tree cells fixed by user: 0 out of 0
[03/17 15:34:08   4126s] PRO...
[03/17 15:34:08   4126s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[03/17 15:34:08   4126s] Initializing clock structures...
[03/17 15:34:08   4126s]   Creating own balancer
[03/17 15:34:08   4126s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[03/17 15:34:08   4126s]   Removing CTS place status from clock tree and sinks.
[03/17 15:34:08   4126s]   Removed CTS place status from 0 clock cells (out of 9 ) and 0 clock sinks (out of 0 ).
[03/17 15:34:08   4126s]   Initializing legalizer
[03/17 15:34:08   4126s]   Using cell based legalization.
[03/17 15:34:08   4126s] OPERPROF: Starting DPlace-Init at level 1, MEM:2399.0M
[03/17 15:34:08   4126s] z: 2, totalTracks: 1
[03/17 15:34:08   4126s] z: 4, totalTracks: 1
[03/17 15:34:08   4126s] z: 6, totalTracks: 1
[03/17 15:34:08   4126s] z: 8, totalTracks: 1
[03/17 15:34:08   4126s] #spOpts: N=65 mergeVia=F 
[03/17 15:34:08   4126s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2399.0M
[03/17 15:34:08   4126s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.109, MEM:2399.0M
[03/17 15:34:08   4126s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2399.0MB).
[03/17 15:34:08   4126s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.179, MEM:2399.0M
[03/17 15:34:08   4126s] (I)       Load db... (mem=2399.0M)
[03/17 15:34:08   4126s] (I)       Read data from FE... (mem=2399.0M)
[03/17 15:34:08   4126s] (I)       Read nodes and places... (mem=2399.0M)
[03/17 15:34:08   4126s] (I)       Number of ignored instance 0
[03/17 15:34:08   4126s] (I)       Number of inbound cells 0
[03/17 15:34:08   4126s] (I)       numMoveCells=51135, numMacros=0  numPads=316  numMultiRowHeightInsts=0
[03/17 15:34:08   4126s] (I)       cell height: 3600, count: 51135
[03/17 15:34:08   4126s] (I)       Done Read nodes and places (cpu=0.070s, mem=2413.8M)
[03/17 15:34:08   4126s] (I)       Read rows... (mem=2413.8M)
[03/17 15:34:08   4126s] (I)       Done Read rows (cpu=0.000s, mem=2413.8M)
[03/17 15:34:08   4126s] (I)       Done Read data from FE (cpu=0.070s, mem=2413.8M)
[03/17 15:34:08   4126s] (I)       Done Load db (cpu=0.070s, mem=2413.8M)
[03/17 15:34:08   4127s] (I)       Constructing placeable region... (mem=2413.8M)
[03/17 15:34:08   4127s] (I)       Constructing bin map
[03/17 15:34:08   4127s] (I)       Initialize bin information with width=36000 height=36000
[03/17 15:34:08   4127s] (I)       Done constructing bin map
[03/17 15:34:08   4127s] (I)       Removing 0 blocked bin with high fixed inst density
[03/17 15:34:08   4127s] (I)       Compute region effective width... (mem=2413.8M)
[03/17 15:34:08   4127s] (I)       Done Compute region effective width (cpu=0.000s, mem=2413.8M)
[03/17 15:34:08   4127s] (I)       Done Constructing placeable region (cpu=0.010s, mem=2413.8M)
[03/17 15:34:08   4127s]   Reconstructing clock tree datastructures...
[03/17 15:34:08   4127s]     Validating CTS configuration...
[03/17 15:34:08   4127s]     Checking module port directions...
[03/17 15:34:08   4127s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/17 15:34:08   4127s]     Non-default CCOpt properties:
[03/17 15:34:08   4127s]     adjacent_rows_legal: true (default: false)
[03/17 15:34:08   4127s]     allow_non_fterm_identical_swaps: 0 (default: true)
[03/17 15:34:08   4127s]     cell_density is set for at least one key
[03/17 15:34:08   4127s]     cell_halo_rows: 0 (default: 1)
[03/17 15:34:08   4127s]     cell_halo_sites: 0 (default: 4)
[03/17 15:34:08   4127s]     cloning_copy_activity: 1 (default: false)
[03/17 15:34:08   4127s]     force_design_routing_status: 1 (default: auto)
[03/17 15:34:08   4127s]     primary_delay_corner: WC (default: )
[03/17 15:34:08   4127s]     route_type is set for at least one key
[03/17 15:34:08   4127s]     update_io_latency: 0 (default: true)
[03/17 15:34:08   4127s]     Route type trimming info:
[03/17 15:34:08   4127s]       No route type modifications were made.
[03/17 15:34:08   4127s] **ERROR: (IMPCCOPT-1349):	Clock tree clk1 connects to 7 module(s) without definitions in the netlist.
    Accumulated time to calculate placeable region: 0
[03/17 15:34:08   4127s] (I)       Initializing Steiner engine. 
[03/17 15:34:08   4127s] End AAE Lib Interpolated Model. (MEM=2428.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:34:08   4127s]     Library trimming buffers in power domain auto-default and half-corner WC:setup.late removed 0 of 9 cells
[03/17 15:34:08   4127s]     Original list had 9 cells:
[03/17 15:34:08   4127s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/17 15:34:08   4127s]     Library trimming was not able to trim any cells:
[03/17 15:34:08   4127s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/17 15:34:08   4127s]     Accumulated time to calculate placeable region: 0
[03/17 15:34:08   4127s]     Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
[03/17 15:34:08   4127s]     Original list had 8 cells:
[03/17 15:34:08   4127s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/17 15:34:08   4127s]     Library trimming was not able to trim any cells:
[03/17 15:34:08   4127s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/17 15:34:08   4127s]     Accumulated time to calculate placeable region: 0
[03/17 15:34:09   4127s]     Clock tree balancer configuration for clock_tree clk1:
[03/17 15:34:09   4127s]     Non-default CCOpt properties:
[03/17 15:34:09   4127s]       cell_density: 1 (default: 0.75)
[03/17 15:34:09   4127s]       route_type (leaf): default_route_type_leaf (default: default)
[03/17 15:34:09   4127s]       route_type (trunk): default_route_type_nonleaf (default: default)
[03/17 15:34:09   4127s]       route_type (top): default_route_type_nonleaf (default: default)
[03/17 15:34:09   4127s]     Found 1 module instances of undefined cell asyn_fifo
[03/17 15:34:09   4127s]     Found 1 module instances of undefined cell asyn_fifo
[03/17 15:34:09   4127s]     Found 1 module instances of undefined cell asyn_fifo_128bit
[03/17 15:34:09   4127s]     Found 2 module instances of undefined cell fifo_nodirectout
[03/17 15:34:09   4127s]     Found 2 module instances of undefined cell fifo_nodirectout
[03/17 15:34:09   4127s]     CTS will not run on this clock tree.
[03/17 15:34:09   4127s]     For power domain auto-default:
[03/17 15:34:09   4127s]       Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/17 15:34:09   4127s]       Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/17 15:34:09   4127s]       Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/17 15:34:09   4127s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 433094.400um^2
[03/17 15:34:09   4127s]     Top Routing info:
[03/17 15:34:09   4127s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/17 15:34:09   4127s]       Unshielded; Mask Constraint: 0; Source: route_type.
[03/17 15:34:09   4127s]     Trunk Routing info:
[03/17 15:34:09   4127s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/17 15:34:09   4127s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/17 15:34:09   4127s]     Leaf Routing info:
[03/17 15:34:09   4127s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/17 15:34:09   4127s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/17 15:34:09   4127s]     For timing_corner WC:setup, late and power domain auto-default:
[03/17 15:34:09   4127s]       Slew time target (leaf):    0.105ns
[03/17 15:34:09   4127s]       Slew time target (trunk):   0.105ns
[03/17 15:34:09   4127s]       Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
[03/17 15:34:09   4127s]       Buffer unit delay: 0.057ns
[03/17 15:34:09   4127s]       Buffer max distance: 562.449um
[03/17 15:34:09   4127s]     Fastest wire driving cells and distances:
[03/17 15:34:09   4127s]       Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/17 15:34:09   4127s]       Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
[03/17 15:34:09   4127s]       Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/17 15:34:09   4127s]     
[03/17 15:34:09   4127s]     
[03/17 15:34:09   4127s]     Logic Sizing Table:
[03/17 15:34:09   4127s]     
[03/17 15:34:09   4127s]     ----------------------------------------------------------
[03/17 15:34:09   4127s]     Cell    Instance count    Source    Eligible library cells
[03/17 15:34:09   4127s]     ----------------------------------------------------------
[03/17 15:34:09   4127s]       (empty table)
[03/17 15:34:09   4127s]     ----------------------------------------------------------
[03/17 15:34:09   4127s]     
[03/17 15:34:09   4127s]     
[03/17 15:34:09   4128s]     Clock tree balancer configuration for skew_group clk1/CON:
[03/17 15:34:09   4128s]       Sources:                     pin clk1
[03/17 15:34:09   4128s]       Total number of sinks:       4670
[03/17 15:34:09   4128s]       Delay constrained sinks:     4670
[03/17 15:34:09   4128s]       Non-leaf sinks:              0
[03/17 15:34:09   4128s]       Ignore pins:                 0
[03/17 15:34:09   4128s]      Timing corner WC:setup.late:
[03/17 15:34:09   4128s]       Skew target:                 0.000ns
[03/17 15:34:09   4128s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/17 15:34:09   4128s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/17 15:34:09   4128s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/17 15:34:09   4128s]     Primary reporting skew groups are:
[03/17 15:34:09   4128s]     skew_group clk1/CON with 4670 clock sinks
[03/17 15:34:09   4128s]     
[03/17 15:34:09   4128s]     Via Selection for Estimated Routes (rule default):
[03/17 15:34:09   4128s]     
[03/17 15:34:09   4128s]     --------------------------------------------------------------
[03/17 15:34:09   4128s]     Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[03/17 15:34:09   4128s]     Range                  (Ohm)    (fF)     (fs)     Only
[03/17 15:34:09   4128s]     --------------------------------------------------------------
[03/17 15:34:09   4128s]     M1-M2    VIA12_1cut    1.500    0.017    0.025    false
[03/17 15:34:09   4128s]     M2-M3    VIA23_1cut    1.500    0.015    0.023    false
[03/17 15:34:09   4128s]     M3-M4    VIA34_1cut    1.500    0.015    0.023    false
[03/17 15:34:09   4128s]     M4-M5    VIA45_1cut    1.500    0.015    0.023    false
[03/17 15:34:09   4128s]     M5-M6    VIA56_1cut    1.500    0.014    0.021    false
[03/17 15:34:09   4128s]     M6-M7    VIA67_1cut    0.220    0.071    0.016    false
[03/17 15:34:09   4128s]     M7-M8    VIA78_1cut    0.220    0.060    0.013    false
[03/17 15:34:09   4128s]     --------------------------------------------------------------
[03/17 15:34:09   4128s]     
[03/17 15:34:09   4128s]     No ideal or dont_touch nets found in the clock tree
[03/17 15:34:09   4128s]     No dont_touch hnets found in the clock tree
[03/17 15:34:09   4128s]     
[03/17 15:34:09   4128s]     Filtering reasons for cell type: buffer
[03/17 15:34:09   4128s]     =======================================
[03/17 15:34:09   4128s]     
[03/17 15:34:09   4128s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/17 15:34:09   4128s]     Clock trees    Power domain    Reason                         Library cells
[03/17 15:34:09   4128s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/17 15:34:09   4128s]     all            auto-default    Unbalanced rise/fall delays    { BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[03/17 15:34:09   4128s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/17 15:34:09   4128s]     
[03/17 15:34:09   4128s]     Filtering reasons for cell type: inverter
[03/17 15:34:09   4128s]     =========================================
[03/17 15:34:09   4128s]     
[03/17 15:34:09   4128s]     --------------------------------------------------------------------------------------------------------------------------------
[03/17 15:34:09   4128s]     Clock trees    Power domain    Reason                         Library cells
[03/17 15:34:09   4128s]     --------------------------------------------------------------------------------------------------------------------------------
[03/17 15:34:09   4128s]     all            auto-default    Unbalanced rise/fall delays    { CKND16 INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[03/17 15:34:09   4128s]     --------------------------------------------------------------------------------------------------------------------------------
[03/17 15:34:09   4128s]     
[03/17 15:34:09   4128s]     
[03/17 15:34:09   4128s]     Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:01.0)
[03/17 15:34:09   4128s]     
[03/17 15:34:09   4128s]     CCOpt configuration status: cannot run ccopt_design.
[03/17 15:34:09   4128s]     Check the log for details of problem(s) found:
[03/17 15:34:09   4128s]     
[03/17 15:34:09   4128s]     ---------------------------------------------------
[03/17 15:34:09   4128s]     Design configuration problems
[03/17 15:34:09   4128s]     ---------------------------------------------------
[03/17 15:34:09   4128s]     One or more clock trees have configuration problems
[03/17 15:34:09   4128s]     ---------------------------------------------------
[03/17 15:34:09   4128s]     
[03/17 15:34:09   4128s]     Clock tree configuration problems:
[03/17 15:34:09   4128s]     
[03/17 15:34:09   4128s]     ------------------------------------------------------------------------
[03/17 15:34:09   4128s]     Clock tree    Problem
[03/17 15:34:09   4128s]     ------------------------------------------------------------------------
[03/17 15:34:09   4128s]     clk1          Contains instances which have no definition in the netlist
[03/17 15:34:09   4128s]     ------------------------------------------------------------------------
[03/17 15:34:09   4128s]     
[03/17 15:34:09   4128s]     
[03/17 15:34:09   4128s]     Failed to PreBalance
[03/17 15:34:09   4128s] **ERROR: (IMPCCOPT-2191):	CCOpt-PRO cannot initialize.
  Reconstructing clock tree datastructures done.
[03/17 15:34:09   4128s] Initializing clock structures done.
[03/17 15:34:09   4128s] **ERROR: (IMPCCOPT-2191):	CCOpt-PRO cannot initialize.
Restoring CTS place status for unmodified clock tree cells and sinks.
[03/17 15:34:09   4128s] numClockCells = 9, numClockCellsFixed = 0, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/17 15:34:09   4128s] DoPostRouteOptimization failed
[03/17 15:34:09   4128s] PRO done. (took cpu=0:00:01.4 real=0:00:01.4)
[03/17 15:34:09   4128s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2466.2M
[03/17 15:34:09   4128s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.230, REAL:0.229, MEM:2466.2M
[03/17 15:34:09   4128s] ERROR: 'ccopt_pro failed, refer to earlier error messages.' while running ccopt_pro
[03/17 15:34:09   4128s] skipped the cell partition in DRV
[03/17 15:34:09   4128s] <optDesign CMD> fixdrv  all VT Cells
[03/17 15:34:09   4128s] Leakage Power Opt: re-selecting buf/inv list 
[03/17 15:34:09   4128s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/17 15:34:09   4128s] #InfoCS: Num dontuse cells 92, Num usable cells 758
[03/17 15:34:09   4128s] optDesignOneStep: Power Flow
[03/17 15:34:09   4128s] #InfoCS: Num dontuse cells 92, Num usable cells 758
[03/17 15:34:09   4128s] **INFO: Start fixing DRV (Mem = 2401.17M) ...
[03/17 15:34:09   4128s] Begin: GigaOpt DRV Optimization
[03/17 15:34:09   4128s] Glitch fixing enabled
[03/17 15:34:09   4128s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[03/17 15:34:09   4128s] Info: 0 don't touch net , 601 undriven nets excluded from IPO operation.
[03/17 15:34:10   4128s] Info: 1 clock net  excluded from IPO operation.
[03/17 15:34:10   4128s] End AAE Lib Interpolated Model. (MEM=2401.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:34:10   4128s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:08:48.7/1:19:02.5 (0.9), mem = 2401.2M
[03/17 15:34:10   4128s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.16097.23
[03/17 15:34:10   4129s] (I,S,L,T): WC_VIEW: 68.2736, 31.3658, 1.38341, 101.023
[03/17 15:34:10   4129s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 15:34:10   4129s] ### Creating PhyDesignMc. totSessionCpu=1:08:49 mem=2401.2M
[03/17 15:34:10   4129s] OPERPROF: Starting DPlace-Init at level 1, MEM:2401.2M
[03/17 15:34:10   4129s] z: 2, totalTracks: 1
[03/17 15:34:10   4129s] z: 4, totalTracks: 1
[03/17 15:34:10   4129s] z: 6, totalTracks: 1
[03/17 15:34:10   4129s] z: 8, totalTracks: 1
[03/17 15:34:10   4129s] #spOpts: N=65 mergeVia=F 
[03/17 15:34:10   4129s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2401.2M
[03/17 15:34:10   4129s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.099, MEM:2401.2M
[03/17 15:34:10   4129s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2401.2MB).
[03/17 15:34:10   4129s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.171, MEM:2401.2M
[03/17 15:34:11   4129s] TotalInstCnt at PhyDesignMc Initialization: 51,135
[03/17 15:34:11   4129s] ### Creating PhyDesignMc, finished. totSessionCpu=1:08:50 mem=2401.2M
[03/17 15:34:11   4129s] ### Creating RouteCongInterface, started
[03/17 15:34:11   4129s] ### Creating LA Mngr. totSessionCpu=1:08:50 mem=2521.5M
[03/17 15:34:12   4131s] ### Creating LA Mngr, finished. totSessionCpu=1:08:51 mem=2537.5M
[03/17 15:34:12   4131s] ### Creating RouteCongInterface, finished
[03/17 15:34:12   4131s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/17 15:34:12   4131s] 
[03/17 15:34:12   4131s] Creating Lib Analyzer ...
[03/17 15:34:12   4131s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/17 15:34:12   4131s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/17 15:34:12   4131s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/17 15:34:12   4131s] 
[03/17 15:34:14   4132s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:08:53 mem=2537.5M
[03/17 15:34:14   4132s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:08:53 mem=2537.5M
[03/17 15:34:14   4132s] Creating Lib Analyzer, finished. 
[03/17 15:34:16   4135s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[03/17 15:34:16   4135s] **INFO: Disabling fanout fix in postRoute stage.
[03/17 15:34:16   4135s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2556.6M
[03/17 15:34:16   4135s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2556.6M
[03/17 15:34:17   4135s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 15:34:17   4135s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/17 15:34:17   4135s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 15:34:17   4135s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/17 15:34:17   4135s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 15:34:17   4136s] Info: violation cost 10.197080 (cap = 0.155346, tran = 10.041734, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/17 15:34:18   4137s] |    23|   331|    -0.04|     5|     5|    -0.00|     0|     0|     0|     0|     0|     0|    -0.30|   -33.49|       0|       0|       0|  46.40|          |         |
[03/17 15:34:21   4140s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/17 15:34:21   4140s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.30|   -33.49|       0|       0|      23|  46.40| 0:00:03.0|  2602.7M|
[03/17 15:34:21   4140s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/17 15:34:21   4140s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.30|   -33.49|       0|       0|       0|  46.40| 0:00:00.0|  2602.7M|
[03/17 15:34:21   4140s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 15:34:21   4140s] **** Begin NDR-Layer Usage Statistics ****
[03/17 15:34:21   4140s] Layer 7 has 42 constrained nets 
[03/17 15:34:21   4140s] **** End NDR-Layer Usage Statistics ****
[03/17 15:34:21   4140s] 
[03/17 15:34:21   4140s] *** Finish DRV Fixing (cpu=0:00:05.1 real=0:00:05.0 mem=2602.7M) ***
[03/17 15:34:21   4140s] 
[03/17 15:34:21   4140s] Begin: glitch net info
[03/17 15:34:22   4140s] glitch slack range: number of glitch nets
[03/17 15:34:22   4140s] glitch slack < -0.32 : 0
[03/17 15:34:22   4140s] -0.32 < glitch slack < -0.28 : 0
[03/17 15:34:22   4140s] -0.28 < glitch slack < -0.24 : 0
[03/17 15:34:22   4140s] -0.24 < glitch slack < -0.2 : 0
[03/17 15:34:22   4140s] -0.2 < glitch slack < -0.16 : 0
[03/17 15:34:22   4140s] -0.16 < glitch slack < -0.12 : 0
[03/17 15:34:22   4140s] -0.12 < glitch slack < -0.08 : 0
[03/17 15:34:22   4140s] -0.08 < glitch slack < -0.04 : 0
[03/17 15:34:22   4140s] -0.04 < glitch slack : 0
[03/17 15:34:22   4140s] End: glitch net info
[03/17 15:34:22   4140s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2583.6M
[03/17 15:34:22   4140s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.230, REAL:0.228, MEM:2583.6M
[03/17 15:34:22   4140s] TotalInstCnt at PhyDesignMc Destruction: 51,135
[03/17 15:34:22   4141s] (I,S,L,T): WC_VIEW: 68.2631, 31.3677, 1.38354, 101.014
[03/17 15:34:22   4141s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.16097.23
[03/17 15:34:22   4141s] *** DrvOpt [finish] : cpu/real = 0:00:12.5/0:00:12.5 (1.0), totSession cpu/real = 1:09:01.2/1:19:15.0 (0.9), mem = 2583.6M
[03/17 15:34:22   4141s] 
[03/17 15:34:22   4141s] =============================================================================================
[03/17 15:34:22   4141s]  Step TAT Report for DrvOpt #5
[03/17 15:34:22   4141s] =============================================================================================
[03/17 15:34:22   4141s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:34:22   4141s] ---------------------------------------------------------------------------------------------
[03/17 15:34:22   4141s] [ SlackTraversorInit     ]      1   0:00:00.4  (   3.2 % )     0:00:00.4 /  0:00:00.4    1.0
[03/17 15:34:22   4141s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[03/17 15:34:22   4141s] [ LibAnalyzerInit        ]      2   0:00:02.6  (  19.9 % )     0:00:02.6 /  0:00:02.6    1.0
[03/17 15:34:22   4141s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:34:22   4141s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   3.7 % )     0:00:00.5 /  0:00:00.5    1.0
[03/17 15:34:22   4141s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   3.3 % )     0:00:01.7 /  0:00:01.8    1.0
[03/17 15:34:22   4141s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/17 15:34:22   4141s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:02.6 /  0:00:02.6    1.0
[03/17 15:34:22   4141s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:34:22   4141s] [ OptEval                ]      1   0:00:02.1  (  16.4 % )     0:00:02.1 /  0:00:02.1    1.0
[03/17 15:34:22   4141s] [ OptCommit              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[03/17 15:34:22   4141s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[03/17 15:34:22   4141s] [ PostCommitDelayUpdate  ]      2   0:00:00.1  (   0.5 % )     0:00:00.5 /  0:00:00.5    1.0
[03/17 15:34:22   4141s] [ IncrDelayCalc          ]     18   0:00:00.4  (   3.3 % )     0:00:00.4 /  0:00:00.4    1.0
[03/17 15:34:22   4141s] [ AAESlewUpdate          ]      1   0:00:00.2  (   1.3 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 15:34:22   4141s] [ DrvFindVioNets         ]      3   0:00:00.6  (   4.6 % )     0:00:00.6 /  0:00:00.6    1.0
[03/17 15:34:22   4141s] [ DrvComputeSummary      ]      3   0:00:01.1  (   8.3 % )     0:00:01.1 /  0:00:01.1    1.0
[03/17 15:34:22   4141s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/17 15:34:22   4141s] [ MISC                   ]          0:00:04.1  (  31.8 % )     0:00:04.1 /  0:00:04.1    1.0
[03/17 15:34:22   4141s] ---------------------------------------------------------------------------------------------
[03/17 15:34:22   4141s]  DrvOpt #5 TOTAL                    0:00:12.8  ( 100.0 % )     0:00:12.8 /  0:00:12.8    1.0
[03/17 15:34:22   4141s] ---------------------------------------------------------------------------------------------
[03/17 15:34:22   4141s] 
[03/17 15:34:22   4141s] Running refinePlace -preserveRouting true -hardFence false
[03/17 15:34:22   4141s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2583.6M
[03/17 15:34:22   4141s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2583.6M
[03/17 15:34:22   4141s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2583.6M
[03/17 15:34:22   4141s] z: 2, totalTracks: 1
[03/17 15:34:22   4141s] z: 4, totalTracks: 1
[03/17 15:34:22   4141s] z: 6, totalTracks: 1
[03/17 15:34:22   4141s] z: 8, totalTracks: 1
[03/17 15:34:22   4141s] #spOpts: N=65 
[03/17 15:34:22   4141s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2583.6M
[03/17 15:34:22   4141s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.110, REAL:0.119, MEM:2583.6M
[03/17 15:34:22   4141s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2583.6MB).
[03/17 15:34:22   4141s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.190, REAL:0.190, MEM:2583.6M
[03/17 15:34:22   4141s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.190, REAL:0.190, MEM:2583.6M
[03/17 15:34:22   4141s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.16097.21
[03/17 15:34:22   4141s] OPERPROF:   Starting RefinePlace at level 2, MEM:2583.6M
[03/17 15:34:22   4141s] *** Starting refinePlace (1:09:01 mem=2583.6M) ***
[03/17 15:34:22   4141s] Total net bbox length = 6.483e+05 (3.424e+05 3.059e+05) (ext = 1.296e+05)
[03/17 15:34:22   4141s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2583.6M
[03/17 15:34:22   4141s] Starting refinePlace ...
[03/17 15:34:23   4141s]   Spread Effort: high, post-route mode, useDDP on.
[03/17 15:34:23   4141s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:01.0, mem=2583.6MB) @(1:09:02 - 1:09:02).
[03/17 15:34:23   4141s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 15:34:23   4141s] wireLenOptFixPriorityInst 0 inst fixed
[03/17 15:34:23   4141s] 
[03/17 15:34:23   4141s] Running Spiral with 1 thread in Normal Mode  fetchWidth=324 
[03/17 15:34:24   4143s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 15:34:24   4143s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:01.0, mem=2583.6MB) @(1:09:02 - 1:09:03).
[03/17 15:34:24   4143s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 15:34:24   4143s] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2583.6MB
[03/17 15:34:24   4143s] Statistics of distance of Instance movement in refine placement:
[03/17 15:34:24   4143s]   maximum (X+Y) =         0.00 um
[03/17 15:34:24   4143s]   mean    (X+Y) =         0.00 um
[03/17 15:34:24   4143s] Summary Report:
[03/17 15:34:24   4143s] Instances move: 0 (out of 51135 movable)
[03/17 15:34:24   4143s] Instances flipped: 0
[03/17 15:34:24   4143s] Mean displacement: 0.00 um
[03/17 15:34:24   4143s] Max displacement: 0.00 um 
[03/17 15:34:24   4143s] Total instances moved : 0
[03/17 15:34:24   4143s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.560, REAL:1.571, MEM:2583.6M
[03/17 15:34:24   4143s] Total net bbox length = 6.483e+05 (3.424e+05 3.059e+05) (ext = 1.296e+05)
[03/17 15:34:24   4143s] Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2583.6MB
[03/17 15:34:24   4143s] [CPU] RefinePlace/total (cpu=0:00:01.7, real=0:00:02.0, mem=2583.6MB) @(1:09:01 - 1:09:03).
[03/17 15:34:24   4143s] *** Finished refinePlace (1:09:03 mem=2583.6M) ***
[03/17 15:34:24   4143s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.16097.21
[03/17 15:34:24   4143s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.720, REAL:1.723, MEM:2583.6M
[03/17 15:34:24   4143s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2583.6M
[03/17 15:34:24   4143s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.220, REAL:0.222, MEM:2583.6M
[03/17 15:34:24   4143s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.130, REAL:2.137, MEM:2583.6M
[03/17 15:34:24   4143s] End: GigaOpt DRV Optimization
[03/17 15:34:24   4143s] **optDesign ... cpu = 0:01:26, real = 0:01:25, mem = 2017.5M, totSessionCpu=1:09:03 **
[03/17 15:34:24   4143s] *info:
[03/17 15:34:24   4143s] **INFO: Completed fixing DRV (CPU Time = 0:00:15, Mem = 2486.64M).
[03/17 15:34:24   4143s] Leakage Power Opt: resetting the buf/inv selection
[03/17 15:34:24   4143s] ** Profile ** Start :  cpu=0:00:00.0, mem=2486.6M
[03/17 15:34:24   4143s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2486.6M
[03/17 15:34:25   4143s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.116, MEM:2486.6M
[03/17 15:34:25   4143s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2486.6M
[03/17 15:34:25   4144s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2496.7M
[03/17 15:34:26   4144s] ** Profile ** DRVs :  cpu=0:00:00.9, mem=2496.7M
[03/17 15:34:26   4144s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.25min real=0.25min mem=2486.6M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.295  | -0.013  | -0.295  |
|           TNS (ns):| -33.491 | -0.052  | -33.491 |
|    Violating Paths:|   305   |    5    |   305   |
|          All Paths:|  8650   |  5576   |  6730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.403%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2496.7M
[03/17 15:34:26   4144s] **optDesign ... cpu = 0:01:28, real = 0:01:27, mem = 2011.4M, totSessionCpu=1:09:05 **
[03/17 15:34:27   4146s]   DRV Snapshot: (REF)
[03/17 15:34:27   4146s]          Tran DRV: 0
[03/17 15:34:27   4146s]           Cap DRV: 0
[03/17 15:34:27   4146s]        Fanout DRV: 0
[03/17 15:34:27   4146s]            Glitch: 0
[03/17 15:34:28   4146s]   Timing Snapshot: (REF)
[03/17 15:34:28   4146s]      Weighted WNS: -0.042
[03/17 15:34:28   4146s]       All  PG WNS: -0.295
[03/17 15:34:28   4146s]       High PG WNS: -0.013
[03/17 15:34:28   4146s]       All  PG TNS: -33.493
[03/17 15:34:28   4146s]       High PG TNS: -0.052
[03/17 15:34:28   4146s]    Category Slack: { [L, -0.295] [H, -0.013] }
[03/17 15:34:28   4146s] 
[03/17 15:34:28   4146s] Running postRoute recovery in preEcoRoute mode
[03/17 15:34:28   4146s] **optDesign ... cpu = 0:01:29, real = 0:01:29, mem = 1974.0M, totSessionCpu=1:09:07 **
[03/17 15:34:29   4147s]   DRV Snapshot: (TGT)
[03/17 15:34:29   4147s]          Tran DRV: 0
[03/17 15:34:29   4147s]           Cap DRV: 0
[03/17 15:34:29   4147s]        Fanout DRV: 0
[03/17 15:34:29   4147s]            Glitch: 0
[03/17 15:34:29   4147s] Checking DRV degradation...
[03/17 15:34:29   4147s] 
[03/17 15:34:29   4147s] Recovery Manager:
[03/17 15:34:29   4147s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/17 15:34:29   4147s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/17 15:34:29   4147s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/17 15:34:29   4147s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/17 15:34:29   4147s] 
[03/17 15:34:29   4147s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/17 15:34:29   4147s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2473.11M, totSessionCpu=1:09:08).
[03/17 15:34:29   4147s] **optDesign ... cpu = 0:01:30, real = 0:01:30, mem = 1974.4M, totSessionCpu=1:09:08 **
[03/17 15:34:29   4147s] 
[03/17 15:34:30   4148s]   DRV Snapshot: (REF)
[03/17 15:34:30   4148s]          Tran DRV: 0
[03/17 15:34:30   4148s]           Cap DRV: 0
[03/17 15:34:30   4148s]        Fanout DRV: 0
[03/17 15:34:30   4148s]            Glitch: 0
[03/17 15:34:30   4148s] Skipping post route harden opt
[03/17 15:34:30   4148s] ** Profile ** Start :  cpu=0:00:00.0, mem=2473.1M
[03/17 15:34:30   4148s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2473.1M
[03/17 15:34:30   4148s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.101, MEM:2473.1M
[03/17 15:34:30   4148s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2473.1M
[03/17 15:34:31   4149s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2483.1M
[03/17 15:34:31   4150s] ** Profile ** DRVs :  cpu=0:00:00.9, mem=2483.1M
[03/17 15:34:31   4150s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.295  | -0.013  | -0.295  |
|           TNS (ns):| -33.491 | -0.052  | -33.491 |
|    Violating Paths:|   305   |    5    |   305   |
|          All Paths:|  8650   |  5576   |  6730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.403%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2483.1M
[03/17 15:34:32   4150s] **optDesign ... cpu = 0:01:33, real = 0:01:33, mem = 1974.7M, totSessionCpu=1:09:10 **
[03/17 15:34:32   4150s] -routeWithEco false                       # bool, default=false
[03/17 15:34:32   4150s] -routeWithEco true                        # bool, default=false, user setting
[03/17 15:34:32   4150s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/17 15:34:32   4150s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/17 15:34:32   4150s] -routeWithTimingDriven false              # bool, default=false
[03/17 15:34:32   4150s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/17 15:34:32   4150s] -routeWithSiDriven false                  # bool, default=false, user setting
[03/17 15:34:32   4150s] Existing Dirty Nets : 0
[03/17 15:34:32   4150s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/17 15:34:32   4150s] Reset Dirty Nets : 0
[03/17 15:34:32   4150s] 
[03/17 15:34:32   4150s] globalDetailRoute
[03/17 15:34:32   4150s] 
[03/17 15:34:32   4150s] #setNanoRouteMode -drouteAutoStop true
[03/17 15:34:32   4150s] #setNanoRouteMode -drouteFixAntenna true
[03/17 15:34:32   4150s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[03/17 15:34:32   4150s] #setNanoRouteMode -routeSelectedNetOnly false
[03/17 15:34:32   4150s] #setNanoRouteMode -routeWithEco true
[03/17 15:34:32   4150s] #setNanoRouteMode -routeWithSiDriven false
[03/17 15:34:32   4150s] ### Time Record (globalDetailRoute) is installed.
[03/17 15:34:32   4150s] #Start globalDetailRoute on Fri Mar 17 15:34:32 2023
[03/17 15:34:32   4150s] #
[03/17 15:34:32   4150s] ### Time Record (Pre Callback) is installed.
[03/17 15:34:32   4150s] Closing parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d': 55115 access done (mem: 2473.121M)
[03/17 15:34:32   4150s] ### Time Record (Pre Callback) is uninstalled.
[03/17 15:34:32   4150s] ### Time Record (DB Import) is installed.
[03/17 15:34:32   4150s] ### Time Record (Timing Data Generation) is installed.
[03/17 15:34:32   4150s] ### Time Record (Timing Data Generation) is uninstalled.
[03/17 15:34:33   4151s] ### Net info: total nets: 65366
[03/17 15:34:33   4151s] ### Net info: dirty nets: 0
[03/17 15:34:33   4151s] ### Net info: marked as disconnected nets: 0
[03/17 15:34:35   4153s] #num needed restored net=0
[03/17 15:34:35   4153s] #need_extraction net=0 (total=65366)
[03/17 15:34:35   4153s] ### Net info: fully routed nets: 55303
[03/17 15:34:35   4153s] ### Net info: trivial (< 2 pins) nets: 10063
[03/17 15:34:35   4153s] ### Net info: unrouted nets: 0
[03/17 15:34:35   4153s] ### Net info: re-extraction nets: 0
[03/17 15:34:35   4153s] ### Net info: ignored nets: 0
[03/17 15:34:35   4153s] ### Net info: skip routing nets: 0
[03/17 15:34:36   4154s] #Processed 22 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[03/17 15:34:36   4154s] #(22 insts marked dirty, reset pre-exisiting dirty flag on 23 insts, 86 nets marked need extraction)
[03/17 15:34:36   4154s] ### Time Record (DB Import) is uninstalled.
[03/17 15:34:36   4154s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/17 15:34:36   4154s] #RTESIG:78da8d90c18ac23014455dcf573ca28b0a63cd4d9abe743b30db5164c66da91807a15a48
[03/17 15:34:36   4154s] #       d2857f6f1197a5e9dbbec3bd87bb5c1dbf0f2450e5e04d90cc35e8e7a024a0e5462ac95b
[03/17 15:34:36   4154s] #       54f5f0fafb121fcbd56eff0b54242e4d1b9ca02c3a7f6ffce393fae03c0517e3f5febf7e
[03/17 15:34:36   4154s] #       83ca1272f93aca2e6dd7c4714e17147def283b755d3b8a18552611cb249a3e768355887e
[03/17 15:34:36   4154s] #       788c62d6487ac94f44416b4328723343dd5433e2b8484385e2345442a7760023b915ac34
[03/17 15:34:36   4154s] #       e9320b90b8b9f3b5bf4d6f0a5b9a74e59c112c4fb92f9e077cce61
[03/17 15:34:36   4154s] #
[03/17 15:34:36   4154s] #Skip comparing routing design signature in db-snapshot flow
[03/17 15:34:36   4154s] #RTESIG:78da8d914d6bc24010863df7570cab87146abaef7e6436d782d7b6887a95886b11a281dd
[03/17 15:34:36   4154s] #       cda1ffde20855e4236737d1f661ede59ae0e9b2d09d425781d25f311f4b95512d0722d95
[03/17 15:34:36   4154s] #       e477d4c721da7f8897e5eaeb7b07d4242e4d1bbda022f9706fc2ef1bf5d1078a3ea5ebfd
[03/17 15:34:36   4154s] #       e7f50f548e50cae7507169bb268d73da500abda7e2d475ed28625595451c9368fad40d56
[03/17 15:34:36   4154s] #       31852118c59c95f4949f5805ad2dc1947686baad67ac6393878ce23c5441e77a4065ccff
[03/17 15:34:36   4154s] #       7f269a00235b2a9cb4792b0790b8f9f3b5bf654ebacae64fce69cbf194fbe201055cdb14
[03/17 15:34:36   4154s] #
[03/17 15:34:36   4154s] ### Time Record (Global Routing) is installed.
[03/17 15:34:36   4154s] ### Time Record (Global Routing) is uninstalled.
[03/17 15:34:36   4154s] ### Time Record (Data Preparation) is installed.
[03/17 15:34:36   4154s] #Start routing data preparation on Fri Mar 17 15:34:36 2023
[03/17 15:34:36   4154s] #
[03/17 15:34:37   4155s] #Minimum voltage of a net in the design = 0.000.
[03/17 15:34:37   4155s] #Maximum voltage of a net in the design = 1.100.
[03/17 15:34:37   4155s] #Voltage range [0.000 - 1.100] has 65364 nets.
[03/17 15:34:37   4155s] #Voltage range [0.900 - 1.100] has 1 net.
[03/17 15:34:37   4155s] #Voltage range [0.000 - 0.000] has 1 net.
[03/17 15:34:37   4155s] ### Time Record (Cell Pin Access) is installed.
[03/17 15:34:37   4155s] #Initial pin access analysis.
[03/17 15:34:37   4155s] #Detail pin access analysis.
[03/17 15:34:37   4155s] ### Time Record (Cell Pin Access) is uninstalled.
[03/17 15:34:38   4156s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/17 15:34:38   4156s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/17 15:34:38   4156s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/17 15:34:38   4156s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/17 15:34:38   4156s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/17 15:34:38   4156s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/17 15:34:38   4156s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/17 15:34:38   4156s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/17 15:34:38   4156s] #Regenerating Ggrids automatically.
[03/17 15:34:38   4156s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/17 15:34:38   4156s] #Using automatically generated G-grids.
[03/17 15:34:39   4157s] #Done routing data preparation.
[03/17 15:34:39   4157s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1916.87 (MB), peak = 2459.74 (MB)
[03/17 15:34:39   4157s] ### Time Record (Data Preparation) is uninstalled.
[03/17 15:34:39   4157s] ### Time Record (Special Wire Merging) is installed.
[03/17 15:34:39   4157s] #Merging special wires: starts on Fri Mar 17 15:34:39 2023 with memory = 1918.30 (MB), peak = 2459.74 (MB)
[03/17 15:34:39   4157s] #
[03/17 15:34:39   4157s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:39   4157s] ### Time Record (Special Wire Merging) is uninstalled.
[03/17 15:34:39   4157s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 199.51500 327.70000 ) on M1 for NET FE_OFN351_FE_DBTN21_intadd_2_SUM_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:34:40   4158s] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 465.60000 234.06000 ) on M1 for NET n33160. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:34:40   4158s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 466.00000 234.06000 ) on M1 for NET core_instance0_ofifo_inst_col_idx_3__fifo_instance_rd_ptr[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:34:40   4158s] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 465.91500 233.96500 ) on M1 for NET core_instance0_ofifo_inst_col_idx_3__fifo_instance_rd_ptr[0]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:34:40   4158s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 284.28500 246.70000 ) on M1 for NET core_instance0_sfp_instance_N578. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:34:40   4158s] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 290.88000 268.30000 ) on M1 for NET n30805. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:34:40   4158s] #
[03/17 15:34:40   4158s] #Connectivity extraction summary:
[03/17 15:34:40   4158s] #84 routed nets are extracted.
[03/17 15:34:40   4158s] #    6 (0.01%) extracted nets are partially routed.
[03/17 15:34:40   4158s] #55219 routed net(s) are imported.
[03/17 15:34:40   4158s] #10063 nets are fixed|skipped|trivial (not extracted).
[03/17 15:34:40   4158s] #Total number of nets = 65366.
[03/17 15:34:40   4158s] #
[03/17 15:34:40   4158s] #Found 0 nets for post-route si or timing fixing.
[03/17 15:34:40   4158s] #
[03/17 15:34:40   4158s] #Finished routing data preparation on Fri Mar 17 15:34:40 2023
[03/17 15:34:40   4158s] #
[03/17 15:34:40   4158s] #Cpu time = 00:00:04
[03/17 15:34:40   4158s] #Elapsed time = 00:00:04
[03/17 15:34:40   4158s] #Increased memory = 12.23 (MB)
[03/17 15:34:40   4158s] #Total memory = 1919.37 (MB)
[03/17 15:34:40   4158s] #Peak memory = 2459.74 (MB)
[03/17 15:34:40   4158s] #
[03/17 15:34:40   4158s] ### Time Record (Global Routing) is installed.
[03/17 15:34:40   4158s] #
[03/17 15:34:40   4158s] #Start global routing on Fri Mar 17 15:34:40 2023
[03/17 15:34:40   4158s] #
[03/17 15:34:40   4158s] #
[03/17 15:34:40   4158s] #Start global routing initialization on Fri Mar 17 15:34:40 2023
[03/17 15:34:40   4158s] #
[03/17 15:34:40   4158s] #Number of eco nets is 6
[03/17 15:34:40   4158s] #
[03/17 15:34:40   4158s] #Start global routing data preparation on Fri Mar 17 15:34:40 2023
[03/17 15:34:40   4158s] #
[03/17 15:34:40   4158s] ### build_merged_routing_blockage_rect_list starts on Fri Mar 17 15:34:40 2023 with memory = 1919.68 (MB), peak = 2459.74 (MB)
[03/17 15:34:40   4158s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:40   4158s] #Start routing resource analysis on Fri Mar 17 15:34:40 2023
[03/17 15:34:40   4158s] #
[03/17 15:34:40   4158s] ### init_is_bin_blocked starts on Fri Mar 17 15:34:40 2023 with memory = 1919.68 (MB), peak = 2459.74 (MB)
[03/17 15:34:40   4158s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:40   4158s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Mar 17 15:34:40 2023 with memory = 1929.55 (MB), peak = 2459.74 (MB)
[03/17 15:34:43   4161s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:02, real:00:00:02, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:43   4161s] ### adjust_flow_cap starts on Fri Mar 17 15:34:43 2023 with memory = 1929.88 (MB), peak = 2459.74 (MB)
[03/17 15:34:43   4161s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:43   4161s] ### adjust_partial_route_blockage starts on Fri Mar 17 15:34:43 2023 with memory = 1929.88 (MB), peak = 2459.74 (MB)
[03/17 15:34:43   4161s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:43   4161s] ### set_via_blocked starts on Fri Mar 17 15:34:43 2023 with memory = 1929.88 (MB), peak = 2459.74 (MB)
[03/17 15:34:43   4161s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:43   4161s] ### copy_flow starts on Fri Mar 17 15:34:43 2023 with memory = 1929.88 (MB), peak = 2459.74 (MB)
[03/17 15:34:43   4161s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:43   4161s] #Routing resource analysis is done on Fri Mar 17 15:34:43 2023
[03/17 15:34:43   4161s] #
[03/17 15:34:43   4161s] ### report_flow_cap starts on Fri Mar 17 15:34:43 2023 with memory = 1929.88 (MB), peak = 2459.74 (MB)
[03/17 15:34:43   4161s] #  Resource Analysis:
[03/17 15:34:43   4161s] #
[03/17 15:34:43   4161s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/17 15:34:43   4161s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/17 15:34:43   4161s] #  --------------------------------------------------------------
[03/17 15:34:43   4161s] #  M1             H        3304          80       51076    53.82%
[03/17 15:34:43   4161s] #  M2             V        3312          84       51076     0.49%
[03/17 15:34:43   4161s] #  M3             H        3384           0       51076     0.12%
[03/17 15:34:43   4161s] #  M4             V        2404         992       51076     3.07%
[03/17 15:34:43   4161s] #  M5             H        3384           0       51076     0.00%
[03/17 15:34:43   4161s] #  M6             V        3396           0       51076     0.00%
[03/17 15:34:43   4161s] #  M7             H         846           0       51076     0.00%
[03/17 15:34:43   4161s] #  M8             V         849           0       51076     0.00%
[03/17 15:34:43   4161s] #  --------------------------------------------------------------
[03/17 15:34:43   4161s] #  Total                  20880       4.25%      408608     7.19%
[03/17 15:34:43   4161s] #
[03/17 15:34:43   4161s] #  55 nets (0.08%) with 1 preferred extra spacing.
[03/17 15:34:43   4161s] #
[03/17 15:34:43   4161s] #
[03/17 15:34:43   4161s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:43   4161s] ### analyze_m2_tracks starts on Fri Mar 17 15:34:43 2023 with memory = 1929.88 (MB), peak = 2459.74 (MB)
[03/17 15:34:43   4161s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:43   4161s] ### report_initial_resource starts on Fri Mar 17 15:34:43 2023 with memory = 1929.88 (MB), peak = 2459.74 (MB)
[03/17 15:34:43   4161s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:43   4161s] ### mark_pg_pins_accessibility starts on Fri Mar 17 15:34:43 2023 with memory = 1929.88 (MB), peak = 2459.74 (MB)
[03/17 15:34:43   4161s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:43   4161s] ### set_net_region starts on Fri Mar 17 15:34:43 2023 with memory = 1929.88 (MB), peak = 2459.74 (MB)
[03/17 15:34:43   4161s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:43   4161s] #
[03/17 15:34:43   4161s] #Global routing data preparation is done on Fri Mar 17 15:34:43 2023
[03/17 15:34:43   4161s] #
[03/17 15:34:43   4161s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1929.88 (MB), peak = 2459.74 (MB)
[03/17 15:34:43   4161s] #
[03/17 15:34:43   4161s] ### prepare_level starts on Fri Mar 17 15:34:43 2023 with memory = 1929.88 (MB), peak = 2459.74 (MB)
[03/17 15:34:43   4161s] ### init level 1 starts on Fri Mar 17 15:34:43 2023 with memory = 1929.88 (MB), peak = 2459.74 (MB)
[03/17 15:34:43   4161s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:43   4161s] ### Level 1 hgrid = 226 X 226
[03/17 15:34:43   4161s] ### init level 2 starts on Fri Mar 17 15:34:43 2023 with memory = 1929.88 (MB), peak = 2459.74 (MB)
[03/17 15:34:43   4161s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:43   4161s] ### Level 2 hgrid = 57 X 57
[03/17 15:34:43   4161s] ### prepare_level_flow starts on Fri Mar 17 15:34:43 2023 with memory = 1931.11 (MB), peak = 2459.74 (MB)
[03/17 15:34:43   4161s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:43   4161s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:43   4161s] #
[03/17 15:34:43   4161s] #Global routing initialization is done on Fri Mar 17 15:34:43 2023
[03/17 15:34:43   4161s] #
[03/17 15:34:43   4161s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1931.11 (MB), peak = 2459.74 (MB)
[03/17 15:34:43   4161s] #
[03/17 15:34:43   4161s] #start global routing iteration 1...
[03/17 15:34:43   4161s] ### init_flow_edge starts on Fri Mar 17 15:34:43 2023 with memory = 1931.12 (MB), peak = 2459.74 (MB)
[03/17 15:34:43   4161s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:43   4161s] ### routing at level 1 iter 0 for 0 hboxes
[03/17 15:34:43   4161s] ### measure_qor starts on Fri Mar 17 15:34:43 2023 with memory = 1935.39 (MB), peak = 2459.74 (MB)
[03/17 15:34:43   4161s] ### measure_congestion starts on Fri Mar 17 15:34:43 2023 with memory = 1935.39 (MB), peak = 2459.74 (MB)
[03/17 15:34:43   4161s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:44   4162s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:44   4162s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1935.39 (MB), peak = 2459.74 (MB)
[03/17 15:34:44   4162s] #
[03/17 15:34:44   4162s] #start global routing iteration 2...
[03/17 15:34:44   4162s] ### init_flow_edge starts on Fri Mar 17 15:34:44 2023 with memory = 1935.39 (MB), peak = 2459.74 (MB)
[03/17 15:34:44   4162s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:44   4162s] ### routing at level 2 (topmost level) iter 0
[03/17 15:34:44   4162s] ### measure_qor starts on Fri Mar 17 15:34:44 2023 with memory = 1935.39 (MB), peak = 2459.74 (MB)
[03/17 15:34:44   4162s] ### measure_congestion starts on Fri Mar 17 15:34:44 2023 with memory = 1935.39 (MB), peak = 2459.74 (MB)
[03/17 15:34:44   4162s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:44   4162s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:44   4162s] ### routing at level 2 (topmost level) iter 1
[03/17 15:34:44   4162s] ### measure_qor starts on Fri Mar 17 15:34:44 2023 with memory = 1935.39 (MB), peak = 2459.74 (MB)
[03/17 15:34:44   4162s] ### measure_congestion starts on Fri Mar 17 15:34:44 2023 with memory = 1935.39 (MB), peak = 2459.74 (MB)
[03/17 15:34:44   4162s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:44   4162s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:44   4162s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1935.39 (MB), peak = 2459.74 (MB)
[03/17 15:34:44   4162s] #
[03/17 15:34:44   4162s] #start global routing iteration 3...
[03/17 15:34:45   4163s] ### routing at level 1 iter 0 for 0 hboxes
[03/17 15:34:45   4163s] ### measure_qor starts on Fri Mar 17 15:34:45 2023 with memory = 1940.86 (MB), peak = 2459.74 (MB)
[03/17 15:34:45   4163s] ### measure_congestion starts on Fri Mar 17 15:34:45 2023 with memory = 1940.86 (MB), peak = 2459.74 (MB)
[03/17 15:34:45   4163s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:45   4163s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:45   4163s] ### measure_congestion starts on Fri Mar 17 15:34:45 2023 with memory = 1940.86 (MB), peak = 2459.74 (MB)
[03/17 15:34:45   4163s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:45   4163s] ### routing at level 1 iter 1 for 0 hboxes
[03/17 15:34:45   4163s] ### measure_qor starts on Fri Mar 17 15:34:45 2023 with memory = 1940.98 (MB), peak = 2459.74 (MB)
[03/17 15:34:45   4163s] ### measure_congestion starts on Fri Mar 17 15:34:45 2023 with memory = 1940.98 (MB), peak = 2459.74 (MB)
[03/17 15:34:45   4163s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:45   4163s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:45   4163s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1940.98 (MB), peak = 2459.74 (MB)
[03/17 15:34:45   4163s] #
[03/17 15:34:45   4163s] ### route_end starts on Fri Mar 17 15:34:45 2023 with memory = 1940.98 (MB), peak = 2459.74 (MB)
[03/17 15:34:46   4164s] #
[03/17 15:34:46   4164s] #Total number of trivial nets (e.g. < 2 pins) = 10063 (skipped).
[03/17 15:34:46   4164s] #Total number of routable nets = 55303.
[03/17 15:34:46   4164s] #Total number of nets in the design = 65366.
[03/17 15:34:46   4164s] #
[03/17 15:34:46   4164s] #6 routable nets have only global wires.
[03/17 15:34:46   4164s] #55297 routable nets have only detail routed wires.
[03/17 15:34:46   4164s] #97 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/17 15:34:46   4164s] #
[03/17 15:34:46   4164s] #Routed nets constraints summary:
[03/17 15:34:46   4164s] #-----------------------------
[03/17 15:34:46   4164s] #        Rules   Unconstrained  
[03/17 15:34:46   4164s] #-----------------------------
[03/17 15:34:46   4164s] #      Default               6  
[03/17 15:34:46   4164s] #-----------------------------
[03/17 15:34:46   4164s] #        Total               6  
[03/17 15:34:46   4164s] #-----------------------------
[03/17 15:34:46   4164s] #
[03/17 15:34:46   4164s] #Routing constraints summary of the whole design:
[03/17 15:34:46   4164s] #-------------------------------------------------------------------------------
[03/17 15:34:46   4164s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[03/17 15:34:46   4164s] #-------------------------------------------------------------------------------
[03/17 15:34:46   4164s] #      Default                 55           42                 2           55206  
[03/17 15:34:46   4164s] #-------------------------------------------------------------------------------
[03/17 15:34:46   4164s] #        Total                 55           42                 2           55206  
[03/17 15:34:46   4164s] #-------------------------------------------------------------------------------
[03/17 15:34:46   4164s] #
[03/17 15:34:46   4164s] ### cal_base_flow starts on Fri Mar 17 15:34:46 2023 with memory = 1940.98 (MB), peak = 2459.74 (MB)
[03/17 15:34:46   4164s] ### init_flow_edge starts on Fri Mar 17 15:34:46 2023 with memory = 1940.98 (MB), peak = 2459.74 (MB)
[03/17 15:34:46   4164s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:46   4164s] ### cal_flow starts on Fri Mar 17 15:34:46 2023 with memory = 1940.98 (MB), peak = 2459.74 (MB)
[03/17 15:34:46   4164s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:46   4164s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:46   4164s] ### report_overcon starts on Fri Mar 17 15:34:46 2023 with memory = 1940.98 (MB), peak = 2459.74 (MB)
[03/17 15:34:46   4164s] #
[03/17 15:34:46   4164s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/17 15:34:46   4164s] #
[03/17 15:34:46   4164s] #                 OverCon          
[03/17 15:34:46   4164s] #                  #Gcell    %Gcell
[03/17 15:34:46   4164s] #     Layer           (1)   OverCon  Flow/Cap
[03/17 15:34:46   4164s] #  ----------------------------------------------
[03/17 15:34:46   4164s] #  M1            0(0.00%)   (0.00%)     0.49  
[03/17 15:34:46   4164s] #  M2            0(0.00%)   (0.00%)     0.54  
[03/17 15:34:46   4164s] #  M3            0(0.00%)   (0.00%)     0.33  
[03/17 15:34:46   4164s] #  M4            0(0.00%)   (0.00%)     0.14  
[03/17 15:34:46   4164s] #  M5            0(0.00%)   (0.00%)     0.04  
[03/17 15:34:46   4164s] #  M6            0(0.00%)   (0.00%)     0.00  
[03/17 15:34:46   4164s] #  M7            0(0.00%)   (0.00%)     0.00  
[03/17 15:34:46   4164s] #  M8            0(0.00%)   (0.00%)     0.00  
[03/17 15:34:46   4164s] #  ----------------------------------------------
[03/17 15:34:46   4164s] #     Total      0(0.00%)   (0.00%)
[03/17 15:34:46   4164s] #
[03/17 15:34:46   4164s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/17 15:34:46   4164s] #  Overflow after GR: 0.00% H + 0.00% V
[03/17 15:34:46   4164s] #
[03/17 15:34:46   4164s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:46   4164s] ### cal_base_flow starts on Fri Mar 17 15:34:46 2023 with memory = 1940.98 (MB), peak = 2459.74 (MB)
[03/17 15:34:46   4164s] ### init_flow_edge starts on Fri Mar 17 15:34:46 2023 with memory = 1940.98 (MB), peak = 2459.74 (MB)
[03/17 15:34:46   4164s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:46   4164s] ### cal_flow starts on Fri Mar 17 15:34:46 2023 with memory = 1940.98 (MB), peak = 2459.74 (MB)
[03/17 15:34:46   4164s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:46   4164s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:46   4164s] ### export_cong_map starts on Fri Mar 17 15:34:46 2023 with memory = 1940.98 (MB), peak = 2459.74 (MB)
[03/17 15:34:46   4164s] ### PDZT_Export::export_cong_map starts on Fri Mar 17 15:34:46 2023 with memory = 1941.13 (MB), peak = 2459.74 (MB)
[03/17 15:34:46   4164s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:46   4164s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:46   4164s] ### import_cong_map starts on Fri Mar 17 15:34:46 2023 with memory = 1941.13 (MB), peak = 2459.74 (MB)
[03/17 15:34:46   4164s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:46   4164s] ### update starts on Fri Mar 17 15:34:46 2023 with memory = 1941.13 (MB), peak = 2459.74 (MB)
[03/17 15:34:46   4164s] #Complete Global Routing.
[03/17 15:34:46   4164s] #Total number of nets with non-default rule or having extra spacing = 55
[03/17 15:34:46   4164s] #Total wire length = 829265 um.
[03/17 15:34:46   4164s] #Total half perimeter of net bounding box = 710991 um.
[03/17 15:34:46   4164s] #Total wire length on LAYER M1 = 18694 um.
[03/17 15:34:46   4164s] #Total wire length on LAYER M2 = 276020 um.
[03/17 15:34:46   4164s] #Total wire length on LAYER M3 = 308234 um.
[03/17 15:34:46   4164s] #Total wire length on LAYER M4 = 137575 um.
[03/17 15:34:46   4164s] #Total wire length on LAYER M5 = 83892 um.
[03/17 15:34:46   4164s] #Total wire length on LAYER M6 = 2428 um.
[03/17 15:34:46   4164s] #Total wire length on LAYER M7 = 1904 um.
[03/17 15:34:46   4164s] #Total wire length on LAYER M8 = 518 um.
[03/17 15:34:46   4164s] #Total number of vias = 334327
[03/17 15:34:46   4164s] #Total number of multi-cut vias = 191941 ( 57.4%)
[03/17 15:34:46   4164s] #Total number of single cut vias = 142386 ( 42.6%)
[03/17 15:34:46   4164s] #Up-Via Summary (total 334327):
[03/17 15:34:46   4164s] #                   single-cut          multi-cut      Total
[03/17 15:34:46   4164s] #-----------------------------------------------------------
[03/17 15:34:46   4164s] # M1            123094 ( 68.3%)     57179 ( 31.7%)     180273
[03/17 15:34:46   4164s] # M2             17398 ( 13.6%)    110913 ( 86.4%)     128311
[03/17 15:34:46   4164s] # M3              1739 (  7.5%)     21515 ( 92.5%)      23254
[03/17 15:34:46   4164s] # M4               110 (  5.1%)      2068 ( 94.9%)       2178
[03/17 15:34:46   4164s] # M5                 7 (  4.3%)       155 ( 95.7%)        162
[03/17 15:34:46   4164s] # M6                25 ( 23.6%)        81 ( 76.4%)        106
[03/17 15:34:46   4164s] # M7                13 ( 30.2%)        30 ( 69.8%)         43
[03/17 15:34:46   4164s] #-----------------------------------------------------------
[03/17 15:34:46   4164s] #               142386 ( 42.6%)    191941 ( 57.4%)     334327 
[03/17 15:34:46   4164s] #
[03/17 15:34:46   4164s] ### update cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:46   4164s] ### report_overcon starts on Fri Mar 17 15:34:46 2023 with memory = 1941.55 (MB), peak = 2459.74 (MB)
[03/17 15:34:46   4164s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:46   4164s] ### report_overcon starts on Fri Mar 17 15:34:46 2023 with memory = 1941.55 (MB), peak = 2459.74 (MB)
[03/17 15:34:46   4164s] #Max overcon = 0 track.
[03/17 15:34:46   4164s] #Total overcon = 0.00%.
[03/17 15:34:46   4164s] #Worst layer Gcell overcon rate = 0.00%.
[03/17 15:34:46   4164s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:47   4164s] ### route_end cpu:00:00:01, real:00:00:01, mem:1.9 GB, peak:2.4 GB
[03/17 15:34:47   4164s] #
[03/17 15:34:47   4164s] #Global routing statistics:
[03/17 15:34:47   4164s] #Cpu time = 00:00:06
[03/17 15:34:47   4164s] #Elapsed time = 00:00:07
[03/17 15:34:47   4164s] #Increased memory = 22.18 (MB)
[03/17 15:34:47   4164s] #Total memory = 1941.55 (MB)
[03/17 15:34:47   4164s] #Peak memory = 2459.74 (MB)
[03/17 15:34:47   4164s] #
[03/17 15:34:47   4164s] #Finished global routing on Fri Mar 17 15:34:47 2023
[03/17 15:34:47   4164s] #
[03/17 15:34:47   4164s] #
[03/17 15:34:47   4164s] ### Time Record (Global Routing) is uninstalled.
[03/17 15:34:48   4165s] ### Time Record (Track Assignment) is installed.
[03/17 15:34:48   4165s] ### Time Record (Track Assignment) is uninstalled.
[03/17 15:34:48   4165s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1933.49 (MB), peak = 2459.74 (MB)
[03/17 15:34:48   4165s] ### Time Record (Track Assignment) is installed.
[03/17 15:34:48   4166s] #Start Track Assignment.
[03/17 15:34:50   4167s] #Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[03/17 15:34:51   4169s] #Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[03/17 15:34:52   4169s] #Complete Track Assignment.
[03/17 15:34:52   4169s] #Total number of nets with non-default rule or having extra spacing = 55
[03/17 15:34:52   4169s] #Total wire length = 829265 um.
[03/17 15:34:52   4169s] #Total half perimeter of net bounding box = 710991 um.
[03/17 15:34:52   4169s] #Total wire length on LAYER M1 = 18694 um.
[03/17 15:34:52   4169s] #Total wire length on LAYER M2 = 276020 um.
[03/17 15:34:52   4169s] #Total wire length on LAYER M3 = 308234 um.
[03/17 15:34:52   4169s] #Total wire length on LAYER M4 = 137575 um.
[03/17 15:34:52   4169s] #Total wire length on LAYER M5 = 83892 um.
[03/17 15:34:52   4169s] #Total wire length on LAYER M6 = 2428 um.
[03/17 15:34:52   4169s] #Total wire length on LAYER M7 = 1904 um.
[03/17 15:34:52   4169s] #Total wire length on LAYER M8 = 518 um.
[03/17 15:34:52   4169s] #Total number of vias = 334327
[03/17 15:34:52   4169s] #Total number of multi-cut vias = 191941 ( 57.4%)
[03/17 15:34:52   4169s] #Total number of single cut vias = 142386 ( 42.6%)
[03/17 15:34:52   4169s] #Up-Via Summary (total 334327):
[03/17 15:34:52   4169s] #                   single-cut          multi-cut      Total
[03/17 15:34:52   4169s] #-----------------------------------------------------------
[03/17 15:34:52   4169s] # M1            123094 ( 68.3%)     57179 ( 31.7%)     180273
[03/17 15:34:52   4169s] # M2             17398 ( 13.6%)    110913 ( 86.4%)     128311
[03/17 15:34:52   4169s] # M3              1739 (  7.5%)     21515 ( 92.5%)      23254
[03/17 15:34:52   4169s] # M4               110 (  5.1%)      2068 ( 94.9%)       2178
[03/17 15:34:52   4169s] # M5                 7 (  4.3%)       155 ( 95.7%)        162
[03/17 15:34:52   4169s] # M6                25 ( 23.6%)        81 ( 76.4%)        106
[03/17 15:34:52   4169s] # M7                13 ( 30.2%)        30 ( 69.8%)         43
[03/17 15:34:52   4169s] #-----------------------------------------------------------
[03/17 15:34:52   4169s] #               142386 ( 42.6%)    191941 ( 57.4%)     334327 
[03/17 15:34:52   4169s] #
[03/17 15:34:52   4170s] ### Time Record (Track Assignment) is uninstalled.
[03/17 15:34:52   4170s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1935.05 (MB), peak = 2459.74 (MB)
[03/17 15:34:52   4170s] #
[03/17 15:34:52   4170s] #number of short segments in preferred routing layers
[03/17 15:34:52   4170s] #	
[03/17 15:34:52   4170s] #	
[03/17 15:34:52   4170s] #
[03/17 15:34:53   4170s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/17 15:34:53   4170s] #Cpu time = 00:00:16
[03/17 15:34:53   4170s] #Elapsed time = 00:00:17
[03/17 15:34:53   4170s] #Increased memory = 29.39 (MB)
[03/17 15:34:53   4170s] #Total memory = 1936.52 (MB)
[03/17 15:34:53   4170s] #Peak memory = 2459.74 (MB)
[03/17 15:34:53   4171s] ### Time Record (Detail Routing) is installed.
[03/17 15:34:54   4171s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/17 15:34:55   4172s] #
[03/17 15:34:55   4172s] #Start Detail Routing..
[03/17 15:34:55   4172s] #start initial detail routing ...
[03/17 15:34:55   4173s] ### Design has 0 dirty nets, 31 dirty-areas)
[03/17 15:34:58   4176s] # ECO: 1.8% of the total area was rechecked for DRC, and 0.3% required routing.
[03/17 15:34:58   4176s] #   number of violations = 5
[03/17 15:34:58   4176s] #
[03/17 15:34:58   4176s] #    By Layer and Type :
[03/17 15:34:58   4176s] #	          SpacV   Totals
[03/17 15:34:58   4176s] #	M1            5        5
[03/17 15:34:58   4176s] #	Totals        5        5
[03/17 15:34:59   4176s] #22 out of 51135 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[03/17 15:34:59   4176s] #0.0% of the total area is being checked for drcs
[03/17 15:34:59   4176s] #0.0% of the total area was checked
[03/17 15:34:59   4176s] #   number of violations = 5
[03/17 15:34:59   4176s] #
[03/17 15:34:59   4176s] #    By Layer and Type :
[03/17 15:34:59   4176s] #	          SpacV   Totals
[03/17 15:34:59   4176s] #	M1            5        5
[03/17 15:34:59   4176s] #	Totals        5        5
[03/17 15:34:59   4176s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1971.38 (MB), peak = 2459.74 (MB)
[03/17 15:35:00   4178s] #start 1st optimization iteration ...
[03/17 15:35:01   4178s] #   number of violations = 0
[03/17 15:35:01   4178s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1981.52 (MB), peak = 2459.74 (MB)
[03/17 15:35:02   4179s] #Complete Detail Routing.
[03/17 15:35:02   4179s] #Total number of nets with non-default rule or having extra spacing = 55
[03/17 15:35:02   4179s] #Total wire length = 829271 um.
[03/17 15:35:02   4179s] #Total half perimeter of net bounding box = 710991 um.
[03/17 15:35:02   4179s] #Total wire length on LAYER M1 = 18694 um.
[03/17 15:35:02   4179s] #Total wire length on LAYER M2 = 276020 um.
[03/17 15:35:02   4179s] #Total wire length on LAYER M3 = 308241 um.
[03/17 15:35:02   4179s] #Total wire length on LAYER M4 = 137574 um.
[03/17 15:35:02   4179s] #Total wire length on LAYER M5 = 83892 um.
[03/17 15:35:02   4179s] #Total wire length on LAYER M6 = 2428 um.
[03/17 15:35:02   4179s] #Total wire length on LAYER M7 = 1904 um.
[03/17 15:35:02   4179s] #Total wire length on LAYER M8 = 518 um.
[03/17 15:35:02   4179s] #Total number of vias = 334334
[03/17 15:35:02   4179s] #Total number of multi-cut vias = 191937 ( 57.4%)
[03/17 15:35:02   4179s] #Total number of single cut vias = 142397 ( 42.6%)
[03/17 15:35:02   4179s] #Up-Via Summary (total 334334):
[03/17 15:35:02   4179s] #                   single-cut          multi-cut      Total
[03/17 15:35:02   4179s] #-----------------------------------------------------------
[03/17 15:35:02   4179s] # M1            123098 ( 68.3%)     57177 ( 31.7%)     180275
[03/17 15:35:02   4179s] # M2             17405 ( 13.6%)    110911 ( 86.4%)     128316
[03/17 15:35:02   4179s] # M3              1739 (  7.5%)     21515 ( 92.5%)      23254
[03/17 15:35:02   4179s] # M4               110 (  5.1%)      2068 ( 94.9%)       2178
[03/17 15:35:02   4179s] # M5                 7 (  4.3%)       155 ( 95.7%)        162
[03/17 15:35:02   4179s] # M6                25 ( 23.6%)        81 ( 76.4%)        106
[03/17 15:35:02   4179s] # M7                13 ( 30.2%)        30 ( 69.8%)         43
[03/17 15:35:02   4179s] #-----------------------------------------------------------
[03/17 15:35:02   4179s] #               142397 ( 42.6%)    191937 ( 57.4%)     334334 
[03/17 15:35:02   4179s] #
[03/17 15:35:02   4179s] #Total number of DRC violations = 0
[03/17 15:35:02   4180s] ### Time Record (Detail Routing) is uninstalled.
[03/17 15:35:02   4180s] #Cpu time = 00:00:09
[03/17 15:35:02   4180s] #Elapsed time = 00:00:09
[03/17 15:35:02   4180s] #Increased memory = 8.16 (MB)
[03/17 15:35:02   4180s] #Total memory = 1944.89 (MB)
[03/17 15:35:02   4180s] #Peak memory = 2459.74 (MB)
[03/17 15:35:02   4180s] ### Time Record (Antenna Fixing) is installed.
[03/17 15:35:03   4180s] #
[03/17 15:35:03   4180s] #start routing for process antenna violation fix ...
[03/17 15:35:03   4181s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/17 15:35:04   4182s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1953.91 (MB), peak = 2459.74 (MB)
[03/17 15:35:04   4182s] #
[03/17 15:35:05   4182s] #Total number of nets with non-default rule or having extra spacing = 55
[03/17 15:35:05   4182s] #Total wire length = 829271 um.
[03/17 15:35:05   4182s] #Total half perimeter of net bounding box = 710991 um.
[03/17 15:35:05   4182s] #Total wire length on LAYER M1 = 18694 um.
[03/17 15:35:05   4182s] #Total wire length on LAYER M2 = 276020 um.
[03/17 15:35:05   4182s] #Total wire length on LAYER M3 = 308241 um.
[03/17 15:35:05   4182s] #Total wire length on LAYER M4 = 137574 um.
[03/17 15:35:05   4182s] #Total wire length on LAYER M5 = 83892 um.
[03/17 15:35:05   4182s] #Total wire length on LAYER M6 = 2428 um.
[03/17 15:35:05   4182s] #Total wire length on LAYER M7 = 1904 um.
[03/17 15:35:05   4182s] #Total wire length on LAYER M8 = 518 um.
[03/17 15:35:05   4182s] #Total number of vias = 334334
[03/17 15:35:05   4182s] #Total number of multi-cut vias = 191937 ( 57.4%)
[03/17 15:35:05   4182s] #Total number of single cut vias = 142397 ( 42.6%)
[03/17 15:35:05   4182s] #Up-Via Summary (total 334334):
[03/17 15:35:05   4182s] #                   single-cut          multi-cut      Total
[03/17 15:35:05   4182s] #-----------------------------------------------------------
[03/17 15:35:05   4182s] # M1            123098 ( 68.3%)     57177 ( 31.7%)     180275
[03/17 15:35:05   4182s] # M2             17405 ( 13.6%)    110911 ( 86.4%)     128316
[03/17 15:35:05   4182s] # M3              1739 (  7.5%)     21515 ( 92.5%)      23254
[03/17 15:35:05   4182s] # M4               110 (  5.1%)      2068 ( 94.9%)       2178
[03/17 15:35:05   4182s] # M5                 7 (  4.3%)       155 ( 95.7%)        162
[03/17 15:35:05   4182s] # M6                25 ( 23.6%)        81 ( 76.4%)        106
[03/17 15:35:05   4182s] # M7                13 ( 30.2%)        30 ( 69.8%)         43
[03/17 15:35:05   4182s] #-----------------------------------------------------------
[03/17 15:35:05   4182s] #               142397 ( 42.6%)    191937 ( 57.4%)     334334 
[03/17 15:35:05   4182s] #
[03/17 15:35:05   4182s] #Total number of DRC violations = 0
[03/17 15:35:05   4182s] #Total number of net violated process antenna rule = 0
[03/17 15:35:05   4182s] #
[03/17 15:35:07   4184s] #
[03/17 15:35:07   4184s] #Total number of nets with non-default rule or having extra spacing = 55
[03/17 15:35:07   4184s] #Total wire length = 829271 um.
[03/17 15:35:07   4184s] #Total half perimeter of net bounding box = 710991 um.
[03/17 15:35:07   4184s] #Total wire length on LAYER M1 = 18694 um.
[03/17 15:35:07   4184s] #Total wire length on LAYER M2 = 276020 um.
[03/17 15:35:07   4184s] #Total wire length on LAYER M3 = 308241 um.
[03/17 15:35:07   4184s] #Total wire length on LAYER M4 = 137574 um.
[03/17 15:35:07   4184s] #Total wire length on LAYER M5 = 83892 um.
[03/17 15:35:07   4184s] #Total wire length on LAYER M6 = 2428 um.
[03/17 15:35:07   4184s] #Total wire length on LAYER M7 = 1904 um.
[03/17 15:35:07   4184s] #Total wire length on LAYER M8 = 518 um.
[03/17 15:35:07   4184s] #Total number of vias = 334334
[03/17 15:35:07   4184s] #Total number of multi-cut vias = 191937 ( 57.4%)
[03/17 15:35:07   4184s] #Total number of single cut vias = 142397 ( 42.6%)
[03/17 15:35:07   4184s] #Up-Via Summary (total 334334):
[03/17 15:35:07   4184s] #                   single-cut          multi-cut      Total
[03/17 15:35:07   4184s] #-----------------------------------------------------------
[03/17 15:35:07   4184s] # M1            123098 ( 68.3%)     57177 ( 31.7%)     180275
[03/17 15:35:07   4184s] # M2             17405 ( 13.6%)    110911 ( 86.4%)     128316
[03/17 15:35:07   4184s] # M3              1739 (  7.5%)     21515 ( 92.5%)      23254
[03/17 15:35:07   4184s] # M4               110 (  5.1%)      2068 ( 94.9%)       2178
[03/17 15:35:07   4184s] # M5                 7 (  4.3%)       155 ( 95.7%)        162
[03/17 15:35:07   4184s] # M6                25 ( 23.6%)        81 ( 76.4%)        106
[03/17 15:35:07   4184s] # M7                13 ( 30.2%)        30 ( 69.8%)         43
[03/17 15:35:07   4184s] #-----------------------------------------------------------
[03/17 15:35:07   4184s] #               142397 ( 42.6%)    191937 ( 57.4%)     334334 
[03/17 15:35:07   4184s] #
[03/17 15:35:07   4184s] #Total number of DRC violations = 0
[03/17 15:35:07   4184s] #Total number of net violated process antenna rule = 0
[03/17 15:35:07   4184s] #
[03/17 15:35:07   4184s] ### Time Record (Antenna Fixing) is uninstalled.
[03/17 15:35:07   4184s] #detailRoute Statistics:
[03/17 15:35:07   4184s] #Cpu time = 00:00:13
[03/17 15:35:07   4184s] #Elapsed time = 00:00:14
[03/17 15:35:07   4184s] #Increased memory = 17.48 (MB)
[03/17 15:35:07   4184s] #Total memory = 1954.21 (MB)
[03/17 15:35:07   4184s] #Peak memory = 2459.74 (MB)
[03/17 15:35:07   4184s] #Skip updating routing design signature in db-snapshot flow
[03/17 15:35:07   4184s] ### Time Record (DB Export) is installed.
[03/17 15:35:09   4185s] ### Time Record (DB Export) is uninstalled.
[03/17 15:35:09   4185s] ### Time Record (Post Callback) is installed.
[03/17 15:35:09   4186s] ### Time Record (Post Callback) is uninstalled.
[03/17 15:35:09   4186s] #
[03/17 15:35:09   4186s] #globalDetailRoute statistics:
[03/17 15:35:09   4186s] #Cpu time = 00:00:36
[03/17 15:35:09   4186s] #Elapsed time = 00:00:37
[03/17 15:35:09   4186s] #Increased memory = -85.19 (MB)
[03/17 15:35:09   4186s] #Total memory = 1889.50 (MB)
[03/17 15:35:09   4186s] #Peak memory = 2459.74 (MB)
[03/17 15:35:09   4186s] #Number of warnings = 6
[03/17 15:35:09   4186s] #Total number of warnings = 30
[03/17 15:35:09   4186s] #Number of fails = 0
[03/17 15:35:09   4186s] #Total number of fails = 0
[03/17 15:35:09   4186s] #Complete globalDetailRoute on Fri Mar 17 15:35:09 2023
[03/17 15:35:09   4186s] #
[03/17 15:35:09   4186s] ### Time Record (globalDetailRoute) is uninstalled.
[03/17 15:35:09   4186s] ### 
[03/17 15:35:09   4186s] ###   Scalability Statistics
[03/17 15:35:09   4186s] ### 
[03/17 15:35:09   4186s] ### --------------------------------+----------------+----------------+----------------+
[03/17 15:35:09   4186s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/17 15:35:09   4186s] ### --------------------------------+----------------+----------------+----------------+
[03/17 15:35:09   4186s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/17 15:35:09   4186s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/17 15:35:09   4186s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/17 15:35:09   4186s] ###   DB Import                     |        00:00:04|        00:00:04|             1.0|
[03/17 15:35:09   4186s] ###   DB Export                     |        00:00:02|        00:00:02|             1.0|
[03/17 15:35:09   4186s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/17 15:35:09   4186s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/17 15:35:09   4186s] ###   Data Preparation              |        00:00:03|        00:00:03|             1.0|
[03/17 15:35:09   4186s] ###   Global Routing                |        00:00:06|        00:00:07|             0.9|
[03/17 15:35:09   4186s] ###   Track Assignment              |        00:00:04|        00:00:05|             1.0|
[03/17 15:35:09   4186s] ###   Detail Routing                |        00:00:09|        00:00:09|             1.0|
[03/17 15:35:09   4186s] ###   Antenna Fixing                |        00:00:04|        00:00:05|             0.9|
[03/17 15:35:09   4186s] ###   Entire Command                |        00:00:36|        00:00:37|             1.0|
[03/17 15:35:09   4186s] ### --------------------------------+----------------+----------------+----------------+
[03/17 15:35:10   4186s] ### 
[03/17 15:35:10   4186s] **optDesign ... cpu = 0:02:09, real = 0:02:11, mem = 1849.3M, totSessionCpu=1:09:46 **
[03/17 15:35:10   4186s] -routeWithEco false                       # bool, default=false
[03/17 15:35:10   4186s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/17 15:35:10   4186s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/17 15:35:10   4186s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/17 15:35:10   4186s] New Signature Flow (restoreNanoRouteOptions) ....
[03/17 15:35:10   4186s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/17 15:35:10   4186s] Extraction called for design 'fullchip' of instances=51135 and nets=65366 using extraction engine 'postRoute' at effort level 'low' .
[03/17 15:35:10   4186s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/17 15:35:10   4186s] RC Extraction called in multi-corner(2) mode.
[03/17 15:35:10   4186s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/17 15:35:10   4186s] Process corner(s) are loaded.
[03/17 15:35:10   4186s]  Corner: Cmax
[03/17 15:35:10   4186s]  Corner: Cmin
[03/17 15:35:10   4186s] extractDetailRC Option : -outfile /tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d -maxResLength 200  -extended
[03/17 15:35:10   4186s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/17 15:35:10   4186s]       RC Corner Indexes            0       1   
[03/17 15:35:10   4186s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/17 15:35:10   4186s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/17 15:35:10   4186s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/17 15:35:10   4186s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/17 15:35:10   4186s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/17 15:35:10   4186s] Shrink Factor                : 1.00000
[03/17 15:35:11   4187s] LayerId::1 widthSet size::4
[03/17 15:35:11   4187s] LayerId::2 widthSet size::4
[03/17 15:35:11   4187s] LayerId::3 widthSet size::4
[03/17 15:35:11   4187s] LayerId::4 widthSet size::4
[03/17 15:35:11   4187s] LayerId::5 widthSet size::4
[03/17 15:35:11   4187s] LayerId::6 widthSet size::4
[03/17 15:35:11   4187s] LayerId::7 widthSet size::4
[03/17 15:35:11   4187s] LayerId::8 widthSet size::4
[03/17 15:35:11   4187s] Initializing multi-corner capacitance tables ... 
[03/17 15:35:11   4187s] Initializing multi-corner resistance tables ...
[03/17 15:35:11   4187s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.268084 ; uaWl: 0.995972 ; uaWlH: 0.263583 ; aWlH: 0.003459 ; Pmax: 0.833900 ; wcR: 0.636400 ; newSi: 0.089000 ; pMod: 82 ; 
[03/17 15:35:11   4188s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2439.3M)
[03/17 15:35:12   4188s] Creating parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d' for storing RC.
[03/17 15:35:12   4189s] Extracted 10.0003% (CPU Time= 0:00:01.9  MEM= 2510.9M)
[03/17 15:35:13   4189s] Extracted 20.0003% (CPU Time= 0:00:02.3  MEM= 2510.9M)
[03/17 15:35:13   4190s] Extracted 30.0003% (CPU Time= 0:00:02.7  MEM= 2510.9M)
[03/17 15:35:14   4190s] Extracted 40.0004% (CPU Time= 0:00:03.2  MEM= 2510.9M)
[03/17 15:35:14   4191s] Extracted 50.0004% (CPU Time= 0:00:03.9  MEM= 2514.9M)
[03/17 15:35:16   4192s] Extracted 60.0003% (CPU Time= 0:00:05.4  MEM= 2514.9M)
[03/17 15:35:16   4193s] Extracted 70.0003% (CPU Time= 0:00:05.9  MEM= 2514.9M)
[03/17 15:35:17   4193s] Extracted 80.0003% (CPU Time= 0:00:06.3  MEM= 2514.9M)
[03/17 15:35:17   4194s] Extracted 90.0004% (CPU Time= 0:00:07.0  MEM= 2514.9M)
[03/17 15:35:19   4196s] Extracted 100% (CPU Time= 0:00:08.6  MEM= 2516.9M)
[03/17 15:35:19   4196s] Number of Extracted Resistors     : 855649
[03/17 15:35:19   4196s] Number of Extracted Ground Cap.   : 858448
[03/17 15:35:19   4196s] Number of Extracted Coupling Cap. : 1231956
[03/17 15:35:19   4196s] Opening parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d' for reading (mem: 2485.656M)
[03/17 15:35:19   4196s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/17 15:35:19   4196s]  Corner: Cmax
[03/17 15:35:19   4196s]  Corner: Cmin
[03/17 15:35:19   4196s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2485.7M)
[03/17 15:35:19   4196s] Creating parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb_Filter.rcdb.d' for storing RC.
[03/17 15:35:20   4197s] Closing parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d': 55303 access done (mem: 2485.656M)
[03/17 15:35:20   4197s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2485.656M)
[03/17 15:35:20   4197s] Opening parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d' for reading (mem: 2485.656M)
[03/17 15:35:20   4197s] processing rcdb (/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d) for hinst (top) of cell (fullchip);
[03/17 15:35:21   4198s] Closing parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d': 0 access done (mem: 2485.656M)
[03/17 15:35:21   4198s] Lumped Parasitic Loading Completed (total cpu=0:00:01.2, real=0:00:01.0, current mem=2485.656M)
[03/17 15:35:21   4198s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:12.2  Real Time: 0:00:11.0  MEM: 2485.656M)
[03/17 15:35:21   4198s] **optDesign ... cpu = 0:02:21, real = 0:02:22, mem = 1845.6M, totSessionCpu=1:09:59 **
[03/17 15:35:21   4198s] Starting delay calculation for Setup views
[03/17 15:35:21   4198s] Starting SI iteration 1 using Infinite Timing Windows
[03/17 15:35:21   4199s] #################################################################################
[03/17 15:35:21   4199s] # Design Stage: PostRoute
[03/17 15:35:21   4199s] # Design Name: fullchip
[03/17 15:35:21   4199s] # Design Mode: 65nm
[03/17 15:35:21   4199s] # Analysis Mode: MMMC OCV 
[03/17 15:35:21   4199s] # Parasitics Mode: SPEF/RCDB
[03/17 15:35:21   4199s] # Signoff Settings: SI On 
[03/17 15:35:21   4199s] #################################################################################
[03/17 15:35:23   4200s] AAE_INFO: 1 threads acquired from CTE.
[03/17 15:35:23   4200s] Setting infinite Tws ...
[03/17 15:35:23   4200s] First Iteration Infinite Tw... 
[03/17 15:35:23   4201s] Calculate early delays in OCV mode...
[03/17 15:35:23   4201s] Calculate late delays in OCV mode...
[03/17 15:35:23   4201s] Topological Sorting (REAL = 0:00:00.0, MEM = 2447.0M, InitMEM = 2439.2M)
[03/17 15:35:23   4201s] Start delay calculation (fullDC) (1 T). (MEM=2447)
[03/17 15:35:23   4201s] LayerId::1 widthSet size::4
[03/17 15:35:23   4201s] LayerId::2 widthSet size::4
[03/17 15:35:23   4201s] LayerId::3 widthSet size::4
[03/17 15:35:23   4201s] LayerId::4 widthSet size::4
[03/17 15:35:23   4201s] LayerId::5 widthSet size::4
[03/17 15:35:23   4201s] LayerId::6 widthSet size::4
[03/17 15:35:23   4201s] LayerId::7 widthSet size::4
[03/17 15:35:23   4201s] LayerId::8 widthSet size::4
[03/17 15:35:23   4201s] Initializing multi-corner capacitance tables ... 
[03/17 15:35:24   4201s] Initializing multi-corner resistance tables ...
[03/17 15:35:24   4201s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.268084 ; uaWl: 0.995972 ; uaWlH: 0.263583 ; aWlH: 0.003459 ; Pmax: 0.833900 ; wcR: 0.636400 ; newSi: 0.089000 ; pMod: 82 ; 
[03/17 15:35:25   4202s] End AAE Lib Interpolated Model. (MEM=2458.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:35:25   4202s] Opening parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d' for reading (mem: 2458.609M)
[03/17 15:35:25   4202s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2458.6M)
[03/17 15:35:43   4221s] Total number of fetched objects 55320
[03/17 15:35:43   4221s] AAE_INFO-618: Total number of nets in the design is 65366,  84.6 percent of the nets selected for SI analysis
[03/17 15:35:44   4221s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[03/17 15:35:44   4221s] End delay calculation. (MEM=2509.29 CPU=0:00:18.3 REAL=0:00:19.0)
[03/17 15:35:44   4221s] End delay calculation (fullDC). (MEM=2509.29 CPU=0:00:20.5 REAL=0:00:21.0)
[03/17 15:35:44   4221s] *** CDM Built up (cpu=0:00:22.6  real=0:00:23.0  mem= 2509.3M) ***
[03/17 15:35:46   4223s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2509.3M)
[03/17 15:35:46   4223s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/17 15:35:46   4224s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2509.3M)
[03/17 15:35:46   4224s] Starting SI iteration 2
[03/17 15:35:47   4224s] Calculate early delays in OCV mode...
[03/17 15:35:47   4224s] Calculate late delays in OCV mode...
[03/17 15:35:47   4224s] Start delay calculation (fullDC) (1 T). (MEM=2467.41)
[03/17 15:35:47   4224s] End AAE Lib Interpolated Model. (MEM=2467.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:35:53   4231s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/17 15:35:53   4231s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 55320. 
[03/17 15:35:53   4231s] Total number of fetched objects 55320
[03/17 15:35:53   4231s] AAE_INFO-618: Total number of nets in the design is 65366,  8.8 percent of the nets selected for SI analysis
[03/17 15:35:53   4231s] End delay calculation. (MEM=2473.56 CPU=0:00:06.3 REAL=0:00:06.0)
[03/17 15:35:53   4231s] End delay calculation (fullDC). (MEM=2473.56 CPU=0:00:06.5 REAL=0:00:06.0)
[03/17 15:35:53   4231s] *** CDM Built up (cpu=0:00:06.6  real=0:00:06.0  mem= 2473.6M) ***
[03/17 15:35:56   4234s] *** Done Building Timing Graph (cpu=0:00:35.5 real=0:00:35.0 totSessionCpu=1:10:34 mem=2473.6M)
[03/17 15:35:56   4234s] End AAE Lib Interpolated Model. (MEM=2473.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:35:56   4234s] ** Profile ** Start :  cpu=0:00:00.0, mem=2473.6M
[03/17 15:35:56   4234s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2473.6M
[03/17 15:35:57   4234s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.097, MEM:2473.6M
[03/17 15:35:57   4234s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2473.6M
[03/17 15:35:57   4235s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2473.6M
[03/17 15:35:58   4236s] ** Profile ** DRVs :  cpu=0:00:01.0, mem=2488.8M
[03/17 15:35:58   4236s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.295  | -0.013  | -0.295  |
|           TNS (ns):| -33.541 | -0.052  | -33.541 |
|    Violating Paths:|   306   |    5    |   306   |
|          All Paths:|  8650   |  5576   |  6730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.403%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2488.8M
[03/17 15:35:58   4236s] **optDesign ... cpu = 0:02:59, real = 0:02:59, mem = 1957.2M, totSessionCpu=1:10:36 **
[03/17 15:35:58   4236s] **optDesign ... cpu = 0:02:59, real = 0:02:59, mem = 1957.2M, totSessionCpu=1:10:36 **
[03/17 15:35:58   4236s] Executing marking Critical Nets1
[03/17 15:35:58   4236s] Latch borrow mode reset to max_borrow
[03/17 15:36:01   4239s] <optDesign CMD> Restore Using all VT Cells
[03/17 15:36:01   4239s] cleaningup cpe interface
[03/17 15:36:01   4239s] Reported timing to dir ./timingReports
[03/17 15:36:01   4239s] **optDesign ... cpu = 0:03:02, real = 0:03:02, mem = 1946.3M, totSessionCpu=1:10:39 **
[03/17 15:36:01   4239s] End AAE Lib Interpolated Model. (MEM=2450.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:36:01   4239s] Begin: glitch net info
[03/17 15:36:02   4239s] glitch slack range: number of glitch nets
[03/17 15:36:02   4239s] glitch slack < -0.32 : 0
[03/17 15:36:02   4239s] -0.32 < glitch slack < -0.28 : 0
[03/17 15:36:02   4239s] -0.28 < glitch slack < -0.24 : 0
[03/17 15:36:02   4239s] -0.24 < glitch slack < -0.2 : 0
[03/17 15:36:02   4239s] -0.2 < glitch slack < -0.16 : 0
[03/17 15:36:02   4239s] -0.16 < glitch slack < -0.12 : 0
[03/17 15:36:02   4239s] -0.12 < glitch slack < -0.08 : 0
[03/17 15:36:02   4239s] -0.08 < glitch slack < -0.04 : 0
[03/17 15:36:02   4239s] -0.04 < glitch slack : 0
[03/17 15:36:02   4239s] End: glitch net info
[03/17 15:36:02   4239s] ** Profile ** Start :  cpu=0:00:00.0, mem=2450.8M
[03/17 15:36:02   4239s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2450.8M
[03/17 15:36:02   4239s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.099, MEM:2450.8M
[03/17 15:36:02   4239s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2450.8M
[03/17 15:36:02   4240s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2460.9M
[03/17 15:36:03   4240s] ** Profile ** Total reports :  cpu=0:00:00.3, mem=2452.9M
[03/17 15:36:06   4242s] ** Profile ** DRVs :  cpu=0:00:02.2, mem=2450.9M
[03/17 15:36:06   4242s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.295  | -0.013  | -0.295  |
|           TNS (ns):| -33.541 | -0.052  | -33.541 |
|    Violating Paths:|   306   |    5    |   306   |
|          All Paths:|  8650   |  5576   |  6730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.403%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2450.9M
[03/17 15:36:06   4242s] **optDesign ... cpu = 0:03:05, real = 0:03:07, mem = 1943.0M, totSessionCpu=1:10:43 **
[03/17 15:36:06   4242s]  ReSet Options after AAE Based Opt flow 
[03/17 15:36:06   4242s] *** Finished optDesign ***
[03/17 15:36:06   4242s] cleaningup cpe interface
[03/17 15:36:06   4242s] cleaningup cpe interface
[03/17 15:36:06   4242s] 
[03/17 15:36:06   4242s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:03:17 real=  0:03:18)
[03/17 15:36:06   4242s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[03/17 15:36:06   4242s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:25.7 real=0:00:23.6)
[03/17 15:36:06   4242s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:40.0 real=0:00:40.0)
[03/17 15:36:06   4242s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/17 15:36:06   4242s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:01.8 real=0:00:01.9)
[03/17 15:36:06   4242s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:20.3 real=0:00:20.6)
[03/17 15:36:06   4242s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.6 real=0:00:01.8)
[03/17 15:36:06   4242s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:36.1 real=0:00:37.8)
[03/17 15:36:06   4242s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:37.5 real=0:00:37.6)
[03/17 15:36:06   4242s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/17 15:36:06   4242s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:03.0 real=0:00:03.0)
[03/17 15:36:06   4242s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/17 15:36:06   4242s] Info: pop threads available for lower-level modules during optimization.
[03/17 15:36:06   4242s] Deleting Lib Analyzer.
[03/17 15:36:06   4242s] Info: Destroy the CCOpt slew target map.
[03/17 15:36:06   4242s] clean pInstBBox. size 0
[03/17 15:36:06   4242s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/17 15:36:06   4242s] All LLGs are deleted
[03/17 15:36:06   4242s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2450.8M
[03/17 15:36:06   4242s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2446.2M
[03/17 15:36:06   4242s] 
[03/17 15:36:06   4242s] =============================================================================================
[03/17 15:36:06   4242s]  Final TAT Report for optDesign
[03/17 15:36:06   4242s] =============================================================================================
[03/17 15:36:06   4242s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:36:06   4242s] ---------------------------------------------------------------------------------------------
[03/17 15:36:06   4242s] [ DrvOpt                 ]      1   0:00:12.8  (   6.9 % )     0:00:12.8 /  0:00:12.8    1.0
[03/17 15:36:06   4242s] [ ClockDrv               ]      1   0:00:01.8  (   1.0 % )     0:00:01.8 /  0:00:01.8    1.0
[03/17 15:36:06   4242s] [ ViewPruning            ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:36:06   4242s] [ CheckPlace             ]      1   0:00:00.5  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.0
[03/17 15:36:06   4242s] [ RefinePlace            ]      1   0:00:02.1  (   1.2 % )     0:00:02.1 /  0:00:02.1    1.0
[03/17 15:36:06   4242s] [ EcoRoute               ]      1   0:00:37.6  (  20.2 % )     0:00:37.6 /  0:00:36.0    1.0
[03/17 15:36:06   4242s] [ ExtractRC              ]      2   0:00:22.9  (  12.3 % )     0:00:22.9 /  0:00:25.0    1.1
[03/17 15:36:06   4242s] [ TimingUpdate           ]     12   0:00:11.4  (   6.1 % )     0:01:16.0 /  0:01:16.3    1.0
[03/17 15:36:06   4242s] [ FullDelayCalc          ]      2   0:01:04.5  (  34.7 % )     0:01:04.5 /  0:01:04.9    1.0
[03/17 15:36:06   4242s] [ OptSummaryReport       ]      5   0:00:02.2  (   1.2 % )     0:00:11.7 /  0:00:09.7    0.8
[03/17 15:36:06   4242s] [ TimingReport           ]      5   0:00:02.2  (   1.2 % )     0:00:02.2 /  0:00:02.3    1.0
[03/17 15:36:06   4242s] [ DrvReport              ]      5   0:00:06.8  (   3.6 % )     0:00:06.8 /  0:00:05.9    0.9
[03/17 15:36:06   4242s] [ GenerateReports        ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 15:36:06   4242s] [ PropagateActivity      ]      1   0:00:03.2  (   1.7 % )     0:00:03.2 /  0:00:03.2    1.0
[03/17 15:36:06   4242s] [ MISC                   ]          0:00:17.5  (   9.4 % )     0:00:17.5 /  0:00:17.5    1.0
[03/17 15:36:06   4242s] ---------------------------------------------------------------------------------------------
[03/17 15:36:06   4242s]  optDesign TOTAL                    0:03:06.0  ( 100.0 % )     0:03:06.0 /  0:03:04.8    1.0
[03/17 15:36:06   4242s] ---------------------------------------------------------------------------------------------
[03/17 15:36:06   4242s] 
[03/17 15:36:06   4242s] Deleting Cell Server ...
[03/17 15:36:29   4246s] <CMD> optDesign -postRoute -inc
[03/17 15:36:29   4246s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1861.2M, totSessionCpu=1:10:47 **
[03/17 15:36:29   4246s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/17 15:36:29   4246s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/17 15:36:30   4247s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/17 15:36:30   4247s] Creating Cell Server ...(0, 0, 0, 0)
[03/17 15:36:30   4247s] Summary for sequential cells identification: 
[03/17 15:36:30   4247s]   Identified SBFF number: 199
[03/17 15:36:30   4247s]   Identified MBFF number: 0
[03/17 15:36:30   4247s]   Identified SB Latch number: 0
[03/17 15:36:30   4247s]   Identified MB Latch number: 0
[03/17 15:36:30   4247s]   Not identified SBFF number: 0
[03/17 15:36:30   4247s]   Not identified MBFF number: 0
[03/17 15:36:30   4247s]   Not identified SB Latch number: 0
[03/17 15:36:30   4247s]   Not identified MB Latch number: 0
[03/17 15:36:30   4247s]   Number of sequential cells which are not FFs: 104
[03/17 15:36:30   4247s]  Visiting view : WC_VIEW
[03/17 15:36:30   4247s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/17 15:36:30   4247s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/17 15:36:30   4247s]  Visiting view : BC_VIEW
[03/17 15:36:30   4247s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/17 15:36:30   4247s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/17 15:36:30   4247s]  Setting StdDelay to 14.50
[03/17 15:36:30   4247s] Creating Cell Server, finished. 
[03/17 15:36:30   4247s] 
[03/17 15:36:30   4247s] Need call spDPlaceInit before registerPrioInstLoc.
[03/17 15:36:30   4247s] GigaOpt running with 1 threads.
[03/17 15:36:30   4247s] Info: 1 threads available for lower-level modules during optimization.
[03/17 15:36:30   4247s] OPERPROF: Starting DPlace-Init at level 1, MEM:2391.2M
[03/17 15:36:30   4247s] z: 2, totalTracks: 1
[03/17 15:36:30   4247s] z: 4, totalTracks: 1
[03/17 15:36:30   4247s] z: 6, totalTracks: 1
[03/17 15:36:30   4247s] z: 8, totalTracks: 1
[03/17 15:36:30   4247s] #spOpts: N=65 mergeVia=F 
[03/17 15:36:30   4247s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2391.2M
[03/17 15:36:30   4247s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2391.2M
[03/17 15:36:30   4247s] Core basic site is core
[03/17 15:36:30   4247s] SiteArray: non-trimmed site array dimensions = 365 x 3296
[03/17 15:36:30   4247s] SiteArray: use 4,861,952 bytes
[03/17 15:36:30   4247s] SiteArray: current memory after site array memory allocation 2395.8M
[03/17 15:36:30   4247s] SiteArray: FP blocked sites are writable
[03/17 15:36:30   4247s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 15:36:30   4247s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2395.8M
[03/17 15:36:30   4247s] Process 36298 wires and vias for routing blockage and capacity analysis
[03/17 15:36:30   4247s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.070, REAL:0.065, MEM:2395.8M
[03/17 15:36:30   4247s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.170, REAL:0.175, MEM:2395.8M
[03/17 15:36:30   4247s] OPERPROF:     Starting CMU at level 3, MEM:2395.8M
[03/17 15:36:30   4247s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:2395.8M
[03/17 15:36:30   4247s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.190, REAL:0.198, MEM:2395.8M
[03/17 15:36:30   4247s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2395.8MB).
[03/17 15:36:30   4247s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.289, MEM:2395.8M
[03/17 15:36:30   4247s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/17 15:36:30   4247s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/17 15:36:30   4247s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/17 15:36:30   4247s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/17 15:36:30   4247s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/17 15:36:30   4247s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/17 15:36:30   4247s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/17 15:36:30   4247s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/17 15:36:30   4247s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/17 15:36:30   4247s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/17 15:36:30   4247s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/17 15:36:30   4247s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/17 15:36:30   4247s] 	Cell FILL1_LL, site bcore.
[03/17 15:36:30   4247s] 	Cell FILL_NW_HH, site bcore.
[03/17 15:36:30   4247s] 	Cell FILL_NW_LL, site bcore.
[03/17 15:36:30   4247s] 	Cell LVLLHCD1, site bcore.
[03/17 15:36:30   4247s] 	Cell LVLLHCD2, site bcore.
[03/17 15:36:30   4247s] 	Cell LVLLHCD4, site bcore.
[03/17 15:36:30   4247s] 	Cell LVLLHCD8, site bcore.
[03/17 15:36:30   4247s] 	Cell LVLLHD1, site bcore.
[03/17 15:36:30   4247s] 	Cell LVLLHD2, site bcore.
[03/17 15:36:30   4247s] 	Cell LVLLHD4, site bcore.
[03/17 15:36:30   4247s] 	Cell LVLLHD8, site bcore.
[03/17 15:36:30   4247s] .
[03/17 15:36:30   4247s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2395.8M
[03/17 15:36:30   4247s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.220, REAL:0.226, MEM:2395.8M
[03/17 15:36:30   4247s] 
[03/17 15:36:30   4247s] Creating Lib Analyzer ...
[03/17 15:36:30   4247s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/17 15:36:30   4247s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/17 15:36:30   4247s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/17 15:36:30   4247s] 
[03/17 15:36:31   4248s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:10:49 mem=2417.9M
[03/17 15:36:31   4248s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:10:49 mem=2417.9M
[03/17 15:36:31   4248s] Creating Lib Analyzer, finished. 
[03/17 15:36:32   4249s] Effort level <high> specified for reg2reg path_group
[03/17 15:36:35   4252s]              0V	    VSS
[03/17 15:36:35   4252s]            0.9V	    VDD
[03/17 15:36:39   4256s] Processing average sequential pin duty cycle 
[03/17 15:36:39   4256s] Processing average sequential pin duty cycle 
[03/17 15:36:39   4256s] Initializing cpe interface
[03/17 15:36:41   4258s] Processing average sequential pin duty cycle 
[03/17 15:36:44   4261s] **optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1950.8M, totSessionCpu=1:11:02 **
[03/17 15:36:44   4261s] **INFO: DRVs not fixed with -incr option
[03/17 15:36:44   4261s] Existing Dirty Nets : 0
[03/17 15:36:44   4261s] New Signature Flow (optDesignCheckOptions) ....
[03/17 15:36:44   4261s] #Taking db snapshot
[03/17 15:36:44   4261s] #Taking db snapshot ... done
[03/17 15:36:44   4261s] OPERPROF: Starting checkPlace at level 1, MEM:2456.5M
[03/17 15:36:44   4261s] z: 2, totalTracks: 1
[03/17 15:36:44   4261s] z: 4, totalTracks: 1
[03/17 15:36:44   4261s] z: 6, totalTracks: 1
[03/17 15:36:44   4261s] z: 8, totalTracks: 1
[03/17 15:36:44   4261s] #spOpts: N=65 
[03/17 15:36:44   4261s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2456.5M
[03/17 15:36:44   4261s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.087, MEM:2456.5M
[03/17 15:36:44   4261s] Begin checking placement ... (start mem=2456.5M, init mem=2456.5M)
[03/17 15:36:44   4261s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2456.5M
[03/17 15:36:44   4261s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.003, MEM:2456.5M
[03/17 15:36:44   4261s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2456.5M
[03/17 15:36:44   4262s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.220, REAL:0.223, MEM:2456.5M
[03/17 15:36:44   4262s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2456.5M
[03/17 15:36:44   4262s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.030, REAL:0.025, MEM:2456.5M
[03/17 15:36:45   4262s] *info: Placed = 51135         
[03/17 15:36:45   4262s] *info: Unplaced = 0           
[03/17 15:36:45   4262s] Placement Density:46.40%(200968/433094)
[03/17 15:36:45   4262s] Placement Density (including fixed std cells):46.40%(200968/433094)
[03/17 15:36:45   4262s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2456.5M
[03/17 15:36:45   4262s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.017, MEM:2451.9M
[03/17 15:36:45   4262s] Finished checkPlace (total: cpu=0:00:00.5, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:01.0; mem=2451.9M)
[03/17 15:36:45   4262s] OPERPROF: Finished checkPlace at level 1, CPU:0.470, REAL:0.476, MEM:2451.9M
[03/17 15:36:45   4262s]  Initial DC engine is -> aae
[03/17 15:36:45   4262s]  
[03/17 15:36:45   4262s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/17 15:36:45   4262s]  
[03/17 15:36:45   4262s]  
[03/17 15:36:45   4262s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/17 15:36:45   4262s]  
[03/17 15:36:45   4262s] Reset EOS DB
[03/17 15:36:45   4262s] Ignoring AAE DB Resetting ...
[03/17 15:36:45   4262s]  Set Options for AAE Based Opt flow 
[03/17 15:36:45   4262s] *** optDesign -postRoute ***
[03/17 15:36:45   4262s] DRC Margin: user margin 0.0; extra margin 0
[03/17 15:36:45   4262s] Setup Target Slack: user slack 0
[03/17 15:36:45   4262s] Hold Target Slack: user slack 0
[03/17 15:36:45   4262s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/17 15:36:45   4262s] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[03/17 15:36:45   4262s] All LLGs are deleted
[03/17 15:36:45   4262s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2451.9M
[03/17 15:36:45   4262s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:2451.9M
[03/17 15:36:45   4262s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2451.9M
[03/17 15:36:45   4262s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2451.9M
[03/17 15:36:45   4262s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2456.5M
[03/17 15:36:45   4262s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.070, REAL:0.066, MEM:2456.5M
[03/17 15:36:45   4262s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.170, REAL:0.170, MEM:2456.5M
[03/17 15:36:45   4262s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.190, REAL:0.187, MEM:2456.5M
[03/17 15:36:45   4262s] Include MVT Delays for Hold Opt
[03/17 15:36:45   4262s] Deleting Cell Server ...
[03/17 15:36:45   4262s] Deleting Lib Analyzer.
[03/17 15:36:45   4262s] ** INFO : this run is activating 'postRoute' automaton
[03/17 15:36:45   4262s] 
[03/17 15:36:45   4262s] Power view               = WC_VIEW
[03/17 15:36:45   4262s] Number of VT partitions  = 2
[03/17 15:36:45   4262s] Standard cells in design = 811
[03/17 15:36:45   4262s] Instances in design      = 51135
[03/17 15:36:45   4262s] 
[03/17 15:36:45   4262s] Instance distribution across the VT partitions:
[03/17 15:36:45   4262s] 
[03/17 15:36:45   4262s]  LVT : inst = 3234 (6.3%), cells = 335 (41.31%)
[03/17 15:36:45   4262s]    Lib tcbn65gpluswc        : inst = 3234 (6.3%)
[03/17 15:36:45   4262s] 
[03/17 15:36:45   4262s]  HVT : inst = 47901 (93.7%), cells = 461 (56.84%)
[03/17 15:36:45   4262s]    Lib tcbn65gpluswc        : inst = 47901 (93.7%)
[03/17 15:36:45   4262s] 
[03/17 15:36:45   4262s] Reporting took 0 sec
[03/17 15:36:45   4262s] Closing parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d': 55045 access done (mem: 2456.488M)
[03/17 15:36:45   4262s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/17 15:36:45   4262s] Extraction called for design 'fullchip' of instances=51135 and nets=65366 using extraction engine 'postRoute' at effort level 'low' .
[03/17 15:36:45   4262s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/17 15:36:45   4262s] RC Extraction called in multi-corner(2) mode.
[03/17 15:36:45   4262s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/17 15:36:45   4262s] Process corner(s) are loaded.
[03/17 15:36:45   4262s]  Corner: Cmax
[03/17 15:36:45   4262s]  Corner: Cmin
[03/17 15:36:45   4262s] extractDetailRC Option : -outfile /tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d -maxResLength 200  -extended
[03/17 15:36:45   4262s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/17 15:36:45   4262s]       RC Corner Indexes            0       1   
[03/17 15:36:45   4262s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/17 15:36:45   4262s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/17 15:36:45   4262s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/17 15:36:45   4262s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/17 15:36:45   4262s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/17 15:36:45   4262s] Shrink Factor                : 1.00000
[03/17 15:36:46   4263s] LayerId::1 widthSet size::4
[03/17 15:36:46   4263s] LayerId::2 widthSet size::4
[03/17 15:36:46   4263s] LayerId::3 widthSet size::4
[03/17 15:36:46   4263s] LayerId::4 widthSet size::4
[03/17 15:36:46   4263s] LayerId::5 widthSet size::4
[03/17 15:36:46   4263s] LayerId::6 widthSet size::4
[03/17 15:36:46   4263s] LayerId::7 widthSet size::4
[03/17 15:36:46   4263s] LayerId::8 widthSet size::4
[03/17 15:36:46   4263s] Initializing multi-corner capacitance tables ... 
[03/17 15:36:46   4263s] Initializing multi-corner resistance tables ...
[03/17 15:36:47   4264s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.268084 ; uaWl: 0.995972 ; uaWlH: 0.263583 ; aWlH: 0.003459 ; Pmax: 0.833900 ; wcR: 0.636400 ; newSi: 0.089000 ; pMod: 82 ; 
[03/17 15:36:47   4264s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2441.5M)
[03/17 15:36:47   4264s] Creating parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d' for storing RC.
[03/17 15:36:48   4265s] Extracted 10.0003% (CPU Time= 0:00:01.9  MEM= 2513.1M)
[03/17 15:36:48   4266s] Extracted 20.0003% (CPU Time= 0:00:02.3  MEM= 2513.1M)
[03/17 15:36:49   4266s] Extracted 30.0003% (CPU Time= 0:00:02.7  MEM= 2513.1M)
[03/17 15:36:49   4266s] Extracted 40.0004% (CPU Time= 0:00:03.2  MEM= 2513.1M)
[03/17 15:36:50   4267s] Extracted 50.0004% (CPU Time= 0:00:04.0  MEM= 2517.1M)
[03/17 15:36:51   4269s] Extracted 60.0003% (CPU Time= 0:00:05.5  MEM= 2517.1M)
[03/17 15:36:52   4269s] Extracted 70.0003% (CPU Time= 0:00:05.9  MEM= 2517.1M)
[03/17 15:36:52   4270s] Extracted 80.0003% (CPU Time= 0:00:06.4  MEM= 2517.1M)
[03/17 15:36:53   4270s] Extracted 90.0004% (CPU Time= 0:00:07.0  MEM= 2517.1M)
[03/17 15:36:55   4272s] Extracted 100% (CPU Time= 0:00:08.7  MEM= 2519.2M)
[03/17 15:36:55   4272s] Number of Extracted Resistors     : 855649
[03/17 15:36:55   4272s] Number of Extracted Ground Cap.   : 858448
[03/17 15:36:55   4272s] Number of Extracted Coupling Cap. : 1231956
[03/17 15:36:55   4272s] Opening parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d' for reading (mem: 2487.875M)
[03/17 15:36:55   4272s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/17 15:36:55   4272s]  Corner: Cmax
[03/17 15:36:55   4272s]  Corner: Cmin
[03/17 15:36:55   4272s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2487.9M)
[03/17 15:36:55   4272s] Creating parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb_Filter.rcdb.d' for storing RC.
[03/17 15:36:56   4273s] Closing parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d': 55303 access done (mem: 2487.875M)
[03/17 15:36:56   4273s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2487.875M)
[03/17 15:36:56   4273s] Opening parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d' for reading (mem: 2487.875M)
[03/17 15:36:56   4273s] processing rcdb (/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d) for hinst (top) of cell (fullchip);
[03/17 15:36:56   4274s] Closing parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d': 0 access done (mem: 2487.875M)
[03/17 15:36:56   4274s] Lumped Parasitic Loading Completed (total cpu=0:00:01.2, real=0:00:00.0, current mem=2487.875M)
[03/17 15:36:56   4274s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:12.2  Real Time: 0:00:11.0  MEM: 2487.875M)
[03/17 15:36:57   4275s] Opening parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d' for reading (mem: 2470.148M)
[03/17 15:36:57   4275s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2470.1M)
[03/17 15:36:57   4275s] LayerId::1 widthSet size::4
[03/17 15:36:57   4275s] LayerId::2 widthSet size::4
[03/17 15:36:57   4275s] LayerId::3 widthSet size::4
[03/17 15:36:57   4275s] LayerId::4 widthSet size::4
[03/17 15:36:57   4275s] LayerId::5 widthSet size::4
[03/17 15:36:57   4275s] LayerId::6 widthSet size::4
[03/17 15:36:57   4275s] LayerId::7 widthSet size::4
[03/17 15:36:57   4275s] LayerId::8 widthSet size::4
[03/17 15:36:57   4275s] Initializing multi-corner capacitance tables ... 
[03/17 15:36:57   4275s] Initializing multi-corner resistance tables ...
[03/17 15:36:57   4276s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.268084 ; uaWl: 0.995972 ; uaWlH: 0.263583 ; aWlH: 0.003459 ; Pmax: 0.833900 ; wcR: 0.636400 ; newSi: 0.089000 ; pMod: 82 ; 
[03/17 15:36:57   4276s] End AAE Lib Interpolated Model. (MEM=2470.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:36:57   4276s] **INFO: Starting Blocking QThread with 1 CPU
[03/17 15:36:57   4276s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/17 15:36:57   4276s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
[03/17 15:36:57   4276s] Starting delay calculation for Hold views
[03/17 15:36:57   4276s] #################################################################################
[03/17 15:36:57   4276s] # Design Stage: PostRoute
[03/17 15:36:57   4276s] # Design Name: fullchip
[03/17 15:36:57   4276s] # Design Mode: 65nm
[03/17 15:36:57   4276s] # Analysis Mode: MMMC OCV 
[03/17 15:36:57   4276s] # Parasitics Mode: SPEF/RCDB
[03/17 15:36:57   4276s] # Signoff Settings: SI Off 
[03/17 15:36:57   4276s] #################################################################################
[03/17 15:36:57   4276s] AAE_INFO: 1 threads acquired from CTE.
[03/17 15:36:57   4276s] Calculate late delays in OCV mode...
[03/17 15:36:57   4276s] Calculate early delays in OCV mode...
[03/17 15:36:57   4276s] Topological Sorting (REAL = 0:00:00.0, MEM = 6.0M, InitMEM = 0.0M)
[03/17 15:36:57   4276s] Start delay calculation (fullDC) (1 T). (MEM=5.96094)
[03/17 15:36:57   4276s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/17 15:36:57   4276s] End AAE Lib Interpolated Model. (MEM=25.6875 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:36:57   4276s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/17 15:36:57   4276s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 55320. 
[03/17 15:36:57   4276s] Total number of fetched objects 55320
[03/17 15:36:57   4276s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/17 15:36:57   4276s] End delay calculation. (MEM=0 CPU=0:00:08.6 REAL=0:00:08.0)
[03/17 15:36:57   4276s] End delay calculation (fullDC). (MEM=0 CPU=0:00:10.1 REAL=0:00:10.0)
[03/17 15:36:57   4276s] *** CDM Built up (cpu=0:00:10.5  real=0:00:10.0  mem= 0.0M) ***
[03/17 15:36:57   4276s] *** Done Building Timing Graph (cpu=0:00:12.3 real=0:00:12.0 totSessionCpu=0:01:32 mem=0.0M)
[03/17 15:36:57   4276s] Done building cte hold timing graph (HoldAware) cpu=0:00:14.8 real=0:00:14.0 totSessionCpu=0:01:32 mem=0.0M ***
[03/17 15:36:57   4276s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[03/17 15:36:57   4276s] *** QThread HoldInit [finish] : cpu/real = 0:00:16.0/0:00:16.0 (1.0), mem = 0.0M
[03/17 15:36:57   4276s] 
[03/17 15:36:57   4276s] =============================================================================================
[03/17 15:36:57   4276s]  Step TAT Report for QThreadWorker #1
[03/17 15:36:57   4276s] =============================================================================================
[03/17 15:36:57   4276s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:36:57   4276s] ---------------------------------------------------------------------------------------------
[03/17 15:36:57   4276s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:36:57   4276s] [ TimingUpdate           ]      1   0:00:01.8  (  11.1 % )     0:00:12.3 /  0:00:12.3    1.0
[03/17 15:36:57   4276s] [ FullDelayCalc          ]      1   0:00:10.5  (  65.7 % )     0:00:10.5 /  0:00:10.6    1.0
[03/17 15:36:57   4276s] [ SlackTraversorInit     ]      1   0:00:00.7  (   4.2 % )     0:00:00.7 /  0:00:00.7    1.0
[03/17 15:36:57   4276s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:36:57   4276s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:36:57   4276s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:36:57   4276s] [ MISC                   ]          0:00:03.0  (  19.0 % )     0:00:03.0 /  0:00:03.0    1.0
[03/17 15:36:57   4276s] ---------------------------------------------------------------------------------------------
[03/17 15:36:57   4276s]  QThreadWorker #1 TOTAL             0:00:16.0  ( 100.0 % )     0:00:16.0 /  0:00:16.0    1.0
[03/17 15:36:57   4276s] ---------------------------------------------------------------------------------------------
[03/17 15:36:57   4276s] 
[03/17 15:37:14   4291s]  
_______________________________________________________________________
[03/17 15:37:16   4293s] Starting delay calculation for Setup views
[03/17 15:37:16   4293s] Starting SI iteration 1 using Infinite Timing Windows
[03/17 15:37:16   4293s] #################################################################################
[03/17 15:37:16   4293s] # Design Stage: PostRoute
[03/17 15:37:16   4293s] # Design Name: fullchip
[03/17 15:37:16   4293s] # Design Mode: 65nm
[03/17 15:37:16   4293s] # Analysis Mode: MMMC OCV 
[03/17 15:37:16   4293s] # Parasitics Mode: SPEF/RCDB
[03/17 15:37:16   4293s] # Signoff Settings: SI On 
[03/17 15:37:16   4293s] #################################################################################
[03/17 15:37:17   4294s] AAE_INFO: 1 threads acquired from CTE.
[03/17 15:37:17   4294s] Setting infinite Tws ...
[03/17 15:37:17   4294s] First Iteration Infinite Tw... 
[03/17 15:37:17   4294s] Calculate early delays in OCV mode...
[03/17 15:37:17   4294s] Calculate late delays in OCV mode...
[03/17 15:37:17   4294s] Topological Sorting (REAL = 0:00:00.0, MEM = 2476.0M, InitMEM = 2468.1M)
[03/17 15:37:17   4294s] Start delay calculation (fullDC) (1 T). (MEM=2475.96)
[03/17 15:37:17   4295s] End AAE Lib Interpolated Model. (MEM=2487.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:37:36   4313s] Total number of fetched objects 55320
[03/17 15:37:36   4313s] AAE_INFO-618: Total number of nets in the design is 65366,  84.6 percent of the nets selected for SI analysis
[03/17 15:37:36   4313s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/17 15:37:36   4313s] End delay calculation. (MEM=2535.25 CPU=0:00:18.1 REAL=0:00:18.0)
[03/17 15:37:36   4313s] End delay calculation (fullDC). (MEM=2535.25 CPU=0:00:19.5 REAL=0:00:19.0)
[03/17 15:37:36   4314s] *** CDM Built up (cpu=0:00:20.3  real=0:00:20.0  mem= 2535.3M) ***
[03/17 15:37:38   4316s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2535.3M)
[03/17 15:37:38   4316s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/17 15:37:39   4316s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:01.0, MEM = 2535.3M)
[03/17 15:37:39   4316s] 
[03/17 15:37:39   4316s] Executing IPO callback for view pruning ..
[03/17 15:37:39   4316s] Starting SI iteration 2
[03/17 15:37:39   4316s] Calculate early delays in OCV mode...
[03/17 15:37:39   4316s] Calculate late delays in OCV mode...
[03/17 15:37:39   4317s] Start delay calculation (fullDC) (1 T). (MEM=2446.37)
[03/17 15:37:39   4317s] End AAE Lib Interpolated Model. (MEM=2446.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:37:46   4323s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/17 15:37:46   4323s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 55320. 
[03/17 15:37:46   4323s] Total number of fetched objects 55320
[03/17 15:37:46   4323s] AAE_INFO-618: Total number of nets in the design is 65366,  8.8 percent of the nets selected for SI analysis
[03/17 15:37:46   4323s] End delay calculation. (MEM=2452.52 CPU=0:00:06.4 REAL=0:00:06.0)
[03/17 15:37:46   4323s] End delay calculation (fullDC). (MEM=2452.52 CPU=0:00:06.7 REAL=0:00:07.0)
[03/17 15:37:46   4323s] *** CDM Built up (cpu=0:00:06.8  real=0:00:07.0  mem= 2452.5M) ***
[03/17 15:37:48   4326s] *** Done Building Timing Graph (cpu=0:00:33.1 real=0:00:33.0 totSessionCpu=1:12:06 mem=2452.5M)
[03/17 15:37:49   4326s] End AAE Lib Interpolated Model. (MEM=2452.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:37:49   4326s] ** Profile ** Start :  cpu=0:00:00.0, mem=2452.5M
[03/17 15:37:49   4326s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2452.5M
[03/17 15:37:49   4326s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.108, MEM:2452.5M
[03/17 15:37:49   4326s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2452.5M
[03/17 15:37:49   4327s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2452.5M
[03/17 15:37:50   4328s] ** Profile ** DRVs :  cpu=0:00:01.0, mem=2467.8M
[03/17 15:37:50   4328s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.295  | -0.013  | -0.295  |
|           TNS (ns):| -33.541 | -0.052  | -33.541 |
|    Violating Paths:|   306   |    5    |   306   |
|          All Paths:|  8650   |  5576   |  6730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.403%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:22, real = 0:01:22, mem = 1930.8M, totSessionCpu=1:12:08 **
[03/17 15:37:51   4328s] Setting latch borrow mode to budget during optimization.
[03/17 15:37:54   4331s] Info: Done creating the CCOpt slew target map.
[03/17 15:37:54   4331s] *** Timing NOT met, worst failing slack is -0.295
[03/17 15:37:54   4331s] *** Check timing (0:00:00.0)
[03/17 15:37:54   4331s] #InfoCS: Num dontuse cells 92, Num usable cells 758
[03/17 15:37:54   4331s] optDesignOneStep: Power Flow
[03/17 15:37:54   4331s] #InfoCS: Num dontuse cells 92, Num usable cells 758
[03/17 15:37:54   4331s] Begin: GigaOpt Optimization in WNS mode
[03/17 15:37:54   4331s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -usefulSkew -nativePathGroupFlow -skipLowEffortCategoryOptimization
[03/17 15:37:54   4331s] Info: 0 don't touch net , 601 undriven nets excluded from IPO operation.
[03/17 15:37:54   4331s] Info: 1 clock net  excluded from IPO operation.
[03/17 15:37:54   4331s] End AAE Lib Interpolated Model. (MEM=2429.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:37:54   4331s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:12:11.5/1:22:46.7 (0.9), mem = 2429.8M
[03/17 15:37:54   4331s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.16097.24
[03/17 15:37:54   4331s] (I,S,L,T): WC_VIEW: 68.2633, 31.3696, 1.38354, 101.016
[03/17 15:37:54   4331s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 15:37:54   4331s] ### Creating PhyDesignMc. totSessionCpu=1:12:12 mem=2429.8M
[03/17 15:37:54   4331s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/17 15:37:54   4331s] OPERPROF: Starting DPlace-Init at level 1, MEM:2429.8M
[03/17 15:37:54   4331s] z: 2, totalTracks: 1
[03/17 15:37:54   4331s] z: 4, totalTracks: 1
[03/17 15:37:54   4331s] z: 6, totalTracks: 1
[03/17 15:37:54   4331s] z: 8, totalTracks: 1
[03/17 15:37:54   4331s] #spOpts: N=65 mergeVia=F 
[03/17 15:37:54   4332s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2429.8M
[03/17 15:37:54   4332s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.098, MEM:2429.8M
[03/17 15:37:54   4332s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2429.8MB).
[03/17 15:37:54   4332s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.173, MEM:2429.8M
[03/17 15:37:55   4332s] TotalInstCnt at PhyDesignMc Initialization: 51,135
[03/17 15:37:55   4332s] ### Creating PhyDesignMc, finished. totSessionCpu=1:12:12 mem=2429.8M
[03/17 15:37:55   4332s] ### Creating RouteCongInterface, started
[03/17 15:37:55   4332s] ### Creating LA Mngr. totSessionCpu=1:12:13 mem=2550.1M
[03/17 15:37:56   4333s] ### Creating LA Mngr, finished. totSessionCpu=1:12:14 mem=2566.1M
[03/17 15:37:57   4334s] ### Creating RouteCongInterface, finished
[03/17 15:37:57   4334s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/17 15:37:57   4334s] 
[03/17 15:37:57   4334s] Creating Lib Analyzer ...
[03/17 15:37:57   4334s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/17 15:37:57   4334s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/17 15:37:57   4334s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/17 15:37:57   4334s] 
[03/17 15:37:58   4335s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:12:15 mem=2566.1M
[03/17 15:37:58   4335s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:12:15 mem=2566.1M
[03/17 15:37:58   4335s] Creating Lib Analyzer, finished. 
[03/17 15:38:03   4341s] *info: 1 clock net excluded
[03/17 15:38:04   4341s] *info: 2 special nets excluded.
[03/17 15:38:04   4341s] *info: 10034 no-driver nets excluded.
[03/17 15:38:08   4345s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.16097.11
[03/17 15:38:08   4345s] PathGroup :  reg2reg  TargetSlack : 0 
[03/17 15:38:08   4345s] ** GigaOpt Optimizer WNS Slack -0.295 TNS Slack -33.541 Density 46.40
[03/17 15:38:08   4345s] Optimizer WNS Pass 0
[03/17 15:38:08   4345s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.295|-33.541|
|reg2reg   |-0.013| -0.052|
|HEPG      |-0.013| -0.052|
|All Paths |-0.295|-33.541|
+----------+------+-------+

[03/17 15:38:08   4345s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.013ns TNS -0.052ns; HEPG WNS -0.013ns TNS -0.052ns; all paths WNS -0.295ns TNS -33.541ns; Real time 0:31:34
[03/17 15:38:08   4345s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2585.2M
[03/17 15:38:08   4345s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2585.2M
[03/17 15:38:09   4346s] Active Path Group: reg2reg  
[03/17 15:38:09   4346s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 15:38:09   4346s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 15:38:09   4346s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 15:38:09   4346s] |  -0.013|   -0.295|  -0.052|  -33.541|    46.40%|   0:00:00.0| 2585.2M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 15:38:13   4350s] |  -0.005|   -0.296|  -0.013|  -33.596|    46.41%|   0:00:04.0| 2613.3M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 15:38:13   4350s] Starting generalSmallTnsOpt
[03/17 15:38:13   4350s] Ending generalSmallTnsOpt End
[03/17 15:38:13   4350s] |  -0.005|   -0.296|  -0.013|  -33.596|    46.41%|   0:00:00.0| 2613.3M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 15:38:13   4350s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 15:38:13   4350s] 
[03/17 15:38:13   4350s] *** Finish Core Optimize Step (cpu=0:00:04.0 real=0:00:04.0 mem=2613.3M) ***
[03/17 15:38:13   4350s] 
[03/17 15:38:13   4350s] *** Finished Optimize Step Cumulative (cpu=0:00:04.1 real=0:00:04.0 mem=2613.3M) ***
[03/17 15:38:13   4350s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.296|-33.596|
|reg2reg   |-0.005| -0.013|
|HEPG      |-0.005| -0.013|
|All Paths |-0.296|-33.596|
+----------+------+-------+

[03/17 15:38:13   4350s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.005ns TNS -0.013ns; HEPG WNS -0.005ns TNS -0.013ns; all paths WNS -0.296ns TNS -33.597ns; Real time 0:31:39
[03/17 15:38:13   4350s] ** GigaOpt Optimizer WNS Slack -0.296 TNS Slack -33.596 Density 46.41
[03/17 15:38:13   4350s] Update Timing Windows (Threshold 0.015) ...
[03/17 15:38:13   4350s] Re Calculate Delays on 36 Nets
[03/17 15:38:13   4350s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.296|-33.596|
|reg2reg   |-0.005| -0.013|
|HEPG      |-0.005| -0.013|
|All Paths |-0.296|-33.596|
+----------+------+-------+

[03/17 15:38:13   4350s] **** Begin NDR-Layer Usage Statistics ****
[03/17 15:38:13   4350s] Layer 7 has 41 constrained nets 
[03/17 15:38:13   4350s] **** End NDR-Layer Usage Statistics ****
[03/17 15:38:13   4350s] 
[03/17 15:38:13   4350s] *** Finish Post Route Setup Fixing (cpu=0:00:05.3 real=0:00:05.0 mem=2613.3M) ***
[03/17 15:38:13   4350s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.16097.11
[03/17 15:38:13   4350s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2594.3M
[03/17 15:38:14   4350s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.230, REAL:0.237, MEM:2594.3M
[03/17 15:38:14   4350s] TotalInstCnt at PhyDesignMc Destruction: 51,140
[03/17 15:38:14   4351s] (I,S,L,T): WC_VIEW: 68.2718, 31.378, 1.38414, 101.034
[03/17 15:38:14   4351s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.16097.24
[03/17 15:38:14   4351s] *** SetupOpt [finish] : cpu/real = 0:00:19.6/0:00:19.9 (1.0), totSession cpu/real = 1:12:31.1/1:23:06.6 (0.9), mem = 2594.3M
[03/17 15:38:14   4351s] 
[03/17 15:38:14   4351s] =============================================================================================
[03/17 15:38:14   4351s]  Step TAT Report for WnsOpt #4
[03/17 15:38:14   4351s] =============================================================================================
[03/17 15:38:14   4351s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:38:14   4351s] ---------------------------------------------------------------------------------------------
[03/17 15:38:14   4351s] [ SlackTraversorInit     ]      1   0:00:00.5  (   2.3 % )     0:00:00.5 /  0:00:00.4    1.0
[03/17 15:38:14   4351s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/17 15:38:14   4351s] [ LibAnalyzerInit        ]      2   0:00:02.3  (  11.8 % )     0:00:02.3 /  0:00:02.3    1.0
[03/17 15:38:14   4351s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:38:14   4351s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   2.3 % )     0:00:00.5 /  0:00:00.5    1.0
[03/17 15:38:14   4351s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   2.1 % )     0:00:01.6 /  0:00:01.6    1.0
[03/17 15:38:14   4351s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[03/17 15:38:14   4351s] [ TransformInit          ]      1   0:00:08.0  (  40.3 % )     0:00:09.2 /  0:00:09.2    1.0
[03/17 15:38:14   4351s] [ SpefRCNetCheck         ]      1   0:00:01.9  (   9.6 % )     0:00:01.9 /  0:00:01.9    1.0
[03/17 15:38:14   4351s] [ SmallTnsOpt            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[03/17 15:38:14   4351s] [ OptSingleIteration     ]     16   0:00:00.0  (   0.2 % )     0:00:03.9 /  0:00:03.9    1.0
[03/17 15:38:14   4351s] [ OptGetWeight           ]     16   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[03/17 15:38:14   4351s] [ OptEval                ]     16   0:00:03.4  (  17.2 % )     0:00:03.4 /  0:00:03.4    1.0
[03/17 15:38:14   4351s] [ OptCommit              ]     16   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[03/17 15:38:14   4351s] [ IncrTimingUpdate       ]     15   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.3
[03/17 15:38:14   4351s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    0.9
[03/17 15:38:14   4351s] [ IncrDelayCalc          ]     30   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[03/17 15:38:14   4351s] [ AAESlewUpdate          ]      1   0:00:00.1  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 15:38:14   4351s] [ SetupOptGetWorkingSet  ]     44   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.2
[03/17 15:38:14   4351s] [ SetupOptGetActiveNode  ]     44   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.1
[03/17 15:38:14   4351s] [ SetupOptSlackGraph     ]     16   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.8
[03/17 15:38:14   4351s] [ MISC                   ]          0:00:02.0  (  10.0 % )     0:00:02.0 /  0:00:01.6    0.8
[03/17 15:38:14   4351s] ---------------------------------------------------------------------------------------------
[03/17 15:38:14   4351s]  WnsOpt #4 TOTAL                    0:00:19.9  ( 100.0 % )     0:00:19.9 /  0:00:19.6    1.0
[03/17 15:38:14   4351s] ---------------------------------------------------------------------------------------------
[03/17 15:38:14   4351s] 
[03/17 15:38:14   4351s] Running refinePlace -preserveRouting true -hardFence false
[03/17 15:38:14   4351s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2594.3M
[03/17 15:38:14   4351s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2594.3M
[03/17 15:38:14   4351s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2594.3M
[03/17 15:38:14   4351s] z: 2, totalTracks: 1
[03/17 15:38:14   4351s] z: 4, totalTracks: 1
[03/17 15:38:14   4351s] z: 6, totalTracks: 1
[03/17 15:38:14   4351s] z: 8, totalTracks: 1
[03/17 15:38:14   4351s] #spOpts: N=65 
[03/17 15:38:14   4351s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2594.3M
[03/17 15:38:14   4351s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.130, REAL:0.127, MEM:2594.3M
[03/17 15:38:14   4351s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2594.3MB).
[03/17 15:38:14   4351s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.200, REAL:0.202, MEM:2594.3M
[03/17 15:38:14   4351s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.200, REAL:0.204, MEM:2594.3M
[03/17 15:38:14   4351s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.16097.22
[03/17 15:38:14   4351s] OPERPROF:   Starting RefinePlace at level 2, MEM:2594.3M
[03/17 15:38:14   4351s] *** Starting refinePlace (1:12:31 mem=2594.3M) ***
[03/17 15:38:14   4351s] Total net bbox length = 6.483e+05 (3.424e+05 3.059e+05) (ext = 1.296e+05)
[03/17 15:38:14   4351s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2594.3M
[03/17 15:38:14   4351s] Starting refinePlace ...
[03/17 15:38:14   4351s]   Spread Effort: high, post-route mode, useDDP on.
[03/17 15:38:14   4351s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2594.3MB) @(1:12:31 - 1:12:32).
[03/17 15:38:14   4351s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 15:38:14   4351s] wireLenOptFixPriorityInst 0 inst fixed
[03/17 15:38:15   4351s] 
[03/17 15:38:15   4351s] Running Spiral with 1 thread in Normal Mode  fetchWidth=324 
[03/17 15:38:16   4352s] Move report: legalization moves 60 insts, mean move: 2.38 um, max move: 9.00 um
[03/17 15:38:16   4352s] 	Max move on inst (FE_OCPC1313_n6147): (584.60, 461.80) --> (584.60, 470.80)
[03/17 15:38:16   4352s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:02.0, mem=2594.3MB) @(1:12:32 - 1:12:33).
[03/17 15:38:16   4353s] Move report: Detail placement moves 60 insts, mean move: 2.38 um, max move: 9.00 um
[03/17 15:38:16   4353s] 	Max move on inst (FE_OCPC1313_n6147): (584.60, 461.80) --> (584.60, 470.80)
[03/17 15:38:16   4353s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2594.3MB
[03/17 15:38:16   4353s] Statistics of distance of Instance movement in refine placement:
[03/17 15:38:16   4353s]   maximum (X+Y) =         9.00 um
[03/17 15:38:16   4353s]   inst (FE_OCPC1313_n6147) with max move: (584.6, 461.8) -> (584.6, 470.8)
[03/17 15:38:16   4353s]   mean    (X+Y) =         2.38 um
[03/17 15:38:16   4353s] Summary Report:
[03/17 15:38:16   4353s] Instances move: 60 (out of 51140 movable)
[03/17 15:38:16   4353s] Instances flipped: 0
[03/17 15:38:16   4353s] Mean displacement: 2.38 um
[03/17 15:38:16   4353s] Max displacement: 9.00 um (Instance: FE_OCPC1313_n6147) (584.6, 461.8) -> (584.6, 470.8)
[03/17 15:38:16   4353s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
[03/17 15:38:16   4353s] Total instances moved : 60
[03/17 15:38:16   4353s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.590, REAL:1.588, MEM:2594.3M
[03/17 15:38:16   4353s] Total net bbox length = 6.484e+05 (3.424e+05 3.060e+05) (ext = 1.296e+05)
[03/17 15:38:16   4353s] Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2594.3MB
[03/17 15:38:16   4353s] [CPU] RefinePlace/total (cpu=0:00:01.7, real=0:00:02.0, mem=2594.3MB) @(1:12:31 - 1:12:33).
[03/17 15:38:16   4353s] *** Finished refinePlace (1:12:33 mem=2594.3M) ***
[03/17 15:38:16   4353s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.16097.22
[03/17 15:38:16   4353s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.740, REAL:1.744, MEM:2594.3M
[03/17 15:38:16   4353s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2594.3M
[03/17 15:38:16   4353s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.230, REAL:0.229, MEM:2594.3M
[03/17 15:38:16   4353s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.170, REAL:2.179, MEM:2594.3M
[03/17 15:38:16   4353s] End: GigaOpt Optimization in WNS mode
[03/17 15:38:16   4353s] Skipping post route harden opt
[03/17 15:38:16   4353s] #InfoCS: Num dontuse cells 92, Num usable cells 758
[03/17 15:38:16   4353s] optDesignOneStep: Power Flow
[03/17 15:38:16   4353s] #InfoCS: Num dontuse cells 92, Num usable cells 758
[03/17 15:38:16   4353s] Deleting Lib Analyzer.
[03/17 15:38:16   4353s] Begin: GigaOpt Optimization in TNS mode
[03/17 15:38:16   4353s] Info: 0 don't touch net , 601 undriven nets excluded from IPO operation.
[03/17 15:38:16   4353s] Info: 1 clock net  excluded from IPO operation.
[03/17 15:38:16   4353s] End AAE Lib Interpolated Model. (MEM=2505.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:38:16   4353s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:12:33.7/1:23:09.2 (0.9), mem = 2505.3M
[03/17 15:38:16   4353s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.16097.25
[03/17 15:38:17   4354s] (I,S,L,T): WC_VIEW: 68.2718, 31.378, 1.38414, 101.034
[03/17 15:38:17   4354s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 15:38:17   4354s] ### Creating PhyDesignMc. totSessionCpu=1:12:34 mem=2505.3M
[03/17 15:38:17   4354s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/17 15:38:17   4354s] OPERPROF: Starting DPlace-Init at level 1, MEM:2505.3M
[03/17 15:38:17   4354s] z: 2, totalTracks: 1
[03/17 15:38:17   4354s] z: 4, totalTracks: 1
[03/17 15:38:17   4354s] z: 6, totalTracks: 1
[03/17 15:38:17   4354s] z: 8, totalTracks: 1
[03/17 15:38:17   4354s] #spOpts: N=65 
[03/17 15:38:17   4354s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2505.3M
[03/17 15:38:17   4354s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.112, MEM:2505.3M
[03/17 15:38:17   4354s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2505.3MB).
[03/17 15:38:17   4354s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.181, MEM:2505.3M
[03/17 15:38:17   4354s] TotalInstCnt at PhyDesignMc Initialization: 51,140
[03/17 15:38:17   4354s] ### Creating PhyDesignMc, finished. totSessionCpu=1:12:35 mem=2505.3M
[03/17 15:38:17   4354s] ### Creating RouteCongInterface, started
[03/17 15:38:18   4354s] ### Creating RouteCongInterface, finished
[03/17 15:38:18   4354s] 
[03/17 15:38:18   4354s] Creating Lib Analyzer ...
[03/17 15:38:18   4354s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/17 15:38:18   4354s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/17 15:38:18   4354s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/17 15:38:18   4354s] 
[03/17 15:38:19   4356s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:12:36 mem=2507.3M
[03/17 15:38:19   4356s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:12:36 mem=2507.3M
[03/17 15:38:19   4356s] Creating Lib Analyzer, finished. 
[03/17 15:38:25   4361s] *info: 1 clock net excluded
[03/17 15:38:25   4361s] *info: 2 special nets excluded.
[03/17 15:38:25   4361s] *info: 10034 no-driver nets excluded.
[03/17 15:38:28   4364s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.16097.12
[03/17 15:38:28   4364s] PathGroup :  reg2reg  TargetSlack : 0 
[03/17 15:38:28   4365s] ** GigaOpt Optimizer WNS Slack -0.296 TNS Slack -33.596 Density 46.41
[03/17 15:38:28   4365s] Optimizer TNS Opt
[03/17 15:38:28   4365s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.296|-33.596|
|reg2reg   |-0.005| -0.013|
|HEPG      |-0.005| -0.013|
|All Paths |-0.296|-33.596|
+----------+------+-------+

[03/17 15:38:28   4365s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.005ns TNS -0.013ns; HEPG WNS -0.005ns TNS -0.013ns; all paths WNS -0.296ns TNS -33.597ns; Real time 0:31:54
[03/17 15:38:28   4365s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2526.3M
[03/17 15:38:28   4365s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2526.3M
[03/17 15:38:28   4365s] Active Path Group: reg2reg  
[03/17 15:38:28   4365s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 15:38:28   4365s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 15:38:29   4365s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 15:38:29   4365s] |  -0.005|   -0.296|  -0.013|  -33.596|    46.41%|   0:00:01.0| 2526.3M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 15:38:29   4365s] |  -0.005|   -0.296|  -0.013|  -33.596|    46.41%|   0:00:00.0| 2567.6M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_17_/D        |
[03/17 15:38:29   4365s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 15:38:29   4365s] 
[03/17 15:38:29   4365s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=2567.6M) ***
[03/17 15:38:29   4365s] 
[03/17 15:38:29   4365s] *** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:01.0 mem=2567.6M) ***
[03/17 15:38:29   4365s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.296|-33.596|
|reg2reg   |-0.005| -0.013|
|HEPG      |-0.005| -0.013|
|All Paths |-0.296|-33.596|
+----------+------+-------+

[03/17 15:38:29   4365s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.005ns TNS -0.013ns; HEPG WNS -0.005ns TNS -0.013ns; all paths WNS -0.296ns TNS -33.597ns; Real time 0:31:55
[03/17 15:38:29   4365s] ** GigaOpt Optimizer WNS Slack -0.296 TNS Slack -33.596 Density 46.41
[03/17 15:38:29   4365s] Update Timing Windows (Threshold 0.015) ...
[03/17 15:38:29   4366s] Re Calculate Delays on 0 Nets
[03/17 15:38:29   4366s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.296|-33.596|
|reg2reg   |-0.005| -0.013|
|HEPG      |-0.005| -0.013|
|All Paths |-0.296|-33.596|
+----------+------+-------+

[03/17 15:38:29   4366s] **** Begin NDR-Layer Usage Statistics ****
[03/17 15:38:29   4366s] Layer 7 has 41 constrained nets 
[03/17 15:38:29   4366s] **** End NDR-Layer Usage Statistics ****
[03/17 15:38:29   4366s] 
[03/17 15:38:29   4366s] *** Finish Post Route Setup Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=2567.6M) ***
[03/17 15:38:29   4366s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.16097.12
[03/17 15:38:29   4366s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2548.5M
[03/17 15:38:30   4366s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.230, REAL:0.226, MEM:2548.5M
[03/17 15:38:30   4366s] TotalInstCnt at PhyDesignMc Destruction: 51,140
[03/17 15:38:30   4366s] (I,S,L,T): WC_VIEW: 68.2718, 31.378, 1.38414, 101.034
[03/17 15:38:30   4366s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.16097.25
[03/17 15:38:30   4366s] *** SetupOpt [finish] : cpu/real = 0:00:13.0/0:00:13.4 (1.0), totSession cpu/real = 1:12:46.7/1:23:22.6 (0.9), mem = 2548.5M
[03/17 15:38:30   4366s] 
[03/17 15:38:30   4366s] =============================================================================================
[03/17 15:38:30   4366s]  Step TAT Report for TnsOpt #8
[03/17 15:38:30   4366s] =============================================================================================
[03/17 15:38:30   4366s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:38:30   4366s] ---------------------------------------------------------------------------------------------
[03/17 15:38:30   4366s] [ SlackTraversorInit     ]      1   0:00:00.3  (   2.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 15:38:30   4366s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   9.0 % )     0:00:01.2 /  0:00:01.2    1.0
[03/17 15:38:30   4366s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    6.8
[03/17 15:38:30   4366s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   3.5 % )     0:00:00.5 /  0:00:00.5    1.0
[03/17 15:38:30   4366s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   2.7 % )     0:00:00.4 /  0:00:00.4    1.0
[03/17 15:38:30   4366s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:38:30   4366s] [ TransformInit          ]      1   0:00:07.9  (  58.8 % )     0:00:09.1 /  0:00:09.1    1.0
[03/17 15:38:30   4366s] [ SpefRCNetCheck         ]      1   0:00:00.9  (   6.3 % )     0:00:00.9 /  0:00:00.9    1.0
[03/17 15:38:30   4366s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/17 15:38:30   4366s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:38:30   4366s] [ OptEval                ]      2   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[03/17 15:38:30   4366s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:38:30   4366s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    5.1
[03/17 15:38:30   4366s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:38:30   4366s] [ AAESlewUpdate          ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/17 15:38:30   4366s] [ SetupOptGetWorkingSet  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:38:30   4366s] [ SetupOptGetActiveNode  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:38:30   4366s] [ SetupOptSlackGraph     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.3
[03/17 15:38:30   4366s] [ MISC                   ]          0:00:02.0  (  14.8 % )     0:00:02.0 /  0:00:01.6    0.8
[03/17 15:38:30   4366s] ---------------------------------------------------------------------------------------------
[03/17 15:38:30   4366s]  TnsOpt #8 TOTAL                    0:00:13.4  ( 100.0 % )     0:00:13.4 /  0:00:13.0    1.0
[03/17 15:38:30   4366s] ---------------------------------------------------------------------------------------------
[03/17 15:38:30   4366s] 
[03/17 15:38:30   4366s] Running refinePlace -preserveRouting true -hardFence false
[03/17 15:38:30   4366s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2548.5M
[03/17 15:38:30   4366s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2548.5M
[03/17 15:38:30   4366s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2548.5M
[03/17 15:38:30   4366s] z: 2, totalTracks: 1
[03/17 15:38:30   4366s] z: 4, totalTracks: 1
[03/17 15:38:30   4366s] z: 6, totalTracks: 1
[03/17 15:38:30   4366s] z: 8, totalTracks: 1
[03/17 15:38:30   4366s] #spOpts: N=65 
[03/17 15:38:30   4366s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2548.5M
[03/17 15:38:30   4366s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.110, REAL:0.117, MEM:2548.5M
[03/17 15:38:30   4366s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2548.5MB).
[03/17 15:38:30   4366s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.190, REAL:0.188, MEM:2548.5M
[03/17 15:38:30   4366s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.190, REAL:0.189, MEM:2548.5M
[03/17 15:38:30   4366s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.16097.23
[03/17 15:38:30   4366s] OPERPROF:   Starting RefinePlace at level 2, MEM:2548.5M
[03/17 15:38:30   4366s] *** Starting refinePlace (1:12:47 mem=2548.5M) ***
[03/17 15:38:30   4366s] Total net bbox length = 6.484e+05 (3.424e+05 3.060e+05) (ext = 1.296e+05)
[03/17 15:38:30   4366s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2548.5M
[03/17 15:38:30   4366s] Starting refinePlace ...
[03/17 15:38:30   4367s]   Spread Effort: high, post-route mode, useDDP on.
[03/17 15:38:30   4367s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2548.5MB) @(1:12:47 - 1:12:47).
[03/17 15:38:30   4367s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 15:38:30   4367s] wireLenOptFixPriorityInst 0 inst fixed
[03/17 15:38:31   4367s] 
[03/17 15:38:31   4367s] Running Spiral with 1 thread in Normal Mode  fetchWidth=324 
[03/17 15:38:32   4368s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 15:38:32   4368s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:02.0, mem=2548.5MB) @(1:12:47 - 1:12:49).
[03/17 15:38:32   4368s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 15:38:32   4368s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2548.5MB
[03/17 15:38:32   4368s] Statistics of distance of Instance movement in refine placement:
[03/17 15:38:32   4368s]   maximum (X+Y) =         0.00 um
[03/17 15:38:32   4368s]   mean    (X+Y) =         0.00 um
[03/17 15:38:32   4368s] Summary Report:
[03/17 15:38:32   4368s] Instances move: 0 (out of 51140 movable)
[03/17 15:38:32   4368s] Instances flipped: 0
[03/17 15:38:32   4368s] Mean displacement: 0.00 um
[03/17 15:38:32   4368s] Max displacement: 0.00 um 
[03/17 15:38:32   4368s] Total instances moved : 0
[03/17 15:38:32   4368s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.650, REAL:1.657, MEM:2548.5M
[03/17 15:38:32   4368s] Total net bbox length = 6.484e+05 (3.424e+05 3.060e+05) (ext = 1.296e+05)
[03/17 15:38:32   4368s] Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2548.5MB
[03/17 15:38:32   4368s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:02.0, mem=2548.5MB) @(1:12:47 - 1:12:49).
[03/17 15:38:32   4368s] *** Finished refinePlace (1:12:49 mem=2548.5M) ***
[03/17 15:38:32   4368s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.16097.23
[03/17 15:38:32   4368s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.800, REAL:1.804, MEM:2548.5M
[03/17 15:38:32   4368s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2548.5M
[03/17 15:38:32   4368s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.220, REAL:0.227, MEM:2548.5M
[03/17 15:38:32   4368s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.210, REAL:2.223, MEM:2548.5M
[03/17 15:38:32   4368s] End: GigaOpt Optimization in TNS mode
[03/17 15:38:33   4370s]   Timing/DRV Snapshot: (REF)
[03/17 15:38:33   4370s]      Weighted WNS: -0.034
[03/17 15:38:33   4370s]       All  PG WNS: -0.296
[03/17 15:38:33   4370s]       High PG WNS: -0.005
[03/17 15:38:33   4370s]       All  PG TNS: -33.596
[03/17 15:38:33   4370s]       High PG TNS: -0.013
[03/17 15:38:33   4370s]          Tran DRV: 0
[03/17 15:38:33   4370s]           Cap DRV: 0
[03/17 15:38:33   4370s]        Fanout DRV: 0
[03/17 15:38:33   4370s]            Glitch: 0
[03/17 15:38:33   4370s]    Category Slack: { [L, -0.296] [H, -0.005] }
[03/17 15:38:33   4370s] 
[03/17 15:38:34   4370s] ### Creating LA Mngr. totSessionCpu=1:12:50 mem=2505.5M
[03/17 15:38:34   4370s] ### Creating LA Mngr, finished. totSessionCpu=1:12:50 mem=2505.5M
[03/17 15:38:34   4370s] Default Rule : ""
[03/17 15:38:34   4370s] Non Default Rules :
[03/17 15:38:34   4370s] Worst Slack : -0.005 ns
[03/17 15:38:34   4370s] 
[03/17 15:38:34   4370s] Start Layer Assignment ...
[03/17 15:38:34   4370s] WNS(-0.005ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[03/17 15:38:34   4370s] 
[03/17 15:38:34   4370s] Select 0 cadidates out of 65371.
[03/17 15:38:34   4370s] No critical nets selected. Skipped !
[03/17 15:38:34   4370s] GigaOpt: setting up router preferences
[03/17 15:38:34   4370s]         design wns: -0.0048
[03/17 15:38:34   4370s]         slack threshold: 1.4452
[03/17 15:38:34   4370s] GigaOpt: 0 nets assigned router directives
[03/17 15:38:34   4370s] 
[03/17 15:38:34   4370s] Start Assign Priority Nets ...
[03/17 15:38:34   4370s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[03/17 15:38:34   4370s] Existing Priority Nets 0 (0.0%)
[03/17 15:38:34   4370s] Total Assign Priority Nets 412 (0.6%)
[03/17 15:38:34   4371s] ### Creating LA Mngr. totSessionCpu=1:12:51 mem=2505.5M
[03/17 15:38:34   4371s] ### Creating LA Mngr, finished. totSessionCpu=1:12:51 mem=2505.5M
[03/17 15:38:35   4371s] Default Rule : ""
[03/17 15:38:35   4371s] Non Default Rules :
[03/17 15:38:35   4371s] Worst Slack : -0.296 ns
[03/17 15:38:35   4371s] 
[03/17 15:38:35   4371s] Start Layer Assignment ...
[03/17 15:38:35   4371s] WNS(-0.296ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[03/17 15:38:35   4371s] 
[03/17 15:38:35   4371s] Select 10 cadidates out of 65371.
[03/17 15:38:35   4371s] Total Assign Layers on 1 Nets (cpu 0:00:00.6).
[03/17 15:38:35   4371s] GigaOpt: setting up router preferences
[03/17 15:38:35   4371s]         design wns: -0.2958
[03/17 15:38:35   4371s]         slack threshold: 1.1542
[03/17 15:38:35   4371s] GigaOpt: 2 nets assigned router directives
[03/17 15:38:35   4371s] 
[03/17 15:38:35   4371s] Start Assign Priority Nets ...
[03/17 15:38:35   4371s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[03/17 15:38:35   4371s] Existing Priority Nets 0 (0.0%)
[03/17 15:38:35   4371s] Total Assign Priority Nets 632 (1.0%)
[03/17 15:38:35   4371s] ** Profile ** Start :  cpu=0:00:00.0, mem=2561.8M
[03/17 15:38:35   4371s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2561.8M
[03/17 15:38:35   4372s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.116, MEM:2561.8M
[03/17 15:38:35   4372s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2561.8M
[03/17 15:38:36   4372s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2561.8M
[03/17 15:38:37   4373s] ** Profile ** DRVs :  cpu=0:00:00.9, mem=2561.8M
[03/17 15:38:37   4373s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.296  | -0.005  | -0.296  |
|           TNS (ns):| -33.597 | -0.013  | -33.597 |
|    Violating Paths:|   306   |    4    |   306   |
|          All Paths:|  8650   |  5576   |  6730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.414%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2561.8M
[03/17 15:38:37   4373s] **optDesign ... cpu = 0:02:07, real = 0:02:08, mem = 2066.0M, totSessionCpu=1:12:53 **
[03/17 15:38:37   4373s] -routeWithEco false                       # bool, default=false
[03/17 15:38:37   4373s] -routeWithEco true                        # bool, default=false, user setting
[03/17 15:38:37   4373s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/17 15:38:37   4373s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/17 15:38:37   4373s] -routeWithTimingDriven false              # bool, default=false
[03/17 15:38:37   4373s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/17 15:38:37   4373s] -routeWithSiDriven false                  # bool, default=false, user setting
[03/17 15:38:37   4373s] Existing Dirty Nets : 16
[03/17 15:38:37   4373s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/17 15:38:37   4373s] Reset Dirty Nets : 16
[03/17 15:38:37   4373s] 
[03/17 15:38:37   4373s] globalDetailRoute
[03/17 15:38:37   4373s] 
[03/17 15:38:37   4373s] #setNanoRouteMode -drouteAutoStop true
[03/17 15:38:37   4373s] #setNanoRouteMode -drouteFixAntenna true
[03/17 15:38:37   4373s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[03/17 15:38:37   4373s] #setNanoRouteMode -routeSelectedNetOnly false
[03/17 15:38:37   4373s] #setNanoRouteMode -routeWithEco true
[03/17 15:38:37   4373s] #setNanoRouteMode -routeWithSiDriven false
[03/17 15:38:37   4373s] ### Time Record (globalDetailRoute) is installed.
[03/17 15:38:37   4373s] #Start globalDetailRoute on Fri Mar 17 15:38:37 2023
[03/17 15:38:37   4373s] #
[03/17 15:38:37   4373s] ### Time Record (Pre Callback) is installed.
[03/17 15:38:37   4373s] Closing parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d': 166052 access done (mem: 2456.793M)
[03/17 15:38:37   4373s] ### Time Record (Pre Callback) is uninstalled.
[03/17 15:38:37   4373s] ### Time Record (DB Import) is installed.
[03/17 15:38:37   4373s] ### Time Record (Timing Data Generation) is installed.
[03/17 15:38:37   4373s] ### Time Record (Timing Data Generation) is uninstalled.
[03/17 15:38:38   4374s] ### Net info: total nets: 65371
[03/17 15:38:38   4374s] ### Net info: dirty nets: 1
[03/17 15:38:38   4374s] ### Net info: marked as disconnected nets: 0
[03/17 15:38:40   4376s] #num needed restored net=0
[03/17 15:38:40   4376s] #need_extraction net=0 (total=65371)
[03/17 15:38:40   4376s] ### Net info: fully routed nets: 55308
[03/17 15:38:40   4376s] ### Net info: trivial (< 2 pins) nets: 10063
[03/17 15:38:40   4376s] ### Net info: unrouted nets: 0
[03/17 15:38:40   4376s] ### Net info: re-extraction nets: 0
[03/17 15:38:40   4376s] ### Net info: ignored nets: 0
[03/17 15:38:40   4376s] ### Net info: skip routing nets: 0
[03/17 15:38:41   4377s] #Processed 150 dirty instances, 42 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[03/17 15:38:41   4377s] #(86 insts marked dirty, reset pre-exisiting dirty flag on 87 insts, 178 nets marked need extraction)
[03/17 15:38:41   4377s] ### Time Record (DB Import) is uninstalled.
[03/17 15:38:41   4377s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/17 15:38:41   4377s] #RTESIG:78da8d90c18ac23014455dcf573ca28b0a63cd4d9abe743b30db5164c66da91807a15a48
[03/17 15:38:41   4377s] #       d2857f6f1197a5e9dbdec37d87bb5c1dbf0f2450e5e04d90cc35e8e7a024a0e5462ac95b
[03/17 15:38:41   4377s] #       54f510fd7d898fe56ab7ff052a1297a60d4e50169dbf37fef1497d709e828bf17aff5fbf
[03/17 15:38:41   4377s] #       416509b97c1d6597b66be238a70b8abe77949dbaae1d458c2a938865124d1fbbc12a443f
[03/17 15:38:41   4377s] #       04a39835925ef21355d0da108adccc5037d58c3a2ed250a1380d95d0a91d50b24d328ce4
[03/17 15:38:41   4377s] #       9eb0d2a4852c40e2e6ced7fe36bd3b6c69d22fe70c6579ca7df104e09fd9a1
[03/17 15:38:41   4377s] #
[03/17 15:38:41   4377s] #Skip comparing routing design signature in db-snapshot flow
[03/17 15:38:41   4377s] #RTESIG:78da8d91cb6ac3301045bbce570c4a162e34aeae5e236f0bdd3621b4dd06972a25e0c420
[03/17 15:38:41   4377s] #       c98bfc7d4d2874632ccf760e770e77d69bcfd703093435789b24f311f4765012d0722b95
[03/17 15:38:41   4377s] #       e46734c771f5f12256ebcd6eff0e34244e6d9782a02a87786de3ed89861422a590f3f9fa
[03/17 15:38:41   4377s] #       f3f8072a4fa8e57da83a757d9ba7396d28c72150f5d5f7dd2462952b229e49b443ee47ab
[03/17 15:38:41   4377s] #       94e3b898c4bc9574979f8982d696606abb40dd360be2d89421a3b80c39e8520f70c6fcff
[03/17 15:38:41   4377s] #       67a60938f6c53046b1787869cbe61e207109dfe7e152d0f2ce964f2e69d4f39cfbc32fa7
[03/17 15:38:41   4377s] #       c9e654
[03/17 15:38:41   4377s] #
[03/17 15:38:41   4377s] ### Time Record (Global Routing) is installed.
[03/17 15:38:41   4377s] ### Time Record (Global Routing) is uninstalled.
[03/17 15:38:41   4377s] ### Time Record (Data Preparation) is installed.
[03/17 15:38:41   4377s] #Start routing data preparation on Fri Mar 17 15:38:41 2023
[03/17 15:38:41   4377s] #
[03/17 15:38:42   4378s] #Minimum voltage of a net in the design = 0.000.
[03/17 15:38:42   4378s] #Maximum voltage of a net in the design = 1.100.
[03/17 15:38:42   4378s] #Voltage range [0.000 - 1.100] has 65369 nets.
[03/17 15:38:42   4378s] #Voltage range [0.900 - 1.100] has 1 net.
[03/17 15:38:42   4378s] #Voltage range [0.000 - 0.000] has 1 net.
[03/17 15:38:42   4378s] ### Time Record (Cell Pin Access) is installed.
[03/17 15:38:42   4378s] #Initial pin access analysis.
[03/17 15:38:42   4378s] #Detail pin access analysis.
[03/17 15:38:42   4378s] ### Time Record (Cell Pin Access) is uninstalled.
[03/17 15:38:43   4379s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/17 15:38:43   4379s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/17 15:38:43   4379s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/17 15:38:43   4379s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/17 15:38:43   4379s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/17 15:38:43   4379s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/17 15:38:43   4379s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/17 15:38:43   4379s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/17 15:38:44   4380s] #Regenerating Ggrids automatically.
[03/17 15:38:44   4380s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/17 15:38:44   4380s] #Using automatically generated G-grids.
[03/17 15:38:45   4381s] #Done routing data preparation.
[03/17 15:38:45   4381s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1919.15 (MB), peak = 2459.74 (MB)
[03/17 15:38:45   4381s] ### Time Record (Data Preparation) is uninstalled.
[03/17 15:38:45   4381s] ### Time Record (Special Wire Merging) is installed.
[03/17 15:38:45   4381s] #Merging special wires: starts on Fri Mar 17 15:38:45 2023 with memory = 1920.54 (MB), peak = 2459.74 (MB)
[03/17 15:38:45   4381s] #
[03/17 15:38:45   4381s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:45   4381s] ### Time Record (Special Wire Merging) is uninstalled.
[03/17 15:38:45   4381s] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 583.94500 471.70000 ) on M1 for NET reset1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:38:45   4381s] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 575.54500 448.30000 ) on M1 for NET reset1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:38:45   4381s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 576.00500 509.40000 ) on M1 for NET FE_DBTN31_inst1_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:38:45   4381s] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 530.30000 431.90000 ) on M1 for NET FE_DBTN31_inst1_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:38:45   4381s] #WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 533.10000 428.48000 ) on M1 for NET FE_PSBN49055_inst1_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:38:45   4381s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 531.69500 513.11500 ) on M1 for NET core_instance1_pmem_out[71]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:38:45   4381s] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 535.32000 511.30000 ) on M1 for NET core_instance1_pmem_out[71]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:38:45   4381s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 583.89500 509.31500 ) on M1 for NET n5313. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:38:45   4381s] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 567.80000 518.60000 ) on M1 for NET core_instance1_pmem_out[83]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:38:45   4381s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 566.49500 518.50000 ) on M1 for NET core_instance1_pmem_out[83]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:38:45   4381s] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 579.20000 520.20000 ) on M1 for NET n5231. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:38:45   4381s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 576.49500 515.08500 ) on M1 for NET n5231. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:38:45   4381s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 570.87000 523.80000 ) on M1 for NET core_instance1_pmem_out[79]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:38:45   4381s] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 582.52000 520.30000 ) on M1 for NET core_instance1_pmem_out[79]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:38:45   4381s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 584.80000 518.60000 ) on M1 for NET core_instance1_pmem_out[79]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:38:45   4381s] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 573.80000 518.60000 ) on M1 for NET core_instance1_pmem_out[79]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:38:45   4381s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 548.71500 514.90000 ) on M1 for NET core_instance1_pmem_out[68]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:38:45   4381s] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 531.34500 513.10000 ) on M1 for NET core_instance1_pmem_out[62]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:38:45   4381s] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 579.00000 505.80000 ) on M1 for NET core_instance1_pmem_out[86]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:38:45   4381s] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 586.14500 505.90000 ) on M1 for NET n5324. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/17 15:38:45   4381s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/17 15:38:45   4381s] #To increase the message display limit, refer to the product command reference manual.
[03/17 15:38:45   4381s] #
[03/17 15:38:45   4381s] #Connectivity extraction summary:
[03/17 15:38:45   4381s] #176 routed nets are extracted.
[03/17 15:38:45   4381s] #    161 (0.25%) extracted nets are partially routed.
[03/17 15:38:45   4381s] #55132 routed net(s) are imported.
[03/17 15:38:45   4381s] #10063 nets are fixed|skipped|trivial (not extracted).
[03/17 15:38:45   4381s] #Total number of nets = 65371.
[03/17 15:38:45   4381s] #
[03/17 15:38:45   4381s] #Found 0 nets for post-route si or timing fixing.
[03/17 15:38:45   4381s] #
[03/17 15:38:45   4381s] #Finished routing data preparation on Fri Mar 17 15:38:45 2023
[03/17 15:38:45   4381s] #
[03/17 15:38:45   4381s] #Cpu time = 00:00:04
[03/17 15:38:45   4381s] #Elapsed time = 00:00:04
[03/17 15:38:45   4381s] #Increased memory = 12.48 (MB)
[03/17 15:38:45   4381s] #Total memory = 1921.61 (MB)
[03/17 15:38:45   4381s] #Peak memory = 2459.74 (MB)
[03/17 15:38:45   4381s] #
[03/17 15:38:45   4381s] ### Time Record (Global Routing) is installed.
[03/17 15:38:45   4381s] #
[03/17 15:38:45   4381s] #Start global routing on Fri Mar 17 15:38:45 2023
[03/17 15:38:45   4381s] #
[03/17 15:38:45   4381s] #
[03/17 15:38:45   4381s] #Start global routing initialization on Fri Mar 17 15:38:45 2023
[03/17 15:38:45   4381s] #
[03/17 15:38:45   4381s] #Number of eco nets is 164
[03/17 15:38:45   4381s] #
[03/17 15:38:45   4381s] #Start global routing data preparation on Fri Mar 17 15:38:45 2023
[03/17 15:38:45   4381s] #
[03/17 15:38:46   4382s] ### build_merged_routing_blockage_rect_list starts on Fri Mar 17 15:38:46 2023 with memory = 1921.97 (MB), peak = 2459.74 (MB)
[03/17 15:38:46   4382s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:46   4382s] #Start routing resource analysis on Fri Mar 17 15:38:46 2023
[03/17 15:38:46   4382s] #
[03/17 15:38:46   4382s] ### init_is_bin_blocked starts on Fri Mar 17 15:38:46 2023 with memory = 1921.97 (MB), peak = 2459.74 (MB)
[03/17 15:38:46   4382s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:46   4382s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Mar 17 15:38:46 2023 with memory = 1931.88 (MB), peak = 2459.74 (MB)
[03/17 15:38:48   4384s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:02, real:00:00:02, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:48   4384s] ### adjust_flow_cap starts on Fri Mar 17 15:38:48 2023 with memory = 1932.32 (MB), peak = 2459.74 (MB)
[03/17 15:38:48   4384s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:48   4384s] ### adjust_partial_route_blockage starts on Fri Mar 17 15:38:48 2023 with memory = 1932.32 (MB), peak = 2459.74 (MB)
[03/17 15:38:48   4384s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:48   4384s] ### set_via_blocked starts on Fri Mar 17 15:38:48 2023 with memory = 1932.32 (MB), peak = 2459.74 (MB)
[03/17 15:38:48   4384s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:48   4384s] ### copy_flow starts on Fri Mar 17 15:38:48 2023 with memory = 1932.32 (MB), peak = 2459.74 (MB)
[03/17 15:38:48   4384s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:48   4384s] #Routing resource analysis is done on Fri Mar 17 15:38:48 2023
[03/17 15:38:48   4384s] #
[03/17 15:38:48   4384s] ### report_flow_cap starts on Fri Mar 17 15:38:48 2023 with memory = 1932.32 (MB), peak = 2459.74 (MB)
[03/17 15:38:48   4384s] #  Resource Analysis:
[03/17 15:38:48   4384s] #
[03/17 15:38:48   4384s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/17 15:38:48   4384s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/17 15:38:48   4384s] #  --------------------------------------------------------------
[03/17 15:38:48   4384s] #  M1             H        3304          80       51076    53.82%
[03/17 15:38:48   4384s] #  M2             V        3312          84       51076     0.49%
[03/17 15:38:48   4384s] #  M3             H        3384           0       51076     0.12%
[03/17 15:38:48   4384s] #  M4             V        2404         992       51076     3.07%
[03/17 15:38:48   4384s] #  M5             H        3384           0       51076     0.00%
[03/17 15:38:48   4384s] #  M6             V        3396           0       51076     0.00%
[03/17 15:38:48   4384s] #  M7             H         846           0       51076     0.00%
[03/17 15:38:48   4384s] #  M8             V         849           0       51076     0.00%
[03/17 15:38:48   4384s] #  --------------------------------------------------------------
[03/17 15:38:48   4384s] #  Total                  20880       4.25%      408608     7.19%
[03/17 15:38:48   4384s] #
[03/17 15:38:48   4384s] #  57 nets (0.09%) with 1 preferred extra spacing.
[03/17 15:38:48   4384s] #
[03/17 15:38:48   4384s] #
[03/17 15:38:48   4384s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:48   4384s] ### analyze_m2_tracks starts on Fri Mar 17 15:38:48 2023 with memory = 1932.32 (MB), peak = 2459.74 (MB)
[03/17 15:38:48   4384s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:48   4384s] ### report_initial_resource starts on Fri Mar 17 15:38:48 2023 with memory = 1932.32 (MB), peak = 2459.74 (MB)
[03/17 15:38:48   4384s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:48   4384s] ### mark_pg_pins_accessibility starts on Fri Mar 17 15:38:48 2023 with memory = 1932.32 (MB), peak = 2459.74 (MB)
[03/17 15:38:48   4384s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:48   4384s] ### set_net_region starts on Fri Mar 17 15:38:48 2023 with memory = 1932.32 (MB), peak = 2459.74 (MB)
[03/17 15:38:48   4384s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:48   4384s] #
[03/17 15:38:48   4384s] #Global routing data preparation is done on Fri Mar 17 15:38:48 2023
[03/17 15:38:48   4384s] #
[03/17 15:38:48   4384s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1932.32 (MB), peak = 2459.74 (MB)
[03/17 15:38:48   4384s] #
[03/17 15:38:48   4384s] ### prepare_level starts on Fri Mar 17 15:38:48 2023 with memory = 1932.32 (MB), peak = 2459.74 (MB)
[03/17 15:38:48   4384s] ### init level 1 starts on Fri Mar 17 15:38:48 2023 with memory = 1932.32 (MB), peak = 2459.74 (MB)
[03/17 15:38:48   4384s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:48   4384s] ### Level 1 hgrid = 226 X 226
[03/17 15:38:48   4384s] ### init level 2 starts on Fri Mar 17 15:38:48 2023 with memory = 1932.32 (MB), peak = 2459.74 (MB)
[03/17 15:38:48   4384s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:48   4384s] ### Level 2 hgrid = 57 X 57
[03/17 15:38:48   4384s] ### init level 3 starts on Fri Mar 17 15:38:48 2023 with memory = 1933.55 (MB), peak = 2459.74 (MB)
[03/17 15:38:48   4384s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:48   4384s] ### Level 3 hgrid = 15 X 15  (large_net only)
[03/17 15:38:48   4384s] ### prepare_level_flow starts on Fri Mar 17 15:38:48 2023 with memory = 1933.84 (MB), peak = 2459.74 (MB)
[03/17 15:38:48   4384s] ### init_flow_edge starts on Fri Mar 17 15:38:48 2023 with memory = 1933.84 (MB), peak = 2459.74 (MB)
[03/17 15:38:48   4384s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:48   4384s] ### init_flow_edge starts on Fri Mar 17 15:38:48 2023 with memory = 1933.89 (MB), peak = 2459.74 (MB)
[03/17 15:38:48   4384s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:48   4384s] ### init_flow_edge starts on Fri Mar 17 15:38:48 2023 with memory = 1933.89 (MB), peak = 2459.74 (MB)
[03/17 15:38:48   4384s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:48   4384s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:48   4384s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:48   4384s] #
[03/17 15:38:48   4384s] #Global routing initialization is done on Fri Mar 17 15:38:48 2023
[03/17 15:38:48   4384s] #
[03/17 15:38:48   4384s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1933.89 (MB), peak = 2459.74 (MB)
[03/17 15:38:48   4384s] #
[03/17 15:38:48   4384s] ### routing large nets 
[03/17 15:38:48   4384s] #start global routing iteration 1...
[03/17 15:38:48   4384s] ### init_flow_edge starts on Fri Mar 17 15:38:48 2023 with memory = 1933.89 (MB), peak = 2459.74 (MB)
[03/17 15:38:48   4384s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:49   4385s] ### routing at level 3 (topmost level) iter 0
[03/17 15:38:49   4385s] ### routing at level 2 iter 0 for 0 hboxes
[03/17 15:38:49   4385s] ### routing at level 1 iter 0 for 0 hboxes
[03/17 15:38:49   4385s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1977.94 (MB), peak = 2459.74 (MB)
[03/17 15:38:49   4385s] #
[03/17 15:38:50   4386s] #start global routing iteration 2...
[03/17 15:38:50   4386s] ### init_flow_edge starts on Fri Mar 17 15:38:50 2023 with memory = 1978.15 (MB), peak = 2459.74 (MB)
[03/17 15:38:50   4386s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:50   4386s] ### cal_flow starts on Fri Mar 17 15:38:50 2023 with memory = 1978.15 (MB), peak = 2459.74 (MB)
[03/17 15:38:50   4386s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:50   4386s] ### routing at level 1 iter 0 for 0 hboxes
[03/17 15:38:50   4386s] ### measure_qor starts on Fri Mar 17 15:38:50 2023 with memory = 1978.43 (MB), peak = 2459.74 (MB)
[03/17 15:38:50   4386s] ### measure_congestion starts on Fri Mar 17 15:38:50 2023 with memory = 1978.43 (MB), peak = 2459.74 (MB)
[03/17 15:38:50   4386s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:50   4386s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:50   4386s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1978.43 (MB), peak = 2459.74 (MB)
[03/17 15:38:50   4386s] #
[03/17 15:38:50   4386s] #start global routing iteration 3...
[03/17 15:38:50   4386s] ### init_flow_edge starts on Fri Mar 17 15:38:50 2023 with memory = 1978.43 (MB), peak = 2459.74 (MB)
[03/17 15:38:50   4386s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:50   4386s] ### cal_flow starts on Fri Mar 17 15:38:50 2023 with memory = 1978.43 (MB), peak = 2459.74 (MB)
[03/17 15:38:50   4386s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:50   4386s] ### routing at level 2 (topmost level) iter 0
[03/17 15:38:51   4387s] ### measure_qor starts on Fri Mar 17 15:38:51 2023 with memory = 1979.62 (MB), peak = 2459.74 (MB)
[03/17 15:38:51   4387s] ### measure_congestion starts on Fri Mar 17 15:38:51 2023 with memory = 1979.62 (MB), peak = 2459.74 (MB)
[03/17 15:38:51   4387s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:51   4387s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:51   4387s] ### routing at level 2 (topmost level) iter 1
[03/17 15:38:51   4387s] ### measure_qor starts on Fri Mar 17 15:38:51 2023 with memory = 1980.71 (MB), peak = 2459.74 (MB)
[03/17 15:38:51   4387s] ### measure_congestion starts on Fri Mar 17 15:38:51 2023 with memory = 1980.71 (MB), peak = 2459.74 (MB)
[03/17 15:38:51   4387s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:51   4387s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:51   4387s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1980.71 (MB), peak = 2459.74 (MB)
[03/17 15:38:51   4387s] #
[03/17 15:38:51   4387s] #start global routing iteration 4...
[03/17 15:38:51   4387s] ### routing at level 1 iter 0 for 0 hboxes
[03/17 15:38:52   4388s] ### measure_qor starts on Fri Mar 17 15:38:52 2023 with memory = 1983.09 (MB), peak = 2459.74 (MB)
[03/17 15:38:52   4388s] ### measure_congestion starts on Fri Mar 17 15:38:52 2023 with memory = 1983.09 (MB), peak = 2459.74 (MB)
[03/17 15:38:52   4388s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:52   4388s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:52   4388s] ### measure_congestion starts on Fri Mar 17 15:38:52 2023 with memory = 1983.09 (MB), peak = 2459.74 (MB)
[03/17 15:38:52   4388s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:52   4388s] ### routing at level 1 iter 1 for 0 hboxes
[03/17 15:38:52   4388s] ### measure_qor starts on Fri Mar 17 15:38:52 2023 with memory = 1984.02 (MB), peak = 2459.74 (MB)
[03/17 15:38:52   4388s] ### measure_congestion starts on Fri Mar 17 15:38:52 2023 with memory = 1984.02 (MB), peak = 2459.74 (MB)
[03/17 15:38:52   4388s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:52   4388s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:52   4388s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1984.02 (MB), peak = 2459.74 (MB)
[03/17 15:38:52   4388s] #
[03/17 15:38:52   4388s] ### route_end starts on Fri Mar 17 15:38:52 2023 with memory = 1984.02 (MB), peak = 2459.74 (MB)
[03/17 15:38:52   4388s] #
[03/17 15:38:52   4388s] #Total number of trivial nets (e.g. < 2 pins) = 10063 (skipped).
[03/17 15:38:52   4388s] #Total number of routable nets = 55308.
[03/17 15:38:52   4388s] #Total number of nets in the design = 65371.
[03/17 15:38:52   4388s] #
[03/17 15:38:52   4388s] #164 routable nets have only global wires.
[03/17 15:38:52   4388s] #55144 routable nets have only detail routed wires.
[03/17 15:38:52   4388s] #7 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/17 15:38:52   4388s] #91 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/17 15:38:52   4388s] #
[03/17 15:38:52   4388s] #Routed nets constraints summary:
[03/17 15:38:52   4388s] #-------------------------------------------------------------
[03/17 15:38:52   4388s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[03/17 15:38:52   4388s] #-------------------------------------------------------------
[03/17 15:38:53   4388s] #      Default                  1            6             157  
[03/17 15:38:53   4388s] #-------------------------------------------------------------
[03/17 15:38:53   4388s] #        Total                  1            6             157  
[03/17 15:38:53   4388s] #-------------------------------------------------------------
[03/17 15:38:53   4388s] #
[03/17 15:38:53   4388s] #Routing constraints summary of the whole design:
[03/17 15:38:53   4388s] #-------------------------------------------------------------------------------
[03/17 15:38:53   4388s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[03/17 15:38:53   4388s] #-------------------------------------------------------------------------------
[03/17 15:38:53   4388s] #      Default                 57           41                 2           55210  
[03/17 15:38:53   4388s] #-------------------------------------------------------------------------------
[03/17 15:38:53   4388s] #        Total                 57           41                 2           55210  
[03/17 15:38:53   4388s] #-------------------------------------------------------------------------------
[03/17 15:38:53   4388s] #
[03/17 15:38:53   4388s] ### cal_base_flow starts on Fri Mar 17 15:38:53 2023 with memory = 1984.02 (MB), peak = 2459.74 (MB)
[03/17 15:38:53   4388s] ### init_flow_edge starts on Fri Mar 17 15:38:53 2023 with memory = 1984.02 (MB), peak = 2459.74 (MB)
[03/17 15:38:53   4388s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:53   4388s] ### cal_flow starts on Fri Mar 17 15:38:53 2023 with memory = 1984.02 (MB), peak = 2459.74 (MB)
[03/17 15:38:53   4388s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:53   4388s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:53   4388s] ### report_overcon starts on Fri Mar 17 15:38:53 2023 with memory = 1984.02 (MB), peak = 2459.74 (MB)
[03/17 15:38:53   4388s] #
[03/17 15:38:53   4388s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/17 15:38:53   4388s] #
[03/17 15:38:53   4388s] #                 OverCon       OverCon          
[03/17 15:38:53   4388s] #                  #Gcell        #Gcell    %Gcell
[03/17 15:38:53   4388s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[03/17 15:38:53   4388s] #  ------------------------------------------------------------
[03/17 15:38:53   4388s] #  M1            0(0.00%)      0(0.00%)   (0.00%)     0.49  
[03/17 15:38:53   4388s] #  M2            2(0.00%)      1(0.00%)   (0.01%)     0.54  
[03/17 15:38:53   4388s] #  M3            0(0.00%)      0(0.00%)   (0.00%)     0.33  
[03/17 15:38:53   4388s] #  M4            0(0.00%)      0(0.00%)   (0.00%)     0.14  
[03/17 15:38:53   4388s] #  M5            0(0.00%)      0(0.00%)   (0.00%)     0.04  
[03/17 15:38:53   4388s] #  M6            0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/17 15:38:53   4388s] #  M7            0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/17 15:38:53   4388s] #  M8            0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/17 15:38:53   4388s] #  ------------------------------------------------------------
[03/17 15:38:53   4388s] #     Total      2(0.00%)      1(0.00%)   (0.00%)
[03/17 15:38:53   4388s] #
[03/17 15:38:53   4388s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[03/17 15:38:53   4388s] #  Overflow after GR: 0.00% H + 0.00% V
[03/17 15:38:53   4388s] #
[03/17 15:38:53   4388s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:53   4388s] ### cal_base_flow starts on Fri Mar 17 15:38:53 2023 with memory = 1984.02 (MB), peak = 2459.74 (MB)
[03/17 15:38:53   4388s] ### init_flow_edge starts on Fri Mar 17 15:38:53 2023 with memory = 1984.02 (MB), peak = 2459.74 (MB)
[03/17 15:38:53   4389s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:53   4389s] ### cal_flow starts on Fri Mar 17 15:38:53 2023 with memory = 1984.02 (MB), peak = 2459.74 (MB)
[03/17 15:38:53   4389s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:53   4389s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:53   4389s] ### export_cong_map starts on Fri Mar 17 15:38:53 2023 with memory = 1984.02 (MB), peak = 2459.74 (MB)
[03/17 15:38:53   4389s] ### PDZT_Export::export_cong_map starts on Fri Mar 17 15:38:53 2023 with memory = 1984.18 (MB), peak = 2459.74 (MB)
[03/17 15:38:53   4389s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:53   4389s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:53   4389s] ### import_cong_map starts on Fri Mar 17 15:38:53 2023 with memory = 1984.18 (MB), peak = 2459.74 (MB)
[03/17 15:38:53   4389s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:53   4389s] ### update starts on Fri Mar 17 15:38:53 2023 with memory = 1984.18 (MB), peak = 2459.74 (MB)
[03/17 15:38:53   4389s] #Complete Global Routing.
[03/17 15:38:53   4389s] #Total number of nets with non-default rule or having extra spacing = 57
[03/17 15:38:53   4389s] #Total wire length = 829442 um.
[03/17 15:38:53   4389s] #Total half perimeter of net bounding box = 711166 um.
[03/17 15:38:53   4389s] #Total wire length on LAYER M1 = 18688 um.
[03/17 15:38:53   4389s] #Total wire length on LAYER M2 = 276108 um.
[03/17 15:38:53   4389s] #Total wire length on LAYER M3 = 308311 um.
[03/17 15:38:53   4389s] #Total wire length on LAYER M4 = 137557 um.
[03/17 15:38:53   4389s] #Total wire length on LAYER M5 = 83892 um.
[03/17 15:38:53   4389s] #Total wire length on LAYER M6 = 2428 um.
[03/17 15:38:53   4389s] #Total wire length on LAYER M7 = 1924 um.
[03/17 15:38:53   4389s] #Total wire length on LAYER M8 = 533 um.
[03/17 15:38:53   4389s] #Total number of vias = 334368
[03/17 15:38:53   4389s] #Total number of multi-cut vias = 191891 ( 57.4%)
[03/17 15:38:53   4389s] #Total number of single cut vias = 142477 ( 42.6%)
[03/17 15:38:53   4389s] #Up-Via Summary (total 334368):
[03/17 15:38:53   4389s] #                   single-cut          multi-cut      Total
[03/17 15:38:53   4389s] #-----------------------------------------------------------
[03/17 15:38:53   4389s] # M1            123116 ( 68.3%)     57159 ( 31.7%)     180275
[03/17 15:38:53   4389s] # M2             17431 ( 13.6%)    110890 ( 86.4%)     128321
[03/17 15:38:53   4389s] # M3              1741 (  7.5%)     21512 ( 92.5%)      23253
[03/17 15:38:53   4389s] # M4               119 (  5.4%)      2067 ( 94.6%)       2186
[03/17 15:38:53   4389s] # M5                16 (  9.4%)       154 ( 90.6%)        170
[03/17 15:38:53   4389s] # M6                34 ( 29.8%)        80 ( 70.2%)        114
[03/17 15:38:53   4389s] # M7                20 ( 40.8%)        29 ( 59.2%)         49
[03/17 15:38:53   4389s] #-----------------------------------------------------------
[03/17 15:38:53   4389s] #               142477 ( 42.6%)    191891 ( 57.4%)     334368 
[03/17 15:38:53   4389s] #
[03/17 15:38:53   4389s] ### update cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:53   4389s] ### report_overcon starts on Fri Mar 17 15:38:53 2023 with memory = 1984.60 (MB), peak = 2459.74 (MB)
[03/17 15:38:53   4389s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:53   4389s] ### report_overcon starts on Fri Mar 17 15:38:53 2023 with memory = 1984.60 (MB), peak = 2459.74 (MB)
[03/17 15:38:53   4389s] #Max overcon = 2 tracks.
[03/17 15:38:53   4389s] #Total overcon = 0.00%.
[03/17 15:38:53   4389s] #Worst layer Gcell overcon rate = 0.00%.
[03/17 15:38:53   4389s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:54   4389s] ### route_end cpu:00:00:01, real:00:00:02, mem:1.9 GB, peak:2.4 GB
[03/17 15:38:54   4389s] #
[03/17 15:38:54   4389s] #Global routing statistics:
[03/17 15:38:54   4389s] #Cpu time = 00:00:08
[03/17 15:38:54   4389s] #Elapsed time = 00:00:08
[03/17 15:38:54   4389s] #Increased memory = 62.98 (MB)
[03/17 15:38:54   4389s] #Total memory = 1984.60 (MB)
[03/17 15:38:54   4389s] #Peak memory = 2459.74 (MB)
[03/17 15:38:54   4389s] #
[03/17 15:38:54   4389s] #Finished global routing on Fri Mar 17 15:38:54 2023
[03/17 15:38:54   4389s] #
[03/17 15:38:54   4389s] #
[03/17 15:38:54   4389s] ### Time Record (Global Routing) is uninstalled.
[03/17 15:38:55   4390s] ### Time Record (Track Assignment) is installed.
[03/17 15:38:55   4390s] ### Time Record (Track Assignment) is uninstalled.
[03/17 15:38:55   4390s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1948.61 (MB), peak = 2459.74 (MB)
[03/17 15:38:55   4390s] ### Time Record (Track Assignment) is installed.
[03/17 15:38:55   4391s] #Start Track Assignment.
[03/17 15:38:58   4393s] #Done with 44 horizontal wires in 2 hboxes and 48 vertical wires in 2 hboxes.
[03/17 15:38:59   4395s] #Done with 3 horizontal wires in 2 hboxes and 5 vertical wires in 2 hboxes.
[03/17 15:39:00   4395s] #Complete Track Assignment.
[03/17 15:39:00   4396s] #Total number of nets with non-default rule or having extra spacing = 57
[03/17 15:39:00   4396s] #Total wire length = 829598 um.
[03/17 15:39:00   4396s] #Total half perimeter of net bounding box = 711166 um.
[03/17 15:39:00   4396s] #Total wire length on LAYER M1 = 18703 um.
[03/17 15:39:00   4396s] #Total wire length on LAYER M2 = 276182 um.
[03/17 15:39:00   4396s] #Total wire length on LAYER M3 = 308374 um.
[03/17 15:39:00   4396s] #Total wire length on LAYER M4 = 137559 um.
[03/17 15:39:00   4396s] #Total wire length on LAYER M5 = 83892 um.
[03/17 15:39:00   4396s] #Total wire length on LAYER M6 = 2428 um.
[03/17 15:39:00   4396s] #Total wire length on LAYER M7 = 1927 um.
[03/17 15:39:00   4396s] #Total wire length on LAYER M8 = 533 um.
[03/17 15:39:00   4396s] #Total number of vias = 334368
[03/17 15:39:00   4396s] #Total number of multi-cut vias = 191891 ( 57.4%)
[03/17 15:39:00   4396s] #Total number of single cut vias = 142477 ( 42.6%)
[03/17 15:39:00   4396s] #Up-Via Summary (total 334368):
[03/17 15:39:00   4396s] #                   single-cut          multi-cut      Total
[03/17 15:39:00   4396s] #-----------------------------------------------------------
[03/17 15:39:00   4396s] # M1            123116 ( 68.3%)     57159 ( 31.7%)     180275
[03/17 15:39:00   4396s] # M2             17431 ( 13.6%)    110890 ( 86.4%)     128321
[03/17 15:39:00   4396s] # M3              1741 (  7.5%)     21512 ( 92.5%)      23253
[03/17 15:39:00   4396s] # M4               119 (  5.4%)      2067 ( 94.6%)       2186
[03/17 15:39:00   4396s] # M5                16 (  9.4%)       154 ( 90.6%)        170
[03/17 15:39:00   4396s] # M6                34 ( 29.8%)        80 ( 70.2%)        114
[03/17 15:39:00   4396s] # M7                20 ( 40.8%)        29 ( 59.2%)         49
[03/17 15:39:00   4396s] #-----------------------------------------------------------
[03/17 15:39:00   4396s] #               142477 ( 42.6%)    191891 ( 57.4%)     334368 
[03/17 15:39:00   4396s] #
[03/17 15:39:01   4396s] ### Time Record (Track Assignment) is uninstalled.
[03/17 15:39:01   4396s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2021.44 (MB), peak = 2459.74 (MB)
[03/17 15:39:01   4396s] #
[03/17 15:39:01   4396s] #number of short segments in preferred routing layers
[03/17 15:39:01   4396s] #	M7        M8        Total 
[03/17 15:39:01   4396s] #	6         3         9         
[03/17 15:39:01   4396s] #
[03/17 15:39:01   4396s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/17 15:39:01   4396s] #Cpu time = 00:00:19
[03/17 15:39:01   4396s] #Elapsed time = 00:00:20
[03/17 15:39:01   4396s] #Increased memory = 113.79 (MB)
[03/17 15:39:01   4396s] #Total memory = 2022.91 (MB)
[03/17 15:39:01   4396s] #Peak memory = 2459.74 (MB)
[03/17 15:39:02   4397s] ### Time Record (Detail Routing) is installed.
[03/17 15:39:02   4398s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/17 15:39:04   4399s] #
[03/17 15:39:04   4399s] #Start Detail Routing..
[03/17 15:39:04   4399s] #start initial detail routing ...
[03/17 15:39:04   4399s] ### Design has 0 dirty nets, 665 dirty-areas)
[03/17 15:39:08   4403s] # ECO: 0.3% of the total area was rechecked for DRC, and 1.2% required routing.
[03/17 15:39:08   4404s] #   number of violations = 2
[03/17 15:39:08   4404s] #
[03/17 15:39:08   4404s] #    By Layer and Type :
[03/17 15:39:08   4404s] #	          Short   Totals
[03/17 15:39:08   4404s] #	M1            0        0
[03/17 15:39:08   4404s] #	M2            2        2
[03/17 15:39:08   4404s] #	Totals        2        2
[03/17 15:39:09   4404s] #86 out of 51140 instances (0.2%) need to be verified(marked ipoed), dirty area = 0.1%.
[03/17 15:39:09   4404s] #0.0% of the total area is being checked for drcs
[03/17 15:39:09   4404s] #0.0% of the total area was checked
[03/17 15:39:09   4404s] #   number of violations = 2
[03/17 15:39:09   4404s] #
[03/17 15:39:09   4404s] #    By Layer and Type :
[03/17 15:39:09   4404s] #	          Short   Totals
[03/17 15:39:09   4404s] #	M1            0        0
[03/17 15:39:09   4404s] #	M2            2        2
[03/17 15:39:09   4404s] #	Totals        2        2
[03/17 15:39:09   4404s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2057.15 (MB), peak = 2459.74 (MB)
[03/17 15:39:11   4406s] #start 1st optimization iteration ...
[03/17 15:39:11   4406s] #   number of violations = 0
[03/17 15:39:11   4406s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2064.59 (MB), peak = 2459.74 (MB)
[03/17 15:39:12   4407s] #Complete Detail Routing.
[03/17 15:39:12   4407s] #Total number of nets with non-default rule or having extra spacing = 57
[03/17 15:39:12   4407s] #Total wire length = 829439 um.
[03/17 15:39:12   4407s] #Total half perimeter of net bounding box = 711166 um.
[03/17 15:39:12   4407s] #Total wire length on LAYER M1 = 18677 um.
[03/17 15:39:12   4407s] #Total wire length on LAYER M2 = 276045 um.
[03/17 15:39:12   4407s] #Total wire length on LAYER M3 = 308355 um.
[03/17 15:39:12   4407s] #Total wire length on LAYER M4 = 137615 um.
[03/17 15:39:12   4407s] #Total wire length on LAYER M5 = 83892 um.
[03/17 15:39:12   4407s] #Total wire length on LAYER M6 = 2428 um.
[03/17 15:39:12   4407s] #Total wire length on LAYER M7 = 1907 um.
[03/17 15:39:12   4407s] #Total wire length on LAYER M8 = 521 um.
[03/17 15:39:12   4407s] #Total number of vias = 334487
[03/17 15:39:12   4407s] #Total number of multi-cut vias = 191741 ( 57.3%)
[03/17 15:39:12   4407s] #Total number of single cut vias = 142746 ( 42.7%)
[03/17 15:39:12   4407s] #Up-Via Summary (total 334487):
[03/17 15:39:12   4407s] #                   single-cut          multi-cut      Total
[03/17 15:39:12   4407s] #-----------------------------------------------------------
[03/17 15:39:12   4407s] # M1            123179 ( 68.3%)     57110 ( 31.7%)     180289
[03/17 15:39:12   4407s] # M2             17621 ( 13.7%)    110801 ( 86.3%)     128422
[03/17 15:39:12   4407s] # M3              1782 (  7.7%)     21505 ( 92.3%)      23287
[03/17 15:39:12   4407s] # M4               113 (  5.2%)      2065 ( 94.8%)       2178
[03/17 15:39:12   4407s] # M5                 7 (  4.3%)       155 ( 95.7%)        162
[03/17 15:39:12   4407s] # M6                28 ( 26.4%)        78 ( 73.6%)        106
[03/17 15:39:12   4407s] # M7                16 ( 37.2%)        27 ( 62.8%)         43
[03/17 15:39:12   4407s] #-----------------------------------------------------------
[03/17 15:39:12   4407s] #               142746 ( 42.7%)    191741 ( 57.3%)     334487 
[03/17 15:39:12   4407s] #
[03/17 15:39:12   4407s] #Total number of DRC violations = 0
[03/17 15:39:12   4407s] ### Time Record (Detail Routing) is uninstalled.
[03/17 15:39:12   4407s] #Cpu time = 00:00:11
[03/17 15:39:12   4407s] #Elapsed time = 00:00:11
[03/17 15:39:12   4407s] #Increased memory = -70.50 (MB)
[03/17 15:39:12   4407s] #Total memory = 1952.62 (MB)
[03/17 15:39:12   4407s] #Peak memory = 2459.74 (MB)
[03/17 15:39:12   4407s] ### Time Record (Antenna Fixing) is installed.
[03/17 15:39:13   4408s] #
[03/17 15:39:13   4408s] #start routing for process antenna violation fix ...
[03/17 15:39:13   4408s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/17 15:39:14   4409s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1958.04 (MB), peak = 2459.74 (MB)
[03/17 15:39:14   4409s] #
[03/17 15:39:15   4410s] #Total number of nets with non-default rule or having extra spacing = 57
[03/17 15:39:15   4410s] #Total wire length = 829439 um.
[03/17 15:39:15   4410s] #Total half perimeter of net bounding box = 711166 um.
[03/17 15:39:15   4410s] #Total wire length on LAYER M1 = 18677 um.
[03/17 15:39:15   4410s] #Total wire length on LAYER M2 = 276045 um.
[03/17 15:39:15   4410s] #Total wire length on LAYER M3 = 308355 um.
[03/17 15:39:15   4410s] #Total wire length on LAYER M4 = 137615 um.
[03/17 15:39:15   4410s] #Total wire length on LAYER M5 = 83892 um.
[03/17 15:39:15   4410s] #Total wire length on LAYER M6 = 2428 um.
[03/17 15:39:15   4410s] #Total wire length on LAYER M7 = 1907 um.
[03/17 15:39:15   4410s] #Total wire length on LAYER M8 = 521 um.
[03/17 15:39:15   4410s] #Total number of vias = 334487
[03/17 15:39:15   4410s] #Total number of multi-cut vias = 191741 ( 57.3%)
[03/17 15:39:15   4410s] #Total number of single cut vias = 142746 ( 42.7%)
[03/17 15:39:15   4410s] #Up-Via Summary (total 334487):
[03/17 15:39:15   4410s] #                   single-cut          multi-cut      Total
[03/17 15:39:15   4410s] #-----------------------------------------------------------
[03/17 15:39:15   4410s] # M1            123179 ( 68.3%)     57110 ( 31.7%)     180289
[03/17 15:39:15   4410s] # M2             17621 ( 13.7%)    110801 ( 86.3%)     128422
[03/17 15:39:15   4410s] # M3              1782 (  7.7%)     21505 ( 92.3%)      23287
[03/17 15:39:15   4410s] # M4               113 (  5.2%)      2065 ( 94.8%)       2178
[03/17 15:39:15   4410s] # M5                 7 (  4.3%)       155 ( 95.7%)        162
[03/17 15:39:15   4410s] # M6                28 ( 26.4%)        78 ( 73.6%)        106
[03/17 15:39:15   4410s] # M7                16 ( 37.2%)        27 ( 62.8%)         43
[03/17 15:39:15   4410s] #-----------------------------------------------------------
[03/17 15:39:15   4410s] #               142746 ( 42.7%)    191741 ( 57.3%)     334487 
[03/17 15:39:15   4410s] #
[03/17 15:39:15   4410s] #Total number of DRC violations = 0
[03/17 15:39:15   4410s] #Total number of net violated process antenna rule = 0
[03/17 15:39:15   4410s] #
[03/17 15:39:17   4411s] #
[03/17 15:39:17   4412s] #Total number of nets with non-default rule or having extra spacing = 57
[03/17 15:39:17   4412s] #Total wire length = 829439 um.
[03/17 15:39:17   4412s] #Total half perimeter of net bounding box = 711166 um.
[03/17 15:39:17   4412s] #Total wire length on LAYER M1 = 18677 um.
[03/17 15:39:17   4412s] #Total wire length on LAYER M2 = 276045 um.
[03/17 15:39:17   4412s] #Total wire length on LAYER M3 = 308355 um.
[03/17 15:39:17   4412s] #Total wire length on LAYER M4 = 137615 um.
[03/17 15:39:17   4412s] #Total wire length on LAYER M5 = 83892 um.
[03/17 15:39:17   4412s] #Total wire length on LAYER M6 = 2428 um.
[03/17 15:39:17   4412s] #Total wire length on LAYER M7 = 1907 um.
[03/17 15:39:17   4412s] #Total wire length on LAYER M8 = 521 um.
[03/17 15:39:17   4412s] #Total number of vias = 334487
[03/17 15:39:17   4412s] #Total number of multi-cut vias = 191741 ( 57.3%)
[03/17 15:39:17   4412s] #Total number of single cut vias = 142746 ( 42.7%)
[03/17 15:39:17   4412s] #Up-Via Summary (total 334487):
[03/17 15:39:17   4412s] #                   single-cut          multi-cut      Total
[03/17 15:39:17   4412s] #-----------------------------------------------------------
[03/17 15:39:17   4412s] # M1            123179 ( 68.3%)     57110 ( 31.7%)     180289
[03/17 15:39:17   4412s] # M2             17621 ( 13.7%)    110801 ( 86.3%)     128422
[03/17 15:39:17   4412s] # M3              1782 (  7.7%)     21505 ( 92.3%)      23287
[03/17 15:39:17   4412s] # M4               113 (  5.2%)      2065 ( 94.8%)       2178
[03/17 15:39:17   4412s] # M5                 7 (  4.3%)       155 ( 95.7%)        162
[03/17 15:39:17   4412s] # M6                28 ( 26.4%)        78 ( 73.6%)        106
[03/17 15:39:17   4412s] # M7                16 ( 37.2%)        27 ( 62.8%)         43
[03/17 15:39:17   4412s] #-----------------------------------------------------------
[03/17 15:39:17   4412s] #               142746 ( 42.7%)    191741 ( 57.3%)     334487 
[03/17 15:39:17   4412s] #
[03/17 15:39:17   4412s] #Total number of DRC violations = 0
[03/17 15:39:17   4412s] #Total number of net violated process antenna rule = 0
[03/17 15:39:17   4412s] #
[03/17 15:39:17   4412s] ### Time Record (Antenna Fixing) is uninstalled.
[03/17 15:39:17   4412s] #detailRoute Statistics:
[03/17 15:39:17   4412s] #Cpu time = 00:00:15
[03/17 15:39:17   4412s] #Elapsed time = 00:00:15
[03/17 15:39:17   4412s] #Increased memory = -64.80 (MB)
[03/17 15:39:17   4412s] #Total memory = 1958.33 (MB)
[03/17 15:39:17   4412s] #Peak memory = 2459.74 (MB)
[03/17 15:39:17   4412s] #Skip updating routing design signature in db-snapshot flow
[03/17 15:39:17   4412s] ### Time Record (DB Export) is installed.
[03/17 15:39:19   4413s] ### Time Record (DB Export) is uninstalled.
[03/17 15:39:19   4413s] ### Time Record (Post Callback) is installed.
[03/17 15:39:19   4414s] ### Time Record (Post Callback) is uninstalled.
[03/17 15:39:19   4414s] #
[03/17 15:39:19   4414s] #globalDetailRoute statistics:
[03/17 15:39:19   4414s] #Cpu time = 00:00:40
[03/17 15:39:19   4414s] #Elapsed time = 00:00:42
[03/17 15:39:19   4414s] #Increased memory = -166.30 (MB)
[03/17 15:39:19   4414s] #Total memory = 1899.68 (MB)
[03/17 15:39:19   4414s] #Peak memory = 2459.74 (MB)
[03/17 15:39:19   4414s] #Number of warnings = 21
[03/17 15:39:19   4414s] #Total number of warnings = 51
[03/17 15:39:19   4414s] #Number of fails = 0
[03/17 15:39:19   4414s] #Total number of fails = 0
[03/17 15:39:19   4414s] #Complete globalDetailRoute on Fri Mar 17 15:39:19 2023
[03/17 15:39:19   4414s] #
[03/17 15:39:19   4414s] ### Time Record (globalDetailRoute) is uninstalled.
[03/17 15:39:19   4414s] ### 
[03/17 15:39:19   4414s] ###   Scalability Statistics
[03/17 15:39:19   4414s] ### 
[03/17 15:39:19   4414s] ### --------------------------------+----------------+----------------+----------------+
[03/17 15:39:19   4414s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/17 15:39:19   4414s] ### --------------------------------+----------------+----------------+----------------+
[03/17 15:39:19   4414s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/17 15:39:19   4414s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/17 15:39:19   4414s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/17 15:39:19   4414s] ###   DB Import                     |        00:00:04|        00:00:04|             1.0|
[03/17 15:39:19   4414s] ###   DB Export                     |        00:00:02|        00:00:02|             1.0|
[03/17 15:39:19   4414s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/17 15:39:19   4414s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/17 15:39:19   4414s] ###   Data Preparation              |        00:00:03|        00:00:03|             1.0|
[03/17 15:39:19   4414s] ###   Global Routing                |        00:00:08|        00:00:08|             0.9|
[03/17 15:39:19   4414s] ###   Track Assignment              |        00:00:06|        00:00:06|             1.0|
[03/17 15:39:19   4414s] ###   Detail Routing                |        00:00:11|        00:00:11|             1.0|
[03/17 15:39:19   4414s] ###   Antenna Fixing                |        00:00:04|        00:00:05|             0.9|
[03/17 15:39:19   4414s] ###   Entire Command                |        00:00:41|        00:00:42|             1.0|
[03/17 15:39:19   4414s] ### --------------------------------+----------------+----------------+----------------+
[03/17 15:39:19   4414s] ### 
[03/17 15:39:19   4414s] **optDesign ... cpu = 0:02:48, real = 0:02:50, mem = 1855.7M, totSessionCpu=1:13:34 **
[03/17 15:39:19   4414s] -routeWithEco false                       # bool, default=false
[03/17 15:39:19   4414s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/17 15:39:19   4414s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/17 15:39:19   4414s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/17 15:39:19   4414s] New Signature Flow (restoreNanoRouteOptions) ....
[03/17 15:39:19   4414s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/17 15:39:19   4414s] Extraction called for design 'fullchip' of instances=51140 and nets=65371 using extraction engine 'postRoute' at effort level 'low' .
[03/17 15:39:19   4414s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/17 15:39:19   4414s] RC Extraction called in multi-corner(2) mode.
[03/17 15:39:19   4414s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/17 15:39:20   4414s] Process corner(s) are loaded.
[03/17 15:39:20   4414s]  Corner: Cmax
[03/17 15:39:20   4414s]  Corner: Cmin
[03/17 15:39:20   4414s] extractDetailRC Option : -outfile /tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d -maxResLength 200  -extended
[03/17 15:39:20   4414s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/17 15:39:20   4414s]       RC Corner Indexes            0       1   
[03/17 15:39:20   4414s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/17 15:39:20   4414s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/17 15:39:20   4414s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/17 15:39:20   4414s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/17 15:39:20   4414s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/17 15:39:20   4414s] Shrink Factor                : 1.00000
[03/17 15:39:21   4415s] LayerId::1 widthSet size::4
[03/17 15:39:21   4415s] LayerId::2 widthSet size::4
[03/17 15:39:21   4415s] LayerId::3 widthSet size::4
[03/17 15:39:21   4415s] LayerId::4 widthSet size::4
[03/17 15:39:21   4415s] LayerId::5 widthSet size::4
[03/17 15:39:21   4415s] LayerId::6 widthSet size::4
[03/17 15:39:21   4415s] LayerId::7 widthSet size::4
[03/17 15:39:21   4415s] LayerId::8 widthSet size::4
[03/17 15:39:21   4415s] Initializing multi-corner capacitance tables ... 
[03/17 15:39:21   4415s] Initializing multi-corner resistance tables ...
[03/17 15:39:21   4415s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.268084 ; uaWl: 0.995728 ; uaWlH: 0.263565 ; aWlH: 0.003474 ; Pmax: 0.833900 ; wcR: 0.636400 ; newSi: 0.089000 ; pMod: 82 ; 
[03/17 15:39:21   4416s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2421.6M)
[03/17 15:39:22   4416s] Creating parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d' for storing RC.
[03/17 15:39:22   4417s] Extracted 10.0004% (CPU Time= 0:00:01.9  MEM= 2493.2M)
[03/17 15:39:23   4417s] Extracted 20.0004% (CPU Time= 0:00:02.3  MEM= 2493.2M)
[03/17 15:39:23   4417s] Extracted 30.0004% (CPU Time= 0:00:02.7  MEM= 2493.2M)
[03/17 15:39:24   4418s] Extracted 40.0004% (CPU Time= 0:00:03.2  MEM= 2493.2M)
[03/17 15:39:24   4419s] Extracted 50.0004% (CPU Time= 0:00:03.9  MEM= 2497.2M)
[03/17 15:39:26   4420s] Extracted 60.0004% (CPU Time= 0:00:05.4  MEM= 2497.2M)
[03/17 15:39:26   4421s] Extracted 70.0004% (CPU Time= 0:00:05.9  MEM= 2497.2M)
[03/17 15:39:27   4421s] Extracted 80.0004% (CPU Time= 0:00:06.3  MEM= 2497.2M)
[03/17 15:39:27   4422s] Extracted 90.0004% (CPU Time= 0:00:06.9  MEM= 2497.2M)
[03/17 15:39:29   4423s] Extracted 100% (CPU Time= 0:00:08.7  MEM= 2499.2M)
[03/17 15:39:29   4424s] Number of Extracted Resistors     : 855848
[03/17 15:39:29   4424s] Number of Extracted Ground Cap.   : 858617
[03/17 15:39:29   4424s] Number of Extracted Coupling Cap. : 1232480
[03/17 15:39:29   4424s] Opening parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d' for reading (mem: 2467.938M)
[03/17 15:39:29   4424s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/17 15:39:29   4424s]  Corner: Cmax
[03/17 15:39:29   4424s]  Corner: Cmin
[03/17 15:39:29   4424s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2467.9M)
[03/17 15:39:29   4424s] Creating parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb_Filter.rcdb.d' for storing RC.
[03/17 15:39:30   4425s] Closing parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d': 55308 access done (mem: 2467.938M)
[03/17 15:39:30   4425s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2467.938M)
[03/17 15:39:30   4425s] Opening parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d' for reading (mem: 2467.938M)
[03/17 15:39:30   4425s] processing rcdb (/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d) for hinst (top) of cell (fullchip);
[03/17 15:39:31   4426s] Closing parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d': 0 access done (mem: 2467.938M)
[03/17 15:39:31   4426s] Lumped Parasitic Loading Completed (total cpu=0:00:01.2, real=0:00:01.0, current mem=2467.938M)
[03/17 15:39:31   4426s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:12.2  Real Time: 0:00:12.0  MEM: 2467.938M)
[03/17 15:39:31   4426s] **optDesign ... cpu = 0:03:00, real = 0:03:02, mem = 1849.9M, totSessionCpu=1:13:46 **
[03/17 15:39:31   4426s] Starting delay calculation for Setup views
[03/17 15:39:31   4426s] Starting SI iteration 1 using Infinite Timing Windows
[03/17 15:39:31   4427s] #################################################################################
[03/17 15:39:31   4427s] # Design Stage: PostRoute
[03/17 15:39:31   4427s] # Design Name: fullchip
[03/17 15:39:31   4427s] # Design Mode: 65nm
[03/17 15:39:31   4427s] # Analysis Mode: MMMC OCV 
[03/17 15:39:31   4427s] # Parasitics Mode: SPEF/RCDB
[03/17 15:39:31   4427s] # Signoff Settings: SI On 
[03/17 15:39:31   4427s] #################################################################################
[03/17 15:39:33   4428s] AAE_INFO: 1 threads acquired from CTE.
[03/17 15:39:33   4428s] Setting infinite Tws ...
[03/17 15:39:33   4428s] First Iteration Infinite Tw... 
[03/17 15:39:33   4428s] Calculate early delays in OCV mode...
[03/17 15:39:33   4428s] Calculate late delays in OCV mode...
[03/17 15:39:33   4429s] Topological Sorting (REAL = 0:00:00.0, MEM = 2440.3M, InitMEM = 2432.5M)
[03/17 15:39:33   4429s] Start delay calculation (fullDC) (1 T). (MEM=2440.29)
[03/17 15:39:33   4429s] LayerId::1 widthSet size::4
[03/17 15:39:33   4429s] LayerId::2 widthSet size::4
[03/17 15:39:33   4429s] LayerId::3 widthSet size::4
[03/17 15:39:33   4429s] LayerId::4 widthSet size::4
[03/17 15:39:33   4429s] LayerId::5 widthSet size::4
[03/17 15:39:33   4429s] LayerId::6 widthSet size::4
[03/17 15:39:33   4429s] LayerId::7 widthSet size::4
[03/17 15:39:33   4429s] LayerId::8 widthSet size::4
[03/17 15:39:33   4429s] Initializing multi-corner capacitance tables ... 
[03/17 15:39:34   4429s] Initializing multi-corner resistance tables ...
[03/17 15:39:34   4429s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.268084 ; uaWl: 0.995728 ; uaWlH: 0.263565 ; aWlH: 0.003474 ; Pmax: 0.833900 ; wcR: 0.636400 ; newSi: 0.089000 ; pMod: 82 ; 
[03/17 15:39:34   4430s] End AAE Lib Interpolated Model. (MEM=2451.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:39:35   4430s] Opening parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d' for reading (mem: 2451.898M)
[03/17 15:39:35   4430s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2451.9M)
[03/17 15:39:53   4449s] Total number of fetched objects 55325
[03/17 15:39:53   4449s] AAE_INFO-618: Total number of nets in the design is 65371,  84.6 percent of the nets selected for SI analysis
[03/17 15:39:54   4449s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[03/17 15:39:54   4449s] End delay calculation. (MEM=2499.58 CPU=0:00:18.4 REAL=0:00:19.0)
[03/17 15:39:54   4449s] End delay calculation (fullDC). (MEM=2499.58 CPU=0:00:20.6 REAL=0:00:21.0)
[03/17 15:39:54   4449s] *** CDM Built up (cpu=0:00:22.6  real=0:00:23.0  mem= 2499.6M) ***
[03/17 15:39:56   4451s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2499.6M)
[03/17 15:39:56   4451s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/17 15:39:56   4451s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2499.6M)
[03/17 15:39:56   4452s] Starting SI iteration 2
[03/17 15:39:57   4452s] Calculate early delays in OCV mode...
[03/17 15:39:57   4452s] Calculate late delays in OCV mode...
[03/17 15:39:57   4452s] Start delay calculation (fullDC) (1 T). (MEM=2459.7)
[03/17 15:39:57   4452s] End AAE Lib Interpolated Model. (MEM=2459.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:40:03   4459s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/17 15:40:03   4459s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 55325. 
[03/17 15:40:03   4459s] Total number of fetched objects 55325
[03/17 15:40:03   4459s] AAE_INFO-618: Total number of nets in the design is 65371,  8.9 percent of the nets selected for SI analysis
[03/17 15:40:03   4459s] End delay calculation. (MEM=2465.85 CPU=0:00:06.3 REAL=0:00:06.0)
[03/17 15:40:03   4459s] End delay calculation (fullDC). (MEM=2465.85 CPU=0:00:06.6 REAL=0:00:06.0)
[03/17 15:40:03   4459s] *** CDM Built up (cpu=0:00:06.7  real=0:00:06.0  mem= 2465.9M) ***
[03/17 15:40:06   4462s] *** Done Building Timing Graph (cpu=0:00:35.8 real=0:00:35.0 totSessionCpu=1:14:22 mem=2465.9M)
[03/17 15:40:06   4462s] End AAE Lib Interpolated Model. (MEM=2465.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:40:07   4462s] ** Profile ** Start :  cpu=0:00:00.0, mem=2465.9M
[03/17 15:40:07   4462s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2465.9M
[03/17 15:40:07   4462s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.098, MEM:2465.9M
[03/17 15:40:07   4462s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2465.9M
[03/17 15:40:07   4463s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2465.9M
[03/17 15:40:08   4464s] ** Profile ** DRVs :  cpu=0:00:01.0, mem=2481.1M
[03/17 15:40:08   4464s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.298  | -0.008  | -0.298  |
|           TNS (ns):| -33.591 | -0.026  | -33.591 |
|    Violating Paths:|   306   |    5    |   306   |
|          All Paths:|  8650   |  5576   |  6730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.414%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2481.1M
[03/17 15:40:08   4464s] **optDesign ... cpu = 0:03:38, real = 0:03:39, mem = 1961.7M, totSessionCpu=1:14:24 **
[03/17 15:40:08   4464s] **optDesign ... cpu = 0:03:38, real = 0:03:39, mem = 1961.7M, totSessionCpu=1:14:24 **
[03/17 15:40:08   4464s] Executing marking Critical Nets1
[03/17 15:40:08   4464s] *** Timing NOT met, worst failing slack is -0.298
[03/17 15:40:08   4464s] *** Check timing (0:00:00.0)
[03/17 15:40:08   4464s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[03/17 15:40:08   4464s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[03/17 15:40:08   4464s] Info: 0 don't touch net , 601 undriven nets excluded from IPO operation.
[03/17 15:40:09   4464s] Info: 1 clock net  excluded from IPO operation.
[03/17 15:40:09   4464s] End AAE Lib Interpolated Model. (MEM=2443.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:40:09   4464s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:14:24.6/1:25:01.4 (0.9), mem = 2443.1M
[03/17 15:40:09   4464s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.16097.26
[03/17 15:40:09   4464s] (I,S,L,T): WC_VIEW: 68.2717, 31.3803, 1.38414, 101.036
[03/17 15:40:09   4464s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 15:40:09   4464s] ### Creating PhyDesignMc. totSessionCpu=1:14:25 mem=2443.1M
[03/17 15:40:09   4464s] OPERPROF: Starting DPlace-Init at level 1, MEM:2443.1M
[03/17 15:40:09   4464s] z: 2, totalTracks: 1
[03/17 15:40:09   4464s] z: 4, totalTracks: 1
[03/17 15:40:09   4464s] z: 6, totalTracks: 1
[03/17 15:40:09   4464s] z: 8, totalTracks: 1
[03/17 15:40:09   4464s] #spOpts: N=65 mergeVia=F 
[03/17 15:40:09   4465s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2443.1M
[03/17 15:40:09   4465s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.104, MEM:2443.1M
[03/17 15:40:09   4465s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2443.1MB).
[03/17 15:40:09   4465s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.183, MEM:2443.1M
[03/17 15:40:09   4465s] TotalInstCnt at PhyDesignMc Initialization: 51,140
[03/17 15:40:09   4465s] ### Creating PhyDesignMc, finished. totSessionCpu=1:14:25 mem=2443.1M
[03/17 15:40:10   4465s] ### Creating RouteCongInterface, started
[03/17 15:40:10   4465s] ### Creating RouteCongInterface, finished
[03/17 15:40:16   4471s] *info: 1 clock net excluded
[03/17 15:40:16   4471s] *info: 2 special nets excluded.
[03/17 15:40:16   4471s] *info: 10034 no-driver nets excluded.
[03/17 15:40:20   4475s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.16097.13
[03/17 15:40:20   4475s] PathGroup :  reg2reg  TargetSlack : 0 
[03/17 15:40:20   4476s] ** GigaOpt Optimizer WNS Slack -0.298 TNS Slack -33.591 Density 46.41
[03/17 15:40:20   4476s] Optimizer TNS Opt
[03/17 15:40:20   4476s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.298|-33.591|
|reg2reg   |-0.008| -0.026|
|HEPG      |-0.008| -0.026|
|All Paths |-0.298|-33.591|
+----------+------+-------+

[03/17 15:40:20   4476s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.008ns TNS -0.026ns; HEPG WNS -0.008ns TNS -0.026ns; all paths WNS -0.298ns TNS -33.591ns; Real time 0:33:46
[03/17 15:40:20   4476s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2582.5M
[03/17 15:40:20   4476s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2582.5M
[03/17 15:40:21   4476s] Active Path Group: reg2reg  
[03/17 15:40:21   4476s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 15:40:21   4476s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/17 15:40:21   4476s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 15:40:21   4476s] |  -0.008|   -0.298|  -0.026|  -33.591|    46.41%|   0:00:00.0| 2598.5M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:40:21   4476s] |  -0.008|   -0.298|  -0.026|  -33.591|    46.41%|   0:00:00.0| 2598.5M|   WC_VIEW|  reg2reg| core_instance1_sfp_instance_sum_q_reg_13_/D        |
[03/17 15:40:21   4476s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/17 15:40:21   4476s] 
[03/17 15:40:21   4476s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2598.5M) ***
[03/17 15:40:21   4477s]   Timing Snapshot: (TGT)
[03/17 15:40:21   4477s]      Weighted WNS: -0.037
[03/17 15:40:21   4477s]       All  PG WNS: -0.298
[03/17 15:40:21   4477s]       High PG WNS: -0.008
[03/17 15:40:21   4477s]       All  PG TNS: -33.591
[03/17 15:40:21   4477s]       High PG TNS: -0.026
[03/17 15:40:21   4477s]    Category Slack: { [L, -0.298] [H, -0.008] }
[03/17 15:40:21   4477s] 
[03/17 15:40:21   4477s] Checking setup slack degradation ...
[03/17 15:40:21   4477s] 
[03/17 15:40:21   4477s] Recovery Manager:
[03/17 15:40:21   4477s]   Low  Effort WNS Jump: 0.002 (REF: -0.296, TGT: -0.298, Threshold: 0.145) - Skip
[03/17 15:40:21   4477s]   High Effort WNS Jump: 0.003 (REF: -0.005, TGT: -0.008, Threshold: 0.073) - Skip
[03/17 15:40:21   4477s]   Low  Effort TNS Jump: 0.000 (REF: -33.596, TGT: -33.591, Threshold: 50.000) - Skip
[03/17 15:40:21   4477s]   High Effort TNS Jump: 0.013 (REF: -0.013, TGT: -0.026, Threshold: 25.000) - Skip
[03/17 15:40:21   4477s] 
[03/17 15:40:21   4477s] 
[03/17 15:40:21   4477s] *** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:00.0 mem=2598.5M) ***
[03/17 15:40:21   4477s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.298|-33.591|
|reg2reg   |-0.008| -0.026|
|HEPG      |-0.008| -0.026|
|All Paths |-0.298|-33.591|
+----------+------+-------+

[03/17 15:40:22   4477s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.008ns TNS -0.026ns; HEPG WNS -0.008ns TNS -0.026ns; all paths WNS -0.298ns TNS -33.591ns; Real time 0:33:48
[03/17 15:40:22   4477s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.298|-33.591|
|reg2reg   |-0.008| -0.026|
|HEPG      |-0.008| -0.026|
|All Paths |-0.298|-33.591|
+----------+------+-------+

[03/17 15:40:22   4477s] **** Begin NDR-Layer Usage Statistics ****
[03/17 15:40:22   4477s] Layer 5 has 1 constrained nets 
[03/17 15:40:22   4477s] Layer 7 has 41 constrained nets 
[03/17 15:40:22   4477s] **** End NDR-Layer Usage Statistics ****
[03/17 15:40:22   4477s] 
[03/17 15:40:22   4477s] *** Finish Post Route Setup Fixing (cpu=0:00:01.2 real=0:00:02.0 mem=2598.5M) ***
[03/17 15:40:22   4477s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.16097.13
[03/17 15:40:22   4477s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2579.4M
[03/17 15:40:22   4477s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.230, REAL:0.234, MEM:2579.4M
[03/17 15:40:22   4477s] TotalInstCnt at PhyDesignMc Destruction: 51,140
[03/17 15:40:22   4477s] (I,S,L,T): WC_VIEW: 68.2717, 31.3803, 1.38414, 101.036
[03/17 15:40:22   4477s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.16097.26
[03/17 15:40:22   4477s] *** SetupOpt [finish] : cpu/real = 0:00:13.1/0:00:13.5 (1.0), totSession cpu/real = 1:14:37.7/1:25:14.9 (0.9), mem = 2579.4M
[03/17 15:40:22   4477s] 
[03/17 15:40:22   4477s] =============================================================================================
[03/17 15:40:22   4477s]  Step TAT Report for TnsOpt #9
[03/17 15:40:22   4477s] =============================================================================================
[03/17 15:40:22   4477s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:40:22   4477s] ---------------------------------------------------------------------------------------------
[03/17 15:40:22   4477s] [ SlackTraversorInit     ]      2   0:00:00.6  (   4.4 % )     0:00:00.6 /  0:00:00.6    1.0
[03/17 15:40:22   4477s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:40:22   4477s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   3.6 % )     0:00:00.5 /  0:00:00.5    1.0
[03/17 15:40:22   4477s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   2.8 % )     0:00:00.4 /  0:00:00.4    1.0
[03/17 15:40:22   4477s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/17 15:40:22   4477s] [ TransformInit          ]      1   0:00:07.9  (  58.6 % )     0:00:07.9 /  0:00:07.9    1.0
[03/17 15:40:22   4477s] [ SpefRCNetCheck         ]      1   0:00:02.0  (  14.7 % )     0:00:02.0 /  0:00:02.0    1.0
[03/17 15:40:22   4477s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[03/17 15:40:22   4477s] [ OptGetWeight           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[03/17 15:40:22   4477s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:40:22   4477s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:40:22   4477s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:40:22   4477s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:40:22   4477s] [ SetupOptGetWorkingSet  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:40:22   4477s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:40:22   4477s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:40:22   4477s] [ MISC                   ]          0:00:02.0  (  14.8 % )     0:00:02.0 /  0:00:01.6    0.8
[03/17 15:40:22   4477s] ---------------------------------------------------------------------------------------------
[03/17 15:40:22   4477s]  TnsOpt #9 TOTAL                    0:00:13.5  ( 100.0 % )     0:00:13.5 /  0:00:13.1    1.0
[03/17 15:40:22   4477s] ---------------------------------------------------------------------------------------------
[03/17 15:40:22   4477s] 
[03/17 15:40:22   4477s] End: GigaOpt Optimization in post-eco TNS mode
[03/17 15:40:22   4477s] Running postRoute recovery in postEcoRoute mode
[03/17 15:40:22   4477s] **optDesign ... cpu = 0:03:51, real = 0:03:53, mem = 2143.4M, totSessionCpu=1:14:38 **
[03/17 15:40:23   4479s]   Timing/DRV Snapshot: (TGT)
[03/17 15:40:23   4479s]      Weighted WNS: -0.037
[03/17 15:40:23   4479s]       All  PG WNS: -0.298
[03/17 15:40:23   4479s]       High PG WNS: -0.008
[03/17 15:40:23   4479s]       All  PG TNS: -33.591
[03/17 15:40:23   4479s]       High PG TNS: -0.026
[03/17 15:40:23   4479s]          Tran DRV: 0
[03/17 15:40:23   4479s]           Cap DRV: 0
[03/17 15:40:23   4479s]        Fanout DRV: 0
[03/17 15:40:23   4479s]            Glitch: 0
[03/17 15:40:23   4479s]    Category Slack: { [L, -0.298] [H, -0.008] }
[03/17 15:40:23   4479s] 
[03/17 15:40:23   4479s] Checking setup slack degradation ...
[03/17 15:40:23   4479s] 
[03/17 15:40:23   4479s] Recovery Manager:
[03/17 15:40:23   4479s]   Low  Effort WNS Jump: 0.002 (REF: -0.296, TGT: -0.298, Threshold: 0.145) - Skip
[03/17 15:40:23   4479s]   High Effort WNS Jump: 0.003 (REF: -0.005, TGT: -0.008, Threshold: 0.073) - Skip
[03/17 15:40:23   4479s]   Low  Effort TNS Jump: 0.000 (REF: -33.596, TGT: -33.591, Threshold: 50.000) - Skip
[03/17 15:40:23   4479s]   High Effort TNS Jump: 0.013 (REF: -0.013, TGT: -0.026, Threshold: 25.000) - Skip
[03/17 15:40:23   4479s] 
[03/17 15:40:23   4479s] Checking DRV degradation...
[03/17 15:40:23   4479s] 
[03/17 15:40:23   4479s] Recovery Manager:
[03/17 15:40:23   4479s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/17 15:40:23   4479s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/17 15:40:23   4479s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/17 15:40:23   4479s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[03/17 15:40:23   4479s] 
[03/17 15:40:23   4479s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/17 15:40:23   4479s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2511.43M, totSessionCpu=1:14:39).
[03/17 15:40:23   4479s] **optDesign ... cpu = 0:03:53, real = 0:03:54, mem = 2143.5M, totSessionCpu=1:14:39 **
[03/17 15:40:23   4479s] 
[03/17 15:40:24   4479s] Latch borrow mode reset to max_borrow
[03/17 15:40:26   4481s] <optDesign CMD> Restore Using all VT Cells
[03/17 15:40:26   4481s] cleaningup cpe interface
[03/17 15:40:26   4481s] Reported timing to dir ./timingReports
[03/17 15:40:26   4481s] **optDesign ... cpu = 0:03:55, real = 0:03:57, mem = 2131.0M, totSessionCpu=1:14:42 **
[03/17 15:40:26   4481s] End AAE Lib Interpolated Model. (MEM=2511.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:40:26   4481s] Begin: glitch net info
[03/17 15:40:26   4481s] glitch slack range: number of glitch nets
[03/17 15:40:26   4481s] glitch slack < -0.32 : 0
[03/17 15:40:26   4481s] -0.32 < glitch slack < -0.28 : 0
[03/17 15:40:26   4481s] -0.28 < glitch slack < -0.24 : 0
[03/17 15:40:26   4481s] -0.24 < glitch slack < -0.2 : 0
[03/17 15:40:26   4481s] -0.2 < glitch slack < -0.16 : 0
[03/17 15:40:26   4481s] -0.16 < glitch slack < -0.12 : 0
[03/17 15:40:26   4481s] -0.12 < glitch slack < -0.08 : 0
[03/17 15:40:26   4481s] -0.08 < glitch slack < -0.04 : 0
[03/17 15:40:26   4481s] -0.04 < glitch slack : 0
[03/17 15:40:26   4481s] End: glitch net info
[03/17 15:40:26   4481s] ** Profile ** Start :  cpu=0:00:00.0, mem=2511.4M
[03/17 15:40:26   4481s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2511.4M
[03/17 15:40:26   4482s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.118, MEM:2511.4M
[03/17 15:40:26   4482s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2511.4M
[03/17 15:40:27   4482s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2521.4M
[03/17 15:40:27   4482s] ** Profile ** Total reports :  cpu=0:00:00.3, mem=2513.4M
[03/17 15:40:30   4485s] ** Profile ** DRVs :  cpu=0:00:02.2, mem=2511.4M
[03/17 15:40:30   4485s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.298  | -0.008  | -0.298  |
|           TNS (ns):| -33.591 | -0.026  | -33.591 |
|    Violating Paths:|   306   |    5    |   306   |
|          All Paths:|  8650   |  5576   |  6730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.414%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2511.4M
[03/17 15:40:31   4485s] **optDesign ... cpu = 0:03:59, real = 0:04:02, mem = 2120.0M, totSessionCpu=1:14:45 **
[03/17 15:40:31   4485s]  ReSet Options after AAE Based Opt flow 
[03/17 15:40:31   4485s] *** Finished optDesign ***
[03/17 15:40:31   4485s] cleaningup cpe interface
[03/17 15:40:31   4485s] cleaningup cpe interface
[03/17 15:40:31   4485s] 
[03/17 15:40:31   4485s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:04:11 real=  0:04:14)
[03/17 15:40:31   4485s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[03/17 15:40:31   4485s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:25.6 real=0:00:23.5)
[03/17 15:40:31   4485s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=  0:01:34 real=  0:01:36)
[03/17 15:40:31   4485s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:03.1 real=0:00:03.3)
[03/17 15:40:31   4485s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:40.8 real=0:00:42.6)
[03/17 15:40:31   4485s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:37.8 real=0:00:37.7)
[03/17 15:40:31   4485s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:13.5 real=0:00:13.8)
[03/17 15:40:31   4485s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:03.8 real=0:00:03.8)
[03/17 15:40:31   4485s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/17 15:40:31   4485s] Info: pop threads available for lower-level modules during optimization.
[03/17 15:40:31   4485s] Deleting Lib Analyzer.
[03/17 15:40:31   4485s] Info: Destroy the CCOpt slew target map.
[03/17 15:40:31   4485s] clean pInstBBox. size 0
[03/17 15:40:31   4485s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/17 15:40:31   4485s] All LLGs are deleted
[03/17 15:40:31   4485s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2511.4M
[03/17 15:40:31   4485s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2506.8M
[03/17 15:40:31   4485s] 
[03/17 15:40:31   4485s] =============================================================================================
[03/17 15:40:31   4485s]  Final TAT Report for optDesign
[03/17 15:40:31   4485s] =============================================================================================
[03/17 15:40:31   4485s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:40:31   4485s] ---------------------------------------------------------------------------------------------
[03/17 15:40:31   4485s] [ WnsOpt                 ]      1   0:00:19.9  (   8.3 % )     0:00:19.9 /  0:00:19.6    1.0
[03/17 15:40:31   4485s] [ TnsOpt                 ]      2   0:00:26.9  (  11.2 % )     0:00:26.9 /  0:00:26.1    1.0
[03/17 15:40:31   4485s] [ ViewPruning            ]      9   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[03/17 15:40:31   4485s] [ CheckPlace             ]      1   0:00:00.5  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[03/17 15:40:31   4485s] [ RefinePlace            ]      2   0:00:04.4  (   1.8 % )     0:00:04.4 /  0:00:04.4    1.0
[03/17 15:40:31   4485s] [ LayerAssignment        ]      2   0:00:01.5  (   0.6 % )     0:00:01.5 /  0:00:01.5    1.0
[03/17 15:40:31   4485s] [ EcoRoute               ]      1   0:00:42.4  (  17.6 % )     0:00:42.4 /  0:00:40.7    1.0
[03/17 15:40:31   4485s] [ ExtractRC              ]      2   0:00:22.8  (   9.5 % )     0:00:22.8 /  0:00:24.8    1.1
[03/17 15:40:31   4485s] [ TimingUpdate           ]     10   0:00:10.9  (   4.5 % )     0:01:13.8 /  0:01:14.2    1.0
[03/17 15:40:31   4485s] [ FullDelayCalc          ]      2   0:01:02.9  (  26.1 % )     0:01:02.9 /  0:01:03.4    1.0
[03/17 15:40:31   4485s] [ QThreadMaster          ]      1   0:00:16.1  (   6.7 % )     0:00:16.1 /  0:00:15.1    0.9
[03/17 15:40:31   4485s] [ OptSummaryReport       ]      4   0:00:01.6  (   0.7 % )     0:00:09.7 /  0:00:08.1    0.8
[03/17 15:40:31   4485s] [ TimingReport           ]      4   0:00:01.8  (   0.7 % )     0:00:01.8 /  0:00:01.8    1.0
[03/17 15:40:31   4485s] [ DrvReport              ]      4   0:00:06.0  (   2.5 % )     0:00:06.0 /  0:00:05.1    0.8
[03/17 15:40:31   4485s] [ GenerateReports        ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 15:40:31   4485s] [ PropagateActivity      ]      1   0:00:03.7  (   1.5 % )     0:00:03.7 /  0:00:03.7    1.0
[03/17 15:40:31   4485s] [ MISC                   ]          0:00:19.4  (   8.1 % )     0:00:19.4 /  0:00:19.3    1.0
[03/17 15:40:31   4485s] ---------------------------------------------------------------------------------------------
[03/17 15:40:31   4485s]  optDesign TOTAL                    0:04:01.1  ( 100.0 % )     0:04:01.1 /  0:03:58.0    1.0
[03/17 15:40:31   4485s] ---------------------------------------------------------------------------------------------
[03/17 15:40:31   4485s] 
[03/17 15:40:31   4485s] Deleting Cell Server ...
[03/17 15:41:34   4495s] <CMD> verifyGeometry
[03/17 15:41:34   4495s]  *** Starting Verify Geometry (MEM: 2506.8) ***
[03/17 15:41:34   4495s] 
[03/17 15:41:34   4495s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[03/17 15:41:34   4495s]   VERIFY GEOMETRY ...... Starting Verification
[03/17 15:41:34   4495s]   VERIFY GEOMETRY ...... Initializing
[03/17 15:41:34   4495s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/17 15:41:34   4495s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/17 15:41:34   4495s]                   ...... bin size: 2880
[03/17 15:41:34   4495s]   VERIFY GEOMETRY ...... SubArea : 1 of 16
[03/17 15:41:34   4495s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 15:41:34   4495s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 15:41:34   4495s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 15:41:34   4495s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 15:41:34   4495s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/17 15:41:34   4495s]   VERIFY GEOMETRY ...... SubArea : 2 of 16
[03/17 15:41:36   4497s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 15:41:36   4497s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 15:41:36   4497s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 15:41:36   4497s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 15:41:36   4497s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[03/17 15:41:36   4497s]   VERIFY GEOMETRY ...... SubArea : 3 of 16
[03/17 15:41:37   4498s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 15:41:37   4498s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 15:41:37   4498s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 15:41:37   4498s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 15:41:37   4498s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[03/17 15:41:37   4498s]   VERIFY GEOMETRY ...... SubArea : 4 of 16
[03/17 15:41:39   4500s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 15:41:39   4500s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 15:41:39   4500s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 15:41:39   4500s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 15:41:39   4500s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[03/17 15:41:39   4500s]   VERIFY GEOMETRY ...... SubArea : 5 of 16
[03/17 15:41:40   4501s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 15:41:40   4501s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 15:41:40   4501s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 15:41:40   4501s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 15:41:40   4501s]   VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
[03/17 15:41:40   4501s]   VERIFY GEOMETRY ...... SubArea : 6 of 16
[03/17 15:41:43   4503s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 15:41:43   4503s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 15:41:43   4503s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 15:41:43   4503s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 15:41:43   4503s]   VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
[03/17 15:41:43   4503s]   VERIFY GEOMETRY ...... SubArea : 7 of 16
[03/17 15:41:45   4506s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 15:41:45   4506s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 15:41:45   4506s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 15:41:45   4506s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 15:41:45   4506s]   VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
[03/17 15:41:45   4506s]   VERIFY GEOMETRY ...... SubArea : 8 of 16
[03/17 15:41:47   4507s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 15:41:47   4507s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 15:41:47   4507s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 15:41:47   4507s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 15:41:47   4507s]   VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
[03/17 15:41:47   4507s]   VERIFY GEOMETRY ...... SubArea : 9 of 16
[03/17 15:41:48   4509s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 15:41:48   4509s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 15:41:48   4509s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 15:41:48   4509s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 15:41:48   4509s]   VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
[03/17 15:41:48   4509s]   VERIFY GEOMETRY ...... SubArea : 10 of 16
[03/17 15:41:51   4511s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 15:41:51   4511s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 15:41:51   4511s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 15:41:51   4511s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 15:41:51   4511s]   VERIFY GEOMETRY ...... Sub-Area : 10 complete 0 Viols. 0 Wrngs.
[03/17 15:41:51   4511s]   VERIFY GEOMETRY ...... SubArea : 11 of 16
[03/17 15:41:53   4513s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 15:41:53   4513s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 15:41:53   4513s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 15:41:53   4513s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 15:41:53   4513s]   VERIFY GEOMETRY ...... Sub-Area : 11 complete 0 Viols. 0 Wrngs.
[03/17 15:41:53   4513s]   VERIFY GEOMETRY ...... SubArea : 12 of 16
[03/17 15:41:54   4515s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 15:41:54   4515s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 15:41:54   4515s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 15:41:54   4515s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 15:41:55   4515s]   VERIFY GEOMETRY ...... Sub-Area : 12 complete 0 Viols. 0 Wrngs.
[03/17 15:41:55   4515s]   VERIFY GEOMETRY ...... SubArea : 13 of 16
[03/17 15:41:55   4516s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 15:41:55   4516s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 15:41:55   4516s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 15:41:55   4516s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 15:41:55   4516s]   VERIFY GEOMETRY ...... Sub-Area : 13 complete 0 Viols. 0 Wrngs.
[03/17 15:41:55   4516s]   VERIFY GEOMETRY ...... SubArea : 14 of 16
[03/17 15:41:57   4518s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 15:41:57   4518s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 15:41:57   4518s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 15:41:57   4518s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 15:41:57   4518s]   VERIFY GEOMETRY ...... Sub-Area : 14 complete 0 Viols. 0 Wrngs.
[03/17 15:41:57   4518s]   VERIFY GEOMETRY ...... SubArea : 15 of 16
[03/17 15:41:59   4520s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 15:41:59   4520s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 15:41:59   4520s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 15:41:59   4520s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 15:42:00   4520s]   VERIFY GEOMETRY ...... Sub-Area : 15 complete 0 Viols. 0 Wrngs.
[03/17 15:42:00   4520s]   VERIFY GEOMETRY ...... SubArea : 16 of 16
[03/17 15:42:01   4521s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/17 15:42:01   4521s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/17 15:42:01   4521s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/17 15:42:01   4521s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/17 15:42:01   4521s]   VERIFY GEOMETRY ...... Sub-Area : 16 complete 0 Viols. 0 Wrngs.
[03/17 15:42:01   4521s] VG: elapsed time: 27.00
[03/17 15:42:01   4521s] Begin Summary ...
[03/17 15:42:01   4521s]   Cells       : 0
[03/17 15:42:01   4521s]   SameNet     : 0
[03/17 15:42:01   4521s]   Wiring      : 0
[03/17 15:42:01   4521s]   Antenna     : 0
[03/17 15:42:01   4521s]   Short       : 0
[03/17 15:42:01   4521s]   Overlap     : 0
[03/17 15:42:01   4521s] End Summary
[03/17 15:42:01   4521s] 
[03/17 15:42:01   4521s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/17 15:42:01   4521s] 
[03/17 15:42:01   4521s] **********End: VERIFY GEOMETRY**********
[03/17 15:42:01   4521s]  *** verify geometry (CPU: 0:00:26.8  MEM: 67.6M)
[03/17 15:42:01   4521s] 
[03/17 15:42:23   4525s] <CMD> verifyConnectivity
[03/17 15:42:23   4525s] VERIFY_CONNECTIVITY use new engine.
[03/17 15:42:23   4525s] 
[03/17 15:42:23   4525s] ******** Start: VERIFY CONNECTIVITY ********
[03/17 15:42:23   4525s] Start Time: Fri Mar 17 15:42:23 2023
[03/17 15:42:23   4525s] 
[03/17 15:42:23   4525s] Design Name: fullchip
[03/17 15:42:23   4525s] Database Units: 2000
[03/17 15:42:23   4525s] Design Boundary: (0.0000, 0.0000) (679.2000, 677.0000)
[03/17 15:42:23   4525s] Error Limit = 1000; Warning Limit = 50
[03/17 15:42:23   4525s] Check all nets
[03/17 15:42:24   4526s] **** 15:42:24 **** Processed 5000 nets.
[03/17 15:42:24   4526s] **** 15:42:24 **** Processed 10000 nets.
[03/17 15:42:24   4526s] **** 15:42:24 **** Processed 15000 nets.
[03/17 15:42:24   4526s] **** 15:42:24 **** Processed 20000 nets.
[03/17 15:42:24   4527s] **** 15:42:24 **** Processed 25000 nets.
[03/17 15:42:24   4527s] **** 15:42:24 **** Processed 30000 nets.
[03/17 15:42:25   4527s] **** 15:42:25 **** Processed 35000 nets.
[03/17 15:42:25   4527s] **** 15:42:25 **** Processed 40000 nets.
[03/17 15:42:25   4527s] **** 15:42:25 **** Processed 45000 nets.
[03/17 15:42:25   4527s] **** 15:42:25 **** Processed 50000 nets.
[03/17 15:42:25   4528s] **** 15:42:25 **** Processed 55000 nets.
[03/17 15:42:25   4528s] **** 15:42:25 **** Processed 60000 nets.
[03/17 15:42:26   4528s] **** 15:42:26 **** Processed 65000 nets.
[03/17 15:42:26   4529s] 
[03/17 15:42:26   4529s] Begin Summary 
[03/17 15:42:26   4529s]   Found no problems or warnings.
[03/17 15:42:26   4529s] End Summary
[03/17 15:42:26   4529s] 
[03/17 15:42:26   4529s] End Time: Fri Mar 17 15:42:26 2023
[03/17 15:42:26   4529s] Time Elapsed: 0:00:03.0
[03/17 15:42:26   4529s] 
[03/17 15:42:26   4529s] ******** End: VERIFY CONNECTIVITY ********
[03/17 15:42:26   4529s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/17 15:42:26   4529s]   (CPU Time: 0:00:03.3  MEM: -0.383M)
[03/17 15:42:26   4529s] 
[03/17 15:43:43   4541s] <CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
[03/17 15:43:45   4543s] <CMD> report_power -outfile fullchip.post_route.power.rpt
[03/17 15:43:45   4543s] 
[03/17 15:43:45   4543s] Begin Power Analysis
[03/17 15:43:45   4543s] 
[03/17 15:43:45   4543s]              0V	    VSS
[03/17 15:43:45   4543s]            0.9V	    VDD
[03/17 15:43:45   4543s] Begin Processing Timing Library for Power Calculation
[03/17 15:43:45   4543s] 
[03/17 15:43:45   4543s] Begin Processing Timing Library for Power Calculation
[03/17 15:43:45   4543s] 
[03/17 15:43:45   4543s] 
[03/17 15:43:45   4543s] 
[03/17 15:43:45   4543s] Begin Processing Power Net/Grid for Power Calculation
[03/17 15:43:45   4543s] 
[03/17 15:43:45   4543s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2265.56MB/3763.00MB/2458.86MB)
[03/17 15:43:45   4543s] 
[03/17 15:43:45   4543s] Begin Processing Timing Window Data for Power Calculation
[03/17 15:43:45   4543s] 
[03/17 15:43:45   4543s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2265.56MB/3763.00MB/2458.86MB)
[03/17 15:43:45   4543s] 
[03/17 15:43:45   4543s] Begin Processing User Attributes
[03/17 15:43:45   4543s] 
[03/17 15:43:45   4543s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2265.56MB/3763.00MB/2458.86MB)
[03/17 15:43:45   4543s] 
[03/17 15:43:45   4543s] Begin Processing Signal Activity
[03/17 15:43:45   4543s] 
[03/17 15:43:48   4546s] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2265.56MB/3763.00MB/2458.86MB)
[03/17 15:43:48   4546s] 
[03/17 15:43:48   4546s] Begin Power Computation
[03/17 15:43:48   4546s] 
[03/17 15:43:48   4546s]       ----------------------------------------------------------
[03/17 15:43:48   4546s]       # of cell(s) missing both power/leakage table: 0
[03/17 15:43:48   4546s]       # of cell(s) missing power table: 1
[03/17 15:43:48   4546s]       # of cell(s) missing leakage table: 0
[03/17 15:43:48   4546s]       # of MSMV cell(s) missing power_level: 0
[03/17 15:43:48   4546s]       ----------------------------------------------------------
[03/17 15:43:48   4546s] CellName                                  Missing Table(s)
[03/17 15:43:48   4546s] TIEL                                      internal power, 
[03/17 15:43:48   4546s] 
[03/17 15:43:48   4546s] 
[03/17 15:43:52   4550s] Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=2265.89MB/3763.00MB/2458.86MB)
[03/17 15:43:52   4550s] 
[03/17 15:43:52   4550s] Begin Processing User Attributes
[03/17 15:43:52   4550s] 
[03/17 15:43:52   4550s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2265.89MB/3763.00MB/2458.86MB)
[03/17 15:43:52   4550s] 
[03/17 15:43:52   4550s] Ended Power Analysis: (cpu=0:00:06, real=0:00:07, mem(process/total/peak)=2265.89MB/3763.00MB/2458.86MB)
[03/17 15:43:52   4550s] 
[03/17 15:43:53   4550s] *



[03/17 15:43:53   4550s] Total Power
[03/17 15:43:53   4550s] -----------------------------------------------------------------------------------------
[03/17 15:43:53   4550s] Total Internal Power:       67.63707358 	   67.3689%
[03/17 15:43:53   4550s] Total Switching Power:      31.38026418 	   31.2559%
[03/17 15:43:53   4550s] Total Leakage Power:         1.38068733 	    1.3752%
[03/17 15:43:53   4550s] Total Power:               100.39802526
[03/17 15:43:53   4550s] -----------------------------------------------------------------------------------------
[03/17 15:43:53   4551s] <CMD> summaryReport -nohtml -outfile fullchip.post_route.summary.rpt
[03/17 15:43:53   4551s] Creating directory summaryReport.
[03/17 15:43:53   4551s] Start to collect the design information.
[03/17 15:43:53   4551s] Build netlist information for Cell fullchip.
[03/17 15:43:53   4551s] Finished collecting the design information.
[03/17 15:43:53   4551s] Generating standard cells used in the design report.
[03/17 15:43:53   4551s] Analyze library ... 
[03/17 15:43:53   4551s] Analyze netlist ... 
[03/17 15:43:53   4551s] Generating HFO information report.
[03/17 15:43:53   4551s] Generate no-driven nets information report.
[03/17 15:43:53   4551s] Analyze timing ... 
[03/17 15:43:53   4551s] Analyze floorplan/placement ... 
[03/17 15:43:53   4551s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2574.4M
[03/17 15:43:53   4551s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2574.4M
[03/17 15:43:53   4551s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2579.0M
[03/17 15:43:53   4551s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.060, REAL:0.064, MEM:2579.0M
[03/17 15:43:53   4551s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.160, REAL:0.166, MEM:2579.0M
[03/17 15:43:53   4551s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.180, REAL:0.183, MEM:2579.0M
[03/17 15:43:53   4551s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2579.0M
[03/17 15:43:53   4551s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2574.4M
[03/17 15:43:53   4551s] Analysis Routing ...
[03/17 15:43:53   4551s] Report saved in file fullchip.post_route.summary.rpt.
[03/17 15:44:01   4552s] <CMD> streamOut fullchip.gds2
[03/17 15:44:01   4552s] Parse map file...
[03/17 15:44:01   4552s] Writing GDSII file ...
[03/17 15:44:01   4552s] 	****** db unit per micron = 2000 ******
[03/17 15:44:01   4552s] 	****** output gds2 file unit per micron = 2000 ******
[03/17 15:44:01   4552s] 	****** unit scaling factor = 1 ******
[03/17 15:44:01   4552s] Output for instance
[03/17 15:44:01   4552s] Output for bump
[03/17 15:44:01   4552s] Output for physical terminals
[03/17 15:44:01   4552s] Output for logical terminals
[03/17 15:44:01   4552s] Output for regular nets
[03/17 15:44:05   4554s] Output for special nets and metal fills
[03/17 15:44:05   4554s] Output for via structure generation
[03/17 15:44:05   4554s] Statistics for GDS generated (version 3)
[03/17 15:44:05   4554s] ----------------------------------------
[03/17 15:44:05   4554s] Stream Out Layer Mapping Information:
[03/17 15:44:05   4554s] GDS Layer Number          GDS Layer Name
[03/17 15:44:05   4554s] ----------------------------------------
[03/17 15:44:05   4554s]     170                             COMP
[03/17 15:44:05   4554s]     171                          DIEAREA
[03/17 15:44:05   4554s]     8                                 M1
[03/17 15:44:05   4554s]     9                                 M1
[03/17 15:44:05   4554s]     10                                M1
[03/17 15:44:05   4554s]     11                                M1
[03/17 15:44:05   4554s]     14                                M1
[03/17 15:44:05   4554s]     12                                M1
[03/17 15:44:05   4554s]     13                                M1
[03/17 15:44:05   4554s]     15                                M1
[03/17 15:44:05   4554s]     16                                M1
[03/17 15:44:05   4554s]     17                                M1
[03/17 15:44:05   4554s]     29                                M2
[03/17 15:44:05   4554s]     30                                M2
[03/17 15:44:05   4554s]     31                                M2
[03/17 15:44:05   4554s]     32                                M2
[03/17 15:44:05   4554s]     35                                M2
[03/17 15:44:05   4554s]     33                                M2
[03/17 15:44:05   4554s]     34                                M2
[03/17 15:44:05   4554s]     36                                M2
[03/17 15:44:05   4554s]     37                                M2
[03/17 15:44:05   4554s]     38                                M2
[03/17 15:44:05   4554s]     50                                M3
[03/17 15:44:05   4554s]     51                                M3
[03/17 15:44:05   4554s]     52                                M3
[03/17 15:44:05   4554s]     53                                M3
[03/17 15:44:05   4554s]     56                                M3
[03/17 15:44:05   4554s]     54                                M3
[03/17 15:44:05   4554s]     55                                M3
[03/17 15:44:05   4554s]     57                                M3
[03/17 15:44:05   4554s]     58                                M3
[03/17 15:44:05   4554s]     59                                M3
[03/17 15:44:05   4554s]     71                                M4
[03/17 15:44:05   4554s]     72                                M4
[03/17 15:44:05   4554s]     73                                M4
[03/17 15:44:05   4554s]     74                                M4
[03/17 15:44:05   4554s]     77                                M4
[03/17 15:44:05   4554s]     75                                M4
[03/17 15:44:05   4554s]     76                                M4
[03/17 15:44:05   4554s]     78                                M4
[03/17 15:44:05   4554s]     79                                M4
[03/17 15:44:05   4554s]     80                                M4
[03/17 15:44:05   4554s]     92                                M5
[03/17 15:44:05   4554s]     93                                M5
[03/17 15:44:05   4554s]     94                                M5
[03/17 15:44:05   4554s]     95                                M5
[03/17 15:44:05   4554s]     98                                M5
[03/17 15:44:05   4554s]     96                                M5
[03/17 15:44:05   4554s]     97                                M5
[03/17 15:44:05   4554s]     99                                M5
[03/17 15:44:05   4554s]     100                               M5
[03/17 15:44:05   4554s]     101                               M5
[03/17 15:44:05   4554s]     113                               M6
[03/17 15:44:05   4554s]     114                               M6
[03/17 15:44:05   4554s]     115                               M6
[03/17 15:44:05   4554s]     116                               M6
[03/17 15:44:05   4554s]     119                               M6
[03/17 15:44:05   4554s]     117                               M6
[03/17 15:44:05   4554s]     118                               M6
[03/17 15:44:05   4554s]     120                               M6
[03/17 15:44:05   4554s]     121                               M6
[03/17 15:44:05   4554s]     122                               M6
[03/17 15:44:05   4554s]     134                               M7
[03/17 15:44:05   4554s]     135                               M7
[03/17 15:44:05   4554s]     136                               M7
[03/17 15:44:05   4554s]     137                               M7
[03/17 15:44:05   4554s]     140                               M7
[03/17 15:44:05   4554s]     138                               M7
[03/17 15:44:05   4554s]     139                               M7
[03/17 15:44:05   4554s]     141                               M7
[03/17 15:44:05   4554s]     142                               M7
[03/17 15:44:05   4554s]     143                               M7
[03/17 15:44:05   4554s]     155                               M8
[03/17 15:44:05   4554s]     156                               M8
[03/17 15:44:05   4554s]     157                               M8
[03/17 15:44:05   4554s]     158                               M8
[03/17 15:44:05   4554s]     161                               M8
[03/17 15:44:05   4554s]     159                               M8
[03/17 15:44:05   4554s]     160                               M8
[03/17 15:44:05   4554s]     162                               M8
[03/17 15:44:05   4554s]     163                               M8
[03/17 15:44:05   4554s]     164                               M8
[03/17 15:44:05   4554s]     1                                 CO
[03/17 15:44:05   4554s]     2                                 CO
[03/17 15:44:05   4554s]     5                                 CO
[03/17 15:44:05   4554s]     3                                 CO
[03/17 15:44:05   4554s]     4                                 CO
[03/17 15:44:05   4554s]     6                                 CO
[03/17 15:44:05   4554s]     7                                 CO
[03/17 15:44:05   4554s]     22                              VIA1
[03/17 15:44:05   4554s]     23                              VIA1
[03/17 15:44:05   4554s]     26                              VIA1
[03/17 15:44:05   4554s]     24                              VIA1
[03/17 15:44:05   4554s]     25                              VIA1
[03/17 15:44:05   4554s]     27                              VIA1
[03/17 15:44:05   4554s]     28                              VIA1
[03/17 15:44:05   4554s]     43                              VIA2
[03/17 15:44:05   4554s]     44                              VIA2
[03/17 15:44:05   4554s]     47                              VIA2
[03/17 15:44:05   4554s]     45                              VIA2
[03/17 15:44:05   4554s]     46                              VIA2
[03/17 15:44:05   4554s]     48                              VIA2
[03/17 15:44:05   4554s]     49                              VIA2
[03/17 15:44:05   4554s]     64                              VIA3
[03/17 15:44:05   4554s]     65                              VIA3
[03/17 15:44:05   4554s]     68                              VIA3
[03/17 15:44:05   4554s]     66                              VIA3
[03/17 15:44:05   4554s]     67                              VIA3
[03/17 15:44:05   4554s]     69                              VIA3
[03/17 15:44:05   4554s]     70                              VIA3
[03/17 15:44:05   4554s]     85                              VIA4
[03/17 15:44:05   4554s]     86                              VIA4
[03/17 15:44:05   4554s]     89                              VIA4
[03/17 15:44:05   4554s]     87                              VIA4
[03/17 15:44:05   4554s]     88                              VIA4
[03/17 15:44:05   4554s]     90                              VIA4
[03/17 15:44:05   4554s]     91                              VIA4
[03/17 15:44:05   4554s]     106                             VIA5
[03/17 15:44:05   4554s]     107                             VIA5
[03/17 15:44:05   4554s]     110                             VIA5
[03/17 15:44:05   4554s]     108                             VIA5
[03/17 15:44:05   4554s]     109                             VIA5
[03/17 15:44:05   4554s]     111                             VIA5
[03/17 15:44:05   4554s]     112                             VIA5
[03/17 15:44:05   4554s]     127                             VIA6
[03/17 15:44:05   4554s]     128                             VIA6
[03/17 15:44:05   4554s]     131                             VIA6
[03/17 15:44:05   4554s]     129                             VIA6
[03/17 15:44:05   4554s]     130                             VIA6
[03/17 15:44:05   4554s]     132                             VIA6
[03/17 15:44:05   4554s]     133                             VIA6
[03/17 15:44:05   4554s]     148                             VIA7
[03/17 15:44:05   4554s]     149                             VIA7
[03/17 15:44:05   4554s]     152                             VIA7
[03/17 15:44:05   4554s]     150                             VIA7
[03/17 15:44:05   4554s]     151                             VIA7
[03/17 15:44:05   4554s]     153                             VIA7
[03/17 15:44:05   4554s]     154                             VIA7
[03/17 15:44:05   4554s]     18                                M1
[03/17 15:44:05   4554s]     19                                M1
[03/17 15:44:05   4554s]     20                                M1
[03/17 15:44:05   4554s]     21                                M1
[03/17 15:44:05   4554s]     39                                M2
[03/17 15:44:05   4554s]     40                                M2
[03/17 15:44:05   4554s]     41                                M2
[03/17 15:44:05   4554s]     42                                M2
[03/17 15:44:05   4554s]     60                                M3
[03/17 15:44:05   4554s]     61                                M3
[03/17 15:44:05   4554s]     62                                M3
[03/17 15:44:05   4554s]     63                                M3
[03/17 15:44:05   4554s]     81                                M4
[03/17 15:44:05   4554s]     82                                M4
[03/17 15:44:05   4554s]     83                                M4
[03/17 15:44:05   4554s]     84                                M4
[03/17 15:44:05   4554s]     102                               M5
[03/17 15:44:05   4554s]     103                               M5
[03/17 15:44:05   4554s]     104                               M5
[03/17 15:44:05   4554s]     105                               M5
[03/17 15:44:05   4554s]     123                               M6
[03/17 15:44:05   4554s]     124                               M6
[03/17 15:44:05   4554s]     125                               M6
[03/17 15:44:05   4554s]     126                               M6
[03/17 15:44:05   4554s]     144                               M7
[03/17 15:44:05   4554s]     145                               M7
[03/17 15:44:05   4554s]     146                               M7
[03/17 15:44:05   4554s]     147                               M7
[03/17 15:44:05   4554s]     165                               M8
[03/17 15:44:05   4554s]     166                               M8
[03/17 15:44:05   4554s]     167                               M8
[03/17 15:44:05   4554s]     168                               M8
[03/17 15:44:05   4554s] 
[03/17 15:44:05   4554s] 
[03/17 15:44:05   4554s] Stream Out Information Processed for GDS version 3:
[03/17 15:44:05   4554s] Units: 2000 DBU
[03/17 15:44:05   4554s] 
[03/17 15:44:05   4554s] Object                             Count
[03/17 15:44:05   4554s] ----------------------------------------
[03/17 15:44:05   4554s] Instances                          51140
[03/17 15:44:05   4554s] 
[03/17 15:44:05   4554s] Ports/Pins                           316
[03/17 15:44:05   4554s]     metal layer M3                   316
[03/17 15:44:05   4554s] 
[03/17 15:44:05   4554s] Nets                              520297
[03/17 15:44:05   4554s]     metal layer M1                 21663
[03/17 15:44:05   4554s]     metal layer M2                314022
[03/17 15:44:05   4554s]     metal layer M3                152085
[03/17 15:44:05   4554s]     metal layer M4                 29518
[03/17 15:44:05   4554s]     metal layer M5                  2673
[03/17 15:44:05   4554s]     metal layer M6                   146
[03/17 15:44:05   4554s]     metal layer M7                   153
[03/17 15:44:05   4554s]     metal layer M8                    37
[03/17 15:44:05   4554s] 
[03/17 15:44:05   4554s]     Via Instances                 334487
[03/17 15:44:05   4554s] 
[03/17 15:44:05   4554s] Special Nets                        1170
[03/17 15:44:05   4554s]     metal layer M1                  1102
[03/17 15:44:05   4554s]     metal layer M2                     4
[03/17 15:44:05   4554s]     metal layer M4                    64
[03/17 15:44:05   4554s] 
[03/17 15:44:05   4554s]     Via Instances                  36260
[03/17 15:44:05   4554s] 
[03/17 15:44:05   4554s] Metal Fills                            0
[03/17 15:44:05   4554s] 
[03/17 15:44:05   4554s]     Via Instances                      0
[03/17 15:44:05   4554s] 
[03/17 15:44:05   4554s] Metal FillOPCs                         0
[03/17 15:44:05   4554s] 
[03/17 15:44:05   4554s]     Via Instances                      0
[03/17 15:44:05   4554s] 
[03/17 15:44:05   4554s] Metal FillDRCs                         0
[03/17 15:44:05   4554s] 
[03/17 15:44:05   4554s]     Via Instances                      0
[03/17 15:44:05   4554s] 
[03/17 15:44:05   4554s] Text                               55626
[03/17 15:44:05   4554s]     metal layer M1                  4792
[03/17 15:44:05   4554s]     metal layer M2                 38869
[03/17 15:44:05   4554s]     metal layer M3                 11281
[03/17 15:44:05   4554s]     metal layer M4                   624
[03/17 15:44:05   4554s]     metal layer M5                    47
[03/17 15:44:05   4554s]     metal layer M6                     8
[03/17 15:44:05   4554s]     metal layer M7                     3
[03/17 15:44:05   4554s]     metal layer M8                     2
[03/17 15:44:05   4554s] 
[03/17 15:44:05   4554s] 
[03/17 15:44:05   4554s] Blockages                              0
[03/17 15:44:05   4554s] 
[03/17 15:44:05   4554s] 
[03/17 15:44:05   4554s] Custom Text                            0
[03/17 15:44:05   4554s] 
[03/17 15:44:05   4554s] 
[03/17 15:44:05   4554s] Custom Box                             0
[03/17 15:44:05   4554s] 
[03/17 15:44:05   4554s] Trim Metal                             0
[03/17 15:44:05   4554s] 
[03/17 15:44:05   4554s] ######Streamout is finished!
[03/17 15:44:05   4554s] <CMD> write_lef_abstract fullchip.lef
[03/17 15:44:05   4554s] <CMD> defOut -netlist -routing fullchip.def
[03/17 15:44:05   4554s] Writing DEF file 'fullchip.def', current time is Fri Mar 17 15:44:05 2023 ...
[03/17 15:44:05   4554s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[03/17 15:44:09   4556s] DEF file 'fullchip.def' is written, current time is Fri Mar 17 15:44:09 2023 ...
[03/17 15:44:09   4556s] <CMD> saveNetlist fullchip.pnr.v
[03/17 15:44:09   4556s] Writing Netlist "fullchip.pnr.v" ...
[03/17 15:44:10   4556s] <CMD> setAnalysisMode -setup
[03/17 15:44:10   4556s] **WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
[03/17 15:44:10   4556s] <CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
[03/17 15:44:11   4557s] Extraction setup Started 
[03/17 15:44:11   4557s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/17 15:44:11   4557s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/17 15:44:11   4557s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/17 15:44:11   4557s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/17 15:44:11   4557s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/17 15:44:11   4557s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/17 15:44:11   4557s] Importing multi-corner RC tables ... 
[03/17 15:44:11   4557s] Summary of Active RC-Corners : 
[03/17 15:44:11   4557s]  
[03/17 15:44:11   4557s]  Analysis View: WC_VIEW
[03/17 15:44:11   4557s]     RC-Corner Name        : Cmax
[03/17 15:44:11   4557s]     RC-Corner Index       : 0
[03/17 15:44:11   4557s]     RC-Corner Temperature : 125 Celsius
[03/17 15:44:11   4557s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/17 15:44:11   4557s]     RC-Corner PreRoute Res Factor         : 1
[03/17 15:44:11   4557s]     RC-Corner PreRoute Cap Factor         : 1
[03/17 15:44:11   4557s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/17 15:44:11   4557s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/17 15:44:11   4557s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/17 15:44:11   4557s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/17 15:44:11   4557s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/17 15:44:11   4557s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/17 15:44:11   4557s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/17 15:44:11   4558s] Closing parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d': 165153 access done (mem: 2550.625M)
[03/17 15:44:11   4558s] set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
[03/17 15:44:11   4558s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2550.625M)
[03/17 15:44:11   4558s] Opening parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d' for reading (mem: 2550.625M)
[03/17 15:44:12   4558s] Closing parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d': 0 access done (mem: 2198.371M)
[03/17 15:44:12   4558s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=2198.371M)
[03/17 15:44:12   4558s] LayerId::1 widthSet size::4
[03/17 15:44:12   4558s] LayerId::2 widthSet size::4
[03/17 15:44:12   4558s] LayerId::3 widthSet size::4
[03/17 15:44:12   4558s] LayerId::4 widthSet size::4
[03/17 15:44:12   4558s] LayerId::5 widthSet size::4
[03/17 15:44:12   4558s] LayerId::6 widthSet size::4
[03/17 15:44:12   4558s] LayerId::7 widthSet size::4
[03/17 15:44:12   4558s] LayerId::8 widthSet size::4
[03/17 15:44:12   4558s] Initializing multi-corner capacitance tables ... 
[03/17 15:44:12   4558s] Initializing multi-corner resistance tables ...
[03/17 15:44:12   4559s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.268084 ; uaWl: 0.995728 ; uaWlH: 0.263565 ; aWlH: 0.003474 ; Pmax: 0.833900 ; wcR: 0.636400 ; newSi: 0.089000 ; pMod: 82 ; 
[03/17 15:44:12   4559s] *Info: initialize multi-corner CTS.
[03/17 15:44:12   4559s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1583.1M, current mem=1559.9M)
[03/17 15:44:12   4559s] Reading timing constraints file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/.mmmcbkHTTu/modes/CON/CON.sdc' ...
[03/17 15:44:12   4559s] Current (total cpu=1:15:59, real=1:29:07, peak res=2459.7M, current mem=1744.5M)
[03/17 15:44:12   4559s] INFO (CTE): Constraints read successfully.
[03/17 15:44:13   4559s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1755.0M, current mem=1755.0M)
[03/17 15:44:13   4559s] Current (total cpu=1:15:59, real=1:29:08, peak res=2459.7M, current mem=1755.0M)
[03/17 15:44:13   4559s] Reading latency file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/.mmmcbkHTTu/views/WC_VIEW/latency.sdc' ...
[03/17 15:44:13   4559s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/17 15:44:13   4559s] Creating Cell Server ...(0, 1, 1, 1)
[03/17 15:44:13   4559s] Summary for sequential cells identification: 
[03/17 15:44:13   4559s]   Identified SBFF number: 199
[03/17 15:44:13   4559s]   Identified MBFF number: 0
[03/17 15:44:13   4559s]   Identified SB Latch number: 0
[03/17 15:44:13   4559s]   Identified MB Latch number: 0
[03/17 15:44:13   4559s]   Not identified SBFF number: 0
[03/17 15:44:13   4559s]   Not identified MBFF number: 0
[03/17 15:44:13   4559s]   Not identified SB Latch number: 0
[03/17 15:44:13   4559s]   Not identified MB Latch number: 0
[03/17 15:44:13   4559s]   Number of sequential cells which are not FFs: 104
[03/17 15:44:13   4559s] Total number of combinational cells: 497
[03/17 15:44:13   4559s] Total number of sequential cells: 303
[03/17 15:44:13   4559s] Total number of tristate cells: 11
[03/17 15:44:13   4559s] Total number of level shifter cells: 0
[03/17 15:44:13   4559s] Total number of power gating cells: 0
[03/17 15:44:13   4559s] Total number of isolation cells: 0
[03/17 15:44:13   4559s] Total number of power switch cells: 0
[03/17 15:44:13   4559s] Total number of pulse generator cells: 0
[03/17 15:44:13   4559s] Total number of always on buffers: 0
[03/17 15:44:13   4559s] Total number of retention cells: 0
[03/17 15:44:13   4559s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/17 15:44:13   4559s] Total number of usable buffers: 18
[03/17 15:44:13   4559s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/17 15:44:13   4559s] Total number of unusable buffers: 9
[03/17 15:44:13   4559s] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/17 15:44:13   4559s] Total number of usable inverters: 18
[03/17 15:44:13   4559s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/17 15:44:13   4559s] Total number of unusable inverters: 9
[03/17 15:44:13   4559s] List of identified usable delay cells:
[03/17 15:44:13   4559s] Total number of identified usable delay cells: 0
[03/17 15:44:13   4559s] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/17 15:44:13   4559s] Total number of identified unusable delay cells: 9
[03/17 15:44:13   4559s] Creating Cell Server, finished. 
[03/17 15:44:13   4559s] 
[03/17 15:44:13   4559s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/17 15:44:13   4559s] Deleting Cell Server ...
[03/17 15:44:13   4559s] <CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
[03/17 15:44:13   4560s] AAE DB initialization (MEM=2374.74 CPU=0:00:00.1 REAL=0:00:00.0) 
[03/17 15:44:13   4560s] Starting SI iteration 1 using Infinite Timing Windows
[03/17 15:44:14   4560s] #################################################################################
[03/17 15:44:14   4560s] # Design Stage: PostRoute
[03/17 15:44:14   4560s] # Design Name: fullchip
[03/17 15:44:14   4560s] # Design Mode: 65nm
[03/17 15:44:14   4560s] # Analysis Mode: MMMC OCV 
[03/17 15:44:14   4560s] # Parasitics Mode: SPEF/RCDB
[03/17 15:44:14   4560s] # Signoff Settings: SI On 
[03/17 15:44:14   4560s] #################################################################################
[03/17 15:44:15   4561s] AAE_INFO: 1 threads acquired from CTE.
[03/17 15:44:15   4561s] Setting infinite Tws ...
[03/17 15:44:15   4561s] First Iteration Infinite Tw... 
[03/17 15:44:15   4562s] Topological Sorting (REAL = 0:00:00.0, MEM = 2398.1M, InitMEM = 2390.3M)
[03/17 15:44:15   4562s] Start delay calculation (fullDC) (1 T). (MEM=2398.1)
[03/17 15:44:16   4562s] Start AAE Lib Loading. (MEM=2406.31)
[03/17 15:44:16   4562s] End AAE Lib Loading. (MEM=2425.39 CPU=0:00:00.0 Real=0:00:00.0)
[03/17 15:44:16   4562s] End AAE Lib Interpolated Model. (MEM=2425.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:44:16   4562s] Opening parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d' for reading (mem: 2425.387M)
[03/17 15:44:16   4562s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2425.4M)
[03/17 15:44:34   4581s] Total number of fetched objects 55325
[03/17 15:44:34   4581s] AAE_INFO-618: Total number of nets in the design is 65371,  84.6 percent of the nets selected for SI analysis
[03/17 15:44:35   4581s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[03/17 15:44:35   4581s] End delay calculation. (MEM=2481.07 CPU=0:00:18.0 REAL=0:00:18.0)
[03/17 15:44:35   4581s] End delay calculation (fullDC). (MEM=2453.99 CPU=0:00:19.5 REAL=0:00:20.0)
[03/17 15:44:35   4581s] *** CDM Built up (cpu=0:00:21.2  real=0:00:21.0  mem= 2454.0M) ***
[03/17 15:44:36   4583s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2454.0M)
[03/17 15:44:36   4583s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/17 15:44:37   4583s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 2454.0M)
[03/17 15:44:37   4583s] Starting SI iteration 2
[03/17 15:44:37   4583s] Start delay calculation (fullDC) (1 T). (MEM=2411.99)
[03/17 15:44:37   4583s] End AAE Lib Interpolated Model. (MEM=2411.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:44:45   4591s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/17 15:44:45   4591s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 55325. 
[03/17 15:44:45   4591s] Total number of fetched objects 55325
[03/17 15:44:45   4591s] AAE_INFO-618: Total number of nets in the design is 65371,  8.9 percent of the nets selected for SI analysis
[03/17 15:44:45   4591s] End delay calculation. (MEM=2418.14 CPU=0:00:08.0 REAL=0:00:08.0)
[03/17 15:44:45   4591s] End delay calculation (fullDC). (MEM=2418.14 CPU=0:00:08.3 REAL=0:00:08.0)
[03/17 15:44:45   4591s] *** CDM Built up (cpu=0:00:08.3  real=0:00:08.0  mem= 2418.1M) ***
[03/17 15:45:03   4609s] <CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
[03/17 15:45:03   4610s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[03/17 15:45:03   4610s] Starting SI iteration 1 using Infinite Timing Windows
[03/17 15:45:04   4610s] #################################################################################
[03/17 15:45:04   4610s] # Design Stage: PostRoute
[03/17 15:45:04   4610s] # Design Name: fullchip
[03/17 15:45:04   4610s] # Design Mode: 65nm
[03/17 15:45:04   4610s] # Analysis Mode: MMMC OCV 
[03/17 15:45:04   4610s] # Parasitics Mode: SPEF/RCDB
[03/17 15:45:04   4610s] # Signoff Settings: SI On 
[03/17 15:45:04   4610s] #################################################################################
[03/17 15:45:05   4612s] AAE_INFO: 1 threads acquired from CTE.
[03/17 15:45:05   4612s] Setting infinite Tws ...
[03/17 15:45:05   4612s] First Iteration Infinite Tw... 
[03/17 15:45:06   4612s] Topological Sorting (REAL = 0:00:01.0, MEM = 2429.0M, InitMEM = 2429.0M)
[03/17 15:45:06   4612s] Start delay calculation (fullDC) (1 T). (MEM=2429.01)
[03/17 15:45:06   4612s] End AAE Lib Interpolated Model. (MEM=2437.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:45:24   4630s] Total number of fetched objects 55325
[03/17 15:45:24   4630s] AAE_INFO-618: Total number of nets in the design is 65371,  84.6 percent of the nets selected for SI analysis
[03/17 15:45:24   4631s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[03/17 15:45:24   4631s] End delay calculation. (MEM=2469.23 CPU=0:00:17.6 REAL=0:00:17.0)
[03/17 15:45:24   4631s] End delay calculation (fullDC). (MEM=2469.23 CPU=0:00:19.0 REAL=0:00:18.0)
[03/17 15:45:24   4631s] *** CDM Built up (cpu=0:00:20.7  real=0:00:20.0  mem= 2469.2M) ***
[03/17 15:45:26   4632s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2469.2M)
[03/17 15:45:26   4632s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/17 15:45:26   4633s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2469.2M)
[03/17 15:45:26   4633s] Starting SI iteration 2
[03/17 15:45:27   4633s] Start delay calculation (fullDC) (1 T). (MEM=2421.23)
[03/17 15:45:27   4633s] End AAE Lib Interpolated Model. (MEM=2421.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:45:35   4641s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/17 15:45:35   4641s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 55325. 
[03/17 15:45:35   4641s] Total number of fetched objects 55325
[03/17 15:45:35   4641s] AAE_INFO-618: Total number of nets in the design is 65371,  8.9 percent of the nets selected for SI analysis
[03/17 15:45:35   4641s] End delay calculation. (MEM=2408.38 CPU=0:00:08.0 REAL=0:00:08.0)
[03/17 15:45:35   4641s] End delay calculation (fullDC). (MEM=2408.38 CPU=0:00:08.2 REAL=0:00:08.0)
[03/17 15:45:35   4641s] *** CDM Built up (cpu=0:00:08.3  real=0:00:09.0  mem= 2408.4M) ***
[03/17 15:45:38   4644s] <CMD> setAnalysisMode -hold
[03/17 15:45:38   4644s] **WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
[03/17 15:45:38   4644s] <CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
[03/17 15:45:39   4645s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/17 15:45:39   4645s] Extraction setup Started 
[03/17 15:45:39   4645s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/17 15:45:39   4645s] **WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
[03/17 15:45:39   4645s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/17 15:45:39   4645s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/17 15:45:39   4645s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/17 15:45:39   4645s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/17 15:45:39   4645s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/17 15:45:39   4645s] Importing multi-corner RC tables ... 
[03/17 15:45:39   4645s] Summary of Active RC-Corners : 
[03/17 15:45:39   4645s]  
[03/17 15:45:39   4645s]  Analysis View: BC_VIEW
[03/17 15:45:39   4645s]     RC-Corner Name        : Cmin
[03/17 15:45:39   4645s]     RC-Corner Index       : 0
[03/17 15:45:39   4645s]     RC-Corner Temperature : -40 Celsius
[03/17 15:45:39   4645s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/17 15:45:39   4645s]     RC-Corner PreRoute Res Factor         : 1
[03/17 15:45:39   4645s]     RC-Corner PreRoute Cap Factor         : 1
[03/17 15:45:39   4645s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/17 15:45:39   4645s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/17 15:45:39   4645s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/17 15:45:39   4645s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/17 15:45:39   4645s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/17 15:45:39   4645s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/17 15:45:39   4645s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/17 15:45:39   4645s] Closing parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d': 65728 access done (mem: 2396.145M)
[03/17 15:45:40   4646s] LayerId::1 widthSet size::4
[03/17 15:45:40   4646s] LayerId::2 widthSet size::4
[03/17 15:45:40   4646s] LayerId::3 widthSet size::4
[03/17 15:45:40   4646s] LayerId::4 widthSet size::4
[03/17 15:45:40   4646s] LayerId::5 widthSet size::4
[03/17 15:45:40   4646s] LayerId::6 widthSet size::4
[03/17 15:45:40   4646s] LayerId::7 widthSet size::4
[03/17 15:45:40   4646s] LayerId::8 widthSet size::4
[03/17 15:45:40   4646s] Initializing multi-corner capacitance tables ... 
[03/17 15:45:40   4646s] Initializing multi-corner resistance tables ...
[03/17 15:45:40   4646s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.268084 ; uaWl: 0.995728 ; uaWlH: 0.263565 ; aWlH: 0.003474 ; Pmax: 0.833900 ; wcR: 0.636400 ; newSi: 0.089000 ; pMod: 82 ; 
[03/17 15:45:40   4646s] *Info: initialize multi-corner CTS.
[03/17 15:45:40   4646s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1912.2M, current mem=1563.2M)
[03/17 15:45:40   4646s] Reading timing constraints file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/.mmmcXdgS5c/modes/CON/CON.sdc' ...
[03/17 15:45:40   4646s] Current (total cpu=1:17:27, real=1:30:35, peak res=2459.7M, current mem=1748.6M)
[03/17 15:45:40   4646s] INFO (CTE): Constraints read successfully.
[03/17 15:45:40   4646s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1759.1M, current mem=1759.1M)
[03/17 15:45:40   4646s] Current (total cpu=1:17:27, real=1:30:35, peak res=2459.7M, current mem=1759.1M)
[03/17 15:45:40   4646s] Reading latency file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/.mmmcXdgS5c/views/BC_VIEW/latency.sdc' ...
[03/17 15:45:40   4646s] Creating Cell Server ...(0, 1, 1, 1)
[03/17 15:45:40   4646s] Summary for sequential cells identification: 
[03/17 15:45:40   4646s]   Identified SBFF number: 199
[03/17 15:45:40   4646s]   Identified MBFF number: 0
[03/17 15:45:40   4646s]   Identified SB Latch number: 0
[03/17 15:45:40   4646s]   Identified MB Latch number: 0
[03/17 15:45:40   4646s]   Not identified SBFF number: 0
[03/17 15:45:40   4646s]   Not identified MBFF number: 0
[03/17 15:45:40   4646s]   Not identified SB Latch number: 0
[03/17 15:45:40   4646s]   Not identified MB Latch number: 0
[03/17 15:45:40   4646s]   Number of sequential cells which are not FFs: 104
[03/17 15:45:40   4646s] Total number of combinational cells: 497
[03/17 15:45:40   4646s] Total number of sequential cells: 303
[03/17 15:45:40   4646s] Total number of tristate cells: 11
[03/17 15:45:40   4646s] Total number of level shifter cells: 0
[03/17 15:45:40   4646s] Total number of power gating cells: 0
[03/17 15:45:40   4646s] Total number of isolation cells: 0
[03/17 15:45:40   4646s] Total number of power switch cells: 0
[03/17 15:45:40   4646s] Total number of pulse generator cells: 0
[03/17 15:45:40   4646s] Total number of always on buffers: 0
[03/17 15:45:40   4646s] Total number of retention cells: 0
[03/17 15:45:40   4646s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/17 15:45:40   4646s] Total number of usable buffers: 18
[03/17 15:45:40   4646s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/17 15:45:40   4646s] Total number of unusable buffers: 9
[03/17 15:45:40   4646s] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/17 15:45:40   4646s] Total number of usable inverters: 18
[03/17 15:45:40   4646s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/17 15:45:40   4646s] Total number of unusable inverters: 9
[03/17 15:45:40   4646s] List of identified usable delay cells:
[03/17 15:45:40   4646s] Total number of identified usable delay cells: 0
[03/17 15:45:40   4646s] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/17 15:45:40   4646s] Total number of identified unusable delay cells: 9
[03/17 15:45:40   4646s] Creating Cell Server, finished. 
[03/17 15:45:40   4646s] 
[03/17 15:45:40   4646s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/17 15:45:41   4646s] Deleting Cell Server ...
[03/17 15:45:41   4646s] <CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
[03/17 15:45:41   4647s] AAE DB initialization (MEM=2358.51 CPU=0:00:00.1 REAL=0:00:00.0) 
[03/17 15:45:41   4647s] Starting SI iteration 1 using Infinite Timing Windows
[03/17 15:45:41   4647s] #################################################################################
[03/17 15:45:41   4647s] # Design Stage: PostRoute
[03/17 15:45:41   4647s] # Design Name: fullchip
[03/17 15:45:41   4647s] # Design Mode: 65nm
[03/17 15:45:41   4647s] # Analysis Mode: MMMC OCV 
[03/17 15:45:41   4647s] # Parasitics Mode: No SPEF/RCDB
[03/17 15:45:41   4647s] # Signoff Settings: SI On 
[03/17 15:45:41   4647s] #################################################################################
[03/17 15:45:41   4647s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/17 15:45:41   4647s] Extraction called for design 'fullchip' of instances=51140 and nets=65371 using extraction engine 'postRoute' at effort level 'low' .
[03/17 15:45:41   4647s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/17 15:45:41   4647s] RC Extraction called in multi-corner(1) mode.
[03/17 15:45:41   4647s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/17 15:45:41   4647s] Process corner(s) are loaded.
[03/17 15:45:41   4647s]  Corner: Cmin
[03/17 15:45:41   4647s] extractDetailRC Option : -outfile /tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d -maxResLength 200  -extended
[03/17 15:45:41   4647s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/17 15:45:41   4647s]       RC Corner Indexes            0   
[03/17 15:45:41   4647s] Capacitance Scaling Factor   : 1.00000 
[03/17 15:45:41   4647s] Coupling Cap. Scaling Factor : 1.00000 
[03/17 15:45:41   4647s] Resistance Scaling Factor    : 1.00000 
[03/17 15:45:41   4647s] Clock Cap. Scaling Factor    : 1.00000 
[03/17 15:45:41   4647s] Clock Res. Scaling Factor    : 1.00000 
[03/17 15:45:41   4647s] Shrink Factor                : 1.00000
[03/17 15:45:43   4648s] LayerId::1 widthSet size::4
[03/17 15:45:43   4648s] LayerId::2 widthSet size::4
[03/17 15:45:43   4648s] LayerId::3 widthSet size::4
[03/17 15:45:43   4648s] LayerId::4 widthSet size::4
[03/17 15:45:43   4648s] LayerId::5 widthSet size::4
[03/17 15:45:43   4648s] LayerId::6 widthSet size::4
[03/17 15:45:43   4648s] LayerId::7 widthSet size::4
[03/17 15:45:43   4648s] LayerId::8 widthSet size::4
[03/17 15:45:43   4648s] Initializing multi-corner capacitance tables ... 
[03/17 15:45:43   4648s] Initializing multi-corner resistance tables ...
[03/17 15:45:43   4649s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.268084 ; uaWl: 0.995728 ; uaWlH: 0.263565 ; aWlH: 0.003474 ; Pmax: 0.833900 ; wcR: 0.636400 ; newSi: 0.089000 ; pMod: 82 ; 
[03/17 15:45:43   4649s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2354.5M)
[03/17 15:45:43   4649s] Creating parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d' for storing RC.
[03/17 15:45:44   4650s] Extracted 10.0004% (CPU Time= 0:00:01.7  MEM= 2434.1M)
[03/17 15:45:44   4650s] Extracted 20.0004% (CPU Time= 0:00:02.0  MEM= 2434.1M)
[03/17 15:45:45   4651s] Extracted 30.0004% (CPU Time= 0:00:02.3  MEM= 2434.1M)
[03/17 15:45:45   4651s] Extracted 40.0004% (CPU Time= 0:00:02.7  MEM= 2434.1M)
[03/17 15:45:46   4652s] Extracted 50.0004% (CPU Time= 0:00:03.3  MEM= 2438.1M)
[03/17 15:45:47   4653s] Extracted 60.0004% (CPU Time= 0:00:04.7  MEM= 2438.1M)
[03/17 15:45:47   4653s] Extracted 70.0004% (CPU Time= 0:00:05.1  MEM= 2438.1M)
[03/17 15:45:48   4654s] Extracted 80.0004% (CPU Time= 0:00:05.5  MEM= 2438.1M)
[03/17 15:45:48   4654s] Extracted 90.0004% (CPU Time= 0:00:06.0  MEM= 2438.1M)
[03/17 15:45:50   4656s] Extracted 100% (CPU Time= 0:00:07.6  MEM= 2438.1M)
[03/17 15:45:50   4656s] Number of Extracted Resistors     : 855848
[03/17 15:45:50   4656s] Number of Extracted Ground Cap.   : 858617
[03/17 15:45:50   4656s] Number of Extracted Coupling Cap. : 1232472
[03/17 15:45:50   4656s] Opening parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d' for reading (mem: 2422.113M)
[03/17 15:45:50   4656s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/17 15:45:50   4656s]  Corner: Cmin
[03/17 15:45:50   4656s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2422.1M)
[03/17 15:45:50   4656s] Creating parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb_Filter.rcdb.d' for storing RC.
[03/17 15:45:51   4657s] Closing parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d': 55308 access done (mem: 2422.113M)
[03/17 15:45:51   4657s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2422.113M)
[03/17 15:45:51   4657s] Opening parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d' for reading (mem: 2422.113M)
[03/17 15:45:51   4657s] processing rcdb (/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d) for hinst (top) of cell (fullchip);
[03/17 15:45:51   4658s] Closing parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d': 0 access done (mem: 2422.113M)
[03/17 15:45:51   4658s] Lumped Parasitic Loading Completed (total cpu=0:00:01.2, real=0:00:00.0, current mem=2422.113M)
[03/17 15:45:51   4658s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.0  Real Time: 0:00:10.0  MEM: 2422.113M)
[03/17 15:45:53   4660s] AAE_INFO: 1 threads acquired from CTE.
[03/17 15:45:53   4660s] Setting infinite Tws ...
[03/17 15:45:53   4660s] First Iteration Infinite Tw... 
[03/17 15:45:53   4660s] Topological Sorting (REAL = 0:00:00.0, MEM = 2429.9M, InitMEM = 2422.1M)
[03/17 15:45:53   4660s] Start delay calculation (fullDC) (1 T). (MEM=2429.93)
[03/17 15:45:53   4660s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/17 15:45:53   4660s] LayerId::1 widthSet size::4
[03/17 15:45:53   4660s] LayerId::2 widthSet size::4
[03/17 15:45:53   4660s] LayerId::3 widthSet size::4
[03/17 15:45:53   4660s] LayerId::4 widthSet size::4
[03/17 15:45:53   4660s] LayerId::5 widthSet size::4
[03/17 15:45:53   4660s] LayerId::6 widthSet size::4
[03/17 15:45:53   4660s] LayerId::7 widthSet size::4
[03/17 15:45:53   4660s] LayerId::8 widthSet size::4
[03/17 15:45:53   4660s] Initializing multi-corner capacitance tables ... 
[03/17 15:45:53   4660s] Initializing multi-corner resistance tables ...
[03/17 15:45:53   4660s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.268084 ; uaWl: 0.995728 ; uaWlH: 0.263565 ; aWlH: 0.003474 ; Pmax: 0.833900 ; wcR: 0.636400 ; newSi: 0.089000 ; pMod: 82 ; 
[03/17 15:45:54   4661s] Start AAE Lib Loading. (MEM=2438.14)
[03/17 15:45:54   4661s] End AAE Lib Loading. (MEM=2457.21 CPU=0:00:00.0 Real=0:00:00.0)
[03/17 15:45:54   4661s] End AAE Lib Interpolated Model. (MEM=2457.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:45:54   4661s] Opening parasitic data file '/tmp/innovus_temp_16097_ieng6-ece-17.ucsd.edu_helong_ebJACP/fullchip_16097_eavTOg.rcdb.d' for reading (mem: 2457.215M)
[03/17 15:45:54   4661s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2457.2M)
[03/17 15:46:11   4677s] Total number of fetched objects 55325
[03/17 15:46:11   4677s] AAE_INFO-618: Total number of nets in the design is 65371,  84.6 percent of the nets selected for SI analysis
[03/17 15:46:11   4678s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[03/17 15:46:11   4678s] End delay calculation. (MEM=2512.9 CPU=0:00:16.2 REAL=0:00:16.0)
[03/17 15:46:11   4678s] End delay calculation (fullDC). (MEM=2485.82 CPU=0:00:18.1 REAL=0:00:18.0)
[03/17 15:46:11   4678s] *** CDM Built up (cpu=0:00:30.8  real=0:00:30.0  mem= 2485.8M) ***
[03/17 15:46:13   4680s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2485.8M)
[03/17 15:46:13   4680s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/17 15:46:13   4680s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2485.8M)
[03/17 15:46:13   4680s] Starting SI iteration 2
[03/17 15:46:13   4680s] Start delay calculation (fullDC) (1 T). (MEM=2425.82)
[03/17 15:46:13   4680s] End AAE Lib Interpolated Model. (MEM=2425.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:46:17   4684s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/17 15:46:17   4684s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 55325. 
[03/17 15:46:17   4684s] Total number of fetched objects 55325
[03/17 15:46:17   4684s] AAE_INFO-618: Total number of nets in the design is 65371,  3.5 percent of the nets selected for SI analysis
[03/17 15:46:17   4684s] End delay calculation. (MEM=2431.97 CPU=0:00:03.4 REAL=0:00:04.0)
[03/17 15:46:17   4684s] End delay calculation (fullDC). (MEM=2431.97 CPU=0:00:03.7 REAL=0:00:04.0)
[03/17 15:46:17   4684s] *** CDM Built up (cpu=0:00:03.8  real=0:00:04.0  mem= 2432.0M) ***
[03/17 15:46:34   4701s] <CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
[03/17 15:46:34   4701s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[03/17 15:46:34   4701s] Starting SI iteration 1 using Infinite Timing Windows
[03/17 15:46:35   4701s] #################################################################################
[03/17 15:46:35   4701s] # Design Stage: PostRoute
[03/17 15:46:35   4701s] # Design Name: fullchip
[03/17 15:46:35   4701s] # Design Mode: 65nm
[03/17 15:46:35   4701s] # Analysis Mode: MMMC OCV 
[03/17 15:46:35   4701s] # Parasitics Mode: SPEF/RCDB
[03/17 15:46:35   4701s] # Signoff Settings: SI On 
[03/17 15:46:35   4701s] #################################################################################
[03/17 15:46:36   4703s] AAE_INFO: 1 threads acquired from CTE.
[03/17 15:46:36   4703s] Setting infinite Tws ...
[03/17 15:46:36   4703s] First Iteration Infinite Tw... 
[03/17 15:46:36   4703s] Topological Sorting (REAL = 0:00:00.0, MEM = 2442.8M, InitMEM = 2442.8M)
[03/17 15:46:36   4703s] Start delay calculation (fullDC) (1 T). (MEM=2442.84)
[03/17 15:46:37   4703s] End AAE Lib Interpolated Model. (MEM=2451.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:46:53   4719s] Total number of fetched objects 55325
[03/17 15:46:53   4719s] AAE_INFO-618: Total number of nets in the design is 65371,  84.6 percent of the nets selected for SI analysis
[03/17 15:46:53   4720s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[03/17 15:46:53   4720s] End delay calculation. (MEM=2483.05 CPU=0:00:15.5 REAL=0:00:15.0)
[03/17 15:46:53   4720s] End delay calculation (fullDC). (MEM=2483.05 CPU=0:00:16.9 REAL=0:00:17.0)
[03/17 15:46:53   4720s] *** CDM Built up (cpu=0:00:18.6  real=0:00:18.0  mem= 2483.1M) ***
[03/17 15:46:55   4721s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2483.1M)
[03/17 15:46:55   4721s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/17 15:46:55   4722s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2483.1M)
[03/17 15:46:55   4722s] Starting SI iteration 2
[03/17 15:46:55   4722s] Start delay calculation (fullDC) (1 T). (MEM=2435.05)
[03/17 15:46:55   4722s] End AAE Lib Interpolated Model. (MEM=2435.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:46:59   4725s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/17 15:46:59   4725s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 55325. 
[03/17 15:46:59   4725s] Total number of fetched objects 55325
[03/17 15:46:59   4725s] AAE_INFO-618: Total number of nets in the design is 65371,  3.5 percent of the nets selected for SI analysis
[03/17 15:46:59   4725s] End delay calculation. (MEM=2441.21 CPU=0:00:03.4 REAL=0:00:04.0)
[03/17 15:46:59   4725s] End delay calculation (fullDC). (MEM=2441.21 CPU=0:00:03.6 REAL=0:00:04.0)
[03/17 15:46:59   4725s] *** CDM Built up (cpu=0:00:03.7  real=0:00:04.0  mem= 2441.2M) ***
[03/17 15:47:35   4734s] <CMD> saveDesign final.enc
[03/17 15:47:35   4734s] The in-memory database contained RC information but was not saved. To save 
[03/17 15:47:35   4734s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/17 15:47:35   4734s] so it should only be saved when it is really desired.
[03/17 15:47:35   4734s] #% Begin save design ... (date=03/17 15:47:35, mem=1843.8M)
[03/17 15:47:35   4734s] % Begin Save ccopt configuration ... (date=03/17 15:47:35, mem=1843.8M)
[03/17 15:47:36   4734s] % End Save ccopt configuration ... (date=03/17 15:47:36, total cpu=0:00:00.2, real=0:00:01.0, peak res=1844.0M, current mem=1844.0M)
[03/17 15:47:36   4734s] % Begin Save netlist data ... (date=03/17 15:47:36, mem=1844.0M)
[03/17 15:47:36   4734s] Writing Binary DB to final.enc.dat/fullchip.v.bin in single-threaded mode...
[03/17 15:47:36   4734s] % End Save netlist data ... (date=03/17 15:47:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1844.0M, current mem=1844.0M)
[03/17 15:47:36   4735s] Saving congestion map file final.enc.dat/fullchip.route.congmap.gz ...
[03/17 15:47:36   4735s] % Begin Save AAE data ... (date=03/17 15:47:36, mem=1845.0M)
[03/17 15:47:36   4735s] Saving AAE Data ...
[03/17 15:47:36   4735s] % End Save AAE data ... (date=03/17 15:47:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1845.0M, current mem=1845.0M)
[03/17 15:47:37   4735s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'WC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/17 15:47:37   4735s] Saving scheduling_file.cts.16097 in final.enc.dat/scheduling_file.cts
[03/17 15:47:37   4735s] % Begin Save clock tree data ... (date=03/17 15:47:37, mem=1851.8M)
[03/17 15:47:37   4735s] % End Save clock tree data ... (date=03/17 15:47:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1851.8M, current mem=1851.8M)
[03/17 15:47:37   4735s] Saving preference file final.enc.dat/gui.pref.tcl ...
[03/17 15:47:37   4735s] Saving mode setting ...
[03/17 15:47:37   4735s] Saving global file ...
[03/17 15:47:37   4735s] % Begin Save floorplan data ... (date=03/17 15:47:37, mem=1851.9M)
[03/17 15:47:37   4735s] Saving floorplan file ...
[03/17 15:47:37   4735s] % End Save floorplan data ... (date=03/17 15:47:37, total cpu=0:00:00.2, real=0:00:00.0, peak res=1851.9M, current mem=1851.9M)
[03/17 15:47:37   4735s] Saving PG file final.enc.dat/fullchip.pg.gz
[03/17 15:47:38   4736s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2370.0M) ***
[03/17 15:47:38   4736s] Saving Drc markers ...
[03/17 15:47:38   4736s] ... 128 markers are saved ...
[03/17 15:47:38   4736s] ... 0 geometry drc markers are saved ...
[03/17 15:47:38   4736s] ... 0 antenna drc markers are saved ...
[03/17 15:47:38   4736s] % Begin Save placement data ... (date=03/17 15:47:38, mem=1851.9M)
[03/17 15:47:38   4736s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/17 15:47:38   4736s] Save Adaptive View Pruing View Names to Binary file
[03/17 15:47:38   4736s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2373.0M) ***
[03/17 15:47:38   4736s] % End Save placement data ... (date=03/17 15:47:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=1851.9M, current mem=1851.9M)
[03/17 15:47:38   4736s] % Begin Save routing data ... (date=03/17 15:47:38, mem=1851.9M)
[03/17 15:47:38   4736s] Saving route file ...
[03/17 15:47:38   4736s] *** Completed saveRoute (cpu=0:00:00.6 real=0:00:00.0 mem=2370.0M) ***
[03/17 15:47:38   4736s] % End Save routing data ... (date=03/17 15:47:38, total cpu=0:00:00.7, real=0:00:00.0, peak res=1852.4M, current mem=1852.4M)
[03/17 15:47:38   4736s] Saving property file final.enc.dat/fullchip.prop
[03/17 15:47:39   4736s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=2373.0M) ***
[03/17 15:47:39   4737s] #Saving pin access data to file final.enc.dat/fullchip.apa ...
[03/17 15:47:39   4737s] #
[03/17 15:47:40   4737s] % Begin Save power constraints data ... (date=03/17 15:47:40, mem=1852.4M)
[03/17 15:47:40   4737s] % End Save power constraints data ... (date=03/17 15:47:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1852.4M, current mem=1852.4M)
[03/17 15:47:41   4739s] Generated self-contained design final.enc.dat
[03/17 15:47:41   4739s] #% End save design ... (date=03/17 15:47:41, total cpu=0:00:04.7, real=0:00:06.0, peak res=1852.4M, current mem=1852.0M)
[03/17 15:47:41   4739s] 
[03/17 15:47:41   4739s] *** Summary of all messages that are not suppressed in this session:
[03/17 15:47:41   4739s] Severity  ID               Count  Summary                                  
[03/17 15:47:41   4739s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[03/17 15:47:41   4739s] *** Message Summary: 1 warning(s), 0 error(s)
[03/17 15:47:41   4739s] 
[03/18 04:00:16  11387s] 
[03/18 04:00:16  11387s] *** Memory Usage v#1 (Current mem = 2343.027M, initial mem = 283.785M) ***
[03/18 04:00:16  11387s] 
[03/18 04:00:16  11387s] *** Summary of all messages that are not suppressed in this session:
[03/18 04:00:16  11387s] Severity  ID               Count  Summary                                  
[03/18 04:00:16  11387s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/18 04:00:16  11387s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[03/18 04:00:16  11387s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[03/18 04:00:16  11387s] WARNING   IMPEXT-2710          4  Basic Cap table for layer M%d is ignored...
[03/18 04:00:16  11387s] WARNING   IMPEXT-2760          4  Layer M%d specified in the cap table is ...
[03/18 04:00:16  11387s] WARNING   IMPEXT-2771          4  Via %s specified in the cap table is ign...
[03/18 04:00:16  11387s] WARNING   IMPEXT-2801          4  Resistance values are not provided in th...
[03/18 04:00:16  11387s] WARNING   IMPEXT-3442         13  The version of the capacitance table fil...
[03/18 04:00:16  11387s] WARNING   IMPEXT-3503          1  The corner setup has changed in the MMMC...
[03/18 04:00:16  11387s] WARNING   IMPEXT-3518          8  The lower process node is set (using com...
[03/18 04:00:16  11387s] WARNING   IMPVL-209            4  In Verilog file '%s', check line %d near...
[03/18 04:00:16  11387s] WARNING   IMPVL-346            3  Module '%s' is instantiated in the netli...
[03/18 04:00:16  11387s] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/18 04:00:16  11387s] WARNING   IMPVL-360            4  Number of nets (%d) less than bus (%s) p...
[03/18 04:00:16  11387s] WARNING   IMPDB-2504           3  Cell '%s' is instantiated in the Verilog...
[03/18 04:00:16  11387s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/18 04:00:16  11387s] WARNING   IMPESI-3140          1  Bumpy transitions may exist in the desig...
[03/18 04:00:16  11387s] WARNING   IMPESI-3014          5  The RC network is incomplete for net %s....
[03/18 04:00:16  11387s] WARNING   IMPVFG-257           2  verifyGeometry command is replaced by ve...
