Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Jan 28 23:18:01 2023
| Host         : DESKTOP-MF2KNL9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file artix7_bcd_timing_summary_routed.rpt -pb artix7_bcd_timing_summary_routed.pb -rpx artix7_bcd_timing_summary_routed.rpx -warn_on_violation
| Design       : artix7_bcd
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   11          inf        0.000                      0                   11           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.563ns  (logic 5.367ns (46.414%)  route 6.196ns (53.586%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           1.915     3.402    sw_IBUF[0]
    SLICE_X0Y37          LUT4 (Prop_lut4_I3_O)        0.152     3.554 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.281     7.835    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.728    11.563 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.563    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.424ns  (logic 5.145ns (45.032%)  route 6.280ns (54.968%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           1.923     3.410    sw_IBUF[0]
    SLICE_X0Y37          LUT4 (Prop_lut4_I3_O)        0.124     3.534 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.357     7.891    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.533    11.424 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.424    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.851ns  (logic 5.152ns (47.478%)  route 5.699ns (52.522%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           1.674     3.163    sw_IBUF[1]
    SLICE_X0Y37          LUT3 (Prop_lut3_I0_O)        0.124     3.287 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.025     7.311    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.540    10.851 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.851    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.352ns  (logic 4.488ns (47.995%)  route 4.864ns (52.005%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    G16                  IBUF (Prop_ibuf_I_O)         0.952     0.952 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           4.864     5.815    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.537     9.352 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.352    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.318ns  (logic 4.500ns (48.298%)  route 4.817ns (51.702%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           4.817     5.776    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.542     9.318 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.318    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.267ns  (logic 4.498ns (48.538%)  route 4.769ns (51.462%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    G15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           4.769     5.731    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.536     9.267 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.267    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.595ns  (logic 4.489ns (52.234%)  route 4.105ns (47.766%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           2.434     3.923    sw_IBUF[1]
    SLICE_X0Y51          LUT3 (Prop_lut3_I0_O)        0.150     4.073 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.671     5.743    seg_OBUF[1]
    E18                  OBUF (Prop_obuf_I_O)         2.851     8.595 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.595    seg[1]
    E18                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.458ns  (logic 4.431ns (52.393%)  route 4.027ns (47.607%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           1.923     3.410    sw_IBUF[0]
    SLICE_X0Y37          LUT4 (Prop_lut4_I3_O)        0.150     3.560 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.104     5.664    seg_OBUF[0]
    H14                  OBUF (Prop_obuf_I_O)         2.794     8.458 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.458    seg[0]
    H14                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.404ns  (logic 4.231ns (50.352%)  route 4.172ns (49.648%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           1.915     3.402    sw_IBUF[0]
    SLICE_X0Y37          LUT4 (Prop_lut4_I3_O)        0.124     3.526 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.257     5.783    seg_OBUF[5]
    H18                  OBUF (Prop_obuf_I_O)         2.620     8.404 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.404    seg[5]
    H18                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.361ns  (logic 4.259ns (50.938%)  route 4.102ns (49.062%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           2.434     3.923    sw_IBUF[1]
    SLICE_X0Y51          LUT3 (Prop_lut3_I0_O)        0.124     4.047 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     5.714    seg_OBUF[2]
    F17                  OBUF (Prop_obuf_I_O)         2.647     8.361 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.361    seg[2]
    F17                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.315ns (74.270%)  route 0.456ns (25.730%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    H16                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.456     0.636    an_OBUF[3]
    H17                  OBUF (Prop_obuf_I_O)         1.135     1.771 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.771    an[3]
    H17                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.145ns  (logic 1.395ns (65.046%)  route 0.750ns (34.954%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G14                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    G14                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           0.431     0.618    sw_IBUF[3]
    SLICE_X0Y51          LUT3 (Prop_lut3_I2_O)        0.045     0.663 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.319     0.981    seg_OBUF[2]
    F17                  OBUF (Prop_obuf_I_O)         1.163     2.145 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.145    seg[2]
    F17                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.229ns  (logic 1.462ns (65.596%)  route 0.767ns (34.404%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G14                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    G14                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           0.431     0.618    sw_IBUF[3]
    SLICE_X0Y51          LUT3 (Prop_lut3_I2_O)        0.048     0.666 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.336     1.002    seg_OBUF[1]
    E18                  OBUF (Prop_obuf_I_O)         1.228     2.229 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.229    seg[1]
    E18                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.652ns  (logic 1.407ns (53.056%)  route 1.245ns (46.944%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F14                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    F14                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           0.725     0.915    sw_IBUF[2]
    SLICE_X0Y37          LUT4 (Prop_lut4_I2_O)        0.046     0.961 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.520     1.481    seg_OBUF[0]
    H14                  OBUF (Prop_obuf_I_O)         1.171     2.652 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.652    seg[0]
    H14                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.670ns  (logic 1.372ns (51.376%)  route 1.298ns (48.624%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F14                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    F14                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           0.716     0.906    sw_IBUF[2]
    SLICE_X0Y37          LUT4 (Prop_lut4_I2_O)        0.045     0.951 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.582     1.533    seg_OBUF[5]
    H18                  OBUF (Prop_obuf_I_O)         1.137     2.670 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.670    seg[5]
    H18                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.244ns  (logic 1.418ns (43.722%)  route 1.826ns (56.278%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    G16                  IBUF (Prop_ibuf_I_O)         0.181     0.181 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           1.826     2.006    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.238     3.244 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.244    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.246ns  (logic 1.428ns (43.988%)  route 1.818ns (56.012%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    G15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           1.818     2.009    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.237     3.246 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.246    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.311ns  (logic 1.430ns (43.182%)  route 1.881ns (56.818%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           1.881     2.068    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.243     3.311 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.311    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.765ns  (logic 1.475ns (39.188%)  route 2.289ns (60.812%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F14                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    F14                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           0.723     0.912    sw_IBUF[2]
    SLICE_X0Y37          LUT3 (Prop_lut3_I1_O)        0.045     0.957 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.567     2.524    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.241     3.765 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.765    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.872ns  (logic 1.469ns (37.938%)  route 2.403ns (62.062%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F14                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    F14                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           0.725     0.915    sw_IBUF[2]
    SLICE_X0Y37          LUT4 (Prop_lut4_I0_O)        0.045     0.960 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.678     2.638    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.234     3.872 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.872    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





