Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Sep 28 16:51:49 2021
| Host         : DESKTOP-U5OEAVQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopLevel_control_sets_placed.rpt
| Design       : TopLevel
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              15 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               2 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-----------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |              Enable Signal              |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+-----------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  clockModule/inst/clk_out2          | displayEngine/Hcounter/h_count_reg[5]_0 | displayEngine/Hcounter/h_count_reg[9]_0    |                1 |              1 |         1.00 |
|  clockModule/inst/clk_out2          | displayEngine/Vcounter/v_count_reg[9]_1 | displayEngine/Vcounter/v_count_reg[9]_0    |                1 |              1 |         1.00 |
|  clockModule/inst/clk_out1          |                                         |                                            |                2 |              2 |         1.00 |
|  displayEngine/Hcounter/v_clk_reg_0 |                                         | displayEngine/Vcounter/v_count[10]_i_1_n_0 |                1 |              5 |         5.00 |
|  displayEngine/Hcounter/v_clk_reg_0 |                                         |                                            |                2 |              6 |         3.00 |
|  clockModule/inst/clk_out1          |                                         | displayEngine/Hcounter/h_count[10]_i_1_n_0 |                2 |             10 |         5.00 |
+-------------------------------------+-----------------------------------------+--------------------------------------------+------------------+----------------+--------------+


