// Seed: 3039851760
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  wire id_4, id_5 = id_1 * id_2, id_6;
endmodule
module module_1;
  wire id_1;
  assign id_1 = id_1;
  wand id_2;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  uwire id_3, id_4;
  reg id_5;
  id_6(
      .id_0(id_7),
      .id_1(1),
      .id_2(1'b0),
      .id_3(id_3),
      .id_4(id_2 && id_4),
      .id_5(1),
      .sum(1),
      .id_6(1),
      .id_7(id_4),
      .id_8(id_4),
      .id_9(id_5),
      .id_10(id_2),
      .id_11({id_3, id_3, 1, 1'd0, 1, id_4}),
      .id_12(1 << id_5),
      .id_13(1)
  );
  tri0 id_8, id_9;
  initial $display();
  initial id_5 <= 1;
  wire id_10;
  logic [7:0][1] id_11;
  assign {{1, id_11, id_8}} = 1;
  wire id_12;
  wire id_13, id_14;
  wire id_15, id_16;
  wire id_17;
endmodule
