Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Dec 22 11:42:48 2021
| Host         : Supersacris running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    42 |
|    Minimum number of control sets                        |    42 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   209 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    42 |
| >= 0 to < 4        |    17 |
| >= 4 to < 6        |    14 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             105 |           48 |
| No           | No                    | Yes                    |              32 |           15 |
| No           | Yes                   | No                     |             126 |           43 |
| Yes          | No                    | No                     |              16 |            7 |
| Yes          | No                    | Yes                    |              32 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+--------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                   Enable Signal                  |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+--------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  Ajedrez1/Enable_count_A_reg/G0                   |                                                  |                                                  |                1 |              1 |         1.00 |
|  MaquinaEstados1/Enable_B_reg/G0                  |                                                  |                                                  |                1 |              1 |         1.00 |
|  MaquinaEstados1/Sel_modo_reg/G0                  |                                                  |                                                  |                1 |              1 |         1.00 |
|  Modo_Temp1/Enable_sel0                           |                                                  | GestorEntradas1/DetectorFlanco5/sreg_reg[0]_3    |                1 |              1 |         1.00 |
|  MaquinaEstados1/Enable_A_reg_i_2_n_1             |                                                  | reset_IBUF                                       |                1 |              1 |         1.00 |
|  Enable_A_BUFG                                    |                                                  |                                                  |                1 |              1 |         1.00 |
|  B_D_aux_BUFG                                     |                                                  | GestorEntradas1/DetectorFlanco5/sreg_reg[0]_0    |                1 |              1 |         1.00 |
|  Enable_B_BUFG                                    |                                                  |                                                  |                1 |              1 |         1.00 |
|  Control_Anodo1/Inst_clk10khz/clk_10khz           |                                                  | Control_Anodo1/refrescar_anodo[7]_i_1_n_1        |                1 |              1 |         1.00 |
|  Control_Anodo1/Inst_clk10khz/clk_10khz           |                                                  | Control_Anodo1/flag[0]                           |                1 |              1 |         1.00 |
|  GestorEntradas1/DetectorFlanco2/sreg_reg[1]_0[0] |                                                  | GestorEntradas1/DetectorFlanco/sreg_reg[0]_0     |                1 |              1 |         1.00 |
|  GestorEntradas1/DetectorFlanco/E[0]              |                                                  | GestorEntradas1/DetectorFlanco5/sreg_reg[0]_1    |                1 |              1 |         1.00 |
|  GestorEntradas1/DetectorFlanco5/sreg_reg[1]_2    |                                                  | MaquinaEstados1/Enable_B_reg_0                   |                1 |              1 |         1.00 |
|  MaquinaEstados1/Sel_modo06_out                   |                                                  | MaquinaEstados1/Enable_C_reg_i_1_n_1             |                1 |              1 |         1.00 |
|  Control_Anodo1/Inst_clk10khz/clk_10khz           |                                                  | Control_Anodo1/flag[2]                           |                1 |              2 |         2.00 |
|  Ajedrez1/JugadorB/Inst_clk1hz/CLK                |                                                  |                                                  |                1 |              3 |         3.00 |
|  Ajedrez1/JugadorA/Inst_clk1hz/CLK                |                                                  |                                                  |                2 |              3 |         1.50 |
|  Modo_Temp1/Sel_Cuenta1/Inst_clk10khz/CLK         | B_D_aux_BUFG                                     | Modo_Temp1/Sel_Cuenta1/Enable_sel__0             |                1 |              4 |         4.00 |
|  Modo_Crono1/Inst_clk1hz/CLK                      | Modo_Crono1/Start_s                              | Modo_Crono1/Reset_s                              |                1 |              4 |         4.00 |
|  Modo_Crono1/Inst_clk1hz/CLK                      | Modo_Crono1/dec_min0                             | Modo_Crono1/Reset_s                              |                1 |              4 |         4.00 |
|  Modo_Crono1/Inst_clk1hz/CLK                      | Modo_Crono1/dec_sec0                             | Modo_Crono1/Reset_s                              |                1 |              4 |         4.00 |
|  Modo_Crono1/Inst_clk1hz/CLK                      | Modo_Crono1/unit_min0                            | Modo_Crono1/Reset_s                              |                1 |              4 |         4.00 |
|  Control_Anodo1/Inst_clk10khz/clk_10khz           |                                                  | Control_Anodo1/flag[1]                           |                3 |              4 |         1.33 |
|  Modo_Temp1/Sel_Cuenta1/Inst_clk10khz/CLK         | GestorEntradas1/DetectorFlanco2/sreg_reg[1]_0[0] | Modo_Temp1/Sel_Cuenta1/Enable_sel__0             |                1 |              4 |         4.00 |
|  Modo_Temp1/Sel_Cuenta1/Inst_clk10khz/CLK         | GestorEntradas1/DetectorFlanco/E[0]              | Modo_Temp1/Sel_Cuenta1/Enable_sel__0             |                1 |              4 |         4.00 |
|  Modo_Temp1/Sel_Cuenta1/Inst_clk10khz/CLK         | GestorEntradas1/DetectorFlanco3/B_U_aux          | Modo_Temp1/Sel_Cuenta1/Enable_sel__0             |                1 |              4 |         4.00 |
|  Ajedrez1/JugadorB/Inst_clk1hz/CLK                | Ajedrez1/JugadorB/unit_min0                      |                                                  |                1 |              4 |         4.00 |
|  Ajedrez1/JugadorB/Inst_clk1hz/CLK                | Ajedrez1/JugadorB/unit_sec0                      |                                                  |                2 |              4 |         2.00 |
|  MaquinaEstados1/code1_reg[3]_i_1_n_1             |                                                  |                                                  |                2 |              4 |         2.00 |
|  Ajedrez1/JugadorA/Inst_clk1hz/CLK                | Ajedrez1/JugadorA/unit_sec0                      |                                                  |                2 |              4 |         2.00 |
|  Ajedrez1/JugadorA/Inst_clk1hz/CLK                | Ajedrez1/JugadorA/unit_min0                      |                                                  |                2 |              4 |         2.00 |
|  Control_Anodo1/Inst_clk10khz/clk_10khz           |                                                  |                                                  |                3 |             10 |         3.33 |
|  CLK_IBUF_BUFG                                    |                                                  | Modo_Temp1/Sel_Cuenta1/Inst_clk10khz/temporal    |                3 |             12 |         4.00 |
|  CLK_IBUF_BUFG                                    |                                                  | Control_Anodo1/Inst_clk10khz/temporal            |                3 |             12 |         4.00 |
|  CLK_IBUF_BUFG                                    |                                                  | MaquinaEstados1/Inst_clk10khz/temporal           |                3 |             12 |         4.00 |
|  Modo_Temp1/Enable_sel                            |                                                  |                                                  |                5 |             16 |         3.20 |
|  CLK_IBUF_BUFG                                    |                                                  | Modo_Crono1/Inst_clk1hz/temporal                 |                7 |             25 |         3.57 |
|  CLK_IBUF_BUFG                                    |                                                  | Ajedrez1/JugadorB/Inst_clk1hz/temporal           |                7 |             25 |         3.57 |
|  CLK_IBUF_BUFG                                    |                                                  | Ajedrez1/JugadorA/Inst_clk1hz/temporal           |                7 |             25 |         3.57 |
|  n_0_281_BUFG                                     |                                                  |                                                  |               12 |             32 |         2.67 |
|  temporal                                         |                                                  | MaquinaEstados1/submaquina1.Modo_aux[31]_i_3_n_1 |               15 |             32 |         2.13 |
|  CLK_IBUF_BUFG                                    |                                                  |                                                  |               18 |             37 |         2.06 |
+---------------------------------------------------+--------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+


