
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacchead' (Linux_x86_64 version 5.15.0-134-generic) on Fri May 02 20:12:47 CST 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project merge_sort_parallel 
INFO: [HLS 200-10] Creating and opening project '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp' to the project
INFO: [HLS 200-1510] Running: set_top merge_sort_parallel 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 41731
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 10.11 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp:36:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.43 seconds. CPU system time: 1.02 seconds. Elapsed time: 4.48 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp:45:19) in function 'merge_sort_parallel' completely with a factor of 2 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp:35:0)
INFO: [HLS 214-248] Applying array_partition to 'temp': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp:38:8)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.42 seconds. CPU system time: 1.25 seconds. Elapsed time: 7.26 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.203 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'merge_sort_parallel' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp:35:1), detected/extracted 4 process function(s): 
	 'merge_arrays.2'
	 'merge_arrays'
	 'merge_arrays.1'
	 'merge_arrays.3'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp:5:7) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp:12:3) in function 'merge_arrays.3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp:5:7) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp:12:3) in function 'merge_arrays.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp:5:7) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp:12:3) in function 'merge_arrays.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp:5:7) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp:12:3) in function 'merge_arrays'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp:17:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp:17:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp:17:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp:21:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'merge_sort_parallel' ...
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.2' to 'merge_arrays_2'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.1' to 'merge_arrays_1'.
WARNING: [SYN 201-103] Legalizing function name 'merge_arrays.3' to 'merge_arrays_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
WARNING: [HLS 200-880] The II Violation in module 'merge_arrays_2' (loop 'merge_arrays'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('f1_9_write_ln12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp:12) of variable 'i3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp:24 on local variable 'f1' and 'load' operation ('i3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp:27) on local variable 'f1'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
WARNING: [HLS 200-880] The II Violation in module 'merge_arrays' (loop 'merge_arrays'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('f1_17_write_ln12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp:12) of variable 'i3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp:24 on local variable 'f1' and 'load' operation ('i3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp:27) on local variable 'f1'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
WARNING: [HLS 200-880] The II Violation in module 'merge_arrays_1' (loop 'merge_arrays'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('f1_13_write_ln12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp:12) of variable 'i3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp:24 on local variable 'f1' and 'load' operation ('i3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp:27) on local variable 'f1'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.260 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_arrays_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge_arrays'.
WARNING: [HLS 200-880] The II Violation in module 'merge_arrays_3' (loop 'merge_arrays'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('f1_3_write_ln12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp:12) of variable 'i3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp:24 on local variable 'f1' and 'load' operation ('i3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/merge_sort_parallel/merge_sort_parallel_fast.cpp:27) on local variable 'f1'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'merge_arrays'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.261 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_parallel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.261 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_2' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.79 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.88 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_1' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.22 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_arrays_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_arrays_3' pipeline 'merge_arrays' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_arrays_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 2 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_parallel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_parallel/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_parallel/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'merge_sort_parallel' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_parallel'.
INFO: [HLS 200-740] Implementing PIPO merge_sort_parallel_temp_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'merge_sort_parallel_temp_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.94 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.95 seconds. CPU system time: 0.09 seconds. Elapsed time: 8.07 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.56 seconds; current allocated memory: 1.275 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for merge_sort_parallel.
INFO: [VLOG 209-307] Generating Verilog RTL for merge_sort_parallel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 349.41 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.98 seconds. CPU system time: 2.77 seconds. Elapsed time: 43.92 seconds; current allocated memory: 77.895 MB.
INFO: [HLS 200-112] Total CPU user time: 12.42 seconds. Total CPU system time: 4.04 seconds. Total elapsed time: 60.39 seconds; peak allocated memory: 1.275 GB.
INFO: [Common 17-206] Exiting vitis_hls at Fri May  2 20:13:46 2025...
