// Seed: 930748823
module module_0 #(
    parameter id_1 = 32'd79
) ();
  integer _id_1 = 1;
  wire [id_1 : -1] id_2[{  -1 'd0 { "" }  } : -1];
endmodule
module module_1 #(
    parameter id_10 = 32'd88,
    parameter id_3  = 32'd38
) (
    input  wand  id_0,
    output wor   id_1,
    output wand  id_2,
    input  wire  _id_3,
    output tri0  id_4,
    output tri   id_5,
    output logic id_6
);
  parameter id_8 = 1;
  wand id_9;
  parameter id_10 = id_8;
  always if (1) for (id_9 = id_10; -1; id_6 = 1) foreach (id_11) id_6 <= id_8 || id_11;
  module_0 modCall_1 ();
  tri [-1 : -1  &  {  -1 'b0 ,  (  id_3  )  ,  id_10  ,  id_10  ,  id_10  }] id_12, id_13;
  assign id_11 = -1;
  wire [-1 : ""] id_14;
  assign id_2 = id_8(1, -1'b0, id_0);
  wire [-1 : -1  &  -1] id_15;
  if (id_8) assign id_9 = id_12;
  wire id_16;
  assign id_13 = -1;
  logic [7:0][-1] id_17;
endmodule
