{
  "module_name": "t7xx_hif_dpmaif_tx.h",
  "hash_id": "3283f6cef2d0aaebfca5c402afa519ba8ef78b851b6cef813bc64c3a54835a66",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wwan/t7xx/t7xx_hif_dpmaif_tx.h",
  "human_readable_source": " \n\n#ifndef __T7XX_HIF_DPMA_TX_H__\n#define __T7XX_HIF_DPMA_TX_H__\n\n#include <linux/bits.h>\n#include <linux/skbuff.h>\n#include <linux/types.h>\n\n#include \"t7xx_hif_dpmaif.h\"\n\n#define DPMAIF_TX_DEFAULT_QUEUE\t0\n\nstruct dpmaif_drb {\n\t__le32 header;\n\tunion {\n\t\tstruct {\n\t\t\t__le32 data_addr_l;\n\t\t\t__le32 data_addr_h;\n\t\t} pd;\n\t\tstruct {\n\t\t\t__le32 msg_hdr;\n\t\t\t__le32 reserved1;\n\t\t} msg;\n\t};\n\t__le32 reserved2;\n};\n\n \n#define DRB_HDR_DATA_LEN\tGENMASK(31, 16)\n#define DRB_HDR_RESERVED\tGENMASK(15, 3)\n#define DRB_HDR_CONT\t\tBIT(2)\n#define DRB_HDR_DTYP\t\tGENMASK(1, 0)\n\n#define DRB_MSG_DW2_RES\t\tGENMASK(31, 30)\n#define DRB_MSG_L4_CHK\t\tBIT(29)\n#define DRB_MSG_IP_CHK\t\tBIT(28)\n#define DRB_MSG_RESERVED\tBIT(27)\n#define DRB_MSG_NETWORK_TYPE\tGENMASK(26, 24)\n#define DRB_MSG_CHANNEL_ID\tGENMASK(23, 16)\n#define DRB_MSG_COUNT_L\t\tGENMASK(15, 0)\n\nstruct dpmaif_drb_skb {\n\tstruct sk_buff\t\t*skb;\n\tdma_addr_t\t\tbus_addr;\n\tunsigned int\t\tdata_len;\n\tu16\t\t\tindex:13;\n\tu16\t\t\tis_msg:1;\n\tu16\t\t\tis_frag:1;\n\tu16\t\t\tis_last:1;\n};\n\nint t7xx_dpmaif_tx_send_skb(struct dpmaif_ctrl *dpmaif_ctrl, unsigned int txq_number,\n\t\t\t    struct sk_buff *skb);\nvoid t7xx_dpmaif_tx_thread_rel(struct dpmaif_ctrl *dpmaif_ctrl);\nint t7xx_dpmaif_tx_thread_init(struct dpmaif_ctrl *dpmaif_ctrl);\nvoid t7xx_dpmaif_txq_free(struct dpmaif_tx_queue *txq);\nvoid t7xx_dpmaif_irq_tx_done(struct dpmaif_ctrl *dpmaif_ctrl, unsigned int que_mask);\nint t7xx_dpmaif_txq_init(struct dpmaif_tx_queue *txq);\nvoid t7xx_dpmaif_tx_stop(struct dpmaif_ctrl *dpmaif_ctrl);\nvoid t7xx_dpmaif_tx_clear(struct dpmaif_ctrl *dpmaif_ctrl);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}