
---------- Begin Simulation Statistics ----------
final_tick                               1352213502000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 499946                       # Simulator instruction rate (inst/s)
host_mem_usage                                4582996                       # Number of bytes of host memory used
host_op_rate                                   976125                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2600.28                       # Real time elapsed on the host
host_tick_rate                               35654655                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000003                       # Number of instructions simulated
sim_ops                                    2538198256                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.092712                       # Number of seconds simulated
sim_ticks                                 92712093750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   164                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        93545                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        186967                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          237                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      3557139                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     62166298                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     22548152                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     29726049                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses      7177897                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      72044770                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       4835528                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      2942850                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       286841917                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      155734683                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      3558155                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         53455029                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     30235567                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     99305924                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    485475175                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    170381270                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.849346                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.948723                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     54595980     32.04%     32.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     23164736     13.60%     45.64% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     17032073     10.00%     55.64% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     21297461     12.50%     68.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8329622      4.89%     73.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      7474496      4.39%     77.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5980939      3.51%     80.92% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      2270396      1.33%     82.25% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     30235567     17.75%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    170381270                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          8240809                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      3371427                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       478606548                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            58771653                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      2274108      0.47%      0.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    374564349     77.15%     77.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       385147      0.08%     77.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv       694599      0.14%     77.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       288539      0.06%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       144192      0.03%     77.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     77.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      1832450      0.38%     78.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc      3852223      0.79%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     56939203     11.73%     90.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     42665499      8.79%     99.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead      1832450      0.38%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         2416      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    485475175                       # Class of committed instruction
system.switch_cpus_1.commit.refs            101439568                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           485475175                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.741697                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.741697                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     31218027                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    634813054                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       51066856                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        94785601                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      3563532                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      4410683                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses          66477111                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              345840                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          45910380                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               26460                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          72044770                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        48976052                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           126332798                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       915549                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          196                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            337773350                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         1551                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         7633                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       7127064                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.388540                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     55138996                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     27383680                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.821625                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    185044706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.538674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.578724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       79288957     42.85%     42.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        6588696      3.56%     46.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        8073960      4.36%     50.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        6739923      3.64%     54.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        6474003      3.50%     57.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        7467243      4.04%     61.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        5490382      2.97%     64.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        3690351      1.99%     66.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       61231191     33.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    185044706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads        14807661                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        7892991                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                379481                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      4668777                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       57637710                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.922585                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          112311207                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         45885791                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      11563093                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     72342092                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        48877                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        59499                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     50984669                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    584857703                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     66425416                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      9310112                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    541918001                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        14852                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       214763                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      3563532                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       244454                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked           13                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      8131062                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       137732                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         6385                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        66679                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     13570430                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores      8316753                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         6385                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      4504650                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       164127                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       611209953                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           538381821                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.633342                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       387105066                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.903515                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            539983041                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      802605646                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     426784109                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.348260                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.348260                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      3665165      0.66%      0.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    423384210     76.81%     77.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       415773      0.08%     77.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv       721569      0.13%     77.68% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       288547      0.05%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            4      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       146822      0.03%     77.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp           60      0.00%     77.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      2477876      0.45%     78.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc      4358796      0.79%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     65097198     11.81%     90.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     47050148      8.54%     99.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead      2998000      0.54%     99.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite       623948      0.11%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    551228116                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses      11423351                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads     22741359                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses     10471743                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes     16964331                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           7273115                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.013194                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       6499722     89.37%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu          170      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt        45568      0.63%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead       338618      4.66%     94.65% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       194022      2.67%     97.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead         8920      0.12%     97.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       186095      2.56%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    543412715                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1272860040                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    527910078                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    667280155                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        584707922                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       551228116                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       149781                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     99382423                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       827349                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       149617                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    143589233                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    185044706                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.978892                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.529391                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     50944534     27.53%     27.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15876385      8.58%     36.11% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     20841031     11.26%     47.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     18557241     10.03%     57.40% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     21038895     11.37%     68.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     18621218     10.06%     78.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     19870499     10.74%     89.57% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     12845942      6.94%     96.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      6448961      3.49%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    185044706                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.972795                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          48977213                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                1201                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      1870041                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       720882                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     72342092                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     50984669                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     230465745                       # number of misc regfile reads
system.switch_cpus_1.numCycles              185424187                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      12965744                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    533112573                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents       637687                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       54075711                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     10672189                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        36405                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1553846136                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    617861951                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    672751860                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        95901416                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      6667763                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      3563532                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     18535745                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      139639114                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups     17920941                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    935725159                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         2551                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          174                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts         9901561                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          174                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          724907055                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1184407097                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 92783                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       349213                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          155                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       691525                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            155                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests       120459                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops         3647                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests       235050                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops           3647                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              68577                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        72598                       # Transaction distribution
system.membus.trans_dist::CleanEvict            20944                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq             24845                       # Transaction distribution
system.membus.trans_dist::ReadExResp            24845                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         68577                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       280389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       280389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 280389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     10625280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     10625280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10625280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             93425                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   93425    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               93425                       # Request fanout histogram
system.membus.reqLayer2.occupancy           505128500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          500944750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1352213502000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352213502000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352213502000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1352213502000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352213502000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352213502000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1352213502000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            313215                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        69185                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       213168                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           96991                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6901                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           6901                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            29097                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           29097                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        313215                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       639504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       401234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1040738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     27285504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10570240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               37855744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           37032                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2122816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           386245                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000401                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020028                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 386090     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    155      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             386245                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          594946500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         197166500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         319752000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1352213502000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       212953                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data        14768                       # number of demand (read+write) hits
system.l2.demand_hits::total                   227721                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       212953                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data        14768                       # number of overall hits
system.l2.overall_hits::total                  227721                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          215                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       114376                       # number of demand (read+write) misses
system.l2.demand_misses::total                 114591                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          215                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       114376                       # number of overall misses
system.l2.overall_misses::total                114591                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     21302500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  10091314500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10112617000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     21302500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  10091314500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10112617000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       213168                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data       129144                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               342312                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       213168                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data       129144                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              342312                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.001009                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.885647                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.334756                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.001009                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.885647                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.334756                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 99081.395349                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 88229.300727                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88249.661841                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 99081.395349                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 88229.300727                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88249.661841                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               33166                       # number of writebacks
system.l2.writebacks::total                     33166                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          215                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       114376                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            114591                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          215                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       114376                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           114591                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     19152500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data   8947554500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8966707000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     19152500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data   8947554500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8966707000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.001009                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.885647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.334756                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.001009                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.885647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.334756                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 89081.395349                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 78229.300727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78249.661841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 89081.395349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 78229.300727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78249.661841                       # average overall mshr miss latency
system.l2.replacements                          33385                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        36016                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36016                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36016                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36016                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       213168                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           213168                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       213168                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       213168                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        81260                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         81260                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         1087                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1087                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         5814                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5814                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         6901                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             6901                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.842487                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.842487                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         5814                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5814                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     95993000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     95993000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.842487                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.842487                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16510.663915                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16510.663915                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         1766                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1766                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data        27331                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27331                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   2634005500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2634005500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data        29097                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             29097                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.939306                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.939306                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 96374.281951                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96374.281951                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        27331                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27331                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   2360695500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2360695500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.939306                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.939306                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 86374.281951                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86374.281951                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       212953                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        13002                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             225955                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          215                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data        87045                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            87260                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     21302500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data   7457309000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7478611500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       213168                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       100047                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         313215                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.001009                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.870041                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.278595                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 99081.395349                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 85671.882360                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85704.922072                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          215                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data        87045                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        87260                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     19152500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   6586859000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6606011500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.001009                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.870041                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.278595                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 89081.395349                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 75671.882360                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75704.922072                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1352213502000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4076.721848                       # Cycle average of tags in use
system.l2.tags.total_refs                      509271                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    253274                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.010751                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4076.721848                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.995293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995293                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4083                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          261                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2404                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1403                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996826                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5781384                       # Number of tag accesses
system.l2.tags.data_accesses                  5781384                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352213502000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst           21                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data        21148                       # number of demand (read+write) hits
system.l3.demand_hits::total                    21169                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst           21                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data        21148                       # number of overall hits
system.l3.overall_hits::total                   21169                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          194                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data        93228                       # number of demand (read+write) misses
system.l3.demand_misses::total                  93422                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          194                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data        93228                       # number of overall misses
system.l3.overall_misses::total                 93422                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     17595500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data   7996732500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       8014328000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     17595500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data   7996732500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      8014328000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          215                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data       114376                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               114591                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          215                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data       114376                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              114591                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.902326                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.815101                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.815265                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.902326                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.815101                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.815265                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 90698.453608                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 85776.081220                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 85786.303012                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 90698.453608                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 85776.081220                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 85786.303012                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               72598                       # number of writebacks
system.l3.writebacks::total                     72598                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          194                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data        93228                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             93422                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          194                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data        93228                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            93422                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     15267500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data   6877996500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   6893264000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     15267500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data   6877996500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   6893264000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.902326                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.815101                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.815265                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.902326                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.815101                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.815265                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 78698.453608                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 73776.081220                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 73786.303012                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 78698.453608                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 73776.081220                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 73786.303012                       # average overall mshr miss latency
system.l3.replacements                          96974                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks        33166                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            33166                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks        33166                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        33166                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          212                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           212                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         5811                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 5811                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data            3                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         5814                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             5814                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000516                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000516                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data            3                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             3                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        55500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total        55500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000516                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000516                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        18500                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        18500                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data         2486                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                  2486                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data        24845                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               24845                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   2165631500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    2165631500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data        27331                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             27331                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.909041                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.909041                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 87165.687261                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 87165.687261                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        24845                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          24845                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   1867491500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1867491500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.909041                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.909041                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 75165.687261                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 75165.687261                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst           21                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data        18662                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total              18683                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          194                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data        68383                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total            68577                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     17595500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data   5831101000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total   5848696500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          215                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data        87045                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total          87260                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.902326                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.785605                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.785893                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 90698.453608                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 85271.207756                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 85286.561092                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          194                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data        68383                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total        68577                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     15267500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   5010505000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total   5025772500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.902326                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.785605                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.785893                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 78698.453608                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 73271.207756                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 73286.561092                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1352213502000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        65536                       # Cycle average of tags in use
system.l3.tags.total_refs                      466086                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    162510                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.868045                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     571.162794                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         1.054106                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     43118.460543                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  4808.627133                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    73.999922                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 16962.695502                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.008715                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000016                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.657935                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.073374                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.001129                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.258830                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          240                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         2725                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        52360                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        10182                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   3857774                       # Number of tag accesses
system.l3.tags.data_accesses                  3857774                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352213502000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp             87260                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       105764                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          105855                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            5814                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           5814                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            27331                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           27331                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq         87260                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       355455                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      9456448                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           96974                       # Total snoops (count)
system.tol3bus.snoopTraffic                   4646272                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           217379                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.016777                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.128436                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 213732     98.32%     98.32% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   3647      1.68%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             217379                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          150691000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         174793500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1352213502000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        12416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      5966592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5979008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        12416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         12416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4646272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4646272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data        93228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               93422                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        72598                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              72598                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       133920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     64356135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              64490055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       133920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           133920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       50115058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             50115058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       50115058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       133920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     64356135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            114605113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     72598.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       194.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples     93216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001103914500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4327                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4327                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              279068                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              68362                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       93422                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      72598                       # Number of write requests accepted
system.mem_ctrls.readBursts                     93422                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    72598                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     12                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4554                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1295578000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  467050000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3047015500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13869.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32619.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    56100                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   60774                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 93422                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                72598                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   85691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49111                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    216.305431                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.503124                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.182629                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        25985     52.91%     52.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10579     21.54%     74.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3120      6.35%     80.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2036      4.15%     84.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2103      4.28%     89.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1454      2.96%     92.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1122      2.28%     94.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          826      1.68%     96.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1886      3.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49111                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4327                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.554888                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.458778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.206916                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           4047     93.53%     93.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           218      5.04%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            24      0.55%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           13      0.30%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            3      0.07%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.14%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.05%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            5      0.12%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.02%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            3      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            2      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4327                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4327                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.773515                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.745005                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.988380                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2646     61.15%     61.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               78      1.80%     62.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1545     35.71%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               53      1.22%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4327                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5978240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4645056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5979008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4646272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        64.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        50.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     64.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     50.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   92725498500                       # Total gap between requests
system.mem_ctrls.avgGap                     558520.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        12416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      5965824                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4645056                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 133919.961224044731                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 64347851.059075020254                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 50101942.606597639620                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          194                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data        93228                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        72598                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      7261000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   3039754500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2183909885750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     37427.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     32605.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  30082232.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            174822900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             92912985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           335965560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          190660500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7318518480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20244581700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18553375200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        46910837325                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        505.984014                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  48021786000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3095820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  41594487750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            175858200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             93463260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           330981840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          188201880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7318518480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19820822610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18910224960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        46838071230                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.199153                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  48949485750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3095820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40666788000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1352213502000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1383804437                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69166036                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     48742840                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1501713313                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1383804437                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69166036                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     48742840                       # number of overall hits
system.cpu.icache.overall_hits::total      1501713313                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       318426                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        15917                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       233207                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         567550                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       318426                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        15917                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       233207                       # number of overall misses
system.cpu.icache.overall_misses::total        567550                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    206955000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   3003293000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3210248000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    206955000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   3003293000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3210248000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1384122863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69181953                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     48976047                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1502280863                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1384122863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69181953                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     48976047                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1502280863                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.004762                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000378                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.004762                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000378                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12878.228355                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5656.326315                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12878.228355                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5656.326315                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1381                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                30                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.033333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       546999                       # number of writebacks
system.cpu.icache.writebacks::total            546999                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        20039                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        20039                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        20039                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        20039                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        15917                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       213168                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       229085                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        15917                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       213168                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       229085                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   2577170000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2768208000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   2577170000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2768208000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.004352                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000152                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.004352                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000152                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12089.854012                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12083.759303                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12089.854012                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12083.759303                       # average overall mshr miss latency
system.cpu.icache.replacements                 546999                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1383804437                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69166036                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     48742840                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1501713313                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       318426                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        15917                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       233207                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        567550                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    206955000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   3003293000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3210248000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1384122863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69181953                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     48976047                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1502280863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.004762                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000378                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12878.228355                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5656.326315                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        20039                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        20039                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        15917                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       213168                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       229085                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   2577170000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2768208000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.004352                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12089.854012                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12083.759303                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1352213502000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.988374                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1502260824                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            547511                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2743.800260                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   501.774765                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.327358                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     9.886251                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.980029                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000639                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.019309                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          450                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6009670963                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6009670963                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352213502000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352213502000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1352213502000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352213502000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352213502000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1352213502000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352213502000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    398239074                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     19927067                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    100216468                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        518382609                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    398239074                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     19927067                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    100216468                       # number of overall hits
system.cpu.dcache.overall_hits::total       518382609                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       229301                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data         9464                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data       413648                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         652413                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       229301                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data         9464                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data       413648                       # number of overall misses
system.cpu.dcache.overall_misses::total        652413                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    651754000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  32666493500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33318247500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    651754000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  32666493500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33318247500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    398468375                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     19936531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    100630116                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    519035022                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    398468375                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19936531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    100630116                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    519035022                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000575                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000475                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.004111                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001257                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000575                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000475                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.004111                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001257                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68866.652578                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 78971.718708                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51069.257510                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68866.652578                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 78971.718708                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51069.257510                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          385                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.388889                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       166018                       # number of writebacks
system.cpu.dcache.writebacks::total            166018                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       277687                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       277687                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       277687                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       277687                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         9464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data       135961                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       145425                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         9464                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data       135961                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       145425                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    642290000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  10617569500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11259859500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    642290000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  10617569500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11259859500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.001351                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000280                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.001351                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000280                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 67866.652578                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 78092.758217                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77427.261475                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67866.652578                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 78092.758217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77427.261475                       # average overall mshr miss latency
system.cpu.dcache.replacements                 365229                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    222565313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11115150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     57563544                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       291244007                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       103833                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         4642                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data       377650                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        486125                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    161012000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  29757552500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  29918564500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    222669146                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11119792                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     57941194                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    291730132                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000466                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000417                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.006518                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001666                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 34685.911245                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 78796.643718                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61545.002828                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       277603                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       277603                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4642                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       100047                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       104689                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    156370000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data   7744626500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7900996500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000417                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.001727                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000359                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 33685.911245                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 77409.882355                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75471.123996                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    175673761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8811917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     42652924                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      227138602                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       125468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         4822                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data        35998                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       166288                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    490742000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   2908941000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3399683000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    175799229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8816739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     42688922                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    227304890                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000547                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.000843                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000732                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 101771.464123                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 80808.406023                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20444.548013                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data           84                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         4822                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data        35914                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40736                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    485920000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   2872943000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3358863000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000547                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.000841                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000179                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 100771.464123                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 79995.071560                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82454.413786                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1352213502000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994463                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           518757445                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            365741                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1418.373781                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   454.775668                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    27.366262                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    29.852533                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.888234                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.053450                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.058306                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          323                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2076505829                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2076505829                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352213502000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1169538802000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 182674700000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
