
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//MIS_21250M.champsim.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000002 cycles: 2941290 heartbeat IPC: 3.39987 cumulative IPC: 3.39987 (Simulation time: 0 hr 1 min 28 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5882462 heartbeat IPC: 3.40001 cumulative IPC: 3.39994 (Simulation time: 0 hr 2 min 50 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 8823636 heartbeat IPC: 3.4 cumulative IPC: 3.39996 (Simulation time: 0 hr 3 min 53 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 11764812 heartbeat IPC: 3.4 cumulative IPC: 3.39997 (Simulation time: 0 hr 4 min 55 sec) 

Warmup complete CPU 0 instructions: 40000005 cycles: 11764813 (Simulation time: 0 hr 4 min 55 sec) 

Heartbeat CPU 0 instructions: 50000001 cycles: 55389597 heartbeat IPC: 0.229228 cumulative IPC: 0.229227 (Simulation time: 0 hr 12 min 14 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 67733625 heartbeat IPC: 0.810108 cumulative IPC: 0.357342 (Simulation time: 0 hr 14 min 6 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 77038979 heartbeat IPC: 1.07465 cumulative IPC: 0.4596 (Simulation time: 0 hr 15 min 57 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 86524815 heartbeat IPC: 1.0542 cumulative IPC: 0.535045 (Simulation time: 0 hr 17 min 44 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 96641078 heartbeat IPC: 0.988508 cumulative IPC: 0.589093 (Simulation time: 0 hr 19 min 23 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 107176603 heartbeat IPC: 0.949169 cumulative IPC: 0.628853 (Simulation time: 0 hr 20 min 59 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 118946242 heartbeat IPC: 0.849644 cumulative IPC: 0.653098 (Simulation time: 0 hr 21 min 58 sec) 
Heartbeat CPU 0 instructions: 120000001 cycles: 133896123 heartbeat IPC: 0.668902 cumulative IPC: 0.655033 (Simulation time: 0 hr 23 min 8 sec) 
Heartbeat CPU 0 instructions: 130000000 cycles: 147589621 heartbeat IPC: 0.730274 cumulative IPC: 0.662618 (Simulation time: 0 hr 24 min 43 sec) 
Heartbeat CPU 0 instructions: 140000001 cycles: 162330082 heartbeat IPC: 0.678405 cumulative IPC: 0.664164 (Simulation time: 0 hr 26 min 19 sec) 
Finished CPU 0 instructions: 100000000 cycles: 150565270 cumulative IPC: 0.664164 (Simulation time: 0 hr 26 min 19 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.664164 instructions: 100000000 cycles: 150565270
cpu0_DTLB TOTAL     ACCESS:   24500787  HIT:   24423721  MISS:      77066
cpu0_DTLB LOAD      ACCESS:   24278578  HIT:   24202158  MISS:      76420
cpu0_DTLB RFO       ACCESS:     222209  HIT:     221563  MISS:        646
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 43.6228 cycles
cpu0_DTLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 116246
cpu0_ITLB TOTAL     ACCESS:    6657876  HIT:    6657868  MISS:          8
cpu0_ITLB LOAD      ACCESS:    6657876  HIT:    6657868  MISS:          8
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 247.875 cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1I TOTAL     ACCESS:        198  HIT:        106  MISS:         92
cpu0_L1I LOAD      ACCESS:        198  HIT:        106  MISS:         92
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 169.783 cycles
cpu0_L1I MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:      77074  HIT:      62100  MISS:      14974
cpu0_STLB LOAD      ACCESS:      76428  HIT:      62100  MISS:      14328
cpu0_STLB RFO       ACCESS:        646  HIT:          0  MISS:        646
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 179.3 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   16179747  HIT:   13881802  MISS:    2297945
cpu0_L1D LOAD      ACCESS:   16103577  HIT:   13849785  MISS:    2253792
cpu0_L1D RFO       ACCESS:      61193  HIT:      19977  MISS:      41216
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      14977  HIT:      12040  MISS:       2937
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 90.8413 cycles
cpu0_L1D MSHR FULL EVENTS: 2298721 MSHR MERGE EVENTS: 2690557
cpu0_L2C TOTAL     ACCESS:    2339665  HIT:    1372041  MISS:     967623
cpu0_L2C LOAD      ACCESS:    2253884  HIT:    1327516  MISS:     926368
cpu0_L2C RFO       ACCESS:      41216  HIT:          0  MISS:      41216
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      41628  HIT:      41627  MISS:          1
cpu0_L2C TRANSLATION ACCESS:       2937  HIT:       2898  MISS:         39
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 190.548 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    1935250  HIT:     144518  MISS:     823106
LLC LOAD      ACCESS:     926369  HIT:     144488  MISS:     781881
LLC RFO       ACCESS:      41216  HIT:          4  MISS:      41212
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     967626  HIT:          0  MISS:     967626
LLC TRANSLATION ACCESS:         39  HIT:         26  MISS:         13
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 200.317 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     106171  ROW_BUFFER_MISS:     716934
 DBUS AVG_CONGESTED_CYCLE:    3.98009
 WQ ROW_BUFFER_HIT:     142615  ROW_BUFFER_MISS:     147889  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.802% MPKI: 3.81062 Average ROB Occupancy at Mispredict: 153.751
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0002
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 3.81025
BRANCH_DIRECT_CALL: 9e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 8e-05

