{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464297918688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464297918689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 26 17:25:18 2016 " "Processing started: Thu May 26 17:25:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464297918689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464297918689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vJTAG_ALU -c vJTAG_ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off vJTAG_ALU -c vJTAG_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464297918689 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1464297919073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/memory_map.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/memory_map.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_map-BHV " "Found design unit 1: memory_map-BHV" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464297919866 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_map " "Found entity 1: memory_map" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464297919866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464297919866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/jtag_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/jtag_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jtag_wrapper-bhvr " "Found design unit 1: jtag_wrapper-bhvr" {  } { { "../VHDL/jtag_wrapper.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464297919869 ""} { "Info" "ISGN_ENTITY_NAME" "1 jtag_wrapper " "Found entity 1: jtag_wrapper" {  } { { "../VHDL/jtag_wrapper.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464297919869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464297919869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-case_statment " "Found design unit 1: decoder7seg-case_statment" {  } { { "../VHDL/decoder7seg.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/decoder7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464297919873 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "../VHDL/decoder7seg.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/decoder7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464297919873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464297919873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/vjtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/vjtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vjtag-SYN " "Found design unit 1: vjtag-SYN" {  } { { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464297919878 ""} { "Info" "ISGN_ENTITY_NAME" "1 vJTAG " "Found entity 1: vJTAG" {  } { { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464297919878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464297919878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/tdo_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/tdo_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdo_shifter-FSMD2 " "Found design unit 1: tdo_shifter-FSMD2" {  } { { "../VHDL/tdo_shifter.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/tdo_shifter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464297919882 ""} { "Info" "ISGN_ENTITY_NAME" "1 tdo_shifter " "Found entity 1: tdo_shifter" {  } { { "../VHDL/tdo_shifter.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/tdo_shifter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464297919882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464297919882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/seriel_to_parallel_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/seriel_to_parallel_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seriel_to_parallel_reg-SEQ_LOG " "Found design unit 1: seriel_to_parallel_reg-SEQ_LOG" {  } { { "../VHDL/seriel_to_parallel_reg.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/seriel_to_parallel_reg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464297919886 ""} { "Info" "ISGN_ENTITY_NAME" "1 seriel_to_parallel_reg " "Found entity 1: seriel_to_parallel_reg" {  } { { "../VHDL/seriel_to_parallel_reg.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/seriel_to_parallel_reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464297919886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464297919886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/sdr_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/sdr_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdr_count-count " "Found design unit 1: sdr_count-count" {  } { { "../VHDL/sdr_count.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/sdr_count.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464297919889 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdr_count " "Found entity 1: sdr_count" {  } { { "../VHDL/sdr_count.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/sdr_count.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464297919889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464297919889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/reg_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/reg_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_gen-SEQ_LOGIC " "Found design unit 1: reg_gen-SEQ_LOGIC" {  } { { "../VHDL/reg_gen.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/reg_gen.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464297919894 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_gen " "Found entity 1: reg_gen" {  } { { "../VHDL/reg_gen.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/reg_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464297919894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464297919894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/mem_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/mem_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_pkg " "Found design unit 1: mem_pkg" {  } { { "../VHDL/mem_pkg.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/mem_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464297919897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464297919897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/d_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/d_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_logic-SEQ_LOGIC " "Found design unit 1: d_logic-SEQ_LOGIC" {  } { { "../VHDL/d_logic.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/d_logic.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464297919900 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_logic " "Found entity 1: d_logic" {  } { { "../VHDL/d_logic.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/d_logic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464297919900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464297919900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/alu_ns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/alu_ns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_ns-numeric " "Found design unit 1: alu_ns-numeric" {  } { { "../VHDL/alu_ns.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/alu_ns.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464297919903 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_ns " "Found entity 1: alu_ns" {  } { { "../VHDL/alu_ns.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/alu_ns.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464297919903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464297919903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/address_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/address_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_wrapper-STR " "Found design unit 1: address_wrapper-STR" {  } { { "../VHDL/address_wrapper.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/address_wrapper.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464297919907 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_wrapper " "Found entity 1: address_wrapper" {  } { { "../VHDL/address_wrapper.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/address_wrapper.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464297919907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464297919907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/application_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/application_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 application_test-bhvr " "Found design unit 1: application_test-bhvr" {  } { { "../VHDL/application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/application_test.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464297919910 ""} { "Info" "ISGN_ENTITY_NAME" "1 application_test " "Found entity 1: application_test" {  } { { "../VHDL/application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/application_test.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464297919910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464297919910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/top_level_application_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/top_level_application_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_application_test-str " "Found design unit 1: top_level_application_test-str" {  } { { "../VHDL/top_level_application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464297919914 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_application_test " "Found entity 1: top_level_application_test" {  } { { "../VHDL/top_level_application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464297919914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464297919914 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_application_test " "Elaborating entity \"top_level_application_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1464297920034 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jtag_clock top_level_application_test.vhd(23) " "Verilog HDL or VHDL warning at top_level_application_test.vhd(23): object \"jtag_clock\" assigned a value but never read" {  } { { "../VHDL/top_level_application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464297920036 "|top_level_application_test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "design_output top_level_application_test.vhd(27) " "VHDL Signal Declaration warning at top_level_application_test.vhd(27): used implicit default value for signal \"design_output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VHDL/top_level_application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1464297920036 "|top_level_application_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_wrapper jtag_wrapper:U_jtag_wrapper " "Elaborating entity \"jtag_wrapper\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\"" {  } { { "../VHDL/top_level_application_test.vhd" "U_jtag_wrapper" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464297920059 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cdr jtag_wrapper.vhd(30) " "Verilog HDL or VHDL warning at jtag_wrapper.vhd(30): object \"cdr\" assigned a value but never read" {  } { { "../VHDL/jtag_wrapper.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464297920060 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_out jtag_wrapper.vhd(34) " "Verilog HDL or VHDL warning at jtag_wrapper.vhd(34): object \"sel_out\" assigned a value but never read" {  } { { "../VHDL/jtag_wrapper.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464297920060 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vJTAG jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG " "Elaborating entity \"vJTAG\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\"" {  } { { "../VHDL/jtag_wrapper.vhd" "U_vJTAG" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464297920083 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "vJTAG.vhd(123) " "VHDL warning at vJTAG.vhd(123): ignored assignment of value to null range" {  } { { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 123 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1464297920084 "|top_level|vJTAG:U_vJTAG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "../VHDL/vJTAG.vhd" "sld_virtual_jtag_component" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464297920103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464297920105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Instantiated megafunction \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464297920105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464297920105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 8 " "Parameter \"sld_ir_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464297920105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464297920105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464297920105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464297920105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type sld_virtual_jtag " "Parameter \"lpm_type\" = \"sld_virtual_jtag\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464297920105 ""}  } { { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1464297920105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464297920126 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 151 0 0 } } { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 118 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464297920128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464297920130 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 118 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464297920131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_map jtag_wrapper:U_jtag_wrapper\|memory_map:U_MEMORY_MAP " "Elaborating entity \"memory_map\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|memory_map:U_MEMORY_MAP\"" {  } { { "../VHDL/jtag_wrapper.vhd" "U_MEMORY_MAP" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464297920134 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_n memory_map.vhd(49) " "VHDL Process Statement warning at memory_map.vhd(49): inferring latch(es) for signal or variable \"reg_n\", which holds its previous value in one or more paths through the process" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1464297920135 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd_data memory_map.vhd(49) " "VHDL Process Statement warning at memory_map.vhd(49): inferring latch(es) for signal or variable \"rd_data\", which holds its previous value in one or more paths through the process" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1464297920136 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[0\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[0\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920136 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[1\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[1\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920136 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[2\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[2\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920136 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[3\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[3\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920136 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[4\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[4\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920136 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[5\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[5\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920136 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[6\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[6\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920136 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[7\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[7\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920136 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[0\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[0\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920136 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[1\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[1\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920136 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[2\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[2\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920136 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[3\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[3\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920136 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[4\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[4\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920137 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[5\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[5\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920137 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[6\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[6\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920137 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[7\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[7\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920137 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[8\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[8\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920137 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[9\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[9\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920137 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[10\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[10\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920137 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[11\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[11\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920137 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[12\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[12\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920137 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[13\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[13\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920137 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[14\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[14\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920137 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[15\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[15\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920137 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[16\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[16\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920137 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[17\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[17\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920138 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[18\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[18\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920138 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[19\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[19\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920138 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[20\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[20\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920138 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[21\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[21\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920138 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[22\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[22\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920138 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[23\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[23\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920138 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[24\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[24\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920138 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[25\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[25\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920138 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[26\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[26\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920138 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[27\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[27\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920138 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[28\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[28\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920138 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[29\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[29\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920138 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[30\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[30\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920138 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[31\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[31\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464297920138 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seriel_to_parallel_reg jtag_wrapper:U_jtag_wrapper\|seriel_to_parallel_reg:U_SR_V2 " "Elaborating entity \"seriel_to_parallel_reg\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|seriel_to_parallel_reg:U_SR_V2\"" {  } { { "../VHDL/jtag_wrapper.vhd" "U_SR_V2" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464297920142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdo_shifter jtag_wrapper:U_jtag_wrapper\|tdo_shifter:U_DESIGN_TO_TDO " "Elaborating entity \"tdo_shifter\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|tdo_shifter:U_DESIGN_TO_TDO\"" {  } { { "../VHDL/jtag_wrapper.vhd" "U_DESIGN_TO_TDO" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464297920145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_wrapper jtag_wrapper:U_jtag_wrapper\|address_wrapper:U_ADDR_TOP " "Elaborating entity \"address_wrapper\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|address_wrapper:U_ADDR_TOP\"" {  } { { "../VHDL/jtag_wrapper.vhd" "U_ADDR_TOP" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464297920149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_gen jtag_wrapper:U_jtag_wrapper\|address_wrapper:U_ADDR_TOP\|reg_gen:U_addrreg " "Elaborating entity \"reg_gen\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|address_wrapper:U_ADDR_TOP\|reg_gen:U_addrreg\"" {  } { { "../VHDL/address_wrapper.vhd" "U_addrreg" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/address_wrapper.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464297920168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_count jtag_wrapper:U_jtag_wrapper\|address_wrapper:U_ADDR_TOP\|sdr_count:U_addrcount " "Elaborating entity \"sdr_count\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|address_wrapper:U_ADDR_TOP\|sdr_count:U_addrcount\"" {  } { { "../VHDL/address_wrapper.vhd" "U_addrcount" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/address_wrapper.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464297920172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_logic jtag_wrapper:U_jtag_wrapper\|address_wrapper:U_ADDR_TOP\|d_logic:U_logic " "Elaborating entity \"d_logic\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|address_wrapper:U_ADDR_TOP\|d_logic:U_logic\"" {  } { { "../VHDL/address_wrapper.vhd" "U_logic" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/address_wrapper.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464297920176 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_sr_reg d_logic.vhd(28) " "Verilog HDL or VHDL warning at d_logic.vhd(28): object \"sel_sr_reg\" assigned a value but never read" {  } { { "../VHDL/d_logic.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/d_logic.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464297920177 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg decoder7seg:U_LED_HI_a " "Elaborating entity \"decoder7seg\" for hierarchy \"decoder7seg:U_LED_HI_a\"" {  } { { "../VHDL/top_level_application_test.vhd" "U_LED_HI_a" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464297920200 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464297922007 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1464297922217 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1464297922249 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1464297922249 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464297922318 "|top_level_application_test|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1464297922318 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464297922471 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1464297923174 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464297923174 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "299 " "Implemented 299 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1464297923315 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1464297923315 ""} { "Info" "ICUT_CUT_TM_LCELLS" "265 " "Implemented 265 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1464297923315 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1464297923315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "515 " "Peak virtual memory: 515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464297923362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 26 17:25:23 2016 " "Processing ended: Thu May 26 17:25:23 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464297923362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464297923362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464297923362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464297923362 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464297924518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464297924519 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 26 17:25:24 2016 " "Processing started: Thu May 26 17:25:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464297924519 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1464297924519 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vJTAG_ALU -c vJTAG_ALU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vJTAG_ALU -c vJTAG_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1464297924519 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1464297924626 ""}
{ "Info" "0" "" "Project  = vJTAG_ALU" {  } {  } 0 0 "Project  = vJTAG_ALU" 0 0 "Fitter" 0 0 1464297924627 ""}
{ "Info" "0" "" "Revision = vJTAG_ALU" {  } {  } 0 0 "Revision = vJTAG_ALU" 0 0 "Fitter" 0 0 1464297924627 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1464297924701 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vJTAG_ALU EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"vJTAG_ALU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1464297924719 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1464297924789 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1464297924789 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1464297924898 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1464297924911 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1464297925204 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1464297925204 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1464297925204 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1464297925204 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/" { { 0 { 0 ""} 0 685 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1464297925207 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/" { { 0 { 0 ""} 0 687 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1464297925207 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/" { { 0 { 0 ""} 0 689 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1464297925207 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/" { { 0 { 0 ""} 0 691 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1464297925207 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/" { { 0 { 0 ""} 0 693 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1464297925207 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1464297925207 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1464297925210 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464297926523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464297926523 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1464297926523 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1464297926523 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vJTAG_ALU.sdc " "Synopsys Design Constraints File file not found: 'vJTAG_ALU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1464297926525 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0 " "Node: sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1464297926526 "|top_level_application_test|sld_hub:auto_hub|sld_jtag_hub:jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1464297926529 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1464297926529 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1464297926529 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1464297926529 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1464297926529 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1464297926529 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1464297926529 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1464297926529 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464297926556 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[4\] " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[4\]" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464297926556 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 993 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464297926556 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|virtual_ir_scan_reg " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|virtual_ir_scan_reg" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 366 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/" { { 0 { 0 ""} 0 436 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464297926556 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1464297926556 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464297926556 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|virtual_state_sdr  " "Automatically promoted node jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|virtual_state_sdr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464297926559 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jtag_wrapper:U_jtag_wrapper\|tdo_shifter:U_DESIGN_TO_TDO\|temp_reg\[0\]~0 " "Destination node jtag_wrapper:U_jtag_wrapper\|tdo_shifter:U_DESIGN_TO_TDO\|temp_reg\[0\]~0" {  } { { "../VHDL/tdo_shifter.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/tdo_shifter.vhd" 39 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|temp_reg[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464297926559 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jtag_wrapper:U_jtag_wrapper\|seriel_to_parallel_reg:U_SR_V2\|process_0~0 " "Destination node jtag_wrapper:U_jtag_wrapper\|seriel_to_parallel_reg:U_SR_V2\|process_0~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jtag_wrapper:U_jtag_wrapper|seriel_to_parallel_reg:U_SR_V2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464297926559 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jtag_wrapper:U_jtag_wrapper\|tdo_shifter:U_DESIGN_TO_TDO\|Selector8~0 " "Destination node jtag_wrapper:U_jtag_wrapper\|tdo_shifter:U_DESIGN_TO_TDO\|Selector8~0" {  } { { "../VHDL/tdo_shifter.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/tdo_shifter.vhd" 61 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|Selector8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464297926559 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jtag_wrapper:U_jtag_wrapper\|tdo_shifter:U_DESIGN_TO_TDO\|Selector8~1 " "Destination node jtag_wrapper:U_jtag_wrapper\|tdo_shifter:U_DESIGN_TO_TDO\|Selector8~1" {  } { { "../VHDL/tdo_shifter.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/tdo_shifter.vhd" 61 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|Selector8~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464297926559 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jtag_wrapper:U_jtag_wrapper\|tdo_shifter:U_DESIGN_TO_TDO\|next_temp~0 " "Destination node jtag_wrapper:U_jtag_wrapper\|tdo_shifter:U_DESIGN_TO_TDO\|next_temp~0" {  } { { "../VHDL/tdo_shifter.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/tdo_shifter.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jtag_wrapper:U_jtag_wrapper|tdo_shifter:U_DESIGN_TO_TDO|next_temp~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464297926559 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1464297926559 ""}  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 91 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jtag_wrapper:U_jtag_wrapper|vJTAG:U_vJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|virtual_state_sdr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464297926559 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1464297926811 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1464297926812 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1464297926813 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1464297926814 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1464297926815 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1464297926816 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1464297926816 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1464297926817 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1464297926817 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1464297926818 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1464297926818 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "alu_sel\[0\] " "Node \"alu_sel\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "alu_sel\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464297926857 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "alu_sel\[1\] " "Node \"alu_sel\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "alu_sel\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464297926857 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "alu_sel\[2\] " "Node \"alu_sel\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "alu_sel\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464297926857 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "alu_sel\[3\] " "Node \"alu_sel\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "alu_sel\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464297926857 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output\[0\] " "Node \"output\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464297926857 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output\[1\] " "Node \"output\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464297926857 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output\[2\] " "Node \"output\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464297926857 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output\[3\] " "Node \"output\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464297926857 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output\[4\] " "Node \"output\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464297926857 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output\[5\] " "Node \"output\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464297926857 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output\[6\] " "Node \"output\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464297926857 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output\[7\] " "Node \"output\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464297926857 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ov_flag " "Node \"ov_flag\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ov_flag" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464297926857 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1464297926857 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464297926859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1464297928000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464297928145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1464297928154 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1464297928390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464297928390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1464297928704 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1464297929626 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1464297929626 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464297929800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1464297929803 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1464297929803 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1464297929803 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1464297929820 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1464297929870 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1464297930239 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1464297930282 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1464297930690 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464297931170 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1464297932224 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/output_files/vJTAG_ALU.fit.smsg " "Generated suppressed messages file C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/output_files/vJTAG_ALU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1464297932346 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "772 " "Peak virtual memory: 772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464297932989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 26 17:25:32 2016 " "Processing ended: Thu May 26 17:25:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464297932989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464297932989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464297932989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1464297932989 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1464297933974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464297933974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 26 17:25:33 2016 " "Processing started: Thu May 26 17:25:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464297933974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1464297933974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vJTAG_ALU -c vJTAG_ALU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vJTAG_ALU -c vJTAG_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1464297933974 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1464297934968 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1464297935007 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "433 " "Peak virtual memory: 433 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464297935401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 26 17:25:35 2016 " "Processing ended: Thu May 26 17:25:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464297935401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464297935401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464297935401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1464297935401 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1464297936055 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1464297936587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464297936587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 26 17:25:36 2016 " "Processing started: Thu May 26 17:25:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464297936587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464297936587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vJTAG_ALU -c vJTAG_ALU " "Command: quartus_sta vJTAG_ALU -c vJTAG_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464297936588 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1464297936695 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1464297936870 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1464297936954 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1464297936954 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464297937208 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464297937208 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1464297937208 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1464297937208 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vJTAG_ALU.sdc " "Synopsys Design Constraints File file not found: 'vJTAG_ALU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1464297937211 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0 " "Node: sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1464297937213 "|top_level_application_test|sld_hub:auto_hub|sld_jtag_hub:jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1464297937347 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1464297937347 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1464297937347 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1464297937348 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1464297937358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.604 " "Worst-case setup slack is 45.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297937389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297937389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.604         0.000 altera_reserved_tck  " "   45.604         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297937389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464297937389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.359 " "Worst-case hold slack is 0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297937399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297937399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359         0.000 altera_reserved_tck  " "    0.359         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297937399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464297937399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.170 " "Worst-case recovery slack is 48.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297937408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297937408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.170         0.000 altera_reserved_tck  " "   48.170         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297937408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464297937408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.640 " "Worst-case removal slack is 0.640" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297937417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297937417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640         0.000 altera_reserved_tck  " "    0.640         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297937417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464297937417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.629 " "Worst-case minimum pulse width slack is 49.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297937430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297937430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.629         0.000 altera_reserved_tck  " "   49.629         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297937430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464297937430 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1464297937547 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1464297937582 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1464297938066 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0 " "Node: sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1464297938306 "|top_level_application_test|sld_hub:auto_hub|sld_jtag_hub:jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1464297938307 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1464297938307 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1464297938307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.166 " "Worst-case setup slack is 46.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297938325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297938325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.166         0.000 altera_reserved_tck  " "   46.166         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297938325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464297938325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297938336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297938336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311         0.000 altera_reserved_tck  " "    0.311         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297938336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464297938336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.416 " "Worst-case recovery slack is 48.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297938348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297938348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.416         0.000 altera_reserved_tck  " "   48.416         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297938348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464297938348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.664 " "Worst-case removal slack is 0.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297938357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297938357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.664         0.000 altera_reserved_tck  " "    0.664         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297938357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464297938357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.576 " "Worst-case minimum pulse width slack is 49.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297938365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297938365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.576         0.000 altera_reserved_tck  " "   49.576         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297938365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464297938365 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1464297938492 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0 " "Node: sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1464297938619 "|top_level_application_test|sld_hub:auto_hub|sld_jtag_hub:jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1464297938620 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1464297938620 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1464297938620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.647 " "Worst-case setup slack is 47.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297938631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297938631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.647         0.000 altera_reserved_tck  " "   47.647         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297938631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464297938631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297938641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297938641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 altera_reserved_tck  " "    0.187         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297938641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464297938641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.136 " "Worst-case recovery slack is 49.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297938650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297938650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.136         0.000 altera_reserved_tck  " "   49.136         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297938650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464297938650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.266 " "Worst-case removal slack is 0.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297938661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297938661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266         0.000 altera_reserved_tck  " "    0.266         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297938661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464297938661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.480 " "Worst-case minimum pulse width slack is 49.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297938669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297938669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.480         0.000 altera_reserved_tck  " "   49.480         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464297938669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464297938669 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1464297938981 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1464297938982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "477 " "Peak virtual memory: 477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464297939114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 26 17:25:39 2016 " "Processing ended: Thu May 26 17:25:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464297939114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464297939114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464297939114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464297939114 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464297940219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464297940219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 26 17:25:40 2016 " "Processing started: Thu May 26 17:25:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464297940219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464297940219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vJTAG_ALU -c vJTAG_ALU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off vJTAG_ALU -c vJTAG_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464297940220 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vJTAG_ALU_6_1200mv_85c_slow.vho C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/simulation/modelsim/ simulation " "Generated file vJTAG_ALU_6_1200mv_85c_slow.vho in folder \"C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1464297940792 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vJTAG_ALU_6_1200mv_0c_slow.vho C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/simulation/modelsim/ simulation " "Generated file vJTAG_ALU_6_1200mv_0c_slow.vho in folder \"C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1464297940858 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vJTAG_ALU_min_1200mv_0c_fast.vho C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/simulation/modelsim/ simulation " "Generated file vJTAG_ALU_min_1200mv_0c_fast.vho in folder \"C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1464297940925 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vJTAG_ALU.vho C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/simulation/modelsim/ simulation " "Generated file vJTAG_ALU.vho in folder \"C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1464297940988 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vJTAG_ALU_6_1200mv_85c_vhd_slow.sdo C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/simulation/modelsim/ simulation " "Generated file vJTAG_ALU_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1464297941073 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vJTAG_ALU_6_1200mv_0c_vhd_slow.sdo C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/simulation/modelsim/ simulation " "Generated file vJTAG_ALU_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1464297941158 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vJTAG_ALU_min_1200mv_0c_vhd_fast.sdo C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/simulation/modelsim/ simulation " "Generated file vJTAG_ALU_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1464297941236 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vJTAG_ALU_vhd.sdo C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/simulation/modelsim/ simulation " "Generated file vJTAG_ALU_vhd.sdo in folder \"C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1464297941308 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "413 " "Peak virtual memory: 413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464297941439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 26 17:25:41 2016 " "Processing ended: Thu May 26 17:25:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464297941439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464297941439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464297941439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464297941439 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus II Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464297942117 ""}
