---
title: "Open Source VHDL Verification Methodology (OSVVM)"
description: "description"
authors:
  - Jim Lewis
links:
  web: "https://osvvm.org"
  gh: "https://github.com/OSVVM/OSVVM"
tags: [
  "verification",
  "framework",
  "vhdl",
]
categories: [
  "Frameworks",
  "Frameworks:Verification"
]
talk: 25
---

*"Open Source VHDL Verification Methodology (OSVVM) provides an ASIC level VHDL verification methodology that is simple enough to use even on small FPGA projects. OSVVM offers the same capabilities as those based on other verification languages:"*

<!--more-->

The GitHub organisation includes some AXI4 [Verification IP](https://github.com/OSVVM/VerificationIP)

- License: ?
- Written In: VHDL
- Supports: Constrained Random Test Generation, Functional Coverage Collection, [and more](https://osvvm.org/about-os-vvm)
