m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/simulation/modelsim
Ealu
Z1 w1623107590
Z2 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 2
R0
Z5 8/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/ALU.vhd
Z6 F/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/ALU.vhd
l0
L5 1
VkIN3gkIfYme>DWHKZ^1130
!s100 dSaS<fH2DkR=_KNAcdYjL2
Z7 OV;C;2020.1;71
31
Z8 !s110 1623675244
!i10b 1
Z9 !s108 1623675244.000000
Z10 !s90 -reportprogress|300|-93|-work|work|/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/ALU.vhd|
Z11 !s107 /home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/ALU.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1 CvgOpt 0
Aarch_1
R2
R3
R4
DEx4 work 3 alu 0 22 kIN3gkIfYme>DWHKZ^1130
!i122 2
l27
L23 36
V_LeMaH;ofZEF`OM:;<ZXD1
!s100 OJRbe;?DAnTk=U??R[eS92
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Ealu_control
Z14 w1623108086
R2
R3
R4
!i122 1
R0
Z15 8/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/ALU_CONTROL.vhd
Z16 F/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/ALU_CONTROL.vhd
l0
L5 1
VhfHfo6WQ47cUIQ<ZAJZ6f3
!s100 D=DLefzAEWecNHRC?E2dF2
R7
31
R8
!i10b 1
Z17 !s108 1623675243.000000
Z18 !s90 -reportprogress|300|-93|-work|work|/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/ALU_CONTROL.vhd|
Z19 !s107 /home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/ALU_CONTROL.vhd|
!i113 1
R12
R13
Aarch_1
R2
R3
R4
DEx4 work 11 alu_control 0 22 hfHfo6WQ47cUIQ<ZAJZ6f3
!i122 1
l25
L22 31
Vm_A[5bIj7c`UXOPhPcZDW2
!s100 _0;Y0l7KRhzoT@d=;IeKj1
R7
31
R8
!i10b 1
R17
R18
R19
!i113 1
R12
R13
Econcatonate_28_4_32
Z20 w1622405798
R2
R3
R4
!i122 12
R0
Z21 8/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/CONCATONATE_28_4_32.vhd
Z22 F/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/CONCATONATE_28_4_32.vhd
l0
L5 1
VSRPTT]DjVTkM[dV29dF4z2
!s100 WCIg0mb=aE3NYD^?GzW8N3
R7
31
Z23 !s110 1623675246
!i10b 1
Z24 !s108 1623675246.000000
Z25 !s90 -reportprogress|300|-93|-work|work|/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/CONCATONATE_28_4_32.vhd|
Z26 !s107 /home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/CONCATONATE_28_4_32.vhd|
!i113 1
R12
R13
Aarch_1
R2
R3
R4
DEx4 work 19 concatonate_28_4_32 0 22 SRPTT]DjVTkM[dV29dF4z2
!i122 12
l19
Z27 L17 7
VidzLTbZSK]2aXV;KL4lfo2
!s100 LM6aDoUC98dSg?hb>C0g@2
R7
31
R23
!i10b 1
R24
R25
R26
!i113 1
R12
R13
Edata_memory
Z28 w1622985882
R2
R3
R4
!i122 8
R0
Z29 8/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/DATA_MEMORY.vhd
Z30 F/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/DATA_MEMORY.vhd
l0
L5 1
VaBdkGn1RgzDLh5bD0k8UC1
!s100 4[2i36z<HjhFQkE=]jmF03
R7
31
Z31 !s110 1623675245
!i10b 1
Z32 !s108 1623675245.000000
Z33 !s90 -reportprogress|300|-93|-work|work|/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/DATA_MEMORY.vhd|
Z34 !s107 /home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/DATA_MEMORY.vhd|
!i113 1
R12
R13
Aarch_1
R2
R3
R4
DEx4 work 11 data_memory 0 22 aBdkGn1RgzDLh5bD0k8UC1
!i122 8
l66
L21 61
VRSiQ81gaK4V_1N_9gXaXn0
!s100 jZLU7?OZKb4]g`>13;Z612
R7
31
R31
!i10b 1
R32
R33
R34
!i113 1
R12
R13
Einstruction_memory
Z35 w1623670861
R2
R3
R4
!i122 9
R0
Z36 8/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/INSTRUCTION_MEMORY.vhd
Z37 F/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/INSTRUCTION_MEMORY.vhd
l0
L5 1
V6b[BBO@P?U=c9:6hTe>=33
!s100 oSc2>^fI@i8:eMbm4>MD23
R7
31
R23
!i10b 1
R32
Z38 !s90 -reportprogress|300|-93|-work|work|/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/INSTRUCTION_MEMORY.vhd|
Z39 !s107 /home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/INSTRUCTION_MEMORY.vhd|
!i113 1
R12
R13
Aarch_1
R2
R3
R4
DEx4 work 18 instruction_memory 0 22 6b[BBO@P?U=c9:6hTe>=33
!i122 9
l102
L20 92
V<`@[OV8?<^g0;=Xb@T95o1
!s100 <HgmLV`H?165^N@[_D@BY3
R7
31
R23
!i10b 1
R32
R38
R39
!i113 1
R12
R13
Emain_control
Z40 w1623108465
R2
R3
R4
!i122 0
R0
Z41 8/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MAIN_CONTROL.vhd
Z42 F/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MAIN_CONTROL.vhd
l0
L5 1
Ve7S^A6fo[5SHPm5X`33=z2
!s100 DU@BZC3zS6mAR6Vd]7WgQ1
R7
31
Z43 !s110 1623675243
!i10b 1
R17
Z44 !s90 -reportprogress|300|-93|-work|work|/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MAIN_CONTROL.vhd|
Z45 !s107 /home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MAIN_CONTROL.vhd|
!i113 1
R12
R13
Aarch_1
R2
R3
R4
DEx4 work 12 main_control 0 22 e7S^A6fo[5SHPm5X`33=z2
!i122 0
l32
L30 48
VHjFkiM[Kd1NFn;OI_3h2[0
!s100 QTamH>73cS`Z>eaZE1XhB3
R7
31
R43
!i10b 1
R17
R44
R45
!i113 1
R12
R13
Emips_processor
Z46 w1623108565
R2
R3
R4
!i122 13
R0
Z47 8/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MIPS_PROCESSOR.vhd
Z48 F/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MIPS_PROCESSOR.vhd
l0
L5 1
V9?Q9LZBSNfX5D9a=^<be?1
!s100 0Nh:OFz^XL`0CP^FX@6ek1
R7
31
R23
!i10b 1
R24
Z49 !s90 -reportprogress|300|-93|-work|work|/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MIPS_PROCESSOR.vhd|
Z50 !s107 /home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MIPS_PROCESSOR.vhd|
!i113 1
R12
R13
Aarch_1
R2
R3
R4
DEx4 work 14 mips_processor 0 22 9?Q9LZBSNfX5D9a=^<be?1
!i122 13
l296
L18 444
VKHSCK;e`FOnW[;9:Bbcf81
!s100 S0Wdo:4PPhSAbfSK]hgm80
R7
31
R23
!i10b 1
R24
R49
R50
!i113 1
R12
R13
Emux_2_32_32
Z51 w1622061893
R2
R3
R4
!i122 5
R0
Z52 8/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MUX_2_32_32.vhd
Z53 F/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MUX_2_32_32.vhd
l0
L5 1
VgcH`mNfc75h0iQ<5b>1FF2
!s100 F^]DA3Kb@5NI;zcYS3Gih3
R7
31
R31
!i10b 1
R9
Z54 !s90 -reportprogress|300|-93|-work|work|/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MUX_2_32_32.vhd|
Z55 !s107 /home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MUX_2_32_32.vhd|
!i113 1
R12
R13
Aarch_1
R2
R3
R4
DEx4 work 11 mux_2_32_32 0 22 gcH`mNfc75h0iQ<5b>1FF2
!i122 5
l20
Z56 L18 7
Vdoo_g^94REDM:An737RJ_0
!s100 ]KiH^hS4]fJOb7m^hD]HG1
R7
31
R31
!i10b 1
R9
R54
R55
!i113 1
R12
R13
Emux_2_5_5
Z57 w1622141508
R2
R3
R4
!i122 7
R0
Z58 8/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MUX_2_5_5.vhd
Z59 F/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MUX_2_5_5.vhd
l0
L5 1
Vm9TGCRI<lic3TJ1N6oi:M2
!s100 Z0LY2Ab>QE<cZ=jkebM<00
R7
31
R31
!i10b 1
R32
Z60 !s90 -reportprogress|300|-93|-work|work|/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MUX_2_5_5.vhd|
Z61 !s107 /home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MUX_2_5_5.vhd|
!i113 1
R12
R13
Aarch_1
R2
R3
R4
DEx4 work 9 mux_2_5_5 0 22 m9TGCRI<lic3TJ1N6oi:M2
!i122 7
l20
R56
VgzFTMTjH^<@NQfKz]Aj]M0
!s100 E77CQm3K^E[=TUlS0lSNh1
R7
31
R31
!i10b 1
R32
R60
R61
!i113 1
R12
R13
Eprogram_counter
Z62 w1622503842
R2
R3
R4
!i122 14
R0
Z63 8/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/PROGRAM_COUNTER.vhd
Z64 F/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/PROGRAM_COUNTER.vhd
l0
L5 1
VF:_Ybiih5iaF:RLLKaVYN0
!s100 `hzG4S[o>Gb6P=]8TSf]c2
R7
31
Z65 !s110 1623675247
!i10b 1
R24
Z66 !s90 -reportprogress|300|-93|-work|work|/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/PROGRAM_COUNTER.vhd|
Z67 !s107 /home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/PROGRAM_COUNTER.vhd|
!i113 1
R12
R13
Aarch_1
R2
R3
R4
DEx4 work 15 program_counter 0 22 F:_Ybiih5iaF:RLLKaVYN0
!i122 14
l19
L16 18
Vg[VBRd5dj>;TODjk^QjXB0
!s100 `?aY=JCciUeC[b8DB77cI0
R7
31
R65
!i10b 1
R24
R66
R67
!i113 1
R12
R13
Eprogram_counter_adder
Z68 w1622146221
R2
R3
R4
!i122 10
R0
Z69 8/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/PROGRAM_COUNTER_ADDER.vhd
Z70 F/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/PROGRAM_COUNTER_ADDER.vhd
l0
L5 1
VoncNS97`=lmDb4SmElUJ`0
!s100 [UCA<?_X7nmfV:bD;`@>b3
R7
31
R23
!i10b 1
R24
Z71 !s90 -reportprogress|300|-93|-work|work|/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/PROGRAM_COUNTER_ADDER.vhd|
Z72 !s107 /home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/PROGRAM_COUNTER_ADDER.vhd|
!i113 1
R12
R13
Aarch_1
R2
R3
R4
DEx4 work 21 program_counter_adder 0 22 oncNS97`=lmDb4SmElUJ`0
!i122 10
l18
L16 7
VA64^I6<mWSed;LbBF1o7d3
!s100 dnEUHKkJA@mh_B82;E4oU0
R7
31
R23
!i10b 1
R24
R71
R72
!i113 1
R12
R13
Eregister_file
Z73 w1623105278
R2
R3
R4
!i122 6
R0
Z74 8/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/REGISTER_FILE.vhd
Z75 F/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/REGISTER_FILE.vhd
l0
L5 1
VR7HL7ag^BJVm>?IPBa=G_1
!s100 @_ba=n[4H8<Y@:U3K20V81
R7
31
R31
!i10b 1
R32
Z76 !s90 -reportprogress|300|-93|-work|work|/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/REGISTER_FILE.vhd|
Z77 !s107 /home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/REGISTER_FILE.vhd|
!i113 1
R12
R13
Aarch_1
R2
R3
R4
DEx4 work 13 register_file 0 22 R7HL7ag^BJVm>?IPBa=G_1
!i122 6
l30
L25 31
V6eVN8e2OV6Q]AnGn3DR7Q1
!s100 JK?3=77jHd^17g]SB`FR13
R7
31
R31
!i10b 1
R32
R76
R77
!i113 1
R12
R13
Eshift_2_left_26_28
Z78 w1622322772
R2
R3
R4
!i122 15
R0
Z79 8/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/SHIFT_2_LEFT_26_28.vhd
Z80 F/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/SHIFT_2_LEFT_26_28.vhd
l0
L5 1
V7RQF6N5m4CKeM;boP;8F60
!s100 NBAOlh0O7?Z<[[Gc1Nejb3
R7
31
R65
!i10b 1
Z81 !s108 1623675247.000000
Z82 !s90 -reportprogress|300|-93|-work|work|/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/SHIFT_2_LEFT_26_28.vhd|
!s107 /home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/SHIFT_2_LEFT_26_28.vhd|
!i113 1
R12
R13
Aarch_1
R2
R3
R4
DEx4 work 18 shift_2_left_26_28 0 22 7RQF6N5m4CKeM;boP;8F60
!i122 15
l18
Z83 L16 8
V8Ink]Xlb`@J=K0X]XBJQG3
!s100 hLXemF@8:>@Mof3b>?bz:3
R7
31
R65
!i10b 1
R81
R82
Z84 !s107 /home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/SHIFT_2_LEFT_26_28.vhd|
!i113 1
R12
R13
Eshift_2_left_32_32
Z85 w1622060306
R2
R3
R4
!i122 4
R0
Z86 8/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/SHIFT_2_LEFT_32_32.vhd
Z87 F/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/SHIFT_2_LEFT_32_32.vhd
l0
L5 1
VNDlobF]:IZlEhoLnk=7n53
!s100 b_N;co1FfXnZSIaCO9QT]0
R7
31
R8
!i10b 1
R9
Z88 !s90 -reportprogress|300|-93|-work|work|/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/SHIFT_2_LEFT_32_32.vhd|
Z89 !s107 /home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/SHIFT_2_LEFT_32_32.vhd|
!i113 1
R12
R13
Aarch_1
R2
R3
R4
DEx4 work 18 shift_2_left_32_32 0 22 NDlobF]:IZlEhoLnk=7n53
!i122 4
l18
R83
VR3__=1HGCeJR9BF1;kU4o1
!s100 V7z73Mm8K8SVbdbUcJQKc1
R7
31
R8
!i10b 1
R9
R88
R89
!i113 1
R12
R13
Esign_ext_16_32
Z90 w1622059446
R2
R3
R4
!i122 3
R0
Z91 8/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/SIGN_EXT_16_32.vhd
Z92 F/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/SIGN_EXT_16_32.vhd
l0
L5 1
Vl96V8NAB^DDOJPWed=j_N3
!s100 7;V>eehW3Po9;_diPg>Sb1
R7
31
R8
!i10b 1
R9
Z93 !s90 -reportprogress|300|-93|-work|work|/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/SIGN_EXT_16_32.vhd|
Z94 !s107 /home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/SIGN_EXT_16_32.vhd|
!i113 1
R12
R13
Aarch_1
R2
R3
R4
DEx4 work 14 sign_ext_16_32 0 22 l96V8NAB^DDOJPWed=j_N3
!i122 3
l18
L16 13
VZK9ZC7@1:A_I<NXk5JcfB1
!s100 bXC@G[nW7FiDmAeV_^fRK2
R7
31
R8
!i10b 1
R9
R93
R94
!i113 1
R12
R13
Esimple_32_adder
Z95 w1622146521
R2
R3
R4
!i122 11
R0
Z96 8/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/SIMPLE_32_ADDER.vhd
Z97 F/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/SIMPLE_32_ADDER.vhd
l0
L5 1
V3Pn<GV0BoT`lTIdYXPNiW0
!s100 biICA:d2h:B40cNU5E8?<2
R7
31
R23
!i10b 1
R24
Z98 !s90 -reportprogress|300|-93|-work|work|/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/SIMPLE_32_ADDER.vhd|
Z99 !s107 /home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/SIMPLE_32_ADDER.vhd|
!i113 1
R12
R13
Aarch_1
R2
R3
R4
DEx4 work 15 simple_32_adder 0 22 3Pn<GV0BoT`lTIdYXPNiW0
!i122 11
l19
R27
VHNE4c>M6PH0kbVI`8k8==2
!s100 @aC9cVdDTm<P@Ufi5ETWF1
R7
31
R23
!i10b 1
R24
R98
R99
!i113 1
R12
R13
