v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 41100 42800 1 0 0 EMBEDDEDconnector6-1.sym
[
P 42500 44200 42800 44200 1 0 1
{
T 41350 44150 5 8 1 1 0 0 1
pinnumber=2
T 41350 44150 5 8 0 0 0 0 1
pinseq=2
T 41350 44150 5 8 0 1 0 0 1
pinlabel=2
T 41350 44150 5 8 0 1 0 0 1
pintype=pas
}
P 42500 43600 42800 43600 1 0 1
{
T 41350 43550 5 8 1 1 0 0 1
pinnumber=4
T 41350 43550 5 8 0 0 0 0 1
pinseq=4
T 41350 43550 5 8 0 1 0 0 1
pinlabel=4
T 41350 43550 5 8 0 1 0 0 1
pintype=pas
}
P 42500 43000 42800 43000 1 0 1
{
T 41350 42950 5 8 1 1 0 0 1
pinnumber=6
T 41350 42950 5 8 0 0 0 0 1
pinseq=6
T 41350 42950 5 8 0 1 0 0 1
pinlabel=6
T 41350 42950 5 8 0 1 0 0 1
pintype=pas
}
P 42500 44500 42800 44500 1 0 1
{
T 41350 44450 5 8 1 1 0 0 1
pinnumber=1
T 41350 44450 5 8 0 0 0 0 1
pinseq=1
T 41350 44450 5 8 0 1 0 0 1
pinlabel=1
T 41350 44450 5 8 0 1 0 0 1
pintype=pas
}
P 42500 43900 42800 43900 1 0 1
{
T 41350 43850 5 8 1 1 0 0 1
pinnumber=3
T 41350 43850 5 8 0 0 0 0 1
pinseq=3
T 41350 43850 5 8 0 1 0 0 1
pinlabel=3
T 41350 43850 5 8 0 1 0 0 1
pintype=pas
}
P 42500 43300 42800 43300 1 0 1
{
T 41350 43250 5 8 1 1 0 0 1
pinnumber=5
T 41350 43250 5 8 0 0 0 0 1
pinseq=5
T 41350 43250 5 8 0 1 0 0 1
pinlabel=5
T 41350 43250 5 8 0 1 0 0 1
pintype=pas
}
L 42500 44500 41600 44500 3 0 0 0 -1 -1
L 42500 44200 41600 44200 3 0 0 0 -1 -1
L 42500 43900 41600 43900 3 0 0 0 -1 -1
L 42500 43600 41600 43600 3 0 0 0 -1 -1
L 42500 43300 41600 43300 3 0 0 0 -1 -1
L 42500 43000 41600 43000 3 0 0 0 -1 -1
B 41100 42800 500 1900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 42900 44600 5 10 0 0 0 0 1
device=CONNECTOR_6
T 41200 44800 8 10 0 1 0 0 1
refdes=CONN?
]
{
T 42900 44600 5 10 0 0 0 0 1
device=CONNECTOR_6
T 41200 44800 5 10 1 1 0 0 1
refdes=CONN1
}
C 55100 42800 1 0 1 EMBEDDEDconnector4-1.sym
[
P 53700 43300 53400 43300 1 0 1
{
T 54850 43250 5 8 1 1 0 6 1
pinnumber=3
T 54850 43250 5 8 0 0 0 6 1
pinseq=3
T 54850 43250 5 8 0 1 0 6 1
pinlabel=3
T 54850 43250 5 8 0 1 0 6 1
pintype=pas
}
P 53700 43600 53400 43600 1 0 1
{
T 54850 43550 5 8 1 1 0 6 1
pinnumber=2
T 54850 43550 5 8 0 0 0 6 1
pinseq=2
T 54850 43550 5 8 0 1 0 6 1
pinlabel=2
T 54850 43550 5 8 0 1 0 6 1
pintype=pas
}
P 53700 43000 53400 43000 1 0 1
{
T 54850 42950 5 8 1 1 0 6 1
pinnumber=4
T 54850 42950 5 8 0 0 0 6 1
pinseq=4
T 54850 42950 5 8 0 1 0 6 1
pinlabel=4
T 54850 42950 5 8 0 1 0 6 1
pintype=pas
}
L 53700 43600 54600 43600 3 0 0 0 -1 -1
L 53700 43300 54600 43300 3 0 0 0 -1 -1
L 53700 43000 54600 43000 3 0 0 0 -1 -1
P 53700 43900 53400 43900 1 0 1
{
T 54850 43850 5 8 1 1 0 6 1
pinnumber=1
T 54850 43850 5 8 0 0 0 6 1
pinseq=1
T 54850 43850 5 8 0 1 0 6 1
pinlabel=1
T 54850 43850 5 8 0 1 0 6 1
pintype=pas
}
L 53700 43900 54600 43900 3 0 0 0 -1 -1
B 54600 42800 500 1300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 53300 43700 5 10 0 0 0 6 1
device=CONNECTOR_4
T 55100 44200 8 10 0 1 0 6 1
refdes=CONN?
T 53300 43900 5 10 0 0 0 6 1
class=IO
T 53300 44100 5 10 0 0 0 6 1
pins=4
]
{
T 53300 43700 5 10 0 0 0 6 1
device=CONNECTOR_4
T 55100 44200 5 10 1 1 0 6 1
refdes=CONN2
}
C 44200 43900 1 0 0 EMBEDDED4053-3.sym
[
P 44300 46800 44600 46800 1 0 0
{
T 44500 46850 5 8 1 1 0 6 1
pinnumber=1
T 44500 46750 5 8 0 1 0 8 1
pinseq=1
T 44650 46800 9 8 1 1 0 0 1
pinlabel=2Y1
T 44650 46800 5 8 0 1 0 2 1
pintype=io
}
P 44300 46400 44600 46400 1 0 0
{
T 44500 46450 5 8 1 1 0 6 1
pinnumber=2
T 44500 46350 5 8 0 1 0 8 1
pinseq=2
T 44650 46400 9 8 1 1 0 0 1
pinlabel=2Y0
T 44650 46400 5 8 0 1 0 2 1
pintype=io
}
P 44300 46000 44600 46000 1 0 0
{
T 44500 46050 5 8 1 1 0 6 1
pinnumber=3
T 44500 45950 5 8 0 1 0 8 1
pinseq=3
T 44650 46000 9 8 1 1 0 0 1
pinlabel=3Y1
T 44650 46000 5 8 0 1 0 2 1
pintype=io
}
P 44300 45600 44600 45600 1 0 0
{
T 44500 45650 5 8 1 1 0 6 1
pinnumber=4
T 44500 45550 5 8 0 1 0 8 1
pinseq=4
T 44650 45600 9 8 1 1 0 0 1
pinlabel=3Z
T 44650 45600 5 8 0 1 0 2 1
pintype=io
}
P 44300 45200 44600 45200 1 0 0
{
T 44500 45250 5 8 1 1 0 6 1
pinnumber=5
T 44500 45150 5 8 0 1 0 8 1
pinseq=5
T 44650 45200 9 8 1 1 0 0 1
pinlabel=3Y0
T 44650 45200 5 8 0 1 0 2 1
pintype=io
}
P 44300 44800 44500 44800 1 0 0
{
T 44500 44850 5 8 1 1 0 6 1
pinnumber=6
T 44500 44750 5 8 0 1 0 8 1
pinseq=6
T 44650 44800 9 8 1 1 0 0 1
pinlabel=\_E\_
T 44650 44800 5 8 0 1 0 2 1
pintype=in
}
V 44550 44800 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 44300 44400 44600 44400 1 0 0
{
T 44500 44450 5 8 1 1 0 6 1
pinnumber=7
T 44500 44350 5 8 0 1 0 8 1
pinseq=7
T 44650 44400 9 8 1 1 0 0 1
pinlabel=Vee
T 44650 44400 5 8 0 1 0 2 1
pintype=pwr
}
P 46300 46800 46000 46800 1 0 0
{
T 46100 46850 5 8 1 1 0 0 1
pinnumber=15
T 46100 46750 5 8 0 1 0 2 1
pinseq=8
T 45950 46800 9 8 1 1 0 6 1
pinlabel=2Z
T 45950 46800 5 8 0 1 0 8 1
pintype=io
}
P 46300 46400 46000 46400 1 0 0
{
T 46100 46450 5 8 1 1 0 0 1
pinnumber=14
T 46100 46350 5 8 0 1 0 2 1
pinseq=9
T 45950 46400 9 8 1 1 0 6 1
pinlabel=1Z
T 45950 46400 5 8 0 1 0 8 1
pintype=io
}
P 46300 46000 46000 46000 1 0 0
{
T 46100 46050 5 8 1 1 0 0 1
pinnumber=13
T 46100 45950 5 8 0 1 0 2 1
pinseq=10
T 45950 46000 9 8 1 1 0 6 1
pinlabel=1Y1
T 45950 46000 5 8 0 1 0 8 1
pintype=io
}
P 46300 45600 46000 45600 1 0 0
{
T 46100 45650 5 8 1 1 0 0 1
pinnumber=12
T 46100 45550 5 8 0 1 0 2 1
pinseq=11
T 45950 45600 9 8 1 1 0 6 1
pinlabel=1Y0
T 45950 45600 5 8 0 1 0 8 1
pintype=io
}
P 46300 45200 46000 45200 1 0 0
{
T 46100 45250 5 8 1 1 0 0 1
pinnumber=11
T 46100 45150 5 8 0 1 0 2 1
pinseq=12
T 45950 45200 9 8 1 1 0 6 1
pinlabel=S1
T 45950 45200 5 8 0 1 0 8 1
pintype=in
}
P 46300 44800 46000 44800 1 0 0
{
T 46100 44850 5 8 1 1 0 0 1
pinnumber=10
T 46100 44750 5 8 0 1 0 2 1
pinseq=13
T 45950 44800 9 8 1 1 0 6 1
pinlabel=S2
T 45950 44800 5 8 0 1 0 8 1
pintype=in
}
P 46300 44400 46000 44400 1 0 0
{
T 46100 44450 5 8 1 1 0 0 1
pinnumber=9
T 46100 44350 5 8 0 1 0 2 1
pinseq=14
T 45950 44400 9 8 1 1 0 6 1
pinlabel=S3
T 45950 44400 5 8 0 1 0 8 1
pintype=in
}
B 44600 44000 1400 3200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 46000 47300 8 10 0 1 0 6 1
refdes=U?
T 44600 47300 9 10 1 0 0 0 1
4053
T 44600 47500 5 10 0 0 0 0 1
device=4053
T 44600 47700 5 10 0 0 0 0 1
footprint=SO16
T 44600 47900 5 10 0 0 0 0 1
author=Andrey Dobrovolsky
T 44600 48100 5 10 0 0 0 0 1
description=Two SPDT analog switches
T 44600 48300 5 10 0 0 0 0 1
numslots=0
T 44600 48500 5 10 0 0 0 0 1
net=Vss:8
T 44600 48700 5 10 0 0 0 0 1
net=Vdd:16
]
{
T 46000 47300 5 10 1 1 0 6 1
refdes=U1
T 44600 47500 5 10 0 0 0 0 1
device=4053
T 44600 47700 5 10 0 0 0 0 1
footprint=SO16
}
C 48600 42700 1 0 0 EMBEDDEDFT245RL-1.sym
[
P 48700 47600 49000 47600 1 0 0
{
T 48900 47650 5 8 1 1 0 6 1
pinnumber=1
T 48900 47550 5 8 0 1 0 8 1
pinseq=1
T 49050 47600 9 8 1 1 0 0 1
pinlabel=D0
T 49050 47600 5 8 0 1 0 2 1
pintype=io
}
P 48700 47200 49000 47200 1 0 0
{
T 48900 47250 5 8 1 1 0 6 1
pinnumber=2
T 48900 47150 5 8 0 1 0 8 1
pinseq=2
T 49050 47200 9 8 1 1 0 0 1
pinlabel=D4
T 49050 47200 5 8 0 1 0 2 1
pintype=io
}
P 48700 46800 49000 46800 1 0 0
{
T 48900 46850 5 8 1 1 0 6 1
pinnumber=3
T 48900 46750 5 8 0 1 0 8 1
pinseq=3
T 49050 46800 9 8 1 1 0 0 1
pinlabel=D2
T 49050 46800 5 8 0 1 0 2 1
pintype=io
}
P 48700 46400 49000 46400 1 0 0
{
T 48900 46450 5 8 1 1 0 6 1
pinnumber=4
T 48900 46350 5 8 0 1 0 8 1
pinseq=4
T 49050 46400 9 8 1 1 0 0 1
pinlabel=VCCIO
T 49050 46400 5 8 0 1 0 2 1
pintype=pwr
}
P 48700 46000 49000 46000 1 0 0
{
T 48900 46050 5 8 1 1 0 6 1
pinnumber=5
T 48900 45950 5 8 0 1 0 8 1
pinseq=5
T 49050 46000 9 8 1 1 0 0 1
pinlabel=D1
T 49050 46000 5 8 0 1 0 2 1
pintype=io
}
P 48700 45600 49000 45600 1 0 0
{
T 48900 45650 5 8 1 1 0 6 1
pinnumber=6
T 48900 45550 5 8 0 1 0 8 1
pinseq=6
T 49050 45600 9 8 1 1 0 0 1
pinlabel=D7
T 49050 45600 5 8 0 1 0 2 1
pintype=io
}
P 48700 45200 49000 45200 1 0 0
{
T 48900 45250 5 8 1 1 0 6 1
pinnumber=9
T 48900 45150 5 8 0 1 0 8 1
pinseq=7
T 49050 45200 9 8 1 1 0 0 1
pinlabel=D5
T 49050 45200 5 8 0 1 0 2 1
pintype=io
}
P 48700 44800 49000 44800 1 0 0
{
T 48900 44850 5 8 1 1 0 6 1
pinnumber=10
T 48900 44750 5 8 0 1 0 8 1
pinseq=8
T 49050 44800 9 8 1 1 0 0 1
pinlabel=D6
T 49050 44800 5 8 0 1 0 2 1
pintype=io
}
P 48700 44400 49000 44400 1 0 0
{
T 48900 44450 5 8 1 1 0 6 1
pinnumber=11
T 48900 44350 5 8 0 1 0 8 1
pinseq=9
T 49050 44400 9 8 1 1 0 0 1
pinlabel=D3
T 49050 44400 5 8 0 1 0 2 1
pintype=io
}
P 48700 44000 48900 44000 1 0 0
{
T 48900 44050 5 8 1 1 0 6 1
pinnumber=12
T 48900 43950 5 8 0 1 0 8 1
pinseq=10
T 49050 44000 9 8 1 1 0 0 1
pinlabel=\_PWREN\_
T 49050 44000 5 8 0 1 0 2 1
pintype=out
}
V 48950 44000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 48700 43600 48900 43600 1 0 0
{
T 48900 43650 5 8 1 1 0 6 1
pinnumber=13
T 48900 43550 5 8 0 1 0 8 1
pinseq=11
T 49050 43600 9 8 1 1 0 0 1
pinlabel=\_RD\_
T 49050 43600 5 8 0 1 0 2 1
pintype=in
}
V 48950 43600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 48700 43200 49000 43200 1 0 0
{
T 48900 43250 5 8 1 1 0 6 1
pinnumber=14
T 48900 43150 5 8 0 1 0 8 1
pinseq=12
T 49050 43200 9 8 1 1 0 0 1
pinlabel=WR
T 49050 43200 5 8 0 1 0 2 1
pintype=in
}
P 50700 47600 50400 47600 1 0 0
{
T 50500 47650 5 8 1 1 0 0 1
pinnumber=28
T 50500 47550 5 8 0 1 0 2 1
pinseq=13
T 50350 47600 9 8 1 1 0 6 1
pinlabel=OSCO
T 50350 47600 5 8 0 1 0 8 1
pintype=out
}
P 50700 47200 50400 47200 1 0 0
{
T 50500 47250 5 8 1 1 0 0 1
pinnumber=27
T 50500 47150 5 8 0 1 0 2 1
pinseq=14
T 50350 47200 9 8 1 1 0 6 1
pinlabel=OSCI
T 50350 47200 5 8 0 1 0 8 1
pintype=in
}
P 50700 46800 50400 46800 1 0 0
{
T 50500 46850 5 8 1 1 0 0 1
pinnumber=26
T 50500 46750 5 8 0 1 0 2 1
pinseq=15
T 50350 46800 9 8 1 1 0 6 1
pinlabel=TEST
T 50350 46800 5 8 0 1 0 8 1
pintype=in
}
P 50700 46400 50400 46400 1 0 0
{
T 50500 46450 5 8 1 1 0 0 1
pinnumber=25
T 50500 46350 5 8 0 1 0 2 1
pinseq=16
T 50350 46400 9 8 1 1 0 6 1
pinlabel=AGND
T 50350 46400 5 8 0 1 0 8 1
pintype=pwr
}
P 50700 45600 50400 45600 1 0 0
{
T 50500 45650 5 8 1 1 0 0 1
pinnumber=23
T 50500 45550 5 8 0 1 0 2 1
pinseq=17
T 50350 45600 9 8 1 1 0 6 1
pinlabel=\_RXF\_
T 50350 45600 5 8 0 1 0 8 1
pintype=in
}
P 50700 45200 50500 45200 1 0 0
{
T 50500 45250 5 8 1 1 0 0 1
pinnumber=22
T 50500 45150 5 8 0 1 0 2 1
pinseq=18
T 50350 45200 9 8 1 1 0 6 1
pinlabel=\_TXE\_
T 50350 45200 5 8 0 1 0 8 1
pintype=out
}
V 50450 45200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 50700 44400 50500 44400 1 0 0
{
T 50500 44450 5 8 1 1 0 0 1
pinnumber=19
T 50500 44350 5 8 0 1 0 2 1
pinseq=19
T 50350 44400 9 8 1 1 0 6 1
pinlabel=\_RESET\_
T 50350 44400 5 8 0 1 0 8 1
pintype=in
}
V 50450 44400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 50700 44000 50400 44000 1 0 0
{
T 50500 44050 5 8 1 1 0 0 1
pinnumber=17
T 50500 43950 5 8 0 1 0 2 1
pinseq=20
T 50350 44000 9 8 1 1 0 6 1
pinlabel=3V3OUT
T 50350 44000 5 8 0 1 0 8 1
pintype=out
}
P 50700 43600 50400 43600 1 0 0
{
T 50500 43650 5 8 1 1 0 0 1
pinnumber=16
T 50500 43550 5 8 0 1 0 2 1
pinseq=21
T 50350 43600 9 8 1 1 0 6 1
pinlabel=USBDN
T 50350 43600 5 8 0 1 0 8 1
pintype=io
}
P 50700 43200 50400 43200 1 0 0
{
T 50500 43250 5 8 1 1 0 0 1
pinnumber=15
T 50500 43150 5 8 0 1 0 2 1
pinseq=22
T 50350 43200 9 8 1 1 0 6 1
pinlabel=USBDP
T 50350 43200 5 8 0 1 0 8 1
pintype=io
}
B 49000 42800 1400 5200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 50400 48100 8 10 0 1 0 6 1
refdes=U?
T 49000 48100 9 10 1 0 0 0 1
FT245RL
T 49000 48300 5 10 0 0 0 0 1
device=FT245RL
T 49000 48500 5 10 0 0 0 0 1
footprint=SSOP28
T 49000 48700 5 10 0 0 0 0 1
author=Andrey Dobrovolsky
T 49000 48900 5 10 0 0 0 0 1
description=USB FIFO
T 49000 49100 5 10 0 0 0 0 1
numslots=0
T 49000 49300 5 10 0 0 0 0 1
net=Vss:7,21,18
T 49000 49500 5 10 0 0 0 0 1
net=Vdd:20
]
{
T 50400 48100 5 10 1 1 0 6 1
refdes=U2
T 49000 48300 5 10 0 0 0 0 1
device=FT245RL
T 49000 48500 5 10 0 0 0 0 1
footprint=SSOP28
}
C 52400 48300 1 0 0 EMBEDDEDMC34063-1.sym
[
B 52700 48300 1500 1300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 52400 49400 52700 49400 1 0 0
{
T 52600 49450 5 8 1 1 0 6 1
pinnumber=1
T 52750 49400 9 8 1 1 0 0 1
pinlabel=COLL_S
T 52750 49400 5 8 0 1 0 2 1
pintype=in
T 52600 49350 5 8 0 1 0 8 1
pinseq=1
}
P 52400 49100 52700 49100 1 0 0
{
T 52600 49150 5 8 1 1 0 6 1
pinnumber=2
T 52750 49100 9 8 1 1 0 0 1
pinlabel=EMT_S
T 52750 49100 5 8 0 1 0 2 1
pintype=io
T 52600 49050 5 8 0 1 0 8 1
pinseq=2
}
P 52400 48800 52700 48800 1 0 0
{
T 52600 48850 5 8 1 1 0 6 1
pinnumber=3
T 52750 48800 9 8 1 1 0 0 1
pinlabel=CT
T 52750 48800 5 8 0 1 0 2 1
pintype=io
T 52600 48750 5 8 0 1 0 8 1
pinseq=3
}
P 52400 48500 52700 48500 1 0 0
{
T 52600 48550 5 8 1 1 0 6 1
pinnumber=4
T 52750 48500 9 8 1 1 0 0 1
pinlabel=GND
T 52750 48500 5 8 0 1 0 2 1
pintype=pwr
T 52600 48450 5 8 0 1 0 8 1
pinseq=4
}
P 54500 49400 54200 49400 1 0 0
{
T 54300 49450 5 8 1 1 0 0 1
pinnumber=8
T 54150 49400 9 8 1 1 0 6 1
pinlabel=COLL_D
T 54150 49400 5 8 0 1 0 8 1
pintype=io
T 54300 49350 5 8 0 1 0 2 1
pinseq=8
}
P 54500 49100 54200 49100 1 0 0
{
T 54300 49150 5 8 1 1 0 0 1
pinnumber=7
T 54150 49100 9 8 1 1 0 6 1
pinlabel=IPK
T 54150 49100 5 8 0 1 0 8 1
pintype=io
T 54300 49050 5 8 0 1 0 2 1
pinseq=7
}
P 54500 48800 54200 48800 1 0 0
{
T 54300 48850 5 8 1 1 0 0 1
pinnumber=6
T 54150 48800 9 8 1 1 0 6 1
pinlabel=VCC
T 54150 48800 5 8 0 1 0 8 1
pintype=pwr
T 54300 48750 5 8 0 1 0 2 1
pinseq=6
}
P 54500 48500 54200 48500 1 0 0
{
T 54300 48550 5 8 1 1 0 0 1
pinnumber=5
T 54150 48500 9 8 1 1 0 6 1
pinlabel=COMP
T 54150 48500 5 8 0 1 0 8 1
pintype=io
T 54300 48450 5 8 0 1 0 2 1
pinseq=5
}
T 54200 49700 8 10 0 1 0 6 1
refdes=U?
T 52700 50100 8 10 0 0 0 0 1
description=Step-Up/-Down/Inverting Switching Regulator
T 52700 50300 8 10 0 0 0 0 1
footprint=DIP8
T 52700 49900 8 10 0 0 0 0 1
device=MC34063
T 52700 50500 8 10 0 0 0 0 1
numslots=0
T 52700 49650 9 10 1 0 0 0 1
MC34063
T 52700 50700 8 10 0 0 0 0 1
documentation=http://www.onsemi.com/pub/Collateral/MC34063A-D.PDF
T 52700 50900 8 10 0 0 0 0 1
symversion=1.0
]
{
T 54200 49700 5 10 1 1 0 6 1
refdes=U4
T 52700 50300 5 10 0 0 0 0 1
footprint=DIP8
T 52700 49900 5 10 0 0 0 0 1
device=MC34063
T 52700 50900 5 10 0 0 0 0 1
symversion=1.0
}
C 44000 40200 1 0 0 EMBEDDEDDG403-1.sym
[
P 44100 42700 44400 42700 1 0 0
{
T 44300 42750 5 8 1 1 0 6 1
pinnumber=1
T 44300 42650 5 8 0 1 0 8 1
pinseq=1
T 44450 42700 9 8 1 1 0 0 1
pinlabel=D1
T 44450 42700 5 8 0 1 0 2 1
pintype=io
}
P 44100 42300 44400 42300 1 0 0
{
T 44300 42350 5 8 1 1 0 6 1
pinnumber=3
T 44300 42250 5 8 0 1 0 8 1
pinseq=2
T 44450 42300 9 8 1 1 0 0 1
pinlabel=D3
T 44450 42300 5 8 0 1 0 2 1
pintype=io
}
P 44100 41900 44400 41900 1 0 0
{
T 44300 41950 5 8 1 1 0 6 1
pinnumber=4
T 44300 41850 5 8 0 1 0 8 1
pinseq=3
T 44450 41900 9 8 1 1 0 0 1
pinlabel=S3
T 44450 41900 5 8 0 1 0 2 1
pintype=io
}
P 44100 41500 44400 41500 1 0 0
{
T 44300 41550 5 8 1 1 0 6 1
pinnumber=5
T 44300 41450 5 8 0 1 0 8 1
pinseq=4
T 44450 41500 9 8 1 1 0 0 1
pinlabel=S4
T 44450 41500 5 8 0 1 0 2 1
pintype=io
}
P 44100 41100 44400 41100 1 0 0
{
T 44300 41150 5 8 1 1 0 6 1
pinnumber=6
T 44300 41050 5 8 0 1 0 8 1
pinseq=5
T 44450 41100 9 8 1 1 0 0 1
pinlabel=D4
T 44450 41100 5 8 0 1 0 2 1
pintype=io
}
P 44100 40700 44400 40700 1 0 0
{
T 44300 40750 5 8 1 1 0 6 1
pinnumber=8
T 44300 40650 5 8 0 1 0 8 1
pinseq=6
T 44450 40700 9 8 1 1 0 0 1
pinlabel=D2
T 44450 40700 5 8 0 1 0 2 1
pintype=io
}
P 46100 42700 45800 42700 1 0 0
{
T 45900 42750 5 8 1 1 0 0 1
pinnumber=16
T 45900 42650 5 8 0 1 0 2 1
pinseq=7
T 45750 42700 9 8 1 1 0 6 1
pinlabel=S1
T 45750 42700 5 8 0 1 0 8 1
pintype=io
}
P 46100 42300 45800 42300 1 0 0
{
T 45900 42350 5 8 1 1 0 0 1
pinnumber=15
T 45900 42250 5 8 0 1 0 2 1
pinseq=8
T 45750 42300 9 8 1 1 0 6 1
pinlabel=IN1
T 45750 42300 5 8 0 1 0 8 1
pintype=in
}
P 46100 41100 45800 41100 1 0 0
{
T 45900 41150 5 8 1 1 0 0 1
pinnumber=10
T 45900 41050 5 8 0 1 0 2 1
pinseq=9
T 45750 41100 9 8 1 1 0 6 1
pinlabel=IN2
T 45750 41100 5 8 0 1 0 8 1
pintype=in
}
P 46100 40700 45800 40700 1 0 0
{
T 45900 40750 5 8 1 1 0 0 1
pinnumber=9
T 45900 40650 5 8 0 1 0 2 1
pinseq=10
T 45750 40700 9 8 1 1 0 6 1
pinlabel=S2
T 45750 40700 5 8 0 1 0 8 1
pintype=io
}
B 44400 40300 1400 2800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 45800 43200 8 10 0 1 0 6 1
refdes=U?
T 44400 43200 9 10 1 0 0 0 1
DG403
T 44400 43400 5 10 0 0 0 0 1
device=DG403
T 44400 43600 5 10 0 0 0 0 1
footprint=SO16
T 44400 43800 5 10 0 0 0 0 1
author=Andrey Dobrovolsky
T 44400 44000 5 10 0 0 0 0 1
description=Two SPDT analog switches
T 44400 44200 5 10 0 0 0 0 1
numslots=0
T 44400 44400 5 10 0 0 0 0 1
net=Vss:13
T 44400 44600 5 10 0 0 0 0 1
net=Vcc:11
T 44400 44800 5 10 0 0 0 0 1
net=Vdd:12
T 44400 45000 5 10 0 0 0 0 1
net=-Vcc:14
]
{
T 46000 43200 5 10 1 1 0 6 1
refdes=U3
T 44400 43400 5 10 0 0 0 0 1
device=DG403
T 44400 43600 5 10 0 0 0 0 1
footprint=SO16
}
C 42200 47300 1 270 0 EMBEDDEDnmos-3.sym
[
L 42800 47050 42800 46800 3 0 0 0 -1 -1
L 42400 47050 42400 46800 3 0 0 0 -1 -1
L 42600 47050 42650 46950 3 0 0 0 -1 -1
L 42600 47050 42550 46950 3 0 0 0 -1 -1
P 42400 47300 42400 47100 1 0 0
{
T 42500 47300 5 10 0 1 270 0 1
pinnumber=G
T 42500 47300 9 10 0 1 270 0 1
pinlabel=G
T 42500 47300 5 10 0 0 270 0 1
pinseq=2
T 42500 47300 5 10 0 0 270 0 1
pintype=pas
}
P 42800 46800 43000 46800 1 0 1
{
T 42900 47000 5 10 0 1 270 0 1
pinnumber=D
T 42900 47000 9 10 0 1 270 0 1
pinlabel=D
T 42900 47000 5 10 0 0 270 0 1
pinseq=1
T 42900 47000 5 10 0 0 270 0 1
pintype=pas
}
P 42400 46800 42200 46800 1 0 1
{
T 42200 47000 5 10 0 1 270 0 1
pinnumber=S
T 42200 47000 9 10 0 1 270 0 1
pinlabel=S
T 42200 47000 5 10 0 0 270 0 1
pinseq=3
T 42200 47000 5 10 0 0 270 0 1
pintype=pas
}
L 42875 47050 42725 47050 3 0 0 0 -1 -1
L 42675 47050 42525 47050 3 0 0 0 -1 -1
L 42475 47050 42325 47050 3 0 0 0 -1 -1
L 42800 47100 42400 47100 3 0 0 0 -1 -1
L 42600 47050 42600 46900 3 0 0 0 -1 -1
L 42600 46900 42400 46900 3 0 0 0 -1 -1
T 42700 46700 5 10 0 0 270 0 1
device=NMOS_TRANSISTOR
T 42700 46700 5 10 0 0 270 0 1
numslots=0
T 42700 46700 5 10 0 0 270 0 1
description=generic N channel MOS transistor (enhancement type)
T 42800 46600 8 10 0 1 270 0 1
refdes=Q?
]
{
T 42700 46700 5 10 0 0 270 0 1
device=NMOS_TRANSISTOR
T 42800 46600 5 10 1 1 270 0 1
refdes=Q2
}
C 40700 47300 1 270 0 EMBEDDEDpmos-3.sym
[
L 41300 47050 41300 46800 3 0 0 0 -1 -1
L 40900 47050 40900 46800 3 0 0 0 -1 -1
L 41050 47000 41100 46900 3 0 0 0 -1 -1
L 41150 47000 41100 46900 3 0 0 0 -1 -1
P 40900 47300 40900 47100 1 0 0
{
T 41000 47300 5 10 0 1 270 0 1
pinnumber=G
T 41000 47300 9 10 0 1 270 0 1
pinlabel=G
T 41000 47300 5 10 0 0 270 0 1
pinseq=2
T 41000 47300 5 10 0 0 270 0 1
pintype=pas
}
P 41300 46800 41500 46800 1 0 1
{
T 41400 47000 5 10 0 1 270 0 1
pinnumber=D
T 41400 47000 9 10 0 1 270 0 1
pinlabel=D
T 41400 47000 5 10 0 0 270 0 1
pinseq=1
T 41400 47000 5 10 0 0 270 0 1
pintype=pas
}
P 40900 46800 40700 46800 1 0 1
{
T 40700 47000 5 10 0 1 270 0 1
pinnumber=S
T 40700 47000 9 10 0 1 270 0 1
pinlabel=S
T 40700 47000 5 10 0 0 270 0 1
pinseq=3
T 40700 47000 5 10 0 0 270 0 1
pintype=pas
}
L 41375 47050 41225 47050 3 0 0 0 -1 -1
L 41175 47050 41025 47050 3 0 0 0 -1 -1
L 40975 47050 40825 47050 3 0 0 0 -1 -1
L 41300 47100 40900 47100 3 0 0 0 -1 -1
L 41100 47050 41100 46900 3 0 0 0 -1 -1
L 41100 46900 40900 46900 3 0 0 0 -1 -1
T 41200 46700 5 10 0 0 270 0 1
device=PMOS_TRANSISTOR
T 41200 46700 5 10 0 0 270 0 1
numslots=0
T 41200 46700 5 10 0 0 270 0 1
description=generic P channel MOS transistor (enhancement type)
T 41300 46600 8 10 0 1 270 0 1
refdes=Q?
]
{
T 41200 46700 5 10 0 0 270 0 1
device=PMOS_TRANSISTOR
T 41300 46600 5 10 1 1 270 0 1
refdes=Q1
}
C 53600 43000 1 180 0 EMBEDDEDvss-1.sym
[
P 53400 43000 53400 42800 1 0 0
{
T 53350 42950 5 6 0 1 180 0 1
pinnumber=1
T 53350 42950 5 6 0 0 180 0 1
pinseq=1
T 53350 42950 5 6 0 1 180 0 1
pinlabel=1
T 53350 42950 5 6 0 1 180 0 1
pintype=pwr
}
L 53550 42800 53250 42800 3 0 0 0 -1 -1
T 53525 42750 9 8 1 0 180 0 1
Vss
T 53150 42800 8 10 0 0 180 0 1
net=Vss:1
]
C 52600 43900 1 90 0 EMBEDDEDinductor-1.sym
[
P 52500 44800 52500 44650 1 0 0
{
T 52450 44700 5 8 0 1 90 0 1
pinnumber=2
T 52550 44700 5 8 0 1 90 2 1
pinseq=2
T 52500 44600 9 8 0 1 90 6 1
pinlabel=2
T 52500 44600 5 8 0 1 90 8 1
pintype=pas
}
P 52500 43900 52500 44050 1 0 0
{
T 52450 44000 5 8 0 1 90 6 1
pinnumber=1
T 52550 44000 5 8 0 1 90 8 1
pinseq=1
T 52500 44100 9 8 0 1 90 0 1
pinlabel=1
T 52500 44100 5 8 0 1 90 2 1
pintype=pas
}
A 52500 44137 75 90 180 3 0 0 0 -1 -1
A 52500 44279 75 90 180 3 0 0 0 -1 -1
A 52500 44421 75 90 180 3 0 0 0 -1 -1
A 52500 44563 75 90 180 3 0 0 0 -1 -1
L 52500 44638 52500 44650 3 0 0 0 -1 -1
L 52500 44050 52500 44062 3 0 0 0 -1 -1
A 52500 44208 4 270 180 3 0 0 0 -1 -1
A 52500 44350 4 270 180 3 0 0 0 -1 -1
A 52500 44492 4 270 180 3 0 0 0 -1 -1
T 52100 44100 5 10 0 0 90 0 1
device=INDUCTOR
T 52300 44100 8 10 0 1 90 0 1
refdes=L?
T 51500 44100 5 10 0 0 90 0 1
description=inductor
T 51700 44100 5 10 0 0 90 0 1
numslots=0
T 51900 44100 5 10 0 0 90 0 1
symversion=0.1
]
{
T 52100 44100 5 10 0 0 90 0 1
device=INDUCTOR
T 52300 44100 5 10 1 1 90 0 1
refdes=L2
T 51900 44100 5 10 0 0 90 0 1
symversion=0.1
}
C 52500 44600 1 0 0 EMBEDDEDcapacitor-1.sym
[
P 52500 44800 52700 44800 1 0 0
{
T 52650 44850 5 8 0 1 0 6 1
pinnumber=1
T 52650 44750 5 8 0 1 0 8 1
pinseq=1
T 52700 44800 9 8 0 1 0 0 1
pinlabel=1
T 52700 44800 5 8 0 1 0 2 1
pintype=pas
}
P 53400 44800 53200 44800 1 0 0
{
T 53250 44850 5 8 0 1 0 0 1
pinnumber=2
T 53250 44750 5 8 0 1 0 2 1
pinseq=2
T 53200 44800 9 8 0 1 0 6 1
pinlabel=2
T 53200 44800 5 8 0 1 0 8 1
pintype=pas
}
L 52900 45000 52900 44600 3 0 0 0 -1 -1
L 53000 45000 53000 44600 3 0 0 0 -1 -1
L 53200 44800 53000 44800 3 0 0 0 -1 -1
L 52900 44800 52700 44800 3 0 0 0 -1 -1
T 52700 45300 5 10 0 0 0 0 1
device=CAPACITOR
T 52700 45100 8 10 0 1 0 0 1
refdes=C?
T 52700 45900 5 10 0 0 0 0 1
description=capacitor
T 52700 45700 5 10 0 0 0 0 1
numslots=0
T 52700 45500 5 10 0 0 0 0 1
symversion=0.1
]
{
T 52700 45300 5 10 0 0 0 0 1
device=CAPACITOR
T 52700 45100 5 10 1 1 0 0 1
refdes=C7
T 52700 45500 5 10 0 0 0 0 1
symversion=0.1
}
C 50700 43800 1 0 0 EMBEDDEDcapacitor-1.sym
[
P 50700 44000 50900 44000 1 0 0
{
T 50850 44050 5 8 0 1 0 6 1
pinnumber=1
T 50850 43950 5 8 0 1 0 8 1
pinseq=1
T 50900 44000 9 8 0 1 0 0 1
pinlabel=1
T 50900 44000 5 8 0 1 0 2 1
pintype=pas
}
P 51600 44000 51400 44000 1 0 0
{
T 51450 44050 5 8 0 1 0 0 1
pinnumber=2
T 51450 43950 5 8 0 1 0 2 1
pinseq=2
T 51400 44000 9 8 0 1 0 6 1
pinlabel=2
T 51400 44000 5 8 0 1 0 8 1
pintype=pas
}
L 51100 44200 51100 43800 3 0 0 0 -1 -1
L 51200 44200 51200 43800 3 0 0 0 -1 -1
L 51400 44000 51200 44000 3 0 0 0 -1 -1
L 51100 44000 50900 44000 3 0 0 0 -1 -1
T 50900 44500 5 10 0 0 0 0 1
device=CAPACITOR
T 50900 44300 8 10 0 1 0 0 1
refdes=C?
T 50900 45100 5 10 0 0 0 0 1
description=capacitor
T 50900 44900 5 10 0 0 0 0 1
numslots=0
T 50900 44700 5 10 0 0 0 0 1
symversion=0.1
]
{
T 50900 44500 5 10 0 0 0 0 1
device=CAPACITOR
T 50900 44300 5 10 1 1 0 0 1
refdes=C5
T 50900 44700 5 10 0 0 0 0 1
symversion=0.1
}
C 52300 46000 1 0 0 EMBEDDEDvdd-1.sym
[
P 52500 46000 52500 46200 1 0 0
{
T 52550 46050 5 6 0 1 0 0 1
pinnumber=1
T 52550 46050 5 6 0 0 0 0 1
pinseq=1
T 52550 46050 5 6 0 1 0 0 1
pinlabel=1
T 52550 46050 5 6 0 1 0 0 1
pintype=pwr
}
L 52350 46200 52650 46200 3 0 0 0 -1 -1
T 52375 46250 9 8 1 0 0 0 1
Vdd
T 52750 46200 8 10 0 0 0 0 1
net=Vdd:1
]
C 53600 43900 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 53400 43900 53400 44100 1 0 0
{
T 53350 44050 5 8 0 1 90 6 1
pinnumber=1
T 53450 44050 5 8 0 1 90 8 1
pinseq=1
T 53400 44100 9 8 0 1 90 0 1
pinlabel=1
T 53400 44100 5 8 0 1 90 2 1
pintype=pas
}
P 53400 44800 53400 44600 1 0 0
{
T 53350 44650 5 8 0 1 90 0 1
pinnumber=2
T 53450 44650 5 8 0 1 90 2 1
pinseq=2
T 53400 44600 9 8 0 1 90 6 1
pinlabel=2
T 53400 44600 5 8 0 1 90 8 1
pintype=pas
}
L 53200 44300 53600 44300 3 0 0 0 -1 -1
L 53200 44400 53600 44400 3 0 0 0 -1 -1
L 53400 44600 53400 44400 3 0 0 0 -1 -1
L 53400 44300 53400 44100 3 0 0 0 -1 -1
T 52900 44100 5 10 0 0 90 0 1
device=CAPACITOR
T 53100 44100 8 10 0 1 90 0 1
refdes=C?
T 52300 44100 5 10 0 0 90 0 1
description=capacitor
T 52500 44100 5 10 0 0 90 0 1
numslots=0
T 52700 44100 5 10 0 0 90 0 1
symversion=0.1
]
{
T 52900 44100 5 10 0 0 90 0 1
device=CAPACITOR
T 53100 44100 5 10 1 1 90 0 1
refdes=C8
T 52700 44100 5 10 0 0 90 0 1
symversion=0.1
}
C 52500 45300 1 0 0 EMBEDDEDcapacitor-2.sym
[
P 52500 45500 52700 45500 1 0 0
{
T 52650 45550 5 8 1 1 0 6 1
pinnumber=1
T 52700 45450 5 8 0 1 0 8 1
pinseq=1
T 52750 45500 9 8 0 1 0 0 1
pinlabel=+
T 52750 45500 5 8 0 1 0 2 1
pintype=pas
}
P 53400 45500 53200 45500 1 0 0
{
T 53250 45550 5 8 1 1 0 0 1
pinnumber=2
T 53200 45450 5 8 0 1 0 2 1
pinseq=2
T 53150 45500 9 8 0 1 0 6 1
pinlabel=-
T 53150 45500 5 8 0 1 0 8 1
pintype=pas
}
L 52900 45700 52900 45300 3 0 0 0 -1 -1
L 53200 45500 53000 45500 3 0 0 0 -1 -1
L 52900 45500 52700 45500 3 0 0 0 -1 -1
A 53700 45500 700 165 30 3 0 0 0 -1 -1
L 52789 45700 52789 45600 3 0 0 0 -1 -1
L 52840 45649 52740 45649 3 0 0 0 -1 -1
T 52700 46000 5 10 0 0 0 0 1
device=POLARIZED_CAPACITOR
T 52700 45800 8 10 0 1 0 0 1
refdes=C?
T 52700 46600 5 10 0 0 0 0 1
description=polarized capacitor
T 52700 46400 5 10 0 0 0 0 1
numslots=0
T 52700 46200 5 10 0 0 0 0 1
symversion=0.1
]
{
T 52700 46000 5 10 0 0 0 0 1
device=POLARIZED_CAPACITOR
T 52700 45800 5 10 1 1 0 0 1
refdes=C6
T 52700 46200 5 10 0 0 0 0 1
symversion=0.1
}
N 52500 44800 52500 46000 4
N 53400 44800 53400 46000 4
N 52500 43900 53400 43900 4
C 55400 48200 1 90 0 EMBEDDEDresistor-2.sym
[
P 55300 49100 55300 48950 1 0 0
{
T 55250 49000 5 8 0 1 90 0 1
pinnumber=2
T 55250 49000 5 8 0 0 90 0 1
pinseq=2
T 55250 49000 5 8 0 1 90 0 1
pinlabel=2
T 55250 49000 5 8 0 1 90 0 1
pintype=pas
}
P 55300 48200 55300 48350 1 0 0
{
T 55250 48300 5 8 0 1 90 0 1
pinnumber=1
T 55250 48300 5 8 0 0 90 0 1
pinseq=1
T 55250 48300 5 8 0 1 90 0 1
pinlabel=1
T 55250 48300 5 8 0 1 90 0 1
pintype=pas
}
B 55200 48350 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 55050 48600 5 10 0 0 90 0 1
device=RESISTOR
T 55100 48400 8 10 0 1 90 0 1
refdes=R?
]
{
T 55050 48600 5 10 0 0 90 0 1
device=RESISTOR
T 55100 48500 5 10 1 1 90 0 1
refdes=R4
}
C 55400 49100 1 90 0 EMBEDDEDinductor-1.sym
[
P 55300 50000 55300 49850 1 0 0
{
T 55250 49900 5 8 0 1 90 0 1
pinnumber=2
T 55350 49900 5 8 0 1 90 2 1
pinseq=2
T 55300 49800 9 8 0 1 90 6 1
pinlabel=2
T 55300 49800 5 8 0 1 90 8 1
pintype=pas
}
P 55300 49100 55300 49250 1 0 0
{
T 55250 49200 5 8 0 1 90 6 1
pinnumber=1
T 55350 49200 5 8 0 1 90 8 1
pinseq=1
T 55300 49300 9 8 0 1 90 0 1
pinlabel=1
T 55300 49300 5 8 0 1 90 2 1
pintype=pas
}
A 55300 49337 75 90 180 3 0 0 0 -1 -1
A 55300 49479 75 90 180 3 0 0 0 -1 -1
A 55300 49621 75 90 180 3 0 0 0 -1 -1
A 55300 49763 75 90 180 3 0 0 0 -1 -1
L 55300 49838 55300 49850 3 0 0 0 -1 -1
L 55300 49250 55300 49262 3 0 0 0 -1 -1
A 55300 49408 4 270 180 3 0 0 0 -1 -1
A 55300 49550 4 270 180 3 0 0 0 -1 -1
A 55300 49692 4 270 180 3 0 0 0 -1 -1
T 54900 49300 5 10 0 0 90 0 1
device=INDUCTOR
T 55100 49300 8 10 0 1 90 0 1
refdes=L?
T 54300 49300 5 10 0 0 90 0 1
description=inductor
T 54500 49300 5 10 0 0 90 0 1
numslots=0
T 54700 49300 5 10 0 0 90 0 1
symversion=0.1
]
{
T 54900 49300 5 10 0 0 90 0 1
device=INDUCTOR
T 55100 49400 5 10 1 1 90 0 1
refdes=L1
T 54700 49300 5 10 0 0 90 0 1
symversion=0.1
}
C 55300 49800 1 0 0 EMBEDDEDdiode-1.sym
[
L 55600 50200 55600 49800 3 0 0 0 -1 -1
L 55600 50200 55900 50000 3 0 0 0 -1 -1
L 55900 50000 55600 49800 3 0 0 0 -1 -1
L 55900 50200 55900 49800 3 0 0 0 -1 -1
P 55300 50000 55500 50000 1 0 0
{
T 55400 50050 5 8 0 1 0 0 1
pinnumber=1
T 55400 50050 5 8 0 0 0 0 1
pinseq=1
T 55400 50050 5 8 0 1 0 0 1
pinlabel=1
T 55400 50050 5 8 0 1 0 0 1
pintype=pas
}
P 56200 50000 56000 50000 1 0 0
{
T 56000 50050 5 8 0 1 0 0 1
pinnumber=2
T 56000 50050 5 8 0 0 0 0 1
pinseq=2
T 56000 50050 5 8 0 1 0 0 1
pinlabel=2
T 56000 50050 5 8 0 1 0 0 1
pintype=pas
}
L 56000 50000 55900 50000 3 0 0 0 -1 -1
L 55600 50000 55500 50000 3 0 0 0 -1 -1
T 55700 50400 5 10 0 0 0 0 1
device=DIODE
T 55600 50300 8 10 0 1 0 0 1
refdes=D?
]
{
T 55700 50400 5 10 0 0 0 0 1
device=DIODE
T 55600 50300 5 10 1 1 0 0 1
refdes=D3
}
C 50800 48600 1 0 0 EMBEDDEDcapacitor-1.sym
[
P 50800 48800 51000 48800 1 0 0
{
T 50950 48850 5 8 0 1 0 6 1
pinnumber=1
T 50950 48750 5 8 0 1 0 8 1
pinseq=1
T 51000 48800 9 8 0 1 0 0 1
pinlabel=1
T 51000 48800 5 8 0 1 0 2 1
pintype=pas
}
P 51700 48800 51500 48800 1 0 0
{
T 51550 48850 5 8 0 1 0 0 1
pinnumber=2
T 51550 48750 5 8 0 1 0 2 1
pinseq=2
T 51500 48800 9 8 0 1 0 6 1
pinlabel=2
T 51500 48800 5 8 0 1 0 8 1
pintype=pas
}
L 51200 49000 51200 48600 3 0 0 0 -1 -1
L 51300 49000 51300 48600 3 0 0 0 -1 -1
L 51500 48800 51300 48800 3 0 0 0 -1 -1
L 51200 48800 51000 48800 3 0 0 0 -1 -1
T 51000 49300 5 10 0 0 0 0 1
device=CAPACITOR
T 51000 49100 8 10 0 1 0 0 1
refdes=C?
T 51000 49900 5 10 0 0 0 0 1
description=capacitor
T 51000 49700 5 10 0 0 0 0 1
numslots=0
T 51000 49500 5 10 0 0 0 0 1
symversion=0.1
]
{
T 51000 49300 5 10 0 0 0 0 1
device=CAPACITOR
T 51100 49100 5 10 1 1 0 0 1
refdes=C3
T 51000 49500 5 10 0 0 0 0 1
symversion=0.1
}
C 54000 47400 1 0 0 EMBEDDEDresistor-variable-2.sym
[
P 54000 47500 54200 47500 1 0 0
{
T 54000 47500 5 10 0 1 0 0 1
pinnumber=1
T 54000 47500 5 10 0 0 0 0 1
pinseq=1
T 54000 47500 5 10 0 1 0 0 1
pinlabel=1
T 54000 47500 5 10 0 1 0 0 1
pintype=pas
}
P 54700 47500 54900 47500 1 0 1
{
T 54800 47500 5 10 0 1 0 0 1
pinnumber=2
T 54800 47500 5 10 0 0 0 0 1
pinseq=2
T 54800 47500 5 10 0 1 0 0 1
pinlabel=2
T 54800 47500 5 10 0 1 0 0 1
pintype=pas
}
P 54500 47800 54500 48000 1 0 1
{
T 54500 47900 5 10 0 1 90 0 1
pinnumber=3
T 54500 47900 5 10 0 0 90 0 1
pinseq=3
T 54500 47900 5 10 0 1 90 0 1
pinlabel=3
T 54500 47900 5 10 0 1 90 0 1
pintype=pas
}
B 54200 47400 500 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 54500 47800 54500 47600 3 0 0 0 -1 -1
L 54500 47600 54450 47700 3 0 0 0 -1 -1
L 54500 47600 54550 47700 3 0 0 0 -1 -1
T 54550 47800 8 10 0 1 0 0 1
refdes=R?
T 54800 48300 8 10 0 1 0 0 1
device=VARIABLE_RESISTOR
]
{
T 54550 47800 5 10 1 1 0 0 1
refdes=R5
T 54800 48300 5 10 0 1 0 0 1
device=VARIABLE_RESISTOR
}
C 52800 47400 1 0 0 EMBEDDEDresistor-2.sym
[
P 53700 47500 53550 47500 1 0 0
{
T 53600 47550 5 8 0 1 0 0 1
pinnumber=2
T 53600 47550 5 8 0 0 0 0 1
pinseq=2
T 53600 47550 5 8 0 1 0 0 1
pinlabel=2
T 53600 47550 5 8 0 1 0 0 1
pintype=pas
}
P 52800 47500 52950 47500 1 0 0
{
T 52900 47550 5 8 0 1 0 0 1
pinnumber=1
T 52900 47550 5 8 0 0 0 0 1
pinseq=1
T 52900 47550 5 8 0 1 0 0 1
pinlabel=1
T 52900 47550 5 8 0 1 0 0 1
pintype=pas
}
B 52950 47400 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 53200 47750 5 10 0 0 0 0 1
device=RESISTOR
T 53000 47700 8 10 0 1 0 0 1
refdes=R?
]
{
T 53200 47750 5 10 0 0 0 0 1
device=RESISTOR
T 53000 47700 5 10 1 1 0 0 1
refdes=R3
}
C 56400 50000 1 90 1 EMBEDDEDcapacitor-2.sym
[
P 56200 50000 56200 49800 1 0 0
{
T 56150 49850 5 8 1 1 270 8 1
pinnumber=1
T 56250 49800 5 8 0 1 270 6 1
pinseq=1
T 56200 49750 9 8 0 1 270 2 1
pinlabel=+
T 56200 49750 5 8 0 1 270 0 1
pintype=pas
}
P 56200 49100 56200 49300 1 0 0
{
T 56150 49250 5 8 1 1 270 2 1
pinnumber=2
T 56250 49300 5 8 0 1 270 0 1
pinseq=2
T 56200 49350 9 8 0 1 270 8 1
pinlabel=-
T 56200 49350 5 8 0 1 270 6 1
pintype=pas
}
L 56000 49600 56400 49600 3 0 0 0 -1 -1
L 56200 49300 56200 49500 3 0 0 0 -1 -1
L 56200 49600 56200 49800 3 0 0 0 -1 -1
A 56200 48800 700 75 30 3 0 0 0 -1 -1
L 56000 49711 56100 49711 3 0 0 0 -1 -1
L 56051 49660 56051 49760 3 0 0 0 -1 -1
T 55700 49800 5 10 0 0 270 2 1
device=POLARIZED_CAPACITOR
T 55900 49800 8 10 0 1 270 2 1
refdes=C?
T 55100 49800 5 10 0 0 270 2 1
description=polarized capacitor
T 55300 49800 5 10 0 0 270 2 1
numslots=0
T 55500 49800 5 10 0 0 270 2 1
symversion=0.1
]
{
T 55700 49800 5 10 0 0 270 2 1
device=POLARIZED_CAPACITOR
T 55900 49400 5 10 1 1 90 0 1
refdes=C4
T 55500 49800 5 10 0 0 270 2 1
symversion=0.1
}
N 52400 49400 52400 50000 4
N 54500 50000 54500 49400 4
C 43200 47900 1 90 0 EMBEDDEDresistor-2.sym
[
P 43100 48800 43100 48650 1 0 0
{
T 43050 48700 5 8 0 1 90 0 1
pinnumber=2
T 43050 48700 5 8 0 0 90 0 1
pinseq=2
T 43050 48700 5 8 0 1 90 0 1
pinlabel=2
T 43050 48700 5 8 0 1 90 0 1
pintype=pas
}
P 43100 47900 43100 48050 1 0 0
{
T 43050 48000 5 8 0 1 90 0 1
pinnumber=1
T 43050 48000 5 8 0 0 90 0 1
pinseq=1
T 43050 48000 5 8 0 1 90 0 1
pinlabel=1
T 43050 48000 5 8 0 1 90 0 1
pintype=pas
}
B 43000 48050 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 42850 48300 5 10 0 0 90 0 1
device=RESISTOR
T 42900 48100 8 10 0 1 90 0 1
refdes=R?
]
{
T 42850 48300 5 10 0 0 90 0 1
device=RESISTOR
T 42900 48100 5 10 1 1 90 0 1
refdes=R2
}
C 41700 47900 1 90 0 EMBEDDEDresistor-2.sym
[
P 41600 48800 41600 48650 1 0 0
{
T 41550 48700 5 8 0 1 90 0 1
pinnumber=2
T 41550 48700 5 8 0 0 90 0 1
pinseq=2
T 41550 48700 5 8 0 1 90 0 1
pinlabel=2
T 41550 48700 5 8 0 1 90 0 1
pintype=pas
}
P 41600 47900 41600 48050 1 0 0
{
T 41550 48000 5 8 0 1 90 0 1
pinnumber=1
T 41550 48000 5 8 0 0 90 0 1
pinseq=1
T 41550 48000 5 8 0 1 90 0 1
pinlabel=1
T 41550 48000 5 8 0 1 90 0 1
pintype=pas
}
B 41500 48050 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 41350 48300 5 10 0 0 90 0 1
device=RESISTOR
T 41400 48100 8 10 0 1 90 0 1
refdes=R?
]
{
T 41350 48300 5 10 0 0 90 0 1
device=RESISTOR
T 41400 48100 5 10 1 1 90 0 1
refdes=R1
}
C 41800 47800 1 180 0 EMBEDDEDcapacitor-1.sym
[
P 41800 47600 41600 47600 1 0 0
{
T 41650 47550 5 8 0 1 180 6 1
pinnumber=1
T 41650 47650 5 8 0 1 180 8 1
pinseq=1
T 41600 47600 9 8 0 1 180 0 1
pinlabel=1
T 41600 47600 5 8 0 1 180 2 1
pintype=pas
}
P 40900 47600 41100 47600 1 0 0
{
T 41050 47550 5 8 0 1 180 0 1
pinnumber=2
T 41050 47650 5 8 0 1 180 2 1
pinseq=2
T 41100 47600 9 8 0 1 180 6 1
pinlabel=2
T 41100 47600 5 8 0 1 180 8 1
pintype=pas
}
L 41400 47400 41400 47800 3 0 0 0 -1 -1
L 41300 47400 41300 47800 3 0 0 0 -1 -1
L 41100 47600 41300 47600 3 0 0 0 -1 -1
L 41400 47600 41600 47600 3 0 0 0 -1 -1
T 41600 47100 5 10 0 0 180 0 1
device=CAPACITOR
T 41600 47300 8 10 0 1 180 0 1
refdes=C?
T 41600 46500 5 10 0 0 180 0 1
description=capacitor
T 41600 46700 5 10 0 0 180 0 1
numslots=0
T 41600 46900 5 10 0 0 180 0 1
symversion=0.1
]
{
T 41600 47100 5 10 0 0 180 0 1
device=CAPACITOR
T 41600 47300 5 10 1 1 180 0 1
refdes=C1
T 41600 46900 5 10 0 0 180 0 1
symversion=0.1
}
C 43300 47800 1 180 0 EMBEDDEDcapacitor-1.sym
[
P 43300 47600 43100 47600 1 0 0
{
T 43150 47550 5 8 0 1 180 6 1
pinnumber=1
T 43150 47650 5 8 0 1 180 8 1
pinseq=1
T 43100 47600 9 8 0 1 180 0 1
pinlabel=1
T 43100 47600 5 8 0 1 180 2 1
pintype=pas
}
P 42400 47600 42600 47600 1 0 0
{
T 42550 47550 5 8 0 1 180 0 1
pinnumber=2
T 42550 47650 5 8 0 1 180 2 1
pinseq=2
T 42600 47600 9 8 0 1 180 6 1
pinlabel=2
T 42600 47600 5 8 0 1 180 8 1
pintype=pas
}
L 42900 47400 42900 47800 3 0 0 0 -1 -1
L 42800 47400 42800 47800 3 0 0 0 -1 -1
L 42600 47600 42800 47600 3 0 0 0 -1 -1
L 42900 47600 43100 47600 3 0 0 0 -1 -1
T 43100 47100 5 10 0 0 180 0 1
device=CAPACITOR
T 43100 47300 8 10 0 1 180 0 1
refdes=C?
T 43100 46500 5 10 0 0 180 0 1
description=capacitor
T 43100 46700 5 10 0 0 180 0 1
numslots=0
T 43100 46900 5 10 0 0 180 0 1
symversion=0.1
]
{
T 43100 47100 5 10 0 0 180 0 1
device=CAPACITOR
T 43100 47300 5 10 1 1 180 0 1
refdes=C2
T 43100 46900 5 10 0 0 180 0 1
symversion=0.1
}
C 42600 47900 1 90 0 EMBEDDEDdiode-1.sym
[
L 42200 48200 42600 48200 3 0 0 0 -1 -1
L 42200 48200 42400 48500 3 0 0 0 -1 -1
L 42400 48500 42600 48200 3 0 0 0 -1 -1
L 42200 48500 42600 48500 3 0 0 0 -1 -1
P 42400 47900 42400 48100 1 0 0
{
T 42350 48000 5 8 0 1 90 0 1
pinnumber=1
T 42350 48000 5 8 0 0 90 0 1
pinseq=1
T 42350 48000 5 8 0 1 90 0 1
pinlabel=1
T 42350 48000 5 8 0 1 90 0 1
pintype=pas
}
P 42400 48800 42400 48600 1 0 0
{
T 42350 48600 5 8 0 1 90 0 1
pinnumber=2
T 42350 48600 5 8 0 0 90 0 1
pinseq=2
T 42350 48600 5 8 0 1 90 0 1
pinlabel=2
T 42350 48600 5 8 0 1 90 0 1
pintype=pas
}
L 42400 48600 42400 48500 3 0 0 0 -1 -1
L 42400 48200 42400 48100 3 0 0 0 -1 -1
T 42000 48300 5 10 0 0 90 0 1
device=DIODE
T 42100 48200 8 10 0 1 90 0 1
refdes=D?
]
{
T 42000 48300 5 10 0 0 90 0 1
device=DIODE
T 42100 48200 5 10 1 1 90 0 1
refdes=D2
}
C 40900 46800 1 180 0 EMBEDDEDvdd-1.sym
[
P 40700 46800 40700 46600 1 0 0
{
T 40650 46750 5 6 0 1 180 0 1
pinnumber=1
T 40650 46750 5 6 0 0 180 0 1
pinseq=1
T 40650 46750 5 6 0 1 180 0 1
pinlabel=1
T 40650 46750 5 6 0 1 180 0 1
pintype=pwr
}
L 40850 46600 40550 46600 3 0 0 0 -1 -1
T 40825 46550 9 8 1 0 180 0 1
Vdd
T 40450 46600 8 10 0 0 180 0 1
net=Vdd:1
]
C 52400 48300 1 90 0 EMBEDDEDvss-1.sym
[
P 52400 48500 52200 48500 1 0 0
{
T 52350 48550 5 6 0 1 90 0 1
pinnumber=1
T 52350 48550 5 6 0 0 90 0 1
pinseq=1
T 52350 48550 5 6 0 1 90 0 1
pinlabel=1
T 52350 48550 5 6 0 1 90 0 1
pintype=pwr
}
L 52200 48350 52200 48650 3 0 0 0 -1 -1
T 52150 48375 9 8 1 0 90 0 1
Vss
T 52200 48750 8 10 0 0 90 0 1
net=Vss:1
]
C 42400 46800 1 180 0 EMBEDDEDvss-1.sym
[
P 42200 46800 42200 46600 1 0 0
{
T 42150 46750 5 6 0 1 180 0 1
pinnumber=1
T 42150 46750 5 6 0 0 180 0 1
pinseq=1
T 42150 46750 5 6 0 1 180 0 1
pinlabel=1
T 42150 46750 5 6 0 1 180 0 1
pintype=pwr
}
L 42350 46600 42050 46600 3 0 0 0 -1 -1
T 42325 46550 9 8 1 0 180 0 1
Vss
T 41950 46600 8 10 0 0 180 0 1
net=Vss:1
]
C 52800 47300 1 90 0 EMBEDDEDvss-1.sym
[
P 52800 47500 52600 47500 1 0 0
{
T 52750 47550 5 6 0 1 90 0 1
pinnumber=1
T 52750 47550 5 6 0 0 90 0 1
pinseq=1
T 52750 47550 5 6 0 1 90 0 1
pinlabel=1
T 52750 47550 5 6 0 1 90 0 1
pintype=pwr
}
L 52600 47350 52600 47650 3 0 0 0 -1 -1
T 52550 47375 9 8 1 0 90 0 1
Vss
T 52600 47750 8 10 0 0 90 0 1
net=Vss:1
]
C 50800 48600 1 90 0 EMBEDDEDvss-1.sym
[
P 50800 48800 50600 48800 1 0 0
{
T 50750 48850 5 6 0 1 90 0 1
pinnumber=1
T 50750 48850 5 6 0 0 90 0 1
pinseq=1
T 50750 48850 5 6 0 1 90 0 1
pinlabel=1
T 50750 48850 5 6 0 1 90 0 1
pintype=pwr
}
L 50600 48650 50600 48950 3 0 0 0 -1 -1
T 50550 48675 9 8 1 0 90 0 1
Vss
T 50600 49050 8 10 0 0 90 0 1
net=Vss:1
]
C 52400 48900 1 90 0 EMBEDDEDvss-1.sym
[
P 52400 49100 52200 49100 1 0 0
{
T 52350 49150 5 6 0 1 90 0 1
pinnumber=1
T 52350 49150 5 6 0 0 90 0 1
pinseq=1
T 52350 49150 5 6 0 1 90 0 1
pinlabel=1
T 52350 49150 5 6 0 1 90 0 1
pintype=pwr
}
L 52200 48950 52200 49250 3 0 0 0 -1 -1
T 52150 48975 9 8 1 0 90 0 1
Vss
T 52200 49350 8 10 0 0 90 0 1
net=Vss:1
]
C 56400 49100 1 180 0 EMBEDDEDvss-1.sym
[
P 56200 49100 56200 48900 1 0 0
{
T 56150 49050 5 6 0 1 180 0 1
pinnumber=1
T 56150 49050 5 6 0 0 180 0 1
pinseq=1
T 56150 49050 5 6 0 1 180 0 1
pinlabel=1
T 56150 49050 5 6 0 1 180 0 1
pintype=pwr
}
L 56350 48900 56050 48900 3 0 0 0 -1 -1
T 56325 48850 9 8 1 0 180 0 1
Vss
T 55950 48900 8 10 0 0 180 0 1
net=Vss:1
]
C 42500 44100 1 270 0 EMBEDDEDvss-1.sym
[
P 42500 43900 42700 43900 1 0 0
{
T 42550 43850 5 6 0 1 270 0 1
pinnumber=1
T 42550 43850 5 6 0 0 270 0 1
pinseq=1
T 42550 43850 5 6 0 1 270 0 1
pinlabel=1
T 42550 43850 5 6 0 1 270 0 1
pintype=pwr
}
L 42700 44050 42700 43750 3 0 0 0 -1 -1
T 42750 44025 9 8 1 0 270 0 1
Vss
T 42700 43650 8 10 0 0 270 0 1
net=Vss:1
]
N 40900 47300 40900 47900 4
N 40900 47900 41600 47900 4
N 41600 48800 40900 48800 4
N 41800 45700 41800 47600 4
N 41800 46800 41500 46800 4
N 42400 47300 42400 47900 4
N 42400 47900 43100 47900 4
N 42400 48800 47200 48800 4
N 52400 50000 55300 50000 4
N 54900 48200 55500 48200 4
N 54900 48200 54900 48800 4
N 54900 48800 54500 48800 4
N 53700 47500 54000 47500 4
N 53900 47500 53900 48000 4
N 53900 48000 54500 48000 4
C 56000 50000 1 0 0 EMBEDDEDvcc-2.sym
[
V 56200 50350 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 56200 50300 56200 50000 1 0 1
{
T 56300 50050 5 10 0 1 0 0 1
pinnumber=1
T 56300 50050 5 10 0 0 0 0 1
pinseq=1
T 56300 50050 5 10 0 1 0 0 1
pinlabel=1
T 56300 50050 5 10 0 1 0 0 1
pintype=pwr
}
T 56000 50450 9 10 1 0 0 0 1
Vcc
T 56400 50300 8 8 0 0 0 0 1
net=Vcc:1
]
N 54500 49100 55300 49100 4
N 54500 48500 54500 48000 4
C 54900 47700 1 270 0 EMBEDDEDvcc-2.sym
[
V 55250 47500 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 55200 47500 54900 47500 1 0 1
{
T 54950 47400 5 10 0 1 270 0 1
pinnumber=1
T 54950 47400 5 10 0 0 270 0 1
pinseq=1
T 54950 47400 5 10 0 1 270 0 1
pinlabel=1
T 54950 47400 5 10 0 1 270 0 1
pintype=pwr
}
T 55350 47700 9 10 1 0 270 0 1
Vcc
T 55200 47300 8 8 0 0 270 0 1
net=Vcc:1
]
C 55500 48400 1 270 0 EMBEDDEDvdd-1.sym
[
P 55500 48200 55700 48200 1 0 0
{
T 55550 48150 5 6 0 1 270 0 1
pinnumber=1
T 55550 48150 5 6 0 0 270 0 1
pinseq=1
T 55550 48150 5 6 0 1 270 0 1
pinlabel=1
T 55550 48150 5 6 0 1 270 0 1
pintype=pwr
}
L 55700 48350 55700 48050 3 0 0 0 -1 -1
T 55750 48325 9 8 1 0 270 0 1
Vdd
T 55700 47950 8 10 0 0 270 0 1
net=Vdd:1
]
N 51700 48800 52400 48800 4
N 41800 45700 42800 45700 4
N 42800 45700 42800 44500 4
N 43300 44200 42800 44200 4
C 41500 40800 1 0 0 EMBEDDEDvcc-minus-1.sym
[
V 41800 41050 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 41800 41100 41800 41400 1 0 1
{
T 41900 41200 5 10 0 1 0 0 1
pinnumber=1
T 41900 41200 5 10 0 0 0 0 1
pinseq=1
T 41900 41200 5 10 0 1 0 0 1
pinlabel=1
T 41900 41200 5 10 0 1 0 0 1
pintype=pwr
}
T 41550 40800 9 10 1 0 0 0 1
-Vcc
T 42050 41000 8 10 0 0 0 0 1
net=-Vcc:1
]
C 41600 41400 1 0 0 EMBEDDEDvss-1.sym
[
P 41800 41400 41800 41600 1 0 0
{
T 41850 41450 5 6 0 1 0 0 1
pinnumber=1
T 41850 41450 5 6 0 0 0 0 1
pinseq=1
T 41850 41450 5 6 0 1 0 0 1
pinlabel=1
T 41850 41450 5 6 0 1 0 0 1
pintype=pwr
}
L 41650 41600 41950 41600 3 0 0 0 -1 -1
T 41675 41650 9 8 1 0 0 0 1
Vss
T 42050 41600 8 10 0 0 0 0 1
net=Vss:1
]
C 46100 40900 1 270 0 EMBEDDEDvcc-2.sym
[
V 46450 40700 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 46400 40700 46100 40700 1 0 1
{
T 46150 40600 5 10 0 1 270 0 1
pinnumber=1
T 46150 40600 5 10 0 0 270 0 1
pinseq=1
T 46150 40600 5 10 0 1 270 0 1
pinlabel=1
T 46150 40600 5 10 0 1 270 0 1
pintype=pwr
}
T 46550 40900 9 10 1 0 270 0 1
Vcc
T 46400 40500 8 8 0 0 270 0 1
net=Vcc:1
]
N 44100 41100 44100 40700 4
C 46300 42900 1 270 0 EMBEDDEDvss-1.sym
[
P 46300 42700 46500 42700 1 0 0
{
T 46350 42650 5 6 0 1 270 0 1
pinnumber=1
T 46350 42650 5 6 0 0 270 0 1
pinseq=1
T 46350 42650 5 6 0 1 270 0 1
pinlabel=1
T 46350 42650 5 6 0 1 270 0 1
pintype=pwr
}
L 46500 42850 46500 42550 3 0 0 0 -1 -1
T 46550 42825 9 8 1 0 270 0 1
Vss
T 46500 42450 8 10 0 0 270 0 1
net=Vss:1
]
N 42800 41100 42800 43000 4
C 51600 44200 1 270 0 EMBEDDEDvss-1.sym
[
P 51600 44000 51800 44000 1 0 0
{
T 51650 43950 5 6 0 1 270 0 1
pinnumber=1
T 51650 43950 5 6 0 0 270 0 1
pinseq=1
T 51650 43950 5 6 0 1 270 0 1
pinlabel=1
T 51650 43950 5 6 0 1 270 0 1
pintype=pwr
}
L 51800 44150 51800 43850 3 0 0 0 -1 -1
T 51850 44125 9 8 1 0 270 0 1
Vss
T 51800 43750 8 10 0 0 270 0 1
net=Vss:1
]
N 46300 46800 46300 46400 4
N 46300 46400 47000 46400 4
N 47000 43600 42800 43600 4
N 46300 44400 48700 44400 4
N 46300 44800 48700 44800 4
N 46300 45200 48700 45200 4
N 48700 45600 47000 45600 4
N 47000 43600 47000 46400 4
C 46300 45800 1 270 0 EMBEDDEDvss-1.sym
[
P 46300 45600 46500 45600 1 0 0
{
T 46350 45550 5 6 0 1 270 0 1
pinnumber=1
T 46350 45550 5 6 0 0 270 0 1
pinseq=1
T 46350 45550 5 6 0 1 270 0 1
pinlabel=1
T 46350 45550 5 6 0 1 270 0 1
pintype=pwr
}
L 46500 45750 46500 45450 3 0 0 0 -1 -1
T 46550 45725 9 8 1 0 270 0 1
Vss
T 46500 45350 8 10 0 0 270 0 1
net=Vss:1
]
N 50700 43600 53400 43600 4
N 52500 43200 52500 43300 4
N 52500 43300 53400 43300 4
C 44500 44400 1 180 0 EMBEDDEDvss-1.sym
[
P 44300 44400 44300 44200 1 0 0
{
T 44250 44350 5 6 0 1 180 0 1
pinnumber=1
T 44250 44350 5 6 0 0 180 0 1
pinseq=1
T 44250 44350 5 6 0 1 180 0 1
pinlabel=1
T 44250 44350 5 6 0 1 180 0 1
pintype=pwr
}
L 44450 44200 44150 44200 3 0 0 0 -1 -1
T 44425 44150 9 8 1 0 180 0 1
Vss
T 44050 44200 8 10 0 0 180 0 1
net=Vss:1
]
N 44300 44400 44300 45200 4
N 42800 43300 43700 43300 4
N 43700 43300 43700 45600 4
N 43700 45600 44300 45600 4
N 44300 46000 43300 46000 4
N 46100 41100 47600 41100 4
N 47600 41100 47600 47600 4
N 47600 47600 48700 47600 4
N 46100 42300 48000 42300 4
N 48000 42300 48000 46000 4
N 48000 46000 48700 46000 4
C 40700 48800 1 270 0 EMBEDDEDdiode-1.sym
[
L 41100 48500 40700 48500 3 0 0 0 -1 -1
L 41100 48500 40900 48200 3 0 0 0 -1 -1
L 40900 48200 40700 48500 3 0 0 0 -1 -1
L 41100 48200 40700 48200 3 0 0 0 -1 -1
P 40900 48800 40900 48600 1 0 0
{
T 40950 48700 5 8 0 1 270 0 1
pinnumber=1
T 40950 48700 5 8 0 0 270 0 1
pinseq=1
T 40950 48700 5 8 0 1 270 0 1
pinlabel=1
T 40950 48700 5 8 0 1 270 0 1
pintype=pas
}
P 40900 47900 40900 48100 1 0 0
{
T 40950 48100 5 8 0 1 270 0 1
pinnumber=2
T 40950 48100 5 8 0 0 270 0 1
pinseq=2
T 40950 48100 5 8 0 1 270 0 1
pinlabel=2
T 40950 48100 5 8 0 1 270 0 1
pintype=pas
}
L 40900 48100 40900 48200 3 0 0 0 -1 -1
L 40900 48500 40900 48600 3 0 0 0 -1 -1
T 41300 48400 5 10 0 0 270 0 1
device=DIODE
T 41200 48500 8 10 0 1 270 0 1
refdes=D?
]
{
T 41300 48400 5 10 0 0 270 0 1
device=DIODE
T 40600 48200 5 10 1 1 90 0 1
refdes=D1
}
N 47200 46800 47200 48800 4
N 47200 46800 48700 46800 4
N 40900 48800 40900 49500 4
N 40900 49500 48200 49500 4
N 48200 49500 48200 47200 4
N 48200 47200 48700 47200 4
N 50700 43200 52500 43200 4
C 50700 47000 1 270 0 EMBEDDEDvss-1.sym
[
P 50700 46800 50900 46800 1 0 0
{
T 50750 46750 5 6 0 1 270 0 1
pinnumber=1
T 50750 46750 5 6 0 0 270 0 1
pinseq=1
T 50750 46750 5 6 0 1 270 0 1
pinlabel=1
T 50750 46750 5 6 0 1 270 0 1
pintype=pwr
}
L 50900 46950 50900 46650 3 0 0 0 -1 -1
T 50950 46925 9 8 1 0 270 0 1
Vss
T 50900 46550 8 10 0 0 270 0 1
net=Vss:1
]
N 50700 46800 50700 46400 4
C 48700 46200 1 90 0 EMBEDDEDvdd-1.sym
[
P 48700 46400 48500 46400 1 0 0
{
T 48650 46450 5 6 0 1 90 0 1
pinnumber=1
T 48650 46450 5 6 0 0 90 0 1
pinseq=1
T 48650 46450 5 6 0 1 90 0 1
pinlabel=1
T 48650 46450 5 6 0 1 90 0 1
pintype=pwr
}
L 48500 46250 48500 46550 3 0 0 0 -1 -1
T 48450 46275 9 8 1 0 90 0 1
Vdd
T 48500 46650 8 10 0 0 90 0 1
net=Vdd:1
]
C 48700 43400 1 90 0 EMBEDDEDvdd-1.sym
[
P 48700 43600 48500 43600 1 0 0
{
T 48650 43650 5 6 0 1 90 0 1
pinnumber=1
T 48650 43650 5 6 0 0 90 0 1
pinseq=1
T 48650 43650 5 6 0 1 90 0 1
pinlabel=1
T 48650 43650 5 6 0 1 90 0 1
pintype=pwr
}
L 48500 43450 48500 43750 3 0 0 0 -1 -1
T 48450 43475 9 8 1 0 90 0 1
Vdd
T 48500 43850 8 10 0 0 90 0 1
net=Vdd:1
]
C 48700 43000 1 90 0 EMBEDDEDvss-1.sym
[
P 48700 43200 48500 43200 1 0 0
{
T 48650 43250 5 6 0 1 90 0 1
pinnumber=1
T 48650 43250 5 6 0 0 90 0 1
pinseq=1
T 48650 43250 5 6 0 1 90 0 1
pinlabel=1
T 48650 43250 5 6 0 1 90 0 1
pintype=pwr
}
L 48500 43050 48500 43350 3 0 0 0 -1 -1
T 48450 43075 9 8 1 0 90 0 1
Vss
T 48500 43450 8 10 0 0 90 0 1
net=Vss:1
]
C 53200 46000 1 0 0 EMBEDDEDvss-1.sym
[
P 53400 46000 53400 46200 1 0 0
{
T 53450 46050 5 6 0 1 0 0 1
pinnumber=1
T 53450 46050 5 6 0 0 0 0 1
pinseq=1
T 53450 46050 5 6 0 1 0 0 1
pinlabel=1
T 53450 46050 5 6 0 1 0 0 1
pintype=pwr
}
L 53250 46200 53550 46200 3 0 0 0 -1 -1
T 53275 46250 9 8 1 0 0 0 1
Vss
T 53650 46200 8 10 0 0 0 0 1
net=Vss:1
]
N 42800 43900 42500 43900 4
N 46300 42700 46100 42700 4
T 40200 44400 9 10 1 0 0 0 1
VDDOUT
T 40400 44100 9 10 1 0 0 0 1
VDDIN
T 40500 43800 9 10 1 0 0 0 1
GND
T 40500 43500 9 10 1 0 0 0 1
PGD
T 40500 43200 9 10 1 0 0 0 1
PGC
T 40500 42900 9 10 1 0 0 0 1
PGM
T 55300 43900 9 10 1 0 0 0 1
VCC
T 55300 43000 9 10 1 0 0 0 1
GND
T 55300 43600 9 10 1 0 0 0 1
USB-
T 55300 43300 9 10 1 0 0 0 1
USB+
N 43300 41900 43300 47600 4
N 43300 41900 44100 41900 4
N 44100 41500 43700 41500 4
N 43700 41500 43700 42300 4
N 43700 42300 44100 42300 4
N 44100 42300 44100 42700 4
N 42800 41100 44100 41100 4
N 43000 46800 43300 46800 4
N 43300 46800 44300 46800 4
T 52300 40900 9 10 1 0 0 0 1
USB serial programmator
T 54500 40100 9 10 1 0 0 0 1
Andrey Dobrovolsky
T 54500 40400 9 10 1 0 0 0 1
1.1
T 50200 40100 9 10 1 0 0 0 1
1
T 51800 40100 9 10 1 0 0 0 1
1
