INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/AAA DSD LABS/Lab4/Lab4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/AAA DSD LABS/Lab4/Lab4/Lab4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
