# Compile of and16.v was successful.
vsim work.and16
# vsim work.and16 
# Loading work.and16
# ** Error: (vsim-3033) /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/and16.v(6): Instantiation of 'and2' failed. The design unit was not found.
#         Region: /and16
#         Searched libraries:
#             work
# ** Error: (vsim-3033) /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/and16.v(7): Instantiation of 'and2' failed. The design unit was not found.
#         Region: /and16
#         Searched libraries:
#             work
# ** Error: (vsim-3033) /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/and16.v(8): Instantiation of 'and2' failed. The design unit was not found.
#         Region: /and16
#         Searched libraries:
#             work
# ** Error: (vsim-3033) /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/and16.v(9): Instantiation of 'and2' failed. The design unit was not found.
#         Region: /and16
#         Searched libraries:
#             work
# ** Error: (vsim-3033) /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/and16.v(10): Instantiation of 'and2' failed. The design unit was not found.
#         Region: /and16
#         Searched libraries:
#             work
# ** Error: (vsim-3033) /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/and16.v(11): Instantiation of 'and2' failed. The design unit was not found.
#         Region: /and16
#         Searched libraries:
#             work
# ** Error: (vsim-3033) /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/and16.v(12): Instantiation of 'and2' failed. The design unit was not found.
#         Region: /and16
#         Searched libraries:
#             work
# ** Error: (vsim-3033) /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/and16.v(13): Instantiation of 'and2' failed. The design unit was not found.
#         Region: /and16
#         Searched libraries:
#             work
# ** Error: (vsim-3033) /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/and16.v(16): Instantiation of 'and2' failed. The design unit was not found.
#         Region: /and16
#         Searched libraries:
#             work
# ** Error: (vsim-3033) /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/and16.v(17): Instantiation of 'and2' failed. The design unit was not found.
#         Region: /and16
#         Searched libraries:
#             work
# ** Error: (vsim-3033) /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/and16.v(18): Instantiation of 'and2' failed. The design unit was not found.
#         Region: /and16
#         Searched libraries:
#             work
# ** Error: (vsim-3033) /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/and16.v(19): Instantiation of 'and2' failed. The design unit was not found.
#         Region: /and16
#         Searched libraries:
#             work
# ** Error: (vsim-3033) /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/and16.v(22): Instantiation of 'and2' failed. The design unit was not found.
#         Region: /and16
#         Searched libraries:
#             work
# ** Error: (vsim-3033) /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/and16.v(23): Instantiation of 'and2' failed. The design unit was not found.
#         Region: /and16
#         Searched libraries:
#             work
# ** Error: (vsim-3033) /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo2/verilog/and16.v(26): Instantiation of 'and2' failed. The design unit was not found.
#         Region: /and16
#         Searched libraries:
#             work
# Error loading design
# Compile of and2.v was successful.
vsim work.and16
# vsim work.and16 
# Loading work.and16
# Loading work.and2
do and16.do
# .wave
do and16.do
# .wave
do and16.do
# .wave
