
---------- Begin Simulation Statistics ----------
final_tick                                96369280000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  37775                       # Simulator instruction rate (inst/s)
host_mem_usage                                 884160                       # Number of bytes of host memory used
host_op_rate                                    71852                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2647.24                       # Real time elapsed on the host
host_tick_rate                               36403642                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     190209485                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.096369                       # Number of seconds simulated
sim_ticks                                 96369280000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 123209852                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 76324550                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     190209485                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.927386                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.927386                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5515889                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3852378                       # number of floating regfile writes
system.cpu.idleCycles                        15516913                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              4495842                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 26659456                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.419811                       # Inst execution rate
system.cpu.iew.exec_refs                     60850565                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   23212325                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                15514695                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              42886496                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              16939                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            375326                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             27207379                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           312028546                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              37638240                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           6753605                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             273652364                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  49710                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4439728                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                3867496                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4500221                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          52504                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      3423706                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1072136                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 291482108                       # num instructions consuming a value
system.cpu.iew.wb_count                     268756209                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.649536                       # average fanout of values written-back
system.cpu.iew.wb_producers                 189328018                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.394408                       # insts written-back per cycle
system.cpu.iew.wb_sent                      271583638                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                384524421                       # number of integer regfile reads
system.cpu.int_regfile_writes               212193783                       # number of integer regfile writes
system.cpu.ipc                               0.518838                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.518838                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           6251055      2.23%      2.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             209955555     74.88%     77.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               178878      0.06%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 27358      0.01%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              146769      0.05%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  3      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                18166      0.01%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               228733      0.08%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   56      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                95354      0.03%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              388525      0.14%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4192      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             355      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1493      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             109      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            537      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             35993819     12.84%     90.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            20104486      7.17%     97.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         3047346      1.09%     98.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        3963000      1.41%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              280405969                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 8902486                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            17009484                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7734862                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           14586376                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4520774                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016122                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2874099     63.58%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      5      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   7962      0.18%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    747      0.02%     63.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   510      0.01%     63.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    14      0.00%     63.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     63.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   54      0.00%     63.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     63.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     63.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     63.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     63.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     63.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     63.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     63.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     63.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     63.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     63.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     63.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     63.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     63.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     63.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     63.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     63.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     63.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     63.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     63.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     63.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     63.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     63.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     63.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     63.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 277547      6.14%     69.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                493038     10.91%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            695194     15.38%     96.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           171604      3.80%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              269773202                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          726152751                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    261021347                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         419310408                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  311960662                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 280405969                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               67884                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       121819041                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            607875                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          40940                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    133324715                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     177221648                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.582233                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.247168                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           100650785     56.79%     56.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            13549034      7.65%     64.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13119387      7.40%     71.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            12124668      6.84%     78.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            11743513      6.63%     85.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             9523795      5.37%     90.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8637141      4.87%     95.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             5158316      2.91%     98.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2715009      1.53%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       177221648                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.454851                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2112070                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2710066                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             42886496                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            27207379                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               124603909                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        192738561                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1519732                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   474                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       252899                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        513977                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        17106                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4855313                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2361                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9716351                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2366                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                39497243                       # Number of BP lookups
system.cpu.branchPred.condPredicted          29112696                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           4225858                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             16767320                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                13306781                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             79.361407                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2175325                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               4087                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2854455                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             492612                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          2361843                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       462460                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts       119382398                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           26944                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           3706665                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    159535790                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.192268                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.177234                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       103784084     65.05%     65.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        16445537     10.31%     75.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8424876      5.28%     80.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        11455094      7.18%     87.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         5085554      3.19%     91.01% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2445121      1.53%     92.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1865595      1.17%     93.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1451909      0.91%     94.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         8578020      5.38%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    159535790                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              190209485                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39887497                       # Number of memory references committed
system.cpu.commit.loads                      24784666                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       17328                       # Number of memory barriers committed
system.cpu.commit.branches                   20853998                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2473836                       # Number of committed floating point instructions.
system.cpu.commit.integer                   187718751                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1275750                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1788801      0.94%      0.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    147615342     77.61%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       169051      0.09%     78.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        25920      0.01%     78.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       111370      0.06%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        15694      0.01%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       154554      0.08%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           36      0.00%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        82316      0.04%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       355965      0.19%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1947      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          528      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           42      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24341671     12.80%     91.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     13904799      7.31%     99.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       442995      0.23%     99.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1198032      0.63%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    190209485                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       8578020                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     48066963                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         48066963                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     48720508                       # number of overall hits
system.cpu.dcache.overall_hits::total        48720508                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1443047                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1443047                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1458271                       # number of overall misses
system.cpu.dcache.overall_misses::total       1458271                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  33200243478                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33200243478                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  33200243478                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33200243478                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     49510010                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     49510010                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     50178779                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     50178779                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029147                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029147                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029062                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029062                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23007.042375                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23007.042375                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22766.854362                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22766.854362                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        99145                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1613                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4409                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              42                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.486958                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    38.404762                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       663480                       # number of writebacks
system.cpu.dcache.writebacks::total            663480                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       433653                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       433653                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       433653                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       433653                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1009394                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1009394                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1019503                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1019503                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22594773479                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22594773479                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22870296979                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22870296979                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020388                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020388                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020317                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020317                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22384.493547                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22384.493547                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22432.790270                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22432.790270                       # average overall mshr miss latency
system.cpu.dcache.replacements                1016245                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     33196927                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        33196927                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1208502                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1208502                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  23534406500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  23534406500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     34405429                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     34405429                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.035125                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035125                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19474.031901                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19474.031901                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       423530                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       423530                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       784972                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       784972                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13325777000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13325777000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022815                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022815                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16976.117619                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16976.117619                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14870036                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14870036                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       234545                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       234545                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9665836978                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9665836978                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015528                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015528                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41211.012718                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41211.012718                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10123                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10123                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       224422                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       224422                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9268996479                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9268996479                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014858                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014858                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41301.639229                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41301.639229                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       653545                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        653545                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        15224                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        15224                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       668769                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       668769                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.022764                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.022764                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        10109                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        10109                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    275523500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    275523500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.015116                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.015116                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27255.267583                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27255.267583                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  96369280000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.827488                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            49742913                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1016757                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.923108                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.827488                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999663                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999663                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          206                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          208                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         101374315                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        101374315                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  96369280000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 86435918                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              34241728                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  49622413                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               3054093                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                3867496                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             13044704                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                543197                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              343871490                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2357150                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    37652052                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    23218663                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        297599                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         58244                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  96369280000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  96369280000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  96369280000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           93638235                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      190237936                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    39497243                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           15974718                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      79061539                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 8794836                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                       1596                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                12848                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles        107750                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           69                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         2193                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  29862757                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               2367155                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                       16                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          177221648                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.064376                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.232811                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                118999371     67.15%     67.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2704439      1.53%     68.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3546778      2.00%     70.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3684998      2.08%     72.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  4390246      2.48%     75.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  4421863      2.50%     77.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3587090      2.02%     79.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  3288670      1.86%     81.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 32598193     18.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            177221648                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.204927                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.987026                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     25616069                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25616069                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     25616069                       # number of overall hits
system.cpu.icache.overall_hits::total        25616069                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4246671                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4246671                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4246671                       # number of overall misses
system.cpu.icache.overall_misses::total       4246671                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  59889451930                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  59889451930                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  59889451930                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  59889451930                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     29862740                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     29862740                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     29862740                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     29862740                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142206                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.142206                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142206                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.142206                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14102.682296                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14102.682296                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14102.682296                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14102.682296                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        35872                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              2102                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.065652                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3838788                       # number of writebacks
system.cpu.icache.writebacks::total           3838788                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       404857                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       404857                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       404857                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       404857                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3841814                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3841814                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3841814                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3841814                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  52478210448                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  52478210448                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  52478210448                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  52478210448                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.128649                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.128649                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.128649                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.128649                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13659.747830                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13659.747830                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13659.747830                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13659.747830                       # average overall mshr miss latency
system.cpu.icache.replacements                3838788                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     25616069                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25616069                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4246671                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4246671                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  59889451930                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  59889451930                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     29862740                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     29862740                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142206                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.142206                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14102.682296                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14102.682296                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       404857                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       404857                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3841814                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3841814                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  52478210448                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  52478210448                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.128649                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.128649                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13659.747830                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13659.747830                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  96369280000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.625426                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            29457882                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3841813                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.667703                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.625426                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999268                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999268                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          63567293                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         63567293                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  96369280000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    29885945                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        422023                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  96369280000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  96369280000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  96369280000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2346747                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                18101828                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                23086                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               52504                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores               12104548                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                84162                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   3204                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  96369280000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                3867496                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 88742713                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                22314048                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          10942                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  50003372                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              12283077                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              332404995                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                148906                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1055423                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 153995                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               10703441                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           359970736                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   813746077                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                488103473                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6403072                       # Number of floating rename lookups
system.cpu.rename.committedMaps             212578709                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                147392000                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     242                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 229                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7741401                       # count of insts added to the skid buffer
system.cpu.rob.reads                        459009894                       # The number of ROB reads
system.cpu.rob.writes                       636978630                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  190209485                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3744934                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               849640                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4594574                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3744934                       # number of overall hits
system.l2.overall_hits::.cpu.data              849640                       # number of overall hits
system.l2.overall_hits::total                 4594574                       # number of overall hits
system.l2.demand_misses::.cpu.inst              93973                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             167117                       # number of demand (read+write) misses
system.l2.demand_misses::total                 261090                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             93973                       # number of overall misses
system.l2.overall_misses::.cpu.data            167117                       # number of overall misses
system.l2.overall_misses::total                261090                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   7087179000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  12272792500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19359971500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   7087179000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  12272792500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19359971500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3838907                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1016757                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4855664                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3838907                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1016757                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4855664                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.024479                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.164363                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.053770                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.024479                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.164363                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.053770                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75417.183659                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 73438.324647                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74150.566854                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75417.183659                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 73438.324647                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74150.566854                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              128226                       # number of writebacks
system.l2.writebacks::total                    128226                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         93971                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        167116                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            261087                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        93971                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       167116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           261087                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   6129693000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10568381000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16698074000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   6129693000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10568381000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16698074000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.024479                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.164362                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.053770                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.024479                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.164362                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.053770                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65229.624033                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 63239.791522                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63955.976360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65229.624033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 63239.791522                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63955.976360                       # average overall mshr miss latency
system.l2.replacements                         254259                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       663480                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           663480                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       663480                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       663480                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3836919                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3836919                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3836919                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3836919                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          467                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           467                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data             2736                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2736                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data             11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 11                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data         2747                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2747                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.004004                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.004004                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       143500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       143500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.004004                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.004004                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 13045.454545                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 13045.454545                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            112309                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                112309                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          109653                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              109653                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7709570000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7709570000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        221962                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            221962                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.494017                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.494017                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70308.792281                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70308.792281                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       109653                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         109653                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6588854000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6588854000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.494017                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.494017                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60088.223760                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60088.223760                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3744934                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3744934                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        93973                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            93973                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   7087179000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7087179000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3838907                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3838907                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.024479                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.024479                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75417.183659                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75417.183659                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        93971                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        93971                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   6129693000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6129693000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.024479                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.024479                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65229.624033                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65229.624033                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        737331                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            737331                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        57464                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           57464                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4563222500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4563222500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       794795                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        794795                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.072300                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.072300                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79410.108938                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79410.108938                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        57463                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        57463                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3979527000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3979527000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.072299                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.072299                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69253.728486                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69253.728486                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  96369280000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8169.433132                       # Cycle average of tags in use
system.l2.tags.total_refs                     9710671                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    262451                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     36.999939                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     194.708182                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3702.221380                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4272.503570                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023768                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.451931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.521546                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997245                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3974                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2819                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  77951667                       # Number of tag accesses
system.l2.tags.data_accesses                 77951667                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  96369280000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    128222.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     93971.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    166636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001219739750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7668                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7668                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              663955                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             120664                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      261087                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     128226                       # Number of write requests accepted
system.mem_ctrls.readBursts                    261087                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   128226                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    480                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                261087                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               128226                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  228019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7668                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.985394                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.537927                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     71.923470                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7665     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7668                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7668                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.718832                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.689369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.008365                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4988     65.05%     65.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              102      1.33%     66.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2355     30.71%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              197      2.57%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      0.29%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7668                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   30720                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                16709568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8206464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    173.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     85.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   96368853000                       # Total gap between requests
system.mem_ctrls.avgGap                     247535.67                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      6014144                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     10664704                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8204800                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 62407273.355160482228                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 110664975.394648581743                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 85139164.679864779115                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        93971                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       167116                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       128226                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   3028581750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5057987250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2304176202250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32228.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30266.33                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17969648.92                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      6014144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     10695424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      16709568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      6014144                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      6014144                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      8206464                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      8206464                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        93971                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       167116                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         261087                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       128226                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        128226                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     62407273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    110983749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        173391023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     62407273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     62407273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     85156432                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        85156432                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     85156432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     62407273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    110983749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       258547454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               260607                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              128200                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15650                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        18020                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        20971                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        16294                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17830                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13300                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        16397                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        15469                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        19006                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18739                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        16785                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13006                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12685                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17026                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7604                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9902                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8750                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7708                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6954                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7049                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7567                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7504                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8442                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8166                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7174                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7600                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8580                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3200187750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1303035000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8086569000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12279.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31029.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              175658                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              73035                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            67.40                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           56.97                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       140113                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   177.596540                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   118.053125                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   213.401453                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        74780     53.37%     53.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        37293     26.62%     79.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10989      7.84%     87.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5354      3.82%     91.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3267      2.33%     93.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2000      1.43%     95.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1391      0.99%     96.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          901      0.64%     97.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4138      2.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       140113                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              16678848                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8204800                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              173.072249                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               85.139165                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.02                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               63.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  96369280000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       499150260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       265304655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      934111920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     335155320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7606784640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  27071568600                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  14208693120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   50920768515                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   528.392124                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  36657769500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3217760000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  56493750500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       501263700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       266424180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      926622060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     334048680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7606784640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  27502680690                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13845651360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   50983475310                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   529.042816                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  35712491000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3217760000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  57439029000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  96369280000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             151434                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       128226                       # Transaction distribution
system.membus.trans_dist::CleanEvict           124653                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109653                       # Transaction distribution
system.membus.trans_dist::ReadExResp           109653                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        151434                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       775064                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       775064                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 775064                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     24916032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     24916032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                24916032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            261098                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  261098    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              261098                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  96369280000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           256720250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          326358750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4636608                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       791706                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3838788                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          478798                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2747                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2747                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           221962                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          221962                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3841814                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       794795                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     11519508                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3055253                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              14574761                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    491372416                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    107535168                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              598907584                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          257166                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8392512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5115577                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003809                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.061618                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5096095     99.62%     99.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  19477      0.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5115577                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  96369280000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         9360444498                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5763916601                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1527280454                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
