Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Jun 15 20:49:57 2017
| Host         : DESKTOP-65MUVPG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clk0/clk_10Hz_reg/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 130 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.704        0.000                      0                  183        0.158        0.000                      0                  183        4.500        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.704        0.000                      0                  183        0.158        0.000                      0                  183        4.500        0.000                       0                   139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.704ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 keyboard_decoder/inst/Ps2Interface_i/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_decoder/inst/Ps2Interface_i/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 1.014ns (23.573%)  route 3.287ns (76.427%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.638     5.159    keyboard_decoder/inst/Ps2Interface_i/CLK
    SLICE_X2Y45          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  keyboard_decoder/inst/Ps2Interface_i/counter_reg[2]/Q
                         net (fo=8, routed)           1.173     6.850    keyboard_decoder/inst/Ps2Interface_i/counter[2]
    SLICE_X4Y46          LUT4 (Prop_lut4_I1_O)        0.124     6.974 r  keyboard_decoder/inst/Ps2Interface_i/counter[13]_i_11/O
                         net (fo=1, routed)           0.667     7.641    keyboard_decoder/inst/Ps2Interface_i/counter[13]_i_11_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I2_O)        0.124     7.765 r  keyboard_decoder/inst/Ps2Interface_i/counter[13]_i_7/O
                         net (fo=13, routed)          0.778     8.543    keyboard_decoder/inst/Ps2Interface_i/counter[13]_i_7_n_0
    SLICE_X6Y47          LUT5 (Prop_lut5_I1_O)        0.124     8.667 r  keyboard_decoder/inst/Ps2Interface_i/counter[8]_i_2/O
                         net (fo=1, routed)           0.670     9.337    keyboard_decoder/inst/Ps2Interface_i/counter[8]_i_2_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I3_O)        0.124     9.461 r  keyboard_decoder/inst/Ps2Interface_i/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.461    keyboard_decoder/inst/Ps2Interface_i/counter_next[8]
    SLICE_X6Y47          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.518    14.859    keyboard_decoder/inst/Ps2Interface_i/CLK
    SLICE_X6Y47          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/counter_reg[8]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y47          FDCE (Setup_fdce_C_D)        0.081    15.165    keyboard_decoder/inst/Ps2Interface_i/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.714ns  (required time - arrival time)
  Source:                 keyboard_decoder/inst/Ps2Interface_i/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_decoder/inst/Ps2Interface_i/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 1.014ns (23.924%)  route 3.224ns (76.076%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.638     5.159    keyboard_decoder/inst/Ps2Interface_i/CLK
    SLICE_X2Y45          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  keyboard_decoder/inst/Ps2Interface_i/counter_reg[2]/Q
                         net (fo=8, routed)           1.173     6.850    keyboard_decoder/inst/Ps2Interface_i/counter[2]
    SLICE_X4Y46          LUT4 (Prop_lut4_I1_O)        0.124     6.974 r  keyboard_decoder/inst/Ps2Interface_i/counter[13]_i_11/O
                         net (fo=1, routed)           0.667     7.641    keyboard_decoder/inst/Ps2Interface_i/counter[13]_i_11_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I2_O)        0.124     7.765 r  keyboard_decoder/inst/Ps2Interface_i/counter[13]_i_7/O
                         net (fo=13, routed)          0.724     8.489    keyboard_decoder/inst/Ps2Interface_i/counter[13]_i_7_n_0
    SLICE_X4Y45          LUT5 (Prop_lut5_I1_O)        0.124     8.613 r  keyboard_decoder/inst/Ps2Interface_i/counter[10]_i_2/O
                         net (fo=1, routed)           0.661     9.274    keyboard_decoder/inst/Ps2Interface_i/counter[10]_i_2_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I3_O)        0.124     9.398 r  keyboard_decoder/inst/Ps2Interface_i/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.398    keyboard_decoder/inst/Ps2Interface_i/counter_next[10]
    SLICE_X4Y45          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.517    14.858    keyboard_decoder/inst/Ps2Interface_i/CLK
    SLICE_X4Y45          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/counter_reg[10]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.029    15.112    keyboard_decoder/inst/Ps2Interface_i/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  5.714    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 clk0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 2.293ns (54.362%)  route 1.925ns (45.638%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.566     5.087    clk0/CLK
    SLICE_X9Y38          FDCE                                         r  clk0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDCE (Prop_fdce_C_Q)         0.419     5.506 r  clk0/cnt_reg[0]/Q
                         net (fo=29, routed)          0.751     6.257    clk0/cnt[0]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.012 r  clk0/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.012    clk0/cnt0_carry_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  clk0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.126    clk0/cnt0_carry__0_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  clk0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.240    clk0/cnt0_carry__1_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  clk0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.354    clk0/cnt0_carry__2_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  clk0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.468    clk0/cnt0_carry__3_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  clk0/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.582    clk0/cnt0_carry__4_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.804 r  clk0/cnt0_carry__5/O[0]
                         net (fo=1, routed)           1.174     8.978    clk0/data0[25]
    SLICE_X8Y40          LUT3 (Prop_lut3_I2_O)        0.327     9.305 r  clk0/cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     9.305    clk0/cnt_0[25]
    SLICE_X8Y40          FDCE                                         r  clk0/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.448    14.789    clk0/CLK
    SLICE_X8Y40          FDCE                                         r  clk0/cnt_reg[25]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X8Y40          FDCE (Setup_fdce_C_D)        0.118    15.146    clk0/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 clk0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 2.407ns (57.167%)  route 1.803ns (42.833%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.566     5.087    clk0/CLK
    SLICE_X9Y38          FDCE                                         r  clk0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDCE (Prop_fdce_C_Q)         0.419     5.506 r  clk0/cnt_reg[0]/Q
                         net (fo=29, routed)          0.751     6.257    clk0/cnt[0]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.012 r  clk0/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.012    clk0/cnt0_carry_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  clk0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.126    clk0/cnt0_carry__0_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  clk0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.240    clk0/cnt0_carry__1_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  clk0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.354    clk0/cnt0_carry__2_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  clk0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.468    clk0/cnt0_carry__3_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  clk0/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.582    clk0/cnt0_carry__4_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.916 r  clk0/cnt0_carry__5/O[1]
                         net (fo=1, routed)           1.052     8.969    clk0/data0[26]
    SLICE_X8Y41          LUT3 (Prop_lut3_I2_O)        0.329     9.298 r  clk0/cnt[26]_i_1/O
                         net (fo=1, routed)           0.000     9.298    clk0/cnt_0[26]
    SLICE_X8Y41          FDCE                                         r  clk0/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.449    14.790    clk0/CLK
    SLICE_X8Y41          FDCE                                         r  clk0/cnt_reg[26]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X8Y41          FDCE (Setup_fdce_C_D)        0.118    15.147    clk0/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 keyboard_decoder/inst/Ps2Interface_i/rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_decoder/inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 1.320ns (32.227%)  route 2.776ns (67.773%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.636     5.157    keyboard_decoder/inst/Ps2Interface_i/CLK
    SLICE_X1Y40          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.419     5.576 r  keyboard_decoder/inst/Ps2Interface_i/rx_data_reg[7]/Q
                         net (fo=3, routed)           0.962     6.539    keyboard_decoder/inst/Ps2Interface_i/Q[7]
    SLICE_X2Y40          LUT5 (Prop_lut5_I1_O)        0.299     6.838 f  keyboard_decoder/inst/Ps2Interface_i/valid_i_3/O
                         net (fo=3, routed)           0.463     7.300    keyboard_decoder/inst/Ps2Interface_i/valid_i_3_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.150     7.450 r  keyboard_decoder/inst/Ps2Interface_i/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.776     8.226    keyboard_decoder/inst/Ps2Interface_i/state17_out
    SLICE_X4Y40          LUT5 (Prop_lut5_I4_O)        0.328     8.554 r  keyboard_decoder/inst/Ps2Interface_i/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.575     9.129    keyboard_decoder/inst/Ps2Interface_i/FSM_sequential_state[1]_i_2_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.124     9.253 r  keyboard_decoder/inst/Ps2Interface_i/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.253    keyboard_decoder/inst/Ps2Interface_i_n_11
    SLICE_X5Y40          FDCE                                         r  keyboard_decoder/inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.515    14.856    keyboard_decoder/inst/CLK
    SLICE_X5Y40          FDCE                                         r  keyboard_decoder/inst/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X5Y40          FDCE (Setup_fdce_C_D)        0.029    15.110    keyboard_decoder/inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 keyboard_decoder/inst/Ps2Interface_i/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_decoder/inst/Ps2Interface_i/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 1.014ns (24.890%)  route 3.060ns (75.110%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.638     5.159    keyboard_decoder/inst/Ps2Interface_i/CLK
    SLICE_X2Y45          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  keyboard_decoder/inst/Ps2Interface_i/counter_reg[2]/Q
                         net (fo=8, routed)           1.173     6.850    keyboard_decoder/inst/Ps2Interface_i/counter[2]
    SLICE_X4Y46          LUT4 (Prop_lut4_I1_O)        0.124     6.974 r  keyboard_decoder/inst/Ps2Interface_i/counter[13]_i_11/O
                         net (fo=1, routed)           0.667     7.641    keyboard_decoder/inst/Ps2Interface_i/counter[13]_i_11_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I2_O)        0.124     7.765 r  keyboard_decoder/inst/Ps2Interface_i/counter[13]_i_7/O
                         net (fo=13, routed)          0.787     8.552    keyboard_decoder/inst/Ps2Interface_i/counter[13]_i_7_n_0
    SLICE_X3Y46          LUT6 (Prop_lut6_I1_O)        0.124     8.676 r  keyboard_decoder/inst/Ps2Interface_i/counter[5]_i_2/O
                         net (fo=1, routed)           0.433     9.109    keyboard_decoder/inst/Ps2Interface_i/counter[5]_i_2_n_0
    SLICE_X3Y46          LUT6 (Prop_lut6_I3_O)        0.124     9.233 r  keyboard_decoder/inst/Ps2Interface_i/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.233    keyboard_decoder/inst/Ps2Interface_i/counter_next[5]
    SLICE_X3Y46          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.519    14.860    keyboard_decoder/inst/Ps2Interface_i/CLK
    SLICE_X3Y46          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/counter_reg[5]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y46          FDCE (Setup_fdce_C_D)        0.029    15.128    keyboard_decoder/inst/Ps2Interface_i/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 keyboard_decoder/inst/Ps2Interface_i/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_decoder/inst/Ps2Interface_i/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 1.763ns (43.449%)  route 2.295ns (56.551%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.636     5.157    keyboard_decoder/inst/Ps2Interface_i/CLK
    SLICE_X6Y47          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDCE (Prop_fdce_C_Q)         0.518     5.675 r  keyboard_decoder/inst/Ps2Interface_i/counter_reg[0]/Q
                         net (fo=22, routed)          0.801     6.476    keyboard_decoder/inst/Ps2Interface_i/counter[0]
    SLICE_X5Y45          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.056 r  keyboard_decoder/inst/Ps2Interface_i/counter_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.056    keyboard_decoder/inst/Ps2Interface_i/counter_reg[4]_i_3_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.295 r  keyboard_decoder/inst/Ps2Interface_i/counter_reg[8]_i_3/O[2]
                         net (fo=2, routed)           1.004     8.299    keyboard_decoder/inst/Ps2Interface_i/data1[7]
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.302     8.601 r  keyboard_decoder/inst/Ps2Interface_i/counter[7]_i_2/O
                         net (fo=1, routed)           0.490     9.091    keyboard_decoder/inst/Ps2Interface_i/counter[7]_i_2_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I3_O)        0.124     9.215 r  keyboard_decoder/inst/Ps2Interface_i/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.215    keyboard_decoder/inst/Ps2Interface_i/counter_next[7]
    SLICE_X4Y44          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.517    14.858    keyboard_decoder/inst/Ps2Interface_i/CLK
    SLICE_X4Y44          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/counter_reg[7]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y44          FDCE (Setup_fdce_C_D)        0.031    15.127    keyboard_decoder/inst/Ps2Interface_i/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 clk0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 2.293ns (55.975%)  route 1.803ns (44.025%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.566     5.087    clk0/CLK
    SLICE_X9Y38          FDCE                                         r  clk0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDCE (Prop_fdce_C_Q)         0.419     5.506 r  clk0/cnt_reg[0]/Q
                         net (fo=29, routed)          0.751     6.257    clk0/cnt[0]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.012 r  clk0/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.012    clk0/cnt0_carry_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  clk0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.126    clk0/cnt0_carry__0_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  clk0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.240    clk0/cnt0_carry__1_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  clk0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.354    clk0/cnt0_carry__2_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  clk0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.468    clk0/cnt0_carry__3_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.802 r  clk0/cnt0_carry__4/O[1]
                         net (fo=1, routed)           1.052     8.855    clk0/data0[22]
    SLICE_X8Y40          LUT3 (Prop_lut3_I2_O)        0.329     9.184 r  clk0/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     9.184    clk0/cnt_0[22]
    SLICE_X8Y40          FDCE                                         r  clk0/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.448    14.789    clk0/CLK
    SLICE_X8Y40          FDCE                                         r  clk0/cnt_reg[22]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X8Y40          FDCE (Setup_fdce_C_D)        0.118    15.146    clk0/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 clk0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 2.278ns (56.249%)  route 1.772ns (43.751%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.566     5.087    clk0/CLK
    SLICE_X9Y38          FDCE                                         r  clk0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDCE (Prop_fdce_C_Q)         0.419     5.506 r  clk0/cnt_reg[0]/Q
                         net (fo=29, routed)          0.751     6.257    clk0/cnt[0]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.012 r  clk0/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.012    clk0/cnt0_carry_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  clk0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.126    clk0/cnt0_carry__0_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  clk0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.240    clk0/cnt0_carry__1_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  clk0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.354    clk0/cnt0_carry__2_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  clk0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.468    clk0/cnt0_carry__3_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.781 r  clk0/cnt0_carry__4/O[3]
                         net (fo=1, routed)           1.021     8.802    clk0/data0[24]
    SLICE_X8Y40          LUT3 (Prop_lut3_I2_O)        0.335     9.137 r  clk0/cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     9.137    clk0/cnt_0[24]
    SLICE_X8Y40          FDCE                                         r  clk0/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.448    14.789    clk0/CLK
    SLICE_X8Y40          FDCE                                         r  clk0/cnt_reg[24]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X8Y40          FDCE (Setup_fdce_C_D)        0.118    15.146    clk0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  6.009    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 keyboard_decoder/inst/Ps2Interface_i/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_decoder/inst/Ps2Interface_i/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.014ns (25.627%)  route 2.943ns (74.373%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.638     5.159    keyboard_decoder/inst/Ps2Interface_i/CLK
    SLICE_X2Y45          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  keyboard_decoder/inst/Ps2Interface_i/counter_reg[2]/Q
                         net (fo=8, routed)           1.173     6.850    keyboard_decoder/inst/Ps2Interface_i/counter[2]
    SLICE_X4Y46          LUT4 (Prop_lut4_I1_O)        0.124     6.974 r  keyboard_decoder/inst/Ps2Interface_i/counter[13]_i_11/O
                         net (fo=1, routed)           0.667     7.641    keyboard_decoder/inst/Ps2Interface_i/counter[13]_i_11_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I2_O)        0.124     7.765 r  keyboard_decoder/inst/Ps2Interface_i/counter[13]_i_7/O
                         net (fo=13, routed)          0.670     8.435    keyboard_decoder/inst/Ps2Interface_i/counter[13]_i_7_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.559 r  keyboard_decoder/inst/Ps2Interface_i/counter[4]_i_2/O
                         net (fo=1, routed)           0.433     8.992    keyboard_decoder/inst/Ps2Interface_i/counter[4]_i_2_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I3_O)        0.124     9.116 r  keyboard_decoder/inst/Ps2Interface_i/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     9.116    keyboard_decoder/inst/Ps2Interface_i/counter_next[4]
    SLICE_X3Y45          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.519    14.860    keyboard_decoder/inst/Ps2Interface_i/CLK
    SLICE_X3Y45          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/counter_reg[4]/C
                         clock pessimism              0.277    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X3Y45          FDCE (Setup_fdce_C_D)        0.029    15.131    keyboard_decoder/inst/Ps2Interface_i/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.116    
  -------------------------------------------------------------------
                         slack                                  6.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 keyboard_decoder/inst/Ps2Interface_i/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_decoder/inst/Ps2Interface_i/data_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.596     1.479    keyboard_decoder/inst/Ps2Interface_i/CLK
    SLICE_X0Y48          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  keyboard_decoder/inst/Ps2Interface_i/data_count_reg[2]/Q
                         net (fo=5, routed)           0.076     1.696    keyboard_decoder/inst/Ps2Interface_i/data_count[2]
    SLICE_X1Y48          LUT6 (Prop_lut6_I3_O)        0.045     1.741 r  keyboard_decoder/inst/Ps2Interface_i/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.741    keyboard_decoder/inst/Ps2Interface_i/data_count[3]_i_1_n_0
    SLICE_X1Y48          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.867     1.994    keyboard_decoder/inst/Ps2Interface_i/CLK
    SLICE_X1Y48          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/data_count_reg[3]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X1Y48          FDCE (Hold_fdce_C_D)         0.091     1.583    keyboard_decoder/inst/Ps2Interface_i/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 keyboard_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_decoder/inst/Ps2Interface_i/ps2_clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.809%)  route 0.110ns (37.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.595     1.478    keyboard_decoder/inst/Ps2Interface_i/CLK
    SLICE_X3Y43          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  keyboard_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/Q
                         net (fo=5, routed)           0.110     1.729    keyboard_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[6]
    SLICE_X2Y43          LUT5 (Prop_lut5_I0_O)        0.045     1.774 r  keyboard_decoder/inst/Ps2Interface_i/ps2_clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.774    keyboard_decoder/inst/Ps2Interface_i/ps2_clk_out_next
    SLICE_X2Y43          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/ps2_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.866     1.993    keyboard_decoder/inst/Ps2Interface_i/CLK
    SLICE_X2Y43          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/ps2_clk_out_reg/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y43          FDCE (Hold_fdce_C_D)         0.120     1.611    keyboard_decoder/inst/Ps2Interface_i/ps2_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 keyboard_decoder/inst/Ps2Interface_i/frame_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_decoder/inst/Ps2Interface_i/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.048%)  route 0.130ns (47.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.593     1.476    keyboard_decoder/inst/Ps2Interface_i/CLK
    SLICE_X0Y39          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/frame_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  keyboard_decoder/inst/Ps2Interface_i/frame_reg[5]/Q
                         net (fo=3, routed)           0.130     1.747    keyboard_decoder/inst/Ps2Interface_i/frame_reg_n_0_[5]
    SLICE_X1Y40          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.865     1.992    keyboard_decoder/inst/Ps2Interface_i/CLK
    SLICE_X1Y40          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/rx_data_reg[4]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X1Y40          FDCE (Hold_fdce_C_D)         0.075     1.568    keyboard_decoder/inst/Ps2Interface_i/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 keyboard_decoder/inst/Ps2Interface_i/frame_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_decoder/inst/Ps2Interface_i/ps2_data_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.623%)  route 0.114ns (35.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.594     1.477    keyboard_decoder/inst/Ps2Interface_i/CLK
    SLICE_X2Y41          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/frame_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  keyboard_decoder/inst/Ps2Interface_i/frame_reg[0]/Q
                         net (fo=1, routed)           0.114     1.756    keyboard_decoder/inst/Ps2Interface_i/frame_reg_n_0_[0]
    SLICE_X2Y43          LUT6 (Prop_lut6_I4_O)        0.045     1.801 r  keyboard_decoder/inst/Ps2Interface_i/ps2_data_out_i_1/O
                         net (fo=1, routed)           0.000     1.801    keyboard_decoder/inst/Ps2Interface_i/ps2_data_out_next
    SLICE_X2Y43          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/ps2_data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.866     1.993    keyboard_decoder/inst/Ps2Interface_i/CLK
    SLICE_X2Y43          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/ps2_data_out_reg/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y43          FDCE (Hold_fdce_C_D)         0.121     1.615    keyboard_decoder/inst/Ps2Interface_i/ps2_data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 keyboard_decoder/op/signal_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_decoder/op/signal_single_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.592     1.475    keyboard_decoder/op/CLK
    SLICE_X3Y37          FDRE                                         r  keyboard_decoder/op/signal_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.128     1.603 f  keyboard_decoder/op/signal_delay_reg/Q
                         net (fo=1, routed)           0.054     1.658    keyboard_decoder/op/signal_delay
    SLICE_X3Y37          LUT2 (Prop_lut2_I1_O)        0.099     1.757 r  keyboard_decoder/op/signal_single_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.757    keyboard_decoder/op/signal_single_pulse_i_1_n_0
    SLICE_X3Y37          FDRE                                         r  keyboard_decoder/op/signal_single_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.862     1.989    keyboard_decoder/op/CLK
    SLICE_X3Y37          FDRE                                         r  keyboard_decoder/op/signal_single_pulse_reg/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.091     1.566    keyboard_decoder/op/signal_single_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 keyboard_decoder/inst/Ps2Interface_i/clk_inter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_decoder/inst/Ps2Interface_i/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.203%)  route 0.374ns (66.797%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.594     1.477    keyboard_decoder/inst/Ps2Interface_i/CLK
    SLICE_X0Y50          FDPE                                         r  keyboard_decoder/inst/Ps2Interface_i/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDPE (Prop_fdpe_C_Q)         0.141     1.618 r  keyboard_decoder/inst/Ps2Interface_i/clk_inter_reg/Q
                         net (fo=6, routed)           0.374     1.992    keyboard_decoder/inst/Ps2Interface_i/clk_inter
    SLICE_X1Y49          LUT4 (Prop_lut4_I2_O)        0.045     2.037 r  keyboard_decoder/inst/Ps2Interface_i/ps2_clk_s_i_1/O
                         net (fo=1, routed)           0.000     2.037    keyboard_decoder/inst/Ps2Interface_i/ps2_clk_s_i_1_n_0
    SLICE_X1Y49          FDPE                                         r  keyboard_decoder/inst/Ps2Interface_i/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.867     1.994    keyboard_decoder/inst/Ps2Interface_i/CLK
    SLICE_X1Y49          FDPE                                         r  keyboard_decoder/inst/Ps2Interface_i/ps2_clk_s_reg/C
                         clock pessimism             -0.244     1.750    
    SLICE_X1Y49          FDPE (Hold_fdpe_C_D)         0.092     1.842    keyboard_decoder/inst/Ps2Interface_i/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 keyboard_decoder/inst/Ps2Interface_i/data_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_decoder/inst/Ps2Interface_i/data_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.810%)  route 0.120ns (39.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.596     1.479    keyboard_decoder/inst/Ps2Interface_i/CLK
    SLICE_X1Y48          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  keyboard_decoder/inst/Ps2Interface_i/data_count_reg[3]/Q
                         net (fo=5, routed)           0.120     1.740    keyboard_decoder/inst/Ps2Interface_i/data_count[3]
    SLICE_X0Y48          LUT6 (Prop_lut6_I2_O)        0.045     1.785 r  keyboard_decoder/inst/Ps2Interface_i/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.785    keyboard_decoder/inst/Ps2Interface_i/data_count[1]_i_1_n_0
    SLICE_X0Y48          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.867     1.994    keyboard_decoder/inst/Ps2Interface_i/CLK
    SLICE_X0Y48          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/data_count_reg[1]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X0Y48          FDCE (Hold_fdce_C_D)         0.092     1.584    keyboard_decoder/inst/Ps2Interface_i/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 keyboard_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_decoder/inst/Ps2Interface_i/ps2_data_en_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.595     1.478    keyboard_decoder/inst/Ps2Interface_i/CLK
    SLICE_X0Y43          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.141     1.619 f  keyboard_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/Q
                         net (fo=7, routed)           0.121     1.740    keyboard_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[11]
    SLICE_X1Y43          LUT6 (Prop_lut6_I3_O)        0.045     1.785 r  keyboard_decoder/inst/Ps2Interface_i/ps2_data_en_inv_i_1/O
                         net (fo=1, routed)           0.000     1.785    keyboard_decoder/inst/Ps2Interface_i/ps2_data_en_next
    SLICE_X1Y43          FDPE                                         r  keyboard_decoder/inst/Ps2Interface_i/ps2_data_en_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.866     1.993    keyboard_decoder/inst/Ps2Interface_i/CLK
    SLICE_X1Y43          FDPE                                         r  keyboard_decoder/inst/Ps2Interface_i/ps2_data_en_reg_inv/C
                         clock pessimism             -0.502     1.491    
    SLICE_X1Y43          FDPE (Hold_fdpe_C_D)         0.091     1.582    keyboard_decoder/inst/Ps2Interface_i/ps2_data_en_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 keyboard_decoder/inst/Ps2Interface_i/frame_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_decoder/inst/Ps2Interface_i/rx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.728%)  route 0.126ns (47.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.594     1.477    keyboard_decoder/inst/Ps2Interface_i/CLK
    SLICE_X1Y41          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  keyboard_decoder/inst/Ps2Interface_i/frame_reg[3]/Q
                         net (fo=3, routed)           0.126     1.745    keyboard_decoder/inst/Ps2Interface_i/frame_reg_n_0_[3]
    SLICE_X1Y40          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.865     1.992    keyboard_decoder/inst/Ps2Interface_i/CLK
    SLICE_X1Y40          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/rx_data_reg[2]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X1Y40          FDCE (Hold_fdce_C_D)         0.047     1.540    keyboard_decoder/inst/Ps2Interface_i/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 keyboard_decoder/inst/Ps2Interface_i/frame_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_decoder/inst/Ps2Interface_i/rx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.137%)  route 0.129ns (47.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.594     1.477    keyboard_decoder/inst/Ps2Interface_i/CLK
    SLICE_X1Y41          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  keyboard_decoder/inst/Ps2Interface_i/frame_reg[1]/Q
                         net (fo=4, routed)           0.129     1.748    keyboard_decoder/inst/Ps2Interface_i/frame_reg_n_0_[1]
    SLICE_X1Y40          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.865     1.992    keyboard_decoder/inst/Ps2Interface_i/CLK
    SLICE_X1Y40          FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/rx_data_reg[0]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X1Y40          FDCE (Hold_fdce_C_D)         0.046     1.539    keyboard_decoder/inst/Ps2Interface_i/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y38    clk0/clk_10Hz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y38    clk0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y38    clk0/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y37    clk0/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y38    clk0/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y39    clk0/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y39    clk0/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y39    clk0/cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y39    clk0/cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    clk0/clk_10Hz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    clk0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    clk0/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    clk0/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    clk0/cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y36    clk0/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y36    clk0/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    clk0/cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    clk0/cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    clk0/cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y41    clk0/cnt_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y41    clk0/cnt_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    keyboard_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    keyboard_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y44    keyboard_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y44    keyboard_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    keyboard_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y49    keyboard_decoder/inst/Ps2Interface_i/clk_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49    keyboard_decoder/inst/Ps2Interface_i/clk_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49    keyboard_decoder/inst/Ps2Interface_i/clk_count_reg[2]/C



