{
  "design": {
    "design_info": {
      "boundary_crc": "0xD1E3BF55FB96981A",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../DDR_Test.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "mig_7series_0": "",
      "ddrAxiMaster_0": "",
      "axi_smc": "",
      "rst_mig_7series_0_81M": ""
    },
    "interface_ports": {
      "ddr2_sdram": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "clk_ref_i": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk_ref_i",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "sys_clk_i": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clk_i",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "components": {
      "mig_7series_0": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "xci_name": "design_1_mig_7series_0_0",
        "xci_path": "ip\\design_1_mig_7series_0_0\\design_1_mig_7series_0_0.xci",
        "inst_hier_path": "mig_7series_0",
        "parameters": {
          "BOARD_MIG_PARAM": {
            "value": "ddr2_sdram"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          }
        }
      },
      "ddrAxiMaster_0": {
        "vlnv": "xilinx.com:module_ref:ddrAxiMaster:1.0",
        "xci_name": "design_1_ddrAxiMaster_0_0",
        "xci_path": "ip\\design_1_ddrAxiMaster_0_0\\design_1_ddrAxiMaster_0_0.xci",
        "inst_hier_path": "ddrAxiMaster_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ddrAxiMaster",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "s_axi": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "128",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "81247969",
                "value_src": "default_prop"
              },
              "ID_WIDTH": {
                "value": "4",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "27",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_mig_7series_0_0_ui_clk",
                "value_src": "default_prop"
              },
              "master_id": {
                "value": "1"
              }
            },
            "address_space_ref": "s_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x07FFFFFF",
              "width": "27"
            },
            "port_maps": {
              "AWID": {
                "physical_name": "s_axi_awid",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "s_axi_awaddr",
                "direction": "O",
                "left": "26",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "s_axi_awlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "s_axi_awsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "s_axi_awburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "s_axi_awlock",
                "direction": "O"
              },
              "AWCACHE": {
                "physical_name": "s_axi_awcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "s_axi_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "s_axi_awqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "s_axi_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "s_axi_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "s_axi_wdata",
                "direction": "O",
                "left": "127",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "s_axi_wstrb",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "s_axi_wlast",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "s_axi_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "s_axi_wready",
                "direction": "I"
              },
              "BID": {
                "physical_name": "s_axi_bid",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "s_axi_bresp",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "s_axi_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "s_axi_bready",
                "direction": "O"
              },
              "ARID": {
                "physical_name": "s_axi_arid",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "s_axi_araddr",
                "direction": "O",
                "left": "26",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "s_axi_arlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "s_axi_arsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "s_axi_arburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "s_axi_arlock",
                "direction": "O"
              },
              "ARCACHE": {
                "physical_name": "s_axi_arcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "s_axi_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "s_axi_arqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "s_axi_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "s_axi_arready",
                "direction": "I"
              },
              "RID": {
                "physical_name": "s_axi_rid",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "s_axi_rdata",
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "s_axi_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "s_axi_rlast",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "s_axi_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "s_axi_rready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s_axi",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "81247969",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_mig_7series_0_0_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "s_axi": {
              "range": "128M",
              "width": "27"
            }
          }
        }
      },
      "axi_smc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_axi_smc_0",
        "xci_path": "ip\\design_1_axi_smc_0\\design_1_axi_smc_0.xci",
        "inst_hier_path": "axi_smc",
        "parameters": {
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "rst_mig_7series_0_81M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_mig_7series_0_81M_0",
        "xci_path": "ip\\design_1_rst_mig_7series_0_81M_0\\design_1_rst_mig_7series_0_81M_0.xci",
        "inst_hier_path": "rst_mig_7series_0_81M"
      }
    },
    "interface_nets": {
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "axi_smc/M00_AXI",
          "mig_7series_0/S_AXI"
        ]
      },
      "ddrAxiMaster_0_s_axi": {
        "interface_ports": [
          "ddrAxiMaster_0/s_axi",
          "axi_smc/S00_AXI"
        ]
      },
      "mig_7series_0_DDR2": {
        "interface_ports": [
          "ddr2_sdram",
          "mig_7series_0/DDR2"
        ]
      }
    },
    "nets": {
      "clk_ref_i_1": {
        "ports": [
          "clk_ref_i",
          "mig_7series_0/clk_ref_i"
        ]
      },
      "mig_7series_0_mmcm_locked": {
        "ports": [
          "mig_7series_0/mmcm_locked",
          "rst_mig_7series_0_81M/dcm_locked"
        ]
      },
      "mig_7series_0_ui_clk": {
        "ports": [
          "mig_7series_0/ui_clk",
          "axi_smc/aclk",
          "rst_mig_7series_0_81M/slowest_sync_clk",
          "ddrAxiMaster_0/clk"
        ]
      },
      "mig_7series_0_ui_clk_sync_rst": {
        "ports": [
          "mig_7series_0/ui_clk_sync_rst",
          "rst_mig_7series_0_81M/ext_reset_in"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "mig_7series_0/sys_rst"
        ]
      },
      "rst_mig_7series_0_81M_peripheral_aresetn": {
        "ports": [
          "rst_mig_7series_0_81M/peripheral_aresetn",
          "mig_7series_0/aresetn",
          "ddrAxiMaster_0/reset",
          "axi_smc/aresetn"
        ]
      },
      "sys_clk_i_1": {
        "ports": [
          "sys_clk_i",
          "mig_7series_0/sys_clk_i"
        ]
      }
    },
    "addressing": {
      "/ddrAxiMaster_0": {
        "address_spaces": {
          "s_axi": {
            "segments": {
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x0000000",
                "range": "128M"
              }
            }
          }
        }
      }
    }
  }
}