Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec 11 14:03:15 2019
| Host         : DESKTOP-NTANC38 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/initializer_0/inst/clk_o_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.897        0.000                      0                  408        0.156        0.000                      0                  408        3.000        0.000                       0                   161  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk                              {0.000 5.000}      10.000          100.000         
  clk_out2_design_1_clk_wiz_0_0  {0.000 15.625}     31.250          32.000          
  clk_out3_design_1_clk_wiz_0_0  {0.000 12.500}     25.000          40.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out2_design_1_clk_wiz_0_0       26.817        0.000                      0                   43        0.215        0.000                      0                   43       15.125        0.000                       0                    25  
  clk_out3_design_1_clk_wiz_0_0       20.897        0.000                      0                  365        0.156        0.000                      0                  365       12.000        0.000                       0                   132  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       26.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.817ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 1.058ns (26.146%)  route 2.988ns (73.854%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 29.801 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.622    -0.845    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y90          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  design_1_i/initializer_0/inst/clk_i_counter_reg[9]/Q
                         net (fo=5, routed)           0.850     0.461    design_1_i/initializer_0/inst/clk_i_counter_reg[9]
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.124     0.585 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_7/O
                         net (fo=1, routed)           0.674     1.260    design_1_i/initializer_0/inst/clk_i_counter[0]_i_7_n_0
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.152     1.412 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_4/O
                         net (fo=1, routed)           0.813     2.225    design_1_i/initializer_0/inst/clk_i_counter[0]_i_4_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I5_O)        0.326     2.551 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_1/O
                         net (fo=20, routed)          0.651     3.201    design_1_i/initializer_0/inst/clk_i_counter
    SLICE_X1Y88          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.503    29.801    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y88          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
                         clock pessimism              0.578    30.379    
                         clock uncertainty           -0.155    30.224    
    SLICE_X1Y88          FDRE (Setup_fdre_C_CE)      -0.205    30.019    design_1_i/initializer_0/inst/clk_i_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         30.019    
                         arrival time                          -3.201    
  -------------------------------------------------------------------
                         slack                                 26.817    

Slack (MET) :             26.817ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 1.058ns (26.146%)  route 2.988ns (73.854%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 29.801 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.622    -0.845    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y90          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  design_1_i/initializer_0/inst/clk_i_counter_reg[9]/Q
                         net (fo=5, routed)           0.850     0.461    design_1_i/initializer_0/inst/clk_i_counter_reg[9]
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.124     0.585 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_7/O
                         net (fo=1, routed)           0.674     1.260    design_1_i/initializer_0/inst/clk_i_counter[0]_i_7_n_0
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.152     1.412 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_4/O
                         net (fo=1, routed)           0.813     2.225    design_1_i/initializer_0/inst/clk_i_counter[0]_i_4_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I5_O)        0.326     2.551 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_1/O
                         net (fo=20, routed)          0.651     3.201    design_1_i/initializer_0/inst/clk_i_counter
    SLICE_X1Y88          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.503    29.801    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y88          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[1]/C
                         clock pessimism              0.578    30.379    
                         clock uncertainty           -0.155    30.224    
    SLICE_X1Y88          FDRE (Setup_fdre_C_CE)      -0.205    30.019    design_1_i/initializer_0/inst/clk_i_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         30.019    
                         arrival time                          -3.201    
  -------------------------------------------------------------------
                         slack                                 26.817    

Slack (MET) :             26.817ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 1.058ns (26.146%)  route 2.988ns (73.854%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 29.801 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.622    -0.845    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y90          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  design_1_i/initializer_0/inst/clk_i_counter_reg[9]/Q
                         net (fo=5, routed)           0.850     0.461    design_1_i/initializer_0/inst/clk_i_counter_reg[9]
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.124     0.585 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_7/O
                         net (fo=1, routed)           0.674     1.260    design_1_i/initializer_0/inst/clk_i_counter[0]_i_7_n_0
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.152     1.412 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_4/O
                         net (fo=1, routed)           0.813     2.225    design_1_i/initializer_0/inst/clk_i_counter[0]_i_4_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I5_O)        0.326     2.551 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_1/O
                         net (fo=20, routed)          0.651     3.201    design_1_i/initializer_0/inst/clk_i_counter
    SLICE_X1Y88          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.503    29.801    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y88          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
                         clock pessimism              0.578    30.379    
                         clock uncertainty           -0.155    30.224    
    SLICE_X1Y88          FDRE (Setup_fdre_C_CE)      -0.205    30.019    design_1_i/initializer_0/inst/clk_i_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         30.019    
                         arrival time                          -3.201    
  -------------------------------------------------------------------
                         slack                                 26.817    

Slack (MET) :             26.817ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 1.058ns (26.146%)  route 2.988ns (73.854%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 29.801 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.622    -0.845    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y90          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  design_1_i/initializer_0/inst/clk_i_counter_reg[9]/Q
                         net (fo=5, routed)           0.850     0.461    design_1_i/initializer_0/inst/clk_i_counter_reg[9]
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.124     0.585 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_7/O
                         net (fo=1, routed)           0.674     1.260    design_1_i/initializer_0/inst/clk_i_counter[0]_i_7_n_0
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.152     1.412 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_4/O
                         net (fo=1, routed)           0.813     2.225    design_1_i/initializer_0/inst/clk_i_counter[0]_i_4_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I5_O)        0.326     2.551 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_1/O
                         net (fo=20, routed)          0.651     3.201    design_1_i/initializer_0/inst/clk_i_counter
    SLICE_X1Y88          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.503    29.801    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y88          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[3]/C
                         clock pessimism              0.578    30.379    
                         clock uncertainty           -0.155    30.224    
    SLICE_X1Y88          FDRE (Setup_fdre_C_CE)      -0.205    30.019    design_1_i/initializer_0/inst/clk_i_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         30.019    
                         arrival time                          -3.201    
  -------------------------------------------------------------------
                         slack                                 26.817    

Slack (MET) :             26.959ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 1.058ns (27.089%)  route 2.848ns (72.911%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 29.802 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.622    -0.845    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y90          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  design_1_i/initializer_0/inst/clk_i_counter_reg[9]/Q
                         net (fo=5, routed)           0.850     0.461    design_1_i/initializer_0/inst/clk_i_counter_reg[9]
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.124     0.585 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_7/O
                         net (fo=1, routed)           0.674     1.260    design_1_i/initializer_0/inst/clk_i_counter[0]_i_7_n_0
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.152     1.412 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_4/O
                         net (fo=1, routed)           0.813     2.225    design_1_i/initializer_0/inst/clk_i_counter[0]_i_4_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I5_O)        0.326     2.551 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_1/O
                         net (fo=20, routed)          0.510     3.061    design_1_i/initializer_0/inst/clk_i_counter
    SLICE_X1Y89          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.504    29.802    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y89          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[4]/C
                         clock pessimism              0.578    30.380    
                         clock uncertainty           -0.155    30.225    
    SLICE_X1Y89          FDRE (Setup_fdre_C_CE)      -0.205    30.020    design_1_i/initializer_0/inst/clk_i_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         30.020    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                 26.959    

Slack (MET) :             26.959ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 1.058ns (27.089%)  route 2.848ns (72.911%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 29.802 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.622    -0.845    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y90          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  design_1_i/initializer_0/inst/clk_i_counter_reg[9]/Q
                         net (fo=5, routed)           0.850     0.461    design_1_i/initializer_0/inst/clk_i_counter_reg[9]
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.124     0.585 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_7/O
                         net (fo=1, routed)           0.674     1.260    design_1_i/initializer_0/inst/clk_i_counter[0]_i_7_n_0
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.152     1.412 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_4/O
                         net (fo=1, routed)           0.813     2.225    design_1_i/initializer_0/inst/clk_i_counter[0]_i_4_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I5_O)        0.326     2.551 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_1/O
                         net (fo=20, routed)          0.510     3.061    design_1_i/initializer_0/inst/clk_i_counter
    SLICE_X1Y89          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.504    29.802    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y89          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
                         clock pessimism              0.578    30.380    
                         clock uncertainty           -0.155    30.225    
    SLICE_X1Y89          FDRE (Setup_fdre_C_CE)      -0.205    30.020    design_1_i/initializer_0/inst/clk_i_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         30.020    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                 26.959    

Slack (MET) :             26.959ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 1.058ns (27.089%)  route 2.848ns (72.911%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 29.802 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.622    -0.845    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y90          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  design_1_i/initializer_0/inst/clk_i_counter_reg[9]/Q
                         net (fo=5, routed)           0.850     0.461    design_1_i/initializer_0/inst/clk_i_counter_reg[9]
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.124     0.585 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_7/O
                         net (fo=1, routed)           0.674     1.260    design_1_i/initializer_0/inst/clk_i_counter[0]_i_7_n_0
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.152     1.412 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_4/O
                         net (fo=1, routed)           0.813     2.225    design_1_i/initializer_0/inst/clk_i_counter[0]_i_4_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I5_O)        0.326     2.551 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_1/O
                         net (fo=20, routed)          0.510     3.061    design_1_i/initializer_0/inst/clk_i_counter
    SLICE_X1Y89          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.504    29.802    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y89          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
                         clock pessimism              0.578    30.380    
                         clock uncertainty           -0.155    30.225    
    SLICE_X1Y89          FDRE (Setup_fdre_C_CE)      -0.205    30.020    design_1_i/initializer_0/inst/clk_i_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         30.020    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                 26.959    

Slack (MET) :             26.959ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 1.058ns (27.089%)  route 2.848ns (72.911%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 29.802 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.622    -0.845    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y90          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  design_1_i/initializer_0/inst/clk_i_counter_reg[9]/Q
                         net (fo=5, routed)           0.850     0.461    design_1_i/initializer_0/inst/clk_i_counter_reg[9]
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.124     0.585 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_7/O
                         net (fo=1, routed)           0.674     1.260    design_1_i/initializer_0/inst/clk_i_counter[0]_i_7_n_0
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.152     1.412 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_4/O
                         net (fo=1, routed)           0.813     2.225    design_1_i/initializer_0/inst/clk_i_counter[0]_i_4_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I5_O)        0.326     2.551 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_1/O
                         net (fo=20, routed)          0.510     3.061    design_1_i/initializer_0/inst/clk_i_counter
    SLICE_X1Y89          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.504    29.802    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y89          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[7]/C
                         clock pessimism              0.578    30.380    
                         clock uncertainty           -0.155    30.225    
    SLICE_X1Y89          FDRE (Setup_fdre_C_CE)      -0.205    30.020    design_1_i/initializer_0/inst/clk_i_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         30.020    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                 26.959    

Slack (MET) :             26.994ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 1.058ns (27.161%)  route 2.837ns (72.839%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 29.802 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.622    -0.845    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y90          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  design_1_i/initializer_0/inst/clk_i_counter_reg[9]/Q
                         net (fo=5, routed)           0.850     0.461    design_1_i/initializer_0/inst/clk_i_counter_reg[9]
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.124     0.585 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_7/O
                         net (fo=1, routed)           0.674     1.260    design_1_i/initializer_0/inst/clk_i_counter[0]_i_7_n_0
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.152     1.412 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_4/O
                         net (fo=1, routed)           0.813     2.225    design_1_i/initializer_0/inst/clk_i_counter[0]_i_4_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I5_O)        0.326     2.551 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_1/O
                         net (fo=20, routed)          0.499     3.050    design_1_i/initializer_0/inst/clk_i_counter
    SLICE_X1Y90          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.504    29.802    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y90          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[10]/C
                         clock pessimism              0.603    30.405    
                         clock uncertainty           -0.155    30.250    
    SLICE_X1Y90          FDRE (Setup_fdre_C_CE)      -0.205    30.045    design_1_i/initializer_0/inst/clk_i_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         30.045    
                         arrival time                          -3.050    
  -------------------------------------------------------------------
                         slack                                 26.994    

Slack (MET) :             26.994ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 1.058ns (27.161%)  route 2.837ns (72.839%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 29.802 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.622    -0.845    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y90          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  design_1_i/initializer_0/inst/clk_i_counter_reg[9]/Q
                         net (fo=5, routed)           0.850     0.461    design_1_i/initializer_0/inst/clk_i_counter_reg[9]
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.124     0.585 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_7/O
                         net (fo=1, routed)           0.674     1.260    design_1_i/initializer_0/inst/clk_i_counter[0]_i_7_n_0
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.152     1.412 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_4/O
                         net (fo=1, routed)           0.813     2.225    design_1_i/initializer_0/inst/clk_i_counter[0]_i_4_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I5_O)        0.326     2.551 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_1/O
                         net (fo=20, routed)          0.499     3.050    design_1_i/initializer_0/inst/clk_i_counter
    SLICE_X1Y90          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.504    29.802    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y90          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[11]/C
                         clock pessimism              0.603    30.405    
                         clock uncertainty           -0.155    30.250    
    SLICE_X1Y90          FDRE (Setup_fdre_C_CE)      -0.205    30.045    design_1_i/initializer_0/inst/clk_i_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         30.045    
                         arrival time                          -3.050    
  -------------------------------------------------------------------
                         slack                                 26.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/rst_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/rst_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.292%)  route 0.127ns (37.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.590    -0.557    design_1_i/initializer_0/inst/clk_i
    SLICE_X2Y91          FDRE                                         r  design_1_i/initializer_0/inst/rst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  design_1_i/initializer_0/inst/rst_o_reg/Q
                         net (fo=9, routed)           0.127    -0.267    design_1_i/initializer_0/inst/rst_o
    SLICE_X2Y91          LUT6 (Prop_lut6_I5_O)        0.045    -0.222 r  design_1_i/initializer_0/inst/rst_o_i_1/O
                         net (fo=1, routed)           0.000    -0.222    design_1_i/initializer_0/inst/rst_o_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  design_1_i/initializer_0/inst/rst_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.860    -0.794    design_1_i/initializer_0/inst/clk_i
    SLICE_X2Y91          FDRE                                         r  design_1_i/initializer_0/inst/rst_o_reg/C
                         clock pessimism              0.237    -0.557    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.121    -0.436    design_1_i/initializer_0/inst/rst_o_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.590    -0.557    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y91          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/Q
                         net (fo=3, routed)           0.117    -0.299    design_1_i/initializer_0/inst/clk_i_counter_reg[15]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.191 r  design_1_i/initializer_0/inst/clk_i_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.191    design_1_i/initializer_0/inst/clk_i_counter_reg[12]_i_1_n_4
    SLICE_X1Y91          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.860    -0.794    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y91          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
                         clock pessimism              0.237    -0.557    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.105    -0.452    design_1_i/initializer_0/inst/clk_i_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.590    -0.557    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y92          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/initializer_0/inst/clk_i_counter_reg[19]/Q
                         net (fo=3, routed)           0.118    -0.298    design_1_i/initializer_0/inst/clk_i_counter_reg[19]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.190 r  design_1_i/initializer_0/inst/clk_i_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.190    design_1_i/initializer_0/inst/clk_i_counter_reg[16]_i_1_n_4
    SLICE_X1Y92          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.860    -0.794    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y92          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[19]/C
                         clock pessimism              0.237    -0.557    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.105    -0.452    design_1_i/initializer_0/inst/clk_i_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.591    -0.556    design_1_i/initializer_0/inst/clk_i
    SLICE_X2Y93          FDRE                                         r  design_1_i/initializer_0/inst/clk_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.392 f  design_1_i/initializer_0/inst/clk_o_reg/Q
                         net (fo=10, routed)          0.175    -0.217    design_1_i/initializer_0/inst/clk_o
    SLICE_X2Y93          LUT1 (Prop_lut1_I0_O)        0.045    -0.172 r  design_1_i/initializer_0/inst/clk_o_i_1/O
                         net (fo=1, routed)           0.000    -0.172    design_1_i/initializer_0/inst/p_0_in
    SLICE_X2Y93          FDRE                                         r  design_1_i/initializer_0/inst/clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.861    -0.793    design_1_i/initializer_0/inst/clk_i
    SLICE_X2Y93          FDRE                                         r  design_1_i/initializer_0/inst/clk_o_reg/C
                         clock pessimism              0.237    -0.556    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.120    -0.436    design_1_i/initializer_0/inst/clk_o_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.589    -0.558    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y88          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  design_1_i/initializer_0/inst/clk_i_counter_reg[3]/Q
                         net (fo=7, routed)           0.120    -0.297    design_1_i/initializer_0/inst/clk_i_counter_reg[3]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.189 r  design_1_i/initializer_0/inst/clk_i_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.189    design_1_i/initializer_0/inst/clk_i_counter_reg[0]_i_2_n_4
    SLICE_X1Y88          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.860    -0.795    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y88          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[3]/C
                         clock pessimism              0.237    -0.558    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.105    -0.453    design_1_i/initializer_0/inst/clk_i_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.590    -0.557    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y90          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/initializer_0/inst/clk_i_counter_reg[8]/Q
                         net (fo=4, routed)           0.115    -0.301    design_1_i/initializer_0/inst/clk_i_counter_reg[8]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.186 r  design_1_i/initializer_0/inst/clk_i_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.186    design_1_i/initializer_0/inst/clk_i_counter_reg[8]_i_1_n_7
    SLICE_X1Y90          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.860    -0.794    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y90          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[8]/C
                         clock pessimism              0.237    -0.557    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.105    -0.452    design_1_i/initializer_0/inst/clk_i_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.589    -0.558    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y89          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  design_1_i/initializer_0/inst/clk_i_counter_reg[4]/Q
                         net (fo=11, routed)          0.115    -0.302    design_1_i/initializer_0/inst/clk_i_counter_reg[4]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.187 r  design_1_i/initializer_0/inst/clk_i_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.187    design_1_i/initializer_0/inst/clk_i_counter_reg[4]_i_1_n_7
    SLICE_X1Y89          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.860    -0.795    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y89          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[4]/C
                         clock pessimism              0.237    -0.558    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.105    -0.453    design_1_i/initializer_0/inst/clk_i_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.590    -0.557    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y91          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/initializer_0/inst/clk_i_counter_reg[12]/Q
                         net (fo=3, routed)           0.116    -0.300    design_1_i/initializer_0/inst/clk_i_counter_reg[12]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.185 r  design_1_i/initializer_0/inst/clk_i_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.185    design_1_i/initializer_0/inst/clk_i_counter_reg[12]_i_1_n_7
    SLICE_X1Y91          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.860    -0.794    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y91          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
                         clock pessimism              0.237    -0.557    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.105    -0.452    design_1_i/initializer_0/inst/clk_i_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.590    -0.557    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y91          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/initializer_0/inst/clk_i_counter_reg[14]/Q
                         net (fo=3, routed)           0.121    -0.295    design_1_i/initializer_0/inst/clk_i_counter_reg[14]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.184 r  design_1_i/initializer_0/inst/clk_i_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.184    design_1_i/initializer_0/inst/clk_i_counter_reg[12]_i_1_n_5
    SLICE_X1Y91          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.860    -0.794    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y91          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
                         clock pessimism              0.237    -0.557    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.105    -0.452    design_1_i/initializer_0/inst/clk_i_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.590    -0.557    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y92          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/initializer_0/inst/clk_i_counter_reg[16]/Q
                         net (fo=3, routed)           0.117    -0.299    design_1_i/initializer_0/inst/clk_i_counter_reg[16]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.184 r  design_1_i/initializer_0/inst/clk_i_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.184    design_1_i/initializer_0/inst/clk_i_counter_reg[16]_i_1_n_7
    SLICE_X1Y92          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.860    -0.794    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y92          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[16]/C
                         clock pessimism              0.237    -0.557    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.105    -0.452    design_1_i/initializer_0/inst/clk_i_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 15.625 }
Period(ns):         31.250
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         31.250      29.095     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         31.250      30.001     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X1Y88      design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X1Y90      design_1_i/initializer_0/inst/clk_i_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X1Y90      design_1_i/initializer_0/inst/clk_i_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X1Y91      design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X1Y91      design_1_i/initializer_0/inst/clk_i_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X1Y91      design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X1Y91      design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X1Y92      design_1_i/initializer_0/inst/clk_i_counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       31.250      182.110    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X1Y90      design_1_i/initializer_0/inst/clk_i_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X1Y90      design_1_i/initializer_0/inst/clk_i_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X1Y91      design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X1Y91      design_1_i/initializer_0/inst/clk_i_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X1Y91      design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X1Y91      design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X1Y92      design_1_i/initializer_0/inst/clk_i_counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X1Y92      design_1_i/initializer_0/inst/clk_i_counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X1Y92      design_1_i/initializer_0/inst/clk_i_counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X1Y92      design_1_i/initializer_0/inst/clk_i_counter_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X1Y88      design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X1Y90      design_1_i/initializer_0/inst/clk_i_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X1Y90      design_1_i/initializer_0/inst/clk_i_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X1Y91      design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X1Y91      design_1_i/initializer_0/inst/clk_i_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X1Y91      design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X1Y91      design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X1Y92      design_1_i/initializer_0/inst/clk_i_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X1Y92      design_1_i/initializer_0/inst/clk_i_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X1Y92      design_1_i/initializer_0/inst/clk_i_counter_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_0
  To Clock:  clk_out3_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       20.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.897ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/TRIGER_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 2.156ns (54.359%)  route 1.810ns (45.641%))
  Logic Levels:           11  (CARRY4=9 LUT3=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 23.550 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.611    -0.856    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y79          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.419    -0.437 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[8]/Q
                         net (fo=2, routed)           1.112     0.675    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[9]
    SLICE_X2Y79          LUT3 (Prop_lut3_I0_O)        0.297     0.972 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/ATTACK_STATE1_carry_i_2/O
                         net (fo=1, routed)           0.000     0.972    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/S[2]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.352 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.352    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.469 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.469    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__0_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.586 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.586    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.703 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.703    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.820 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.820    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__3_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.937 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.937    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__4_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.054 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.054    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__5_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.171 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     2.171    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__6_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.288 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__7/CO[3]
                         net (fo=1, routed)           0.698     2.986    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CO[0]
    SLICE_X1Y87          LUT3 (Prop_lut3_I0_O)        0.124     3.110 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/TRIGER_i_2/O
                         net (fo=1, routed)           0.000     3.110    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/TRIGER_reg_0
    SLICE_X1Y87          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/TRIGER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.502    23.550    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/CLK
    SLICE_X1Y87          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/TRIGER_reg/C
                         clock pessimism              0.578    24.128    
                         clock uncertainty           -0.149    23.979    
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.029    24.008    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/TRIGER_reg
  -------------------------------------------------------------------
                         required time                         24.008    
                         arrival time                          -3.110    
  -------------------------------------------------------------------
                         slack                                 20.897    

Slack (MET) :             21.099ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.580ns (18.185%)  route 2.609ns (81.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 23.547 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.616    -0.851    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X5Y86          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.395 f  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/Q
                         net (fo=8, routed)           0.680     0.285    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/state
    SLICE_X5Y86          LUT2 (Prop_lut2_I1_O)        0.124     0.409 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/timing_reg[10]_i_1/O
                         net (fo=119, routed)         1.929     2.338    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/SR[0]
    SLICE_X2Y83          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.499    23.547    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X2Y83          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[0]/C
                         clock pessimism              0.564    24.111    
                         clock uncertainty           -0.149    23.962    
    SLICE_X2Y83          FDSE (Setup_fdse_C_S)       -0.524    23.438    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[0]
  -------------------------------------------------------------------
                         required time                         23.438    
                         arrival time                          -2.338    
  -------------------------------------------------------------------
                         slack                                 21.099    

Slack (MET) :             21.099ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.580ns (18.185%)  route 2.609ns (81.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 23.547 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.616    -0.851    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X5Y86          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.395 f  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/Q
                         net (fo=8, routed)           0.680     0.285    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/state
    SLICE_X5Y86          LUT2 (Prop_lut2_I1_O)        0.124     0.409 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/timing_reg[10]_i_1/O
                         net (fo=119, routed)         1.929     2.338    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/SR[0]
    SLICE_X2Y83          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.499    23.547    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X2Y83          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[33]/C
                         clock pessimism              0.564    24.111    
                         clock uncertainty           -0.149    23.962    
    SLICE_X2Y83          FDRE (Setup_fdre_C_R)       -0.524    23.438    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[33]
  -------------------------------------------------------------------
                         required time                         23.438    
                         arrival time                          -2.338    
  -------------------------------------------------------------------
                         slack                                 21.099    

Slack (MET) :             21.099ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[52]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.580ns (18.185%)  route 2.609ns (81.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 23.547 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.616    -0.851    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X5Y86          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.395 f  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/Q
                         net (fo=8, routed)           0.680     0.285    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/state
    SLICE_X5Y86          LUT2 (Prop_lut2_I1_O)        0.124     0.409 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/timing_reg[10]_i_1/O
                         net (fo=119, routed)         1.929     2.338    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/SR[0]
    SLICE_X2Y83          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[52]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.499    23.547    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X2Y83          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[52]/C
                         clock pessimism              0.564    24.111    
                         clock uncertainty           -0.149    23.962    
    SLICE_X2Y83          FDRE (Setup_fdre_C_R)       -0.524    23.438    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[52]
  -------------------------------------------------------------------
                         required time                         23.438    
                         arrival time                          -2.338    
  -------------------------------------------------------------------
                         slack                                 21.099    

Slack (MET) :             21.099ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.580ns (18.185%)  route 2.609ns (81.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 23.547 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.616    -0.851    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X5Y86          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.395 f  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/Q
                         net (fo=8, routed)           0.680     0.285    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/state
    SLICE_X5Y86          LUT2 (Prop_lut2_I1_O)        0.124     0.409 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/timing_reg[10]_i_1/O
                         net (fo=119, routed)         1.929     2.338    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/SR[0]
    SLICE_X2Y83          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.499    23.547    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X2Y83          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[53]/C
                         clock pessimism              0.564    24.111    
                         clock uncertainty           -0.149    23.962    
    SLICE_X2Y83          FDRE (Setup_fdre_C_R)       -0.524    23.438    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[53]
  -------------------------------------------------------------------
                         required time                         23.438    
                         arrival time                          -2.338    
  -------------------------------------------------------------------
                         slack                                 21.099    

Slack (MET) :             21.103ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.580ns (18.232%)  route 2.601ns (81.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 23.543 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.616    -0.851    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X5Y86          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.395 f  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/Q
                         net (fo=8, routed)           0.680     0.285    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/state
    SLICE_X5Y86          LUT2 (Prop_lut2_I1_O)        0.124     0.409 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/timing_reg[10]_i_1/O
                         net (fo=119, routed)         1.921     2.330    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/SR[0]
    SLICE_X2Y79          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.495    23.543    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X2Y79          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[10]/C
                         clock pessimism              0.564    24.107    
                         clock uncertainty           -0.149    23.958    
    SLICE_X2Y79          FDRE (Setup_fdre_C_R)       -0.524    23.434    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[10]
  -------------------------------------------------------------------
                         required time                         23.434    
                         arrival time                          -2.330    
  -------------------------------------------------------------------
                         slack                                 21.103    

Slack (MET) :             21.103ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.580ns (18.232%)  route 2.601ns (81.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 23.543 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.616    -0.851    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X5Y86          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.395 f  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/Q
                         net (fo=8, routed)           0.680     0.285    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/state
    SLICE_X5Y86          LUT2 (Prop_lut2_I1_O)        0.124     0.409 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/timing_reg[10]_i_1/O
                         net (fo=119, routed)         1.921     2.330    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/SR[0]
    SLICE_X2Y79          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.495    23.543    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X2Y79          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[11]/C
                         clock pessimism              0.564    24.107    
                         clock uncertainty           -0.149    23.958    
    SLICE_X2Y79          FDRE (Setup_fdre_C_R)       -0.524    23.434    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[11]
  -------------------------------------------------------------------
                         required time                         23.434    
                         arrival time                          -2.330    
  -------------------------------------------------------------------
                         slack                                 21.103    

Slack (MET) :             21.103ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.580ns (18.232%)  route 2.601ns (81.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 23.543 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.616    -0.851    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X5Y86          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.395 f  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/Q
                         net (fo=8, routed)           0.680     0.285    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/state
    SLICE_X5Y86          LUT2 (Prop_lut2_I1_O)        0.124     0.409 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/timing_reg[10]_i_1/O
                         net (fo=119, routed)         1.921     2.330    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/SR[0]
    SLICE_X2Y79          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.495    23.543    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X2Y79          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[1]/C
                         clock pessimism              0.564    24.107    
                         clock uncertainty           -0.149    23.958    
    SLICE_X2Y79          FDRE (Setup_fdre_C_R)       -0.524    23.434    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[1]
  -------------------------------------------------------------------
                         required time                         23.434    
                         arrival time                          -2.330    
  -------------------------------------------------------------------
                         slack                                 21.103    

Slack (MET) :             21.103ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.580ns (18.232%)  route 2.601ns (81.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 23.543 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.616    -0.851    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X5Y86          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.395 f  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/Q
                         net (fo=8, routed)           0.680     0.285    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/state
    SLICE_X5Y86          LUT2 (Prop_lut2_I1_O)        0.124     0.409 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/timing_reg[10]_i_1/O
                         net (fo=119, routed)         1.921     2.330    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/SR[0]
    SLICE_X2Y79          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.495    23.543    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X2Y79          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[2]/C
                         clock pessimism              0.564    24.107    
                         clock uncertainty           -0.149    23.958    
    SLICE_X2Y79          FDRE (Setup_fdre_C_R)       -0.524    23.434    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[2]
  -------------------------------------------------------------------
                         required time                         23.434    
                         arrival time                          -2.330    
  -------------------------------------------------------------------
                         slack                                 21.103    

Slack (MET) :             21.193ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.580ns (18.763%)  route 2.511ns (81.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 23.543 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.616    -0.851    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X5Y86          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.395 f  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/Q
                         net (fo=8, routed)           0.680     0.285    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/state
    SLICE_X5Y86          LUT2 (Prop_lut2_I1_O)        0.124     0.409 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/timing_reg[10]_i_1/O
                         net (fo=119, routed)         1.831     2.240    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/SR[0]
    SLICE_X2Y80          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.495    23.543    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X2Y80          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[14]/C
                         clock pessimism              0.564    24.107    
                         clock uncertainty           -0.149    23.958    
    SLICE_X2Y80          FDRE (Setup_fdre_C_R)       -0.524    23.434    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[14]
  -------------------------------------------------------------------
                         required time                         23.434    
                         arrival time                          -2.240    
  -------------------------------------------------------------------
                         slack                                 21.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.459%)  route 0.128ns (47.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.586    -0.561    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X4Y87          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[96]/Q
                         net (fo=2, routed)           0.128    -0.292    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[97]
    SLICE_X3Y87          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.858    -0.797    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y87          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[97]/C
                         clock pessimism              0.274    -0.523    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.075    -0.448    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[97]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.634%)  route 0.127ns (47.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.580    -0.567    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X4Y79          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[5]/Q
                         net (fo=2, routed)           0.127    -0.299    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[6]
    SLICE_X3Y79          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.850    -0.804    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y79          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[6]/C
                         clock pessimism              0.274    -0.530    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.075    -0.455    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[6]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.905%)  route 0.126ns (47.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.582    -0.565    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X4Y81          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[35]/Q
                         net (fo=2, routed)           0.126    -0.299    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[36]
    SLICE_X3Y81          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.853    -0.802    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y81          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[36]/C
                         clock pessimism              0.274    -0.528    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.046    -0.482    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[36]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.467%)  route 0.128ns (47.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.587    -0.560    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X1Y85          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[83]/Q
                         net (fo=2, routed)           0.128    -0.291    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[84]
    SLICE_X0Y86          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.856    -0.798    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X0Y86          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[84]/C
                         clock pessimism              0.253    -0.545    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.070    -0.475    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[84]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.585    -0.562    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y82          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[44]/Q
                         net (fo=2, routed)           0.113    -0.308    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[45]
    SLICE_X3Y82          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.854    -0.801    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y82          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[45]/C
                         clock pessimism              0.239    -0.562    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.047    -0.515    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[45]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.586    -0.561    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y83          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[54]/Q
                         net (fo=2, routed)           0.113    -0.307    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[55]
    SLICE_X3Y83          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.855    -0.800    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y83          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[55]/C
                         clock pessimism              0.239    -0.561    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.047    -0.514    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[55]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.587    -0.560    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y84          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[67]/Q
                         net (fo=2, routed)           0.113    -0.306    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[68]
    SLICE_X3Y84          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.855    -0.799    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y84          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[68]/C
                         clock pessimism              0.239    -0.560    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.047    -0.513    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[68]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.588    -0.559    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y87          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[104]/Q
                         net (fo=2, routed)           0.113    -0.305    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[105]
    SLICE_X3Y87          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.858    -0.797    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y87          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[105]/C
                         clock pessimism              0.238    -0.559    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.047    -0.512    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[105]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.019%)  route 0.115ns (44.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.583    -0.564    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y80          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[16]/Q
                         net (fo=2, routed)           0.115    -0.308    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[17]
    SLICE_X3Y80          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.851    -0.803    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y80          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[17]/C
                         clock pessimism              0.239    -0.564    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.047    -0.517    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[17]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.019%)  route 0.115ns (44.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.587    -0.560    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y85          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[75]/Q
                         net (fo=2, routed)           0.115    -0.304    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[76]
    SLICE_X3Y85          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.856    -0.798    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y85          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[76]/C
                         clock pessimism              0.238    -0.560    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.047    -0.513    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[76]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X3Y87      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[105]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X3Y87      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[106]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X3Y87      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[107]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X2Y79      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X2Y79      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X3Y79      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X3Y79      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X2Y80      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y87      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[105]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y87      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[105]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y87      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[106]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y87      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[106]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y87      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[107]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y87      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[107]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y79      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y79      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y79      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y79      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[32]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[33]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[48]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[49]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y79      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[50]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[51]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



