/*
 * DD_MAX31865.h
 *
 * Created: 5/4/2017 11:00:30 AM
 *  Author: Electrical
 */ 


#ifndef DD_MAX31865_H_
#define DD_MAX31865_H_

/* MAXIM31865 REGISTOR DEFINED HERE*/

typedef struct {
	uint8_t CONFIGURATION;
	uint8_t RTD_MSB;
	uint8_t RTD_LSB;
	uint8_t HIGH_FAULT_TRESHOLD_MSB;
	uint8_t HIGH_FAULT_TRESHOLD_LSB;
	uint8_t LOW_FAULT_TRESHOLD_MSB;
	uint8_t LOW_FAULT_TRESHOLD_LSB;
	uint8_t FAULT_STATUS;
} MAX31865_REGISTOR_STRUCTURE_TYPE;

#define MAXIM31865_CONFIGURATION_VBIAS (0x1u << 7)
#define MAXIM31865_CONFIGURATION_AUTO_CONVERTION (0x1u << 6)
#define MAXIM31865_CONFIGURATION_ONE_SHOT (0x1u << 5)
#define MAXIM31865_CONFIGURATION_3_WIRE (0x1u << 4)

typedef enum   {
	FAULT_DETECTION_CYCLE_NO_ACTION =0,
	FAULT_DETECTION_WITH_AUTO_DELAY,
	FAULT_DETECTION_RUN_WITH_MANUAL_DELAY,
	FAULT_DETECTION_FINISH_WITH_MANUAL_DELAY
} MAXIM31865_CONFIGURATION_Fault_det_CY_CNTL_type;
#define MAXIM31865_CONFIGURATION_Fault_det_CY_CNTL_Pos 2
#define MAXIM31865_CONFIGURATION_Fault_det_CY_CNTL_Msk (0x3u << MAXIM31865_CONFIGURATION_Fault_det_CY_CNTL_Pos)
#define MAXIM31865_CONFIGURATION_Fault_det_CY_CNTL(value)  ((MAXIM31865_CONFIGURATION_Fault_det_CY_CNTL_Msk & ((value) << MAXIM31865_CONFIGURATION_Fault_det_CY_CNTL_Pos)))
#define MAXIM31865_CONFIGURATION_FAULT_STATUS_CLEAR (0x1u << 1)
#define MAXIM31865_CONFIGURATION_50HZ_FILTER        (0x1u << 0)

typedef enum  {
	MAX31865_READ_CONFIGURATION=0,
	MAX31865_READ_RTD_MSB,
	MAX31865_READ_RTD_LSB,
	MAX31865_READ_HIGH_FAULT_TRESHOLD_MSB,
	MAX31865_READ_HIGH_FAULT_TRESHOLD_LSB,
	MAX31865_READ_LOW_FAULT_TRESHOLD_MSB,
	MAX31865_READ_LOW_FAULT_TRESHOLD_LSB
}MAX31865_READ_ADRESS_TYPE;
typedef enum  {
	MAX31865_WRITE_CONFIGURATION= 0x80,
	MAX31865_WRITE_RTD_MSB,
	MAX31865_WRITE_RTD_LSB,
	MAX31865_WRITE_HIGH_FAULT_TRESHOLD_MSB,
	MAX31865_WRITE_HIGH_FAULT_TRESHOLD_LSB,
	MAX31865_WRITE_LOW_FAULT_TRESHOLD_MSB,
	MAX31865_WRITE_LOW_FAULT_TRESHOLD_LSB
}MAX31865_WRITE_ADRESS_TYPE;





#endif /* DD_MAX31865_H_ */