vendor_name = ModelSim
source_file = 1, C:/Bachelor/Code/VHDL/ADC_TESTING/ADC_TESTING.vhd
source_file = 1, C:/Bachelor/Code/VHDL/ADC_TESTING/output_files/Chain5.cdf
source_file = 1, C:/Bachelor/Code/VHDL/ADC_TESTING/db/ADC_TESTING.cbx.xml
source_file = 1, c:/altera/12.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/12.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/12.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/12.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = ADC_TESTING
instance = comp, \Add1~2\, Add1~2, ADC_TESTING, 1
instance = comp, \Add1~12\, Add1~12, ADC_TESTING, 1
instance = comp, \Add0~2\, Add0~2, ADC_TESTING, 1
instance = comp, \Add0~8\, Add0~8, ADC_TESTING, 1
instance = comp, \wait_counter[6]\, wait_counter[6], ADC_TESTING, 1
instance = comp, \LED_out~16\, LED_out~16, ADC_TESTING, 1
instance = comp, \counter[4]\, counter[4], ADC_TESTING, 1
instance = comp, \counter[6]\, counter[6], ADC_TESTING, 1
instance = comp, \counter[9]\, counter[9], ADC_TESTING, 1
instance = comp, \Add3~2\, Add3~2, ADC_TESTING, 1
instance = comp, \wait_counter~4\, wait_counter~4, ADC_TESTING, 1
instance = comp, \pause~I\, pause, ADC_TESTING, 1
instance = comp, \CLK_27~I\, CLK_27, ADC_TESTING, 1
instance = comp, \CLK_27~clkctrl\, CLK_27~clkctrl, ADC_TESTING, 1
instance = comp, \counter[0]\, counter[0], ADC_TESTING, 1
instance = comp, \Add0~0\, Add0~0, ADC_TESTING, 1
instance = comp, \counter[10]\, counter[10], ADC_TESTING, 1
instance = comp, \Add0~12\, Add0~12, ADC_TESTING, 1
instance = comp, \Add0~14\, Add0~14, ADC_TESTING, 1
instance = comp, \counter[7]\, counter[7], ADC_TESTING, 1
instance = comp, \Add0~16\, Add0~16, ADC_TESTING, 1
instance = comp, \counter[8]\, counter[8], ADC_TESTING, 1
instance = comp, \Add0~18\, Add0~18, ADC_TESTING, 1
instance = comp, \Add0~20\, Add0~20, ADC_TESTING, 1
instance = comp, \Equal0~2\, Equal0~2, ADC_TESTING, 1
instance = comp, \counter~1\, counter~1, ADC_TESTING, 1
instance = comp, \counter[2]\, counter[2], ADC_TESTING, 1
instance = comp, \counter~0\, counter~0, ADC_TESTING, 1
instance = comp, \counter[1]\, counter[1], ADC_TESTING, 1
instance = comp, \Add0~4\, Add0~4, ADC_TESTING, 1
instance = comp, \Add0~6\, Add0~6, ADC_TESTING, 1
instance = comp, \Equal0~0\, Equal0~0, ADC_TESTING, 1
instance = comp, \counter~2\, counter~2, ADC_TESTING, 1
instance = comp, \counter[3]\, counter[3], ADC_TESTING, 1
instance = comp, \Add0~10\, Add0~10, ADC_TESTING, 1
instance = comp, \counter[5]\, counter[5], ADC_TESTING, 1
instance = comp, \Equal0~1\, Equal0~1, ADC_TESTING, 1
instance = comp, \CLK_1MHz~0\, CLK_1MHz~0, ADC_TESTING, 1
instance = comp, \reset~I\, reset, ADC_TESTING, 1
instance = comp, \DATA~I\, DATA, ADC_TESTING, 1
instance = comp, \wait_counter~10\, wait_counter~10, ADC_TESTING, 1
instance = comp, \wait_counter[0]\, wait_counter[0], ADC_TESTING, 1
instance = comp, \wait_counter~0\, wait_counter~0, ADC_TESTING, 1
instance = comp, \Add1~0\, Add1~0, ADC_TESTING, 1
instance = comp, \wait_counter~7\, wait_counter~7, ADC_TESTING, 1
instance = comp, \wait_counter[3]\, wait_counter[3], ADC_TESTING, 1
instance = comp, \wait_counter~9\, wait_counter~9, ADC_TESTING, 1
instance = comp, \wait_counter[1]\, wait_counter[1], ADC_TESTING, 1
instance = comp, \Add1~4\, Add1~4, ADC_TESTING, 1
instance = comp, \wait_counter~8\, wait_counter~8, ADC_TESTING, 1
instance = comp, \wait_counter[2]\, wait_counter[2], ADC_TESTING, 1
instance = comp, \Add1~6\, Add1~6, ADC_TESTING, 1
instance = comp, \LessThan0~1\, LessThan0~1, ADC_TESTING, 1
instance = comp, \Add1~8\, Add1~8, ADC_TESTING, 1
instance = comp, \Add1~10\, Add1~10, ADC_TESTING, 1
instance = comp, \wait_counter~5\, wait_counter~5, ADC_TESTING, 1
instance = comp, \wait_counter[5]\, wait_counter[5], ADC_TESTING, 1
instance = comp, \Add1~14\, Add1~14, ADC_TESTING, 1
instance = comp, \wait_counter~3\, wait_counter~3, ADC_TESTING, 1
instance = comp, \wait_counter[7]\, wait_counter[7], ADC_TESTING, 1
instance = comp, \Add1~16\, Add1~16, ADC_TESTING, 1
instance = comp, \wait_counter~2\, wait_counter~2, ADC_TESTING, 1
instance = comp, \wait_counter[8]\, wait_counter[8], ADC_TESTING, 1
instance = comp, \Add1~18\, Add1~18, ADC_TESTING, 1
instance = comp, \LessThan0~0\, LessThan0~0, ADC_TESTING, 1
instance = comp, \LessThan0~2\, LessThan0~2, ADC_TESTING, 1
instance = comp, \wait_counter~6\, wait_counter~6, ADC_TESTING, 1
instance = comp, \wait_counter[4]\, wait_counter[4], ADC_TESTING, 1
instance = comp, \LessThan0~3\, LessThan0~3, ADC_TESTING, 1
instance = comp, \wait_counter~1\, wait_counter~1, ADC_TESTING, 1
instance = comp, \wait_counter[9]\, wait_counter[9], ADC_TESTING, 1
instance = comp, \Add1~20\, Add1~20, ADC_TESTING, 1
instance = comp, \wait_flag~4\, wait_flag~4, ADC_TESTING, 1
instance = comp, \wait_conv~1\, wait_conv~1, ADC_TESTING, 1
instance = comp, \wait_conv~0\, wait_conv~0, ADC_TESTING, 1
instance = comp, \s_wait_conv~feeder\, s_wait_conv~feeder, ADC_TESTING, 1
instance = comp, \S_CLK~0\, S_CLK~0, ADC_TESTING, 1
instance = comp, \S_CLK~reg0\, S_CLK~reg0, ADC_TESTING, 1
instance = comp, \CLK_1MHz~clkctrl\, CLK_1MHz~clkctrl, ADC_TESTING, 1
instance = comp, \data_counter~5\, data_counter~5, ADC_TESTING, 1
instance = comp, \data_counter[3]~6\, data_counter[3]~6, ADC_TESTING, 1
instance = comp, \data_counter~7\, data_counter~7, ADC_TESTING, 1
instance = comp, \data_counter~10\, data_counter~10, ADC_TESTING, 1
instance = comp, \data_counter[2]\, data_counter[2], ADC_TESTING, 1
instance = comp, \data_counter~2\, data_counter~2, ADC_TESTING, 1
instance = comp, \data_counter~8\, data_counter~8, ADC_TESTING, 1
instance = comp, \data_counter[1]\, data_counter[1], ADC_TESTING, 1
instance = comp, \done_flag~1\, done_flag~1, ADC_TESTING, 1
instance = comp, \first_clock~0\, first_clock~0, ADC_TESTING, 1
instance = comp, \data_counter~3\, data_counter~3, ADC_TESTING, 1
instance = comp, \data_counter~9\, data_counter~9, ADC_TESTING, 1
instance = comp, \data_counter[3]\, data_counter[3], ADC_TESTING, 1
instance = comp, \Add3~3\, Add3~3, ADC_TESTING, 1
instance = comp, \done_flag~2\, done_flag~2, ADC_TESTING, 1
instance = comp, \done_flag~3\, done_flag~3, ADC_TESTING, 1
instance = comp, \CS_test~0\, CS_test~0, ADC_TESTING, 1
instance = comp, \CS_test~reg0\, CS_test~reg0, ADC_TESTING, 1
instance = comp, \LessThan0~4\, LessThan0~4, ADC_TESTING, 1
instance = comp, \first_clock~1\, first_clock~1, ADC_TESTING, 1
instance = comp, \first_clock~2\, first_clock~2, ADC_TESTING, 1
instance = comp, \LED_out~10\, LED_out~10, ADC_TESTING, 1
instance = comp, \data_counter~11\, data_counter~11, ADC_TESTING, 1
instance = comp, \data_counter[0]\, data_counter[0], ADC_TESTING, 1
instance = comp, \data_counter~4\, data_counter~4, ADC_TESTING, 1
instance = comp, \LED_out~11\, LED_out~11, ADC_TESTING, 1
instance = comp, \LED_out~12\, LED_out~12, ADC_TESTING, 1
instance = comp, \LED_out~13\, LED_out~13, ADC_TESTING, 1
instance = comp, \LED_out[0]\, LED_out[0], ADC_TESTING, 1
instance = comp, \LED_out~38\, LED_out~38, ADC_TESTING, 1
instance = comp, \LED_out~14\, LED_out~14, ADC_TESTING, 1
instance = comp, \LED_out~15\, LED_out~15, ADC_TESTING, 1
instance = comp, \LED_out[1]\, LED_out[1], ADC_TESTING, 1
instance = comp, \wait_flag~3\, wait_flag~3, ADC_TESTING, 1
instance = comp, \wait_flag~2\, wait_flag~2, ADC_TESTING, 1
instance = comp, \LED_out~17\, LED_out~17, ADC_TESTING, 1
instance = comp, \LED_out~18\, LED_out~18, ADC_TESTING, 1
instance = comp, \LED_out[2]\, LED_out[2], ADC_TESTING, 1
instance = comp, \LED_out~19\, LED_out~19, ADC_TESTING, 1
instance = comp, \LED_out~20\, LED_out~20, ADC_TESTING, 1
instance = comp, \LED_out~21\, LED_out~21, ADC_TESTING, 1
instance = comp, \LED_out[3]\, LED_out[3], ADC_TESTING, 1
instance = comp, \LED_out~23\, LED_out~23, ADC_TESTING, 1
instance = comp, \LED_out~24\, LED_out~24, ADC_TESTING, 1
instance = comp, \LED_out[4]\, LED_out[4], ADC_TESTING, 1
instance = comp, \LED_out~25\, LED_out~25, ADC_TESTING, 1
instance = comp, \LED_out[5]\, LED_out[5], ADC_TESTING, 1
instance = comp, \LED_out~27\, LED_out~27, ADC_TESTING, 1
instance = comp, \LED_out~22\, LED_out~22, ADC_TESTING, 1
instance = comp, \LED_out~26\, LED_out~26, ADC_TESTING, 1
instance = comp, \LED_out~28\, LED_out~28, ADC_TESTING, 1
instance = comp, \LED_out[6]\, LED_out[6], ADC_TESTING, 1
instance = comp, \LED_out~29\, LED_out~29, ADC_TESTING, 1
instance = comp, \LED_out[7]\, LED_out[7], ADC_TESTING, 1
instance = comp, \LED_out~30\, LED_out~30, ADC_TESTING, 1
instance = comp, \LED_out~31\, LED_out~31, ADC_TESTING, 1
instance = comp, \LED_out~32\, LED_out~32, ADC_TESTING, 1
instance = comp, \LED_out[8]\, LED_out[8], ADC_TESTING, 1
instance = comp, \LED_out~33\, LED_out~33, ADC_TESTING, 1
instance = comp, \LED_out[9]\, LED_out[9], ADC_TESTING, 1
instance = comp, \LED_out~34\, LED_out~34, ADC_TESTING, 1
instance = comp, \LED_out~35\, LED_out~35, ADC_TESTING, 1
instance = comp, \LED_out~36\, LED_out~36, ADC_TESTING, 1
instance = comp, \LED_out[10]\, LED_out[10], ADC_TESTING, 1
instance = comp, \LED_out~37\, LED_out~37, ADC_TESTING, 1
instance = comp, \LED_out[11]\, LED_out[11], ADC_TESTING, 1
instance = comp, \S_CLK_test~reg0feeder\, S_CLK_test~reg0feeder, ADC_TESTING, 1
instance = comp, \S_CLK_test~reg0\, S_CLK_test~reg0, ADC_TESTING, 1
instance = comp, \done_flag~0\, done_flag~0, ADC_TESTING, 1
instance = comp, \DATA_test~0\, DATA_test~0, ADC_TESTING, 1
instance = comp, \DATA_test~reg0\, DATA_test~reg0, ADC_TESTING, 1
instance = comp, \S_CLK~I\, S_CLK, ADC_TESTING, 1
instance = comp, \CS~I\, CS, ADC_TESTING, 1
instance = comp, \SHDN~I\, SHDN, ADC_TESTING, 1
instance = comp, \LEDS[0]~I\, LEDS[0], ADC_TESTING, 1
instance = comp, \LEDS[1]~I\, LEDS[1], ADC_TESTING, 1
instance = comp, \LEDS[2]~I\, LEDS[2], ADC_TESTING, 1
instance = comp, \LEDS[3]~I\, LEDS[3], ADC_TESTING, 1
instance = comp, \LEDS[4]~I\, LEDS[4], ADC_TESTING, 1
instance = comp, \LEDS[5]~I\, LEDS[5], ADC_TESTING, 1
instance = comp, \LEDS[6]~I\, LEDS[6], ADC_TESTING, 1
instance = comp, \LEDS[7]~I\, LEDS[7], ADC_TESTING, 1
instance = comp, \LEDS[8]~I\, LEDS[8], ADC_TESTING, 1
instance = comp, \LEDS[9]~I\, LEDS[9], ADC_TESTING, 1
instance = comp, \LEDS[10]~I\, LEDS[10], ADC_TESTING, 1
instance = comp, \LEDS[11]~I\, LEDS[11], ADC_TESTING, 1
instance = comp, \S_CLK_test~I\, S_CLK_test, ADC_TESTING, 1
instance = comp, \DATA_test~I\, DATA_test, ADC_TESTING, 1
instance = comp, \CS_test~I\, CS_test, ADC_TESTING, 1
