INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/anlac/OneDrive/Documents/GitHub/DL202010_GMLA/MyLab7/MyLab7.srcs/sources_1/new/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/anlac/OneDrive/Documents/GitHub/DL202010_GMLA/Lab08/Lab08.srcs/sources_1/new/an_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/anlac/OneDrive/Documents/GitHub/DL202010_GMLA/MyLab7/MyLab7.srcs/sources_1/new/bcd11.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/anlac/OneDrive/Documents/GitHub/DL202010_lackey/Lab10/Lab10.srcs/sources_1/new/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/anlac/OneDrive/Documents/GitHub/DL202010_GMLA/Lab08/Lab08.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/anlac/OneDrive/Documents/GitHub/DL202010_GMLA/Lab08/Lab08.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/anlac/OneDrive/Documents/GitHub/DL202010_lackey/Lab10/Lab10.srcs/sources_1/new/sseg4_TDM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg4_TDM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/anlac/OneDrive/Documents/GitHub/DL202010_JCLA/Lab06/Lab06/Lab06.srcs/sources_1/new/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/anlac/OneDrive/Documents/GitHub/DL202010_lackey/Lab10/Lab10.srcs/sim_2/new/sseg4_TDM_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg4_TDM_test
