<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title>Open source hardware</title>
  <link rel="stylesheet" type="text/css" href="https://ju-sh.github.io/static/css/main.css" />
</head>
<body>


<nav id="navbar">
  <a href="https://ju-sh.github.io">Home</a>
   | 
  <a href="https://ju-sh.github.io/blog/index.html">Blog</a>
   | 
  <a href="https://ju-sh.github.io/wiki/index.html">Wiki</a>
   | 
  <a href="https://ju-sh.github.io/about.html">About</a>
</nav>

<header id="title-block-header">
      <h1 class="title">Open source hardware</h1>
    </header>

<ul>
    </ul>




<hr/>

<main id="content-container">
<ul>
<li><a href="https://woset-workshop.github.io/WOSET2022-schedule.html">Workshop on Open-source EDA Technology</a> (WOSET): An anual event</li>
</ul>
<h2 id="tools">Tools</h2>
<ul>
<li><p>ghdl: VHDL compiler</p></li>
<li><p><a href="https://github.com/nickg/nvc">nvc</a>: VHDL compiler</p></li>
<li><p>iverilog: verilog/systemverilog compiler</p></li>
<li><p>bsc: BlueSpec compiler</p></li>
<li><p><a href="https://github.com/enjoy-digital/litex">LiteX</a>: For building</p>
<ul>
<li>Only for migen?</li>
</ul></li>
<li><p>verible: parsing and more for SystemVerilog</p>
<ul>
<li><a href="https://github.com/chipsalliance/verible">https://github.com/chipsalliance/verible</a></li>
</ul></li>
<li><p><a href="https://github.com/YosysHQ/yosys">yosys</a>: synthesis</p>
<ul>
<li><a href="https://github.com/chipsalliance/synlig">synlig</a>: systemverilog with yosys</li>
</ul></li>
<li><p><a href="https://panda.deib.polimi.it/?page_id=31">bambu</a>: synthesis</p></li>
<li><p><a href="https://github.com/masc-ucsc/livehd">LiveHD</a>: synthesis (WIP as of Dec 2024)</p></li>
<li><p><a href="https://github.com/trabucayre/openFPGALoader">openFPGALoader</a></p></li>
<li><p><a href="https://openram.org/">OpenRAM</a>: SRAM compiler</p></li>
<li><p>f4pga (formerly SymbiFlow)</p></li>
<li><p>KLayout: IC layout viewer and editor</p></li>
<li><p><a href="https://github.com/RTimothyEdwards/magic">magic</a>: layout tool</p></li>
<li><p><a href="https://github.com/RTimothyEdwards/netgen">netgen</a>: LVS (compares netlists)</p></li>
<li><p><a href="https://github.com/RTimothyEdwards/irsim/">IRSIM</a>: a switch-level simulator</p></li>
<li><p><a href="http://opencircuitdesign.com/xcircuit/">xcircuit</a>: produce schematic diagram of circuits</p>
<ul>
<li>Can also derive netlist from schematic? (schematic capture)</li>
</ul></li>
</ul>
<p>Placement and routing</p>
<ul>
<li><a href="https://github.com/yosyshq/nextpnr">nextpnr</a>
<ul>
<li>arachne-pnr is superseded by this</li>
</ul></li>
<li><a href="https://github.com/verilog-to-routing/vtr-verilog-to-routing">vtr</a></li>
<li><a href="https://github.com/rubund/graywolf">graywolf</a> (Placement only): Inactive??</li>
</ul>
<p>Static timing analysis:</p>
<ul>
<li><a href="https://github.com/OpenTimer/OpenTimer">OpenTimer</a></li>
<li><a href="https://github.com/RTimothyEdwards/qflow/blob/master/src/vesta.c">vesta</a>: Part of qflow</li>
</ul>
<p>Simulation/testing tools:</p>
<ul>
<li><a href="https://github.com/verilator/verilator">Verilator</a>: Fast simulation for verilog/systemverilog designs
<ul>
<li>Fast because design is compiled to C++ and then run</li>
</ul></li>
<li><a href="https://github.com/cocotb/cocotb">cocotb</a>: a verification framework in python
<ul>
<li>Can be used to simulate with verilator as well?</li>
</ul></li>
<li><a href="https://github.com/pyuvm/pyuvm">pyuvm</a>: UVM via python ??
<ul>
<li>Only a subset of UVM supported</li>
<li>Tools that can take advantage of UVM are mostly paid and closed source ??
<ul>
<li>Can use cocotb-verilator-pyuvm combination instead</li>
</ul></li>
</ul></li>
</ul>
<p>View wave form:</p>
<ul>
<li>gtkwave</li>
<li><a href="https://github.com/yne/vcd">vcd</a></li>
<li><a href="https://github.com/wavedrom/wavedrom">wavedrom</a></li>
</ul>
<p>Tool chains:</p>
<ul>
<li><a href="http://opencircuitdesign.com/qflow/">qflow</a> (ASIC)</li>
<li>coriolis2 (ASIC)</li>
<li><a href="https://github.com/efabless/openlane2">openlane2</a></li>
</ul>
<p>Netlist layout viewer:</p>
<ul>
<li><a href="https://github.com/nturley/netlistsvg">netlistsvg</a>: Use netlist as json to view as image</li>
<li><a href="https://github.com/StefanSchippers/xschem">xschem</a>: Schematic editor/viewer</li>
</ul>
<p>Open source processor designs:</p>
<ul>
<li>Ibex: <a href="https://github.com/lowRISC/ibex">https://github.com/lowRISC/ibex</a></li>
</ul>
<p>Other:</p>
<ul>
<li><a href="https://circt.llvm.org/">LLVM CIRCT</a></li>
</ul>
<p>Misc (haven't tried these):</p>
<ul>
<li>Hog: Version control for hardware design files
<ul>
<li><a href="https://hog.readthedocs.io/">https://hog.readthedocs.io/</a></li>
</ul></li>
<li>Silicon compiler: <a href="https://www.siliconcompiler.com/">https://www.siliconcompiler.com/</a></li>
</ul>
<h2 id="hdls">HDLs</h2>
<p>'Nouvelle vogue':</p>
<ul>
<li>pyRTL</li>
<li><a href="https://masc.soe.ucsc.edu/pyrope.html">pyrope</a></li>
<li><a href="https://clash-lang.org/">Clash</a> (Haskell)</li>
<li>Chisel (Scala)</li>
<li><a href="https://github.com/janestreet/hardcaml/">hardcaml</a> (OCaml)</li>
<li>migen</li>
<li><a href="https://amaranth-lang.org/docs/amaranth/latest/intro.html">amaranth</a> (grew out of migen??)</li>
<li>Spinal-HDL
<ul>
<li>Scala-based</li>
</ul></li>
</ul>
<p>Terms:</p>
<ul>
<li>FHDL: Fragmented HDL</li>
</ul>
<h2 id="misc">Misc</h2>
<ul>
<li><p><a href="https://www.tl-x.org/">TL-X</a>: A new paradigm for hardware design ?</p>
<ul>
<li>Something higher level than RTL ?</li>
</ul></li>
<li><p><a href="https://www.hardware-x.com">HardwareX</a>: An open access journal owned by Elsevier</p></li>
<li><p><a href="https://www.oshwa.org/">OSHWA</a>: Open source hardware assocation</p></li>
<li><p>LTspice</p></li>
<li><p>ngspice</p></li>
<li><p>kicad: PCB design</p></li>
<li><p>qucs</p></li>
</ul>
<p>FPGA bitstream documentation projects:</p>
<ul>
<li><a href="https://github.com/YosysHQ/apicula">Project Apicula</a>: Gowin</li>
<li><a href="https://github.com/YosysHQ/prjtrellis">Project Trellis</a>: Lattice ECP5</li>
<li><a href="https://github.com/YosysHQ/icestorm">Project IceStorm</a>: Lattice iCE40</li>
<li><a href="https://github.com/f4pga/prjxray">Project X-Ray</a>: Xilinx 7-series</li>
</ul>
<p>Companies making boards:</p>
<ul>
<li>Arduino</li>
<li>Raspberry Pi</li>
<li>AdaFruit</li>
</ul>
<p>Research languages:</p>
<ul>
<li>calyx, filament</li>
</ul>
<h2 id="open-source-friendly-boards">Open source friendly boards</h2>
<ul>
<li>Gowin
<ul>
<li>SiPeed Tang Nano</li>
</ul></li>
<li>Lattice ICE40</li>
</ul>
<h2 id="proprietary-tools">Proprietary tools</h2>
<ul>
<li>Xilinx Vivado
<ul>
<li>Xilinx ISE was there before this.</li>
</ul></li>
<li>Intel Quartus</li>
</ul>
<p>By the looks of it, these are unnecessarily heavy on memory and not so user friendly.</p>
<h2 id="designs">Designs</h2>
<ul>
<li>Corundum: FPGA-based NIC for in-network compute (Verilog)
<ul>
<li><a href="https://github.com/corundum/corundum">https://github.com/corundum/corundum</a></li>
</ul></li>
<li>LEON 3: an open source processor design (VHDL)
<ul>
<li>ISA: SPARC V8</li>
<li>By Gaisler research</li>
</ul></li>
<li>Shakthi: RISC-V processor designs (Bluespec)
<ul>
<li>From IIT Madras</li>
<li><a href="https://gitlab.com/shaktiproject">https://gitlab.com/shaktiproject</a></li>
</ul></li>
<li>openPiton: processor
<ul>
<li>From Princeton</li>
<li><a href="https://github.com/PrincetonUniversity/openpiton">https://github.com/PrincetonUniversity/openpiton</a></li>
</ul></li>
</ul>
<h2 id="more">More</h2>
<ul>
<li><a href="https://github.com/ben-marshall/awesome-open-hardware-verification">https://github.com/ben-marshall/awesome-open-hardware-verification</a></li>
<li><a href="https://www.chipsalliance.org/projects/">https://www.chipsalliance.org/projects/</a></li>
<li>wavedrom: javascript app for timing diagrams
<ul>
<li>uses WaveJSON format to store data</li>
</ul></li>
<li><a href="https://opensource.googleblog.com/2021/09/open-source-systemverilog-tools-in-asic-design.html">https://opensource.googleblog.com/2021/09/open-source-systemverilog-tools-in-asic-design.html</a></li>
</ul>
</main>
</body>
</html>
