// Seed: 618849788
module module_0 (
    output tri0 id_0,
    input wor id_1,
    input wire id_2,
    output wand id_3,
    output supply0 id_4
);
  wire id_6;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input tri0 id_2,
    input wand id_3
    , id_14,
    output wire id_4
    , id_15,
    input supply0 id_5,
    input tri0 id_6,
    input supply1 id_7,
    input wor id_8,
    input tri id_9,
    input tri0 id_10,
    input wand id_11,
    output logic id_12
    , id_16
);
  initial begin : LABEL_0
    id_12 <= -1'b0;
    id_16 <= id_1;
  end
  module_0 modCall_1 (
      id_4,
      id_10,
      id_2,
      id_4,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
