
*** Running vivado
    with args -log Proj1_serialDecoder.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Proj1_serialDecoder.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Proj1_serialDecoder.tcl -notrace
Command: synth_design -top Proj1_serialDecoder -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10932 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 943.844 ; gain = 234.078
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Proj1_serialDecoder' [C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.srcs/sources_1/new/Proj1_serialDecoder.vhd:51]
INFO: [Synth 8-3491] module 'Clk_1K' declared at 'C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.srcs/sources_1/new/Clk_1K.vhd:25' bound to instance 'serialDecoder_1K_clk' of component 'Clk_1K' [C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.srcs/sources_1/new/Proj1_serialDecoder.vhd:124]
INFO: [Synth 8-638] synthesizing module 'Clk_1K' [C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.srcs/sources_1/new/Clk_1K.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Clk_1K' (1#1) [C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.srcs/sources_1/new/Clk_1K.vhd:32]
INFO: [Synth 8-3491] module 'UART_Receive_Data' declared at 'C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.srcs/sources_1/new/UART_Receive_Data.vhd:23' bound to instance 'serialDecoder_UART_Receiver' of component 'UART_Receive_Data' [C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.srcs/sources_1/new/Proj1_serialDecoder.vhd:126]
INFO: [Synth 8-638] synthesizing module 'UART_Receive_Data' [C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.srcs/sources_1/new/UART_Receive_Data.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'UART_Receive_Data' (2#1) [C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.srcs/sources_1/new/UART_Receive_Data.vhd:32]
INFO: [Synth 8-3491] module 'seg_decoder' declared at 'C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.srcs/sources_1/new/Seg_Decoder.vhd:30' bound to instance 'serialDecoder_leftSeg' of component 'Seg_Decoder' [C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.srcs/sources_1/new/Proj1_serialDecoder.vhd:128]
INFO: [Synth 8-638] synthesizing module 'seg_decoder' [C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.srcs/sources_1/new/Seg_Decoder.vhd:38]
INFO: [Synth 8-226] default block is never used [C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.srcs/sources_1/new/Seg_Decoder.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'seg_decoder' (3#1) [C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.srcs/sources_1/new/Seg_Decoder.vhd:38]
INFO: [Synth 8-3491] module 'seg_decoder' declared at 'C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.srcs/sources_1/new/Seg_Decoder.vhd:30' bound to instance 'serialDecoder_rightSeg' of component 'Seg_Decoder' [C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.srcs/sources_1/new/Proj1_serialDecoder.vhd:129]
INFO: [Synth 8-3491] module 'counter_2bit' declared at 'C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.srcs/sources_1/new/counter_2bit.vhd:27' bound to instance 'serialDecoder_2bitCounter' of component 'counter_2bit' [C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.srcs/sources_1/new/Proj1_serialDecoder.vhd:131]
INFO: [Synth 8-638] synthesizing module 'counter_2bit' [C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.srcs/sources_1/new/counter_2bit.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'counter_2bit' (4#1) [C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.srcs/sources_1/new/counter_2bit.vhd:37]
INFO: [Synth 8-3491] module 'mux_4to1' declared at 'C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.srcs/sources_1/new/mux_4to1.vhd:28' bound to instance 'serialDecoder_mux' of component 'mux_4to1' [C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.srcs/sources_1/new/Proj1_serialDecoder.vhd:133]
INFO: [Synth 8-638] synthesizing module 'mux_4to1' [C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.srcs/sources_1/new/mux_4to1.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.srcs/sources_1/new/mux_4to1.vhd:52]
WARNING: [Synth 8-614] signal 'anode_out_temp' is read in the process but is not in the sensitivity list [C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.srcs/sources_1/new/mux_4to1.vhd:50]
WARNING: [Synth 8-614] signal 'current_LeftSegData' is read in the process but is not in the sensitivity list [C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.srcs/sources_1/new/mux_4to1.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'mux_4to1' (5#1) [C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.srcs/sources_1/new/mux_4to1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Proj1_serialDecoder' (6#1) [C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.srcs/sources_1/new/Proj1_serialDecoder.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.152 ; gain = 307.387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.152 ; gain = 307.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.152 ; gain = 307.387
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1017.152 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.srcs/constrs_1/new/project1_pins_1.xdc]
Finished Parsing XDC File [C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.srcs/constrs_1/new/project1_pins_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.srcs/constrs_1/new/project1_pins_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Proj1_serialDecoder_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Proj1_serialDecoder_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1110.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1110.027 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1110.027 ; gain = 400.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1110.027 ; gain = 400.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1110.027 ; gain = 400.262
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Segs_out_reg' [C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.srcs/sources_1/new/mux_4to1.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1110.027 ; gain = 400.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Clk_1K 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module UART_Receive_Data 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter_2bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module mux_4to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design Proj1_serialDecoder has port anode_out[3] driven by constant 1
WARNING: [Synth 8-3917] design Proj1_serialDecoder has port anode_out[2] driven by constant 1
INFO: [Synth 8-3886] merging instance 'serialDecoder_UART_Receiver/bit_time_reg[0]' (FDRE) to 'serialDecoder_UART_Receiver/bit_time_reg[15]'
INFO: [Synth 8-3886] merging instance 'serialDecoder_UART_Receiver/bit_time_reg[1]' (FDRE) to 'serialDecoder_UART_Receiver/bit_time_reg[15]'
INFO: [Synth 8-3886] merging instance 'serialDecoder_UART_Receiver/bit_time_reg[2]' (FDSE) to 'serialDecoder_UART_Receiver/bit_time_reg[4]'
INFO: [Synth 8-3886] merging instance 'serialDecoder_UART_Receiver/bit_time_reg[3]' (FDRE) to 'serialDecoder_UART_Receiver/bit_time_reg[15]'
INFO: [Synth 8-3886] merging instance 'serialDecoder_UART_Receiver/bit_time_reg[4]' (FDSE) to 'serialDecoder_UART_Receiver/bit_time_reg[6]'
INFO: [Synth 8-3886] merging instance 'serialDecoder_UART_Receiver/bit_time_reg[5]' (FDSE) to 'serialDecoder_UART_Receiver/bit_time_reg[11]'
INFO: [Synth 8-3886] merging instance 'serialDecoder_UART_Receiver/bit_time_reg[6]' (FDSE) to 'serialDecoder_UART_Receiver/bit_time_reg[9]'
INFO: [Synth 8-3886] merging instance 'serialDecoder_UART_Receiver/bit_time_reg[7]' (FDSE) to 'serialDecoder_UART_Receiver/bit_time_reg[11]'
INFO: [Synth 8-3886] merging instance 'serialDecoder_UART_Receiver/bit_time_reg[8]' (FDRE) to 'serialDecoder_UART_Receiver/bit_time_reg[15]'
INFO: [Synth 8-3886] merging instance 'serialDecoder_UART_Receiver/bit_time_reg[9]' (FDSE) to 'serialDecoder_UART_Receiver/bit_time_reg[12]'
INFO: [Synth 8-3886] merging instance 'serialDecoder_UART_Receiver/bit_time_reg[10]' (FDRE) to 'serialDecoder_UART_Receiver/bit_time_reg[15]'
INFO: [Synth 8-3886] merging instance 'serialDecoder_UART_Receiver/bit_time_reg[14]' (FDRE) to 'serialDecoder_UART_Receiver/bit_time_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serialDecoder_UART_Receiver/bit_time_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serialDecoder_UART_Receiver/State_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\serialDecoder_mux/Segs_out_reg[0] )
WARNING: [Synth 8-3332] Sequential element (serialDecoder_mux/Segs_out_reg[0]) is unused and will be removed from module Proj1_serialDecoder.
WARNING: [Synth 8-3332] Sequential element (serialDecoder_mux/Segs_out_reg[1]) is unused and will be removed from module Proj1_serialDecoder.
WARNING: [Synth 8-3332] Sequential element (serialDecoder_mux/Segs_out_reg[2]) is unused and will be removed from module Proj1_serialDecoder.
WARNING: [Synth 8-3332] Sequential element (serialDecoder_mux/Segs_out_reg[3]) is unused and will be removed from module Proj1_serialDecoder.
WARNING: [Synth 8-3332] Sequential element (serialDecoder_mux/Segs_out_reg[4]) is unused and will be removed from module Proj1_serialDecoder.
WARNING: [Synth 8-3332] Sequential element (serialDecoder_mux/Segs_out_reg[5]) is unused and will be removed from module Proj1_serialDecoder.
WARNING: [Synth 8-3332] Sequential element (serialDecoder_mux/Segs_out_reg[6]) is unused and will be removed from module Proj1_serialDecoder.
WARNING: [Synth 8-3332] Sequential element (serialDecoder_mux/Segs_out_reg[7]) is unused and will be removed from module Proj1_serialDecoder.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1110.027 ; gain = 400.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1110.027 ; gain = 400.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1110.027 ; gain = 400.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1114.434 ; gain = 404.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1119.219 ; gain = 409.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1119.219 ; gain = 409.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1119.219 ; gain = 409.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1119.219 ; gain = 409.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1119.219 ; gain = 409.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1119.219 ; gain = 409.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    30|
|3     |LUT1   |     5|
|4     |LUT2   |    27|
|5     |LUT3   |    22|
|6     |LUT4   |    33|
|7     |LUT5   |    11|
|8     |LUT6   |    27|
|9     |FDCE   |    17|
|10    |FDRE   |    88|
|11    |IBUF   |     4|
|12    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------+------------------+------+
|      |Instance                      |Module            |Cells |
+------+------------------------------+------------------+------+
|1     |top                           |                  |   277|
|2     |  serialDecoder_1K_clk        |Clk_1K            |    34|
|3     |  serialDecoder_2bitCounter   |counter_2bit      |     5|
|4     |  serialDecoder_UART_Receiver |UART_Receive_Data |   221|
+------+------------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1119.219 ; gain = 409.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1119.219 ; gain = 316.578
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1119.219 ; gain = 409.453
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1131.117 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1137.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1137.270 ; gain = 713.355
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1137.270 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/19896/EGR426_hayejord_Project1/EGR426_hayejord_Project1.runs/synth_1/Proj1_serialDecoder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Proj1_serialDecoder_utilization_synth.rpt -pb Proj1_serialDecoder_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  9 10:18:43 2022...
