

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_1_4_0_0_ap_fixed_16_4_5_3_0_config5_s'
================================================================
* Date:           Sat Jul 22 16:05:43 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.131 ns|     0.42 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  16.650 ns|  16.650 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.45>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_17 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5"   --->   Operation 7 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_18 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 8 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_19 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 9 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_20 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 10 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_21 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 11 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read34 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 12 'read' 'p_read34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln1171_13 = zext i8 %p_read_21"   --->   Operation 13 'zext' 'zext_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [3/3] (2.45ns)   --->   "%mul_ln1171_5 = mul i14 %zext_ln1171_13, i14 16359"   --->   Operation 14 'mul' 'mul_ln1171_5' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [3/3] (2.45ns)   --->   "%mul_ln1171_6 = mul i14 %zext_ln1171_13, i14 45"   --->   Operation 15 'mul' 'mul_ln1171_6' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln1171_20 = zext i8 %p_read_20"   --->   Operation 16 'zext' 'zext_ln1171_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [3/3] (2.45ns)   --->   "%mul_ln1171_12 = mul i14 %zext_ln1171_20, i14 59"   --->   Operation 17 'mul' 'mul_ln1171_12' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln1171_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_20, i5 0"   --->   Operation 18 'bitconcatenate' 'shl_ln1171_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln1171_21 = zext i13 %shl_ln1171_s"   --->   Operation 19 'zext' 'zext_ln1171_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.53ns)   --->   "%sub_ln1171_12 = sub i14 0, i14 %zext_ln1171_21"   --->   Operation 20 'sub' 'sub_ln1171_12' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%lshr_ln717_2 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_20, i32 2, i32 7"   --->   Operation 21 'partselect' 'lshr_ln717_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln1171_25 = zext i8 %p_read_19"   --->   Operation 22 'zext' 'zext_ln1171_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln1171_26 = zext i8 %p_read_19"   --->   Operation 23 'zext' 'zext_ln1171_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln1171_27 = zext i8 %p_read_19"   --->   Operation 24 'zext' 'zext_ln1171_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [3/3] (2.45ns)   --->   "%mul_ln1171_17 = mul i14 %zext_ln1171_27, i14 38"   --->   Operation 25 'mul' 'mul_ln1171_17' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [3/3] (2.45ns)   --->   "%mul_ln717 = mul i13 %zext_ln1171_26, i13 25"   --->   Operation 26 'mul' 'mul_ln717' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [3/3] (2.45ns)   --->   "%mul_ln1171_22 = mul i15 %zext_ln1171_25, i15 32709"   --->   Operation 27 'mul' 'mul_ln1171_22' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%lshr_ln717_4 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_19, i32 3, i32 7"   --->   Operation 28 'partselect' 'lshr_ln717_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1171_34 = zext i8 %p_read_18"   --->   Operation 29 'zext' 'zext_ln1171_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1171_35 = zext i8 %p_read_18"   --->   Operation 30 'zext' 'zext_ln1171_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1171_37 = zext i8 %p_read_18"   --->   Operation 31 'zext' 'zext_ln1171_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [3/3] (2.45ns)   --->   "%mul_ln717_1 = mul i13 %zext_ln1171_34, i13 26"   --->   Operation 32 'mul' 'mul_ln717_1' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [3/3] (2.45ns)   --->   "%mul_ln1171_28 = mul i14 %zext_ln1171_35, i14 16363"   --->   Operation 33 'mul' 'mul_ln1171_28' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [3/3] (2.45ns)   --->   "%mul_ln1171_30 = mul i15 %zext_ln1171_37, i15 71"   --->   Operation 34 'mul' 'mul_ln1171_30' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln1171_43 = zext i8 %p_read_17"   --->   Operation 35 'zext' 'zext_ln1171_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1171_44 = zext i8 %p_read_17"   --->   Operation 36 'zext' 'zext_ln1171_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln1171_45 = zext i8 %p_read_17"   --->   Operation 37 'zext' 'zext_ln1171_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln1171_18 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_17, i5 0"   --->   Operation 38 'bitconcatenate' 'shl_ln1171_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1171_46 = zext i13 %shl_ln1171_18"   --->   Operation 39 'zext' 'zext_ln1171_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.53ns)   --->   "%sub_ln1171_25 = sub i14 0, i14 %zext_ln1171_46"   --->   Operation 40 'sub' 'sub_ln1171_25' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [3/3] (2.45ns)   --->   "%mul_ln717_2 = mul i13 %zext_ln1171_45, i13 29"   --->   Operation 41 'mul' 'mul_ln717_2' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [3/3] (2.45ns)   --->   "%mul_ln1171_32 = mul i14 %zext_ln1171_43, i14 16362"   --->   Operation 42 'mul' 'mul_ln1171_32' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [3/3] (2.45ns)   --->   "%mul_ln1171_34 = mul i15 %zext_ln1171_44, i15 32716"   --->   Operation 43 'mul' 'mul_ln1171_34' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [3/3] (2.45ns)   --->   "%mul_ln1171_36 = mul i14 %zext_ln1171_43, i14 16363"   --->   Operation 44 'mul' 'mul_ln1171_36' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [3/3] (2.45ns)   --->   "%mul_ln1171_37 = mul i14 %zext_ln1171_43, i14 39"   --->   Operation 45 'mul' 'mul_ln1171_37' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.45>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1171_3 = zext i8 %p_read34"   --->   Operation 46 'zext' 'zext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [3/3] (2.45ns)   --->   "%mul_ln1171 = mul i14 %zext_ln1171_3, i14 52"   --->   Operation 47 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [3/3] (2.45ns)   --->   "%mul_ln1171_1 = mul i14 %zext_ln1171_3, i14 16357"   --->   Operation 48 'mul' 'mul_ln1171_1' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1171_12 = zext i8 %p_read_21"   --->   Operation 49 'zext' 'zext_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [2/3] (2.45ns)   --->   "%mul_ln1171_5 = mul i14 %zext_ln1171_13, i14 16359"   --->   Operation 50 'mul' 'mul_ln1171_5' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [2/3] (2.45ns)   --->   "%mul_ln1171_6 = mul i14 %zext_ln1171_13, i14 45"   --->   Operation 51 'mul' 'mul_ln1171_6' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [3/3] (2.45ns)   --->   "%mul_ln1171_7 = mul i15 %zext_ln1171_12, i15 32731"   --->   Operation 52 'mul' 'mul_ln1171_7' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [3/3] (2.45ns)   --->   "%mul_ln1171_8 = mul i15 %zext_ln1171_12, i15 32714"   --->   Operation 53 'mul' 'mul_ln1171_8' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [3/3] (2.45ns)   --->   "%mul_ln1171_9 = mul i15 %zext_ln1171_12, i15 32709"   --->   Operation 54 'mul' 'mul_ln1171_9' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%r_V_2 = zext i8 %p_read_20"   --->   Operation 55 'zext' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1171_19 = zext i8 %p_read_20"   --->   Operation 56 'zext' 'zext_ln1171_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [2/3] (2.45ns)   --->   "%mul_ln1171_12 = mul i14 %zext_ln1171_20, i14 59"   --->   Operation 57 'mul' 'mul_ln1171_12' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1171_17 = sext i14 %sub_ln1171_12"   --->   Operation 58 'sext' 'sext_ln1171_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.52ns)   --->   "%sub_ln1171_13 = sub i15 %sext_ln1171_17, i15 %zext_ln1171_19"   --->   Operation 59 'sub' 'sub_ln1171_13' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln717_38 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_13, i32 3, i32 14"   --->   Operation 60 'partselect' 'trunc_ln717_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [3/3] (2.45ns)   --->   "%mul_ln1171_13 = mul i16 %r_V_2, i16 65426"   --->   Operation 61 'mul' 'mul_ln1171_13' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [3/3] (2.45ns)   --->   "%mul_ln1171_14 = mul i16 %r_V_2, i16 65447"   --->   Operation 62 'mul' 'mul_ln1171_14' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [3/3] (2.45ns)   --->   "%mul_ln1171_15 = mul i15 %zext_ln1171_19, i15 32713"   --->   Operation 63 'mul' 'mul_ln1171_15' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [3/3] (2.45ns)   --->   "%mul_ln1171_16 = mul i15 %zext_ln1171_19, i15 32715"   --->   Operation 64 'mul' 'mul_ln1171_16' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%r_V_3 = zext i8 %p_read_19"   --->   Operation 65 'zext' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [2/3] (2.45ns)   --->   "%mul_ln1171_17 = mul i14 %zext_ln1171_27, i14 38"   --->   Operation 66 'mul' 'mul_ln1171_17' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [3/3] (2.45ns)   --->   "%mul_ln1171_18 = mul i16 %r_V_3, i16 65434"   --->   Operation 67 'mul' 'mul_ln1171_18' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [3/3] (2.45ns)   --->   "%mul_ln1171_19 = mul i16 %r_V_3, i16 65439"   --->   Operation 68 'mul' 'mul_ln1171_19' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [3/3] (2.45ns)   --->   "%mul_ln1171_20 = mul i16 %r_V_3, i16 65444"   --->   Operation 69 'mul' 'mul_ln1171_20' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [2/3] (2.45ns)   --->   "%mul_ln717 = mul i13 %zext_ln1171_26, i13 25"   --->   Operation 70 'mul' 'mul_ln717' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln1171_11 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_19, i5 0"   --->   Operation 71 'bitconcatenate' 'shl_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1171_28 = zext i13 %shl_ln1171_11"   --->   Operation 72 'zext' 'zext_ln1171_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.53ns)   --->   "%sub_ln1171_16 = sub i14 0, i14 %zext_ln1171_28"   --->   Operation 73 'sub' 'sub_ln1171_16' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [3/3] (2.45ns)   --->   "%mul_ln1171_21 = mul i16 %r_V_3, i16 65460"   --->   Operation 74 'mul' 'mul_ln1171_21' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [2/3] (2.45ns)   --->   "%mul_ln1171_22 = mul i15 %zext_ln1171_25, i15 32709"   --->   Operation 75 'mul' 'mul_ln1171_22' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [3/3] (2.45ns)   --->   "%mul_ln1171_23 = mul i16 %r_V_3, i16 65455"   --->   Operation 76 'mul' 'mul_ln1171_23' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_19, i7 0"   --->   Operation 77 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1171_31 = zext i15 %tmp"   --->   Operation 78 'zext' 'zext_ln1171_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.53ns)   --->   "%sub_ln1171_31 = sub i16 %r_V_3, i16 %zext_ln1171_31"   --->   Operation 79 'sub' 'sub_ln1171_31' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln717_53 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_31, i32 3, i32 15"   --->   Operation 80 'partselect' 'trunc_ln717_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [3/3] (2.45ns)   --->   "%mul_ln1171_24 = mul i16 %r_V_3, i16 65457"   --->   Operation 81 'mul' 'mul_ln1171_24' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%r_V_5 = zext i8 %p_read_18"   --->   Operation 82 'zext' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [2/3] (2.45ns)   --->   "%mul_ln717_1 = mul i13 %zext_ln1171_34, i13 26"   --->   Operation 83 'mul' 'mul_ln717_1' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [3/3] (2.45ns)   --->   "%mul_ln1171_26 = mul i16 %r_V_5, i16 65428"   --->   Operation 84 'mul' 'mul_ln1171_26' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [3/3] (2.45ns)   --->   "%mul_ln1171_27 = mul i16 %r_V_5, i16 65445"   --->   Operation 85 'mul' 'mul_ln1171_27' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [2/3] (2.45ns)   --->   "%mul_ln1171_28 = mul i14 %zext_ln1171_35, i14 16363"   --->   Operation 86 'mul' 'mul_ln1171_28' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [3/3] (2.45ns)   --->   "%mul_ln1171_29 = mul i16 %r_V_5, i16 65465"   --->   Operation 87 'mul' 'mul_ln1171_29' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [2/3] (2.45ns)   --->   "%mul_ln1171_30 = mul i15 %zext_ln1171_37, i15 71"   --->   Operation 88 'mul' 'mul_ln1171_30' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln1171_15 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_18, i5 0"   --->   Operation 89 'bitconcatenate' 'shl_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln1171_40 = zext i13 %shl_ln1171_15"   --->   Operation 90 'zext' 'zext_ln1171_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.53ns)   --->   "%sub_ln1171_21 = sub i14 0, i14 %zext_ln1171_40"   --->   Operation 91 'sub' 'sub_ln1171_21' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [3/3] (2.45ns)   --->   "%mul_ln1171_31 = mul i15 %zext_ln1171_37, i15 32729"   --->   Operation 92 'mul' 'mul_ln1171_31' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%r_V_6 = zext i8 %p_read_17"   --->   Operation 93 'zext' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1171_22 = sext i14 %sub_ln1171_25"   --->   Operation 94 'sext' 'sext_ln1171_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.52ns)   --->   "%sub_ln1171_26 = sub i15 %sext_ln1171_22, i15 %zext_ln1171_44"   --->   Operation 95 'sub' 'sub_ln1171_26' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln717_67 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_26, i32 3, i32 14"   --->   Operation 96 'partselect' 'trunc_ln717_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [2/3] (2.45ns)   --->   "%mul_ln717_2 = mul i13 %zext_ln1171_45, i13 29"   --->   Operation 97 'mul' 'mul_ln717_2' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [2/3] (2.45ns)   --->   "%mul_ln1171_32 = mul i14 %zext_ln1171_43, i14 16362"   --->   Operation 98 'mul' 'mul_ln1171_32' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [3/3] (2.45ns)   --->   "%mul_ln1171_33 = mul i16 %r_V_6, i16 65469"   --->   Operation 99 'mul' 'mul_ln1171_33' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [2/3] (2.45ns)   --->   "%mul_ln1171_34 = mul i15 %zext_ln1171_44, i15 32716"   --->   Operation 100 'mul' 'mul_ln1171_34' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [3/3] (2.45ns)   --->   "%mul_ln1171_35 = mul i16 %r_V_6, i16 65419"   --->   Operation 101 'mul' 'mul_ln1171_35' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [2/3] (2.45ns)   --->   "%mul_ln1171_36 = mul i14 %zext_ln1171_43, i14 16363"   --->   Operation 102 'mul' 'mul_ln1171_36' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [2/3] (2.45ns)   --->   "%mul_ln1171_37 = mul i14 %zext_ln1171_43, i14 39"   --->   Operation 103 'mul' 'mul_ln1171_37' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [3/3] (2.45ns)   --->   "%mul_ln1171_38 = mul i16 %r_V_6, i16 65436"   --->   Operation 104 'mul' 'mul_ln1171_38' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.45>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%r_V_0 = zext i8 %p_read34"   --->   Operation 105 'zext' 'r_V_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln1171_2 = zext i8 %p_read34"   --->   Operation 106 'zext' 'zext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [2/3] (2.45ns)   --->   "%mul_ln1171 = mul i14 %zext_ln1171_3, i14 52"   --->   Operation 107 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [2/3] (2.45ns)   --->   "%mul_ln1171_1 = mul i14 %zext_ln1171_3, i14 16357"   --->   Operation 108 'mul' 'mul_ln1171_1' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [3/3] (2.45ns)   --->   "%mul_ln1171_2 = mul i15 %zext_ln1171_2, i15 32733"   --->   Operation 109 'mul' 'mul_ln1171_2' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [3/3] (2.45ns)   --->   "%mul_ln1171_3 = mul i15 %zext_ln1171_2, i15 32730"   --->   Operation 110 'mul' 'mul_ln1171_3' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [3/3] (2.45ns)   --->   "%mul_ln1171_4 = mul i16 %r_V_0, i16 65462"   --->   Operation 111 'mul' 'mul_ln1171_4' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%r_V_1 = zext i8 %p_read_21"   --->   Operation 112 'zext' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln1171_11 = zext i8 %p_read_21"   --->   Operation 113 'zext' 'zext_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln717_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_21, i5 0"   --->   Operation 114 'bitconcatenate' 'shl_ln717_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.53ns)   --->   "%sub_ln717_1 = sub i13 %shl_ln717_2, i13 %zext_ln1171_11"   --->   Operation 115 'sub' 'sub_ln717_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/3] (2.45ns)   --->   "%mul_ln1171_5 = mul i14 %zext_ln1171_13, i14 16359"   --->   Operation 116 'mul' 'mul_ln1171_5' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln717_28 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_5, i32 3, i32 13"   --->   Operation 117 'partselect' 'trunc_ln717_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/3] (2.45ns)   --->   "%mul_ln1171_6 = mul i14 %zext_ln1171_13, i14 45"   --->   Operation 118 'mul' 'mul_ln1171_6' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [2/3] (2.45ns)   --->   "%mul_ln1171_7 = mul i15 %zext_ln1171_12, i15 32731"   --->   Operation 119 'mul' 'mul_ln1171_7' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [2/3] (2.45ns)   --->   "%mul_ln1171_8 = mul i15 %zext_ln1171_12, i15 32714"   --->   Operation 120 'mul' 'mul_ln1171_8' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [2/3] (2.45ns)   --->   "%mul_ln1171_9 = mul i15 %zext_ln1171_12, i15 32709"   --->   Operation 121 'mul' 'mul_ln1171_9' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [3/3] (2.45ns)   --->   "%mul_ln1171_10 = mul i16 %r_V_1, i16 65435"   --->   Operation 122 'mul' 'mul_ln1171_10' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [3/3] (2.45ns)   --->   "%mul_ln1171_11 = mul i16 %r_V_1, i16 65439"   --->   Operation 123 'mul' 'mul_ln1171_11' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/3] (2.45ns)   --->   "%mul_ln1171_12 = mul i14 %zext_ln1171_20, i14 59"   --->   Operation 124 'mul' 'mul_ln1171_12' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [2/3] (2.45ns)   --->   "%mul_ln1171_13 = mul i16 %r_V_2, i16 65426"   --->   Operation 125 'mul' 'mul_ln1171_13' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [2/3] (2.45ns)   --->   "%mul_ln1171_14 = mul i16 %r_V_2, i16 65447"   --->   Operation 126 'mul' 'mul_ln1171_14' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [2/3] (2.45ns)   --->   "%mul_ln1171_15 = mul i15 %zext_ln1171_19, i15 32713"   --->   Operation 127 'mul' 'mul_ln1171_15' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [2/3] (2.45ns)   --->   "%mul_ln1171_16 = mul i15 %zext_ln1171_19, i15 32715"   --->   Operation 128 'mul' 'mul_ln1171_16' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/3] (2.45ns)   --->   "%mul_ln1171_17 = mul i14 %zext_ln1171_27, i14 38"   --->   Operation 129 'mul' 'mul_ln1171_17' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [2/3] (2.45ns)   --->   "%mul_ln1171_18 = mul i16 %r_V_3, i16 65434"   --->   Operation 130 'mul' 'mul_ln1171_18' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [2/3] (2.45ns)   --->   "%mul_ln1171_19 = mul i16 %r_V_3, i16 65439"   --->   Operation 131 'mul' 'mul_ln1171_19' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [2/3] (2.45ns)   --->   "%mul_ln1171_20 = mul i16 %r_V_3, i16 65444"   --->   Operation 132 'mul' 'mul_ln1171_20' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln717_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_19, i4 0"   --->   Operation 133 'bitconcatenate' 'shl_ln717_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln717_5 = zext i12 %shl_ln717_5"   --->   Operation 134 'zext' 'zext_ln717_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln717_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_19, i2 0"   --->   Operation 135 'bitconcatenate' 'shl_ln717_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln717_6 = zext i10 %shl_ln717_6"   --->   Operation 136 'zext' 'zext_ln717_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (1.54ns)   --->   "%sub_ln717_3 = sub i13 %zext_ln717_5, i13 %zext_ln717_6"   --->   Operation 137 'sub' 'sub_ln717_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/3] (2.45ns)   --->   "%mul_ln717 = mul i13 %zext_ln1171_26, i13 25"   --->   Operation 138 'mul' 'mul_ln717' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1171_18 = sext i14 %sub_ln1171_16"   --->   Operation 139 'sext' 'sext_ln1171_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln1171_12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_19, i1 0"   --->   Operation 140 'bitconcatenate' 'shl_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln1171_29 = zext i9 %shl_ln1171_12"   --->   Operation 141 'zext' 'zext_ln1171_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (1.52ns)   --->   "%sub_ln1171_17 = sub i15 %sext_ln1171_18, i15 %zext_ln1171_29"   --->   Operation 142 'sub' 'sub_ln1171_17' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln717_49 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_17, i32 3, i32 14"   --->   Operation 143 'partselect' 'trunc_ln717_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [2/3] (2.45ns)   --->   "%mul_ln1171_21 = mul i16 %r_V_3, i16 65460"   --->   Operation 144 'mul' 'mul_ln1171_21' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/3] (2.45ns)   --->   "%mul_ln1171_22 = mul i15 %zext_ln1171_25, i15 32709"   --->   Operation 145 'mul' 'mul_ln1171_22' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln717_51 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_22, i32 3, i32 14"   --->   Operation 146 'partselect' 'trunc_ln717_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln1171_30 = zext i10 %shl_ln717_6"   --->   Operation 147 'zext' 'zext_ln1171_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (1.53ns)   --->   "%add_ln1171 = add i14 %zext_ln1171_28, i14 %zext_ln1171_30"   --->   Operation 148 'add' 'add_ln1171' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%lshr_ln717_3 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171, i32 3, i32 13"   --->   Operation 149 'partselect' 'lshr_ln717_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [2/3] (2.45ns)   --->   "%mul_ln1171_23 = mul i16 %r_V_3, i16 65455"   --->   Operation 150 'mul' 'mul_ln1171_23' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [2/3] (2.45ns)   --->   "%mul_ln1171_24 = mul i16 %r_V_3, i16 65457"   --->   Operation 151 'mul' 'mul_ln1171_24' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%shl_ln1171_13 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_19, i6 0"   --->   Operation 152 'bitconcatenate' 'shl_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1171_32 = zext i14 %shl_ln1171_13"   --->   Operation 153 'zext' 'zext_ln1171_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (1.52ns)   --->   "%sub_ln1171_18 = sub i15 0, i15 %zext_ln1171_32"   --->   Operation 154 'sub' 'sub_ln1171_18' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [3/3] (2.45ns)   --->   "%mul_ln1171_25 = mul i15 %zext_ln1171_37, i15 32713"   --->   Operation 155 'mul' 'mul_ln1171_25' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/3] (2.45ns)   --->   "%mul_ln717_1 = mul i13 %zext_ln1171_34, i13 26"   --->   Operation 156 'mul' 'mul_ln717_1' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [2/3] (2.45ns)   --->   "%mul_ln1171_26 = mul i16 %r_V_5, i16 65428"   --->   Operation 157 'mul' 'mul_ln1171_26' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [2/3] (2.45ns)   --->   "%mul_ln1171_27 = mul i16 %r_V_5, i16 65445"   --->   Operation 158 'mul' 'mul_ln1171_27' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/3] (2.45ns)   --->   "%mul_ln1171_28 = mul i14 %zext_ln1171_35, i14 16363"   --->   Operation 159 'mul' 'mul_ln1171_28' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln717_61 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_28, i32 3, i32 13"   --->   Operation 160 'partselect' 'trunc_ln717_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [2/3] (2.45ns)   --->   "%mul_ln1171_29 = mul i16 %r_V_5, i16 65465"   --->   Operation 161 'mul' 'mul_ln1171_29' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/3] (2.45ns)   --->   "%mul_ln1171_30 = mul i15 %zext_ln1171_37, i15 71"   --->   Operation 162 'mul' 'mul_ln1171_30' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1171_20 = sext i14 %sub_ln1171_21"   --->   Operation 163 'sext' 'sext_ln1171_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (1.52ns)   --->   "%sub_ln1171_22 = sub i15 %sext_ln1171_20, i15 %zext_ln1171_37"   --->   Operation 164 'sub' 'sub_ln1171_22' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln717_64 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_22, i32 3, i32 14"   --->   Operation 165 'partselect' 'trunc_ln717_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [2/3] (2.45ns)   --->   "%mul_ln1171_31 = mul i15 %zext_ln1171_37, i15 32729"   --->   Operation 166 'mul' 'mul_ln1171_31' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%shl_ln1171_16 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_18, i6 0"   --->   Operation 167 'bitconcatenate' 'shl_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln1171_41 = zext i14 %shl_ln1171_16"   --->   Operation 168 'zext' 'zext_ln1171_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (1.52ns)   --->   "%sub_ln1171_23 = sub i15 0, i15 %zext_ln1171_41"   --->   Operation 169 'sub' 'sub_ln1171_23' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%shl_ln1171_19 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_17, i3 0"   --->   Operation 170 'bitconcatenate' 'shl_ln1171_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln1171_47 = zext i11 %shl_ln1171_19"   --->   Operation 171 'zext' 'zext_ln1171_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (1.48ns)   --->   "%sub_ln1171_27 = sub i12 0, i12 %zext_ln1171_47"   --->   Operation 172 'sub' 'sub_ln1171_27' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/3] (2.45ns)   --->   "%mul_ln717_2 = mul i13 %zext_ln1171_45, i13 29"   --->   Operation 173 'mul' 'mul_ln717_2' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%shl_ln1171_20 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_17, i1 0"   --->   Operation 174 'bitconcatenate' 'shl_ln1171_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln1171_48 = zext i9 %shl_ln1171_20"   --->   Operation 175 'zext' 'zext_ln1171_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (1.48ns)   --->   "%sub_ln1171_29 = sub i12 %zext_ln1171_48, i12 %zext_ln1171_47"   --->   Operation 176 'sub' 'sub_ln1171_29' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln717_69 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_29, i32 3, i32 11"   --->   Operation 177 'partselect' 'trunc_ln717_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/3] (2.45ns)   --->   "%mul_ln1171_32 = mul i14 %zext_ln1171_43, i14 16362"   --->   Operation 178 'mul' 'mul_ln1171_32' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln717_70 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_32, i32 3, i32 13"   --->   Operation 179 'partselect' 'trunc_ln717_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [2/3] (2.45ns)   --->   "%mul_ln1171_33 = mul i16 %r_V_6, i16 65469"   --->   Operation 180 'mul' 'mul_ln1171_33' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/3] (2.45ns)   --->   "%mul_ln1171_34 = mul i15 %zext_ln1171_44, i15 32716"   --->   Operation 181 'mul' 'mul_ln1171_34' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln717_72 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_34, i32 3, i32 14"   --->   Operation 182 'partselect' 'trunc_ln717_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [2/3] (2.45ns)   --->   "%mul_ln1171_35 = mul i16 %r_V_6, i16 65419"   --->   Operation 183 'mul' 'mul_ln1171_35' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/3] (2.45ns)   --->   "%mul_ln1171_36 = mul i14 %zext_ln1171_43, i14 16363"   --->   Operation 184 'mul' 'mul_ln1171_36' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln717_74 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_36, i32 3, i32 13"   --->   Operation 185 'partselect' 'trunc_ln717_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/3] (2.45ns)   --->   "%mul_ln1171_37 = mul i14 %zext_ln1171_43, i14 39"   --->   Operation 186 'mul' 'mul_ln1171_37' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [2/3] (2.45ns)   --->   "%mul_ln1171_38 = mul i16 %r_V_6, i16 65436"   --->   Operation 187 'mul' 'mul_ln1171_38' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln712_1 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_1, i32 3, i32 12"   --->   Operation 188 'partselect' 'trunc_ln712_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln712_2 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_6, i32 3, i32 13"   --->   Operation 189 'partselect' 'trunc_ln712_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln712_3 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_12, i32 3, i32 13"   --->   Operation 190 'partselect' 'trunc_ln712_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln712_4 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_17, i32 3, i32 13"   --->   Operation 191 'partselect' 'trunc_ln712_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln712_5 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_3, i32 3, i32 12"   --->   Operation 192 'partselect' 'trunc_ln712_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln712_6 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717, i32 3, i32 12"   --->   Operation 193 'partselect' 'trunc_ln712_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln712_7 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_1, i32 3, i32 12"   --->   Operation 194 'partselect' 'trunc_ln712_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln712_8 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_30, i32 3, i32 14"   --->   Operation 195 'partselect' 'trunc_ln712_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln712_9 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_2, i32 3, i32 12"   --->   Operation 196 'partselect' 'trunc_ln712_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln712_s = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_37, i32 3, i32 13"   --->   Operation 197 'partselect' 'trunc_ln712_s' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.45>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i8 %p_read34"   --->   Operation 198 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read34, i4 0"   --->   Operation 199 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln717 = zext i12 %shl_ln"   --->   Operation 200 'zext' 'zext_ln717' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (1.54ns)   --->   "%add_ln717 = add i13 %zext_ln717, i13 %zext_ln1171"   --->   Operation 201 'add' 'add_ln717' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717, i32 3, i32 12"   --->   Operation 202 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/3] (2.45ns)   --->   "%mul_ln1171 = mul i14 %zext_ln1171_3, i14 52"   --->   Operation 203 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%lshr_ln717_s = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171, i32 3, i32 13"   --->   Operation 204 'partselect' 'lshr_ln717_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%shl_ln1171_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read34, i6 0"   --->   Operation 205 'bitconcatenate' 'shl_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln1171_5 = zext i14 %shl_ln1171_1"   --->   Operation 206 'zext' 'zext_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (1.52ns)   --->   "%sub_ln1171_1 = sub i15 0, i15 %zext_ln1171_5"   --->   Operation 207 'sub' 'sub_ln1171_1' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%shl_ln717_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read34, i5 0"   --->   Operation 208 'bitconcatenate' 'shl_ln717_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (1.53ns)   --->   "%sub_ln717 = sub i13 %shl_ln717_1, i13 %zext_ln1171"   --->   Operation 209 'sub' 'sub_ln717' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [1/3] (2.45ns)   --->   "%mul_ln1171_1 = mul i14 %zext_ln1171_3, i14 16357"   --->   Operation 210 'mul' 'mul_ln1171_1' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln717_21 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_1, i32 3, i32 13"   --->   Operation 211 'partselect' 'trunc_ln717_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [2/3] (2.45ns)   --->   "%mul_ln1171_2 = mul i15 %zext_ln1171_2, i15 32733"   --->   Operation 212 'mul' 'mul_ln1171_2' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 213 [2/3] (2.45ns)   --->   "%mul_ln1171_3 = mul i15 %zext_ln1171_2, i15 32730"   --->   Operation 213 'mul' 'mul_ln1171_3' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [2/3] (2.45ns)   --->   "%mul_ln1171_4 = mul i16 %r_V_0, i16 65462"   --->   Operation 214 'mul' 'mul_ln1171_4' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln717_1 = zext i8 %p_read_21"   --->   Operation 215 'zext' 'zext_ln717_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%shl_ln1171_6 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_21, i7 0"   --->   Operation 216 'bitconcatenate' 'shl_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln1171_14 = zext i15 %shl_ln1171_6"   --->   Operation 217 'zext' 'zext_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (1.53ns)   --->   "%sub_ln1171_8 = sub i16 0, i16 %zext_ln1171_14"   --->   Operation 218 'sub' 'sub_ln1171_8' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln717_29 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_8, i32 3, i32 15"   --->   Operation 219 'partselect' 'trunc_ln717_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%shl_ln717_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_21, i2 0"   --->   Operation 220 'bitconcatenate' 'shl_ln717_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln717_2 = zext i10 %shl_ln717_3"   --->   Operation 221 'zext' 'zext_ln717_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (1.41ns)   --->   "%add_ln717_1 = add i11 %zext_ln717_2, i11 %zext_ln717_1"   --->   Operation 222 'add' 'add_ln717_1' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%lshr_ln717_1 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_1, i32 3, i32 10"   --->   Operation 223 'partselect' 'lshr_ln717_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [1/3] (2.45ns)   --->   "%mul_ln1171_7 = mul i15 %zext_ln1171_12, i15 32731"   --->   Operation 224 'mul' 'mul_ln1171_7' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln717_30 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_7, i32 3, i32 14"   --->   Operation 225 'partselect' 'trunc_ln717_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln1171_7 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_21, i6 0"   --->   Operation 226 'bitconcatenate' 'shl_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln1171_15 = zext i14 %shl_ln1171_7"   --->   Operation 227 'zext' 'zext_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%shl_ln1171_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_21, i4 0"   --->   Operation 228 'bitconcatenate' 'shl_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln1171_16 = zext i12 %shl_ln1171_8"   --->   Operation 229 'zext' 'zext_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (1.52ns)   --->   "%sub_ln1171_9 = sub i15 %zext_ln1171_16, i15 %zext_ln1171_15"   --->   Operation 230 'sub' 'sub_ln1171_9' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln717_31 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_9, i32 3, i32 14"   --->   Operation 231 'partselect' 'trunc_ln717_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [1/3] (2.45ns)   --->   "%mul_ln1171_8 = mul i15 %zext_ln1171_12, i15 32714"   --->   Operation 232 'mul' 'mul_ln1171_8' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln717_32 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_8, i32 3, i32 14"   --->   Operation 233 'partselect' 'trunc_ln717_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln1171_17 = zext i13 %shl_ln717_2"   --->   Operation 234 'zext' 'zext_ln1171_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln1171_18 = zext i13 %shl_ln717_2"   --->   Operation 235 'zext' 'zext_ln1171_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (1.53ns)   --->   "%sub_ln1171_10 = sub i16 %zext_ln1171_17, i16 %zext_ln1171_14"   --->   Operation 236 'sub' 'sub_ln1171_10' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln717_33 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_10, i32 3, i32 15"   --->   Operation 237 'partselect' 'trunc_ln717_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 238 [1/3] (2.45ns)   --->   "%mul_ln1171_9 = mul i15 %zext_ln1171_12, i15 32709"   --->   Operation 238 'mul' 'mul_ln1171_9' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln717_34 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_9, i32 3, i32 14"   --->   Operation 239 'partselect' 'trunc_ln717_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (1.53ns)   --->   "%sub_ln1171_11 = sub i14 0, i14 %zext_ln1171_18"   --->   Operation 240 'sub' 'sub_ln1171_11' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln717_35 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_11, i32 3, i32 13"   --->   Operation 241 'partselect' 'trunc_ln717_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 242 [2/3] (2.45ns)   --->   "%mul_ln1171_10 = mul i16 %r_V_1, i16 65435"   --->   Operation 242 'mul' 'mul_ln1171_10' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 243 [2/3] (2.45ns)   --->   "%mul_ln1171_11 = mul i16 %r_V_1, i16 65439"   --->   Operation 243 'mul' 'mul_ln1171_11' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%shl_ln1171_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_20, i7 0"   --->   Operation 244 'bitconcatenate' 'shl_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln1171_22 = zext i15 %shl_ln1171_2"   --->   Operation 245 'zext' 'zext_ln1171_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (1.53ns)   --->   "%sub_ln1171_14 = sub i16 0, i16 %zext_ln1171_22"   --->   Operation 246 'sub' 'sub_ln1171_14' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln717_39 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_14, i32 3, i32 15"   --->   Operation 247 'partselect' 'trunc_ln717_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 248 [1/3] (2.45ns)   --->   "%mul_ln1171_13 = mul i16 %r_V_2, i16 65426"   --->   Operation 248 'mul' 'mul_ln1171_13' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln717_40 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_13, i32 3, i32 15"   --->   Operation 249 'partselect' 'trunc_ln717_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 250 [1/3] (2.45ns)   --->   "%mul_ln1171_14 = mul i16 %r_V_2, i16 65447"   --->   Operation 250 'mul' 'mul_ln1171_14' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln717_41 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_14, i32 3, i32 15"   --->   Operation 251 'partselect' 'trunc_ln717_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln717_3 = zext i8 %p_read_20"   --->   Operation 252 'zext' 'zext_ln717_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%shl_ln717_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_20, i3 0"   --->   Operation 253 'bitconcatenate' 'shl_ln717_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln717_4 = zext i11 %shl_ln717_4"   --->   Operation 254 'zext' 'zext_ln717_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (1.48ns)   --->   "%sub_ln717_2 = sub i12 %zext_ln717_4, i12 %zext_ln717_3"   --->   Operation 255 'sub' 'sub_ln717_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln717_42 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_2, i32 3, i32 11"   --->   Operation 256 'partselect' 'trunc_ln717_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%shl_ln1171_9 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_20, i6 0"   --->   Operation 257 'bitconcatenate' 'shl_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln1171_23 = zext i14 %shl_ln1171_9"   --->   Operation 258 'zext' 'zext_ln1171_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%shl_ln1171_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_20, i1 0"   --->   Operation 259 'bitconcatenate' 'shl_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln1171_24 = zext i9 %shl_ln1171_10"   --->   Operation 260 'zext' 'zext_ln1171_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (1.52ns)   --->   "%sub_ln1171_15 = sub i15 %zext_ln1171_24, i15 %zext_ln1171_23"   --->   Operation 261 'sub' 'sub_ln1171_15' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln717_43 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_15, i32 3, i32 14"   --->   Operation 262 'partselect' 'trunc_ln717_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 263 [1/3] (2.45ns)   --->   "%mul_ln1171_15 = mul i15 %zext_ln1171_19, i15 32713"   --->   Operation 263 'mul' 'mul_ln1171_15' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln717_44 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_15, i32 3, i32 14"   --->   Operation 264 'partselect' 'trunc_ln717_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [1/3] (2.45ns)   --->   "%mul_ln1171_16 = mul i15 %zext_ln1171_19, i15 32715"   --->   Operation 265 'mul' 'mul_ln1171_16' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln717_45 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_16, i32 3, i32 14"   --->   Operation 266 'partselect' 'trunc_ln717_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 267 [1/3] (2.45ns)   --->   "%mul_ln1171_18 = mul i16 %r_V_3, i16 65434"   --->   Operation 267 'mul' 'mul_ln1171_18' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln717_46 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_18, i32 3, i32 15"   --->   Operation 268 'partselect' 'trunc_ln717_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 269 [1/3] (2.45ns)   --->   "%mul_ln1171_19 = mul i16 %r_V_3, i16 65439"   --->   Operation 269 'mul' 'mul_ln1171_19' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln717_47 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_19, i32 3, i32 15"   --->   Operation 270 'partselect' 'trunc_ln717_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 271 [1/3] (2.45ns)   --->   "%mul_ln1171_20 = mul i16 %r_V_3, i16 65444"   --->   Operation 271 'mul' 'mul_ln1171_20' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln717_48 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_20, i32 3, i32 15"   --->   Operation 272 'partselect' 'trunc_ln717_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 273 [1/3] (2.45ns)   --->   "%mul_ln1171_21 = mul i16 %r_V_3, i16 65460"   --->   Operation 273 'mul' 'mul_ln1171_21' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln717_50 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_21, i32 3, i32 15"   --->   Operation 274 'partselect' 'trunc_ln717_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 275 [1/3] (2.45ns)   --->   "%mul_ln1171_23 = mul i16 %r_V_3, i16 65455"   --->   Operation 275 'mul' 'mul_ln1171_23' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln717_52 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_23, i32 3, i32 15"   --->   Operation 276 'partselect' 'trunc_ln717_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 277 [1/3] (2.45ns)   --->   "%mul_ln1171_24 = mul i16 %r_V_3, i16 65457"   --->   Operation 277 'mul' 'mul_ln1171_24' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln717_54 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_24, i32 3, i32 15"   --->   Operation 278 'partselect' 'trunc_ln717_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln1171_19 = sext i15 %sub_ln1171_18"   --->   Operation 279 'sext' 'sext_ln1171_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln1171_33 = zext i12 %shl_ln717_5"   --->   Operation 280 'zext' 'zext_ln1171_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (1.53ns)   --->   "%sub_ln1171_19 = sub i16 %sext_ln1171_19, i16 %zext_ln1171_33"   --->   Operation 281 'sub' 'sub_ln1171_19' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln717_55 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_19, i32 3, i32 15"   --->   Operation 282 'partselect' 'trunc_ln717_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln1171_36 = zext i8 %p_read_18"   --->   Operation 283 'zext' 'zext_ln1171_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 284 [2/3] (2.45ns)   --->   "%mul_ln1171_25 = mul i15 %zext_ln1171_37, i15 32713"   --->   Operation 284 'mul' 'mul_ln1171_25' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%shl_ln717_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_18, i3 0"   --->   Operation 285 'bitconcatenate' 'shl_ln717_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln717_8 = zext i11 %shl_ln717_7"   --->   Operation 286 'zext' 'zext_ln717_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 287 [1/1] (0.00ns)   --->   "%shl_ln717_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_18, i1 0"   --->   Operation 287 'bitconcatenate' 'shl_ln717_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln717_9 = zext i9 %shl_ln717_8"   --->   Operation 288 'zext' 'zext_ln717_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 289 [1/1] (1.48ns)   --->   "%sub_ln717_4 = sub i12 %zext_ln717_8, i12 %zext_ln717_9"   --->   Operation 289 'sub' 'sub_ln717_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln717_57 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_4, i32 3, i32 11"   --->   Operation 290 'partselect' 'trunc_ln717_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 291 [1/3] (2.45ns)   --->   "%mul_ln1171_26 = mul i16 %r_V_5, i16 65428"   --->   Operation 291 'mul' 'mul_ln1171_26' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln717_58 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_26, i32 3, i32 15"   --->   Operation 292 'partselect' 'trunc_ln717_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 293 [1/3] (2.45ns)   --->   "%mul_ln1171_27 = mul i16 %r_V_5, i16 65445"   --->   Operation 293 'mul' 'mul_ln1171_27' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln717_59 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_27, i32 3, i32 15"   --->   Operation 294 'partselect' 'trunc_ln717_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 295 [1/1] (1.48ns)   --->   "%sub_ln1171_32 = sub i12 %zext_ln1171_36, i12 %zext_ln717_8"   --->   Operation 295 'sub' 'sub_ln1171_32' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln717_60 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_32, i32 3, i32 11"   --->   Operation 296 'partselect' 'trunc_ln717_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 297 [1/3] (2.45ns)   --->   "%mul_ln1171_29 = mul i16 %r_V_5, i16 65465"   --->   Operation 297 'mul' 'mul_ln1171_29' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln717_62 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_29, i32 3, i32 15"   --->   Operation 298 'partselect' 'trunc_ln717_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 299 [1/1] (0.00ns)   --->   "%shl_ln1171_14 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_18, i7 0"   --->   Operation 299 'bitconcatenate' 'shl_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln1171_39 = zext i15 %shl_ln1171_14"   --->   Operation 300 'zext' 'zext_ln1171_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 301 [1/1] (1.53ns)   --->   "%sub_ln1171_20 = sub i16 0, i16 %zext_ln1171_39"   --->   Operation 301 'sub' 'sub_ln1171_20' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln717_63 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_20, i32 3, i32 15"   --->   Operation 302 'partselect' 'trunc_ln717_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 303 [1/3] (2.45ns)   --->   "%mul_ln1171_31 = mul i15 %zext_ln1171_37, i15 32729"   --->   Operation 303 'mul' 'mul_ln1171_31' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln717_65 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_31, i32 3, i32 14"   --->   Operation 304 'partselect' 'trunc_ln717_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln1171_21 = sext i15 %sub_ln1171_23"   --->   Operation 305 'sext' 'sext_ln1171_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 306 [1/1] (0.00ns)   --->   "%shl_ln1171_17 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_18, i2 0"   --->   Operation 306 'bitconcatenate' 'shl_ln1171_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln1171_42 = zext i10 %shl_ln1171_17"   --->   Operation 307 'zext' 'zext_ln1171_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 308 [1/1] (1.53ns)   --->   "%sub_ln1171_24 = sub i16 %sext_ln1171_21, i16 %zext_ln1171_42"   --->   Operation 308 'sub' 'sub_ln1171_24' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln717_66 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_24, i32 3, i32 15"   --->   Operation 309 'partselect' 'trunc_ln717_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln1171_23 = sext i12 %sub_ln1171_27"   --->   Operation 310 'sext' 'sext_ln1171_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 311 [1/1] (1.54ns)   --->   "%sub_ln1171_28 = sub i13 %sext_ln1171_23, i13 %zext_ln1171_45"   --->   Operation 311 'sub' 'sub_ln1171_28' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln717_68 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_28, i32 3, i32 12"   --->   Operation 312 'partselect' 'trunc_ln717_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 313 [1/3] (2.45ns)   --->   "%mul_ln1171_33 = mul i16 %r_V_6, i16 65469"   --->   Operation 313 'mul' 'mul_ln1171_33' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln717_71 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_33, i32 3, i32 15"   --->   Operation 314 'partselect' 'trunc_ln717_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 315 [1/3] (2.45ns)   --->   "%mul_ln1171_35 = mul i16 %r_V_6, i16 65419"   --->   Operation 315 'mul' 'mul_ln1171_35' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln717_73 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_35, i32 3, i32 15"   --->   Operation 316 'partselect' 'trunc_ln717_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 317 [1/1] (0.00ns)   --->   "%shl_ln1171_21 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_17, i7 0"   --->   Operation 317 'bitconcatenate' 'shl_ln1171_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln1171_49 = zext i15 %shl_ln1171_21"   --->   Operation 318 'zext' 'zext_ln1171_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 319 [1/1] (1.53ns)   --->   "%sub_ln1171_30 = sub i16 0, i16 %zext_ln1171_49"   --->   Operation 319 'sub' 'sub_ln1171_30' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln717_75 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_30, i32 3, i32 15"   --->   Operation 320 'partselect' 'trunc_ln717_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 321 [1/3] (2.45ns)   --->   "%mul_ln1171_38 = mul i16 %r_V_6, i16 65436"   --->   Operation 321 'mul' 'mul_ln1171_38' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln717_76 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_38, i32 3, i32 15"   --->   Operation 322 'partselect' 'trunc_ln717_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717, i32 3, i32 12"   --->   Operation 323 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln712_2 = zext i10 %trunc_ln712_1"   --->   Operation 324 'zext' 'zext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln712_3 = zext i11 %trunc_ln712_2"   --->   Operation 325 'zext' 'zext_ln712_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln712_5 = zext i11 %trunc_ln712_3"   --->   Operation 326 'zext' 'zext_ln712_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln712_7 = zext i6 %lshr_ln717_2"   --->   Operation 327 'zext' 'zext_ln712_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln712_8 = zext i10 %trunc_ln712_5"   --->   Operation 328 'zext' 'zext_ln712_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln712_9 = zext i10 %trunc_ln712_6"   --->   Operation 329 'zext' 'zext_ln712_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln712_42 = sext i12 %trunc_ln717_49"   --->   Operation 330 'sext' 'sext_ln712_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln712_45 = sext i12 %trunc_ln717_51"   --->   Operation 331 'sext' 'sext_ln712_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln712_11 = zext i10 %trunc_ln712_7"   --->   Operation 332 'zext' 'zext_ln712_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln712_49 = sext i11 %trunc_ln717_61"   --->   Operation 333 'sext' 'sext_ln712_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln712_13 = zext i10 %trunc_ln712_9"   --->   Operation 334 'zext' 'zext_ln712_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln712_59 = sext i12 %trunc_ln717_72"   --->   Operation 335 'sext' 'sext_ln712_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln712_60 = sext i11 %trunc_ln717_74"   --->   Operation 336 'sext' 'sext_ln712_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln712_14 = zext i8 %p_read_17"   --->   Operation 337 'zext' 'zext_ln712_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 338 [1/1] (1.48ns)   --->   "%add_ln740_17 = add i12 %zext_ln712_2, i12 %zext_ln712_5"   --->   Operation 338 'add' 'add_ln740_17' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 339 [1/1] (1.48ns)   --->   "%add_ln740_18 = add i11 %trunc_ln712_4, i11 1520"   --->   Operation 339 'add' 'add_ln740_18' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 340 [1/1] (1.41ns)   --->   "%add_ln740_23 = add i11 %zext_ln712_11, i11 1896"   --->   Operation 340 'add' 'add_ln740_23' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 341 [1/1] (1.41ns)   --->   "%add_ln740_28 = add i11 %zext_ln712_13, i11 1936"   --->   Operation 341 'add' 'add_ln740_28' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 342 [1/1] (1.48ns)   --->   "%add_ln740_33 = add i12 %zext_ln712_3, i12 3984"   --->   Operation 342 'add' 'add_ln740_33' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 343 [1/1] (1.41ns)   --->   "%add_ln740_38 = add i11 %zext_ln712_8, i11 1640"   --->   Operation 343 'add' 'add_ln740_38' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 344 [1/1] (1.48ns)   --->   "%add_ln740_43 = add i11 %zext_ln712_9, i11 1488"   --->   Operation 344 'add' 'add_ln740_43' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 345 [1/1] (1.54ns)   --->   "%add_ln740_47 = add i13 %sext_ln712_42, i13 %sext_ln712_49"   --->   Operation 345 'add' 'add_ln740_47' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 346 [1/1] (1.54ns)   --->   "%add_ln740_48 = add i13 %sext_ln712_59, i13 7432"   --->   Operation 346 'add' 'add_ln740_48' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 347 [1/1] (1.48ns)   --->   "%add_ln740_53 = add i11 %zext_ln712_7, i11 1064"   --->   Operation 347 'add' 'add_ln740_53' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 348 [1/1] (1.54ns)   --->   "%add_ln740_56 = add i13 %sext_ln712_45, i13 %sext_ln712_60"   --->   Operation 348 'add' 'add_ln740_56' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 349 [1/1] (1.54ns)   --->   "%add_ln740_57 = add i12 %trunc_ln712_8, i12 3752"   --->   Operation 349 'add' 'add_ln740_57' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 350 [1/1] (1.48ns)   --->   "%add_ln740_62 = add i11 %trunc_ln712_s, i11 192"   --->   Operation 350 'add' 'add_ln740_62' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 351 [1/1] (1.41ns)   --->   "%add_ln740_75 = add i10 %zext_ln712_14, i10 640"   --->   Operation 351 'add' 'add_ln740_75' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.13>
ST_5 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln1171_1 = zext i8 %p_read34"   --->   Operation 352 'zext' 'zext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln1171_38 = zext i11 %lshr_ln717_s"   --->   Operation 353 'zext' 'zext_ln1171_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 354 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read34, i7 0"   --->   Operation 354 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln1171_4 = zext i15 %shl_ln1"   --->   Operation 355 'zext' 'zext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 356 [1/1] (1.53ns)   --->   "%sub_ln1171 = sub i16 0, i16 %zext_ln1171_4"   --->   Operation 356 'sub' 'sub_ln1171' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171, i32 3, i32 15"   --->   Operation 357 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i15 %sub_ln1171_1"   --->   Operation 358 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln1171_6 = zext i12 %shl_ln"   --->   Operation 359 'zext' 'zext_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 360 [1/1] (1.53ns)   --->   "%sub_ln1171_2 = sub i16 %sext_ln1171, i16 %zext_ln1171_6"   --->   Operation 360 'sub' 'sub_ln1171_2' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_2, i32 3, i32 15"   --->   Operation 361 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 362 [1/1] (0.00ns)   --->   "%shl_ln1171_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read34, i3 0"   --->   Operation 362 'bitconcatenate' 'shl_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln1171_7 = zext i11 %shl_ln1171_3"   --->   Operation 363 'zext' 'zext_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 364 [1/1] (1.53ns)   --->   "%sub_ln1171_3 = sub i16 %sext_ln1171, i16 %zext_ln1171_7"   --->   Operation 364 'sub' 'sub_ln1171_3' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln717_19 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_3, i32 3, i32 15"   --->   Operation 365 'partselect' 'trunc_ln717_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 366 [1/1] (0.00ns)   --->   "%shl_ln1171_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read34, i1 0"   --->   Operation 366 'bitconcatenate' 'shl_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln1171_8 = zext i9 %shl_ln1171_4"   --->   Operation 367 'zext' 'zext_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln1171_9 = zext i9 %shl_ln1171_4"   --->   Operation 368 'zext' 'zext_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 369 [1/1] (1.54ns)   --->   "%sub_ln1171_4 = sub i13 %zext_ln1171_9, i13 %zext_ln717"   --->   Operation 369 'sub' 'sub_ln1171_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln717_20 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_4, i32 3, i32 12"   --->   Operation 370 'partselect' 'trunc_ln717_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 371 [1/3] (2.45ns)   --->   "%mul_ln1171_2 = mul i15 %zext_ln1171_2, i15 32733"   --->   Operation 371 'mul' 'mul_ln1171_2' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln717_22 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_2, i32 3, i32 14"   --->   Operation 372 'partselect' 'trunc_ln717_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 373 [1/1] (0.00ns)   --->   "%shl_ln1171_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read34, i2 0"   --->   Operation 373 'bitconcatenate' 'shl_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln1171_10 = zext i10 %shl_ln1171_5"   --->   Operation 374 'zext' 'zext_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 375 [1/1] (1.53ns)   --->   "%sub_ln1171_5 = sub i16 %sext_ln1171, i16 %zext_ln1171_10"   --->   Operation 375 'sub' 'sub_ln1171_5' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 376 [1/1] (0.00ns)   --->   "%trunc_ln717_23 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_5, i32 3, i32 15"   --->   Operation 376 'partselect' 'trunc_ln717_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 377 [1/1] (1.36ns)   --->   "%sub_ln1171_6 = sub i10 0, i10 %zext_ln1171_8"   --->   Operation 377 'sub' 'sub_ln1171_6' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln717_24 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_6, i32 3, i32 9"   --->   Operation 378 'partselect' 'trunc_ln717_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 379 [1/3] (2.45ns)   --->   "%mul_ln1171_3 = mul i15 %zext_ln1171_2, i15 32730"   --->   Operation 379 'mul' 'mul_ln1171_3' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln717_25 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_3, i32 3, i32 14"   --->   Operation 380 'partselect' 'trunc_ln717_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 381 [1/3] (2.45ns)   --->   "%mul_ln1171_4 = mul i16 %r_V_0, i16 65462"   --->   Operation 381 'mul' 'mul_ln1171_4' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln717_26 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_4, i32 3, i32 15"   --->   Operation 382 'partselect' 'trunc_ln717_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 383 [1/1] (1.30ns)   --->   "%sub_ln1171_7 = sub i9 0, i9 %zext_ln1171_1"   --->   Operation 383 'sub' 'sub_ln1171_7' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln717_27 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_7, i32 3, i32 8"   --->   Operation 384 'partselect' 'trunc_ln717_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 385 [1/3] (2.45ns)   --->   "%mul_ln1171_10 = mul i16 %r_V_1, i16 65435"   --->   Operation 385 'mul' 'mul_ln1171_10' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 386 [1/1] (0.00ns)   --->   "%trunc_ln717_36 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_10, i32 3, i32 15"   --->   Operation 386 'partselect' 'trunc_ln717_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 387 [1/3] (2.45ns)   --->   "%mul_ln1171_11 = mul i16 %r_V_1, i16 65439"   --->   Operation 387 'mul' 'mul_ln1171_11' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln717_37 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_11, i32 3, i32 15"   --->   Operation 388 'partselect' 'trunc_ln717_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln717_7 = zext i11 %lshr_ln717_3"   --->   Operation 389 'zext' 'zext_ln717_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 390 [1/3] (2.45ns)   --->   "%mul_ln1171_25 = mul i15 %zext_ln1171_37, i15 32713"   --->   Operation 390 'mul' 'mul_ln1171_25' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln717_56 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_25, i32 3, i32 14"   --->   Operation 391 'partselect' 'trunc_ln717_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i10 %lshr_ln"   --->   Operation 392 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln712_1 = zext i10 %trunc_ln3"   --->   Operation 393 'zext' 'zext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln712_10 = sext i6 %trunc_ln717_27"   --->   Operation 394 'sext' 'sext_ln712_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln712_4 = zext i8 %lshr_ln717_1"   --->   Operation 395 'zext' 'zext_ln712_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln712_13 = sext i12 %trunc_ln717_31"   --->   Operation 396 'sext' 'sext_ln712_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln712_14 = sext i12 %trunc_ln717_32"   --->   Operation 397 'sext' 'sext_ln712_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln712_15 = sext i13 %trunc_ln717_29"   --->   Operation 398 'sext' 'sext_ln712_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln712_16 = sext i13 %trunc_ln717_33"   --->   Operation 399 'sext' 'sext_ln712_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln712_17 = sext i12 %trunc_ln717_34"   --->   Operation 400 'sext' 'sext_ln712_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln712_18 = sext i11 %trunc_ln717_35"   --->   Operation 401 'sext' 'sext_ln712_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 402 [1/1] (1.48ns)   --->   "%add_ln712 = add i12 %sext_ln712_10, i12 3072"   --->   Operation 402 'add' 'add_ln712' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln712_21 = sext i12 %trunc_ln717_38"   --->   Operation 403 'sext' 'sext_ln712_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln712_22 = sext i13 %trunc_ln717_40"   --->   Operation 404 'sext' 'sext_ln712_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln712_23 = sext i13 %trunc_ln717_41"   --->   Operation 405 'sext' 'sext_ln712_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln712_27 = sext i9 %trunc_ln717_42"   --->   Operation 406 'sext' 'sext_ln712_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln712_6 = zext i10 %sext_ln712_27"   --->   Operation 407 'zext' 'zext_ln712_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln712_31 = sext i12 %trunc_ln717_43"   --->   Operation 408 'sext' 'sext_ln712_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln712_25 = sext i13 %trunc_ln717_39"   --->   Operation 409 'sext' 'sext_ln712_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln712_26 = sext i12 %trunc_ln717_44"   --->   Operation 410 'sext' 'sext_ln712_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln712_33 = sext i12 %trunc_ln717_45"   --->   Operation 411 'sext' 'sext_ln712_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln712_28 = sext i13 %trunc_ln717_46"   --->   Operation 412 'sext' 'sext_ln712_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln712_29 = sext i13 %trunc_ln717_47"   --->   Operation 413 'sext' 'sext_ln712_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln712_30 = sext i13 %trunc_ln717_48"   --->   Operation 414 'sext' 'sext_ln712_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln712_32 = sext i13 %trunc_ln717_50"   --->   Operation 415 'sext' 'sext_ln712_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln712_34 = sext i13 %trunc_ln717_52"   --->   Operation 416 'sext' 'sext_ln712_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln712_35 = sext i13 %trunc_ln717_53"   --->   Operation 417 'sext' 'sext_ln712_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln712_10 = zext i5 %lshr_ln717_4"   --->   Operation 418 'zext' 'zext_ln712_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln712_36 = sext i13 %trunc_ln717_54"   --->   Operation 419 'sext' 'sext_ln712_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln712_37 = sext i13 %trunc_ln717_55"   --->   Operation 420 'sext' 'sext_ln712_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln712_48 = sext i9 %trunc_ln717_57"   --->   Operation 421 'sext' 'sext_ln712_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln712_12 = zext i10 %sext_ln712_48"   --->   Operation 422 'zext' 'zext_ln712_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln712_39 = sext i13 %trunc_ln717_58"   --->   Operation 423 'sext' 'sext_ln712_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 424 [1/1] (0.00ns)   --->   "%sext_ln712_40 = sext i13 %trunc_ln717_59"   --->   Operation 424 'sext' 'sext_ln712_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln712_41 = sext i9 %trunc_ln717_60"   --->   Operation 425 'sext' 'sext_ln712_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 426 [1/1] (0.00ns)   --->   "%sext_ln712_43 = sext i13 %trunc_ln717_63"   --->   Operation 426 'sext' 'sext_ln712_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln712_44 = sext i12 %trunc_ln717_64"   --->   Operation 427 'sext' 'sext_ln712_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln712_51 = sext i12 %trunc_ln717_65"   --->   Operation 428 'sext' 'sext_ln712_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln712_46 = sext i13 %trunc_ln717_66"   --->   Operation 429 'sext' 'sext_ln712_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln712_47 = sext i13 %trunc_ln717_62"   --->   Operation 430 'sext' 'sext_ln712_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln712_53 = sext i12 %trunc_ln717_67"   --->   Operation 431 'sext' 'sext_ln712_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 432 [1/1] (0.00ns)   --->   "%sext_ln712_55 = sext i10 %trunc_ln717_68"   --->   Operation 432 'sext' 'sext_ln712_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln712_50 = sext i9 %trunc_ln717_69"   --->   Operation 433 'sext' 'sext_ln712_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln712_58 = sext i11 %trunc_ln717_70"   --->   Operation 434 'sext' 'sext_ln712_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln712_52 = sext i13 %trunc_ln717_71"   --->   Operation 435 'sext' 'sext_ln712_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln712_54 = sext i13 %trunc_ln717_73"   --->   Operation 436 'sext' 'sext_ln712_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln712_56 = sext i13 %trunc_ln717_76"   --->   Operation 437 'sext' 'sext_ln712_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 438 [1/1] (0.00ns)   --->   "%sext_ln712_57 = sext i13 %trunc_ln717_75"   --->   Operation 438 'sext' 'sext_ln712_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 439 [1/1] (1.54ns)   --->   "%add_ln740_15 = add i13 %sext_ln712_53, i13 %zext_ln712"   --->   Operation 439 'add' 'add_ln740_15' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln740 = zext i12 %add_ln740_17"   --->   Operation 440 'zext' 'zext_ln740' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln740 = sext i11 %add_ln740_18"   --->   Operation 441 'sext' 'sext_ln740' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 442 [1/1] (1.54ns)   --->   "%add_ln740_19 = add i13 %sext_ln740, i13 %zext_ln740"   --->   Operation 442 'add' 'add_ln740_19' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 443 [1/1] (1.53ns)   --->   "%add_ln740_20 = add i14 %sext_ln712_21, i14 %sext_ln712_28"   --->   Operation 443 'add' 'add_ln740_20' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 444 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_22 = add i13 %sext_ln712_55, i13 %zext_ln1171_38"   --->   Operation 444 'add' 'add_ln740_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln740_5 = sext i11 %add_ln740_23"   --->   Operation 445 'sext' 'sext_ln740_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 446 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_24 = add i13 %sext_ln740_5, i13 %add_ln740_22"   --->   Operation 446 'add' 'add_ln740_24' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 447 [1/1] (1.53ns)   --->   "%add_ln740_25 = add i14 %sext_ln712_15, i14 %sext_ln712_25"   --->   Operation 447 'add' 'add_ln740_25' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 448 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_27 = add i14 %sext_ln712_29, i14 %zext_ln712_12"   --->   Operation 448 'add' 'add_ln740_27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln740_3 = sext i11 %add_ln740_28"   --->   Operation 449 'sext' 'sext_ln740_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 450 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_29 = add i14 %sext_ln740_3, i14 %add_ln740_27"   --->   Operation 450 'add' 'add_ln740_29' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 451 [1/1] (1.53ns)   --->   "%add_ln740_30 = add i14 %sext_ln712_22, i14 %sext_ln712_30"   --->   Operation 451 'add' 'add_ln740_30' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 452 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_32 = add i14 %sext_ln712_39, i14 %sext_ln712_50"   --->   Operation 452 'add' 'add_ln740_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln740_4 = sext i12 %add_ln740_33"   --->   Operation 453 'sext' 'sext_ln740_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 454 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_34 = add i14 %sext_ln740_4, i14 %add_ln740_32"   --->   Operation 454 'add' 'add_ln740_34' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 455 [1/1] (1.53ns)   --->   "%add_ln740_35 = add i14 %sext_ln712_23, i14 %sext_ln712_40"   --->   Operation 455 'add' 'add_ln740_35' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_37 = add i12 %sext_ln712_58, i12 %zext_ln712_4"   --->   Operation 456 'add' 'add_ln740_37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln740_12 = sext i11 %add_ln740_38"   --->   Operation 457 'sext' 'sext_ln740_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 458 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_39 = add i12 %sext_ln740_12, i12 %add_ln740_37"   --->   Operation 458 'add' 'add_ln740_39' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 459 [1/1] (1.53ns)   --->   "%add_ln740_40 = add i14 %sext_ln712_41, i14 %sext_ln712_52"   --->   Operation 459 'add' 'add_ln740_40' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 460 [1/1] (1.41ns)   --->   "%add_ln740_42 = add i11 %zext_ln712_1, i11 %zext_ln712_6"   --->   Operation 460 'add' 'add_ln740_42' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln740_1 = zext i11 %add_ln740_42"   --->   Operation 461 'zext' 'zext_ln740_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln740_6 = sext i11 %add_ln740_43"   --->   Operation 462 'sext' 'sext_ln740_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 463 [1/1] (1.48ns)   --->   "%add_ln740_44 = add i13 %sext_ln740_6, i13 %zext_ln740_1"   --->   Operation 463 'add' 'add_ln740_44' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 464 [1/1] (1.54ns)   --->   "%add_ln740_45 = add i13 %sext_ln712_13, i13 %sext_ln712_31"   --->   Operation 464 'add' 'add_ln740_45' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln740_15 = sext i13 %add_ln740_47"   --->   Operation 465 'sext' 'sext_ln740_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln740_16 = sext i13 %add_ln740_48"   --->   Operation 466 'sext' 'sext_ln740_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 467 [1/1] (1.53ns)   --->   "%add_ln740_49 = add i14 %sext_ln740_16, i14 %sext_ln740_15"   --->   Operation 467 'add' 'add_ln740_49' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 468 [1/1] (1.53ns)   --->   "%add_ln740_50 = add i14 %sext_ln712_14, i14 %sext_ln712_32"   --->   Operation 468 'add' 'add_ln740_50' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 469 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_52 = add i14 %sext_ln712_47, i14 %sext_ln712_54"   --->   Operation 469 'add' 'add_ln740_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln740_8 = sext i11 %add_ln740_53"   --->   Operation 470 'sext' 'sext_ln740_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 471 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_54 = add i14 %sext_ln740_8, i14 %add_ln740_52"   --->   Operation 471 'add' 'add_ln740_54' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln740_17 = sext i13 %add_ln740_56"   --->   Operation 472 'sext' 'sext_ln740_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln740_9 = sext i12 %add_ln740_57"   --->   Operation 473 'sext' 'sext_ln740_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 474 [1/1] (1.53ns)   --->   "%add_ln740_58 = add i14 %sext_ln740_9, i14 %sext_ln740_17"   --->   Operation 474 'add' 'add_ln740_58' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 475 [1/1] (1.53ns)   --->   "%add_ln740_59 = add i14 %sext_ln712_15, i14 %sext_ln712_26"   --->   Operation 475 'add' 'add_ln740_59' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 476 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_61 = add i14 %sext_ln712_43, i14 %zext_ln717_7"   --->   Operation 476 'add' 'add_ln740_61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln740_2 = zext i11 %add_ln740_62"   --->   Operation 477 'zext' 'zext_ln740_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 478 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_63 = add i14 %zext_ln740_2, i14 %add_ln740_61"   --->   Operation 478 'add' 'add_ln740_63' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 479 [1/1] (1.53ns)   --->   "%add_ln740_64 = add i14 %sext_ln712_16, i14 %sext_ln712_34"   --->   Operation 479 'add' 'add_ln740_64' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 480 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_66 = add i14 %sext_ln712_57, i14 15360"   --->   Operation 480 'add' 'add_ln740_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 481 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_67 = add i14 %add_ln740_66, i14 %sext_ln712_47"   --->   Operation 481 'add' 'add_ln740_67' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 482 [1/1] (1.53ns)   --->   "%add_ln740_68 = add i14 %sext_ln712_17, i14 %sext_ln712_35"   --->   Operation 482 'add' 'add_ln740_68' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 483 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_70 = add i14 %sext_ln712_44, i14 %sext_ln712_56"   --->   Operation 483 'add' 'add_ln740_70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 484 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 17, i6 %lshr_ln717_2"   --->   Operation 484 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln740_10 = sext i11 %or_ln"   --->   Operation 485 'sext' 'sext_ln740_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 486 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_71 = add i14 %sext_ln740_10, i14 %add_ln740_70"   --->   Operation 486 'add' 'add_ln740_71' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 487 [1/1] (1.54ns)   --->   "%add_ln740_72 = add i13 %sext_ln712_18, i13 %sext_ln712_33"   --->   Operation 487 'add' 'add_ln740_72' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 488 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_74 = add i13 %sext_ln712_51, i13 %zext_ln712_10"   --->   Operation 488 'add' 'add_ln740_74' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln740_19 = sext i10 %add_ln740_75"   --->   Operation 489 'sext' 'sext_ln740_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 490 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_76 = add i13 %sext_ln740_19, i13 %add_ln740_74"   --->   Operation 490 'add' 'add_ln740_76' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 491 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_78 = add i14 %sext_ln712_46, i14 %sext_ln712_57"   --->   Operation 491 'add' 'add_ln740_78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 492 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_79 = add i14 %add_ln740_78, i14 %sext_ln712_36"   --->   Operation 492 'add' 'add_ln740_79' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 493 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_81 = add i14 %sext_ln712_47, i14 %sext_ln712_57"   --->   Operation 493 'add' 'add_ln740_81' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 494 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_82 = add i14 %add_ln740_81, i14 %sext_ln712_37"   --->   Operation 494 'add' 'add_ln740_82' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.13>
ST_6 : Operation 495 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 495 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 496 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 92, void @empty_2, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:31]   --->   Operation 496 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i13 %trunc_ln"   --->   Operation 497 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln712_1 = sext i13 %trunc_ln717_s"   --->   Operation 498 'sext' 'sext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln712_2 = sext i13 %trunc_ln717_19"   --->   Operation 499 'sext' 'sext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln712_3 = sext i10 %trunc_ln717_20"   --->   Operation 500 'sext' 'sext_ln712_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln712_4 = sext i11 %trunc_ln717_21"   --->   Operation 501 'sext' 'sext_ln712_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln712_5 = sext i12 %trunc_ln717_22"   --->   Operation 502 'sext' 'sext_ln712_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln712_6 = sext i13 %trunc_ln717_23"   --->   Operation 503 'sext' 'sext_ln712_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln712_7 = sext i7 %trunc_ln717_24"   --->   Operation 504 'sext' 'sext_ln712_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln712_8 = sext i12 %trunc_ln717_25"   --->   Operation 505 'sext' 'sext_ln712_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln712_9 = sext i13 %trunc_ln717_26"   --->   Operation 506 'sext' 'sext_ln712_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln712_11 = sext i11 %trunc_ln717_28"   --->   Operation 507 'sext' 'sext_ln712_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln712_12 = sext i12 %trunc_ln717_30"   --->   Operation 508 'sext' 'sext_ln712_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln712_19 = sext i13 %trunc_ln717_36"   --->   Operation 509 'sext' 'sext_ln712_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln712_24 = sext i12 %add_ln712"   --->   Operation 510 'sext' 'sext_ln712_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln712_20 = sext i13 %trunc_ln717_37"   --->   Operation 511 'sext' 'sext_ln712_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln712_38 = sext i12 %trunc_ln717_56"   --->   Operation 512 'sext' 'sext_ln712_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln740_2 = sext i13 %add_ln740_15"   --->   Operation 513 'sext' 'sext_ln740_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 514 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_16 = add i14 %sext_ln740_2, i14 %sext_ln712_38"   --->   Operation 514 'add' 'add_ln740_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln740_1 = sext i13 %add_ln740_19"   --->   Operation 515 'sext' 'sext_ln740_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 516 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740 = add i14 %sext_ln740_1, i14 %add_ln740_16"   --->   Operation 516 'add' 'add_ln740' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 517 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740, i2 0"   --->   Operation 517 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 518 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_21 = add i14 %add_ln740_20, i14 %sext_ln712_11"   --->   Operation 518 'add' 'add_ln740_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln740_11 = sext i13 %add_ln740_24"   --->   Operation 519 'sext' 'sext_ln740_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 520 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_1 = add i14 %sext_ln740_11, i14 %add_ln740_21"   --->   Operation 520 'add' 'add_ln740_1' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 521 [1/1] (0.00ns)   --->   "%shl_ln740_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_1, i2 0"   --->   Operation 521 'bitconcatenate' 'shl_ln740_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 522 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_26 = add i14 %add_ln740_25, i14 %sext_ln712"   --->   Operation 522 'add' 'add_ln740_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 523 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_2 = add i14 %add_ln740_29, i14 %add_ln740_26"   --->   Operation 523 'add' 'add_ln740_2' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 524 [1/1] (0.00ns)   --->   "%shl_ln740_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_2, i2 0"   --->   Operation 524 'bitconcatenate' 'shl_ln740_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 525 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_31 = add i14 %add_ln740_30, i14 %sext_ln712_1"   --->   Operation 525 'add' 'add_ln740_31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 526 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_3 = add i14 %add_ln740_34, i14 %add_ln740_31"   --->   Operation 526 'add' 'add_ln740_3' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 527 [1/1] (0.00ns)   --->   "%shl_ln740_3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_3, i2 0"   --->   Operation 527 'bitconcatenate' 'shl_ln740_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 528 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_36 = add i14 %add_ln740_35, i14 %sext_ln712_2"   --->   Operation 528 'add' 'add_ln740_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln740_13 = sext i12 %add_ln740_39"   --->   Operation 529 'sext' 'sext_ln740_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 530 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_4 = add i14 %sext_ln740_13, i14 %add_ln740_36"   --->   Operation 530 'add' 'add_ln740_4' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 531 [1/1] (0.00ns)   --->   "%shl_ln740_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_4, i2 0"   --->   Operation 531 'bitconcatenate' 'shl_ln740_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 532 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_41 = add i14 %add_ln740_40, i14 %sext_ln712_12"   --->   Operation 532 'add' 'add_ln740_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln740_7 = sext i13 %add_ln740_44"   --->   Operation 533 'sext' 'sext_ln740_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 534 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_5 = add i14 %sext_ln740_7, i14 %add_ln740_41"   --->   Operation 534 'add' 'add_ln740_5' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 535 [1/1] (0.00ns)   --->   "%shl_ln740_5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_5, i2 0"   --->   Operation 535 'bitconcatenate' 'shl_ln740_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln740_14 = sext i13 %add_ln740_45"   --->   Operation 536 'sext' 'sext_ln740_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 537 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_46 = add i14 %sext_ln740_14, i14 %sext_ln712_3"   --->   Operation 537 'add' 'add_ln740_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 538 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_6 = add i14 %add_ln740_49, i14 %add_ln740_46"   --->   Operation 538 'add' 'add_ln740_6' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 539 [1/1] (0.00ns)   --->   "%shl_ln740_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_6, i2 0"   --->   Operation 539 'bitconcatenate' 'shl_ln740_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 540 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_51 = add i14 %add_ln740_50, i14 %sext_ln712_4"   --->   Operation 540 'add' 'add_ln740_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 541 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_7 = add i14 %add_ln740_54, i14 %add_ln740_51"   --->   Operation 541 'add' 'add_ln740_7' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 542 [1/1] (0.00ns)   --->   "%shl_ln740_7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_7, i2 0"   --->   Operation 542 'bitconcatenate' 'shl_ln740_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 543 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_55 = add i14 %add_ln740_25, i14 %sext_ln712_5"   --->   Operation 543 'add' 'add_ln740_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 544 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_8 = add i14 %add_ln740_58, i14 %add_ln740_55"   --->   Operation 544 'add' 'add_ln740_8' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 545 [1/1] (0.00ns)   --->   "%shl_ln740_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_8, i2 0"   --->   Operation 545 'bitconcatenate' 'shl_ln740_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 546 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_60 = add i14 %add_ln740_59, i14 %sext_ln712_6"   --->   Operation 546 'add' 'add_ln740_60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 547 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_9 = add i14 %add_ln740_63, i14 %add_ln740_60"   --->   Operation 547 'add' 'add_ln740_9' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 548 [1/1] (0.00ns)   --->   "%shl_ln740_9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_9, i2 0"   --->   Operation 548 'bitconcatenate' 'shl_ln740_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 549 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_65 = add i14 %add_ln740_64, i14 %sext_ln712_7"   --->   Operation 549 'add' 'add_ln740_65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 550 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_10 = add i14 %add_ln740_67, i14 %add_ln740_65"   --->   Operation 550 'add' 'add_ln740_10' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 551 [1/1] (0.00ns)   --->   "%shl_ln740_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_10, i2 0"   --->   Operation 551 'bitconcatenate' 'shl_ln740_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 552 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_69 = add i14 %add_ln740_68, i14 %sext_ln712_8"   --->   Operation 552 'add' 'add_ln740_69' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 553 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_11 = add i14 %add_ln740_71, i14 %add_ln740_69"   --->   Operation 553 'add' 'add_ln740_11' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 554 [1/1] (0.00ns)   --->   "%shl_ln740_10 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_11, i2 0"   --->   Operation 554 'bitconcatenate' 'shl_ln740_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln740_18 = sext i13 %add_ln740_72"   --->   Operation 555 'sext' 'sext_ln740_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 556 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_73 = add i14 %sext_ln740_18, i14 %sext_ln712_9"   --->   Operation 556 'add' 'add_ln740_73' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln740_20 = sext i13 %add_ln740_76"   --->   Operation 557 'sext' 'sext_ln740_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 558 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_12 = add i14 %sext_ln740_20, i14 %add_ln740_73"   --->   Operation 558 'add' 'add_ln740_12' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 559 [1/1] (0.00ns)   --->   "%shl_ln740_11 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_12, i2 0"   --->   Operation 559 'bitconcatenate' 'shl_ln740_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 560 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_77 = add i14 %sext_ln712_24, i14 %sext_ln712_19"   --->   Operation 560 'add' 'add_ln740_77' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 561 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_13 = add i14 %add_ln740_79, i14 %add_ln740_77"   --->   Operation 561 'add' 'add_ln740_13' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 562 [1/1] (0.00ns)   --->   "%shl_ln740_12 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_13, i2 0"   --->   Operation 562 'bitconcatenate' 'shl_ln740_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 563 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_80 = add i14 %sext_ln712_24, i14 %sext_ln712_20"   --->   Operation 563 'add' 'add_ln740_80' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 564 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_14 = add i14 %add_ln740_82, i14 %add_ln740_80"   --->   Operation 564 'add' 'add_ln740_14' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 565 [1/1] (0.00ns)   --->   "%shl_ln740_13 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_14, i2 0"   --->   Operation 565 'bitconcatenate' 'shl_ln740_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 566 [1/1] (0.00ns)   --->   "%mrv = insertvalue i256 <undef>, i16 %shl_ln2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 566 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 567 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i256 %mrv, i16 %shl_ln740_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 567 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 568 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i256 %mrv_1, i16 %shl_ln740_2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 568 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 569 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i256 %mrv_2, i16 %shl_ln740_3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 569 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 570 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i256 %mrv_3, i16 %shl_ln740_4" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 570 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 571 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i256 %mrv_4, i16 %shl_ln740_5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 571 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 572 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i256 %mrv_5, i16 %shl_ln740_6" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 572 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 573 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i256 %mrv_6, i16 %shl_ln740_7" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 573 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 574 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i256 %mrv_7, i16 %shl_ln740_8" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 574 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 575 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i256 %mrv_8, i16 %shl_ln740_9" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 575 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 576 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i256 %mrv_9, i16 %shl_ln740_s" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 576 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 577 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i256 %mrv_10, i16 %shl_ln740_10" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 577 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 578 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i256 %mrv_11, i16 %shl_ln740_11" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 578 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 579 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i256 %mrv_12, i16 %shl_ln740_12" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 579 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 580 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i256 %mrv_13, i16 %shl_ln740_s" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 580 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 581 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i256 %mrv_14, i16 %shl_ln740_13" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 581 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 582 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i256 %mrv_s" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 582 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.416ns.

 <State 1>: 2.46ns
The critical path consists of the following:
	wire read operation ('p_read_21') on port 'p_read1' [13]  (0 ns)
	'mul' operation ('mul_ln1171_5') [72]  (2.46 ns)

 <State 2>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171') [24]  (2.46 ns)

 <State 3>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171') [24]  (2.46 ns)

 <State 4>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171') [24]  (2.46 ns)

 <State 5>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln740_27') [381]  (0 ns)
	'add' operation ('add_ln740_29') [384]  (3.13 ns)

 <State 6>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln740_16') [361]  (0 ns)
	'add' operation ('add_ln740') [368]  (3.13 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
