{"vcs1":{"timestamp_begin":1684252580.265844688, "rt":1.44, "ut":0.37, "st":0.21}}
{"vcselab":{"timestamp_begin":1684252581.796066657, "rt":1.36, "ut":0.45, "st":0.17}}
{"link":{"timestamp_begin":1684252583.232017578, "rt":0.47, "ut":0.24, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684252579.621217940}
{"VCS_COMP_START_TIME": 1684252579.621217940}
{"VCS_COMP_END_TIME": 1684252585.293755676}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330372}}
{"stitch_vcselab": {"peak_mem": 211888}}
