

================================================================
== Vitis HLS Report for 'loadDDR_data_special'
================================================================
* Date:           Fri Jan  9 14:30:34 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                      |                                            |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                       Instance                       |                   Module                   |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96  |loadDDR_data_special_Pipeline_loadDDR_data  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       47|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|       34|      157|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      280|     -|
|Register             |        -|      -|      106|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      140|      484|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+--------------------------------------------+---------+----+----+-----+-----+
    |                       Instance                       |                   Module                   | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------------------------+--------------------------------------------+---------+----+----+-----+-----+
    |grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96  |loadDDR_data_special_Pipeline_loadDDR_data  |        0|   0|  34|  157|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+----+-----+-----+
    |Total                                                 |                                            |        0|   0|  34|  157|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |icmp_ln73_fu_118_p2  |      icmp|   0|  0|  16|          32|           1|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    |empty_fu_128_p3      |    select|   0|  0|  29|           1|          31|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  47|          34|          33|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  40|         15|    1|         15|
    |ap_done                 |   8|          2|    1|          2|
    |colScale_fifo_lb_write  |   8|          2|    1|          2|
    |colScale_fifo_ub_write  |   8|          2|    1|          2|
    |gmem7_blk_n_AR          |   8|          2|    1|          2|
    |m_axi_gmem7_ARADDR      |  64|          3|   64|        192|
    |m_axi_gmem7_ARBURST     |   8|          2|    2|          4|
    |m_axi_gmem7_ARCACHE     |   8|          2|    4|          8|
    |m_axi_gmem7_ARID        |   8|          2|    1|          2|
    |m_axi_gmem7_ARLEN       |  32|          3|   32|         96|
    |m_axi_gmem7_ARLOCK      |   8|          2|    2|          4|
    |m_axi_gmem7_ARPROT      |   8|          2|    3|          6|
    |m_axi_gmem7_ARQOS       |   8|          2|    4|          8|
    |m_axi_gmem7_ARREGION    |   8|          2|    4|          8|
    |m_axi_gmem7_ARSIZE      |   8|          2|    3|          6|
    |m_axi_gmem7_ARUSER      |   8|          2|    1|          2|
    |m_axi_gmem7_ARVALID     |   8|          3|    1|          3|
    |m_axi_gmem7_RREADY      |   8|          2|    1|          2|
    |nCols_c2_blk_n          |   8|          2|    1|          2|
    |nCols_c3_blk_n          |   8|          2|    1|          2|
    |real_start              |   8|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 280|         58|  130|        370|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                               | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                          |  14|   0|   14|          0|
    |ap_done_reg                                                        |   1|   0|    1|          0|
    |empty_reg_166                                                      |  31|   0|   31|          0|
    |grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96_ap_start_reg  |   1|   0|    1|          0|
    |start_once_reg                                                     |   1|   0|    1|          0|
    |trunc_ln_reg_171                                                   |  58|   0|   58|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                              | 106|   0|  106|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+----------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  loadDDR_data_special|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  loadDDR_data_special|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  loadDDR_data_special|  return value|
|start_full_n                     |   in|    1|  ap_ctrl_hs|  loadDDR_data_special|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  loadDDR_data_special|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|  loadDDR_data_special|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  loadDDR_data_special|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  loadDDR_data_special|  return value|
|start_out                        |  out|    1|  ap_ctrl_hs|  loadDDR_data_special|  return value|
|start_write                      |  out|    1|  ap_ctrl_hs|  loadDDR_data_special|  return value|
|m_axi_gmem7_AWVALID              |  out|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_AWREADY              |   in|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_AWADDR               |  out|   64|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_AWID                 |  out|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_AWLEN                |  out|   32|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_AWSIZE               |  out|    3|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_AWBURST              |  out|    2|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_AWLOCK               |  out|    2|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_AWCACHE              |  out|    4|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_AWPROT               |  out|    3|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_AWQOS                |  out|    4|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_AWREGION             |  out|    4|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_AWUSER               |  out|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_WVALID               |  out|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_WREADY               |   in|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_WDATA                |  out|  512|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_WSTRB                |  out|   64|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_WLAST                |  out|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_WID                  |  out|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_WUSER                |  out|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_ARVALID              |  out|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_ARREADY              |   in|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_ARADDR               |  out|   64|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_ARID                 |  out|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_ARLEN                |  out|   32|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_ARSIZE               |  out|    3|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_ARBURST              |  out|    2|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_ARLOCK               |  out|    2|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_ARCACHE              |  out|    4|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_ARPROT               |  out|    3|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_ARQOS                |  out|    4|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_ARREGION             |  out|    4|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_ARUSER               |  out|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_RVALID               |   in|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_RREADY               |  out|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_RDATA                |   in|  512|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_RLAST                |   in|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_RID                  |   in|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_RFIFONUM             |   in|   13|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_RUSER                |   in|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_RRESP                |   in|    2|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_BVALID               |   in|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_BREADY               |  out|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_BRESP                |   in|    2|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_BID                  |   in|    1|       m_axi|                 gmem7|       pointer|
|m_axi_gmem7_BUSER                |   in|    1|       m_axi|                 gmem7|       pointer|
|mem                              |   in|   64|     ap_none|                   mem|        scalar|
|colScale_fifo_lb_din             |  out|  512|     ap_fifo|      colScale_fifo_lb|       pointer|
|colScale_fifo_lb_num_data_valid  |   in|    3|     ap_fifo|      colScale_fifo_lb|       pointer|
|colScale_fifo_lb_fifo_cap        |   in|    3|     ap_fifo|      colScale_fifo_lb|       pointer|
|colScale_fifo_lb_full_n          |   in|    1|     ap_fifo|      colScale_fifo_lb|       pointer|
|colScale_fifo_lb_write           |  out|    1|     ap_fifo|      colScale_fifo_lb|       pointer|
|colScale_fifo_ub_din             |  out|  512|     ap_fifo|      colScale_fifo_ub|       pointer|
|colScale_fifo_ub_num_data_valid  |   in|    3|     ap_fifo|      colScale_fifo_ub|       pointer|
|colScale_fifo_ub_fifo_cap        |   in|    3|     ap_fifo|      colScale_fifo_ub|       pointer|
|colScale_fifo_ub_full_n          |   in|    1|     ap_fifo|      colScale_fifo_ub|       pointer|
|colScale_fifo_ub_write           |  out|    1|     ap_fifo|      colScale_fifo_ub|       pointer|
|n                                |   in|   32|     ap_none|                     n|        scalar|
|nCols_c2_din                     |  out|   32|     ap_fifo|              nCols_c2|       pointer|
|nCols_c2_num_data_valid          |   in|    3|     ap_fifo|              nCols_c2|       pointer|
|nCols_c2_fifo_cap                |   in|    3|     ap_fifo|              nCols_c2|       pointer|
|nCols_c2_full_n                  |   in|    1|     ap_fifo|              nCols_c2|       pointer|
|nCols_c2_write                   |  out|    1|     ap_fifo|              nCols_c2|       pointer|
|nCols_c3_din                     |  out|   32|     ap_fifo|              nCols_c3|       pointer|
|nCols_c3_num_data_valid          |   in|    3|     ap_fifo|              nCols_c3|       pointer|
|nCols_c3_fifo_cap                |   in|    3|     ap_fifo|              nCols_c3|       pointer|
|nCols_c3_full_n                  |   in|    1|     ap_fifo|              nCols_c3|       pointer|
|nCols_c3_write                   |  out|    1|     ap_fifo|              nCols_c3|       pointer|
+---------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%muxLogicCE_to_n_read = muxlogic"   --->   Operation 15 'muxlogic' 'muxLogicCE_to_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n"   --->   Operation 16 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i32 %n_read"   --->   Operation 17 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.71ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %nCols_c3, i32 %n_read"   --->   Operation 18 'write' 'write_ln0' <Predicate = true> <Delay = 0.71> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i32 %n_read"   --->   Operation 19 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.71ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %nCols_c2, i32 %n_read"   --->   Operation 20 'write' 'write_ln0' <Predicate = true> <Delay = 0.71> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.66ns)   --->   "%icmp_ln73 = icmp_sgt  i32 %n_read, i32 0" [./basic_helper.hpp:73]   --->   Operation 21 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i32 %n_read" [./basic_helper.hpp:73]   --->   Operation 22 'trunc' 'trunc_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.52ns)   --->   "%empty = select i1 %icmp_ln73, i31 %trunc_ln73, i31 0" [./basic_helper.hpp:73]   --->   Operation 23 'select' 'empty' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.40>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%muxLogicCE_to_mem_read = muxlogic"   --->   Operation 24 'muxlogic' 'muxLogicCE_to_mem_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%mem_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mem"   --->   Operation 25 'read' 'mem_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %mem_read, i32 6, i32 63" [./basic_helper.hpp:73]   --->   Operation 26 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i58 %trunc_ln" [./basic_helper.hpp:73]   --->   Operation 27 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%gmem7_addr = getelementptr i512 %gmem7, i64 %sext_ln73" [./basic_helper.hpp:73]   --->   Operation 28 'getelementptr' 'gmem7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i31 %empty" [./basic_helper.hpp:73]   --->   Operation 29 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [11/11] (1.40ns)   --->   "%empty_239 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem7_addr, i64 %zext_ln73" [./basic_helper.hpp:73]   --->   Operation 30 'readreq' 'empty_239' <Predicate = true> <Delay = 1.40> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 31 [10/11] (2.43ns)   --->   "%empty_239 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem7_addr, i64 %zext_ln73" [./basic_helper.hpp:73]   --->   Operation 31 'readreq' 'empty_239' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 32 [9/11] (2.43ns)   --->   "%empty_239 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem7_addr, i64 %zext_ln73" [./basic_helper.hpp:73]   --->   Operation 32 'readreq' 'empty_239' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 33 [8/11] (2.43ns)   --->   "%empty_239 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem7_addr, i64 %zext_ln73" [./basic_helper.hpp:73]   --->   Operation 33 'readreq' 'empty_239' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 34 [7/11] (2.43ns)   --->   "%empty_239 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem7_addr, i64 %zext_ln73" [./basic_helper.hpp:73]   --->   Operation 34 'readreq' 'empty_239' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 35 [6/11] (2.43ns)   --->   "%empty_239 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem7_addr, i64 %zext_ln73" [./basic_helper.hpp:73]   --->   Operation 35 'readreq' 'empty_239' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 36 [5/11] (2.43ns)   --->   "%empty_239 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem7_addr, i64 %zext_ln73" [./basic_helper.hpp:73]   --->   Operation 36 'readreq' 'empty_239' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 37 [4/11] (2.43ns)   --->   "%empty_239 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem7_addr, i64 %zext_ln73" [./basic_helper.hpp:73]   --->   Operation 37 'readreq' 'empty_239' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 38 [3/11] (2.43ns)   --->   "%empty_239 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem7_addr, i64 %zext_ln73" [./basic_helper.hpp:73]   --->   Operation 38 'readreq' 'empty_239' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 39 [2/11] (2.43ns)   --->   "%empty_239 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem7_addr, i64 %zext_ln73" [./basic_helper.hpp:73]   --->   Operation 39 'readreq' 'empty_239' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 1.40>
ST_12 : Operation 40 [1/11] (1.40ns)   --->   "%empty_239 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem7_addr, i64 %zext_ln73" [./basic_helper.hpp:73]   --->   Operation 40 'readreq' 'empty_239' <Predicate = true> <Delay = 1.40> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 1.06>
ST_13 : Operation 41 [1/1] (0.00ns)   --->   "%empty_240 = wait i32 @_ssdm_op_Wait"   --->   Operation 41 'wait' 'empty_240' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 42 [2/2] (1.06ns)   --->   "%call_ln73 = call void @loadDDR_data_special_Pipeline_loadDDR_data, i32 %n_read, i512 %gmem7, i58 %trunc_ln, i512 %colScale_fifo_lb, i512 %colScale_fifo_ub" [./basic_helper.hpp:73]   --->   Operation 42 'call' 'call_ln73' <Predicate = true> <Delay = 1.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 1.44>
ST_14 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nCols_c3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nCols_c2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %colScale_fifo_ub, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %colScale_fifo_lb, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem7, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_30, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 48 [1/2] (1.44ns)   --->   "%call_ln73 = call void @loadDDR_data_special_Pipeline_loadDDR_data, i32 %n_read, i512 %gmem7, i58 %trunc_ln, i512 %colScale_fifo_lb, i512 %colScale_fifo_ub" [./basic_helper.hpp:73]   --->   Operation 48 'call' 'call_ln73' <Predicate = true> <Delay = 1.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln79 = ret" [./basic_helper.hpp:79]   --->   Operation 49 'ret' 'ret_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ mem]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ colScale_fifo_lb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ colScale_fifo_ub]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nCols_c2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ nCols_c3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
muxLogicCE_to_n_read      (muxlogic     ) [ 000000000000000]
n_read                    (read         ) [ 001111111111111]
muxLogicData_to_write_ln0 (muxlogic     ) [ 000000000000000]
write_ln0                 (write        ) [ 000000000000000]
muxLogicData_to_write_ln0 (muxlogic     ) [ 000000000000000]
write_ln0                 (write        ) [ 000000000000000]
icmp_ln73                 (icmp         ) [ 000000000000000]
trunc_ln73                (trunc        ) [ 000000000000000]
empty                     (select       ) [ 001000000000000]
muxLogicCE_to_mem_read    (muxlogic     ) [ 000000000000000]
mem_read                  (read         ) [ 000000000000000]
trunc_ln                  (partselect   ) [ 000111111111111]
sext_ln73                 (sext         ) [ 000000000000000]
gmem7_addr                (getelementptr) [ 000111111111100]
zext_ln73                 (zext         ) [ 000111111111100]
empty_239                 (readreq      ) [ 000000000000000]
empty_240                 (wait         ) [ 000000000000000]
specinterface_ln0         (specinterface) [ 000000000000000]
specinterface_ln0         (specinterface) [ 000000000000000]
specinterface_ln0         (specinterface) [ 000000000000000]
specinterface_ln0         (specinterface) [ 000000000000000]
specinterface_ln0         (specinterface) [ 000000000000000]
call_ln73                 (call         ) [ 000000000000000]
ret_ln79                  (ret          ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem7"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="colScale_fifo_lb">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colScale_fifo_lb"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="colScale_fifo_ub">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colScale_fifo_ub"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="n">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="nCols_c2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nCols_c2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="nCols_c3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nCols_c3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loadDDR_data_special_Pipeline_loadDDR_data"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="n_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln0_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln0_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="mem_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_read/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_readreq_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="512" slack="0"/>
<pin id="93" dir="0" index="2" bw="31" slack="0"/>
<pin id="94" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_239/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="12"/>
<pin id="99" dir="0" index="2" bw="512" slack="0"/>
<pin id="100" dir="0" index="3" bw="58" slack="11"/>
<pin id="101" dir="0" index="4" bw="512" slack="0"/>
<pin id="102" dir="0" index="5" bw="512" slack="0"/>
<pin id="103" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln73/13 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_fu_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_n_read/1 muxLogicCE_to_mem_read/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="muxLogicData_to_write_ln0_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="muxLogicData_to_write_ln0_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln73_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="trunc_ln73_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln73/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="empty_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="31" slack="0"/>
<pin id="131" dir="0" index="2" bw="31" slack="0"/>
<pin id="132" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="trunc_ln_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="58" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="0" index="3" bw="7" slack="0"/>
<pin id="141" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sext_ln73_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="58" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="gmem7_addr_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem7_addr/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln73_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="31" slack="1"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="n_read_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="12"/>
<pin id="163" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="n_read "/>
</bind>
</comp>

<comp id="166" class="1005" name="empty_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="31" slack="1"/>
<pin id="168" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="171" class="1005" name="trunc_ln_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="58" slack="11"/>
<pin id="173" dir="1" index="1" bw="58" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="176" class="1005" name="gmem7_addr_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="512" slack="1"/>
<pin id="178" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem7_addr "/>
</bind>
</comp>

<comp id="181" class="1005" name="zext_ln73_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="1"/>
<pin id="183" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln73 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="62" pin="2"/><net_sink comp="68" pin=2"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="62" pin="2"/><net_sink comp="76" pin=2"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="96" pin=4"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="96" pin=5"/></net>

<net id="113"><net_src comp="62" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="62" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="62" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="62" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="118" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="84" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="149"><net_src comp="136" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="0" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="146" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="150" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="160"><net_src comp="157" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="164"><net_src comp="62" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="169"><net_src comp="128" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="174"><net_src comp="136" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="96" pin=3"/></net>

<net id="179"><net_src comp="150" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="184"><net_src comp="157" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="90" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem7 | {}
	Port: colScale_fifo_lb | {13 14 }
	Port: colScale_fifo_ub | {13 14 }
	Port: nCols_c2 | {1 }
	Port: nCols_c3 | {1 }
 - Input state : 
	Port: loadDDR_data_special : gmem7 | {2 3 4 5 6 7 8 9 10 11 12 13 14 }
	Port: loadDDR_data_special : mem | {2 }
	Port: loadDDR_data_special : n | {1 }
  - Chain level:
	State 1
		empty : 1
	State 2
		sext_ln73 : 1
		gmem7_addr : 2
		empty_239 : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------|---------|---------|
| Operation|                    Functional Unit                   |    FF   |   LUT   |
|----------|------------------------------------------------------|---------|---------|
|   call   | grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96 |    95   |    47   |
|----------|------------------------------------------------------|---------|---------|
|  select  |                     empty_fu_128                     |    0    |    29   |
|----------|------------------------------------------------------|---------|---------|
|   icmp   |                   icmp_ln73_fu_118                   |    0    |    16   |
|----------|------------------------------------------------------|---------|---------|
|   read   |                   n_read_read_fu_62                  |    0    |    0    |
|          |                  mem_read_read_fu_84                 |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|   write  |                 write_ln0_write_fu_68                |    0    |    0    |
|          |                 write_ln0_write_fu_76                |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|  readreq |                   grp_readreq_fu_90                  |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|          |                      grp_fu_108                      |    0    |    0    |
| muxlogic |           muxLogicData_to_write_ln0_fu_110           |    0    |    0    |
|          |           muxLogicData_to_write_ln0_fu_114           |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|   trunc  |                   trunc_ln73_fu_124                  |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|partselect|                    trunc_ln_fu_136                   |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|   sext   |                   sext_ln73_fu_146                   |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|   zext   |                   zext_ln73_fu_157                   |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|   Total  |                                                      |    95   |    92   |
|----------|------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   empty_reg_166  |   31   |
|gmem7_addr_reg_176|   512  |
|  n_read_reg_161  |   32   |
| trunc_ln_reg_171 |   58   |
| zext_ln73_reg_181|   64   |
+------------------+--------+
|       Total      |   697  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_readreq_fu_90 |  p1  |   2  |  512 |  1024  ||    0    ||   128   |
| grp_readreq_fu_90 |  p2  |   2  |  31  |   62   ||    0    ||    32   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |  1086  ||  0.872  ||    0    ||   160   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   95   |   92   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |   160  |
|  Register |    -   |   697  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   792  |   252  |
+-----------+--------+--------+--------+
