In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libLLVMFuzzMutate.a_clang_-Os:

FuzzerCLI.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm17parseFuzzerCLOptsEiPPc>:
       0:	sub	sp, sp, #0x70
       4:	stp	x29, x30, [sp, #32]
       8:	stp	x26, x25, [sp, #48]
       c:	stp	x24, x23, [sp, #64]
      10:	stp	x22, x21, [sp, #80]
      14:	stp	x20, x19, [sp, #96]
      18:	add	x29, sp, #0x20
      1c:	mov	x20, x1
      20:	mov	w19, w0
      24:	add	x0, sp, #0x8
      28:	mov	x1, xzr
      2c:	mov	x2, x20
      30:	stp	xzr, xzr, [sp, #8]
      34:	str	xzr, [sp, #24]
      38:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
      3c:	cmp	w19, #0x2
      40:	b.lt	d8 <_ZN4llvm17parseFuzzerCLOptsEiPPc+0xd8>  // b.tstop
      44:	mov	x22, #0x692d                	// #26925
      48:	mov	x23, #0x6572                	// #25970
      4c:	mov	x25, #0x5f67                	// #24423
      50:	movk	x22, #0x6e67, lsl #16
      54:	movk	x23, #0x616d, lsl #16
      58:	movk	x25, #0x7261, lsl #16
      5c:	movk	x22, #0x726f, lsl #32
      60:	movk	x23, #0x6e69, lsl #32
      64:	movk	x25, #0x7367, lsl #32
      68:	mov	w24, #0x1                   	// #1
      6c:	movk	x22, #0x5f65, lsl #48
      70:	movk	x23, #0x6e69, lsl #48
      74:	movk	x25, #0x313d, lsl #48
      78:	ldr	x21, [x20, x24, lsl #3]
      7c:	mov	x26, x24
      80:	add	x24, x24, #0x1
      84:	cbz	x21, c8 <_ZN4llvm17parseFuzzerCLOptsEiPPc+0xc8>
      88:	mov	x0, x21
      8c:	bl	0 <strlen>
      90:	cmp	x0, #0x18
      94:	mov	w8, w24
      98:	b.ne	cc <_ZN4llvm17parseFuzzerCLOptsEiPPc+0xcc>  // b.any
      9c:	ldp	x8, x9, [x21]
      a0:	ldr	x10, [x21, #16]
      a4:	eor	x8, x8, x22
      a8:	eor	x9, x9, x23
      ac:	eor	x10, x10, x25
      b0:	orr	x8, x8, x9
      b4:	orr	x8, x8, x10
      b8:	cbz	x8, e0 <_ZN4llvm17parseFuzzerCLOptsEiPPc+0xe0>
      bc:	cmp	w24, w19
      c0:	b.lt	78 <_ZN4llvm17parseFuzzerCLOptsEiPPc+0x78>  // b.tstop
      c4:	b	e0 <_ZN4llvm17parseFuzzerCLOptsEiPPc+0xe0>
      c8:	add	w8, w26, #0x1
      cc:	cmp	w8, w19
      d0:	b.lt	78 <_ZN4llvm17parseFuzzerCLOptsEiPPc+0x78>  // b.tstop
      d4:	b	e4 <_ZN4llvm17parseFuzzerCLOptsEiPPc+0xe4>
      d8:	mov	w8, #0x1                   	// #1
      dc:	b	e4 <_ZN4llvm17parseFuzzerCLOptsEiPPc+0xe4>
      e0:	add	w8, w26, #0x1
      e4:	cmp	w8, w19
      e8:	b.ge	130 <_ZN4llvm17parseFuzzerCLOptsEiPPc+0x130>  // b.tcont
      ec:	add	x20, x20, w8, sxtw #3
      f0:	sub	w19, w19, w8
      f4:	ldp	x1, x8, [sp, #16]
      f8:	cmp	x1, x8
      fc:	b.eq	118 <_ZN4llvm17parseFuzzerCLOptsEiPPc+0x118>  // b.none
     100:	ldr	x8, [x20]
     104:	str	x8, [x1]
     108:	ldr	x8, [sp, #16]
     10c:	add	x8, x8, #0x8
     110:	str	x8, [sp, #16]
     114:	b	124 <_ZN4llvm17parseFuzzerCLOptsEiPPc+0x124>
     118:	add	x0, sp, #0x8
     11c:	mov	x2, x20
     120:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     124:	subs	w19, w19, #0x1
     128:	add	x20, x20, #0x8
     12c:	b.ne	f4 <_ZN4llvm17parseFuzzerCLOptsEiPPc+0xf4>  // b.any
     130:	ldp	x1, x8, [sp, #8]
     134:	adrp	x2, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     138:	add	x2, x2, #0x0
     13c:	mov	x3, xzr
     140:	sub	x8, x8, x1
     144:	lsr	x0, x8, #3
     148:	mov	x4, xzr
     14c:	mov	x5, xzr
     150:	mov	w6, wzr
     154:	bl	0 <_ZN4llvm2cl23ParseCommandLineOptionsEiPKPKcNS_9StringRefEPNS_11raw_ostreamES2_b>
     158:	ldr	x0, [sp, #8]
     15c:	cbz	x0, 164 <_ZN4llvm17parseFuzzerCLOptsEiPPc+0x164>
     160:	bl	0 <_ZdlPv>
     164:	ldp	x20, x19, [sp, #96]
     168:	ldp	x22, x21, [sp, #80]
     16c:	ldp	x24, x23, [sp, #64]
     170:	ldp	x26, x25, [sp, #48]
     174:	ldp	x29, x30, [sp, #32]
     178:	add	sp, sp, #0x70
     17c:	ret

0000000000000180 <_ZN4llvm27handleExecNameEncodedBEOptsENS_9StringRefE>:
     180:	sub	sp, sp, #0x170
     184:	stp	x29, x30, [sp, #272]
     188:	stp	x28, x27, [sp, #288]
     18c:	stp	x26, x25, [sp, #304]
     190:	stp	x24, x23, [sp, #320]
     194:	stp	x22, x21, [sp, #336]
     198:	stp	x20, x19, [sp, #352]
     19c:	add	x29, sp, #0x110
     1a0:	add	x9, sp, #0x70
     1a4:	add	x9, x9, #0x10
     1a8:	stp	x0, x1, [x29, #-24]
     1ac:	str	x9, [sp, #112]
     1b0:	cbz	x0, 1cc <_ZN4llvm27handleExecNameEncodedBEOptsENS_9StringRefE+0x4c>
     1b4:	mov	x8, x0
     1b8:	add	x2, x0, x1
     1bc:	add	x0, sp, #0x70
     1c0:	mov	x1, x8
     1c4:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     1c8:	b	1d4 <_ZN4llvm27handleExecNameEncodedBEOptsENS_9StringRefE+0x54>
     1cc:	str	xzr, [sp, #120]
     1d0:	strb	wzr, [sp, #128]
     1d4:	add	x19, sp, #0x70
     1d8:	add	x2, x19, #0x20
     1dc:	sub	x0, x29, #0x30
     1e0:	add	x1, sp, #0x70
     1e4:	stp	xzr, xzr, [x29, #-48]
     1e8:	stur	xzr, [x29, #-32]
     1ec:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     1f0:	ldr	x0, [sp, #112]
     1f4:	add	x8, x19, #0x10
     1f8:	cmp	x0, x8
     1fc:	b.eq	204 <_ZN4llvm27handleExecNameEncodedBEOptsENS_9StringRefE+0x84>  // b.none
     200:	bl	0 <_ZdlPv>
     204:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     208:	add	x1, x1, #0x0
     20c:	sub	x8, x29, #0x50
     210:	sub	x0, x29, #0x18
     214:	mov	w2, #0x2                   	// #2
     218:	sub	x19, x29, #0x50
     21c:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     220:	ldur	x8, [x29, #-56]
     224:	cbz	x8, 588 <_ZN4llvm27handleExecNameEncodedBEOptsENS_9StringRefE+0x408>
     228:	adrp	x8, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     22c:	ldr	d0, [x8]
     230:	add	x8, sp, #0x70
     234:	add	x0, x19, #0x10
     238:	add	x8, x8, #0x10
     23c:	add	x1, sp, #0x70
     240:	mov	w2, #0x2d                  	// #45
     244:	mov	w3, #0xffffffff            	// #-1
     248:	mov	w4, #0x1                   	// #1
     24c:	str	x8, [sp, #112]
     250:	str	d0, [sp, #120]
     254:	bl	0 <_ZNK4llvm9StringRef5splitERNS_15SmallVectorImplIS0_EEcib>
     258:	ldr	w8, [sp, #120]
     25c:	cbz	w8, 450 <_ZN4llvm27handleExecNameEncodedBEOptsENS_9StringRefE+0x2d0>
     260:	ldr	x23, [sp, #112]
     264:	add	x9, sp, #0x8
     268:	add	x10, sp, #0x40
     26c:	adrp	x19, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     270:	mov	w25, #0x6967                	// #26983
     274:	adrp	x21, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     278:	adrp	x22, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     27c:	lsl	x24, x8, #4
     280:	add	x19, x19, #0x0
     284:	movk	w25, #0x6573, lsl #16
     288:	mov	w26, #0x6c                  	// #108
     28c:	add	x27, x9, #0x10
     290:	add	x28, x10, #0x10
     294:	add	x21, x21, #0x0
     298:	add	x22, x22, #0x0
     29c:	ldr	q0, [x23]
     2a0:	str	q0, [sp, #96]
     2a4:	ldr	x8, [sp, #104]
     2a8:	cbz	x8, 36c <_ZN4llvm27handleExecNameEncodedBEOptsENS_9StringRefE+0x1ec>
     2ac:	cmp	x8, #0x5
     2b0:	b.ne	334 <_ZN4llvm27handleExecNameEncodedBEOptsENS_9StringRefE+0x1b4>  // b.any
     2b4:	ldr	x1, [sp, #96]
     2b8:	ldr	w9, [x1]
     2bc:	ldrb	w10, [x1, #4]
     2c0:	eor	w9, w9, w25
     2c4:	eor	w10, w10, w26
     2c8:	orr	w9, w9, w10
     2cc:	cbnz	w9, 338 <_ZN4llvm27handleExecNameEncodedBEOptsENS_9StringRefE+0x1b8>
     2d0:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     2d4:	add	x1, x1, #0x0
     2d8:	add	x2, x1, #0xc
     2dc:	add	x0, sp, #0x8
     2e0:	str	x27, [sp, #8]
     2e4:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     2e8:	sub	x0, x29, #0x30
     2ec:	add	x1, sp, #0x8
     2f0:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     2f4:	ldr	x0, [sp, #8]
     2f8:	cmp	x0, x27
     2fc:	b.eq	304 <_ZN4llvm27handleExecNameEncodedBEOptsENS_9StringRefE+0x184>  // b.none
     300:	bl	0 <_ZdlPv>
     304:	add	x2, x21, #0x3
     308:	add	x0, sp, #0x8
     30c:	mov	x1, x21
     310:	str	x27, [sp, #8]
     314:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     318:	sub	x0, x29, #0x30
     31c:	add	x1, sp, #0x8
     320:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     324:	ldr	x0, [sp, #8]
     328:	cmp	x0, x27
     32c:	b.ne	440 <_ZN4llvm27handleExecNameEncodedBEOptsENS_9StringRefE+0x2c0>  // b.any
     330:	b	444 <_ZN4llvm27handleExecNameEncodedBEOptsENS_9StringRefE+0x2c4>
     334:	ldr	x1, [sp, #96]
     338:	ldrb	w9, [x1]
     33c:	cmp	w9, #0x4f
     340:	b.ne	36c <_ZN4llvm27handleExecNameEncodedBEOptsENS_9StringRefE+0x1ec>  // b.any
     344:	add	x2, x1, x8
     348:	add	x0, sp, #0x40
     34c:	str	x28, [sp, #64]
     350:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     354:	add	x0, sp, #0x40
     358:	mov	w4, #0x1                   	// #1
     35c:	mov	x1, xzr
     360:	mov	x2, xzr
     364:	mov	x3, x22
     368:	b	3d8 <_ZN4llvm27handleExecNameEncodedBEOptsENS_9StringRefE+0x258>
     36c:	add	x0, sp, #0x40
     370:	add	x1, sp, #0x60
     374:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     378:	add	x0, sp, #0x8
     37c:	add	x1, sp, #0x40
     380:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
     384:	ldr	x0, [sp, #8]
     388:	ldr	w20, [sp, #40]
     38c:	cmp	x0, x27
     390:	b.eq	398 <_ZN4llvm27handleExecNameEncodedBEOptsENS_9StringRefE+0x218>  // b.none
     394:	bl	0 <_ZdlPv>
     398:	cbz	w20, 5b0 <_ZN4llvm27handleExecNameEncodedBEOptsENS_9StringRefE+0x430>
     39c:	ldr	x1, [sp, #96]
     3a0:	cbz	x1, 3bc <_ZN4llvm27handleExecNameEncodedBEOptsENS_9StringRefE+0x23c>
     3a4:	ldr	x8, [sp, #104]
     3a8:	add	x0, sp, #0x40
     3ac:	str	x28, [sp, #64]
     3b0:	add	x2, x1, x8
     3b4:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     3b8:	b	3c4 <_ZN4llvm27handleExecNameEncodedBEOptsENS_9StringRefE+0x244>
     3bc:	stp	x28, xzr, [sp, #64]
     3c0:	strb	wzr, [sp, #80]
     3c4:	add	x0, sp, #0x40
     3c8:	mov	w4, #0x9                   	// #9
     3cc:	mov	x1, xzr
     3d0:	mov	x2, xzr
     3d4:	mov	x3, x19
     3d8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEmmPKcm>
     3dc:	str	x27, [sp, #8]
     3e0:	mov	x8, x0
     3e4:	ldr	x9, [x8], #16
     3e8:	cmp	x9, x8
     3ec:	b.eq	400 <_ZN4llvm27handleExecNameEncodedBEOptsENS_9StringRefE+0x280>  // b.none
     3f0:	str	x9, [sp, #8]
     3f4:	ldr	x9, [x0, #16]
     3f8:	str	x9, [sp, #24]
     3fc:	b	408 <_ZN4llvm27handleExecNameEncodedBEOptsENS_9StringRefE+0x288>
     400:	ldr	q0, [x9]
     404:	str	q0, [x27]
     408:	ldr	x9, [x0, #8]
     40c:	add	x1, sp, #0x8
     410:	str	x9, [sp, #16]
     414:	stp	x8, xzr, [x0]
     418:	strb	wzr, [x0, #16]
     41c:	sub	x0, x29, #0x30
     420:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     424:	ldr	x0, [sp, #8]
     428:	cmp	x0, x27
     42c:	b.eq	434 <_ZN4llvm27handleExecNameEncodedBEOptsENS_9StringRefE+0x2b4>  // b.none
     430:	bl	0 <_ZdlPv>
     434:	ldr	x0, [sp, #64]
     438:	cmp	x0, x28
     43c:	b.eq	444 <_ZN4llvm27handleExecNameEncodedBEOptsENS_9StringRefE+0x2c4>  // b.none
     440:	bl	0 <_ZdlPv>
     444:	subs	x24, x24, #0x10
     448:	add	x23, x23, #0x10
     44c:	b.ne	29c <_ZN4llvm27handleExecNameEncodedBEOptsENS_9StringRefE+0x11c>  // b.any
     450:	bl	0 <_ZN4llvm4errsEv>
     454:	ldp	x1, x2, [x29, #-80]
     458:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     45c:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     460:	add	x1, x1, #0x0
     464:	mov	w2, #0x10                  	// #16
     468:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     46c:	ldp	x9, x8, [x29, #-48]
     470:	sub	x8, x8, x9
     474:	lsr	x19, x8, #5
     478:	bl	0 <_ZN4llvm4errsEv>
     47c:	cmp	w19, #0x2
     480:	b.lt	4c4 <_ZN4llvm27handleExecNameEncodedBEOptsENS_9StringRefE+0x344>  // b.tstop
     484:	mov	w8, #0x1                   	// #1
     488:	sub	x21, x8, w19, uxtw
     48c:	adrp	x19, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     490:	mov	x20, xzr
     494:	add	x19, x19, #0x0
     498:	mov	w2, #0x1                   	// #1
     49c:	mov	x1, x19
     4a0:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     4a4:	ldur	x8, [x29, #-48]
     4a8:	add	x8, x8, x20
     4ac:	ldp	x1, x2, [x8, #32]
     4b0:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     4b4:	bl	0 <_ZN4llvm4errsEv>
     4b8:	adds	x21, x21, #0x1
     4bc:	add	x20, x20, #0x20
     4c0:	b.cc	498 <_ZN4llvm27handleExecNameEncodedBEOptsENS_9StringRefE+0x318>  // b.lo, b.ul, b.last
     4c4:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     4c8:	add	x1, x1, #0x0
     4cc:	mov	w2, #0x1                   	// #1
     4d0:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     4d4:	ldp	x9, x8, [x29, #-48]
     4d8:	add	x0, sp, #0x8
     4dc:	stp	xzr, xzr, [sp, #8]
     4e0:	str	xzr, [sp, #24]
     4e4:	sub	x8, x8, x9
     4e8:	asr	x1, x8, #5
     4ec:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     4f0:	ldp	x19, x20, [x29, #-48]
     4f4:	cmp	x19, x20
     4f8:	b.eq	53c <_ZN4llvm27handleExecNameEncodedBEOptsENS_9StringRefE+0x3bc>  // b.none
     4fc:	ldp	x1, x9, [sp, #16]
     500:	ldr	x8, [x19]
     504:	cmp	x1, x9
     508:	str	x8, [sp, #64]
     50c:	b.eq	524 <_ZN4llvm27handleExecNameEncodedBEOptsENS_9StringRefE+0x3a4>  // b.none
     510:	str	x8, [x1]
     514:	ldr	x8, [sp, #16]
     518:	add	x8, x8, #0x8
     51c:	str	x8, [sp, #16]
     520:	b	530 <_ZN4llvm27handleExecNameEncodedBEOptsENS_9StringRefE+0x3b0>
     524:	add	x0, sp, #0x8
     528:	add	x2, sp, #0x40
     52c:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     530:	add	x19, x19, #0x20
     534:	cmp	x20, x19
     538:	b.ne	4fc <_ZN4llvm27handleExecNameEncodedBEOptsENS_9StringRefE+0x37c>  // b.any
     53c:	ldp	x1, x8, [sp, #8]
     540:	adrp	x2, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     544:	add	x2, x2, #0x0
     548:	mov	x3, xzr
     54c:	sub	x8, x8, x1
     550:	lsr	x0, x8, #3
     554:	mov	x4, xzr
     558:	mov	x5, xzr
     55c:	mov	w6, wzr
     560:	bl	0 <_ZN4llvm2cl23ParseCommandLineOptionsEiPKPKcNS_9StringRefEPNS_11raw_ostreamES2_b>
     564:	ldr	x0, [sp, #8]
     568:	cbz	x0, 570 <_ZN4llvm27handleExecNameEncodedBEOptsENS_9StringRefE+0x3f0>
     56c:	bl	0 <_ZdlPv>
     570:	ldr	x0, [sp, #112]
     574:	add	x8, sp, #0x70
     578:	add	x8, x8, #0x10
     57c:	cmp	x0, x8
     580:	b.eq	588 <_ZN4llvm27handleExecNameEncodedBEOptsENS_9StringRefE+0x408>  // b.none
     584:	bl	0 <free>
     588:	sub	x0, x29, #0x30
     58c:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     590:	ldp	x20, x19, [sp, #352]
     594:	ldp	x22, x21, [sp, #336]
     598:	ldp	x24, x23, [sp, #320]
     59c:	ldp	x26, x25, [sp, #304]
     5a0:	ldp	x28, x27, [sp, #288]
     5a4:	ldp	x29, x30, [sp, #272]
     5a8:	add	sp, sp, #0x170
     5ac:	ret
     5b0:	bl	0 <_ZN4llvm4errsEv>
     5b4:	ldp	x1, x2, [x29, #-24]
     5b8:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     5bc:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     5c0:	add	x1, x1, #0x0
     5c4:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     5c8:	ldp	x1, x2, [sp, #96]
     5cc:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     5d0:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     5d4:	add	x1, x1, #0x0
     5d8:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     5dc:	mov	w0, #0x1                   	// #1
     5e0:	bl	0 <exit>

00000000000005e4 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE>:
     5e4:	sub	sp, sp, #0x170
     5e8:	stp	x29, x30, [sp, #272]
     5ec:	stp	x28, x27, [sp, #288]
     5f0:	stp	x26, x25, [sp, #304]
     5f4:	stp	x24, x23, [sp, #320]
     5f8:	stp	x22, x21, [sp, #336]
     5fc:	stp	x20, x19, [sp, #352]
     600:	add	x29, sp, #0x110
     604:	add	x9, sp, #0x70
     608:	add	x9, x9, #0x10
     60c:	stp	x0, x1, [x29, #-24]
     610:	str	x9, [sp, #112]
     614:	cbz	x0, 630 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x4c>
     618:	mov	x8, x0
     61c:	add	x2, x0, x1
     620:	add	x0, sp, #0x70
     624:	mov	x1, x8
     628:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     62c:	b	638 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x54>
     630:	str	xzr, [sp, #120]
     634:	strb	wzr, [sp, #128]
     638:	add	x19, sp, #0x70
     63c:	add	x2, x19, #0x20
     640:	sub	x0, x29, #0x30
     644:	add	x1, sp, #0x70
     648:	stp	xzr, xzr, [x29, #-48]
     64c:	stur	xzr, [x29, #-32]
     650:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     654:	ldr	x0, [sp, #112]
     658:	add	x8, x19, #0x10
     65c:	cmp	x0, x8
     660:	b.eq	668 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x84>  // b.none
     664:	bl	0 <_ZdlPv>
     668:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     66c:	add	x1, x1, #0x0
     670:	sub	x8, x29, #0x50
     674:	sub	x0, x29, #0x18
     678:	mov	w2, #0x2                   	// #2
     67c:	sub	x19, x29, #0x50
     680:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     684:	ldur	x8, [x29, #-56]
     688:	cbz	x8, c00 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x61c>
     68c:	adrp	x8, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     690:	ldr	d0, [x8]
     694:	add	x8, sp, #0x70
     698:	add	x0, x19, #0x10
     69c:	add	x8, x8, #0x10
     6a0:	add	x1, sp, #0x70
     6a4:	mov	w2, #0x2d                  	// #45
     6a8:	mov	w3, #0xffffffff            	// #-1
     6ac:	mov	w4, #0x1                   	// #1
     6b0:	str	x8, [sp, #112]
     6b4:	str	d0, [sp, #120]
     6b8:	bl	0 <_ZNK4llvm9StringRef5splitERNS_15SmallVectorImplIS0_EEcib>
     6bc:	ldr	w8, [sp, #120]
     6c0:	cbz	w8, ac8 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x4e4>
     6c4:	ldr	x22, [sp, #112]
     6c8:	add	x9, sp, #0x28
     6cc:	add	x10, sp, #0x8
     6d0:	adrp	x19, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     6d4:	adrp	x26, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     6d8:	adrp	x24, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     6dc:	adrp	x25, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     6e0:	lsl	x28, x8, #4
     6e4:	add	x19, x19, #0x0
     6e8:	add	x26, x26, #0x0
     6ec:	add	x21, x9, #0x10
     6f0:	add	x27, x10, #0x10
     6f4:	add	x24, x24, #0x0
     6f8:	add	x25, x25, #0x0
     6fc:	ldr	q0, [x22]
     700:	str	q0, [sp, #96]
     704:	ldr	x23, [sp, #104]
     708:	sub	x8, x23, #0x3
     70c:	cmp	x8, #0xd
     710:	b.hi	93c <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x358>  // b.pmore
     714:	ldr	x20, [sp, #96]
     718:	adr	x9, 728 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x144>
     71c:	ldrb	w10, [x26, x8]
     720:	add	x9, x9, x10, lsl #2
     724:	br	x9
     728:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     72c:	mov	x0, x20
     730:	add	x1, x1, #0x0
     734:	mov	x2, x23
     738:	bl	0 <bcmp>
     73c:	cbnz	w0, 93c <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x358>
     740:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     744:	add	x1, x1, #0x0
     748:	str	x21, [sp, #40]
     74c:	add	x2, x1, #0xb
     750:	b	aa4 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x4c0>
     754:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     758:	mov	x0, x20
     75c:	add	x1, x1, #0x0
     760:	mov	x2, x23
     764:	bl	0 <bcmp>
     768:	cbnz	w0, 93c <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x358>
     76c:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     770:	add	x1, x1, #0x0
     774:	str	x21, [sp, #40]
     778:	add	x2, x1, #0xf
     77c:	b	aa4 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x4c0>
     780:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     784:	mov	x0, x20
     788:	add	x1, x1, #0x0
     78c:	mov	x2, x23
     790:	bl	0 <bcmp>
     794:	cbnz	w0, 93c <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x358>
     798:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     79c:	str	x21, [sp, #40]
     7a0:	add	x1, x1, #0x0
     7a4:	b	a40 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x45c>
     7a8:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     7ac:	mov	x0, x20
     7b0:	add	x1, x1, #0x0
     7b4:	mov	x2, x23
     7b8:	bl	0 <bcmp>
     7bc:	cbz	w0, a24 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x440>
     7c0:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     7c4:	mov	x0, x20
     7c8:	add	x1, x1, #0x0
     7cc:	mov	x2, x23
     7d0:	bl	0 <bcmp>
     7d4:	cbz	w0, a70 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x48c>
     7d8:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     7dc:	mov	x0, x20
     7e0:	add	x1, x1, #0x0
     7e4:	mov	x2, x23
     7e8:	bl	0 <bcmp>
     7ec:	cbnz	w0, 93c <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x358>
     7f0:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     7f4:	str	x21, [sp, #40]
     7f8:	add	x1, x1, #0x0
     7fc:	b	a7c <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x498>
     800:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     804:	mov	x0, x20
     808:	add	x1, x1, #0x0
     80c:	mov	x2, x23
     810:	bl	0 <bcmp>
     814:	cbz	w0, a34 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x450>
     818:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     81c:	mov	x0, x20
     820:	add	x1, x1, #0x0
     824:	mov	x2, x23
     828:	bl	0 <bcmp>
     82c:	cbnz	w0, 93c <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x358>
     830:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     834:	str	x21, [sp, #40]
     838:	add	x1, x1, #0x0
     83c:	b	a40 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x45c>
     840:	mov	x0, x20
     844:	mov	x1, x24
     848:	mov	x2, x23
     84c:	bl	0 <bcmp>
     850:	cbnz	w0, 93c <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x358>
     854:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     858:	add	x1, x1, #0x0
     85c:	str	x21, [sp, #40]
     860:	add	x2, x1, #0x17
     864:	b	aa4 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x4c0>
     868:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     86c:	mov	x0, x20
     870:	add	x1, x1, #0x0
     874:	mov	x2, x23
     878:	bl	0 <bcmp>
     87c:	cbnz	w0, 93c <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x358>
     880:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     884:	add	x1, x1, #0x0
     888:	str	x21, [sp, #40]
     88c:	add	x2, x1, #0x11
     890:	b	aa4 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x4c0>
     894:	ldr	x8, [x20]
     898:	mov	x10, #0x6e69                	// #28265
     89c:	movk	x10, #0x7473, lsl #16
     8a0:	movk	x10, #0x6f63, lsl #32
     8a4:	movk	x10, #0x626d, lsl #48
     8a8:	ldur	x9, [x20, #3]
     8ac:	eor	x8, x8, x10
     8b0:	mov	x10, #0x6374                	// #25460
     8b4:	movk	x10, #0x6d6f, lsl #16
     8b8:	movk	x10, #0x6962, lsl #32
     8bc:	movk	x10, #0x656e, lsl #48
     8c0:	eor	x9, x9, x10
     8c4:	orr	x8, x8, x9
     8c8:	cbz	x8, a48 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x464>
     8cc:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     8d0:	mov	x0, x20
     8d4:	add	x1, x1, #0x0
     8d8:	mov	x2, x23
     8dc:	bl	0 <bcmp>
     8e0:	cbz	w0, a84 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x4a0>
     8e4:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     8e8:	mov	x0, x20
     8ec:	add	x1, x1, #0x0
     8f0:	mov	x2, x23
     8f4:	bl	0 <bcmp>
     8f8:	cbz	w0, a94 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x4b0>
     8fc:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     900:	mov	x0, x20
     904:	add	x1, x1, #0x0
     908:	mov	x2, x23
     90c:	bl	0 <bcmp>
     910:	cbnz	w0, 93c <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x358>
     914:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     918:	add	x1, x1, #0x0
     91c:	str	x21, [sp, #40]
     920:	add	x2, x1, #0xe
     924:	b	aa4 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x4c0>
     928:	mov	x0, x20
     92c:	mov	x1, x25
     930:	mov	x2, x23
     934:	bl	0 <bcmp>
     938:	cbz	w0, a5c <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x478>
     93c:	add	x0, sp, #0x8
     940:	add	x1, sp, #0x60
     944:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     948:	add	x0, sp, #0x28
     94c:	add	x1, sp, #0x8
     950:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
     954:	ldr	x0, [sp, #40]
     958:	ldr	w20, [sp, #72]
     95c:	cmp	x0, x21
     960:	b.eq	968 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x384>  // b.none
     964:	bl	0 <_ZdlPv>
     968:	cbz	w20, c28 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x644>
     96c:	ldr	x1, [sp, #96]
     970:	cbz	x1, 98c <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x3a8>
     974:	ldr	x8, [sp, #104]
     978:	add	x0, sp, #0x8
     97c:	str	x27, [sp, #8]
     980:	add	x2, x1, x8
     984:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     988:	b	994 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x3b0>
     98c:	stp	x27, xzr, [sp, #8]
     990:	strb	wzr, [sp, #24]
     994:	add	x0, sp, #0x8
     998:	mov	w4, #0x9                   	// #9
     99c:	mov	x1, xzr
     9a0:	mov	x2, xzr
     9a4:	mov	x3, x19
     9a8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEmmPKcm>
     9ac:	str	x21, [sp, #40]
     9b0:	mov	x8, x0
     9b4:	ldr	x9, [x8], #16
     9b8:	cmp	x9, x8
     9bc:	b.eq	9d0 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x3ec>  // b.none
     9c0:	str	x9, [sp, #40]
     9c4:	ldr	x9, [x0, #16]
     9c8:	str	x9, [sp, #56]
     9cc:	b	9d8 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x3f4>
     9d0:	ldr	q0, [x9]
     9d4:	str	q0, [x21]
     9d8:	ldr	x9, [x0, #8]
     9dc:	add	x1, sp, #0x28
     9e0:	str	x9, [sp, #48]
     9e4:	stp	x8, xzr, [x0]
     9e8:	strb	wzr, [x0, #16]
     9ec:	sub	x0, x29, #0x30
     9f0:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     9f4:	ldr	x0, [sp, #40]
     9f8:	cmp	x0, x21
     9fc:	b.eq	a04 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x420>  // b.none
     a00:	bl	0 <_ZdlPv>
     a04:	ldr	x0, [sp, #8]
     a08:	cmp	x0, x27
     a0c:	b.eq	a14 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x430>  // b.none
     a10:	bl	0 <_ZdlPv>
     a14:	subs	x28, x28, #0x10
     a18:	add	x22, x22, #0x10
     a1c:	b.ne	6fc <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x118>  // b.any
     a20:	b	ac8 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x4e4>
     a24:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     a28:	add	x1, x1, #0x0
     a2c:	str	x21, [sp, #40]
     a30:	b	a7c <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x498>
     a34:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     a38:	add	x1, x1, #0x0
     a3c:	str	x21, [sp, #40]
     a40:	add	x2, x1, #0x16
     a44:	b	aa4 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x4c0>
     a48:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     a4c:	add	x1, x1, #0x0
     a50:	str	x21, [sp, #40]
     a54:	add	x2, x1, #0x13
     a58:	b	aa4 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x4c0>
     a5c:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     a60:	add	x1, x1, #0x0
     a64:	str	x21, [sp, #40]
     a68:	add	x2, x1, #0x18
     a6c:	b	aa4 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x4c0>
     a70:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     a74:	str	x21, [sp, #40]
     a78:	add	x1, x1, #0x0
     a7c:	add	x2, x1, #0xc
     a80:	b	aa4 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x4c0>
     a84:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     a88:	add	x1, x1, #0x0
     a8c:	str	x21, [sp, #40]
     a90:	b	aa0 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x4bc>
     a94:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     a98:	str	x21, [sp, #40]
     a9c:	add	x1, x1, #0x0
     aa0:	add	x2, x1, #0x14
     aa4:	add	x0, sp, #0x28
     aa8:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     aac:	sub	x0, x29, #0x30
     ab0:	add	x1, sp, #0x28
     ab4:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     ab8:	ldr	x0, [sp, #40]
     abc:	cmp	x0, x21
     ac0:	b.ne	a10 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x42c>  // b.any
     ac4:	b	a14 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x430>
     ac8:	bl	0 <_ZN4llvm4errsEv>
     acc:	ldp	x1, x2, [x29, #-80]
     ad0:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     ad4:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     ad8:	add	x1, x1, #0x0
     adc:	mov	w2, #0x10                  	// #16
     ae0:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     ae4:	ldp	x9, x8, [x29, #-48]
     ae8:	sub	x8, x8, x9
     aec:	lsr	x19, x8, #5
     af0:	bl	0 <_ZN4llvm4errsEv>
     af4:	cmp	w19, #0x2
     af8:	b.lt	b3c <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x558>  // b.tstop
     afc:	mov	w8, #0x1                   	// #1
     b00:	sub	x21, x8, w19, uxtw
     b04:	adrp	x19, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     b08:	mov	x20, xzr
     b0c:	add	x19, x19, #0x0
     b10:	mov	w2, #0x1                   	// #1
     b14:	mov	x1, x19
     b18:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     b1c:	ldur	x8, [x29, #-48]
     b20:	add	x8, x8, x20
     b24:	ldp	x1, x2, [x8, #32]
     b28:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     b2c:	bl	0 <_ZN4llvm4errsEv>
     b30:	adds	x21, x21, #0x1
     b34:	add	x20, x20, #0x20
     b38:	b.cc	b10 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x52c>  // b.lo, b.ul, b.last
     b3c:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     b40:	add	x1, x1, #0x0
     b44:	mov	w2, #0x1                   	// #1
     b48:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     b4c:	ldp	x9, x8, [x29, #-48]
     b50:	add	x0, sp, #0x28
     b54:	stp	xzr, xzr, [sp, #40]
     b58:	str	xzr, [sp, #56]
     b5c:	sub	x8, x8, x9
     b60:	asr	x1, x8, #5
     b64:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     b68:	ldp	x19, x20, [x29, #-48]
     b6c:	cmp	x19, x20
     b70:	b.eq	bb4 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x5d0>  // b.none
     b74:	ldp	x1, x9, [sp, #48]
     b78:	ldr	x8, [x19]
     b7c:	cmp	x1, x9
     b80:	str	x8, [sp, #8]
     b84:	b.eq	b9c <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x5b8>  // b.none
     b88:	str	x8, [x1]
     b8c:	ldr	x8, [sp, #48]
     b90:	add	x8, x8, #0x8
     b94:	str	x8, [sp, #48]
     b98:	b	ba8 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x5c4>
     b9c:	add	x0, sp, #0x28
     ba0:	add	x2, sp, #0x8
     ba4:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     ba8:	add	x19, x19, #0x20
     bac:	cmp	x20, x19
     bb0:	b.ne	b74 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x590>  // b.any
     bb4:	ldp	x1, x8, [sp, #40]
     bb8:	adrp	x2, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     bbc:	add	x2, x2, #0x0
     bc0:	mov	x3, xzr
     bc4:	sub	x8, x8, x1
     bc8:	lsr	x0, x8, #3
     bcc:	mov	x4, xzr
     bd0:	mov	x5, xzr
     bd4:	mov	w6, wzr
     bd8:	bl	0 <_ZN4llvm2cl23ParseCommandLineOptionsEiPKPKcNS_9StringRefEPNS_11raw_ostreamES2_b>
     bdc:	ldr	x0, [sp, #40]
     be0:	cbz	x0, be8 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x604>
     be4:	bl	0 <_ZdlPv>
     be8:	ldr	x0, [sp, #112]
     bec:	add	x8, sp, #0x70
     bf0:	add	x8, x8, #0x10
     bf4:	cmp	x0, x8
     bf8:	b.eq	c00 <_ZN4llvm34handleExecNameEncodedOptimizerOptsENS_9StringRefE+0x61c>  // b.none
     bfc:	bl	0 <free>
     c00:	sub	x0, x29, #0x30
     c04:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     c08:	ldp	x20, x19, [sp, #352]
     c0c:	ldp	x22, x21, [sp, #336]
     c10:	ldp	x24, x23, [sp, #320]
     c14:	ldp	x26, x25, [sp, #304]
     c18:	ldp	x28, x27, [sp, #288]
     c1c:	ldp	x29, x30, [sp, #272]
     c20:	add	sp, sp, #0x170
     c24:	ret
     c28:	bl	0 <_ZN4llvm4errsEv>
     c2c:	ldp	x1, x2, [x29, #-24]
     c30:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     c34:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     c38:	add	x1, x1, #0x0
     c3c:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     c40:	ldp	x1, x2, [sp, #96]
     c44:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     c48:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     c4c:	add	x1, x1, #0x0
     c50:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     c54:	mov	w0, #0x1                   	// #1
     c58:	bl	0 <exit>

0000000000000c5c <_ZN4llvm17runFuzzerOnInputsEiPPcPFiPKhmEPFiPiPS1_E>:
     c5c:	sub	sp, sp, #0xc0
     c60:	stp	x29, x30, [sp, #96]
     c64:	stp	x28, x27, [sp, #112]
     c68:	stp	x26, x25, [sp, #128]
     c6c:	stp	x24, x23, [sp, #144]
     c70:	stp	x22, x21, [sp, #160]
     c74:	stp	x20, x19, [sp, #176]
     c78:	add	x29, sp, #0x60
     c7c:	mov	x20, x3
     c80:	mov	x19, x2
     c84:	stur	w0, [x29, #-4]
     c88:	stur	x1, [x29, #-16]
     c8c:	bl	0 <_ZN4llvm4errsEv>
     c90:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     c94:	add	x1, x1, #0x0
     c98:	mov	w2, #0x2b                  	// #43
     c9c:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     ca0:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     ca4:	add	x1, x1, #0x0
     ca8:	mov	w2, #0x22                  	// #34
     cac:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     cb0:	sub	x0, x29, #0x4
     cb4:	sub	x1, x29, #0x10
     cb8:	blr	x20
     cbc:	cbz	w0, ce0 <_ZN4llvm17runFuzzerOnInputsEiPPcPFiPKhmEPFiPiPS1_E+0x84>
     cc0:	mov	w20, w0
     cc4:	bl	0 <_ZN4llvm4errsEv>
     cc8:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     ccc:	add	x1, x1, #0x0
     cd0:	mov	w2, #0x16                  	// #22
     cd4:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     cd8:	mov	w0, w20
     cdc:	b	f00 <_ZN4llvm17runFuzzerOnInputsEiPPcPFiPKhmEPFiPiPS1_E+0x2a4>
     ce0:	ldur	w28, [x29, #-4]
     ce4:	cmp	w28, #0x2
     ce8:	b.lt	ef8 <_ZN4llvm17runFuzzerOnInputsEiPPcPFiPKhmEPFiPiPS1_E+0x29c>  // b.tstop
     cec:	add	x8, sp, #0x8
     cf0:	adrp	x22, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     cf4:	adrp	x23, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     cf8:	adrp	x24, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     cfc:	adrp	x25, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     d00:	mov	w26, wzr
     d04:	mov	w20, #0x1                   	// #1
     d08:	add	x22, x22, #0x0
     d0c:	add	x23, x23, #0x0
     d10:	add	x24, x24, #0x0
     d14:	add	x25, x25, #0x0
     d18:	add	x21, x8, #0x10
     d1c:	ldur	x8, [x29, #-16]
     d20:	ldr	x27, [x8, x20, lsl #3]
     d24:	stur	x27, [x29, #-32]
     d28:	cbz	x27, da4 <_ZN4llvm17runFuzzerOnInputsEiPPcPFiPKhmEPFiPiPS1_E+0x148>
     d2c:	mov	x0, x27
     d30:	bl	0 <strlen>
     d34:	stur	x0, [x29, #-24]
     d38:	cbz	x0, da8 <_ZN4llvm17runFuzzerOnInputsEiPPcPFiPKhmEPFiPiPS1_E+0x14c>
     d3c:	ldrb	w8, [x27]
     d40:	cmp	w8, #0x2d
     d44:	b.ne	da8 <_ZN4llvm17runFuzzerOnInputsEiPPcPFiPKhmEPFiPiPS1_E+0x14c>  // b.any
     d48:	cmp	x0, #0x18
     d4c:	b.ne	eec <_ZN4llvm17runFuzzerOnInputsEiPPcPFiPKhmEPFiPiPS1_E+0x290>  // b.any
     d50:	ldp	x8, x9, [x27]
     d54:	mov	x11, #0x692d                	// #26925
     d58:	movk	x11, #0x6e67, lsl #16
     d5c:	movk	x11, #0x726f, lsl #32
     d60:	movk	x11, #0x5f65, lsl #48
     d64:	eor	x8, x8, x11
     d68:	mov	x11, #0x6572                	// #25970
     d6c:	movk	x11, #0x616d, lsl #16
     d70:	movk	x11, #0x6e69, lsl #32
     d74:	movk	x11, #0x6e69, lsl #48
     d78:	ldr	x10, [x27, #16]
     d7c:	eor	x9, x9, x11
     d80:	mov	x11, #0x5f67                	// #24423
     d84:	movk	x11, #0x7261, lsl #16
     d88:	movk	x11, #0x7367, lsl #32
     d8c:	movk	x11, #0x313d, lsl #48
     d90:	eor	x10, x10, x11
     d94:	orr	x8, x8, x9
     d98:	orr	x8, x8, x10
     d9c:	cbnz	x8, eec <_ZN4llvm17runFuzzerOnInputsEiPPcPFiPKhmEPFiPiPS1_E+0x290>
     da0:	b	ef8 <_ZN4llvm17runFuzzerOnInputsEiPPcPFiPKhmEPFiPiPS1_E+0x29c>
     da4:	stur	xzr, [x29, #-24]
     da8:	add	x0, sp, #0x8
     dac:	sub	x1, x29, #0x20
     db0:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     db4:	add	x8, sp, #0x28
     db8:	add	x0, sp, #0x8
     dbc:	mov	x1, #0xffffffffffffffff    	// #-1
     dc0:	mov	w2, wzr
     dc4:	mov	w3, wzr
     dc8:	bl	0 <_ZN4llvm12MemoryBuffer7getFileERKNS_5TwineElbb>
     dcc:	ldrb	w8, [sp, #56]
     dd0:	tbnz	w8, #0, e48 <_ZN4llvm17runFuzzerOnInputsEiPPcPFiPKhmEPFiPiPS1_E+0x1ec>
     dd4:	ldr	x27, [sp, #40]
     dd8:	str	xzr, [sp, #40]
     ddc:	bl	0 <_ZN4llvm4errsEv>
     de0:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     de4:	mov	w2, #0x9                   	// #9
     de8:	add	x1, x1, #0x0
     dec:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     df0:	ldp	x1, x2, [x29, #-32]
     df4:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     df8:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     dfc:	mov	w2, #0x2                   	// #2
     e00:	add	x1, x1, #0x0
     e04:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     e08:	ldp	x9, x8, [x27, #8]
     e0c:	sub	x1, x8, x9
     e10:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
     e14:	mov	w2, #0x8                   	// #8
     e18:	mov	x1, x22
     e1c:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     e20:	ldp	x0, x8, [x27, #8]
     e24:	sub	x1, x8, x0
     e28:	blr	x19
     e2c:	cbz	x27, ec4 <_ZN4llvm17runFuzzerOnInputsEiPPcPFiPKhmEPFiPiPS1_E+0x268>
     e30:	ldr	x8, [x27]
     e34:	mov	x0, x27
     e38:	ldr	x8, [x8, #8]
     e3c:	blr	x8
     e40:	mov	w27, wzr
     e44:	b	ec4 <_ZN4llvm17runFuzzerOnInputsEiPPcPFiPKhmEPFiPiPS1_E+0x268>
     e48:	ldr	w26, [sp, #40]
     e4c:	cbz	w26, f20 <_ZN4llvm17runFuzzerOnInputsEiPPcPFiPKhmEPFiPiPS1_E+0x2c4>
     e50:	ldr	x27, [sp, #48]
     e54:	bl	0 <_ZN4llvm4errsEv>
     e58:	mov	w2, #0x14                  	// #20
     e5c:	mov	x1, x23
     e60:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     e64:	ldp	x1, x2, [x29, #-32]
     e68:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     e6c:	mov	w2, #0x2                   	// #2
     e70:	mov	x1, x24
     e74:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     e78:	ldr	x8, [x27]
     e7c:	mov	x28, x0
     e80:	mov	x0, x27
     e84:	mov	w1, w26
     e88:	ldr	x9, [x8, #32]
     e8c:	add	x8, sp, #0x8
     e90:	blr	x9
     e94:	ldp	x1, x2, [sp, #8]
     e98:	mov	x0, x28
     e9c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     ea0:	mov	w2, #0x1                   	// #1
     ea4:	mov	x1, x25
     ea8:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     eac:	ldr	x0, [sp, #8]
     eb0:	cmp	x0, x21
     eb4:	b.eq	ebc <_ZN4llvm17runFuzzerOnInputsEiPPcPFiPKhmEPFiPiPS1_E+0x260>  // b.none
     eb8:	bl	0 <_ZdlPv>
     ebc:	mov	w26, #0x1                   	// #1
     ec0:	mov	w27, #0x1                   	// #1
     ec4:	ldrb	w8, [sp, #56]
     ec8:	tbnz	w8, #0, ee4 <_ZN4llvm17runFuzzerOnInputsEiPPcPFiPKhmEPFiPiPS1_E+0x288>
     ecc:	ldr	x0, [sp, #40]
     ed0:	cbz	x0, ee0 <_ZN4llvm17runFuzzerOnInputsEiPPcPFiPKhmEPFiPiPS1_E+0x284>
     ed4:	ldr	x8, [x0]
     ed8:	ldr	x8, [x8, #8]
     edc:	blr	x8
     ee0:	str	xzr, [sp, #40]
     ee4:	cbnz	w27, efc <_ZN4llvm17runFuzzerOnInputsEiPPcPFiPKhmEPFiPiPS1_E+0x2a0>
     ee8:	ldur	w28, [x29, #-4]
     eec:	add	x20, x20, #0x1
     ef0:	cmp	x20, w28, sxtw
     ef4:	b.lt	d1c <_ZN4llvm17runFuzzerOnInputsEiPPcPFiPKhmEPFiPiPS1_E+0xc0>  // b.tstop
     ef8:	mov	w26, wzr
     efc:	mov	w0, w26
     f00:	ldp	x20, x19, [sp, #176]
     f04:	ldp	x22, x21, [sp, #160]
     f08:	ldp	x24, x23, [sp, #144]
     f0c:	ldp	x26, x25, [sp, #128]
     f10:	ldp	x28, x27, [sp, #112]
     f14:	ldp	x29, x30, [sp, #96]
     f18:	add	sp, sp, #0xc0
     f1c:	ret
     f20:	adrp	x0, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     f24:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     f28:	adrp	x3, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     f2c:	add	x0, x0, #0x0
     f30:	add	x1, x1, #0x0
     f34:	add	x3, x3, #0x0
     f38:	mov	w2, #0xf3                  	// #243
     f3c:	bl	0 <__assert_fail>

0000000000000f40 <_ZN4llvm11parseModuleEPKhmRNS_11LLVMContextE>:
     f40:	stp	x29, x30, [sp, #-80]!
     f44:	stp	x28, x25, [sp, #16]
     f48:	stp	x24, x23, [sp, #32]
     f4c:	stp	x22, x21, [sp, #48]
     f50:	stp	x20, x19, [sp, #64]
     f54:	mov	x29, sp
     f58:	sub	sp, sp, #0x1d0
     f5c:	mov	x20, x2
     f60:	cmp	x1, #0x1
     f64:	mov	x19, x8
     f68:	b.hi	f94 <_ZN4llvm11parseModuleEPKhmRNS_11LLVMContextE+0x54>  // b.pmore
     f6c:	mov	w0, #0x2c8                 	// #712
     f70:	bl	0 <_Znwm>
     f74:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     f78:	add	x1, x1, #0x0
     f7c:	mov	w2, #0x1                   	// #1
     f80:	mov	x3, x20
     f84:	mov	x21, x0
     f88:	bl	0 <_ZN4llvm6ModuleC1ENS_9StringRefERNS_11LLVMContextE>
     f8c:	str	x21, [x19]
     f90:	b	113c <_ZN4llvm11parseModuleEPKhmRNS_11LLVMContextE+0x1fc>
     f94:	adrp	x2, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     f98:	add	x2, x2, #0x0
     f9c:	sub	x8, x29, #0x8
     fa0:	mov	w3, #0xc                   	// #12
     fa4:	mov	w4, wzr
     fa8:	bl	0 <_ZN4llvm12MemoryBuffer12getMemBufferENS_9StringRefES1_b>
     fac:	adrp	x8, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
     fb0:	ldr	d0, [x8]
     fb4:	ldur	x0, [x29, #-8]
     fb8:	add	x23, sp, #0x60
     fbc:	add	x8, x23, #0xa8
     fc0:	add	x21, x23, #0x20
     fc4:	add	x22, x23, #0x50
     fc8:	add	x24, x23, #0x70
     fcc:	stp	xzr, x8, [sp, #240]
     fd0:	add	x8, sp, #0x30
     fd4:	stp	xzr, xzr, [sp, #96]
     fd8:	strb	wzr, [sp, #128]
     fdc:	str	xzr, [sp, #144]
     fe0:	str	wzr, [sp, #152]
     fe4:	strb	wzr, [sp, #176]
     fe8:	strb	wzr, [sp, #208]
     fec:	stp	x21, xzr, [sp, #112]
     ff0:	stp	x22, xzr, [sp, #160]
     ff4:	stp	x24, xzr, [sp, #192]
     ff8:	stp	xzr, xzr, [sp, #224]
     ffc:	str	d0, [sp, #256]
    1000:	bl	0 <_ZNK4llvm12MemoryBuffer15getMemBufferRefEv>
    1004:	add	x8, sp, #0x50
    1008:	add	x0, sp, #0x30
    100c:	mov	x1, x20
    1010:	bl	0 <_ZN4llvm16parseBitcodeFileENS_15MemoryBufferRefERNS_11LLVMContextE>
    1014:	ldrb	w8, [sp, #88]
    1018:	and	w9, w8, #0xfffffffd
    101c:	strb	w9, [sp, #88]
    1020:	tbnz	w8, #0, 102c <_ZN4llvm11parseModuleEPKhmRNS_11LLVMContextE+0xec>
    1024:	mov	w8, #0x1                   	// #1
    1028:	b	1038 <_ZN4llvm11parseModuleEPKhmRNS_11LLVMContextE+0xf8>
    102c:	ldr	x8, [sp, #80]
    1030:	str	xzr, [sp, #80]
    1034:	orr	x8, x8, #0x1
    1038:	tst	x8, #0xfffffffffffffffe
    103c:	and	x9, x8, #0xfffffffffffffffe
    1040:	cset	w8, ne  // ne = any
    1044:	orr	x8, x9, x8
    1048:	str	x8, [sp, #40]
    104c:	cbz	x9, 10c0 <_ZN4llvm11parseModuleEPKhmRNS_11LLVMContextE+0x180>
    1050:	bl	0 <_ZN4llvm4errsEv>
    1054:	ldr	x8, [sp, #40]
    1058:	mov	x20, x0
    105c:	mov	x0, sp
    1060:	str	xzr, [sp, #40]
    1064:	orr	x8, x8, #0x1
    1068:	str	x8, [sp]
    106c:	add	x8, sp, #0x8
    1070:	add	x25, sp, #0x8
    1074:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
    1078:	ldp	x1, x2, [sp, #8]
    107c:	mov	x0, x20
    1080:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1084:	adrp	x1, 0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
    1088:	add	x1, x1, #0x0
    108c:	mov	w2, #0x1                   	// #1
    1090:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
    1094:	ldr	x0, [sp, #8]
    1098:	add	x8, x25, #0x10
    109c:	cmp	x0, x8
    10a0:	b.eq	10a8 <_ZN4llvm11parseModuleEPKhmRNS_11LLVMContextE+0x168>  // b.none
    10a4:	bl	0 <_ZdlPv>
    10a8:	ldr	x8, [sp]
    10ac:	cbnz	x8, 1160 <_ZN4llvm11parseModuleEPKhmRNS_11LLVMContextE+0x220>
    10b0:	ldr	x8, [sp, #40]
    10b4:	str	xzr, [x19]
    10b8:	cbz	x8, 10d8 <_ZN4llvm11parseModuleEPKhmRNS_11LLVMContextE+0x198>
    10bc:	b	1158 <_ZN4llvm11parseModuleEPKhmRNS_11LLVMContextE+0x218>
    10c0:	cbnz	x8, 1158 <_ZN4llvm11parseModuleEPKhmRNS_11LLVMContextE+0x218>
    10c4:	add	x0, sp, #0x50
    10c8:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
    10cc:	ldr	x8, [x0]
    10d0:	str	xzr, [x0]
    10d4:	str	x8, [x19]
    10d8:	add	x0, sp, #0x50
    10dc:	add	x19, x23, #0x98
    10e0:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
    10e4:	mov	x0, x19
    10e8:	bl	0 <_ZN4llvm17parseFuzzerCLOptsEiPPc>
    10ec:	ldr	x0, [sp, #224]
    10f0:	cbz	x0, 10f8 <_ZN4llvm11parseModuleEPKhmRNS_11LLVMContextE+0x1b8>
    10f4:	bl	0 <_ZdlPv>
    10f8:	ldr	x0, [sp, #192]
    10fc:	cmp	x0, x24
    1100:	b.eq	1108 <_ZN4llvm11parseModuleEPKhmRNS_11LLVMContextE+0x1c8>  // b.none
    1104:	bl	0 <_ZdlPv>
    1108:	ldr	x0, [sp, #160]
    110c:	cmp	x0, x22
    1110:	b.eq	1118 <_ZN4llvm11parseModuleEPKhmRNS_11LLVMContextE+0x1d8>  // b.none
    1114:	bl	0 <_ZdlPv>
    1118:	ldr	x0, [sp, #112]
    111c:	cmp	x0, x21
    1120:	b.eq	1128 <_ZN4llvm11parseModuleEPKhmRNS_11LLVMContextE+0x1e8>  // b.none
    1124:	bl	0 <_ZdlPv>
    1128:	ldur	x0, [x29, #-8]
    112c:	cbz	x0, 113c <_ZN4llvm11parseModuleEPKhmRNS_11LLVMContextE+0x1fc>
    1130:	ldr	x8, [x0]
    1134:	ldr	x8, [x8, #8]
    1138:	blr	x8
    113c:	add	sp, sp, #0x1d0
    1140:	ldp	x20, x19, [sp, #64]
    1144:	ldp	x22, x21, [sp, #48]
    1148:	ldp	x24, x23, [sp, #32]
    114c:	ldp	x28, x25, [sp, #16]
    1150:	ldp	x29, x30, [sp], #80
    1154:	ret
    1158:	add	x0, sp, #0x28
    115c:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
    1160:	mov	x0, sp
    1164:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

0000000000001168 <_ZN4llvm11writeModuleERKNS_6ModuleEPhm>:
    1168:	sub	sp, sp, #0x90
    116c:	stp	x29, x30, [sp, #80]
    1170:	str	x23, [sp, #96]
    1174:	stp	x22, x21, [sp, #112]
    1178:	stp	x20, x19, [sp, #128]
    117c:	add	x29, sp, #0x50
    1180:	sturb	wzr, [x29, #-16]
    1184:	stp	xzr, xzr, [sp, #16]
    1188:	adrp	x10, 0 <_ZTVN4llvm18raw_string_ostreamE>
    118c:	ldr	x10, [x10]
    1190:	sub	x8, x29, #0x20
    1194:	mov	w9, #0x1                   	// #1
    1198:	mov	x22, x2
    119c:	mov	x19, x1
    11a0:	str	w9, [sp, #32]
    11a4:	add	x23, x8, #0x10
    11a8:	add	x9, x10, #0x10
    11ac:	mov	x1, sp
    11b0:	mov	w2, wzr
    11b4:	mov	x3, xzr
    11b8:	mov	w4, wzr
    11bc:	mov	x5, xzr
    11c0:	stp	x23, xzr, [x29, #-32]
    11c4:	stp	x9, xzr, [sp]
    11c8:	str	x8, [sp, #40]
    11cc:	bl	0 <_ZN4llvm18WriteBitcodeToFileERKNS_6ModuleERNS_11raw_ostreamEbPKNS_18ModuleSummaryIndexEbPSt5arrayIjLm5EE>
    11d0:	mov	x0, sp
    11d4:	bl	0 <_ZN4llvm18raw_string_ostreamD1Ev>
    11d8:	ldp	x20, x21, [x29, #-32]
    11dc:	cmp	x21, x22
    11e0:	mov	x22, xzr
    11e4:	b.hi	11fc <_ZN4llvm11writeModuleERKNS_6ModuleEPhm+0x94>  // b.pmore
    11e8:	mov	x0, x19
    11ec:	mov	x1, x20
    11f0:	mov	x2, x21
    11f4:	bl	0 <memcpy>
    11f8:	mov	x22, x21
    11fc:	cmp	x20, x23
    1200:	b.eq	120c <_ZN4llvm11writeModuleERKNS_6ModuleEPhm+0xa4>  // b.none
    1204:	mov	x0, x20
    1208:	bl	0 <_ZdlPv>
    120c:	mov	x0, x22
    1210:	ldp	x20, x19, [sp, #128]
    1214:	ldp	x22, x21, [sp, #112]
    1218:	ldr	x23, [sp, #96]
    121c:	ldp	x29, x30, [sp, #80]
    1220:	add	sp, sp, #0x90
    1224:	ret

0000000000001228 <_ZN4llvm14parseAndVerifyEPKhmRNS_11LLVMContextE>:
    1228:	sub	sp, sp, #0x30
    122c:	stp	x29, x30, [sp, #16]
    1230:	stp	x20, x19, [sp, #32]
    1234:	add	x29, sp, #0x10
    1238:	mov	x19, x8
    123c:	add	x8, sp, #0x8
    1240:	bl	f40 <_ZN4llvm11parseModuleEPKhmRNS_11LLVMContextE>
    1244:	ldr	x20, [sp, #8]
    1248:	cbz	x20, 127c <_ZN4llvm14parseAndVerifyEPKhmRNS_11LLVMContextE+0x54>
    124c:	bl	0 <_ZN4llvm4errsEv>
    1250:	mov	x1, x0
    1254:	mov	x0, x20
    1258:	mov	x2, xzr
    125c:	bl	0 <_ZN4llvm12verifyModuleERKNS_6ModuleEPNS_11raw_ostreamEPb>
    1260:	tbz	w0, #0, 1284 <_ZN4llvm14parseAndVerifyEPKhmRNS_11LLVMContextE+0x5c>
    1264:	mov	x0, x20
    1268:	str	xzr, [x19]
    126c:	bl	0 <_ZN4llvm6ModuleD1Ev>
    1270:	mov	x0, x20
    1274:	bl	0 <_ZdlPv>
    1278:	b	128c <_ZN4llvm14parseAndVerifyEPKhmRNS_11LLVMContextE+0x64>
    127c:	str	xzr, [x19]
    1280:	b	128c <_ZN4llvm14parseAndVerifyEPKhmRNS_11LLVMContextE+0x64>
    1284:	str	xzr, [sp, #8]
    1288:	str	x20, [x19]
    128c:	ldp	x20, x19, [sp, #32]
    1290:	ldp	x29, x30, [sp, #16]
    1294:	add	sp, sp, #0x30
    1298:	ret

Disassembly of section .text._ZNK4llvm9StringRef5splitES0_:

0000000000000000 <_ZNK4llvm9StringRef5splitES0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x3, xzr
  14:	mov	x20, x2
  18:	mov	x21, x0
  1c:	mov	x19, x8
  20:	bl	0 <_ZNK4llvm9StringRef4findES0_m>
  24:	cmn	x0, #0x1
  28:	b.eq	58 <_ZNK4llvm9StringRef5splitES0_+0x58>  // b.none
  2c:	ldp	x9, x8, [x21]
  30:	add	x10, x0, x20
  34:	cmp	x8, x0
  38:	csel	x11, x8, x0, cc  // cc = lo, ul, last
  3c:	cmp	x8, x10
  40:	csel	x10, x8, x10, cc  // cc = lo, ul, last
  44:	stp	x9, x11, [x19]
  48:	add	x9, x9, x10
  4c:	sub	x8, x8, x10
  50:	stp	x9, x8, [x19, #16]
  54:	b	64 <_ZNK4llvm9StringRef5splitES0_+0x64>
  58:	ldr	q0, [x21]
  5c:	stp	xzr, xzr, [x19, #16]
  60:	str	q0, [x19]
  64:	ldp	x20, x19, [sp, #32]
  68:	ldr	x21, [sp, #16]
  6c:	ldp	x29, x30, [sp], #48
  70:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x105                 	// #261
   c:	strh	w8, [x0, #16]
  10:	stp	x1, xzr, [x0]
  14:	bl	0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x121                 	// #289
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x20, x0
  10:	ldp	x8, x0, [x0, #16]
  14:	mov	x19, x2
  18:	sub	x8, x8, x0
  1c:	cmp	x2, x8
  20:	b.ls	38 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x38>  // b.plast
  24:	mov	x0, x20
  28:	mov	x2, x19
  2c:	ldp	x20, x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  38:	cbz	x19, 50 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x50>
  3c:	mov	x2, x19
  40:	bl	0 <memcpy>
  44:	ldr	x8, [x20, #24]
  48:	add	x8, x8, x19
  4c:	str	x8, [x20, #24]
  50:	mov	x0, x20
  54:	ldp	x20, x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x1
  10:	mov	x20, x0
  14:	cbz	x1, 28 <_ZN4llvm11raw_ostreamlsEPKc+0x28>
  18:	mov	x0, x19
  1c:	bl	0 <strlen>
  20:	mov	x2, x0
  24:	b	2c <_ZN4llvm11raw_ostreamlsEPKc+0x2c>
  28:	mov	x2, xzr
  2c:	mov	x0, x20
  30:	mov	x1, x19
  34:	ldp	x20, x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <_ZN4llvm11raw_ostreamlsEPKc>

Disassembly of section .text._ZNSt6vectorIPKcSaIS1_EE7reserveEm:

0000000000000000 <_ZNSt6vectorIPKcSaIS1_EE7reserveEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	lsr	x8, x1, #60
  14:	cbnz	x8, 98 <_ZNSt6vectorIPKcSaIS1_EE7reserveEm+0x98>
  18:	ldr	x9, [x0, #16]
  1c:	ldr	x8, [x0]
  20:	mov	x19, x1
  24:	mov	x20, x0
  28:	sub	x9, x9, x8
  2c:	cmp	x1, x9, asr #3
  30:	b.ls	88 <_ZNSt6vectorIPKcSaIS1_EE7reserveEm+0x88>  // b.plast
  34:	ldr	x9, [x20, #8]
  38:	mov	x0, x20
  3c:	mov	x1, x19
  40:	sub	x22, x9, x8
  44:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE7reserveEm>
  48:	ldp	x1, x8, [x20]
  4c:	mov	x21, x0
  50:	sub	x2, x8, x1
  54:	cmp	x2, #0x1
  58:	b.lt	68 <_ZNSt6vectorIPKcSaIS1_EE7reserveEm+0x68>  // b.tstop
  5c:	mov	x0, x21
  60:	bl	0 <memmove>
  64:	ldr	x1, [x20]
  68:	asr	x22, x22, #3
  6c:	cbz	x1, 78 <_ZNSt6vectorIPKcSaIS1_EE7reserveEm+0x78>
  70:	mov	x0, x1
  74:	bl	0 <_ZdlPv>
  78:	add	x8, x21, x22, lsl #3
  7c:	add	x9, x21, x19, lsl #3
  80:	stp	x21, x8, [x20]
  84:	str	x9, [x20, #16]
  88:	ldp	x20, x19, [sp, #32]
  8c:	ldp	x22, x21, [sp, #16]
  90:	ldp	x29, x30, [sp], #48
  94:	ret
  98:	adrp	x0, 0 <_ZNSt6vectorIPKcSaIS1_EE7reserveEm>
  9c:	add	x0, x0, #0x0
  a0:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x19, x21, [x0]
  14:	cmp	x19, x21
  18:	b.eq	40 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev+0x40>  // b.none
  1c:	mov	x20, x0
  20:	ldr	x0, [x19], #16
  24:	cmp	x0, x19
  28:	b.eq	30 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev+0x30>  // b.none
  2c:	bl	0 <_ZdlPv>
  30:	add	x19, x19, #0x10
  34:	cmp	x19, x21
  38:	b.ne	20 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev+0x20>  // b.any
  3c:	ldr	x19, [x20]
  40:	cbz	x19, 58 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev+0x58>
  44:	mov	x0, x19
  48:	ldp	x20, x19, [sp, #32]
  4c:	ldr	x21, [sp, #16]
  50:	ldp	x29, x30, [sp], #48
  54:	b	0 <_ZdlPv>
  58:	ldp	x20, x19, [sp, #32]
  5c:	ldr	x21, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	ret

Disassembly of section .text._ZN4llvm8toStringB5cxx11ENS_5ErrorE:

0000000000000000 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #96]
   8:	stp	x22, x21, [sp, #112]
   c:	stp	x20, x19, [sp, #128]
  10:	add	x29, sp, #0x60
  14:	mov	x19, x8
  18:	adrp	x8, 0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
  1c:	ldr	d0, [x8]
  20:	add	x8, sp, #0x10
  24:	add	x9, x8, #0x10
  28:	str	x9, [sp, #16]
  2c:	str	d0, [sp, #24]
  30:	ldr	x9, [x0]
  34:	mov	x1, sp
  38:	orr	x9, x9, #0x1
  3c:	stp	x8, x9, [sp]
  40:	str	xzr, [x0]
  44:	add	x0, sp, #0x8
  48:	bl	0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
  4c:	ldr	x8, [sp, #8]
  50:	cbnz	x8, f8 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0xf8>
  54:	ldr	w22, [sp, #24]
  58:	ldr	x20, [sp, #16]
  5c:	mov	x8, x19
  60:	strb	wzr, [x8, #16]!
  64:	stp	x8, xzr, [x19]
  68:	cbz	w22, dc <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0xdc>
  6c:	add	x21, x20, x22, lsl #5
  70:	ldr	x8, [x20, #8]
  74:	sub	x9, x21, x20
  78:	sub	x9, x9, #0x20
  7c:	lsr	x9, x9, #5
  80:	add	x9, x9, #0x1
  84:	madd	x8, x8, x9, x22
  88:	sub	x1, x8, #0x1
  8c:	mov	x0, x19
  90:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEm>
  94:	ldp	x1, x2, [x20]
  98:	mov	x0, x19
  9c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
  a0:	cmp	w22, #0x1
  a4:	b.eq	dc <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0xdc>  // b.none
  a8:	add	x22, x20, #0x20
  ac:	adrp	x20, 0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
  b0:	add	x20, x20, #0x0
  b4:	mov	w2, #0x1                   	// #1
  b8:	mov	x0, x19
  bc:	mov	x1, x20
  c0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcm>
  c4:	ldp	x1, x2, [x22]
  c8:	mov	x0, x19
  cc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
  d0:	add	x22, x22, #0x20
  d4:	cmp	x22, x21
  d8:	b.ne	b4 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0xb4>  // b.any
  dc:	add	x0, sp, #0x10
  e0:	bl	0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
  e4:	ldp	x20, x19, [sp, #128]
  e8:	ldp	x22, x21, [sp, #112]
  ec:	ldp	x29, x30, [sp, #96]
  f0:	add	sp, sp, #0x90
  f4:	ret
  f8:	add	x0, sp, #0x8
  fc:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

Disassembly of section .text._ZN4llvm8ExpectedISt10unique_ptrINS_6ModuleESt14default_deleteIS2_EEE3getEv:

0000000000000000 <_ZN4llvm8ExpectedISt10unique_ptrINS_6ModuleESt14default_deleteIS2_EEE3getEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x0, #8]
   c:	tbnz	w8, #1, 1c <_ZN4llvm8ExpectedISt10unique_ptrINS_6ModuleESt14default_deleteIS2_EEE3getEv+0x1c>
  10:	tbnz	w8, #0, 20 <_ZN4llvm8ExpectedISt10unique_ptrINS_6ModuleESt14default_deleteIS2_EEE3getEv+0x20>
  14:	ldp	x29, x30, [sp], #16
  18:	ret
  1c:	bl	0 <_ZN4llvm8ExpectedISt10unique_ptrINS_6ModuleESt14default_deleteIS2_EEE3getEv>
  20:	adrp	x0, 0 <_ZN4llvm8ExpectedISt10unique_ptrINS_6ModuleESt14default_deleteIS2_EEE3getEv>
  24:	adrp	x1, 0 <_ZN4llvm8ExpectedISt10unique_ptrINS_6ModuleESt14default_deleteIS2_EEE3getEv>
  28:	adrp	x3, 0 <_ZN4llvm8ExpectedISt10unique_ptrINS_6ModuleESt14default_deleteIS2_EEE3getEv>
  2c:	add	x0, x0, #0x0
  30:	add	x1, x1, #0x0
  34:	add	x3, x3, #0x0
  38:	mov	w2, #0x272                 	// #626
  3c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8ExpectedISt10unique_ptrINS_6ModuleESt14default_deleteIS2_EEED2Ev:

0000000000000000 <_ZN4llvm8ExpectedISt10unique_ptrINS_6ModuleESt14default_deleteIS2_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x0, #8]
  10:	mov	x19, x0
  14:	tbnz	w8, #1, 50 <_ZN4llvm8ExpectedISt10unique_ptrINS_6ModuleESt14default_deleteIS2_EEED2Ev+0x50>
  18:	tbnz	w8, #0, 2c <_ZN4llvm8ExpectedISt10unique_ptrINS_6ModuleESt14default_deleteIS2_EEED2Ev+0x2c>
  1c:	mov	x0, x19
  20:	ldr	x19, [sp, #16]
  24:	ldp	x29, x30, [sp], #32
  28:	b	0 <_ZN4llvm8ExpectedISt10unique_ptrINS_6ModuleESt14default_deleteIS2_EEED2Ev>
  2c:	ldr	x0, [x19]
  30:	cbz	x0, 40 <_ZN4llvm8ExpectedISt10unique_ptrINS_6ModuleESt14default_deleteIS2_EEED2Ev+0x40>
  34:	ldr	x8, [x0]
  38:	ldr	x8, [x8, #8]
  3c:	blr	x8
  40:	str	xzr, [x19]
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret
  50:	mov	x0, x19
  54:	bl	0 <_ZN4llvm8ExpectedISt10unique_ptrINS_6ModuleESt14default_deleteIS2_EEED2Ev>

Disassembly of section .text._ZNSt10unique_ptrIN4llvm6ModuleESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm6ModuleESt14default_deleteIS1_EED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x20, [x0]
  10:	mov	x19, x0
  14:	cbz	x20, 28 <_ZNSt10unique_ptrIN4llvm6ModuleESt14default_deleteIS1_EED2Ev+0x28>
  18:	mov	x0, x20
  1c:	bl	0 <_ZN4llvm6ModuleD1Ev>
  20:	mov	x0, x20
  24:	bl	0 <_ZdlPv>
  28:	str	xzr, [x19]
  2c:	ldp	x20, x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cbnz	x1, 24 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x24>
  1c:	cmp	x20, x2
  20:	b.ne	a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0xa0>  // b.any
  24:	sub	x21, x2, x20
  28:	cmp	x21, #0xf
  2c:	str	x21, [x29, #24]
  30:	b.ls	58 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x58>  // b.plast
  34:	add	x1, x29, #0x18
  38:	mov	x0, x19
  3c:	mov	x2, xzr
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  44:	str	x0, [x19]
  48:	ldr	x8, [x29, #24]
  4c:	str	x8, [x19, #16]
  50:	cbnz	x21, 60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x60>
  54:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  58:	ldr	x0, [x19]
  5c:	cbz	x21, 80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  60:	cmp	x21, #0x1
  64:	b.ne	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x74>  // b.any
  68:	ldrb	w8, [x20]
  6c:	strb	w8, [x0]
  70:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  74:	mov	x1, x20
  78:	mov	x2, x21
  7c:	bl	0 <memcpy>
  80:	ldr	x8, [x29, #24]
  84:	ldr	x9, [x19]
  88:	ldr	x21, [sp, #16]
  8c:	str	x8, [x19, #8]
  90:	strb	wzr, [x9, x8]
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x29, x30, [sp], #48
  9c:	ret
  a0:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  a4:	add	x0, x0, #0x0
  a8:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	ldrb	w9, [x0, #16]
   4:	ldrb	w8, [x0, #17]
   8:	cmp	w9, #0x1
   c:	b.hi	1c <_ZNK4llvm5Twine7isValidEv+0x1c>  // b.pmore
  10:	cmp	w8, #0x1
  14:	b.ne	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.any
  18:	b	80 <_ZNK4llvm5Twine7isValidEv+0x80>
  1c:	cbz	w8, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  20:	cmp	w8, #0x1
  24:	b.ne	38 <_ZNK4llvm5Twine7isValidEv+0x38>  // b.any
  28:	cmp	w9, #0x2
  2c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  30:	mov	w8, #0x1                   	// #1
  34:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  38:	cmp	w9, #0x2
  3c:	b.ne	58 <_ZNK4llvm5Twine7isValidEv+0x58>  // b.any
  40:	ldr	x9, [x0]
  44:	ldrb	w10, [x9, #16]
  48:	cbz	w10, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  4c:	ldrb	w9, [x9, #17]
  50:	cmp	w9, #0x1
  54:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  58:	cmp	w8, #0x2
  5c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  60:	ldr	x8, [x0, #8]
  64:	ldrb	w9, [x8, #16]
  68:	cbz	w9, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  6c:	ldrb	w8, [x8, #17]
  70:	cmp	w8, #0x1
  74:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  78:	mov	w0, wzr
  7c:	ret
  80:	mov	w0, #0x1                   	// #1
  84:	ret

Disassembly of section .text._ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_:

0000000000000000 <_ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	ldr	x8, [x0]
  10:	orr	x8, x8, #0x1
  14:	str	x8, [sp]
  18:	str	xzr, [x0]
  1c:	add	x8, sp, #0x8
  20:	mov	x0, sp
  24:	bl	0 <_ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>
  28:	ldr	x8, [sp, #8]
  2c:	tst	x8, #0xfffffffffffffffe
  30:	and	x9, x8, #0xfffffffffffffffe
  34:	cset	w8, ne  // ne = any
  38:	orr	x8, x9, x8
  3c:	str	x8, [sp, #8]
  40:	cbnz	x9, 5c <_ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_+0x5c>
  44:	cbnz	x8, cc <_ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_+0xcc>
  48:	ldr	x8, [sp]
  4c:	cbnz	x8, d4 <_ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_+0xd4>
  50:	ldp	x29, x30, [sp, #96]
  54:	add	sp, sp, #0x70
  58:	ret
  5c:	sturb	wzr, [x29, #-16]
  60:	stp	xzr, xzr, [sp, #32]
  64:	adrp	x10, 0 <_ZTVN4llvm18raw_string_ostreamE>
  68:	ldr	x10, [x10]
  6c:	sub	x8, x29, #0x20
  70:	mov	w9, #0x1                   	// #1
  74:	adrp	x1, 0 <_ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>
  78:	add	x11, x8, #0x10
  7c:	str	w9, [sp, #48]
  80:	add	x9, x10, #0x10
  84:	add	x1, x1, #0x0
  88:	add	x0, sp, #0x10
  8c:	stp	x11, xzr, [x29, #-32]
  90:	stp	x9, xzr, [sp, #16]
  94:	str	x8, [sp, #56]
  98:	bl	0 <_ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>
  9c:	adrp	x1, 0 <_ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>
  a0:	add	x1, x1, #0x0
  a4:	bl	0 <_ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>
  a8:	add	x1, sp, #0x8
  ac:	bl	0 <_ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>
  b0:	add	x0, sp, #0x10
  b4:	bl	0 <_ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>
  b8:	ldr	x0, [x0]
  bc:	adrp	x1, 0 <_ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>
  c0:	add	x1, x1, #0x0
  c4:	mov	w2, #0x2c9                 	// #713
  c8:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
  cc:	add	x0, sp, #0x8
  d0:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
  d4:	mov	x0, sp
  d8:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

Disassembly of section .text._ZN4llvm11SmallVectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELj2EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELj2EED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	w8, [x0, #8]
  14:	ldr	x19, [x0]
  18:	mov	x20, x0
  1c:	cbz	w8, 48 <_ZN4llvm11SmallVectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELj2EED2Ev+0x48>
  20:	lsl	x21, x8, #5
  24:	add	x8, x19, x21
  28:	ldur	x0, [x8, #-32]
  2c:	sub	x8, x8, #0x10
  30:	cmp	x8, x0
  34:	b.eq	3c <_ZN4llvm11SmallVectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELj2EED2Ev+0x3c>  // b.none
  38:	bl	0 <_ZdlPv>
  3c:	subs	x21, x21, #0x20
  40:	b.ne	24 <_ZN4llvm11SmallVectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELj2EED2Ev+0x24>  // b.any
  44:	ldr	x19, [x20]
  48:	add	x8, x20, #0x10
  4c:	cmp	x19, x8
  50:	b.eq	68 <_ZN4llvm11SmallVectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELj2EED2Ev+0x68>  // b.none
  54:	mov	x0, x19
  58:	ldp	x20, x19, [sp, #32]
  5c:	ldr	x21, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	b	0 <free>
  68:	ldp	x20, x19, [sp, #32]
  6c:	ldr	x21, [sp, #16]
  70:	ldp	x29, x30, [sp], #48
  74:	ret

Disassembly of section .text._ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_:

0000000000000000 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	str	x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	mov	x19, x8
  1c:	ldr	x8, [x0]
  20:	tst	x8, #0xfffffffffffffffe
  24:	and	x21, x8, #0xfffffffffffffffe
  28:	cset	w8, ne  // ne = any
  2c:	orr	x8, x21, x8
  30:	str	x8, [x0]
  34:	cbz	x21, 104 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x104>
  38:	str	xzr, [x0]
  3c:	ldr	x8, [x21]
  40:	mov	x20, x1
  44:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  48:	mov	x0, x21
  4c:	ldr	x8, [x8, #48]
  50:	ldr	x1, [x1]
  54:	blr	x8
  58:	tbz	w0, #0, 110 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x110>
  5c:	mov	w8, #0x1                   	// #1
  60:	str	x8, [x19]
  64:	ldp	x22, x8, [x21, #8]
  68:	cmp	x22, x8
  6c:	b.eq	140 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x140>  // b.none
  70:	sub	x23, x8, #0x8
  74:	mov	w8, #0x1                   	// #1
  78:	orr	x8, x8, #0x1
  7c:	stur	x8, [x29, #-8]
  80:	str	xzr, [x19]
  84:	ldr	x8, [x22]
  88:	str	xzr, [x22]
  8c:	add	x0, sp, #0x8
  90:	mov	x1, x20
  94:	str	x8, [sp, #8]
  98:	add	x8, sp, #0x10
  9c:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  a0:	add	x8, x29, #0x18
  a4:	sub	x0, x29, #0x8
  a8:	add	x1, sp, #0x10
  ac:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  b0:	ldr	x8, [x19]
  b4:	cbnz	x8, 168 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x168>
  b8:	ldr	x8, [x29, #24]
  bc:	ldr	x9, [sp, #16]
  c0:	str	xzr, [x29, #24]
  c4:	orr	x8, x8, #0x1
  c8:	str	x8, [x19]
  cc:	cbnz	x9, 170 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x170>
  d0:	ldr	x0, [sp, #8]
  d4:	cbz	x0, e4 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0xe4>
  d8:	ldr	x8, [x0]
  dc:	ldr	x8, [x8, #8]
  e0:	blr	x8
  e4:	ldur	x8, [x29, #-8]
  e8:	str	xzr, [sp, #8]
  ec:	cbnz	x8, 178 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x178>
  f0:	cmp	x23, x22
  f4:	b.eq	140 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x140>  // b.none
  f8:	ldr	x8, [x19]
  fc:	add	x22, x22, #0x8
 100:	b	78 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x78>
 104:	mov	w8, #0x1                   	// #1
 108:	str	x8, [x19]
 10c:	b	150 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x150>
 110:	mov	x0, sp
 114:	mov	x8, x19
 118:	mov	x1, x20
 11c:	str	x21, [sp]
 120:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 124:	ldr	x0, [sp]
 128:	cbz	x0, 138 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x138>
 12c:	ldr	x8, [x0]
 130:	ldr	x8, [x8, #8]
 134:	blr	x8
 138:	str	xzr, [sp]
 13c:	b	150 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x150>
 140:	ldr	x8, [x21]
 144:	mov	x0, x21
 148:	ldr	x8, [x8, #8]
 14c:	blr	x8
 150:	ldp	x20, x19, [sp, #80]
 154:	ldp	x22, x21, [sp, #64]
 158:	ldr	x23, [sp, #48]
 15c:	ldp	x29, x30, [sp, #32]
 160:	add	sp, sp, #0x60
 164:	ret
 168:	mov	x0, x19
 16c:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 170:	add	x0, sp, #0x10
 174:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 178:	sub	x0, x29, #0x8
 17c:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

Disassembly of section .text._ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE:

0000000000000000 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x1]
  10:	mov	x19, x0
  14:	ands	x8, x8, #0xfffffffffffffffe
  18:	b.eq	34 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE+0x34>  // b.none
  1c:	ldr	x9, [x8]
  20:	mov	x0, x8
  24:	mov	x1, x19
  28:	ldr	x9, [x9, #16]
  2c:	blr	x9
  30:	b	48 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE+0x48>
  34:	adrp	x1, 0 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE>
  38:	add	x1, x1, #0x0
  3c:	mov	w2, #0x7                   	// #7
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE>
  48:	mov	x0, x19
  4c:	ldr	x19, [sp, #16]
  50:	ldp	x29, x30, [sp], #32
  54:	ret

Disassembly of section .text._ZN4llvm18raw_string_ostream3strB5cxx11Ev:

0000000000000000 <_ZN4llvm18raw_string_ostream3strB5cxx11Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x0, #24]
  10:	ldr	x9, [x0, #8]
  14:	mov	x19, x0
  18:	cmp	x8, x9
  1c:	b.eq	28 <_ZN4llvm18raw_string_ostream3strB5cxx11Ev+0x28>  // b.none
  20:	mov	x0, x19
  24:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  28:	ldr	x0, [x19, #40]
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN4llvm9ErrorList4joinENS_5ErrorES1_:

0000000000000000 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x24, x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	mov	x19, x8
  1c:	ldr	x8, [x0]
  20:	mov	x21, x1
  24:	tst	x8, #0xfffffffffffffffe
  28:	and	x9, x8, #0xfffffffffffffffe
  2c:	cset	w8, ne  // ne = any
  30:	orr	x8, x9, x8
  34:	str	x8, [x0]
  38:	cbz	x9, 14c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x14c>
  3c:	ldr	x8, [x21]
  40:	mov	x20, x0
  44:	tst	x8, #0xfffffffffffffffe
  48:	and	x9, x8, #0xfffffffffffffffe
  4c:	cset	w8, ne  // ne = any
  50:	orr	x8, x9, x8
  54:	str	x8, [x21]
  58:	cbz	x9, 20c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x20c>
  5c:	ldr	x9, [x20]
  60:	ands	x0, x9, #0xfffffffffffffffe
  64:	b.eq	f4 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xf4>  // b.none
  68:	ldr	x8, [x0]
  6c:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  70:	ldr	x8, [x8, #48]
  74:	ldr	x1, [x1]
  78:	blr	x8
  7c:	tbz	w0, #0, f0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xf0>
  80:	ldr	x8, [x21]
  84:	ldr	x9, [x20]
  88:	ands	x0, x8, #0xfffffffffffffffe
  8c:	and	x23, x9, #0xfffffffffffffffe
  90:	b.eq	1e0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1e0>  // b.none
  94:	ldr	x8, [x0]
  98:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  9c:	ldr	x8, [x8, #48]
  a0:	ldr	x1, [x1]
  a4:	blr	x8
  a8:	ldr	x8, [x21]
  ac:	and	x22, x8, #0xfffffffffffffffe
  b0:	tbz	w0, #0, 1e4 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1e4>
  b4:	str	xzr, [x21]
  b8:	ldp	x21, x24, [x22, #8]
  bc:	cmp	x21, x24
  c0:	b.eq	e0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xe0>  // b.none
  c4:	add	x23, x23, #0x8
  c8:	mov	x0, x23
  cc:	mov	x1, x21
  d0:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  d4:	add	x21, x21, #0x8
  d8:	cmp	x24, x21
  dc:	b.ne	c8 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xc8>  // b.any
  e0:	cbz	x22, 20c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x20c>
  e4:	ldr	x8, [x22]
  e8:	mov	x0, x22
  ec:	b	204 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x204>
  f0:	ldr	x8, [x21]
  f4:	ands	x0, x8, #0xfffffffffffffffe
  f8:	b.eq	160 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x160>  // b.none
  fc:	ldr	x8, [x0]
 100:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
 104:	ldr	x8, [x8, #48]
 108:	ldr	x1, [x1]
 10c:	blr	x8
 110:	tbz	w0, #0, 160 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x160>
 114:	ldr	x8, [x21]
 118:	sub	x2, x29, #0x8
 11c:	and	x0, x8, #0xfffffffffffffffe
 120:	ldr	x1, [x0, #8]!
 124:	ldr	x8, [x20]
 128:	and	x8, x8, #0xfffffffffffffffe
 12c:	stur	x8, [x29, #-8]
 130:	str	xzr, [x20]
 134:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 138:	ldur	x0, [x29, #-8]
 13c:	cbz	x0, 14c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x14c>
 140:	ldr	x8, [x0]
 144:	ldr	x8, [x8, #8]
 148:	blr	x8
 14c:	ldr	x8, [x21]
 150:	orr	x8, x8, #0x1
 154:	str	x8, [x19]
 158:	str	xzr, [x21]
 15c:	b	21c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x21c>
 160:	mov	w0, #0x20                  	// #32
 164:	bl	0 <_Znwm>
 168:	ldr	x8, [x20]
 16c:	add	x1, sp, #0x10
 170:	add	x2, sp, #0x8
 174:	mov	x22, x0
 178:	and	x8, x8, #0xfffffffffffffffe
 17c:	str	x8, [sp, #16]
 180:	str	xzr, [x20]
 184:	ldr	x8, [x21]
 188:	and	x8, x8, #0xfffffffffffffffe
 18c:	str	x8, [sp, #8]
 190:	str	xzr, [x21]
 194:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 198:	orr	x8, x22, #0x1
 19c:	sub	x0, x29, #0x8
 1a0:	stur	xzr, [x29, #-8]
 1a4:	str	x8, [x19]
 1a8:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 1ac:	ldr	x0, [sp, #8]
 1b0:	cbz	x0, 1c0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1c0>
 1b4:	ldr	x8, [x0]
 1b8:	ldr	x8, [x8, #8]
 1bc:	blr	x8
 1c0:	ldr	x0, [sp, #16]
 1c4:	str	xzr, [sp, #8]
 1c8:	cbz	x0, 1d8 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1d8>
 1cc:	ldr	x8, [x0]
 1d0:	ldr	x8, [x8, #8]
 1d4:	blr	x8
 1d8:	str	xzr, [sp, #16]
 1dc:	b	21c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x21c>
 1e0:	mov	x22, xzr
 1e4:	add	x0, x23, #0x8
 1e8:	sub	x1, x29, #0x8
 1ec:	stur	x22, [x29, #-8]
 1f0:	str	xzr, [x21]
 1f4:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 1f8:	ldur	x0, [x29, #-8]
 1fc:	cbz	x0, 20c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x20c>
 200:	ldr	x8, [x0]
 204:	ldr	x8, [x8, #8]
 208:	blr	x8
 20c:	ldr	x8, [x20]
 210:	orr	x8, x8, #0x1
 214:	str	x8, [x19]
 218:	str	xzr, [x20]
 21c:	ldp	x20, x19, [sp, #80]
 220:	ldp	x22, x21, [sp, #64]
 224:	ldp	x24, x23, [sp, #48]
 228:	ldp	x29, x30, [sp, #32]
 22c:	add	sp, sp, #0x60
 230:	ret

Disassembly of section .text._ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_:

0000000000000000 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x21, x0
  14:	ldr	x0, [x0]
  18:	mov	x19, x1
  1c:	adrp	x1, 0 <_ZN4llvm13ErrorInfoBase2IDE>
  20:	mov	x20, x8
  24:	ldr	x9, [x0]
  28:	ldr	x9, [x9, #48]
  2c:	ldr	x1, [x1]
  30:	blr	x9
  34:	ldr	x8, [x21]
  38:	str	xzr, [x21]
  3c:	tbz	w0, #0, 70 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x70>
  40:	str	x8, [x29, #24]
  44:	add	x1, x29, #0x18
  48:	mov	x8, x20
  4c:	mov	x0, x19
  50:	bl	0 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
  54:	ldr	x0, [x29, #24]
  58:	cbz	x0, 68 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x68>
  5c:	ldr	x8, [x0]
  60:	ldr	x8, [x8, #8]
  64:	blr	x8
  68:	str	xzr, [x29, #24]
  6c:	b	78 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x78>
  70:	orr	x8, x8, #0x1
  74:	str	x8, [x20]
  78:	ldp	x20, x19, [sp, #32]
  7c:	ldr	x21, [sp, #16]
  80:	ldp	x29, x30, [sp], #48
  84:	ret

Disassembly of section .text._ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_:

0000000000000000 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	adrp	x8, 0 <_ZTVN4llvm9ErrorListE>
  14:	ldr	x8, [x8]
  18:	mov	x20, x0
  1c:	stp	xzr, xzr, [x0, #16]
  20:	mov	x19, x1
  24:	add	x8, x8, #0x10
  28:	str	x8, [x0]
  2c:	str	xzr, [x20, #8]!
  30:	ldr	x0, [x1]
  34:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  38:	mov	x21, x2
  3c:	ldr	x8, [x0]
  40:	ldr	x8, [x8, #48]
  44:	ldr	x1, [x1]
  48:	blr	x8
  4c:	tbnz	w0, #0, 90 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0x90>
  50:	ldr	x0, [x21]
  54:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  58:	ldr	x8, [x0]
  5c:	ldr	x8, [x8, #48]
  60:	ldr	x1, [x1]
  64:	blr	x8
  68:	tbnz	w0, #0, 90 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0x90>
  6c:	mov	x0, x20
  70:	mov	x1, x19
  74:	bl	0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  78:	mov	x0, x20
  7c:	mov	x1, x21
  80:	ldp	x20, x19, [sp, #32]
  84:	ldr	x21, [sp, #16]
  88:	ldp	x29, x30, [sp], #48
  8c:	b	0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  90:	adrp	x0, 0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  94:	adrp	x1, 0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  98:	adrp	x3, 0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  9c:	add	x0, x0, #0x0
  a0:	add	x1, x1, #0x0
  a4:	add	x3, x3, #0x0
  a8:	mov	w2, #0x182                 	// #386
  ac:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x20, [x0]
  10:	mov	x19, x0
  14:	cbz	x20, 38 <_ZNSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EED2Ev+0x38>
  18:	adrp	x8, 0 <_ZTVN4llvm9ErrorListE>
  1c:	ldr	x8, [x8]
  20:	mov	x0, x20
  24:	add	x8, x8, #0x10
  28:	str	x8, [x0], #8
  2c:	bl	0 <_ZNSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EED2Ev>
  30:	mov	x0, x20
  34:	bl	0 <_ZdlPv>
  38:	str	xzr, [x19]
  3c:	ldp	x20, x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_>:
   0:	ldp	x8, x9, [x0, #8]
   4:	mov	x2, x1
   8:	cmp	x8, x9
   c:	b.eq	2c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x2c>  // b.none
  10:	ldr	x9, [x2]
  14:	str	xzr, [x2]
  18:	str	x9, [x8]
  1c:	ldr	x8, [x0, #8]
  20:	add	x8, x8, #0x8
  24:	str	x8, [x0, #8]
  28:	ret
  2c:	mov	x1, x8
  30:	b	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x24, x2
  1c:	adrp	x2, 0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  20:	mov	x21, x1
  24:	add	x2, x2, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	mov	x19, x0
  30:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  34:	ldp	x22, x25, [x19]
  38:	mov	x20, x0
  3c:	mov	x0, x19
  40:	mov	x1, x20
  44:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  48:	ldr	x8, [x24]
  4c:	mov	x23, x0
  50:	subs	x9, x21, x22
  54:	str	xzr, [x24]
  58:	mov	x24, x0
  5c:	str	x8, [x0, x9]
  60:	b.eq	c4 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xc4>  // b.none
  64:	mov	x24, x23
  68:	mov	x26, x22
  6c:	ldr	x8, [x26]
  70:	str	xzr, [x26]
  74:	str	x8, [x24]
  78:	ldr	x0, [x26]
  7c:	cbz	x0, 8c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x8c>
  80:	ldr	x8, [x0]
  84:	ldr	x8, [x8, #8]
  88:	blr	x8
  8c:	str	xzr, [x26], #8
  90:	cmp	x21, x26
  94:	add	x24, x24, #0x8
  98:	b.ne	6c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x6c>  // b.any
  9c:	b	c4 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xc4>
  a0:	ldr	x8, [x21]
  a4:	str	xzr, [x21]
  a8:	str	x8, [x24]
  ac:	ldr	x0, [x21]
  b0:	cbz	x0, c0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xc0>
  b4:	ldr	x8, [x0]
  b8:	ldr	x8, [x8, #8]
  bc:	blr	x8
  c0:	str	xzr, [x21], #8
  c4:	cmp	x25, x21
  c8:	add	x24, x24, #0x8
  cc:	b.ne	a0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xa0>  // b.any
  d0:	cbz	x22, dc <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xdc>
  d4:	mov	x0, x22
  d8:	bl	0 <_ZdlPv>
  dc:	add	x8, x23, x20, lsl #3
  e0:	stp	x23, x24, [x19]
  e4:	str	x8, [x19, #16]
  e8:	ldp	x20, x19, [sp, #64]
  ec:	ldp	x22, x21, [sp, #48]
  f0:	ldp	x24, x23, [sp, #32]
  f4:	ldp	x26, x25, [sp, #16]
  f8:	ldp	x29, x30, [sp], #80
  fc:	ret

Disassembly of section .text._ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x9, x8, [x0]
   c:	sub	x9, x8, x9
  10:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
  14:	sub	x10, x8, x9, asr #3
  18:	cmp	x10, x1
  1c:	b.cc	54 <_ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12_M_check_lenEmPKc+0x54>  // b.lo, b.ul, b.last
  20:	asr	x9, x9, #3
  24:	cmp	x9, x1
  28:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  2c:	adds	x9, x10, x9
  30:	lsr	x11, x9, #60
  34:	cset	w10, cs  // cs = hs, nlast
  38:	cmp	x11, #0x0
  3c:	cset	w11, ne  // ne = any
  40:	orr	w10, w10, w11
  44:	cmp	w10, #0x0
  48:	csel	x0, x8, x9, ne  // ne = any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	mov	x0, x2
  58:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE11_M_allocateEm>:
   0:	cbz	x1, 14 <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE11_M_allocateEm+0x14>
   4:	lsr	x8, x1, #60
   8:	cbnz	x8, 1c <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE11_M_allocateEm+0x1c>
   c:	lsl	x0, x1, #3
  10:	b	0 <_Znwm>
  14:	mov	x0, xzr
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	x8, x9, [x0]
  10:	ldr	x10, [x0, #16]
  14:	mov	x19, x0
  18:	sub	x11, x1, x8
  1c:	cmp	x9, x10
  20:	asr	x20, x11, #3
  24:	b.eq	40 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0x40>  // b.none
  28:	cmp	x9, x1
  2c:	b.eq	50 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0x50>  // b.none
  30:	add	x1, x8, x20, lsl #3
  34:	mov	x0, x19
  38:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>
  3c:	b	68 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0x68>
  40:	add	x1, x8, x20, lsl #3
  44:	mov	x0, x19
  48:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>
  4c:	b	68 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0x68>
  50:	ldr	x8, [x2]
  54:	str	xzr, [x2]
  58:	str	x8, [x9]
  5c:	ldr	x8, [x19, #8]
  60:	add	x8, x8, #0x8
  64:	str	x8, [x19, #8]
  68:	ldr	x8, [x19]
  6c:	add	x0, x8, x20, lsl #3
  70:	ldp	x20, x19, [sp, #16]
  74:	ldp	x29, x30, [sp], #32
  78:	ret

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_insert_auxIS5_EEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_insert_auxIS5_EEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEOT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	x8, [x0, #8]
  14:	mov	x20, x2
  18:	mov	x19, x1
  1c:	ldur	x9, [x8, #-8]
  20:	stp	xzr, x9, [x8, #-8]
  24:	ldr	x8, [x0, #8]
  28:	add	x10, x8, #0x8
  2c:	sub	x8, x8, #0x8
  30:	sub	x9, x8, x1
  34:	cmp	x9, #0x1
  38:	str	x10, [x0, #8]
  3c:	b.lt	7c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_insert_auxIS5_EEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEOT_+0x7c>  // b.tstop
  40:	lsr	x9, x9, #3
  44:	add	x21, x9, #0x1
  48:	mov	x22, x8
  4c:	ldr	x9, [x22, #-8]!
  50:	str	xzr, [x22]
  54:	ldr	x0, [x8]
  58:	str	x9, [x8]
  5c:	cbz	x0, 6c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_insert_auxIS5_EEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEOT_+0x6c>
  60:	ldr	x8, [x0]
  64:	ldr	x8, [x8, #8]
  68:	blr	x8
  6c:	sub	x21, x21, #0x1
  70:	cmp	x21, #0x1
  74:	mov	x8, x22
  78:	b.gt	4c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_insert_auxIS5_EEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEOT_+0x4c>
  7c:	ldr	x8, [x20]
  80:	str	xzr, [x20]
  84:	ldr	x0, [x19]
  88:	str	x8, [x19]
  8c:	cbz	x0, a8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_insert_auxIS5_EEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEOT_+0xa8>
  90:	ldr	x8, [x0]
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x22, x21, [sp, #16]
  9c:	ldr	x1, [x8, #8]
  a0:	ldp	x29, x30, [sp], #48
  a4:	br	x1
  a8:	ldp	x20, x19, [sp, #32]
  ac:	ldp	x22, x21, [sp, #16]
  b0:	ldp	x29, x30, [sp], #48
  b4:	ret

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cbnz	x1, 24 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x24>
  1c:	cmp	x20, x2
  20:	b.ne	a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0xa0>  // b.any
  24:	sub	x21, x2, x20
  28:	cmp	x21, #0xf
  2c:	str	x21, [x29, #24]
  30:	b.ls	58 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x58>  // b.plast
  34:	add	x1, x29, #0x18
  38:	mov	x0, x19
  3c:	mov	x2, xzr
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  44:	str	x0, [x19]
  48:	ldr	x8, [x29, #24]
  4c:	str	x8, [x19, #16]
  50:	cbnz	x21, 60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x60>
  54:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x80>
  58:	ldr	x0, [x19]
  5c:	cbz	x21, 80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x80>
  60:	cmp	x21, #0x1
  64:	b.ne	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x74>  // b.any
  68:	ldrb	w8, [x20]
  6c:	strb	w8, [x0]
  70:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x80>
  74:	mov	x1, x20
  78:	mov	x2, x21
  7c:	bl	0 <memcpy>
  80:	ldr	x8, [x29, #24]
  84:	ldr	x9, [x19]
  88:	ldr	x21, [sp, #16]
  8c:	str	x8, [x19, #8]
  90:	strb	wzr, [x9, x8]
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x29, x30, [sp], #48
  9c:	ret
  a0:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
  a4:	add	x0, x0, #0x0
  a8:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EED2Ev:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x19, x21, [x0]
  14:	cmp	x19, x21
  18:	b.eq	44 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EED2Ev+0x44>  // b.none
  1c:	mov	x20, x0
  20:	ldr	x0, [x19]
  24:	cbz	x0, 34 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EED2Ev+0x34>
  28:	ldr	x8, [x0]
  2c:	ldr	x8, [x8, #8]
  30:	blr	x8
  34:	str	xzr, [x19], #8
  38:	cmp	x21, x19
  3c:	b.ne	20 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EED2Ev+0x20>  // b.any
  40:	ldr	x19, [x20]
  44:	cbz	x19, 5c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EED2Ev+0x5c>
  48:	mov	x0, x19
  4c:	ldp	x20, x19, [sp, #32]
  50:	ldr	x21, [sp, #16]
  54:	ldp	x29, x30, [sp], #48
  58:	b	0 <_ZdlPv>
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldr	x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE:

0000000000000000 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #32]
   8:	str	x21, [sp, #48]
   c:	stp	x20, x19, [sp, #64]
  10:	add	x29, sp, #0x20
  14:	mov	x20, x0
  18:	ldr	x0, [x1]
  1c:	mov	x21, x1
  20:	adrp	x1, 0 <_ZN4llvm13ErrorInfoBase2IDE>
  24:	mov	x19, x8
  28:	ldr	x9, [x0]
  2c:	ldr	x9, [x9, #48]
  30:	ldr	x1, [x1]
  34:	blr	x9
  38:	tbz	w0, #0, 94 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE+0x94>
  3c:	ldr	x0, [x21]
  40:	ldr	x20, [x20]
  44:	mov	x21, sp
  48:	ldr	x8, [x0]
  4c:	ldr	x9, [x8, #24]
  50:	mov	x8, sp
  54:	blr	x9
  58:	mov	x1, sp
  5c:	mov	x0, x20
  60:	bl	0 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE>
  64:	ldr	x0, [sp]
  68:	add	x8, x21, #0x10
  6c:	cmp	x0, x8
  70:	b.eq	78 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE+0x78>  // b.none
  74:	bl	0 <_ZdlPv>
  78:	mov	w8, #0x1                   	// #1
  7c:	str	x8, [x19]
  80:	ldp	x20, x19, [sp, #64]
  84:	ldr	x21, [sp, #48]
  88:	ldp	x29, x30, [sp, #32]
  8c:	add	sp, sp, #0x50
  90:	ret
  94:	adrp	x0, 0 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE>
  98:	adrp	x1, 0 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE>
  9c:	adrp	x3, 0 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE>
  a0:	add	x0, x0, #0x0
  a4:	add	x1, x1, #0x0
  a8:	add	x3, x3, #0x0
  ac:	mov	w2, #0x329                 	// #809
  b0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE9push_backEOS6_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE9push_backEOS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w9, w8, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w9, w8
  1c:	b.cs	90 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE9push_backEOS6_+0x90>  // b.hs, b.nlast
  20:	ldr	x8, [x19]
  24:	mov	w9, w9
  28:	mov	x10, x20
  2c:	add	x11, x8, x9, lsl #5
  30:	add	x12, x11, #0x10
  34:	str	x12, [x11]
  38:	ldr	x13, [x10], #16
  3c:	cmp	x13, x10
  40:	b.eq	54 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE9push_backEOS6_+0x54>  // b.none
  44:	str	x13, [x11]
  48:	ldr	x12, [x20, #16]
  4c:	str	x12, [x11, #16]
  50:	b	5c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE9push_backEOS6_+0x5c>
  54:	ldr	q0, [x13]
  58:	str	q0, [x12]
  5c:	ldr	x11, [x20, #8]
  60:	add	x8, x8, x9, lsl #5
  64:	str	x11, [x8, #8]
  68:	stp	x10, xzr, [x20]
  6c:	strb	wzr, [x20, #16]
  70:	ldp	w8, w9, [x19, #8]
  74:	cmp	w8, w9
  78:	b.cs	a4 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE9push_backEOS6_+0xa4>  // b.hs, b.nlast
  7c:	add	w8, w8, #0x1
  80:	str	w8, [x19, #8]
  84:	ldp	x20, x19, [sp, #16]
  88:	ldp	x29, x30, [sp], #32
  8c:	ret
  90:	mov	x0, x19
  94:	mov	x1, xzr
  98:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE9push_backEOS6_>
  9c:	ldr	w9, [x19, #8]
  a0:	b	20 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE9push_backEOS6_+0x20>
  a4:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE9push_backEOS6_>
  a8:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE9push_backEOS6_>
  ac:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE9push_backEOS6_>
  b0:	add	x0, x0, #0x0
  b4:	add	x1, x1, #0x0
  b8:	add	x3, x3, #0x0
  bc:	mov	w2, #0x43                  	// #67
  c0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x20, x1
  18:	lsr	x8, x1, #32
  1c:	mov	x19, x0
  20:	cbz	x8, 34 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x34>
  24:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  28:	add	x0, x0, #0x0
  2c:	mov	w1, #0x1                   	// #1
  30:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  34:	ldr	w8, [x19, #12]
  38:	add	x8, x8, #0x2
  3c:	orr	x8, x8, x8, lsr #1
  40:	orr	x8, x8, x8, lsr #2
  44:	orr	x8, x8, x8, lsr #4
  48:	orr	x8, x8, x8, lsr #8
  4c:	orr	x8, x8, x8, lsr #16
  50:	orr	x8, x8, x8, lsr #32
  54:	add	x9, x8, #0x1
  58:	cmp	x9, x20
  5c:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  60:	mov	w9, #0xffffffff            	// #-1
  64:	cmp	x8, x9
  68:	csel	x22, x8, x9, cc  // cc = lo, ul, last
  6c:	lsl	x0, x22, #5
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xb8>
  7c:	cbz	x22, 98 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x21, [x19]
  c0:	cbz	w8, 14c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x14c>
  c4:	add	x8, x21, x8, lsl #5
  c8:	add	x9, x20, #0x10
  cc:	add	x10, x21, #0x10
  d0:	stur	x9, [x9, #-16]
  d4:	ldur	x11, [x10, #-16]
  d8:	cmp	x11, x10
  dc:	b.eq	f0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xf0>  // b.none
  e0:	stur	x11, [x9, #-16]
  e4:	ldr	x11, [x10]
  e8:	str	x11, [x9]
  ec:	b	f8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xf8>
  f0:	ldr	q0, [x11]
  f4:	str	q0, [x9]
  f8:	ldur	x11, [x10, #-8]
  fc:	add	x12, x10, #0x10
 100:	cmp	x12, x8
 104:	stur	x11, [x9, #-8]
 108:	stp	x10, xzr, [x10, #-16]
 10c:	strb	wzr, [x10], #32
 110:	add	x9, x9, #0x20
 114:	b.ne	d0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xd0>  // b.any
 118:	ldr	w8, [x19, #8]
 11c:	ldr	x21, [x19]
 120:	cbz	w8, 14c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x14c>
 124:	lsl	x23, x8, #5
 128:	add	x8, x21, x23
 12c:	ldur	x0, [x8, #-32]
 130:	sub	x8, x8, #0x10
 134:	cmp	x8, x0
 138:	b.eq	140 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x140>  // b.none
 13c:	bl	0 <_ZdlPv>
 140:	subs	x23, x23, #0x20
 144:	b.ne	128 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x128>  // b.any
 148:	ldr	x21, [x19]
 14c:	add	x8, x19, #0x10
 150:	cmp	x21, x8
 154:	b.eq	160 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x160>  // b.none
 158:	mov	x0, x21
 15c:	bl	0 <free>
 160:	str	x20, [x19]
 164:	str	w22, [x19, #12]
 168:	ldp	x20, x19, [sp, #48]
 16c:	ldp	x22, x21, [sp, #32]
 170:	ldr	x23, [sp, #16]
 174:	ldp	x29, x30, [sp], #64
 178:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_7SMFixItELj4EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_7SMFixItELj4EED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	w8, [x0, #8]
  14:	ldr	x19, [x0]
  18:	mov	x20, x0
  1c:	cbz	w8, 4c <_ZN4llvm11SmallVectorINS_7SMFixItELj4EED2Ev+0x4c>
  20:	add	x8, x8, x8, lsl #1
  24:	lsl	x21, x8, #4
  28:	add	x8, x19, x21
  2c:	ldur	x0, [x8, #-32]
  30:	sub	x8, x8, #0x10
  34:	cmp	x8, x0
  38:	b.eq	40 <_ZN4llvm11SmallVectorINS_7SMFixItELj4EED2Ev+0x40>  // b.none
  3c:	bl	0 <_ZdlPv>
  40:	subs	x21, x21, #0x30
  44:	b.ne	28 <_ZN4llvm11SmallVectorINS_7SMFixItELj4EED2Ev+0x28>  // b.any
  48:	ldr	x19, [x20]
  4c:	add	x8, x20, #0x10
  50:	cmp	x19, x8
  54:	b.eq	6c <_ZN4llvm11SmallVectorINS_7SMFixItELj4EED2Ev+0x6c>  // b.none
  58:	mov	x0, x19
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldr	x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	b	0 <free>
  6c:	ldp	x20, x19, [sp, #32]
  70:	ldr	x21, [sp, #16]
  74:	ldp	x29, x30, [sp], #48
  78:	ret

Disassembly of section .text._ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_:

0000000000000000 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x25, x2
  1c:	adrp	x2, 0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  20:	mov	x21, x1
  24:	add	x2, x2, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	mov	x19, x0
  30:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  34:	ldp	x22, x26, [x19]
  38:	mov	x20, x0
  3c:	mov	x0, x19
  40:	mov	x1, x20
  44:	sub	x24, x21, x22
  48:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  4c:	ldr	x8, [x25]
  50:	mov	x23, x0
  54:	add	x25, x0, x24
  58:	cmp	x24, #0x1
  5c:	str	x8, [x25]
  60:	b.lt	74 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x74>  // b.tstop
  64:	mov	x0, x23
  68:	mov	x1, x22
  6c:	mov	x2, x24
  70:	bl	0 <memmove>
  74:	sub	x2, x26, x21
  78:	add	x24, x25, #0x8
  7c:	cmp	x2, #0x1
  80:	asr	x25, x2, #3
  84:	b.lt	94 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x94>  // b.tstop
  88:	mov	x0, x24
  8c:	mov	x1, x21
  90:	bl	0 <memmove>
  94:	add	x21, x24, x25, lsl #3
  98:	cbz	x22, a4 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xa4>
  9c:	mov	x0, x22
  a0:	bl	0 <_ZdlPv>
  a4:	add	x8, x23, x20, lsl #3
  a8:	stp	x23, x21, [x19]
  ac:	str	x8, [x19, #16]
  b0:	ldp	x20, x19, [sp, #64]
  b4:	ldp	x22, x21, [sp, #48]
  b8:	ldp	x24, x23, [sp, #32]
  bc:	ldp	x26, x25, [sp, #16]
  c0:	ldp	x29, x30, [sp], #80
  c4:	ret

Disassembly of section .text._ZNKSt6vectorIPKcSaIS1_EE12_M_check_lenEmS1_:

0000000000000000 <_ZNKSt6vectorIPKcSaIS1_EE12_M_check_lenEmS1_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x9, x8, [x0]
   c:	sub	x9, x8, x9
  10:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
  14:	sub	x10, x8, x9, asr #3
  18:	cmp	x10, x1
  1c:	b.cc	54 <_ZNKSt6vectorIPKcSaIS1_EE12_M_check_lenEmS1_+0x54>  // b.lo, b.ul, b.last
  20:	asr	x9, x9, #3
  24:	cmp	x9, x1
  28:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  2c:	adds	x9, x10, x9
  30:	lsr	x11, x9, #60
  34:	cset	w10, cs  // cs = hs, nlast
  38:	cmp	x11, #0x0
  3c:	cset	w11, ne  // ne = any
  40:	orr	w10, w10, w11
  44:	cmp	w10, #0x0
  48:	csel	x0, x8, x9, ne  // ne = any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	mov	x0, x2
  58:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseIPKcSaIS1_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIPKcSaIS1_EE11_M_allocateEm>:
   0:	cbz	x1, 14 <_ZNSt12_Vector_baseIPKcSaIS1_EE11_M_allocateEm+0x14>
   4:	lsr	x8, x1, #60
   8:	cbnz	x8, 1c <_ZNSt12_Vector_baseIPKcSaIS1_EE11_M_allocateEm+0x1c>
   c:	lsl	x0, x1, #3
  10:	b	0 <_Znwm>
  14:	mov	x0, xzr
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPKS5_EEvT_SB_St20forward_iterator_tag:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPKS5_EEvT_SB_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	sub	x8, x2, x1
  14:	asr	x22, x8, #5
  18:	lsr	x8, x22, #58
  1c:	cbnz	x8, 8c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPKS5_EEvT_SB_St20forward_iterator_tag+0x8c>
  20:	mov	x21, x1
  24:	mov	x1, x22
  28:	mov	x19, x2
  2c:	mov	x20, x0
  30:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPKS5_EEvT_SB_St20forward_iterator_tag>
  34:	add	x8, x0, x22, lsl #5
  38:	cmp	x21, x19
  3c:	str	x0, [x20]
  40:	str	x8, [x20, #16]
  44:	b.eq	74 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPKS5_EEvT_SB_St20forward_iterator_tag+0x74>  // b.none
  48:	mov	x22, x0
  4c:	add	x8, x0, #0x10
  50:	str	x8, [x22], #32
  54:	ldp	x1, x8, [x21]
  58:	add	x2, x1, x8
  5c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPKS5_EEvT_SB_St20forward_iterator_tag>
  60:	add	x21, x21, #0x20
  64:	cmp	x21, x19
  68:	mov	x0, x22
  6c:	b.ne	4c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPKS5_EEvT_SB_St20forward_iterator_tag+0x4c>  // b.any
  70:	b	78 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPKS5_EEvT_SB_St20forward_iterator_tag+0x78>
  74:	mov	x22, x0
  78:	str	x22, [x20, #8]
  7c:	ldp	x20, x19, [sp, #32]
  80:	ldp	x22, x21, [sp, #16]
  84:	ldp	x29, x30, [sp], #48
  88:	ret
  8c:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPKS5_EEvT_SB_St20forward_iterator_tag>
  90:	add	x0, x0, #0x0
  94:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm>:
   0:	cbz	x1, 14 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm+0x14>
   4:	lsr	x8, x1, #58
   8:	cbnz	x8, 1c <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm+0x1c>
   c:	lsl	x0, x1, #5
  10:	b	0 <_Znwm>
  14:	mov	x0, xzr
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>:
   0:	ldp	x8, x9, [x0, #8]
   4:	mov	x2, x1
   8:	cmp	x8, x9
   c:	b.eq	38 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x38>  // b.none
  10:	add	x10, x8, #0x10
  14:	str	x10, [x8]
  18:	mov	x9, x2
  1c:	ldr	x11, [x9], #16
  20:	cmp	x11, x9
  24:	b.eq	40 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x40>  // b.none
  28:	str	x11, [x8]
  2c:	ldr	x10, [x2, #16]
  30:	str	x10, [x8, #16]
  34:	b	48 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x48>
  38:	mov	x1, x8
  3c:	b	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
  40:	ldr	q0, [x11]
  44:	str	q0, [x10]
  48:	ldr	x10, [x2, #8]
  4c:	str	x10, [x8, #8]
  50:	stp	x9, xzr, [x2]
  54:	strb	wzr, [x2, #16]
  58:	ldr	x8, [x0, #8]
  5c:	add	x8, x8, #0x20
  60:	str	x8, [x0, #8]
  64:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	str	x27, [sp, #16]
   8:	stp	x26, x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	mov	x29, sp
  1c:	mov	x24, x2
  20:	adrp	x2, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  24:	mov	x23, x1
  28:	add	x2, x2, #0x0
  2c:	mov	w1, #0x1                   	// #1
  30:	mov	x19, x0
  34:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  38:	ldp	x21, x25, [x19]
  3c:	mov	x20, x0
  40:	mov	x0, x19
  44:	mov	x1, x20
  48:	sub	x27, x23, x21
  4c:	asr	x26, x27, #5
  50:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  54:	add	x10, x0, x27
  58:	add	x9, x10, #0x10
  5c:	str	x9, [x10]
  60:	mov	x8, x24
  64:	ldr	x11, [x8], #16
  68:	mov	x22, x0
  6c:	cmp	x11, x8
  70:	b.eq	88 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x88>  // b.none
  74:	str	x11, [x10]
  78:	ldr	x9, [x24, #16]
  7c:	add	x10, x22, x26, lsl #5
  80:	str	x9, [x10, #16]
  84:	b	90 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x90>
  88:	ldr	q0, [x11]
  8c:	str	q0, [x9]
  90:	ldr	x9, [x24, #8]
  94:	add	x10, x22, x26, lsl #5
  98:	cmp	x21, x23
  9c:	str	x9, [x10, #8]
  a0:	stp	x8, xzr, [x24]
  a4:	mov	x8, x22
  a8:	strb	wzr, [x24, #16]
  ac:	b.eq	104 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x104>  // b.none
  b0:	add	x8, x22, #0x10
  b4:	add	x9, x21, #0x10
  b8:	stur	x8, [x8, #-16]
  bc:	ldur	x10, [x9, #-16]
  c0:	cmp	x10, x9
  c4:	b.eq	d8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xd8>  // b.none
  c8:	stur	x10, [x8, #-16]
  cc:	ldr	x10, [x9]
  d0:	str	x10, [x8]
  d4:	b	e0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xe0>
  d8:	ldr	q0, [x10]
  dc:	str	q0, [x8]
  e0:	ldur	x10, [x9, #-8]
  e4:	add	x11, x9, #0x10
  e8:	cmp	x11, x23
  ec:	stur	x10, [x8, #-8]
  f0:	stp	x9, xzr, [x9, #-16]
  f4:	strb	wzr, [x9], #32
  f8:	add	x8, x8, #0x20
  fc:	b.ne	b8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xb8>  // b.any
 100:	sub	x8, x8, #0x10
 104:	cmp	x25, x23
 108:	b.eq	170 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x170>  // b.none
 10c:	mov	x9, xzr
 110:	add	x11, x8, x9
 114:	add	x10, x11, #0x30
 118:	add	x12, x23, x9
 11c:	str	x10, [x11, #32]
 120:	mov	x10, x12
 124:	ldr	x13, [x10], #16
 128:	cmp	x13, x10
 12c:	b.eq	140 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x140>  // b.none
 130:	str	x13, [x11, #32]
 134:	ldr	x12, [x12, #16]
 138:	str	x12, [x11, #48]
 13c:	b	148 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x148>
 140:	ldr	q0, [x13]
 144:	str	q0, [x11, #48]
 148:	ldur	x11, [x10, #-8]
 14c:	add	x13, x10, #0x10
 150:	add	x12, x8, x9
 154:	cmp	x13, x25
 158:	add	x9, x9, #0x20
 15c:	str	x11, [x12, #40]
 160:	stp	x10, xzr, [x10, #-16]
 164:	strb	wzr, [x10]
 168:	b.ne	110 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x110>  // b.any
 16c:	add	x8, x8, x9
 170:	add	x23, x8, #0x20
 174:	cbz	x21, 180 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x180>
 178:	mov	x0, x21
 17c:	bl	0 <_ZdlPv>
 180:	add	x8, x22, x20, lsl #5
 184:	stp	x22, x23, [x19]
 188:	str	x8, [x19, #16]
 18c:	ldp	x20, x19, [sp, #80]
 190:	ldp	x22, x21, [sp, #64]
 194:	ldp	x24, x23, [sp, #48]
 198:	ldp	x26, x25, [sp, #32]
 19c:	ldr	x27, [sp, #16]
 1a0:	ldp	x29, x30, [sp], #96
 1a4:	ret

Disassembly of section .text._ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x9, x8, [x0]
   c:	sub	x9, x8, x9
  10:	mov	x8, #0x3ffffffffffffff     	// #288230376151711743
  14:	sub	x10, x8, x9, asr #5
  18:	cmp	x10, x1
  1c:	b.cc	54 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc+0x54>  // b.lo, b.ul, b.last
  20:	asr	x9, x9, #5
  24:	cmp	x9, x1
  28:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  2c:	adds	x9, x10, x9
  30:	lsr	x11, x9, #58
  34:	cset	w10, cs  // cs = hs, nlast
  38:	cmp	x11, #0x0
  3c:	cset	w11, ne  // ne = any
  40:	orr	w10, w10, w11
  44:	cmp	w10, #0x0
  48:	csel	x0, x8, x9, ne  // ne = any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	mov	x0, x2
  58:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_:

0000000000000000 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x25, x2
  1c:	adrp	x2, 0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  20:	mov	x21, x1
  24:	add	x2, x2, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	mov	x19, x0
  30:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  34:	ldp	x22, x26, [x19]
  38:	mov	x20, x0
  3c:	mov	x0, x19
  40:	mov	x1, x20
  44:	sub	x24, x21, x22
  48:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  4c:	ldr	x8, [x25]
  50:	mov	x23, x0
  54:	add	x25, x0, x24
  58:	cmp	x24, #0x1
  5c:	str	x8, [x25]
  60:	b.lt	74 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x74>  // b.tstop
  64:	mov	x0, x23
  68:	mov	x1, x22
  6c:	mov	x2, x24
  70:	bl	0 <memmove>
  74:	sub	x2, x26, x21
  78:	add	x24, x25, #0x8
  7c:	cmp	x2, #0x1
  80:	asr	x25, x2, #3
  84:	b.lt	94 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x94>  // b.tstop
  88:	mov	x0, x24
  8c:	mov	x1, x21
  90:	bl	0 <memmove>
  94:	add	x21, x24, x25, lsl #3
  98:	cbz	x22, a4 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xa4>
  9c:	mov	x0, x22
  a0:	bl	0 <_ZdlPv>
  a4:	add	x8, x23, x20, lsl #3
  a8:	stp	x23, x21, [x19]
  ac:	str	x8, [x19, #16]
  b0:	ldp	x20, x19, [sp, #64]
  b4:	ldp	x22, x21, [sp, #48]
  b8:	ldp	x24, x23, [sp, #32]
  bc:	ldp	x26, x25, [sp, #16]
  c0:	ldp	x29, x30, [sp], #80
  c4:	ret

Disassembly of section .text._ZNK4llvm8ExpectedISt10unique_ptrINS_6ModuleESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv:

0000000000000000 <_ZNK4llvm8ExpectedISt10unique_ptrINS_6ModuleESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm4dbgsEv>
  14:	adrp	x1, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_6ModuleESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  18:	add	x1, x1, #0x0
  1c:	mov	w2, #0x3a                  	// #58
  20:	bl	0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_6ModuleESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  24:	ldrb	w20, [x19, #8]
  28:	bl	0 <_ZN4llvm4dbgsEv>
  2c:	tbnz	w20, #0, 44 <_ZNK4llvm8ExpectedISt10unique_ptrINS_6ModuleESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv+0x44>
  30:	adrp	x1, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_6ModuleESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  34:	add	x1, x1, #0x0
  38:	mov	w2, #0x83                  	// #131
  3c:	bl	0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_6ModuleESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  40:	bl	0 <abort>
  44:	adrp	x1, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_6ModuleESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x27                  	// #39
  50:	bl	0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_6ModuleESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  54:	ldrb	w8, [x19, #8]
  58:	tbnz	w8, #0, 7c <_ZNK4llvm8ExpectedISt10unique_ptrINS_6ModuleESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv+0x7c>
  5c:	adrp	x0, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_6ModuleESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  60:	adrp	x1, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_6ModuleESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  64:	adrp	x3, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_6ModuleESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  68:	add	x0, x0, #0x0
  6c:	add	x1, x1, #0x0
  70:	add	x3, x3, #0x0
  74:	mov	w2, #0x281                 	// #641
  78:	bl	0 <__assert_fail>
  7c:	ldr	x19, [x19]
  80:	bl	0 <_ZN4llvm4dbgsEv>
  84:	ldr	x8, [x19]
  88:	mov	x1, x0
  8c:	mov	x0, x19
  90:	ldr	x8, [x8, #16]
  94:	blr	x8
  98:	bl	0 <abort>

IRMutator.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>:
       0:	sub	sp, sp, #0x70
       4:	stp	x29, x30, [sp, #32]
       8:	stp	x26, x25, [sp, #48]
       c:	stp	x24, x23, [sp, #64]
      10:	stp	x22, x21, [sp, #80]
      14:	stp	x20, x19, [sp, #96]
      18:	add	x29, sp, #0x20
      1c:	mov	x25, x1
      20:	ldr	x8, [x25, #24]!
      24:	mov	x19, x2
      28:	mov	x21, x1
      2c:	mov	x20, x0
      30:	and	x8, x8, #0xfffffffffffffff8
      34:	cmp	x25, x8
      38:	b.ne	d8 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE+0xd8>  // b.any
      3c:	ldr	x22, [x21]
      40:	mov	x0, x22
      44:	bl	0 <_ZN4llvm4Type9getVoidTyERNS_11LLVMContextE>
      48:	mov	x1, xzr
      4c:	mov	x2, xzr
      50:	mov	w3, wzr
      54:	bl	0 <_ZN4llvm12FunctionType3getEPNS_4TypeENS_8ArrayRefIS2_EEb>
      58:	adrp	x1, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
      5c:	mov	x23, x0
      60:	add	x1, x1, #0x0
      64:	add	x0, sp, #0x8
      68:	bl	0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
      6c:	mov	w0, #0x78                  	// #120
      70:	bl	0 <_ZN4llvm4UsernwEm>
      74:	add	x4, sp, #0x8
      78:	mov	w3, #0xffffffff            	// #-1
      7c:	mov	x1, x23
      80:	mov	w2, wzr
      84:	mov	x5, x21
      88:	mov	x24, x0
      8c:	bl	0 <_ZN4llvm8FunctionC1EPNS_12FunctionTypeENS_11GlobalValue12LinkageTypesEjRKNS_5TwineEPNS_6ModuleE>
      90:	adrp	x1, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
      94:	add	x1, x1, #0x0
      98:	add	x0, sp, #0x8
      9c:	bl	0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
      a0:	mov	w0, #0x40                  	// #64
      a4:	bl	0 <_Znwm>
      a8:	add	x2, sp, #0x8
      ac:	mov	x1, x22
      b0:	mov	x3, x24
      b4:	mov	x4, xzr
      b8:	mov	x23, x0
      bc:	bl	0 <_ZN4llvm10BasicBlockC1ERNS_11LLVMContextERKNS_5TwineEPNS_8FunctionEPS0_>
      c0:	mov	w0, #0x38                  	// #56
      c4:	mov	w1, wzr
      c8:	bl	0 <_ZN4llvm4UsernwEmj>
      cc:	mov	x1, x22
      d0:	mov	x2, x23
      d4:	bl	0 <_ZN4llvm10ReturnInstC1ERNS_11LLVMContextEPNS_10BasicBlockE>
      d8:	ldr	x23, [x21, #32]
      dc:	cmp	x25, x23
      e0:	b.eq	194 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE+0x194>  // b.none
      e4:	mov	x21, xzr
      e8:	mov	x24, xzr
      ec:	mov	w26, #0x1                   	// #1
      f0:	ldrb	w8, [x23]
      f4:	tbnz	w8, #2, 174 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE+0x174>
      f8:	sub	x8, x23, #0x38
      fc:	cmp	x23, #0x0
     100:	csel	x22, xzr, x8, eq  // eq = none
     104:	mov	x0, x22
     108:	bl	0 <_ZNK4llvm11GlobalValue13isDeclarationEv>
     10c:	tbnz	w0, #0, 130 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE+0x130>
     110:	add	x24, x24, #0x1
     114:	add	x0, sp, #0x8
     118:	add	x2, sp, #0x8
     11c:	mov	x1, x19
     120:	stp	x26, x24, [sp, #8]
     124:	bl	0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     128:	cmp	x0, #0x1
     12c:	csel	x21, x21, x22, hi  // hi = pmore
     130:	ldr	x23, [x23, #8]
     134:	cmp	x25, x23
     138:	b.ne	f0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE+0xf0>  // b.any
     13c:	cbz	x24, 194 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE+0x194>
     140:	ldr	x8, [x20]
     144:	mov	x0, x20
     148:	mov	x1, x21
     14c:	mov	x2, x19
     150:	ldr	x8, [x8, #32]
     154:	blr	x8
     158:	ldp	x20, x19, [sp, #96]
     15c:	ldp	x22, x21, [sp, #80]
     160:	ldp	x24, x23, [sp, #64]
     164:	ldp	x26, x25, [sp, #48]
     168:	ldp	x29, x30, [sp, #32]
     16c:	add	sp, sp, #0x70
     170:	ret
     174:	adrp	x0, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     178:	adrp	x1, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     17c:	adrp	x3, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     180:	add	x0, x0, #0x0
     184:	add	x1, x1, #0x0
     188:	add	x3, x3, #0x0
     18c:	mov	w2, #0x8b                  	// #139
     190:	bl	0 <__assert_fail>
     194:	adrp	x0, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     198:	adrp	x1, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     19c:	adrp	x3, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     1a0:	add	x0, x0, #0x0
     1a4:	add	x1, x1, #0x0
     1a8:	add	x3, x3, #0x0
     1ac:	mov	w2, #0x2d                  	// #45
     1b0:	bl	0 <__assert_fail>

00000000000001b4 <_ZN4llvm18IRMutationStrategy6mutateERNS_8FunctionERNS_15RandomIRBuilderE>:
     1b4:	sub	sp, sp, #0x60
     1b8:	stp	x29, x30, [sp, #64]
     1bc:	stp	x20, x19, [sp, #80]
     1c0:	add	x29, sp, #0x40
     1c4:	ldr	x8, [x1, #80]
     1c8:	mov	x20, x0
     1cc:	add	x9, x1, #0x48
     1d0:	sub	x0, x29, #0x18
     1d4:	add	x1, sp, #0x8
     1d8:	mov	x19, x2
     1dc:	stp	xzr, xzr, [x29, #-16]
     1e0:	str	x8, [sp, #8]
     1e4:	str	x9, [sp, #24]
     1e8:	stur	x2, [x29, #-24]
     1ec:	bl	0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     1f0:	ldur	x8, [x29, #-8]
     1f4:	cbz	x8, 220 <_ZN4llvm18IRMutationStrategy6mutateERNS_8FunctionERNS_15RandomIRBuilderE+0x6c>
     1f8:	ldr	x8, [x20]
     1fc:	ldur	x1, [x29, #-16]
     200:	mov	x0, x20
     204:	mov	x2, x19
     208:	ldr	x8, [x8, #40]
     20c:	blr	x8
     210:	ldp	x20, x19, [sp, #80]
     214:	ldp	x29, x30, [sp, #64]
     218:	add	sp, sp, #0x60
     21c:	ret
     220:	adrp	x0, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     224:	adrp	x1, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     228:	adrp	x3, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     22c:	add	x0, x0, #0x0
     230:	add	x1, x1, #0x0
     234:	add	x3, x3, #0x0
     238:	mov	w2, #0x2d                  	// #45
     23c:	bl	0 <__assert_fail>

0000000000000240 <_ZN4llvm18IRMutationStrategy6mutateERNS_10BasicBlockERNS_15RandomIRBuilderE>:
     240:	sub	sp, sp, #0x60
     244:	stp	x29, x30, [sp, #64]
     248:	stp	x20, x19, [sp, #80]
     24c:	add	x29, sp, #0x40
     250:	ldr	x8, [x1, #48]
     254:	mov	x20, x0
     258:	add	x9, x1, #0x28
     25c:	sub	x0, x29, #0x18
     260:	add	x1, sp, #0x8
     264:	mov	x19, x2
     268:	stp	xzr, xzr, [x29, #-16]
     26c:	str	x8, [sp, #8]
     270:	str	x9, [sp, #24]
     274:	stur	x2, [x29, #-24]
     278:	bl	0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     27c:	ldur	x8, [x29, #-8]
     280:	cbz	x8, 2ac <_ZN4llvm18IRMutationStrategy6mutateERNS_10BasicBlockERNS_15RandomIRBuilderE+0x6c>
     284:	ldr	x8, [x20]
     288:	ldur	x1, [x29, #-16]
     28c:	mov	x0, x20
     290:	mov	x2, x19
     294:	ldr	x8, [x8, #48]
     298:	blr	x8
     29c:	ldp	x20, x19, [sp, #80]
     2a0:	ldp	x29, x30, [sp, #64]
     2a4:	add	sp, sp, #0x60
     2a8:	ret
     2ac:	adrp	x0, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     2b0:	adrp	x1, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     2b4:	adrp	x3, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     2b8:	add	x0, x0, #0x0
     2bc:	add	x1, x1, #0x0
     2c0:	add	x3, x3, #0x0
     2c4:	mov	w2, #0x2d                  	// #45
     2c8:	bl	0 <__assert_fail>

00000000000002cc <_ZN4llvm9IRMutator12mutateModuleERNS_6ModuleEimm>:
     2cc:	stp	x29, x30, [sp, #-96]!
     2d0:	stp	x28, x27, [sp, #16]
     2d4:	stp	x26, x25, [sp, #32]
     2d8:	stp	x24, x23, [sp, #48]
     2dc:	stp	x22, x21, [sp, #64]
     2e0:	stp	x20, x19, [sp, #80]
     2e4:	mov	x29, sp
     2e8:	sub	sp, sp, #0x1, lsl #12
     2ec:	sub	sp, sp, #0x450
     2f0:	stp	xzr, xzr, [x29, #-48]
     2f4:	stur	xzr, [x29, #-32]
     2f8:	ldp	x24, x25, [x0]
     2fc:	mov	x20, x4
     300:	mov	x21, x3
     304:	mov	w23, w2
     308:	mov	x22, x0
     30c:	cmp	x24, x25
     310:	mov	x19, x1
     314:	b.eq	374 <_ZN4llvm9IRMutator12mutateModuleERNS_6ModuleEimm+0xa8>  // b.none
     318:	ldr	x8, [x24, #16]
     31c:	cbz	x8, 464 <_ZN4llvm9IRMutator12mutateModuleERNS_6ModuleEimm+0x198>
     320:	ldr	x1, [x19]
     324:	ldr	x8, [x24, #24]
     328:	mov	x0, x24
     32c:	blr	x8
     330:	ldp	x1, x8, [x29, #-40]
     334:	str	x0, [sp, #8]
     338:	cmp	x1, x8
     33c:	b.eq	354 <_ZN4llvm9IRMutator12mutateModuleERNS_6ModuleEimm+0x88>  // b.none
     340:	str	x0, [x1]
     344:	ldur	x8, [x29, #-40]
     348:	add	x8, x8, #0x8
     34c:	stur	x8, [x29, #-40]
     350:	b	360 <_ZN4llvm9IRMutator12mutateModuleERNS_6ModuleEimm+0x94>
     354:	sub	x0, x29, #0x30
     358:	add	x2, sp, #0x8
     35c:	bl	0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     360:	add	x24, x24, #0x20
     364:	cmp	x25, x24
     368:	b.ne	318 <_ZN4llvm9IRMutator12mutateModuleERNS_6ModuleEimm+0x4c>  // b.any
     36c:	ldp	x2, x8, [x29, #-48]
     370:	b	37c <_ZN4llvm9IRMutator12mutateModuleERNS_6ModuleEimm+0xb0>
     374:	mov	x8, xzr
     378:	mov	x2, xzr
     37c:	sub	x8, x8, x2
     380:	asr	x3, x8, #3
     384:	add	x0, sp, #0x8
     388:	mov	w1, w23
     38c:	bl	0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     390:	ldp	x26, x27, [x22, #24]
     394:	cmp	x26, x27
     398:	b.eq	468 <_ZN4llvm9IRMutator12mutateModuleERNS_6ModuleEimm+0x19c>  // b.none
     39c:	mov	x22, xzr
     3a0:	mov	x23, xzr
     3a4:	mov	w28, #0x1                   	// #1
     3a8:	ldr	x24, [x26]
     3ac:	mov	x1, x21
     3b0:	mov	x2, x20
     3b4:	mov	x3, x23
     3b8:	ldr	x8, [x24]
     3bc:	mov	x0, x24
     3c0:	ldr	x8, [x8, #16]
     3c4:	blr	x8
     3c8:	cbz	x0, 3f0 <_ZN4llvm9IRMutator12mutateModuleERNS_6ModuleEimm+0x124>
     3cc:	mov	x25, x0
     3d0:	add	x23, x0, x23
     3d4:	sub	x0, x29, #0x18
     3d8:	add	x1, sp, #0x8
     3dc:	sub	x2, x29, #0x18
     3e0:	stp	x28, x23, [x29, #-24]
     3e4:	bl	0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     3e8:	cmp	x0, x25
     3ec:	csel	x22, x22, x24, hi  // hi = pmore
     3f0:	add	x26, x26, #0x8
     3f4:	cmp	x27, x26
     3f8:	b.ne	3a8 <_ZN4llvm9IRMutator12mutateModuleERNS_6ModuleEimm+0xdc>  // b.any
     3fc:	cbz	x23, 468 <_ZN4llvm9IRMutator12mutateModuleERNS_6ModuleEimm+0x19c>
     400:	ldr	x8, [x22]
     404:	add	x2, sp, #0x8
     408:	mov	x0, x22
     40c:	mov	x1, x19
     410:	ldr	x8, [x8, #24]
     414:	add	x20, sp, #0x8
     418:	blr	x8
     41c:	ldr	x0, [sp, #5008]
     420:	mov	w8, #0x1398                	// #5016
     424:	add	x8, x20, x8
     428:	cmp	x0, x8
     42c:	b.eq	434 <_ZN4llvm9IRMutator12mutateModuleERNS_6ModuleEimm+0x168>  // b.none
     430:	bl	0 <free>
     434:	ldur	x0, [x29, #-48]
     438:	cbz	x0, 440 <_ZN4llvm9IRMutator12mutateModuleERNS_6ModuleEimm+0x174>
     43c:	bl	0 <_ZdlPv>
     440:	add	sp, sp, #0x1, lsl #12
     444:	add	sp, sp, #0x450
     448:	ldp	x20, x19, [sp, #80]
     44c:	ldp	x22, x21, [sp, #64]
     450:	ldp	x24, x23, [sp, #48]
     454:	ldp	x26, x25, [sp, #32]
     458:	ldp	x28, x27, [sp, #16]
     45c:	ldp	x29, x30, [sp], #96
     460:	ret
     464:	bl	0 <_ZSt25__throw_bad_function_callv>
     468:	adrp	x0, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     46c:	adrp	x1, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     470:	adrp	x3, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     474:	add	x0, x0, #0x0
     478:	add	x1, x1, #0x0
     47c:	add	x3, x3, #0x0
     480:	mov	w2, #0x2d                  	// #45
     484:	bl	0 <__assert_fail>

0000000000000488 <_ZN4llvm18InjectorIRStrategy6mutateERNS_8FunctionERNS_15RandomIRBuilderE>:
     488:	stp	x29, x30, [sp, #-32]!
     48c:	str	x19, [sp, #16]
     490:	mov	x29, sp
     494:	mov	x19, x1
     498:	bl	1b4 <_ZN4llvm18IRMutationStrategy6mutateERNS_8FunctionERNS_15RandomIRBuilderE>
     49c:	mov	x0, x19
     4a0:	ldr	x19, [sp, #16]
     4a4:	ldp	x29, x30, [sp], #32
     4a8:	b	4ac <_ZL17eliminateDeadCodeRN4llvm8FunctionE>

00000000000004ac <_ZL17eliminateDeadCodeRN4llvm8FunctionE>:
     4ac:	sub	sp, sp, #0x130
     4b0:	stp	x29, x30, [sp, #256]
     4b4:	str	x28, [sp, #272]
     4b8:	stp	x20, x19, [sp, #288]
     4bc:	add	x29, sp, #0x100
     4c0:	mov	x19, x0
     4c4:	sub	x0, x29, #0x20
     4c8:	stp	xzr, xzr, [x29, #-32]
     4cc:	sturb	wzr, [x29, #-8]
     4d0:	stur	xzr, [x29, #-16]
     4d4:	bl	0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     4d8:	add	x0, sp, #0x78
     4dc:	mov	w1, wzr
     4e0:	bl	0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEEC2Eb>
     4e4:	adrp	x8, 0 <_ZN4llvm21TargetLibraryAnalysis3KeyE>
     4e8:	ldr	x8, [x8]
     4ec:	add	x0, sp, #0x78
     4f0:	add	x1, x29, #0x18
     4f4:	str	x8, [x29, #24]
     4f8:	bl	0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     4fc:	ldr	x8, [x0, #8]
     500:	cbnz	x8, 544 <_ZL17eliminateDeadCodeRN4llvm8FunctionE+0x98>
     504:	mov	x20, x0
     508:	mov	w0, #0xd8                  	// #216
     50c:	bl	0 <_Znwm>
     510:	adrp	x9, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     514:	ldr	x9, [x9]
     518:	strb	wzr, [x0, #8]
     51c:	strb	wzr, [x0, #208]
     520:	mov	x8, x0
     524:	add	x9, x9, #0x10
     528:	str	x9, [x0]
     52c:	ldr	x0, [x20, #8]
     530:	str	x8, [x20, #8]
     534:	cbz	x0, 544 <_ZL17eliminateDeadCodeRN4llvm8FunctionE+0x98>
     538:	ldr	x8, [x0]
     53c:	ldr	x8, [x8, #8]
     540:	blr	x8
     544:	adrp	x8, 0 <_ZN4llvm27PassInstrumentationAnalysis3KeyE>
     548:	ldr	x8, [x8]
     54c:	add	x0, sp, #0x78
     550:	add	x1, x29, #0x18
     554:	str	x8, [x29, #24]
     558:	bl	0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     55c:	ldr	x8, [x0, #8]
     560:	cbnz	x8, 59c <_ZL17eliminateDeadCodeRN4llvm8FunctionE+0xf0>
     564:	mov	x20, x0
     568:	mov	w0, #0x10                  	// #16
     56c:	bl	0 <_Znwm>
     570:	adrp	x9, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     574:	ldr	x9, [x9]
     578:	mov	x8, x0
     57c:	add	x9, x9, #0x10
     580:	stp	x9, xzr, [x0]
     584:	ldr	x0, [x20, #8]
     588:	str	x8, [x20, #8]
     58c:	cbz	x0, 59c <_ZL17eliminateDeadCodeRN4llvm8FunctionE+0xf0>
     590:	ldr	x8, [x0]
     594:	ldr	x8, [x8, #8]
     598:	blr	x8
     59c:	add	x8, sp, #0x8
     5a0:	sub	x0, x29, #0x20
     5a4:	add	x2, sp, #0x78
     5a8:	mov	x1, x19
     5ac:	bl	0 <_ZN4llvm11PassManagerINS_8FunctionENS_15AnalysisManagerIS1_JEEEJEE3runERS1_RS3_>
     5b0:	ldp	x8, x0, [sp, #72]
     5b4:	cmp	x0, x8
     5b8:	b.eq	5c0 <_ZL17eliminateDeadCodeRN4llvm8FunctionE+0x114>  // b.none
     5bc:	bl	0 <free>
     5c0:	ldr	x8, [sp, #64]
     5c4:	ldp	x9, x0, [sp, #16]
     5c8:	add	x8, x8, #0x1
     5cc:	cmp	x0, x9
     5d0:	str	x8, [sp, #64]
     5d4:	b.eq	5dc <_ZL17eliminateDeadCodeRN4llvm8FunctionE+0x130>  // b.none
     5d8:	bl	0 <free>
     5dc:	ldr	x8, [sp, #8]
     5e0:	ldr	x0, [sp, #192]
     5e4:	add	x8, x8, #0x1
     5e8:	str	x8, [sp, #8]
     5ec:	bl	0 <_ZdlPv>
     5f0:	ldr	x8, [sp, #184]
     5f4:	add	x9, sp, #0x78
     5f8:	add	x0, x9, #0x20
     5fc:	add	x8, x8, #0x1
     600:	str	x8, [sp, #184]
     604:	bl	0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     608:	ldr	x0, [sp, #160]
     60c:	bl	0 <_ZdlPv>
     610:	ldr	x8, [sp, #152]
     614:	add	x0, sp, #0x78
     618:	add	x8, x8, #0x1
     61c:	str	x8, [sp, #152]
     620:	bl	0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     624:	ldr	x0, [sp, #128]
     628:	bl	0 <_ZdlPv>
     62c:	sub	x0, x29, #0x20
     630:	bl	0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     634:	ldp	x20, x19, [sp, #288]
     638:	ldr	x28, [sp, #272]
     63c:	ldp	x29, x30, [sp, #256]
     640:	add	sp, sp, #0x130
     644:	ret

0000000000000648 <_ZN4llvm18InjectorIRStrategy13getDefaultOpsEv>:
     648:	stp	x29, x30, [sp, #-32]!
     64c:	str	x19, [sp, #16]
     650:	mov	x29, sp
     654:	mov	x0, x8
     658:	mov	x19, x8
     65c:	stp	xzr, xzr, [x8]
     660:	str	xzr, [x8, #16]
     664:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     668:	mov	x0, x19
     66c:	bl	0 <_ZN4llvm22describeFuzzerFloatOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     670:	mov	x0, x19
     674:	bl	0 <_ZN4llvm28describeFuzzerControlFlowOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     678:	mov	x0, x19
     67c:	bl	0 <_ZN4llvm24describeFuzzerPointerOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     680:	mov	x0, x19
     684:	bl	0 <_ZN4llvm26describeFuzzerAggregateOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     688:	mov	x0, x19
     68c:	ldr	x19, [sp, #16]
     690:	ldp	x29, x30, [sp], #32
     694:	b	0 <_ZN4llvm23describeFuzzerVectorOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>

0000000000000698 <_ZN4llvm18InjectorIRStrategy15chooseOperationEPNS_5ValueERNS_15RandomIRBuilderE>:
     698:	sub	sp, sp, #0x160
     69c:	str	d8, [sp, #272]
     6a0:	stp	x29, x30, [sp, #288]
     6a4:	stp	x28, x23, [sp, #304]
     6a8:	stp	x22, x21, [sp, #320]
     6ac:	stp	x20, x19, [sp, #336]
     6b0:	add	x29, sp, #0x110
     6b4:	str	x1, [x29, #8]
     6b8:	ldur	q0, [x0, #8]
     6bc:	mov	x21, x0
     6c0:	add	x22, x29, #0x8
     6c4:	add	x0, sp, #0x20
     6c8:	mov	x20, x2
     6cc:	mov	x19, x8
     6d0:	str	q0, [sp, #32]
     6d4:	str	x22, [sp, #48]
     6d8:	add	x23, sp, #0x20
     6dc:	bl	1160 <_ZN4llvm20filter_iterator_baseIN9__gnu_cxx17__normal_iteratorIPNS_8fuzzerop12OpDescriptorESt6vectorIS4_SaIS4_EEEEZNS_18InjectorIRStrategy15chooseOperationEPNS_5ValueERNS_15RandomIRBuilderEE3$_0St26bidirectional_iterator_tagE13findNextValidEv>
     6e0:	ldr	x8, [x21, #16]
     6e4:	sub	x0, x29, #0x20
     6e8:	stp	x8, x22, [x29, #-24]
     6ec:	stur	x8, [x29, #-32]
     6f0:	bl	1160 <_ZN4llvm20filter_iterator_baseIN9__gnu_cxx17__normal_iteratorIPNS_8fuzzerop12OpDescriptorESt6vectorIS4_SaIS4_EEEEZNS_18InjectorIRStrategy15chooseOperationEPNS_5ValueERNS_15RandomIRBuilderEE3$_0St26bidirectional_iterator_tagE13findNextValidEv>
     6f4:	ldr	q0, [sp, #32]
     6f8:	ldur	x22, [x29, #-32]
     6fc:	add	x9, x23, #0x20
     700:	ldr	x8, [sp, #48]
     704:	stur	q0, [x29, #-32]
     708:	str	x9, [sp, #48]
     70c:	adrp	x9, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     710:	ldur	x21, [x29, #-32]
     714:	ldr	d8, [x9]
     718:	str	x20, [sp, #32]
     71c:	add	x20, x23, #0x10
     720:	cmp	x21, x22
     724:	str	wzr, [sp, #40]
     728:	str	x8, [sp, #16]
     72c:	str	q0, [sp]
     730:	str	d8, [sp, #56]
     734:	str	xzr, [sp, #208]
     738:	str	xzr, [sp, #224]
     73c:	stur	x8, [x29, #-16]
     740:	b.eq	7e0 <_ZN4llvm18InjectorIRStrategy15chooseOperationEPNS_5ValueERNS_15RandomIRBuilderE+0x148>  // b.none
     744:	add	x0, sp, #0x20
     748:	mov	w2, #0x1                   	// #1
     74c:	mov	x1, x21
     750:	bl	0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     754:	add	x8, x21, #0xb8
     758:	sub	x0, x29, #0x20
     75c:	stur	x8, [x29, #-32]
     760:	bl	1160 <_ZN4llvm20filter_iterator_baseIN9__gnu_cxx17__normal_iteratorIPNS_8fuzzerop12OpDescriptorESt6vectorIS4_SaIS4_EEEEZNS_18InjectorIRStrategy15chooseOperationEPNS_5ValueERNS_15RandomIRBuilderEE3$_0St26bidirectional_iterator_tagE13findNextValidEv>
     764:	ldur	x21, [x29, #-32]
     768:	cmp	x21, x22
     76c:	b.ne	744 <_ZN4llvm18InjectorIRStrategy15chooseOperationEPNS_5ValueERNS_15RandomIRBuilderE+0xac>  // b.any
     770:	ldr	x8, [sp, #224]
     774:	cbz	x8, 7e0 <_ZN4llvm18InjectorIRStrategy15chooseOperationEPNS_5ValueERNS_15RandomIRBuilderE+0x148>
     778:	ldr	w8, [sp, #40]
     77c:	ldr	w9, [sp, #56]
     780:	add	x10, x19, #0x18
     784:	mov	x0, x19
     788:	str	w8, [x19]
     78c:	str	x10, [x0, #8]!
     790:	str	d8, [x19, #16]
     794:	cbz	w9, 7a4 <_ZN4llvm18InjectorIRStrategy15chooseOperationEPNS_5ValueERNS_15RandomIRBuilderE+0x10c>
     798:	add	x8, sp, #0x20
     79c:	add	x1, x8, #0x10
     7a0:	bl	0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     7a4:	ldr	x8, [sp, #208]
     7a8:	str	xzr, [x19, #168]
     7ac:	cbz	x8, 7d0 <_ZN4llvm18InjectorIRStrategy15chooseOperationEPNS_5ValueERNS_15RandomIRBuilderE+0x138>
     7b0:	add	x9, sp, #0x20
     7b4:	add	x0, x19, #0x98
     7b8:	add	x1, x9, #0xa0
     7bc:	mov	w2, #0x2                   	// #2
     7c0:	blr	x8
     7c4:	ldr	q0, [sp, #208]
     7c8:	fmov	x8, d0
     7cc:	stur	q0, [x19, #168]
     7d0:	mov	w9, #0x1                   	// #1
     7d4:	strb	w9, [x19, #184]
     7d8:	cbnz	x8, 7f0 <_ZN4llvm18InjectorIRStrategy15chooseOperationEPNS_5ValueERNS_15RandomIRBuilderE+0x158>
     7dc:	b	804 <_ZN4llvm18InjectorIRStrategy15chooseOperationEPNS_5ValueERNS_15RandomIRBuilderE+0x16c>
     7e0:	ldr	x8, [sp, #208]
     7e4:	strb	wzr, [x19]
     7e8:	strb	wzr, [x19, #184]
     7ec:	cbz	x8, 804 <_ZN4llvm18InjectorIRStrategy15chooseOperationEPNS_5ValueERNS_15RandomIRBuilderE+0x16c>
     7f0:	add	x9, sp, #0x20
     7f4:	add	x0, x9, #0xa0
     7f8:	mov	w2, #0x3                   	// #3
     7fc:	mov	x1, x0
     800:	blr	x8
     804:	mov	x0, x20
     808:	bl	0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     80c:	ldp	x20, x19, [sp, #336]
     810:	ldp	x22, x21, [sp, #320]
     814:	ldp	x28, x23, [sp, #304]
     818:	ldp	x29, x30, [sp, #288]
     81c:	ldr	d8, [sp, #272]
     820:	add	sp, sp, #0x160
     824:	ret

0000000000000828 <_ZN4llvm18InjectorIRStrategy6mutateERNS_10BasicBlockERNS_15RandomIRBuilderE>:
     828:	stp	x29, x30, [sp, #-96]!
     82c:	stp	x28, x27, [sp, #16]
     830:	stp	x26, x25, [sp, #32]
     834:	stp	x24, x23, [sp, #48]
     838:	stp	x22, x21, [sp, #64]
     83c:	stp	x20, x19, [sp, #80]
     840:	mov	x29, sp
     844:	sub	sp, sp, #0x240
     848:	adrp	x8, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     84c:	ldr	d0, [x8]
     850:	add	x8, sp, #0x128
     854:	mov	x23, x0
     858:	add	x8, x8, #0x10
     85c:	mov	x0, x1
     860:	mov	x20, x2
     864:	mov	x19, x1
     868:	str	x8, [sp, #296]
     86c:	str	d0, [sp, #304]
     870:	bl	0 <_ZNK4llvm10BasicBlock19getFirstInsertionPtEv>
     874:	add	x22, x19, #0x28
     878:	cmp	x22, x0
     87c:	b.eq	8b4 <_ZN4llvm18InjectorIRStrategy6mutateERNS_10BasicBlockERNS_15RandomIRBuilderE+0x8c>  // b.none
     880:	mov	x21, x0
     884:	ldrb	w8, [x21]
     888:	tbnz	w8, #2, b04 <_ZN4llvm18InjectorIRStrategy6mutateERNS_10BasicBlockERNS_15RandomIRBuilderE+0x2dc>
     88c:	sub	x8, x21, #0x18
     890:	cmp	x21, #0x0
     894:	csel	x8, xzr, x8, eq  // eq = none
     898:	add	x0, sp, #0x128
     89c:	add	x1, sp, #0x48
     8a0:	str	x8, [sp, #72]
     8a4:	bl	0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     8a8:	ldr	x21, [x21, #8]
     8ac:	cmp	x22, x21
     8b0:	b.ne	884 <_ZN4llvm18InjectorIRStrategy6mutateERNS_10BasicBlockERNS_15RandomIRBuilderE+0x5c>  // b.any
     8b4:	ldr	w8, [sp, #304]
     8b8:	cbz	w8, acc <_ZN4llvm18InjectorIRStrategy6mutateERNS_10BasicBlockERNS_15RandomIRBuilderE+0x2a4>
     8bc:	sub	x8, x8, #0x1
     8c0:	add	x0, sp, #0x48
     8c4:	add	x2, sp, #0x48
     8c8:	mov	x1, x20
     8cc:	stp	xzr, x8, [sp, #72]
     8d0:	bl	0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     8d4:	ldr	w27, [sp, #304]
     8d8:	cmp	x0, x27
     8dc:	b.hi	b24 <_ZN4llvm18InjectorIRStrategy6mutateERNS_10BasicBlockERNS_15RandomIRBuilderE+0x2fc>  // b.pmore
     8e0:	ldr	x22, [sp, #296]
     8e4:	adrp	x8, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     8e8:	ldr	d0, [x8]
     8ec:	mov	x21, x0
     8f0:	add	x8, sp, #0x108
     8f4:	add	x8, x8, #0x10
     8f8:	mov	x0, x20
     8fc:	mov	x1, x19
     900:	mov	x2, x22
     904:	mov	x3, x21
     908:	str	x8, [sp, #264]
     90c:	str	d0, [sp, #272]
     910:	bl	0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
     914:	str	x0, [sp, #72]
     918:	add	x0, sp, #0x108
     91c:	add	x1, sp, #0x48
     920:	bl	0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     924:	ldr	w8, [sp, #272]
     928:	cbz	w8, b44 <_ZN4llvm18InjectorIRStrategy6mutateERNS_10BasicBlockERNS_15RandomIRBuilderE+0x31c>
     92c:	ldr	x8, [sp, #264]
     930:	mov	x0, x23
     934:	mov	x2, x20
     938:	add	x24, sp, #0x48
     93c:	ldr	x1, [x8]
     940:	add	x8, sp, #0x48
     944:	bl	698 <_ZN4llvm18InjectorIRStrategy15chooseOperationEPNS_5ValueERNS_15RandomIRBuilderE>
     948:	ldrb	w8, [sp, #256]
     94c:	cbz	w8, ab4 <_ZN4llvm18InjectorIRStrategy6mutateERNS_10BasicBlockERNS_15RandomIRBuilderE+0x28c>
     950:	ldr	w8, [sp, #88]
     954:	cmp	w8, #0x1
     958:	b.eq	a3c <_ZN4llvm18InjectorIRStrategy6mutateERNS_10BasicBlockERNS_15RandomIRBuilderE+0x214>  // b.none
     95c:	ldr	x9, [sp, #80]
     960:	mov	x10, sp
     964:	lsl	x8, x8, #6
     968:	add	x23, x10, #0x20
     96c:	add	x24, x9, #0x40
     970:	sub	x28, x8, #0x40
     974:	str	xzr, [sp, #16]
     978:	ldr	x25, [sp, #264]
     97c:	ldr	x8, [x24, #16]
     980:	ldr	w26, [sp, #272]
     984:	cbz	x8, 9a0 <_ZN4llvm18InjectorIRStrategy6mutateERNS_10BasicBlockERNS_15RandomIRBuilderE+0x178>
     988:	mov	x0, sp
     98c:	mov	w2, #0x2                   	// #2
     990:	mov	x1, x24
     994:	blr	x8
     998:	ldr	q0, [x24, #16]
     99c:	str	q0, [sp, #16]
     9a0:	str	xzr, [sp, #48]
     9a4:	ldr	x8, [x24, #48]
     9a8:	cbz	x8, 9c4 <_ZN4llvm18InjectorIRStrategy6mutateERNS_10BasicBlockERNS_15RandomIRBuilderE+0x19c>
     9ac:	add	x1, x24, #0x20
     9b0:	mov	w2, #0x2                   	// #2
     9b4:	mov	x0, x23
     9b8:	blr	x8
     9bc:	ldr	q0, [x24, #48]
     9c0:	str	q0, [sp, #48]
     9c4:	mov	x6, sp
     9c8:	mov	x0, x20
     9cc:	mov	x1, x19
     9d0:	mov	x2, x22
     9d4:	mov	x3, x21
     9d8:	mov	x4, x25
     9dc:	mov	x5, x26
     9e0:	bl	0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE>
     9e4:	str	x0, [sp, #64]
     9e8:	add	x0, sp, #0x108
     9ec:	add	x1, sp, #0x40
     9f0:	bl	0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     9f4:	ldr	x8, [sp, #48]
     9f8:	cbz	x8, a0c <_ZN4llvm18InjectorIRStrategy6mutateERNS_10BasicBlockERNS_15RandomIRBuilderE+0x1e4>
     9fc:	mov	w2, #0x3                   	// #3
     a00:	mov	x0, x23
     a04:	mov	x1, x23
     a08:	blr	x8
     a0c:	ldr	x8, [sp, #16]
     a10:	cbz	x8, a24 <_ZN4llvm18InjectorIRStrategy6mutateERNS_10BasicBlockERNS_15RandomIRBuilderE+0x1fc>
     a14:	mov	x0, sp
     a18:	mov	x1, sp
     a1c:	mov	w2, #0x3                   	// #3
     a20:	blr	x8
     a24:	subs	x28, x28, #0x40
     a28:	add	x24, x24, #0x40
     a2c:	b.ne	974 <_ZN4llvm18InjectorIRStrategy6mutateERNS_10BasicBlockERNS_15RandomIRBuilderE+0x14c>  // b.any
     a30:	ldrb	w8, [sp, #256]
     a34:	add	x24, sp, #0x48
     a38:	cbz	w8, b80 <_ZN4llvm18InjectorIRStrategy6mutateERNS_10BasicBlockERNS_15RandomIRBuilderE+0x358>
     a3c:	ldr	w8, [sp, #304]
     a40:	cmp	x21, x8
     a44:	b.cs	b60 <_ZN4llvm18InjectorIRStrategy6mutateERNS_10BasicBlockERNS_15RandomIRBuilderE+0x338>  // b.hs, b.nlast
     a48:	ldr	x8, [sp, #296]
     a4c:	ldr	w2, [sp, #272]
     a50:	ldr	x1, [sp, #264]
     a54:	ldr	x3, [x8, x21, lsl #3]
     a58:	add	x8, sp, #0x48
     a5c:	add	x0, x8, #0x98
     a60:	bl	0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     a64:	cbz	x0, a80 <_ZN4llvm18InjectorIRStrategy6mutateERNS_10BasicBlockERNS_15RandomIRBuilderE+0x258>
     a68:	mov	x4, x0
     a6c:	sub	x3, x27, x21
     a70:	add	x2, x22, x21, lsl #3
     a74:	mov	x0, x20
     a78:	mov	x1, x19
     a7c:	bl	0 <_ZN4llvm15RandomIRBuilder13connectToSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE>
     a80:	ldrb	w8, [sp, #256]
     a84:	cbz	w8, ab4 <_ZN4llvm18InjectorIRStrategy6mutateERNS_10BasicBlockERNS_15RandomIRBuilderE+0x28c>
     a88:	ldr	x8, [sp, #240]
     a8c:	add	x19, x24, #0x8
     a90:	cbz	x8, aa8 <_ZN4llvm18InjectorIRStrategy6mutateERNS_10BasicBlockERNS_15RandomIRBuilderE+0x280>
     a94:	add	x9, sp, #0x48
     a98:	add	x0, x9, #0x98
     a9c:	mov	w2, #0x3                   	// #3
     aa0:	mov	x1, x0
     aa4:	blr	x8
     aa8:	mov	x0, x19
     aac:	bl	0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     ab0:	strb	wzr, [sp, #256]
     ab4:	ldr	x0, [sp, #264]
     ab8:	add	x8, sp, #0x108
     abc:	add	x8, x8, #0x10
     ac0:	cmp	x0, x8
     ac4:	b.eq	acc <_ZN4llvm18InjectorIRStrategy6mutateERNS_10BasicBlockERNS_15RandomIRBuilderE+0x2a4>  // b.none
     ac8:	bl	0 <free>
     acc:	ldr	x0, [sp, #296]
     ad0:	add	x8, sp, #0x128
     ad4:	add	x8, x8, #0x10
     ad8:	cmp	x0, x8
     adc:	b.eq	ae4 <_ZN4llvm18InjectorIRStrategy6mutateERNS_10BasicBlockERNS_15RandomIRBuilderE+0x2bc>  // b.none
     ae0:	bl	0 <free>
     ae4:	add	sp, sp, #0x240
     ae8:	ldp	x20, x19, [sp, #80]
     aec:	ldp	x22, x21, [sp, #64]
     af0:	ldp	x24, x23, [sp, #48]
     af4:	ldp	x26, x25, [sp, #32]
     af8:	ldp	x28, x27, [sp, #16]
     afc:	ldp	x29, x30, [sp], #96
     b00:	ret
     b04:	adrp	x0, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     b08:	adrp	x1, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     b0c:	adrp	x3, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     b10:	add	x0, x0, #0x0
     b14:	add	x1, x1, #0x0
     b18:	add	x3, x3, #0x0
     b1c:	mov	w2, #0x8b                  	// #139
     b20:	bl	0 <__assert_fail>
     b24:	adrp	x0, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     b28:	adrp	x1, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     b2c:	adrp	x3, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     b30:	add	x0, x0, #0x0
     b34:	add	x1, x1, #0x0
     b38:	add	x3, x3, #0x0
     b3c:	mov	w2, #0xbd                  	// #189
     b40:	bl	0 <__assert_fail>
     b44:	adrp	x0, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     b48:	adrp	x1, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     b4c:	adrp	x3, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     b50:	add	x0, x0, #0x0
     b54:	add	x1, x1, #0x0
     b58:	add	x3, x3, #0x0
     b5c:	b	b78 <_ZN4llvm18InjectorIRStrategy6mutateERNS_10BasicBlockERNS_15RandomIRBuilderE+0x350>
     b60:	adrp	x0, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     b64:	adrp	x1, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     b68:	adrp	x3, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     b6c:	add	x0, x0, #0x0
     b70:	add	x1, x1, #0x0
     b74:	add	x3, x3, #0x0
     b78:	mov	w2, #0x95                  	// #149
     b7c:	bl	0 <__assert_fail>
     b80:	adrp	x0, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     b84:	adrp	x1, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     b88:	adrp	x3, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     b8c:	add	x0, x0, #0x0
     b90:	add	x1, x1, #0x0
     b94:	add	x3, x3, #0x0
     b98:	mov	w2, #0x49                  	// #73
     b9c:	bl	0 <__assert_fail>

0000000000000ba0 <_ZN4llvm21InstDeleterIRStrategy9getWeightEmmm>:
     ba0:	sub	x8, x2, #0xc8
     ba4:	cmp	x8, x1
     ba8:	b.cs	bc0 <_ZN4llvm21InstDeleterIRStrategy9getWeightEmmm+0x20>  // b.hs, b.nlast
     bac:	mov	w8, #0x64                  	// #100
     bb0:	mul	x8, x3, x8
     bb4:	cmp	x3, #0x0
     bb8:	csinc	x0, x8, xzr, ne  // ne = any
     bbc:	ret
     bc0:	sub	x8, x2, x1
     bc4:	add	x8, x8, #0x3e8
     bc8:	mul	x8, x3, x8
     bcc:	neg	x8, x8, lsl #1
     bd0:	sxtw	x9, w8
     bd4:	cmp	w8, #0x0
     bd8:	csel	x0, xzr, x9, lt  // lt = tstop
     bdc:	ret

0000000000000be0 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_8FunctionERNS_15RandomIRBuilderE>:
     be0:	sub	sp, sp, #0x90
     be4:	stp	x29, x30, [sp, #48]
     be8:	stp	x28, x27, [sp, #64]
     bec:	stp	x26, x25, [sp, #80]
     bf0:	stp	x24, x23, [sp, #96]
     bf4:	stp	x22, x21, [sp, #112]
     bf8:	stp	x20, x19, [sp, #128]
     bfc:	add	x29, sp, #0x30
     c00:	stp	x0, x2, [sp, #8]
     c04:	add	x0, sp, #0x18
     c08:	mov	x19, x1
     c0c:	bl	0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     c10:	ldp	x24, x26, [sp, #24]
     c14:	ldr	x28, [sp, #40]
     c18:	add	x25, x19, #0x48
     c1c:	cmp	x24, x25
     c20:	cset	w8, ne  // ne = any
     c24:	cmp	x28, #0x0
     c28:	cset	w9, ne  // ne = any
     c2c:	cmp	x25, x26
     c30:	b.ne	c84 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_8FunctionERNS_15RandomIRBuilderE+0xa4>  // b.any
     c34:	and	w8, w8, w9
     c38:	cbnz	w8, c84 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_8FunctionERNS_15RandomIRBuilderE+0xa4>
     c3c:	mov	x27, xzr
     c40:	mov	x22, xzr
     c44:	cbz	x27, c64 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_8FunctionERNS_15RandomIRBuilderE+0x84>
     c48:	ldp	x0, x2, [sp, #8]
     c4c:	mov	x1, x22
     c50:	ldr	x8, [x0]
     c54:	ldr	x8, [x8, #48]
     c58:	blr	x8
     c5c:	mov	x0, x19
     c60:	bl	4ac <_ZL17eliminateDeadCodeRN4llvm8FunctionE>
     c64:	ldp	x20, x19, [sp, #128]
     c68:	ldp	x22, x21, [sp, #112]
     c6c:	ldp	x24, x23, [sp, #96]
     c70:	ldp	x26, x25, [sp, #80]
     c74:	ldp	x28, x27, [sp, #64]
     c78:	ldp	x29, x30, [sp, #48]
     c7c:	add	sp, sp, #0x90
     c80:	ret
     c84:	mov	x21, #0x1                   	// #1
     c88:	movk	x21, #0x600, lsl #32
     c8c:	mov	x22, xzr
     c90:	mov	x27, xzr
     c94:	mov	w20, #0x1                   	// #1
     c98:	movk	x21, #0x100, lsl #48
     c9c:	ldrb	w8, [x28]
     ca0:	tbnz	w8, #2, da4 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_8FunctionERNS_15RandomIRBuilderE+0x1c4>
     ca4:	sub	x8, x28, #0x18
     ca8:	cmp	x28, #0x0
     cac:	csel	x23, xzr, x8, eq  // eq = none
     cb0:	ldrb	w8, [x23, #16]
     cb4:	sub	w9, w8, #0x19
     cb8:	cmp	w9, #0xb
     cbc:	b.cc	cd8 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_8FunctionERNS_15RandomIRBuilderE+0xf8>  // b.lo, b.ul, b.last
     cc0:	sub	w8, w8, #0x22
     cc4:	cmp	w8, #0x38
     cc8:	b.hi	d48 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_8FunctionERNS_15RandomIRBuilderE+0x168>  // b.pmore
     ccc:	lsl	x8, x20, x8
     cd0:	tst	x8, x21
     cd4:	b.eq	d48 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_8FunctionERNS_15RandomIRBuilderE+0x168>  // b.none
     cd8:	ldrb	w8, [x26]
     cdc:	tbnz	w8, #2, d84 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_8FunctionERNS_15RandomIRBuilderE+0x1a4>
     ce0:	ldr	x28, [x28, #8]
     ce4:	sub	x8, x26, #0x18
     ce8:	cmp	x26, #0x0
     cec:	csel	x8, xzr, x8, eq  // eq = none
     cf0:	add	x8, x8, #0x28
     cf4:	cmp	x8, x28
     cf8:	b.ne	d24 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_8FunctionERNS_15RandomIRBuilderE+0x144>  // b.any
     cfc:	ldr	x26, [x26, #8]
     d00:	cmp	x24, x26
     d04:	b.eq	d24 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_8FunctionERNS_15RandomIRBuilderE+0x144>  // b.none
     d08:	ldrb	w8, [x26]
     d0c:	tbnz	w8, #2, d84 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_8FunctionERNS_15RandomIRBuilderE+0x1a4>
     d10:	sub	x8, x26, #0x18
     d14:	cmp	x26, #0x0
     d18:	csel	x8, xzr, x8, eq  // eq = none
     d1c:	ldr	x28, [x8, #48]
     d20:	b	cf0 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_8FunctionERNS_15RandomIRBuilderE+0x110>
     d24:	cmp	x24, x25
     d28:	cset	w8, ne  // ne = any
     d2c:	cmp	x28, #0x0
     d30:	cset	w9, ne  // ne = any
     d34:	cmp	x25, x26
     d38:	b.ne	c9c <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_8FunctionERNS_15RandomIRBuilderE+0xbc>  // b.any
     d3c:	and	w8, w8, w9
     d40:	tbnz	w8, #0, c9c <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_8FunctionERNS_15RandomIRBuilderE+0xbc>
     d44:	b	c44 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_8FunctionERNS_15RandomIRBuilderE+0x64>
     d48:	mov	x0, x23
     d4c:	bl	0 <_ZNK4llvm5Value12isSwiftErrorEv>
     d50:	tbnz	w0, #0, cd8 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_8FunctionERNS_15RandomIRBuilderE+0xf8>
     d54:	ldrb	w8, [x23, #16]
     d58:	cmp	w8, #0x4f
     d5c:	b.eq	cd8 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_8FunctionERNS_15RandomIRBuilderE+0xf8>  // b.none
     d60:	ldr	x1, [sp, #16]
     d64:	add	x27, x27, #0x1
     d68:	add	x0, sp, #0x18
     d6c:	add	x2, sp, #0x18
     d70:	stp	x20, x27, [sp, #24]
     d74:	bl	0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     d78:	cmp	x0, #0x1
     d7c:	csel	x22, x22, x23, hi  // hi = pmore
     d80:	b	cd8 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_8FunctionERNS_15RandomIRBuilderE+0xf8>
     d84:	adrp	x0, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     d88:	adrp	x1, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     d8c:	adrp	x3, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     d90:	add	x0, x0, #0x0
     d94:	add	x1, x1, #0x0
     d98:	add	x3, x3, #0x0
     d9c:	mov	w2, #0x8b                  	// #139
     da0:	bl	0 <__assert_fail>
     da4:	adrp	x0, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     da8:	adrp	x1, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     dac:	adrp	x3, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     db0:	add	x0, x0, #0x0
     db4:	add	x1, x1, #0x0
     db8:	add	x3, x3, #0x0
     dbc:	b	d9c <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_8FunctionERNS_15RandomIRBuilderE+0x1bc>

0000000000000dc0 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_11InstructionERNS_15RandomIRBuilderE>:
     dc0:	stp	x29, x30, [sp, #-96]!
     dc4:	stp	x28, x27, [sp, #16]
     dc8:	stp	x26, x25, [sp, #32]
     dcc:	stp	x24, x23, [sp, #48]
     dd0:	stp	x22, x21, [sp, #64]
     dd4:	stp	x20, x19, [sp, #80]
     dd8:	mov	x29, sp
     ddc:	sub	sp, sp, #0x1b0
     de0:	ldrb	w8, [x1, #16]
     de4:	sub	w8, w8, #0x19
     de8:	cmp	w8, #0xa
     dec:	b.ls	10d0 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_11InstructionERNS_15RandomIRBuilderE+0x310>  // b.plast
     df0:	ldr	x8, [x1]
     df4:	mov	x19, x1
     df8:	ldrb	w9, [x8, #8]
     dfc:	cbz	w9, f34 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_11InstructionERNS_15RandomIRBuilderE+0x174>
     e00:	adrp	x9, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     e04:	adrp	x10, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     e08:	adrp	x11, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     e0c:	adrp	x12, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     e10:	mov	x20, x2
     e14:	add	x9, x9, #0x0
     e18:	add	x10, x10, #0x0
     e1c:	add	x11, x11, #0x0
     e20:	add	x12, x12, #0x0
     e24:	sub	x0, x29, #0x60
     e28:	add	x1, sp, #0x40
     e2c:	sub	x2, x29, #0x20
     e30:	stp	x10, x9, [sp, #80]
     e34:	str	x8, [sp, #64]
     e38:	stp	x12, x11, [x29, #-16]
     e3c:	stur	x8, [x29, #-32]
     e40:	bl	0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     e44:	ldur	x8, [x29, #-16]
     e48:	cbz	x8, e5c <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_11InstructionERNS_15RandomIRBuilderE+0x9c>
     e4c:	sub	x0, x29, #0x20
     e50:	sub	x1, x29, #0x20
     e54:	mov	w2, #0x3                   	// #3
     e58:	blr	x8
     e5c:	ldr	x8, [sp, #80]
     e60:	cbz	x8, e74 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_11InstructionERNS_15RandomIRBuilderE+0xb4>
     e64:	add	x0, sp, #0x40
     e68:	add	x1, sp, #0x40
     e6c:	mov	w2, #0x3                   	// #3
     e70:	blr	x8
     e74:	adrp	x8, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     e78:	ldr	d0, [x8]
     e7c:	add	x8, sp, #0x40
     e80:	add	x8, x8, #0x10
     e84:	str	x8, [sp, #64]
     e88:	str	d0, [sp, #72]
     e8c:	ldr	x22, [x19, #40]
     e90:	mov	x0, x22
     e94:	bl	0 <_ZNK4llvm10BasicBlock19getFirstInsertionPtEv>
     e98:	add	x25, x19, #0x18
     e9c:	cmp	x25, x0
     ea0:	b.eq	f58 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_11InstructionERNS_15RandomIRBuilderE+0x198>  // b.none
     ea4:	mov	x23, x0
     ea8:	mov	x21, xzr
     eac:	mov	x26, xzr
     eb0:	mov	w27, #0x1                   	// #1
     eb4:	ldrb	w8, [x23]
     eb8:	tbnz	w8, #2, 10b0 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_11InstructionERNS_15RandomIRBuilderE+0x2f0>
     ebc:	sub	x8, x23, #0x18
     ec0:	cmp	x23, #0x0
     ec4:	csel	x24, xzr, x8, eq  // eq = none
     ec8:	sub	x0, x29, #0x60
     ecc:	mov	x1, xzr
     ed0:	mov	x2, xzr
     ed4:	mov	x3, x24
     ed8:	bl	0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     edc:	tbz	w0, #0, f08 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_11InstructionERNS_15RandomIRBuilderE+0x148>
     ee0:	ldrb	w8, [x23]
     ee4:	tbnz	w8, #2, 10b0 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_11InstructionERNS_15RandomIRBuilderE+0x2f0>
     ee8:	add	x26, x26, #0x1
     eec:	sub	x0, x29, #0x20
     ef0:	sub	x2, x29, #0x20
     ef4:	mov	x1, x20
     ef8:	stp	x27, x26, [x29, #-32]
     efc:	bl	0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     f00:	cmp	x0, #0x1
     f04:	csel	x21, x21, x24, hi  // hi = pmore
     f08:	ldrb	w8, [x23]
     f0c:	tbnz	w8, #2, 10b0 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_11InstructionERNS_15RandomIRBuilderE+0x2f0>
     f10:	add	x0, sp, #0x40
     f14:	sub	x1, x29, #0x20
     f18:	stur	x24, [x29, #-32]
     f1c:	bl	0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     f20:	ldr	x23, [x23, #8]
     f24:	cmp	x25, x23
     f28:	b.ne	eb4 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_11InstructionERNS_15RandomIRBuilderE+0xf4>  // b.any
     f2c:	cbnz	x26, 1030 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_11InstructionERNS_15RandomIRBuilderE+0x270>
     f30:	b	f5c <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_11InstructionERNS_15RandomIRBuilderE+0x19c>
     f34:	mov	x0, x19
     f38:	add	sp, sp, #0x1b0
     f3c:	ldp	x20, x19, [sp, #80]
     f40:	ldp	x22, x21, [sp, #64]
     f44:	ldp	x24, x23, [sp, #48]
     f48:	ldp	x26, x25, [sp, #32]
     f4c:	ldp	x28, x27, [sp, #16]
     f50:	ldp	x29, x30, [sp], #96
     f54:	b	0 <_ZN4llvm11Instruction15eraseFromParentEv>
     f58:	mov	x21, xzr
     f5c:	ldr	x23, [sp, #64]
     f60:	ldur	x8, [x29, #-80]
     f64:	ldr	w24, [sp, #72]
     f68:	str	xzr, [sp, #16]
     f6c:	cbz	x8, f88 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_11InstructionERNS_15RandomIRBuilderE+0x1c8>
     f70:	mov	x0, sp
     f74:	sub	x1, x29, #0x60
     f78:	mov	w2, #0x2                   	// #2
     f7c:	blr	x8
     f80:	ldur	q0, [x29, #-80]
     f84:	str	q0, [sp, #16]
     f88:	ldur	x8, [x29, #-48]
     f8c:	str	xzr, [sp, #48]
     f90:	cbz	x8, fb4 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_11InstructionERNS_15RandomIRBuilderE+0x1f4>
     f94:	mov	x9, sp
     f98:	sub	x10, x29, #0x60
     f9c:	add	x0, x9, #0x20
     fa0:	add	x1, x10, #0x20
     fa4:	mov	w2, #0x2                   	// #2
     fa8:	blr	x8
     fac:	ldur	q0, [x29, #-48]
     fb0:	str	q0, [sp, #48]
     fb4:	mov	x6, sp
     fb8:	mov	x0, x20
     fbc:	mov	x1, x22
     fc0:	mov	x2, x23
     fc4:	mov	x3, x24
     fc8:	mov	x4, xzr
     fcc:	mov	x5, xzr
     fd0:	mov	x25, sp
     fd4:	bl	0 <_ZN4llvm15RandomIRBuilder9newSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE>
     fd8:	mov	w8, #0x1                   	// #1
     fdc:	mov	x22, x0
     fe0:	dup	v0.2d, x8
     fe4:	sub	x0, x29, #0x20
     fe8:	sub	x2, x29, #0x20
     fec:	mov	x1, x20
     ff0:	stur	q0, [x29, #-32]
     ff4:	bl	0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
     ff8:	ldr	x8, [sp, #48]
     ffc:	cmp	x0, #0x1
    1000:	csel	x21, x21, x22, hi  // hi = pmore
    1004:	cbz	x8, 1018 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_11InstructionERNS_15RandomIRBuilderE+0x258>
    1008:	add	x0, x25, #0x20
    100c:	mov	w2, #0x3                   	// #3
    1010:	mov	x1, x0
    1014:	blr	x8
    1018:	ldr	x8, [sp, #16]
    101c:	cbz	x8, 1030 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_11InstructionERNS_15RandomIRBuilderE+0x270>
    1020:	mov	x0, sp
    1024:	mov	x1, sp
    1028:	mov	w2, #0x3                   	// #3
    102c:	blr	x8
    1030:	mov	x0, x19
    1034:	mov	x1, x21
    1038:	bl	0 <_ZN4llvm5Value18replaceAllUsesWithEPS0_>
    103c:	mov	x0, x19
    1040:	bl	0 <_ZN4llvm11Instruction15eraseFromParentEv>
    1044:	ldr	x0, [sp, #64]
    1048:	add	x8, sp, #0x40
    104c:	add	x8, x8, #0x10
    1050:	cmp	x0, x8
    1054:	b.eq	105c <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_11InstructionERNS_15RandomIRBuilderE+0x29c>  // b.none
    1058:	bl	0 <free>
    105c:	ldur	x8, [x29, #-48]
    1060:	cbz	x8, 1078 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_11InstructionERNS_15RandomIRBuilderE+0x2b8>
    1064:	sub	x9, x29, #0x60
    1068:	add	x0, x9, #0x20
    106c:	mov	w2, #0x3                   	// #3
    1070:	mov	x1, x0
    1074:	blr	x8
    1078:	ldur	x8, [x29, #-80]
    107c:	cbz	x8, 1090 <_ZN4llvm21InstDeleterIRStrategy6mutateERNS_11InstructionERNS_15RandomIRBuilderE+0x2d0>
    1080:	sub	x0, x29, #0x60
    1084:	sub	x1, x29, #0x60
    1088:	mov	w2, #0x3                   	// #3
    108c:	blr	x8
    1090:	add	sp, sp, #0x1b0
    1094:	ldp	x20, x19, [sp, #80]
    1098:	ldp	x22, x21, [sp, #64]
    109c:	ldp	x24, x23, [sp, #48]
    10a0:	ldp	x26, x25, [sp, #32]
    10a4:	ldp	x28, x27, [sp, #16]
    10a8:	ldp	x29, x30, [sp], #96
    10ac:	ret
    10b0:	adrp	x0, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
    10b4:	adrp	x1, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
    10b8:	adrp	x3, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
    10bc:	add	x0, x0, #0x0
    10c0:	add	x1, x1, #0x0
    10c4:	add	x3, x3, #0x0
    10c8:	mov	w2, #0x8b                  	// #139
    10cc:	bl	0 <__assert_fail>
    10d0:	adrp	x0, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
    10d4:	adrp	x1, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
    10d8:	adrp	x3, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
    10dc:	add	x0, x0, #0x0
    10e0:	add	x1, x1, #0x0
    10e4:	add	x3, x3, #0x0
    10e8:	mov	w2, #0xad                  	// #173
    10ec:	bl	0 <__assert_fail>

00000000000010f0 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZNS0_8fuzzeropL8onlyTypeEPNS0_4TypeEEUlS4_S6_E_E9_M_invokeERKSt9_Any_dataOS4_OS6_>:
    10f0:	ldr	x8, [x2]
    10f4:	ldr	x9, [x0]
    10f8:	ldr	x8, [x8]
    10fc:	cmp	x8, x9
    1100:	cset	w0, eq  // eq = none
    1104:	ret

0000000000001108 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL8onlyTypeEPNS1_4TypeEEUlNS1_8ArrayRefIPNS1_5ValueEEEPKS6_E_E10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
    1108:	cmp	w2, #0x2
    110c:	b.eq	1120 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL8onlyTypeEPNS1_4TypeEEUlNS1_8ArrayRefIPNS1_5ValueEEEPKS6_E_E10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x18>  // b.none
    1110:	cmp	w2, #0x1
    1114:	b.ne	1128 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL8onlyTypeEPNS1_4TypeEEUlNS1_8ArrayRefIPNS1_5ValueEEEPKS6_E_E10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x20>  // b.any
    1118:	str	x1, [x0]
    111c:	b	1128 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL8onlyTypeEPNS1_4TypeEEUlNS1_8ArrayRefIPNS1_5ValueEEEPKS6_E_E10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x20>
    1120:	ldr	x8, [x1]
    1124:	str	x8, [x0]
    1128:	mov	w0, wzr
    112c:	ret

0000000000001130 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzeropL8onlyTypeESB_EUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_>:
    1130:	ldr	x0, [x0]
    1134:	b	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeE>

0000000000001138 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL8onlyTypeEPNS1_4TypeEEUlNS1_8ArrayRefIPNS1_5ValueEEENS5_IS4_EEE_E10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
    1138:	cmp	w2, #0x2
    113c:	b.eq	1150 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL8onlyTypeEPNS1_4TypeEEUlNS1_8ArrayRefIPNS1_5ValueEEENS5_IS4_EEE_E10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x18>  // b.none
    1140:	cmp	w2, #0x1
    1144:	b.ne	1158 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL8onlyTypeEPNS1_4TypeEEUlNS1_8ArrayRefIPNS1_5ValueEEENS5_IS4_EEE_E10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x20>  // b.any
    1148:	str	x1, [x0]
    114c:	b	1158 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL8onlyTypeEPNS1_4TypeEEUlNS1_8ArrayRefIPNS1_5ValueEEENS5_IS4_EEE_E10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x20>
    1150:	ldr	x8, [x1]
    1154:	str	x8, [x0]
    1158:	mov	w0, wzr
    115c:	ret

0000000000001160 <_ZN4llvm20filter_iterator_baseIN9__gnu_cxx17__normal_iteratorIPNS_8fuzzerop12OpDescriptorESt6vectorIS4_SaIS4_EEEEZNS_18InjectorIRStrategy15chooseOperationEPNS_5ValueERNS_15RandomIRBuilderEE3$_0St26bidirectional_iterator_tagE13findNextValidEv>:
    1160:	stp	x29, x30, [sp, #-32]!
    1164:	str	x19, [sp, #16]
    1168:	mov	x29, sp
    116c:	ldp	x8, x9, [x0]
    1170:	cmp	x8, x9
    1174:	b.eq	11b4 <_ZN4llvm20filter_iterator_baseIN9__gnu_cxx17__normal_iteratorIPNS_8fuzzerop12OpDescriptorESt6vectorIS4_SaIS4_EEEEZNS_18InjectorIRStrategy15chooseOperationEPNS_5ValueERNS_15RandomIRBuilderEE3$_0St26bidirectional_iterator_tagE13findNextValidEv+0x54>  // b.none
    1178:	mov	x19, x0
    117c:	ldr	w9, [x8, #16]
    1180:	cbz	w9, 11c0 <_ZN4llvm20filter_iterator_baseIN9__gnu_cxx17__normal_iteratorIPNS_8fuzzerop12OpDescriptorESt6vectorIS4_SaIS4_EEEEZNS_18InjectorIRStrategy15chooseOperationEPNS_5ValueERNS_15RandomIRBuilderEE3$_0St26bidirectional_iterator_tagE13findNextValidEv+0x60>
    1184:	ldr	x9, [x19, #16]
    1188:	ldr	x0, [x8, #8]
    118c:	mov	x1, xzr
    1190:	mov	x2, xzr
    1194:	ldr	x3, [x9]
    1198:	bl	0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
    119c:	tbnz	w0, #0, 11b4 <_ZN4llvm20filter_iterator_baseIN9__gnu_cxx17__normal_iteratorIPNS_8fuzzerop12OpDescriptorESt6vectorIS4_SaIS4_EEEEZNS_18InjectorIRStrategy15chooseOperationEPNS_5ValueERNS_15RandomIRBuilderEE3$_0St26bidirectional_iterator_tagE13findNextValidEv+0x54>
    11a0:	ldp	x8, x9, [x19]
    11a4:	add	x8, x8, #0xb8
    11a8:	cmp	x8, x9
    11ac:	str	x8, [x19]
    11b0:	b.ne	117c <_ZN4llvm20filter_iterator_baseIN9__gnu_cxx17__normal_iteratorIPNS_8fuzzerop12OpDescriptorESt6vectorIS4_SaIS4_EEEEZNS_18InjectorIRStrategy15chooseOperationEPNS_5ValueERNS_15RandomIRBuilderEE3$_0St26bidirectional_iterator_tagE13findNextValidEv+0x1c>  // b.any
    11b4:	ldr	x19, [sp, #16]
    11b8:	ldp	x29, x30, [sp], #32
    11bc:	ret
    11c0:	adrp	x0, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
    11c4:	adrp	x1, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
    11c8:	adrp	x3, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_6ModuleERNS_15RandomIRBuilderE>
    11cc:	add	x0, x0, #0x0
    11d0:	add	x1, x1, #0x0
    11d4:	add	x3, x3, #0x0
    11d8:	mov	w2, #0x95                  	// #149
    11dc:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15RandomIRBuilderC2EiNS_8ArrayRefIPNS_4TypeEEE:

0000000000000000 <_ZN4llvm15RandomIRBuilderC2EiNS_8ArrayRefIPNS_4TypeEEE>:
   0:	mov	w11, #0x8965                	// #35173
   4:	mov	w12, #0xa41b                	// #42011
   8:	mov	x8, x2
   c:	mov	w10, w1
  10:	mov	w9, #0x1                   	// #1
  14:	movk	w11, #0x6c07, lsl #16
  18:	movk	w12, #0x1a41, lsl #16
  1c:	mov	w13, #0x270                 	// #624
  20:	str	x10, [x0]
  24:	lsr	x14, x10, #30
  28:	ubfx	w16, w9, #4, #12
  2c:	eor	w10, w14, w10
  30:	umull	x14, w16, w12
  34:	and	w15, w9, #0xffff
  38:	lsr	x14, x14, #34
  3c:	msub	w14, w14, w13, w15
  40:	madd	w10, w10, w11, w14
  44:	str	x10, [x0, x9, lsl #3]
  48:	add	x9, x9, #0x1
  4c:	cmp	x9, #0x270
  50:	b.ne	24 <_ZN4llvm15RandomIRBuilderC2EiNS_8ArrayRefIPNS_4TypeEEE+0x24>  // b.any
  54:	adrp	x11, 0 <_ZN4llvm15RandomIRBuilderC2EiNS_8ArrayRefIPNS_4TypeEEE>
  58:	ldr	d0, [x11]
  5c:	mov	w10, #0x1388                	// #5000
  60:	str	x9, [x0, #4992]
  64:	add	x9, x0, x10
  68:	mov	w10, #0x1398                	// #5016
  6c:	add	x10, x0, x10
  70:	add	x2, x8, x3, lsl #3
  74:	str	x10, [x0, #5000]
  78:	str	d0, [x0, #5008]
  7c:	mov	x0, x9
  80:	mov	x1, x8
  84:	b	0 <_ZN4llvm15RandomIRBuilderC2EiNS_8ArrayRefIPNS_4TypeEEE>

Disassembly of section .text._ZNSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EED2Ev:

0000000000000000 <_ZNSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	ldr	x1, [x19, #8]
  18:	bl	0 <_ZNSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EED2Ev>
  1c:	ldr	x0, [x19]
  20:	cbz	x0, 30 <_ZNSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EED2Ev+0x30>
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #32
  2c:	b	0 <_ZdlPv>
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_11InstructionELb1EE9push_backERKS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_11InstructionELb1EE9push_backERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	4c <_ZN4llvm23SmallVectorTemplateBaseIPNS_11InstructionELb1EE9push_backERKS2_+0x4c>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	ldr	x10, [x20]
  28:	str	x10, [x9, w8, uxtw #3]
  2c:	ldp	w8, w9, [x19, #8]
  30:	cmp	w8, w9
  34:	b.cs	68 <_ZN4llvm23SmallVectorTemplateBaseIPNS_11InstructionELb1EE9push_backERKS2_+0x68>  // b.hs, b.nlast
  38:	add	w8, w8, #0x1
  3c:	str	w8, [x19, #8]
  40:	ldp	x20, x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret
  4c:	add	x1, x19, #0x10
  50:	mov	w3, #0x8                   	// #8
  54:	mov	x0, x19
  58:	mov	x2, xzr
  5c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  60:	ldr	w8, [x19, #8]
  64:	b	20 <_ZN4llvm23SmallVectorTemplateBaseIPNS_11InstructionELb1EE9push_backERKS2_+0x20>
  68:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_11InstructionELb1EE9push_backERKS2_>
  6c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_11InstructionELb1EE9push_backERKS2_>
  70:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_11InstructionELb1EE9push_backERKS2_>
  74:	add	x0, x0, #0x0
  78:	add	x1, x1, #0x0
  7c:	add	x3, x3, #0x0
  80:	mov	w2, #0x43                  	// #67
  84:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_5ValueELb1EE9push_backERKS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_5ValueELb1EE9push_backERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	4c <_ZN4llvm23SmallVectorTemplateBaseIPNS_5ValueELb1EE9push_backERKS2_+0x4c>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	ldr	x10, [x20]
  28:	str	x10, [x9, w8, uxtw #3]
  2c:	ldp	w8, w9, [x19, #8]
  30:	cmp	w8, w9
  34:	b.cs	68 <_ZN4llvm23SmallVectorTemplateBaseIPNS_5ValueELb1EE9push_backERKS2_+0x68>  // b.hs, b.nlast
  38:	add	w8, w8, #0x1
  3c:	str	w8, [x19, #8]
  40:	ldp	x20, x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret
  4c:	add	x1, x19, #0x10
  50:	mov	w3, #0x8                   	// #8
  54:	mov	x0, x19
  58:	mov	x2, xzr
  5c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  60:	ldr	w8, [x19, #8]
  64:	b	20 <_ZN4llvm23SmallVectorTemplateBaseIPNS_5ValueELb1EE9push_backERKS2_+0x20>
  68:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_5ValueELb1EE9push_backERKS2_>
  6c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_5ValueELb1EE9push_backERKS2_>
  70:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_5ValueELb1EE9push_backERKS2_>
  74:	add	x0, x0, #0x0
  78:	add	x1, x1, #0x0
  7c:	add	x3, x3, #0x0
  80:	mov	w2, #0x43                  	// #67
  84:	bl	0 <__assert_fail>

Disassembly of section .text._ZNKSt8functionIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEEclES4_S6_:

0000000000000000 <_ZNKSt8functionIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEEclES4_S6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stp	x1, x2, [sp, #16]
  10:	str	x3, [sp, #8]
  14:	ldr	x8, [x0, #16]
  18:	cbz	x8, 38 <_ZNKSt8functionIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEEclES4_S6_+0x38>
  1c:	ldr	x8, [x0, #24]
  20:	add	x1, sp, #0x10
  24:	add	x2, sp, #0x8
  28:	blr	x8
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret
  38:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm16ReservoirSamplerIPNS_11InstructionESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleERKS2_m:

0000000000000000 <_ZN4llvm16ReservoirSamplerIPNS_11InstructionESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleERKS2_m>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	str	x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	mov	x19, x0
  18:	cbz	x2, 58 <_ZN4llvm16ReservoirSamplerIPNS_11InstructionESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleERKS2_m+0x58>
  1c:	ldr	x8, [x19, #16]
  20:	mov	x20, x1
  24:	ldr	x1, [x19]
  28:	mov	x21, x2
  2c:	mov	w9, #0x1                   	// #1
  30:	add	x8, x8, x2
  34:	mov	x0, sp
  38:	mov	x2, sp
  3c:	str	x8, [x19, #16]
  40:	stp	x9, x8, [sp]
  44:	bl	0 <_ZN4llvm16ReservoirSamplerIPNS_11InstructionESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleERKS2_m>
  48:	cmp	x0, x21
  4c:	b.hi	58 <_ZN4llvm16ReservoirSamplerIPNS_11InstructionESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleERKS2_m+0x58>  // b.pmore
  50:	ldr	x8, [x20]
  54:	str	x8, [x19, #8]
  58:	mov	x0, x19
  5c:	ldp	x20, x19, [sp, #48]
  60:	ldr	x21, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x40
  6c:	ret

Disassembly of section .text._ZN4llvm18IRMutationStrategyD0Ev:

0000000000000000 <_ZN4llvm18IRMutationStrategyD0Ev>:
   0:	brk	#0x1

Disassembly of section .text._ZN4llvm18IRMutationStrategy6mutateERNS_11InstructionERNS_15RandomIRBuilderE:

0000000000000000 <_ZN4llvm18IRMutationStrategy6mutateERNS_11InstructionERNS_15RandomIRBuilderE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	adrp	x0, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_11InstructionERNS_15RandomIRBuilderE>
   c:	adrp	x1, 0 <_ZN4llvm18IRMutationStrategy6mutateERNS_11InstructionERNS_15RandomIRBuilderE>
  10:	add	x0, x0, #0x0
  14:	add	x1, x1, #0x0
  18:	mov	w2, #0x34                  	// #52
  1c:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>

Disassembly of section .text._ZN4llvm18InjectorIRStrategyD2Ev:

0000000000000000 <_ZN4llvm18InjectorIRStrategyD2Ev>:
   0:	adrp	x8, 48 <_ZTVN4llvm18InjectorIRStrategyE>
   4:	ldr	x8, [x8]
   8:	add	x8, x8, #0x10
   c:	str	x8, [x0], #8
  10:	b	0 <_ZN4llvm18InjectorIRStrategyD2Ev>

Disassembly of section .text._ZN4llvm18InjectorIRStrategyD0Ev:

0000000000000000 <_ZN4llvm18InjectorIRStrategyD0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 48 <_ZTVN4llvm18InjectorIRStrategyE>
  10:	ldr	x8, [x8]
  14:	mov	x19, x0
  18:	add	x8, x8, #0x10
  1c:	str	x8, [x0], #8
  20:	bl	0 <_ZN4llvm18InjectorIRStrategyD0Ev>
  24:	mov	x0, x19
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	b	0 <_ZdlPv>

Disassembly of section .text._ZN4llvm18InjectorIRStrategy9getWeightEmmm:

0000000000000000 <_ZN4llvm18InjectorIRStrategy9getWeightEmmm>:
   0:	ldp	x9, x8, [x0, #8]
   4:	sub	x8, x8, x9
   8:	mov	x9, #0x37a7                	// #14247
   c:	movk	x9, #0xe9bd, lsl #16
  10:	movk	x9, #0x6f4d, lsl #32
  14:	asr	x8, x8, #3
  18:	movk	x9, #0xd37a, lsl #48
  1c:	mul	x0, x8, x9
  20:	ret

Disassembly of section .text._ZN4llvm18IRMutationStrategyD2Ev:

0000000000000000 <_ZN4llvm18IRMutationStrategyD2Ev>:
   0:	ret

Disassembly of section .text._ZN4llvm21InstDeleterIRStrategyD0Ev:

0000000000000000 <_ZN4llvm21InstDeleterIRStrategyD0Ev>:
   0:	b	0 <_ZdlPv>

Disassembly of section .text._ZN4llvm5TwineC2EPKc:

0000000000000000 <_ZN4llvm5TwineC2EPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x101                 	// #257
   c:	stp	xzr, xzr, [x0]
  10:	strh	w8, [x0, #16]
  14:	ldrb	w8, [x1]
  18:	cbz	w8, 28 <_ZN4llvm5TwineC2EPKc+0x28>
  1c:	mov	w8, #0x3                   	// #3
  20:	str	x1, [x0]
  24:	b	2c <_ZN4llvm5TwineC2EPKc+0x2c>
  28:	mov	w8, #0x1                   	// #1
  2c:	strb	w8, [x0, #16]
  30:	bl	0 <_ZN4llvm5TwineC2EPKc>
  34:	tbz	w0, #0, 40 <_ZN4llvm5TwineC2EPKc+0x40>
  38:	ldp	x29, x30, [sp], #16
  3c:	ret
  40:	adrp	x0, 0 <_ZN4llvm5TwineC2EPKc>
  44:	adrp	x1, 0 <_ZN4llvm5TwineC2EPKc>
  48:	adrp	x3, 0 <_ZN4llvm5TwineC2EPKc>
  4c:	add	x0, x0, #0x0
  50:	add	x1, x1, #0x0
  54:	add	x3, x3, #0x0
  58:	mov	w2, #0x112                 	// #274
  5c:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	ldrb	w9, [x0, #16]
   4:	ldrb	w8, [x0, #17]
   8:	cmp	w9, #0x1
   c:	b.hi	1c <_ZNK4llvm5Twine7isValidEv+0x1c>  // b.pmore
  10:	cmp	w8, #0x1
  14:	b.ne	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.any
  18:	b	80 <_ZNK4llvm5Twine7isValidEv+0x80>
  1c:	cbz	w8, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  20:	cmp	w8, #0x1
  24:	b.ne	38 <_ZNK4llvm5Twine7isValidEv+0x38>  // b.any
  28:	cmp	w9, #0x2
  2c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  30:	mov	w8, #0x1                   	// #1
  34:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  38:	cmp	w9, #0x2
  3c:	b.ne	58 <_ZNK4llvm5Twine7isValidEv+0x58>  // b.any
  40:	ldr	x9, [x0]
  44:	ldrb	w10, [x9, #16]
  48:	cbz	w10, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  4c:	ldrb	w9, [x9, #17]
  50:	cmp	w9, #0x1
  54:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  58:	cmp	w8, #0x2
  5c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  60:	ldr	x8, [x0, #8]
  64:	ldrb	w9, [x8, #16]
  68:	cbz	w9, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  6c:	ldrb	w8, [x8, #17]
  70:	cmp	w8, #0x1
  74:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  78:	mov	w0, wzr
  7c:	ret
  80:	mov	w0, #0x1                   	// #1
  84:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_4TypeEE6appendIPKS2_vEEvT_S7_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_4TypeEE6appendIPKS2_vEEvT_S7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldp	w8, w9, [x0, #8]
  18:	sub	x21, x2, x1
  1c:	asr	x23, x21, #3
  20:	mov	x22, x2
  24:	sub	x9, x9, x8
  28:	mov	x20, x1
  2c:	mov	x19, x0
  30:	cmp	x23, x9
  34:	b.ls	4c <_ZN4llvm15SmallVectorImplIPNS_4TypeEE6appendIPKS2_vEEvT_S7_+0x4c>  // b.plast
  38:	add	x2, x23, x8
  3c:	add	x1, x19, #0x10
  40:	mov	w3, #0x8                   	// #8
  44:	mov	x0, x19
  48:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  4c:	cmp	x20, x22
  50:	b.eq	6c <_ZN4llvm15SmallVectorImplIPNS_4TypeEE6appendIPKS2_vEEvT_S7_+0x6c>  // b.none
  54:	ldr	x8, [x19]
  58:	ldr	w9, [x19, #8]
  5c:	mov	x1, x20
  60:	mov	x2, x21
  64:	add	x0, x8, x9, lsl #3
  68:	bl	0 <memcpy>
  6c:	ldp	w8, w9, [x19, #8]
  70:	add	x8, x23, x8
  74:	cmp	x8, x9
  78:	b.hi	94 <_ZN4llvm15SmallVectorImplIPNS_4TypeEE6appendIPKS2_vEEvT_S7_+0x94>  // b.pmore
  7c:	str	w8, [x19, #8]
  80:	ldp	x20, x19, [sp, #48]
  84:	ldp	x22, x21, [sp, #32]
  88:	ldr	x23, [sp, #16]
  8c:	ldp	x29, x30, [sp], #64
  90:	ret
  94:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPNS_4TypeEE6appendIPKS2_vEEvT_S7_>
  98:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPNS_4TypeEE6appendIPKS2_vEEvT_S7_>
  9c:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPNS_4TypeEE6appendIPKS2_vEEvT_S7_>
  a0:	add	x0, x0, #0x0
  a4:	add	x1, x1, #0x0
  a8:	add	x3, x3, #0x0
  ac:	mov	w2, #0x43                  	// #67
  b0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11PassManagerINS_8FunctionENS_15AnalysisManagerIS1_JEEEJEE7addPassINS_7DCEPassEEEvT_:

0000000000000000 <_ZN4llvm11PassManagerINS_8FunctionENS_15AnalysisManagerIS1_JEEEJEE7addPassINS_7DCEPassEEEvT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	mov	w0, #0x10                  	// #16
  14:	bl	0 <_Znwm>
  18:	adrp	x8, 0 <_ZN4llvm11PassManagerINS_8FunctionENS_15AnalysisManagerIS1_JEEEJEE7addPassINS_7DCEPassEEEvT_>
  1c:	ldr	x8, [x8]
  20:	str	x0, [x29, #24]
  24:	add	x8, x8, #0x10
  28:	str	x8, [x0]
  2c:	ldp	x1, x8, [x19, #8]
  30:	cmp	x1, x8
  34:	b.eq	4c <_ZN4llvm11PassManagerINS_8FunctionENS_15AnalysisManagerIS1_JEEEJEE7addPassINS_7DCEPassEEEvT_+0x4c>  // b.none
  38:	str	x0, [x1]
  3c:	ldr	x8, [x19, #8]
  40:	add	x8, x8, #0x8
  44:	str	x8, [x19, #8]
  48:	b	58 <_ZN4llvm11PassManagerINS_8FunctionENS_15AnalysisManagerIS1_JEEEJEE7addPassINS_7DCEPassEEEvT_+0x58>
  4c:	add	x2, x29, #0x18
  50:	mov	x0, x19
  54:	bl	0 <_ZN4llvm11PassManagerINS_8FunctionENS_15AnalysisManagerIS1_JEEEJEE7addPassINS_7DCEPassEEEvT_>
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	ret

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm6detail11PassConceptINS1_8FunctionENS1_15AnalysisManagerIS4_JEEEJEEESt14default_deleteIS7_EESaISA_EE17_M_realloc_insertIJPNS2_9PassModelIS4_NS1_7DCEPassENS1_17PreservedAnalysesES6_JEEEEEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm6detail11PassConceptINS1_8FunctionENS1_15AnalysisManagerIS4_JEEEJEEESt14default_deleteIS7_EESaISA_EE17_M_realloc_insertIJPNS2_9PassModelIS4_NS1_7DCEPassENS1_17PreservedAnalysesES6_JEEEEEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x24, x2
  1c:	adrp	x2, 0 <_ZNSt6vectorISt10unique_ptrIN4llvm6detail11PassConceptINS1_8FunctionENS1_15AnalysisManagerIS4_JEEEJEEESt14default_deleteIS7_EESaISA_EE17_M_realloc_insertIJPNS2_9PassModelIS4_NS1_7DCEPassENS1_17PreservedAnalysesES6_JEEEEEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
  20:	mov	x21, x1
  24:	add	x2, x2, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	mov	x19, x0
  30:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm6detail11PassConceptINS1_8FunctionENS1_15AnalysisManagerIS4_JEEEJEEESt14default_deleteIS7_EESaISA_EE17_M_realloc_insertIJPNS2_9PassModelIS4_NS1_7DCEPassENS1_17PreservedAnalysesES6_JEEEEEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
  34:	ldp	x22, x25, [x19]
  38:	mov	x20, x0
  3c:	mov	x0, x19
  40:	mov	x1, x20
  44:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm6detail11PassConceptINS1_8FunctionENS1_15AnalysisManagerIS4_JEEEJEEESt14default_deleteIS7_EESaISA_EE17_M_realloc_insertIJPNS2_9PassModelIS4_NS1_7DCEPassENS1_17PreservedAnalysesES6_JEEEEEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
  48:	ldr	x8, [x24]
  4c:	mov	x23, x0
  50:	subs	x9, x21, x22
  54:	mov	x24, x0
  58:	str	x8, [x0, x9]
  5c:	b.eq	c0 <_ZNSt6vectorISt10unique_ptrIN4llvm6detail11PassConceptINS1_8FunctionENS1_15AnalysisManagerIS4_JEEEJEEESt14default_deleteIS7_EESaISA_EE17_M_realloc_insertIJPNS2_9PassModelIS4_NS1_7DCEPassENS1_17PreservedAnalysesES6_JEEEEEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0xc0>  // b.none
  60:	mov	x24, x23
  64:	mov	x26, x22
  68:	ldr	x8, [x26]
  6c:	str	xzr, [x26]
  70:	str	x8, [x24]
  74:	ldr	x0, [x26]
  78:	cbz	x0, 88 <_ZNSt6vectorISt10unique_ptrIN4llvm6detail11PassConceptINS1_8FunctionENS1_15AnalysisManagerIS4_JEEEJEEESt14default_deleteIS7_EESaISA_EE17_M_realloc_insertIJPNS2_9PassModelIS4_NS1_7DCEPassENS1_17PreservedAnalysesES6_JEEEEEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0x88>
  7c:	ldr	x8, [x0]
  80:	ldr	x8, [x8, #8]
  84:	blr	x8
  88:	str	xzr, [x26], #8
  8c:	cmp	x21, x26
  90:	add	x24, x24, #0x8
  94:	b.ne	68 <_ZNSt6vectorISt10unique_ptrIN4llvm6detail11PassConceptINS1_8FunctionENS1_15AnalysisManagerIS4_JEEEJEEESt14default_deleteIS7_EESaISA_EE17_M_realloc_insertIJPNS2_9PassModelIS4_NS1_7DCEPassENS1_17PreservedAnalysesES6_JEEEEEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0x68>  // b.any
  98:	b	c0 <_ZNSt6vectorISt10unique_ptrIN4llvm6detail11PassConceptINS1_8FunctionENS1_15AnalysisManagerIS4_JEEEJEEESt14default_deleteIS7_EESaISA_EE17_M_realloc_insertIJPNS2_9PassModelIS4_NS1_7DCEPassENS1_17PreservedAnalysesES6_JEEEEEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0xc0>
  9c:	ldr	x8, [x21]
  a0:	str	xzr, [x21]
  a4:	str	x8, [x24]
  a8:	ldr	x0, [x21]
  ac:	cbz	x0, bc <_ZNSt6vectorISt10unique_ptrIN4llvm6detail11PassConceptINS1_8FunctionENS1_15AnalysisManagerIS4_JEEEJEEESt14default_deleteIS7_EESaISA_EE17_M_realloc_insertIJPNS2_9PassModelIS4_NS1_7DCEPassENS1_17PreservedAnalysesES6_JEEEEEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0xbc>
  b0:	ldr	x8, [x0]
  b4:	ldr	x8, [x8, #8]
  b8:	blr	x8
  bc:	str	xzr, [x21], #8
  c0:	cmp	x25, x21
  c4:	add	x24, x24, #0x8
  c8:	b.ne	9c <_ZNSt6vectorISt10unique_ptrIN4llvm6detail11PassConceptINS1_8FunctionENS1_15AnalysisManagerIS4_JEEEJEEESt14default_deleteIS7_EESaISA_EE17_M_realloc_insertIJPNS2_9PassModelIS4_NS1_7DCEPassENS1_17PreservedAnalysesES6_JEEEEEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0x9c>  // b.any
  cc:	cbz	x22, d8 <_ZNSt6vectorISt10unique_ptrIN4llvm6detail11PassConceptINS1_8FunctionENS1_15AnalysisManagerIS4_JEEEJEEESt14default_deleteIS7_EESaISA_EE17_M_realloc_insertIJPNS2_9PassModelIS4_NS1_7DCEPassENS1_17PreservedAnalysesES6_JEEEEEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0xd8>
  d0:	mov	x0, x22
  d4:	bl	0 <_ZdlPv>
  d8:	add	x8, x23, x20, lsl #3
  dc:	stp	x23, x24, [x19]
  e0:	str	x8, [x19, #16]
  e4:	ldp	x20, x19, [sp, #64]
  e8:	ldp	x22, x21, [sp, #48]
  ec:	ldp	x24, x23, [sp, #32]
  f0:	ldp	x26, x25, [sp, #16]
  f4:	ldp	x29, x30, [sp], #80
  f8:	ret

Disassembly of section .text._ZNKSt6vectorISt10unique_ptrIN4llvm6detail11PassConceptINS1_8FunctionENS1_15AnalysisManagerIS4_JEEEJEEESt14default_deleteIS7_EESaISA_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorISt10unique_ptrIN4llvm6detail11PassConceptINS1_8FunctionENS1_15AnalysisManagerIS4_JEEEJEEESt14default_deleteIS7_EESaISA_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x9, x8, [x0]
   c:	sub	x9, x8, x9
  10:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
  14:	sub	x10, x8, x9, asr #3
  18:	cmp	x10, x1
  1c:	b.cc	54 <_ZNKSt6vectorISt10unique_ptrIN4llvm6detail11PassConceptINS1_8FunctionENS1_15AnalysisManagerIS4_JEEEJEEESt14default_deleteIS7_EESaISA_EE12_M_check_lenEmPKc+0x54>  // b.lo, b.ul, b.last
  20:	asr	x9, x9, #3
  24:	cmp	x9, x1
  28:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  2c:	adds	x9, x10, x9
  30:	lsr	x11, x9, #60
  34:	cset	w10, cs  // cs = hs, nlast
  38:	cmp	x11, #0x0
  3c:	cset	w11, ne  // ne = any
  40:	orr	w10, w10, w11
  44:	cmp	w10, #0x0
  48:	csel	x0, x8, x9, ne  // ne = any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	mov	x0, x2
  58:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseISt10unique_ptrIN4llvm6detail11PassConceptINS1_8FunctionENS1_15AnalysisManagerIS4_JEEEJEEESt14default_deleteIS7_EESaISA_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm6detail11PassConceptINS1_8FunctionENS1_15AnalysisManagerIS4_JEEEJEEESt14default_deleteIS7_EESaISA_EE11_M_allocateEm>:
   0:	cbz	x1, 14 <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm6detail11PassConceptINS1_8FunctionENS1_15AnalysisManagerIS4_JEEEJEEESt14default_deleteIS7_EESaISA_EE11_M_allocateEm+0x14>
   4:	lsr	x8, x1, #60
   8:	cbnz	x8, 1c <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm6detail11PassConceptINS1_8FunctionENS1_15AnalysisManagerIS4_JEEEJEEESt14default_deleteIS7_EESaISA_EE11_M_allocateEm+0x1c>
   c:	lsl	x0, x1, #3
  10:	b	0 <_Znwm>
  14:	mov	x0, xzr
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZN4llvm6detail11PassConceptINS_8FunctionENS_15AnalysisManagerIS2_JEEEJEED2Ev:

0000000000000000 <_ZN4llvm6detail11PassConceptINS_8FunctionENS_15AnalysisManagerIS2_JEEEJEED2Ev>:
   0:	ret

Disassembly of section .text._ZN4llvm6detail9PassModelINS_8FunctionENS_7DCEPassENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEEEJEED0Ev:

0000000000000000 <_ZN4llvm6detail9PassModelINS_8FunctionENS_7DCEPassENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEEEJEED0Ev>:
   0:	b	0 <_ZdlPv>

Disassembly of section .text._ZN4llvm6detail9PassModelINS_8FunctionENS_7DCEPassENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEEEJEE3runERS2_RS6_:

0000000000000000 <_ZN4llvm6detail9PassModelINS_8FunctionENS_7DCEPassENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEEEJEE3runERS2_RS6_>:
   0:	add	x0, x0, #0x8
   4:	b	0 <_ZN4llvm7DCEPass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>

Disassembly of section .text._ZNK4llvm6detail9PassModelINS_8FunctionENS_7DCEPassENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEEEJEE4nameEv:

0000000000000000 <_ZNK4llvm6detail9PassModelINS_8FunctionENS_7DCEPassENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEEEJEE4nameEv>:
   0:	b	0 <_ZNK4llvm6detail9PassModelINS_8FunctionENS_7DCEPassENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEEEJEE4nameEv>

Disassembly of section .text._ZN4llvm13PassInfoMixinINS_7DCEPassEE4nameEv:

0000000000000000 <_ZN4llvm13PassInfoMixinINS_7DCEPassEE4nameEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	adrp	x8, 0 <_ZN4llvm13PassInfoMixinINS_7DCEPassEE4nameEv>
  10:	adrp	x1, 0 <_ZN4llvm13PassInfoMixinINS_7DCEPassEE4nameEv>
  14:	add	x8, x8, #0x0
  18:	mov	w9, #0x45                  	// #69
  1c:	add	x1, x1, #0x0
  20:	mov	x0, sp
  24:	mov	w2, #0x12                  	// #18
  28:	mov	x3, xzr
  2c:	stp	x8, x9, [sp]
  30:	bl	0 <_ZNK4llvm9StringRef4findES0_m>
  34:	ldp	x9, x8, [sp]
  38:	cmp	x8, x0
  3c:	csel	x10, x8, x0, cc  // cc = lo, ul, last
  40:	add	x9, x9, x10
  44:	subs	x8, x8, x10
  48:	stp	x9, x8, [sp]
  4c:	b.eq	dc <_ZN4llvm13PassInfoMixinINS_7DCEPassEE4nameEv+0xdc>  // b.none
  50:	cmp	x8, #0x11
  54:	b.ls	fc <_ZN4llvm13PassInfoMixinINS_7DCEPassEE4nameEv+0xfc>  // b.plast
  58:	add	x0, x9, #0x12
  5c:	subs	x9, x8, #0x12
  60:	stp	x0, x9, [sp]
  64:	b.eq	bc <_ZN4llvm13PassInfoMixinINS_7DCEPassEE4nameEv+0xbc>  // b.none
  68:	add	x9, x0, x9
  6c:	ldurb	w9, [x9, #-1]
  70:	cmp	w9, #0x5d
  74:	b.ne	bc <_ZN4llvm13PassInfoMixinINS_7DCEPassEE4nameEv+0xbc>  // b.any
  78:	sub	x1, x8, #0x13
  7c:	cmp	x1, #0x6
  80:	b.cc	b0 <_ZN4llvm13PassInfoMixinINS_7DCEPassEE4nameEv+0xb0>  // b.lo, b.ul, b.last
  84:	ldr	w9, [x0]
  88:	ldrh	w10, [x0, #4]
  8c:	mov	w11, #0x6c6c                	// #27756
  90:	movk	w11, #0x6d76, lsl #16
  94:	mov	w12, #0x3a3a                	// #14906
  98:	eor	w9, w9, w11
  9c:	eor	w10, w10, w12
  a0:	orr	w9, w9, w10
  a4:	cbnz	w9, b0 <_ZN4llvm13PassInfoMixinINS_7DCEPassEE4nameEv+0xb0>
  a8:	add	x0, x0, #0x6
  ac:	sub	x1, x8, #0x19
  b0:	ldp	x29, x30, [sp, #16]
  b4:	add	sp, sp, #0x20
  b8:	ret
  bc:	adrp	x0, 0 <_ZN4llvm13PassInfoMixinINS_7DCEPassEE4nameEv>
  c0:	adrp	x1, 0 <_ZN4llvm13PassInfoMixinINS_7DCEPassEE4nameEv>
  c4:	adrp	x3, 0 <_ZN4llvm13PassInfoMixinINS_7DCEPassEE4nameEv>
  c8:	add	x0, x0, #0x0
  cc:	add	x1, x1, #0x0
  d0:	add	x3, x3, #0x0
  d4:	mov	w2, #0x24                  	// #36
  d8:	bl	0 <__assert_fail>
  dc:	adrp	x0, 0 <_ZN4llvm13PassInfoMixinINS_7DCEPassEE4nameEv>
  e0:	adrp	x1, 0 <_ZN4llvm13PassInfoMixinINS_7DCEPassEE4nameEv>
  e4:	adrp	x3, 0 <_ZN4llvm13PassInfoMixinINS_7DCEPassEE4nameEv>
  e8:	add	x0, x0, #0x0
  ec:	add	x1, x1, #0x0
  f0:	add	x3, x3, #0x0
  f4:	mov	w2, #0x21                  	// #33
  f8:	bl	0 <__assert_fail>
  fc:	adrp	x0, 0 <_ZN4llvm13PassInfoMixinINS_7DCEPassEE4nameEv>
 100:	adrp	x1, 0 <_ZN4llvm13PassInfoMixinINS_7DCEPassEE4nameEv>
 104:	adrp	x3, 0 <_ZN4llvm13PassInfoMixinINS_7DCEPassEE4nameEv>
 108:	add	x0, x0, #0x0
 10c:	add	x1, x1, #0x0
 110:	add	x3, x3, #0x0
 114:	mov	w2, #0x283                 	// #643
 118:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E9initEmptyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E9initEmptyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w9, [x0, #24]
   c:	str	xzr, [x0, #16]
  10:	sub	w8, w9, #0x1
  14:	tst	w9, w8
  18:	b.ne	40 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E9initEmptyEv+0x40>  // b.any
  1c:	cbz	w9, 38 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E9initEmptyEv+0x38>
  20:	ldr	x8, [x0, #8]
  24:	lsl	x9, x9, #4
  28:	mov	x10, #0xfffffffffffffff8    	// #-8
  2c:	subs	x9, x9, #0x10
  30:	str	x10, [x8], #16
  34:	b.ne	2c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E9initEmptyEv+0x2c>  // b.any
  38:	ldp	x29, x30, [sp], #16
  3c:	ret
  40:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E9initEmptyEv>
  44:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E9initEmptyEv>
  48:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E9initEmptyEv>
  4c:	add	x0, x0, #0x0
  50:	add	x1, x1, #0x0
  54:	add	x3, x3, #0x0
  58:	mov	w2, #0x15c                 	// #348
  5c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E16FindAndConstructEOS3_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E16FindAndConstructEOS3_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	add	x2, sp, #0x8
  14:	mov	x19, x1
  18:	mov	x20, x0
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E16FindAndConstructEOS3_>
  20:	ldr	x3, [sp, #8]
  24:	tbnz	w0, #0, 44 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E16FindAndConstructEOS3_+0x44>
  28:	mov	x0, x20
  2c:	mov	x1, x19
  30:	mov	x2, x19
  34:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E16FindAndConstructEOS3_>
  38:	ldr	x8, [x19]
  3c:	mov	x3, x0
  40:	stp	x8, xzr, [x0]
  44:	ldp	x20, x19, [sp, #32]
  48:	ldp	x29, x30, [sp, #16]
  4c:	mov	x0, x3
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E15LookupBucketForIS3_EEbRKT_RPKSJ_:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E15LookupBucketForIS3_EEbRKT_RPKSJ_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cbz	w8, 4c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E15LookupBucketForIS3_EEbRKT_RPKSJ_+0x4c>
  10:	ldr	x9, [x1]
  14:	orr	x10, x9, #0x8
  18:	cmn	x10, #0x8
  1c:	b.eq	b0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E15LookupBucketForIS3_EEbRKT_RPKSJ_+0xb0>  // b.none
  20:	ldr	x10, [x0, #8]
  24:	ubfx	x11, x9, #4, #28
  28:	eor	w12, w11, w9, lsr #9
  2c:	sub	w11, w8, #0x1
  30:	and	w12, w12, w11
  34:	add	x8, x10, w12, uxtw #4
  38:	ldr	x14, [x8]
  3c:	cmp	x14, x9
  40:	b.ne	60 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E15LookupBucketForIS3_EEbRKT_RPKSJ_+0x60>  // b.any
  44:	mov	w0, #0x1                   	// #1
  48:	b	54 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E15LookupBucketForIS3_EEbRKT_RPKSJ_+0x54>
  4c:	mov	x8, xzr
  50:	mov	w0, wzr
  54:	str	x8, [x2]
  58:	ldp	x29, x30, [sp], #16
  5c:	ret
  60:	mov	x13, xzr
  64:	mov	w15, #0x1                   	// #1
  68:	mov	w0, #0x1                   	// #1
  6c:	cmn	x14, #0x8
  70:	b.eq	a0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E15LookupBucketForIS3_EEbRKT_RPKSJ_+0xa0>  // b.none
  74:	cmn	x14, #0x10
  78:	add	w12, w12, w15
  7c:	ccmp	x13, #0x0, #0x0, eq  // eq = none
  80:	and	w12, w12, w11
  84:	csel	x13, x13, x8, ne  // ne = any
  88:	add	x8, x10, w12, uxtw #4
  8c:	ldr	x14, [x8]
  90:	add	w15, w15, #0x1
  94:	cmp	x14, x9
  98:	b.eq	54 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E15LookupBucketForIS3_EEbRKT_RPKSJ_+0x54>  // b.none
  9c:	b	6c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E15LookupBucketForIS3_EEbRKT_RPKSJ_+0x6c>
  a0:	cmp	x13, #0x0
  a4:	mov	w0, wzr
  a8:	csel	x8, x8, x13, eq  // eq = none
  ac:	b	54 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E15LookupBucketForIS3_EEbRKT_RPKSJ_+0x54>
  b0:	adrp	x0, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E15LookupBucketForIS3_EEbRKT_RPKSJ_>
  b4:	adrp	x1, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E15LookupBucketForIS3_EEbRKT_RPKSJ_>
  b8:	adrp	x3, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E15LookupBucketForIS3_EEbRKT_RPKSJ_>
  bc:	add	x0, x0, #0x0
  c0:	add	x1, x1, #0x0
  c4:	add	x3, x3, #0x0
  c8:	mov	w2, #0x252                 	// #594
  cc:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E20InsertIntoBucketImplIS3_EEPSJ_RKS3_RKT_SN_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E20InsertIntoBucketImplIS3_EEPSJ_RKS3_RKT_SN_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldr	w8, [x0, #16]
  14:	ldr	w1, [x0, #24]
  18:	ldr	x9, [x0]
  1c:	mov	x20, x2
  20:	lsl	w10, w8, #2
  24:	add	w10, w10, #0x4
  28:	add	w11, w1, w1, lsl #1
  2c:	mov	x19, x0
  30:	add	x9, x9, #0x1
  34:	cmp	w10, w11
  38:	str	x9, [x0]
  3c:	b.cs	94 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E20InsertIntoBucketImplIS3_EEPSJ_RKS3_RKT_SN_+0x94>  // b.hs, b.nlast
  40:	ldr	w9, [x19, #20]
  44:	mvn	w8, w8
  48:	add	w8, w1, w8
  4c:	sub	w8, w8, w9
  50:	cmp	w8, w1, lsr #3
  54:	b.ls	98 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E20InsertIntoBucketImplIS3_EEPSJ_RKS3_RKT_SN_+0x98>  // b.plast
  58:	cbz	x3, b8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E20InsertIntoBucketImplIS3_EEPSJ_RKS3_RKT_SN_+0xb8>
  5c:	ldr	w8, [x19, #16]
  60:	add	w8, w8, #0x1
  64:	str	w8, [x19, #16]
  68:	ldr	x8, [x3]
  6c:	cmn	x8, #0x8
  70:	b.eq	80 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E20InsertIntoBucketImplIS3_EEPSJ_RKS3_RKT_SN_+0x80>  // b.none
  74:	ldr	w8, [x19, #20]
  78:	sub	w8, w8, #0x1
  7c:	str	w8, [x19, #20]
  80:	ldp	x20, x19, [sp, #32]
  84:	ldp	x29, x30, [sp, #16]
  88:	mov	x0, x3
  8c:	add	sp, sp, #0x30
  90:	ret
  94:	lsl	w1, w1, #1
  98:	mov	x0, x19
  9c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E20InsertIntoBucketImplIS3_EEPSJ_RKS3_RKT_SN_>
  a0:	add	x2, sp, #0x8
  a4:	mov	x0, x19
  a8:	mov	x1, x20
  ac:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E20InsertIntoBucketImplIS3_EEPSJ_RKS3_RKT_SN_>
  b0:	ldr	x3, [sp, #8]
  b4:	cbnz	x3, 5c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E20InsertIntoBucketImplIS3_EEPSJ_RKS3_RKT_SN_+0x5c>
  b8:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E20InsertIntoBucketImplIS3_EEPSJ_RKS3_RKT_SN_>
  bc:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E20InsertIntoBucketImplIS3_EEPSJ_RKS3_RKT_SN_>
  c0:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E20InsertIntoBucketImplIS3_EEPSJ_RKS3_RKT_SN_>
  c4:	add	x0, x0, #0x0
  c8:	add	x1, x1, #0x0
  cc:	add	x3, x3, #0x0
  d0:	mov	w2, #0x22f                 	// #559
  d4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS6_JEE11InvalidatorEJEEESt14default_deleteISB_EENS_12DenseMapInfoIS2_EENS4_12DenseMapPairIS2_SE_EEE4growEj:

0000000000000000 <_ZN4llvm8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS6_JEE11InvalidatorEJEEESt14default_deleteISB_EENS_12DenseMapInfoIS2_EENS4_12DenseMapPairIS2_SE_EEE4growEj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	sub	w8, w1, #0x1
  14:	orr	x8, x8, x8, lsr #1
  18:	orr	x8, x8, x8, lsr #2
  1c:	orr	x8, x8, x8, lsr #4
  20:	orr	x8, x8, x8, lsr #8
  24:	orr	x8, x8, x8, lsr #16
  28:	lsr	x9, x8, #32
  2c:	orr	w8, w9, w8
  30:	add	w9, w8, #0x1
  34:	ldr	w21, [x0, #24]
  38:	ldr	x19, [x0, #8]
  3c:	cmp	w9, #0x40
  40:	mov	w9, #0x40                  	// #64
  44:	csinc	w8, w9, w8, ls  // ls = plast
  48:	mov	x20, x0
  4c:	str	w8, [x0, #24]
  50:	lsl	x0, x8, #4
  54:	bl	0 <_Znwm>
  58:	str	x0, [x20, #8]
  5c:	cbz	x19, 84 <_ZN4llvm8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS6_JEE11InvalidatorEJEEESt14default_deleteISB_EENS_12DenseMapInfoIS2_EENS4_12DenseMapPairIS2_SE_EEE4growEj+0x84>
  60:	add	x2, x19, x21, lsl #4
  64:	mov	x0, x20
  68:	mov	x1, x19
  6c:	bl	0 <_ZN4llvm8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS6_JEE11InvalidatorEJEEESt14default_deleteISB_EENS_12DenseMapInfoIS2_EENS4_12DenseMapPairIS2_SE_EEE4growEj>
  70:	mov	x0, x19
  74:	ldp	x20, x19, [sp, #32]
  78:	ldr	x21, [sp, #16]
  7c:	ldp	x29, x30, [sp], #48
  80:	b	0 <_ZdlPv>
  84:	mov	x0, x20
  88:	ldp	x20, x19, [sp, #32]
  8c:	ldr	x21, [sp, #16]
  90:	ldp	x29, x30, [sp], #48
  94:	b	0 <_ZN4llvm8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS6_JEE11InvalidatorEJEEESt14default_deleteISB_EENS_12DenseMapInfoIS2_EENS4_12DenseMapPairIS2_SE_EEE4growEj>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E18moveFromOldBucketsEPSJ_SM_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E18moveFromOldBucketsEPSJ_SM_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x2
  14:	mov	x20, x1
  18:	mov	x21, x0
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E18moveFromOldBucketsEPSJ_SM_>
  20:	cmp	x20, x19
  24:	b.eq	94 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E18moveFromOldBucketsEPSJ_SM_+0x94>  // b.none
  28:	ldr	x8, [x20]
  2c:	orr	x8, x8, #0x8
  30:	cmn	x8, #0x8
  34:	b.eq	88 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E18moveFromOldBucketsEPSJ_SM_+0x88>  // b.none
  38:	add	x2, x29, #0x18
  3c:	mov	x0, x21
  40:	mov	x1, x20
  44:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E18moveFromOldBucketsEPSJ_SM_>
  48:	tbnz	w0, #0, a4 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E18moveFromOldBucketsEPSJ_SM_+0xa4>
  4c:	ldr	x8, [x29, #24]
  50:	ldr	x9, [x20]
  54:	str	x9, [x8]
  58:	ldr	x9, [x20, #8]
  5c:	str	xzr, [x20, #8]
  60:	str	x9, [x8, #8]
  64:	ldr	w8, [x21, #16]
  68:	add	w8, w8, #0x1
  6c:	str	w8, [x21, #16]
  70:	ldr	x0, [x20, #8]
  74:	cbz	x0, 84 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E18moveFromOldBucketsEPSJ_SM_+0x84>
  78:	ldr	x8, [x0]
  7c:	ldr	x8, [x8, #8]
  80:	blr	x8
  84:	str	xzr, [x20, #8]
  88:	add	x20, x20, #0x10
  8c:	cmp	x19, x20
  90:	b.ne	28 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E18moveFromOldBucketsEPSJ_SM_+0x28>  // b.any
  94:	ldp	x20, x19, [sp, #32]
  98:	ldr	x21, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	ret
  a4:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E18moveFromOldBucketsEPSJ_SM_>
  a8:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E18moveFromOldBucketsEPSJ_SM_>
  ac:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E18moveFromOldBucketsEPSJ_SM_>
  b0:	add	x0, x0, #0x0
  b4:	add	x1, x1, #0x0
  b8:	add	x3, x3, #0x0
  bc:	mov	w2, #0x17a                 	// #378
  c0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm6detail17AnalysisPassModelINS_8FunctionENS_21TargetLibraryAnalysisENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEJEED2Ev:

0000000000000000 <_ZN4llvm6detail17AnalysisPassModelINS_8FunctionENS_21TargetLibraryAnalysisENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEJEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm6detail17AnalysisPassModelINS_8FunctionENS_21TargetLibraryAnalysisENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEJEED2Ev>
  10:	ldrb	w8, [x0, #208]
  14:	ldr	x9, [x9]
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x0]
  20:	cbz	w8, 60 <_ZN4llvm6detail17AnalysisPassModelINS_8FunctionENS_21TargetLibraryAnalysisENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEJEED2Ev+0x60>
  24:	mov	x19, x0
  28:	ldr	x0, [x0, #184]
  2c:	cbz	x0, 34 <_ZN4llvm6detail17AnalysisPassModelINS_8FunctionENS_21TargetLibraryAnalysisENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEJEED2Ev+0x34>
  30:	bl	0 <_ZdlPv>
  34:	ldr	x0, [x19, #160]
  38:	cbz	x0, 40 <_ZN4llvm6detail17AnalysisPassModelINS_8FunctionENS_21TargetLibraryAnalysisENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEJEED2Ev+0x40>
  3c:	bl	0 <_ZdlPv>
  40:	add	x0, x19, #0x78
  44:	bl	0 <_ZN4llvm6detail17AnalysisPassModelINS_8FunctionENS_21TargetLibraryAnalysisENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEJEED2Ev>
  48:	ldr	x0, [x19, #128]
  4c:	bl	0 <_ZdlPv>
  50:	ldr	x8, [x19, #120]
  54:	strb	wzr, [x19, #208]
  58:	add	x8, x8, #0x1
  5c:	str	x8, [x19, #120]
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZN4llvm6detail17AnalysisPassModelINS_8FunctionENS_21TargetLibraryAnalysisENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEJEED0Ev:

0000000000000000 <_ZN4llvm6detail17AnalysisPassModelINS_8FunctionENS_21TargetLibraryAnalysisENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEJEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm6detail17AnalysisPassModelINS_8FunctionENS_21TargetLibraryAnalysisENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEJEED0Ev>
  10:	ldrb	w8, [x0, #208]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	w8, 50 <_ZN4llvm6detail17AnalysisPassModelINS_8FunctionENS_21TargetLibraryAnalysisENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEJEED0Ev+0x50>
  28:	ldr	x0, [x19, #184]
  2c:	cbz	x0, 34 <_ZN4llvm6detail17AnalysisPassModelINS_8FunctionENS_21TargetLibraryAnalysisENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEJEED0Ev+0x34>
  30:	bl	0 <_ZdlPv>
  34:	ldr	x0, [x19, #160]
  38:	cbz	x0, 40 <_ZN4llvm6detail17AnalysisPassModelINS_8FunctionENS_21TargetLibraryAnalysisENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEJEED0Ev+0x40>
  3c:	bl	0 <_ZdlPv>
  40:	add	x0, x19, #0x78
  44:	bl	0 <_ZN4llvm6detail17AnalysisPassModelINS_8FunctionENS_21TargetLibraryAnalysisENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEJEED0Ev>
  48:	ldr	x0, [x19, #128]
  4c:	bl	0 <_ZdlPv>
  50:	mov	x0, x19
  54:	ldr	x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #32
  5c:	b	0 <_ZdlPv>

Disassembly of section .text._ZN4llvm6detail17AnalysisPassModelINS_8FunctionENS_21TargetLibraryAnalysisENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEJEE3runERS2_RS6_:

0000000000000000 <_ZN4llvm6detail17AnalysisPassModelINS_8FunctionENS_21TargetLibraryAnalysisENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEJEE3runERS2_RS6_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x22, x21, [sp, #80]
   c:	stp	x20, x19, [sp, #96]
  10:	add	x29, sp, #0x40
  14:	mov	x19, x8
  18:	add	x0, x0, #0x8
  1c:	mov	x8, sp
  20:	mov	x22, sp
  24:	bl	0 <_ZN4llvm21TargetLibraryAnalysis3runERKNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
  28:	mov	w0, #0x28                  	// #40
  2c:	bl	0 <_Znwm>
  30:	ldr	x8, [sp]
  34:	add	x9, sp, #0x20
  38:	add	x21, x9, #0x8
  3c:	mov	x20, x0
  40:	add	x1, x22, #0x8
  44:	mov	x0, x21
  48:	str	x8, [sp, #32]
  4c:	bl	0 <_ZN4llvm6detail17AnalysisPassModelINS_8FunctionENS_21TargetLibraryAnalysisENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEJEE3runERS2_RS6_>
  50:	adrp	x9, 0 <_ZN4llvm6detail17AnalysisPassModelINS_8FunctionENS_21TargetLibraryAnalysisENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEJEE3runERS2_RS6_>
  54:	ldr	x8, [sp, #32]
  58:	ldr	x9, [x9]
  5c:	add	x0, x20, #0x10
  60:	mov	x1, x21
  64:	add	x9, x9, #0x10
  68:	stp	x9, x8, [x20]
  6c:	bl	0 <_ZN4llvm6detail17AnalysisPassModelINS_8FunctionENS_21TargetLibraryAnalysisENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEJEE3runERS2_RS6_>
  70:	ldr	x0, [sp, #40]
  74:	bl	0 <free>
  78:	ldr	x0, [sp, #8]
  7c:	str	x20, [x19]
  80:	bl	0 <free>
  84:	ldp	x20, x19, [sp, #96]
  88:	ldp	x22, x21, [sp, #80]
  8c:	ldp	x29, x30, [sp, #64]
  90:	add	sp, sp, #0x70
  94:	ret

Disassembly of section .text._ZNK4llvm6detail17AnalysisPassModelINS_8FunctionENS_21TargetLibraryAnalysisENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEJEE4nameEv:

0000000000000000 <_ZNK4llvm6detail17AnalysisPassModelINS_8FunctionENS_21TargetLibraryAnalysisENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEJEE4nameEv>:
   0:	b	0 <_ZNK4llvm6detail17AnalysisPassModelINS_8FunctionENS_21TargetLibraryAnalysisENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEJEE4nameEv>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS7_EEEEjS7_S9_SC_E10destroyAllEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS7_EEEEjS7_S9_SC_E10destroyAllEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	w8, [x0, #24]
  10:	cbz	w8, 4c <_ZN4llvm12DenseMapBaseINS_8DenseMapIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS7_EEEEjS7_S9_SC_E10destroyAllEv+0x4c>
  14:	ldr	x9, [x0, #8]
  18:	add	x8, x8, x8, lsl #2
  1c:	lsl	x19, x8, #3
  20:	add	x20, x9, #0x18
  24:	ldur	w8, [x20, #-24]
  28:	cmn	w8, #0x3
  2c:	b.hi	40 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS7_EEEEjS7_S9_SC_E10destroyAllEv+0x40>  // b.pmore
  30:	ldur	x0, [x20, #-16]
  34:	cmp	x20, x0
  38:	b.eq	40 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS7_EEEEjS7_S9_SC_E10destroyAllEv+0x40>  // b.none
  3c:	bl	0 <_ZdlPv>
  40:	subs	x19, x19, #0x28
  44:	add	x20, x20, #0x28
  48:	b.ne	24 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS7_EEEEjS7_S9_SC_E10destroyAllEv+0x24>  // b.any
  4c:	ldp	x20, x19, [sp, #16]
  50:	ldp	x29, x30, [sp], #32
  54:	ret

Disassembly of section .text._ZN4llvm9BitVectorC2ERKS0_:

0000000000000000 <_ZN4llvm9BitVectorC2ERKS0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	stp	xzr, xzr, [x0]
  14:	ldr	w8, [x1, #16]
  18:	mov	x19, x0
  1c:	str	w8, [x0, #16]
  20:	cbz	w8, 60 <_ZN4llvm9BitVectorC2ERKS0_+0x60>
  24:	ldr	w8, [x1, #16]
  28:	mov	x20, x1
  2c:	add	w8, w8, #0x3f
  30:	lsr	w22, w8, #6
  34:	lsl	x21, x22, #3
  38:	mov	x0, x21
  3c:	bl	0 <malloc>
  40:	cbnz	x0, 80 <_ZN4llvm9BitVectorC2ERKS0_+0x80>
  44:	cbz	w22, 74 <_ZN4llvm9BitVectorC2ERKS0_+0x74>
  48:	adrp	x0, 0 <_ZN4llvm9BitVectorC2ERKS0_>
  4c:	add	x0, x0, #0x0
  50:	mov	w1, #0x1                   	// #1
  54:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  58:	mov	x0, xzr
  5c:	b	80 <_ZN4llvm9BitVectorC2ERKS0_+0x80>
  60:	stp	xzr, xzr, [x19]
  64:	ldp	x20, x19, [sp, #32]
  68:	ldp	x22, x21, [sp, #16]
  6c:	ldp	x29, x30, [sp], #48
  70:	ret
  74:	mov	w0, #0x1                   	// #1
  78:	bl	0 <malloc>
  7c:	cbz	x0, 48 <_ZN4llvm9BitVectorC2ERKS0_+0x48>
  80:	stp	x0, x22, [x19]
  84:	ldr	x1, [x20]
  88:	mov	x2, x21
  8c:	ldp	x20, x19, [sp, #32]
  90:	ldp	x22, x21, [sp, #16]
  94:	ldp	x29, x30, [sp], #48
  98:	b	0 <memcpy>

Disassembly of section .text._ZN4llvm6detail19AnalysisResultModelINS_8FunctionENS_21TargetLibraryAnalysisENS_17TargetLibraryInfoENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorELb1EED2Ev:

0000000000000000 <_ZN4llvm6detail19AnalysisResultModelINS_8FunctionENS_21TargetLibraryAnalysisENS_17TargetLibraryInfoENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorELb1EED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm6detail19AnalysisResultModelINS_8FunctionENS_21TargetLibraryAnalysisENS_17TargetLibraryInfoENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorELb1EED2Ev>
   4:	ldr	x8, [x0, #16]
   8:	ldr	x9, [x9]
   c:	add	x9, x9, #0x10
  10:	str	x9, [x0]
  14:	mov	x0, x8
  18:	b	0 <free>

Disassembly of section .text._ZN4llvm6detail19AnalysisResultModelINS_8FunctionENS_21TargetLibraryAnalysisENS_17TargetLibraryInfoENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorELb1EED0Ev:

0000000000000000 <_ZN4llvm6detail19AnalysisResultModelINS_8FunctionENS_21TargetLibraryAnalysisENS_17TargetLibraryInfoENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorELb1EED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm6detail19AnalysisResultModelINS_8FunctionENS_21TargetLibraryAnalysisENS_17TargetLibraryInfoENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorELb1EED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x8, x8, #0x10
  20:	str	x8, [x19]
  24:	bl	0 <free>
  28:	mov	x0, x19
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPv>

Disassembly of section .text._ZN4llvm6detail19AnalysisResultModelINS_8FunctionENS_21TargetLibraryAnalysisENS_17TargetLibraryInfoENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorELb1EE10invalidateERS2_RKS5_RS8_:

0000000000000000 <_ZN4llvm6detail19AnalysisResultModelINS_8FunctionENS_21TargetLibraryAnalysisENS_17TargetLibraryInfoENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorELb1EE10invalidateERS2_RKS5_RS8_>:
   0:	mov	w0, wzr
   4:	ret

Disassembly of section .text._ZN4llvm13PassInfoMixinINS_21TargetLibraryAnalysisEE4nameEv:

0000000000000000 <_ZN4llvm13PassInfoMixinINS_21TargetLibraryAnalysisEE4nameEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	adrp	x8, 0 <_ZN4llvm13PassInfoMixinINS_21TargetLibraryAnalysisEE4nameEv>
  10:	adrp	x1, 0 <_ZN4llvm13PassInfoMixinINS_21TargetLibraryAnalysisEE4nameEv>
  14:	add	x8, x8, #0x0
  18:	mov	w9, #0x53                  	// #83
  1c:	add	x1, x1, #0x0
  20:	mov	x0, sp
  24:	mov	w2, #0x12                  	// #18
  28:	mov	x3, xzr
  2c:	stp	x8, x9, [sp]
  30:	bl	0 <_ZNK4llvm9StringRef4findES0_m>
  34:	ldp	x9, x8, [sp]
  38:	cmp	x8, x0
  3c:	csel	x10, x8, x0, cc  // cc = lo, ul, last
  40:	add	x9, x9, x10
  44:	subs	x8, x8, x10
  48:	stp	x9, x8, [sp]
  4c:	b.eq	dc <_ZN4llvm13PassInfoMixinINS_21TargetLibraryAnalysisEE4nameEv+0xdc>  // b.none
  50:	cmp	x8, #0x11
  54:	b.ls	fc <_ZN4llvm13PassInfoMixinINS_21TargetLibraryAnalysisEE4nameEv+0xfc>  // b.plast
  58:	add	x0, x9, #0x12
  5c:	subs	x9, x8, #0x12
  60:	stp	x0, x9, [sp]
  64:	b.eq	bc <_ZN4llvm13PassInfoMixinINS_21TargetLibraryAnalysisEE4nameEv+0xbc>  // b.none
  68:	add	x9, x0, x9
  6c:	ldurb	w9, [x9, #-1]
  70:	cmp	w9, #0x5d
  74:	b.ne	bc <_ZN4llvm13PassInfoMixinINS_21TargetLibraryAnalysisEE4nameEv+0xbc>  // b.any
  78:	sub	x1, x8, #0x13
  7c:	cmp	x1, #0x6
  80:	b.cc	b0 <_ZN4llvm13PassInfoMixinINS_21TargetLibraryAnalysisEE4nameEv+0xb0>  // b.lo, b.ul, b.last
  84:	ldr	w9, [x0]
  88:	ldrh	w10, [x0, #4]
  8c:	mov	w11, #0x6c6c                	// #27756
  90:	movk	w11, #0x6d76, lsl #16
  94:	mov	w12, #0x3a3a                	// #14906
  98:	eor	w9, w9, w11
  9c:	eor	w10, w10, w12
  a0:	orr	w9, w9, w10
  a4:	cbnz	w9, b0 <_ZN4llvm13PassInfoMixinINS_21TargetLibraryAnalysisEE4nameEv+0xb0>
  a8:	add	x0, x0, #0x6
  ac:	sub	x1, x8, #0x19
  b0:	ldp	x29, x30, [sp, #16]
  b4:	add	sp, sp, #0x20
  b8:	ret
  bc:	adrp	x0, 0 <_ZN4llvm13PassInfoMixinINS_21TargetLibraryAnalysisEE4nameEv>
  c0:	adrp	x1, 0 <_ZN4llvm13PassInfoMixinINS_21TargetLibraryAnalysisEE4nameEv>
  c4:	adrp	x3, 0 <_ZN4llvm13PassInfoMixinINS_21TargetLibraryAnalysisEE4nameEv>
  c8:	add	x0, x0, #0x0
  cc:	add	x1, x1, #0x0
  d0:	add	x3, x3, #0x0
  d4:	mov	w2, #0x24                  	// #36
  d8:	bl	0 <__assert_fail>
  dc:	adrp	x0, 0 <_ZN4llvm13PassInfoMixinINS_21TargetLibraryAnalysisEE4nameEv>
  e0:	adrp	x1, 0 <_ZN4llvm13PassInfoMixinINS_21TargetLibraryAnalysisEE4nameEv>
  e4:	adrp	x3, 0 <_ZN4llvm13PassInfoMixinINS_21TargetLibraryAnalysisEE4nameEv>
  e8:	add	x0, x0, #0x0
  ec:	add	x1, x1, #0x0
  f0:	add	x3, x3, #0x0
  f4:	mov	w2, #0x21                  	// #33
  f8:	bl	0 <__assert_fail>
  fc:	adrp	x0, 0 <_ZN4llvm13PassInfoMixinINS_21TargetLibraryAnalysisEE4nameEv>
 100:	adrp	x1, 0 <_ZN4llvm13PassInfoMixinINS_21TargetLibraryAnalysisEE4nameEv>
 104:	adrp	x3, 0 <_ZN4llvm13PassInfoMixinINS_21TargetLibraryAnalysisEE4nameEv>
 108:	add	x0, x0, #0x0
 10c:	add	x1, x1, #0x0
 110:	add	x3, x3, #0x0
 114:	mov	w2, #0x283                 	// #643
 118:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEJEED2Ev:

0000000000000000 <_ZN4llvm6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEJEED2Ev>:
   0:	ret

Disassembly of section .text._ZN4llvm6detail17AnalysisPassModelINS_8FunctionENS_27PassInstrumentationAnalysisENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEJEED0Ev:

0000000000000000 <_ZN4llvm6detail17AnalysisPassModelINS_8FunctionENS_27PassInstrumentationAnalysisENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEJEED0Ev>:
   0:	b	0 <_ZdlPv>

Disassembly of section .text._ZN4llvm6detail17AnalysisPassModelINS_8FunctionENS_27PassInstrumentationAnalysisENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEJEE3runERS2_RS6_:

0000000000000000 <_ZN4llvm6detail17AnalysisPassModelINS_8FunctionENS_27PassInstrumentationAnalysisENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEJEE3runERS2_RS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x20, [x0, #8]
  10:	mov	w0, #0x10                  	// #16
  14:	mov	x19, x8
  18:	bl	0 <_Znwm>
  1c:	adrp	x8, 0 <_ZN4llvm6detail17AnalysisPassModelINS_8FunctionENS_27PassInstrumentationAnalysisENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEJEE3runERS2_RS6_>
  20:	ldr	x8, [x8]
  24:	str	x0, [x19]
  28:	add	x8, x8, #0x10
  2c:	stp	x8, x20, [x0]
  30:	ldp	x20, x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZNK4llvm6detail17AnalysisPassModelINS_8FunctionENS_27PassInstrumentationAnalysisENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEJEE4nameEv:

0000000000000000 <_ZNK4llvm6detail17AnalysisPassModelINS_8FunctionENS_27PassInstrumentationAnalysisENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEJEE4nameEv>:
   0:	b	0 <_ZNK4llvm6detail17AnalysisPassModelINS_8FunctionENS_27PassInstrumentationAnalysisENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEJEE4nameEv>

Disassembly of section .text._ZN4llvm6detail21AnalysisResultConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEED2Ev:

0000000000000000 <_ZN4llvm6detail21AnalysisResultConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEED2Ev>:
   0:	ret

Disassembly of section .text._ZN4llvm6detail19AnalysisResultModelINS_8FunctionENS_27PassInstrumentationAnalysisENS_19PassInstrumentationENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorELb1EED0Ev:

0000000000000000 <_ZN4llvm6detail19AnalysisResultModelINS_8FunctionENS_27PassInstrumentationAnalysisENS_19PassInstrumentationENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorELb1EED0Ev>:
   0:	b	0 <_ZdlPv>

Disassembly of section .text._ZN4llvm6detail19AnalysisResultModelINS_8FunctionENS_27PassInstrumentationAnalysisENS_19PassInstrumentationENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorELb1EE10invalidateERS2_RKS5_RS8_:

0000000000000000 <_ZN4llvm6detail19AnalysisResultModelINS_8FunctionENS_27PassInstrumentationAnalysisENS_19PassInstrumentationENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorELb1EE10invalidateERS2_RKS5_RS8_>:
   0:	mov	w0, wzr
   4:	ret

Disassembly of section .text._ZN4llvm13PassInfoMixinINS_27PassInstrumentationAnalysisEE4nameEv:

0000000000000000 <_ZN4llvm13PassInfoMixinINS_27PassInstrumentationAnalysisEE4nameEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	adrp	x8, 0 <_ZN4llvm13PassInfoMixinINS_27PassInstrumentationAnalysisEE4nameEv>
  10:	adrp	x1, 0 <_ZN4llvm13PassInfoMixinINS_27PassInstrumentationAnalysisEE4nameEv>
  14:	add	x8, x8, #0x0
  18:	mov	w9, #0x59                  	// #89
  1c:	add	x1, x1, #0x0
  20:	mov	x0, sp
  24:	mov	w2, #0x12                  	// #18
  28:	mov	x3, xzr
  2c:	stp	x8, x9, [sp]
  30:	bl	0 <_ZNK4llvm9StringRef4findES0_m>
  34:	ldp	x9, x8, [sp]
  38:	cmp	x8, x0
  3c:	csel	x10, x8, x0, cc  // cc = lo, ul, last
  40:	add	x9, x9, x10
  44:	subs	x8, x8, x10
  48:	stp	x9, x8, [sp]
  4c:	b.eq	dc <_ZN4llvm13PassInfoMixinINS_27PassInstrumentationAnalysisEE4nameEv+0xdc>  // b.none
  50:	cmp	x8, #0x11
  54:	b.ls	fc <_ZN4llvm13PassInfoMixinINS_27PassInstrumentationAnalysisEE4nameEv+0xfc>  // b.plast
  58:	add	x0, x9, #0x12
  5c:	subs	x9, x8, #0x12
  60:	stp	x0, x9, [sp]
  64:	b.eq	bc <_ZN4llvm13PassInfoMixinINS_27PassInstrumentationAnalysisEE4nameEv+0xbc>  // b.none
  68:	add	x9, x0, x9
  6c:	ldurb	w9, [x9, #-1]
  70:	cmp	w9, #0x5d
  74:	b.ne	bc <_ZN4llvm13PassInfoMixinINS_27PassInstrumentationAnalysisEE4nameEv+0xbc>  // b.any
  78:	sub	x1, x8, #0x13
  7c:	cmp	x1, #0x6
  80:	b.cc	b0 <_ZN4llvm13PassInfoMixinINS_27PassInstrumentationAnalysisEE4nameEv+0xb0>  // b.lo, b.ul, b.last
  84:	ldr	w9, [x0]
  88:	ldrh	w10, [x0, #4]
  8c:	mov	w11, #0x6c6c                	// #27756
  90:	movk	w11, #0x6d76, lsl #16
  94:	mov	w12, #0x3a3a                	// #14906
  98:	eor	w9, w9, w11
  9c:	eor	w10, w10, w12
  a0:	orr	w9, w9, w10
  a4:	cbnz	w9, b0 <_ZN4llvm13PassInfoMixinINS_27PassInstrumentationAnalysisEE4nameEv+0xb0>
  a8:	add	x0, x0, #0x6
  ac:	sub	x1, x8, #0x19
  b0:	ldp	x29, x30, [sp, #16]
  b4:	add	sp, sp, #0x20
  b8:	ret
  bc:	adrp	x0, 0 <_ZN4llvm13PassInfoMixinINS_27PassInstrumentationAnalysisEE4nameEv>
  c0:	adrp	x1, 0 <_ZN4llvm13PassInfoMixinINS_27PassInstrumentationAnalysisEE4nameEv>
  c4:	adrp	x3, 0 <_ZN4llvm13PassInfoMixinINS_27PassInstrumentationAnalysisEE4nameEv>
  c8:	add	x0, x0, #0x0
  cc:	add	x1, x1, #0x0
  d0:	add	x3, x3, #0x0
  d4:	mov	w2, #0x24                  	// #36
  d8:	bl	0 <__assert_fail>
  dc:	adrp	x0, 0 <_ZN4llvm13PassInfoMixinINS_27PassInstrumentationAnalysisEE4nameEv>
  e0:	adrp	x1, 0 <_ZN4llvm13PassInfoMixinINS_27PassInstrumentationAnalysisEE4nameEv>
  e4:	adrp	x3, 0 <_ZN4llvm13PassInfoMixinINS_27PassInstrumentationAnalysisEE4nameEv>
  e8:	add	x0, x0, #0x0
  ec:	add	x1, x1, #0x0
  f0:	add	x3, x3, #0x0
  f4:	mov	w2, #0x21                  	// #33
  f8:	bl	0 <__assert_fail>
  fc:	adrp	x0, 0 <_ZN4llvm13PassInfoMixinINS_27PassInstrumentationAnalysisEE4nameEv>
 100:	adrp	x1, 0 <_ZN4llvm13PassInfoMixinINS_27PassInstrumentationAnalysisEE4nameEv>
 104:	adrp	x3, 0 <_ZN4llvm13PassInfoMixinINS_27PassInstrumentationAnalysisEE4nameEv>
 108:	add	x0, x0, #0x0
 10c:	add	x1, x1, #0x0
 110:	add	x3, x3, #0x0
 114:	mov	w2, #0x283                 	// #643
 118:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt7__cxx1110_List_baseISt4pairIPN4llvm11AnalysisKeyESt10unique_ptrINS2_6detail21AnalysisResultConceptINS2_8FunctionENS2_17PreservedAnalysesENS2_15AnalysisManagerIS8_JEE11InvalidatorEEESt14default_deleteISD_EEESaISH_EE8_M_clearEv:

0000000000000000 <_ZNSt7__cxx1110_List_baseISt4pairIPN4llvm11AnalysisKeyESt10unique_ptrINS2_6detail21AnalysisResultConceptINS2_8FunctionENS2_17PreservedAnalysesENS2_15AnalysisManagerIS8_JEE11InvalidatorEEESt14default_deleteISD_EEESaISH_EE8_M_clearEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	x20, [x0]
  14:	cmp	x20, x0
  18:	b.eq	50 <_ZNSt7__cxx1110_List_baseISt4pairIPN4llvm11AnalysisKeyESt10unique_ptrINS2_6detail21AnalysisResultConceptINS2_8FunctionENS2_17PreservedAnalysesENS2_15AnalysisManagerIS8_JEE11InvalidatorEEESt14default_deleteISD_EEESaISH_EE8_M_clearEv+0x50>  // b.none
  1c:	mov	x19, x0
  20:	ldr	x0, [x20, #24]
  24:	ldr	x21, [x20]
  28:	cbz	x0, 38 <_ZNSt7__cxx1110_List_baseISt4pairIPN4llvm11AnalysisKeyESt10unique_ptrINS2_6detail21AnalysisResultConceptINS2_8FunctionENS2_17PreservedAnalysesENS2_15AnalysisManagerIS8_JEE11InvalidatorEEESt14default_deleteISD_EEESaISH_EE8_M_clearEv+0x38>
  2c:	ldr	x8, [x0]
  30:	ldr	x8, [x8, #8]
  34:	blr	x8
  38:	mov	x0, x20
  3c:	str	xzr, [x20, #24]
  40:	bl	0 <_ZdlPv>
  44:	cmp	x21, x19
  48:	mov	x20, x21
  4c:	b.ne	20 <_ZNSt7__cxx1110_List_baseISt4pairIPN4llvm11AnalysisKeyESt10unique_ptrINS2_6detail21AnalysisResultConceptINS2_8FunctionENS2_17PreservedAnalysesENS2_15AnalysisManagerIS8_JEE11InvalidatorEEESt14default_deleteISD_EEESaISH_EE8_M_clearEv+0x20>  // b.any
  50:	ldp	x20, x19, [sp, #32]
  54:	ldr	x21, [sp, #16]
  58:	ldp	x29, x30, [sp], #48
  5c:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_8FunctionENSt7__cxx114listISt4pairIPNS_11AnalysisKeyESt10unique_ptrINS_6detail21AnalysisResultConceptIS2_NS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEEESt14default_deleteISG_EEESaISK_EEENS_12DenseMapInfoIS3_EENSA_12DenseMapPairIS3_SM_EEEES3_SM_SO_SQ_E10destroyAllEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_8FunctionENSt7__cxx114listISt4pairIPNS_11AnalysisKeyESt10unique_ptrINS_6detail21AnalysisResultConceptIS2_NS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEEESt14default_deleteISG_EEESaISK_EEENS_12DenseMapInfoIS3_EENSA_12DenseMapPairIS3_SM_EEEES3_SM_SO_SQ_E10destroyAllEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	w8, [x0, #24]
  10:	cbz	w8, 44 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_8FunctionENSt7__cxx114listISt4pairIPNS_11AnalysisKeyESt10unique_ptrINS_6detail21AnalysisResultConceptIS2_NS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEEESt14default_deleteISG_EEESaISK_EEENS_12DenseMapInfoIS3_EENSA_12DenseMapPairIS3_SM_EEEES3_SM_SO_SQ_E10destroyAllEv+0x44>
  14:	ldr	x9, [x0, #8]
  18:	lsl	x20, x8, #5
  1c:	add	x19, x9, #0x8
  20:	ldur	x8, [x19, #-8]
  24:	orr	x8, x8, #0x8
  28:	cmn	x8, #0x8
  2c:	b.eq	38 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_8FunctionENSt7__cxx114listISt4pairIPNS_11AnalysisKeyESt10unique_ptrINS_6detail21AnalysisResultConceptIS2_NS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEEESt14default_deleteISG_EEESaISK_EEENS_12DenseMapInfoIS3_EENSA_12DenseMapPairIS3_SM_EEEES3_SM_SO_SQ_E10destroyAllEv+0x38>  // b.none
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_8FunctionENSt7__cxx114listISt4pairIPNS_11AnalysisKeyESt10unique_ptrINS_6detail21AnalysisResultConceptIS2_NS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEEESt14default_deleteISG_EEESaISK_EEENS_12DenseMapInfoIS3_EENSA_12DenseMapPairIS3_SM_EEEES3_SM_SO_SQ_E10destroyAllEv>
  38:	subs	x20, x20, #0x20
  3c:	add	x19, x19, #0x20
  40:	b.ne	20 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_8FunctionENSt7__cxx114listISt4pairIPNS_11AnalysisKeyESt10unique_ptrINS_6detail21AnalysisResultConceptIS2_NS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEEESt14default_deleteISG_EEESaISK_EEENS_12DenseMapInfoIS3_EENSA_12DenseMapPairIS3_SM_EEEES3_SM_SO_SQ_E10destroyAllEv+0x20>  // b.any
  44:	ldp	x20, x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E10destroyAllEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E10destroyAllEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	w8, [x0, #24]
  10:	cbz	w8, 54 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E10destroyAllEv+0x54>
  14:	ldr	x9, [x0, #8]
  18:	lsl	x19, x8, #4
  1c:	add	x20, x9, #0x8
  20:	ldur	x8, [x20, #-8]
  24:	orr	x8, x8, #0x8
  28:	cmn	x8, #0x8
  2c:	b.eq	48 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E10destroyAllEv+0x48>  // b.none
  30:	ldr	x0, [x20]
  34:	cbz	x0, 44 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E10destroyAllEv+0x44>
  38:	ldr	x8, [x0]
  3c:	ldr	x8, [x8, #8]
  40:	blr	x8
  44:	str	xzr, [x20]
  48:	subs	x19, x19, #0x10
  4c:	add	x20, x20, #0x10
  50:	b.ne	20 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11AnalysisKeyESt10unique_ptrINS_6detail19AnalysisPassConceptINS_8FunctionENS_17PreservedAnalysesENS_15AnalysisManagerIS7_JEE11InvalidatorEJEEESt14default_deleteISC_EENS_12DenseMapInfoIS3_EENS5_12DenseMapPairIS3_SF_EEEES3_SF_SH_SJ_E10destroyAllEv+0x20>  // b.any
  54:	ldp	x20, x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm6detail11PassConceptINS1_8FunctionENS1_15AnalysisManagerIS4_JEEEJEEESt14default_deleteIS7_EESaISA_EED2Ev:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm6detail11PassConceptINS1_8FunctionENS1_15AnalysisManagerIS4_JEEEJEEESt14default_deleteIS7_EESaISA_EED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x19, x21, [x0]
  14:	cmp	x19, x21
  18:	b.eq	44 <_ZNSt6vectorISt10unique_ptrIN4llvm6detail11PassConceptINS1_8FunctionENS1_15AnalysisManagerIS4_JEEEJEEESt14default_deleteIS7_EESaISA_EED2Ev+0x44>  // b.none
  1c:	mov	x20, x0
  20:	ldr	x0, [x19]
  24:	cbz	x0, 34 <_ZNSt6vectorISt10unique_ptrIN4llvm6detail11PassConceptINS1_8FunctionENS1_15AnalysisManagerIS4_JEEEJEEESt14default_deleteIS7_EESaISA_EED2Ev+0x34>
  28:	ldr	x8, [x0]
  2c:	ldr	x8, [x8, #8]
  30:	blr	x8
  34:	str	xzr, [x19], #8
  38:	cmp	x21, x19
  3c:	b.ne	20 <_ZNSt6vectorISt10unique_ptrIN4llvm6detail11PassConceptINS1_8FunctionENS1_15AnalysisManagerIS4_JEEEJEEESt14default_deleteIS7_EESaISA_EED2Ev+0x20>  // b.any
  40:	ldr	x19, [x20]
  44:	cbz	x19, 5c <_ZNSt6vectorISt10unique_ptrIN4llvm6detail11PassConceptINS1_8FunctionENS1_15AnalysisManagerIS4_JEEEJEEESt14default_deleteIS7_EESaISA_EED2Ev+0x5c>
  48:	mov	x0, x19
  4c:	ldp	x20, x19, [sp, #32]
  50:	ldr	x21, [sp, #16]
  54:	ldp	x29, x30, [sp], #48
  58:	b	0 <_ZdlPv>
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldr	x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_8fuzzerop10SourcePredELj2EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_8fuzzerop10SourcePredELj2EED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	ldr	w8, [x19, #8]
  18:	add	x1, x0, x8, lsl #6
  1c:	bl	0 <_ZN4llvm11SmallVectorINS_8fuzzerop10SourcePredELj2EED2Ev>
  20:	ldr	x0, [x19]
  24:	add	x8, x19, #0x10
  28:	cmp	x0, x8
  2c:	b.eq	3c <_ZN4llvm11SmallVectorINS_8fuzzerop10SourcePredELj2EED2Ev+0x3c>  // b.none
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	b	0 <free>
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE13destroy_rangeEPS2_S4_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE13destroy_rangeEPS2_S4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	cmp	x1, x0
  10:	b.eq	58 <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE13destroy_rangeEPS2_S4_+0x58>  // b.none
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	ldur	x8, [x20, #-16]
  20:	cbz	x8, 34 <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE13destroy_rangeEPS2_S4_+0x34>
  24:	sub	x0, x20, #0x20
  28:	mov	w2, #0x3                   	// #3
  2c:	mov	x1, x0
  30:	blr	x8
  34:	ldur	x8, [x20, #-48]
  38:	sub	x20, x20, #0x40
  3c:	cbz	x8, 50 <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE13destroy_rangeEPS2_S4_+0x50>
  40:	mov	w2, #0x3                   	// #3
  44:	mov	x0, x20
  48:	mov	x1, x20
  4c:	blr	x8
  50:	cmp	x19, x20
  54:	b.ne	1c <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE13destroy_rangeEPS2_S4_+0x1c>  // b.any
  58:	ldp	x20, x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	ret

Disassembly of section .text._ZN4llvm12InstIteratorINS_15SymbolTableListINS_10BasicBlockEEENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_Lb1ELb0EvEELb0ELb0EEENS4_INS6_INS_11InstructionELb1ELb0EvEELb0ELb0EEES9_EC2INS_8FunctionEEERT_:

0000000000000000 <_ZN4llvm12InstIteratorINS_15SymbolTableListINS_10BasicBlockEEENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_Lb1ELb0EvEELb0ELb0EEENS4_INS6_INS_11InstructionELb1ELb0EvEELb0ELb0EEES9_EC2INS_8FunctionEEERT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	add	x8, x1, #0x48
  10:	str	x8, [x0]
  14:	ldr	x9, [x1, #80]
  18:	mov	x20, x0
  1c:	str	x9, [x20, #8]!
  20:	cmp	x9, x8
  24:	str	xzr, [x20, #8]
  28:	b.eq	6c <_ZN4llvm12InstIteratorINS_15SymbolTableListINS_10BasicBlockEEENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_Lb1ELb0EvEELb0ELb0EEENS4_INS6_INS_11InstructionELb1ELb0EvEELb0ELb0EEES9_EC2INS_8FunctionEEERT_+0x6c>  // b.none
  2c:	mov	x19, x0
  30:	mov	x0, x20
  34:	bl	0 <_ZN4llvm12InstIteratorINS_15SymbolTableListINS_10BasicBlockEEENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_Lb1ELb0EvEELb0ELb0EEENS4_INS6_INS_11InstructionELb1ELb0EvEELb0ELb0EEES9_EC2INS_8FunctionEEERT_>
  38:	ldr	x8, [x0, #48]
  3c:	mov	x0, x20
  40:	str	x8, [x19, #16]
  44:	bl	0 <_ZN4llvm12InstIteratorINS_15SymbolTableListINS_10BasicBlockEEENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_Lb1ELb0EvEELb0ELb0EEENS4_INS6_INS_11InstructionELb1ELb0EvEELb0ELb0EEES9_EC2INS_8FunctionEEERT_>
  48:	ldr	x8, [x19, #16]
  4c:	add	x9, x0, #0x28
  50:	cmp	x8, x9
  54:	b.ne	6c <_ZN4llvm12InstIteratorINS_15SymbolTableListINS_10BasicBlockEEENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_Lb1ELb0EvEELb0ELb0EEENS4_INS6_INS_11InstructionELb1ELb0EvEELb0ELb0EEES9_EC2INS_8FunctionEEERT_+0x6c>  // b.any
  58:	ldp	x9, x8, [x19]
  5c:	ldr	x8, [x8, #8]
  60:	cmp	x9, x8
  64:	str	x8, [x19, #8]
  68:	b.ne	30 <_ZN4llvm12InstIteratorINS_15SymbolTableListINS_10BasicBlockEEENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_Lb1ELb0EvEELb0ELb0EEENS4_INS6_INS_11InstructionELb1ELb0EvEELb0ELb0EEES9_EC2INS_8FunctionEEERT_+0x30>  // b.any
  6c:	ldp	x20, x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	ret

Disassembly of section .text._ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv:

0000000000000000 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x8, [x0]
   c:	ldrb	w9, [x8]
  10:	tbnz	w9, #2, 28 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv+0x28>
  14:	sub	x9, x8, #0x18
  18:	cmp	x8, #0x0
  1c:	csel	x0, xzr, x9, eq  // eq = none
  20:	ldp	x29, x30, [sp], #16
  24:	ret
  28:	adrp	x0, 0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv>
  2c:	adrp	x1, 0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv>
  30:	adrp	x3, 0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv>
  34:	add	x0, x0, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x3, x3, #0x0
  40:	mov	w2, #0x8b                  	// #139
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8fuzzerop10SourcePredC2ESt8functionIFbNS_8ArrayRefIPNS_5ValueEEEPKS4_EES2_IFSt6vectorIPNS_8ConstantESaISD_EES6_NS3_IPNS_4TypeEEEEE:

0000000000000000 <_ZN4llvm8fuzzerop10SourcePredC2ESt8functionIFbNS_8ArrayRefIPNS_5ValueEEEPKS4_EES2_IFSt6vectorIPNS_8ConstantESaISD_EES6_NS3_IPNS_4TypeEEEEE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	str	xzr, [x0, #16]
  14:	ldr	x8, [x1, #16]
  18:	mov	x19, x0
  1c:	mov	x20, x2
  20:	cbz	x8, 3c <_ZN4llvm8fuzzerop10SourcePredC2ESt8functionIFbNS_8ArrayRefIPNS_5ValueEEEPKS4_EES2_IFSt6vectorIPNS_8ConstantESaISD_EES6_NS3_IPNS_4TypeEEEEE+0x3c>
  24:	mov	w2, #0x2                   	// #2
  28:	mov	x0, x19
  2c:	mov	x21, x1
  30:	blr	x8
  34:	ldr	q0, [x21, #16]
  38:	str	q0, [x19, #16]
  3c:	str	xzr, [x19, #48]
  40:	ldr	x8, [x20, #16]
  44:	cbz	x8, 60 <_ZN4llvm8fuzzerop10SourcePredC2ESt8functionIFbNS_8ArrayRefIPNS_5ValueEEEPKS4_EES2_IFSt6vectorIPNS_8ConstantESaISD_EES6_NS3_IPNS_4TypeEEEEE+0x60>
  48:	add	x0, x19, #0x20
  4c:	mov	w2, #0x2                   	// #2
  50:	mov	x1, x20
  54:	blr	x8
  58:	ldr	q0, [x20, #16]
  5c:	str	q0, [x19, #48]
  60:	ldp	x20, x19, [sp, #32]
  64:	ldr	x21, [sp, #16]
  68:	ldp	x29, x30, [sp], #48
  6c:	ret

Disassembly of section .text._ZNKSt8functionIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EEclES4_S6_:

0000000000000000 <_ZNKSt8functionIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EEclES4_S6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stp	x1, x2, [sp, #16]
  10:	str	x3, [sp, #8]
  14:	ldr	x8, [x0, #16]
  18:	cbz	x8, 3c <_ZNKSt8functionIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EEclES4_S6_+0x3c>
  1c:	ldr	x8, [x0, #24]
  20:	add	x1, sp, #0x10
  24:	add	x2, sp, #0x8
  28:	blr	x8
  2c:	ldp	x29, x30, [sp, #32]
  30:	and	w0, w0, #0x1
  34:	add	sp, sp, #0x30
  38:	ret
  3c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm8fuzzerop12OpDescriptorEEEvT_S6_:

0000000000000000 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm8fuzzerop12OpDescriptorEEEvT_S6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	cmp	x0, x1
  10:	b.eq	48 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm8fuzzerop12OpDescriptorEEEvT_S6_+0x48>  // b.none
  14:	mov	x19, x1
  18:	mov	x20, x0
  1c:	ldr	x8, [x20, #168]
  20:	cbz	x8, 34 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm8fuzzerop12OpDescriptorEEEvT_S6_+0x34>
  24:	add	x0, x20, #0x98
  28:	mov	w2, #0x3                   	// #3
  2c:	mov	x1, x0
  30:	blr	x8
  34:	add	x0, x20, #0x8
  38:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm8fuzzerop12OpDescriptorEEEvT_S6_>
  3c:	add	x20, x20, #0xb8
  40:	cmp	x19, x20
  44:	b.ne	1c <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm8fuzzerop12OpDescriptorEEEvT_S6_+0x1c>  // b.any
  48:	ldp	x20, x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm16ReservoirSamplerIPNS_10BasicBlockESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleIRNS_14iterator_rangeINS_16pointer_iteratorINS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEES2_EEEEEERS5_OT_:

0000000000000000 <_ZN4llvm16ReservoirSamplerIPNS_10BasicBlockESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleIRNS_14iterator_rangeINS_16pointer_iteratorINS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEES2_EEEEEERS5_OT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	str	x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	ldr	q0, [x1]
  18:	mov	x19, x0
  1c:	str	q0, [sp]
  20:	ldr	x21, [x1, #16]
  24:	fmov	x8, d0
  28:	cmp	x21, x8
  2c:	b.eq	74 <_ZN4llvm16ReservoirSamplerIPNS_10BasicBlockESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleIRNS_14iterator_rangeINS_16pointer_iteratorINS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEES2_EEEEEERS5_OT_+0x74>  // b.none
  30:	mov	x9, sp
  34:	orr	x20, x9, #0x8
  38:	ldrb	w9, [x8]
  3c:	tbnz	w9, #2, 8c <_ZN4llvm16ReservoirSamplerIPNS_10BasicBlockESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleIRNS_14iterator_rangeINS_16pointer_iteratorINS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEES2_EEEEEERS5_OT_+0x8c>
  40:	sub	x9, x8, #0x18
  44:	cmp	x8, #0x0
  48:	csel	x8, xzr, x9, eq  // eq = none
  4c:	mov	w2, #0x1                   	// #1
  50:	mov	x0, x19
  54:	mov	x1, x20
  58:	str	x8, [sp, #8]
  5c:	bl	0 <_ZN4llvm16ReservoirSamplerIPNS_10BasicBlockESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleIRNS_14iterator_rangeINS_16pointer_iteratorINS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEES2_EEEEEERS5_OT_>
  60:	ldr	x8, [sp]
  64:	ldr	x8, [x8, #8]
  68:	cmp	x21, x8
  6c:	str	x8, [sp]
  70:	b.ne	38 <_ZN4llvm16ReservoirSamplerIPNS_10BasicBlockESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleIRNS_14iterator_rangeINS_16pointer_iteratorINS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEES2_EEEEEERS5_OT_+0x38>  // b.any
  74:	mov	x0, x19
  78:	ldp	x20, x19, [sp, #48]
  7c:	ldr	x21, [sp, #32]
  80:	ldp	x29, x30, [sp, #16]
  84:	add	sp, sp, #0x40
  88:	ret
  8c:	adrp	x0, 0 <_ZN4llvm16ReservoirSamplerIPNS_10BasicBlockESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleIRNS_14iterator_rangeINS_16pointer_iteratorINS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEES2_EEEEEERS5_OT_>
  90:	adrp	x1, 0 <_ZN4llvm16ReservoirSamplerIPNS_10BasicBlockESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleIRNS_14iterator_rangeINS_16pointer_iteratorINS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEES2_EEEEEERS5_OT_>
  94:	adrp	x3, 0 <_ZN4llvm16ReservoirSamplerIPNS_10BasicBlockESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleIRNS_14iterator_rangeINS_16pointer_iteratorINS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEES2_EEEEEERS5_OT_>
  98:	add	x0, x0, #0x0
  9c:	add	x1, x1, #0x0
  a0:	add	x3, x3, #0x0
  a4:	mov	w2, #0x8b                  	// #139
  a8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm16ReservoirSamplerIPNS_10BasicBlockESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleERKS2_m:

0000000000000000 <_ZN4llvm16ReservoirSamplerIPNS_10BasicBlockESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleERKS2_m>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	str	x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	mov	x19, x0
  18:	cbz	x2, 58 <_ZN4llvm16ReservoirSamplerIPNS_10BasicBlockESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleERKS2_m+0x58>
  1c:	ldr	x8, [x19, #16]
  20:	mov	x20, x1
  24:	ldr	x1, [x19]
  28:	mov	x21, x2
  2c:	mov	w9, #0x1                   	// #1
  30:	add	x8, x8, x2
  34:	mov	x0, sp
  38:	mov	x2, sp
  3c:	str	x8, [x19, #16]
  40:	stp	x9, x8, [sp]
  44:	bl	0 <_ZN4llvm16ReservoirSamplerIPNS_10BasicBlockESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleERKS2_m>
  48:	cmp	x0, x21
  4c:	b.hi	58 <_ZN4llvm16ReservoirSamplerIPNS_10BasicBlockESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleERKS2_m+0x58>  // b.pmore
  50:	ldr	x8, [x20]
  54:	str	x8, [x19, #8]
  58:	mov	x0, x19
  5c:	ldp	x20, x19, [sp, #48]
  60:	ldr	x21, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x40
  6c:	ret

Disassembly of section .text._ZN4llvm16ReservoirSamplerIPNS_11InstructionESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleIRNS_14iterator_rangeINS_16pointer_iteratorINS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEES2_EEEEEERS5_OT_:

0000000000000000 <_ZN4llvm16ReservoirSamplerIPNS_11InstructionESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleIRNS_14iterator_rangeINS_16pointer_iteratorINS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEES2_EEEEEERS5_OT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	str	x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	ldr	q0, [x1]
  18:	mov	x19, x0
  1c:	str	q0, [sp]
  20:	ldr	x21, [x1, #16]
  24:	fmov	x8, d0
  28:	cmp	x21, x8
  2c:	b.eq	74 <_ZN4llvm16ReservoirSamplerIPNS_11InstructionESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleIRNS_14iterator_rangeINS_16pointer_iteratorINS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEES2_EEEEEERS5_OT_+0x74>  // b.none
  30:	mov	x9, sp
  34:	orr	x20, x9, #0x8
  38:	ldrb	w9, [x8]
  3c:	tbnz	w9, #2, 8c <_ZN4llvm16ReservoirSamplerIPNS_11InstructionESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleIRNS_14iterator_rangeINS_16pointer_iteratorINS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEES2_EEEEEERS5_OT_+0x8c>
  40:	sub	x9, x8, #0x18
  44:	cmp	x8, #0x0
  48:	csel	x8, xzr, x9, eq  // eq = none
  4c:	mov	w2, #0x1                   	// #1
  50:	mov	x0, x19
  54:	mov	x1, x20
  58:	str	x8, [sp, #8]
  5c:	bl	0 <_ZN4llvm16ReservoirSamplerIPNS_11InstructionESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleIRNS_14iterator_rangeINS_16pointer_iteratorINS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEES2_EEEEEERS5_OT_>
  60:	ldr	x8, [sp]
  64:	ldr	x8, [x8, #8]
  68:	cmp	x21, x8
  6c:	str	x8, [sp]
  70:	b.ne	38 <_ZN4llvm16ReservoirSamplerIPNS_11InstructionESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleIRNS_14iterator_rangeINS_16pointer_iteratorINS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEES2_EEEEEERS5_OT_+0x38>  // b.any
  74:	mov	x0, x19
  78:	ldp	x20, x19, [sp, #48]
  7c:	ldr	x21, [sp, #32]
  80:	ldp	x29, x30, [sp, #16]
  84:	add	sp, sp, #0x40
  88:	ret
  8c:	adrp	x0, 0 <_ZN4llvm16ReservoirSamplerIPNS_11InstructionESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleIRNS_14iterator_rangeINS_16pointer_iteratorINS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEES2_EEEEEERS5_OT_>
  90:	adrp	x1, 0 <_ZN4llvm16ReservoirSamplerIPNS_11InstructionESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleIRNS_14iterator_rangeINS_16pointer_iteratorINS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEES2_EEEEEERS5_OT_>
  94:	adrp	x3, 0 <_ZN4llvm16ReservoirSamplerIPNS_11InstructionESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleIRNS_14iterator_rangeINS_16pointer_iteratorINS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEES2_EEEEEERS5_OT_>
  98:	add	x0, x0, #0x0
  9c:	add	x1, x1, #0x0
  a0:	add	x3, x3, #0x0
  a4:	mov	w2, #0x8b                  	// #139
  a8:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt6vectorIPN4llvm4TypeESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_:

0000000000000000 <_ZNSt6vectorIPN4llvm4TypeESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x25, x2
  1c:	adrp	x2, 0 <_ZNSt6vectorIPN4llvm4TypeESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  20:	mov	x21, x1
  24:	add	x2, x2, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	mov	x19, x0
  30:	bl	0 <_ZNSt6vectorIPN4llvm4TypeESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  34:	ldp	x22, x26, [x19]
  38:	mov	x20, x0
  3c:	mov	x0, x19
  40:	mov	x1, x20
  44:	sub	x24, x21, x22
  48:	bl	0 <_ZNSt6vectorIPN4llvm4TypeESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  4c:	ldr	x8, [x25]
  50:	mov	x23, x0
  54:	add	x25, x0, x24
  58:	cmp	x24, #0x1
  5c:	str	x8, [x25]
  60:	b.lt	74 <_ZNSt6vectorIPN4llvm4TypeESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x74>  // b.tstop
  64:	mov	x0, x23
  68:	mov	x1, x22
  6c:	mov	x2, x24
  70:	bl	0 <memmove>
  74:	sub	x2, x26, x21
  78:	add	x24, x25, #0x8
  7c:	cmp	x2, #0x1
  80:	asr	x25, x2, #3
  84:	b.lt	94 <_ZNSt6vectorIPN4llvm4TypeESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x94>  // b.tstop
  88:	mov	x0, x24
  8c:	mov	x1, x21
  90:	bl	0 <memmove>
  94:	add	x21, x24, x25, lsl #3
  98:	cbz	x22, a4 <_ZNSt6vectorIPN4llvm4TypeESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xa4>
  9c:	mov	x0, x22
  a0:	bl	0 <_ZdlPv>
  a4:	add	x8, x23, x20, lsl #3
  a8:	stp	x23, x21, [x19]
  ac:	str	x8, [x19, #16]
  b0:	ldp	x20, x19, [sp, #64]
  b4:	ldp	x22, x21, [sp, #48]
  b8:	ldp	x24, x23, [sp, #32]
  bc:	ldp	x26, x25, [sp, #16]
  c0:	ldp	x29, x30, [sp], #80
  c4:	ret

Disassembly of section .text._ZNKSt6vectorIPN4llvm4TypeESaIS2_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorIPN4llvm4TypeESaIS2_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x9, x8, [x0]
   c:	sub	x9, x8, x9
  10:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
  14:	sub	x10, x8, x9, asr #3
  18:	cmp	x10, x1
  1c:	b.cc	54 <_ZNKSt6vectorIPN4llvm4TypeESaIS2_EE12_M_check_lenEmPKc+0x54>  // b.lo, b.ul, b.last
  20:	asr	x9, x9, #3
  24:	cmp	x9, x1
  28:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  2c:	adds	x9, x10, x9
  30:	lsr	x11, x9, #60
  34:	cset	w10, cs  // cs = hs, nlast
  38:	cmp	x11, #0x0
  3c:	cset	w11, ne  // ne = any
  40:	orr	w10, w10, w11
  44:	cmp	w10, #0x0
  48:	csel	x0, x8, x9, ne  // ne = any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	mov	x0, x2
  58:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm4TypeESaIS2_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm4TypeESaIS2_EE11_M_allocateEm>:
   0:	cbz	x1, 14 <_ZNSt12_Vector_baseIPN4llvm4TypeESaIS2_EE11_M_allocateEm+0x14>
   4:	lsr	x8, x1, #60
   8:	cbnz	x8, 1c <_ZNSt12_Vector_baseIPN4llvm4TypeESaIS2_EE11_M_allocateEm+0x1c>
   c:	lsl	x0, x1, #3
  10:	b	0 <_Znwm>
  14:	mov	x0, xzr
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZN4llvm16ReservoirSamplerINS_8fuzzerop12OpDescriptorESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleERKS2_m:

0000000000000000 <_ZN4llvm16ReservoirSamplerINS_8fuzzerop12OpDescriptorESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleERKS2_m>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	str	x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	mov	x19, x0
  18:	cbz	x2, 70 <_ZN4llvm16ReservoirSamplerINS_8fuzzerop12OpDescriptorESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleERKS2_m+0x70>
  1c:	ldr	x8, [x19, #192]
  20:	mov	x20, x1
  24:	ldr	x1, [x19]
  28:	mov	x21, x2
  2c:	mov	w9, #0x1                   	// #1
  30:	add	x8, x8, x2
  34:	mov	x0, sp
  38:	mov	x2, sp
  3c:	str	x8, [x19, #192]
  40:	stp	x9, x8, [sp]
  44:	bl	0 <_ZN4llvm16ReservoirSamplerINS_8fuzzerop12OpDescriptorESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleERKS2_m>
  48:	cmp	x0, x21
  4c:	b.hi	70 <_ZN4llvm16ReservoirSamplerINS_8fuzzerop12OpDescriptorESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleERKS2_m+0x70>  // b.pmore
  50:	add	x1, x20, #0x8
  54:	ldr	w8, [x20], #152
  58:	add	x0, x19, #0x10
  5c:	str	w8, [x19, #8]
  60:	bl	0 <_ZN4llvm16ReservoirSamplerINS_8fuzzerop12OpDescriptorESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleERKS2_m>
  64:	add	x0, x19, #0xa0
  68:	mov	x1, x20
  6c:	bl	0 <_ZN4llvm16ReservoirSamplerINS_8fuzzerop12OpDescriptorESt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEE6sampleERKS2_m>
  70:	mov	x0, x19
  74:	ldp	x20, x19, [sp, #48]
  78:	ldr	x21, [sp, #32]
  7c:	ldp	x29, x30, [sp, #16]
  80:	add	sp, sp, #0x40
  84:	ret

Disassembly of section .text._ZNSt8functionIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEEaSERKS8_:

0000000000000000 <_ZNSt8functionIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEEaSERKS8_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x20, x19, [sp, #64]
   c:	add	x29, sp, #0x30
  10:	str	xzr, [sp, #16]
  14:	ldr	x8, [x1, #16]
  18:	mov	x19, x0
  1c:	cbz	x8, 3c <_ZNSt8functionIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEEaSERKS8_+0x3c>
  20:	mov	x0, sp
  24:	mov	w2, #0x2                   	// #2
  28:	mov	x20, x1
  2c:	blr	x8
  30:	ldp	x9, x8, [x20, #16]
  34:	stp	x9, x8, [sp, #16]
  38:	b	40 <_ZNSt8functionIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEEaSERKS8_+0x40>
  3c:	mov	x9, xzr
  40:	ldr	q0, [sp]
  44:	stur	q0, [x29, #-16]
  48:	ldr	q1, [x19]
  4c:	str	q1, [sp]
  50:	ldp	x10, x11, [x19, #16]
  54:	str	q0, [x19]
  58:	stp	x10, x11, [sp, #16]
  5c:	stp	x9, x8, [x19, #16]
  60:	cbz	x10, 74 <_ZNSt8functionIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEEaSERKS8_+0x74>
  64:	mov	x0, sp
  68:	mov	x1, sp
  6c:	mov	w2, #0x3                   	// #3
  70:	blr	x10
  74:	mov	x0, x19
  78:	ldp	x20, x19, [sp, #64]
  7c:	ldp	x29, x30, [sp, #48]
  80:	add	sp, sp, #0x50
  84:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x19, x0
  1c:	cmp	x0, x1
  20:	b.eq	19c <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_+0x19c>  // b.none
  24:	ldr	w20, [x1, #8]
  28:	ldr	w24, [x19, #8]
  2c:	mov	x21, x1
  30:	cmp	w24, w20
  34:	b.cs	64 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_+0x64>  // b.hs, b.nlast
  38:	ldr	w8, [x19, #12]
  3c:	cmp	w8, w20
  40:	b.cs	b0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_+0xb0>  // b.hs, b.nlast
  44:	ldr	x0, [x19]
  48:	add	x1, x0, x24, lsl #6
  4c:	bl	0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_>
  50:	mov	x0, x19
  54:	mov	x1, x20
  58:	str	wzr, [x19, #8]
  5c:	bl	0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_>
  60:	b	f0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_+0xf0>
  64:	ldr	x22, [x19]
  68:	cbz	w20, 180 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_+0x180>
  6c:	ldr	x21, [x21]
  70:	add	x23, x20, #0x1
  74:	mov	x0, x22
  78:	mov	x1, x21
  7c:	bl	0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_>
  80:	add	x0, x22, #0x20
  84:	add	x1, x21, #0x20
  88:	bl	0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_>
  8c:	sub	x23, x23, #0x1
  90:	add	x22, x22, #0x40
  94:	cmp	x23, #0x1
  98:	add	x21, x21, #0x40
  9c:	b.gt	74 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_+0x74>
  a0:	mov	x0, x22
  a4:	ldr	x22, [x19]
  a8:	ldr	w24, [x19, #8]
  ac:	b	184 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_+0x184>
  b0:	cbz	w24, f0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_+0xf0>
  b4:	ldr	x22, [x21]
  b8:	ldr	x23, [x19]
  bc:	add	x25, x24, #0x1
  c0:	mov	x0, x23
  c4:	mov	x1, x22
  c8:	bl	0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_>
  cc:	add	x0, x23, #0x20
  d0:	add	x1, x22, #0x20
  d4:	bl	0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_>
  d8:	sub	x25, x25, #0x1
  dc:	add	x23, x23, #0x40
  e0:	cmp	x25, #0x1
  e4:	add	x22, x22, #0x40
  e8:	b.gt	c0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_+0xc0>
  ec:	b	f4 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_+0xf4>
  f0:	mov	x24, xzr
  f4:	ldr	w8, [x21, #8]
  f8:	cmp	x24, x8
  fc:	b.eq	18c <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_+0x18c>  // b.none
 100:	ldr	x23, [x21]
 104:	ldr	x25, [x19]
 108:	lsl	x24, x24, #6
 10c:	lsl	x26, x8, #6
 110:	add	x21, x25, x24
 114:	str	xzr, [x21, #16]
 118:	add	x22, x23, x24
 11c:	ldr	x8, [x22, #16]
 120:	cbz	x8, 13c <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_+0x13c>
 124:	mov	w2, #0x2                   	// #2
 128:	mov	x0, x21
 12c:	mov	x1, x22
 130:	blr	x8
 134:	ldr	q0, [x22, #16]
 138:	str	q0, [x21, #16]
 13c:	str	xzr, [x21, #48]
 140:	ldr	x8, [x22, #48]
 144:	cbz	x8, 168 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_+0x168>
 148:	add	x21, x25, x24
 14c:	add	x22, x23, x24
 150:	add	x0, x21, #0x20
 154:	add	x1, x22, #0x20
 158:	mov	w2, #0x2                   	// #2
 15c:	blr	x8
 160:	ldr	q0, [x22, #48]
 164:	str	q0, [x21, #48]
 168:	sub	x26, x26, #0x40
 16c:	add	x25, x25, #0x40
 170:	cmp	x24, x26
 174:	add	x23, x23, #0x40
 178:	b.ne	110 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_+0x110>  // b.any
 17c:	b	18c <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_+0x18c>
 180:	mov	x0, x22
 184:	add	x1, x22, x24, lsl #6
 188:	bl	0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_>
 18c:	ldr	w8, [x19, #12]
 190:	cmp	w8, w20
 194:	b.cc	1b8 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_+0x1b8>  // b.lo, b.ul, b.last
 198:	str	w20, [x19, #8]
 19c:	mov	x0, x19
 1a0:	ldp	x20, x19, [sp, #64]
 1a4:	ldp	x22, x21, [sp, #48]
 1a8:	ldp	x24, x23, [sp, #32]
 1ac:	ldp	x26, x25, [sp, #16]
 1b0:	ldp	x29, x30, [sp], #80
 1b4:	ret
 1b8:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_>
 1bc:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_>
 1c0:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_>
 1c4:	add	x0, x0, #0x0
 1c8:	add	x1, x1, #0x0
 1cc:	add	x3, x3, #0x0
 1d0:	mov	w2, #0x43                  	// #67
 1d4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	lsl	x0, x21, #6
  6c:	bl	0 <malloc>
  70:	mov	x20, x0
  74:	cbnz	x0, b4 <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE4growEm+0xb4>
  78:	cbz	x21, 94 <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE4growEm+0x94>
  7c:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE4growEm>
  80:	add	x0, x0, #0x0
  84:	mov	w1, #0x1                   	// #1
  88:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  8c:	mov	x20, xzr
  90:	b	b4 <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE4growEm+0xb4>
  94:	mov	w0, #0x1                   	// #1
  98:	bl	0 <malloc>
  9c:	mov	x20, x0
  a0:	cbnz	x0, b4 <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE4growEm+0xb4>
  a4:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE4growEm>
  a8:	add	x0, x0, #0x0
  ac:	mov	w1, #0x1                   	// #1
  b0:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b4:	ldr	x0, [x19]
  b8:	ldr	w8, [x19, #8]
  bc:	mov	x2, x20
  c0:	add	x1, x0, x8, lsl #6
  c4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE4growEm>
  c8:	ldr	x0, [x19]
  cc:	ldr	w8, [x19, #8]
  d0:	add	x1, x0, x8, lsl #6
  d4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE4growEm>
  d8:	ldr	x0, [x19]
  dc:	add	x8, x19, #0x10
  e0:	cmp	x0, x8
  e4:	b.eq	ec <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE4growEm+0xec>  // b.none
  e8:	bl	0 <free>
  ec:	str	x20, [x19]
  f0:	str	w21, [x19, #12]
  f4:	ldp	x20, x19, [sp, #32]
  f8:	ldr	x21, [sp, #16]
  fc:	ldp	x29, x30, [sp], #48
 100:	ret

Disassembly of section .text._ZNSt8functionIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EEaSERKS8_:

0000000000000000 <_ZNSt8functionIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EEaSERKS8_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x20, x19, [sp, #64]
   c:	add	x29, sp, #0x30
  10:	str	xzr, [sp, #16]
  14:	ldr	x8, [x1, #16]
  18:	mov	x19, x0
  1c:	cbz	x8, 3c <_ZNSt8functionIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EEaSERKS8_+0x3c>
  20:	mov	x0, sp
  24:	mov	w2, #0x2                   	// #2
  28:	mov	x20, x1
  2c:	blr	x8
  30:	ldp	x9, x8, [x20, #16]
  34:	stp	x9, x8, [sp, #16]
  38:	b	40 <_ZNSt8functionIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EEaSERKS8_+0x40>
  3c:	mov	x9, xzr
  40:	ldr	q0, [sp]
  44:	stur	q0, [x29, #-16]
  48:	ldr	q1, [x19]
  4c:	str	q1, [sp]
  50:	ldp	x10, x11, [x19, #16]
  54:	str	q0, [x19]
  58:	stp	x10, x11, [sp, #16]
  5c:	stp	x9, x8, [x19, #16]
  60:	cbz	x10, 74 <_ZNSt8functionIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EEaSERKS8_+0x74>
  64:	mov	x0, sp
  68:	mov	x1, sp
  6c:	mov	w2, #0x3                   	// #3
  70:	blr	x10
  74:	mov	x0, x19
  78:	ldp	x20, x19, [sp, #64]
  7c:	ldp	x29, x30, [sp, #48]
  80:	add	sp, sp, #0x50
  84:	ret

Disassembly of section .text._ZNSt8functionIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEEaSERKSE_:

0000000000000000 <_ZNSt8functionIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEEaSERKSE_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x20, x19, [sp, #64]
   c:	add	x29, sp, #0x30
  10:	str	xzr, [sp, #16]
  14:	ldr	x8, [x1, #16]
  18:	mov	x19, x0
  1c:	cbz	x8, 3c <_ZNSt8functionIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEEaSERKSE_+0x3c>
  20:	mov	x0, sp
  24:	mov	w2, #0x2                   	// #2
  28:	mov	x20, x1
  2c:	blr	x8
  30:	ldp	x9, x8, [x20, #16]
  34:	stp	x9, x8, [sp, #16]
  38:	b	40 <_ZNSt8functionIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEEaSERKSE_+0x40>
  3c:	mov	x9, xzr
  40:	ldr	q0, [sp]
  44:	stur	q0, [x29, #-16]
  48:	ldr	q1, [x19]
  4c:	str	q1, [sp]
  50:	ldp	x10, x11, [x19, #16]
  54:	str	q0, [x19]
  58:	stp	x10, x11, [sp, #16]
  5c:	stp	x9, x8, [x19, #16]
  60:	cbz	x10, 74 <_ZNSt8functionIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEEaSERKSE_+0x74>
  64:	mov	x0, sp
  68:	mov	x1, sp
  6c:	mov	w2, #0x3                   	// #3
  70:	blr	x10
  74:	mov	x0, x19
  78:	ldp	x20, x19, [sp, #64]
  7c:	ldp	x29, x30, [sp, #48]
  80:	add	sp, sp, #0x50
  84:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm8fuzzerop10SourcePredEES6_EET0_T_S9_S8_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm8fuzzerop10SourcePredEES6_EET0_T_S9_S8_>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, x0
   8:	cmp	x0, x1
   c:	mov	x0, x2
  10:	b.eq	9c <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm8fuzzerop10SourcePredEES6_EET0_T_S9_S8_+0x9c>  // b.none
  14:	str	xzr, [x0, #16]
  18:	ldr	q0, [x8]
  1c:	str	q0, [sp]
  20:	ldr	q0, [x0]
  24:	str	q0, [x8]
  28:	ldr	q0, [sp]
  2c:	ldr	x9, [x0, #16]
  30:	str	q0, [x0]
  34:	ldr	x10, [x8, #16]
  38:	str	x9, [x8, #16]
  3c:	ldr	x9, [x0, #24]
  40:	str	x10, [x0, #16]
  44:	ldr	x10, [x8, #24]
  48:	str	x9, [x8, #24]
  4c:	str	xzr, [x0, #48]
  50:	str	x10, [x0, #24]
  54:	ldr	q0, [x8, #32]
  58:	str	q0, [sp]
  5c:	ldr	q0, [x0, #32]
  60:	str	q0, [x8, #32]
  64:	ldr	q0, [sp]
  68:	ldr	x9, [x0, #48]
  6c:	str	q0, [x0, #32]
  70:	ldr	x10, [x8, #48]
  74:	str	x9, [x8, #48]
  78:	ldr	x9, [x0, #56]
  7c:	str	x10, [x0, #48]
  80:	ldr	x10, [x8, #56]
  84:	str	x9, [x8, #56]
  88:	add	x8, x8, #0x40
  8c:	cmp	x8, x1
  90:	str	x10, [x0, #56]
  94:	add	x0, x0, #0x40
  98:	b.ne	14 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm8fuzzerop10SourcePredEES6_EET0_T_S9_S8_+0x14>  // b.any
  9c:	add	sp, sp, #0x10
  a0:	ret

Disassembly of section .text._ZNSt24uniform_int_distributionImEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEmRT_RKNS0_10param_typeE:

0000000000000000 <_ZNSt24uniform_int_distributionImEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEmRT_RKNS0_10param_typeE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	add	x29, sp, #0x10
  18:	ldp	x9, x8, [x2]
  1c:	mov	x19, x2
  20:	mov	x20, x1
  24:	sub	x23, x8, x9
  28:	mov	w8, #0xfffffffe            	// #-2
  2c:	cmp	x23, x8
  30:	b.hi	5c <_ZNSt24uniform_int_distributionImEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEmRT_RKNS0_10param_typeE+0x5c>  // b.pmore
  34:	add	x8, x23, #0x1
  38:	mov	w9, #0xffffffff            	// #-1
  3c:	udiv	w21, w9, w8
  40:	mul	x22, x8, x21
  44:	mov	x0, x20
  48:	bl	0 <_ZNSt24uniform_int_distributionImEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEmRT_RKNS0_10param_typeE>
  4c:	cmp	x0, x22
  50:	b.cs	44 <_ZNSt24uniform_int_distributionImEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEmRT_RKNS0_10param_typeE+0x44>  // b.hs, b.nlast
  54:	udiv	x0, x0, x21
  58:	b	b0 <_ZNSt24uniform_int_distributionImEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEmRT_RKNS0_10param_typeE+0xb0>
  5c:	mov	w8, #0xffffffff            	// #-1
  60:	cmp	x23, x8
  64:	b.ne	74 <_ZNSt24uniform_int_distributionImEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEmRT_RKNS0_10param_typeE+0x74>  // b.any
  68:	mov	x0, x20
  6c:	bl	0 <_ZNSt24uniform_int_distributionImEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEmRT_RKNS0_10param_typeE>
  70:	b	b0 <_ZNSt24uniform_int_distributionImEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEmRT_RKNS0_10param_typeE+0xb0>
  74:	mov	x21, x0
  78:	lsr	x24, x23, #32
  7c:	mov	x2, sp
  80:	mov	x0, x21
  84:	mov	x1, x20
  88:	stp	xzr, x24, [sp]
  8c:	bl	0 <_ZNSt24uniform_int_distributionImEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEmRT_RKNS0_10param_typeE>
  90:	mov	x22, x0
  94:	mov	x0, x20
  98:	bl	0 <_ZNSt24uniform_int_distributionImEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEmRT_RKNS0_10param_typeE>
  9c:	adds	x0, x0, x22, lsl #32
  a0:	cset	w8, cs  // cs = hs, nlast
  a4:	cmp	x0, x23
  a8:	b.hi	7c <_ZNSt24uniform_int_distributionImEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEmRT_RKNS0_10param_typeE+0x7c>  // b.pmore
  ac:	tbnz	w8, #0, 7c <_ZNSt24uniform_int_distributionImEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEmRT_RKNS0_10param_typeE+0x7c>
  b0:	ldr	x8, [x19]
  b4:	ldp	x20, x19, [sp, #64]
  b8:	ldp	x22, x21, [sp, #48]
  bc:	ldp	x24, x23, [sp, #32]
  c0:	ldp	x29, x30, [sp, #16]
  c4:	add	x0, x8, x0
  c8:	add	sp, sp, #0x50
  cc:	ret

Disassembly of section .text._ZNSt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEclEv:

0000000000000000 <_ZNSt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEclEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x0, #4992]
  10:	mov	x19, x0
  14:	cmp	x8, #0x270
  18:	b.cc	28 <_ZNSt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEclEv+0x28>  // b.lo, b.ul, b.last
  1c:	mov	x0, x19
  20:	bl	0 <_ZNSt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEclEv>
  24:	ldr	x8, [x19, #4992]
  28:	add	x9, x8, #0x1
  2c:	str	x9, [x19, #4992]
  30:	ldr	x8, [x19, x8, lsl #3]
  34:	mov	w9, #0x5680                	// #22144
  38:	movk	w9, #0x9d2c, lsl #16
  3c:	ldr	x19, [sp, #16]
  40:	ubfx	x10, x8, #11, #32
  44:	eor	x8, x10, x8
  48:	lsl	w10, w8, #7
  4c:	and	x9, x10, x9
  50:	eor	x8, x9, x8
  54:	lsl	w9, w8, #15
  58:	mov	w10, #0xefc60000            	// #-272236544
  5c:	and	x9, x9, x10
  60:	eor	x8, x9, x8
  64:	eor	x0, x8, x8, lsr #18
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZNSt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EE11_M_gen_randEv:

0000000000000000 <_ZNSt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EE11_M_gen_randEv>:
   0:	ldr	x10, [x0]
   4:	mov	w8, #0xb0df                	// #45279
   8:	mov	x9, xzr
   c:	movk	w8, #0x9908, lsl #16
  10:	add	x11, x0, x9
  14:	and	x12, x10, #0xffffffff80000000
  18:	ldr	x10, [x11, #8]
  1c:	ldr	x13, [x11, #3176]
  20:	add	x9, x9, #0x8
  24:	cmp	x9, #0x718
  28:	and	x14, x10, #0x7ffffffe
  2c:	sbfx	x15, x10, #0, #1
  30:	orr	x12, x14, x12
  34:	and	x14, x15, x8
  38:	eor	x12, x13, x12, lsr #1
  3c:	eor	x12, x12, x14
  40:	str	x12, [x11]
  44:	b.ne	10 <_ZNSt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EE11_M_gen_randEv+0x10>  // b.any
  48:	add	x10, x0, #0x718
  4c:	ld1r	{v4.2d}, [x10]
  50:	mov	w10, #0x1                   	// #1
  54:	dup	v2.2d, x10
  58:	mov	w10, #0xb0df                	// #45279
  5c:	mov	x11, #0xffffffff80000000    	// #-2147483648
  60:	mov	w12, #0x7ffffffe            	// #2147483646
  64:	movk	w10, #0x9908, lsl #16
  68:	mov	x9, xzr
  6c:	dup	v0.2d, x11
  70:	dup	v1.2d, x12
  74:	dup	v3.2d, x10
  78:	add	x10, x0, x9
  7c:	ldr	q5, [x10, #1824]
  80:	add	x9, x9, #0x10
  84:	cmp	x9, #0xc60
  88:	ext	v4.16b, v4.16b, v5.16b, #8
  8c:	and	v6.16b, v5.16b, v1.16b
  90:	and	v4.16b, v4.16b, v0.16b
  94:	orr	v4.16b, v6.16b, v4.16b
  98:	ldr	q6, [x10]
  9c:	ushr	v4.2d, v4.2d, #1
  a0:	add	x10, x10, #0x718
  a4:	eor	v4.16b, v4.16b, v6.16b
  a8:	and	v6.16b, v5.16b, v2.16b
  ac:	cmeq	v6.2d, v6.2d, #0
  b0:	bic	v6.16b, v3.16b, v6.16b
  b4:	eor	v4.16b, v4.16b, v6.16b
  b8:	str	q4, [x10]
  bc:	mov	v4.16b, v5.16b
  c0:	b.ne	78 <_ZNSt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EE11_M_gen_randEv+0x78>  // b.any
  c4:	ldr	x9, [x0, #4984]
  c8:	ldr	x10, [x0]
  cc:	ldr	x11, [x0, #3168]
  d0:	str	xzr, [x0, #4992]
  d4:	and	x9, x9, #0xffffffff80000000
  d8:	and	x12, x10, #0x7ffffffe
  dc:	sbfx	x10, x10, #0, #1
  e0:	orr	x9, x12, x9
  e4:	and	x8, x10, x8
  e8:	eor	x9, x11, x9, lsr #1
  ec:	eor	x8, x9, x8
  f0:	str	x8, [x0, #4984]
  f4:	ret

OpDescriptor.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	str	x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	cbz	x0, 424 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE+0x424>
  1c:	ldr	w23, [x0, #8]
  20:	mov	x19, x1
  24:	mov	x20, x0
  28:	and	w8, w23, #0xff
  2c:	cmp	w8, #0xb
  30:	b.ne	7c <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE+0x7c>  // b.any
  34:	lsr	w21, w23, #8
  38:	mov	x0, sp
  3c:	mov	x2, #0xffffffffffffffff    	// #-1
  40:	mov	w3, #0x1                   	// #1
  44:	mov	w1, w21
  48:	bl	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>
  4c:	mov	x1, sp
  50:	mov	x0, x20
  54:	bl	0 <_ZN4llvm11ConstantInt3getEPNS_4TypeERKNS_5APIntE>
  58:	str	x0, [x29, #24]
  5c:	ldp	x1, x8, [x19, #8]
  60:	cmp	x1, x8
  64:	b.eq	11c <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE+0x11c>  // b.none
  68:	str	x0, [x1]
  6c:	ldr	x8, [x19, #8]
  70:	add	x8, x8, #0x8
  74:	str	x8, [x19, #8]
  78:	b	128 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE+0x128>
  7c:	sub	w8, w8, #0x1
  80:	cmp	w8, #0x5
  84:	b.hi	f0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE+0xf0>  // b.pmore
  88:	ldr	x21, [x20]
  8c:	mov	x0, x20
  90:	bl	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>
  94:	mov	x8, sp
  98:	mov	x20, x0
  9c:	add	x22, x8, #0x8
  a0:	add	x2, x29, #0x18
  a4:	mov	x0, x22
  a8:	mov	x1, x20
  ac:	str	wzr, [x29, #24]
  b0:	bl	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>
  b4:	mov	x0, sp
  b8:	mov	w1, wzr
  bc:	bl	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>
  c0:	mov	x1, sp
  c4:	mov	x0, x21
  c8:	bl	0 <_ZN4llvm10ConstantFP3getERNS_11LLVMContextERKNS_7APFloatE>
  cc:	str	x0, [x29, #24]
  d0:	ldp	x1, x8, [x19, #8]
  d4:	cmp	x1, x8
  d8:	b.eq	310 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE+0x310>  // b.none
  dc:	str	x0, [x1]
  e0:	ldr	x8, [x19, #8]
  e4:	add	x8, x8, #0x8
  e8:	str	x8, [x19, #8]
  ec:	b	31c <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE+0x31c>
  f0:	mov	x0, x20
  f4:	bl	0 <_ZN4llvm10UndefValue3getEPNS_4TypeE>
  f8:	str	x0, [sp]
  fc:	ldp	x1, x8, [x19, #8]
 100:	cmp	x1, x8
 104:	b.eq	37c <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE+0x37c>  // b.none
 108:	str	x0, [x1]
 10c:	ldr	x8, [x19, #8]
 110:	add	x8, x8, #0x8
 114:	str	x8, [x19, #8]
 118:	b	40c <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE+0x40c>
 11c:	add	x2, x29, #0x18
 120:	mov	x0, x19
 124:	bl	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>
 128:	ldr	w8, [sp, #8]
 12c:	cmp	w8, #0x41
 130:	b.cc	140 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE+0x140>  // b.lo, b.ul, b.last
 134:	ldr	x0, [sp]
 138:	cbz	x0, 140 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE+0x140>
 13c:	bl	0 <_ZdaPv>
 140:	mov	x0, sp
 144:	mov	w1, w21
 148:	mov	x2, xzr
 14c:	mov	w3, wzr
 150:	bl	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>
 154:	mov	x1, sp
 158:	mov	x0, x20
 15c:	bl	0 <_ZN4llvm11ConstantInt3getEPNS_4TypeERKNS_5APIntE>
 160:	str	x0, [x29, #24]
 164:	ldp	x1, x8, [x19, #8]
 168:	cmp	x1, x8
 16c:	b.eq	184 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE+0x184>  // b.none
 170:	str	x0, [x1]
 174:	ldr	x8, [x19, #8]
 178:	add	x8, x8, #0x8
 17c:	str	x8, [x19, #8]
 180:	b	190 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE+0x190>
 184:	add	x2, x29, #0x18
 188:	mov	x0, x19
 18c:	bl	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>
 190:	ldr	w8, [sp, #8]
 194:	cmp	w8, #0x41
 198:	b.cc	1a8 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE+0x1a8>  // b.lo, b.ul, b.last
 19c:	ldr	x0, [sp]
 1a0:	cbz	x0, 1a8 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE+0x1a8>
 1a4:	bl	0 <_ZdaPv>
 1a8:	mov	x0, sp
 1ac:	mov	x2, #0xffffffffffffffff    	// #-1
 1b0:	mov	w3, #0x1                   	// #1
 1b4:	mov	w1, w21
 1b8:	bl	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>
 1bc:	sub	w22, w21, #0x1
 1c0:	mov	x0, sp
 1c4:	mov	w1, w22
 1c8:	bl	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>
 1cc:	mov	x1, sp
 1d0:	mov	x0, x20
 1d4:	bl	0 <_ZN4llvm11ConstantInt3getEPNS_4TypeERKNS_5APIntE>
 1d8:	str	x0, [x29, #24]
 1dc:	ldp	x1, x8, [x19, #8]
 1e0:	cmp	x1, x8
 1e4:	b.eq	1fc <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE+0x1fc>  // b.none
 1e8:	str	x0, [x1]
 1ec:	ldr	x8, [x19, #8]
 1f0:	add	x8, x8, #0x8
 1f4:	str	x8, [x19, #8]
 1f8:	b	208 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE+0x208>
 1fc:	add	x2, x29, #0x18
 200:	mov	x0, x19
 204:	bl	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>
 208:	ldr	w8, [sp, #8]
 20c:	cmp	w8, #0x41
 210:	b.cc	220 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE+0x220>  // b.lo, b.ul, b.last
 214:	ldr	x0, [sp]
 218:	cbz	x0, 220 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE+0x220>
 21c:	bl	0 <_ZdaPv>
 220:	mov	x0, sp
 224:	mov	w1, w21
 228:	mov	x2, xzr
 22c:	mov	w3, wzr
 230:	bl	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>
 234:	mov	x0, sp
 238:	mov	w1, w22
 23c:	bl	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>
 240:	mov	x1, sp
 244:	mov	x0, x20
 248:	bl	0 <_ZN4llvm11ConstantInt3getEPNS_4TypeERKNS_5APIntE>
 24c:	str	x0, [x29, #24]
 250:	ldp	x1, x8, [x19, #8]
 254:	cmp	x1, x8
 258:	b.eq	270 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE+0x270>  // b.none
 25c:	str	x0, [x1]
 260:	ldr	x8, [x19, #8]
 264:	add	x8, x8, #0x8
 268:	str	x8, [x19, #8]
 26c:	b	27c <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE+0x27c>
 270:	add	x2, x29, #0x18
 274:	mov	x0, x19
 278:	bl	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>
 27c:	ldr	w8, [sp, #8]
 280:	cmp	w8, #0x41
 284:	b.cc	294 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE+0x294>  // b.lo, b.ul, b.last
 288:	ldr	x0, [sp]
 28c:	cbz	x0, 294 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE+0x294>
 290:	bl	0 <_ZdaPv>
 294:	mov	x0, sp
 298:	mov	w1, w21
 29c:	mov	x2, xzr
 2a0:	mov	w3, wzr
 2a4:	lsr	w22, w23, #9
 2a8:	bl	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>
 2ac:	mov	x0, sp
 2b0:	mov	w1, w22
 2b4:	bl	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>
 2b8:	mov	x1, sp
 2bc:	mov	x0, x20
 2c0:	bl	0 <_ZN4llvm11ConstantInt3getEPNS_4TypeERKNS_5APIntE>
 2c4:	str	x0, [x29, #24]
 2c8:	ldp	x1, x8, [x19, #8]
 2cc:	cmp	x1, x8
 2d0:	b.eq	2e8 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE+0x2e8>  // b.none
 2d4:	str	x0, [x1]
 2d8:	ldr	x8, [x19, #8]
 2dc:	add	x8, x8, #0x8
 2e0:	str	x8, [x19, #8]
 2e4:	b	2f4 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE+0x2f4>
 2e8:	add	x2, x29, #0x18
 2ec:	mov	x0, x19
 2f0:	bl	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>
 2f4:	ldr	w8, [sp, #8]
 2f8:	cmp	w8, #0x41
 2fc:	b.cc	40c <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE+0x40c>  // b.lo, b.ul, b.last
 300:	ldr	x0, [sp]
 304:	cbz	x0, 40c <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE+0x40c>
 308:	bl	0 <_ZdaPv>
 30c:	b	40c <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE+0x40c>
 310:	add	x2, x29, #0x18
 314:	mov	x0, x19
 318:	bl	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>
 31c:	mov	x0, x22
 320:	bl	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>
 324:	mov	x8, sp
 328:	add	x22, x8, #0x8
 32c:	add	x2, x29, #0x18
 330:	mov	x0, x22
 334:	mov	x1, x20
 338:	str	wzr, [x29, #24]
 33c:	bl	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>
 340:	mov	x0, sp
 344:	mov	w1, wzr
 348:	bl	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>
 34c:	mov	x1, sp
 350:	mov	x0, x21
 354:	bl	0 <_ZN4llvm10ConstantFP3getERNS_11LLVMContextERKNS_7APFloatE>
 358:	str	x0, [x29, #24]
 35c:	ldp	x1, x8, [x19, #8]
 360:	cmp	x1, x8
 364:	b.eq	38c <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE+0x38c>  // b.none
 368:	str	x0, [x1]
 36c:	ldr	x8, [x19, #8]
 370:	add	x8, x8, #0x8
 374:	str	x8, [x19, #8]
 378:	b	398 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE+0x398>
 37c:	mov	x2, sp
 380:	mov	x0, x19
 384:	bl	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>
 388:	b	40c <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE+0x40c>
 38c:	add	x2, x29, #0x18
 390:	mov	x0, x19
 394:	bl	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>
 398:	mov	x0, x22
 39c:	bl	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>
 3a0:	mov	x8, sp
 3a4:	add	x22, x8, #0x8
 3a8:	add	x2, x29, #0x18
 3ac:	mov	x0, x22
 3b0:	mov	x1, x20
 3b4:	str	wzr, [x29, #24]
 3b8:	bl	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>
 3bc:	mov	x0, sp
 3c0:	mov	w1, wzr
 3c4:	bl	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>
 3c8:	mov	x1, sp
 3cc:	mov	x0, x21
 3d0:	bl	0 <_ZN4llvm10ConstantFP3getERNS_11LLVMContextERKNS_7APFloatE>
 3d4:	str	x0, [x29, #24]
 3d8:	ldp	x1, x8, [x19, #8]
 3dc:	cmp	x1, x8
 3e0:	b.eq	3f8 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE+0x3f8>  // b.none
 3e4:	str	x0, [x1]
 3e8:	ldr	x8, [x19, #8]
 3ec:	add	x8, x8, #0x8
 3f0:	str	x8, [x19, #8]
 3f4:	b	404 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE+0x404>
 3f8:	add	x2, x29, #0x18
 3fc:	mov	x0, x19
 400:	bl	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>
 404:	mov	x0, x22
 408:	bl	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>
 40c:	ldp	x20, x19, [sp, #80]
 410:	ldp	x22, x21, [sp, #64]
 414:	ldr	x23, [sp, #48]
 418:	ldp	x29, x30, [sp, #32]
 41c:	add	sp, sp, #0x60
 420:	ret
 424:	adrp	x0, 0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>
 428:	adrp	x1, 0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>
 42c:	adrp	x3, 0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>
 430:	add	x0, x0, #0x0
 434:	add	x1, x1, #0x0
 438:	add	x3, x3, #0x0
 43c:	mov	w2, #0x69                  	// #105
 440:	bl	0 <__assert_fail>

0000000000000444 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeE>:
 444:	mov	x1, x8
 448:	stp	xzr, xzr, [x8]
 44c:	str	xzr, [x8, #16]
 450:	b	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>

Disassembly of section .text._ZNK4llvm4Type15getFltSemanticsEv:

0000000000000000 <_ZNK4llvm4Type15getFltSemanticsEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x0, #8]
   c:	sub	w8, w8, #0x1
  10:	cmp	w8, #0x5
  14:	b.hi	60 <_ZNK4llvm4Type15getFltSemanticsEv+0x60>  // b.pmore
  18:	adrp	x9, 0 <_ZNK4llvm4Type15getFltSemanticsEv>
  1c:	add	x9, x9, #0x0
  20:	adr	x10, 30 <_ZNK4llvm4Type15getFltSemanticsEv+0x30>
  24:	ldrb	w11, [x9, x8]
  28:	add	x10, x10, x11, lsl #2
  2c:	br	x10
  30:	ldp	x29, x30, [sp], #16
  34:	b	0 <_ZN4llvm11APFloatBase8IEEEhalfEv>
  38:	ldp	x29, x30, [sp], #16
  3c:	b	0 <_ZN4llvm11APFloatBase8IEEEquadEv>
  40:	ldp	x29, x30, [sp], #16
  44:	b	0 <_ZN4llvm11APFloatBase10IEEEdoubleEv>
  48:	ldp	x29, x30, [sp], #16
  4c:	b	0 <_ZN4llvm11APFloatBase10IEEEsingleEv>
  50:	ldp	x29, x30, [sp], #16
  54:	b	0 <_ZN4llvm11APFloatBase17x87DoubleExtendedEv>
  58:	ldp	x29, x30, [sp], #16
  5c:	b	0 <_ZN4llvm11APFloatBase15PPCDoubleDoubleEv>
  60:	adrp	x0, 0 <_ZNK4llvm4Type15getFltSemanticsEv>
  64:	adrp	x1, 0 <_ZNK4llvm4Type15getFltSemanticsEv>
  68:	add	x0, x0, #0x0
  6c:	add	x1, x1, #0x0
  70:	mov	w2, #0xb1                  	// #177
  74:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>

Disassembly of section .text._ZN4llvm5APIntC2Ejmb:

0000000000000000 <_ZN4llvm5APIntC2Ejmb>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	str	w1, [x0, #8]
   c:	cbz	w1, 38 <_ZN4llvm5APIntC2Ejmb+0x38>
  10:	cmp	w1, #0x40
  14:	b.hi	24 <_ZN4llvm5APIntC2Ejmb+0x24>  // b.pmore
  18:	str	x2, [x0]
  1c:	ldp	x29, x30, [sp], #16
  20:	b	0 <_ZN4llvm5APIntC2Ejmb>
  24:	and	w8, w3, #0x1
  28:	mov	x1, x2
  2c:	mov	w2, w8
  30:	ldp	x29, x30, [sp], #16
  34:	b	0 <_ZN4llvm5APInt12initSlowCaseEmb>
  38:	adrp	x0, 0 <_ZN4llvm5APIntC2Ejmb>
  3c:	adrp	x1, 0 <_ZN4llvm5APIntC2Ejmb>
  40:	adrp	x3, 0 <_ZN4llvm5APIntC2Ejmb>
  44:	add	x0, x0, #0x0
  48:	add	x1, x1, #0x0
  4c:	add	x3, x3, #0x0
  50:	mov	w2, #0x117                 	// #279
  54:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm5APInt15clearUnusedBitsEv:

0000000000000000 <_ZN4llvm5APInt15clearUnusedBitsEv>:
   0:	ldr	w9, [x0, #8]
   4:	mov	x8, #0xffffffffffffffff    	// #-1
   8:	neg	w10, w9
   c:	cmp	w9, #0x40
  10:	lsr	x8, x8, x10
  14:	b.hi	20 <_ZN4llvm5APInt15clearUnusedBitsEv+0x20>  // b.pmore
  18:	mov	x9, x0
  1c:	b	34 <_ZN4llvm5APInt15clearUnusedBitsEv+0x34>
  20:	ldr	x10, [x0]
  24:	add	x9, x9, #0x3f
  28:	lsr	x9, x9, #6
  2c:	sub	w9, w9, #0x1
  30:	add	x9, x10, w9, uxtw #3
  34:	ldr	x10, [x9]
  38:	and	x8, x10, x8
  3c:	str	x8, [x9]
  40:	ret

Disassembly of section .text._ZN4llvm5APInt8clearBitEj:

0000000000000000 <_ZN4llvm5APInt8clearBitEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #8]
   c:	cmp	w8, w1
  10:	b.ls	48 <_ZN4llvm5APInt8clearBitEj+0x48>  // b.plast
  14:	mov	w9, #0x1                   	// #1
  18:	lsl	x9, x9, x1
  1c:	cmp	w8, #0x40
  20:	mvn	x8, x9
  24:	b.ls	34 <_ZN4llvm5APInt8clearBitEj+0x34>  // b.plast
  28:	ldr	x9, [x0]
  2c:	lsr	w10, w1, #6
  30:	add	x0, x9, w10, uxtw #3
  34:	ldr	x9, [x0]
  38:	and	x8, x9, x8
  3c:	str	x8, [x0]
  40:	ldp	x29, x30, [sp], #16
  44:	ret
  48:	adrp	x0, 0 <_ZN4llvm5APInt8clearBitEj>
  4c:	adrp	x1, 0 <_ZN4llvm5APInt8clearBitEj>
  50:	adrp	x3, 0 <_ZN4llvm5APInt8clearBitEj>
  54:	add	x0, x0, #0x0
  58:	add	x1, x1, #0x0
  5c:	add	x3, x3, #0x0
  60:	mov	w2, #0x5e7                 	// #1511
  64:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm5APInt6setBitEj:

0000000000000000 <_ZN4llvm5APInt6setBitEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #8]
   c:	cmp	w8, w1
  10:	b.ls	44 <_ZN4llvm5APInt6setBitEj+0x44>  // b.plast
  14:	mov	w9, #0x1                   	// #1
  18:	cmp	w8, #0x40
  1c:	lsl	x8, x9, x1
  20:	b.ls	30 <_ZN4llvm5APInt6setBitEj+0x30>  // b.plast
  24:	ldr	x9, [x0]
  28:	lsr	w10, w1, #6
  2c:	add	x0, x9, w10, uxtw #3
  30:	ldr	x9, [x0]
  34:	orr	x8, x9, x8
  38:	str	x8, [x0]
  3c:	ldp	x29, x30, [sp], #16
  40:	ret
  44:	adrp	x0, 0 <_ZN4llvm5APInt6setBitEj>
  48:	adrp	x1, 0 <_ZN4llvm5APInt6setBitEj>
  4c:	adrp	x3, 0 <_ZN4llvm5APInt6setBitEj>
  50:	add	x0, x0, #0x0
  54:	add	x1, x1, #0x0
  58:	add	x3, x3, #0x0
  5c:	mov	w2, #0x59d                 	// #1437
  60:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm7APFloat8makeZeroEb:

0000000000000000 <_ZN4llvm7APFloat8makeZeroEb>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	x21, [x0, #8]
  14:	mov	x20, x0
  18:	mov	w19, w1
  1c:	bl	0 <_ZN4llvm11APFloatBase15PPCDoubleDoubleEv>
  20:	cmp	x0, x21
  24:	b.eq	40 <_ZN4llvm7APFloat8makeZeroEb+0x40>  // b.none
  28:	add	x0, x20, #0x8
  2c:	and	w1, w19, #0x1
  30:	ldp	x20, x19, [sp, #32]
  34:	ldr	x21, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	b	0 <_ZN4llvm6detail9IEEEFloat8makeZeroEb>
  40:	add	x0, x20, #0x8
  44:	and	w1, w19, #0x1
  48:	ldp	x20, x19, [sp, #32]
  4c:	ldr	x21, [sp, #16]
  50:	ldp	x29, x30, [sp], #48
  54:	b	0 <_ZN4llvm6detail13DoubleAPFloat8makeZeroEb>

Disassembly of section .text._ZN4llvm7APFloat7StorageC2IJNS_11APFloatBase16uninitializedTagEEEERKNS_12fltSemanticsEDpOT_:

0000000000000000 <_ZN4llvm7APFloat7StorageC2IJNS_11APFloatBase16uninitializedTagEEEERKNS_12fltSemanticsEDpOT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x21, x2
  14:	mov	x19, x1
  18:	mov	x20, x0
  1c:	bl	0 <_ZN4llvm11APFloatBase15PPCDoubleDoubleEv>
  20:	cmp	x0, x19
  24:	b.eq	44 <_ZN4llvm7APFloat7StorageC2IJNS_11APFloatBase16uninitializedTagEEEERKNS_12fltSemanticsEDpOT_+0x44>  // b.none
  28:	ldr	w2, [x21]
  2c:	mov	x0, x20
  30:	mov	x1, x19
  34:	ldp	x20, x19, [sp, #32]
  38:	ldr	x21, [sp, #16]
  3c:	ldp	x29, x30, [sp], #48
  40:	b	0 <_ZN4llvm6detail9IEEEFloatC1ERKNS_12fltSemanticsENS_11APFloatBase16uninitializedTagE>
  44:	ldr	w2, [x21]
  48:	mov	x0, x20
  4c:	mov	x1, x19
  50:	ldp	x20, x19, [sp, #32]
  54:	ldr	x21, [sp, #16]
  58:	ldp	x29, x30, [sp], #48
  5c:	b	0 <_ZN4llvm6detail13DoubleAPFloatC1ERKNS_12fltSemanticsENS_11APFloatBase16uninitializedTagE>

Disassembly of section .text._ZN4llvm7APFloat7StorageD2Ev:

0000000000000000 <_ZN4llvm7APFloat7StorageD2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x20, [x0]
  10:	mov	x19, x0
  14:	bl	0 <_ZN4llvm11APFloatBase15PPCDoubleDoubleEv>
  18:	cmp	x0, x20
  1c:	b.eq	30 <_ZN4llvm7APFloat7StorageD2Ev+0x30>  // b.none
  20:	mov	x0, x19
  24:	ldp	x20, x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #32
  2c:	b	0 <_ZN4llvm6detail9IEEEFloatD1Ev>
  30:	ldr	x1, [x19, #8]!
  34:	cbz	x1, 40 <_ZN4llvm7APFloat7StorageD2Ev+0x40>
  38:	mov	x0, x19
  3c:	bl	0 <_ZN4llvm7APFloat7StorageD2Ev>
  40:	str	xzr, [x19]
  44:	ldp	x20, x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZNKSt14default_deleteIA_N4llvm7APFloatEEclIS1_EENSt9enable_ifIXsr14is_convertibleIPA_T_PS2_EE5valueEvE4typeEPS6_:

0000000000000000 <_ZNKSt14default_deleteIA_N4llvm7APFloatEEclIS1_EENSt9enable_ifIXsr14is_convertibleIPA_T_PS2_EE5valueEvE4typeEPS6_>:
   0:	cbz	x1, 4c <_ZNKSt14default_deleteIA_N4llvm7APFloatEEclIS1_EENSt9enable_ifIXsr14is_convertibleIPA_T_PS2_EE5valueEvE4typeEPS6_+0x4c>
   4:	stp	x29, x30, [sp, #-48]!
   8:	str	x21, [sp, #16]
   c:	stp	x20, x19, [sp, #32]
  10:	mov	x29, sp
  14:	mov	x19, x1
  18:	ldr	x8, [x19, #-8]!
  1c:	cbz	x8, 38 <_ZNKSt14default_deleteIA_N4llvm7APFloatEEclIS1_EENSt9enable_ifIXsr14is_convertibleIPA_T_PS2_EE5valueEvE4typeEPS6_+0x38>
  20:	sub	x20, x1, #0x18
  24:	lsl	x21, x8, #5
  28:	add	x0, x20, x21
  2c:	bl	0 <_ZNKSt14default_deleteIA_N4llvm7APFloatEEclIS1_EENSt9enable_ifIXsr14is_convertibleIPA_T_PS2_EE5valueEvE4typeEPS6_>
  30:	subs	x21, x21, #0x20
  34:	b.ne	28 <_ZNKSt14default_deleteIA_N4llvm7APFloatEEclIS1_EENSt9enable_ifIXsr14is_convertibleIPA_T_PS2_EE5valueEvE4typeEPS6_+0x28>  // b.any
  38:	mov	x0, x19
  3c:	ldp	x20, x19, [sp, #32]
  40:	ldr	x21, [sp, #16]
  44:	ldp	x29, x30, [sp], #48
  48:	b	0 <_ZdaPv>
  4c:	ret

Disassembly of section .text._ZN4llvm7APFloat11makeLargestEb:

0000000000000000 <_ZN4llvm7APFloat11makeLargestEb>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	x21, [x0, #8]
  14:	mov	x20, x0
  18:	mov	w19, w1
  1c:	bl	0 <_ZN4llvm11APFloatBase15PPCDoubleDoubleEv>
  20:	cmp	x0, x21
  24:	b.eq	40 <_ZN4llvm7APFloat11makeLargestEb+0x40>  // b.none
  28:	add	x0, x20, #0x8
  2c:	and	w1, w19, #0x1
  30:	ldp	x20, x19, [sp, #32]
  34:	ldr	x21, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	b	0 <_ZN4llvm6detail9IEEEFloat11makeLargestEb>
  40:	add	x0, x20, #0x8
  44:	and	w1, w19, #0x1
  48:	ldp	x20, x19, [sp, #32]
  4c:	ldr	x21, [sp, #16]
  50:	ldp	x29, x30, [sp], #48
  54:	b	0 <_ZN4llvm6detail13DoubleAPFloat11makeLargestEb>

Disassembly of section .text._ZN4llvm7APFloat12makeSmallestEb:

0000000000000000 <_ZN4llvm7APFloat12makeSmallestEb>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	x21, [x0, #8]
  14:	mov	x20, x0
  18:	mov	w19, w1
  1c:	bl	0 <_ZN4llvm11APFloatBase15PPCDoubleDoubleEv>
  20:	cmp	x0, x21
  24:	b.eq	40 <_ZN4llvm7APFloat12makeSmallestEb+0x40>  // b.none
  28:	add	x0, x20, #0x8
  2c:	and	w1, w19, #0x1
  30:	ldp	x20, x19, [sp, #32]
  34:	ldr	x21, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	b	0 <_ZN4llvm6detail9IEEEFloat12makeSmallestEb>
  40:	add	x0, x20, #0x8
  44:	and	w1, w19, #0x1
  48:	ldp	x20, x19, [sp, #32]
  4c:	ldr	x21, [sp, #16]
  50:	ldp	x29, x30, [sp], #48
  54:	b	0 <_ZN4llvm6detail13DoubleAPFloat12makeSmallestEb>

Disassembly of section .text._ZNSt6vectorIPN4llvm8ConstantESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_:

0000000000000000 <_ZNSt6vectorIPN4llvm8ConstantESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x25, x2
  1c:	adrp	x2, 0 <_ZNSt6vectorIPN4llvm8ConstantESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  20:	mov	x21, x1
  24:	add	x2, x2, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	mov	x19, x0
  30:	bl	0 <_ZNSt6vectorIPN4llvm8ConstantESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  34:	ldp	x22, x26, [x19]
  38:	mov	x20, x0
  3c:	mov	x0, x19
  40:	mov	x1, x20
  44:	sub	x24, x21, x22
  48:	bl	0 <_ZNSt6vectorIPN4llvm8ConstantESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  4c:	ldr	x8, [x25]
  50:	mov	x23, x0
  54:	add	x25, x0, x24
  58:	cmp	x24, #0x1
  5c:	str	x8, [x25]
  60:	b.lt	74 <_ZNSt6vectorIPN4llvm8ConstantESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x74>  // b.tstop
  64:	mov	x0, x23
  68:	mov	x1, x22
  6c:	mov	x2, x24
  70:	bl	0 <memmove>
  74:	sub	x2, x26, x21
  78:	add	x24, x25, #0x8
  7c:	cmp	x2, #0x1
  80:	asr	x25, x2, #3
  84:	b.lt	94 <_ZNSt6vectorIPN4llvm8ConstantESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x94>  // b.tstop
  88:	mov	x0, x24
  8c:	mov	x1, x21
  90:	bl	0 <memmove>
  94:	add	x21, x24, x25, lsl #3
  98:	cbz	x22, a4 <_ZNSt6vectorIPN4llvm8ConstantESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xa4>
  9c:	mov	x0, x22
  a0:	bl	0 <_ZdlPv>
  a4:	add	x8, x23, x20, lsl #3
  a8:	stp	x23, x21, [x19]
  ac:	str	x8, [x19, #16]
  b0:	ldp	x20, x19, [sp, #64]
  b4:	ldp	x22, x21, [sp, #48]
  b8:	ldp	x24, x23, [sp, #32]
  bc:	ldp	x26, x25, [sp, #16]
  c0:	ldp	x29, x30, [sp], #80
  c4:	ret

Disassembly of section .text._ZNKSt6vectorIPN4llvm8ConstantESaIS2_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorIPN4llvm8ConstantESaIS2_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x9, x8, [x0]
   c:	sub	x9, x8, x9
  10:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
  14:	sub	x10, x8, x9, asr #3
  18:	cmp	x10, x1
  1c:	b.cc	54 <_ZNKSt6vectorIPN4llvm8ConstantESaIS2_EE12_M_check_lenEmPKc+0x54>  // b.lo, b.ul, b.last
  20:	asr	x9, x9, #3
  24:	cmp	x9, x1
  28:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  2c:	adds	x9, x10, x9
  30:	lsr	x11, x9, #60
  34:	cset	w10, cs  // cs = hs, nlast
  38:	cmp	x11, #0x0
  3c:	cset	w11, ne  // ne = any
  40:	orr	w10, w10, w11
  44:	cmp	w10, #0x0
  48:	csel	x0, x8, x9, ne  // ne = any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	mov	x0, x2
  58:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm8ConstantESaIS2_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm8ConstantESaIS2_EE11_M_allocateEm>:
   0:	cbz	x1, 14 <_ZNSt12_Vector_baseIPN4llvm8ConstantESaIS2_EE11_M_allocateEm+0x14>
   4:	lsr	x8, x1, #60
   8:	cbnz	x8, 1c <_ZNSt12_Vector_baseIPN4llvm8ConstantESaIS2_EE11_M_allocateEm+0x1c>
   c:	lsl	x0, x1, #3
  10:	b	0 <_Znwm>
  14:	mov	x0, xzr
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	bl	0 <_ZSt17__throw_bad_allocv>

Operations.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>:
       0:	sub	sp, sp, #0xe0
       4:	stp	x29, x30, [sp, #192]
       8:	stp	x20, x19, [sp, #208]
       c:	add	x29, sp, #0xc0
      10:	mov	x19, x0
      14:	add	x8, sp, #0x8
      18:	mov	w0, #0x1                   	// #1
      1c:	mov	w1, #0xd                   	// #13
      20:	add	x20, sp, #0x8
      24:	bl	60c <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE>
      28:	add	x1, sp, #0x8
      2c:	mov	x0, x19
      30:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
      34:	ldr	x8, [sp, #176]
      38:	cbz	x8, 4c <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x4c>
      3c:	add	x0, x20, #0x98
      40:	mov	w2, #0x3                   	// #3
      44:	mov	x1, x0
      48:	blr	x8
      4c:	add	x0, x20, #0x8
      50:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
      54:	add	x8, sp, #0x8
      58:	mov	w0, #0x1                   	// #1
      5c:	mov	w1, #0xf                   	// #15
      60:	add	x20, sp, #0x8
      64:	bl	60c <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE>
      68:	add	x1, sp, #0x8
      6c:	mov	x0, x19
      70:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
      74:	ldr	x8, [sp, #176]
      78:	cbz	x8, 8c <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x8c>
      7c:	add	x0, x20, #0x98
      80:	mov	w2, #0x3                   	// #3
      84:	mov	x1, x0
      88:	blr	x8
      8c:	add	x0, x20, #0x8
      90:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
      94:	add	x8, sp, #0x8
      98:	mov	w0, #0x1                   	// #1
      9c:	mov	w1, #0x11                  	// #17
      a0:	add	x20, sp, #0x8
      a4:	bl	60c <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE>
      a8:	add	x1, sp, #0x8
      ac:	mov	x0, x19
      b0:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
      b4:	ldr	x8, [sp, #176]
      b8:	cbz	x8, cc <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0xcc>
      bc:	add	x0, x20, #0x98
      c0:	mov	w2, #0x3                   	// #3
      c4:	mov	x1, x0
      c8:	blr	x8
      cc:	add	x0, x20, #0x8
      d0:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
      d4:	add	x8, sp, #0x8
      d8:	mov	w0, #0x1                   	// #1
      dc:	mov	w1, #0x14                  	// #20
      e0:	add	x20, sp, #0x8
      e4:	bl	60c <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE>
      e8:	add	x1, sp, #0x8
      ec:	mov	x0, x19
      f0:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
      f4:	ldr	x8, [sp, #176]
      f8:	cbz	x8, 10c <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x10c>
      fc:	add	x0, x20, #0x98
     100:	mov	w2, #0x3                   	// #3
     104:	mov	x1, x0
     108:	blr	x8
     10c:	add	x0, x20, #0x8
     110:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     114:	add	x8, sp, #0x8
     118:	mov	w0, #0x1                   	// #1
     11c:	mov	w1, #0x13                  	// #19
     120:	add	x20, sp, #0x8
     124:	bl	60c <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE>
     128:	add	x1, sp, #0x8
     12c:	mov	x0, x19
     130:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     134:	ldr	x8, [sp, #176]
     138:	cbz	x8, 14c <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x14c>
     13c:	add	x0, x20, #0x98
     140:	mov	w2, #0x3                   	// #3
     144:	mov	x1, x0
     148:	blr	x8
     14c:	add	x0, x20, #0x8
     150:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     154:	add	x8, sp, #0x8
     158:	mov	w0, #0x1                   	// #1
     15c:	mov	w1, #0x17                  	// #23
     160:	add	x20, sp, #0x8
     164:	bl	60c <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE>
     168:	add	x1, sp, #0x8
     16c:	mov	x0, x19
     170:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     174:	ldr	x8, [sp, #176]
     178:	cbz	x8, 18c <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x18c>
     17c:	add	x0, x20, #0x98
     180:	mov	w2, #0x3                   	// #3
     184:	mov	x1, x0
     188:	blr	x8
     18c:	add	x0, x20, #0x8
     190:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     194:	add	x8, sp, #0x8
     198:	mov	w0, #0x1                   	// #1
     19c:	mov	w1, #0x16                  	// #22
     1a0:	add	x20, sp, #0x8
     1a4:	bl	60c <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE>
     1a8:	add	x1, sp, #0x8
     1ac:	mov	x0, x19
     1b0:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     1b4:	ldr	x8, [sp, #176]
     1b8:	cbz	x8, 1cc <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x1cc>
     1bc:	add	x0, x20, #0x98
     1c0:	mov	w2, #0x3                   	// #3
     1c4:	mov	x1, x0
     1c8:	blr	x8
     1cc:	add	x0, x20, #0x8
     1d0:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     1d4:	add	x8, sp, #0x8
     1d8:	mov	w0, #0x1                   	// #1
     1dc:	mov	w1, #0x19                  	// #25
     1e0:	add	x20, sp, #0x8
     1e4:	bl	60c <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE>
     1e8:	add	x1, sp, #0x8
     1ec:	mov	x0, x19
     1f0:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     1f4:	ldr	x8, [sp, #176]
     1f8:	cbz	x8, 20c <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x20c>
     1fc:	add	x0, x20, #0x98
     200:	mov	w2, #0x3                   	// #3
     204:	mov	x1, x0
     208:	blr	x8
     20c:	add	x0, x20, #0x8
     210:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     214:	add	x8, sp, #0x8
     218:	mov	w0, #0x1                   	// #1
     21c:	mov	w1, #0x1a                  	// #26
     220:	add	x20, sp, #0x8
     224:	bl	60c <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE>
     228:	add	x1, sp, #0x8
     22c:	mov	x0, x19
     230:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     234:	ldr	x8, [sp, #176]
     238:	cbz	x8, 24c <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x24c>
     23c:	add	x0, x20, #0x98
     240:	mov	w2, #0x3                   	// #3
     244:	mov	x1, x0
     248:	blr	x8
     24c:	add	x0, x20, #0x8
     250:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     254:	add	x8, sp, #0x8
     258:	mov	w0, #0x1                   	// #1
     25c:	mov	w1, #0x1b                  	// #27
     260:	add	x20, sp, #0x8
     264:	bl	60c <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE>
     268:	add	x1, sp, #0x8
     26c:	mov	x0, x19
     270:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     274:	ldr	x8, [sp, #176]
     278:	cbz	x8, 28c <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x28c>
     27c:	add	x0, x20, #0x98
     280:	mov	w2, #0x3                   	// #3
     284:	mov	x1, x0
     288:	blr	x8
     28c:	add	x0, x20, #0x8
     290:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     294:	add	x8, sp, #0x8
     298:	mov	w0, #0x1                   	// #1
     29c:	mov	w1, #0x1c                  	// #28
     2a0:	add	x20, sp, #0x8
     2a4:	bl	60c <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE>
     2a8:	add	x1, sp, #0x8
     2ac:	mov	x0, x19
     2b0:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     2b4:	ldr	x8, [sp, #176]
     2b8:	cbz	x8, 2cc <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x2cc>
     2bc:	add	x0, x20, #0x98
     2c0:	mov	w2, #0x3                   	// #3
     2c4:	mov	x1, x0
     2c8:	blr	x8
     2cc:	add	x0, x20, #0x8
     2d0:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     2d4:	add	x8, sp, #0x8
     2d8:	mov	w0, #0x1                   	// #1
     2dc:	mov	w1, #0x1d                  	// #29
     2e0:	add	x20, sp, #0x8
     2e4:	bl	60c <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE>
     2e8:	add	x1, sp, #0x8
     2ec:	mov	x0, x19
     2f0:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     2f4:	ldr	x8, [sp, #176]
     2f8:	cbz	x8, 30c <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x30c>
     2fc:	add	x0, x20, #0x98
     300:	mov	w2, #0x3                   	// #3
     304:	mov	x1, x0
     308:	blr	x8
     30c:	add	x0, x20, #0x8
     310:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     314:	add	x8, sp, #0x8
     318:	mov	w0, #0x1                   	// #1
     31c:	mov	w1, #0x1e                  	// #30
     320:	add	x20, sp, #0x8
     324:	bl	60c <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE>
     328:	add	x1, sp, #0x8
     32c:	mov	x0, x19
     330:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     334:	ldr	x8, [sp, #176]
     338:	cbz	x8, 34c <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x34c>
     33c:	add	x0, x20, #0x98
     340:	mov	w2, #0x3                   	// #3
     344:	mov	x1, x0
     348:	blr	x8
     34c:	add	x0, x20, #0x8
     350:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     354:	add	x8, sp, #0x8
     358:	mov	w0, #0x1                   	// #1
     35c:	mov	w1, #0x35                  	// #53
     360:	mov	w2, #0x20                  	// #32
     364:	add	x20, sp, #0x8
     368:	bl	8f0 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE>
     36c:	add	x1, sp, #0x8
     370:	mov	x0, x19
     374:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     378:	ldr	x8, [sp, #176]
     37c:	cbz	x8, 390 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x390>
     380:	add	x0, x20, #0x98
     384:	mov	w2, #0x3                   	// #3
     388:	mov	x1, x0
     38c:	blr	x8
     390:	add	x0, x20, #0x8
     394:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     398:	add	x8, sp, #0x8
     39c:	mov	w0, #0x1                   	// #1
     3a0:	mov	w1, #0x35                  	// #53
     3a4:	mov	w2, #0x21                  	// #33
     3a8:	add	x20, sp, #0x8
     3ac:	bl	8f0 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE>
     3b0:	add	x1, sp, #0x8
     3b4:	mov	x0, x19
     3b8:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     3bc:	ldr	x8, [sp, #176]
     3c0:	cbz	x8, 3d4 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x3d4>
     3c4:	add	x0, x20, #0x98
     3c8:	mov	w2, #0x3                   	// #3
     3cc:	mov	x1, x0
     3d0:	blr	x8
     3d4:	add	x0, x20, #0x8
     3d8:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     3dc:	add	x8, sp, #0x8
     3e0:	mov	w0, #0x1                   	// #1
     3e4:	mov	w1, #0x35                  	// #53
     3e8:	mov	w2, #0x22                  	// #34
     3ec:	add	x20, sp, #0x8
     3f0:	bl	8f0 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE>
     3f4:	add	x1, sp, #0x8
     3f8:	mov	x0, x19
     3fc:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     400:	ldr	x8, [sp, #176]
     404:	cbz	x8, 418 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x418>
     408:	add	x0, x20, #0x98
     40c:	mov	w2, #0x3                   	// #3
     410:	mov	x1, x0
     414:	blr	x8
     418:	add	x0, x20, #0x8
     41c:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     420:	add	x8, sp, #0x8
     424:	mov	w0, #0x1                   	// #1
     428:	mov	w1, #0x35                  	// #53
     42c:	mov	w2, #0x23                  	// #35
     430:	add	x20, sp, #0x8
     434:	bl	8f0 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE>
     438:	add	x1, sp, #0x8
     43c:	mov	x0, x19
     440:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     444:	ldr	x8, [sp, #176]
     448:	cbz	x8, 45c <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x45c>
     44c:	add	x0, x20, #0x98
     450:	mov	w2, #0x3                   	// #3
     454:	mov	x1, x0
     458:	blr	x8
     45c:	add	x0, x20, #0x8
     460:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     464:	add	x8, sp, #0x8
     468:	mov	w0, #0x1                   	// #1
     46c:	mov	w1, #0x35                  	// #53
     470:	mov	w2, #0x24                  	// #36
     474:	add	x20, sp, #0x8
     478:	bl	8f0 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE>
     47c:	add	x1, sp, #0x8
     480:	mov	x0, x19
     484:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     488:	ldr	x8, [sp, #176]
     48c:	cbz	x8, 4a0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x4a0>
     490:	add	x0, x20, #0x98
     494:	mov	w2, #0x3                   	// #3
     498:	mov	x1, x0
     49c:	blr	x8
     4a0:	add	x0, x20, #0x8
     4a4:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     4a8:	add	x8, sp, #0x8
     4ac:	mov	w0, #0x1                   	// #1
     4b0:	mov	w1, #0x35                  	// #53
     4b4:	mov	w2, #0x25                  	// #37
     4b8:	add	x20, sp, #0x8
     4bc:	bl	8f0 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE>
     4c0:	add	x1, sp, #0x8
     4c4:	mov	x0, x19
     4c8:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     4cc:	ldr	x8, [sp, #176]
     4d0:	cbz	x8, 4e4 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x4e4>
     4d4:	add	x0, x20, #0x98
     4d8:	mov	w2, #0x3                   	// #3
     4dc:	mov	x1, x0
     4e0:	blr	x8
     4e4:	add	x0, x20, #0x8
     4e8:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     4ec:	add	x8, sp, #0x8
     4f0:	mov	w0, #0x1                   	// #1
     4f4:	mov	w1, #0x35                  	// #53
     4f8:	mov	w2, #0x26                  	// #38
     4fc:	add	x20, sp, #0x8
     500:	bl	8f0 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE>
     504:	add	x1, sp, #0x8
     508:	mov	x0, x19
     50c:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     510:	ldr	x8, [sp, #176]
     514:	cbz	x8, 528 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x528>
     518:	add	x0, x20, #0x98
     51c:	mov	w2, #0x3                   	// #3
     520:	mov	x1, x0
     524:	blr	x8
     528:	add	x0, x20, #0x8
     52c:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     530:	add	x8, sp, #0x8
     534:	mov	w0, #0x1                   	// #1
     538:	mov	w1, #0x35                  	// #53
     53c:	mov	w2, #0x27                  	// #39
     540:	add	x20, sp, #0x8
     544:	bl	8f0 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE>
     548:	add	x1, sp, #0x8
     54c:	mov	x0, x19
     550:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     554:	ldr	x8, [sp, #176]
     558:	cbz	x8, 56c <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x56c>
     55c:	add	x0, x20, #0x98
     560:	mov	w2, #0x3                   	// #3
     564:	mov	x1, x0
     568:	blr	x8
     56c:	add	x0, x20, #0x8
     570:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     574:	add	x8, sp, #0x8
     578:	mov	w0, #0x1                   	// #1
     57c:	mov	w1, #0x35                  	// #53
     580:	mov	w2, #0x28                  	// #40
     584:	add	x20, sp, #0x8
     588:	bl	8f0 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE>
     58c:	add	x1, sp, #0x8
     590:	mov	x0, x19
     594:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     598:	ldr	x8, [sp, #176]
     59c:	cbz	x8, 5b0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x5b0>
     5a0:	add	x0, x20, #0x98
     5a4:	mov	w2, #0x3                   	// #3
     5a8:	mov	x1, x0
     5ac:	blr	x8
     5b0:	add	x0, x20, #0x8
     5b4:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     5b8:	add	x8, sp, #0x8
     5bc:	mov	w0, #0x1                   	// #1
     5c0:	mov	w1, #0x35                  	// #53
     5c4:	mov	w2, #0x29                  	// #41
     5c8:	add	x20, sp, #0x8
     5cc:	bl	8f0 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE>
     5d0:	add	x1, sp, #0x8
     5d4:	mov	x0, x19
     5d8:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     5dc:	ldr	x8, [sp, #176]
     5e0:	cbz	x8, 5f4 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x5f4>
     5e4:	add	x0, x20, #0x98
     5e8:	mov	w2, #0x3                   	// #3
     5ec:	mov	x1, x0
     5f0:	blr	x8
     5f4:	add	x0, x20, #0x8
     5f8:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     5fc:	ldp	x20, x19, [sp, #208]
     600:	ldp	x29, x30, [sp, #192]
     604:	add	sp, sp, #0xe0
     608:	ret

000000000000060c <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE>:
     60c:	sub	sp, sp, #0xf0
     610:	stp	x29, x30, [sp, #192]
     614:	stp	x22, x21, [sp, #208]
     618:	stp	x20, x19, [sp, #224]
     61c:	add	x29, sp, #0xc0
     620:	cmp	w1, #0x1f
     624:	b.hi	8d8 <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE+0x2cc>  // b.pmore
     628:	mov	x19, x8
     62c:	mov	w8, #0x1                   	// #1
     630:	mov	w9, #0xa000                	// #40960
     634:	lsl	w8, w8, w1
     638:	movk	w9, #0x7eda, lsl #16
     63c:	mov	w20, w1
     640:	tst	w8, w9
     644:	b.eq	770 <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE+0x164>  // b.none
     648:	mov	x21, x19
     64c:	adrp	x8, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     650:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     654:	add	x8, x8, #0x0
     658:	add	x9, x9, #0x0
     65c:	str	w0, [x21], #8
     660:	mov	x0, sp
     664:	sub	x1, x29, #0x20
     668:	mov	w2, #0x1                   	// #1
     66c:	stp	x9, x8, [x29, #-16]
     670:	mov	x22, sp
     674:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     678:	ldur	x8, [x29, #-16]
     67c:	cbz	x8, 690 <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE+0x84>
     680:	sub	x0, x29, #0x20
     684:	sub	x1, x29, #0x20
     688:	mov	w2, #0x3                   	// #3
     68c:	blr	x8
     690:	adrp	x8, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     694:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     698:	adrp	x10, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     69c:	adrp	x11, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     6a0:	add	x0, x22, #0x40
     6a4:	add	x8, x8, #0x0
     6a8:	add	x9, x9, #0x0
     6ac:	add	x10, x10, #0x0
     6b0:	add	x11, x11, #0x0
     6b4:	sub	x1, x29, #0x20
     6b8:	sub	x2, x29, #0x40
     6bc:	stp	x9, x8, [x29, #-16]
     6c0:	stp	x11, x10, [x29, #-48]
     6c4:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     6c8:	ldur	x8, [x29, #-48]
     6cc:	cbz	x8, 6e0 <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE+0xd4>
     6d0:	sub	x0, x29, #0x40
     6d4:	sub	x1, x29, #0x40
     6d8:	mov	w2, #0x3                   	// #3
     6dc:	blr	x8
     6e0:	ldur	x8, [x29, #-16]
     6e4:	cbz	x8, 6f8 <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE+0xec>
     6e8:	sub	x0, x29, #0x20
     6ec:	sub	x1, x29, #0x20
     6f0:	mov	w2, #0x3                   	// #3
     6f4:	blr	x8
     6f8:	mov	x1, sp
     6fc:	mov	w2, #0x2                   	// #2
     700:	mov	x0, x21
     704:	mov	x22, sp
     708:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     70c:	adrp	x8, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     710:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     714:	mov	x21, xzr
     718:	add	x8, x8, #0x0
     71c:	add	x9, x9, #0x0
     720:	str	w20, [x19, #152]
     724:	stp	x9, x8, [x19, #168]
     728:	add	x19, x22, x21
     72c:	ldr	x8, [x19, #112]
     730:	cbz	x8, 744 <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE+0x138>
     734:	add	x0, x19, #0x60
     738:	mov	w2, #0x3                   	// #3
     73c:	mov	x1, x0
     740:	blr	x8
     744:	ldr	x8, [x19, #80]
     748:	cbz	x8, 760 <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE+0x154>
     74c:	add	x9, x22, x21
     750:	add	x0, x9, #0x40
     754:	mov	w2, #0x3                   	// #3
     758:	mov	x1, x0
     75c:	blr	x8
     760:	sub	x21, x21, #0x40
     764:	cmn	x21, #0x80
     768:	b.ne	728 <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE+0x11c>  // b.any
     76c:	b	8a4 <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE+0x298>
     770:	mov	w9, #0x4000                	// #16384
     774:	movk	w9, #0x125, lsl #16
     778:	tst	w8, w9
     77c:	b.eq	8b8 <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE+0x2ac>  // b.none
     780:	mov	x21, x19
     784:	adrp	x8, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     788:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     78c:	add	x8, x8, #0x0
     790:	add	x9, x9, #0x0
     794:	str	w0, [x21], #8
     798:	mov	x0, sp
     79c:	sub	x1, x29, #0x20
     7a0:	mov	w2, #0x1                   	// #1
     7a4:	stp	x9, x8, [x29, #-16]
     7a8:	mov	x22, sp
     7ac:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     7b0:	ldur	x8, [x29, #-16]
     7b4:	cbz	x8, 7c8 <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE+0x1bc>
     7b8:	sub	x0, x29, #0x20
     7bc:	sub	x1, x29, #0x20
     7c0:	mov	w2, #0x3                   	// #3
     7c4:	blr	x8
     7c8:	adrp	x8, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     7cc:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     7d0:	adrp	x10, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     7d4:	adrp	x11, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     7d8:	add	x0, x22, #0x40
     7dc:	add	x8, x8, #0x0
     7e0:	add	x9, x9, #0x0
     7e4:	add	x10, x10, #0x0
     7e8:	add	x11, x11, #0x0
     7ec:	sub	x1, x29, #0x20
     7f0:	sub	x2, x29, #0x40
     7f4:	stp	x9, x8, [x29, #-16]
     7f8:	stp	x11, x10, [x29, #-48]
     7fc:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     800:	ldur	x8, [x29, #-48]
     804:	cbz	x8, 818 <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE+0x20c>
     808:	sub	x0, x29, #0x40
     80c:	sub	x1, x29, #0x40
     810:	mov	w2, #0x3                   	// #3
     814:	blr	x8
     818:	ldur	x8, [x29, #-16]
     81c:	cbz	x8, 830 <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE+0x224>
     820:	sub	x0, x29, #0x20
     824:	sub	x1, x29, #0x20
     828:	mov	w2, #0x3                   	// #3
     82c:	blr	x8
     830:	mov	x1, sp
     834:	mov	w2, #0x2                   	// #2
     838:	mov	x0, x21
     83c:	mov	x22, sp
     840:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     844:	adrp	x8, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     848:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     84c:	mov	x21, xzr
     850:	add	x8, x8, #0x0
     854:	add	x9, x9, #0x0
     858:	str	w20, [x19, #152]
     85c:	stp	x9, x8, [x19, #168]
     860:	add	x19, x22, x21
     864:	ldr	x8, [x19, #112]
     868:	cbz	x8, 87c <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE+0x270>
     86c:	add	x0, x19, #0x60
     870:	mov	w2, #0x3                   	// #3
     874:	mov	x1, x0
     878:	blr	x8
     87c:	ldr	x8, [x19, #80]
     880:	cbz	x8, 898 <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE+0x28c>
     884:	add	x9, x22, x21
     888:	add	x0, x9, #0x40
     88c:	mov	w2, #0x3                   	// #3
     890:	mov	x1, x0
     894:	blr	x8
     898:	sub	x21, x21, #0x40
     89c:	cmn	x21, #0x80
     8a0:	b.ne	860 <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE+0x254>  // b.any
     8a4:	ldp	x20, x19, [sp, #224]
     8a8:	ldp	x22, x21, [sp, #208]
     8ac:	ldp	x29, x30, [sp, #192]
     8b0:	add	sp, sp, #0xf0
     8b4:	ret
     8b8:	cmp	w20, #0x1f
     8bc:	b.ne	8d8 <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE+0x2cc>  // b.any
     8c0:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     8c4:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     8c8:	add	x0, x0, #0x0
     8cc:	add	x1, x1, #0x0
     8d0:	mov	w2, #0x76                  	// #118
     8d4:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
     8d8:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     8dc:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     8e0:	add	x0, x0, #0x0
     8e4:	add	x1, x1, #0x0
     8e8:	mov	w2, #0x78                  	// #120
     8ec:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>

00000000000008f0 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE>:
     8f0:	sub	sp, sp, #0xf0
     8f4:	stp	x29, x30, [sp, #192]
     8f8:	stp	x22, x21, [sp, #208]
     8fc:	stp	x20, x19, [sp, #224]
     900:	add	x29, sp, #0xc0
     904:	mov	w19, w2
     908:	cmp	w1, #0x36
     90c:	mov	x20, x8
     910:	b.eq	a4c <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE+0x15c>  // b.none
     914:	cmp	w1, #0x35
     918:	b.ne	b8c <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE+0x29c>  // b.any
     91c:	mov	x21, x20
     920:	adrp	x8, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     924:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     928:	add	x8, x8, #0x0
     92c:	add	x9, x9, #0x0
     930:	str	w0, [x21], #8
     934:	mov	x0, sp
     938:	sub	x1, x29, #0x20
     93c:	mov	w2, #0x1                   	// #1
     940:	stp	x9, x8, [x29, #-16]
     944:	mov	x22, sp
     948:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     94c:	ldur	x8, [x29, #-16]
     950:	cbz	x8, 964 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE+0x74>
     954:	sub	x0, x29, #0x20
     958:	sub	x1, x29, #0x20
     95c:	mov	w2, #0x3                   	// #3
     960:	blr	x8
     964:	adrp	x8, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     968:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     96c:	adrp	x10, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     970:	adrp	x11, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     974:	add	x0, x22, #0x40
     978:	add	x8, x8, #0x0
     97c:	add	x9, x9, #0x0
     980:	add	x10, x10, #0x0
     984:	add	x11, x11, #0x0
     988:	sub	x1, x29, #0x20
     98c:	sub	x2, x29, #0x40
     990:	stp	x9, x8, [x29, #-16]
     994:	stp	x11, x10, [x29, #-48]
     998:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     99c:	ldur	x8, [x29, #-48]
     9a0:	cbz	x8, 9b4 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE+0xc4>
     9a4:	sub	x0, x29, #0x40
     9a8:	sub	x1, x29, #0x40
     9ac:	mov	w2, #0x3                   	// #3
     9b0:	blr	x8
     9b4:	ldur	x8, [x29, #-16]
     9b8:	cbz	x8, 9cc <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE+0xdc>
     9bc:	sub	x0, x29, #0x20
     9c0:	sub	x1, x29, #0x20
     9c4:	mov	w2, #0x3                   	// #3
     9c8:	blr	x8
     9cc:	mov	x1, sp
     9d0:	mov	w2, #0x2                   	// #2
     9d4:	mov	x0, x21
     9d8:	mov	x22, sp
     9dc:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     9e0:	mov	w8, #0x35                  	// #53
     9e4:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     9e8:	adrp	x10, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     9ec:	mov	x21, xzr
     9f0:	add	x9, x9, #0x0
     9f4:	add	x10, x10, #0x0
     9f8:	bfi	x8, x19, #32, #32
     9fc:	str	x8, [x20, #152]
     a00:	stp	x10, x9, [x20, #168]
     a04:	add	x19, x22, x21
     a08:	ldr	x8, [x19, #112]
     a0c:	cbz	x8, a20 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE+0x130>
     a10:	add	x0, x19, #0x60
     a14:	mov	w2, #0x3                   	// #3
     a18:	mov	x1, x0
     a1c:	blr	x8
     a20:	ldr	x8, [x19, #80]
     a24:	cbz	x8, a3c <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE+0x14c>
     a28:	add	x9, x22, x21
     a2c:	add	x0, x9, #0x40
     a30:	mov	w2, #0x3                   	// #3
     a34:	mov	x1, x0
     a38:	blr	x8
     a3c:	sub	x21, x21, #0x40
     a40:	cmn	x21, #0x80
     a44:	b.ne	a04 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE+0x114>  // b.any
     a48:	b	b78 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE+0x288>
     a4c:	mov	x21, x20
     a50:	adrp	x8, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     a54:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     a58:	add	x8, x8, #0x0
     a5c:	add	x9, x9, #0x0
     a60:	str	w0, [x21], #8
     a64:	mov	x0, sp
     a68:	sub	x1, x29, #0x20
     a6c:	mov	w2, #0x1                   	// #1
     a70:	stp	x9, x8, [x29, #-16]
     a74:	mov	x22, sp
     a78:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     a7c:	ldur	x8, [x29, #-16]
     a80:	cbz	x8, a94 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE+0x1a4>
     a84:	sub	x0, x29, #0x20
     a88:	sub	x1, x29, #0x20
     a8c:	mov	w2, #0x3                   	// #3
     a90:	blr	x8
     a94:	adrp	x8, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     a98:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     a9c:	adrp	x10, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     aa0:	adrp	x11, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     aa4:	add	x0, x22, #0x40
     aa8:	add	x8, x8, #0x0
     aac:	add	x9, x9, #0x0
     ab0:	add	x10, x10, #0x0
     ab4:	add	x11, x11, #0x0
     ab8:	sub	x1, x29, #0x20
     abc:	sub	x2, x29, #0x40
     ac0:	stp	x9, x8, [x29, #-16]
     ac4:	stp	x11, x10, [x29, #-48]
     ac8:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     acc:	ldur	x8, [x29, #-48]
     ad0:	cbz	x8, ae4 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE+0x1f4>
     ad4:	sub	x0, x29, #0x40
     ad8:	sub	x1, x29, #0x40
     adc:	mov	w2, #0x3                   	// #3
     ae0:	blr	x8
     ae4:	ldur	x8, [x29, #-16]
     ae8:	cbz	x8, afc <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE+0x20c>
     aec:	sub	x0, x29, #0x20
     af0:	sub	x1, x29, #0x20
     af4:	mov	w2, #0x3                   	// #3
     af8:	blr	x8
     afc:	mov	x1, sp
     b00:	mov	w2, #0x2                   	// #2
     b04:	mov	x0, x21
     b08:	mov	x22, sp
     b0c:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     b10:	mov	w8, #0x36                  	// #54
     b14:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     b18:	adrp	x10, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     b1c:	mov	x21, xzr
     b20:	add	x9, x9, #0x0
     b24:	add	x10, x10, #0x0
     b28:	bfi	x8, x19, #32, #32
     b2c:	str	x8, [x20, #152]
     b30:	stp	x10, x9, [x20, #168]
     b34:	add	x19, x22, x21
     b38:	ldr	x8, [x19, #112]
     b3c:	cbz	x8, b50 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE+0x260>
     b40:	add	x0, x19, #0x60
     b44:	mov	w2, #0x3                   	// #3
     b48:	mov	x1, x0
     b4c:	blr	x8
     b50:	ldr	x8, [x19, #80]
     b54:	cbz	x8, b6c <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE+0x27c>
     b58:	add	x9, x22, x21
     b5c:	add	x0, x9, #0x40
     b60:	mov	w2, #0x3                   	// #3
     b64:	mov	x1, x0
     b68:	blr	x8
     b6c:	sub	x21, x21, #0x40
     b70:	cmn	x21, #0x80
     b74:	b.ne	b34 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE+0x244>  // b.any
     b78:	ldp	x20, x19, [sp, #224]
     b7c:	ldp	x22, x21, [sp, #208]
     b80:	ldp	x29, x30, [sp, #192]
     b84:	add	sp, sp, #0xf0
     b88:	ret
     b8c:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     b90:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     b94:	add	x0, x0, #0x0
     b98:	add	x1, x1, #0x0
     b9c:	mov	w2, #0x88                  	// #136
     ba0:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>

0000000000000ba4 <_ZN4llvm22describeFuzzerFloatOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>:
     ba4:	sub	sp, sp, #0xe0
     ba8:	stp	x29, x30, [sp, #192]
     bac:	stp	x20, x19, [sp, #208]
     bb0:	add	x29, sp, #0xc0
     bb4:	mov	x19, x0
     bb8:	add	x8, sp, #0x8
     bbc:	mov	w0, #0x1                   	// #1
     bc0:	mov	w1, #0xe                   	// #14
     bc4:	add	x20, sp, #0x8
     bc8:	bl	60c <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE>
     bcc:	add	x1, sp, #0x8
     bd0:	mov	x0, x19
     bd4:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     bd8:	ldr	x8, [sp, #176]
     bdc:	cbz	x8, bf0 <_ZN4llvm22describeFuzzerFloatOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x4c>
     be0:	add	x0, x20, #0x98
     be4:	mov	w2, #0x3                   	// #3
     be8:	mov	x1, x0
     bec:	blr	x8
     bf0:	add	x0, x20, #0x8
     bf4:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     bf8:	add	x8, sp, #0x8
     bfc:	mov	w0, #0x1                   	// #1
     c00:	mov	w1, #0x10                  	// #16
     c04:	add	x20, sp, #0x8
     c08:	bl	60c <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE>
     c0c:	add	x1, sp, #0x8
     c10:	mov	x0, x19
     c14:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     c18:	ldr	x8, [sp, #176]
     c1c:	cbz	x8, c30 <_ZN4llvm22describeFuzzerFloatOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x8c>
     c20:	add	x0, x20, #0x98
     c24:	mov	w2, #0x3                   	// #3
     c28:	mov	x1, x0
     c2c:	blr	x8
     c30:	add	x0, x20, #0x8
     c34:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     c38:	add	x8, sp, #0x8
     c3c:	mov	w0, #0x1                   	// #1
     c40:	mov	w1, #0x12                  	// #18
     c44:	add	x20, sp, #0x8
     c48:	bl	60c <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE>
     c4c:	add	x1, sp, #0x8
     c50:	mov	x0, x19
     c54:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     c58:	ldr	x8, [sp, #176]
     c5c:	cbz	x8, c70 <_ZN4llvm22describeFuzzerFloatOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0xcc>
     c60:	add	x0, x20, #0x98
     c64:	mov	w2, #0x3                   	// #3
     c68:	mov	x1, x0
     c6c:	blr	x8
     c70:	add	x0, x20, #0x8
     c74:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     c78:	add	x8, sp, #0x8
     c7c:	mov	w0, #0x1                   	// #1
     c80:	mov	w1, #0x15                  	// #21
     c84:	add	x20, sp, #0x8
     c88:	bl	60c <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE>
     c8c:	add	x1, sp, #0x8
     c90:	mov	x0, x19
     c94:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     c98:	ldr	x8, [sp, #176]
     c9c:	cbz	x8, cb0 <_ZN4llvm22describeFuzzerFloatOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x10c>
     ca0:	add	x0, x20, #0x98
     ca4:	mov	w2, #0x3                   	// #3
     ca8:	mov	x1, x0
     cac:	blr	x8
     cb0:	add	x0, x20, #0x8
     cb4:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     cb8:	add	x8, sp, #0x8
     cbc:	mov	w0, #0x1                   	// #1
     cc0:	mov	w1, #0x18                  	// #24
     cc4:	add	x20, sp, #0x8
     cc8:	bl	60c <_ZN4llvm8fuzzerop15binOpDescriptorEjNS_11Instruction9BinaryOpsE>
     ccc:	add	x1, sp, #0x8
     cd0:	mov	x0, x19
     cd4:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     cd8:	ldr	x8, [sp, #176]
     cdc:	cbz	x8, cf0 <_ZN4llvm22describeFuzzerFloatOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x14c>
     ce0:	add	x0, x20, #0x98
     ce4:	mov	w2, #0x3                   	// #3
     ce8:	mov	x1, x0
     cec:	blr	x8
     cf0:	add	x0, x20, #0x8
     cf4:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     cf8:	add	x8, sp, #0x8
     cfc:	mov	w0, #0x1                   	// #1
     d00:	mov	w1, #0x36                  	// #54
     d04:	mov	w2, wzr
     d08:	add	x20, sp, #0x8
     d0c:	bl	8f0 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE>
     d10:	add	x1, sp, #0x8
     d14:	mov	x0, x19
     d18:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     d1c:	ldr	x8, [sp, #176]
     d20:	cbz	x8, d34 <_ZN4llvm22describeFuzzerFloatOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x190>
     d24:	add	x0, x20, #0x98
     d28:	mov	w2, #0x3                   	// #3
     d2c:	mov	x1, x0
     d30:	blr	x8
     d34:	add	x0, x20, #0x8
     d38:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     d3c:	add	x8, sp, #0x8
     d40:	mov	w0, #0x1                   	// #1
     d44:	mov	w1, #0x36                  	// #54
     d48:	mov	w2, #0x1                   	// #1
     d4c:	add	x20, sp, #0x8
     d50:	bl	8f0 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE>
     d54:	add	x1, sp, #0x8
     d58:	mov	x0, x19
     d5c:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     d60:	ldr	x8, [sp, #176]
     d64:	cbz	x8, d78 <_ZN4llvm22describeFuzzerFloatOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x1d4>
     d68:	add	x0, x20, #0x98
     d6c:	mov	w2, #0x3                   	// #3
     d70:	mov	x1, x0
     d74:	blr	x8
     d78:	add	x0, x20, #0x8
     d7c:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     d80:	add	x8, sp, #0x8
     d84:	mov	w0, #0x1                   	// #1
     d88:	mov	w1, #0x36                  	// #54
     d8c:	mov	w2, #0x2                   	// #2
     d90:	add	x20, sp, #0x8
     d94:	bl	8f0 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE>
     d98:	add	x1, sp, #0x8
     d9c:	mov	x0, x19
     da0:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     da4:	ldr	x8, [sp, #176]
     da8:	cbz	x8, dbc <_ZN4llvm22describeFuzzerFloatOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x218>
     dac:	add	x0, x20, #0x98
     db0:	mov	w2, #0x3                   	// #3
     db4:	mov	x1, x0
     db8:	blr	x8
     dbc:	add	x0, x20, #0x8
     dc0:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     dc4:	add	x8, sp, #0x8
     dc8:	mov	w0, #0x1                   	// #1
     dcc:	mov	w1, #0x36                  	// #54
     dd0:	mov	w2, #0x3                   	// #3
     dd4:	add	x20, sp, #0x8
     dd8:	bl	8f0 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE>
     ddc:	add	x1, sp, #0x8
     de0:	mov	x0, x19
     de4:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     de8:	ldr	x8, [sp, #176]
     dec:	cbz	x8, e00 <_ZN4llvm22describeFuzzerFloatOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x25c>
     df0:	add	x0, x20, #0x98
     df4:	mov	w2, #0x3                   	// #3
     df8:	mov	x1, x0
     dfc:	blr	x8
     e00:	add	x0, x20, #0x8
     e04:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     e08:	add	x8, sp, #0x8
     e0c:	mov	w0, #0x1                   	// #1
     e10:	mov	w1, #0x36                  	// #54
     e14:	mov	w2, #0x4                   	// #4
     e18:	add	x20, sp, #0x8
     e1c:	bl	8f0 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE>
     e20:	add	x1, sp, #0x8
     e24:	mov	x0, x19
     e28:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     e2c:	ldr	x8, [sp, #176]
     e30:	cbz	x8, e44 <_ZN4llvm22describeFuzzerFloatOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x2a0>
     e34:	add	x0, x20, #0x98
     e38:	mov	w2, #0x3                   	// #3
     e3c:	mov	x1, x0
     e40:	blr	x8
     e44:	add	x0, x20, #0x8
     e48:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     e4c:	add	x8, sp, #0x8
     e50:	mov	w0, #0x1                   	// #1
     e54:	mov	w1, #0x36                  	// #54
     e58:	mov	w2, #0x5                   	// #5
     e5c:	add	x20, sp, #0x8
     e60:	bl	8f0 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE>
     e64:	add	x1, sp, #0x8
     e68:	mov	x0, x19
     e6c:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     e70:	ldr	x8, [sp, #176]
     e74:	cbz	x8, e88 <_ZN4llvm22describeFuzzerFloatOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x2e4>
     e78:	add	x0, x20, #0x98
     e7c:	mov	w2, #0x3                   	// #3
     e80:	mov	x1, x0
     e84:	blr	x8
     e88:	add	x0, x20, #0x8
     e8c:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     e90:	add	x8, sp, #0x8
     e94:	mov	w0, #0x1                   	// #1
     e98:	mov	w1, #0x36                  	// #54
     e9c:	mov	w2, #0x6                   	// #6
     ea0:	add	x20, sp, #0x8
     ea4:	bl	8f0 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE>
     ea8:	add	x1, sp, #0x8
     eac:	mov	x0, x19
     eb0:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     eb4:	ldr	x8, [sp, #176]
     eb8:	cbz	x8, ecc <_ZN4llvm22describeFuzzerFloatOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x328>
     ebc:	add	x0, x20, #0x98
     ec0:	mov	w2, #0x3                   	// #3
     ec4:	mov	x1, x0
     ec8:	blr	x8
     ecc:	add	x0, x20, #0x8
     ed0:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     ed4:	add	x8, sp, #0x8
     ed8:	mov	w0, #0x1                   	// #1
     edc:	mov	w1, #0x36                  	// #54
     ee0:	mov	w2, #0x7                   	// #7
     ee4:	add	x20, sp, #0x8
     ee8:	bl	8f0 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE>
     eec:	add	x1, sp, #0x8
     ef0:	mov	x0, x19
     ef4:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     ef8:	ldr	x8, [sp, #176]
     efc:	cbz	x8, f10 <_ZN4llvm22describeFuzzerFloatOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x36c>
     f00:	add	x0, x20, #0x98
     f04:	mov	w2, #0x3                   	// #3
     f08:	mov	x1, x0
     f0c:	blr	x8
     f10:	add	x0, x20, #0x8
     f14:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     f18:	add	x8, sp, #0x8
     f1c:	mov	w0, #0x1                   	// #1
     f20:	mov	w1, #0x36                  	// #54
     f24:	mov	w2, #0x8                   	// #8
     f28:	add	x20, sp, #0x8
     f2c:	bl	8f0 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE>
     f30:	add	x1, sp, #0x8
     f34:	mov	x0, x19
     f38:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     f3c:	ldr	x8, [sp, #176]
     f40:	cbz	x8, f54 <_ZN4llvm22describeFuzzerFloatOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x3b0>
     f44:	add	x0, x20, #0x98
     f48:	mov	w2, #0x3                   	// #3
     f4c:	mov	x1, x0
     f50:	blr	x8
     f54:	add	x0, x20, #0x8
     f58:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     f5c:	add	x8, sp, #0x8
     f60:	mov	w0, #0x1                   	// #1
     f64:	mov	w1, #0x36                  	// #54
     f68:	mov	w2, #0x9                   	// #9
     f6c:	add	x20, sp, #0x8
     f70:	bl	8f0 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE>
     f74:	add	x1, sp, #0x8
     f78:	mov	x0, x19
     f7c:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     f80:	ldr	x8, [sp, #176]
     f84:	cbz	x8, f98 <_ZN4llvm22describeFuzzerFloatOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x3f4>
     f88:	add	x0, x20, #0x98
     f8c:	mov	w2, #0x3                   	// #3
     f90:	mov	x1, x0
     f94:	blr	x8
     f98:	add	x0, x20, #0x8
     f9c:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     fa0:	add	x8, sp, #0x8
     fa4:	mov	w0, #0x1                   	// #1
     fa8:	mov	w1, #0x36                  	// #54
     fac:	mov	w2, #0xa                   	// #10
     fb0:	add	x20, sp, #0x8
     fb4:	bl	8f0 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE>
     fb8:	add	x1, sp, #0x8
     fbc:	mov	x0, x19
     fc0:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     fc4:	ldr	x8, [sp, #176]
     fc8:	cbz	x8, fdc <_ZN4llvm22describeFuzzerFloatOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x438>
     fcc:	add	x0, x20, #0x98
     fd0:	mov	w2, #0x3                   	// #3
     fd4:	mov	x1, x0
     fd8:	blr	x8
     fdc:	add	x0, x20, #0x8
     fe0:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
     fe4:	add	x8, sp, #0x8
     fe8:	mov	w0, #0x1                   	// #1
     fec:	mov	w1, #0x36                  	// #54
     ff0:	mov	w2, #0xb                   	// #11
     ff4:	add	x20, sp, #0x8
     ff8:	bl	8f0 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE>
     ffc:	add	x1, sp, #0x8
    1000:	mov	x0, x19
    1004:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1008:	ldr	x8, [sp, #176]
    100c:	cbz	x8, 1020 <_ZN4llvm22describeFuzzerFloatOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x47c>
    1010:	add	x0, x20, #0x98
    1014:	mov	w2, #0x3                   	// #3
    1018:	mov	x1, x0
    101c:	blr	x8
    1020:	add	x0, x20, #0x8
    1024:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1028:	add	x8, sp, #0x8
    102c:	mov	w0, #0x1                   	// #1
    1030:	mov	w1, #0x36                  	// #54
    1034:	mov	w2, #0xc                   	// #12
    1038:	add	x20, sp, #0x8
    103c:	bl	8f0 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE>
    1040:	add	x1, sp, #0x8
    1044:	mov	x0, x19
    1048:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    104c:	ldr	x8, [sp, #176]
    1050:	cbz	x8, 1064 <_ZN4llvm22describeFuzzerFloatOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x4c0>
    1054:	add	x0, x20, #0x98
    1058:	mov	w2, #0x3                   	// #3
    105c:	mov	x1, x0
    1060:	blr	x8
    1064:	add	x0, x20, #0x8
    1068:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    106c:	add	x8, sp, #0x8
    1070:	mov	w0, #0x1                   	// #1
    1074:	mov	w1, #0x36                  	// #54
    1078:	mov	w2, #0xd                   	// #13
    107c:	add	x20, sp, #0x8
    1080:	bl	8f0 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE>
    1084:	add	x1, sp, #0x8
    1088:	mov	x0, x19
    108c:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1090:	ldr	x8, [sp, #176]
    1094:	cbz	x8, 10a8 <_ZN4llvm22describeFuzzerFloatOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x504>
    1098:	add	x0, x20, #0x98
    109c:	mov	w2, #0x3                   	// #3
    10a0:	mov	x1, x0
    10a4:	blr	x8
    10a8:	add	x0, x20, #0x8
    10ac:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    10b0:	add	x8, sp, #0x8
    10b4:	mov	w0, #0x1                   	// #1
    10b8:	mov	w1, #0x36                  	// #54
    10bc:	mov	w2, #0xe                   	// #14
    10c0:	add	x20, sp, #0x8
    10c4:	bl	8f0 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE>
    10c8:	add	x1, sp, #0x8
    10cc:	mov	x0, x19
    10d0:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    10d4:	ldr	x8, [sp, #176]
    10d8:	cbz	x8, 10ec <_ZN4llvm22describeFuzzerFloatOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x548>
    10dc:	add	x0, x20, #0x98
    10e0:	mov	w2, #0x3                   	// #3
    10e4:	mov	x1, x0
    10e8:	blr	x8
    10ec:	add	x0, x20, #0x8
    10f0:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    10f4:	add	x8, sp, #0x8
    10f8:	mov	w0, #0x1                   	// #1
    10fc:	mov	w1, #0x36                  	// #54
    1100:	mov	w2, #0xf                   	// #15
    1104:	add	x20, sp, #0x8
    1108:	bl	8f0 <_ZN4llvm8fuzzerop15cmpOpDescriptorEjNS_11Instruction8OtherOpsENS_7CmpInst9PredicateE>
    110c:	add	x1, sp, #0x8
    1110:	mov	x0, x19
    1114:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1118:	ldr	x8, [sp, #176]
    111c:	cbz	x8, 1130 <_ZN4llvm22describeFuzzerFloatOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x58c>
    1120:	add	x0, x20, #0x98
    1124:	mov	w2, #0x3                   	// #3
    1128:	mov	x1, x0
    112c:	blr	x8
    1130:	add	x0, x20, #0x8
    1134:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1138:	ldp	x20, x19, [sp, #208]
    113c:	ldp	x29, x30, [sp, #192]
    1140:	add	sp, sp, #0xe0
    1144:	ret

0000000000001148 <_ZN4llvm28describeFuzzerControlFlowOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>:
    1148:	sub	sp, sp, #0xe0
    114c:	stp	x29, x30, [sp, #192]
    1150:	stp	x20, x19, [sp, #208]
    1154:	add	x29, sp, #0xc0
    1158:	mov	x19, x0
    115c:	add	x8, sp, #0x8
    1160:	mov	w0, #0x1                   	// #1
    1164:	add	x20, sp, #0x8
    1168:	bl	11a8 <_ZN4llvm8fuzzerop20splitBlockDescriptorEj>
    116c:	add	x1, sp, #0x8
    1170:	mov	x0, x19
    1174:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1178:	ldr	x8, [sp, #176]
    117c:	cbz	x8, 1190 <_ZN4llvm28describeFuzzerControlFlowOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x48>
    1180:	add	x0, x20, #0x98
    1184:	mov	w2, #0x3                   	// #3
    1188:	mov	x1, x0
    118c:	blr	x8
    1190:	add	x0, x20, #0x8
    1194:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1198:	ldp	x20, x19, [sp, #208]
    119c:	ldp	x29, x30, [sp, #192]
    11a0:	add	sp, sp, #0xe0
    11a4:	ret

00000000000011a8 <_ZN4llvm8fuzzerop20splitBlockDescriptorEj>:
    11a8:	sub	sp, sp, #0xd0
    11ac:	stp	x29, x30, [sp, #160]
    11b0:	str	x21, [sp, #176]
    11b4:	stp	x20, x19, [sp, #192]
    11b8:	add	x29, sp, #0xa0
    11bc:	mov	x19, x8
    11c0:	adrp	x8, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    11c4:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    11c8:	mov	w21, w0
    11cc:	add	x8, x8, #0x0
    11d0:	add	x9, x9, #0x0
    11d4:	sub	x0, x29, #0x40
    11d8:	add	x1, sp, #0x40
    11dc:	mov	w2, #0x1                   	// #1
    11e0:	stp	x9, x8, [sp, #80]
    11e4:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    11e8:	ldr	x8, [sp, #80]
    11ec:	cbz	x8, 1200 <_ZN4llvm8fuzzerop20splitBlockDescriptorEj+0x58>
    11f0:	add	x0, sp, #0x40
    11f4:	add	x1, sp, #0x40
    11f8:	mov	w2, #0x3                   	// #3
    11fc:	blr	x8
    1200:	ldur	x8, [x29, #-48]
    1204:	mov	x20, x19
    1208:	str	w21, [x20], #8
    120c:	str	xzr, [sp, #16]
    1210:	cbz	x8, 122c <_ZN4llvm8fuzzerop20splitBlockDescriptorEj+0x84>
    1214:	mov	x0, sp
    1218:	sub	x1, x29, #0x40
    121c:	mov	w2, #0x2                   	// #2
    1220:	blr	x8
    1224:	ldur	q0, [x29, #-48]
    1228:	str	q0, [sp, #16]
    122c:	ldur	x8, [x29, #-16]
    1230:	str	xzr, [sp, #48]
    1234:	cbz	x8, 1258 <_ZN4llvm8fuzzerop20splitBlockDescriptorEj+0xb0>
    1238:	mov	x9, sp
    123c:	sub	x10, x29, #0x40
    1240:	add	x0, x9, #0x20
    1244:	add	x1, x10, #0x20
    1248:	mov	w2, #0x2                   	// #2
    124c:	blr	x8
    1250:	ldur	q0, [x29, #-16]
    1254:	str	q0, [sp, #48]
    1258:	mov	x1, sp
    125c:	mov	w2, #0x1                   	// #1
    1260:	mov	x0, x20
    1264:	mov	x21, sp
    1268:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    126c:	ldr	x8, [sp, #48]
    1270:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1274:	adrp	x10, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1278:	add	x9, x9, #0x0
    127c:	add	x10, x10, #0x0
    1280:	stp	x10, x9, [x19, #168]
    1284:	cbz	x8, 1298 <_ZN4llvm8fuzzerop20splitBlockDescriptorEj+0xf0>
    1288:	add	x0, x21, #0x20
    128c:	mov	w2, #0x3                   	// #3
    1290:	mov	x1, x0
    1294:	blr	x8
    1298:	ldr	x8, [sp, #16]
    129c:	cbz	x8, 12b0 <_ZN4llvm8fuzzerop20splitBlockDescriptorEj+0x108>
    12a0:	mov	x0, sp
    12a4:	mov	x1, sp
    12a8:	mov	w2, #0x3                   	// #3
    12ac:	blr	x8
    12b0:	ldur	x8, [x29, #-16]
    12b4:	cbz	x8, 12cc <_ZN4llvm8fuzzerop20splitBlockDescriptorEj+0x124>
    12b8:	sub	x9, x29, #0x40
    12bc:	add	x0, x9, #0x20
    12c0:	mov	w2, #0x3                   	// #3
    12c4:	mov	x1, x0
    12c8:	blr	x8
    12cc:	ldur	x8, [x29, #-48]
    12d0:	cbz	x8, 12e4 <_ZN4llvm8fuzzerop20splitBlockDescriptorEj+0x13c>
    12d4:	sub	x0, x29, #0x40
    12d8:	sub	x1, x29, #0x40
    12dc:	mov	w2, #0x3                   	// #3
    12e0:	blr	x8
    12e4:	ldp	x20, x19, [sp, #192]
    12e8:	ldr	x21, [sp, #176]
    12ec:	ldp	x29, x30, [sp, #160]
    12f0:	add	sp, sp, #0xd0
    12f4:	ret

00000000000012f8 <_ZN4llvm24describeFuzzerPointerOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>:
    12f8:	sub	sp, sp, #0xe0
    12fc:	stp	x29, x30, [sp, #192]
    1300:	stp	x20, x19, [sp, #208]
    1304:	add	x29, sp, #0xc0
    1308:	mov	x19, x0
    130c:	add	x8, sp, #0x8
    1310:	mov	w0, #0x1                   	// #1
    1314:	add	x20, sp, #0x8
    1318:	bl	1358 <_ZN4llvm8fuzzerop13gepDescriptorEj>
    131c:	add	x1, sp, #0x8
    1320:	mov	x0, x19
    1324:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1328:	ldr	x8, [sp, #176]
    132c:	cbz	x8, 1340 <_ZN4llvm24describeFuzzerPointerOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x48>
    1330:	add	x0, x20, #0x98
    1334:	mov	w2, #0x3                   	// #3
    1338:	mov	x1, x0
    133c:	blr	x8
    1340:	add	x0, x20, #0x8
    1344:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1348:	ldp	x20, x19, [sp, #208]
    134c:	ldp	x29, x30, [sp, #192]
    1350:	add	sp, sp, #0xe0
    1354:	ret

0000000000001358 <_ZN4llvm8fuzzerop13gepDescriptorEj>:
    1358:	sub	sp, sp, #0xf0
    135c:	stp	x29, x30, [sp, #192]
    1360:	str	x21, [sp, #208]
    1364:	stp	x20, x19, [sp, #224]
    1368:	add	x29, sp, #0xc0
    136c:	mov	x19, x8
    1370:	mov	x20, x8
    1374:	adrp	x8, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1378:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    137c:	adrp	x10, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1380:	adrp	x11, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1384:	add	x8, x8, #0x0
    1388:	add	x9, x9, #0x0
    138c:	add	x10, x10, #0x0
    1390:	add	x11, x11, #0x0
    1394:	str	w0, [x20], #8
    1398:	mov	x0, sp
    139c:	sub	x1, x29, #0x20
    13a0:	sub	x2, x29, #0x40
    13a4:	stp	x9, x8, [x29, #-16]
    13a8:	stp	x11, x10, [x29, #-48]
    13ac:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    13b0:	ldur	x8, [x29, #-48]
    13b4:	cbz	x8, 13c8 <_ZN4llvm8fuzzerop13gepDescriptorEj+0x70>
    13b8:	sub	x0, x29, #0x40
    13bc:	sub	x1, x29, #0x40
    13c0:	mov	w2, #0x3                   	// #3
    13c4:	blr	x8
    13c8:	ldur	x8, [x29, #-16]
    13cc:	cbz	x8, 13e0 <_ZN4llvm8fuzzerop13gepDescriptorEj+0x88>
    13d0:	sub	x0, x29, #0x20
    13d4:	sub	x1, x29, #0x20
    13d8:	mov	w2, #0x3                   	// #3
    13dc:	blr	x8
    13e0:	mov	x21, sp
    13e4:	adrp	x8, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    13e8:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    13ec:	add	x8, x8, #0x0
    13f0:	add	x9, x9, #0x0
    13f4:	add	x0, x21, #0x40
    13f8:	sub	x1, x29, #0x20
    13fc:	mov	w2, #0x1                   	// #1
    1400:	stp	x9, x8, [x29, #-16]
    1404:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1408:	ldur	x8, [x29, #-16]
    140c:	cbz	x8, 1420 <_ZN4llvm8fuzzerop13gepDescriptorEj+0xc8>
    1410:	sub	x0, x29, #0x20
    1414:	sub	x1, x29, #0x20
    1418:	mov	w2, #0x3                   	// #3
    141c:	blr	x8
    1420:	mov	x1, sp
    1424:	mov	w2, #0x2                   	// #2
    1428:	mov	x0, x20
    142c:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1430:	adrp	x8, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1434:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1438:	mov	x20, xzr
    143c:	add	x8, x8, #0x0
    1440:	add	x9, x9, #0x0
    1444:	stp	x9, x8, [x19, #168]
    1448:	add	x19, x21, x20
    144c:	ldr	x8, [x19, #112]
    1450:	cbz	x8, 1464 <_ZN4llvm8fuzzerop13gepDescriptorEj+0x10c>
    1454:	add	x0, x19, #0x60
    1458:	mov	w2, #0x3                   	// #3
    145c:	mov	x1, x0
    1460:	blr	x8
    1464:	ldr	x8, [x19, #80]
    1468:	cbz	x8, 1480 <_ZN4llvm8fuzzerop13gepDescriptorEj+0x128>
    146c:	add	x9, x21, x20
    1470:	add	x0, x9, #0x40
    1474:	mov	w2, #0x3                   	// #3
    1478:	mov	x1, x0
    147c:	blr	x8
    1480:	sub	x20, x20, #0x40
    1484:	cmn	x20, #0x80
    1488:	b.ne	1448 <_ZN4llvm8fuzzerop13gepDescriptorEj+0xf0>  // b.any
    148c:	ldp	x20, x19, [sp, #224]
    1490:	ldr	x21, [sp, #208]
    1494:	ldp	x29, x30, [sp, #192]
    1498:	add	sp, sp, #0xf0
    149c:	ret

00000000000014a0 <_ZN4llvm26describeFuzzerAggregateOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>:
    14a0:	sub	sp, sp, #0xe0
    14a4:	stp	x29, x30, [sp, #192]
    14a8:	stp	x20, x19, [sp, #208]
    14ac:	add	x29, sp, #0xc0
    14b0:	mov	x19, x0
    14b4:	add	x8, sp, #0x8
    14b8:	mov	w0, #0x1                   	// #1
    14bc:	add	x20, sp, #0x8
    14c0:	bl	153c <_ZN4llvm8fuzzerop22extractValueDescriptorEj>
    14c4:	add	x1, sp, #0x8
    14c8:	mov	x0, x19
    14cc:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    14d0:	ldr	x8, [sp, #176]
    14d4:	cbz	x8, 14e8 <_ZN4llvm26describeFuzzerAggregateOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x48>
    14d8:	add	x0, x20, #0x98
    14dc:	mov	w2, #0x3                   	// #3
    14e0:	mov	x1, x0
    14e4:	blr	x8
    14e8:	add	x0, x20, #0x8
    14ec:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    14f0:	add	x8, sp, #0x8
    14f4:	mov	w0, #0x1                   	// #1
    14f8:	add	x20, sp, #0x8
    14fc:	bl	1688 <_ZN4llvm8fuzzerop21insertValueDescriptorEj>
    1500:	add	x1, sp, #0x8
    1504:	mov	x0, x19
    1508:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    150c:	ldr	x8, [sp, #176]
    1510:	cbz	x8, 1524 <_ZN4llvm26describeFuzzerAggregateOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x84>
    1514:	add	x0, x20, #0x98
    1518:	mov	w2, #0x3                   	// #3
    151c:	mov	x1, x0
    1520:	blr	x8
    1524:	add	x0, x20, #0x8
    1528:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    152c:	ldp	x20, x19, [sp, #208]
    1530:	ldp	x29, x30, [sp, #192]
    1534:	add	sp, sp, #0xe0
    1538:	ret

000000000000153c <_ZN4llvm8fuzzerop22extractValueDescriptorEj>:
    153c:	sub	sp, sp, #0xf0
    1540:	stp	x29, x30, [sp, #192]
    1544:	str	x21, [sp, #208]
    1548:	stp	x20, x19, [sp, #224]
    154c:	add	x29, sp, #0xc0
    1550:	mov	x19, x8
    1554:	mov	x20, x8
    1558:	adrp	x8, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    155c:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1560:	add	x8, x8, #0x0
    1564:	add	x9, x9, #0x0
    1568:	str	w0, [x20], #8
    156c:	mov	x0, sp
    1570:	sub	x1, x29, #0x20
    1574:	mov	w2, #0x1                   	// #1
    1578:	stp	x9, x8, [x29, #-16]
    157c:	mov	x21, sp
    1580:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1584:	ldur	x8, [x29, #-16]
    1588:	cbz	x8, 159c <_ZN4llvm8fuzzerop22extractValueDescriptorEj+0x60>
    158c:	sub	x0, x29, #0x20
    1590:	sub	x1, x29, #0x20
    1594:	mov	w2, #0x3                   	// #3
    1598:	blr	x8
    159c:	adrp	x8, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    15a0:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    15a4:	adrp	x10, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    15a8:	adrp	x11, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    15ac:	add	x0, x21, #0x40
    15b0:	add	x8, x8, #0x0
    15b4:	add	x9, x9, #0x0
    15b8:	add	x10, x10, #0x0
    15bc:	add	x11, x11, #0x0
    15c0:	sub	x1, x29, #0x20
    15c4:	sub	x2, x29, #0x40
    15c8:	stp	x9, x8, [x29, #-16]
    15cc:	stp	x11, x10, [x29, #-48]
    15d0:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    15d4:	ldur	x8, [x29, #-48]
    15d8:	cbz	x8, 15ec <_ZN4llvm8fuzzerop22extractValueDescriptorEj+0xb0>
    15dc:	sub	x0, x29, #0x40
    15e0:	sub	x1, x29, #0x40
    15e4:	mov	w2, #0x3                   	// #3
    15e8:	blr	x8
    15ec:	ldur	x8, [x29, #-16]
    15f0:	cbz	x8, 1604 <_ZN4llvm8fuzzerop22extractValueDescriptorEj+0xc8>
    15f4:	sub	x0, x29, #0x20
    15f8:	sub	x1, x29, #0x20
    15fc:	mov	w2, #0x3                   	// #3
    1600:	blr	x8
    1604:	mov	x1, sp
    1608:	mov	w2, #0x2                   	// #2
    160c:	mov	x0, x20
    1610:	mov	x21, sp
    1614:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1618:	adrp	x8, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    161c:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1620:	mov	x20, xzr
    1624:	add	x8, x8, #0x0
    1628:	add	x9, x9, #0x0
    162c:	stp	x9, x8, [x19, #168]
    1630:	add	x19, x21, x20
    1634:	ldr	x8, [x19, #112]
    1638:	cbz	x8, 164c <_ZN4llvm8fuzzerop22extractValueDescriptorEj+0x110>
    163c:	add	x0, x19, #0x60
    1640:	mov	w2, #0x3                   	// #3
    1644:	mov	x1, x0
    1648:	blr	x8
    164c:	ldr	x8, [x19, #80]
    1650:	cbz	x8, 1668 <_ZN4llvm8fuzzerop22extractValueDescriptorEj+0x12c>
    1654:	add	x9, x21, x20
    1658:	add	x0, x9, #0x40
    165c:	mov	w2, #0x3                   	// #3
    1660:	mov	x1, x0
    1664:	blr	x8
    1668:	sub	x20, x20, #0x40
    166c:	cmn	x20, #0x80
    1670:	b.ne	1630 <_ZN4llvm8fuzzerop22extractValueDescriptorEj+0xf4>  // b.any
    1674:	ldp	x20, x19, [sp, #224]
    1678:	ldr	x21, [sp, #208]
    167c:	ldp	x29, x30, [sp, #192]
    1680:	add	sp, sp, #0xf0
    1684:	ret

0000000000001688 <_ZN4llvm8fuzzerop21insertValueDescriptorEj>:
    1688:	sub	sp, sp, #0x130
    168c:	stp	x29, x30, [sp, #256]
    1690:	stp	x28, x21, [sp, #272]
    1694:	stp	x20, x19, [sp, #288]
    1698:	add	x29, sp, #0x100
    169c:	mov	x19, x8
    16a0:	mov	x20, x8
    16a4:	adrp	x8, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    16a8:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    16ac:	add	x8, x8, #0x0
    16b0:	add	x9, x9, #0x0
    16b4:	str	w0, [x20], #8
    16b8:	mov	x0, sp
    16bc:	sub	x1, x29, #0x20
    16c0:	mov	w2, #0x1                   	// #1
    16c4:	stp	x9, x8, [x29, #-16]
    16c8:	mov	x21, sp
    16cc:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    16d0:	ldur	x8, [x29, #-16]
    16d4:	cbz	x8, 16e8 <_ZN4llvm8fuzzerop21insertValueDescriptorEj+0x60>
    16d8:	sub	x0, x29, #0x20
    16dc:	sub	x1, x29, #0x20
    16e0:	mov	w2, #0x3                   	// #3
    16e4:	blr	x8
    16e8:	adrp	x8, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    16ec:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    16f0:	adrp	x10, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    16f4:	adrp	x11, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    16f8:	add	x0, x21, #0x40
    16fc:	add	x8, x8, #0x0
    1700:	add	x9, x9, #0x0
    1704:	add	x10, x10, #0x0
    1708:	add	x11, x11, #0x0
    170c:	sub	x1, x29, #0x20
    1710:	sub	x2, x29, #0x40
    1714:	stp	x9, x8, [x29, #-16]
    1718:	stp	x11, x10, [x29, #-48]
    171c:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1720:	ldur	x8, [x29, #-48]
    1724:	cbz	x8, 1738 <_ZN4llvm8fuzzerop21insertValueDescriptorEj+0xb0>
    1728:	sub	x0, x29, #0x40
    172c:	sub	x1, x29, #0x40
    1730:	mov	w2, #0x3                   	// #3
    1734:	blr	x8
    1738:	ldur	x8, [x29, #-16]
    173c:	cbz	x8, 1750 <_ZN4llvm8fuzzerop21insertValueDescriptorEj+0xc8>
    1740:	sub	x0, x29, #0x20
    1744:	sub	x1, x29, #0x20
    1748:	mov	w2, #0x3                   	// #3
    174c:	blr	x8
    1750:	mov	x8, sp
    1754:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1758:	adrp	x10, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    175c:	adrp	x11, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1760:	adrp	x12, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1764:	add	x9, x9, #0x0
    1768:	add	x10, x10, #0x0
    176c:	add	x11, x11, #0x0
    1770:	add	x12, x12, #0x0
    1774:	add	x0, x8, #0x80
    1778:	sub	x1, x29, #0x20
    177c:	sub	x2, x29, #0x40
    1780:	stp	x10, x9, [x29, #-16]
    1784:	stp	x12, x11, [x29, #-48]
    1788:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    178c:	ldur	x8, [x29, #-48]
    1790:	cbz	x8, 17a4 <_ZN4llvm8fuzzerop21insertValueDescriptorEj+0x11c>
    1794:	sub	x0, x29, #0x40
    1798:	sub	x1, x29, #0x40
    179c:	mov	w2, #0x3                   	// #3
    17a0:	blr	x8
    17a4:	ldur	x8, [x29, #-16]
    17a8:	cbz	x8, 17bc <_ZN4llvm8fuzzerop21insertValueDescriptorEj+0x134>
    17ac:	sub	x0, x29, #0x20
    17b0:	sub	x1, x29, #0x20
    17b4:	mov	w2, #0x3                   	// #3
    17b8:	blr	x8
    17bc:	mov	x1, sp
    17c0:	mov	w2, #0x3                   	// #3
    17c4:	mov	x0, x20
    17c8:	mov	x21, sp
    17cc:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    17d0:	adrp	x8, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    17d4:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    17d8:	mov	x20, xzr
    17dc:	add	x8, x8, #0x0
    17e0:	add	x9, x9, #0x0
    17e4:	stp	x9, x8, [x19, #168]
    17e8:	add	x19, x21, x20
    17ec:	ldr	x8, [x19, #176]
    17f0:	cbz	x8, 1804 <_ZN4llvm8fuzzerop21insertValueDescriptorEj+0x17c>
    17f4:	add	x0, x19, #0xa0
    17f8:	mov	w2, #0x3                   	// #3
    17fc:	mov	x1, x0
    1800:	blr	x8
    1804:	ldr	x8, [x19, #144]
    1808:	cbz	x8, 1820 <_ZN4llvm8fuzzerop21insertValueDescriptorEj+0x198>
    180c:	add	x9, x21, x20
    1810:	add	x0, x9, #0x80
    1814:	mov	w2, #0x3                   	// #3
    1818:	mov	x1, x0
    181c:	blr	x8
    1820:	sub	x20, x20, #0x40
    1824:	cmn	x20, #0xc0
    1828:	b.ne	17e8 <_ZN4llvm8fuzzerop21insertValueDescriptorEj+0x160>  // b.any
    182c:	ldp	x20, x19, [sp, #288]
    1830:	ldp	x28, x21, [sp, #272]
    1834:	ldp	x29, x30, [sp, #256]
    1838:	add	sp, sp, #0x130
    183c:	ret

0000000000001840 <_ZN4llvm23describeFuzzerVectorOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>:
    1840:	sub	sp, sp, #0xe0
    1844:	stp	x29, x30, [sp, #192]
    1848:	stp	x20, x19, [sp, #208]
    184c:	add	x29, sp, #0xc0
    1850:	mov	x19, x0
    1854:	add	x8, sp, #0x8
    1858:	mov	w0, #0x1                   	// #1
    185c:	add	x20, sp, #0x8
    1860:	bl	1918 <_ZN4llvm8fuzzerop24extractElementDescriptorEj>
    1864:	add	x1, sp, #0x8
    1868:	mov	x0, x19
    186c:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1870:	ldr	x8, [sp, #176]
    1874:	cbz	x8, 1888 <_ZN4llvm23describeFuzzerVectorOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x48>
    1878:	add	x0, x20, #0x98
    187c:	mov	w2, #0x3                   	// #3
    1880:	mov	x1, x0
    1884:	blr	x8
    1888:	add	x0, x20, #0x8
    188c:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1890:	add	x8, sp, #0x8
    1894:	mov	w0, #0x1                   	// #1
    1898:	add	x20, sp, #0x8
    189c:	bl	1a38 <_ZN4llvm8fuzzerop23insertElementDescriptorEj>
    18a0:	add	x1, sp, #0x8
    18a4:	mov	x0, x19
    18a8:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    18ac:	ldr	x8, [sp, #176]
    18b0:	cbz	x8, 18c4 <_ZN4llvm23describeFuzzerVectorOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0x84>
    18b4:	add	x0, x20, #0x98
    18b8:	mov	w2, #0x3                   	// #3
    18bc:	mov	x1, x0
    18c0:	blr	x8
    18c4:	add	x0, x20, #0x8
    18c8:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    18cc:	add	x8, sp, #0x8
    18d0:	mov	w0, #0x1                   	// #1
    18d4:	add	x20, sp, #0x8
    18d8:	bl	1bc0 <_ZN4llvm8fuzzerop23shuffleVectorDescriptorEj>
    18dc:	add	x1, sp, #0x8
    18e0:	mov	x0, x19
    18e4:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    18e8:	ldr	x8, [sp, #176]
    18ec:	cbz	x8, 1900 <_ZN4llvm23describeFuzzerVectorOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE+0xc0>
    18f0:	add	x0, x20, #0x98
    18f4:	mov	w2, #0x3                   	// #3
    18f8:	mov	x1, x0
    18fc:	blr	x8
    1900:	add	x0, x20, #0x8
    1904:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1908:	ldp	x20, x19, [sp, #208]
    190c:	ldp	x29, x30, [sp, #192]
    1910:	add	sp, sp, #0xe0
    1914:	ret

0000000000001918 <_ZN4llvm8fuzzerop24extractElementDescriptorEj>:
    1918:	sub	sp, sp, #0xd0
    191c:	stp	x29, x30, [sp, #160]
    1920:	str	x21, [sp, #176]
    1924:	stp	x20, x19, [sp, #192]
    1928:	add	x29, sp, #0xa0
    192c:	mov	x19, x8
    1930:	mov	x20, x8
    1934:	adrp	x8, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1938:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    193c:	add	x8, x8, #0x0
    1940:	add	x9, x9, #0x0
    1944:	str	w0, [x20], #8
    1948:	mov	x0, sp
    194c:	sub	x1, x29, #0x20
    1950:	mov	w2, #0x1                   	// #1
    1954:	stp	x9, x8, [x29, #-16]
    1958:	mov	x21, sp
    195c:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1960:	ldur	x8, [x29, #-16]
    1964:	cbz	x8, 1978 <_ZN4llvm8fuzzerop24extractElementDescriptorEj+0x60>
    1968:	sub	x0, x29, #0x20
    196c:	sub	x1, x29, #0x20
    1970:	mov	w2, #0x3                   	// #3
    1974:	blr	x8
    1978:	adrp	x8, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    197c:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1980:	add	x0, x21, #0x40
    1984:	add	x8, x8, #0x0
    1988:	add	x9, x9, #0x0
    198c:	sub	x1, x29, #0x20
    1990:	mov	w2, #0x1                   	// #1
    1994:	stp	x9, x8, [x29, #-16]
    1998:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    199c:	ldur	x8, [x29, #-16]
    19a0:	cbz	x8, 19b4 <_ZN4llvm8fuzzerop24extractElementDescriptorEj+0x9c>
    19a4:	sub	x0, x29, #0x20
    19a8:	sub	x1, x29, #0x20
    19ac:	mov	w2, #0x3                   	// #3
    19b0:	blr	x8
    19b4:	mov	x1, sp
    19b8:	mov	w2, #0x2                   	// #2
    19bc:	mov	x0, x20
    19c0:	mov	x21, sp
    19c4:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    19c8:	adrp	x8, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    19cc:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    19d0:	mov	x20, xzr
    19d4:	add	x8, x8, #0x0
    19d8:	add	x9, x9, #0x0
    19dc:	stp	x9, x8, [x19, #168]
    19e0:	add	x19, x21, x20
    19e4:	ldr	x8, [x19, #112]
    19e8:	cbz	x8, 19fc <_ZN4llvm8fuzzerop24extractElementDescriptorEj+0xe4>
    19ec:	add	x0, x19, #0x60
    19f0:	mov	w2, #0x3                   	// #3
    19f4:	mov	x1, x0
    19f8:	blr	x8
    19fc:	ldr	x8, [x19, #80]
    1a00:	cbz	x8, 1a18 <_ZN4llvm8fuzzerop24extractElementDescriptorEj+0x100>
    1a04:	add	x9, x21, x20
    1a08:	add	x0, x9, #0x40
    1a0c:	mov	w2, #0x3                   	// #3
    1a10:	mov	x1, x0
    1a14:	blr	x8
    1a18:	sub	x20, x20, #0x40
    1a1c:	cmn	x20, #0x80
    1a20:	b.ne	19e0 <_ZN4llvm8fuzzerop24extractElementDescriptorEj+0xc8>  // b.any
    1a24:	ldp	x20, x19, [sp, #192]
    1a28:	ldr	x21, [sp, #176]
    1a2c:	ldp	x29, x30, [sp, #160]
    1a30:	add	sp, sp, #0xd0
    1a34:	ret

0000000000001a38 <_ZN4llvm8fuzzerop23insertElementDescriptorEj>:
    1a38:	sub	sp, sp, #0x130
    1a3c:	stp	x29, x30, [sp, #256]
    1a40:	stp	x28, x21, [sp, #272]
    1a44:	stp	x20, x19, [sp, #288]
    1a48:	add	x29, sp, #0x100
    1a4c:	mov	x19, x8
    1a50:	mov	x20, x8
    1a54:	adrp	x8, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1a58:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1a5c:	add	x8, x8, #0x0
    1a60:	add	x9, x9, #0x0
    1a64:	str	w0, [x20], #8
    1a68:	mov	x0, sp
    1a6c:	sub	x1, x29, #0x20
    1a70:	mov	w2, #0x1                   	// #1
    1a74:	stp	x9, x8, [x29, #-16]
    1a78:	mov	x21, sp
    1a7c:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1a80:	ldur	x8, [x29, #-16]
    1a84:	cbz	x8, 1a98 <_ZN4llvm8fuzzerop23insertElementDescriptorEj+0x60>
    1a88:	sub	x0, x29, #0x20
    1a8c:	sub	x1, x29, #0x20
    1a90:	mov	w2, #0x3                   	// #3
    1a94:	blr	x8
    1a98:	adrp	x8, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1a9c:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1aa0:	adrp	x10, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1aa4:	adrp	x11, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1aa8:	add	x0, x21, #0x40
    1aac:	add	x8, x8, #0x0
    1ab0:	add	x9, x9, #0x0
    1ab4:	add	x10, x10, #0x0
    1ab8:	add	x11, x11, #0x0
    1abc:	sub	x1, x29, #0x20
    1ac0:	sub	x2, x29, #0x40
    1ac4:	stp	x9, x8, [x29, #-16]
    1ac8:	stp	x11, x10, [x29, #-48]
    1acc:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1ad0:	ldur	x8, [x29, #-48]
    1ad4:	cbz	x8, 1ae8 <_ZN4llvm8fuzzerop23insertElementDescriptorEj+0xb0>
    1ad8:	sub	x0, x29, #0x40
    1adc:	sub	x1, x29, #0x40
    1ae0:	mov	w2, #0x3                   	// #3
    1ae4:	blr	x8
    1ae8:	ldur	x8, [x29, #-16]
    1aec:	cbz	x8, 1b00 <_ZN4llvm8fuzzerop23insertElementDescriptorEj+0xc8>
    1af0:	sub	x0, x29, #0x20
    1af4:	sub	x1, x29, #0x20
    1af8:	mov	w2, #0x3                   	// #3
    1afc:	blr	x8
    1b00:	mov	x21, sp
    1b04:	adrp	x8, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1b08:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1b0c:	add	x8, x8, #0x0
    1b10:	add	x9, x9, #0x0
    1b14:	add	x0, x21, #0x80
    1b18:	sub	x1, x29, #0x20
    1b1c:	mov	w2, #0x1                   	// #1
    1b20:	stp	x9, x8, [x29, #-16]
    1b24:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1b28:	ldur	x8, [x29, #-16]
    1b2c:	cbz	x8, 1b40 <_ZN4llvm8fuzzerop23insertElementDescriptorEj+0x108>
    1b30:	sub	x0, x29, #0x20
    1b34:	sub	x1, x29, #0x20
    1b38:	mov	w2, #0x3                   	// #3
    1b3c:	blr	x8
    1b40:	mov	x1, sp
    1b44:	mov	w2, #0x3                   	// #3
    1b48:	mov	x0, x20
    1b4c:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1b50:	adrp	x8, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1b54:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1b58:	mov	x20, xzr
    1b5c:	add	x8, x8, #0x0
    1b60:	add	x9, x9, #0x0
    1b64:	stp	x9, x8, [x19, #168]
    1b68:	add	x19, x21, x20
    1b6c:	ldr	x8, [x19, #176]
    1b70:	cbz	x8, 1b84 <_ZN4llvm8fuzzerop23insertElementDescriptorEj+0x14c>
    1b74:	add	x0, x19, #0xa0
    1b78:	mov	w2, #0x3                   	// #3
    1b7c:	mov	x1, x0
    1b80:	blr	x8
    1b84:	ldr	x8, [x19, #144]
    1b88:	cbz	x8, 1ba0 <_ZN4llvm8fuzzerop23insertElementDescriptorEj+0x168>
    1b8c:	add	x9, x21, x20
    1b90:	add	x0, x9, #0x80
    1b94:	mov	w2, #0x3                   	// #3
    1b98:	mov	x1, x0
    1b9c:	blr	x8
    1ba0:	sub	x20, x20, #0x40
    1ba4:	cmn	x20, #0xc0
    1ba8:	b.ne	1b68 <_ZN4llvm8fuzzerop23insertElementDescriptorEj+0x130>  // b.any
    1bac:	ldp	x20, x19, [sp, #288]
    1bb0:	ldp	x28, x21, [sp, #272]
    1bb4:	ldp	x29, x30, [sp, #256]
    1bb8:	add	sp, sp, #0x130
    1bbc:	ret

0000000000001bc0 <_ZN4llvm8fuzzerop23shuffleVectorDescriptorEj>:
    1bc0:	sub	sp, sp, #0x130
    1bc4:	stp	x29, x30, [sp, #256]
    1bc8:	stp	x28, x21, [sp, #272]
    1bcc:	stp	x20, x19, [sp, #288]
    1bd0:	add	x29, sp, #0x100
    1bd4:	mov	x19, x8
    1bd8:	mov	x20, x8
    1bdc:	adrp	x8, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1be0:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1be4:	add	x8, x8, #0x0
    1be8:	add	x9, x9, #0x0
    1bec:	str	w0, [x20], #8
    1bf0:	mov	x0, sp
    1bf4:	sub	x1, x29, #0x20
    1bf8:	mov	w2, #0x1                   	// #1
    1bfc:	stp	x9, x8, [x29, #-16]
    1c00:	mov	x21, sp
    1c04:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1c08:	ldur	x8, [x29, #-16]
    1c0c:	cbz	x8, 1c20 <_ZN4llvm8fuzzerop23shuffleVectorDescriptorEj+0x60>
    1c10:	sub	x0, x29, #0x20
    1c14:	sub	x1, x29, #0x20
    1c18:	mov	w2, #0x3                   	// #3
    1c1c:	blr	x8
    1c20:	adrp	x8, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1c24:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1c28:	adrp	x10, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1c2c:	adrp	x11, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1c30:	add	x0, x21, #0x40
    1c34:	add	x8, x8, #0x0
    1c38:	add	x9, x9, #0x0
    1c3c:	add	x10, x10, #0x0
    1c40:	add	x11, x11, #0x0
    1c44:	sub	x1, x29, #0x20
    1c48:	sub	x2, x29, #0x40
    1c4c:	stp	x9, x8, [x29, #-16]
    1c50:	stp	x11, x10, [x29, #-48]
    1c54:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1c58:	ldur	x8, [x29, #-48]
    1c5c:	cbz	x8, 1c70 <_ZN4llvm8fuzzerop23shuffleVectorDescriptorEj+0xb0>
    1c60:	sub	x0, x29, #0x40
    1c64:	sub	x1, x29, #0x40
    1c68:	mov	w2, #0x3                   	// #3
    1c6c:	blr	x8
    1c70:	ldur	x8, [x29, #-16]
    1c74:	cbz	x8, 1c88 <_ZN4llvm8fuzzerop23shuffleVectorDescriptorEj+0xc8>
    1c78:	sub	x0, x29, #0x20
    1c7c:	sub	x1, x29, #0x20
    1c80:	mov	w2, #0x3                   	// #3
    1c84:	blr	x8
    1c88:	mov	x8, sp
    1c8c:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1c90:	adrp	x10, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1c94:	adrp	x11, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1c98:	adrp	x12, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1c9c:	add	x9, x9, #0x0
    1ca0:	add	x10, x10, #0x0
    1ca4:	add	x11, x11, #0x0
    1ca8:	add	x12, x12, #0x0
    1cac:	add	x0, x8, #0x80
    1cb0:	sub	x1, x29, #0x20
    1cb4:	sub	x2, x29, #0x40
    1cb8:	stp	x10, x9, [x29, #-16]
    1cbc:	stp	x12, x11, [x29, #-48]
    1cc0:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1cc4:	ldur	x8, [x29, #-48]
    1cc8:	cbz	x8, 1cdc <_ZN4llvm8fuzzerop23shuffleVectorDescriptorEj+0x11c>
    1ccc:	sub	x0, x29, #0x40
    1cd0:	sub	x1, x29, #0x40
    1cd4:	mov	w2, #0x3                   	// #3
    1cd8:	blr	x8
    1cdc:	ldur	x8, [x29, #-16]
    1ce0:	cbz	x8, 1cf4 <_ZN4llvm8fuzzerop23shuffleVectorDescriptorEj+0x134>
    1ce4:	sub	x0, x29, #0x20
    1ce8:	sub	x1, x29, #0x20
    1cec:	mov	w2, #0x3                   	// #3
    1cf0:	blr	x8
    1cf4:	mov	x1, sp
    1cf8:	mov	w2, #0x3                   	// #3
    1cfc:	mov	x0, x20
    1d00:	mov	x21, sp
    1d04:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1d08:	adrp	x8, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1d0c:	adrp	x9, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1d10:	mov	x20, xzr
    1d14:	add	x8, x8, #0x0
    1d18:	add	x9, x9, #0x0
    1d1c:	stp	x9, x8, [x19, #168]
    1d20:	add	x19, x21, x20
    1d24:	ldr	x8, [x19, #176]
    1d28:	cbz	x8, 1d3c <_ZN4llvm8fuzzerop23shuffleVectorDescriptorEj+0x17c>
    1d2c:	add	x0, x19, #0xa0
    1d30:	mov	w2, #0x3                   	// #3
    1d34:	mov	x1, x0
    1d38:	blr	x8
    1d3c:	ldr	x8, [x19, #144]
    1d40:	cbz	x8, 1d58 <_ZN4llvm8fuzzerop23shuffleVectorDescriptorEj+0x198>
    1d44:	add	x9, x21, x20
    1d48:	add	x0, x9, #0x80
    1d4c:	mov	w2, #0x3                   	// #3
    1d50:	mov	x1, x0
    1d54:	blr	x8
    1d58:	sub	x20, x20, #0x40
    1d5c:	cmn	x20, #0xc0
    1d60:	b.ne	1d20 <_ZN4llvm8fuzzerop23shuffleVectorDescriptorEj+0x160>  // b.any
    1d64:	ldp	x20, x19, [sp, #288]
    1d68:	ldp	x28, x21, [sp, #272]
    1d6c:	ldp	x29, x30, [sp, #256]
    1d70:	add	sp, sp, #0x130
    1d74:	ret

0000000000001d78 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZNS0_8fuzzeropL10anyIntTypeEvEUlS4_S6_E_E9_M_invokeERKSt9_Any_dataOS4_OS6_>:
    1d78:	ldr	x8, [x2]
    1d7c:	ldr	x8, [x8]
    1d80:	ldrb	w8, [x8, #8]
    1d84:	cmp	w8, #0xb
    1d88:	cset	w0, eq  // eq = none
    1d8c:	ret

0000000000001d90 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL10anyIntTypeEvEUlNS1_8ArrayRefIPNS1_5ValueEEEPKS4_E_E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
    1d90:	cmp	w2, #0x1
    1d94:	b.ne	1d9c <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL10anyIntTypeEvEUlNS1_8ArrayRefIPNS1_5ValueEEEPKS4_E_E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0xc>  // b.any
    1d98:	str	x1, [x0]
    1d9c:	mov	w0, wzr
    1da0:	ret

0000000000001da4 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZNS0_8fuzzeropL14matchFirstTypeEvEUlS4_S6_E_E9_M_invokeERKSt9_Any_dataOS4_OS6_>:
    1da4:	stp	x29, x30, [sp, #-16]!
    1da8:	mov	x29, sp
    1dac:	ldr	x8, [x1, #8]
    1db0:	cbz	x8, 1dd8 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZNS0_8fuzzeropL14matchFirstTypeEvEUlS4_S6_E_E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x34>
    1db4:	ldr	x8, [x1]
    1db8:	ldr	x9, [x2]
    1dbc:	ldr	x8, [x8]
    1dc0:	ldr	x9, [x9]
    1dc4:	ldr	x8, [x8]
    1dc8:	cmp	x9, x8
    1dcc:	cset	w0, eq  // eq = none
    1dd0:	ldp	x29, x30, [sp], #16
    1dd4:	ret
    1dd8:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1ddc:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1de0:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1de4:	add	x0, x0, #0x0
    1de8:	add	x1, x1, #0x0
    1dec:	add	x3, x3, #0x0
    1df0:	mov	w2, #0xc4                  	// #196
    1df4:	bl	0 <__assert_fail>

0000000000001df8 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL14matchFirstTypeEvEUlNS1_8ArrayRefIPNS1_5ValueEEEPKS4_E_E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
    1df8:	cmp	w2, #0x1
    1dfc:	b.ne	1e04 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL14matchFirstTypeEvEUlNS1_8ArrayRefIPNS1_5ValueEEEPKS4_E_E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0xc>  // b.any
    1e00:	str	x1, [x0]
    1e04:	mov	w0, wzr
    1e08:	ret

0000000000001e0c <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzeropL14matchFirstTypeEvEUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_>:
    1e0c:	stp	x29, x30, [sp, #-16]!
    1e10:	mov	x29, sp
    1e14:	ldr	x9, [x1, #8]
    1e18:	cbz	x9, 1e30 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzeropL14matchFirstTypeEvEUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_+0x24>
    1e1c:	ldr	x9, [x1]
    1e20:	ldr	x9, [x9]
    1e24:	ldr	x0, [x9]
    1e28:	ldp	x29, x30, [sp], #16
    1e2c:	b	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeE>
    1e30:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1e34:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1e38:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1e3c:	add	x0, x0, #0x0
    1e40:	add	x1, x1, #0x0
    1e44:	add	x3, x3, #0x0
    1e48:	mov	w2, #0xc8                  	// #200
    1e4c:	bl	0 <__assert_fail>

0000000000001e50 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL14matchFirstTypeEvEUlNS1_8ArrayRefIPNS1_5ValueEEENS3_IPNS1_4TypeEEEE_E10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
    1e50:	cmp	w2, #0x1
    1e54:	b.ne	1e5c <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL14matchFirstTypeEvEUlNS1_8ArrayRefIPNS1_5ValueEEENS3_IPNS1_4TypeEEEE_E10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
    1e58:	str	x1, [x0]
    1e5c:	mov	w0, wzr
    1e60:	ret

0000000000001e64 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZNS0_8fuzzeropL12anyFloatTypeEvEUlS4_S6_E_E9_M_invokeERKSt9_Any_dataOS4_OS6_>:
    1e64:	ldr	x8, [x2]
    1e68:	ldr	x8, [x8]
    1e6c:	ldrb	w8, [x8, #8]
    1e70:	sub	w8, w8, #0x1
    1e74:	cmp	w8, #0x6
    1e78:	cset	w0, cc  // cc = lo, ul, last
    1e7c:	ret

0000000000001e80 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL12anyFloatTypeEvEUlNS1_8ArrayRefIPNS1_5ValueEEEPKS4_E_E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
    1e80:	cmp	w2, #0x1
    1e84:	b.ne	1e8c <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL12anyFloatTypeEvEUlNS1_8ArrayRefIPNS1_5ValueEEEPKS4_E_E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0xc>  // b.any
    1e88:	str	x1, [x0]
    1e8c:	mov	w0, wzr
    1e90:	ret

0000000000001e94 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZNS0_8fuzzeropL12sizedPtrTypeEvEUlS4_S6_E_E9_M_invokeERKSt9_Any_dataOS4_OS6_>:
    1e94:	stp	x29, x30, [sp, #-32]!
    1e98:	str	x19, [sp, #16]
    1e9c:	mov	x29, sp
    1ea0:	ldr	x19, [x2]
    1ea4:	mov	x0, x19
    1ea8:	bl	0 <_ZNK4llvm5Value12isSwiftErrorEv>
    1eac:	tbnz	w0, #0, 1f10 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZNS0_8fuzzeropL12sizedPtrTypeEvEUlS4_S6_E_E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x7c>
    1eb0:	ldr	x8, [x19]
    1eb4:	cbz	x8, 1f24 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZNS0_8fuzzeropL12sizedPtrTypeEvEUlS4_S6_E_E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x90>
    1eb8:	ldrb	w9, [x8, #8]
    1ebc:	cmp	w9, #0xf
    1ec0:	b.ne	1f10 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZNS0_8fuzzeropL12sizedPtrTypeEvEUlS4_S6_E_E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x7c>  // b.any
    1ec4:	ldr	x0, [x8, #24]
    1ec8:	ldrb	w9, [x0, #8]
    1ecc:	cmp	w9, #0x10
    1ed0:	b.hi	1f10 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZNS0_8fuzzeropL12sizedPtrTypeEvEUlS4_S6_E_E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x7c>  // b.pmore
    1ed4:	mov	w8, #0x1                   	// #1
    1ed8:	lsl	w10, w8, w9
    1edc:	mov	w11, #0x8a7e                	// #35454
    1ee0:	tst	w10, w11
    1ee4:	b.ne	1f14 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZNS0_8fuzzeropL12sizedPtrTypeEvEUlS4_S6_E_E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x80>  // b.any
    1ee8:	mov	w8, #0x1                   	// #1
    1eec:	lsl	w8, w8, w9
    1ef0:	mov	w9, #0x6000                	// #24576
    1ef4:	movk	w9, #0x1, lsl #16
    1ef8:	tst	w8, w9
    1efc:	b.eq	1f10 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZNS0_8fuzzeropL12sizedPtrTypeEvEUlS4_S6_E_E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x7c>  // b.none
    1f00:	ldr	x19, [sp, #16]
    1f04:	mov	x1, xzr
    1f08:	ldp	x29, x30, [sp], #32
    1f0c:	b	0 <_ZNK4llvm4Type18isSizedDerivedTypeEPNS_15SmallPtrSetImplIPS0_EE>
    1f10:	mov	w8, wzr
    1f14:	ldr	x19, [sp, #16]
    1f18:	mov	w0, w8
    1f1c:	ldp	x29, x30, [sp], #32
    1f20:	ret
    1f24:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1f28:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1f2c:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1f30:	add	x0, x0, #0x0
    1f34:	add	x1, x1, #0x0
    1f38:	add	x3, x3, #0x0
    1f3c:	mov	w2, #0x69                  	// #105
    1f40:	bl	0 <__assert_fail>

0000000000001f44 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL12sizedPtrTypeEvEUlNS1_8ArrayRefIPNS1_5ValueEEEPKS4_E_E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
    1f44:	cmp	w2, #0x1
    1f48:	b.ne	1f50 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL12sizedPtrTypeEvEUlNS1_8ArrayRefIPNS1_5ValueEEEPKS4_E_E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0xc>  // b.any
    1f4c:	str	x1, [x0]
    1f50:	mov	w0, wzr
    1f54:	ret

0000000000001f58 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzeropL12sizedPtrTypeEvEUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_>:
    1f58:	stp	x29, x30, [sp, #-80]!
    1f5c:	str	x25, [sp, #16]
    1f60:	stp	x24, x23, [sp, #32]
    1f64:	stp	x22, x21, [sp, #48]
    1f68:	stp	x20, x19, [sp, #64]
    1f6c:	mov	x29, sp
    1f70:	mov	x19, x8
    1f74:	ldp	x21, x8, [x2]
    1f78:	stp	xzr, xzr, [x19]
    1f7c:	str	xzr, [x19, #16]
    1f80:	cbz	x8, 201c <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzeropL12sizedPtrTypeEvEUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_+0xc4>
    1f84:	mov	w25, #0x6000                	// #24576
    1f88:	lsl	x22, x8, #3
    1f8c:	mov	w23, #0x1                   	// #1
    1f90:	mov	w24, #0x8a7e                	// #35454
    1f94:	movk	w25, #0x1, lsl #16
    1f98:	ldr	x20, [x21]
    1f9c:	ldrb	w8, [x20, #8]
    1fa0:	cmp	w8, #0x10
    1fa4:	b.hi	2010 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzeropL12sizedPtrTypeEvEUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_+0xb8>  // b.pmore
    1fa8:	lsl	w8, w23, w8
    1fac:	tst	w8, w24
    1fb0:	b.eq	1ff8 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzeropL12sizedPtrTypeEvEUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_+0xa0>  // b.none
    1fb4:	mov	x0, x20
    1fb8:	mov	w1, wzr
    1fbc:	bl	0 <_ZN4llvm11PointerType3getEPNS_4TypeEj>
    1fc0:	bl	0 <_ZN4llvm10UndefValue3getEPNS_4TypeE>
    1fc4:	ldp	x1, x8, [x19, #8]
    1fc8:	str	x0, [x29, #24]
    1fcc:	cmp	x1, x8
    1fd0:	b.eq	1fe8 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzeropL12sizedPtrTypeEvEUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_+0x90>  // b.none
    1fd4:	str	x0, [x1]
    1fd8:	ldr	x8, [x19, #8]
    1fdc:	add	x8, x8, #0x8
    1fe0:	str	x8, [x19, #8]
    1fe4:	b	2010 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzeropL12sizedPtrTypeEvEUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_+0xb8>
    1fe8:	add	x2, x29, #0x18
    1fec:	mov	x0, x19
    1ff0:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    1ff4:	b	2010 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzeropL12sizedPtrTypeEvEUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_+0xb8>
    1ff8:	tst	w8, w25
    1ffc:	b.eq	2010 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzeropL12sizedPtrTypeEvEUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_+0xb8>  // b.none
    2000:	mov	x0, x20
    2004:	mov	x1, xzr
    2008:	bl	0 <_ZNK4llvm4Type18isSizedDerivedTypeEPNS_15SmallPtrSetImplIPS0_EE>
    200c:	tbnz	w0, #0, 1fb4 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzeropL12sizedPtrTypeEvEUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_+0x5c>
    2010:	subs	x22, x22, #0x8
    2014:	add	x21, x21, #0x8
    2018:	b.ne	1f98 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzeropL12sizedPtrTypeEvEUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_+0x40>  // b.any
    201c:	ldp	x20, x19, [sp, #64]
    2020:	ldp	x22, x21, [sp, #48]
    2024:	ldp	x24, x23, [sp, #32]
    2028:	ldr	x25, [sp, #16]
    202c:	ldp	x29, x30, [sp], #80
    2030:	ret

0000000000002034 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL12sizedPtrTypeEvEUlNS1_8ArrayRefIPNS1_5ValueEEENS3_IPNS1_4TypeEEEE_E10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
    2034:	cmp	w2, #0x1
    2038:	b.ne	2040 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL12sizedPtrTypeEvEUlNS1_8ArrayRefIPNS1_5ValueEEENS3_IPNS1_4TypeEEEE_E10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
    203c:	str	x1, [x0]
    2040:	mov	w0, wzr
    2044:	ret

0000000000002048 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZNS0_8fuzzeropL16anyAggregateTypeEvEUlS4_S6_E_E9_M_invokeERKSt9_Any_dataOS4_OS6_>:
    2048:	stp	x29, x30, [sp, #-16]!
    204c:	mov	x29, sp
    2050:	ldr	x8, [x2]
    2054:	ldr	x8, [x8]
    2058:	cbz	x8, 209c <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZNS0_8fuzzeropL16anyAggregateTypeEvEUlS4_S6_E_E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x54>
    205c:	ldrb	w10, [x8, #8]
    2060:	subs	w9, w10, #0xd
    2064:	b.eq	207c <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZNS0_8fuzzeropL16anyAggregateTypeEvEUlS4_S6_E_E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x34>  // b.none
    2068:	cmp	w10, #0xe
    206c:	b.ne	208c <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZNS0_8fuzzeropL16anyAggregateTypeEvEUlS4_S6_E_E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x44>  // b.any
    2070:	ldr	x8, [x8, #32]
    2074:	cmp	x8, #0x0
    2078:	b	2084 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZNS0_8fuzzeropL16anyAggregateTypeEvEUlS4_S6_E_E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x3c>
    207c:	ldr	w8, [x8, #12]
    2080:	cmp	w8, #0x0
    2084:	cset	w0, ne  // ne = any
    2088:	b	2094 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZNS0_8fuzzeropL16anyAggregateTypeEvEUlS4_S6_E_E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x4c>
    208c:	cmp	w9, #0x2
    2090:	cset	w0, cc  // cc = lo, ul, last
    2094:	ldp	x29, x30, [sp], #16
    2098:	ret
    209c:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    20a0:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    20a4:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    20a8:	add	x0, x0, #0x0
    20ac:	add	x1, x1, #0x0
    20b0:	add	x3, x3, #0x0
    20b4:	mov	w2, #0x69                  	// #105
    20b8:	bl	0 <__assert_fail>

00000000000020bc <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL16anyAggregateTypeEvEUlNS1_8ArrayRefIPNS1_5ValueEEEPKS4_E_E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
    20bc:	cmp	w2, #0x1
    20c0:	b.ne	20c8 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL16anyAggregateTypeEvEUlNS1_8ArrayRefIPNS1_5ValueEEEPKS4_E_E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0xc>  // b.any
    20c4:	str	x1, [x0]
    20c8:	mov	w0, wzr
    20cc:	ret

00000000000020d0 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZL22validExtractValueIndexvE4$_10E9_M_invokeERKSt9_Any_dataOS4_OS6_>:
    20d0:	stp	x29, x30, [sp, #-32]!
    20d4:	str	x19, [sp, #16]
    20d8:	mov	x29, sp
    20dc:	ldr	x19, [x2]
    20e0:	cbz	x19, 2130 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZL22validExtractValueIndexvE4$_10E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x60>
    20e4:	ldrb	w8, [x19, #16]
    20e8:	cmp	w8, #0xd
    20ec:	b.ne	2120 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZL22validExtractValueIndexvE4$_10E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x50>  // b.any
    20f0:	ldr	x8, [x1, #8]
    20f4:	cbz	x8, 2150 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZL22validExtractValueIndexvE4$_10E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x80>
    20f8:	ldr	x8, [x1]
    20fc:	ldr	x8, [x8]
    2100:	ldr	x0, [x8]
    2104:	bl	2184 <_ZL23getAggregateNumElementsPN4llvm4TypeE>
    2108:	mov	x1, x0
    210c:	add	x0, x19, #0x18
    2110:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2114:	tbz	w0, #0, 2120 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZL22validExtractValueIndexvE4$_10E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x50>
    2118:	mov	w0, #0x1                   	// #1
    211c:	b	2124 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZL22validExtractValueIndexvE4$_10E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x54>
    2120:	mov	w0, wzr
    2124:	ldr	x19, [sp, #16]
    2128:	ldp	x29, x30, [sp], #32
    212c:	ret
    2130:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2134:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2138:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    213c:	add	x0, x0, #0x0
    2140:	add	x1, x1, #0x0
    2144:	add	x3, x3, #0x0
    2148:	mov	w2, #0x69                  	// #105
    214c:	bl	0 <__assert_fail>
    2150:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2154:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2158:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    215c:	add	x0, x0, #0x0
    2160:	add	x1, x1, #0x0
    2164:	add	x3, x3, #0x0
    2168:	mov	w2, #0xfa                  	// #250
    216c:	bl	0 <__assert_fail>

0000000000002170 <_ZNSt14_Function_base13_Base_managerIZL22validExtractValueIndexvE4$_10E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation>:
    2170:	cmp	w2, #0x1
    2174:	b.ne	217c <_ZNSt14_Function_base13_Base_managerIZL22validExtractValueIndexvE4$_10E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0xc>  // b.any
    2178:	str	x1, [x0]
    217c:	mov	w0, wzr
    2180:	ret

0000000000002184 <_ZL23getAggregateNumElementsPN4llvm4TypeE>:
    2184:	stp	x29, x30, [sp, #-16]!
    2188:	mov	x29, sp
    218c:	ldrb	w8, [x0, #8]
    2190:	sub	w9, w8, #0xd
    2194:	cmp	w9, #0x2
    2198:	b.cs	21b8 <_ZL23getAggregateNumElementsPN4llvm4TypeE+0x34>  // b.hs, b.nlast
    219c:	cmp	w8, #0xd
    21a0:	b.ne	21ac <_ZL23getAggregateNumElementsPN4llvm4TypeE+0x28>  // b.any
    21a4:	ldr	w0, [x0, #12]
    21a8:	b	21b0 <_ZL23getAggregateNumElementsPN4llvm4TypeE+0x2c>
    21ac:	ldr	x0, [x0, #32]
    21b0:	ldp	x29, x30, [sp], #16
    21b4:	ret
    21b8:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    21bc:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    21c0:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    21c4:	add	x0, x0, #0x0
    21c8:	add	x1, x1, #0x0
    21cc:	add	x3, x3, #0x0
    21d0:	mov	w2, #0xb7                  	// #183
    21d4:	bl	0 <__assert_fail>

00000000000021d8 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZL22validExtractValueIndexvE4$_11E9_M_invokeERKSt9_Any_dataOS9_OSC_>:
    21d8:	stp	x29, x30, [sp, #-48]!
    21dc:	str	x21, [sp, #16]
    21e0:	stp	x20, x19, [sp, #32]
    21e4:	mov	x29, sp
    21e8:	mov	x19, x8
    21ec:	ldp	x20, x8, [x1]
    21f0:	stp	xzr, xzr, [x19]
    21f4:	str	xzr, [x19, #16]
    21f8:	cbz	x8, 22e4 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZL22validExtractValueIndexvE4$_11E9_M_invokeERKSt9_Any_dataOS9_OSC_+0x10c>
    21fc:	ldr	x0, [x20]
    2200:	bl	0 <_ZNK4llvm5Value10getContextEv>
    2204:	bl	0 <_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE>
    2208:	ldr	x8, [x20]
    220c:	mov	x20, x0
    2210:	ldr	x8, [x8]
    2214:	mov	x0, x8
    2218:	bl	2184 <_ZL23getAggregateNumElementsPN4llvm4TypeE>
    221c:	mov	x21, x0
    2220:	mov	x0, x20
    2224:	mov	x1, xzr
    2228:	mov	w2, wzr
    222c:	bl	0 <_ZN4llvm11ConstantInt3getEPNS_11IntegerTypeEmb>
    2230:	str	x0, [x29, #24]
    2234:	add	x2, x29, #0x18
    2238:	mov	x0, x19
    223c:	mov	x1, xzr
    2240:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2244:	cmp	x21, #0x2
    2248:	b.cc	22d4 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZL22validExtractValueIndexvE4$_11E9_M_invokeERKSt9_Any_dataOS9_OSC_+0xfc>  // b.lo, b.ul, b.last
    224c:	sub	x1, x21, #0x1
    2250:	mov	x0, x20
    2254:	mov	w2, wzr
    2258:	bl	0 <_ZN4llvm11ConstantInt3getEPNS_11IntegerTypeEmb>
    225c:	ldp	x1, x8, [x19, #8]
    2260:	str	x0, [x29, #24]
    2264:	cmp	x1, x8
    2268:	b.eq	2280 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZL22validExtractValueIndexvE4$_11E9_M_invokeERKSt9_Any_dataOS9_OSC_+0xa8>  // b.none
    226c:	str	x0, [x1]
    2270:	ldr	x8, [x19, #8]
    2274:	add	x8, x8, #0x8
    2278:	str	x8, [x19, #8]
    227c:	b	228c <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZL22validExtractValueIndexvE4$_11E9_M_invokeERKSt9_Any_dataOS9_OSC_+0xb4>
    2280:	add	x2, x29, #0x18
    2284:	mov	x0, x19
    2288:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    228c:	cmp	x21, #0x3
    2290:	b.cc	22d4 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZL22validExtractValueIndexvE4$_11E9_M_invokeERKSt9_Any_dataOS9_OSC_+0xfc>  // b.lo, b.ul, b.last
    2294:	lsr	x1, x21, #1
    2298:	mov	x0, x20
    229c:	mov	w2, wzr
    22a0:	bl	0 <_ZN4llvm11ConstantInt3getEPNS_11IntegerTypeEmb>
    22a4:	ldp	x1, x8, [x19, #8]
    22a8:	str	x0, [x29, #24]
    22ac:	cmp	x1, x8
    22b0:	b.eq	22c8 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZL22validExtractValueIndexvE4$_11E9_M_invokeERKSt9_Any_dataOS9_OSC_+0xf0>  // b.none
    22b4:	str	x0, [x1]
    22b8:	ldr	x8, [x19, #8]
    22bc:	add	x8, x8, #0x8
    22c0:	str	x8, [x19, #8]
    22c4:	b	22d4 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZL22validExtractValueIndexvE4$_11E9_M_invokeERKSt9_Any_dataOS9_OSC_+0xfc>
    22c8:	add	x2, x29, #0x18
    22cc:	mov	x0, x19
    22d0:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    22d4:	ldp	x20, x19, [sp, #32]
    22d8:	ldr	x21, [sp, #16]
    22dc:	ldp	x29, x30, [sp], #48
    22e0:	ret
    22e4:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    22e8:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    22ec:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    22f0:	add	x0, x0, #0x0
    22f4:	add	x1, x1, #0x0
    22f8:	add	x3, x3, #0x0
    22fc:	mov	w2, #0xfa                  	// #250
    2300:	bl	0 <__assert_fail>

0000000000002304 <_ZNSt14_Function_base13_Base_managerIZL22validExtractValueIndexvE4$_11E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation>:
    2304:	cmp	w2, #0x1
    2308:	b.ne	2310 <_ZNSt14_Function_base13_Base_managerIZL22validExtractValueIndexvE4$_11E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0xc>  // b.any
    230c:	str	x1, [x0]
    2310:	mov	w0, wzr
    2314:	ret

0000000000002318 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZL22matchScalarInAggregatevE4$_12E9_M_invokeERKSt9_Any_dataOS4_OS6_>:
    2318:	stp	x29, x30, [sp, #-48]!
    231c:	stp	x22, x21, [sp, #16]
    2320:	stp	x20, x19, [sp, #32]
    2324:	mov	x29, sp
    2328:	ldr	x8, [x1, #8]
    232c:	cbz	x8, 23bc <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZL22matchScalarInAggregatevE4$_12E9_M_invokeERKSt9_Any_dataOS4_OS6_+0xa4>
    2330:	ldr	x8, [x1]
    2334:	ldr	x8, [x8]
    2338:	ldr	x19, [x8]
    233c:	cbz	x19, 23dc <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZL22matchScalarInAggregatevE4$_12E9_M_invokeERKSt9_Any_dataOS4_OS6_+0xc4>
    2340:	ldrb	w8, [x19, #8]
    2344:	ldr	x21, [x2]
    2348:	cmp	w8, #0xd
    234c:	b.eq	236c <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZL22matchScalarInAggregatevE4$_12E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x54>  // b.none
    2350:	cmp	w8, #0xe
    2354:	b.ne	23fc <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZL22matchScalarInAggregatevE4$_12E9_M_invokeERKSt9_Any_dataOS4_OS6_+0xe4>  // b.any
    2358:	ldr	x8, [x21]
    235c:	ldr	x9, [x19, #24]
    2360:	cmp	x8, x9
    2364:	cset	w0, eq  // eq = none
    2368:	b	23ac <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZL22matchScalarInAggregatevE4$_12E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x94>
    236c:	ldr	w22, [x19, #12]
    2370:	cmp	w22, #0x1
    2374:	b.lt	23a0 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZL22matchScalarInAggregatevE4$_12E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x88>  // b.tstop
    2378:	mov	w20, wzr
    237c:	mov	x0, x19
    2380:	mov	w1, w20
    2384:	bl	0 <_ZNK4llvm13CompositeType14getTypeAtIndexEj>
    2388:	ldr	x8, [x21]
    238c:	cmp	x0, x8
    2390:	b.eq	23a8 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZL22matchScalarInAggregatevE4$_12E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x90>  // b.none
    2394:	add	w20, w20, #0x1
    2398:	cmp	w22, w20
    239c:	b.ne	237c <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZL22matchScalarInAggregatevE4$_12E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x64>  // b.any
    23a0:	mov	w0, wzr
    23a4:	b	23ac <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZL22matchScalarInAggregatevE4$_12E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x94>
    23a8:	mov	w0, #0x1                   	// #1
    23ac:	ldp	x20, x19, [sp, #32]
    23b0:	ldp	x22, x21, [sp, #16]
    23b4:	ldp	x29, x30, [sp], #48
    23b8:	ret
    23bc:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    23c0:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    23c4:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    23c8:	add	x0, x0, #0x0
    23cc:	add	x1, x1, #0x0
    23d0:	add	x3, x3, #0x0
    23d4:	mov	w2, #0xfa                  	// #250
    23d8:	bl	0 <__assert_fail>
    23dc:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    23e0:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    23e4:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    23e8:	add	x0, x0, #0x0
    23ec:	add	x1, x1, #0x0
    23f0:	add	x3, x3, #0x0
    23f4:	mov	w2, #0x69                  	// #105
    23f8:	bl	0 <__assert_fail>
    23fc:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2400:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2404:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2408:	add	x0, x0, #0x0
    240c:	add	x1, x1, #0x0
    2410:	add	x3, x3, #0x0
    2414:	mov	w2, #0x108                 	// #264
    2418:	bl	0 <__assert_fail>

000000000000241c <_ZNSt14_Function_base13_Base_managerIZL22matchScalarInAggregatevE4$_12E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation>:
    241c:	cmp	w2, #0x1
    2420:	b.ne	2428 <_ZNSt14_Function_base13_Base_managerIZL22matchScalarInAggregatevE4$_12E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0xc>  // b.any
    2424:	str	x1, [x0]
    2428:	mov	w0, wzr
    242c:	ret

0000000000002430 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZL22matchScalarInAggregatevE4$_13E9_M_invokeERKSt9_Any_dataOS9_OSC_>:
    2430:	sub	sp, sp, #0x50
    2434:	stp	x29, x30, [sp, #32]
    2438:	stp	x22, x21, [sp, #48]
    243c:	stp	x20, x19, [sp, #64]
    2440:	add	x29, sp, #0x20
    2444:	ldr	x9, [x1, #8]
    2448:	cbz	x9, 2508 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZL22matchScalarInAggregatevE4$_13E9_M_invokeERKSt9_Any_dataOS9_OSC_+0xd8>
    244c:	mov	x19, x8
    2450:	ldr	x8, [x1]
    2454:	ldr	x9, [x8]
    2458:	ldr	x9, [x9]
    245c:	cbz	x9, 2528 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZL22matchScalarInAggregatevE4$_13E9_M_invokeERKSt9_Any_dataOS9_OSC_+0xf8>
    2460:	ldrb	w10, [x9, #8]
    2464:	cmp	w10, #0xe
    2468:	b.ne	2488 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZL22matchScalarInAggregatevE4$_13E9_M_invokeERKSt9_Any_dataOS9_OSC_+0x58>  // b.any
    246c:	ldr	x0, [x9, #24]
    2470:	mov	x8, x19
    2474:	ldp	x20, x19, [sp, #64]
    2478:	ldp	x22, x21, [sp, #48]
    247c:	ldp	x29, x30, [sp, #32]
    2480:	add	sp, sp, #0x50
    2484:	b	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeE>
    2488:	stp	xzr, xzr, [sp]
    248c:	str	xzr, [sp, #16]
    2490:	ldr	x8, [x8]
    2494:	ldr	x20, [x8]
    2498:	cbz	x20, 2544 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZL22matchScalarInAggregatevE4$_13E9_M_invokeERKSt9_Any_dataOS9_OSC_+0x114>
    249c:	ldrb	w8, [x20, #8]
    24a0:	cmp	w8, #0xd
    24a4:	b.ne	2564 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZL22matchScalarInAggregatevE4$_13E9_M_invokeERKSt9_Any_dataOS9_OSC_+0x134>  // b.any
    24a8:	ldr	w22, [x20, #12]
    24ac:	cmp	w22, #0x1
    24b0:	b.lt	24e4 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZL22matchScalarInAggregatevE4$_13E9_M_invokeERKSt9_Any_dataOS9_OSC_+0xb4>  // b.tstop
    24b4:	mov	w21, wzr
    24b8:	mov	x0, x20
    24bc:	mov	w1, w21
    24c0:	bl	0 <_ZNK4llvm13CompositeType14getTypeAtIndexEj>
    24c4:	mov	x1, sp
    24c8:	bl	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>
    24cc:	add	w21, w21, #0x1
    24d0:	cmp	w22, w21
    24d4:	b.ne	24b8 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZL22matchScalarInAggregatevE4$_13E9_M_invokeERKSt9_Any_dataOS9_OSC_+0x88>  // b.any
    24d8:	ldr	q0, [sp]
    24dc:	ldr	x8, [sp, #16]
    24e0:	b	24ec <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZL22matchScalarInAggregatevE4$_13E9_M_invokeERKSt9_Any_dataOS9_OSC_+0xbc>
    24e4:	mov	x8, xzr
    24e8:	movi	v0.2d, #0x0
    24ec:	str	q0, [x19]
    24f0:	str	x8, [x19, #16]
    24f4:	ldp	x20, x19, [sp, #64]
    24f8:	ldp	x22, x21, [sp, #48]
    24fc:	ldp	x29, x30, [sp, #32]
    2500:	add	sp, sp, #0x50
    2504:	ret
    2508:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    250c:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2510:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2514:	add	x0, x0, #0x0
    2518:	add	x1, x1, #0x0
    251c:	add	x3, x3, #0x0
    2520:	mov	w2, #0xfa                  	// #250
    2524:	bl	0 <__assert_fail>
    2528:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    252c:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2530:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2534:	add	x0, x0, #0x0
    2538:	add	x1, x1, #0x0
    253c:	add	x3, x3, #0x0
    2540:	b	255c <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZL22matchScalarInAggregatevE4$_13E9_M_invokeERKSt9_Any_dataOS9_OSC_+0x12c>
    2544:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2548:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    254c:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2550:	add	x0, x0, #0x0
    2554:	add	x1, x1, #0x0
    2558:	add	x3, x3, #0x0
    255c:	mov	w2, #0x69                  	// #105
    2560:	bl	0 <__assert_fail>
    2564:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2568:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    256c:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2570:	add	x0, x0, #0x0
    2574:	add	x1, x1, #0x0
    2578:	add	x3, x3, #0x0
    257c:	mov	w2, #0x108                 	// #264
    2580:	bl	0 <__assert_fail>

0000000000002584 <_ZNSt14_Function_base13_Base_managerIZL22matchScalarInAggregatevE4$_13E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation>:
    2584:	cmp	w2, #0x1
    2588:	b.ne	2590 <_ZNSt14_Function_base13_Base_managerIZL22matchScalarInAggregatevE4$_13E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0xc>  // b.any
    258c:	str	x1, [x0]
    2590:	mov	w0, wzr
    2594:	ret

0000000000002598 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZL21validInsertValueIndexvE4$_14E9_M_invokeERKSt9_Any_dataOS4_OS6_>:
    2598:	stp	x29, x30, [sp, #-48]!
    259c:	str	x21, [sp, #16]
    25a0:	stp	x20, x19, [sp, #32]
    25a4:	mov	x29, sp
    25a8:	ldr	x21, [x1, #8]
    25ac:	cbz	x21, 263c <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZL21validInsertValueIndexvE4$_14E9_M_invokeERKSt9_Any_dataOS4_OS6_+0xa4>
    25b0:	ldr	x20, [x1]
    25b4:	ldr	x8, [x20]
    25b8:	ldr	x19, [x8]
    25bc:	cbz	x19, 265c <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZL21validInsertValueIndexvE4$_14E9_M_invokeERKSt9_Any_dataOS4_OS6_+0xc4>
    25c0:	ldrb	w8, [x19, #8]
    25c4:	sub	w9, w8, #0xd
    25c8:	cmp	w9, #0x2
    25cc:	ccmp	w8, #0x10, #0x4, cs  // cs = hs, nlast
    25d0:	b.ne	2678 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZL21validInsertValueIndexvE4$_14E9_M_invokeERKSt9_Any_dataOS4_OS6_+0xe0>  // b.any
    25d4:	ldr	x8, [x2]
    25d8:	cbz	x8, 2698 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZL21validInsertValueIndexvE4$_14E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x100>
    25dc:	ldrb	w9, [x8, #16]
    25e0:	cmp	w9, #0xd
    25e4:	b.ne	2620 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZL21validInsertValueIndexvE4$_14E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x88>  // b.any
    25e8:	ldr	w9, [x8, #32]
    25ec:	cmp	w9, #0x20
    25f0:	b.ne	2620 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZL21validInsertValueIndexvE4$_14E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x88>  // b.any
    25f4:	add	x0, x8, #0x18
    25f8:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    25fc:	mov	x1, x0
    2600:	mov	x0, x19
    2604:	bl	0 <_ZNK4llvm13CompositeType14getTypeAtIndexEj>
    2608:	cmp	x21, #0x1
    260c:	b.ls	263c <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZL21validInsertValueIndexvE4$_14E9_M_invokeERKSt9_Any_dataOS4_OS6_+0xa4>  // b.plast
    2610:	ldr	x8, [x20, #8]
    2614:	ldr	x8, [x8]
    2618:	cmp	x0, x8
    261c:	b.eq	2634 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZL21validInsertValueIndexvE4$_14E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x9c>  // b.none
    2620:	mov	w0, wzr
    2624:	ldp	x20, x19, [sp, #32]
    2628:	ldr	x21, [sp, #16]
    262c:	ldp	x29, x30, [sp], #48
    2630:	ret
    2634:	mov	w0, #0x1                   	// #1
    2638:	b	2624 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZL21validInsertValueIndexvE4$_14E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x8c>
    263c:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2640:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2644:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2648:	add	x0, x0, #0x0
    264c:	add	x1, x1, #0x0
    2650:	add	x3, x3, #0x0
    2654:	mov	w2, #0xfa                  	// #250
    2658:	bl	0 <__assert_fail>
    265c:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2660:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2664:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2668:	add	x0, x0, #0x0
    266c:	add	x1, x1, #0x0
    2670:	add	x3, x3, #0x0
    2674:	b	26b0 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZL21validInsertValueIndexvE4$_14E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x118>
    2678:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    267c:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2680:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2684:	add	x0, x0, #0x0
    2688:	add	x1, x1, #0x0
    268c:	add	x3, x3, #0x0
    2690:	mov	w2, #0x108                 	// #264
    2694:	bl	0 <__assert_fail>
    2698:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    269c:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    26a0:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    26a4:	add	x0, x0, #0x0
    26a8:	add	x1, x1, #0x0
    26ac:	add	x3, x3, #0x0
    26b0:	mov	w2, #0x69                  	// #105
    26b4:	bl	0 <__assert_fail>

00000000000026b8 <_ZNSt14_Function_base13_Base_managerIZL21validInsertValueIndexvE4$_14E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation>:
    26b8:	cmp	w2, #0x1
    26bc:	b.ne	26c4 <_ZNSt14_Function_base13_Base_managerIZL21validInsertValueIndexvE4$_14E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0xc>  // b.any
    26c0:	str	x1, [x0]
    26c4:	mov	w0, wzr
    26c8:	ret

00000000000026cc <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZL21validInsertValueIndexvE4$_15E9_M_invokeERKSt9_Any_dataOS9_OSC_>:
    26cc:	stp	x29, x30, [sp, #-80]!
    26d0:	str	x25, [sp, #16]
    26d4:	stp	x24, x23, [sp, #32]
    26d8:	stp	x22, x21, [sp, #48]
    26dc:	stp	x20, x19, [sp, #64]
    26e0:	mov	x29, sp
    26e4:	ldp	x24, x23, [x1]
    26e8:	stp	xzr, xzr, [x8]
    26ec:	str	xzr, [x8, #16]
    26f0:	cbz	x23, 27cc <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZL21validInsertValueIndexvE4$_15E9_M_invokeERKSt9_Any_dataOS9_OSC_+0x100>
    26f4:	ldr	x0, [x24]
    26f8:	mov	x19, x8
    26fc:	bl	0 <_ZNK4llvm5Value10getContextEv>
    2700:	bl	0 <_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE>
    2704:	ldr	x8, [x24]
    2708:	ldr	x20, [x8]
    270c:	cbz	x20, 27ec <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZL21validInsertValueIndexvE4$_15E9_M_invokeERKSt9_Any_dataOS9_OSC_+0x120>
    2710:	ldrb	w8, [x20, #8]
    2714:	mov	x21, x0
    2718:	sub	w9, w8, #0xd
    271c:	cmp	w9, #0x2
    2720:	b.cc	272c <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZL21validInsertValueIndexvE4$_15E9_M_invokeERKSt9_Any_dataOS9_OSC_+0x60>  // b.lo, b.ul, b.last
    2724:	cmp	w8, #0x10
    2728:	b.ne	280c <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZL21validInsertValueIndexvE4$_15E9_M_invokeERKSt9_Any_dataOS9_OSC_+0x140>  // b.any
    272c:	mov	x0, x20
    2730:	bl	2184 <_ZL23getAggregateNumElementsPN4llvm4TypeE>
    2734:	cmp	w0, #0x1
    2738:	b.lt	27b4 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZL21validInsertValueIndexvE4$_15E9_M_invokeERKSt9_Any_dataOS9_OSC_+0xe8>  // b.tstop
    273c:	mov	x22, xzr
    2740:	and	x25, x0, #0xffffffff
    2744:	mov	x0, x20
    2748:	mov	w1, w22
    274c:	bl	0 <_ZNK4llvm13CompositeType14getTypeAtIndexEj>
    2750:	cmp	x23, #0x1
    2754:	b.ls	27cc <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZL21validInsertValueIndexvE4$_15E9_M_invokeERKSt9_Any_dataOS9_OSC_+0x100>  // b.plast
    2758:	ldr	x8, [x24, #8]
    275c:	ldr	x8, [x8]
    2760:	cmp	x0, x8
    2764:	b.ne	27a8 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZL21validInsertValueIndexvE4$_15E9_M_invokeERKSt9_Any_dataOS9_OSC_+0xdc>  // b.any
    2768:	mov	x0, x21
    276c:	mov	x1, x22
    2770:	mov	w2, wzr
    2774:	bl	0 <_ZN4llvm11ConstantInt3getEPNS_11IntegerTypeEmb>
    2778:	ldp	x1, x8, [x19, #8]
    277c:	str	x0, [x29, #24]
    2780:	cmp	x1, x8
    2784:	b.eq	279c <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZL21validInsertValueIndexvE4$_15E9_M_invokeERKSt9_Any_dataOS9_OSC_+0xd0>  // b.none
    2788:	str	x0, [x1]
    278c:	ldr	x8, [x19, #8]
    2790:	add	x8, x8, #0x8
    2794:	str	x8, [x19, #8]
    2798:	b	27a8 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZL21validInsertValueIndexvE4$_15E9_M_invokeERKSt9_Any_dataOS9_OSC_+0xdc>
    279c:	add	x2, x29, #0x18
    27a0:	mov	x0, x19
    27a4:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    27a8:	add	x22, x22, #0x1
    27ac:	cmp	x25, x22
    27b0:	b.ne	2744 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZL21validInsertValueIndexvE4$_15E9_M_invokeERKSt9_Any_dataOS9_OSC_+0x78>  // b.any
    27b4:	ldp	x20, x19, [sp, #64]
    27b8:	ldp	x22, x21, [sp, #48]
    27bc:	ldp	x24, x23, [sp, #32]
    27c0:	ldr	x25, [sp, #16]
    27c4:	ldp	x29, x30, [sp], #80
    27c8:	ret
    27cc:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    27d0:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    27d4:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    27d8:	add	x0, x0, #0x0
    27dc:	add	x1, x1, #0x0
    27e0:	add	x3, x3, #0x0
    27e4:	mov	w2, #0xfa                  	// #250
    27e8:	bl	0 <__assert_fail>
    27ec:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    27f0:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    27f4:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    27f8:	add	x0, x0, #0x0
    27fc:	add	x1, x1, #0x0
    2800:	add	x3, x3, #0x0
    2804:	mov	w2, #0x69                  	// #105
    2808:	bl	0 <__assert_fail>
    280c:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2810:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2814:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2818:	add	x0, x0, #0x0
    281c:	add	x1, x1, #0x0
    2820:	add	x3, x3, #0x0
    2824:	mov	w2, #0x108                 	// #264
    2828:	bl	0 <__assert_fail>

000000000000282c <_ZNSt14_Function_base13_Base_managerIZL21validInsertValueIndexvE4$_15E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation>:
    282c:	cmp	w2, #0x1
    2830:	b.ne	2838 <_ZNSt14_Function_base13_Base_managerIZL21validInsertValueIndexvE4$_15E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0xc>  // b.any
    2834:	str	x1, [x0]
    2838:	mov	w0, wzr
    283c:	ret

0000000000002840 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZNS0_8fuzzeropL13anyVectorTypeEvEUlS4_S6_E_E9_M_invokeERKSt9_Any_dataOS4_OS6_>:
    2840:	ldr	x8, [x2]
    2844:	ldr	x8, [x8]
    2848:	ldrb	w8, [x8, #8]
    284c:	cmp	w8, #0x10
    2850:	cset	w0, eq  // eq = none
    2854:	ret

0000000000002858 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL13anyVectorTypeEvEUlNS1_8ArrayRefIPNS1_5ValueEEEPKS4_E_E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
    2858:	cmp	w2, #0x1
    285c:	b.ne	2864 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL13anyVectorTypeEvEUlNS1_8ArrayRefIPNS1_5ValueEEEPKS4_E_E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0xc>  // b.any
    2860:	str	x1, [x0]
    2864:	mov	w0, wzr
    2868:	ret

000000000000286c <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZNS0_8fuzzeropL22matchScalarOfFirstTypeEvEUlS4_S6_E_E9_M_invokeERKSt9_Any_dataOS4_OS6_>:
    286c:	stp	x29, x30, [sp, #-16]!
    2870:	mov	x29, sp
    2874:	ldr	x8, [x1, #8]
    2878:	cbz	x8, 28b4 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZNS0_8fuzzeropL22matchScalarOfFirstTypeEvEUlS4_S6_E_E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x48>
    287c:	ldr	x8, [x1]
    2880:	ldr	x9, [x2]
    2884:	ldr	x8, [x8]
    2888:	ldr	x9, [x9]
    288c:	ldr	x8, [x8]
    2890:	ldrb	w10, [x8, #8]
    2894:	cmp	w10, #0x10
    2898:	b.ne	28a4 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZNS0_8fuzzeropL22matchScalarOfFirstTypeEvEUlS4_S6_E_E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x38>  // b.any
    289c:	ldr	x8, [x8, #16]
    28a0:	ldr	x8, [x8]
    28a4:	cmp	x9, x8
    28a8:	cset	w0, eq  // eq = none
    28ac:	ldp	x29, x30, [sp], #16
    28b0:	ret
    28b4:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    28b8:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    28bc:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    28c0:	add	x0, x0, #0x0
    28c4:	add	x1, x1, #0x0
    28c8:	add	x3, x3, #0x0
    28cc:	mov	w2, #0xd1                  	// #209
    28d0:	bl	0 <__assert_fail>

00000000000028d4 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL22matchScalarOfFirstTypeEvEUlNS1_8ArrayRefIPNS1_5ValueEEEPKS4_E_E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
    28d4:	cmp	w2, #0x1
    28d8:	b.ne	28e0 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL22matchScalarOfFirstTypeEvEUlNS1_8ArrayRefIPNS1_5ValueEEEPKS4_E_E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0xc>  // b.any
    28dc:	str	x1, [x0]
    28e0:	mov	w0, wzr
    28e4:	ret

00000000000028e8 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzeropL22matchScalarOfFirstTypeEvEUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_>:
    28e8:	stp	x29, x30, [sp, #-16]!
    28ec:	mov	x29, sp
    28f0:	ldr	x9, [x1, #8]
    28f4:	cbz	x9, 2920 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzeropL22matchScalarOfFirstTypeEvEUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_+0x38>
    28f8:	ldr	x9, [x1]
    28fc:	ldr	x9, [x9]
    2900:	ldr	x0, [x9]
    2904:	ldrb	w9, [x0, #8]
    2908:	cmp	w9, #0x10
    290c:	b.ne	2918 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzeropL22matchScalarOfFirstTypeEvEUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_+0x30>  // b.any
    2910:	ldr	x9, [x0, #16]
    2914:	ldr	x0, [x9]
    2918:	ldp	x29, x30, [sp], #16
    291c:	b	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeE>
    2920:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2924:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2928:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    292c:	add	x0, x0, #0x0
    2930:	add	x1, x1, #0x0
    2934:	add	x3, x3, #0x0
    2938:	mov	w2, #0xd5                  	// #213
    293c:	bl	0 <__assert_fail>

0000000000002940 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL22matchScalarOfFirstTypeEvEUlNS1_8ArrayRefIPNS1_5ValueEEENS3_IPNS1_4TypeEEEE_E10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
    2940:	cmp	w2, #0x1
    2944:	b.ne	294c <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL22matchScalarOfFirstTypeEvEUlNS1_8ArrayRefIPNS1_5ValueEEENS3_IPNS1_4TypeEEEE_E10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
    2948:	str	x1, [x0]
    294c:	mov	w0, wzr
    2950:	ret

0000000000002954 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZL23validShuffleVectorIndexvE4$_16E9_M_invokeERKSt9_Any_dataOS4_OS6_>:
    2954:	stp	x29, x30, [sp, #-16]!
    2958:	mov	x29, sp
    295c:	ldr	x8, [x1, #8]
    2960:	cbz	x8, 2980 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZL23validShuffleVectorIndexvE4$_16E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x2c>
    2964:	cmp	x8, #0x1
    2968:	b.eq	2980 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZL23validShuffleVectorIndexvE4$_16E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x2c>  // b.none
    296c:	ldr	x8, [x1]
    2970:	ldr	x2, [x2]
    2974:	ldp	x0, x1, [x8]
    2978:	ldp	x29, x30, [sp], #16
    297c:	b	0 <_ZN4llvm17ShuffleVectorInst15isValidOperandsEPKNS_5ValueES3_S3_>
    2980:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2984:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2988:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    298c:	add	x0, x0, #0x0
    2990:	add	x1, x1, #0x0
    2994:	add	x3, x3, #0x0
    2998:	mov	w2, #0xfa                  	// #250
    299c:	bl	0 <__assert_fail>

00000000000029a0 <_ZNSt14_Function_base13_Base_managerIZL23validShuffleVectorIndexvE4$_16E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation>:
    29a0:	cmp	w2, #0x1
    29a4:	b.ne	29ac <_ZNSt14_Function_base13_Base_managerIZL23validShuffleVectorIndexvE4$_16E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0xc>  // b.any
    29a8:	str	x1, [x0]
    29ac:	mov	w0, wzr
    29b0:	ret

00000000000029b4 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZL23validShuffleVectorIndexvE4$_17E9_M_invokeERKSt9_Any_dataOS9_OSC_>:
    29b4:	stp	x29, x30, [sp, #-32]!
    29b8:	stp	x20, x19, [sp, #16]
    29bc:	mov	x29, sp
    29c0:	ldr	x9, [x1, #8]
    29c4:	cbz	x9, 2a24 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZL23validShuffleVectorIndexvE4$_17E9_M_invokeERKSt9_Any_dataOS9_OSC_+0x70>
    29c8:	mov	x19, x8
    29cc:	ldr	x8, [x1]
    29d0:	ldr	x0, [x8]
    29d4:	ldr	x20, [x0]
    29d8:	cbz	x20, 2a44 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZL23validShuffleVectorIndexvE4$_17E9_M_invokeERKSt9_Any_dataOS9_OSC_+0x90>
    29dc:	ldrb	w8, [x20, #8]
    29e0:	cmp	w8, #0x10
    29e4:	b.ne	2a64 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZL23validShuffleVectorIndexvE4$_17E9_M_invokeERKSt9_Any_dataOS9_OSC_+0xb0>  // b.any
    29e8:	bl	0 <_ZNK4llvm5Value10getContextEv>
    29ec:	bl	0 <_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE>
    29f0:	ldr	w1, [x20, #32]
    29f4:	bl	0 <_ZN4llvm10VectorType3getEPNS_4TypeENS_12ElementCountE>
    29f8:	bl	0 <_ZN4llvm10UndefValue3getEPNS_4TypeE>
    29fc:	mov	x20, x0
    2a00:	mov	w0, #0x8                   	// #8
    2a04:	bl	0 <_Znwm>
    2a08:	add	x8, x0, #0x8
    2a0c:	str	x20, [x0]
    2a10:	stp	x8, x8, [x19, #8]
    2a14:	str	x0, [x19]
    2a18:	ldp	x20, x19, [sp, #16]
    2a1c:	ldp	x29, x30, [sp], #32
    2a20:	ret
    2a24:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2a28:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2a2c:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2a30:	add	x0, x0, #0x0
    2a34:	add	x1, x1, #0x0
    2a38:	add	x3, x3, #0x0
    2a3c:	mov	w2, #0xfa                  	// #250
    2a40:	bl	0 <__assert_fail>
    2a44:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2a48:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2a4c:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2a50:	add	x0, x0, #0x0
    2a54:	add	x1, x1, #0x0
    2a58:	add	x3, x3, #0x0
    2a5c:	mov	w2, #0x69                  	// #105
    2a60:	bl	0 <__assert_fail>
    2a64:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2a68:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2a6c:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2a70:	add	x0, x0, #0x0
    2a74:	add	x1, x1, #0x0
    2a78:	add	x3, x3, #0x0
    2a7c:	mov	w2, #0x108                 	// #264
    2a80:	bl	0 <__assert_fail>

0000000000002a84 <_ZNSt14_Function_base13_Base_managerIZL23validShuffleVectorIndexvE4$_17E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation>:
    2a84:	cmp	w2, #0x1
    2a88:	b.ne	2a90 <_ZNSt14_Function_base13_Base_managerIZL23validShuffleVectorIndexvE4$_17E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0xc>  // b.any
    2a8c:	str	x1, [x0]
    2a90:	mov	w0, wzr
    2a94:	ret

0000000000002a98 <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop15binOpDescriptorEjNS5_9BinaryOpsEE3$_0E9_M_invokeERKSt9_Any_dataOS4_OS6_>:
    2a98:	sub	sp, sp, #0x50
    2a9c:	stp	x29, x30, [sp, #32]
    2aa0:	stp	x22, x21, [sp, #48]
    2aa4:	stp	x20, x19, [sp, #64]
    2aa8:	add	x29, sp, #0x20
    2aac:	ldr	x8, [x1, #8]
    2ab0:	cbz	x8, 2b08 <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop15binOpDescriptorEjNS5_9BinaryOpsEE3$_0E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x70>
    2ab4:	cmp	x8, #0x1
    2ab8:	b.eq	2b08 <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop15binOpDescriptorEjNS5_9BinaryOpsEE3$_0E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x70>  // b.none
    2abc:	ldr	x8, [x1]
    2ac0:	ldr	x19, [x2]
    2ac4:	ldr	w20, [x0]
    2ac8:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2acc:	ldp	x21, x22, [x8]
    2ad0:	add	x1, x1, #0x0
    2ad4:	add	x0, sp, #0x8
    2ad8:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2adc:	add	x3, sp, #0x8
    2ae0:	mov	w0, w20
    2ae4:	mov	x1, x21
    2ae8:	mov	x2, x22
    2aec:	mov	x4, x19
    2af0:	bl	0 <_ZN4llvm14BinaryOperator6CreateENS_11Instruction9BinaryOpsEPNS_5ValueES4_RKNS_5TwineEPS1_>
    2af4:	ldp	x20, x19, [sp, #64]
    2af8:	ldp	x22, x21, [sp, #48]
    2afc:	ldp	x29, x30, [sp, #32]
    2b00:	add	sp, sp, #0x50
    2b04:	ret
    2b08:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2b0c:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2b10:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2b14:	add	x0, x0, #0x0
    2b18:	add	x1, x1, #0x0
    2b1c:	add	x3, x3, #0x0
    2b20:	mov	w2, #0xfa                  	// #250
    2b24:	bl	0 <__assert_fail>

0000000000002b28 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop15binOpDescriptorEjNS1_11Instruction9BinaryOpsEE3$_0E10_M_managerERSt9_Any_dataRKS7_St18_Manager_operation>:
    2b28:	cmp	w2, #0x2
    2b2c:	b.eq	2b40 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop15binOpDescriptorEjNS1_11Instruction9BinaryOpsEE3$_0E10_M_managerERSt9_Any_dataRKS7_St18_Manager_operation+0x18>  // b.none
    2b30:	cmp	w2, #0x1
    2b34:	b.ne	2b48 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop15binOpDescriptorEjNS1_11Instruction9BinaryOpsEE3$_0E10_M_managerERSt9_Any_dataRKS7_St18_Manager_operation+0x20>  // b.any
    2b38:	str	x1, [x0]
    2b3c:	b	2b48 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop15binOpDescriptorEjNS1_11Instruction9BinaryOpsEE3$_0E10_M_managerERSt9_Any_dataRKS7_St18_Manager_operation+0x20>
    2b40:	ldr	w8, [x1]
    2b44:	str	w8, [x0]
    2b48:	mov	w0, wzr
    2b4c:	ret

0000000000002b50 <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop15cmpOpDescriptorEjNS5_8OtherOpsENS0_7CmpInst9PredicateEE3$_1E9_M_invokeERKSt9_Any_dataOS4_OS6_>:
    2b50:	sub	sp, sp, #0x60
    2b54:	stp	x29, x30, [sp, #32]
    2b58:	str	x23, [sp, #48]
    2b5c:	stp	x22, x21, [sp, #64]
    2b60:	stp	x20, x19, [sp, #80]
    2b64:	add	x29, sp, #0x20
    2b68:	ldr	x8, [x1, #8]
    2b6c:	cbz	x8, 2bcc <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop15cmpOpDescriptorEjNS5_8OtherOpsENS0_7CmpInst9PredicateEE3$_1E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x7c>
    2b70:	cmp	x8, #0x1
    2b74:	b.eq	2bcc <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop15cmpOpDescriptorEjNS5_8OtherOpsENS0_7CmpInst9PredicateEE3$_1E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x7c>  // b.none
    2b78:	ldr	x8, [x1]
    2b7c:	ldr	x19, [x2]
    2b80:	ldp	w20, w21, [x0]
    2b84:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2b88:	ldp	x22, x23, [x8]
    2b8c:	add	x1, x1, #0x0
    2b90:	add	x0, sp, #0x8
    2b94:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2b98:	add	x4, sp, #0x8
    2b9c:	mov	w0, w20
    2ba0:	mov	w1, w21
    2ba4:	mov	x2, x22
    2ba8:	mov	x3, x23
    2bac:	mov	x5, x19
    2bb0:	bl	0 <_ZN4llvm7CmpInst6CreateENS_11Instruction8OtherOpsENS0_9PredicateEPNS_5ValueES5_RKNS_5TwineEPS1_>
    2bb4:	ldp	x20, x19, [sp, #80]
    2bb8:	ldp	x22, x21, [sp, #64]
    2bbc:	ldr	x23, [sp, #48]
    2bc0:	ldp	x29, x30, [sp, #32]
    2bc4:	add	sp, sp, #0x60
    2bc8:	ret
    2bcc:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2bd0:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2bd4:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2bd8:	add	x0, x0, #0x0
    2bdc:	add	x1, x1, #0x0
    2be0:	add	x3, x3, #0x0
    2be4:	mov	w2, #0xfa                  	// #250
    2be8:	bl	0 <__assert_fail>

0000000000002bec <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop15cmpOpDescriptorEjNS1_11Instruction8OtherOpsENS1_7CmpInst9PredicateEE3$_1E10_M_managerERSt9_Any_dataRKS9_St18_Manager_operation>:
    2bec:	cmp	w2, #0x2
    2bf0:	b.eq	2c04 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop15cmpOpDescriptorEjNS1_11Instruction8OtherOpsENS1_7CmpInst9PredicateEE3$_1E10_M_managerERSt9_Any_dataRKS9_St18_Manager_operation+0x18>  // b.none
    2bf4:	cmp	w2, #0x1
    2bf8:	b.ne	2c0c <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop15cmpOpDescriptorEjNS1_11Instruction8OtherOpsENS1_7CmpInst9PredicateEE3$_1E10_M_managerERSt9_Any_dataRKS9_St18_Manager_operation+0x20>  // b.any
    2bfc:	str	x1, [x0]
    2c00:	b	2c0c <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop15cmpOpDescriptorEjNS1_11Instruction8OtherOpsENS1_7CmpInst9PredicateEE3$_1E10_M_managerERSt9_Any_dataRKS9_St18_Manager_operation+0x20>
    2c04:	ldr	x8, [x1]
    2c08:	str	x8, [x0]
    2c0c:	mov	w0, wzr
    2c10:	ret

0000000000002c14 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZNS0_8fuzzerop20splitBlockDescriptorEjE3$_3E9_M_invokeERKSt9_Any_dataOS4_OS6_>:
    2c14:	ldr	x8, [x2]
    2c18:	mov	w1, #0x1                   	// #1
    2c1c:	ldr	x0, [x8]
    2c20:	b	0 <_ZNK4llvm4Type11isIntegerTyEj>

0000000000002c24 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop20splitBlockDescriptorEjE3$_3E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation>:
    2c24:	cmp	w2, #0x1
    2c28:	b.ne	2c30 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop20splitBlockDescriptorEjE3$_3E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation+0xc>  // b.any
    2c2c:	str	x1, [x0]
    2c30:	mov	w0, wzr
    2c34:	ret

0000000000002c38 <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop20splitBlockDescriptorEjE3$_2E9_M_invokeERKSt9_Any_dataOS4_OS6_>:
    2c38:	sub	sp, sp, #0x50
    2c3c:	stp	x29, x30, [sp, #32]
    2c40:	stp	x22, x21, [sp, #48]
    2c44:	stp	x20, x19, [sp, #64]
    2c48:	add	x29, sp, #0x20
    2c4c:	ldr	x20, [x2]
    2c50:	ldp	x21, x22, [x1]
    2c54:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2c58:	add	x1, x1, #0x0
    2c5c:	ldr	x19, [x20, #40]
    2c60:	add	x0, sp, #0x8
    2c64:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2c68:	add	x1, x20, #0x18
    2c6c:	add	x2, sp, #0x8
    2c70:	mov	x0, x19
    2c74:	bl	0 <_ZN4llvm10BasicBlock15splitBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEERKNS_5TwineE>
    2c78:	mov	x20, x0
    2c7c:	mov	x0, x19
    2c80:	bl	0 <_ZNK4llvm10BasicBlock14getFirstNonPHIEv>
    2c84:	ldrb	w8, [x0, #16]
    2c88:	sub	w8, w8, #0x22
    2c8c:	cmp	w8, #0x38
    2c90:	b.hi	2cc8 <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop20splitBlockDescriptorEjE3$_2E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x90>  // b.pmore
    2c94:	mov	w9, #0x1                   	// #1
    2c98:	lsl	x8, x9, x8
    2c9c:	mov	x9, #0x1                   	// #1
    2ca0:	movk	x9, #0x600, lsl #32
    2ca4:	movk	x9, #0x100, lsl #48
    2ca8:	tst	x8, x9
    2cac:	b.eq	2cc8 <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop20splitBlockDescriptorEjE3$_2E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x90>  // b.none
    2cb0:	ldp	x20, x19, [sp, #64]
    2cb4:	ldp	x22, x21, [sp, #48]
    2cb8:	ldp	x29, x30, [sp, #32]
    2cbc:	mov	x0, xzr
    2cc0:	add	sp, sp, #0x50
    2cc4:	ret
    2cc8:	ldr	x8, [x19, #56]
    2ccc:	add	x0, x8, #0x48
    2cd0:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2cd4:	cmp	x19, x0
    2cd8:	b.eq	2cb0 <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop20splitBlockDescriptorEjE3$_2E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x78>  // b.none
    2cdc:	cbz	x22, 2d68 <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop20splitBlockDescriptorEjE3$_2E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x130>
    2ce0:	ldr	x21, [x21]
    2ce4:	mov	x0, x19
    2ce8:	bl	0 <_ZNK4llvm10BasicBlock13getTerminatorEv>
    2cec:	mov	x22, x0
    2cf0:	mov	w0, #0x38                  	// #56
    2cf4:	mov	w1, #0x3                   	// #3
    2cf8:	bl	0 <_ZN4llvm4UsernwEmj>
    2cfc:	mov	x1, x19
    2d00:	mov	x2, x20
    2d04:	mov	x3, x21
    2d08:	mov	x4, x22
    2d0c:	bl	0 <_ZN4llvm10BranchInstC1EPNS_10BasicBlockES2_PNS_5ValueEPNS_11InstructionE>
    2d10:	mov	x0, x19
    2d14:	bl	0 <_ZNK4llvm10BasicBlock13getTerminatorEv>
    2d18:	bl	0 <_ZN4llvm11Instruction15eraseFromParentEv>
    2d1c:	mov	x0, x19
    2d20:	bl	0 <_ZN4llvm10BasicBlock4phisEv>
    2d24:	cmp	x0, x1
    2d28:	str	x0, [sp, #8]
    2d2c:	b.eq	2cb0 <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop20splitBlockDescriptorEjE3$_2E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x78>  // b.none
    2d30:	mov	x21, x0
    2d34:	mov	x20, x1
    2d38:	ldr	x0, [x21]
    2d3c:	bl	0 <_ZN4llvm10UndefValue3getEPNS_4TypeE>
    2d40:	mov	x1, x0
    2d44:	mov	x0, x21
    2d48:	mov	x2, x19
    2d4c:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2d50:	add	x0, sp, #0x8
    2d54:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2d58:	ldr	x21, [sp, #8]
    2d5c:	cmp	x21, x20
    2d60:	b.ne	2d38 <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop20splitBlockDescriptorEjE3$_2E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x100>  // b.any
    2d64:	b	2cb0 <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop20splitBlockDescriptorEjE3$_2E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x78>
    2d68:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2d6c:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2d70:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2d74:	add	x0, x0, #0x0
    2d78:	add	x1, x1, #0x0
    2d7c:	add	x3, x3, #0x0
    2d80:	mov	w2, #0xfa                  	// #250
    2d84:	bl	0 <__assert_fail>

0000000000002d88 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop20splitBlockDescriptorEjE3$_2E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation>:
    2d88:	cmp	w2, #0x1
    2d8c:	b.ne	2d94 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop20splitBlockDescriptorEjE3$_2E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation+0xc>  // b.any
    2d90:	str	x1, [x0]
    2d94:	mov	w0, wzr
    2d98:	ret

0000000000002d9c <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop13gepDescriptorEjE3$_4E9_M_invokeERKSt9_Any_dataOS4_OS6_>:
    2d9c:	sub	sp, sp, #0x60
    2da0:	stp	x29, x30, [sp, #32]
    2da4:	str	x23, [sp, #48]
    2da8:	stp	x22, x21, [sp, #64]
    2dac:	stp	x20, x19, [sp, #80]
    2db0:	add	x29, sp, #0x20
    2db4:	ldr	x8, [x1, #8]
    2db8:	cbz	x8, 2e2c <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop13gepDescriptorEjE3$_4E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x90>
    2dbc:	ldr	x9, [x1]
    2dc0:	ldr	x19, [x9]
    2dc4:	ldr	x10, [x19]
    2dc8:	cbz	x10, 2e4c <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop13gepDescriptorEjE3$_4E9_M_invokeERKSt9_Any_dataOS4_OS6_+0xb0>
    2dcc:	ldrb	w11, [x10, #8]
    2dd0:	cmp	w11, #0xf
    2dd4:	b.ne	2e6c <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop13gepDescriptorEjE3$_4E9_M_invokeERKSt9_Any_dataOS4_OS6_+0xd0>  // b.any
    2dd8:	ldr	x20, [x2]
    2ddc:	ldr	x21, [x10, #24]
    2de0:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2de4:	add	x1, x1, #0x0
    2de8:	add	x0, sp, #0x8
    2dec:	sub	x22, x8, #0x1
    2df0:	add	x23, x9, #0x8
    2df4:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2df8:	add	x4, sp, #0x8
    2dfc:	mov	x0, x21
    2e00:	mov	x1, x19
    2e04:	mov	x2, x23
    2e08:	mov	x3, x22
    2e0c:	mov	x5, x20
    2e10:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2e14:	ldp	x20, x19, [sp, #80]
    2e18:	ldp	x22, x21, [sp, #64]
    2e1c:	ldr	x23, [sp, #48]
    2e20:	ldp	x29, x30, [sp, #32]
    2e24:	add	sp, sp, #0x60
    2e28:	ret
    2e2c:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2e30:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2e34:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2e38:	add	x0, x0, #0x0
    2e3c:	add	x1, x1, #0x0
    2e40:	add	x3, x3, #0x0
    2e44:	mov	w2, #0xfa                  	// #250
    2e48:	bl	0 <__assert_fail>
    2e4c:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2e50:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2e54:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2e58:	add	x0, x0, #0x0
    2e5c:	add	x1, x1, #0x0
    2e60:	add	x3, x3, #0x0
    2e64:	mov	w2, #0x69                  	// #105
    2e68:	bl	0 <__assert_fail>
    2e6c:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2e70:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2e74:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2e78:	add	x0, x0, #0x0
    2e7c:	add	x1, x1, #0x0
    2e80:	add	x3, x3, #0x0
    2e84:	mov	w2, #0x108                 	// #264
    2e88:	bl	0 <__assert_fail>

0000000000002e8c <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop13gepDescriptorEjE3$_4E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation>:
    2e8c:	cmp	w2, #0x1
    2e90:	b.ne	2e98 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop13gepDescriptorEjE3$_4E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation+0xc>  // b.any
    2e94:	str	x1, [x0]
    2e98:	mov	w0, wzr
    2e9c:	ret

0000000000002ea0 <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop22extractValueDescriptorEjE3$_5E9_M_invokeERKSt9_Any_dataOS4_OS6_>:
    2ea0:	sub	sp, sp, #0x50
    2ea4:	stp	x29, x30, [sp, #32]
    2ea8:	str	x21, [sp, #48]
    2eac:	stp	x20, x19, [sp, #64]
    2eb0:	add	x29, sp, #0x20
    2eb4:	ldr	x8, [x1, #8]
    2eb8:	cmp	x8, #0x1
    2ebc:	b.ls	2f7c <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop22extractValueDescriptorEjE3$_5E9_M_invokeERKSt9_Any_dataOS4_OS6_+0xdc>  // b.plast
    2ec0:	ldr	x20, [x1]
    2ec4:	ldr	x8, [x20, #8]
    2ec8:	cbz	x8, 2f9c <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop22extractValueDescriptorEjE3$_5E9_M_invokeERKSt9_Any_dataOS4_OS6_+0xfc>
    2ecc:	ldrb	w9, [x8, #16]
    2ed0:	cmp	w9, #0xd
    2ed4:	b.ne	2fbc <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop22extractValueDescriptorEjE3$_5E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x11c>  // b.any
    2ed8:	ldr	x19, [x2]
    2edc:	add	x0, x8, #0x18
    2ee0:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2ee4:	ldr	x20, [x20]
    2ee8:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2eec:	str	w0, [x29, #28]
    2ef0:	add	x1, x1, #0x0
    2ef4:	add	x0, sp, #0x8
    2ef8:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2efc:	mov	w0, #0x58                  	// #88
    2f00:	mov	w1, #0x1                   	// #1
    2f04:	bl	0 <_ZN4llvm4UsernwEmj>
    2f08:	ldr	x8, [x20]
    2f0c:	mov	x21, x0
    2f10:	add	x1, x29, #0x1c
    2f14:	mov	w2, #0x1                   	// #1
    2f18:	mov	x0, x8
    2f1c:	bl	0 <_ZN4llvm16ExtractValueInst14getIndexedTypeEPNS_4TypeENS_8ArrayRefIjEE>
    2f20:	cbz	x0, 2fdc <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop22extractValueDescriptorEjE3$_5E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x13c>
    2f24:	mov	x1, x0
    2f28:	mov	w2, #0x40                  	// #64
    2f2c:	mov	x0, x21
    2f30:	mov	x3, x20
    2f34:	mov	x4, x19
    2f38:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2f3c:	adrp	x8, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2f40:	ldr	d0, [x8]
    2f44:	add	x8, x21, #0x48
    2f48:	add	x1, x29, #0x1c
    2f4c:	add	x3, sp, #0x8
    2f50:	mov	w2, #0x1                   	// #1
    2f54:	mov	x0, x21
    2f58:	str	x8, [x21, #56]
    2f5c:	str	d0, [x21, #64]
    2f60:	bl	0 <_ZN4llvm16ExtractValueInst4initENS_8ArrayRefIjEERKNS_5TwineE>
    2f64:	mov	x0, x21
    2f68:	ldp	x20, x19, [sp, #64]
    2f6c:	ldr	x21, [sp, #48]
    2f70:	ldp	x29, x30, [sp, #32]
    2f74:	add	sp, sp, #0x50
    2f78:	ret
    2f7c:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2f80:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2f84:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2f88:	add	x0, x0, #0x0
    2f8c:	add	x1, x1, #0x0
    2f90:	add	x3, x3, #0x0
    2f94:	mov	w2, #0xfa                  	// #250
    2f98:	bl	0 <__assert_fail>
    2f9c:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2fa0:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2fa4:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2fa8:	add	x0, x0, #0x0
    2fac:	add	x1, x1, #0x0
    2fb0:	add	x3, x3, #0x0
    2fb4:	mov	w2, #0x69                  	// #105
    2fb8:	bl	0 <__assert_fail>
    2fbc:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2fc0:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2fc4:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2fc8:	add	x0, x0, #0x0
    2fcc:	add	x1, x1, #0x0
    2fd0:	add	x3, x3, #0x0
    2fd4:	mov	w2, #0x108                 	// #264
    2fd8:	bl	0 <__assert_fail>
    2fdc:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2fe0:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2fe4:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    2fe8:	add	x0, x0, #0x0
    2fec:	add	x1, x1, #0x0
    2ff0:	add	x3, x3, #0x0
    2ff4:	mov	w2, #0x375                 	// #885
    2ff8:	bl	0 <__assert_fail>

0000000000002ffc <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop22extractValueDescriptorEjE3$_5E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation>:
    2ffc:	cmp	w2, #0x1
    3000:	b.ne	3008 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop22extractValueDescriptorEjE3$_5E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation+0xc>  // b.any
    3004:	str	x1, [x0]
    3008:	mov	w0, wzr
    300c:	ret

0000000000003010 <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop21insertValueDescriptorEjE3$_6E9_M_invokeERKSt9_Any_dataOS4_OS6_>:
    3010:	sub	sp, sp, #0x50
    3014:	stp	x29, x30, [sp, #32]
    3018:	stp	x22, x21, [sp, #48]
    301c:	stp	x20, x19, [sp, #64]
    3020:	add	x29, sp, #0x20
    3024:	ldr	x8, [x1, #8]
    3028:	cmp	x8, #0x2
    302c:	b.ls	30dc <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop21insertValueDescriptorEjE3$_6E9_M_invokeERKSt9_Any_dataOS4_OS6_+0xcc>  // b.plast
    3030:	ldr	x21, [x1]
    3034:	ldr	x8, [x21, #16]
    3038:	cbz	x8, 30fc <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop21insertValueDescriptorEjE3$_6E9_M_invokeERKSt9_Any_dataOS4_OS6_+0xec>
    303c:	ldrb	w9, [x8, #16]
    3040:	cmp	w9, #0xd
    3044:	b.ne	311c <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop21insertValueDescriptorEjE3$_6E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x10c>  // b.any
    3048:	ldr	x19, [x2]
    304c:	add	x0, x8, #0x18
    3050:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    3054:	ldp	x20, x21, [x21]
    3058:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    305c:	stur	w0, [x29, #-4]
    3060:	add	x1, x1, #0x0
    3064:	mov	x0, sp
    3068:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    306c:	mov	w0, #0x58                  	// #88
    3070:	mov	w1, #0x2                   	// #2
    3074:	bl	0 <_ZN4llvm4UsernwEmj>
    3078:	ldr	x1, [x20]
    307c:	sub	x3, x0, #0x30
    3080:	mov	w2, #0x41                  	// #65
    3084:	mov	w4, #0x2                   	// #2
    3088:	mov	x5, x19
    308c:	mov	x22, x0
    3090:	bl	0 <_ZN4llvm11InstructionC2EPNS_4TypeEjPNS_3UseEjPS0_>
    3094:	adrp	x8, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    3098:	ldr	d0, [x8]
    309c:	add	x8, x22, #0x48
    30a0:	sub	x3, x29, #0x4
    30a4:	mov	x5, sp
    30a8:	mov	w4, #0x1                   	// #1
    30ac:	mov	x0, x22
    30b0:	mov	x1, x20
    30b4:	mov	x2, x21
    30b8:	str	x8, [x22, #56]
    30bc:	str	d0, [x22, #64]
    30c0:	bl	0 <_ZN4llvm15InsertValueInst4initEPNS_5ValueES2_NS_8ArrayRefIjEERKNS_5TwineE>
    30c4:	mov	x0, x22
    30c8:	ldp	x20, x19, [sp, #64]
    30cc:	ldp	x22, x21, [sp, #48]
    30d0:	ldp	x29, x30, [sp, #32]
    30d4:	add	sp, sp, #0x50
    30d8:	ret
    30dc:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    30e0:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    30e4:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    30e8:	add	x0, x0, #0x0
    30ec:	add	x1, x1, #0x0
    30f0:	add	x3, x3, #0x0
    30f4:	mov	w2, #0xfa                  	// #250
    30f8:	bl	0 <__assert_fail>
    30fc:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    3100:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    3104:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    3108:	add	x0, x0, #0x0
    310c:	add	x1, x1, #0x0
    3110:	add	x3, x3, #0x0
    3114:	mov	w2, #0x69                  	// #105
    3118:	bl	0 <__assert_fail>
    311c:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    3120:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    3124:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    3128:	add	x0, x0, #0x0
    312c:	add	x1, x1, #0x0
    3130:	add	x3, x3, #0x0
    3134:	mov	w2, #0x108                 	// #264
    3138:	bl	0 <__assert_fail>

000000000000313c <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop21insertValueDescriptorEjE3$_6E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation>:
    313c:	cmp	w2, #0x1
    3140:	b.ne	3148 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop21insertValueDescriptorEjE3$_6E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation+0xc>  // b.any
    3144:	str	x1, [x0]
    3148:	mov	w0, wzr
    314c:	ret

0000000000003150 <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop24extractElementDescriptorEjE3$_7E9_M_invokeERKSt9_Any_dataOS4_OS6_>:
    3150:	sub	sp, sp, #0x50
    3154:	stp	x29, x30, [sp, #32]
    3158:	stp	x22, x21, [sp, #48]
    315c:	stp	x20, x19, [sp, #64]
    3160:	add	x29, sp, #0x20
    3164:	ldr	x8, [x1, #8]
    3168:	cbz	x8, 31cc <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop24extractElementDescriptorEjE3$_7E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x7c>
    316c:	cmp	x8, #0x1
    3170:	b.eq	31cc <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop24extractElementDescriptorEjE3$_7E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x7c>  // b.none
    3174:	ldr	x8, [x1]
    3178:	ldr	x19, [x2]
    317c:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    3180:	add	x1, x1, #0x0
    3184:	ldp	x20, x21, [x8]
    3188:	add	x0, sp, #0x8
    318c:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    3190:	mov	w0, #0x38                  	// #56
    3194:	mov	w1, #0x2                   	// #2
    3198:	bl	0 <_ZN4llvm4UsernwEmj>
    319c:	add	x3, sp, #0x8
    31a0:	mov	x1, x20
    31a4:	mov	x2, x21
    31a8:	mov	x4, x19
    31ac:	mov	x22, x0
    31b0:	bl	0 <_ZN4llvm18ExtractElementInstC1EPNS_5ValueES2_RKNS_5TwineEPNS_11InstructionE>
    31b4:	mov	x0, x22
    31b8:	ldp	x20, x19, [sp, #64]
    31bc:	ldp	x22, x21, [sp, #48]
    31c0:	ldp	x29, x30, [sp, #32]
    31c4:	add	sp, sp, #0x50
    31c8:	ret
    31cc:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    31d0:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    31d4:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    31d8:	add	x0, x0, #0x0
    31dc:	add	x1, x1, #0x0
    31e0:	add	x3, x3, #0x0
    31e4:	mov	w2, #0xfa                  	// #250
    31e8:	bl	0 <__assert_fail>

00000000000031ec <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop24extractElementDescriptorEjE3$_7E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation>:
    31ec:	cmp	w2, #0x1
    31f0:	b.ne	31f8 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop24extractElementDescriptorEjE3$_7E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation+0xc>  // b.any
    31f4:	str	x1, [x0]
    31f8:	mov	w0, wzr
    31fc:	ret

0000000000003200 <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop23insertElementDescriptorEjE3$_8E9_M_invokeERKSt9_Any_dataOS4_OS6_>:
    3200:	sub	sp, sp, #0x60
    3204:	stp	x29, x30, [sp, #32]
    3208:	str	x23, [sp, #48]
    320c:	stp	x22, x21, [sp, #64]
    3210:	stp	x20, x19, [sp, #80]
    3214:	add	x29, sp, #0x20
    3218:	ldr	x8, [x1, #8]
    321c:	cbz	x8, 3294 <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop23insertElementDescriptorEjE3$_8E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x94>
    3220:	cmp	x8, #0x1
    3224:	b.eq	3294 <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop23insertElementDescriptorEjE3$_8E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x94>  // b.none
    3228:	cmp	x8, #0x2
    322c:	b.ls	3294 <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop23insertElementDescriptorEjE3$_8E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x94>  // b.plast
    3230:	ldr	x8, [x1]
    3234:	ldr	x19, [x2]
    3238:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    323c:	add	x1, x1, #0x0
    3240:	ldp	x20, x21, [x8]
    3244:	ldr	x22, [x8, #16]
    3248:	add	x0, sp, #0x8
    324c:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    3250:	mov	w0, #0x38                  	// #56
    3254:	mov	w1, #0x3                   	// #3
    3258:	bl	0 <_ZN4llvm4UsernwEmj>
    325c:	add	x4, sp, #0x8
    3260:	mov	x1, x20
    3264:	mov	x2, x21
    3268:	mov	x3, x22
    326c:	mov	x5, x19
    3270:	mov	x23, x0
    3274:	bl	0 <_ZN4llvm17InsertElementInstC1EPNS_5ValueES2_S2_RKNS_5TwineEPNS_11InstructionE>
    3278:	mov	x0, x23
    327c:	ldp	x20, x19, [sp, #80]
    3280:	ldp	x22, x21, [sp, #64]
    3284:	ldr	x23, [sp, #48]
    3288:	ldp	x29, x30, [sp, #32]
    328c:	add	sp, sp, #0x60
    3290:	ret
    3294:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    3298:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    329c:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    32a0:	add	x0, x0, #0x0
    32a4:	add	x1, x1, #0x0
    32a8:	add	x3, x3, #0x0
    32ac:	mov	w2, #0xfa                  	// #250
    32b0:	bl	0 <__assert_fail>

00000000000032b4 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop23insertElementDescriptorEjE3$_8E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation>:
    32b4:	cmp	w2, #0x1
    32b8:	b.ne	32c0 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop23insertElementDescriptorEjE3$_8E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation+0xc>  // b.any
    32bc:	str	x1, [x0]
    32c0:	mov	w0, wzr
    32c4:	ret

00000000000032c8 <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop23shuffleVectorDescriptorEjE3$_9E9_M_invokeERKSt9_Any_dataOS4_OS6_>:
    32c8:	sub	sp, sp, #0x60
    32cc:	stp	x29, x30, [sp, #32]
    32d0:	str	x23, [sp, #48]
    32d4:	stp	x22, x21, [sp, #64]
    32d8:	stp	x20, x19, [sp, #80]
    32dc:	add	x29, sp, #0x20
    32e0:	ldp	x23, x21, [x1]
    32e4:	ldr	x19, [x2]
    32e8:	mov	w0, #0x38                  	// #56
    32ec:	mov	w1, #0x3                   	// #3
    32f0:	bl	0 <_ZN4llvm4UsernwEmj>
    32f4:	cbz	x21, 335c <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop23shuffleVectorDescriptorEjE3$_9E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x94>
    32f8:	cmp	x21, #0x1
    32fc:	b.eq	335c <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop23shuffleVectorDescriptorEjE3$_9E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x94>  // b.none
    3300:	cmp	x21, #0x2
    3304:	b.ls	335c <_ZNSt17_Function_handlerIFPN4llvm5ValueENS0_8ArrayRefIS2_EEPNS0_11InstructionEEZNS0_8fuzzerop23shuffleVectorDescriptorEjE3$_9E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x94>  // b.plast
    3308:	ldp	x21, x22, [x23]
    330c:	ldr	x23, [x23, #16]
    3310:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    3314:	mov	x20, x0
    3318:	add	x1, x1, #0x0
    331c:	add	x0, sp, #0x8
    3320:	bl	0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    3324:	add	x4, sp, #0x8
    3328:	mov	x0, x20
    332c:	mov	x1, x21
    3330:	mov	x2, x22
    3334:	mov	x3, x23
    3338:	mov	x5, x19
    333c:	bl	0 <_ZN4llvm17ShuffleVectorInstC1EPNS_5ValueES2_S2_RKNS_5TwineEPNS_11InstructionE>
    3340:	mov	x0, x20
    3344:	ldp	x20, x19, [sp, #80]
    3348:	ldp	x22, x21, [sp, #64]
    334c:	ldr	x23, [sp, #48]
    3350:	ldp	x29, x30, [sp, #32]
    3354:	add	sp, sp, #0x60
    3358:	ret
    335c:	adrp	x0, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    3360:	adrp	x1, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    3364:	adrp	x3, 0 <_ZN4llvm20describeFuzzerIntOpsERSt6vectorINS_8fuzzerop12OpDescriptorESaIS2_EE>
    3368:	add	x0, x0, #0x0
    336c:	add	x1, x1, #0x0
    3370:	add	x3, x3, #0x0
    3374:	mov	w2, #0xfa                  	// #250
    3378:	bl	0 <__assert_fail>

000000000000337c <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop23shuffleVectorDescriptorEjE3$_9E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation>:
    337c:	cmp	w2, #0x1
    3380:	b.ne	3388 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop23shuffleVectorDescriptorEjE3$_9E10_M_managerERSt9_Any_dataRKS5_St18_Manager_operation+0xc>  // b.any
    3384:	str	x1, [x0]
    3388:	mov	w0, wzr
    338c:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_8fuzzerop10SourcePredELj2EEC2ESt16initializer_listIS2_E:

0000000000000000 <_ZN4llvm11SmallVectorINS_8fuzzerop10SourcePredELj2EEC2ESt16initializer_listIS2_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	adrp	x8, 0 <_ZN4llvm11SmallVectorINS_8fuzzerop10SourcePredELj2EEC2ESt16initializer_listIS2_E>
  14:	ldr	d0, [x8]
  18:	mov	x21, x0
  1c:	add	x0, x0, #0x10
  20:	mov	x20, x1
  24:	mov	x1, x0
  28:	mov	x19, x2
  2c:	str	x0, [x21]
  30:	str	d0, [x21, #8]
  34:	bl	0 <_ZN4llvm11SmallVectorINS_8fuzzerop10SourcePredELj2EEC2ESt16initializer_listIS2_E>
  38:	str	wzr, [x21, #8]
  3c:	add	x2, x20, x19, lsl #6
  40:	mov	x0, x21
  44:	mov	x1, x20
  48:	ldp	x20, x19, [sp, #32]
  4c:	ldr	x21, [sp, #16]
  50:	ldp	x29, x30, [sp], #48
  54:	b	0 <_ZN4llvm11SmallVectorINS_8fuzzerop10SourcePredELj2EEC2ESt16initializer_listIS2_E>

Disassembly of section .text._ZN4llvm8fuzzerop10SourcePredC2ESt8functionIFbNS_8ArrayRefIPNS_5ValueEEEPKS4_EENS_8NoneTypeE:

0000000000000000 <_ZN4llvm8fuzzerop10SourcePredC2ESt8functionIFbNS_8ArrayRefIPNS_5ValueEEEPKS4_EENS_8NoneTypeE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x20, x19, [sp, #48]
   c:	add	x29, sp, #0x20
  10:	str	xzr, [x0, #16]
  14:	ldr	x8, [x1, #16]
  18:	mov	x19, x1
  1c:	mov	x20, x0
  20:	cbz	x8, 3c <_ZN4llvm8fuzzerop10SourcePredC2ESt8functionIFbNS_8ArrayRefIPNS_5ValueEEEPKS4_EENS_8NoneTypeE+0x3c>
  24:	mov	w2, #0x2                   	// #2
  28:	mov	x0, x20
  2c:	mov	x1, x19
  30:	blr	x8
  34:	ldr	q0, [x19, #16]
  38:	str	q0, [x20, #16]
  3c:	str	xzr, [x20, #48]
  40:	str	xzr, [sp, #16]
  44:	ldr	x8, [x19, #16]
  48:	add	x20, x20, #0x20
  4c:	cbz	x8, 68 <_ZN4llvm8fuzzerop10SourcePredC2ESt8functionIFbNS_8ArrayRefIPNS_5ValueEEEPKS4_EENS_8NoneTypeE+0x68>
  50:	mov	x0, sp
  54:	mov	w2, #0x2                   	// #2
  58:	mov	x1, x19
  5c:	blr	x8
  60:	ldr	q0, [x19, #16]
  64:	str	q0, [sp, #16]
  68:	mov	x1, sp
  6c:	mov	x0, x20
  70:	bl	0 <_ZN4llvm8fuzzerop10SourcePredC2ESt8functionIFbNS_8ArrayRefIPNS_5ValueEEEPKS4_EENS_8NoneTypeE>
  74:	ldr	x8, [sp, #16]
  78:	cbz	x8, 8c <_ZN4llvm8fuzzerop10SourcePredC2ESt8functionIFbNS_8ArrayRefIPNS_5ValueEEEPKS4_EENS_8NoneTypeE+0x8c>
  7c:	mov	x0, sp
  80:	mov	x1, sp
  84:	mov	w2, #0x3                   	// #3
  88:	blr	x8
  8c:	ldp	x20, x19, [sp, #48]
  90:	ldp	x29, x30, [sp, #32]
  94:	add	sp, sp, #0x40
  98:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_8fuzzerop10SourcePredELj2EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_8fuzzerop10SourcePredELj2EED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	ldr	w8, [x19, #8]
  18:	add	x1, x0, x8, lsl #6
  1c:	bl	0 <_ZN4llvm11SmallVectorINS_8fuzzerop10SourcePredELj2EED2Ev>
  20:	ldr	x0, [x19]
  24:	add	x8, x19, #0x10
  28:	cmp	x0, x8
  2c:	b.eq	3c <_ZN4llvm11SmallVectorINS_8fuzzerop10SourcePredELj2EED2Ev+0x3c>  // b.none
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	b	0 <free>
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE13destroy_rangeEPS2_S4_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE13destroy_rangeEPS2_S4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	cmp	x1, x0
  10:	b.eq	58 <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE13destroy_rangeEPS2_S4_+0x58>  // b.none
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	ldur	x8, [x20, #-16]
  20:	cbz	x8, 34 <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE13destroy_rangeEPS2_S4_+0x34>
  24:	sub	x0, x20, #0x20
  28:	mov	w2, #0x3                   	// #3
  2c:	mov	x1, x0
  30:	blr	x8
  34:	ldur	x8, [x20, #-48]
  38:	sub	x20, x20, #0x40
  3c:	cbz	x8, 50 <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE13destroy_rangeEPS2_S4_+0x50>
  40:	mov	w2, #0x3                   	// #3
  44:	mov	x0, x20
  48:	mov	x1, x20
  4c:	blr	x8
  50:	cmp	x19, x20
  54:	b.ne	1c <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE13destroy_rangeEPS2_S4_+0x1c>  // b.any
  58:	ldp	x20, x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	ret

Disassembly of section .text._ZN4llvm8fuzzerop10SourcePredC2ESt8functionIFbNS_8ArrayRefIPNS_5ValueEEEPKS4_EES2_IFSt6vectorIPNS_8ConstantESaISD_EES6_NS3_IPNS_4TypeEEEEE:

0000000000000000 <_ZN4llvm8fuzzerop10SourcePredC2ESt8functionIFbNS_8ArrayRefIPNS_5ValueEEEPKS4_EES2_IFSt6vectorIPNS_8ConstantESaISD_EES6_NS3_IPNS_4TypeEEEEE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	str	xzr, [x0, #16]
  14:	ldr	x8, [x1, #16]
  18:	mov	x19, x0
  1c:	mov	x20, x2
  20:	cbz	x8, 3c <_ZN4llvm8fuzzerop10SourcePredC2ESt8functionIFbNS_8ArrayRefIPNS_5ValueEEEPKS4_EES2_IFSt6vectorIPNS_8ConstantESaISD_EES6_NS3_IPNS_4TypeEEEEE+0x3c>
  24:	mov	w2, #0x2                   	// #2
  28:	mov	x0, x19
  2c:	mov	x21, x1
  30:	blr	x8
  34:	ldr	q0, [x21, #16]
  38:	str	q0, [x19, #16]
  3c:	str	xzr, [x19, #48]
  40:	ldr	x8, [x20, #16]
  44:	cbz	x8, 60 <_ZN4llvm8fuzzerop10SourcePredC2ESt8functionIFbNS_8ArrayRefIPNS_5ValueEEEPKS4_EES2_IFSt6vectorIPNS_8ConstantESaISD_EES6_NS3_IPNS_4TypeEEEEE+0x60>
  48:	add	x0, x19, #0x20
  4c:	mov	w2, #0x2                   	// #2
  50:	mov	x1, x20
  54:	blr	x8
  58:	ldr	q0, [x20, #16]
  5c:	str	q0, [x19, #48]
  60:	ldp	x20, x19, [sp, #32]
  64:	ldr	x21, [sp, #16]
  68:	ldp	x29, x30, [sp], #48
  6c:	ret

Disassembly of section .text._ZNSt8functionIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEEaSIZNS1_8fuzzerop10SourcePredC1ES_IFbS9_PKS7_EENS1_8NoneTypeEEUlS9_SC_E_EENSt9enable_ifIXsrNSE_9_CallableINSt5decayIT_E4typeENSt9result_ofIFRST_S9_SC_EE4typeEEE5valueERSE_E4typeEOSR_:

0000000000000000 <_ZNSt8functionIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEEaSIZNS1_8fuzzerop10SourcePredC1ES_IFbS9_PKS7_EENS1_8NoneTypeEEUlS9_SC_E_EENSt9enable_ifIXsrNSE_9_CallableINSt5decayIT_E4typeENSt9result_ofIFRST_S9_SC_EE4typeEEE5valueERSE_E4typeEOSR_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #80]
   8:	stp	x22, x21, [sp, #96]
   c:	stp	x20, x19, [sp, #112]
  10:	add	x29, sp, #0x50
  14:	ldr	q0, [x1]
  18:	mov	x19, x0
  1c:	mov	w0, #0x20                  	// #32
  20:	mov	x20, x1
  24:	str	q0, [sp]
  28:	ldp	x22, x21, [x1, #16]
  2c:	str	xzr, [x1, #16]
  30:	str	x21, [sp, #24]
  34:	bl	0 <_Znwm>
  38:	ldr	q0, [x0]
  3c:	adrp	x8, 0 <_ZNSt8functionIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEEaSIZNS1_8fuzzerop10SourcePredC1ES_IFbS9_PKS7_EENS1_8NoneTypeEEUlS9_SC_E_EENSt9enable_ifIXsrNSE_9_CallableINSt5decayIT_E4typeENSt9result_ofIFRST_S9_SC_EE4typeEEE5valueERSE_E4typeEOSR_>
  40:	adrp	x9, 0 <_ZNSt8functionIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEEaSIZNS1_8fuzzerop10SourcePredC1ES_IFbS9_PKS7_EENS1_8NoneTypeEEUlS9_SC_E_EENSt9enable_ifIXsrNSE_9_CallableINSt5decayIT_E4typeENSt9result_ofIFRST_S9_SC_EE4typeEEE5valueERSE_E4typeEOSR_>
  44:	add	x8, x8, #0x0
  48:	str	q0, [sp]
  4c:	ldr	q0, [x20]
  50:	str	x0, [sp, #32]
  54:	ldr	q1, [sp, #32]
  58:	str	xzr, [sp, #16]
  5c:	stp	x22, x21, [x0, #16]
  60:	str	q0, [x0]
  64:	stur	q1, [x29, #-16]
  68:	ldr	q0, [x19]
  6c:	add	x9, x9, #0x0
  70:	str	q0, [sp, #32]
  74:	ldr	q0, [x19, #16]
  78:	stp	x8, x9, [x19, #16]
  7c:	str	q1, [x19]
  80:	fmov	x8, d0
  84:	str	q0, [sp, #48]
  88:	cbz	x8, b4 <_ZNSt8functionIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEEaSIZNS1_8fuzzerop10SourcePredC1ES_IFbS9_PKS7_EENS1_8NoneTypeEEUlS9_SC_E_EENSt9enable_ifIXsrNSE_9_CallableINSt5decayIT_E4typeENSt9result_ofIFRST_S9_SC_EE4typeEEE5valueERSE_E4typeEOSR_+0xb4>
  8c:	add	x0, sp, #0x20
  90:	add	x1, sp, #0x20
  94:	mov	w2, #0x3                   	// #3
  98:	blr	x8
  9c:	ldr	x8, [sp, #16]
  a0:	cbz	x8, b4 <_ZNSt8functionIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEEaSIZNS1_8fuzzerop10SourcePredC1ES_IFbS9_PKS7_EENS1_8NoneTypeEEUlS9_SC_E_EENSt9enable_ifIXsrNSE_9_CallableINSt5decayIT_E4typeENSt9result_ofIFRST_S9_SC_EE4typeEEE5valueERSE_E4typeEOSR_+0xb4>
  a4:	mov	x0, sp
  a8:	mov	x1, sp
  ac:	mov	w2, #0x3                   	// #3
  b0:	blr	x8
  b4:	mov	x0, x19
  b8:	ldp	x20, x19, [sp, #112]
  bc:	ldp	x22, x21, [sp, #96]
  c0:	ldp	x29, x30, [sp, #80]
  c4:	add	sp, sp, #0x80
  c8:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzerop10SourcePredC1ESt8functionIFbS9_PKS7_EENS1_8NoneTypeEEUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_:

0000000000000000 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzerop10SourcePredC1ESt8functionIFbS9_PKS7_EENS1_8NoneTypeEEUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x19, x8
  1c:	ldr	x20, [x0]
  20:	ldp	x24, x8, [x2]
  24:	ldp	x21, x22, [x1]
  28:	stp	xzr, xzr, [x19]
  2c:	str	xzr, [x19, #16]
  30:	cbz	x8, 98 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzerop10SourcePredC1ESt8functionIFbS9_PKS7_EENS1_8NoneTypeEEUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_+0x98>
  34:	lsl	x25, x8, #3
  38:	ldr	x23, [x24]
  3c:	mov	x0, x23
  40:	bl	0 <_ZN4llvm10UndefValue3getEPNS_4TypeE>
  44:	mov	x3, x0
  48:	mov	x0, x20
  4c:	mov	x1, x21
  50:	mov	x2, x22
  54:	bl	0 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzerop10SourcePredC1ESt8functionIFbS9_PKS7_EENS1_8NoneTypeEEUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_>
  58:	tbz	w0, #0, 68 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzerop10SourcePredC1ESt8functionIFbS9_PKS7_EENS1_8NoneTypeEEUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_+0x68>
  5c:	mov	x0, x23
  60:	mov	x1, x19
  64:	bl	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>
  68:	subs	x25, x25, #0x8
  6c:	add	x24, x24, #0x8
  70:	b.ne	38 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzerop10SourcePredC1ESt8functionIFbS9_PKS7_EENS1_8NoneTypeEEUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_+0x38>  // b.any
  74:	ldp	x8, x9, [x19]
  78:	cmp	x8, x9
  7c:	b.eq	98 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzerop10SourcePredC1ESt8functionIFbS9_PKS7_EENS1_8NoneTypeEEUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_+0x98>  // b.none
  80:	ldp	x20, x19, [sp, #64]
  84:	ldp	x22, x21, [sp, #48]
  88:	ldp	x24, x23, [sp, #32]
  8c:	ldr	x25, [sp, #16]
  90:	ldp	x29, x30, [sp], #80
  94:	ret
  98:	adrp	x0, 0 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzerop10SourcePredC1ESt8functionIFbS9_PKS7_EENS1_8NoneTypeEEUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_>
  9c:	add	x0, x0, #0x0
  a0:	mov	w1, #0x1                   	// #1
  a4:	bl	0 <_ZN4llvm18report_fatal_errorEPKcb>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop10SourcePredC1ESt8functionIFbNS1_8ArrayRefIPNS1_5ValueEEEPKS6_EENS1_8NoneTypeEEUlS8_NS5_IPNS1_4TypeEEEE_E10_M_managerERSt9_Any_dataRKSJ_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop10SourcePredC1ESt8functionIFbNS1_8ArrayRefIPNS1_5ValueEEEPKS6_EENS1_8NoneTypeEEUlS8_NS5_IPNS1_4TypeEEEE_E10_M_managerERSt9_Any_dataRKSJ_St18_Manager_operation>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	cmp	w2, #0x3
  10:	b.eq	30 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop10SourcePredC1ESt8functionIFbNS1_8ArrayRefIPNS1_5ValueEEEPKS6_EENS1_8NoneTypeEEUlS8_NS5_IPNS1_4TypeEEEE_E10_M_managerERSt9_Any_dataRKSJ_St18_Manager_operation+0x30>  // b.none
  14:	cmp	w2, #0x2
  18:	b.eq	5c <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop10SourcePredC1ESt8functionIFbNS1_8ArrayRefIPNS1_5ValueEEEPKS6_EENS1_8NoneTypeEEUlS8_NS5_IPNS1_4TypeEEEE_E10_M_managerERSt9_Any_dataRKSJ_St18_Manager_operation+0x5c>  // b.none
  1c:	cmp	w2, #0x1
  20:	b.ne	60 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop10SourcePredC1ESt8functionIFbNS1_8ArrayRefIPNS1_5ValueEEEPKS6_EENS1_8NoneTypeEEUlS8_NS5_IPNS1_4TypeEEEE_E10_M_managerERSt9_Any_dataRKSJ_St18_Manager_operation+0x60>  // b.any
  24:	ldr	x8, [x1]
  28:	str	x8, [x0]
  2c:	b	60 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop10SourcePredC1ESt8functionIFbNS1_8ArrayRefIPNS1_5ValueEEEPKS6_EENS1_8NoneTypeEEUlS8_NS5_IPNS1_4TypeEEEE_E10_M_managerERSt9_Any_dataRKSJ_St18_Manager_operation+0x60>
  30:	ldr	x19, [x0]
  34:	cbz	x19, 60 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop10SourcePredC1ESt8functionIFbNS1_8ArrayRefIPNS1_5ValueEEEPKS6_EENS1_8NoneTypeEEUlS8_NS5_IPNS1_4TypeEEEE_E10_M_managerERSt9_Any_dataRKSJ_St18_Manager_operation+0x60>
  38:	ldr	x8, [x19, #16]
  3c:	cbz	x8, 50 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop10SourcePredC1ESt8functionIFbNS1_8ArrayRefIPNS1_5ValueEEEPKS6_EENS1_8NoneTypeEEUlS8_NS5_IPNS1_4TypeEEEE_E10_M_managerERSt9_Any_dataRKSJ_St18_Manager_operation+0x50>
  40:	mov	w2, #0x3                   	// #3
  44:	mov	x0, x19
  48:	mov	x1, x19
  4c:	blr	x8
  50:	mov	x0, x19
  54:	bl	0 <_ZdlPv>
  58:	b	60 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop10SourcePredC1ESt8functionIFbNS1_8ArrayRefIPNS1_5ValueEEEPKS6_EENS1_8NoneTypeEEUlS8_NS5_IPNS1_4TypeEEEE_E10_M_managerERSt9_Any_dataRKSJ_St18_Manager_operation+0x60>
  5c:	bl	0 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop10SourcePredC1ESt8functionIFbNS1_8ArrayRefIPNS1_5ValueEEEPKS6_EENS1_8NoneTypeEEUlS8_NS5_IPNS1_4TypeEEEE_E10_M_managerERSt9_Any_dataRKSJ_St18_Manager_operation>
  60:	ldr	x19, [sp, #16]
  64:	mov	w0, wzr
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZNKSt8functionIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EEclES4_S6_:

0000000000000000 <_ZNKSt8functionIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EEclES4_S6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stp	x1, x2, [sp, #16]
  10:	str	x3, [sp, #8]
  14:	ldr	x8, [x0, #16]
  18:	cbz	x8, 3c <_ZNKSt8functionIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EEclES4_S6_+0x3c>
  1c:	ldr	x8, [x0, #24]
  20:	add	x1, sp, #0x10
  24:	add	x2, sp, #0x8
  28:	blr	x8
  2c:	ldp	x29, x30, [sp, #32]
  30:	and	w0, w0, #0x1
  34:	add	sp, sp, #0x30
  38:	ret
  3c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop10SourcePredC1ESt8functionIFbNS1_8ArrayRefIPNS1_5ValueEEEPKS6_EENS1_8NoneTypeEEUlS8_NS5_IPNS1_4TypeEEEE_E8_M_cloneERSt9_Any_dataRKSJ_St17integral_constantIbLb0EE:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop10SourcePredC1ESt8functionIFbNS1_8ArrayRefIPNS1_5ValueEEEPKS6_EENS1_8NoneTypeEEUlS8_NS5_IPNS1_4TypeEEEE_E8_M_cloneERSt9_Any_dataRKSJ_St17integral_constantIbLb0EE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x0
  14:	mov	w0, #0x20                  	// #32
  18:	mov	x20, x1
  1c:	bl	0 <_Znwm>
  20:	ldr	x21, [x20]
  24:	str	xzr, [x0, #16]
  28:	mov	x20, x0
  2c:	ldr	x8, [x21, #16]
  30:	cbz	x8, 4c <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop10SourcePredC1ESt8functionIFbNS1_8ArrayRefIPNS1_5ValueEEEPKS6_EENS1_8NoneTypeEEUlS8_NS5_IPNS1_4TypeEEEE_E8_M_cloneERSt9_Any_dataRKSJ_St17integral_constantIbLb0EE+0x4c>
  34:	mov	w2, #0x2                   	// #2
  38:	mov	x0, x20
  3c:	mov	x1, x21
  40:	blr	x8
  44:	ldr	q0, [x21, #16]
  48:	str	q0, [x20, #16]
  4c:	str	x20, [x19]
  50:	ldp	x20, x19, [sp, #32]
  54:	ldr	x21, [sp, #16]
  58:	ldp	x29, x30, [sp], #48
  5c:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm8ConstantESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_:

0000000000000000 <_ZNSt6vectorIPN4llvm8ConstantESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x25, x2
  1c:	adrp	x2, 0 <_ZNSt6vectorIPN4llvm8ConstantESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  20:	mov	x21, x1
  24:	add	x2, x2, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	mov	x19, x0
  30:	bl	0 <_ZNSt6vectorIPN4llvm8ConstantESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  34:	ldp	x22, x26, [x19]
  38:	mov	x20, x0
  3c:	mov	x0, x19
  40:	mov	x1, x20
  44:	sub	x24, x21, x22
  48:	bl	0 <_ZNSt6vectorIPN4llvm8ConstantESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  4c:	ldr	x8, [x25]
  50:	mov	x23, x0
  54:	add	x25, x0, x24
  58:	cmp	x24, #0x1
  5c:	str	x8, [x25]
  60:	b.lt	74 <_ZNSt6vectorIPN4llvm8ConstantESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x74>  // b.tstop
  64:	mov	x0, x23
  68:	mov	x1, x22
  6c:	mov	x2, x24
  70:	bl	0 <memmove>
  74:	sub	x2, x26, x21
  78:	add	x24, x25, #0x8
  7c:	cmp	x2, #0x1
  80:	asr	x25, x2, #3
  84:	b.lt	94 <_ZNSt6vectorIPN4llvm8ConstantESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x94>  // b.tstop
  88:	mov	x0, x24
  8c:	mov	x1, x21
  90:	bl	0 <memmove>
  94:	add	x21, x24, x25, lsl #3
  98:	cbz	x22, a4 <_ZNSt6vectorIPN4llvm8ConstantESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xa4>
  9c:	mov	x0, x22
  a0:	bl	0 <_ZdlPv>
  a4:	add	x8, x23, x20, lsl #3
  a8:	stp	x23, x21, [x19]
  ac:	str	x8, [x19, #16]
  b0:	ldp	x20, x19, [sp, #64]
  b4:	ldp	x22, x21, [sp, #48]
  b8:	ldp	x24, x23, [sp, #32]
  bc:	ldp	x26, x25, [sp, #16]
  c0:	ldp	x29, x30, [sp], #80
  c4:	ret

Disassembly of section .text._ZNKSt6vectorIPN4llvm8ConstantESaIS2_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorIPN4llvm8ConstantESaIS2_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x9, x8, [x0]
   c:	sub	x9, x8, x9
  10:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
  14:	sub	x10, x8, x9, asr #3
  18:	cmp	x10, x1
  1c:	b.cc	54 <_ZNKSt6vectorIPN4llvm8ConstantESaIS2_EE12_M_check_lenEmPKc+0x54>  // b.lo, b.ul, b.last
  20:	asr	x9, x9, #3
  24:	cmp	x9, x1
  28:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  2c:	adds	x9, x10, x9
  30:	lsr	x11, x9, #60
  34:	cset	w10, cs  // cs = hs, nlast
  38:	cmp	x11, #0x0
  3c:	cset	w11, ne  // ne = any
  40:	orr	w10, w10, w11
  44:	cmp	w10, #0x0
  48:	csel	x0, x8, x9, ne  // ne = any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	mov	x0, x2
  58:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm8ConstantESaIS2_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm8ConstantESaIS2_EE11_M_allocateEm>:
   0:	cbz	x1, 14 <_ZNSt12_Vector_baseIPN4llvm8ConstantESaIS2_EE11_M_allocateEm+0x14>
   4:	lsr	x8, x1, #60
   8:	cbnz	x8, 1c <_ZNSt12_Vector_baseIPN4llvm8ConstantESaIS2_EE11_M_allocateEm+0x1c>
   c:	lsl	x0, x1, #3
  10:	b	0 <_Znwm>
  14:	mov	x0, xzr
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNK4llvm5APInt3ultEm:

0000000000000000 <_ZNK4llvm5APInt3ultEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	w21, [x0, #8]
  14:	mov	x20, x0
  18:	mov	x19, x1
  1c:	cmp	w21, #0x41
  20:	b.cc	38 <_ZNK4llvm5APInt3ultEm+0x38>  // b.lo, b.ul, b.last
  24:	mov	x0, x20
  28:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
  2c:	sub	w8, w21, w0
  30:	cmp	w8, #0x40
  34:	b.hi	4c <_ZNK4llvm5APInt3ultEm+0x4c>  // b.pmore
  38:	mov	x0, x20
  3c:	bl	0 <_ZNK4llvm5APInt3ultEm>
  40:	cmp	x0, x19
  44:	cset	w0, cc  // cc = lo, ul, last
  48:	b	50 <_ZNK4llvm5APInt3ultEm+0x50>
  4c:	mov	w0, wzr
  50:	ldp	x20, x19, [sp, #32]
  54:	ldr	x21, [sp, #16]
  58:	ldp	x29, x30, [sp], #48
  5c:	ret

Disassembly of section .text._ZNK4llvm5APInt12getZExtValueEv:

0000000000000000 <_ZNK4llvm5APInt12getZExtValueEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	w20, [x0, #8]
  10:	mov	x19, x0
  14:	cmp	w20, #0x40
  18:	b.ls	34 <_ZNK4llvm5APInt12getZExtValueEv+0x34>  // b.plast
  1c:	mov	x0, x19
  20:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
  24:	sub	w8, w20, w0
  28:	cmp	w8, #0x41
  2c:	b.cs	44 <_ZNK4llvm5APInt12getZExtValueEv+0x44>  // b.hs, b.nlast
  30:	ldr	x19, [x19]
  34:	ldr	x0, [x19]
  38:	ldp	x20, x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret
  44:	adrp	x0, 0 <_ZNK4llvm5APInt12getZExtValueEv>
  48:	adrp	x1, 0 <_ZNK4llvm5APInt12getZExtValueEv>
  4c:	adrp	x3, 0 <_ZNK4llvm5APInt12getZExtValueEv>
  50:	add	x0, x0, #0x0
  54:	add	x1, x1, #0x0
  58:	add	x3, x3, #0x0
  5c:	mov	w2, #0x657                 	// #1623
  60:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EE12emplace_backIJS2_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EE12emplace_backIJS2_EEEvDpOT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	str	x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	ldp	x20, x8, [x0, #8]
  18:	mov	x19, x0
  1c:	mov	x21, x1
  20:	cmp	x20, x8
  24:	b.eq	b4 <_ZNSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EE12emplace_backIJS2_EEEvDpOT_+0xb4>  // b.none
  28:	adrp	x9, 0 <_ZNSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EE12emplace_backIJS2_EEEvDpOT_>
  2c:	ldr	w8, [x21]
  30:	ldr	d0, [x9]
  34:	add	x9, x20, #0x18
  38:	mov	x0, x20
  3c:	str	w8, [x20]
  40:	str	x9, [x0, #8]!
  44:	str	d0, [x20, #16]
  48:	ldr	w8, [x21, #16]
  4c:	cbz	w8, 58 <_ZNSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EE12emplace_backIJS2_EEEvDpOT_+0x58>
  50:	add	x1, x21, #0x8
  54:	bl	0 <_ZNSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EE12emplace_backIJS2_EEEvDpOT_>
  58:	str	xzr, [x20, #168]
  5c:	ldur	q0, [x21, #152]
  60:	str	q0, [sp]
  64:	ldur	q0, [x20, #152]
  68:	stur	q0, [x21, #152]
  6c:	ldr	q0, [sp]
  70:	ldr	x8, [x20, #168]
  74:	stur	q0, [x20, #152]
  78:	ldr	x9, [x21, #168]
  7c:	str	x8, [x21, #168]
  80:	ldr	x8, [x20, #176]
  84:	str	x9, [x20, #168]
  88:	ldr	x9, [x21, #176]
  8c:	str	x8, [x21, #176]
  90:	ldr	x21, [sp, #32]
  94:	str	x9, [x20, #176]
  98:	ldr	x8, [x19, #8]
  9c:	add	x8, x8, #0xb8
  a0:	str	x8, [x19, #8]
  a4:	ldp	x20, x19, [sp, #48]
  a8:	ldp	x29, x30, [sp, #16]
  ac:	add	sp, sp, #0x40
  b0:	ret
  b4:	mov	x0, x19
  b8:	mov	x1, x20
  bc:	mov	x2, x21
  c0:	ldp	x20, x19, [sp, #48]
  c4:	ldr	x21, [sp, #32]
  c8:	ldp	x29, x30, [sp, #16]
  cc:	add	sp, sp, #0x40
  d0:	b	0 <_ZNSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EE12emplace_backIJS2_EEEvDpOT_>

Disassembly of section .text._ZNSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>:
   0:	sub	sp, sp, #0x80
   4:	str	d8, [sp, #16]
   8:	stp	x29, x30, [sp, #32]
   c:	stp	x28, x27, [sp, #48]
  10:	stp	x26, x25, [sp, #64]
  14:	stp	x24, x23, [sp, #80]
  18:	stp	x22, x21, [sp, #96]
  1c:	stp	x20, x19, [sp, #112]
  20:	add	x29, sp, #0x10
  24:	mov	x25, x2
  28:	adrp	x2, 0 <_ZNSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  2c:	mov	x24, x1
  30:	add	x2, x2, #0x0
  34:	mov	w1, #0x1                   	// #1
  38:	mov	x19, x0
  3c:	bl	0 <_ZNSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  40:	ldp	x21, x23, [x19]
  44:	mov	x9, #0x37a7                	// #14247
  48:	movk	x9, #0xe9bd, lsl #16
  4c:	movk	x9, #0x6f4d, lsl #32
  50:	sub	x27, x24, x21
  54:	mov	x1, x0
  58:	asr	x8, x27, #3
  5c:	movk	x9, #0xd37a, lsl #48
  60:	mov	x0, x19
  64:	mul	x26, x8, x9
  68:	str	x1, [x29, #8]
  6c:	bl	0 <_ZNSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  70:	adrp	x10, 0 <_ZNSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  74:	ldr	w9, [x25]
  78:	ldr	d8, [x10]
  7c:	add	x8, x0, x27
  80:	mov	x22, x0
  84:	add	x10, x8, #0x18
  88:	mov	x0, x8
  8c:	str	w9, [x8]
  90:	str	x10, [x0, #8]!
  94:	str	d8, [x8, #16]
  98:	ldr	w8, [x25, #16]
  9c:	cbz	w8, a8 <_ZNSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xa8>
  a0:	add	x1, x25, #0x8
  a4:	bl	0 <_ZNSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  a8:	mov	w8, #0xb8                  	// #184
  ac:	madd	x8, x26, x8, x22
  b0:	str	xzr, [x8, #168]
  b4:	ldur	q0, [x25, #152]
  b8:	cmp	x21, x24
  bc:	str	q0, [sp]
  c0:	ldur	q0, [x8, #152]
  c4:	stur	q0, [x25, #152]
  c8:	ldr	q0, [sp]
  cc:	ldr	x9, [x8, #168]
  d0:	stur	q0, [x8, #152]
  d4:	ldr	x10, [x25, #168]
  d8:	str	x9, [x25, #168]
  dc:	ldr	x9, [x8, #176]
  e0:	str	x10, [x8, #168]
  e4:	ldr	x10, [x25, #176]
  e8:	str	x9, [x25, #176]
  ec:	mov	x25, x22
  f0:	str	x10, [x8, #176]
  f4:	b.eq	16c <_ZNSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x16c>  // b.none
  f8:	mov	x25, xzr
  fc:	add	x26, x21, x25
 100:	ldr	w9, [x26]
 104:	add	x8, x22, x25
 108:	add	x27, x8, #0x18
 10c:	str	x27, [x8, #8]
 110:	str	w9, [x8]
 114:	str	d8, [x8, #16]
 118:	ldr	w9, [x26, #16]
 11c:	cbz	w9, 12c <_ZNSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x12c>
 120:	add	x0, x8, #0x8
 124:	add	x1, x26, #0x8
 128:	bl	0 <_ZNSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 12c:	str	xzr, [x27, #144]
 130:	ldr	x8, [x26, #168]
 134:	cbz	x8, 158 <_ZNSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x158>
 138:	add	x27, x22, x25
 13c:	add	x28, x21, x25
 140:	add	x0, x27, #0x98
 144:	add	x1, x28, #0x98
 148:	mov	w2, #0x2                   	// #2
 14c:	blr	x8
 150:	ldur	q0, [x28, #168]
 154:	stur	q0, [x27, #168]
 158:	add	x8, x26, #0xb8
 15c:	cmp	x8, x24
 160:	add	x25, x25, #0xb8
 164:	b.ne	fc <_ZNSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xfc>  // b.any
 168:	add	x25, x22, x25
 16c:	cmp	x23, x24
 170:	b.eq	1f0 <_ZNSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x1f0>  // b.none
 174:	mov	x26, xzr
 178:	add	x27, x24, x26
 17c:	ldr	w9, [x27]
 180:	add	x8, x25, x26
 184:	add	x28, x8, #0xd0
 188:	str	x28, [x8, #192]
 18c:	str	w9, [x8, #184]
 190:	str	d8, [x8, #200]
 194:	ldr	w9, [x27, #16]
 198:	cbz	w9, 1a8 <_ZNSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x1a8>
 19c:	add	x0, x8, #0xc0
 1a0:	add	x1, x27, #0x8
 1a4:	bl	0 <_ZNSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 1a8:	str	xzr, [x28, #144]
 1ac:	ldr	x8, [x27, #168]
 1b0:	cbz	x8, 1d4 <_ZNSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x1d4>
 1b4:	add	x28, x25, x26
 1b8:	add	x20, x24, x26
 1bc:	add	x0, x28, #0x150
 1c0:	add	x1, x20, #0x98
 1c4:	mov	w2, #0x2                   	// #2
 1c8:	blr	x8
 1cc:	ldur	q0, [x20, #168]
 1d0:	str	q0, [x28, #352]
 1d4:	add	x8, x27, #0xb8
 1d8:	cmp	x8, x23
 1dc:	add	x26, x26, #0xb8
 1e0:	b.ne	178 <_ZNSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x178>  // b.any
 1e4:	add	x8, x25, x26
 1e8:	add	x24, x8, #0xb8
 1ec:	b	1f4 <_ZNSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x1f4>
 1f0:	add	x24, x25, #0xb8
 1f4:	mov	x0, x21
 1f8:	mov	x1, x23
 1fc:	bl	0 <_ZNSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 200:	cbz	x21, 20c <_ZNSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x20c>
 204:	mov	x0, x21
 208:	bl	0 <_ZdlPv>
 20c:	stp	x22, x24, [x19]
 210:	ldr	x9, [x29, #8]
 214:	mov	w8, #0xb8                  	// #184
 218:	ldr	d8, [sp, #16]
 21c:	madd	x8, x9, x8, x22
 220:	str	x8, [x19, #16]
 224:	ldp	x20, x19, [sp, #112]
 228:	ldp	x22, x21, [sp, #96]
 22c:	ldp	x24, x23, [sp, #80]
 230:	ldp	x26, x25, [sp, #64]
 234:	ldp	x28, x27, [sp, #48]
 238:	ldp	x29, x30, [sp, #32]
 23c:	add	sp, sp, #0x80
 240:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSEOS3_:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSEOS3_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x19, x0
  1c:	cmp	x0, x1
  20:	b.eq	194 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSEOS3_+0x194>  // b.none
  24:	mov	x21, x1
  28:	ldr	x22, [x21], #16
  2c:	mov	x20, x1
  30:	cmp	x22, x21
  34:	b.eq	7c <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSEOS3_+0x7c>  // b.none
  38:	ldr	x0, [x19]
  3c:	ldr	w8, [x19, #8]
  40:	add	x1, x0, x8, lsl #6
  44:	bl	0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSEOS3_>
  48:	ldr	x0, [x19]
  4c:	add	x8, x19, #0x10
  50:	cmp	x0, x8
  54:	b.eq	5c <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSEOS3_+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x8, [x20]
  60:	mov	x24, x20
  64:	str	x8, [x19]
  68:	ldr	x8, [x24, #8]!
  6c:	str	x8, [x19, #8]
  70:	str	x21, [x20]
  74:	str	wzr, [x20, #12]
  78:	b	190 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSEOS3_+0x190>
  7c:	mov	x24, x20
  80:	ldr	w21, [x24, #8]!
  84:	ldr	w25, [x19, #8]
  88:	cmp	w25, w21
  8c:	b.cs	bc <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSEOS3_+0xbc>  // b.hs, b.nlast
  90:	ldr	w8, [x19, #12]
  94:	cmp	w8, w21
  98:	b.cs	104 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSEOS3_+0x104>  // b.hs, b.nlast
  9c:	ldr	x0, [x19]
  a0:	add	x1, x0, x25, lsl #6
  a4:	bl	0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSEOS3_>
  a8:	mov	x0, x19
  ac:	mov	x1, x21
  b0:	str	wzr, [x19, #8]
  b4:	bl	0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSEOS3_>
  b8:	b	140 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSEOS3_+0x140>
  bc:	ldr	x23, [x19]
  c0:	cbz	w21, 164 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSEOS3_+0x164>
  c4:	add	x25, x21, #0x1
  c8:	mov	x0, x23
  cc:	mov	x1, x22
  d0:	bl	0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSEOS3_>
  d4:	add	x0, x23, #0x20
  d8:	add	x1, x22, #0x20
  dc:	bl	0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSEOS3_>
  e0:	sub	x25, x25, #0x1
  e4:	add	x23, x23, #0x40
  e8:	cmp	x25, #0x1
  ec:	add	x22, x22, #0x40
  f0:	b.gt	c8 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSEOS3_+0xc8>
  f4:	mov	x0, x23
  f8:	ldr	x23, [x19]
  fc:	ldr	w25, [x19, #8]
 100:	b	168 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSEOS3_+0x168>
 104:	cbz	w25, 140 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSEOS3_+0x140>
 108:	ldr	x23, [x19]
 10c:	add	x26, x25, #0x1
 110:	mov	x0, x23
 114:	mov	x1, x22
 118:	bl	0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSEOS3_>
 11c:	add	x0, x23, #0x20
 120:	add	x1, x22, #0x20
 124:	bl	0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSEOS3_>
 128:	sub	x26, x26, #0x1
 12c:	add	x23, x23, #0x40
 130:	cmp	x26, #0x1
 134:	add	x22, x22, #0x40
 138:	b.gt	110 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSEOS3_+0x110>
 13c:	b	144 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSEOS3_+0x144>
 140:	mov	x25, xzr
 144:	ldr	x8, [x20]
 148:	ldr	w9, [x20, #8]
 14c:	ldr	x10, [x19]
 150:	add	x0, x8, x25, lsl #6
 154:	add	x1, x8, x9, lsl #6
 158:	add	x2, x10, x25, lsl #6
 15c:	bl	0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSEOS3_>
 160:	b	170 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSEOS3_+0x170>
 164:	mov	x0, x23
 168:	add	x1, x23, x25, lsl #6
 16c:	bl	0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSEOS3_>
 170:	ldr	w8, [x19, #12]
 174:	cmp	w8, w21
 178:	b.cc	1b0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSEOS3_+0x1b0>  // b.lo, b.ul, b.last
 17c:	str	w21, [x19, #8]
 180:	ldr	x0, [x20]
 184:	ldr	w8, [x20, #8]
 188:	add	x1, x0, x8, lsl #6
 18c:	bl	0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSEOS3_>
 190:	str	wzr, [x24]
 194:	mov	x0, x19
 198:	ldp	x20, x19, [sp, #64]
 19c:	ldp	x22, x21, [sp, #48]
 1a0:	ldp	x24, x23, [sp, #32]
 1a4:	ldp	x26, x25, [sp, #16]
 1a8:	ldp	x29, x30, [sp], #80
 1ac:	ret
 1b0:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSEOS3_>
 1b4:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSEOS3_>
 1b8:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSEOS3_>
 1bc:	add	x0, x0, #0x0
 1c0:	add	x1, x1, #0x0
 1c4:	add	x3, x3, #0x0
 1c8:	mov	w2, #0x43                  	// #67
 1cc:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	lsl	x0, x21, #6
  6c:	bl	0 <malloc>
  70:	mov	x20, x0
  74:	cbnz	x0, b4 <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE4growEm+0xb4>
  78:	cbz	x21, 94 <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE4growEm+0x94>
  7c:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE4growEm>
  80:	add	x0, x0, #0x0
  84:	mov	w1, #0x1                   	// #1
  88:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  8c:	mov	x20, xzr
  90:	b	b4 <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE4growEm+0xb4>
  94:	mov	w0, #0x1                   	// #1
  98:	bl	0 <malloc>
  9c:	mov	x20, x0
  a0:	cbnz	x0, b4 <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE4growEm+0xb4>
  a4:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE4growEm>
  a8:	add	x0, x0, #0x0
  ac:	mov	w1, #0x1                   	// #1
  b0:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b4:	ldr	x0, [x19]
  b8:	ldr	w8, [x19, #8]
  bc:	mov	x2, x20
  c0:	add	x1, x0, x8, lsl #6
  c4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE4growEm>
  c8:	ldr	x0, [x19]
  cc:	ldr	w8, [x19, #8]
  d0:	add	x1, x0, x8, lsl #6
  d4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE4growEm>
  d8:	ldr	x0, [x19]
  dc:	add	x8, x19, #0x10
  e0:	cmp	x0, x8
  e4:	b.eq	ec <_ZN4llvm23SmallVectorTemplateBaseINS_8fuzzerop10SourcePredELb0EE4growEm+0xec>  // b.none
  e8:	bl	0 <free>
  ec:	str	x20, [x19]
  f0:	str	w21, [x19, #12]
  f4:	ldp	x20, x19, [sp, #32]
  f8:	ldr	x21, [sp, #16]
  fc:	ldp	x29, x30, [sp], #48
 100:	ret

Disassembly of section .text._ZNSt8functionIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EEaSEOS8_:

0000000000000000 <_ZNSt8functionIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EEaSEOS8_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #48]
   8:	str	x19, [sp, #64]
   c:	add	x29, sp, #0x30
  10:	ldr	q0, [x1]
  14:	mov	x19, x0
  18:	str	q0, [sp]
  1c:	ldr	q0, [x1]
  20:	ldp	x8, x9, [x1, #16]
  24:	str	xzr, [x1, #16]
  28:	stur	q0, [x29, #-16]
  2c:	ldr	q1, [x0]
  30:	str	q1, [sp]
  34:	ldr	q1, [x0, #16]
  38:	stp	x8, x9, [x0, #16]
  3c:	str	q0, [x0]
  40:	fmov	x8, d1
  44:	str	q1, [sp, #16]
  48:	cbz	x8, 5c <_ZNSt8functionIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EEaSEOS8_+0x5c>
  4c:	mov	x0, sp
  50:	mov	x1, sp
  54:	mov	w2, #0x3                   	// #3
  58:	blr	x8
  5c:	mov	x0, x19
  60:	ldr	x19, [sp, #64]
  64:	ldp	x29, x30, [sp, #48]
  68:	add	sp, sp, #0x50
  6c:	ret

Disassembly of section .text._ZNSt8functionIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEEaSEOSE_:

0000000000000000 <_ZNSt8functionIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEEaSEOSE_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #48]
   8:	str	x19, [sp, #64]
   c:	add	x29, sp, #0x30
  10:	ldr	q0, [x1]
  14:	mov	x19, x0
  18:	str	q0, [sp]
  1c:	ldr	q0, [x1]
  20:	ldp	x8, x9, [x1, #16]
  24:	str	xzr, [x1, #16]
  28:	stur	q0, [x29, #-16]
  2c:	ldr	q1, [x0]
  30:	str	q1, [sp]
  34:	ldr	q1, [x0, #16]
  38:	stp	x8, x9, [x0, #16]
  3c:	str	q0, [x0]
  40:	fmov	x8, d1
  44:	str	q1, [sp, #16]
  48:	cbz	x8, 5c <_ZNSt8functionIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEEaSEOSE_+0x5c>
  4c:	mov	x0, sp
  50:	mov	x1, sp
  54:	mov	w2, #0x3                   	// #3
  58:	blr	x8
  5c:	mov	x0, x19
  60:	ldr	x19, [sp, #64]
  64:	ldp	x29, x30, [sp, #48]
  68:	add	sp, sp, #0x50
  6c:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm8fuzzerop10SourcePredEES6_EET0_T_S9_S8_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm8fuzzerop10SourcePredEES6_EET0_T_S9_S8_>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, x0
   8:	cmp	x0, x1
   c:	mov	x0, x2
  10:	b.eq	9c <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm8fuzzerop10SourcePredEES6_EET0_T_S9_S8_+0x9c>  // b.none
  14:	str	xzr, [x0, #16]
  18:	ldr	q0, [x8]
  1c:	str	q0, [sp]
  20:	ldr	q0, [x0]
  24:	str	q0, [x8]
  28:	ldr	q0, [sp]
  2c:	ldr	x9, [x0, #16]
  30:	str	q0, [x0]
  34:	ldr	x10, [x8, #16]
  38:	str	x9, [x8, #16]
  3c:	ldr	x9, [x0, #24]
  40:	str	x10, [x0, #16]
  44:	ldr	x10, [x8, #24]
  48:	str	x9, [x8, #24]
  4c:	str	xzr, [x0, #48]
  50:	str	x10, [x0, #24]
  54:	ldr	q0, [x8, #32]
  58:	str	q0, [sp]
  5c:	ldr	q0, [x0, #32]
  60:	str	q0, [x8, #32]
  64:	ldr	q0, [sp]
  68:	ldr	x9, [x0, #48]
  6c:	str	q0, [x0, #32]
  70:	ldr	x10, [x8, #48]
  74:	str	x9, [x8, #48]
  78:	ldr	x9, [x0, #56]
  7c:	str	x10, [x0, #48]
  80:	ldr	x10, [x8, #56]
  84:	str	x9, [x8, #56]
  88:	add	x8, x8, #0x40
  8c:	cmp	x8, x1
  90:	str	x10, [x0, #56]
  94:	add	x0, x0, #0x40
  98:	b.ne	14 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm8fuzzerop10SourcePredEES6_EET0_T_S9_S8_+0x14>  // b.any
  9c:	add	sp, sp, #0x10
  a0:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x10, x9, [x0]
   c:	mov	x8, #0xb21                 	// #2849
  10:	movk	x8, #0xc859, lsl #16
  14:	movk	x8, #0x1642, lsl #32
  18:	sub	x9, x9, x10
  1c:	mov	x10, #0x37a7                	// #14247
  20:	movk	x10, #0xe9bd, lsl #16
  24:	movk	x10, #0x6f4d, lsl #32
  28:	asr	x9, x9, #3
  2c:	movk	x10, #0xd37a, lsl #48
  30:	movk	x8, #0xb2, lsl #48
  34:	mul	x9, x9, x10
  38:	sub	x10, x8, x9
  3c:	cmp	x10, x1
  40:	b.cc	70 <_ZNKSt6vectorIN4llvm8fuzzerop12OpDescriptorESaIS2_EE12_M_check_lenEmPKc+0x70>  // b.lo, b.ul, b.last
  44:	cmp	x9, x1
  48:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  4c:	adds	x9, x10, x9
  50:	cset	w10, cs  // cs = hs, nlast
  54:	cmp	x9, x8
  58:	cset	w11, hi  // hi = pmore
  5c:	orr	w10, w10, w11
  60:	cmp	w10, #0x0
  64:	csel	x0, x8, x9, ne  // ne = any
  68:	ldp	x29, x30, [sp], #16
  6c:	ret
  70:	mov	x0, x2
  74:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm8fuzzerop12OpDescriptorESaIS2_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm8fuzzerop12OpDescriptorESaIS2_EE11_M_allocateEm>:
   0:	cbz	x1, 28 <_ZNSt12_Vector_baseIN4llvm8fuzzerop12OpDescriptorESaIS2_EE11_M_allocateEm+0x28>
   4:	mov	x8, #0xb22                 	// #2850
   8:	movk	x8, #0xc859, lsl #16
   c:	movk	x8, #0x1642, lsl #32
  10:	movk	x8, #0xb2, lsl #48
  14:	cmp	x1, x8
  18:	b.cs	30 <_ZNSt12_Vector_baseIN4llvm8fuzzerop12OpDescriptorESaIS2_EE11_M_allocateEm+0x30>  // b.hs, b.nlast
  1c:	mov	w8, #0xb8                  	// #184
  20:	mul	x0, x1, x8
  24:	b	0 <_Znwm>
  28:	mov	x0, xzr
  2c:	ret
  30:	stp	x29, x30, [sp, #-16]!
  34:	mov	x29, sp
  38:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x19, x0
  1c:	cmp	x0, x1
  20:	b.eq	19c <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_+0x19c>  // b.none
  24:	ldr	w20, [x1, #8]
  28:	ldr	w24, [x19, #8]
  2c:	mov	x21, x1
  30:	cmp	w24, w20
  34:	b.cs	64 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_+0x64>  // b.hs, b.nlast
  38:	ldr	w8, [x19, #12]
  3c:	cmp	w8, w20
  40:	b.cs	b0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_+0xb0>  // b.hs, b.nlast
  44:	ldr	x0, [x19]
  48:	add	x1, x0, x24, lsl #6
  4c:	bl	0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_>
  50:	mov	x0, x19
  54:	mov	x1, x20
  58:	str	wzr, [x19, #8]
  5c:	bl	0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_>
  60:	b	f0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_+0xf0>
  64:	ldr	x22, [x19]
  68:	cbz	w20, 180 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_+0x180>
  6c:	ldr	x21, [x21]
  70:	add	x23, x20, #0x1
  74:	mov	x0, x22
  78:	mov	x1, x21
  7c:	bl	0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_>
  80:	add	x0, x22, #0x20
  84:	add	x1, x21, #0x20
  88:	bl	0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_>
  8c:	sub	x23, x23, #0x1
  90:	add	x22, x22, #0x40
  94:	cmp	x23, #0x1
  98:	add	x21, x21, #0x40
  9c:	b.gt	74 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_+0x74>
  a0:	mov	x0, x22
  a4:	ldr	x22, [x19]
  a8:	ldr	w24, [x19, #8]
  ac:	b	184 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_+0x184>
  b0:	cbz	w24, f0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_+0xf0>
  b4:	ldr	x22, [x21]
  b8:	ldr	x23, [x19]
  bc:	add	x25, x24, #0x1
  c0:	mov	x0, x23
  c4:	mov	x1, x22
  c8:	bl	0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_>
  cc:	add	x0, x23, #0x20
  d0:	add	x1, x22, #0x20
  d4:	bl	0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_>
  d8:	sub	x25, x25, #0x1
  dc:	add	x23, x23, #0x40
  e0:	cmp	x25, #0x1
  e4:	add	x22, x22, #0x40
  e8:	b.gt	c0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_+0xc0>
  ec:	b	f4 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_+0xf4>
  f0:	mov	x24, xzr
  f4:	ldr	w8, [x21, #8]
  f8:	cmp	x24, x8
  fc:	b.eq	18c <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_+0x18c>  // b.none
 100:	ldr	x23, [x21]
 104:	ldr	x25, [x19]
 108:	lsl	x24, x24, #6
 10c:	lsl	x26, x8, #6
 110:	add	x21, x25, x24
 114:	str	xzr, [x21, #16]
 118:	add	x22, x23, x24
 11c:	ldr	x8, [x22, #16]
 120:	cbz	x8, 13c <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_+0x13c>
 124:	mov	w2, #0x2                   	// #2
 128:	mov	x0, x21
 12c:	mov	x1, x22
 130:	blr	x8
 134:	ldr	q0, [x22, #16]
 138:	str	q0, [x21, #16]
 13c:	str	xzr, [x21, #48]
 140:	ldr	x8, [x22, #48]
 144:	cbz	x8, 168 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_+0x168>
 148:	add	x21, x25, x24
 14c:	add	x22, x23, x24
 150:	add	x0, x21, #0x20
 154:	add	x1, x22, #0x20
 158:	mov	w2, #0x2                   	// #2
 15c:	blr	x8
 160:	ldr	q0, [x22, #48]
 164:	str	q0, [x21, #48]
 168:	sub	x26, x26, #0x40
 16c:	add	x25, x25, #0x40
 170:	cmp	x24, x26
 174:	add	x23, x23, #0x40
 178:	b.ne	110 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_+0x110>  // b.any
 17c:	b	18c <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_+0x18c>
 180:	mov	x0, x22
 184:	add	x1, x22, x24, lsl #6
 188:	bl	0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_>
 18c:	ldr	w8, [x19, #12]
 190:	cmp	w8, w20
 194:	b.cc	1b8 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_+0x1b8>  // b.lo, b.ul, b.last
 198:	str	w20, [x19, #8]
 19c:	mov	x0, x19
 1a0:	ldp	x20, x19, [sp, #64]
 1a4:	ldp	x22, x21, [sp, #48]
 1a8:	ldp	x24, x23, [sp, #32]
 1ac:	ldp	x26, x25, [sp, #16]
 1b0:	ldp	x29, x30, [sp], #80
 1b4:	ret
 1b8:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_>
 1bc:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_>
 1c0:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEEaSERKS3_>
 1c4:	add	x0, x0, #0x0
 1c8:	add	x1, x1, #0x0
 1cc:	add	x3, x3, #0x0
 1d0:	mov	w2, #0x43                  	// #67
 1d4:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt8functionIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EEaSERKS8_:

0000000000000000 <_ZNSt8functionIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EEaSERKS8_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x20, x19, [sp, #64]
   c:	add	x29, sp, #0x30
  10:	str	xzr, [sp, #16]
  14:	ldr	x8, [x1, #16]
  18:	mov	x19, x0
  1c:	cbz	x8, 3c <_ZNSt8functionIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EEaSERKS8_+0x3c>
  20:	mov	x0, sp
  24:	mov	w2, #0x2                   	// #2
  28:	mov	x20, x1
  2c:	blr	x8
  30:	ldp	x9, x8, [x20, #16]
  34:	stp	x9, x8, [sp, #16]
  38:	b	40 <_ZNSt8functionIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EEaSERKS8_+0x40>
  3c:	mov	x9, xzr
  40:	ldr	q0, [sp]
  44:	stur	q0, [x29, #-16]
  48:	ldr	q1, [x19]
  4c:	str	q1, [sp]
  50:	ldp	x10, x11, [x19, #16]
  54:	str	q0, [x19]
  58:	stp	x10, x11, [sp, #16]
  5c:	stp	x9, x8, [x19, #16]
  60:	cbz	x10, 74 <_ZNSt8functionIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EEaSERKS8_+0x74>
  64:	mov	x0, sp
  68:	mov	x1, sp
  6c:	mov	w2, #0x3                   	// #3
  70:	blr	x10
  74:	mov	x0, x19
  78:	ldp	x20, x19, [sp, #64]
  7c:	ldp	x29, x30, [sp, #48]
  80:	add	sp, sp, #0x50
  84:	ret

Disassembly of section .text._ZNSt8functionIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEEaSERKSE_:

0000000000000000 <_ZNSt8functionIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEEaSERKSE_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x20, x19, [sp, #64]
   c:	add	x29, sp, #0x30
  10:	str	xzr, [sp, #16]
  14:	ldr	x8, [x1, #16]
  18:	mov	x19, x0
  1c:	cbz	x8, 3c <_ZNSt8functionIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEEaSERKSE_+0x3c>
  20:	mov	x0, sp
  24:	mov	w2, #0x2                   	// #2
  28:	mov	x20, x1
  2c:	blr	x8
  30:	ldp	x9, x8, [x20, #16]
  34:	stp	x9, x8, [sp, #16]
  38:	b	40 <_ZNSt8functionIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEEaSERKSE_+0x40>
  3c:	mov	x9, xzr
  40:	ldr	q0, [sp]
  44:	stur	q0, [x29, #-16]
  48:	ldr	q1, [x19]
  4c:	str	q1, [sp]
  50:	ldp	x10, x11, [x19, #16]
  54:	str	q0, [x19]
  58:	stp	x10, x11, [sp, #16]
  5c:	stp	x9, x8, [x19, #16]
  60:	cbz	x10, 74 <_ZNSt8functionIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEEaSERKSE_+0x74>
  64:	mov	x0, sp
  68:	mov	x1, sp
  6c:	mov	w2, #0x3                   	// #3
  70:	blr	x10
  74:	mov	x0, x19
  78:	ldp	x20, x19, [sp, #64]
  7c:	ldp	x29, x30, [sp, #48]
  80:	add	sp, sp, #0x50
  84:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm8fuzzerop12OpDescriptorEEEvT_S6_:

0000000000000000 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm8fuzzerop12OpDescriptorEEEvT_S6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	cmp	x0, x1
  10:	b.eq	48 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm8fuzzerop12OpDescriptorEEEvT_S6_+0x48>  // b.none
  14:	mov	x19, x1
  18:	mov	x20, x0
  1c:	ldr	x8, [x20, #168]
  20:	cbz	x8, 34 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm8fuzzerop12OpDescriptorEEEvT_S6_+0x34>
  24:	add	x0, x20, #0x98
  28:	mov	w2, #0x3                   	// #3
  2c:	mov	x1, x0
  30:	blr	x8
  34:	add	x0, x20, #0x8
  38:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm8fuzzerop12OpDescriptorEEEvT_S6_>
  3c:	add	x20, x20, #0xb8
  40:	cmp	x19, x20
  44:	b.ne	1c <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm8fuzzerop12OpDescriptorEEEvT_S6_+0x1c>  // b.any
  48:	ldp	x20, x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEE6appendIPKS2_vEEvT_S7_:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEE6appendIPKS2_vEEvT_S7_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldp	w8, w9, [x0, #8]
  1c:	sub	x24, x2, x1
  20:	asr	x23, x24, #6
  24:	mov	x21, x2
  28:	sub	x9, x9, x8
  2c:	mov	x20, x1
  30:	mov	x19, x0
  34:	cmp	x23, x9
  38:	b.ls	4c <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEE6appendIPKS2_vEEvT_S7_+0x4c>  // b.plast
  3c:	add	x1, x23, x8
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEE6appendIPKS2_vEEvT_S7_>
  48:	ldr	w8, [x19, #8]
  4c:	cmp	x20, x21
  50:	b.eq	c8 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEE6appendIPKS2_vEEvT_S7_+0xc8>  // b.none
  54:	ldr	x9, [x19]
  58:	mov	x25, xzr
  5c:	add	x26, x9, x8, lsl #6
  60:	add	x21, x26, x25
  64:	str	xzr, [x21, #16]
  68:	add	x22, x20, x25
  6c:	ldr	x8, [x22, #16]
  70:	cbz	x8, 8c <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEE6appendIPKS2_vEEvT_S7_+0x8c>
  74:	mov	w2, #0x2                   	// #2
  78:	mov	x0, x21
  7c:	mov	x1, x22
  80:	blr	x8
  84:	ldr	q0, [x22, #16]
  88:	str	q0, [x21, #16]
  8c:	str	xzr, [x21, #48]
  90:	ldr	x8, [x22, #48]
  94:	cbz	x8, b8 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEE6appendIPKS2_vEEvT_S7_+0xb8>
  98:	add	x21, x26, x25
  9c:	add	x22, x20, x25
  a0:	add	x0, x21, #0x20
  a4:	add	x1, x22, #0x20
  a8:	mov	w2, #0x2                   	// #2
  ac:	blr	x8
  b0:	ldr	q0, [x22, #48]
  b4:	str	q0, [x21, #48]
  b8:	add	x25, x25, #0x40
  bc:	cmp	x24, x25
  c0:	b.ne	60 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEE6appendIPKS2_vEEvT_S7_+0x60>  // b.any
  c4:	ldr	w8, [x19, #8]
  c8:	ldr	w9, [x19, #12]
  cc:	add	x8, x23, x8
  d0:	cmp	x8, x9
  d4:	b.hi	f4 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEE6appendIPKS2_vEEvT_S7_+0xf4>  // b.pmore
  d8:	str	w8, [x19, #8]
  dc:	ldp	x20, x19, [sp, #64]
  e0:	ldp	x22, x21, [sp, #48]
  e4:	ldp	x24, x23, [sp, #32]
  e8:	ldp	x26, x25, [sp, #16]
  ec:	ldp	x29, x30, [sp], #80
  f0:	ret
  f4:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEE6appendIPKS2_vEEvT_S7_>
  f8:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEE6appendIPKS2_vEEvT_S7_>
  fc:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplINS_8fuzzerop10SourcePredEE6appendIPKS2_vEEvT_S7_>
 100:	add	x0, x0, #0x0
 104:	add	x1, x1, #0x0
 108:	add	x3, x3, #0x0
 10c:	mov	w2, #0x43                  	// #67
 110:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm5TwineC2EPKc:

0000000000000000 <_ZN4llvm5TwineC2EPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x101                 	// #257
   c:	stp	xzr, xzr, [x0]
  10:	strh	w8, [x0, #16]
  14:	ldrb	w8, [x1]
  18:	cbz	w8, 28 <_ZN4llvm5TwineC2EPKc+0x28>
  1c:	mov	w8, #0x3                   	// #3
  20:	str	x1, [x0]
  24:	b	2c <_ZN4llvm5TwineC2EPKc+0x2c>
  28:	mov	w8, #0x1                   	// #1
  2c:	strb	w8, [x0, #16]
  30:	bl	0 <_ZN4llvm5TwineC2EPKc>
  34:	tbz	w0, #0, 40 <_ZN4llvm5TwineC2EPKc+0x40>
  38:	ldp	x29, x30, [sp], #16
  3c:	ret
  40:	adrp	x0, 0 <_ZN4llvm5TwineC2EPKc>
  44:	adrp	x1, 0 <_ZN4llvm5TwineC2EPKc>
  48:	adrp	x3, 0 <_ZN4llvm5TwineC2EPKc>
  4c:	add	x0, x0, #0x0
  50:	add	x1, x1, #0x0
  54:	add	x3, x3, #0x0
  58:	mov	w2, #0x112                 	// #274
  5c:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	ldrb	w9, [x0, #16]
   4:	ldrb	w8, [x0, #17]
   8:	cmp	w9, #0x1
   c:	b.hi	1c <_ZNK4llvm5Twine7isValidEv+0x1c>  // b.pmore
  10:	cmp	w8, #0x1
  14:	b.ne	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.any
  18:	b	80 <_ZNK4llvm5Twine7isValidEv+0x80>
  1c:	cbz	w8, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  20:	cmp	w8, #0x1
  24:	b.ne	38 <_ZNK4llvm5Twine7isValidEv+0x38>  // b.any
  28:	cmp	w9, #0x2
  2c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  30:	mov	w8, #0x1                   	// #1
  34:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  38:	cmp	w9, #0x2
  3c:	b.ne	58 <_ZNK4llvm5Twine7isValidEv+0x58>  // b.any
  40:	ldr	x9, [x0]
  44:	ldrb	w10, [x9, #16]
  48:	cbz	w10, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  4c:	ldrb	w9, [x9, #17]
  50:	cmp	w9, #0x1
  54:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  58:	cmp	w8, #0x2
  5c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  60:	ldr	x8, [x0, #8]
  64:	ldrb	w9, [x8, #16]
  68:	cbz	w9, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  6c:	ldrb	w8, [x8, #17]
  70:	cmp	w8, #0x1
  74:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  78:	mov	w0, wzr
  7c:	ret
  80:	mov	w0, #0x1                   	// #1
  84:	ret

Disassembly of section .text._ZN4llvm7PHINode11addIncomingEPNS_5ValueEPNS_10BasicBlockE:

0000000000000000 <_ZN4llvm7PHINode11addIncomingEPNS_5ValueEPNS_10BasicBlockE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	w8, [x0, #20]
  14:	ldr	w9, [x0, #56]
  18:	mov	x19, x2
  1c:	mov	x20, x0
  20:	and	w8, w8, #0xfffffff
  24:	cmp	w8, w9
  28:	mov	x21, x1
  2c:	b.ne	40 <_ZN4llvm7PHINode11addIncomingEPNS_5ValueEPNS_10BasicBlockE+0x40>  // b.any
  30:	mov	x0, x20
  34:	bl	0 <_ZN4llvm7PHINode12growOperandsEv>
  38:	ldr	w8, [x20, #20]
  3c:	and	w8, w8, #0xfffffff
  40:	add	w1, w8, #0x1
  44:	mov	x0, x20
  48:	bl	0 <_ZN4llvm7PHINode11addIncomingEPNS_5ValueEPNS_10BasicBlockE>
  4c:	ldr	w8, [x20, #20]
  50:	mov	x0, x20
  54:	mov	x2, x21
  58:	and	w8, w8, #0xfffffff
  5c:	sub	w1, w8, #0x1
  60:	bl	0 <_ZN4llvm7PHINode11addIncomingEPNS_5ValueEPNS_10BasicBlockE>
  64:	ldr	w8, [x20, #20]
  68:	mov	x0, x20
  6c:	mov	x2, x19
  70:	ldp	x20, x19, [sp, #32]
  74:	ldr	x21, [sp, #16]
  78:	and	w8, w8, #0xfffffff
  7c:	sub	w1, w8, #0x1
  80:	ldp	x29, x30, [sp], #48
  84:	b	0 <_ZN4llvm7PHINode11addIncomingEPNS_5ValueEPNS_10BasicBlockE>

Disassembly of section .text._ZN4llvm10BasicBlock17phi_iterator_implINS_7PHINodeENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEEEppEv:

0000000000000000 <_ZN4llvm10BasicBlock17phi_iterator_implINS_7PHINodeENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEEEppEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x8, [x0]
   c:	cbz	x8, 40 <_ZN4llvm10BasicBlock17phi_iterator_implINS_7PHINodeENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEEEppEv+0x40>
  10:	ldr	x8, [x8, #32]
  14:	ldrb	w9, [x8]
  18:	tbnz	w9, #2, 60 <_ZN4llvm10BasicBlock17phi_iterator_implINS_7PHINodeENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEEEppEv+0x60>
  1c:	sub	x9, x8, #0x18
  20:	cmp	x8, #0x0
  24:	csel	x8, xzr, x9, eq  // eq = none
  28:	ldrb	w9, [x8, #16]
  2c:	cmp	w9, #0x4f
  30:	csel	x8, x8, xzr, eq  // eq = none
  34:	str	x8, [x0]
  38:	ldp	x29, x30, [sp], #16
  3c:	ret
  40:	adrp	x0, 0 <_ZN4llvm10BasicBlock17phi_iterator_implINS_7PHINodeENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEEEppEv>
  44:	adrp	x1, 0 <_ZN4llvm10BasicBlock17phi_iterator_implINS_7PHINodeENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEEEppEv>
  48:	adrp	x3, 0 <_ZN4llvm10BasicBlock17phi_iterator_implINS_7PHINodeENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEEEppEv>
  4c:	add	x0, x0, #0x0
  50:	add	x1, x1, #0x0
  54:	add	x3, x3, #0x0
  58:	mov	w2, #0x13d                 	// #317
  5c:	bl	0 <__assert_fail>
  60:	adrp	x0, 0 <_ZN4llvm10BasicBlock17phi_iterator_implINS_7PHINodeENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEEEppEv>
  64:	adrp	x1, 0 <_ZN4llvm10BasicBlock17phi_iterator_implINS_7PHINodeENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEEEppEv>
  68:	adrp	x3, 0 <_ZN4llvm10BasicBlock17phi_iterator_implINS_7PHINodeENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEEEppEv>
  6c:	add	x0, x0, #0x0
  70:	add	x1, x1, #0x0
  74:	add	x3, x3, #0x0
  78:	mov	w2, #0x8b                  	// #139
  7c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12simple_ilistINS_10BasicBlockEJEE5frontEv:

0000000000000000 <_ZN4llvm12simple_ilistINS_10BasicBlockEJEE5frontEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x8, [x0, #8]
   c:	ldrb	w9, [x8]
  10:	tbnz	w9, #2, 28 <_ZN4llvm12simple_ilistINS_10BasicBlockEJEE5frontEv+0x28>
  14:	sub	x9, x8, #0x18
  18:	cmp	x8, #0x0
  1c:	csel	x0, xzr, x9, eq  // eq = none
  20:	ldp	x29, x30, [sp], #16
  24:	ret
  28:	adrp	x0, 0 <_ZN4llvm12simple_ilistINS_10BasicBlockEJEE5frontEv>
  2c:	adrp	x1, 0 <_ZN4llvm12simple_ilistINS_10BasicBlockEJEE5frontEv>
  30:	adrp	x3, 0 <_ZN4llvm12simple_ilistINS_10BasicBlockEJEE5frontEv>
  34:	add	x0, x0, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x3, x3, #0x0
  40:	mov	w2, #0x8b                  	// #139
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm4User24setNumHungOffUseOperandsEj:

0000000000000000 <_ZN4llvm4User24setNumHungOffUseOperandsEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #20]
   c:	tbz	w8, #30, 2c <_ZN4llvm4User24setNumHungOffUseOperandsEj+0x2c>
  10:	lsr	w9, w1, #28
  14:	cbnz	w9, 4c <_ZN4llvm4User24setNumHungOffUseOperandsEj+0x4c>
  18:	and	w8, w8, #0xf0000000
  1c:	orr	w8, w8, w1
  20:	str	w8, [x0, #20]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZN4llvm4User24setNumHungOffUseOperandsEj>
  30:	adrp	x1, 0 <_ZN4llvm4User24setNumHungOffUseOperandsEj>
  34:	adrp	x3, 0 <_ZN4llvm4User24setNumHungOffUseOperandsEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0xd8                  	// #216
  48:	bl	0 <__assert_fail>
  4c:	adrp	x0, 0 <_ZN4llvm4User24setNumHungOffUseOperandsEj>
  50:	adrp	x1, 0 <_ZN4llvm4User24setNumHungOffUseOperandsEj>
  54:	adrp	x3, 0 <_ZN4llvm4User24setNumHungOffUseOperandsEj>
  58:	add	x0, x0, #0x0
  5c:	add	x1, x1, #0x0
  60:	add	x3, x3, #0x0
  64:	mov	w2, #0xd9                  	// #217
  68:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm7PHINode16setIncomingValueEjPNS_5ValueE:

0000000000000000 <_ZN4llvm7PHINode16setIncomingValueEjPNS_5ValueE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	cbz	x2, 94 <_ZN4llvm7PHINode16setIncomingValueEjPNS_5ValueE+0x94>
   c:	ldr	x8, [x0]
  10:	ldr	x9, [x2]
  14:	cmp	x8, x9
  18:	b.ne	b4 <_ZN4llvm7PHINode16setIncomingValueEjPNS_5ValueE+0xb4>  // b.any
  1c:	ldr	w9, [x0, #20]
  20:	and	x8, x9, #0xfffffff
  24:	cmp	w8, w1
  28:	b.ls	d4 <_ZN4llvm7PHINode16setIncomingValueEjPNS_5ValueE+0xd4>  // b.plast
  2c:	tbnz	w9, #30, 40 <_ZN4llvm7PHINode16setIncomingValueEjPNS_5ValueE+0x40>
  30:	mov	w9, #0x18                  	// #24
  34:	mneg	x8, x8, x9
  38:	add	x8, x0, x8
  3c:	b	44 <_ZN4llvm7PHINode16setIncomingValueEjPNS_5ValueE+0x44>
  40:	ldur	x8, [x0, #-8]
  44:	mov	w9, #0x18                  	// #24
  48:	umaddl	x0, w1, w9, x8
  4c:	ldr	x9, [x0]
  50:	cbz	x9, 84 <_ZN4llvm7PHINode16setIncomingValueEjPNS_5ValueE+0x84>
  54:	mov	w9, w1
  58:	mov	w10, #0x18                  	// #24
  5c:	madd	x9, x9, x10, x8
  60:	ldp	x10, x8, [x9, #8]
  64:	and	x8, x8, #0xfffffffffffffffc
  68:	str	x10, [x8]
  6c:	ldr	x9, [x9, #8]
  70:	cbz	x9, 84 <_ZN4llvm7PHINode16setIncomingValueEjPNS_5ValueE+0x84>
  74:	ldr	x10, [x9, #16]
  78:	and	x10, x10, #0x3
  7c:	orr	x8, x10, x8
  80:	str	x8, [x9, #16]
  84:	add	x1, x2, #0x8
  88:	str	x2, [x0]
  8c:	ldp	x29, x30, [sp], #16
  90:	b	0 <_ZN4llvm7PHINode16setIncomingValueEjPNS_5ValueE>
  94:	adrp	x0, 0 <_ZN4llvm7PHINode16setIncomingValueEjPNS_5ValueE>
  98:	adrp	x1, 0 <_ZN4llvm7PHINode16setIncomingValueEjPNS_5ValueE>
  9c:	adrp	x3, 0 <_ZN4llvm7PHINode16setIncomingValueEjPNS_5ValueE>
  a0:	add	x0, x0, #0x0
  a4:	add	x1, x1, #0x0
  a8:	add	x3, x3, #0x0
  ac:	mov	w2, #0xa5e                 	// #2654
  b0:	bl	0 <__assert_fail>
  b4:	adrp	x0, 0 <_ZN4llvm7PHINode16setIncomingValueEjPNS_5ValueE>
  b8:	adrp	x1, 0 <_ZN4llvm7PHINode16setIncomingValueEjPNS_5ValueE>
  bc:	adrp	x3, 0 <_ZN4llvm7PHINode16setIncomingValueEjPNS_5ValueE>
  c0:	add	x0, x0, #0x0
  c4:	add	x1, x1, #0x0
  c8:	add	x3, x3, #0x0
  cc:	mov	w2, #0xa60                 	// #2656
  d0:	bl	0 <__assert_fail>
  d4:	adrp	x0, 0 <_ZN4llvm7PHINode16setIncomingValueEjPNS_5ValueE>
  d8:	adrp	x1, 0 <_ZN4llvm7PHINode16setIncomingValueEjPNS_5ValueE>
  dc:	adrp	x3, 0 <_ZN4llvm7PHINode16setIncomingValueEjPNS_5ValueE>
  e0:	add	x0, x0, #0x0
  e4:	add	x1, x1, #0x0
  e8:	add	x3, x3, #0x0
  ec:	mov	w2, #0xadf                 	// #2783
  f0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm7PHINode16setIncomingBlockEjPNS_10BasicBlockE:

0000000000000000 <_ZN4llvm7PHINode16setIncomingBlockEjPNS_10BasicBlockE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	cbz	x2, 48 <_ZN4llvm7PHINode16setIncomingBlockEjPNS_10BasicBlockE+0x48>
   c:	ldr	w8, [x0, #20]
  10:	tbnz	w8, #30, 28 <_ZN4llvm7PHINode16setIncomingBlockEjPNS_10BasicBlockE+0x28>
  14:	and	x8, x8, #0xfffffff
  18:	mov	w9, #0x18                  	// #24
  1c:	mneg	x8, x8, x9
  20:	add	x8, x0, x8
  24:	b	2c <_ZN4llvm7PHINode16setIncomingBlockEjPNS_10BasicBlockE+0x2c>
  28:	ldur	x8, [x0, #-8]
  2c:	ldr	w9, [x0, #56]
  30:	mov	w10, #0x18                  	// #24
  34:	madd	x8, x9, x10, x8
  38:	add	x8, x8, w1, uxtw #3
  3c:	str	x2, [x8, #8]
  40:	ldp	x29, x30, [sp], #16
  44:	ret
  48:	adrp	x0, 0 <_ZN4llvm7PHINode16setIncomingBlockEjPNS_10BasicBlockE>
  4c:	adrp	x1, 0 <_ZN4llvm7PHINode16setIncomingBlockEjPNS_10BasicBlockE>
  50:	adrp	x3, 0 <_ZN4llvm7PHINode16setIncomingBlockEjPNS_10BasicBlockE>
  54:	add	x0, x0, #0x0
  58:	add	x1, x1, #0x0
  5c:	add	x3, x3, #0x0
  60:	mov	w2, #0xa82                 	// #2690
  64:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm3Use9addToListEPPS0_:

0000000000000000 <_ZN4llvm3Use9addToListEPPS0_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x8, [x1]
   c:	mov	x9, x0
  10:	str	x8, [x9, #8]!
  14:	cbz	x8, 30 <_ZN4llvm3Use9addToListEPPS0_+0x30>
  18:	tst	x9, #0x3
  1c:	b.ne	54 <_ZN4llvm3Use9addToListEPPS0_+0x54>  // b.any
  20:	ldr	x10, [x8, #16]
  24:	and	x10, x10, #0x3
  28:	orr	x9, x10, x9
  2c:	str	x9, [x8, #16]
  30:	tst	x1, #0x3
  34:	b.ne	54 <_ZN4llvm3Use9addToListEPPS0_+0x54>  // b.any
  38:	ldr	x8, [x0, #16]
  3c:	and	x8, x8, #0x3
  40:	orr	x8, x8, x1
  44:	str	x8, [x0, #16]
  48:	str	x0, [x1]
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	adrp	x0, 0 <_ZN4llvm3Use9addToListEPPS0_>
  58:	adrp	x1, 0 <_ZN4llvm3Use9addToListEPPS0_>
  5c:	adrp	x3, 0 <_ZN4llvm3Use9addToListEPPS0_>
  60:	add	x0, x0, #0x0
  64:	add	x1, x1, #0x0
  68:	add	x3, x3, #0x0
  6c:	mov	w2, #0xb3                  	// #179
  70:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm17GetElementPtrInst6CreateEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EERKNS_5TwineEPNS_11InstructionE:

0000000000000000 <_ZN4llvm17GetElementPtrInst6CreateEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EERKNS_5TwineEPNS_11InstructionE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	x8, [x1]
  1c:	mov	x19, x5
  20:	mov	x20, x4
  24:	mov	x21, x3
  28:	ldrb	w9, [x8, #8]
  2c:	mov	x22, x2
  30:	mov	x23, x1
  34:	mov	x24, x0
  38:	cmp	w9, #0x10
  3c:	b.ne	48 <_ZN4llvm17GetElementPtrInst6CreateEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EERKNS_5TwineEPNS_11InstructionE+0x48>  // b.any
  40:	ldr	x8, [x8, #16]
  44:	ldr	x8, [x8]
  48:	cbz	x8, dc <_ZN4llvm17GetElementPtrInst6CreateEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EERKNS_5TwineEPNS_11InstructionE+0xdc>
  4c:	ldrb	w9, [x8, #8]
  50:	cmp	w9, #0xf
  54:	b.ne	fc <_ZN4llvm17GetElementPtrInst6CreateEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EERKNS_5TwineEPNS_11InstructionE+0xfc>  // b.any
  58:	ldr	x8, [x8, #24]
  5c:	cbz	x24, 88 <_ZN4llvm17GetElementPtrInst6CreateEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EERKNS_5TwineEPNS_11InstructionE+0x88>
  60:	cmp	x8, x24
  64:	b.eq	8c <_ZN4llvm17GetElementPtrInst6CreateEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EERKNS_5TwineEPNS_11InstructionE+0x8c>  // b.none
  68:	adrp	x0, 0 <_ZN4llvm17GetElementPtrInst6CreateEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EERKNS_5TwineEPNS_11InstructionE>
  6c:	adrp	x1, 0 <_ZN4llvm17GetElementPtrInst6CreateEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EERKNS_5TwineEPNS_11InstructionE>
  70:	adrp	x3, 0 <_ZN4llvm17GetElementPtrInst6CreateEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EERKNS_5TwineEPNS_11InstructionE>
  74:	add	x0, x0, #0x0
  78:	add	x1, x1, #0x0
  7c:	add	x3, x3, #0x0
  80:	mov	w2, #0x3a1                 	// #929
  84:	bl	0 <__assert_fail>
  88:	mov	x24, x8
  8c:	add	w25, w21, #0x1
  90:	mov	w0, #0x48                  	// #72
  94:	mov	w1, w25
  98:	bl	0 <_ZN4llvm4UsernwEmj>
  9c:	mov	x1, x24
  a0:	mov	x2, x23
  a4:	mov	x3, x22
  a8:	mov	x4, x21
  ac:	mov	w5, w25
  b0:	mov	x6, x20
  b4:	mov	x7, x19
  b8:	mov	x26, x0
  bc:	bl	0 <_ZN4llvm17GetElementPtrInst6CreateEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EERKNS_5TwineEPNS_11InstructionE>
  c0:	mov	x0, x26
  c4:	ldp	x20, x19, [sp, #64]
  c8:	ldp	x22, x21, [sp, #48]
  cc:	ldp	x24, x23, [sp, #32]
  d0:	ldp	x26, x25, [sp, #16]
  d4:	ldp	x29, x30, [sp], #80
  d8:	ret
  dc:	adrp	x0, 0 <_ZN4llvm17GetElementPtrInst6CreateEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EERKNS_5TwineEPNS_11InstructionE>
  e0:	adrp	x1, 0 <_ZN4llvm17GetElementPtrInst6CreateEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EERKNS_5TwineEPNS_11InstructionE>
  e4:	adrp	x3, 0 <_ZN4llvm17GetElementPtrInst6CreateEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EERKNS_5TwineEPNS_11InstructionE>
  e8:	add	x0, x0, #0x0
  ec:	add	x1, x1, #0x0
  f0:	add	x3, x3, #0x0
  f4:	mov	w2, #0x69                  	// #105
  f8:	bl	0 <__assert_fail>
  fc:	adrp	x0, 0 <_ZN4llvm17GetElementPtrInst6CreateEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EERKNS_5TwineEPNS_11InstructionE>
 100:	adrp	x1, 0 <_ZN4llvm17GetElementPtrInst6CreateEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EERKNS_5TwineEPNS_11InstructionE>
 104:	adrp	x3, 0 <_ZN4llvm17GetElementPtrInst6CreateEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EERKNS_5TwineEPNS_11InstructionE>
 108:	add	x0, x0, #0x0
 10c:	add	x1, x1, #0x0
 110:	add	x3, x3, #0x0
 114:	mov	w2, #0x108                 	// #264
 118:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm17GetElementPtrInstC2EPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EEjRKNS_5TwineEPNS_11InstructionE:

0000000000000000 <_ZN4llvm17GetElementPtrInstC2EPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EEjRKNS_5TwineEPNS_11InstructionE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x21, x3
  1c:	mov	x22, x2
  20:	mov	x26, x1
  24:	mov	x23, x0
  28:	mov	x0, x1
  2c:	mov	x1, x2
  30:	mov	x2, x3
  34:	mov	x3, x4
  38:	mov	x24, x7
  3c:	mov	x19, x6
  40:	mov	w25, w5
  44:	mov	x20, x4
  48:	bl	0 <_ZN4llvm17GetElementPtrInstC2EPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EEjRKNS_5TwineEPNS_11InstructionE>
  4c:	mov	w8, w25
  50:	mov	w9, #0x18                  	// #24
  54:	mneg	x8, x8, x9
  58:	mov	x1, x0
  5c:	add	x3, x23, x8
  60:	mov	w2, #0x22                  	// #34
  64:	mov	x0, x23
  68:	mov	w4, w25
  6c:	mov	x5, x24
  70:	bl	0 <_ZN4llvm11InstructionC2EPNS_4TypeEjPNS_3UseEjPS0_>
  74:	mov	x0, x26
  78:	mov	x1, x21
  7c:	mov	x2, x20
  80:	str	x26, [x23, #56]
  84:	bl	0 <_ZN4llvm17GetElementPtrInst14getIndexedTypeEPNS_4TypeENS_8ArrayRefIPNS_5ValueEEE>
  88:	ldr	x8, [x23]
  8c:	str	x0, [x23, #64]
  90:	ldrb	w9, [x8, #8]
  94:	cmp	w9, #0x10
  98:	b.ne	a4 <_ZN4llvm17GetElementPtrInstC2EPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EEjRKNS_5TwineEPNS_11InstructionE+0xa4>  // b.any
  9c:	ldr	x8, [x8, #16]
  a0:	ldr	x8, [x8]
  a4:	cbz	x8, ec <_ZN4llvm17GetElementPtrInstC2EPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EEjRKNS_5TwineEPNS_11InstructionE+0xec>
  a8:	ldrb	w9, [x8, #8]
  ac:	cmp	w9, #0xf
  b0:	b.ne	10c <_ZN4llvm17GetElementPtrInstC2EPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EEjRKNS_5TwineEPNS_11InstructionE+0x10c>  // b.any
  b4:	ldr	x8, [x8, #24]
  b8:	cmp	x0, x8
  bc:	b.ne	12c <_ZN4llvm17GetElementPtrInstC2EPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EEjRKNS_5TwineEPNS_11InstructionE+0x12c>  // b.any
  c0:	mov	x0, x23
  c4:	mov	x1, x22
  c8:	mov	x2, x21
  cc:	mov	x3, x20
  d0:	mov	x4, x19
  d4:	ldp	x20, x19, [sp, #64]
  d8:	ldp	x22, x21, [sp, #48]
  dc:	ldp	x24, x23, [sp, #32]
  e0:	ldp	x26, x25, [sp, #16]
  e4:	ldp	x29, x30, [sp], #80
  e8:	b	0 <_ZN4llvm17GetElementPtrInst4initEPNS_5ValueENS_8ArrayRefIS2_EERKNS_5TwineE>
  ec:	adrp	x0, 0 <_ZN4llvm17GetElementPtrInstC2EPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EEjRKNS_5TwineEPNS_11InstructionE>
  f0:	adrp	x1, 0 <_ZN4llvm17GetElementPtrInstC2EPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EEjRKNS_5TwineEPNS_11InstructionE>
  f4:	adrp	x3, 0 <_ZN4llvm17GetElementPtrInstC2EPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EEjRKNS_5TwineEPNS_11InstructionE>
  f8:	add	x0, x0, #0x0
  fc:	add	x1, x1, #0x0
 100:	add	x3, x3, #0x0
 104:	mov	w2, #0x69                  	// #105
 108:	bl	0 <__assert_fail>
 10c:	adrp	x0, 0 <_ZN4llvm17GetElementPtrInstC2EPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EEjRKNS_5TwineEPNS_11InstructionE>
 110:	adrp	x1, 0 <_ZN4llvm17GetElementPtrInstC2EPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EEjRKNS_5TwineEPNS_11InstructionE>
 114:	adrp	x3, 0 <_ZN4llvm17GetElementPtrInstC2EPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EEjRKNS_5TwineEPNS_11InstructionE>
 118:	add	x0, x0, #0x0
 11c:	add	x1, x1, #0x0
 120:	add	x3, x3, #0x0
 124:	mov	w2, #0x108                 	// #264
 128:	bl	0 <__assert_fail>
 12c:	adrp	x0, 0 <_ZN4llvm17GetElementPtrInstC2EPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EEjRKNS_5TwineEPNS_11InstructionE>
 130:	adrp	x1, 0 <_ZN4llvm17GetElementPtrInstC2EPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EEjRKNS_5TwineEPNS_11InstructionE>
 134:	adrp	x3, 0 <_ZN4llvm17GetElementPtrInstC2EPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EEjRKNS_5TwineEPNS_11InstructionE>
 138:	add	x0, x0, #0x0
 13c:	add	x1, x1, #0x0
 140:	add	x3, x3, #0x0
 144:	mov	w2, #0x46a                 	// #1130
 148:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm17GetElementPtrInst16getGEPReturnTypeEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EE:

0000000000000000 <_ZN4llvm17GetElementPtrInst16getGEPReturnTypeEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x2
  14:	mov	x21, x1
  18:	mov	x1, x2
  1c:	mov	x2, x3
  20:	mov	x20, x3
  24:	bl	0 <_ZN4llvm17GetElementPtrInst14getIndexedTypeEPNS_4TypeENS_8ArrayRefIPNS_5ValueEEE>
  28:	cbz	x0, cc <_ZN4llvm17GetElementPtrInst16getGEPReturnTypeEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EE+0xcc>
  2c:	ldr	x9, [x21]
  30:	ldr	w8, [x9, #8]
  34:	and	w10, w8, #0xff
  38:	cmp	w10, #0x10
  3c:	b.ne	50 <_ZN4llvm17GetElementPtrInst16getGEPReturnTypeEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EE+0x50>  // b.any
  40:	ldr	x8, [x9, #16]
  44:	ldr	x8, [x8]
  48:	cbz	x8, 128 <_ZN4llvm17GetElementPtrInst16getGEPReturnTypeEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EE+0x128>
  4c:	ldr	w8, [x8, #8]
  50:	and	w9, w8, #0xff
  54:	cmp	w9, #0xf
  58:	b.ne	ec <_ZN4llvm17GetElementPtrInst16getGEPReturnTypeEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EE+0xec>  // b.any
  5c:	lsr	w1, w8, #8
  60:	bl	0 <_ZN4llvm11PointerType3getEPNS_4TypeEj>
  64:	ldr	x8, [x21]
  68:	ldrb	w9, [x8, #8]
  6c:	cmp	w9, #0x10
  70:	b.ne	80 <_ZN4llvm17GetElementPtrInst16getGEPReturnTypeEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EE+0x80>  // b.any
  74:	cbz	x8, 10c <_ZN4llvm17GetElementPtrInst16getGEPReturnTypeEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EE+0x10c>
  78:	ldr	w1, [x8, #32]
  7c:	b	bc <_ZN4llvm17GetElementPtrInst16getGEPReturnTypeEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EE+0xbc>
  80:	cbz	x20, a4 <_ZN4llvm17GetElementPtrInst16getGEPReturnTypeEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EE+0xa4>
  84:	lsl	x8, x20, #3
  88:	ldr	x9, [x19], #8
  8c:	ldr	x9, [x9]
  90:	ldrb	w10, [x9, #8]
  94:	cmp	w10, #0x10
  98:	b.eq	b4 <_ZN4llvm17GetElementPtrInst16getGEPReturnTypeEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EE+0xb4>  // b.none
  9c:	subs	x8, x8, #0x8
  a0:	b.ne	88 <_ZN4llvm17GetElementPtrInst16getGEPReturnTypeEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EE+0x88>  // b.any
  a4:	ldp	x20, x19, [sp, #32]
  a8:	ldr	x21, [sp, #16]
  ac:	ldp	x29, x30, [sp], #48
  b0:	ret
  b4:	cbz	x9, 10c <_ZN4llvm17GetElementPtrInst16getGEPReturnTypeEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EE+0x10c>
  b8:	ldr	w1, [x9, #32]
  bc:	ldp	x20, x19, [sp, #32]
  c0:	ldr	x21, [sp, #16]
  c4:	ldp	x29, x30, [sp], #48
  c8:	b	0 <_ZN4llvm10VectorType3getEPNS_4TypeENS_12ElementCountE>
  cc:	adrp	x0, 0 <_ZN4llvm17GetElementPtrInst16getGEPReturnTypeEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EE>
  d0:	adrp	x1, 0 <_ZN4llvm17GetElementPtrInst16getGEPReturnTypeEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EE>
  d4:	adrp	x3, 0 <_ZN4llvm17GetElementPtrInst16getGEPReturnTypeEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EE>
  d8:	add	x0, x0, #0x0
  dc:	add	x1, x1, #0x0
  e0:	add	x3, x3, #0x0
  e4:	mov	w2, #0x375                 	// #885
  e8:	bl	0 <__assert_fail>
  ec:	adrp	x0, 0 <_ZN4llvm17GetElementPtrInst16getGEPReturnTypeEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EE>
  f0:	adrp	x1, 0 <_ZN4llvm17GetElementPtrInst16getGEPReturnTypeEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EE>
  f4:	adrp	x3, 0 <_ZN4llvm17GetElementPtrInst16getGEPReturnTypeEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EE>
  f8:	add	x0, x0, #0x0
  fc:	add	x1, x1, #0x0
 100:	add	x3, x3, #0x0
 104:	mov	w2, #0x108                 	// #264
 108:	bl	0 <__assert_fail>
 10c:	adrp	x0, 0 <_ZN4llvm17GetElementPtrInst16getGEPReturnTypeEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EE>
 110:	adrp	x1, 0 <_ZN4llvm17GetElementPtrInst16getGEPReturnTypeEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EE>
 114:	adrp	x3, 0 <_ZN4llvm17GetElementPtrInst16getGEPReturnTypeEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EE>
 118:	add	x0, x0, #0x0
 11c:	add	x1, x1, #0x0
 120:	add	x3, x3, #0x0
 124:	b	140 <_ZN4llvm17GetElementPtrInst16getGEPReturnTypeEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EE+0x140>
 128:	adrp	x0, 0 <_ZN4llvm17GetElementPtrInst16getGEPReturnTypeEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EE>
 12c:	adrp	x1, 0 <_ZN4llvm17GetElementPtrInst16getGEPReturnTypeEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EE>
 130:	adrp	x3, 0 <_ZN4llvm17GetElementPtrInst16getGEPReturnTypeEPNS_4TypeEPNS_5ValueENS_8ArrayRefIS4_EE>
 134:	add	x0, x0, #0x0
 138:	add	x1, x1, #0x0
 13c:	add	x3, x3, #0x0
 140:	mov	w2, #0x69                  	// #105
 144:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm16UnaryInstructionC2EPNS_4TypeEjPNS_5ValueEPNS_11InstructionE:

0000000000000000 <_ZN4llvm16UnaryInstructionC2EPNS_4TypeEjPNS_5ValueEPNS_11InstructionE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	sub	x20, x0, #0x18
  14:	mov	x5, x4
  18:	mov	x19, x3
  1c:	mov	w4, #0x1                   	// #1
  20:	mov	x3, x20
  24:	mov	x21, x0
  28:	bl	0 <_ZN4llvm11InstructionC2EPNS_4TypeEjPNS_3UseEjPS0_>
  2c:	ldur	x8, [x21, #-24]
  30:	cbz	x8, 58 <_ZN4llvm16UnaryInstructionC2EPNS_4TypeEjPNS_5ValueEPNS_11InstructionE+0x58>
  34:	ldp	x9, x8, [x20, #8]
  38:	and	x8, x8, #0xfffffffffffffffc
  3c:	str	x9, [x8]
  40:	ldr	x9, [x20, #8]
  44:	cbz	x9, 58 <_ZN4llvm16UnaryInstructionC2EPNS_4TypeEjPNS_5ValueEPNS_11InstructionE+0x58>
  48:	ldr	x10, [x9, #16]
  4c:	and	x10, x10, #0x3
  50:	orr	x8, x10, x8
  54:	str	x8, [x9, #16]
  58:	str	x19, [x20]
  5c:	cbz	x19, 78 <_ZN4llvm16UnaryInstructionC2EPNS_4TypeEjPNS_5ValueEPNS_11InstructionE+0x78>
  60:	add	x1, x19, #0x8
  64:	mov	x0, x20
  68:	ldp	x20, x19, [sp, #32]
  6c:	ldr	x21, [sp, #16]
  70:	ldp	x29, x30, [sp], #48
  74:	b	0 <_ZN4llvm16UnaryInstructionC2EPNS_4TypeEjPNS_5ValueEPNS_11InstructionE>
  78:	ldp	x20, x19, [sp, #32]
  7c:	ldr	x21, [sp, #16]
  80:	ldp	x29, x30, [sp], #48
  84:	ret

RandomIRBuilder.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #96]
   8:	str	x23, [sp, #112]
   c:	stp	x22, x21, [sp, #128]
  10:	stp	x20, x19, [sp, #144]
  14:	add	x29, sp, #0x60
  18:	adrp	x8, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
  1c:	adrp	x9, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
  20:	mov	x20, x2
  24:	mov	x21, x1
  28:	mov	x22, x0
  2c:	add	x8, x8, #0x0
  30:	add	x9, x9, #0x0
  34:	mov	x0, sp
  38:	sub	x1, x29, #0x20
  3c:	mov	w2, #0x1                   	// #1
  40:	mov	x19, x3
  44:	stp	x9, x8, [x29, #-16]
  48:	bl	0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
  4c:	ldur	x8, [x29, #-16]
  50:	cbz	x8, 64 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE+0x64>
  54:	sub	x0, x29, #0x20
  58:	sub	x1, x29, #0x20
  5c:	mov	w2, #0x3                   	// #3
  60:	blr	x8
  64:	mov	x6, sp
  68:	mov	x0, x22
  6c:	mov	x1, x21
  70:	mov	x2, x20
  74:	mov	x3, x19
  78:	mov	x4, xzr
  7c:	mov	x5, xzr
  80:	mov	x23, sp
  84:	bl	d8 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE>
  88:	ldr	x8, [sp, #48]
  8c:	mov	x19, x0
  90:	cbz	x8, a4 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE+0xa4>
  94:	add	x0, x23, #0x20
  98:	mov	w2, #0x3                   	// #3
  9c:	mov	x1, x0
  a0:	blr	x8
  a4:	ldr	x8, [sp, #16]
  a8:	cbz	x8, bc <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE+0xbc>
  ac:	mov	x0, sp
  b0:	mov	x1, sp
  b4:	mov	w2, #0x3                   	// #3
  b8:	blr	x8
  bc:	mov	x0, x19
  c0:	ldp	x20, x19, [sp, #144]
  c4:	ldp	x22, x21, [sp, #128]
  c8:	ldr	x23, [sp, #112]
  cc:	ldp	x29, x30, [sp, #96]
  d0:	add	sp, sp, #0xa0
  d4:	ret

00000000000000d8 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE>:
  d8:	sub	sp, sp, #0x120
  dc:	stp	x29, x30, [sp, #192]
  e0:	stp	x28, x27, [sp, #208]
  e4:	stp	x26, x25, [sp, #224]
  e8:	stp	x24, x23, [sp, #240]
  ec:	stp	x22, x21, [sp, #256]
  f0:	stp	x20, x19, [sp, #272]
  f4:	add	x29, sp, #0xc0
  f8:	mov	x22, x0
  fc:	add	x24, x2, x3, lsl #3
 100:	add	x25, sp, #0x60
 104:	sub	x0, x29, #0x30
 108:	mov	x23, x6
 10c:	mov	x19, x3
 110:	mov	x20, x2
 114:	mov	x21, x1
 118:	stp	x4, x5, [sp, #96]
 11c:	stp	x2, x24, [x29, #-48]
 120:	stp	x25, x6, [x29, #-32]
 124:	bl	bd0 <_ZN4llvm20filter_iterator_baseIPKPNS_11InstructionEZNS_15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIS2_EENS8_IPNS_5ValueEEENS_8fuzzerop10SourcePredEE3$_0St26bidirectional_iterator_tagE13findNextValidEv>
 128:	sub	x0, x29, #0x50
 12c:	stp	x24, x24, [x29, #-80]
 130:	stp	x25, x23, [x29, #-64]
 134:	bl	bd0 <_ZN4llvm20filter_iterator_baseIPKPNS_11InstructionEZNS_15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIS2_EENS8_IPNS_5ValueEEENS_8fuzzerop10SourcePredEE3$_0St26bidirectional_iterator_tagE13findNextValidEv>
 138:	ldp	q0, q1, [x29, #-48]
 13c:	ldur	x26, [x29, #-80]
 140:	mov	x24, xzr
 144:	stp	q0, q1, [x29, #-48]
 148:	ldur	x27, [x29, #-48]
 14c:	stp	q0, q1, [sp, #64]
 150:	cmp	x27, x26
 154:	b.eq	1a4 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0xcc>  // b.none
 158:	mov	w28, #0x1                   	// #1
 15c:	mov	w25, #0x1                   	// #1
 160:	sub	x0, x29, #0x50
 164:	sub	x2, x29, #0x50
 168:	mov	x1, x22
 16c:	stp	x28, x25, [x29, #-80]
 170:	bl	0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 174:	cmp	x0, #0x1
 178:	b.hi	180 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0xa8>  // b.pmore
 17c:	ldr	x24, [x27]
 180:	add	x8, x27, #0x8
 184:	sub	x0, x29, #0x30
 188:	stur	x8, [x29, #-48]
 18c:	bl	bd0 <_ZN4llvm20filter_iterator_baseIPKPNS_11InstructionEZNS_15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIS2_EENS8_IPNS_5ValueEEENS_8fuzzerop10SourcePredEE3$_0St26bidirectional_iterator_tagE13findNextValidEv>
 190:	ldur	x27, [x29, #-48]
 194:	add	x25, x25, #0x1
 198:	cmp	x27, x26
 19c:	b.ne	160 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0x88>  // b.any
 1a0:	b	1a8 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0xd0>
 1a4:	mov	w25, #0x1                   	// #1
 1a8:	mov	w8, #0x1                   	// #1
 1ac:	sub	x0, x29, #0x30
 1b0:	sub	x2, x29, #0x30
 1b4:	mov	x1, x22
 1b8:	stp	x8, x25, [x29, #-48]
 1bc:	bl	0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 1c0:	cbz	x25, 29c <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0x1c4>
 1c4:	cmp	x0, #0x1
 1c8:	csel	x24, x24, xzr, hi  // hi = pmore
 1cc:	cbnz	x24, 278 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0x1a0>
 1d0:	str	xzr, [sp, #16]
 1d4:	ldr	x8, [x23, #16]
 1d8:	ldp	x25, x24, [sp, #96]
 1dc:	cbz	x8, 1f8 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0x120>
 1e0:	mov	x0, sp
 1e4:	mov	w2, #0x2                   	// #2
 1e8:	mov	x1, x23
 1ec:	blr	x8
 1f0:	ldr	q0, [x23, #16]
 1f4:	str	q0, [sp, #16]
 1f8:	str	xzr, [sp, #48]
 1fc:	ldr	x8, [x23, #48]
 200:	cbz	x8, 220 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0x148>
 204:	mov	x9, sp
 208:	add	x0, x9, #0x20
 20c:	add	x1, x23, #0x20
 210:	mov	w2, #0x2                   	// #2
 214:	blr	x8
 218:	ldr	q0, [x23, #48]
 21c:	str	q0, [sp, #48]
 220:	mov	x6, sp
 224:	mov	x0, x22
 228:	mov	x1, x21
 22c:	mov	x2, x20
 230:	mov	x3, x19
 234:	mov	x4, x25
 238:	mov	x5, x24
 23c:	mov	x23, sp
 240:	bl	2bc <_ZN4llvm15RandomIRBuilder9newSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE>
 244:	ldr	x8, [sp, #48]
 248:	mov	x24, x0
 24c:	cbz	x8, 260 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0x188>
 250:	add	x0, x23, #0x20
 254:	mov	w2, #0x3                   	// #3
 258:	mov	x1, x0
 25c:	blr	x8
 260:	ldr	x8, [sp, #16]
 264:	cbz	x8, 278 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0x1a0>
 268:	mov	x0, sp
 26c:	mov	x1, sp
 270:	mov	w2, #0x3                   	// #3
 274:	blr	x8
 278:	mov	x0, x24
 27c:	ldp	x20, x19, [sp, #272]
 280:	ldp	x22, x21, [sp, #256]
 284:	ldp	x24, x23, [sp, #240]
 288:	ldp	x26, x25, [sp, #224]
 28c:	ldp	x28, x27, [sp, #208]
 290:	ldp	x29, x30, [sp, #192]
 294:	add	sp, sp, #0x120
 298:	ret
 29c:	adrp	x0, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 2a0:	adrp	x1, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 2a4:	adrp	x3, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 2a8:	add	x0, x0, #0x0
 2ac:	add	x1, x1, #0x0
 2b0:	add	x3, x3, #0x0
 2b4:	mov	w2, #0x2d                  	// #45
 2b8:	bl	0 <__assert_fail>

00000000000002bc <_ZN4llvm15RandomIRBuilder9newSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE>:
 2bc:	sub	sp, sp, #0xe0
 2c0:	stp	x29, x30, [sp, #128]
 2c4:	stp	x28, x27, [sp, #144]
 2c8:	stp	x26, x25, [sp, #160]
 2cc:	stp	x24, x23, [sp, #176]
 2d0:	stp	x22, x21, [sp, #192]
 2d4:	stp	x20, x19, [sp, #208]
 2d8:	add	x29, sp, #0x80
 2dc:	mov	x23, x4
 2e0:	mov	x25, x3
 2e4:	ldr	x3, [x0, #5000]
 2e8:	ldr	w4, [x0, #5008]
 2ec:	mov	x26, x2
 2f0:	str	x1, [sp, #16]
 2f4:	mov	x20, x0
 2f8:	add	x0, x6, #0x20
 2fc:	sub	x8, x29, #0x28
 300:	mov	x1, x23
 304:	mov	x2, x5
 308:	mov	x22, x6
 30c:	mov	x21, x5
 310:	bl	0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 314:	ldp	x27, x24, [x29, #-40]
 318:	cmp	x27, x24
 31c:	b.eq	444 <_ZN4llvm15RandomIRBuilder9newSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0x188>  // b.none
 320:	stp	x26, x23, [sp]
 324:	mov	x23, x21
 328:	mov	x21, x25
 32c:	mov	x28, xzr
 330:	mov	x19, xzr
 334:	mov	w25, #0x1                   	// #1
 338:	ldr	x26, [x27], #8
 33c:	add	x28, x28, #0x1
 340:	sub	x0, x29, #0x10
 344:	sub	x2, x29, #0x10
 348:	mov	x1, x20
 34c:	stp	x25, x28, [x29, #-16]
 350:	bl	0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 354:	cmp	x0, #0x1
 358:	csel	x19, x19, x26, hi  // hi = pmore
 35c:	cmp	x24, x27
 360:	b.ne	338 <_ZN4llvm15RandomIRBuilder9newSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0x7c>  // b.any
 364:	ldur	x27, [x29, #-40]
 368:	mov	x25, x21
 36c:	mov	x21, x23
 370:	ldp	x26, x23, [sp]
 374:	cbz	x27, 380 <_ZN4llvm15RandomIRBuilder9newSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0xc4>
 378:	mov	x0, x27
 37c:	bl	0 <_ZdlPv>
 380:	str	xzr, [sp, #40]
 384:	ldr	x8, [x22, #16]
 388:	cbz	x8, 3a4 <_ZN4llvm15RandomIRBuilder9newSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0xe8>
 38c:	add	x0, sp, #0x18
 390:	mov	w2, #0x2                   	// #2
 394:	mov	x1, x22
 398:	blr	x8
 39c:	ldr	q0, [x22, #16]
 3a0:	stur	q0, [sp, #40]
 3a4:	str	xzr, [sp, #72]
 3a8:	ldr	x8, [x22, #48]
 3ac:	cbz	x8, 3cc <_ZN4llvm15RandomIRBuilder9newSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0x110>
 3b0:	add	x9, sp, #0x18
 3b4:	add	x0, x9, #0x20
 3b8:	add	x1, x22, #0x20
 3bc:	mov	w2, #0x2                   	// #2
 3c0:	blr	x8
 3c4:	ldr	q0, [x22, #48]
 3c8:	stur	q0, [sp, #72]
 3cc:	add	x6, sp, #0x18
 3d0:	mov	x0, x20
 3d4:	mov	x2, x26
 3d8:	mov	x3, x25
 3dc:	mov	x4, x23
 3e0:	mov	x5, x21
 3e4:	add	x24, sp, #0x18
 3e8:	bl	5dc <_ZN4llvm15RandomIRBuilder11findPointerERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE>
 3ec:	ldr	x8, [sp, #72]
 3f0:	mov	x25, x0
 3f4:	cbz	x8, 408 <_ZN4llvm15RandomIRBuilder9newSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0x14c>
 3f8:	add	x0, x24, #0x20
 3fc:	mov	w2, #0x3                   	// #3
 400:	mov	x1, x0
 404:	blr	x8
 408:	ldr	x8, [sp, #40]
 40c:	cbz	x8, 420 <_ZN4llvm15RandomIRBuilder9newSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0x164>
 410:	add	x0, sp, #0x18
 414:	add	x1, sp, #0x18
 418:	mov	w2, #0x3                   	// #3
 41c:	blr	x8
 420:	ldr	x24, [sp, #16]
 424:	cbz	x25, 514 <_ZN4llvm15RandomIRBuilder9newSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0x258>
 428:	mov	x0, x24
 42c:	bl	0 <_ZNK4llvm10BasicBlock19getFirstInsertionPtEv>
 430:	ldrb	w8, [x25, #16]
 434:	cmp	w8, #0x18
 438:	b.cs	454 <_ZN4llvm15RandomIRBuilder9newSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0x198>  // b.hs, b.nlast
 43c:	mov	x26, x0
 440:	b	464 <_ZN4llvm15RandomIRBuilder9newSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0x1a8>
 444:	mov	x28, xzr
 448:	mov	x19, xzr
 44c:	cbnz	x27, 378 <_ZN4llvm15RandomIRBuilder9newSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0xbc>
 450:	b	380 <_ZN4llvm15RandomIRBuilder9newSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0xc4>
 454:	ldr	x26, [x25, #32]
 458:	add	x8, x24, #0x28
 45c:	cmp	x8, x26
 460:	b.eq	5bc <_ZN4llvm15RandomIRBuilder9newSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0x300>  // b.none
 464:	mov	w0, #0x40                  	// #64
 468:	mov	w1, #0x1                   	// #1
 46c:	bl	0 <_ZN4llvm4UsernwEmj>
 470:	ldr	x8, [x25]
 474:	cbz	x8, 55c <_ZN4llvm15RandomIRBuilder9newSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0x2a0>
 478:	ldrb	w9, [x8, #8]
 47c:	cmp	w9, #0xf
 480:	b.ne	57c <_ZN4llvm15RandomIRBuilder9newSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0x2c0>  // b.any
 484:	ldr	x27, [x8, #24]
 488:	adrp	x1, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 48c:	mov	x24, x0
 490:	add	x1, x1, #0x0
 494:	sub	x0, x29, #0x28
 498:	bl	0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 49c:	ldrb	w8, [x26]
 4a0:	tbnz	w8, #2, 59c <_ZN4llvm15RandomIRBuilder9newSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0x2e0>
 4a4:	sub	x8, x26, #0x18
 4a8:	cmp	x26, #0x0
 4ac:	csel	x4, xzr, x8, eq  // eq = none
 4b0:	sub	x3, x29, #0x28
 4b4:	mov	x0, x24
 4b8:	mov	x1, x27
 4bc:	mov	x2, x25
 4c0:	bl	0 <_ZN4llvm8LoadInstC1EPNS_4TypeEPNS_5ValueERKNS_5TwineEPNS_11InstructionE>
 4c4:	mov	x0, x22
 4c8:	mov	x1, x23
 4cc:	mov	x2, x21
 4d0:	mov	x3, x24
 4d4:	bl	0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 4d8:	tbz	w0, #0, 50c <_ZN4llvm15RandomIRBuilder9newSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0x250>
 4dc:	cbz	x28, 53c <_ZN4llvm15RandomIRBuilder9newSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0x280>
 4e0:	lsl	x21, x28, #1
 4e4:	mov	w8, #0x1                   	// #1
 4e8:	sub	x0, x29, #0x28
 4ec:	sub	x2, x29, #0x28
 4f0:	mov	x1, x20
 4f4:	stp	x8, x21, [x29, #-40]
 4f8:	bl	0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 4fc:	cmp	x0, x28
 500:	csel	x19, x19, x24, hi  // hi = pmore
 504:	mov	x28, x21
 508:	b	514 <_ZN4llvm15RandomIRBuilder9newSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0x258>
 50c:	mov	x0, x24
 510:	bl	0 <_ZN4llvm11Instruction15eraseFromParentEv>
 514:	cbz	x28, 53c <_ZN4llvm15RandomIRBuilder9newSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0x280>
 518:	mov	x0, x19
 51c:	ldp	x20, x19, [sp, #208]
 520:	ldp	x22, x21, [sp, #192]
 524:	ldp	x24, x23, [sp, #176]
 528:	ldp	x26, x25, [sp, #160]
 52c:	ldp	x28, x27, [sp, #144]
 530:	ldp	x29, x30, [sp, #128]
 534:	add	sp, sp, #0xe0
 538:	ret
 53c:	adrp	x0, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 540:	adrp	x1, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 544:	adrp	x3, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 548:	add	x0, x0, #0x0
 54c:	add	x1, x1, #0x0
 550:	add	x3, x3, #0x0
 554:	mov	w2, #0x42                  	// #66
 558:	bl	0 <__assert_fail>
 55c:	adrp	x0, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 560:	adrp	x1, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 564:	adrp	x3, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 568:	add	x0, x0, #0x0
 56c:	add	x1, x1, #0x0
 570:	add	x3, x3, #0x0
 574:	mov	w2, #0x69                  	// #105
 578:	bl	0 <__assert_fail>
 57c:	adrp	x0, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 580:	adrp	x1, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 584:	adrp	x3, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 588:	add	x0, x0, #0x0
 58c:	add	x1, x1, #0x0
 590:	add	x3, x3, #0x0
 594:	mov	w2, #0x108                 	// #264
 598:	bl	0 <__assert_fail>
 59c:	adrp	x0, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 5a0:	adrp	x1, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 5a4:	adrp	x3, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 5a8:	add	x0, x0, #0x0
 5ac:	add	x1, x1, #0x0
 5b0:	add	x3, x3, #0x0
 5b4:	mov	w2, #0x8b                  	// #139
 5b8:	bl	0 <__assert_fail>
 5bc:	adrp	x0, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 5c0:	adrp	x1, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 5c4:	adrp	x3, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 5c8:	add	x0, x0, #0x0
 5cc:	add	x1, x1, #0x0
 5d0:	add	x3, x3, #0x0
 5d4:	mov	w2, #0x36                  	// #54
 5d8:	bl	0 <__assert_fail>

00000000000005dc <_ZN4llvm15RandomIRBuilder11findPointerERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE>:
 5dc:	sub	sp, sp, #0xb0
 5e0:	stp	x29, x30, [sp, #112]
 5e4:	stp	x24, x23, [sp, #128]
 5e8:	stp	x22, x21, [sp, #144]
 5ec:	stp	x20, x19, [sp, #160]
 5f0:	add	x29, sp, #0x70
 5f4:	mov	x19, x0
 5f8:	add	x21, x2, x3, lsl #3
 5fc:	add	x22, sp, #0x20
 600:	sub	x0, x29, #0x20
 604:	mov	x20, x6
 608:	stp	x4, x5, [sp, #32]
 60c:	stp	x2, x21, [x29, #-32]
 610:	stp	x22, x6, [x29, #-16]
 614:	bl	c20 <_ZN4llvm20filter_iterator_baseIPKPNS_11InstructionEZNS_15RandomIRBuilder11findPointerERNS_10BasicBlockENS_8ArrayRefIS2_EENS8_IPNS_5ValueEEENS_8fuzzerop10SourcePredEE3$_1St26bidirectional_iterator_tagE13findNextValidEv>
 618:	add	x0, sp, #0x30
 61c:	stp	x21, x21, [sp, #48]
 620:	stp	x22, x20, [sp, #64]
 624:	bl	c20 <_ZN4llvm20filter_iterator_baseIPKPNS_11InstructionEZNS_15RandomIRBuilder11findPointerERNS_10BasicBlockENS_8ArrayRefIS2_EENS8_IPNS_5ValueEEENS_8fuzzerop10SourcePredEE3$_1St26bidirectional_iterator_tagE13findNextValidEv>
 628:	ldp	q0, q1, [x29, #-32]
 62c:	ldr	x21, [sp, #48]
 630:	stp	q0, q1, [x29, #-32]
 634:	ldur	x22, [x29, #-32]
 638:	stp	q0, q1, [sp]
 63c:	cmp	x22, x21
 640:	b.eq	698 <_ZN4llvm15RandomIRBuilder11findPointerERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0xbc>  // b.none
 644:	mov	x20, xzr
 648:	mov	w23, #0x1                   	// #1
 64c:	mov	w24, #0x1                   	// #1
 650:	add	x0, sp, #0x30
 654:	add	x2, sp, #0x30
 658:	mov	x1, x19
 65c:	stp	x23, x24, [sp, #48]
 660:	bl	0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 664:	cmp	x0, #0x1
 668:	b.hi	670 <_ZN4llvm15RandomIRBuilder11findPointerERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0x94>  // b.pmore
 66c:	ldr	x20, [x22]
 670:	add	x8, x22, #0x8
 674:	sub	x0, x29, #0x20
 678:	stur	x8, [x29, #-32]
 67c:	bl	c20 <_ZN4llvm20filter_iterator_baseIPKPNS_11InstructionEZNS_15RandomIRBuilder11findPointerERNS_10BasicBlockENS_8ArrayRefIS2_EENS8_IPNS_5ValueEEENS_8fuzzerop10SourcePredEE3$_1St26bidirectional_iterator_tagE13findNextValidEv>
 680:	ldur	x22, [x29, #-32]
 684:	add	x24, x24, #0x1
 688:	cmp	x22, x21
 68c:	b.ne	650 <_ZN4llvm15RandomIRBuilder11findPointerERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0x74>  // b.any
 690:	cmp	x24, #0x1
 694:	b.ne	69c <_ZN4llvm15RandomIRBuilder11findPointerERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE+0xc0>  // b.any
 698:	mov	x20, xzr
 69c:	mov	x0, x20
 6a0:	ldp	x20, x19, [sp, #160]
 6a4:	ldp	x22, x21, [sp, #144]
 6a8:	ldp	x24, x23, [sp, #128]
 6ac:	ldp	x29, x30, [sp, #112]
 6b0:	add	sp, sp, #0xb0
 6b4:	ret

00000000000006b8 <_ZN4llvm15RandomIRBuilder13connectToSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE>:
 6b8:	sub	sp, sp, #0x90
 6bc:	stp	x29, x30, [sp, #48]
 6c0:	stp	x28, x27, [sp, #64]
 6c4:	stp	x26, x25, [sp, #80]
 6c8:	stp	x24, x23, [sp, #96]
 6cc:	stp	x22, x21, [sp, #112]
 6d0:	stp	x20, x19, [sp, #128]
 6d4:	add	x29, sp, #0x30
 6d8:	mov	x19, x4
 6dc:	mov	x23, x0
 6e0:	stp	x1, x2, [sp]
 6e4:	str	x3, [sp, #16]
 6e8:	cbz	x3, 810 <_ZN4llvm15RandomIRBuilder13connectToSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE+0x158>
 6ec:	mov	w21, #0x1                   	// #1
 6f0:	mov	x25, xzr
 6f4:	mov	x26, xzr
 6f8:	add	x8, x2, x3, lsl #3
 6fc:	mov	w22, #0x1                   	// #1
 700:	movk	w21, #0x4800, lsl #16
 704:	mov	w20, #0xb0000000            	// #-1342177280
 708:	mov	x28, x2
 70c:	str	x8, [sp, #24]
 710:	ldr	x8, [x28]
 714:	cbz	x8, 8a4 <_ZN4llvm15RandomIRBuilder13connectToSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE+0x1ec>
 718:	ldrb	w9, [x8, #16]
 71c:	cmp	w9, #0x50
 720:	b.ne	73c <_ZN4llvm15RandomIRBuilder13connectToSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE+0x84>  // b.any
 724:	ldur	x9, [x8, #-24]
 728:	cbz	x9, 73c <_ZN4llvm15RandomIRBuilder13connectToSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE+0x84>
 72c:	ldrb	w10, [x9, #16]
 730:	cbnz	w10, 73c <_ZN4llvm15RandomIRBuilder13connectToSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE+0x84>
 734:	ldrb	w9, [x9, #33]
 738:	tbnz	w9, #5, 7fc <_ZN4llvm15RandomIRBuilder13connectToSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE+0x144>
 73c:	ldr	w9, [x8, #20]
 740:	tbnz	w9, #30, 75c <_ZN4llvm15RandomIRBuilder13connectToSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE+0xa4>
 744:	and	w9, w9, #0xfffffff
 748:	mov	w10, #0x18                  	// #24
 74c:	mneg	x10, x9, x10
 750:	add	x24, x8, x10
 754:	cbnz	x9, 768 <_ZN4llvm15RandomIRBuilder13connectToSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE+0xb0>
 758:	b	7fc <_ZN4llvm15RandomIRBuilder13connectToSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE+0x144>
 75c:	ldur	x24, [x8, #-8]
 760:	and	x9, x9, #0xfffffff
 764:	cbz	x9, 7fc <_ZN4llvm15RandomIRBuilder13connectToSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE+0x144>
 768:	add	x8, x9, x9, lsl #1
 76c:	lsl	x27, x8, #3
 770:	ldr	x8, [x24]
 774:	ldr	x9, [x19]
 778:	ldr	x8, [x8]
 77c:	cmp	x8, x9
 780:	b.ne	7dc <_ZN4llvm15RandomIRBuilder13connectToSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE+0x124>  // b.any
 784:	ldr	x8, [x28]
 788:	ldrb	w8, [x8, #16]
 78c:	sub	w8, w8, #0x3a
 790:	cmp	w8, #0x1f
 794:	b.hi	7bc <_ZN4llvm15RandomIRBuilder13connectToSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE+0x104>  // b.pmore
 798:	lsl	w8, w22, w8
 79c:	tst	w8, w21
 7a0:	b.ne	7ec <_ZN4llvm15RandomIRBuilder13connectToSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE+0x134>  // b.any
 7a4:	tst	w8, w20
 7a8:	b.eq	7bc <_ZN4llvm15RandomIRBuilder13connectToSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE+0x104>  // b.none
 7ac:	mov	x0, x24
 7b0:	bl	0 <_ZNK4llvm3Use12getOperandNoEv>
 7b4:	cmp	w0, #0x1
 7b8:	b.hi	7dc <_ZN4llvm15RandomIRBuilder13connectToSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE+0x124>  // b.pmore
 7bc:	add	x26, x26, #0x1
 7c0:	sub	x0, x29, #0x10
 7c4:	sub	x2, x29, #0x10
 7c8:	mov	x1, x23
 7cc:	stp	x22, x26, [x29, #-16]
 7d0:	bl	0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 7d4:	cmp	x0, #0x1
 7d8:	csel	x25, x25, x24, hi  // hi = pmore
 7dc:	subs	x27, x27, #0x18
 7e0:	add	x24, x24, #0x18
 7e4:	b.ne	770 <_ZN4llvm15RandomIRBuilder13connectToSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE+0xb8>  // b.any
 7e8:	b	7fc <_ZN4llvm15RandomIRBuilder13connectToSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE+0x144>
 7ec:	mov	x0, x24
 7f0:	bl	0 <_ZNK4llvm3Use12getOperandNoEv>
 7f4:	cbnz	w0, 7dc <_ZN4llvm15RandomIRBuilder13connectToSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE+0x124>
 7f8:	b	7bc <_ZN4llvm15RandomIRBuilder13connectToSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE+0x104>
 7fc:	ldr	x8, [sp, #24]
 800:	add	x28, x28, #0x8
 804:	cmp	x28, x8
 808:	b.ne	710 <_ZN4llvm15RandomIRBuilder13connectToSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE+0x58>  // b.any
 80c:	b	818 <_ZN4llvm15RandomIRBuilder13connectToSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE+0x160>
 810:	mov	x26, xzr
 814:	mov	x25, xzr
 818:	adds	x8, x26, #0x1
 81c:	mov	w9, #0x1                   	// #1
 820:	sub	x0, x29, #0x10
 824:	sub	x2, x29, #0x10
 828:	mov	x1, x23
 82c:	stp	x9, x8, [x29, #-16]
 830:	bl	0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 834:	cmn	x26, #0x1
 838:	b.cs	8c4 <_ZN4llvm15RandomIRBuilder13connectToSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE+0x20c>  // b.hs, b.nlast
 83c:	ldp	x2, x3, [sp, #8]
 840:	cmp	x0, #0x1
 844:	csel	x24, x25, xzr, hi  // hi = pmore
 848:	cbz	x24, 874 <_ZN4llvm15RandomIRBuilder13connectToSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE+0x1bc>
 84c:	mov	x0, x24
 850:	bl	0 <_ZNK4llvm3Use7getUserEv>
 854:	mov	x20, x0
 858:	mov	x0, x24
 85c:	bl	0 <_ZNK4llvm3Use12getOperandNoEv>
 860:	mov	w1, w0
 864:	mov	x0, x20
 868:	mov	x2, x19
 86c:	bl	0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 870:	b	884 <_ZN4llvm15RandomIRBuilder13connectToSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE+0x1cc>
 874:	ldr	x1, [sp]
 878:	mov	x0, x23
 87c:	mov	x4, x19
 880:	bl	8e4 <_ZN4llvm15RandomIRBuilder7newSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE>
 884:	ldp	x20, x19, [sp, #128]
 888:	ldp	x22, x21, [sp, #112]
 88c:	ldp	x24, x23, [sp, #96]
 890:	ldp	x26, x25, [sp, #80]
 894:	ldp	x28, x27, [sp, #64]
 898:	ldp	x29, x30, [sp, #48]
 89c:	add	sp, sp, #0x90
 8a0:	ret
 8a4:	adrp	x0, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 8a8:	adrp	x1, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 8ac:	adrp	x3, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 8b0:	add	x0, x0, #0x0
 8b4:	add	x1, x1, #0x0
 8b8:	add	x3, x3, #0x0
 8bc:	mov	w2, #0x69                  	// #105
 8c0:	bl	0 <__assert_fail>
 8c4:	adrp	x0, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 8c8:	adrp	x1, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 8cc:	adrp	x3, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 8d0:	add	x0, x0, #0x0
 8d4:	add	x1, x1, #0x0
 8d8:	add	x3, x3, #0x0
 8dc:	mov	w2, #0x2d                  	// #45
 8e0:	bl	0 <__assert_fail>

00000000000008e4 <_ZN4llvm15RandomIRBuilder7newSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE>:
 8e4:	sub	sp, sp, #0xd0
 8e8:	stp	x29, x30, [sp, #128]
 8ec:	str	x25, [sp, #144]
 8f0:	stp	x24, x23, [sp, #160]
 8f4:	stp	x22, x21, [sp, #176]
 8f8:	stp	x20, x19, [sp, #192]
 8fc:	add	x29, sp, #0x80
 900:	adrp	x8, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 904:	adrp	x9, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 908:	adrp	x10, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 90c:	adrp	x11, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 910:	mov	x21, x2
 914:	mov	x22, x1
 918:	mov	x23, x0
 91c:	add	x8, x8, #0x0
 920:	add	x9, x9, #0x0
 924:	add	x10, x10, #0x0
 928:	add	x11, x11, #0x0
 92c:	mov	x0, sp
 930:	sub	x1, x29, #0x20
 934:	add	x2, sp, #0x40
 938:	mov	x19, x4
 93c:	mov	x20, x3
 940:	str	x4, [x29, #24]
 944:	stp	x9, x8, [x29, #-16]
 948:	stp	x11, x10, [sp, #80]
 94c:	bl	0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 950:	ldr	x8, [sp, #80]
 954:	cbz	x8, 968 <_ZN4llvm15RandomIRBuilder7newSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE+0x84>
 958:	add	x0, sp, #0x40
 95c:	add	x1, sp, #0x40
 960:	mov	w2, #0x3                   	// #3
 964:	blr	x8
 968:	ldur	x8, [x29, #-16]
 96c:	cbz	x8, 980 <_ZN4llvm15RandomIRBuilder7newSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE+0x9c>
 970:	sub	x0, x29, #0x20
 974:	sub	x1, x29, #0x20
 978:	mov	w2, #0x3                   	// #3
 97c:	blr	x8
 980:	add	x4, x29, #0x18
 984:	mov	x6, sp
 988:	mov	w5, #0x1                   	// #1
 98c:	mov	x0, x23
 990:	mov	x2, x21
 994:	mov	x3, x20
 998:	mov	x25, sp
 99c:	bl	5dc <_ZN4llvm15RandomIRBuilder11findPointerERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEENS3_IPNS_5ValueEEENS_8fuzzerop10SourcePredE>
 9a0:	ldr	x8, [sp, #48]
 9a4:	mov	x24, x0
 9a8:	cbz	x8, 9bc <_ZN4llvm15RandomIRBuilder7newSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE+0xd8>
 9ac:	add	x0, x25, #0x20
 9b0:	mov	w2, #0x3                   	// #3
 9b4:	mov	x1, x0
 9b8:	blr	x8
 9bc:	ldr	x8, [sp, #16]
 9c0:	cbz	x8, 9d4 <_ZN4llvm15RandomIRBuilder7newSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE+0xf0>
 9c4:	mov	x0, sp
 9c8:	mov	x1, sp
 9cc:	mov	w2, #0x3                   	// #3
 9d0:	blr	x8
 9d4:	cbnz	x24, a64 <_ZN4llvm15RandomIRBuilder7newSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE+0x180>
 9d8:	adrp	x8, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 9dc:	ldr	d0, [x8]
 9e0:	sub	x0, x29, #0x20
 9e4:	sub	x2, x29, #0x20
 9e8:	mov	x1, x23
 9ec:	stur	d0, [x29, #-32]
 9f0:	bl	0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 9f4:	cbz	w0, a50 <_ZN4llvm15RandomIRBuilder7newSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE+0x16c>
 9f8:	mov	w0, #0x40                  	// #64
 9fc:	mov	w1, #0x1                   	// #1
 a00:	bl	0 <_ZN4llvm4UsernwEmj>
 a04:	ldr	x23, [x19]
 a08:	adrp	x1, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 a0c:	mov	x24, x0
 a10:	add	x1, x1, #0x0
 a14:	sub	x0, x29, #0x20
 a18:	bl	0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 a1c:	mov	x0, x22
 a20:	bl	0 <_ZNK4llvm10BasicBlock19getFirstInsertionPtEv>
 a24:	ldrb	w8, [x0]
 a28:	tbnz	w8, #2, ac4 <_ZN4llvm15RandomIRBuilder7newSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE+0x1e0>
 a2c:	sub	x8, x0, #0x18
 a30:	cmp	x0, #0x0
 a34:	csel	x4, xzr, x8, eq  // eq = none
 a38:	sub	x3, x29, #0x20
 a3c:	mov	x0, x24
 a40:	mov	x1, x23
 a44:	mov	w2, wzr
 a48:	bl	0 <_ZN4llvm10AllocaInstC1EPNS_4TypeEjRKNS_5TwineEPNS_11InstructionE>
 a4c:	b	a64 <_ZN4llvm15RandomIRBuilder7newSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE+0x180>
 a50:	ldr	x0, [x19]
 a54:	mov	w1, wzr
 a58:	bl	0 <_ZN4llvm11PointerType3getEPNS_4TypeEj>
 a5c:	bl	0 <_ZN4llvm10UndefValue3getEPNS_4TypeE>
 a60:	mov	x24, x0
 a64:	mov	w0, #0x40                  	// #64
 a68:	mov	w1, #0x2                   	// #2
 a6c:	bl	0 <_ZN4llvm4UsernwEmj>
 a70:	cbz	x20, aa4 <_ZN4llvm15RandomIRBuilder7newSinkERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEEPNS_5ValueE+0x1c0>
 a74:	add	x8, x21, x20, lsl #3
 a78:	ldur	x3, [x8, #-8]
 a7c:	mov	x1, x19
 a80:	mov	x2, x24
 a84:	bl	0 <_ZN4llvm9StoreInstC1EPNS_5ValueES2_PNS_11InstructionE>
 a88:	ldp	x20, x19, [sp, #192]
 a8c:	ldp	x22, x21, [sp, #176]
 a90:	ldp	x24, x23, [sp, #160]
 a94:	ldr	x25, [sp, #144]
 a98:	ldp	x29, x30, [sp, #128]
 a9c:	add	sp, sp, #0xd0
 aa0:	ret
 aa4:	adrp	x0, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 aa8:	adrp	x1, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 aac:	adrp	x3, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 ab0:	add	x0, x0, #0x0
 ab4:	add	x1, x1, #0x0
 ab8:	add	x3, x3, #0x0
 abc:	mov	w2, #0xa8                  	// #168
 ac0:	bl	0 <__assert_fail>
 ac4:	adrp	x0, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 ac8:	adrp	x1, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 acc:	adrp	x3, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 ad0:	add	x0, x0, #0x0
 ad4:	add	x1, x1, #0x0
 ad8:	add	x3, x3, #0x0
 adc:	mov	w2, #0x8b                  	// #139
 ae0:	bl	0 <__assert_fail>

0000000000000ae4 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZNS0_8fuzzeropL7anyTypeEvEUlS4_S6_E_E9_M_invokeERKSt9_Any_dataOS4_OS6_>:
 ae4:	ldr	x8, [x2]
 ae8:	ldr	x8, [x8]
 aec:	ldrb	w8, [x8, #8]
 af0:	cmp	w8, #0x0
 af4:	cset	w0, ne  // ne = any
 af8:	ret

0000000000000afc <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL7anyTypeEvEUlNS1_8ArrayRefIPNS1_5ValueEEEPKS4_E_E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
 afc:	cmp	w2, #0x1
 b00:	b.ne	b08 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL7anyTypeEvEUlNS1_8ArrayRefIPNS1_5ValueEEEPKS4_E_E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0xc>  // b.any
 b04:	str	x1, [x0]
 b08:	mov	w0, wzr
 b0c:	ret

0000000000000b10 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZNS0_8fuzzeropL14matchFirstTypeEvEUlS4_S6_E_E9_M_invokeERKSt9_Any_dataOS4_OS6_>:
 b10:	stp	x29, x30, [sp, #-16]!
 b14:	mov	x29, sp
 b18:	ldr	x8, [x1, #8]
 b1c:	cbz	x8, b44 <_ZNSt17_Function_handlerIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EZNS0_8fuzzeropL14matchFirstTypeEvEUlS4_S6_E_E9_M_invokeERKSt9_Any_dataOS4_OS6_+0x34>
 b20:	ldr	x8, [x1]
 b24:	ldr	x9, [x2]
 b28:	ldr	x8, [x8]
 b2c:	ldr	x9, [x9]
 b30:	ldr	x8, [x8]
 b34:	cmp	x9, x8
 b38:	cset	w0, eq  // eq = none
 b3c:	ldp	x29, x30, [sp], #16
 b40:	ret
 b44:	adrp	x0, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 b48:	adrp	x1, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 b4c:	adrp	x3, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 b50:	add	x0, x0, #0x0
 b54:	add	x1, x1, #0x0
 b58:	add	x3, x3, #0x0
 b5c:	mov	w2, #0xc4                  	// #196
 b60:	bl	0 <__assert_fail>

0000000000000b64 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL14matchFirstTypeEvEUlNS1_8ArrayRefIPNS1_5ValueEEEPKS4_E_E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
 b64:	cmp	w2, #0x1
 b68:	b.ne	b70 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL14matchFirstTypeEvEUlNS1_8ArrayRefIPNS1_5ValueEEEPKS4_E_E10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0xc>  // b.any
 b6c:	str	x1, [x0]
 b70:	mov	w0, wzr
 b74:	ret

0000000000000b78 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzeropL14matchFirstTypeEvEUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_>:
 b78:	stp	x29, x30, [sp, #-16]!
 b7c:	mov	x29, sp
 b80:	ldr	x9, [x1, #8]
 b84:	cbz	x9, b9c <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzeropL14matchFirstTypeEvEUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_+0x24>
 b88:	ldr	x9, [x1]
 b8c:	ldr	x9, [x9]
 b90:	ldr	x0, [x9]
 b94:	ldp	x29, x30, [sp], #16
 b98:	b	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeE>
 b9c:	adrp	x0, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 ba0:	adrp	x1, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 ba4:	adrp	x3, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 ba8:	add	x0, x0, #0x0
 bac:	add	x1, x1, #0x0
 bb0:	add	x3, x3, #0x0
 bb4:	mov	w2, #0xc8                  	// #200
 bb8:	bl	0 <__assert_fail>

0000000000000bbc <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL14matchFirstTypeEvEUlNS1_8ArrayRefIPNS1_5ValueEEENS3_IPNS1_4TypeEEEE_E10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
 bbc:	cmp	w2, #0x1
 bc0:	b.ne	bc8 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzeropL14matchFirstTypeEvEUlNS1_8ArrayRefIPNS1_5ValueEEENS3_IPNS1_4TypeEEEE_E10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
 bc4:	str	x1, [x0]
 bc8:	mov	w0, wzr
 bcc:	ret

0000000000000bd0 <_ZN4llvm20filter_iterator_baseIPKPNS_11InstructionEZNS_15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIS2_EENS8_IPNS_5ValueEEENS_8fuzzerop10SourcePredEE3$_0St26bidirectional_iterator_tagE13findNextValidEv>:
 bd0:	stp	x29, x30, [sp, #-32]!
 bd4:	str	x19, [sp, #16]
 bd8:	mov	x29, sp
 bdc:	ldp	x8, x9, [x0]
 be0:	cmp	x8, x9
 be4:	b.eq	c14 <_ZN4llvm20filter_iterator_baseIPKPNS_11InstructionEZNS_15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIS2_EENS8_IPNS_5ValueEEENS_8fuzzerop10SourcePredEE3$_0St26bidirectional_iterator_tagE13findNextValidEv+0x44>  // b.none
 be8:	mov	x19, x0
 bec:	ldp	x9, x0, [x19, #16]
 bf0:	ldr	x3, [x8]
 bf4:	ldp	x1, x2, [x9]
 bf8:	bl	0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 bfc:	tbnz	w0, #0, c14 <_ZN4llvm20filter_iterator_baseIPKPNS_11InstructionEZNS_15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIS2_EENS8_IPNS_5ValueEEENS_8fuzzerop10SourcePredEE3$_0St26bidirectional_iterator_tagE13findNextValidEv+0x44>
 c00:	ldp	x8, x9, [x19]
 c04:	add	x8, x8, #0x8
 c08:	cmp	x8, x9
 c0c:	str	x8, [x19]
 c10:	b.ne	bec <_ZN4llvm20filter_iterator_baseIPKPNS_11InstructionEZNS_15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIS2_EENS8_IPNS_5ValueEEENS_8fuzzerop10SourcePredEE3$_0St26bidirectional_iterator_tagE13findNextValidEv+0x1c>  // b.any
 c14:	ldr	x19, [sp, #16]
 c18:	ldp	x29, x30, [sp], #32
 c1c:	ret

0000000000000c20 <_ZN4llvm20filter_iterator_baseIPKPNS_11InstructionEZNS_15RandomIRBuilder11findPointerERNS_10BasicBlockENS_8ArrayRefIS2_EENS8_IPNS_5ValueEEENS_8fuzzerop10SourcePredEE3$_1St26bidirectional_iterator_tagE13findNextValidEv>:
 c20:	stp	x29, x30, [sp, #-80]!
 c24:	str	x25, [sp, #16]
 c28:	stp	x24, x23, [sp, #32]
 c2c:	stp	x22, x21, [sp, #48]
 c30:	stp	x20, x19, [sp, #64]
 c34:	mov	x29, sp
 c38:	ldp	x8, x9, [x0]
 c3c:	cmp	x8, x9
 c40:	b.eq	d0c <_ZN4llvm20filter_iterator_baseIPKPNS_11InstructionEZNS_15RandomIRBuilder11findPointerERNS_10BasicBlockENS_8ArrayRefIS2_EENS8_IPNS_5ValueEEENS_8fuzzerop10SourcePredEE3$_1St26bidirectional_iterator_tagE13findNextValidEv+0xec>  // b.none
 c44:	mov	w25, #0x6000                	// #24576
 c48:	mov	x19, x0
 c4c:	mov	w23, #0x1                   	// #1
 c50:	mov	w24, #0x8a7e                	// #35454
 c54:	movk	w25, #0x1, lsl #16
 c58:	ldr	x8, [x8]
 c5c:	ldrb	w9, [x8, #16]
 c60:	sub	w9, w9, #0x19
 c64:	cmp	w9, #0xb
 c68:	b.cc	cf8 <_ZN4llvm20filter_iterator_baseIPKPNS_11InstructionEZNS_15RandomIRBuilder11findPointerERNS_10BasicBlockENS_8ArrayRefIS2_EENS8_IPNS_5ValueEEENS_8fuzzerop10SourcePredEE3$_1St26bidirectional_iterator_tagE13findNextValidEv+0xd8>  // b.lo, b.ul, b.last
 c6c:	ldr	x20, [x8]
 c70:	cbz	x20, d24 <_ZN4llvm20filter_iterator_baseIPKPNS_11InstructionEZNS_15RandomIRBuilder11findPointerERNS_10BasicBlockENS_8ArrayRefIS2_EENS8_IPNS_5ValueEEENS_8fuzzerop10SourcePredEE3$_1St26bidirectional_iterator_tagE13findNextValidEv+0x104>
 c74:	ldrb	w8, [x20, #8]
 c78:	cmp	w8, #0xf
 c7c:	b.ne	cf8 <_ZN4llvm20filter_iterator_baseIPKPNS_11InstructionEZNS_15RandomIRBuilder11findPointerERNS_10BasicBlockENS_8ArrayRefIS2_EENS8_IPNS_5ValueEEENS_8fuzzerop10SourcePredEE3$_1St26bidirectional_iterator_tagE13findNextValidEv+0xd8>  // b.any
 c80:	ldr	x0, [x20, #24]
 c84:	ldr	w8, [x0, #8]
 c88:	and	w9, w8, #0xff
 c8c:	cmp	w9, #0x10
 c90:	b.hi	cf8 <_ZN4llvm20filter_iterator_baseIPKPNS_11InstructionEZNS_15RandomIRBuilder11findPointerERNS_10BasicBlockENS_8ArrayRefIS2_EENS8_IPNS_5ValueEEENS_8fuzzerop10SourcePredEE3$_1St26bidirectional_iterator_tagE13findNextValidEv+0xd8>  // b.pmore
 c94:	lsl	w9, w23, w9
 c98:	tst	w9, w24
 c9c:	b.eq	cd8 <_ZN4llvm20filter_iterator_baseIPKPNS_11InstructionEZNS_15RandomIRBuilder11findPointerERNS_10BasicBlockENS_8ArrayRefIS2_EENS8_IPNS_5ValueEEENS_8fuzzerop10SourcePredEE3$_1St26bidirectional_iterator_tagE13findNextValidEv+0xb8>  // b.none
 ca0:	ands	w8, w8, #0xff
 ca4:	b.eq	cf8 <_ZN4llvm20filter_iterator_baseIPKPNS_11InstructionEZNS_15RandomIRBuilder11findPointerERNS_10BasicBlockENS_8ArrayRefIS2_EENS8_IPNS_5ValueEEENS_8fuzzerop10SourcePredEE3$_1St26bidirectional_iterator_tagE13findNextValidEv+0xd8>  // b.none
 ca8:	cmp	w8, #0xc
 cac:	b.eq	cf8 <_ZN4llvm20filter_iterator_baseIPKPNS_11InstructionEZNS_15RandomIRBuilder11findPointerERNS_10BasicBlockENS_8ArrayRefIS2_EENS8_IPNS_5ValueEEENS_8fuzzerop10SourcePredEE3$_1St26bidirectional_iterator_tagE13findNextValidEv+0xd8>  // b.none
 cb0:	ldp	x8, x20, [x19, #16]
 cb4:	ldp	x21, x22, [x8]
 cb8:	bl	0 <_ZN4llvm10UndefValue3getEPNS_4TypeE>
 cbc:	mov	x3, x0
 cc0:	mov	x0, x20
 cc4:	mov	x1, x21
 cc8:	mov	x2, x22
 ccc:	bl	0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 cd0:	tbz	w0, #0, cf8 <_ZN4llvm20filter_iterator_baseIPKPNS_11InstructionEZNS_15RandomIRBuilder11findPointerERNS_10BasicBlockENS_8ArrayRefIS2_EENS8_IPNS_5ValueEEENS_8fuzzerop10SourcePredEE3$_1St26bidirectional_iterator_tagE13findNextValidEv+0xd8>
 cd4:	b	d0c <_ZN4llvm20filter_iterator_baseIPKPNS_11InstructionEZNS_15RandomIRBuilder11findPointerERNS_10BasicBlockENS_8ArrayRefIS2_EENS8_IPNS_5ValueEEENS_8fuzzerop10SourcePredEE3$_1St26bidirectional_iterator_tagE13findNextValidEv+0xec>
 cd8:	tst	w9, w25
 cdc:	b.eq	cf8 <_ZN4llvm20filter_iterator_baseIPKPNS_11InstructionEZNS_15RandomIRBuilder11findPointerERNS_10BasicBlockENS_8ArrayRefIS2_EENS8_IPNS_5ValueEEENS_8fuzzerop10SourcePredEE3$_1St26bidirectional_iterator_tagE13findNextValidEv+0xd8>  // b.none
 ce0:	mov	x1, xzr
 ce4:	bl	0 <_ZNK4llvm4Type18isSizedDerivedTypeEPNS_15SmallPtrSetImplIPS0_EE>
 ce8:	tbz	w0, #0, cf8 <_ZN4llvm20filter_iterator_baseIPKPNS_11InstructionEZNS_15RandomIRBuilder11findPointerERNS_10BasicBlockENS_8ArrayRefIS2_EENS8_IPNS_5ValueEEENS_8fuzzerop10SourcePredEE3$_1St26bidirectional_iterator_tagE13findNextValidEv+0xd8>
 cec:	ldr	x0, [x20, #24]
 cf0:	ldr	w8, [x0, #8]
 cf4:	b	ca0 <_ZN4llvm20filter_iterator_baseIPKPNS_11InstructionEZNS_15RandomIRBuilder11findPointerERNS_10BasicBlockENS_8ArrayRefIS2_EENS8_IPNS_5ValueEEENS_8fuzzerop10SourcePredEE3$_1St26bidirectional_iterator_tagE13findNextValidEv+0x80>
 cf8:	ldp	x8, x9, [x19]
 cfc:	add	x8, x8, #0x8
 d00:	cmp	x8, x9
 d04:	str	x8, [x19]
 d08:	b.ne	c58 <_ZN4llvm20filter_iterator_baseIPKPNS_11InstructionEZNS_15RandomIRBuilder11findPointerERNS_10BasicBlockENS_8ArrayRefIS2_EENS8_IPNS_5ValueEEENS_8fuzzerop10SourcePredEE3$_1St26bidirectional_iterator_tagE13findNextValidEv+0x38>  // b.any
 d0c:	ldp	x20, x19, [sp, #64]
 d10:	ldp	x22, x21, [sp, #48]
 d14:	ldp	x24, x23, [sp, #32]
 d18:	ldr	x25, [sp, #16]
 d1c:	ldp	x29, x30, [sp], #80
 d20:	ret
 d24:	adrp	x0, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 d28:	adrp	x1, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 d2c:	adrp	x3, 0 <_ZN4llvm15RandomIRBuilder18findOrCreateSourceERNS_10BasicBlockENS_8ArrayRefIPNS_11InstructionEEE>
 d30:	add	x0, x0, #0x0
 d34:	add	x1, x1, #0x0
 d38:	add	x3, x3, #0x0
 d3c:	mov	w2, #0x69                  	// #105
 d40:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm5TwineC2EPKc:

0000000000000000 <_ZN4llvm5TwineC2EPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x101                 	// #257
   c:	stp	xzr, xzr, [x0]
  10:	strh	w8, [x0, #16]
  14:	ldrb	w8, [x1]
  18:	cbz	w8, 28 <_ZN4llvm5TwineC2EPKc+0x28>
  1c:	mov	w8, #0x3                   	// #3
  20:	str	x1, [x0]
  24:	b	2c <_ZN4llvm5TwineC2EPKc+0x2c>
  28:	mov	w8, #0x1                   	// #1
  2c:	strb	w8, [x0, #16]
  30:	bl	0 <_ZN4llvm5TwineC2EPKc>
  34:	tbz	w0, #0, 40 <_ZN4llvm5TwineC2EPKc+0x40>
  38:	ldp	x29, x30, [sp], #16
  3c:	ret
  40:	adrp	x0, 0 <_ZN4llvm5TwineC2EPKc>
  44:	adrp	x1, 0 <_ZN4llvm5TwineC2EPKc>
  48:	adrp	x3, 0 <_ZN4llvm5TwineC2EPKc>
  4c:	add	x0, x0, #0x0
  50:	add	x1, x1, #0x0
  54:	add	x3, x3, #0x0
  58:	mov	w2, #0x112                 	// #274
  5c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm4User10setOperandEjPNS_5ValueE:

0000000000000000 <_ZN4llvm4User10setOperandEjPNS_5ValueE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	w8, [x0, #20]
  14:	and	w9, w8, #0xfffffff
  18:	cmp	w9, w1
  1c:	b.ls	c8 <_ZN4llvm4User10setOperandEjPNS_5ValueE+0xc8>  // b.plast
  20:	ldrb	w9, [x0, #16]
  24:	mov	w20, w1
  28:	mov	x21, x0
  2c:	mov	x19, x2
  30:	cmp	w9, #0x10
  34:	b.hi	4c <_ZN4llvm4User10setOperandEjPNS_5ValueE+0x4c>  // b.pmore
  38:	add	x0, x29, #0x18
  3c:	str	x21, [x29, #24]
  40:	bl	0 <_ZN4llvm4User10setOperandEjPNS_5ValueE>
  44:	tbz	w0, #0, e8 <_ZN4llvm4User10setOperandEjPNS_5ValueE+0xe8>
  48:	ldr	w8, [x21, #20]
  4c:	tbnz	w8, #30, 64 <_ZN4llvm4User10setOperandEjPNS_5ValueE+0x64>
  50:	and	w8, w8, #0xfffffff
  54:	mov	w9, #0x18                  	// #24
  58:	mneg	x8, x8, x9
  5c:	add	x8, x21, x8
  60:	b	68 <_ZN4llvm4User10setOperandEjPNS_5ValueE+0x68>
  64:	ldur	x8, [x21, #-8]
  68:	mov	w9, #0x18                  	// #24
  6c:	umaddl	x0, w20, w9, x8
  70:	ldr	x9, [x0]
  74:	cbz	x9, a8 <_ZN4llvm4User10setOperandEjPNS_5ValueE+0xa8>
  78:	mov	w9, w20
  7c:	mov	w10, #0x18                  	// #24
  80:	madd	x9, x9, x10, x8
  84:	ldp	x10, x8, [x9, #8]
  88:	and	x8, x8, #0xfffffffffffffffc
  8c:	str	x10, [x8]
  90:	ldr	x9, [x9, #8]
  94:	cbz	x9, a8 <_ZN4llvm4User10setOperandEjPNS_5ValueE+0xa8>
  98:	ldr	x10, [x9, #16]
  9c:	and	x10, x10, #0x3
  a0:	orr	x8, x10, x8
  a4:	str	x8, [x9, #16]
  a8:	str	x19, [x0]
  ac:	cbz	x19, b8 <_ZN4llvm4User10setOperandEjPNS_5ValueE+0xb8>
  b0:	add	x1, x19, #0x8
  b4:	bl	0 <_ZN4llvm4User10setOperandEjPNS_5ValueE>
  b8:	ldp	x20, x19, [sp, #32]
  bc:	ldr	x21, [sp, #16]
  c0:	ldp	x29, x30, [sp], #48
  c4:	ret
  c8:	adrp	x0, 0 <_ZN4llvm4User10setOperandEjPNS_5ValueE>
  cc:	adrp	x1, 0 <_ZN4llvm4User10setOperandEjPNS_5ValueE>
  d0:	adrp	x3, 0 <_ZN4llvm4User10setOperandEjPNS_5ValueE>
  d4:	add	x0, x0, #0x0
  d8:	add	x1, x1, #0x0
  dc:	add	x3, x3, #0x0
  e0:	mov	w2, #0xaf                  	// #175
  e4:	bl	0 <__assert_fail>
  e8:	adrp	x0, 0 <_ZN4llvm4User10setOperandEjPNS_5ValueE>
  ec:	adrp	x1, 0 <_ZN4llvm4User10setOperandEjPNS_5ValueE>
  f0:	adrp	x3, 0 <_ZN4llvm4User10setOperandEjPNS_5ValueE>
  f4:	add	x0, x0, #0x0
  f8:	add	x1, x1, #0x0
  fc:	add	x3, x3, #0x0
 100:	mov	w2, #0xb2                  	// #178
 104:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8fuzzerop10SourcePredC2ESt8functionIFbNS_8ArrayRefIPNS_5ValueEEEPKS4_EENS_8NoneTypeE:

0000000000000000 <_ZN4llvm8fuzzerop10SourcePredC2ESt8functionIFbNS_8ArrayRefIPNS_5ValueEEEPKS4_EENS_8NoneTypeE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x20, x19, [sp, #48]
   c:	add	x29, sp, #0x20
  10:	str	xzr, [x0, #16]
  14:	ldr	x8, [x1, #16]
  18:	mov	x19, x1
  1c:	mov	x20, x0
  20:	cbz	x8, 3c <_ZN4llvm8fuzzerop10SourcePredC2ESt8functionIFbNS_8ArrayRefIPNS_5ValueEEEPKS4_EENS_8NoneTypeE+0x3c>
  24:	mov	w2, #0x2                   	// #2
  28:	mov	x0, x20
  2c:	mov	x1, x19
  30:	blr	x8
  34:	ldr	q0, [x19, #16]
  38:	str	q0, [x20, #16]
  3c:	str	xzr, [x20, #48]
  40:	str	xzr, [sp, #16]
  44:	ldr	x8, [x19, #16]
  48:	add	x20, x20, #0x20
  4c:	cbz	x8, 68 <_ZN4llvm8fuzzerop10SourcePredC2ESt8functionIFbNS_8ArrayRefIPNS_5ValueEEEPKS4_EENS_8NoneTypeE+0x68>
  50:	mov	x0, sp
  54:	mov	w2, #0x2                   	// #2
  58:	mov	x1, x19
  5c:	blr	x8
  60:	ldr	q0, [x19, #16]
  64:	str	q0, [sp, #16]
  68:	mov	x1, sp
  6c:	mov	x0, x20
  70:	bl	0 <_ZN4llvm8fuzzerop10SourcePredC2ESt8functionIFbNS_8ArrayRefIPNS_5ValueEEEPKS4_EENS_8NoneTypeE>
  74:	ldr	x8, [sp, #16]
  78:	cbz	x8, 8c <_ZN4llvm8fuzzerop10SourcePredC2ESt8functionIFbNS_8ArrayRefIPNS_5ValueEEEPKS4_EENS_8NoneTypeE+0x8c>
  7c:	mov	x0, sp
  80:	mov	x1, sp
  84:	mov	w2, #0x3                   	// #3
  88:	blr	x8
  8c:	ldp	x20, x19, [sp, #48]
  90:	ldp	x29, x30, [sp, #32]
  94:	add	sp, sp, #0x40
  98:	ret

Disassembly of section .text._ZNSt8functionIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEEaSIZNS1_8fuzzerop10SourcePredC1ES_IFbS9_PKS7_EENS1_8NoneTypeEEUlS9_SC_E_EENSt9enable_ifIXsrNSE_9_CallableINSt5decayIT_E4typeENSt9result_ofIFRST_S9_SC_EE4typeEEE5valueERSE_E4typeEOSR_:

0000000000000000 <_ZNSt8functionIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEEaSIZNS1_8fuzzerop10SourcePredC1ES_IFbS9_PKS7_EENS1_8NoneTypeEEUlS9_SC_E_EENSt9enable_ifIXsrNSE_9_CallableINSt5decayIT_E4typeENSt9result_ofIFRST_S9_SC_EE4typeEEE5valueERSE_E4typeEOSR_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #80]
   8:	stp	x22, x21, [sp, #96]
   c:	stp	x20, x19, [sp, #112]
  10:	add	x29, sp, #0x50
  14:	ldr	q0, [x1]
  18:	mov	x19, x0
  1c:	mov	w0, #0x20                  	// #32
  20:	mov	x20, x1
  24:	str	q0, [sp]
  28:	ldp	x22, x21, [x1, #16]
  2c:	str	xzr, [x1, #16]
  30:	str	x21, [sp, #24]
  34:	bl	0 <_Znwm>
  38:	ldr	q0, [x0]
  3c:	adrp	x8, 0 <_ZNSt8functionIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEEaSIZNS1_8fuzzerop10SourcePredC1ES_IFbS9_PKS7_EENS1_8NoneTypeEEUlS9_SC_E_EENSt9enable_ifIXsrNSE_9_CallableINSt5decayIT_E4typeENSt9result_ofIFRST_S9_SC_EE4typeEEE5valueERSE_E4typeEOSR_>
  40:	adrp	x9, 0 <_ZNSt8functionIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEEaSIZNS1_8fuzzerop10SourcePredC1ES_IFbS9_PKS7_EENS1_8NoneTypeEEUlS9_SC_E_EENSt9enable_ifIXsrNSE_9_CallableINSt5decayIT_E4typeENSt9result_ofIFRST_S9_SC_EE4typeEEE5valueERSE_E4typeEOSR_>
  44:	add	x8, x8, #0x0
  48:	str	q0, [sp]
  4c:	ldr	q0, [x20]
  50:	str	x0, [sp, #32]
  54:	ldr	q1, [sp, #32]
  58:	str	xzr, [sp, #16]
  5c:	stp	x22, x21, [x0, #16]
  60:	str	q0, [x0]
  64:	stur	q1, [x29, #-16]
  68:	ldr	q0, [x19]
  6c:	add	x9, x9, #0x0
  70:	str	q0, [sp, #32]
  74:	ldr	q0, [x19, #16]
  78:	stp	x8, x9, [x19, #16]
  7c:	str	q1, [x19]
  80:	fmov	x8, d0
  84:	str	q0, [sp, #48]
  88:	cbz	x8, b4 <_ZNSt8functionIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEEaSIZNS1_8fuzzerop10SourcePredC1ES_IFbS9_PKS7_EENS1_8NoneTypeEEUlS9_SC_E_EENSt9enable_ifIXsrNSE_9_CallableINSt5decayIT_E4typeENSt9result_ofIFRST_S9_SC_EE4typeEEE5valueERSE_E4typeEOSR_+0xb4>
  8c:	add	x0, sp, #0x20
  90:	add	x1, sp, #0x20
  94:	mov	w2, #0x3                   	// #3
  98:	blr	x8
  9c:	ldr	x8, [sp, #16]
  a0:	cbz	x8, b4 <_ZNSt8functionIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEEaSIZNS1_8fuzzerop10SourcePredC1ES_IFbS9_PKS7_EENS1_8NoneTypeEEUlS9_SC_E_EENSt9enable_ifIXsrNSE_9_CallableINSt5decayIT_E4typeENSt9result_ofIFRST_S9_SC_EE4typeEEE5valueERSE_E4typeEOSR_+0xb4>
  a4:	mov	x0, sp
  a8:	mov	x1, sp
  ac:	mov	w2, #0x3                   	// #3
  b0:	blr	x8
  b4:	mov	x0, x19
  b8:	ldp	x20, x19, [sp, #112]
  bc:	ldp	x22, x21, [sp, #96]
  c0:	ldp	x29, x30, [sp, #80]
  c4:	add	sp, sp, #0x80
  c8:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzerop10SourcePredC1ESt8functionIFbS9_PKS7_EENS1_8NoneTypeEEUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_:

0000000000000000 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzerop10SourcePredC1ESt8functionIFbS9_PKS7_EENS1_8NoneTypeEEUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x19, x8
  1c:	ldr	x20, [x0]
  20:	ldp	x24, x8, [x2]
  24:	ldp	x21, x22, [x1]
  28:	stp	xzr, xzr, [x19]
  2c:	str	xzr, [x19, #16]
  30:	cbz	x8, 98 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzerop10SourcePredC1ESt8functionIFbS9_PKS7_EENS1_8NoneTypeEEUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_+0x98>
  34:	lsl	x25, x8, #3
  38:	ldr	x23, [x24]
  3c:	mov	x0, x23
  40:	bl	0 <_ZN4llvm10UndefValue3getEPNS_4TypeE>
  44:	mov	x3, x0
  48:	mov	x0, x20
  4c:	mov	x1, x21
  50:	mov	x2, x22
  54:	bl	0 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzerop10SourcePredC1ESt8functionIFbS9_PKS7_EENS1_8NoneTypeEEUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_>
  58:	tbz	w0, #0, 68 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzerop10SourcePredC1ESt8functionIFbS9_PKS7_EENS1_8NoneTypeEEUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_+0x68>
  5c:	mov	x0, x23
  60:	mov	x1, x19
  64:	bl	0 <_ZN4llvm8fuzzerop21makeConstantsWithTypeEPNS_4TypeERSt6vectorIPNS_8ConstantESaIS5_EE>
  68:	subs	x25, x25, #0x8
  6c:	add	x24, x24, #0x8
  70:	b.ne	38 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzerop10SourcePredC1ESt8functionIFbS9_PKS7_EENS1_8NoneTypeEEUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_+0x38>  // b.any
  74:	ldp	x8, x9, [x19]
  78:	cmp	x8, x9
  7c:	b.eq	98 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzerop10SourcePredC1ESt8functionIFbS9_PKS7_EENS1_8NoneTypeEEUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_+0x98>  // b.none
  80:	ldp	x20, x19, [sp, #64]
  84:	ldp	x22, x21, [sp, #48]
  88:	ldp	x24, x23, [sp, #32]
  8c:	ldr	x25, [sp, #16]
  90:	ldp	x29, x30, [sp], #80
  94:	ret
  98:	adrp	x0, 0 <_ZNSt17_Function_handlerIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEZNS1_8fuzzerop10SourcePredC1ESt8functionIFbS9_PKS7_EENS1_8NoneTypeEEUlS9_SC_E_E9_M_invokeERKSt9_Any_dataOS9_OSC_>
  9c:	add	x0, x0, #0x0
  a0:	mov	w1, #0x1                   	// #1
  a4:	bl	0 <_ZN4llvm18report_fatal_errorEPKcb>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop10SourcePredC1ESt8functionIFbNS1_8ArrayRefIPNS1_5ValueEEEPKS6_EENS1_8NoneTypeEEUlS8_NS5_IPNS1_4TypeEEEE_E10_M_managerERSt9_Any_dataRKSJ_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop10SourcePredC1ESt8functionIFbNS1_8ArrayRefIPNS1_5ValueEEEPKS6_EENS1_8NoneTypeEEUlS8_NS5_IPNS1_4TypeEEEE_E10_M_managerERSt9_Any_dataRKSJ_St18_Manager_operation>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	cmp	w2, #0x3
  10:	b.eq	30 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop10SourcePredC1ESt8functionIFbNS1_8ArrayRefIPNS1_5ValueEEEPKS6_EENS1_8NoneTypeEEUlS8_NS5_IPNS1_4TypeEEEE_E10_M_managerERSt9_Any_dataRKSJ_St18_Manager_operation+0x30>  // b.none
  14:	cmp	w2, #0x2
  18:	b.eq	5c <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop10SourcePredC1ESt8functionIFbNS1_8ArrayRefIPNS1_5ValueEEEPKS6_EENS1_8NoneTypeEEUlS8_NS5_IPNS1_4TypeEEEE_E10_M_managerERSt9_Any_dataRKSJ_St18_Manager_operation+0x5c>  // b.none
  1c:	cmp	w2, #0x1
  20:	b.ne	60 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop10SourcePredC1ESt8functionIFbNS1_8ArrayRefIPNS1_5ValueEEEPKS6_EENS1_8NoneTypeEEUlS8_NS5_IPNS1_4TypeEEEE_E10_M_managerERSt9_Any_dataRKSJ_St18_Manager_operation+0x60>  // b.any
  24:	ldr	x8, [x1]
  28:	str	x8, [x0]
  2c:	b	60 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop10SourcePredC1ESt8functionIFbNS1_8ArrayRefIPNS1_5ValueEEEPKS6_EENS1_8NoneTypeEEUlS8_NS5_IPNS1_4TypeEEEE_E10_M_managerERSt9_Any_dataRKSJ_St18_Manager_operation+0x60>
  30:	ldr	x19, [x0]
  34:	cbz	x19, 60 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop10SourcePredC1ESt8functionIFbNS1_8ArrayRefIPNS1_5ValueEEEPKS6_EENS1_8NoneTypeEEUlS8_NS5_IPNS1_4TypeEEEE_E10_M_managerERSt9_Any_dataRKSJ_St18_Manager_operation+0x60>
  38:	ldr	x8, [x19, #16]
  3c:	cbz	x8, 50 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop10SourcePredC1ESt8functionIFbNS1_8ArrayRefIPNS1_5ValueEEEPKS6_EENS1_8NoneTypeEEUlS8_NS5_IPNS1_4TypeEEEE_E10_M_managerERSt9_Any_dataRKSJ_St18_Manager_operation+0x50>
  40:	mov	w2, #0x3                   	// #3
  44:	mov	x0, x19
  48:	mov	x1, x19
  4c:	blr	x8
  50:	mov	x0, x19
  54:	bl	0 <_ZdlPv>
  58:	b	60 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop10SourcePredC1ESt8functionIFbNS1_8ArrayRefIPNS1_5ValueEEEPKS6_EENS1_8NoneTypeEEUlS8_NS5_IPNS1_4TypeEEEE_E10_M_managerERSt9_Any_dataRKSJ_St18_Manager_operation+0x60>
  5c:	bl	0 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop10SourcePredC1ESt8functionIFbNS1_8ArrayRefIPNS1_5ValueEEEPKS6_EENS1_8NoneTypeEEUlS8_NS5_IPNS1_4TypeEEEE_E10_M_managerERSt9_Any_dataRKSJ_St18_Manager_operation>
  60:	ldr	x19, [sp, #16]
  64:	mov	w0, wzr
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZNKSt8functionIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EEclES4_S6_:

0000000000000000 <_ZNKSt8functionIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EEclES4_S6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stp	x1, x2, [sp, #16]
  10:	str	x3, [sp, #8]
  14:	ldr	x8, [x0, #16]
  18:	cbz	x8, 3c <_ZNKSt8functionIFbN4llvm8ArrayRefIPNS0_5ValueEEEPKS2_EEclES4_S6_+0x3c>
  1c:	ldr	x8, [x0, #24]
  20:	add	x1, sp, #0x10
  24:	add	x2, sp, #0x8
  28:	blr	x8
  2c:	ldp	x29, x30, [sp, #32]
  30:	and	w0, w0, #0x1
  34:	add	sp, sp, #0x30
  38:	ret
  3c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop10SourcePredC1ESt8functionIFbNS1_8ArrayRefIPNS1_5ValueEEEPKS6_EENS1_8NoneTypeEEUlS8_NS5_IPNS1_4TypeEEEE_E8_M_cloneERSt9_Any_dataRKSJ_St17integral_constantIbLb0EE:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop10SourcePredC1ESt8functionIFbNS1_8ArrayRefIPNS1_5ValueEEEPKS6_EENS1_8NoneTypeEEUlS8_NS5_IPNS1_4TypeEEEE_E8_M_cloneERSt9_Any_dataRKSJ_St17integral_constantIbLb0EE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x0
  14:	mov	w0, #0x20                  	// #32
  18:	mov	x20, x1
  1c:	bl	0 <_Znwm>
  20:	ldr	x21, [x20]
  24:	str	xzr, [x0, #16]
  28:	mov	x20, x0
  2c:	ldr	x8, [x21, #16]
  30:	cbz	x8, 4c <_ZNSt14_Function_base13_Base_managerIZN4llvm8fuzzerop10SourcePredC1ESt8functionIFbNS1_8ArrayRefIPNS1_5ValueEEEPKS6_EENS1_8NoneTypeEEUlS8_NS5_IPNS1_4TypeEEEE_E8_M_cloneERSt9_Any_dataRKSJ_St17integral_constantIbLb0EE+0x4c>
  34:	mov	w2, #0x2                   	// #2
  38:	mov	x0, x20
  3c:	mov	x1, x21
  40:	blr	x8
  44:	ldr	q0, [x21, #16]
  48:	str	q0, [x20, #16]
  4c:	str	x20, [x19]
  50:	ldp	x20, x19, [sp, #32]
  54:	ldr	x21, [sp, #16]
  58:	ldp	x29, x30, [sp], #48
  5c:	ret

Disassembly of section .text._ZNKSt8functionIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEEclES9_SC_:

0000000000000000 <_ZNKSt8functionIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEEclES9_SC_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stp	x1, x2, [sp, #16]
  10:	stp	x3, x4, [sp]
  14:	ldr	x9, [x0, #16]
  18:	cbz	x9, 38 <_ZNKSt8functionIFSt6vectorIPN4llvm8ConstantESaIS3_EENS1_8ArrayRefIPNS1_5ValueEEENS6_IPNS1_4TypeEEEEEclES9_SC_+0x38>
  1c:	ldr	x9, [x0, #24]
  20:	add	x1, sp, #0x10
  24:	mov	x2, sp
  28:	blr	x9
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret
  38:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	ldrb	w9, [x0, #16]
   4:	ldrb	w8, [x0, #17]
   8:	cmp	w9, #0x1
   c:	b.hi	1c <_ZNK4llvm5Twine7isValidEv+0x1c>  // b.pmore
  10:	cmp	w8, #0x1
  14:	b.ne	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.any
  18:	b	80 <_ZNK4llvm5Twine7isValidEv+0x80>
  1c:	cbz	w8, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  20:	cmp	w8, #0x1
  24:	b.ne	38 <_ZNK4llvm5Twine7isValidEv+0x38>  // b.any
  28:	cmp	w9, #0x2
  2c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  30:	mov	w8, #0x1                   	// #1
  34:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  38:	cmp	w9, #0x2
  3c:	b.ne	58 <_ZNK4llvm5Twine7isValidEv+0x58>  // b.any
  40:	ldr	x9, [x0]
  44:	ldrb	w10, [x9, #16]
  48:	cbz	w10, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  4c:	ldrb	w9, [x9, #17]
  50:	cmp	w9, #0x1
  54:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  58:	cmp	w8, #0x2
  5c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  60:	ldr	x8, [x0, #8]
  64:	ldrb	w9, [x8, #16]
  68:	cbz	w9, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  6c:	ldrb	w8, [x8, #17]
  70:	cmp	w8, #0x1
  74:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  78:	mov	w0, wzr
  7c:	ret
  80:	mov	w0, #0x1                   	// #1
  84:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_11GlobalValueEPKNS_5ValueES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_11GlobalValueEPKNS_5ValueES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x8, [x0]
   c:	cbz	x8, 38 <_ZN4llvm13isa_impl_wrapINS_11GlobalValueEPKNS_5ValueES4_E4doitERKS4_+0x38>
  10:	ldrb	w8, [x8, #16]
  14:	mov	w0, #0x1                   	// #1
  18:	cbz	w8, 30 <_ZN4llvm13isa_impl_wrapINS_11GlobalValueEPKNS_5ValueES4_E4doitERKS4_+0x30>
  1c:	cmp	w8, #0x3
  20:	b.eq	30 <_ZN4llvm13isa_impl_wrapINS_11GlobalValueEPKNS_5ValueES4_E4doitERKS4_+0x30>  // b.none
  24:	sub	w8, w8, #0x1
  28:	cmp	w8, #0x2
  2c:	cset	w0, cc  // cc = lo, ul, last
  30:	ldp	x29, x30, [sp], #16
  34:	ret
  38:	adrp	x0, 0 <_ZN4llvm13isa_impl_wrapINS_11GlobalValueEPKNS_5ValueES4_E4doitERKS4_>
  3c:	adrp	x1, 0 <_ZN4llvm13isa_impl_wrapINS_11GlobalValueEPKNS_5ValueES4_E4doitERKS4_>
  40:	adrp	x3, 0 <_ZN4llvm13isa_impl_wrapINS_11GlobalValueEPKNS_5ValueES4_E4doitERKS4_>
  44:	add	x0, x0, #0x0
  48:	add	x1, x1, #0x0
  4c:	add	x3, x3, #0x0
  50:	mov	w2, #0x69                  	// #105
  54:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm3Use9addToListEPPS0_:

0000000000000000 <_ZN4llvm3Use9addToListEPPS0_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x8, [x1]
   c:	mov	x9, x0
  10:	str	x8, [x9, #8]!
  14:	cbz	x8, 30 <_ZN4llvm3Use9addToListEPPS0_+0x30>
  18:	tst	x9, #0x3
  1c:	b.ne	54 <_ZN4llvm3Use9addToListEPPS0_+0x54>  // b.any
  20:	ldr	x10, [x8, #16]
  24:	and	x10, x10, #0x3
  28:	orr	x9, x10, x9
  2c:	str	x9, [x8, #16]
  30:	tst	x1, #0x3
  34:	b.ne	54 <_ZN4llvm3Use9addToListEPPS0_+0x54>  // b.any
  38:	ldr	x8, [x0, #16]
  3c:	and	x8, x8, #0x3
  40:	orr	x8, x8, x1
  44:	str	x8, [x0, #16]
  48:	str	x0, [x1]
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	adrp	x0, 0 <_ZN4llvm3Use9addToListEPPS0_>
  58:	adrp	x1, 0 <_ZN4llvm3Use9addToListEPPS0_>
  5c:	adrp	x3, 0 <_ZN4llvm3Use9addToListEPPS0_>
  60:	add	x0, x0, #0x0
  64:	add	x1, x1, #0x0
  68:	add	x3, x3, #0x0
  6c:	mov	w2, #0xb3                  	// #179
  70:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8fuzzerop10SourcePredC2ESt8functionIFbNS_8ArrayRefIPNS_5ValueEEEPKS4_EES2_IFSt6vectorIPNS_8ConstantESaISD_EES6_NS3_IPNS_4TypeEEEEE:

0000000000000000 <_ZN4llvm8fuzzerop10SourcePredC2ESt8functionIFbNS_8ArrayRefIPNS_5ValueEEEPKS4_EES2_IFSt6vectorIPNS_8ConstantESaISD_EES6_NS3_IPNS_4TypeEEEEE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	str	xzr, [x0, #16]
  14:	ldr	x8, [x1, #16]
  18:	mov	x19, x0
  1c:	mov	x20, x2
  20:	cbz	x8, 3c <_ZN4llvm8fuzzerop10SourcePredC2ESt8functionIFbNS_8ArrayRefIPNS_5ValueEEEPKS4_EES2_IFSt6vectorIPNS_8ConstantESaISD_EES6_NS3_IPNS_4TypeEEEEE+0x3c>
  24:	mov	w2, #0x2                   	// #2
  28:	mov	x0, x19
  2c:	mov	x21, x1
  30:	blr	x8
  34:	ldr	q0, [x21, #16]
  38:	str	q0, [x19, #16]
  3c:	str	xzr, [x19, #48]
  40:	ldr	x8, [x20, #16]
  44:	cbz	x8, 60 <_ZN4llvm8fuzzerop10SourcePredC2ESt8functionIFbNS_8ArrayRefIPNS_5ValueEEEPKS4_EES2_IFSt6vectorIPNS_8ConstantESaISD_EES6_NS3_IPNS_4TypeEEEEE+0x60>
  48:	add	x0, x19, #0x20
  4c:	mov	w2, #0x2                   	// #2
  50:	mov	x1, x20
  54:	blr	x8
  58:	ldr	q0, [x20, #16]
  5c:	str	q0, [x19, #48]
  60:	ldp	x20, x19, [sp, #32]
  64:	ldr	x21, [sp, #16]
  68:	ldp	x29, x30, [sp], #48
  6c:	ret

Disassembly of section .text._ZNSt24uniform_int_distributionImEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEmRT_RKNS0_10param_typeE:

0000000000000000 <_ZNSt24uniform_int_distributionImEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEmRT_RKNS0_10param_typeE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	add	x29, sp, #0x10
  18:	ldp	x9, x8, [x2]
  1c:	mov	x19, x2
  20:	mov	x20, x1
  24:	sub	x23, x8, x9
  28:	mov	w8, #0xfffffffe            	// #-2
  2c:	cmp	x23, x8
  30:	b.hi	5c <_ZNSt24uniform_int_distributionImEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEmRT_RKNS0_10param_typeE+0x5c>  // b.pmore
  34:	add	x8, x23, #0x1
  38:	mov	w9, #0xffffffff            	// #-1
  3c:	udiv	w21, w9, w8
  40:	mul	x22, x8, x21
  44:	mov	x0, x20
  48:	bl	0 <_ZNSt24uniform_int_distributionImEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEmRT_RKNS0_10param_typeE>
  4c:	cmp	x0, x22
  50:	b.cs	44 <_ZNSt24uniform_int_distributionImEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEmRT_RKNS0_10param_typeE+0x44>  // b.hs, b.nlast
  54:	udiv	x0, x0, x21
  58:	b	b0 <_ZNSt24uniform_int_distributionImEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEmRT_RKNS0_10param_typeE+0xb0>
  5c:	mov	w8, #0xffffffff            	// #-1
  60:	cmp	x23, x8
  64:	b.ne	74 <_ZNSt24uniform_int_distributionImEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEmRT_RKNS0_10param_typeE+0x74>  // b.any
  68:	mov	x0, x20
  6c:	bl	0 <_ZNSt24uniform_int_distributionImEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEmRT_RKNS0_10param_typeE>
  70:	b	b0 <_ZNSt24uniform_int_distributionImEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEmRT_RKNS0_10param_typeE+0xb0>
  74:	mov	x21, x0
  78:	lsr	x24, x23, #32
  7c:	mov	x2, sp
  80:	mov	x0, x21
  84:	mov	x1, x20
  88:	stp	xzr, x24, [sp]
  8c:	bl	0 <_ZNSt24uniform_int_distributionImEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEmRT_RKNS0_10param_typeE>
  90:	mov	x22, x0
  94:	mov	x0, x20
  98:	bl	0 <_ZNSt24uniform_int_distributionImEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEmRT_RKNS0_10param_typeE>
  9c:	adds	x0, x0, x22, lsl #32
  a0:	cset	w8, cs  // cs = hs, nlast
  a4:	cmp	x0, x23
  a8:	b.hi	7c <_ZNSt24uniform_int_distributionImEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEmRT_RKNS0_10param_typeE+0x7c>  // b.pmore
  ac:	tbnz	w8, #0, 7c <_ZNSt24uniform_int_distributionImEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEmRT_RKNS0_10param_typeE+0x7c>
  b0:	ldr	x8, [x19]
  b4:	ldp	x20, x19, [sp, #64]
  b8:	ldp	x22, x21, [sp, #48]
  bc:	ldp	x24, x23, [sp, #32]
  c0:	ldp	x29, x30, [sp, #16]
  c4:	add	x0, x8, x0
  c8:	add	sp, sp, #0x50
  cc:	ret

Disassembly of section .text._ZNSt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEclEv:

0000000000000000 <_ZNSt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEclEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x0, #4992]
  10:	mov	x19, x0
  14:	cmp	x8, #0x270
  18:	b.cc	28 <_ZNSt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEclEv+0x28>  // b.lo, b.ul, b.last
  1c:	mov	x0, x19
  20:	bl	0 <_ZNSt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEclEv>
  24:	ldr	x8, [x19, #4992]
  28:	add	x9, x8, #0x1
  2c:	str	x9, [x19, #4992]
  30:	ldr	x8, [x19, x8, lsl #3]
  34:	mov	w9, #0x5680                	// #22144
  38:	movk	w9, #0x9d2c, lsl #16
  3c:	ldr	x19, [sp, #16]
  40:	ubfx	x10, x8, #11, #32
  44:	eor	x8, x10, x8
  48:	lsl	w10, w8, #7
  4c:	and	x9, x10, x9
  50:	eor	x8, x9, x8
  54:	lsl	w9, w8, #15
  58:	mov	w10, #0xefc60000            	// #-272236544
  5c:	and	x9, x9, x10
  60:	eor	x8, x9, x8
  64:	eor	x0, x8, x8, lsr #18
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZNSt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EE11_M_gen_randEv:

0000000000000000 <_ZNSt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EE11_M_gen_randEv>:
   0:	ldr	x10, [x0]
   4:	mov	w8, #0xb0df                	// #45279
   8:	mov	x9, xzr
   c:	movk	w8, #0x9908, lsl #16
  10:	add	x11, x0, x9
  14:	and	x12, x10, #0xffffffff80000000
  18:	ldr	x10, [x11, #8]
  1c:	ldr	x13, [x11, #3176]
  20:	add	x9, x9, #0x8
  24:	cmp	x9, #0x718
  28:	and	x14, x10, #0x7ffffffe
  2c:	sbfx	x15, x10, #0, #1
  30:	orr	x12, x14, x12
  34:	and	x14, x15, x8
  38:	eor	x12, x13, x12, lsr #1
  3c:	eor	x12, x12, x14
  40:	str	x12, [x11]
  44:	b.ne	10 <_ZNSt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EE11_M_gen_randEv+0x10>  // b.any
  48:	add	x10, x0, #0x718
  4c:	ld1r	{v4.2d}, [x10]
  50:	mov	w10, #0x1                   	// #1
  54:	dup	v2.2d, x10
  58:	mov	w10, #0xb0df                	// #45279
  5c:	mov	x11, #0xffffffff80000000    	// #-2147483648
  60:	mov	w12, #0x7ffffffe            	// #2147483646
  64:	movk	w10, #0x9908, lsl #16
  68:	mov	x9, xzr
  6c:	dup	v0.2d, x11
  70:	dup	v1.2d, x12
  74:	dup	v3.2d, x10
  78:	add	x10, x0, x9
  7c:	ldr	q5, [x10, #1824]
  80:	add	x9, x9, #0x10
  84:	cmp	x9, #0xc60
  88:	ext	v4.16b, v4.16b, v5.16b, #8
  8c:	and	v6.16b, v5.16b, v1.16b
  90:	and	v4.16b, v4.16b, v0.16b
  94:	orr	v4.16b, v6.16b, v4.16b
  98:	ldr	q6, [x10]
  9c:	ushr	v4.2d, v4.2d, #1
  a0:	add	x10, x10, #0x718
  a4:	eor	v4.16b, v4.16b, v6.16b
  a8:	and	v6.16b, v5.16b, v2.16b
  ac:	cmeq	v6.2d, v6.2d, #0
  b0:	bic	v6.16b, v3.16b, v6.16b
  b4:	eor	v4.16b, v4.16b, v6.16b
  b8:	str	q4, [x10]
  bc:	mov	v4.16b, v5.16b
  c0:	b.ne	78 <_ZNSt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EE11_M_gen_randEv+0x78>  // b.any
  c4:	ldr	x9, [x0, #4984]
  c8:	ldr	x10, [x0]
  cc:	ldr	x11, [x0, #3168]
  d0:	str	xzr, [x0, #4992]
  d4:	and	x9, x9, #0xffffffff80000000
  d8:	and	x12, x10, #0x7ffffffe
  dc:	sbfx	x10, x10, #0, #1
  e0:	orr	x9, x12, x9
  e4:	and	x8, x10, x8
  e8:	eor	x9, x11, x9, lsr #1
  ec:	eor	x8, x9, x8
  f0:	str	x8, [x0, #4984]
  f4:	ret

Disassembly of section .text._ZNSt24uniform_int_distributionIiEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEiRT_RKNS0_10param_typeE:

0000000000000000 <_ZNSt24uniform_int_distributionIiEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEiRT_RKNS0_10param_typeE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	add	x29, sp, #0x10
  18:	ldpsw	x9, x8, [x2]
  1c:	mov	x19, x2
  20:	mov	x20, x1
  24:	sub	x23, x8, x9
  28:	mov	w8, #0xfffffffe            	// #-2
  2c:	cmp	x23, x8
  30:	b.hi	5c <_ZNSt24uniform_int_distributionIiEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEiRT_RKNS0_10param_typeE+0x5c>  // b.pmore
  34:	add	x8, x23, #0x1
  38:	mov	w9, #0xffffffff            	// #-1
  3c:	udiv	w21, w9, w8
  40:	mul	x22, x8, x21
  44:	mov	x0, x20
  48:	bl	0 <_ZNSt24uniform_int_distributionIiEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEiRT_RKNS0_10param_typeE>
  4c:	cmp	x0, x22
  50:	b.cs	44 <_ZNSt24uniform_int_distributionIiEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEiRT_RKNS0_10param_typeE+0x44>  // b.hs, b.nlast
  54:	udiv	x0, x0, x21
  58:	b	b0 <_ZNSt24uniform_int_distributionIiEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEiRT_RKNS0_10param_typeE+0xb0>
  5c:	mov	w8, #0xffffffff            	// #-1
  60:	cmp	x23, x8
  64:	b.ne	74 <_ZNSt24uniform_int_distributionIiEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEiRT_RKNS0_10param_typeE+0x74>  // b.any
  68:	mov	x0, x20
  6c:	bl	0 <_ZNSt24uniform_int_distributionIiEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEiRT_RKNS0_10param_typeE>
  70:	b	b0 <_ZNSt24uniform_int_distributionIiEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEiRT_RKNS0_10param_typeE+0xb0>
  74:	mov	x21, x0
  78:	lsr	x24, x23, #32
  7c:	add	x2, sp, #0x8
  80:	mov	x0, x21
  84:	mov	x1, x20
  88:	stp	wzr, w24, [sp, #8]
  8c:	bl	0 <_ZNSt24uniform_int_distributionIiEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEiRT_RKNS0_10param_typeE>
  90:	mov	w22, w0
  94:	mov	x0, x20
  98:	bl	0 <_ZNSt24uniform_int_distributionIiEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEiRT_RKNS0_10param_typeE>
  9c:	adds	x0, x0, x22, lsl #32
  a0:	cset	w8, cs  // cs = hs, nlast
  a4:	cmp	x0, x23
  a8:	b.hi	7c <_ZNSt24uniform_int_distributionIiEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEiRT_RKNS0_10param_typeE+0x7c>  // b.pmore
  ac:	tbnz	w8, #0, 7c <_ZNSt24uniform_int_distributionIiEclISt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEEEiRT_RKNS0_10param_typeE+0x7c>
  b0:	ldr	w8, [x19]
  b4:	ldp	x20, x19, [sp, #64]
  b8:	ldp	x22, x21, [sp, #48]
  bc:	ldp	x24, x23, [sp, #32]
  c0:	ldp	x29, x30, [sp, #16]
  c4:	add	w0, w8, w0
  c8:	add	sp, sp, #0x50
  cc:	ret
