<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/MC/MCSchedule.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_3c463fb0a03f5ca9e2abd53334bc8356.html">MC</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MCSchedule.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="MCSchedule_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- llvm/MC/MCSchedule.h - Scheduling -----------------------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file defines the classes used to describe a subtarget&#39;s machine model</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// for scheduling and other instruction cost heuristics.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef LLVM_MC_MCSCHEDULE_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define LLVM_MC_MCSCHEDULE_H</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Optional_8h.html">llvm/ADT/Optional.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;llvm/Config/llvm-config.h&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2DataTypes_8h.html">llvm/Support/DataTypes.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">struct </span>InstrItinerary;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">class </span>MCSubtargetInfo;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">class </span>MCInstrInfo;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">class </span>MCInst;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">class </span>InstrItineraryData;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/// Define a kind of processor resource that will be modeled by the scheduler.</span></div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="structllvm_1_1MCProcResourceDesc.html">   32</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1MCProcResourceDesc.html">MCProcResourceDesc</a> {</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="structllvm_1_1MCProcResourceDesc.html#a51dc4747a7d39650884bcf19daaf5f54">   33</a></span>&#160;  <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="structllvm_1_1MCProcResourceDesc.html#a51dc4747a7d39650884bcf19daaf5f54">Name</a>;</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="structllvm_1_1MCProcResourceDesc.html#a9d4d0cc34fcce4779dc4445d8265fffc">   34</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCProcResourceDesc.html#a9d4d0cc34fcce4779dc4445d8265fffc">NumUnits</a>; <span class="comment">// Number of resource of this kind</span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="structllvm_1_1MCProcResourceDesc.html#a941f60ecfffd9b460f095636ab0eb96a">   35</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCProcResourceDesc.html#a941f60ecfffd9b460f095636ab0eb96a">SuperIdx</a>; <span class="comment">// Index of the resources kind that contains this kind.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <span class="comment">// Number of resources that may be buffered.</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <span class="comment">// Buffered resources (BufferSize != 0) may be consumed at some indeterminate</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <span class="comment">// cycle after dispatch. This should be used for out-of-order cpus when</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="comment">// instructions that use this resource can be buffered in a reservaton</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="comment">// station.</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <span class="comment">// Unbuffered resources (BufferSize == 0) always consume their resource some</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="comment">// fixed number of cycles after dispatch. If a resource is unbuffered, then</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="comment">// the scheduler will avoid scheduling instructions with conflicting resources</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="comment">// in the same cycle. This is for in-order cpus, or the in-order portion of</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <span class="comment">// an out-of-order cpus.</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="structllvm_1_1MCProcResourceDesc.html#a1cabc35908985a4252812bbff35df8f9">   49</a></span>&#160;  <span class="keywordtype">int</span> <a class="code" href="structllvm_1_1MCProcResourceDesc.html#a1cabc35908985a4252812bbff35df8f9">BufferSize</a>;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="comment">// If the resource has sub-units, a pointer to the first element of an array</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="comment">// of `NumUnits` elements containing the ProcResourceIdx of the sub units.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="comment">// nullptr if the resource does not have sub-units.</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="structllvm_1_1MCProcResourceDesc.html#a7ce1d4d9b7074763095e905a7848440f">   54</a></span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> *<a class="code" href="structllvm_1_1MCProcResourceDesc.html#a7ce1d4d9b7074763095e905a7848440f">SubUnitsIdxBegin</a>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="structllvm_1_1MCProcResourceDesc.html#a6db5f1d0b14fce63468da467e20390e1">   56</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1MCProcResourceDesc.html#a6db5f1d0b14fce63468da467e20390e1">operator==</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MCProcResourceDesc.html">MCProcResourceDesc</a> &amp;<a class="code" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="keywordflow">return</span> NumUnits == Other.<a class="code" href="structllvm_1_1MCProcResourceDesc.html#a9d4d0cc34fcce4779dc4445d8265fffc">NumUnits</a> &amp;&amp; SuperIdx == Other.<a class="code" href="structllvm_1_1MCProcResourceDesc.html#a941f60ecfffd9b460f095636ab0eb96a">SuperIdx</a></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;      &amp;&amp; BufferSize == Other.<a class="code" href="structllvm_1_1MCProcResourceDesc.html#a1cabc35908985a4252812bbff35df8f9">BufferSize</a>;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  }</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;};</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/// Identify one of the processor resource kinds consumed by a particular</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/// scheduling class for the specified number of cycles.</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="structllvm_1_1MCWriteProcResEntry.html">   64</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1MCWriteProcResEntry.html">MCWriteProcResEntry</a> {</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="structllvm_1_1MCWriteProcResEntry.html#a5b56c5798d986e65e63809fb808d75fa">   65</a></span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structllvm_1_1MCWriteProcResEntry.html#a5b56c5798d986e65e63809fb808d75fa">ProcResourceIdx</a>;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="structllvm_1_1MCWriteProcResEntry.html#ae5133ad2a76c4d1c5262d925542ea58f">   66</a></span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structllvm_1_1MCWriteProcResEntry.html#ae5133ad2a76c4d1c5262d925542ea58f">Cycles</a>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="structllvm_1_1MCWriteProcResEntry.html#a2be311f80ee27778967433f3e9fad231">   68</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1MCWriteProcResEntry.html#a2be311f80ee27778967433f3e9fad231">operator==</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MCWriteProcResEntry.html">MCWriteProcResEntry</a> &amp;<a class="code" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keywordflow">return</span> ProcResourceIdx == Other.<a class="code" href="structllvm_1_1MCWriteProcResEntry.html#a5b56c5798d986e65e63809fb808d75fa">ProcResourceIdx</a> &amp;&amp; Cycles == Other.<a class="code" href="structllvm_1_1MCWriteProcResEntry.html#ae5133ad2a76c4d1c5262d925542ea58f">Cycles</a>;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  }</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;};</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/// Specify the latency in cpu cycles for a particular scheduling class and def</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/// index. -1 indicates an invalid latency. Heuristics would typically consider</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/// an instruction with invalid latency to have infinite latency.  Also identify</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">/// the WriteResources of this def. When the operand expands to a sequence of</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/// writes, this ID is the last write in the sequence.</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="structllvm_1_1MCWriteLatencyEntry.html">   78</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1MCWriteLatencyEntry.html">MCWriteLatencyEntry</a> {</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="structllvm_1_1MCWriteLatencyEntry.html#acb109cb600fa4c75a40124a9dafd85cc">   79</a></span>&#160;  int16_t <a class="code" href="structllvm_1_1MCWriteLatencyEntry.html#acb109cb600fa4c75a40124a9dafd85cc">Cycles</a>;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="structllvm_1_1MCWriteLatencyEntry.html#a1f528c20ab89b1480b820d3001a10a8f">   80</a></span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structllvm_1_1MCWriteLatencyEntry.html#a1f528c20ab89b1480b820d3001a10a8f">WriteResourceID</a>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="structllvm_1_1MCWriteLatencyEntry.html#a2e592acac062f6db4b24142cd303585a">   82</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1MCWriteLatencyEntry.html#a2e592acac062f6db4b24142cd303585a">operator==</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MCWriteLatencyEntry.html">MCWriteLatencyEntry</a> &amp;<a class="code" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="keywordflow">return</span> Cycles == Other.<a class="code" href="structllvm_1_1MCWriteLatencyEntry.html#acb109cb600fa4c75a40124a9dafd85cc">Cycles</a> &amp;&amp; WriteResourceID == Other.<a class="code" href="structllvm_1_1MCWriteLatencyEntry.html#a1f528c20ab89b1480b820d3001a10a8f">WriteResourceID</a>;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  }</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;};</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/// Specify the number of cycles allowed after instruction issue before a</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/// particular use operand reads its registers. This effectively reduces the</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/// write&#39;s latency. Here we allow negative cycles for corner cases where</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">/// latency increases. This rule only applies when the entry&#39;s WriteResource</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/// matches the write&#39;s WriteResource.</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/// MCReadAdvanceEntries are sorted first by operand index (UseIdx), then by</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">/// WriteResourceIdx.</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="structllvm_1_1MCReadAdvanceEntry.html">   95</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1MCReadAdvanceEntry.html">MCReadAdvanceEntry</a> {</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structllvm_1_1MCReadAdvanceEntry.html#ae21e6c46e277280e2612e5421341cf6b">   96</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCReadAdvanceEntry.html#ae21e6c46e277280e2612e5421341cf6b">UseIdx</a>;</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="structllvm_1_1MCReadAdvanceEntry.html#a13808c180aded48657cd9eac275c6115">   97</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCReadAdvanceEntry.html#a13808c180aded48657cd9eac275c6115">WriteResourceID</a>;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structllvm_1_1MCReadAdvanceEntry.html#a008d39ca6c0812947ec8336b354ed8af">   98</a></span>&#160;  <span class="keywordtype">int</span> <a class="code" href="structllvm_1_1MCReadAdvanceEntry.html#a008d39ca6c0812947ec8336b354ed8af">Cycles</a>;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="structllvm_1_1MCReadAdvanceEntry.html#a36f6e6b5fc255b308c3e3e5a943800b8">  100</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1MCReadAdvanceEntry.html#a36f6e6b5fc255b308c3e3e5a943800b8">operator==</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MCReadAdvanceEntry.html">MCReadAdvanceEntry</a> &amp;<a class="code" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="keywordflow">return</span> UseIdx == Other.<a class="code" href="structllvm_1_1MCReadAdvanceEntry.html#ae21e6c46e277280e2612e5421341cf6b">UseIdx</a> &amp;&amp; WriteResourceID == Other.<a class="code" href="structllvm_1_1MCReadAdvanceEntry.html#a13808c180aded48657cd9eac275c6115">WriteResourceID</a></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;      &amp;&amp; Cycles == Other.<a class="code" href="structllvm_1_1MCReadAdvanceEntry.html#a008d39ca6c0812947ec8336b354ed8af">Cycles</a>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  }</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;};</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/// Summarize the scheduling resources required for an instruction of a</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/// particular scheduling class.</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">/// Defined as an aggregate struct for creating tables with initializer lists.</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedClassDesc.html">  110</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> {</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedClassDesc.html#a50089886ed3b164c779bb42fd2c3d52b">  111</a></span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> InvalidNumMicroOps = (1U &lt;&lt; 14) - 1;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedClassDesc.html#af9af73b59bc7e0c387fc0a8b3b3e21a9">  112</a></span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> VariantNumMicroOps = InvalidNumMicroOps - 1;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedClassDesc.html#ae31b059b2a720d51c88a426539fa798c">  115</a></span>&#160;  <span class="keyword">const</span> <span class="keywordtype">char</span>* <a class="code" href="structllvm_1_1MCSchedClassDesc.html#ae31b059b2a720d51c88a426539fa798c">Name</a>;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedClassDesc.html#ab7b0ef1f5af7f95492f8bf39415123f2">  117</a></span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structllvm_1_1MCSchedClassDesc.html#ab7b0ef1f5af7f95492f8bf39415123f2">NumMicroOps</a> : 14;</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedClassDesc.html#a55bab408da4f8478e5bc8189bab24078">  118</a></span>&#160;  <span class="keywordtype">bool</span>     <a class="code" href="structllvm_1_1MCSchedClassDesc.html#a55bab408da4f8478e5bc8189bab24078">BeginGroup</a> : 1;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedClassDesc.html#a448cbd35728099b4657b54f3571740fc">  119</a></span>&#160;  <span class="keywordtype">bool</span>     <a class="code" href="structllvm_1_1MCSchedClassDesc.html#a448cbd35728099b4657b54f3571740fc">EndGroup</a> : 1;</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedClassDesc.html#a7850c73a920bc955191ac8a388001685">  120</a></span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structllvm_1_1MCSchedClassDesc.html#a7850c73a920bc955191ac8a388001685">WriteProcResIdx</a>; <span class="comment">// First index into WriteProcResTable.</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedClassDesc.html#abcbad6df7e8d8c64c9944310967daac2">  121</a></span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structllvm_1_1MCSchedClassDesc.html#abcbad6df7e8d8c64c9944310967daac2">NumWriteProcResEntries</a>;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedClassDesc.html#a7ccc40dcd0cf74dd6db784b0d56986f5">  122</a></span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structllvm_1_1MCSchedClassDesc.html#a7ccc40dcd0cf74dd6db784b0d56986f5">WriteLatencyIdx</a>; <span class="comment">// First index into WriteLatencyTable.</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedClassDesc.html#a5eaebfb37c3f693c9b1644c38969d4c9">  123</a></span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structllvm_1_1MCSchedClassDesc.html#a5eaebfb37c3f693c9b1644c38969d4c9">NumWriteLatencyEntries</a>;</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedClassDesc.html#a0877db2dd00a3e65f88212756e5e3814">  124</a></span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structllvm_1_1MCSchedClassDesc.html#a0877db2dd00a3e65f88212756e5e3814">ReadAdvanceIdx</a>; <span class="comment">// First index into ReadAdvanceTable.</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedClassDesc.html#aaf852a03b56b36b08ed6b0d0bd221f1c">  125</a></span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structllvm_1_1MCSchedClassDesc.html#aaf852a03b56b36b08ed6b0d0bd221f1c">NumReadAdvanceEntries</a>;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedClassDesc.html#a03f7e8be243cde4843e2854d91bfa082">  127</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html#a03f7e8be243cde4843e2854d91bfa082">isValid</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="keywordflow">return</span> NumMicroOps != InvalidNumMicroOps;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  }</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedClassDesc.html#a4a9a1303240e655d7c3efb1057b8e7a6">  130</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html#a4a9a1303240e655d7c3efb1057b8e7a6">isVariant</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="keywordflow">return</span> NumMicroOps == VariantNumMicroOps;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  }</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;};</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/// Specify the cost of a register definition in terms of number of physical</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">/// register allocated at register renaming stage. For example, AMD Jaguar.</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">/// natively supports 128-bit data types, and operations on 256-bit registers</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/// (i.e. YMM registers) are internally split into two COPs (complex operations)</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/// and each COP updates a physical register. Basically, on Jaguar, a YMM</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/// register write effectively consumes two physical registers. That means,</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">/// the cost of a YMM write in the BtVer2 model is 2.</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterCostEntry.html">  142</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1MCRegisterCostEntry.html">MCRegisterCostEntry</a> {</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterCostEntry.html#aa6bf3314094503748b2b08e235387dc8">  143</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCRegisterCostEntry.html#aa6bf3314094503748b2b08e235387dc8">RegisterClassID</a>;</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterCostEntry.html#ad18df06fa123dab01f23d036f6eeacaf">  144</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCRegisterCostEntry.html#ad18df06fa123dab01f23d036f6eeacaf">Cost</a>;</div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterCostEntry.html#aef5a1d880ead7937d252222e951efb13">  145</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1MCRegisterCostEntry.html#aef5a1d880ead7937d252222e951efb13">AllowMoveElimination</a>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;};</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/// A register file descriptor.</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">/// This struct allows to describe processor register files. In particular, it</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/// helps describing the size of the register file, as well as the cost of</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/// allocating a register file at register renaming stage.</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">/// FIXME: this struct can be extended to provide information about the number</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/// of read/write ports to the register file.  A value of zero for field</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">/// &#39;NumPhysRegs&#39; means: this register file has an unbounded number of physical</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/// registers.</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterFileDesc.html">  157</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1MCRegisterFileDesc.html">MCRegisterFileDesc</a> {</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterFileDesc.html#a1bf491f6f76ece9a5ff78f373fbf022d">  158</a></span>&#160;  <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="structllvm_1_1MCRegisterFileDesc.html#a1bf491f6f76ece9a5ff78f373fbf022d">Name</a>;</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterFileDesc.html#aef3f56d3be3e6b17489025d9ecdf41f0">  159</a></span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structllvm_1_1MCRegisterFileDesc.html#aef3f56d3be3e6b17489025d9ecdf41f0">NumPhysRegs</a>;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterFileDesc.html#a5714a5dc80b5451d790b4fbe4f7e6917">  160</a></span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structllvm_1_1MCRegisterFileDesc.html#a5714a5dc80b5451d790b4fbe4f7e6917">NumRegisterCostEntries</a>;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="comment">// Index of the first cost entry in MCExtraProcessorInfo::RegisterCostTable.</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterFileDesc.html#ac378f13d35f85d5cb1d461c26dbb8b33">  162</a></span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structllvm_1_1MCRegisterFileDesc.html#ac378f13d35f85d5cb1d461c26dbb8b33">RegisterCostEntryIdx</a>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="comment">// A value of zero means: there is no limit in the number of moves that can be</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="comment">// eliminated every cycle.</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterFileDesc.html#aeb3b0f7582e43cf531fbade653b457c8">  165</a></span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structllvm_1_1MCRegisterFileDesc.html#aeb3b0f7582e43cf531fbade653b457c8">MaxMovesEliminatedPerCycle</a>;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="comment">// Ture if this register file only knows how to optimize register moves from</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="comment">// known zero registers.</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterFileDesc.html#a951465efd9882020f7e30464e0af4c91">  168</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1MCRegisterFileDesc.html#a951465efd9882020f7e30464e0af4c91">AllowZeroMoveEliminationOnly</a>;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;};</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">/// Provide extra details about the machine processor.</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">/// This is a collection of &quot;optional&quot; processor information that is not</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">/// normally used by the LLVM machine schedulers, but that can be consumed by</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">/// external tools like llvm-mca to improve the quality of the peformance</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">/// analysis.</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="structllvm_1_1MCExtraProcessorInfo.html">  177</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1MCExtraProcessorInfo.html">MCExtraProcessorInfo</a> {</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="comment">// Actual size of the reorder buffer in hardware.</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="structllvm_1_1MCExtraProcessorInfo.html#a6f9afb53a50ae6df286b80f2f9c21d17">  179</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCExtraProcessorInfo.html#a6f9afb53a50ae6df286b80f2f9c21d17">ReorderBufferSize</a>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="comment">// Number of instructions retired per cycle.</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="structllvm_1_1MCExtraProcessorInfo.html#a0e1542e165aa2b726469db6e4c13c345">  181</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCExtraProcessorInfo.html#a0e1542e165aa2b726469db6e4c13c345">MaxRetirePerCycle</a>;</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="structllvm_1_1MCExtraProcessorInfo.html#a32ae018fc5ca938337d0a3a0a48b4eeb">  182</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterFileDesc.html">MCRegisterFileDesc</a> *<a class="code" href="structllvm_1_1MCExtraProcessorInfo.html#a32ae018fc5ca938337d0a3a0a48b4eeb">RegisterFiles</a>;</div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="structllvm_1_1MCExtraProcessorInfo.html#a909d97fec8e1d93422de35116ccd09c3">  183</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCExtraProcessorInfo.html#a909d97fec8e1d93422de35116ccd09c3">NumRegisterFiles</a>;</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="structllvm_1_1MCExtraProcessorInfo.html#ad9fc8de62fd24f428b44c1085497d811">  184</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterCostEntry.html">MCRegisterCostEntry</a> *<a class="code" href="structllvm_1_1MCExtraProcessorInfo.html#ad9fc8de62fd24f428b44c1085497d811">RegisterCostTable</a>;</div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="structllvm_1_1MCExtraProcessorInfo.html#adadb787a5b075c7fd3e5ab57a2f4fcc7">  185</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCExtraProcessorInfo.html#adadb787a5b075c7fd3e5ab57a2f4fcc7">NumRegisterCostEntries</a>;</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="structllvm_1_1MCExtraProcessorInfo.html#aedba02e27b8fa77836a30f28e3efb648">  186</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCExtraProcessorInfo.html#aedba02e27b8fa77836a30f28e3efb648">LoadQueueID</a>;</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="structllvm_1_1MCExtraProcessorInfo.html#a240a9b0110c2b3276499fac33721b19e">  187</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCExtraProcessorInfo.html#a240a9b0110c2b3276499fac33721b19e">StoreQueueID</a>;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;};</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">/// Machine model for scheduling, bundling, and heuristics.</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">/// The machine model directly provides basic information about the</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">/// microarchitecture to the scheduler in the form of properties. It also</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/// optionally refers to scheduler resource tables and itinerary</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">/// tables. Scheduler resource tables model the latency and cost for each</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">/// instruction type. Itinerary tables are an independent mechanism that</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">/// provides a detailed reservation table describing each cycle of instruction</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/// execution. Subtargets may define any or all of the above categories of data</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">/// depending on the type of CPU and selected scheduler.</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">/// The machine independent properties defined here are used by the scheduler as</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">/// an abstract machine model. A real micro-architecture has a number of</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/// buffers, queues, and stages. Declaring that a given machine-independent</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">/// abstract property corresponds to a specific physical property across all</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">/// subtargets can&#39;t be done. Nonetheless, the abstract model is</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/// useful. Futhermore, subtargets typically extend this model with processor</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">/// specific resources to model any hardware features that can be exploited by</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">/// sceduling heuristics and aren&#39;t sufficiently represented in the abstract.</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">/// The abstract pipeline is built around the notion of an &quot;issue point&quot;. This</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">/// is merely a reference point for counting machine cycles. The physical</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">/// machine will have pipeline stages that delay execution. The scheduler does</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">/// not model those delays because they are irrelevant as long as they are</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">/// consistent. Inaccuracies arise when instructions have different execution</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">/// delays relative to each other, in addition to their intrinsic latency. Those</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">/// special cases can be handled by TableGen constructs such as, ReadAdvance,</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">/// which reduces latency when reading data, and ResourceCycles, which consumes</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">/// a processor resource when writing data for a number of abstract</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">/// cycles.</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">/// TODO: One tool currently missing is the ability to add a delay to</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">/// ResourceCycles. That would be easy to add and would likely cover all cases</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">/// currently handled by the legacy itinerary tables.</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">/// A note on out-of-order execution and, more generally, instruction</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">/// buffers. Part of the CPU pipeline is always in-order. The issue point, which</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">/// is the point of reference for counting cycles, only makes sense as an</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">/// in-order part of the pipeline. Other parts of the pipeline are sometimes</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">/// falling behind and sometimes catching up. It&#39;s only interesting to model</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">/// those other, decoupled parts of the pipeline if they may be predictably</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">/// resource constrained in a way that the scheduler can exploit.</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">/// The LLVM machine model distinguishes between in-order constraints and</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">/// out-of-order constraints so that the target&#39;s scheduling strategy can apply</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">/// appropriate heuristics. For a well-balanced CPU pipeline, out-of-order</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">/// resources would not typically be treated as a hard scheduling</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">/// constraint. For example, in the GenericScheduler, a delay caused by limited</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">/// out-of-order resources is not directly reflected in the number of cycles</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">/// that the scheduler sees between issuing an instruction and its dependent</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">/// instructions. In other words, out-of-order resources don&#39;t directly increase</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">/// the latency between pairs of instructions. However, they can still be used</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">/// to detect potential bottlenecks across a sequence of instructions and bias</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/// the scheduling heuristics appropriately.</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html">  244</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> {</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="comment">// IssueWidth is the maximum number of instructions that may be scheduled in</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="comment">// the same per-cycle group. This is meant to be a hard in-order constraint</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="comment">// (a.k.a. &quot;hazard&quot;). In the GenericScheduler strategy, no more than</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="comment">// IssueWidth micro-ops can ever be scheduled in a particular cycle.</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="comment">// In practice, IssueWidth is useful to model any bottleneck between the</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="comment">// decoder (after micro-op expansion) and the out-of-order reservation</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="comment">// stations or the decoder bandwidth itself. If the total number of</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="comment">// reservation stations is also a bottleneck, or if any other pipeline stage</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="comment">// has a bandwidth limitation, then that can be naturally modeled by adding an</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="comment">// out-of-order processor resource.</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html#ac0f11354e854441ac5fefd72d91dd8ee">  256</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCSchedModel.html#ac0f11354e854441ac5fefd72d91dd8ee">IssueWidth</a>;</div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html#aea43dda92a2d44bcad9ac8b8b174083d">  257</a></span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> DefaultIssueWidth = 1;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="comment">// MicroOpBufferSize is the number of micro-ops that the processor may buffer</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="comment">// for out-of-order execution.</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <span class="comment">// &quot;0&quot; means operations that are not ready in this cycle are not considered</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <span class="comment">// for scheduling (they go in the pending queue). Latency is paramount. This</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="comment">// may be more efficient if many instructions are pending in a schedule.</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="comment">// &quot;1&quot; means all instructions are considered for scheduling regardless of</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="comment">// whether they are ready in this cycle. Latency still causes issue stalls,</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="comment">// but we balance those stalls against other heuristics.</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="comment">// &quot;&gt; 1&quot; means the processor is out-of-order. This is a machine independent</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="comment">// estimate of highly machine specific characteristics such as the register</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="comment">// renaming pool and reorder buffer.</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html#aaaca528ae14befaac95c11df31faf36b">  273</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCSchedModel.html#aaaca528ae14befaac95c11df31faf36b">MicroOpBufferSize</a>;</div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html#a89a10a315de4fe27b96441bba140667a">  274</a></span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> DefaultMicroOpBufferSize = 0;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="comment">// LoopMicroOpBufferSize is the number of micro-ops that the processor may</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="comment">// buffer for optimized loop execution. More generally, this represents the</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="comment">// optimal number of micro-ops in a loop body. A loop may be partially</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="comment">// unrolled to bring the count of micro-ops in the loop body closer to this</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="comment">// number.</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html#a74a33138b76ebc2cae1b3cf65411a9e6">  281</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCSchedModel.html#a74a33138b76ebc2cae1b3cf65411a9e6">LoopMicroOpBufferSize</a>;</div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html#a318f6bd038b41e5318769859b0682f53">  282</a></span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> DefaultLoopMicroOpBufferSize = 0;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="comment">// LoadLatency is the expected latency of load instructions.</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html#a077ff8557ccaf81471558635ca37f7a3">  285</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCSchedModel.html#a077ff8557ccaf81471558635ca37f7a3">LoadLatency</a>;</div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html#a6cd425228c2c4565e4308d74e2eb403b">  286</a></span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> DefaultLoadLatency = 4;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="comment">// HighLatency is the expected latency of &quot;very high latency&quot; operations.</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="comment">// See TargetInstrInfo::isHighLatencyDef().</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="comment">// By default, this is set to an arbitrarily high number of cycles</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="comment">// likely to have some impact on scheduling heuristics.</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html#a26358cf24f3d0a23e6dee0bf807061be">  292</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCSchedModel.html#a26358cf24f3d0a23e6dee0bf807061be">HighLatency</a>;</div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html#a35f1eefb7b52cfe5876f9a8671e8eead">  293</a></span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> DefaultHighLatency = 10;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <span class="comment">// MispredictPenalty is the typical number of extra cycles the processor</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="comment">// takes to recover from a branch misprediction.</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html#af664056329bd39a8610479a584e4b2f7">  297</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCSchedModel.html#af664056329bd39a8610479a584e4b2f7">MispredictPenalty</a>;</div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html#aa77d6093fb6e4dbfdef6ec063cfcc627">  298</a></span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> DefaultMispredictPenalty = 10;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html#a217252d2d49715e81f43a0d313e4f646">  300</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1MCSchedModel.html#a217252d2d49715e81f43a0d313e4f646">PostRAScheduler</a>; <span class="comment">// default value is false</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html#ab9a312b576ca5c909cbff1e85ba2cb65">  302</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1MCSchedModel.html#ab9a312b576ca5c909cbff1e85ba2cb65">CompleteModel</a>;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html#a6cc3246f3710fe97ff81dd87bc054b1d">  304</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCSchedModel.html#a6cc3246f3710fe97ff81dd87bc054b1d">ProcID</a>;</div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html#aa0ee2bb9fa1d41b69c587580e157f6fa">  305</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCProcResourceDesc.html">MCProcResourceDesc</a> *<a class="code" href="structllvm_1_1MCSchedModel.html#aa0ee2bb9fa1d41b69c587580e157f6fa">ProcResourceTable</a>;</div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html#aa0cca41833e3be960d97a296a2f58ff2">  306</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *<a class="code" href="structllvm_1_1MCSchedModel.html#aa0cca41833e3be960d97a296a2f58ff2">SchedClassTable</a>;</div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html#aec103d6812b2bfd0489d48ecb3148e3d">  307</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCSchedModel.html#aec103d6812b2bfd0489d48ecb3148e3d">NumProcResourceKinds</a>;</div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html#ab08090fb8f3a647be37d191b92a1c0b5">  308</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCSchedModel.html#ab08090fb8f3a647be37d191b92a1c0b5">NumSchedClasses</a>;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="comment">// Instruction itinerary tables used by InstrItineraryData.</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html#a8f622a0eb535373587d2e08d14eb1a76">  310</a></span>&#160;  <span class="keyword">friend</span> <span class="keyword">class </span><a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a>;</div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html#a33e6e84ef828ad8129b514f898fbbf8c">  311</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1InstrItinerary.html">InstrItinerary</a> *<a class="code" href="structllvm_1_1MCSchedModel.html#a33e6e84ef828ad8129b514f898fbbf8c">InstrItineraries</a>;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html#ac52ec5efbce3915a63171827440096f8">  313</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCExtraProcessorInfo.html">MCExtraProcessorInfo</a> *<a class="code" href="structllvm_1_1MCSchedModel.html#ac52ec5efbce3915a63171827440096f8">ExtraProcessorInfo</a>;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html#a20ed429316e50733da37685169d39f68">  315</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1MCSchedModel.html#a20ed429316e50733da37685169d39f68">hasExtraProcessorInfo</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> ExtraProcessorInfo; }</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html#a45ecfe5545130090b71f09f178effa55">  317</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCSchedModel.html#a45ecfe5545130090b71f09f178effa55">getProcessorID</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> ProcID; }</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">  /// Does this machine model include instruction-level scheduling.</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html#a68fa67076e0244cf21e80f2c43b6fa02">  320</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1MCSchedModel.html#a68fa67076e0244cf21e80f2c43b6fa02">hasInstrSchedModel</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> SchedClassTable; }</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html#a23b6e90f86d3e3d526ec38299cd6d9ed">  322</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCExtraProcessorInfo.html">MCExtraProcessorInfo</a> &amp;<a class="code" href="structllvm_1_1MCSchedModel.html#a23b6e90f86d3e3d526ec38299cd6d9ed">getExtraProcessorInfo</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(hasExtraProcessorInfo() &amp;&amp;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;           <span class="stringliteral">&quot;No extra information available for this model&quot;</span>);</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="keywordflow">return</span> *ExtraProcessorInfo;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  }</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">  /// Return true if this machine model data for all instructions with a</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">  /// scheduling class (itinerary class or SchedRW list).</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html#af541a495f189de322fedcb22bb236124">  330</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1MCSchedModel.html#af541a495f189de322fedcb22bb236124">isComplete</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> CompleteModel; }</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">  /// Return true if machine supports out of order execution.</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html#a17c82641b0ce9632ce1baaf54a71db6e">  333</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1MCSchedModel.html#a17c82641b0ce9632ce1baaf54a71db6e">isOutOfOrder</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> MicroOpBufferSize &gt; 1; }</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html#a5268bc4b5673e84a8f75df74b024d374">  335</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCSchedModel.html#a5268bc4b5673e84a8f75df74b024d374">getNumProcResourceKinds</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="keywordflow">return</span> NumProcResourceKinds;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  }</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html#ad57c6f52887935df66e0892864e659b4">  339</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCProcResourceDesc.html">MCProcResourceDesc</a> *<a class="code" href="structllvm_1_1MCSchedModel.html#ad57c6f52887935df66e0892864e659b4">getProcResource</a>(<span class="keywordtype">unsigned</span> ProcResourceIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(hasInstrSchedModel() &amp;&amp; <span class="stringliteral">&quot;No scheduling machine model&quot;</span>);</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ProcResourceIdx &lt; NumProcResourceKinds &amp;&amp; <span class="stringliteral">&quot;bad proc resource idx&quot;</span>);</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="keywordflow">return</span> &amp;ProcResourceTable[ProcResourceIdx];</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  }</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html#ae84985c514afb246e14c45a0280e3f90">  346</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *<a class="code" href="structllvm_1_1MCSchedModel.html#ae84985c514afb246e14c45a0280e3f90">getSchedClassDesc</a>(<span class="keywordtype">unsigned</span> SchedClassIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(hasInstrSchedModel() &amp;&amp; <span class="stringliteral">&quot;No scheduling machine model&quot;</span>);</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SchedClassIdx &lt; NumSchedClasses &amp;&amp; <span class="stringliteral">&quot;bad scheduling class idx&quot;</span>);</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="keywordflow">return</span> &amp;SchedClassTable[SchedClassIdx];</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  }</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">  /// Returns the latency value for the scheduling class.</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">int</span> computeInstrLatency(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> &amp;SCDesc);</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <span class="keywordtype">int</span> computeInstrLatency(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <span class="keywordtype">unsigned</span> SClass) <span class="keyword">const</span>;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="keywordtype">int</span> computeInstrLatency(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> &amp;MCII,</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst) <span class="keyword">const</span>;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="comment">// Returns the reciprocal throughput information from a MCSchedClassDesc.</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">double</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  getReciprocalThroughput(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;                          <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> &amp;SCDesc);</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">double</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  getReciprocalThroughput(<span class="keywordtype">unsigned</span> SchedClass, <span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> &amp;IID);</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <span class="keywordtype">double</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  getReciprocalThroughput(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> &amp;MCII,</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst) <span class="keyword">const</span>;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">  /// Returns the maximum forwarding delay for register reads dependent on</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">  /// writes of scheduling class WriteResourceIdx.</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> getForwardingDelayCycles(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCReadAdvanceEntry&gt;</a> Entries,</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;                                           <span class="keywordtype">unsigned</span> WriteResourceIdx = 0);</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">  /// Returns the default initialized model.</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html#a003958427bf7afb0c7768b92cae2a244">  379</a></span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;<a class="code" href="structllvm_1_1MCSchedModel.html#a003958427bf7afb0c7768b92cae2a244">GetDefaultSchedModel</a>() { <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67">Default</a>; }</div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedModel.html#a090d8f8a40ae8bd7f4ac776d186d0203">  380</a></span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> <a class="code" href="structllvm_1_1MCSchedModel.html#a090d8f8a40ae8bd7f4ac776d186d0203">Default</a>;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;};</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;} <span class="comment">// namespace llvm</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="structllvm_1_1MCSchedModel_html_af664056329bd39a8610479a584e4b2f7"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#af664056329bd39a8610479a584e4b2f7">llvm::MCSchedModel::MispredictPenalty</a></div><div class="ttdeci">unsigned MispredictPenalty</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00297">MCSchedule.h:297</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_a6cc3246f3710fe97ff81dd87bc054b1d"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#a6cc3246f3710fe97ff81dd87bc054b1d">llvm::MCSchedModel::ProcID</a></div><div class="ttdeci">unsigned ProcID</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00304">MCSchedule.h:304</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_aaaca528ae14befaac95c11df31faf36b"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#aaaca528ae14befaac95c11df31faf36b">llvm::MCSchedModel::MicroOpBufferSize</a></div><div class="ttdeci">unsigned MicroOpBufferSize</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00273">MCSchedule.h:273</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_ac0f11354e854441ac5fefd72d91dd8ee"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#ac0f11354e854441ac5fefd72d91dd8ee">llvm::MCSchedModel::IssueWidth</a></div><div class="ttdeci">unsigned IssueWidth</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00256">MCSchedule.h:256</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_aaf852a03b56b36b08ed6b0d0bd221f1c"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#aaf852a03b56b36b08ed6b0d0bd221f1c">llvm::MCSchedClassDesc::NumReadAdvanceEntries</a></div><div class="ttdeci">uint16_t NumReadAdvanceEntries</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00125">MCSchedule.h:125</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_ad57c6f52887935df66e0892864e659b4"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#ad57c6f52887935df66e0892864e659b4">llvm::MCSchedModel::getProcResource</a></div><div class="ttdeci">const MCProcResourceDesc * getProcResource(unsigned ProcResourceIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00339">MCSchedule.h:339</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterFileDesc_html_a951465efd9882020f7e30464e0af4c91"><div class="ttname"><a href="structllvm_1_1MCRegisterFileDesc.html#a951465efd9882020f7e30464e0af4c91">llvm::MCRegisterFileDesc::AllowZeroMoveEliminationOnly</a></div><div class="ttdeci">bool AllowZeroMoveEliminationOnly</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00168">MCSchedule.h:168</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_a45ecfe5545130090b71f09f178effa55"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#a45ecfe5545130090b71f09f178effa55">llvm::MCSchedModel::getProcessorID</a></div><div class="ttdeci">unsigned getProcessorID() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00317">MCSchedule.h:317</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_ae84985c514afb246e14c45a0280e3f90"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#ae84985c514afb246e14c45a0280e3f90">llvm::MCSchedModel::getSchedClassDesc</a></div><div class="ttdeci">const MCSchedClassDesc * getSchedClassDesc(unsigned SchedClassIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00346">MCSchedule.h:346</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_a448cbd35728099b4657b54f3571740fc"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#a448cbd35728099b4657b54f3571740fc">llvm::MCSchedClassDesc::EndGroup</a></div><div class="ttdeci">bool EndGroup</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00119">MCSchedule.h:119</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_ae31b059b2a720d51c88a426539fa798c"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#ae31b059b2a720d51c88a426539fa798c">llvm::MCSchedClassDesc::Name</a></div><div class="ttdeci">const char * Name</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00115">MCSchedule.h:115</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_af541a495f189de322fedcb22bb236124"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#af541a495f189de322fedcb22bb236124">llvm::MCSchedModel::isComplete</a></div><div class="ttdeci">bool isComplete() const</div><div class="ttdoc">Return true if this machine model data for all instructions with a scheduling class (itinerary class ...</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00330">MCSchedule.h:330</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteProcResEntry_html_ae5133ad2a76c4d1c5262d925542ea58f"><div class="ttname"><a href="structllvm_1_1MCWriteProcResEntry.html#ae5133ad2a76c4d1c5262d925542ea58f">llvm::MCWriteProcResEntry::Cycles</a></div><div class="ttdeci">uint16_t Cycles</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00066">MCSchedule.h:66</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterCostEntry_html_ad18df06fa123dab01f23d036f6eeacaf"><div class="ttname"><a href="structllvm_1_1MCRegisterCostEntry.html#ad18df06fa123dab01f23d036f6eeacaf">llvm::MCRegisterCostEntry::Cost</a></div><div class="ttdeci">unsigned Cost</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00144">MCSchedule.h:144</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterFileDesc_html"><div class="ttname"><a href="structllvm_1_1MCRegisterFileDesc.html">llvm::MCRegisterFileDesc</a></div><div class="ttdoc">A register file descriptor. </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00157">MCSchedule.h:157</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_ab7b0ef1f5af7f95492f8bf39415123f2"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#ab7b0ef1f5af7f95492f8bf39415123f2">llvm::MCSchedClassDesc::NumMicroOps</a></div><div class="ttdeci">uint16_t NumMicroOps</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00117">MCSchedule.h:117</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_aec103d6812b2bfd0489d48ecb3148e3d"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#aec103d6812b2bfd0489d48ecb3148e3d">llvm::MCSchedModel::NumProcResourceKinds</a></div><div class="ttdeci">unsigned NumProcResourceKinds</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00307">MCSchedule.h:307</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_a7850c73a920bc955191ac8a388001685"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#a7850c73a920bc955191ac8a388001685">llvm::MCSchedClassDesc::WriteProcResIdx</a></div><div class="ttdeci">uint16_t WriteProcResIdx</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00120">MCSchedule.h:120</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterCostEntry_html"><div class="ttname"><a href="structllvm_1_1MCRegisterCostEntry.html">llvm::MCRegisterCostEntry</a></div><div class="ttdoc">Specify the cost of a register definition in terms of number of physical register allocated at regist...</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00142">MCSchedule.h:142</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_ab9a312b576ca5c909cbff1e85ba2cb65"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#ab9a312b576ca5c909cbff1e85ba2cb65">llvm::MCSchedModel::CompleteModel</a></div><div class="ttdeci">bool CompleteModel</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00302">MCSchedule.h:302</a></div></div>
<div class="ttc" id="structllvm_1_1MCExtraProcessorInfo_html"><div class="ttname"><a href="structllvm_1_1MCExtraProcessorInfo.html">llvm::MCExtraProcessorInfo</a></div><div class="ttdoc">Provide extra details about the machine processor. </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00177">MCSchedule.h:177</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterCostEntry_html_aef5a1d880ead7937d252222e951efb13"><div class="ttname"><a href="structllvm_1_1MCRegisterCostEntry.html#aef5a1d880ead7937d252222e951efb13">llvm::MCRegisterCostEntry::AllowMoveElimination</a></div><div class="ttdeci">bool AllowMoveElimination</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00145">MCSchedule.h:145</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_abcbad6df7e8d8c64c9944310967daac2"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#abcbad6df7e8d8c64c9944310967daac2">llvm::MCSchedClassDesc::NumWriteProcResEntries</a></div><div class="ttdeci">uint16_t NumWriteProcResEntries</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00121">MCSchedule.h:121</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterFileDesc_html_aeb3b0f7582e43cf531fbade653b457c8"><div class="ttname"><a href="structllvm_1_1MCRegisterFileDesc.html#aeb3b0f7582e43cf531fbade653b457c8">llvm::MCRegisterFileDesc::MaxMovesEliminatedPerCycle</a></div><div class="ttdeci">uint16_t MaxMovesEliminatedPerCycle</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00165">MCSchedule.h:165</a></div></div>
<div class="ttc" id="structllvm_1_1MCProcResourceDesc_html_a9d4d0cc34fcce4779dc4445d8265fffc"><div class="ttname"><a href="structllvm_1_1MCProcResourceDesc.html#a9d4d0cc34fcce4779dc4445d8265fffc">llvm::MCProcResourceDesc::NumUnits</a></div><div class="ttdeci">unsigned NumUnits</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00034">MCSchedule.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdoc">Itinerary data supplied by a subtarget to be used by a target. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00106">MCInstrItineraries.h:106</a></div></div>
<div class="ttc" id="structllvm_1_1MCReadAdvanceEntry_html_a008d39ca6c0812947ec8336b354ed8af"><div class="ttname"><a href="structllvm_1_1MCReadAdvanceEntry.html#a008d39ca6c0812947ec8336b354ed8af">llvm::MCReadAdvanceEntry::Cycles</a></div><div class="ttdeci">int Cycles</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00098">MCSchedule.h:98</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_a217252d2d49715e81f43a0d313e4f646"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#a217252d2d49715e81f43a0d313e4f646">llvm::MCSchedModel::PostRAScheduler</a></div><div class="ttdeci">bool PostRAScheduler</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00300">MCSchedule.h:300</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteLatencyEntry_html_a1f528c20ab89b1480b820d3001a10a8f"><div class="ttname"><a href="structllvm_1_1MCWriteLatencyEntry.html#a1f528c20ab89b1480b820d3001a10a8f">llvm::MCWriteLatencyEntry::WriteResourceID</a></div><div class="ttdeci">uint16_t WriteResourceID</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00080">MCSchedule.h:80</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_a03f7e8be243cde4843e2854d91bfa082"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#a03f7e8be243cde4843e2854d91bfa082">llvm::MCSchedClassDesc::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00127">MCSchedule.h:127</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_a7ccc40dcd0cf74dd6db784b0d56986f5"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#a7ccc40dcd0cf74dd6db784b0d56986f5">llvm::MCSchedClassDesc::WriteLatencyIdx</a></div><div class="ttdeci">uint16_t WriteLatencyIdx</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00122">MCSchedule.h:122</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_a33e6e84ef828ad8129b514f898fbbf8c"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#a33e6e84ef828ad8129b514f898fbbf8c">llvm::MCSchedModel::InstrItineraries</a></div><div class="ttdeci">const InstrItinerary * InstrItineraries</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00311">MCSchedule.h:311</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="structllvm_1_1MCProcResourceDesc_html_a941f60ecfffd9b460f095636ab0eb96a"><div class="ttname"><a href="structllvm_1_1MCProcResourceDesc.html#a941f60ecfffd9b460f095636ab0eb96a">llvm::MCProcResourceDesc::SuperIdx</a></div><div class="ttdeci">unsigned SuperIdx</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00035">MCSchedule.h:35</a></div></div>
<div class="ttc" id="structllvm_1_1MCExtraProcessorInfo_html_a0e1542e165aa2b726469db6e4c13c345"><div class="ttname"><a href="structllvm_1_1MCExtraProcessorInfo.html#a0e1542e165aa2b726469db6e4c13c345">llvm::MCExtraProcessorInfo::MaxRetirePerCycle</a></div><div class="ttdeci">unsigned MaxRetirePerCycle</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00181">MCSchedule.h:181</a></div></div>
<div class="ttc" id="structllvm_1_1MCProcResourceDesc_html_a1cabc35908985a4252812bbff35df8f9"><div class="ttname"><a href="structllvm_1_1MCProcResourceDesc.html#a1cabc35908985a4252812bbff35df8f9">llvm::MCProcResourceDesc::BufferSize</a></div><div class="ttdeci">int BufferSize</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00049">MCSchedule.h:49</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_a003958427bf7afb0c7768b92cae2a244"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#a003958427bf7afb0c7768b92cae2a244">llvm::MCSchedModel::GetDefaultSchedModel</a></div><div class="ttdeci">static const MCSchedModel &amp; GetDefaultSchedModel()</div><div class="ttdoc">Returns the default initialized model. </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00379">MCSchedule.h:379</a></div></div>
<div class="ttc" id="structllvm_1_1MCReadAdvanceEntry_html_a36f6e6b5fc255b308c3e3e5a943800b8"><div class="ttname"><a href="structllvm_1_1MCReadAdvanceEntry.html#a36f6e6b5fc255b308c3e3e5a943800b8">llvm::MCReadAdvanceEntry::operator==</a></div><div class="ttdeci">bool operator==(const MCReadAdvanceEntry &amp;Other) const</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00100">MCSchedule.h:100</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_a077ff8557ccaf81471558635ca37f7a3"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#a077ff8557ccaf81471558635ca37f7a3">llvm::MCSchedModel::LoadLatency</a></div><div class="ttdeci">unsigned LoadLatency</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00285">MCSchedule.h:285</a></div></div>
<div class="ttc" id="structllvm_1_1MCProcResourceDesc_html_a6db5f1d0b14fce63468da467e20390e1"><div class="ttname"><a href="structllvm_1_1MCProcResourceDesc.html#a6db5f1d0b14fce63468da467e20390e1">llvm::MCProcResourceDesc::operator==</a></div><div class="ttdeci">bool operator==(const MCProcResourceDesc &amp;Other) const</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00056">MCSchedule.h:56</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_a20ed429316e50733da37685169d39f68"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#a20ed429316e50733da37685169d39f68">llvm::MCSchedModel::hasExtraProcessorInfo</a></div><div class="ttdeci">bool hasExtraProcessorInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00315">MCSchedule.h:315</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterFileDesc_html_aef3f56d3be3e6b17489025d9ecdf41f0"><div class="ttname"><a href="structllvm_1_1MCRegisterFileDesc.html#aef3f56d3be3e6b17489025d9ecdf41f0">llvm::MCRegisterFileDesc::NumPhysRegs</a></div><div class="ttdeci">uint16_t NumPhysRegs</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00159">MCSchedule.h:159</a></div></div>
<div class="ttc" id="structllvm_1_1MCExtraProcessorInfo_html_a32ae018fc5ca938337d0a3a0a48b4eeb"><div class="ttname"><a href="structllvm_1_1MCExtraProcessorInfo.html#a32ae018fc5ca938337d0a3a0a48b4eeb">llvm::MCExtraProcessorInfo::RegisterFiles</a></div><div class="ttdeci">const MCRegisterFileDesc * RegisterFiles</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00182">MCSchedule.h:182</a></div></div>
<div class="ttc" id="structllvm_1_1MCProcResourceDesc_html_a7ce1d4d9b7074763095e905a7848440f"><div class="ttname"><a href="structllvm_1_1MCProcResourceDesc.html#a7ce1d4d9b7074763095e905a7848440f">llvm::MCProcResourceDesc::SubUnitsIdxBegin</a></div><div class="ttdeci">const unsigned * SubUnitsIdxBegin</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00054">MCSchedule.h:54</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteProcResEntry_html"><div class="ttname"><a href="structllvm_1_1MCWriteProcResEntry.html">llvm::MCWriteProcResEntry</a></div><div class="ttdoc">Identify one of the processor resource kinds consumed by a particular scheduling class for the specif...</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00064">MCSchedule.h:64</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteLatencyEntry_html_acb109cb600fa4c75a40124a9dafd85cc"><div class="ttname"><a href="structllvm_1_1MCWriteLatencyEntry.html#acb109cb600fa4c75a40124a9dafd85cc">llvm::MCWriteLatencyEntry::Cycles</a></div><div class="ttdeci">int16_t Cycles</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00079">MCSchedule.h:79</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html">llvm::MCSchedClassDesc</a></div><div class="ttdoc">Summarize the scheduling resources required for an instruction of a particular scheduling class...</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00110">MCSchedule.h:110</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterCostEntry_html_aa6bf3314094503748b2b08e235387dc8"><div class="ttname"><a href="structllvm_1_1MCRegisterCostEntry.html#aa6bf3314094503748b2b08e235387dc8">llvm::MCRegisterCostEntry::RegisterClassID</a></div><div class="ttdeci">unsigned RegisterClassID</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00143">MCSchedule.h:143</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a></div><div class="ttdoc">Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00023">MCInstrInfo.h:23</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_a55bab408da4f8478e5bc8189bab24078"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#a55bab408da4f8478e5bc8189bab24078">llvm::MCSchedClassDesc::BeginGroup</a></div><div class="ttdeci">bool BeginGroup</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00118">MCSchedule.h:118</a></div></div>
<div class="ttc" id="ArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="structllvm_1_1MCExtraProcessorInfo_html_a6f9afb53a50ae6df286b80f2f9c21d17"><div class="ttname"><a href="structllvm_1_1MCExtraProcessorInfo.html#a6f9afb53a50ae6df286b80f2f9c21d17">llvm::MCExtraProcessorInfo::ReorderBufferSize</a></div><div class="ttdeci">unsigned ReorderBufferSize</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00179">MCSchedule.h:179</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteProcResEntry_html_a2be311f80ee27778967433f3e9fad231"><div class="ttname"><a href="structllvm_1_1MCWriteProcResEntry.html#a2be311f80ee27778967433f3e9fad231">llvm::MCWriteProcResEntry::operator==</a></div><div class="ttdeci">bool operator==(const MCWriteProcResEntry &amp;Other) const</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00068">MCSchedule.h:68</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteLatencyEntry_html_a2e592acac062f6db4b24142cd303585a"><div class="ttname"><a href="structllvm_1_1MCWriteLatencyEntry.html#a2e592acac062f6db4b24142cd303585a">llvm::MCWriteLatencyEntry::operator==</a></div><div class="ttdeci">bool operator==(const MCWriteLatencyEntry &amp;Other) const</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00082">MCSchedule.h:82</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteProcResEntry_html_a5b56c5798d986e65e63809fb808d75fa"><div class="ttname"><a href="structllvm_1_1MCWriteProcResEntry.html#a5b56c5798d986e65e63809fb808d75fa">llvm::MCWriteProcResEntry::ProcResourceIdx</a></div><div class="ttdeci">uint16_t ProcResourceIdx</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00065">MCSchedule.h:65</a></div></div>
<div class="ttc" id="structllvm_1_1MCProcResourceDesc_html_a51dc4747a7d39650884bcf19daaf5f54"><div class="ttname"><a href="structllvm_1_1MCProcResourceDesc.html#a51dc4747a7d39650884bcf19daaf5f54">llvm::MCProcResourceDesc::Name</a></div><div class="ttdeci">const char * Name</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00033">MCSchedule.h:33</a></div></div>
<div class="ttc" id="structllvm_1_1MCExtraProcessorInfo_html_ad9fc8de62fd24f428b44c1085497d811"><div class="ttname"><a href="structllvm_1_1MCExtraProcessorInfo.html#ad9fc8de62fd24f428b44c1085497d811">llvm::MCExtraProcessorInfo::RegisterCostTable</a></div><div class="ttdeci">const MCRegisterCostEntry * RegisterCostTable</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00184">MCSchedule.h:184</a></div></div>
<div class="ttc" id="structllvm_1_1MCExtraProcessorInfo_html_adadb787a5b075c7fd3e5ab57a2f4fcc7"><div class="ttname"><a href="structllvm_1_1MCExtraProcessorInfo.html#adadb787a5b075c7fd3e5ab57a2f4fcc7">llvm::MCExtraProcessorInfo::NumRegisterCostEntries</a></div><div class="ttdeci">unsigned NumRegisterCostEntries</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00185">MCSchedule.h:185</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_a68fa67076e0244cf21e80f2c43b6fa02"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#a68fa67076e0244cf21e80f2c43b6fa02">llvm::MCSchedModel::hasInstrSchedModel</a></div><div class="ttdeci">bool hasInstrSchedModel() const</div><div class="ttdoc">Does this machine model include instruction-level scheduling. </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00320">MCSchedule.h:320</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteLatencyEntry_html"><div class="ttname"><a href="structllvm_1_1MCWriteLatencyEntry.html">llvm::MCWriteLatencyEntry</a></div><div class="ttdoc">Specify the latency in cpu cycles for a particular scheduling class and def index. </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00078">MCSchedule.h:78</a></div></div>
<div class="ttc" id="structllvm_1_1MCReadAdvanceEntry_html_ae21e6c46e277280e2612e5421341cf6b"><div class="ttname"><a href="structllvm_1_1MCReadAdvanceEntry.html#ae21e6c46e277280e2612e5421341cf6b">llvm::MCReadAdvanceEntry::UseIdx</a></div><div class="ttdeci">unsigned UseIdx</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00096">MCSchedule.h:96</a></div></div>
<div class="ttc" id="structllvm_1_1MCExtraProcessorInfo_html_aedba02e27b8fa77836a30f28e3efb648"><div class="ttname"><a href="structllvm_1_1MCExtraProcessorInfo.html#aedba02e27b8fa77836a30f28e3efb648">llvm::MCExtraProcessorInfo::LoadQueueID</a></div><div class="ttdeci">unsigned LoadQueueID</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00186">MCSchedule.h:186</a></div></div>
<div class="ttc" id="structllvm_1_1MCProcResourceDesc_html"><div class="ttname"><a href="structllvm_1_1MCProcResourceDesc.html">llvm::MCProcResourceDesc</a></div><div class="ttdoc">Define a kind of processor resource that will be modeled by the scheduler. </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00032">MCSchedule.h:32</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_a090d8f8a40ae8bd7f4ac776d186d0203"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#a090d8f8a40ae8bd7f4ac776d186d0203">llvm::MCSchedModel::Default</a></div><div class="ttdeci">static const MCSchedModel Default</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00380">MCSchedule.h:380</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_a0877db2dd00a3e65f88212756e5e3814"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#a0877db2dd00a3e65f88212756e5e3814">llvm::MCSchedClassDesc::ReadAdvanceIdx</a></div><div class="ttdeci">uint16_t ReadAdvanceIdx</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00124">MCSchedule.h:124</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_a26358cf24f3d0a23e6dee0bf807061be"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#a26358cf24f3d0a23e6dee0bf807061be">llvm::MCSchedModel::HighLatency</a></div><div class="ttdeci">unsigned HighLatency</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00292">MCSchedule.h:292</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_a17c82641b0ce9632ce1baaf54a71db6e"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#a17c82641b0ce9632ce1baaf54a71db6e">llvm::MCSchedModel::isOutOfOrder</a></div><div class="ttdeci">bool isOutOfOrder() const</div><div class="ttdoc">Return true if machine supports out of order execution. </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00333">MCSchedule.h:333</a></div></div>
<div class="ttc" id="structllvm_1_1MCReadAdvanceEntry_html_a13808c180aded48657cd9eac275c6115"><div class="ttname"><a href="structllvm_1_1MCReadAdvanceEntry.html#a13808c180aded48657cd9eac275c6115">llvm::MCReadAdvanceEntry::WriteResourceID</a></div><div class="ttdeci">unsigned WriteResourceID</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00097">MCSchedule.h:97</a></div></div>
<div class="ttc" id="structllvm_1_1MCExtraProcessorInfo_html_a240a9b0110c2b3276499fac33721b19e"><div class="ttname"><a href="structllvm_1_1MCExtraProcessorInfo.html#a240a9b0110c2b3276499fac33721b19e">llvm::MCExtraProcessorInfo::StoreQueueID</a></div><div class="ttdeci">unsigned StoreQueueID</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00187">MCSchedule.h:187</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_a4a9a1303240e655d7c3efb1057b8e7a6"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#a4a9a1303240e655d7c3efb1057b8e7a6">llvm::MCSchedClassDesc::isVariant</a></div><div class="ttdeci">bool isVariant() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00130">MCSchedule.h:130</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_aa0cca41833e3be960d97a296a2f58ff2"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#aa0cca41833e3be960d97a296a2f58ff2">llvm::MCSchedModel::SchedClassTable</a></div><div class="ttdeci">const MCSchedClassDesc * SchedClassTable</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00306">MCSchedule.h:306</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_a74a33138b76ebc2cae1b3cf65411a9e6"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#a74a33138b76ebc2cae1b3cf65411a9e6">llvm::MCSchedModel::LoopMicroOpBufferSize</a></div><div class="ttdeci">unsigned LoopMicroOpBufferSize</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00281">MCSchedule.h:281</a></div></div>
<div class="ttc" id="structllvm_1_1MCReadAdvanceEntry_html"><div class="ttname"><a href="structllvm_1_1MCReadAdvanceEntry.html">llvm::MCReadAdvanceEntry</a></div><div class="ttdoc">Specify the number of cycles allowed after instruction issue before a particular use operand reads it...</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00095">MCSchedule.h:95</a></div></div>
<div class="ttc" id="Support_2DataTypes_8h_html"><div class="ttname"><a href="Support_2DataTypes_8h.html">DataTypes.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00074">MCSubtargetInfo.h:74</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_a23b6e90f86d3e3d526ec38299cd6d9ed"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#a23b6e90f86d3e3d526ec38299cd6d9ed">llvm::MCSchedModel::getExtraProcessorInfo</a></div><div class="ttdeci">const MCExtraProcessorInfo &amp; getExtraProcessorInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00322">MCSchedule.h:322</a></div></div>
<div class="ttc" id="namespacellvm_html_aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387"><div class="ttname"><a href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::PGSOQueryType::Other</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="structllvm_1_1InstrItinerary_html"><div class="ttname"><a href="structllvm_1_1InstrItinerary.html">llvm::InstrItinerary</a></div><div class="ttdoc">An itinerary represents the scheduling information for an instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00095">MCInstrItineraries.h:95</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterFileDesc_html_a5714a5dc80b5451d790b4fbe4f7e6917"><div class="ttname"><a href="structllvm_1_1MCRegisterFileDesc.html#a5714a5dc80b5451d790b4fbe4f7e6917">llvm::MCRegisterFileDesc::NumRegisterCostEntries</a></div><div class="ttdeci">uint16_t NumRegisterCostEntries</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00160">MCSchedule.h:160</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_a5eaebfb37c3f693c9b1644c38969d4c9"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#a5eaebfb37c3f693c9b1644c38969d4c9">llvm::MCSchedClassDesc::NumWriteLatencyEntries</a></div><div class="ttdeci">uint16_t NumWriteLatencyEntries</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00123">MCSchedule.h:123</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterFileDesc_html_a1bf491f6f76ece9a5ff78f373fbf022d"><div class="ttname"><a href="structllvm_1_1MCRegisterFileDesc.html#a1bf491f6f76ece9a5ff78f373fbf022d">llvm::MCRegisterFileDesc::Name</a></div><div class="ttdeci">const char * Name</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00158">MCSchedule.h:158</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_aa0ee2bb9fa1d41b69c587580e157f6fa"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#aa0ee2bb9fa1d41b69c587580e157f6fa">llvm::MCSchedModel::ProcResourceTable</a></div><div class="ttdeci">const MCProcResourceDesc * ProcResourceTable</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00305">MCSchedule.h:305</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html">llvm::MCSchedModel</a></div><div class="ttdoc">Machine model for scheduling, bundling, and heuristics. </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00244">MCSchedule.h:244</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_ab08090fb8f3a647be37d191b92a1c0b5"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#ab08090fb8f3a647be37d191b92a1c0b5">llvm::MCSchedModel::NumSchedClasses</a></div><div class="ttdeci">unsigned NumSchedClasses</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00308">MCSchedule.h:308</a></div></div>
<div class="ttc" id="structllvm_1_1MCExtraProcessorInfo_html_a909d97fec8e1d93422de35116ccd09c3"><div class="ttname"><a href="structllvm_1_1MCExtraProcessorInfo.html#a909d97fec8e1d93422de35116ccd09c3">llvm::MCExtraProcessorInfo::NumRegisterFiles</a></div><div class="ttdeci">unsigned NumRegisterFiles</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00183">MCSchedule.h:183</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_ac52ec5efbce3915a63171827440096f8"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#ac52ec5efbce3915a63171827440096f8">llvm::MCSchedModel::ExtraProcessorInfo</a></div><div class="ttdeci">const MCExtraProcessorInfo * ExtraProcessorInfo</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00313">MCSchedule.h:313</a></div></div>
<div class="ttc" id="namespacellvm_html_a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67"><div class="ttname"><a href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67">llvm::ThreadPriority::Default</a></div></div>
<div class="ttc" id="Optional_8h_html"><div class="ttname"><a href="Optional_8h.html">Optional.h</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_a5268bc4b5673e84a8f75df74b024d374"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#a5268bc4b5673e84a8f75df74b024d374">llvm::MCSchedModel::getNumProcResourceKinds</a></div><div class="ttdeci">unsigned getNumProcResourceKinds() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00335">MCSchedule.h:335</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterFileDesc_html_ac378f13d35f85d5cb1d461c26dbb8b33"><div class="ttname"><a href="structllvm_1_1MCRegisterFileDesc.html#ac378f13d35f85d5cb1d461c26dbb8b33">llvm::MCRegisterFileDesc::RegisterCostEntryIdx</a></div><div class="ttdeci">uint16_t RegisterCostEntryIdx</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00162">MCSchedule.h:162</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:08:23 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
