DECL|AMUX_SPLIT_CTL|member|__IOM uint32_t AMUX_SPLIT_CTL[64]; /*!< 0x00002000 AMUX splitter cell control */
DECL|HSIOM_AMUX_SPLIT_CTL_SWITCH_AA_S0_Msk|macro|HSIOM_AMUX_SPLIT_CTL_SWITCH_AA_S0_Msk
DECL|HSIOM_AMUX_SPLIT_CTL_SWITCH_AA_S0_Pos|macro|HSIOM_AMUX_SPLIT_CTL_SWITCH_AA_S0_Pos
DECL|HSIOM_AMUX_SPLIT_CTL_SWITCH_AA_SL_Msk|macro|HSIOM_AMUX_SPLIT_CTL_SWITCH_AA_SL_Msk
DECL|HSIOM_AMUX_SPLIT_CTL_SWITCH_AA_SL_Pos|macro|HSIOM_AMUX_SPLIT_CTL_SWITCH_AA_SL_Pos
DECL|HSIOM_AMUX_SPLIT_CTL_SWITCH_AA_SR_Msk|macro|HSIOM_AMUX_SPLIT_CTL_SWITCH_AA_SR_Msk
DECL|HSIOM_AMUX_SPLIT_CTL_SWITCH_AA_SR_Pos|macro|HSIOM_AMUX_SPLIT_CTL_SWITCH_AA_SR_Pos
DECL|HSIOM_AMUX_SPLIT_CTL_SWITCH_BB_S0_Msk|macro|HSIOM_AMUX_SPLIT_CTL_SWITCH_BB_S0_Msk
DECL|HSIOM_AMUX_SPLIT_CTL_SWITCH_BB_S0_Pos|macro|HSIOM_AMUX_SPLIT_CTL_SWITCH_BB_S0_Pos
DECL|HSIOM_AMUX_SPLIT_CTL_SWITCH_BB_SL_Msk|macro|HSIOM_AMUX_SPLIT_CTL_SWITCH_BB_SL_Msk
DECL|HSIOM_AMUX_SPLIT_CTL_SWITCH_BB_SL_Pos|macro|HSIOM_AMUX_SPLIT_CTL_SWITCH_BB_SL_Pos
DECL|HSIOM_AMUX_SPLIT_CTL_SWITCH_BB_SR_Msk|macro|HSIOM_AMUX_SPLIT_CTL_SWITCH_BB_SR_Msk
DECL|HSIOM_AMUX_SPLIT_CTL_SWITCH_BB_SR_Pos|macro|HSIOM_AMUX_SPLIT_CTL_SWITCH_BB_SR_Pos
DECL|HSIOM_PRT_PORT_SEL0_IO0_SEL_Msk|macro|HSIOM_PRT_PORT_SEL0_IO0_SEL_Msk
DECL|HSIOM_PRT_PORT_SEL0_IO0_SEL_Pos|macro|HSIOM_PRT_PORT_SEL0_IO0_SEL_Pos
DECL|HSIOM_PRT_PORT_SEL0_IO1_SEL_Msk|macro|HSIOM_PRT_PORT_SEL0_IO1_SEL_Msk
DECL|HSIOM_PRT_PORT_SEL0_IO1_SEL_Pos|macro|HSIOM_PRT_PORT_SEL0_IO1_SEL_Pos
DECL|HSIOM_PRT_PORT_SEL0_IO2_SEL_Msk|macro|HSIOM_PRT_PORT_SEL0_IO2_SEL_Msk
DECL|HSIOM_PRT_PORT_SEL0_IO2_SEL_Pos|macro|HSIOM_PRT_PORT_SEL0_IO2_SEL_Pos
DECL|HSIOM_PRT_PORT_SEL0_IO3_SEL_Msk|macro|HSIOM_PRT_PORT_SEL0_IO3_SEL_Msk
DECL|HSIOM_PRT_PORT_SEL0_IO3_SEL_Pos|macro|HSIOM_PRT_PORT_SEL0_IO3_SEL_Pos
DECL|HSIOM_PRT_PORT_SEL1_IO4_SEL_Msk|macro|HSIOM_PRT_PORT_SEL1_IO4_SEL_Msk
DECL|HSIOM_PRT_PORT_SEL1_IO4_SEL_Pos|macro|HSIOM_PRT_PORT_SEL1_IO4_SEL_Pos
DECL|HSIOM_PRT_PORT_SEL1_IO5_SEL_Msk|macro|HSIOM_PRT_PORT_SEL1_IO5_SEL_Msk
DECL|HSIOM_PRT_PORT_SEL1_IO5_SEL_Pos|macro|HSIOM_PRT_PORT_SEL1_IO5_SEL_Pos
DECL|HSIOM_PRT_PORT_SEL1_IO6_SEL_Msk|macro|HSIOM_PRT_PORT_SEL1_IO6_SEL_Msk
DECL|HSIOM_PRT_PORT_SEL1_IO6_SEL_Pos|macro|HSIOM_PRT_PORT_SEL1_IO6_SEL_Pos
DECL|HSIOM_PRT_PORT_SEL1_IO7_SEL_Msk|macro|HSIOM_PRT_PORT_SEL1_IO7_SEL_Msk
DECL|HSIOM_PRT_PORT_SEL1_IO7_SEL_Pos|macro|HSIOM_PRT_PORT_SEL1_IO7_SEL_Pos
DECL|HSIOM_PRT_SECTION_SIZE|macro|HSIOM_PRT_SECTION_SIZE
DECL|HSIOM_PRT_V1_Type|typedef|} HSIOM_PRT_V1_Type; /*!< Size = 16 (0x10) */
DECL|HSIOM_SECTION_SIZE|macro|HSIOM_SECTION_SIZE
DECL|HSIOM_V1_Type|typedef|} HSIOM_V1_Type; /*!< Size = 8448 (0x2100) */
DECL|PORT_SEL0|member|__IOM uint32_t PORT_SEL0; /*!< 0x00000000 Port selection 0 */
DECL|PORT_SEL1|member|__IOM uint32_t PORT_SEL1; /*!< 0x00000004 Port selection 1 */
DECL|PRT|member|HSIOM_PRT_V1_Type PRT[128]; /*!< 0x00000000 HSIOM port registers */
DECL|RESERVED|member|__IM uint32_t RESERVED[1536];
DECL|RESERVED|member|__IM uint32_t RESERVED[2];
DECL|_CYIP_HSIOM_H_|macro|_CYIP_HSIOM_H_
