# fpga-ide

Open-source FPGA IDE

## Relevant Tools / Projects

- FPGAwars
    - [apio](https://github.com/FPGAwars/apio) - Open source ecosystem for open FPGA boards
    - [apio-ide](https://github.com/FPGAwars/apio-ide) - Experimental open FPGA IDE using Atom and Apio
    - [icestudio](https://github.com/FPGAwars/icestudio) - Visual editor for open FPGA boards 
- GHDL
    - [GHDL](https://github.com/ghdl/ghdl) - VHDL 2008/93/87 simulator 
    - [ghdl-yosys-plugin](https://github.com/ghdl/ghdl-yosys-plugin) - VHDL synthesis
- hdl
    - [conda-eda](https://github.com/hdl/conda-eda) - Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation
    - [containers](https://github.com/hdl/containers) - Building and deploying container images for open source electronic design automation (EDA)
- Olofk
    - [edalize](https://github.com/olofk/edalize) - An abstraction library for interfacing EDA tools 
    - [fusesoc](https://github.com/olofk/fusesoc) - Package manager and build abstraction tool for FPGA/ASIC development 
- SymbiFlow
    - [SymbiYosys](https://github.com/SymbiFlow/SymbiYosys) - Front-end for Yosys-based formal verification flows
    - [Symbolator](https://github.com/SymbiFlow/symbolator) - HDL symbol generator
- VHDL
    - [news](https://github.com/VHDL/news) - VHDL related news
    - [pyVHDLModel](https://github.com/VHDL/pyVHDLModel) - An abstract language model of VHDL written in Python
- YosysHQ
    - [Icestorm](https://github.com/YosysHQ/icestorm) - Lattice iCE40 FPGAs Bitstream Documentaion
    - [Nextpnr](https://github.com/YosysHQ/nextpnr) - A portable FPGA place and route tool
    - [Yosys](https://github.com/YosysHQ/yosys) - A framework for RTL synthesis tools
    - [fpga-toolchain](https://github.com/YosysHQ/fpga-toolchain) - Multi-platform nightly builds of open source FPGA tools 
    - [oss-cad-suite-build](https://github.com/YosysHQ/oss-cad-suite-build) - Multi-platform nightly builds of open source digital design and verification tools 
- [DesignLab](https://github.com/GadgetFactory/DesignLab) - Use Arduino Sketches and a schematic editor to make custom SOC designs for Papilo FPGA's
- [enxor-logic-analyzer](https://github.com/lekgolo167/enxor-logic-analyzer) - FPGA Logic Analyzer and GUI
- [gtkwave](https://github.com/gtkwave/gtkwave) - a fully featured GTK+ based wave viewer for Unix and Win32
- [netlistsvg](https://github.com/nturley/netlistsvg) - draws an SVG schematic from a JSON netlist
- [TerosHDL](https://github.com/TerosTechnology/vscode-terosHDL) - a powerful open source IDE
- [verilator](https://github.com/verilator/verilator) - open-source SystemVerilog simulator and lint system
- [vunit](https://github.com/VUnit/vunit) - a unit testing framework for VHDL/SystemVerilog
