

================================================================
== Vivado HLS Report for 'pynq_filters_arithm_pro_1'
================================================================
* Date:           Thu Nov 28 03:43:02 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sharpen
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.12|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  309121|  309121|  309121|  309121|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_height  |  309120|  309120|       644|          -|          -|   480|    no    |
        | + loop_width  |     641|     641|         3|          1|          1|   640|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    205|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     30|
|Register         |        -|      -|      73|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      73|    235|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_173_p2                 |     +    |      0|  0|   9|           9|           1|
    |j_V_fu_185_p2                 |     +    |      0|  0|  10|          10|           1|
    |p_Val2_10_fu_235_p2           |     +    |      0|  0|  10|          10|          10|
    |p_Val2_14_fu_277_p2           |     +    |      0|  0|  11|          11|          11|
    |p_Val2_15_fu_271_p2           |     +    |      0|  0|  10|          10|          10|
    |p_Val2_6_fu_205_p2            |     +    |      0|  0|  11|          11|          11|
    |p_Val2_7_fu_199_p2            |     +    |      0|  0|  10|          10|          10|
    |p_Val2_s_fu_241_p2            |     +    |      0|  0|  11|          11|          11|
    |underflow_1_fu_356_p2         |    and   |      0|  0|   1|           1|           1|
    |underflow_2_fu_403_p2         |    and   |      0|  0|   1|           1|           1|
    |underflow_fu_309_p2           |    and   |      0|  0|   1|           1|           1|
    |exitcond3_fu_167_p2           |   icmp   |      0|  0|   3|           9|           7|
    |exitcond4_fu_179_p2           |   icmp   |      0|  0|   4|          10|          10|
    |ap_sig_123                    |    or    |      0|  0|   1|           1|           1|
    |ap_sig_133                    |    or    |      0|  0|   1|           1|           1|
    |underflow_not_i_i1_fu_412_p2  |    or    |      0|  0|   1|           1|           1|
    |underflow_not_i_i7_fu_365_p2  |    or    |      0|  0|   1|           1|           1|
    |underflow_not_i_i_fu_318_p2   |    or    |      0|  0|   1|           1|           1|
    |dst_data_stream_0_V_V_din     |  select  |      0|  0|  10|           1|          10|
    |dst_data_stream_1_V_V_din     |  select  |      0|  0|  10|           1|          10|
    |dst_data_stream_2_V_V_din     |  select  |      0|  0|  10|           1|          10|
    |p_Val2_7_i_i1_fu_424_p3       |  select  |      0|  0|  11|           1|          11|
    |p_Val2_7_i_i9_fu_377_p3       |  select  |      0|  0|  11|           1|          11|
    |p_Val2_7_i_i_fu_330_p3        |  select  |      0|  0|  11|           1|          11|
    |p_Val2_7_mux_i_i1_fu_417_p3   |  select  |      0|  0|  10|           1|           9|
    |p_Val2_7_mux_i_i8_fu_370_p3   |  select  |      0|  0|  10|           1|           9|
    |p_Val2_7_mux_i_i_fu_323_p3    |  select  |      0|  0|  10|           1|           9|
    |brmerge_i_i_i_i_i1_fu_408_p2  |    xor   |      0|  0|   1|           1|           1|
    |brmerge_i_i_i_i_i6_fu_361_p2  |    xor   |      0|  0|   1|           1|           1|
    |brmerge_i_i_i_i_i_fu_314_p2   |    xor   |      0|  0|   1|           1|           1|
    |tmp_30_fu_304_p2              |    xor   |      0|  0|   2|           1|           2|
    |tmp_32_fu_351_p2              |    xor   |      0|  0|   2|           1|           2|
    |tmp_34_fu_398_p2              |    xor   |      0|  0|   2|           1|           2|
    |tmp_9_i_i1_fu_393_p2          |    xor   |      0|  0|   2|           1|           2|
    |tmp_9_i_i4_fu_346_p2          |    xor   |      0|  0|   2|           1|           2|
    |tmp_9_i_i_fu_299_p2           |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 205|         127|         195|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |   1|          5|    1|          5|
    |ap_reg_ppiten_pp0_it2         |   1|          2|    1|          2|
    |dst_data_stream_0_V_V_blk_n   |   1|          2|    1|          2|
    |dst_data_stream_1_V_V_blk_n   |   1|          2|    1|          2|
    |dst_data_stream_2_V_V_blk_n   |   1|          2|    1|          2|
    |p_2_reg_156                   |  10|          2|   10|         20|
    |p_s_reg_145                   |   9|          2|    9|         18|
    |src1_data_stream_0_V_V_blk_n  |   1|          2|    1|          2|
    |src1_data_stream_1_V_V_blk_n  |   1|          2|    1|          2|
    |src1_data_stream_2_V_V_blk_n  |   1|          2|    1|          2|
    |src2_data_stream_0_V_V_blk_n  |   1|          2|    1|          2|
    |src2_data_stream_1_V_V_blk_n  |   1|          2|    1|          2|
    |src2_data_stream_2_V_V_blk_n  |   1|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  30|         29|   30|         63|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   4|   0|    4|          0|
    |ap_reg_ppiten_pp0_it0                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                     |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond4_reg_449_pp0_iter1  |   1|   0|    1|          0|
    |exitcond4_reg_449                         |   1|   0|    1|          0|
    |i_V_reg_444                               |   9|   0|    9|          0|
    |isneg_1_reg_484                           |   1|   0|    1|          0|
    |isneg_2_reg_504                           |   1|   0|    1|          0|
    |isneg_reg_464                             |   1|   0|    1|          0|
    |newsignbit_1_reg_491                      |   1|   0|    1|          0|
    |newsignbit_2_reg_511                      |   1|   0|    1|          0|
    |newsignbit_reg_471                        |   1|   0|    1|          0|
    |p_2_reg_156                               |  10|   0|   10|          0|
    |p_Val2_10_reg_478                         |  10|   0|   10|          0|
    |p_Val2_15_reg_498                         |  10|   0|   10|          0|
    |p_Val2_7_reg_458                          |  10|   0|   10|          0|
    |p_s_reg_145                               |   9|   0|    9|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |  73|   0|   73|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+---------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+--------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs | pynq_filters_arithm_pro.1 | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs | pynq_filters_arithm_pro.1 | return value |
|ap_start                        |  in |    1| ap_ctrl_hs | pynq_filters_arithm_pro.1 | return value |
|ap_done                         | out |    1| ap_ctrl_hs | pynq_filters_arithm_pro.1 | return value |
|ap_idle                         | out |    1| ap_ctrl_hs | pynq_filters_arithm_pro.1 | return value |
|ap_ready                        | out |    1| ap_ctrl_hs | pynq_filters_arithm_pro.1 | return value |
|src1_data_stream_0_V_V_dout     |  in |   10|   ap_fifo  |   src1_data_stream_0_V_V  |    pointer   |
|src1_data_stream_0_V_V_empty_n  |  in |    1|   ap_fifo  |   src1_data_stream_0_V_V  |    pointer   |
|src1_data_stream_0_V_V_read     | out |    1|   ap_fifo  |   src1_data_stream_0_V_V  |    pointer   |
|src1_data_stream_1_V_V_dout     |  in |   10|   ap_fifo  |   src1_data_stream_1_V_V  |    pointer   |
|src1_data_stream_1_V_V_empty_n  |  in |    1|   ap_fifo  |   src1_data_stream_1_V_V  |    pointer   |
|src1_data_stream_1_V_V_read     | out |    1|   ap_fifo  |   src1_data_stream_1_V_V  |    pointer   |
|src1_data_stream_2_V_V_dout     |  in |   10|   ap_fifo  |   src1_data_stream_2_V_V  |    pointer   |
|src1_data_stream_2_V_V_empty_n  |  in |    1|   ap_fifo  |   src1_data_stream_2_V_V  |    pointer   |
|src1_data_stream_2_V_V_read     | out |    1|   ap_fifo  |   src1_data_stream_2_V_V  |    pointer   |
|src2_data_stream_0_V_V_dout     |  in |   10|   ap_fifo  |   src2_data_stream_0_V_V  |    pointer   |
|src2_data_stream_0_V_V_empty_n  |  in |    1|   ap_fifo  |   src2_data_stream_0_V_V  |    pointer   |
|src2_data_stream_0_V_V_read     | out |    1|   ap_fifo  |   src2_data_stream_0_V_V  |    pointer   |
|src2_data_stream_1_V_V_dout     |  in |   10|   ap_fifo  |   src2_data_stream_1_V_V  |    pointer   |
|src2_data_stream_1_V_V_empty_n  |  in |    1|   ap_fifo  |   src2_data_stream_1_V_V  |    pointer   |
|src2_data_stream_1_V_V_read     | out |    1|   ap_fifo  |   src2_data_stream_1_V_V  |    pointer   |
|src2_data_stream_2_V_V_dout     |  in |   10|   ap_fifo  |   src2_data_stream_2_V_V  |    pointer   |
|src2_data_stream_2_V_V_empty_n  |  in |    1|   ap_fifo  |   src2_data_stream_2_V_V  |    pointer   |
|src2_data_stream_2_V_V_read     | out |    1|   ap_fifo  |   src2_data_stream_2_V_V  |    pointer   |
|dst_data_stream_0_V_V_din       | out |   10|   ap_fifo  |   dst_data_stream_0_V_V   |    pointer   |
|dst_data_stream_0_V_V_full_n    |  in |    1|   ap_fifo  |   dst_data_stream_0_V_V   |    pointer   |
|dst_data_stream_0_V_V_write     | out |    1|   ap_fifo  |   dst_data_stream_0_V_V   |    pointer   |
|dst_data_stream_1_V_V_din       | out |   10|   ap_fifo  |   dst_data_stream_1_V_V   |    pointer   |
|dst_data_stream_1_V_V_full_n    |  in |    1|   ap_fifo  |   dst_data_stream_1_V_V   |    pointer   |
|dst_data_stream_1_V_V_write     | out |    1|   ap_fifo  |   dst_data_stream_1_V_V   |    pointer   |
|dst_data_stream_2_V_V_din       | out |   10|   ap_fifo  |   dst_data_stream_2_V_V   |    pointer   |
|dst_data_stream_2_V_V_full_n    |  in |    1|   ap_fifo  |   dst_data_stream_2_V_V   |    pointer   |
|dst_data_stream_2_V_V_write     | out |    1|   ap_fifo  |   dst_data_stream_2_V_V   |    pointer   |
+--------------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	6  / (exitcond4)
	4  / (!exitcond4)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_7 [1/1] 0.00ns
._crit_edge:0  call void (...)* @_ssdm_op_SpecInterface(i10* %src1_data_stream_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_8 [1/1] 0.00ns
._crit_edge:1  call void (...)* @_ssdm_op_SpecInterface(i10* %src1_data_stream_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_9 [1/1] 0.00ns
._crit_edge:2  call void (...)* @_ssdm_op_SpecInterface(i10* %src1_data_stream_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_10 [1/1] 0.00ns
._crit_edge:3  call void (...)* @_ssdm_op_SpecInterface(i10* %src2_data_stream_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_11 [1/1] 0.00ns
._crit_edge:4  call void (...)* @_ssdm_op_SpecInterface(i10* %src2_data_stream_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_12 [1/1] 0.00ns
._crit_edge:5  call void (...)* @_ssdm_op_SpecInterface(i10* %src2_data_stream_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_13 [1/1] 0.00ns
._crit_edge:6  call void (...)* @_ssdm_op_SpecInterface(i10* %dst_data_stream_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_14 [1/1] 0.00ns
._crit_edge:7  call void (...)* @_ssdm_op_SpecInterface(i10* %dst_data_stream_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_15 [1/1] 0.00ns
._crit_edge:8  call void (...)* @_ssdm_op_SpecInterface(i10* %dst_data_stream_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_16 [1/1] 1.57ns
._crit_edge:9  br label %0


 <State 2>: 3.40ns
ST_2: p_s [1/1] 0.00ns
:0  %p_s = phi i9 [ 0, %._crit_edge ], [ %i_V, %3 ]

ST_2: exitcond3 [1/1] 2.03ns
:1  %exitcond3 = icmp eq i9 %p_s, -32

ST_2: stg_19 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)

ST_2: i_V [1/1] 1.84ns
:3  %i_V = add i9 %p_s, 1

ST_2: stg_21 [1/1] 0.00ns
:4  br i1 %exitcond3, label %4, label %1

ST_2: stg_22 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1817) nounwind

ST_2: tmp [1/1] 0.00ns
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1817)

ST_2: stg_24 [1/1] 1.57ns
:2  br label %2

ST_2: stg_25 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.07ns
ST_3: p_2 [1/1] 0.00ns
:0  %p_2 = phi i10 [ 0, %1 ], [ %j_V, %read.exit.i135 ]

ST_3: exitcond4 [1/1] 2.07ns
:1  %exitcond4 = icmp eq i10 %p_2, -384

ST_3: stg_28 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)

ST_3: j_V [1/1] 1.84ns
:3  %j_V = add i10 %p_2, 1

ST_3: stg_30 [1/1] 0.00ns
:4  br i1 %exitcond4, label %3, label %read.exit.i135


 <State 4>: 6.21ns
ST_4: tmp_9 [1/1] 0.00ns
read.exit.i135:3  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1859)

ST_4: stg_32 [1/1] 0.00ns
read.exit.i135:4  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp_V_5 [1/1] 4.38ns
read.exit.i135:5  %tmp_V_5 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %src1_data_stream_0_V_V)

ST_4: tmp_V_6 [1/1] 4.38ns
read.exit.i135:6  %tmp_V_6 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %src1_data_stream_1_V_V)

ST_4: tmp_V_7 [1/1] 4.38ns
read.exit.i135:7  %tmp_V_7 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %src1_data_stream_2_V_V)

ST_4: empty [1/1] 0.00ns
read.exit.i135:8  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1859, i32 %tmp_9)

ST_4: tmp_13 [1/1] 0.00ns
read.exit.i135:9  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1859)

ST_4: stg_38 [1/1] 0.00ns
read.exit.i135:10  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp_V_8 [1/1] 4.38ns
read.exit.i135:11  %tmp_V_8 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %src2_data_stream_0_V_V)

ST_4: tmp_V_9 [1/1] 4.38ns
read.exit.i135:12  %tmp_V_9 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %src2_data_stream_1_V_V)

ST_4: tmp_V_10 [1/1] 4.38ns
read.exit.i135:13  %tmp_V_10 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %src2_data_stream_2_V_V)

ST_4: empty_67 [1/1] 0.00ns
read.exit.i135:14  %empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1859, i32 %tmp_13)

ST_4: lhs_V_2_cast [1/1] 0.00ns
read.exit.i135:15  %lhs_V_2_cast = sext i10 %tmp_V_5 to i11

ST_4: rhs_V_cast [1/1] 0.00ns
read.exit.i135:16  %rhs_V_cast = sext i10 %tmp_V_8 to i11

ST_4: p_Val2_7 [1/1] 1.84ns
read.exit.i135:17  %p_Val2_7 = add i10 %tmp_V_8, %tmp_V_5

ST_4: p_Val2_6 [1/1] 1.84ns
read.exit.i135:18  %p_Val2_6 = add i11 %lhs_V_2_cast, %rhs_V_cast

ST_4: isneg [1/1] 0.00ns
read.exit.i135:19  %isneg = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_6, i32 10)

ST_4: newsignbit [1/1] 0.00ns
read.exit.i135:20  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_Val2_7, i32 9)

ST_4: lhs_V_2_1_cast [1/1] 0.00ns
read.exit.i135:29  %lhs_V_2_1_cast = sext i10 %tmp_V_6 to i11

ST_4: rhs_V_1_cast [1/1] 0.00ns
read.exit.i135:30  %rhs_V_1_cast = sext i10 %tmp_V_9 to i11

ST_4: p_Val2_10 [1/1] 1.84ns
read.exit.i135:31  %p_Val2_10 = add i10 %tmp_V_9, %tmp_V_6

ST_4: p_Val2_s [1/1] 1.84ns
read.exit.i135:32  %p_Val2_s = add i11 %lhs_V_2_1_cast, %rhs_V_1_cast

ST_4: isneg_1 [1/1] 0.00ns
read.exit.i135:33  %isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_s, i32 10)

ST_4: newsignbit_1 [1/1] 0.00ns
read.exit.i135:34  %newsignbit_1 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_Val2_10, i32 9)

ST_4: lhs_V_2_2_cast [1/1] 0.00ns
read.exit.i135:43  %lhs_V_2_2_cast = sext i10 %tmp_V_7 to i11

ST_4: rhs_V_2_cast [1/1] 0.00ns
read.exit.i135:44  %rhs_V_2_cast = sext i10 %tmp_V_10 to i11

ST_4: p_Val2_15 [1/1] 1.84ns
read.exit.i135:45  %p_Val2_15 = add i10 %tmp_V_10, %tmp_V_7

ST_4: p_Val2_14 [1/1] 1.84ns
read.exit.i135:46  %p_Val2_14 = add i11 %lhs_V_2_2_cast, %rhs_V_2_cast

ST_4: isneg_2 [1/1] 0.00ns
read.exit.i135:47  %isneg_2 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_14, i32 10)

ST_4: newsignbit_2 [1/1] 0.00ns
read.exit.i135:48  %newsignbit_2 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_Val2_15, i32 9)


 <State 5>: 7.12ns
ST_5: stg_61 [1/1] 0.00ns
read.exit.i135:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1818) nounwind

ST_5: tmp_8 [1/1] 0.00ns
read.exit.i135:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1818)

ST_5: stg_63 [1/1] 0.00ns
read.exit.i135:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_5: tmp_9_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_18)
read.exit.i135:21  %tmp_9_i_i = xor i1 %isneg, true

ST_5: tmp_30 [1/1] 0.00ns (grouped into LUT with out node p_Val2_7_i_i)
read.exit.i135:22  %tmp_30 = xor i1 %newsignbit, true

ST_5: underflow [1/1] 0.00ns (grouped into LUT with out node p_Val2_7_i_i)
read.exit.i135:23  %underflow = and i1 %isneg, %tmp_30

ST_5: brmerge_i_i_i_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_18)
read.exit.i135:24  %brmerge_i_i_i_i_i = xor i1 %isneg, %newsignbit

ST_5: underflow_not_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_18)
read.exit.i135:25  %underflow_not_i_i = or i1 %newsignbit, %tmp_9_i_i

ST_5: p_Val2_7_mux_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_18)
read.exit.i135:26  %p_Val2_7_mux_i_i = select i1 %brmerge_i_i_i_i_i, i10 511, i10 %p_Val2_7

ST_5: p_Val2_7_i_i [1/1] 1.37ns (out node of the LUT)
read.exit.i135:27  %p_Val2_7_i_i = select i1 %underflow, i10 -512, i10 %p_Val2_7

ST_5: p_Val2_18 [1/1] 1.37ns (out node of the LUT)
read.exit.i135:28  %p_Val2_18 = select i1 %underflow_not_i_i, i10 %p_Val2_7_mux_i_i, i10 %p_Val2_7_i_i

ST_5: tmp_9_i_i4 [1/1] 0.00ns (grouped into LUT with out node p_Val2_19)
read.exit.i135:35  %tmp_9_i_i4 = xor i1 %isneg_1, true

ST_5: tmp_32 [1/1] 0.00ns (grouped into LUT with out node p_Val2_7_i_i9)
read.exit.i135:36  %tmp_32 = xor i1 %newsignbit_1, true

ST_5: underflow_1 [1/1] 0.00ns (grouped into LUT with out node p_Val2_7_i_i9)
read.exit.i135:37  %underflow_1 = and i1 %isneg_1, %tmp_32

ST_5: brmerge_i_i_i_i_i6 [1/1] 0.00ns (grouped into LUT with out node p_Val2_19)
read.exit.i135:38  %brmerge_i_i_i_i_i6 = xor i1 %isneg_1, %newsignbit_1

ST_5: underflow_not_i_i7 [1/1] 0.00ns (grouped into LUT with out node p_Val2_19)
read.exit.i135:39  %underflow_not_i_i7 = or i1 %newsignbit_1, %tmp_9_i_i4

ST_5: p_Val2_7_mux_i_i8 [1/1] 0.00ns (grouped into LUT with out node p_Val2_19)
read.exit.i135:40  %p_Val2_7_mux_i_i8 = select i1 %brmerge_i_i_i_i_i6, i10 511, i10 %p_Val2_10

ST_5: p_Val2_7_i_i9 [1/1] 1.37ns (out node of the LUT)
read.exit.i135:41  %p_Val2_7_i_i9 = select i1 %underflow_1, i10 -512, i10 %p_Val2_10

ST_5: p_Val2_19 [1/1] 1.37ns (out node of the LUT)
read.exit.i135:42  %p_Val2_19 = select i1 %underflow_not_i_i7, i10 %p_Val2_7_mux_i_i8, i10 %p_Val2_7_i_i9

ST_5: tmp_9_i_i1 [1/1] 0.00ns (grouped into LUT with out node p_Val2_20)
read.exit.i135:49  %tmp_9_i_i1 = xor i1 %isneg_2, true

ST_5: tmp_34 [1/1] 0.00ns (grouped into LUT with out node p_Val2_7_i_i1)
read.exit.i135:50  %tmp_34 = xor i1 %newsignbit_2, true

ST_5: underflow_2 [1/1] 0.00ns (grouped into LUT with out node p_Val2_7_i_i1)
read.exit.i135:51  %underflow_2 = and i1 %isneg_2, %tmp_34

ST_5: brmerge_i_i_i_i_i1 [1/1] 0.00ns (grouped into LUT with out node p_Val2_20)
read.exit.i135:52  %brmerge_i_i_i_i_i1 = xor i1 %isneg_2, %newsignbit_2

ST_5: underflow_not_i_i1 [1/1] 0.00ns (grouped into LUT with out node p_Val2_20)
read.exit.i135:53  %underflow_not_i_i1 = or i1 %newsignbit_2, %tmp_9_i_i1

ST_5: p_Val2_7_mux_i_i1 [1/1] 0.00ns (grouped into LUT with out node p_Val2_20)
read.exit.i135:54  %p_Val2_7_mux_i_i1 = select i1 %brmerge_i_i_i_i_i1, i10 511, i10 %p_Val2_15

ST_5: p_Val2_7_i_i1 [1/1] 1.37ns (out node of the LUT)
read.exit.i135:55  %p_Val2_7_i_i1 = select i1 %underflow_2, i10 -512, i10 %p_Val2_15

ST_5: p_Val2_20 [1/1] 1.37ns (out node of the LUT)
read.exit.i135:56  %p_Val2_20 = select i1 %underflow_not_i_i1, i10 %p_Val2_7_mux_i_i1, i10 %p_Val2_7_i_i1

ST_5: tmp_20 [1/1] 0.00ns
read.exit.i135:57  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1865)

ST_5: stg_89 [1/1] 0.00ns
read.exit.i135:58  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_5: stg_90 [1/1] 4.38ns
read.exit.i135:59  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %dst_data_stream_0_V_V, i10 %p_Val2_18)

ST_5: stg_91 [1/1] 4.38ns
read.exit.i135:60  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %dst_data_stream_1_V_V, i10 %p_Val2_19)

ST_5: stg_92 [1/1] 4.38ns
read.exit.i135:61  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %dst_data_stream_2_V_V, i10 %p_Val2_20)

ST_5: empty_68 [1/1] 0.00ns
read.exit.i135:62  %empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1865, i32 %tmp_20)

ST_5: empty_69 [1/1] 0.00ns
read.exit.i135:63  %empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1818, i32 %tmp_8)

ST_5: stg_95 [1/1] 0.00ns
read.exit.i135:64  br label %2


 <State 6>: 0.00ns
ST_6: empty_70 [1/1] 0.00ns
:0  %empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1817, i32 %tmp)

ST_6: stg_97 [1/1] 0.00ns
:1  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src1_data_stream_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src1_data_stream_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src1_data_stream_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src2_data_stream_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src2_data_stream_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src2_data_stream_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_7              (specinterface    ) [ 0000000]
stg_8              (specinterface    ) [ 0000000]
stg_9              (specinterface    ) [ 0000000]
stg_10             (specinterface    ) [ 0000000]
stg_11             (specinterface    ) [ 0000000]
stg_12             (specinterface    ) [ 0000000]
stg_13             (specinterface    ) [ 0000000]
stg_14             (specinterface    ) [ 0000000]
stg_15             (specinterface    ) [ 0000000]
stg_16             (br               ) [ 0111111]
p_s                (phi              ) [ 0010000]
exitcond3          (icmp             ) [ 0011111]
stg_19             (speclooptripcount) [ 0000000]
i_V                (add              ) [ 0111111]
stg_21             (br               ) [ 0000000]
stg_22             (specloopname     ) [ 0000000]
tmp                (specregionbegin  ) [ 0001111]
stg_24             (br               ) [ 0011111]
stg_25             (ret              ) [ 0000000]
p_2                (phi              ) [ 0001000]
exitcond4          (icmp             ) [ 0011111]
stg_28             (speclooptripcount) [ 0000000]
j_V                (add              ) [ 0011111]
stg_30             (br               ) [ 0000000]
tmp_9              (specregionbegin  ) [ 0000000]
stg_32             (specprotocol     ) [ 0000000]
tmp_V_5            (read             ) [ 0000000]
tmp_V_6            (read             ) [ 0000000]
tmp_V_7            (read             ) [ 0000000]
empty              (specregionend    ) [ 0000000]
tmp_13             (specregionbegin  ) [ 0000000]
stg_38             (specprotocol     ) [ 0000000]
tmp_V_8            (read             ) [ 0000000]
tmp_V_9            (read             ) [ 0000000]
tmp_V_10           (read             ) [ 0000000]
empty_67           (specregionend    ) [ 0000000]
lhs_V_2_cast       (sext             ) [ 0000000]
rhs_V_cast         (sext             ) [ 0000000]
p_Val2_7           (add              ) [ 0001010]
p_Val2_6           (add              ) [ 0000000]
isneg              (bitselect        ) [ 0001010]
newsignbit         (bitselect        ) [ 0001010]
lhs_V_2_1_cast     (sext             ) [ 0000000]
rhs_V_1_cast       (sext             ) [ 0000000]
p_Val2_10          (add              ) [ 0001010]
p_Val2_s           (add              ) [ 0000000]
isneg_1            (bitselect        ) [ 0001010]
newsignbit_1       (bitselect        ) [ 0001010]
lhs_V_2_2_cast     (sext             ) [ 0000000]
rhs_V_2_cast       (sext             ) [ 0000000]
p_Val2_15          (add              ) [ 0001010]
p_Val2_14          (add              ) [ 0000000]
isneg_2            (bitselect        ) [ 0001010]
newsignbit_2       (bitselect        ) [ 0001010]
stg_61             (specloopname     ) [ 0000000]
tmp_8              (specregionbegin  ) [ 0000000]
stg_63             (specpipeline     ) [ 0000000]
tmp_9_i_i          (xor              ) [ 0000000]
tmp_30             (xor              ) [ 0000000]
underflow          (and              ) [ 0000000]
brmerge_i_i_i_i_i  (xor              ) [ 0000000]
underflow_not_i_i  (or               ) [ 0000000]
p_Val2_7_mux_i_i   (select           ) [ 0000000]
p_Val2_7_i_i       (select           ) [ 0000000]
p_Val2_18          (select           ) [ 0000000]
tmp_9_i_i4         (xor              ) [ 0000000]
tmp_32             (xor              ) [ 0000000]
underflow_1        (and              ) [ 0000000]
brmerge_i_i_i_i_i6 (xor              ) [ 0000000]
underflow_not_i_i7 (or               ) [ 0000000]
p_Val2_7_mux_i_i8  (select           ) [ 0000000]
p_Val2_7_i_i9      (select           ) [ 0000000]
p_Val2_19          (select           ) [ 0000000]
tmp_9_i_i1         (xor              ) [ 0000000]
tmp_34             (xor              ) [ 0000000]
underflow_2        (and              ) [ 0000000]
brmerge_i_i_i_i_i1 (xor              ) [ 0000000]
underflow_not_i_i1 (or               ) [ 0000000]
p_Val2_7_mux_i_i1  (select           ) [ 0000000]
p_Val2_7_i_i1      (select           ) [ 0000000]
p_Val2_20          (select           ) [ 0000000]
tmp_20             (specregionbegin  ) [ 0000000]
stg_89             (specprotocol     ) [ 0000000]
stg_90             (write            ) [ 0000000]
stg_91             (write            ) [ 0000000]
stg_92             (write            ) [ 0000000]
empty_68           (specregionend    ) [ 0000000]
empty_69           (specregionend    ) [ 0000000]
stg_95             (br               ) [ 0011111]
empty_70           (specregionend    ) [ 0000000]
stg_97             (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src1_data_stream_0_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_data_stream_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src1_data_stream_1_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_data_stream_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src1_data_stream_2_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_data_stream_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src2_data_stream_0_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src2_data_stream_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src2_data_stream_1_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src2_data_stream_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src2_data_stream_2_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src2_data_stream_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dst_data_stream_0_V_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dst_data_stream_1_V_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dst_data_stream_2_V_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1817"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1859"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i10P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1818"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1865"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i10P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_V_5_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="10" slack="0"/>
<pin id="90" dir="0" index="1" bw="10" slack="0"/>
<pin id="91" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_5/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_V_6_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="10" slack="0"/>
<pin id="96" dir="0" index="1" bw="10" slack="0"/>
<pin id="97" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_6/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_V_7_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="10" slack="0"/>
<pin id="102" dir="0" index="1" bw="10" slack="0"/>
<pin id="103" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_7/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_V_8_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="10" slack="0"/>
<pin id="108" dir="0" index="1" bw="10" slack="0"/>
<pin id="109" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_8/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_V_9_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="10" slack="0"/>
<pin id="114" dir="0" index="1" bw="10" slack="0"/>
<pin id="115" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_9/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_V_10_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="10" slack="0"/>
<pin id="120" dir="0" index="1" bw="10" slack="0"/>
<pin id="121" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_10/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="stg_90_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="10" slack="0"/>
<pin id="127" dir="0" index="2" bw="10" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_90/5 "/>
</bind>
</comp>

<comp id="131" class="1004" name="stg_91_write_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="10" slack="0"/>
<pin id="134" dir="0" index="2" bw="10" slack="0"/>
<pin id="135" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_91/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="stg_92_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="10" slack="0"/>
<pin id="141" dir="0" index="2" bw="10" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_92/5 "/>
</bind>
</comp>

<comp id="145" class="1005" name="p_s_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="9" slack="1"/>
<pin id="147" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="p_s_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="9" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="p_2_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="1"/>
<pin id="158" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_2 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_2_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="10" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_2/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="exitcond3_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="9" slack="0"/>
<pin id="169" dir="0" index="1" bw="9" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="i_V_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="9" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="exitcond4_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="10" slack="0"/>
<pin id="181" dir="0" index="1" bw="10" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="j_V_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="10" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="lhs_V_2_cast_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="10" slack="0"/>
<pin id="193" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2_cast/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="rhs_V_cast_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="10" slack="0"/>
<pin id="197" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_cast/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="p_Val2_7_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="0"/>
<pin id="201" dir="0" index="1" bw="10" slack="0"/>
<pin id="202" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="p_Val2_6_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="0"/>
<pin id="207" dir="0" index="1" bw="10" slack="0"/>
<pin id="208" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_6/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="isneg_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="11" slack="0"/>
<pin id="214" dir="0" index="2" bw="5" slack="0"/>
<pin id="215" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="newsignbit_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="10" slack="0"/>
<pin id="222" dir="0" index="2" bw="5" slack="0"/>
<pin id="223" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="lhs_V_2_1_cast_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="0"/>
<pin id="229" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2_1_cast/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="rhs_V_1_cast_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="0"/>
<pin id="233" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_1_cast/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="p_Val2_10_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="0"/>
<pin id="237" dir="0" index="1" bw="10" slack="0"/>
<pin id="238" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_10/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="p_Val2_s_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="10" slack="0"/>
<pin id="243" dir="0" index="1" bw="10" slack="0"/>
<pin id="244" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="isneg_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="11" slack="0"/>
<pin id="250" dir="0" index="2" bw="5" slack="0"/>
<pin id="251" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg_1/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="newsignbit_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="10" slack="0"/>
<pin id="258" dir="0" index="2" bw="5" slack="0"/>
<pin id="259" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_1/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="lhs_V_2_2_cast_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="10" slack="0"/>
<pin id="265" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2_2_cast/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="rhs_V_2_cast_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="0"/>
<pin id="269" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_2_cast/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="p_Val2_15_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="0"/>
<pin id="273" dir="0" index="1" bw="10" slack="0"/>
<pin id="274" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_15/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="p_Val2_14_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="0"/>
<pin id="279" dir="0" index="1" bw="10" slack="0"/>
<pin id="280" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_14/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="isneg_2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="11" slack="0"/>
<pin id="286" dir="0" index="2" bw="5" slack="0"/>
<pin id="287" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg_2/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="newsignbit_2_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="10" slack="0"/>
<pin id="294" dir="0" index="2" bw="5" slack="0"/>
<pin id="295" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_2/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_9_i_i_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_9_i_i/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_30_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_30/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="underflow_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="brmerge_i_i_i_i_i_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="0" index="1" bw="1" slack="1"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_i_i_i_i_i/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="underflow_not_i_i_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_not_i_i/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_Val2_7_mux_i_i_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="10" slack="0"/>
<pin id="326" dir="0" index="2" bw="10" slack="1"/>
<pin id="327" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_7_mux_i_i/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_Val2_7_i_i_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="10" slack="0"/>
<pin id="333" dir="0" index="2" bw="10" slack="1"/>
<pin id="334" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_7_i_i/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="p_Val2_18_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="10" slack="0"/>
<pin id="340" dir="0" index="2" bw="10" slack="0"/>
<pin id="341" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_18/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_9_i_i4_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="1"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_9_i_i4/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_32_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_32/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="underflow_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_1/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="brmerge_i_i_i_i_i6_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="1"/>
<pin id="363" dir="0" index="1" bw="1" slack="1"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_i_i_i_i_i6/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="underflow_not_i_i7_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="1"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_not_i_i7/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="p_Val2_7_mux_i_i8_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="10" slack="0"/>
<pin id="373" dir="0" index="2" bw="10" slack="1"/>
<pin id="374" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_7_mux_i_i8/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="p_Val2_7_i_i9_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="10" slack="0"/>
<pin id="380" dir="0" index="2" bw="10" slack="1"/>
<pin id="381" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_7_i_i9/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="p_Val2_19_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="10" slack="0"/>
<pin id="387" dir="0" index="2" bw="10" slack="0"/>
<pin id="388" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_19/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_9_i_i1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="1"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_9_i_i1/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_34_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="1"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_34/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="underflow_2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="1"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_2/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="brmerge_i_i_i_i_i1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="0" index="1" bw="1" slack="1"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_i_i_i_i_i1/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="underflow_not_i_i1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_not_i_i1/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="p_Val2_7_mux_i_i1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="10" slack="0"/>
<pin id="420" dir="0" index="2" bw="10" slack="1"/>
<pin id="421" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_7_mux_i_i1/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="p_Val2_7_i_i1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="10" slack="0"/>
<pin id="427" dir="0" index="2" bw="10" slack="1"/>
<pin id="428" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_7_i_i1/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_Val2_20_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="10" slack="0"/>
<pin id="434" dir="0" index="2" bw="10" slack="0"/>
<pin id="435" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_20/5 "/>
</bind>
</comp>

<comp id="440" class="1005" name="exitcond3_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="1"/>
<pin id="442" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="444" class="1005" name="i_V_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="9" slack="0"/>
<pin id="446" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="449" class="1005" name="exitcond4_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="1"/>
<pin id="451" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="453" class="1005" name="j_V_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="10" slack="0"/>
<pin id="455" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="458" class="1005" name="p_Val2_7_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="10" slack="1"/>
<pin id="460" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="464" class="1005" name="isneg_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="1"/>
<pin id="466" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="471" class="1005" name="newsignbit_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="1"/>
<pin id="473" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit "/>
</bind>
</comp>

<comp id="478" class="1005" name="p_Val2_10_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="10" slack="1"/>
<pin id="480" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_10 "/>
</bind>
</comp>

<comp id="484" class="1005" name="isneg_1_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="1"/>
<pin id="486" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg_1 "/>
</bind>
</comp>

<comp id="491" class="1005" name="newsignbit_1_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="1"/>
<pin id="493" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit_1 "/>
</bind>
</comp>

<comp id="498" class="1005" name="p_Val2_15_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="10" slack="1"/>
<pin id="500" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_15 "/>
</bind>
</comp>

<comp id="504" class="1005" name="isneg_2_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="1"/>
<pin id="506" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg_2 "/>
</bind>
</comp>

<comp id="511" class="1005" name="newsignbit_2_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="1"/>
<pin id="513" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="60" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="60" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="60" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="60" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="60" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="60" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="86" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="86" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="86" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="30" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="46" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="149" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="32" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="149" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="38" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="160" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="48" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="160" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="52" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="88" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="106" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="106" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="88" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="191" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="195" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="64" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="205" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="66" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="224"><net_src comp="68" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="199" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="70" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="230"><net_src comp="94" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="112" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="112" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="94" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="227" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="231" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="64" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="241" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="66" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="260"><net_src comp="68" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="235" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="70" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="100" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="118" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="118" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="100" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="263" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="267" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="288"><net_src comp="64" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="277" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="66" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="296"><net_src comp="68" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="271" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="70" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="303"><net_src comp="78" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="78" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="304" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="322"><net_src comp="299" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="314" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="80" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="335"><net_src comp="309" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="82" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="342"><net_src comp="318" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="323" pin="3"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="330" pin="3"/><net_sink comp="337" pin=2"/></net>

<net id="345"><net_src comp="337" pin="3"/><net_sink comp="124" pin=2"/></net>

<net id="350"><net_src comp="78" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="78" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="351" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="369"><net_src comp="346" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="361" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="80" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="382"><net_src comp="356" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="82" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="389"><net_src comp="365" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="370" pin="3"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="377" pin="3"/><net_sink comp="384" pin=2"/></net>

<net id="392"><net_src comp="384" pin="3"/><net_sink comp="131" pin=2"/></net>

<net id="397"><net_src comp="78" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="78" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="398" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="416"><net_src comp="393" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="408" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="80" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="429"><net_src comp="403" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="82" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="436"><net_src comp="412" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="417" pin="3"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="424" pin="3"/><net_sink comp="431" pin=2"/></net>

<net id="439"><net_src comp="431" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="443"><net_src comp="167" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="173" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="452"><net_src comp="179" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="185" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="461"><net_src comp="199" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="467"><net_src comp="211" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="470"><net_src comp="464" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="474"><net_src comp="219" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="477"><net_src comp="471" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="481"><net_src comp="235" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="487"><net_src comp="247" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="490"><net_src comp="484" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="494"><net_src comp="255" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="497"><net_src comp="491" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="501"><net_src comp="271" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="503"><net_src comp="498" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="507"><net_src comp="283" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="510"><net_src comp="504" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="514"><net_src comp="291" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="516"><net_src comp="511" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="517"><net_src comp="511" pin="1"/><net_sink comp="412" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: src1_data_stream_0_V_V | {}
	Port: src1_data_stream_1_V_V | {}
	Port: src1_data_stream_2_V_V | {}
	Port: src2_data_stream_0_V_V | {}
	Port: src2_data_stream_1_V_V | {}
	Port: src2_data_stream_2_V_V | {}
	Port: dst_data_stream_0_V_V | {5 }
	Port: dst_data_stream_1_V_V | {5 }
	Port: dst_data_stream_2_V_V | {5 }
 - Input state : 
	Port: pynq_filters_arithm_pro.1 : src1_data_stream_0_V_V | {4 }
	Port: pynq_filters_arithm_pro.1 : src1_data_stream_1_V_V | {4 }
	Port: pynq_filters_arithm_pro.1 : src1_data_stream_2_V_V | {4 }
	Port: pynq_filters_arithm_pro.1 : src2_data_stream_0_V_V | {4 }
	Port: pynq_filters_arithm_pro.1 : src2_data_stream_1_V_V | {4 }
	Port: pynq_filters_arithm_pro.1 : src2_data_stream_2_V_V | {4 }
	Port: pynq_filters_arithm_pro.1 : dst_data_stream_0_V_V | {}
	Port: pynq_filters_arithm_pro.1 : dst_data_stream_1_V_V | {}
	Port: pynq_filters_arithm_pro.1 : dst_data_stream_2_V_V | {}
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		i_V : 1
		stg_21 : 2
	State 3
		exitcond4 : 1
		j_V : 1
		stg_30 : 2
	State 4
		empty : 1
		empty_67 : 1
		p_Val2_6 : 1
		isneg : 2
		newsignbit : 1
		p_Val2_s : 1
		isneg_1 : 2
		newsignbit_1 : 1
		p_Val2_14 : 1
		isneg_2 : 2
		newsignbit_2 : 1
	State 5
		p_Val2_18 : 1
		p_Val2_19 : 1
		p_Val2_20 : 1
		stg_90 : 2
		stg_91 : 2
		stg_92 : 2
		empty_68 : 1
		empty_69 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |  p_Val2_7_mux_i_i_fu_323  |    0    |    10   |
|          |    p_Val2_7_i_i_fu_330    |    0    |    10   |
|          |      p_Val2_18_fu_337     |    0    |    10   |
|          |  p_Val2_7_mux_i_i8_fu_370 |    0    |    10   |
|  select  |    p_Val2_7_i_i9_fu_377   |    0    |    10   |
|          |      p_Val2_19_fu_384     |    0    |    10   |
|          |  p_Val2_7_mux_i_i1_fu_417 |    0    |    10   |
|          |    p_Val2_7_i_i1_fu_424   |    0    |    10   |
|          |      p_Val2_20_fu_431     |    0    |    10   |
|----------|---------------------------|---------|---------|
|          |         i_V_fu_173        |    0    |    9    |
|          |         j_V_fu_185        |    0    |    10   |
|          |      p_Val2_7_fu_199      |    0    |    10   |
|    add   |      p_Val2_6_fu_205      |    0    |    10   |
|          |      p_Val2_10_fu_235     |    0    |    10   |
|          |      p_Val2_s_fu_241      |    0    |    10   |
|          |      p_Val2_15_fu_271     |    0    |    10   |
|          |      p_Val2_14_fu_277     |    0    |    10   |
|----------|---------------------------|---------|---------|
|          |      tmp_9_i_i_fu_299     |    0    |    1    |
|          |       tmp_30_fu_304       |    0    |    1    |
|          |  brmerge_i_i_i_i_i_fu_314 |    0    |    1    |
|          |     tmp_9_i_i4_fu_346     |    0    |    1    |
|    xor   |       tmp_32_fu_351       |    0    |    1    |
|          | brmerge_i_i_i_i_i6_fu_361 |    0    |    1    |
|          |     tmp_9_i_i1_fu_393     |    0    |    1    |
|          |       tmp_34_fu_398       |    0    |    1    |
|          | brmerge_i_i_i_i_i1_fu_408 |    0    |    1    |
|----------|---------------------------|---------|---------|
|   icmp   |      exitcond3_fu_167     |    0    |    3    |
|          |      exitcond4_fu_179     |    0    |    4    |
|----------|---------------------------|---------|---------|
|          |      underflow_fu_309     |    0    |    1    |
|    and   |     underflow_1_fu_356    |    0    |    1    |
|          |     underflow_2_fu_403    |    0    |    1    |
|----------|---------------------------|---------|---------|
|          |  underflow_not_i_i_fu_318 |    0    |    1    |
|    or    | underflow_not_i_i7_fu_365 |    0    |    1    |
|          | underflow_not_i_i1_fu_412 |    0    |    1    |
|----------|---------------------------|---------|---------|
|          |     tmp_V_5_read_fu_88    |    0    |    0    |
|          |     tmp_V_6_read_fu_94    |    0    |    0    |
|   read   |    tmp_V_7_read_fu_100    |    0    |    0    |
|          |    tmp_V_8_read_fu_106    |    0    |    0    |
|          |    tmp_V_9_read_fu_112    |    0    |    0    |
|          |    tmp_V_10_read_fu_118   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |    stg_90_write_fu_124    |    0    |    0    |
|   write  |    stg_91_write_fu_131    |    0    |    0    |
|          |    stg_92_write_fu_138    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |    lhs_V_2_cast_fu_191    |    0    |    0    |
|          |     rhs_V_cast_fu_195     |    0    |    0    |
|   sext   |   lhs_V_2_1_cast_fu_227   |    0    |    0    |
|          |    rhs_V_1_cast_fu_231    |    0    |    0    |
|          |   lhs_V_2_2_cast_fu_263   |    0    |    0    |
|          |    rhs_V_2_cast_fu_267    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |        isneg_fu_211       |    0    |    0    |
|          |     newsignbit_fu_219     |    0    |    0    |
| bitselect|       isneg_1_fu_247      |    0    |    0    |
|          |    newsignbit_1_fu_255    |    0    |    0    |
|          |       isneg_2_fu_283      |    0    |    0    |
|          |    newsignbit_2_fu_291    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   191   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  exitcond3_reg_440 |    1   |
|  exitcond4_reg_449 |    1   |
|     i_V_reg_444    |    9   |
|   isneg_1_reg_484  |    1   |
|   isneg_2_reg_504  |    1   |
|    isneg_reg_464   |    1   |
|     j_V_reg_453    |   10   |
|newsignbit_1_reg_491|    1   |
|newsignbit_2_reg_511|    1   |
| newsignbit_reg_471 |    1   |
|     p_2_reg_156    |   10   |
|  p_Val2_10_reg_478 |   10   |
|  p_Val2_15_reg_498 |   10   |
|  p_Val2_7_reg_458  |   10   |
|     p_s_reg_145    |    9   |
+--------------------+--------+
|        Total       |   76   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   191  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   76   |    -   |
+-----------+--------+--------+
|   Total   |   76   |   191  |
+-----------+--------+--------+
