// Seed: 251427027
module module_0 (
    input  tri1 id_0,
    output wor  id_1
);
  assign id_1 = 1'b0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    output logic id_1,
    output uwire id_2,
    input  wire  id_3
);
  logic id_5 = id_0#(
      .id_3(1),
      .id_0(-1),
      .id_5((-1) - 1'b0),
      .id_5(1)
  );
  assign id_5 = id_0;
  logic id_6;
  wire [-1 'b0 : ""] id_7, id_8;
  final begin : LABEL_0
    id_1 = !1;
  end
  for (id_9 = id_7; -1; id_1 = id_8) localparam id_10 = 1;
  module_0 modCall_1 (
      id_0,
      id_2
  );
  parameter id_11 = -1;
  always $clog2(98);
  ;
endmodule
