# 2021 iThome 鐵人賽 自我挑戰組
## Verilog 寫不好就 very lag
#### 從零開始學習Verilog
## 文章
- [[Day1] 概述](https://github.com/HUAIJIE0314/verilog-or-very-lag/blob/main/%5BDay1%5D%20%E6%A6%82%E8%BF%B0.md)
- [[Day2] Verilog 基本簡介](https://github.com/HUAIJIE0314/verilog-or-very-lag/blob/main/%5BDay2%5D%20Verilog%20%E5%9F%BA%E6%9C%AC%E7%B0%A1%E4%BB%8B.md)
- [[Day3] Verilog 資料型態(上)](https://github.com/HUAIJIE0314/verilog-or-very-lag/blob/main/%5BDay3%5D%20Verilog%20%E8%B3%87%E6%96%99%E5%9E%8B%E6%85%8B(%E4%B8%8A).md)
- [[Day4] Verilog 資料型態(下)](https://github.com/HUAIJIE0314/verilog-or-very-lag/blob/main/%5BDay4%5D%20Verilog%20%E8%B3%87%E6%96%99%E5%9E%8B%E6%85%8B(%E4%B8%8B).md)
- [[Day5] Gate Level](https://github.com/HUAIJIE0314/verilog-or-very-lag/blob/main/%5BDay5%5D%20Gate%20Level.md)
- [[Day6] Dataflow Level](https://github.com/HUAIJIE0314/verilog-or-very-lag/blob/main/%5BDay6%5D%20Dataflow%20Level.md)
- [[Day7] Behavior Level](https://github.com/HUAIJIE0314/verilog-or-very-lag/blob/main/%5BDay7%5D%20Behavior%20Level.md)
