

================================================================
== Vitis HLS Report for 'forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1'
================================================================
* Date:           Sat Apr 12 12:19:04 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.704 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_145_1  |        4|        4|         1|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     54|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     40|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|     105|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     105|    157|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_25_1_1_U358  |sparsemux_9_2_25_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_25_1_1_U359  |sparsemux_9_2_25_1_1  |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   0|  0|  40|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_16_fu_198_p2        |         +|   0|  0|  10|           3|           1|
    |net_4_fu_256_p2       |         +|   0|  0|  32|          25|          25|
    |icmp_ln145_fu_192_p2  |      icmp|   0|  0|  12|           3|           4|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  54|          31|          30|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    3|          6|
    |i_02_fu_68          |   9|          2|    3|          6|
    |net_1_fu_80         |   9|          2|   25|         50|
    |net_2_fu_76         |   9|          2|   25|         50|
    |net_3_fu_72         |   9|          2|   25|         50|
    |net_fu_84           |   9|          2|   25|         50|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  63|         14|  107|        214|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |i_02_fu_68   |   3|   0|    3|          0|
    |net_1_fu_80  |  25|   0|   25|          0|
    |net_2_fu_76  |  25|   0|   25|          0|
    |net_3_fu_72  |  25|   0|   25|          0|
    |net_fu_84    |  25|   0|   25|          0|
    +-------------+----+----+-----+-----------+
    |Total        | 105|   0|  105|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1|  return value|
|C_load_reload          |   in|   25|     ap_none|                                       C_load_reload|        scalar|
|C_12_load_reload       |   in|   25|     ap_none|                                    C_12_load_reload|        scalar|
|C_14_load_reload       |   in|   25|     ap_none|                                    C_14_load_reload|        scalar|
|C_16_load_reload       |   in|   25|     ap_none|                                    C_16_load_reload|        scalar|
|p_read4                |   in|   25|     ap_none|                                             p_read4|        scalar|
|p_read11               |   in|   25|     ap_none|                                            p_read11|        scalar|
|p_read12               |   in|   25|     ap_none|                                            p_read12|        scalar|
|p_read13               |   in|   25|     ap_none|                                            p_read13|        scalar|
|net_load_out           |  out|   25|      ap_vld|                                        net_load_out|       pointer|
|net_load_out_ap_vld    |  out|    1|      ap_vld|                                        net_load_out|       pointer|
|net_1_load_out         |  out|   25|      ap_vld|                                      net_1_load_out|       pointer|
|net_1_load_out_ap_vld  |  out|    1|      ap_vld|                                      net_1_load_out|       pointer|
|net_2_load_out         |  out|   25|      ap_vld|                                      net_2_load_out|       pointer|
|net_2_load_out_ap_vld  |  out|    1|      ap_vld|                                      net_2_load_out|       pointer|
|net_3_load_out         |  out|   25|      ap_vld|                                      net_3_load_out|       pointer|
|net_3_load_out_ap_vld  |  out|    1|      ap_vld|                                      net_3_load_out|       pointer|
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+

