#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000255ca7f2ad0 .scope module, "signalGenerator" "signalGenerator" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "signal";
o00000255ca826f98 .functor BUFZ 1, C4<z>; HiZ drive
v00000255ca7f2c60_0 .net "clk", 0 0, o00000255ca826f98;  0 drivers
v00000255ca7f2d00_0 .var "count", 7 0;
v00000255ca7f2da0_0 .var "p", 0 0;
v00000255ca99ed50_0 .var "signal", 0 0;
E_00000255ca998bd0 .event posedge, v00000255ca7f2c60_0;
    .scope S_00000255ca7f2ad0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000255ca7f2d00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000255ca7f2da0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00000255ca7f2ad0;
T_1 ;
    %wait E_00000255ca998bd0;
    %load/vec4 v00000255ca7f2d00_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000255ca7f2d00_0, 0;
    %load/vec4 v00000255ca7f2d00_0;
    %cmpi/e 100, 0, 8;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000255ca7f2d00_0, 0;
    %load/vec4 v00000255ca7f2da0_0;
    %inv;
    %assign/vec4 v00000255ca99ed50_0, 0;
    %load/vec4 v00000255ca7f2da0_0;
    %inv;
    %assign/vec4 v00000255ca7f2da0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "signalGenereator.v";
