{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 20 -defaultsOSRD
preplace port gpio_rtl -pg 1 -y 500 -defaultsOSRD
preplace port UART_0 -pg 1 -y 150 -defaultsOSRD
preplace port DAC_Mode -pg 1 -y 1300 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 40 -defaultsOSRD
preplace port DAC_Sleep -pg 1 -y 1320 -defaultsOSRD
preplace port DAC_Clk -pg 1 -y 940 -defaultsOSRD
preplace portBus DAC_Data -pg 1 -y 1010 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 5 -y 1010 -defaultsOSRD
preplace inst DAC_Control_0 -pg 1 -lvl 3 -y 1310 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -y 440 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -y 500 -defaultsOSRD
preplace inst DDS_Control_0 -pg 1 -lvl 3 -y 1050 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -y 300 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 3 -y 680 -defaultsOSRD
preplace inst DDS_0 -pg 1 -lvl 4 -y 1010 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -y 170 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 1 5 810 20 N 20 N 20 N 20 N
preplace netloc DDS_0_SampleOut 1 4 1 N
preplace netloc processing_system7_0_UART_0 1 1 5 840 120 1420 150 N 150 N 150 N
preplace netloc DDS_Control_0_FreqCntrl 1 3 1 1710
preplace netloc DDS_Control_0_DirectValue 1 3 1 1710
preplace netloc DDS_Control_0_en 1 3 1 1720
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 840
preplace netloc axi_interconnect_0_M02_AXI 1 2 1 1380
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 30 300 810
preplace netloc ARESETN_1 1 1 1 830
preplace netloc DDS_Control_0_DataPathSelect 1 3 1 1720
preplace netloc DDS_Control_0_LUTAddress 1 3 1 1710
preplace netloc DDS_Control_0_LUTWe 1 3 1 1720
preplace netloc DAC_Mode 1 3 3 N 1300 NJ 1300 NJ
preplace netloc processing_system7_0_FIXED_IO 1 1 5 820 40 N 40 N 40 N 40 N
preplace netloc DDS_Control_0_AmplCntrl 1 3 1 1710
preplace netloc axi_gpio_0_GPIO 1 3 3 N 500 N 500 N
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 1400
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 3 840 480 1360 910 1710
preplace netloc DAC_Data 1 5 1 N
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 1390
preplace netloc DDS_Control_0_LUTData 1 3 1 1720
preplace netloc processing_system7_0_FCLK_CLK0 1 0 4 20 290 820 490 1350 900 N
preplace netloc DDS_Control_0_PhaseCntrl 1 3 1 1720
preplace netloc processing_system7_0_FCLK_CLK1 1 1 2 830J 110 1410
preplace netloc DAC_Sleep 1 3 3 N 1320 NJ 1320 NJ
preplace netloc axi_interconnect_0_M03_AXI 1 2 1 1370
preplace netloc DAC_Clk 1 3 3 1720 840 N 840 2340
levelinfo -pg 1 0 610 1200 1570 1970 2240 2370 -top -320 -bot 1390
"
}
0
