
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.30000000000000000000;
2.30000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_20_1";
mvm_16_16_20_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_20_1' with
	the parameters "16,16,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b20_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "1,16,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "20,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE16_LOGSIZE4/105 |   16   |   20    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 848 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b20_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b20_g1'
  Processing 'mvm_16_16_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:35  166065.7      1.35     443.9   30971.5                          
    0:00:35  166065.7      1.35     443.9   30971.5                          
    0:00:35  166110.3      1.35     443.9   30971.5                          
    0:00:35  166155.0      1.35     443.9   30971.5                          
    0:00:36  166199.7      1.35     443.9   30971.5                          
    0:00:36  166244.4      1.35     443.9   30971.5                          
    0:00:36  166281.4      1.35     443.9   30969.2                          
    0:00:36  166808.3      1.35     443.7   20922.4                          
    0:00:37  167317.5      1.35     443.7   10889.8                          
    0:00:59  162311.6      0.64     143.7     966.7                          
    0:00:59  162297.2      0.64     143.7     966.7                          
    0:00:59  162297.2      0.64     143.7     966.7                          
    0:01:00  162297.8      0.64     143.7     966.7                          
    0:01:00  162297.8      0.64     143.7     966.7                          
    0:01:13  139754.3      0.66     102.2     163.5                          
    0:01:15  139691.0      0.65     100.9     139.0                          
    0:01:18  139707.7      0.65     100.1     125.4                          
    0:01:19  139712.2      0.62      97.9     117.2                          
    0:01:22  139722.9      0.61      95.6     102.0                          
    0:01:22  139727.9      0.59      93.7      90.9                          
    0:01:23  139735.4      0.57      91.1      79.6                          
    0:01:24  139743.6      0.54      88.4      71.8                          
    0:01:25  139755.1      0.53      87.9      70.1                          
    0:01:26  139763.6      0.53      87.5      66.9                          
    0:01:26  139771.3      0.52      86.9      63.6                          
    0:01:27  139776.9      0.52      86.5      57.0                          
    0:01:27  139793.4      0.50      85.6      57.0                          
    0:01:28  139622.9      0.50      85.6      57.0                          
    0:01:28  139622.9      0.50      85.6      57.0                          
    0:01:29  139623.4      0.50      85.5      17.2                          
    0:01:29  139622.1      0.50      85.5       0.0                          
    0:01:29  139622.1      0.50      85.5       0.0                          
    0:01:29  139622.1      0.50      85.5       0.0                          
    0:01:29  139622.1      0.50      85.5       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:29  139622.1      0.50      85.5       0.0                          
    0:01:29  139651.3      0.49      84.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:30  139679.0      0.48      82.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:30  139698.7      0.47      82.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:30  139721.6      0.46      81.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:30  139758.8      0.46      79.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  139791.2      0.46      77.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  139821.3      0.46      75.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  139851.4      0.46      72.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  139872.9      0.45      71.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  139896.3      0.45      69.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:31  139915.7      0.45      69.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:31  139932.0      0.44      68.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:31  139955.9      0.44      67.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:31  139971.9      0.43      67.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:31  139982.2      0.42      67.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:31  140005.4      0.42      65.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  140027.5      0.42      64.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  140046.6      0.42      63.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  140061.0      0.41      62.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  140081.7      0.41      61.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  140102.7      0.41      61.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:32  140110.2      0.41      60.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:32  140137.6      0.41      60.1       0.3 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:32  140156.5      0.40      59.9       0.3 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:32  140172.2      0.40      59.6       0.3 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:32  140188.1      0.40      59.1       0.3 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:32  140208.3      0.40      58.5       0.3 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:33  140226.7      0.40      58.0       0.3 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:33  140238.7      0.39      57.6       0.3 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:33  140257.8      0.39      56.8       0.3 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:33  140283.1      0.38      55.7       0.3 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:33  140301.4      0.38      54.9       0.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33  140316.1      0.38      53.8       0.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33  140335.2      0.38      52.6       0.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33  140356.5      0.37      51.9       0.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  140370.6      0.37      51.1       0.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  140392.9      0.37      50.6       0.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:34  140395.1      0.36      50.1       0.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:34  140408.9      0.36      49.7       0.3 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:34  140419.0      0.36      49.1       0.3 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:34  140423.3      0.35      49.0       0.3 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:34  140435.2      0.35      48.9       0.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:34  140443.2      0.35      48.8       0.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:34  140457.8      0.35      48.5       0.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:34  140470.9      0.35      48.1       0.3 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:35  140486.0      0.35      47.5       0.3 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:35  140508.1      0.35      46.1       0.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35  140528.9      0.34      44.8       0.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35  140536.6      0.34      44.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:35  140544.8      0.34      43.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:35  140566.6      0.33      43.5       0.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35  140575.1      0.33      43.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:35  140592.7      0.32      42.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35  140614.5      0.32      42.1       0.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:36  140625.2      0.32      41.7       0.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  140639.8      0.32      41.5       0.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:36  140654.1      0.32      41.0       0.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:36  140678.6      0.31      40.6       0.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  140691.7      0.31      40.5       0.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:36  140690.1      0.31      40.4       0.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  140706.3      0.31      39.9       1.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:36  140715.3      0.31      39.9       1.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:36  140726.5      0.31      39.6       1.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:37  140733.4      0.30      39.4       1.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:37  140744.3      0.30      39.1       1.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:37  140757.4      0.30      38.9       1.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:37  140773.8      0.30      38.5       1.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37  140787.9      0.30      38.0       1.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:37  140799.6      0.30      37.9       1.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:37  140809.8      0.30      37.7       1.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:37  140823.6      0.30      37.3       1.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:37  140831.8      0.29      37.0       1.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:38  140844.9      0.29      36.5       1.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38  140852.8      0.29      36.3       1.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38  140859.5      0.29      36.1       1.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:38  140863.5      0.29      36.0       1.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:38  140877.9      0.29      35.8       1.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:38  140890.9      0.29      35.1       1.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38  140903.7      0.28      34.5       1.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:38  140925.5      0.28      33.6       1.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38  140940.1      0.28      33.0       1.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:38  140945.9      0.28      32.8       1.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:38  140955.5      0.27      32.4       1.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39  140964.6      0.27      32.1       1.3 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:39  140974.4      0.27      32.1       1.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:39  140980.0      0.27      32.0       1.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:39  140997.8      0.27      31.5       1.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39  141013.8      0.27      30.8       1.6 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:39  141031.6      0.27      30.0       1.6 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:39  141039.6      0.27      29.8       1.6 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:39  141051.8      0.26      29.7       1.6 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:39  141067.5      0.26      29.6       2.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39  141079.7      0.26      29.3       2.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:40  141087.7      0.26      29.3       2.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:40  141101.3      0.26      29.1       2.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:40  141109.8      0.26      29.0       2.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:40  141111.4      0.26      28.7       1.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  141122.0      0.26      28.6       1.6 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:40  141132.9      0.26      28.5       1.6 path/path/path/genblk1.add_in_reg[39]/D
    0:01:40  141138.3      0.25      28.4       1.6 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:40  141143.9      0.25      28.3       1.6 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:40  141154.0      0.25      28.2       1.6 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:40  141169.1      0.25      27.9       1.6 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:41  141174.7      0.25      27.9       3.8 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:41  141191.5      0.25      27.8       3.8 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:41  141198.4      0.25      27.7       3.8 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:41  141211.7      0.25      27.5       3.8 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:41  141213.3      0.25      27.5       3.8 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:41  141237.0      0.25      26.8       3.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41  141252.9      0.24      26.2       3.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42  141262.0      0.24      26.1       3.8 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141273.1      0.24      25.9       3.8 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:42  141284.8      0.24      25.6       3.8 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:42  141293.3      0.24      25.5       3.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:42  141296.0      0.24      25.4       3.8 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141307.7      0.24      25.0       3.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42  141315.4      0.24      24.9       3.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:42  141323.7      0.24      24.7       3.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42  141327.7      0.23      24.6       3.8 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141330.1      0.23      24.5       3.8 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:43  141342.3      0.23      24.0       3.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  141348.7      0.23      24.0       3.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  141354.3      0.23      24.0       3.8 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:43  141368.4      0.23      23.6       3.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  141383.3      0.23      23.3       3.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:43  141389.4      0.23      23.0       3.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  141397.9      0.23      22.9       3.8 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:43  141400.3      0.22      22.8       3.8 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:43  141411.2      0.22      22.8       3.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  141418.1      0.22      22.7       3.8 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:43  141423.4      0.22      22.6       3.8 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:44  141437.5      0.22      22.3       3.8 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:44  141440.7      0.22      22.3       3.8 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:44  141451.6      0.22      21.8       3.8 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:44  141456.7      0.22      21.6       3.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44  141466.5      0.22      21.4       3.8 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:44  141469.7      0.22      21.3       3.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44  141485.1      0.21      21.0       3.8 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:44  141493.9      0.21      20.8       3.8 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:44  141500.3      0.21      20.8       3.8 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:44  141503.0      0.21      20.7       3.8 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:45  141518.1      0.21      20.5       4.1 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:45  141523.7      0.21      20.3       4.1 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:45  141526.4      0.20      20.1       4.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:45  141530.9      0.20      20.1       4.1 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:45  141539.7      0.20      19.9       4.1 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:45  141547.9      0.20      19.8       4.1 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:45  141555.4      0.20      19.5       4.1 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:45  141557.2      0.19      19.4       4.1 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:45  141563.6      0.19      19.3       4.1 path/path/path/genblk1.add_in_reg[39]/D
    0:01:46  141570.8      0.19      19.2       4.1 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:46  141583.8      0.19      18.9       4.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:46  141592.1      0.19      18.6       4.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46  141599.5      0.19      18.5       4.1 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:46  141607.8      0.18      18.3       4.1 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:46  141613.1      0.18      18.2       4.1 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:46  141622.9      0.18      18.0       4.1 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:46  141630.9      0.18      17.9       4.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46  141641.8      0.18      17.7       4.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46  141652.4      0.18      17.5       4.1 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:46  141662.6      0.18      17.4       4.1 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:47  141671.3      0.17      17.0       4.1 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141676.1      0.17      16.9       4.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141679.8      0.17      16.8       4.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:47  141687.6      0.17      16.6       4.1 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:47  141690.2      0.17      16.6       4.1 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:47  141692.9      0.17      16.5       4.1 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:47  141693.9      0.17      16.4       4.1 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:47  141701.9      0.17      16.3       4.1 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141708.6      0.17      16.1       4.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:47  141716.3      0.16      15.9       4.1 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:47  141720.8      0.16      15.8       4.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:48  141729.6      0.16      15.6       4.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:48  141734.4      0.16      15.5       4.1 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:48  141741.6      0.16      15.4       4.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:48  141749.8      0.16      15.3       4.1 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:48  141755.7      0.16      15.1       4.1 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:48  141760.7      0.16      15.0       4.1 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:48  141765.5      0.16      15.0       4.1 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:48  141772.4      0.16      14.9       4.1 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:48  141776.4      0.16      14.8       4.1 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:48  141780.7      0.16      14.7       4.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:48  141783.8      0.16      14.7       4.1 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:49  141786.0      0.16      14.6       4.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  141794.0      0.16      14.5       4.1 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:49  141798.2      0.15      14.4       4.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  141804.9      0.15      14.3       4.1 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:49  141815.2      0.15      14.2       4.1 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:49  141823.0      0.15      14.0       4.1 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:49  141825.6      0.15      14.0       4.1 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:49  141829.6      0.15      13.9       4.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  141836.3      0.15      13.6       4.1 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:49  141840.8      0.15      13.5       4.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:49  141844.8      0.15      13.4       4.1 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:50  141850.9      0.15      13.4       4.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:50  141855.7      0.15      13.3       4.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:50  141859.4      0.15      13.2       4.1 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:50  141863.1      0.15      13.1       4.1 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:50  141870.8      0.15      13.1       4.1 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:50  141876.7      0.14      12.9       4.1 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:50  141878.0      0.14      12.9       4.1 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:50  141880.7      0.14      12.8       4.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:50  141888.4      0.14      12.8       4.1 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:50  141889.7      0.14      12.8       4.1 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:50  141893.4      0.14      12.7       4.1 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:50  141899.8      0.14      12.6       4.1 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:50  141900.9      0.14      12.5       4.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:51  141908.3      0.14      12.5       4.1 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:51  141913.4      0.14      12.5       4.1 path/path/path/genblk1.add_in_reg[39]/D
    0:01:51  141920.0      0.14      12.4       4.1 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:51  141924.3      0.14      12.4       4.1 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:51  141925.1      0.14      12.4       4.1 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:51  141932.8      0.14      12.3       4.1 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:51  141936.3      0.14      12.2       4.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:51  141942.1      0.14      12.2       4.1 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:51  141947.4      0.14      12.1       4.1 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:51  141950.4      0.14      12.0       4.1 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:51  141955.4      0.14      11.8       4.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52  141961.8      0.14      11.7       4.1 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:52  141967.7      0.13      11.7       4.1 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:52  141977.2      0.13      11.5       4.1 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:52  141982.8      0.13      11.5       4.1 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:52  141990.0      0.13      11.4       4.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:52  141998.0      0.13      11.3       4.1 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:52  142001.4      0.13      11.3       4.1 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:52  142003.6      0.13      11.2       4.1 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:52  142006.0      0.13      11.2       4.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52  142012.1      0.13      11.1       4.1 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:52  142021.1      0.13      10.9       4.1 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:52  142025.9      0.13      10.8       4.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53  142031.0      0.13      10.7       4.1 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:53  142037.1      0.12      10.6       4.1 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:53  142040.0      0.12      10.6       4.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142048.3      0.12      10.4       4.1 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142053.6      0.12      10.4       2.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:53  142058.9      0.12      10.2       2.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:53  142062.6      0.12      10.2       2.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53  142068.2      0.12      10.1       2.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:53  142076.7      0.12      10.0       2.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53  142082.8      0.12      10.0       2.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142086.0      0.12       9.9       2.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142089.5      0.12       9.9       2.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142095.3      0.12       9.8       2.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142101.7      0.12       9.7       2.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:54  142106.8      0.12       9.7       2.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54  142114.2      0.12       9.6       2.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:54  142121.4      0.11       9.6       2.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54  142125.1      0.11       9.6       2.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54  142130.2      0.11       9.5       2.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:54  142140.6      0.11       9.4       2.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54  142146.4      0.11       9.4       2.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:54  142159.4      0.11       9.3      26.2 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:54  142162.9      0.11       9.3      26.2 path/path/path/genblk1.add_in_reg[39]/D
    0:01:54  142173.8      0.11       9.3      26.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54  142178.3      0.11       9.2      26.2 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:55  142181.8      0.11       9.2      26.2 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:55  142183.6      0.11       9.1      26.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55  142189.0      0.11       9.2      26.2 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:55  142191.1      0.11       9.1      26.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55  142200.7      0.11       9.0      26.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142203.1      0.11       9.0      26.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142208.1      0.11       8.9      26.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142211.8      0.11       8.9      26.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:55  142219.6      0.10       8.8      26.2 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:55  142224.9      0.10       8.8      26.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142228.9      0.10       8.8      26.2 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:55  142235.3      0.10       8.7      26.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142241.9      0.10       8.7      26.2 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:56  142241.1      0.10       8.6      26.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:56  142244.3      0.10       8.6      26.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:56  142251.7      0.10       8.6      26.2 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:56  142257.6      0.10       8.6      26.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:56  142267.7      0.10       8.5      26.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142272.5      0.10       8.5      26.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:56  142275.4      0.10       8.5      26.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:56  142279.9      0.10       8.4      26.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:56  142282.9      0.10       8.4      26.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:56  142288.7      0.10       8.3      26.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:56  142291.4      0.10       8.2      26.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142294.6      0.10       8.2      26.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142297.8      0.10       8.1      26.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142299.6      0.10       8.1      26.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:57  142302.8      0.10       8.0      26.2 path/path/path/genblk1.add_in_reg[39]/D
    0:01:57  142308.7      0.10       7.9      26.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:57  142311.6      0.09       7.9      26.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142314.3      0.09       7.8      26.2 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:57  142315.6      0.09       7.8      26.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142323.0      0.09       7.6      26.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  142324.4      0.09       7.6      26.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:57  142331.0      0.09       7.5      26.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142332.6      0.09       7.5      26.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142335.5      0.09       7.5      26.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142338.5      0.09       7.5      26.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142343.0      0.09       7.5      26.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142349.1      0.09       7.4      26.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:58  142355.2      0.09       7.3      26.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58  142359.5      0.09       7.3      26.2 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:58  142361.1      0.09       7.3      26.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142367.7      0.09       7.2      26.2 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:58  142370.6      0.09       7.2      26.2 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:58  142373.0      0.09       7.1      26.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142379.2      0.09       7.1      26.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142384.5      0.09       7.0      26.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59  142388.7      0.09       6.9      26.2 path/path/path/genblk1.add_in_reg[39]/D
    0:01:59  142393.5      0.09       6.9      26.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:59  142395.1      0.09       6.8      26.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59  142397.8      0.09       6.8      26.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142404.7      0.09       6.8      26.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:59  142408.2      0.08       6.8      26.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:59  142411.1      0.08       6.8      26.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142413.5      0.08       6.7      26.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:59  142415.9      0.08       6.7      26.2 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:59  142418.3      0.08       6.7      26.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:59  142423.3      0.08       6.7      26.2 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:59  142424.1      0.08       6.7      26.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:00  142426.8      0.08       6.6      26.2 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:00  142427.3      0.08       6.6      26.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00  142430.5      0.08       6.6      26.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:00  142430.0      0.08       6.6      26.2 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:00  142434.0      0.08       6.5      26.2 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:00  142434.0      0.08       6.5      26.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00  142436.1      0.08       6.6      26.2 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:00  142441.1      0.08       6.5      26.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00  142442.5      0.08       6.5      26.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00  142449.4      0.08       6.4      26.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00  142453.6      0.08       6.4      26.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00  142457.1      0.08       6.4      26.2 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:00  142458.7      0.08       6.3      26.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00  142459.8      0.08       6.3      26.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:01  142466.9      0.08       6.3      26.2 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:01  142471.2      0.08       6.2      26.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01  142472.8      0.08       6.2      26.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142474.9      0.08       6.2      26.2 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:01  142479.4      0.08       6.2      26.2 path/path/path/genblk1.add_in_reg[39]/D
    0:02:01  142484.2      0.08       6.2      26.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01  142489.0      0.08       6.2      26.2 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:01  142491.1      0.08       6.1      26.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142492.2      0.08       6.1      26.2 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:01  142496.2      0.08       6.2      26.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142500.5      0.08       6.2      26.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01  142506.6      0.08       6.1      26.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142508.7      0.08       6.1      26.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02  142513.2      0.08       6.1      26.2 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:02  142515.6      0.08       6.1      26.2 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:02  142518.8      0.08       6.1      26.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142523.9      0.08       6.0      26.2 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:02  142526.8      0.07       6.0      26.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142527.6      0.07       6.0      26.2                          
    0:02:04  142503.6      0.07       6.0      26.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:04  142503.6      0.07       6.0      26.2                          
    0:02:04  142455.0      0.07       5.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  142460.0      0.07       5.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  142466.9      0.07       5.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  142473.6      0.07       5.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  142481.0      0.07       5.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:04  142483.7      0.07       5.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  142486.6      0.07       5.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:04  142489.8      0.07       5.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:04  142494.6      0.07       5.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:05  142509.2      0.07       5.6       0.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  142513.5      0.07       5.6       0.3 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:05  142515.1      0.07       5.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:05  142522.0      0.07       5.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  142532.4      0.07       5.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  142533.2      0.07       5.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:05  142540.6      0.07       5.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  142544.9      0.07       5.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:05  142547.3      0.07       5.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  142557.6      0.07       5.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  142559.2      0.07       5.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:06  142564.8      0.07       4.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:06  142578.7      0.07       4.9       0.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  142586.4      0.07       4.8       0.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  142586.4      0.07       4.8       0.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  142591.7      0.07       4.7       0.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  142593.0      0.07       4.7       0.3 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:06  142598.6      0.07       4.7       0.3 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:06  142601.3      0.07       4.6       0.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  142603.7      0.07       4.6       0.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:06  142603.9      0.07       4.6       0.3 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:06  142610.8      0.07       4.6       0.3 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:06  142614.0      0.07       4.5       0.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  142615.6      0.07       4.5       0.3 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:07  142621.0      0.07       4.4       0.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:07  142623.9      0.06       4.4       0.3 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:07  142635.3      0.06       4.3       0.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  142639.3      0.06       4.3       0.3 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:07  142652.3      0.06       4.1       0.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  142653.7      0.06       4.1       0.3 path/path/path/genblk1.add_in_reg[39]/D
    0:02:07  142655.5      0.06       4.1       0.3 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:07  142659.0      0.06       4.1       0.3 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:07  142659.0      0.06       4.1       0.3 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:07  142659.0      0.06       4.1       0.3 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:07  142664.3      0.06       4.1       0.3 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:07  142668.6      0.06       4.1       0.3 path/path/path/genblk1.add_in_reg[39]/D
    0:02:08  142668.3      0.06       4.1       0.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:08  142672.3      0.06       4.0       0.3 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:08  142672.8      0.06       4.0       0.3 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:08  142676.5      0.06       4.0       0.3 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:08  142686.1      0.06       4.0      24.5 path/path/path/genblk1.add_in_reg[39]/D
    0:02:08  142690.6      0.06       4.0      24.5 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:08  142695.2      0.06       3.9      24.5 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:08  142697.6      0.06       3.9      24.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:08  142702.1      0.06       3.8      24.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  142702.3      0.06       3.8      24.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:08  142705.0      0.06       3.8      24.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:09  142708.7      0.06       3.8      24.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:09  142717.2      0.06       3.7      24.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  142717.0      0.06       3.7      24.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:09  142724.2      0.05       3.7      24.5 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:09  142724.4      0.05       3.7      24.5 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:09  142727.6      0.05       3.6      24.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  142728.4      0.05       3.6      24.5 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:09  142733.7      0.05       3.6      24.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  142736.4      0.05       3.5      24.5 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:09  142737.7      0.05       3.5      24.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  142740.4      0.05       3.5      24.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  142743.8      0.05       3.4      24.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  142748.6      0.05       3.4      24.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:10  142757.7      0.05       3.4      24.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  142768.3      0.05       3.3      24.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  142768.3      0.05       3.3      24.5 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:10  142779.2      0.05       3.3      24.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  142784.3      0.05       3.2      24.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  142787.5      0.05       3.2      24.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:10  142789.3      0.05       3.2      24.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  142794.9      0.05       3.2      24.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:10  142798.4      0.05       3.1      24.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:10  142803.7      0.05       3.1      24.5 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:11  142810.6      0.05       3.0      24.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  142811.7      0.05       3.0      24.5 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:11  142826.8      0.05       2.9      24.5 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:11  142829.8      0.05       2.9      24.5 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:11  142833.0      0.05       2.8      24.5 path/path/path/genblk1.add_in_reg[39]/D
    0:02:11  142833.8      0.05       2.8      24.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:11  142840.1      0.05       2.8      24.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:11  142842.8      0.05       2.8      24.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:11  142847.3      0.05       2.7      24.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:11  142856.1      0.05       2.7      24.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:11  142861.9      0.04       2.6      24.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  142863.8      0.04       2.6      24.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  142866.5      0.04       2.6      24.5 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142869.7      0.04       2.5      24.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  142870.5      0.04       2.5      24.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  142875.5      0.04       2.5      24.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  142877.1      0.04       2.5      24.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142884.0      0.04       2.4      24.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  142892.3      0.04       2.3      24.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  142899.7      0.04       2.3      24.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142906.9      0.04       2.3      24.5 path/path/path/genblk1.add_in_reg[39]/D
    0:02:12  142910.6      0.04       2.2      24.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  142917.5      0.04       2.2      24.5 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:13  142925.8      0.04       2.2      24.5 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:13  142933.0      0.04       2.2      24.5 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:13  142938.8      0.04       2.2      24.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  142942.0      0.04       2.1      24.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:13  142945.7      0.04       2.1      24.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  142945.7      0.04       2.1      24.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  142952.9      0.04       2.0      24.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  142954.2      0.04       2.0      24.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:13  142958.0      0.04       2.0      24.5 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:13  142966.0      0.04       2.0      24.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:13  142971.8      0.04       1.9      24.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:13  142977.7      0.04       1.9      24.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:14  142987.2      0.04       1.9      24.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:14  142989.1      0.03       1.8      24.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  142989.9      0.03       1.8      24.5 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:14  142989.9      0.03       1.8      24.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  142989.9      0.03       1.8      24.5 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:14  142999.5      0.03       1.7      24.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  143004.0      0.03       1.7      24.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:14  143004.5      0.03       1.7      24.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  143013.3      0.03       1.7      24.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  143017.3      0.03       1.6      24.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:14  143020.0      0.03       1.6      24.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:15  143025.0      0.03       1.6      24.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  143032.2      0.03       1.6      24.5 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:15  143038.6      0.03       1.5      24.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  143042.8      0.03       1.5      24.5 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:15  143051.6      0.03       1.4      24.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  143055.1      0.03       1.4      24.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  143057.5      0.03       1.4      24.5 path/path/path/genblk1.add_in_reg[39]/D
    0:02:15  143064.6      0.03       1.4      24.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  143070.2      0.03       1.3      24.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:15  143070.8      0.03       1.3      24.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:15  143070.8      0.03       1.3      24.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  143071.3      0.03       1.3      24.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:16  143077.7      0.03       1.3      24.5 path/path/path/genblk1.add_in_reg[39]/D
    0:02:16  143078.7      0.03       1.3      24.5 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:16  143083.3      0.03       1.3      24.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:16  143087.2      0.03       1.2      24.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:16  143087.8      0.03       1.2      24.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:16  143088.6      0.03       1.2      24.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:16  143093.9      0.03       1.2      24.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:16  143099.5      0.02       1.2      24.5 path/path/path/genblk1.add_in_reg[39]/D
    0:02:16  143099.5      0.02       1.1      24.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:16  143106.4      0.02       1.1      24.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  143106.4      0.02       1.1      24.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  143106.4      0.02       1.1      24.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:17  143106.7      0.02       1.1      24.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:17  143106.7      0.02       1.1      24.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:17  143107.5      0.02       1.1      24.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:17  143114.1      0.02       1.1      24.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:17  143114.1      0.02       1.0      24.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:17  143120.8      0.02       1.0      24.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  143124.5      0.02       1.0      24.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:17  143126.1      0.02       1.0      24.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  143129.3      0.02       1.0      24.5 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:17  143136.7      0.02       1.0      24.5 path/path/path/genblk1.add_in_reg[39]/D
    0:02:17  143140.2      0.02       0.9      24.5 path/path/path/genblk1.add_in_reg[39]/D
    0:02:18  143142.6      0.02       0.9      24.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  143143.6      0.02       0.9      24.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:18  143143.6      0.02       0.9      24.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:18  143150.0      0.02       0.9      24.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  143152.2      0.02       0.9      24.5 path/genblk1[12].path/path/mult_21/net138211
    0:02:19  143135.4      0.02       0.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  143137.3      0.02       0.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:19  143146.3      0.02       0.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  143147.4      0.02       0.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  143151.9      0.02       0.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:19  143154.3      0.02       0.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  143153.2      0.02       0.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:19  143155.6      0.02       0.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:19  143156.4      0.02       0.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:19  143159.1      0.02       0.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:19  143161.2      0.02       0.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  143163.6      0.02       0.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:20  143165.7      0.02       0.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  143169.7      0.02       0.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:20  143172.1      0.02       0.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:20  143174.8      0.02       0.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:20  143180.3      0.01       0.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:20  143181.1      0.01       0.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  143185.7      0.01       0.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:20  143190.7      0.01       0.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  143191.0      0.01       0.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  143194.4      0.01       0.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  143197.9      0.01       0.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:20  143198.7      0.01       0.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:21  143204.3      0.01       0.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:21  143209.6      0.01       0.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:21  143213.3      0.01       0.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:21  143216.3      0.01       0.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  143218.7      0.01       0.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:21  143218.4      0.01       0.5       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:21  143218.4      0.01       0.5       0.0                          
    0:02:22  143218.4      0.01       0.5       0.0                          
    0:02:25  142906.1      0.01       0.5       0.0                          
    0:02:27  142818.9      0.01       0.5       0.0                          
    0:02:28  142775.0      0.01       0.5       0.0                          
    0:02:28  142740.4      0.01       0.5       0.0                          
    0:02:29  142712.2      0.01       0.5       0.0                          
    0:02:30  142688.8      0.01       0.5       0.0                          
    0:02:30  142667.0      0.01       0.5       0.0                          
    0:02:31  142645.2      0.01       0.5       0.0                          
    0:02:32  142634.0      0.01       0.5       0.0                          
    0:02:32  142615.4      0.01       0.5       0.0                          
    0:02:33  142604.7      0.01       0.5       0.0                          
    0:02:33  142594.1      0.01       0.5       0.0                          
    0:02:34  142583.4      0.01       0.5       0.0                          
    0:02:34  142572.8      0.01       0.5       0.0                          
    0:02:34  142562.2      0.01       0.5       0.0                          
    0:02:35  142551.5      0.01       0.5       0.0                          
    0:02:35  142551.5      0.01       0.5       0.0                          
    0:02:35  142552.9      0.01       0.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:36  142553.4      0.01       0.5       0.0                          
    0:02:37  142424.1      0.10       1.3       0.0                          
    0:02:37  142412.1      0.10       1.3       0.0                          
    0:02:37  142412.1      0.10       1.3       0.0                          
    0:02:37  142412.1      0.10       1.3       0.0                          
    0:02:37  142412.1      0.10       1.3       0.0                          
    0:02:37  142412.1      0.10       1.3       0.0                          
    0:02:37  142412.1      0.10       1.3       0.0                          
    0:02:37  142428.6      0.02       0.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:38  142433.4      0.01       0.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:38  142434.8      0.01       0.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:38  142439.8      0.01       0.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:38  142441.7      0.01       0.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:38  142446.2      0.01       0.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:38  142451.2      0.01       0.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:38  142457.6      0.01       0.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:38  142458.4      0.01       0.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:38  142459.2      0.01       0.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:38  142463.2      0.01       0.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:38  142471.7      0.01       0.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  142486.9      0.01       0.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  142489.3      0.01       0.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:39  142502.6      0.01       0.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  142502.8      0.01       0.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  142503.6      0.01       0.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  142503.9      0.01       0.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  142504.2      0.01       0.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  142508.2      0.01       0.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  142511.6      0.01       0.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:39  142513.5      0.01       0.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:39  142513.2      0.01       0.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:40  142520.7      0.01       0.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:40  142523.6      0.01       0.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:40  142528.6      0.01       0.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:40  142531.6      0.01       0.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  142538.8      0.01       0.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  142540.9      0.01       0.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:40  142541.9      0.01       0.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  142547.8      0.01       0.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:40  142553.1      0.01       0.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:40  142560.3      0.01       0.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  142562.7      0.01       0.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  142569.3      0.01       0.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:41  142570.4      0.01       0.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  142569.9      0.01       0.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:41  142574.4      0.01       0.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:41  142574.4      0.01       0.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  142580.5      0.01       0.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:41  142584.8      0.00       0.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:41  142586.9      0.00       0.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  142593.6      0.00       0.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  142596.7      0.00       0.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:41  142607.7      0.00       0.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:41  142611.6      0.00       0.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:42  142617.8      0.00       0.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:42  142621.5      0.00       0.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:42  142624.9      0.00       0.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:42  142629.5      0.00       0.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:42  142637.4      0.00       0.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:42  142640.6      0.00       0.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:42  142644.4      0.00       0.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:42  142646.0      0.00       0.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  142646.8      0.00       0.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:42  142652.3      0.00       0.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  142655.0      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:42  142658.5      0.00       0.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:43  142655.8      0.00       0.0       0.0                          
    0:02:43  142616.4      0.00       0.0       0.0                          
    0:02:43  142562.2      0.00       0.0       0.0                          
    0:02:43  142517.7      0.00       0.0       0.0                          
    0:02:43  142476.0      0.00       0.0       0.0                          
    0:02:44  142434.0      0.00       0.0       0.0                          
    0:02:44  142369.8      0.00       0.0       0.0                          
    0:02:44  142330.7      0.00       0.0       0.0                          
    0:02:44  142292.2      0.00       0.0       0.0                          
    0:02:45  142237.4      0.00       0.0       0.0                          
    0:02:45  142201.2      0.00       0.0       0.0                          
    0:02:45  142148.8      0.00       0.0       0.0                          
    0:02:46  142094.5      0.00       0.0       0.0                          
    0:02:47  142011.3      0.00       0.0       0.0                          
    0:02:48  141893.2      0.00       0.0       0.0                          
    0:02:48  141775.1      0.00       0.0       0.0                          
    0:02:49  141646.6      0.00       0.0       0.0                          
    0:02:49  141528.5      0.00       0.0       0.0                          
    0:02:50  141412.8      0.00       0.0       0.0                          
    0:02:50  141315.4      0.00       0.0       0.0                          
    0:02:50  141297.1      0.00       0.0       0.0                          
    0:02:50  141290.4      0.00       0.0       0.0                          
    0:02:51  141235.4      0.00       0.0       0.0                          
    0:02:52  141180.3      0.00       0.0       0.0                          
    0:02:53  141161.9      0.00       0.0       0.0                          
    0:02:53  141157.2      0.00       0.0       0.0                          
    0:02:53  141153.2      0.00       0.0       0.0                          
    0:02:53  141149.7      0.00       0.0       0.0                          
    0:02:54  141147.0      0.00       0.0       0.0                          
    0:02:54  141145.2      0.00       0.0       0.0                          
    0:02:54  141141.5      0.00       0.0       0.0                          
    0:02:54  141134.5      0.00       0.0       0.0                          
    0:02:55  141127.4      0.00       0.0       0.0                          
    0:02:57  141118.6      0.00       0.0       0.0                          
    0:02:57  141052.9      0.11       1.1       0.0                          
    0:02:57  141048.9      0.11       1.1       0.0                          
    0:02:57  141048.9      0.11       1.1       0.0                          
    0:02:57  141048.9      0.11       1.1       0.0                          
    0:02:57  141048.9      0.11       1.1       0.0                          
    0:02:57  141048.9      0.11       1.1       0.0                          
    0:02:57  141048.9      0.11       1.1       0.0                          
    0:02:58  141072.0      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:58  141085.6      0.00       0.0       0.0                          
    0:02:58  141089.6      0.00       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:58  141096.5      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:58  141098.4      0.00       0.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:58  141102.9      0.00       0.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 15080 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 06:23:50 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              70174.790285
Buf/Inv area:                     3820.823995
Noncombinational area:           70928.099563
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                141102.889848
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 06:23:56 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  33.3122 mW   (88%)
  Net Switching Power  =   4.7478 mW   (12%)
                         ---------
Total Dynamic Power    =  38.0600 mW  (100%)

Cell Leakage Power     =   2.9049 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.0897e+04          587.3593        1.1877e+06        3.2672e+04  (  79.75%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  2.4157e+03        4.1603e+03        1.7173e+06        8.2934e+03  (  20.25%)
--------------------------------------------------------------------------------------------------
Total          3.3313e+04 uW     4.7477e+03 uW     2.9049e+06 nW     4.0965e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 06:23:57 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[15].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[15].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[15].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[5]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[15].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[5]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[15].path/Mat_a_Mem/Mem/data_out_tri[5]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[15].path/Mat_a_Mem/Mem/data_out[5] (memory_b20_SIZE16_LOGSIZE4_2)
                                                          0.00       0.22 f
  path/genblk1[15].path/Mat_a_Mem/data_out[5] (seqMemory_b20_SIZE16_2)
                                                          0.00       0.22 f
  path/genblk1[15].path/path/in0[5] (mac_b20_g1_1)        0.00       0.22 f
  path/genblk1[15].path/path/mult_21/a[5] (mac_b20_g1_1_DW_mult_tc_1)
                                                          0.00       0.22 f
  path/genblk1[15].path/path/mult_21/U1233/Z (XOR2_X1)
                                                          0.08       0.30 f
  path/genblk1[15].path/path/mult_21/U1086/ZN (AND2_X2)
                                                          0.05       0.35 f
  path/genblk1[15].path/path/mult_21/U1546/ZN (INV_X1)
                                                          0.04       0.38 r
  path/genblk1[15].path/path/mult_21/U1828/ZN (OAI22_X1)
                                                          0.04       0.42 f
  path/genblk1[15].path/path/mult_21/U441/CO (FA_X1)      0.10       0.53 f
  path/genblk1[15].path/path/mult_21/U436/S (FA_X1)       0.13       0.66 r
  path/genblk1[15].path/path/mult_21/U435/S (FA_X1)       0.11       0.77 f
  path/genblk1[15].path/path/mult_21/U972/ZN (AND2_X2)
                                                          0.05       0.82 f
  path/genblk1[15].path/path/mult_21/U1286/ZN (AOI21_X1)
                                                          0.05       0.87 r
  path/genblk1[15].path/path/mult_21/U1666/ZN (OAI21_X1)
                                                          0.04       0.90 f
  path/genblk1[15].path/path/mult_21/U1084/ZN (AOI21_X1)
                                                          0.04       0.95 r
  path/genblk1[15].path/path/mult_21/U1619/ZN (OAI21_X1)
                                                          0.03       0.98 f
  path/genblk1[15].path/path/mult_21/U1614/ZN (AOI21_X1)
                                                          0.04       1.02 r
  path/genblk1[15].path/path/mult_21/U1844/ZN (OAI21_X1)
                                                          0.03       1.05 f
  path/genblk1[15].path/path/mult_21/U1836/ZN (AOI21_X1)
                                                          0.04       1.09 r
  path/genblk1[15].path/path/mult_21/U1843/ZN (OAI21_X1)
                                                          0.03       1.13 f
  path/genblk1[15].path/path/mult_21/U1782/ZN (AOI21_X1)
                                                          0.04       1.17 r
  path/genblk1[15].path/path/mult_21/U1781/ZN (OAI21_X1)
                                                          0.03       1.20 f
  path/genblk1[15].path/path/mult_21/U1733/ZN (AOI21_X1)
                                                          0.04       1.24 r
  path/genblk1[15].path/path/mult_21/U1842/ZN (OAI21_X1)
                                                          0.03       1.28 f
  path/genblk1[15].path/path/mult_21/U1835/ZN (AOI21_X1)
                                                          0.04       1.32 r
  path/genblk1[15].path/path/mult_21/U1841/ZN (OAI21_X1)
                                                          0.03       1.35 f
  path/genblk1[15].path/path/mult_21/U1810/ZN (AOI21_X1)
                                                          0.04       1.39 r
  path/genblk1[15].path/path/mult_21/U1809/ZN (OAI21_X1)
                                                          0.03       1.43 f
  path/genblk1[15].path/path/mult_21/U1220/ZN (AOI21_X1)
                                                          0.04       1.47 r
  path/genblk1[15].path/path/mult_21/U1808/ZN (OAI21_X1)
                                                          0.04       1.50 f
  path/genblk1[15].path/path/mult_21/U1020/ZN (NAND2_X1)
                                                          0.04       1.54 r
  path/genblk1[15].path/path/mult_21/U989/ZN (NAND3_X1)
                                                          0.04       1.58 f
  path/genblk1[15].path/path/mult_21/U1068/ZN (NAND2_X1)
                                                          0.03       1.61 r
  path/genblk1[15].path/path/mult_21/U1071/ZN (NAND3_X1)
                                                          0.04       1.66 f
  path/genblk1[15].path/path/mult_21/U1050/ZN (NAND2_X1)
                                                          0.04       1.69 r
  path/genblk1[15].path/path/mult_21/U1052/ZN (NAND3_X1)
                                                          0.04       1.73 f
  path/genblk1[15].path/path/mult_21/U1182/ZN (NAND2_X1)
                                                          0.04       1.77 r
  path/genblk1[15].path/path/mult_21/U1185/ZN (NAND3_X1)
                                                          0.04       1.81 f
  path/genblk1[15].path/path/mult_21/U1191/ZN (NAND2_X1)
                                                          0.04       1.85 r
  path/genblk1[15].path/path/mult_21/U1192/ZN (NAND3_X1)
                                                          0.04       1.89 f
  path/genblk1[15].path/path/mult_21/U1197/ZN (NAND2_X1)
                                                          0.03       1.93 r
  path/genblk1[15].path/path/mult_21/U1145/ZN (NAND3_X1)
                                                          0.03       1.96 f
  path/genblk1[15].path/path/mult_21/U1158/ZN (NAND2_X1)
                                                          0.04       2.00 r
  path/genblk1[15].path/path/mult_21/U1149/ZN (NAND3_X1)
                                                          0.04       2.04 f
  path/genblk1[15].path/path/mult_21/U1174/ZN (NAND2_X1)
                                                          0.04       2.07 r
  path/genblk1[15].path/path/mult_21/U1176/ZN (NAND3_X1)
                                                          0.04       2.11 f
  path/genblk1[15].path/path/mult_21/U1213/ZN (NAND2_X1)
                                                          0.04       2.15 r
  path/genblk1[15].path/path/mult_21/U1214/ZN (NAND3_X1)
                                                          0.04       2.18 f
  path/genblk1[15].path/path/mult_21/U1216/ZN (NAND2_X1)
                                                          0.03       2.21 r
  path/genblk1[15].path/path/mult_21/U1096/ZN (AND3_X1)
                                                          0.05       2.26 r
  path/genblk1[15].path/path/mult_21/product[39] (mac_b20_g1_1_DW_mult_tc_1)
                                                          0.00       2.26 r
  path/genblk1[15].path/path/genblk1.add_in_reg[39]/D (DFF_X1)
                                                          0.01       2.27 r
  data arrival time                                                  2.27

  clock clk (rise edge)                                   2.30       2.30
  clock network delay (ideal)                             0.00       2.30
  path/genblk1[15].path/path/genblk1.add_in_reg[39]/CK (DFF_X1)
                                                          0.00       2.30 r
  library setup time                                     -0.03       2.27
  data required time                                                 2.27
  --------------------------------------------------------------------------
  data required time                                                 2.27
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
