Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 16:46:11 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.985        0.000                      0                 1638        0.042        0.000                      0                 1638        3.225        0.000                       0                   725  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.985        0.000                      0                 1638        0.042        0.000                      0                 1638        3.225        0.000                       0                   725  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.985ns  (required time - arrival time)
  Source:                 fsm5/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/A[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 0.721ns (26.813%)  route 1.968ns (73.187%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.036     0.036    fsm5/clk
    SLICE_X23Y128        FDRE                                         r  fsm5/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm5/out_reg[2]/Q
                         net (fo=23, routed)          0.270     0.402    fsm5/out_reg_n_0_[2]
    SLICE_X22Y128        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.168     0.570 f  fsm5/out[2]_i_6/O
                         net (fo=3, routed)           0.208     0.778    fsm4/out_reg[0]_8
    SLICE_X22Y128        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147     0.925 r  fsm4/out[2]_i_4__2/O
                         net (fo=15, routed)          0.324     1.249    fsm3/out_reg[0]_6
    SLICE_X23Y125        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     1.398 r  fsm3/done_buf[0]_i_2__0/O
                         net (fo=10, routed)          0.129     1.527    fsm2/out_reg[0]_3
    SLICE_X23Y124        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     1.567 r  fsm2/done_buf[0]_i_1__0/O
                         net (fo=118, routed)         0.579     2.146    A_i_k_1/mult_pipe1_go
    SLICE_X27Y113        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.121     2.267 r  A_i_k_1/out_tmp_reg_i_22__0/O
                         net (fo=2, routed)           0.458     2.725    mult_pipe1/out_tmp_reg/A[11]
    DSP48E2_X2Y44        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=756, unset)          0.044     7.044    mult_pipe1/out_tmp_reg/CLK
    DSP48E2_X2Y44        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y44        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[11])
                                                     -0.299     6.710    mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -2.725    
  -------------------------------------------------------------------
                         slack                                  3.985    

Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 fsm5/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/A[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.742ns (28.451%)  route 1.866ns (71.549%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.036     0.036    fsm5/clk
    SLICE_X23Y128        FDRE                                         r  fsm5/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm5/out_reg[2]/Q
                         net (fo=23, routed)          0.270     0.402    fsm5/out_reg_n_0_[2]
    SLICE_X22Y128        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.168     0.570 f  fsm5/out[2]_i_6/O
                         net (fo=3, routed)           0.208     0.778    fsm4/out_reg[0]_8
    SLICE_X22Y128        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147     0.925 r  fsm4/out[2]_i_4__2/O
                         net (fo=15, routed)          0.324     1.249    fsm3/out_reg[0]_6
    SLICE_X23Y125        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     1.398 r  fsm3/done_buf[0]_i_2__0/O
                         net (fo=10, routed)          0.129     1.527    fsm2/out_reg[0]_3
    SLICE_X23Y124        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     1.567 r  fsm2/done_buf[0]_i_1__0/O
                         net (fo=118, routed)         0.500     2.067    A_i_k_1/mult_pipe1_go
    SLICE_X28Y114        LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.142     2.209 r  A_i_k_1/out_tmp_reg_i_21__0/O
                         net (fo=2, routed)           0.435     2.644    mult_pipe1/out_tmp_reg/A[12]
    DSP48E2_X2Y44        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=756, unset)          0.044     7.044    mult_pipe1/out_tmp_reg/CLK
    DSP48E2_X2Y44        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y44        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[12])
                                                     -0.295     6.714    mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.714    
                         arrival time                          -2.644    
  -------------------------------------------------------------------
                         slack                                  4.070    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.910ns (32.099%)  route 1.925ns (67.901%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.037     0.037    fsm6/clk
    SLICE_X20Y128        FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y128        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm6/out_reg[1]/Q
                         net (fo=8, routed)           0.183     0.318    fsm6/fsm6_out[1]
    SLICE_X20Y128        LUT4 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.176     0.494 f  fsm6/out[0]_i_2__8/O
                         net (fo=20, routed)          0.362     0.856    fsm5/out_reg[0]_16
    SLICE_X24Y129        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     1.004 f  fsm5/A_int0_0_write_data[31]_INST_0_i_2/O
                         net (fo=16, routed)          0.211     1.215    fsm1/out_reg[0]_7
    SLICE_X23Y130        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     1.379 r  fsm1/out[31]_i_2__0/O
                         net (fo=40, routed)          0.188     1.567    A_i_j_1/out_reg[31]_3
    SLICE_X23Y132        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     1.743 f  A_i_j_1/out[31]_i_3/O
                         net (fo=2, routed)           0.112     1.855    A_i_j_1/out[31]_i_3_n_0
    SLICE_X23Y132        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     2.003 r  A_i_j_1/out[31]_i_2/O
                         net (fo=32, routed)          0.869     2.872    div_pipe0/out_reg[31]_1
    SLICE_X23Y116        FDRE                                         r  div_pipe0/out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=756, unset)          0.025     7.025    div_pipe0/clk
    SLICE_X23Y116        FDRE                                         r  div_pipe0/out_reg[11]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y116        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.042     6.948    div_pipe0/out_reg[11]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -2.872    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.910ns (32.099%)  route 1.925ns (67.901%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.037     0.037    fsm6/clk
    SLICE_X20Y128        FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y128        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm6/out_reg[1]/Q
                         net (fo=8, routed)           0.183     0.318    fsm6/fsm6_out[1]
    SLICE_X20Y128        LUT4 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.176     0.494 f  fsm6/out[0]_i_2__8/O
                         net (fo=20, routed)          0.362     0.856    fsm5/out_reg[0]_16
    SLICE_X24Y129        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     1.004 f  fsm5/A_int0_0_write_data[31]_INST_0_i_2/O
                         net (fo=16, routed)          0.211     1.215    fsm1/out_reg[0]_7
    SLICE_X23Y130        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     1.379 r  fsm1/out[31]_i_2__0/O
                         net (fo=40, routed)          0.188     1.567    A_i_j_1/out_reg[31]_3
    SLICE_X23Y132        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     1.743 f  A_i_j_1/out[31]_i_3/O
                         net (fo=2, routed)           0.112     1.855    A_i_j_1/out[31]_i_3_n_0
    SLICE_X23Y132        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     2.003 r  A_i_j_1/out[31]_i_2/O
                         net (fo=32, routed)          0.869     2.872    div_pipe0/out_reg[31]_1
    SLICE_X22Y117        FDRE                                         r  div_pipe0/out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=756, unset)          0.025     7.025    div_pipe0/clk
    SLICE_X22Y117        FDRE                                         r  div_pipe0/out_reg[14]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X22Y117        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.042     6.948    div_pipe0/out_reg[14]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -2.872    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.910ns (32.099%)  route 1.925ns (67.901%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.037     0.037    fsm6/clk
    SLICE_X20Y128        FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y128        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm6/out_reg[1]/Q
                         net (fo=8, routed)           0.183     0.318    fsm6/fsm6_out[1]
    SLICE_X20Y128        LUT4 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.176     0.494 f  fsm6/out[0]_i_2__8/O
                         net (fo=20, routed)          0.362     0.856    fsm5/out_reg[0]_16
    SLICE_X24Y129        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     1.004 f  fsm5/A_int0_0_write_data[31]_INST_0_i_2/O
                         net (fo=16, routed)          0.211     1.215    fsm1/out_reg[0]_7
    SLICE_X23Y130        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     1.379 r  fsm1/out[31]_i_2__0/O
                         net (fo=40, routed)          0.188     1.567    A_i_j_1/out_reg[31]_3
    SLICE_X23Y132        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     1.743 f  A_i_j_1/out[31]_i_3/O
                         net (fo=2, routed)           0.112     1.855    A_i_j_1/out[31]_i_3_n_0
    SLICE_X23Y132        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     2.003 r  A_i_j_1/out[31]_i_2/O
                         net (fo=32, routed)          0.869     2.872    div_pipe0/out_reg[31]_1
    SLICE_X23Y117        FDRE                                         r  div_pipe0/out_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=756, unset)          0.025     7.025    div_pipe0/clk
    SLICE_X23Y117        FDRE                                         r  div_pipe0/out_reg[20]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y117        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.042     6.948    div_pipe0/out_reg[20]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -2.872    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.910ns (32.099%)  route 1.925ns (67.901%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.037     0.037    fsm6/clk
    SLICE_X20Y128        FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y128        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm6/out_reg[1]/Q
                         net (fo=8, routed)           0.183     0.318    fsm6/fsm6_out[1]
    SLICE_X20Y128        LUT4 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.176     0.494 f  fsm6/out[0]_i_2__8/O
                         net (fo=20, routed)          0.362     0.856    fsm5/out_reg[0]_16
    SLICE_X24Y129        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     1.004 f  fsm5/A_int0_0_write_data[31]_INST_0_i_2/O
                         net (fo=16, routed)          0.211     1.215    fsm1/out_reg[0]_7
    SLICE_X23Y130        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     1.379 r  fsm1/out[31]_i_2__0/O
                         net (fo=40, routed)          0.188     1.567    A_i_j_1/out_reg[31]_3
    SLICE_X23Y132        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     1.743 f  A_i_j_1/out[31]_i_3/O
                         net (fo=2, routed)           0.112     1.855    A_i_j_1/out[31]_i_3_n_0
    SLICE_X23Y132        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     2.003 r  A_i_j_1/out[31]_i_2/O
                         net (fo=32, routed)          0.869     2.872    div_pipe0/out_reg[31]_1
    SLICE_X23Y117        FDRE                                         r  div_pipe0/out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=756, unset)          0.025     7.025    div_pipe0/clk
    SLICE_X23Y117        FDRE                                         r  div_pipe0/out_reg[8]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y117        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.042     6.948    div_pipe0/out_reg[8]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -2.872    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.910ns (32.099%)  route 1.925ns (67.901%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.037     0.037    fsm6/clk
    SLICE_X20Y128        FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y128        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm6/out_reg[1]/Q
                         net (fo=8, routed)           0.183     0.318    fsm6/fsm6_out[1]
    SLICE_X20Y128        LUT4 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.176     0.494 f  fsm6/out[0]_i_2__8/O
                         net (fo=20, routed)          0.362     0.856    fsm5/out_reg[0]_16
    SLICE_X24Y129        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     1.004 f  fsm5/A_int0_0_write_data[31]_INST_0_i_2/O
                         net (fo=16, routed)          0.211     1.215    fsm1/out_reg[0]_7
    SLICE_X23Y130        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     1.379 r  fsm1/out[31]_i_2__0/O
                         net (fo=40, routed)          0.188     1.567    A_i_j_1/out_reg[31]_3
    SLICE_X23Y132        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     1.743 f  A_i_j_1/out[31]_i_3/O
                         net (fo=2, routed)           0.112     1.855    A_i_j_1/out[31]_i_3_n_0
    SLICE_X23Y132        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     2.003 r  A_i_j_1/out[31]_i_2/O
                         net (fo=32, routed)          0.869     2.872    div_pipe0/out_reg[31]_1
    SLICE_X23Y116        FDRE                                         r  div_pipe0/out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=756, unset)          0.025     7.025    div_pipe0/clk
    SLICE_X23Y116        FDRE                                         r  div_pipe0/out_reg[9]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y116        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.042     6.948    div_pipe0/out_reg[9]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -2.872    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.910ns (32.110%)  route 1.924ns (67.890%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.037     0.037    fsm6/clk
    SLICE_X20Y128        FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y128        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm6/out_reg[1]/Q
                         net (fo=8, routed)           0.183     0.318    fsm6/fsm6_out[1]
    SLICE_X20Y128        LUT4 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.176     0.494 f  fsm6/out[0]_i_2__8/O
                         net (fo=20, routed)          0.362     0.856    fsm5/out_reg[0]_16
    SLICE_X24Y129        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     1.004 f  fsm5/A_int0_0_write_data[31]_INST_0_i_2/O
                         net (fo=16, routed)          0.211     1.215    fsm1/out_reg[0]_7
    SLICE_X23Y130        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     1.379 r  fsm1/out[31]_i_2__0/O
                         net (fo=40, routed)          0.188     1.567    A_i_j_1/out_reg[31]_3
    SLICE_X23Y132        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     1.743 f  A_i_j_1/out[31]_i_3/O
                         net (fo=2, routed)           0.112     1.855    A_i_j_1/out[31]_i_3_n_0
    SLICE_X23Y132        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     2.003 r  A_i_j_1/out[31]_i_2/O
                         net (fo=32, routed)          0.868     2.871    div_pipe0/out_reg[31]_1
    SLICE_X23Y116        FDRE                                         r  div_pipe0/out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=756, unset)          0.025     7.025    div_pipe0/clk
    SLICE_X23Y116        FDRE                                         r  div_pipe0/out_reg[10]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y116        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043     6.947    div_pipe0/out_reg[10]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -2.871    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.910ns (32.110%)  route 1.924ns (67.890%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.037     0.037    fsm6/clk
    SLICE_X20Y128        FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y128        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm6/out_reg[1]/Q
                         net (fo=8, routed)           0.183     0.318    fsm6/fsm6_out[1]
    SLICE_X20Y128        LUT4 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.176     0.494 f  fsm6/out[0]_i_2__8/O
                         net (fo=20, routed)          0.362     0.856    fsm5/out_reg[0]_16
    SLICE_X24Y129        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     1.004 f  fsm5/A_int0_0_write_data[31]_INST_0_i_2/O
                         net (fo=16, routed)          0.211     1.215    fsm1/out_reg[0]_7
    SLICE_X23Y130        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     1.379 r  fsm1/out[31]_i_2__0/O
                         net (fo=40, routed)          0.188     1.567    A_i_j_1/out_reg[31]_3
    SLICE_X23Y132        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     1.743 f  A_i_j_1/out[31]_i_3/O
                         net (fo=2, routed)           0.112     1.855    A_i_j_1/out[31]_i_3_n_0
    SLICE_X23Y132        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     2.003 r  A_i_j_1/out[31]_i_2/O
                         net (fo=32, routed)          0.868     2.871    div_pipe0/out_reg[31]_1
    SLICE_X23Y116        FDRE                                         r  div_pipe0/out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=756, unset)          0.025     7.025    div_pipe0/clk
    SLICE_X23Y116        FDRE                                         r  div_pipe0/out_reg[12]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y116        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.043     6.947    div_pipe0/out_reg[12]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -2.871    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.910ns (32.110%)  route 1.924ns (67.890%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.037     0.037    fsm6/clk
    SLICE_X20Y128        FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y128        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm6/out_reg[1]/Q
                         net (fo=8, routed)           0.183     0.318    fsm6/fsm6_out[1]
    SLICE_X20Y128        LUT4 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.176     0.494 f  fsm6/out[0]_i_2__8/O
                         net (fo=20, routed)          0.362     0.856    fsm5/out_reg[0]_16
    SLICE_X24Y129        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     1.004 f  fsm5/A_int0_0_write_data[31]_INST_0_i_2/O
                         net (fo=16, routed)          0.211     1.215    fsm1/out_reg[0]_7
    SLICE_X23Y130        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     1.379 r  fsm1/out[31]_i_2__0/O
                         net (fo=40, routed)          0.188     1.567    A_i_j_1/out_reg[31]_3
    SLICE_X23Y132        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     1.743 f  A_i_j_1/out[31]_i_3/O
                         net (fo=2, routed)           0.112     1.855    A_i_j_1/out[31]_i_3_n_0
    SLICE_X23Y132        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     2.003 r  A_i_j_1/out[31]_i_2/O
                         net (fo=32, routed)          0.868     2.871    div_pipe0/out_reg[31]_1
    SLICE_X22Y117        FDRE                                         r  div_pipe0/out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=756, unset)          0.025     7.025    div_pipe0/clk
    SLICE_X22Y117        FDRE                                         r  div_pipe0/out_reg[13]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X22Y117        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043     6.947    div_pipe0/out_reg[13]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -2.871    
  -------------------------------------------------------------------
                         slack                                  4.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X23Y116        FDRE                                         r  div_pipe0/quotient_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y116        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[12]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[12]
    SLICE_X23Y116        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe0/quotient[12]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[12]_i_1_n_0
    SLICE_X23Y116        FDRE                                         r  div_pipe0/quotient_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X23Y116        FDRE                                         r  div_pipe0/quotient_reg[12]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y116        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X22Y119        FDRE                                         r  div_pipe0/quotient_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y119        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[24]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[24]
    SLICE_X22Y119        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe0/quotient[24]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[24]_i_1_n_0
    SLICE_X22Y119        FDRE                                         r  div_pipe0/quotient_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X22Y119        FDRE                                         r  div_pipe0/quotient_reg[24]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y119        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X23Y119        FDRE                                         r  div_pipe0/quotient_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y119        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[30]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[30]
    SLICE_X23Y119        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe0/quotient[30]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[30]_i_1_n_0
    SLICE_X23Y119        FDRE                                         r  div_pipe0/quotient_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X23Y119        FDRE                                         r  div_pipe0/quotient_reg[30]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y119        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X23Y117        FDRE                                         r  div_pipe0/quotient_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y117        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[3]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[3]
    SLICE_X23Y117        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe0/quotient[3]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[3]_i_1_n_0
    SLICE_X23Y117        FDRE                                         r  div_pipe0/quotient_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X23Y117        FDRE                                         r  div_pipe0/quotient_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y117        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X23Y118        FDRE                                         r  div_pipe0/quotient_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y118        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[6]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[6]
    SLICE_X23Y118        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe0/quotient[6]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[6]_i_1_n_0
    SLICE_X23Y118        FDRE                                         r  div_pipe0/quotient_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X23Y118        FDRE                                         r  div_pipe0/quotient_reg[6]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y118        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X23Y116        FDRE                                         r  div_pipe0/quotient_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y116        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[10]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[10]
    SLICE_X23Y116        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[10]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[10]_i_1_n_0
    SLICE_X23Y116        FDRE                                         r  div_pipe0/quotient_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X23Y116        FDRE                                         r  div_pipe0/quotient_reg[10]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y116        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X22Y117        FDRE                                         r  div_pipe0/quotient_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y117        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[14]/Q
                         net (fo=2, routed)           0.026     0.077    div_pipe0/quotient[14]
    SLICE_X22Y117        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  div_pipe0/quotient[14]_i_1/O
                         net (fo=1, routed)           0.017     0.108    div_pipe0/quotient[14]_i_1_n_0
    SLICE_X22Y117        FDRE                                         r  div_pipe0/quotient_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X22Y117        FDRE                                         r  div_pipe0/quotient_reg[14]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y117        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X22Y119        FDRE                                         r  div_pipe0/quotient_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y119        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[22]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[22]
    SLICE_X22Y119        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[22]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[22]_i_1_n_0
    SLICE_X22Y119        FDRE                                         r  div_pipe0/quotient_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X22Y119        FDRE                                         r  div_pipe0/quotient_reg[22]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y119        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X23Y120        FDRE                                         r  div_pipe0/quotient_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y120        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[25]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[25]
    SLICE_X23Y120        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[25]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[25]_i_1_n_0
    SLICE_X23Y120        FDRE                                         r  div_pipe0/quotient_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X23Y120        FDRE                                         r  div_pipe0/quotient_reg[25]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y120        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X23Y118        FDRE                                         r  div_pipe0/quotient_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y118        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[4]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[4]
    SLICE_X23Y118        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[4]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[4]_i_1_n_0
    SLICE_X23Y118        FDRE                                         r  div_pipe0/quotient_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X23Y118        FDRE                                         r  div_pipe0/quotient_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y118        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y50  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y49  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y44  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y46  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X24Y126  A_i_j_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X23Y128  fsm5/out_reg[0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X23Y128  fsm5/out_reg[1]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X23Y128  fsm5/out_reg[2]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X28Y116  mult_pipe1/out_reg[24]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X28Y116  mult_pipe1/out_reg[25]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y126  A_i_j_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y128  fsm5/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y128  fsm5/out_reg[1]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y128  fsm5/out_reg[2]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y128  fsm5/out_reg[2]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y116  mult_pipe1/out_reg[24]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y116  mult_pipe1/out_reg[25]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y116  mult_pipe1/out_reg[26]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y116  mult_pipe1/out_reg[27]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y116  mult_pipe1/out_reg[28]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y126  A_i_j_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y126  A_i_j_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y128  fsm5/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y128  fsm5/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y128  fsm5/out_reg[1]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y128  fsm5/out_reg[1]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y128  fsm5/out_reg[2]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y128  fsm5/out_reg[2]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y116  mult_pipe1/out_reg[24]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y116  mult_pipe1/out_reg[24]/C



