Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Dec 21 19:48:00 2020
| Host         : DESKTOP-IDAELR9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_movelog_top_control_sets_placed.rpt
| Design       : vga_movelog_top
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|     10 |            1 |
|     14 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            8 |
| No           | No                    | Yes                    |              10 |            5 |
| No           | Yes                   | No                     |              12 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              52 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------+---------------------+------------------+----------------+
|        Clock Signal        | Enable Signal |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------------------+---------------+---------------------+------------------+----------------+
|  u_clk_wiz_0/inst/clk_out1 | u2/E[0]       | u2/SR[0]            |                1 |              6 |
|  u_clk_wiz_0/inst/clk_out1 | u2/y_cnt      | u2/y_cnt[9]_i_1_n_0 |                3 |             10 |
|  u_clk_wiz_0/inst/clk_out1 | u2/rst_n      | u2/y_cnt_reg[5]_0   |                4 |             14 |
|  u_clk_wiz_0/inst/clk_out1 |               |                     |                8 |             17 |
|  u_clk_wiz_0/inst/clk_out1 |               | u2/SR[0]            |               13 |             22 |
|  u_clk_wiz_0/inst/clk_out1 | u3/E[0]       | u2/SR[0]            |               10 |             22 |
+----------------------------+---------------+---------------------+------------------+----------------+


