<stg><name>process_word_Pipeline_VITIS_LOOP_142_4</name>


<trans_list>

<trans id="374" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %bank_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="bank_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:1 %first_wrd_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %first_wrd

]]></Node>
<StgValue><ssdm name="first_wrd_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:2 %rhs_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %rhs

]]></Node>
<StgValue><ssdm name="rhs_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:3 %zext_ln125_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln125

]]></Node>
<StgValue><ssdm name="zext_ln125_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="5">
<![CDATA[
newFuncRoot:4 %rhs_cast = zext i5 %rhs_read

]]></Node>
<StgValue><ssdm name="rhs_cast"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="4">
<![CDATA[
newFuncRoot:5 %zext_ln125_cast = zext i4 %zext_ln125_read

]]></Node>
<StgValue><ssdm name="zext_ln125_cast"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i4 0, i4 %bank_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.body100

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body100:0 %bank_V_1 = load i4 %bank_V

]]></Node>
<StgValue><ssdm name="bank_V_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body100:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body100:2 %icmp_ln1027 = icmp_eq  i4 %bank_V_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body100:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body100:4 %add_ln840 = add i4 %bank_V_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln840"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body100:5 %br_ln142 = br i1 %icmp_ln1027, void %for.body100.split, void %for.end245.exitStub

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="4">
<![CDATA[
for.body100.split:0 %bank_V_2_cast = zext i4 %bank_V_1

]]></Node>
<StgValue><ssdm name="bank_V_2_cast"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="4">
<![CDATA[
for.body100.split:1 %zext_ln165 = zext i4 %bank_V_1

]]></Node>
<StgValue><ssdm name="zext_ln165"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body100.split:2 %add_ln165 = add i5 %zext_ln125_cast, i5 %zext_ln165

]]></Node>
<StgValue><ssdm name="add_ln165"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.body100.split:3 %p_shl8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln165, i3 0

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
for.body100.split:4 %tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln165, i1 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="6">
<![CDATA[
for.body100.split:5 %zext_ln165_1 = zext i6 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln165_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body100.split:6 %add_ln165_1 = add i8 %p_shl8, i8 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="add_ln165_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body100.split:8 %or_ln165 = or i8 %add_ln165_1, i8 1

]]></Node>
<StgValue><ssdm name="or_ln165"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="8">
<![CDATA[
for.body100.split:9 %zext_ln165_3 = zext i8 %or_ln165

]]></Node>
<StgValue><ssdm name="zext_ln165_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:10 %word_buffer_m_addr = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln165_3

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body100.split:14 %add_ln165_3 = add i8 %add_ln165_1, i8 3

]]></Node>
<StgValue><ssdm name="add_ln165_3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="8">
<![CDATA[
for.body100.split:15 %zext_ln165_5 = zext i8 %add_ln165_3

]]></Node>
<StgValue><ssdm name="zext_ln165_5"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:16 %word_buffer_m_addr_10 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln165_5

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_10"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:38 %line_buffer_m_0_addr_3 = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln165_3

]]></Node>
<StgValue><ssdm name="line_buffer_m_0_addr_3"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:40 %line_buffer_m_0_addr_5 = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln165_5

]]></Node>
<StgValue><ssdm name="line_buffer_m_0_addr_5"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:46 %line_buffer_m_1_addr = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln165_3

]]></Node>
<StgValue><ssdm name="line_buffer_m_1_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:48 %line_buffer_m_1_addr_4 = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln165_5

]]></Node>
<StgValue><ssdm name="line_buffer_m_1_addr_4"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="4">
<![CDATA[
for.body100.split:57 %lhs = trunc i4 %bank_V_1

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="3">
<![CDATA[
for.body100.split:58 %zext_ln186 = zext i3 %lhs

]]></Node>
<StgValue><ssdm name="zext_ln186"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body100.split:59 %ret_V = sub i6 %zext_ln186, i6 %rhs_cast

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
for.body100.split:60 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %ret_V, i32 5

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:61 %lb_addr = getelementptr i1 %lb, i64 0, i64 %bank_V_2_cast

]]></Node>
<StgValue><ssdm name="lb_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:62 %rb_addr = getelementptr i1 %rb, i64 0, i64 %bank_V_2_cast

]]></Node>
<StgValue><ssdm name="rb_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="3">
<![CDATA[
for.body100.split:63 %lb_load = load i3 %lb_addr

]]></Node>
<StgValue><ssdm name="lb_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="3">
<![CDATA[
for.body100.split:64 %rb_load = load i3 %rb_addr

]]></Node>
<StgValue><ssdm name="rb_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body100.split:65 %br_ln146 = br i1 %tmp_21, void %VITIS_LOOP_148_5_ifconv, void %VITIS_LOOP_155_6

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="6">
<![CDATA[
VITIS_LOOP_148_5_ifconv:0 %trunc_ln149 = trunc i6 %ret_V

]]></Node>
<StgValue><ssdm name="trunc_ln149"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="3">
<![CDATA[
VITIS_LOOP_148_5_ifconv:1 %zext_ln149 = zext i3 %trunc_ln149

]]></Node>
<StgValue><ssdm name="zext_ln149"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_148_5_ifconv:2 %add_ln149 = add i5 %zext_ln125_cast, i5 %zext_ln149

]]></Node>
<StgValue><ssdm name="add_ln149"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_148_5_ifconv:3 %p_shl2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln149, i3 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
VITIS_LOOP_148_5_ifconv:4 %tmp_23 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln149, i1 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="6">
<![CDATA[
VITIS_LOOP_148_5_ifconv:5 %zext_ln149_1 = zext i6 %tmp_23

]]></Node>
<StgValue><ssdm name="zext_ln149_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:6 %add_ln149_1 = add i8 %p_shl2, i8 %zext_ln149_1

]]></Node>
<StgValue><ssdm name="add_ln149_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:8 %or_ln149 = or i8 %add_ln149_1, i8 1

]]></Node>
<StgValue><ssdm name="or_ln149"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:9 %zext_ln149_3 = zext i8 %or_ln149

]]></Node>
<StgValue><ssdm name="zext_ln149_3"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_148_5_ifconv:10 %word_buffer_m_addr_2 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln149_3

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_2"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:11 %add_ln149_2 = add i8 %add_ln149_1, i8 2

]]></Node>
<StgValue><ssdm name="add_ln149_2"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:12 %zext_ln149_4 = zext i8 %add_ln149_2

]]></Node>
<StgValue><ssdm name="zext_ln149_4"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_148_5_ifconv:13 %word_buffer_m_addr_3 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln149_4

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_3"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:36 %word_buffer_m_load = load i8 %word_buffer_m_addr_2

]]></Node>
<StgValue><ssdm name="word_buffer_m_load"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:38 %word_buffer_m_load_1 = load i8 %word_buffer_m_addr_3

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="6">
<![CDATA[
VITIS_LOOP_155_6:0 %empty = trunc i6 %ret_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_155_6:1 %add_i_i191 = xor i4 %empty, i4 8

]]></Node>
<StgValue><ssdm name="add_i_i191"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="4">
<![CDATA[
VITIS_LOOP_155_6:2 %zext_ln156 = zext i4 %add_i_i191

]]></Node>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_155_6:3 %add_ln156 = add i5 %zext_ln125_cast, i5 %zext_ln156

]]></Node>
<StgValue><ssdm name="add_ln156"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_155_6:4 %p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln156, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
VITIS_LOOP_155_6:5 %tmp_22 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln156, i1 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="6">
<![CDATA[
VITIS_LOOP_155_6:6 %zext_ln156_1 = zext i6 %tmp_22

]]></Node>
<StgValue><ssdm name="zext_ln156_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_155_6:7 %add_ln156_1 = add i8 %p_shl, i8 %zext_ln156_1

]]></Node>
<StgValue><ssdm name="add_ln156_1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_155_6:9 %or_ln156 = or i8 %add_ln156_1, i8 1

]]></Node>
<StgValue><ssdm name="or_ln156"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_155_6:10 %zext_ln156_3 = zext i8 %or_ln156

]]></Node>
<StgValue><ssdm name="zext_ln156_3"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_155_6:11 %old_word_buffer_m_addr = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln156_3

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_155_6:12 %add_ln156_2 = add i8 %add_ln156_1, i8 2

]]></Node>
<StgValue><ssdm name="add_ln156_2"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_155_6:13 %zext_ln156_4 = zext i8 %add_ln156_2

]]></Node>
<StgValue><ssdm name="zext_ln156_4"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_155_6:14 %old_word_buffer_m_addr_1 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln156_4

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_155_6:37 %br_ln156 = br i1 %first_wrd_read, void %cond.false154.0, void %for.inc166.1.critedge

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="2" op_0_bw="8">
<![CDATA[
cond.false154.0:0 %old_word_buffer_m_load = load i8 %old_word_buffer_m_addr

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="2" op_0_bw="8">
<![CDATA[
cond.false154.0:2 %old_word_buffer_m_load_1 = load i8 %old_word_buffer_m_addr_1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_1"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc166.1.critedge:0 %store_ln156 = store i2 0, i8 %line_buffer_m_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
for.inc166.1.critedge:1 %br_ln0 = br void %for.inc166.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc166.3.critedge:0 %store_ln156 = store i2 0, i8 %line_buffer_m_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
for.inc166.3.critedge:1 %br_ln0 = br void %for.inc166.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_164_7_ifconv:24 %store_ln142 = store i4 %add_ln840, i4 %bank_V

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="97" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body100.split:11 %add_ln165_2 = add i8 %add_ln165_1, i8 2

]]></Node>
<StgValue><ssdm name="add_ln165_2"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="8">
<![CDATA[
for.body100.split:12 %zext_ln165_4 = zext i8 %add_ln165_2

]]></Node>
<StgValue><ssdm name="zext_ln165_4"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:13 %word_buffer_m_addr_1 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln165_4

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_1"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body100.split:20 %add_ln165_5 = add i8 %add_ln165_1, i8 5

]]></Node>
<StgValue><ssdm name="add_ln165_5"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="8">
<![CDATA[
for.body100.split:21 %zext_ln165_7 = zext i8 %add_ln165_5

]]></Node>
<StgValue><ssdm name="zext_ln165_7"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:22 %word_buffer_m_addr_13 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln165_7

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_13"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body100.split:26 %add_ln165_7 = add i8 %add_ln165_1, i8 7

]]></Node>
<StgValue><ssdm name="add_ln165_7"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="8">
<![CDATA[
for.body100.split:27 %zext_ln165_9 = zext i8 %add_ln165_7

]]></Node>
<StgValue><ssdm name="zext_ln165_9"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:28 %word_buffer_m_addr_16 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln165_9

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_16"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:39 %line_buffer_m_0_addr_4 = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln165_4

]]></Node>
<StgValue><ssdm name="line_buffer_m_0_addr_4"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:42 %line_buffer_m_0_addr_7 = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln165_7

]]></Node>
<StgValue><ssdm name="line_buffer_m_0_addr_7"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:44 %line_buffer_m_0_addr_9 = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln165_9

]]></Node>
<StgValue><ssdm name="line_buffer_m_0_addr_9"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:47 %line_buffer_m_1_addr_3 = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln165_4

]]></Node>
<StgValue><ssdm name="line_buffer_m_1_addr_3"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:50 %line_buffer_m_1_addr_6 = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln165_7

]]></Node>
<StgValue><ssdm name="line_buffer_m_1_addr_6"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:52 %line_buffer_m_1_addr_8 = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln165_9

]]></Node>
<StgValue><ssdm name="line_buffer_m_1_addr_8"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="3">
<![CDATA[
for.body100.split:63 %lb_load = load i3 %lb_addr

]]></Node>
<StgValue><ssdm name="lb_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="3">
<![CDATA[
for.body100.split:64 %rb_load = load i3 %rb_addr

]]></Node>
<StgValue><ssdm name="rb_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:14 %add_ln149_3 = add i8 %add_ln149_1, i8 3

]]></Node>
<StgValue><ssdm name="add_ln149_3"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:15 %zext_ln149_5 = zext i8 %add_ln149_3

]]></Node>
<StgValue><ssdm name="zext_ln149_5"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_148_5_ifconv:16 %word_buffer_m_addr_4 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln149_5

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_4"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:17 %add_ln149_4 = add i8 %add_ln149_1, i8 4

]]></Node>
<StgValue><ssdm name="add_ln149_4"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:18 %zext_ln149_6 = zext i8 %add_ln149_4

]]></Node>
<StgValue><ssdm name="zext_ln149_6"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_148_5_ifconv:19 %word_buffer_m_addr_5 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln149_6

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_5"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:36 %word_buffer_m_load = load i8 %word_buffer_m_addr_2

]]></Node>
<StgValue><ssdm name="word_buffer_m_load"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:37 %store_ln149 = store i2 %word_buffer_m_load, i8 %line_buffer_m_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:38 %word_buffer_m_load_1 = load i8 %word_buffer_m_addr_3

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_1"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:39 %store_ln149 = store i2 %word_buffer_m_load_1, i8 %line_buffer_m_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:40 %word_buffer_m_load_2 = load i8 %word_buffer_m_addr_4

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_2"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:42 %word_buffer_m_load_4 = load i8 %word_buffer_m_addr_5

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_4"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_148_5_ifconv:55 %br_ln152 = br i1 %rb_load, void %cond.false137, void %VITIS_LOOP_164_7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_155_6:15 %add_ln156_3 = add i8 %add_ln156_1, i8 3

]]></Node>
<StgValue><ssdm name="add_ln156_3"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_155_6:16 %zext_ln156_5 = zext i8 %add_ln156_3

]]></Node>
<StgValue><ssdm name="zext_ln156_5"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_155_6:17 %old_word_buffer_m_addr_2 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln156_5

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_2"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_155_6:18 %add_ln156_4 = add i8 %add_ln156_1, i8 4

]]></Node>
<StgValue><ssdm name="add_ln156_4"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_155_6:19 %zext_ln156_6 = zext i8 %add_ln156_4

]]></Node>
<StgValue><ssdm name="zext_ln156_6"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_155_6:20 %old_word_buffer_m_addr_3 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln156_6

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_3"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="2" op_0_bw="8">
<![CDATA[
cond.false154.0:0 %old_word_buffer_m_load = load i8 %old_word_buffer_m_addr

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
cond.false154.0:1 %store_ln156 = store i2 %old_word_buffer_m_load, i8 %line_buffer_m_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="2" op_0_bw="8">
<![CDATA[
cond.false154.0:2 %old_word_buffer_m_load_1 = load i8 %old_word_buffer_m_addr_1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_1"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
cond.false154.0:3 %br_ln156 = br void %for.inc166.1

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="2" op_0_bw="8">
<![CDATA[
cond.false154.2:0 %old_word_buffer_m_load_2 = load i8 %old_word_buffer_m_addr_2

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_2"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="2" op_0_bw="8">
<![CDATA[
cond.false154.2:2 %old_word_buffer_m_load_4 = load i8 %old_word_buffer_m_addr_3

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_4"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc166.5.critedge:0 %store_ln156 = store i2 0, i8 %line_buffer_m_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
for.inc166.5.critedge:1 %br_ln0 = br void %for.inc166.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc166.7.critedge:0 %store_ln156 = store i2 0, i8 %line_buffer_m_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
for.inc166.7.critedge:1 %br_ln0 = br void %for.inc166.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="143" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body100.split:17 %add_ln165_4 = add i8 %add_ln165_1, i8 4

]]></Node>
<StgValue><ssdm name="add_ln165_4"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="8">
<![CDATA[
for.body100.split:18 %zext_ln165_6 = zext i8 %add_ln165_4

]]></Node>
<StgValue><ssdm name="zext_ln165_6"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:19 %word_buffer_m_addr_11 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln165_6

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_11"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:41 %line_buffer_m_0_addr_6 = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln165_6

]]></Node>
<StgValue><ssdm name="line_buffer_m_0_addr_6"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:49 %line_buffer_m_1_addr_5 = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln165_6

]]></Node>
<StgValue><ssdm name="line_buffer_m_1_addr_5"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:20 %add_ln149_5 = add i8 %add_ln149_1, i8 5

]]></Node>
<StgValue><ssdm name="add_ln149_5"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:21 %zext_ln149_7 = zext i8 %add_ln149_5

]]></Node>
<StgValue><ssdm name="zext_ln149_7"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_148_5_ifconv:22 %word_buffer_m_addr_6 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln149_7

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_6"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:23 %add_ln149_6 = add i8 %add_ln149_1, i8 6

]]></Node>
<StgValue><ssdm name="add_ln149_6"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:24 %zext_ln149_8 = zext i8 %add_ln149_6

]]></Node>
<StgValue><ssdm name="zext_ln149_8"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_148_5_ifconv:25 %word_buffer_m_addr_7 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln149_8

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_7"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:40 %word_buffer_m_load_2 = load i8 %word_buffer_m_addr_4

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_2"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:41 %store_ln149 = store i2 %word_buffer_m_load_2, i8 %line_buffer_m_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:42 %word_buffer_m_load_4 = load i8 %word_buffer_m_addr_5

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_4"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:43 %store_ln149 = store i2 %word_buffer_m_load_4, i8 %line_buffer_m_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:44 %word_buffer_m_load_6 = load i8 %word_buffer_m_addr_6

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_6"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:46 %word_buffer_m_load_9 = load i8 %word_buffer_m_addr_7

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_9"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_155_6:21 %add_ln156_5 = add i8 %add_ln156_1, i8 5

]]></Node>
<StgValue><ssdm name="add_ln156_5"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_155_6:22 %zext_ln156_7 = zext i8 %add_ln156_5

]]></Node>
<StgValue><ssdm name="zext_ln156_7"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_155_6:23 %old_word_buffer_m_addr_4 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln156_7

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_4"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_155_6:24 %add_ln156_6 = add i8 %add_ln156_1, i8 6

]]></Node>
<StgValue><ssdm name="add_ln156_6"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_155_6:25 %zext_ln156_8 = zext i8 %add_ln156_6

]]></Node>
<StgValue><ssdm name="zext_ln156_8"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_155_6:26 %old_word_buffer_m_addr_5 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln156_8

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_5"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc166.1:0 %ref_tmp152_0_1 = phi i2 %old_word_buffer_m_load_1, void %cond.false154.0, i2 0, void %for.inc166.1.critedge

]]></Node>
<StgValue><ssdm name="ref_tmp152_0_1"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc166.1:1 %store_ln156 = store i2 %ref_tmp152_0_1, i8 %line_buffer_m_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc166.1:2 %br_ln156 = br i1 %first_wrd_read, void %cond.false154.2, void %for.inc166.3.critedge

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="2" op_0_bw="8">
<![CDATA[
cond.false154.2:0 %old_word_buffer_m_load_2 = load i8 %old_word_buffer_m_addr_2

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_2"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
cond.false154.2:1 %store_ln156 = store i2 %old_word_buffer_m_load_2, i8 %line_buffer_m_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="2" op_0_bw="8">
<![CDATA[
cond.false154.2:2 %old_word_buffer_m_load_4 = load i8 %old_word_buffer_m_addr_3

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_4"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
cond.false154.2:3 %br_ln156 = br void %for.inc166.3

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="2" op_0_bw="8">
<![CDATA[
cond.false154.4:0 %old_word_buffer_m_load_6 = load i8 %old_word_buffer_m_addr_4

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_6"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="2" op_0_bw="8">
<![CDATA[
cond.false154.4:2 %old_word_buffer_m_load_7 = load i8 %old_word_buffer_m_addr_5

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="175" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body100.split:23 %add_ln165_6 = add i8 %add_ln165_1, i8 6

]]></Node>
<StgValue><ssdm name="add_ln165_6"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="8">
<![CDATA[
for.body100.split:24 %zext_ln165_8 = zext i8 %add_ln165_6

]]></Node>
<StgValue><ssdm name="zext_ln165_8"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:25 %word_buffer_m_addr_14 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln165_8

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_14"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:43 %line_buffer_m_0_addr_8 = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln165_8

]]></Node>
<StgValue><ssdm name="line_buffer_m_0_addr_8"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:51 %line_buffer_m_1_addr_7 = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln165_8

]]></Node>
<StgValue><ssdm name="line_buffer_m_1_addr_7"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:26 %add_ln149_7 = add i8 %add_ln149_1, i8 7

]]></Node>
<StgValue><ssdm name="add_ln149_7"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:27 %zext_ln149_9 = zext i8 %add_ln149_7

]]></Node>
<StgValue><ssdm name="zext_ln149_9"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_148_5_ifconv:28 %word_buffer_m_addr_8 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln149_9

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_8"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:29 %add_ln149_8 = add i8 %add_ln149_1, i8 8

]]></Node>
<StgValue><ssdm name="add_ln149_8"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:30 %zext_ln149_10 = zext i8 %add_ln149_8

]]></Node>
<StgValue><ssdm name="zext_ln149_10"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_148_5_ifconv:31 %word_buffer_m_addr_9 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln149_10

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_9"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:44 %word_buffer_m_load_6 = load i8 %word_buffer_m_addr_6

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_6"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:45 %store_ln149 = store i2 %word_buffer_m_load_6, i8 %line_buffer_m_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:46 %word_buffer_m_load_9 = load i8 %word_buffer_m_addr_7

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_9"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:47 %store_ln149 = store i2 %word_buffer_m_load_9, i8 %line_buffer_m_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:48 %word_buffer_m_load_10 = load i8 %word_buffer_m_addr_8

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_10"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:50 %word_buffer_m_load_11 = load i8 %word_buffer_m_addr_9

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_11"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_155_6:27 %add_ln156_7 = add i8 %add_ln156_1, i8 7

]]></Node>
<StgValue><ssdm name="add_ln156_7"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_155_6:28 %zext_ln156_9 = zext i8 %add_ln156_7

]]></Node>
<StgValue><ssdm name="zext_ln156_9"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_155_6:29 %old_word_buffer_m_addr_6 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln156_9

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_6"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_155_6:30 %add_ln156_8 = add i8 %add_ln156_1, i8 8

]]></Node>
<StgValue><ssdm name="add_ln156_8"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_155_6:31 %zext_ln156_10 = zext i8 %add_ln156_8

]]></Node>
<StgValue><ssdm name="zext_ln156_10"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_155_6:32 %old_word_buffer_m_addr_7 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln156_10

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_7"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc166.3:0 %ref_tmp152_0_3 = phi i2 %old_word_buffer_m_load_4, void %cond.false154.2, i2 0, void %for.inc166.3.critedge

]]></Node>
<StgValue><ssdm name="ref_tmp152_0_3"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc166.3:1 %store_ln156 = store i2 %ref_tmp152_0_3, i8 %line_buffer_m_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc166.3:2 %br_ln156 = br i1 %first_wrd_read, void %cond.false154.4, void %for.inc166.5.critedge

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="2" op_0_bw="8">
<![CDATA[
cond.false154.4:0 %old_word_buffer_m_load_6 = load i8 %old_word_buffer_m_addr_4

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_6"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
cond.false154.4:1 %store_ln156 = store i2 %old_word_buffer_m_load_6, i8 %line_buffer_m_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="2" op_0_bw="8">
<![CDATA[
cond.false154.4:2 %old_word_buffer_m_load_7 = load i8 %old_word_buffer_m_addr_5

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_7"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
cond.false154.4:3 %br_ln156 = br void %for.inc166.5

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="2" op_0_bw="8">
<![CDATA[
cond.false154.6:0 %old_word_buffer_m_load_8 = load i8 %old_word_buffer_m_addr_6

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_8"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="2" op_0_bw="8">
<![CDATA[
cond.false154.6:2 %old_word_buffer_m_load_9 = load i8 %old_word_buffer_m_addr_7

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_9"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="207" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body100.split:29 %add_ln165_8 = add i8 %add_ln165_1, i8 8

]]></Node>
<StgValue><ssdm name="add_ln165_8"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="8">
<![CDATA[
for.body100.split:30 %zext_ln165_10 = zext i8 %add_ln165_8

]]></Node>
<StgValue><ssdm name="zext_ln165_10"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:31 %word_buffer_m_addr_17 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln165_10

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_17"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:45 %line_buffer_m_0_addr_10 = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln165_10

]]></Node>
<StgValue><ssdm name="line_buffer_m_0_addr_10"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:53 %line_buffer_m_1_addr_9 = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln165_10

]]></Node>
<StgValue><ssdm name="line_buffer_m_1_addr_9"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="lb_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:7 %zext_ln149_2 = zext i8 %add_ln149_1

]]></Node>
<StgValue><ssdm name="zext_ln149_2"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="lb_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_148_5_ifconv:32 %word_buffer_m_addr_12 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln149_2

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_12"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:48 %word_buffer_m_load_10 = load i8 %word_buffer_m_addr_8

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_10"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:49 %store_ln149 = store i2 %word_buffer_m_load_10, i8 %line_buffer_m_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:50 %word_buffer_m_load_11 = load i8 %word_buffer_m_addr_9

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_11"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:51 %store_ln149 = store i2 %word_buffer_m_load_11, i8 %line_buffer_m_0_addr_10

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="lb_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:52 %word_buffer_m_load_3 = load i8 %word_buffer_m_addr_12

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_3"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_155_6:8 %zext_ln156_2 = zext i8 %add_ln156_1

]]></Node>
<StgValue><ssdm name="zext_ln156_2"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_155_6:33 %old_word_buffer_m_addr_8 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln156_2

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_8"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_155_6:34 %add_ln159 = add i8 %add_ln156_1, i8 9

]]></Node>
<StgValue><ssdm name="add_ln159"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_155_6:35 %zext_ln159 = zext i8 %add_ln159

]]></Node>
<StgValue><ssdm name="zext_ln159"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_155_6:36 %old_word_buffer_m_addr_9 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_9"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc166.5:0 %ref_tmp152_0_5 = phi i2 %old_word_buffer_m_load_7, void %cond.false154.4, i2 0, void %for.inc166.5.critedge

]]></Node>
<StgValue><ssdm name="ref_tmp152_0_5"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc166.5:1 %store_ln156 = store i2 %ref_tmp152_0_5, i8 %line_buffer_m_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc166.5:2 %br_ln156 = br i1 %first_wrd_read, void %cond.false154.6, void %for.inc166.7.critedge

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="2" op_0_bw="8">
<![CDATA[
cond.false154.6:0 %old_word_buffer_m_load_8 = load i8 %old_word_buffer_m_addr_6

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_8"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
cond.false154.6:1 %store_ln156 = store i2 %old_word_buffer_m_load_8, i8 %line_buffer_m_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="2" op_0_bw="8">
<![CDATA[
cond.false154.6:2 %old_word_buffer_m_load_9 = load i8 %old_word_buffer_m_addr_7

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_9"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="first_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
cond.false154.6:3 %br_ln156 = br void %for.inc166.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="2" op_0_bw="8">
<![CDATA[
for.inc166.7_ifconv:3 %old_word_buffer_m_load_3 = load i8 %old_word_buffer_m_addr_8

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_3"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc166.7_ifconv:6 %or_ln159 = or i1 %rb_load, i1 %first_wrd_read

]]></Node>
<StgValue><ssdm name="or_ln159"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc166.7_ifconv:7 %br_ln159 = br i1 %or_ln159, void %cond.false189, void %VITIS_LOOP_164_7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="or_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="2" op_0_bw="8">
<![CDATA[
cond.false189:0 %old_word_buffer_m_load_5 = load i8 %old_word_buffer_m_addr_9

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_5"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:2 %word_buffer_m_load_12 = load i8 %word_buffer_m_addr

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_12"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="8">
<![CDATA[
for.body100.split:7 %zext_ln165_2 = zext i8 %add_ln165_1

]]></Node>
<StgValue><ssdm name="zext_ln165_2"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="lb_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:32 %word_buffer_m_addr_18 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln165_2

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_18"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:36 %line_buffer_m_0_addr = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln165_2

]]></Node>
<StgValue><ssdm name="line_buffer_m_0_addr"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:54 %line_buffer_m_1_addr_10 = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln165_2

]]></Node>
<StgValue><ssdm name="line_buffer_m_1_addr_10"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:33 %add_ln152 = add i8 %add_ln149_1, i8 9

]]></Node>
<StgValue><ssdm name="add_ln152"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:34 %zext_ln152 = zext i8 %add_ln152

]]></Node>
<StgValue><ssdm name="zext_ln152"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_148_5_ifconv:35 %word_buffer_m_addr_15 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln152

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_15"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="lb_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:52 %word_buffer_m_load_3 = load i8 %word_buffer_m_addr_12

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_3"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_148_5_ifconv:53 %select_ln168 = select i1 %lb_load, i2 0, i2 %word_buffer_m_load_3

]]></Node>
<StgValue><ssdm name="select_ln168"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_148_5_ifconv:54 %store_ln151 = store i2 %select_ln168, i8 %line_buffer_m_0_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc166.7_ifconv:0 %ref_tmp152_0_7 = phi i2 %old_word_buffer_m_load_9, void %cond.false154.6, i2 0, void %for.inc166.7.critedge

]]></Node>
<StgValue><ssdm name="ref_tmp152_0_7"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc166.7_ifconv:1 %store_ln156 = store i2 %ref_tmp152_0_7, i8 %line_buffer_m_0_addr_10

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc166.7_ifconv:2 %or_ln158 = or i1 %lb_load, i1 %first_wrd_read

]]></Node>
<StgValue><ssdm name="or_ln158"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="2" op_0_bw="8">
<![CDATA[
for.inc166.7_ifconv:3 %old_word_buffer_m_load_3 = load i8 %old_word_buffer_m_addr_8

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_3"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc166.7_ifconv:4 %select_ln158 = select i1 %or_ln158, i2 0, i2 %old_word_buffer_m_load_3

]]></Node>
<StgValue><ssdm name="select_ln158"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc166.7_ifconv:5 %store_ln158 = store i2 %select_ln158, i8 %line_buffer_m_0_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="or_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="2" op_0_bw="8">
<![CDATA[
cond.false189:0 %old_word_buffer_m_load_5 = load i8 %old_word_buffer_m_addr_9

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_5"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="or_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
cond.false189:1 %br_ln159 = br void %VITIS_LOOP_164_7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:2 %word_buffer_m_load_12 = load i8 %word_buffer_m_addr

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_12"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:3 %store_ln165 = store i2 %word_buffer_m_load_12, i8 %line_buffer_m_1_addr

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:4 %word_buffer_m_load_13 = load i8 %word_buffer_m_addr_1

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_13"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:6 %word_buffer_m_load_14 = load i8 %word_buffer_m_addr_10

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_14"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="258" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:4 %word_buffer_m_load_13 = load i8 %word_buffer_m_addr_1

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_13"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:5 %store_ln165 = store i2 %word_buffer_m_load_13, i8 %line_buffer_m_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:6 %word_buffer_m_load_14 = load i8 %word_buffer_m_addr_10

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_14"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:7 %store_ln165 = store i2 %word_buffer_m_load_14, i8 %line_buffer_m_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:8 %word_buffer_m_load_15 = load i8 %word_buffer_m_addr_11

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_15"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:10 %word_buffer_m_load_16 = load i8 %word_buffer_m_addr_13

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_16"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0">
<![CDATA[
for.end245.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="264" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:8 %word_buffer_m_load_15 = load i8 %word_buffer_m_addr_11

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_15"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:9 %store_ln165 = store i2 %word_buffer_m_load_15, i8 %line_buffer_m_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:10 %word_buffer_m_load_16 = load i8 %word_buffer_m_addr_13

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_16"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:11 %store_ln165 = store i2 %word_buffer_m_load_16, i8 %line_buffer_m_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:12 %word_buffer_m_load_17 = load i8 %word_buffer_m_addr_14

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_17"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:14 %word_buffer_m_load_18 = load i8 %word_buffer_m_addr_16

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_18"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="270" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:12 %word_buffer_m_load_17 = load i8 %word_buffer_m_addr_14

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_17"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:13 %store_ln165 = store i2 %word_buffer_m_load_17, i8 %line_buffer_m_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:14 %word_buffer_m_load_18 = load i8 %word_buffer_m_addr_16

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_18"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:15 %store_ln165 = store i2 %word_buffer_m_load_18, i8 %line_buffer_m_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:16 %word_buffer_m_load_19 = load i8 %word_buffer_m_addr_17

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_19"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="lb_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:18 %word_buffer_m_load_7 = load i8 %word_buffer_m_addr_18

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="276" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body100.split:33 %add_ln169 = add i8 %add_ln165_1, i8 9

]]></Node>
<StgValue><ssdm name="add_ln169"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="8">
<![CDATA[
for.body100.split:34 %zext_ln169 = zext i8 %add_ln169

]]></Node>
<StgValue><ssdm name="zext_ln169"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="rb_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:35 %word_buffer_m_addr_19 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_19"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:37 %line_buffer_m_0_addr_1 = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="line_buffer_m_0_addr_1"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body100.split:55 %line_buffer_m_1_addr_11 = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="line_buffer_m_1_addr_11"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body100.split:56 %specloopname_ln142 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln142"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="rb_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="2" op_0_bw="8">
<![CDATA[
cond.false137:0 %word_buffer_m_load_5 = load i8 %word_buffer_m_addr_15

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_5"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:16 %word_buffer_m_load_19 = load i8 %word_buffer_m_addr_17

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_19"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:17 %store_ln165 = store i2 %word_buffer_m_load_19, i8 %line_buffer_m_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="lb_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:18 %word_buffer_m_load_7 = load i8 %word_buffer_m_addr_18

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_7"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_164_7_ifconv:19 %select_ln168_1 = select i1 %lb_load, i2 0, i2 %word_buffer_m_load_7

]]></Node>
<StgValue><ssdm name="select_ln168_1"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:20 %store_ln168 = store i2 %select_ln168_1, i8 %line_buffer_m_1_addr_10

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="rb_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:21 %word_buffer_m_load_8 = load i8 %word_buffer_m_addr_19

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_8"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="289" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="rb_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="2" op_0_bw="8">
<![CDATA[
cond.false137:0 %word_buffer_m_load_5 = load i8 %word_buffer_m_addr_15

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_5"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="rb_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
cond.false137:1 %br_ln152 = br void %VITIS_LOOP_164_7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rb_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:21 %word_buffer_m_load_8 = load i8 %word_buffer_m_addr_19

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_8"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_164_7_ifconv:22 %select_ln169 = select i1 %rb_load, i2 0, i2 %word_buffer_m_load_8

]]></Node>
<StgValue><ssdm name="select_ln169"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:23 %store_ln169 = store i2 %select_ln169, i8 %line_buffer_m_1_addr_11

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="294" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
VITIS_LOOP_164_7_ifconv:0 %storemerge = phi i2 %word_buffer_m_load_5, void %cond.false137, i2 %old_word_buffer_m_load_5, void %cond.false189, i2 0, void %VITIS_LOOP_148_5_ifconv, i2 0, void %for.inc166.7_ifconv

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">
</state>

<state id="14" st_id="15">
</state>

<state id="15" st_id="16">
</state>

<state id="16" st_id="17">
</state>

<state id="17" st_id="18">

<operation id="295" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_164_7_ifconv:1 %store_ln152 = store i2 %storemerge, i8 %line_buffer_m_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="296" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_164_7_ifconv:25 %br_ln142 = br void %for.body100

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
