{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523715927159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523715927163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 14 17:25:27 2018 " "Processing started: Sat Apr 14 17:25:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523715927163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523715927163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523715927163 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523715927363 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523715927363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_we.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_we.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_WE " "Found entity 1: Reg_WE" {  } { { "Reg_WE.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/Reg_WE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523715934253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523715934253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_Simple " "Found entity 1: Reg_Simple" {  } { { "Reg_Simple.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/Reg_Simple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523715934254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523715934254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_Shift " "Found entity 1: Reg_Shift" {  } { { "Reg_Shift.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/Reg_Shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523715934255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523715934255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "Mux4to1.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/Mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523715934256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523715934256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux2to1.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523715934257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523715934257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder2to4 " "Found entity 1: Decoder2to4" {  } { { "Decoder2to4.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/Decoder2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523715934258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523715934258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constantvaluegenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file constantvaluegenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 constantValueGenerator " "Found entity 1: constantValueGenerator" {  } { { "constantValueGenerator.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/constantValueGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523715934259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523715934259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523715934260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523715934260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4to16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder4to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder4to16 " "Found entity 1: Decoder4to16" {  } { { "Decoder4to16.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/Decoder4to16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523715934261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523715934261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.bdf" "" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/RF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523715934261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523715934261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16to1 " "Found entity 1: Mux16to1" {  } { { "Mux16to1.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/Mux16to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523715934262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523715934262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523715934264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523715934264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523715934264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523715934264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523715934265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523715934265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.v 1 1 " "Found 1 design units, including 1 entities, in source file extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523715934266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523715934266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/dmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523715934267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523715934267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/imem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523715934268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523715934268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523715934269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523715934269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/toplevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523715934270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523715934270 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controller.v(36) " "Verilog HDL warning at controller.v(36): extended using \"x\" or \"z\"" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1523715934270 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controller.v(83) " "Verilog HDL warning at controller.v(83): extended using \"x\" or \"z\"" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1523715934271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523715934271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523715934271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.bdf" "" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/arm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523715934271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523715934271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523715934290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm arm:inst3 " "Elaborating entity \"arm\" for hierarchy \"arm:inst3\"" {  } { { "toplevel.bdf" "inst3" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/toplevel.bdf" { { 136 88 432 264 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523715934291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller arm:inst3\|controller:inst " "Elaborating entity \"controller\" for hierarchy \"arm:inst3\|controller:inst\"" {  } { { "arm.bdf" "inst" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/arm.bdf" { { 168 520 736 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523715934292 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NoWrite controller.v(44) " "Verilog HDL Always Construct warning at controller.v(44): inferring latch(es) for variable \"NoWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1523715934293 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FlagWrite controller.v(44) " "Verilog HDL Always Construct warning at controller.v(44): inferring latch(es) for variable \"FlagWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1523715934293 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LR controller.v(44) " "Verilog HDL Always Construct warning at controller.v(44): inferring latch(es) for variable \"LR\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1523715934293 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite controller.v(44) " "Verilog HDL Always Construct warning at controller.v(44): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1523715934293 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite controller.v(89) " "Inferred latch for \"RegWrite\" at controller.v(89)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523715934293 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LR controller.v(89) " "Inferred latch for \"LR\" at controller.v(89)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523715934293 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FlagWrite controller.v(89) " "Inferred latch for \"FlagWrite\" at controller.v(89)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523715934293 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NoWrite controller.v(89) " "Inferred latch for \"NoWrite\" at controller.v(89)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523715934293 "|controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_WE arm:inst3\|controller:inst\|Reg_WE:flagreg1 " "Elaborating entity \"Reg_WE\" for hierarchy \"arm:inst3\|controller:inst\|Reg_WE:flagreg1\"" {  } { { "controller.v" "flagreg1" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523715934293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath arm:inst3\|datapath:inst1 " "Elaborating entity \"datapath\" for hierarchy \"arm:inst3\|datapath:inst1\"" {  } { { "arm.bdf" "inst1" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/arm.bdf" { { 168 -136 224 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523715934294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU arm:inst3\|datapath:inst1\|ALU:ALUU " "Elaborating entity \"ALU\" for hierarchy \"arm:inst3\|datapath:inst1\|ALU:ALUU\"" {  } { { "datapath.bdf" "ALUU" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { { 160 1176 1392 304 "ALUU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523715934295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile arm:inst3\|datapath:inst1\|regfile:RF " "Elaborating entity \"regfile\" for hierarchy \"arm:inst3\|datapath:inst1\|regfile:RF\"" {  } { { "datapath.bdf" "RF" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { { 160 760 936 336 "RF" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523715934297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder arm:inst3\|datapath:inst1\|adder:PCp8 " "Elaborating entity \"adder\" for hierarchy \"arm:inst3\|datapath:inst1\|adder:PCp8\"" {  } { { "datapath.bdf" "PCp8" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { { 480 224 408 560 "PCp8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523715934298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Simple arm:inst3\|datapath:inst1\|Reg_Simple:PCreg " "Elaborating entity \"Reg_Simple\" for hierarchy \"arm:inst3\|datapath:inst1\|Reg_Simple:PCreg\"" {  } { { "datapath.bdf" "PCreg" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { { 160 -408 -216 272 "PCreg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523715934299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 arm:inst3\|datapath:inst1\|Mux2to1:PCmux " "Elaborating entity \"Mux2to1\" for hierarchy \"arm:inst3\|datapath:inst1\|Mux2to1:PCmux\"" {  } { { "datapath.bdf" "PCmux" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { { 152 -728 -544 264 "PCmux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523715934299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 arm:inst3\|datapath:inst1\|Mux4to1:resultmux " "Elaborating entity \"Mux4to1\" for hierarchy \"arm:inst3\|datapath:inst1\|Mux4to1:resultmux\"" {  } { { "datapath.bdf" "resultmux" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { { 160 1648 1832 304 "resultmux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523715934300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter arm:inst3\|datapath:inst1\|shifter:inst " "Elaborating entity \"shifter\" for hierarchy \"arm:inst3\|datapath:inst1\|shifter:inst\"" {  } { { "datapath.bdf" "inst" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { { -56 1264 1432 56 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523715934301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constantValueGenerator arm:inst3\|datapath:inst1\|constantValueGenerator:const4 " "Elaborating entity \"constantValueGenerator\" for hierarchy \"arm:inst3\|datapath:inst1\|constantValueGenerator:const4\"" {  } { { "datapath.bdf" "const4" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { { 360 -328 -160 440 "const4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523715934302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 arm:inst3\|datapath:inst1\|Mux2to1:a2mux " "Elaborating entity \"Mux2to1\" for hierarchy \"arm:inst3\|datapath:inst1\|Mux2to1:a2mux\"" {  } { { "datapath.bdf" "a2mux" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { { 32 504 688 144 "a2mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523715934303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend arm:inst3\|datapath:inst1\|extend:ex " "Elaborating entity \"extend\" for hierarchy \"arm:inst3\|datapath:inst1\|extend:ex\"" {  } { { "datapath.bdf" "ex" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { { 384 712 912 464 "ex" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523715934304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:inst " "Elaborating entity \"imem\" for hierarchy \"imem:inst\"" {  } { { "toplevel.bdf" "inst" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/toplevel.bdf" { { 184 648 824 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523715934304 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1 0 63 imem.v(6) " "Verilog HDL warning at imem.v(6): number of words (1) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "imem.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/imem.v" 6 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1523715934307 "|toplevel|imem:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.v(3) " "Net \"RAM.data_a\" at imem.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "imem.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/imem.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1523715934311 "|toplevel|imem:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.v(3) " "Net \"RAM.waddr_a\" at imem.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "imem.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/imem.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1523715934311 "|toplevel|imem:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.v(3) " "Net \"RAM.we_a\" at imem.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "imem.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/imem.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1523715934311 "|toplevel|imem:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:inst2 " "Elaborating entity \"dmem\" for hierarchy \"dmem:inst2\"" {  } { { "toplevel.bdf" "inst2" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/toplevel.bdf" { { 344 560 728 456 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523715934320 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "arm:inst3\|datapath:inst1\|regfile:RF\|rf " "RAM logic \"arm:inst3\|datapath:inst1\|regfile:RF\|rf\" is uninferred due to asynchronous read logic" {  } { { "regfile.v" "rf" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/regfile.v" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1523715934532 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dmem:inst2\|RAM " "RAM logic \"dmem:inst2\|RAM\" is uninferred due to asynchronous read logic" {  } { { "dmem.v" "RAM" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/dmem.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1523715934532 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1523715934532 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/db/lab3.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/db/lab3.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1523715934535 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arm:inst3\|controller:inst\|RegWrite " "LATCH primitive \"arm:inst3\|controller:inst\|RegWrite\" is permanently enabled" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/controller.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1523715934536 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "C GND " "Pin \"C\" is stuck at GND" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/toplevel.bdf" { { 112 656 832 128 "C" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523715934694 "|toplevel|C"} { "Warning" "WMLS_MLS_STUCK_PIN" "N GND " "Pin \"N\" is stuck at GND" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/toplevel.bdf" { { 96 656 832 112 "N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523715934694 "|toplevel|N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OVF GND " "Pin \"OVF\" is stuck at GND" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/toplevel.bdf" { { 64 656 832 80 "OVF" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523715934694 "|toplevel|OVF"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1523715934694 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "382 " "382 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1523715934701 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/output_files/lab3.map.smsg " "Generated suppressed messages file C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/output_files/lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523715934725 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523715934803 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523715934803 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523715934857 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523715934857 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1523715934857 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523715934857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "880 " "Peak virtual memory: 880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523715934888 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 14 17:25:34 2018 " "Processing ended: Sat Apr 14 17:25:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523715934888 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523715934888 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523715934888 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523715934888 ""}
