-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Thu Jun 13 16:19:19 2024
-- Host        : chipdev2.physik.uni-wuppertal.de running 64-bit unknown
-- Command     : write_vhdl -force -mode funcsim
--               /home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sim_netlist.vhdl
-- Design      : mopshub_readout_bd_gig_ethernet_pcs_pma_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu9eg-ffvb1156-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer is
  port (
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : out STD_LOGIC;
    rxresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rxresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_10 is
  port (
    \sm_reset_tx_timer_clr0__0\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[2]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sm_reset_tx_timer_clr013_out__0\ : in STD_LOGIC;
    sm_reset_tx_timer_clr_reg : in STD_LOGIC;
    sm_reset_tx_timer_sat : in STD_LOGIC;
    sm_reset_tx_timer_clr_reg_0 : in STD_LOGIC;
    gtwiz_reset_tx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_10 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_10;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_10 is
  signal gtwiz_reset_userclk_tx_active_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal \^sm_reset_tx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_tx_timer_clr_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  \sm_reset_tx_timer_clr0__0\ <= \^sm_reset_tx_timer_clr0__0\;
\FSM_sequential_sm_reset_tx[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_reg,
      I1 => sm_reset_tx_timer_sat,
      I2 => gtwiz_reset_userclk_tx_active_sync,
      O => \^sm_reset_tx_timer_clr0__0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_userclk_tx_active_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_tx_timer_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFACF0AC00ACF"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_i_2_n_0,
      I1 => sm_reset_tx_timer_clr_reg_0,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      I5 => sm_reset_tx_timer_clr_reg,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
sm_reset_tx_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF00008A800000"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \sm_reset_tx_timer_clr013_out__0\,
      I5 => gtwiz_reset_userclk_tx_active_sync,
      O => sm_reset_tx_timer_clr_i_2_n_0
    );
txuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCCF00000008"
    )
        port map (
      I0 => \^sm_reset_tx_timer_clr0__0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => gtwiz_reset_tx_any_sync,
      I5 => \gen_gtwizard_gthe4.txuserrdy_int\,
      O => \FSM_sequential_sm_reset_tx_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_11 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]_0\ : out STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sm_reset_rx_reg[0]\ : in STD_LOGIC;
    sm_reset_rx_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_1\ : in STD_LOGIC;
    \p_0_in11_out__0\ : in STD_LOGIC;
    gtwiz_reset_rx_done_int_reg : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.gtrxreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_11 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_11;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_11 is
  signal \FSM_sequential_sm_reset_rx[2]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_sm_reset_rx_reg[1]\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal plllock_rx_sync : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sm_reset_rx_cdr_to_clr_i_3 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of sm_reset_rx_timer_clr_i_3 : label is "soft_lutpair91";
begin
  \FSM_sequential_sm_reset_rx_reg[1]\ <= \^fsm_sequential_sm_reset_rx_reg[1]\;
\FSM_sequential_sm_reset_rx[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0FFFF00B00000"
    )
        port map (
      I0 => plllock_rx_sync,
      I1 => Q(0),
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      I4 => Q(1),
      I5 => \FSM_sequential_sm_reset_rx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_rx[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_rx_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_sm_reset_rx[2]_i_3_n_0\,
      I1 => \FSM_sequential_sm_reset_rx_reg[0]\,
      O => E(0),
      S => Q(2)
    );
gtrxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F0000003E"
    )
        port map (
      I0 => \^fsm_sequential_sm_reset_rx_reg[1]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.gtrxreset_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]_0\
    );
gtwiz_reset_rx_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF77FF00800080"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => \p_0_in11_out__0\,
      I3 => Q(0),
      I4 => plllock_rx_sync,
      I5 => gtwiz_reset_rx_done_int_reg,
      O => \FSM_sequential_sm_reset_rx_reg[2]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => plllock_rx_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_rx_cdr_to_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => plllock_rx_sync,
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      O => \^fsm_sequential_sm_reset_rx_reg[1]\
    );
sm_reset_rx_timer_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => plllock_rx_sync,
      I1 => Q(0),
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      O => i_in_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_12 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gtwiz_reset_tx_done_int0__0\ : in STD_LOGIC;
    \sm_reset_tx_timer_clr0__0\ : in STD_LOGIC;
    sm_reset_tx_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_1\ : in STD_LOGIC;
    gtwiz_reset_tx_done_int_reg : in STD_LOGIC;
    gtwiz_reset_tx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_12 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_12;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_12 is
  signal \FSM_sequential_sm_reset_tx[2]_i_3_n_0\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal plllock_tx_sync : STD_LOGIC;
  signal \sm_reset_tx_timer_clr012_out__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of gttxreset_out_i_2 : label is "soft_lutpair92";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_clr_i_3 : label is "soft_lutpair92";
begin
\FSM_sequential_sm_reset_tx[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => \gtwiz_reset_tx_done_int0__0\,
      I4 => Q(0),
      I5 => \sm_reset_tx_timer_clr0__0\,
      O => E(0)
    );
\FSM_sequential_sm_reset_tx[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0FFFF00B00000"
    )
        port map (
      I0 => plllock_tx_sync,
      I1 => Q(0),
      I2 => sm_reset_tx_timer_sat,
      I3 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      I4 => Q(1),
      I5 => \FSM_sequential_sm_reset_tx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\
    );
gttxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F0000003C"
    )
        port map (
      I0 => \sm_reset_tx_timer_clr012_out__0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => gtwiz_reset_tx_any_sync,
      I5 => \gen_gtwizard_gthe4.gttxreset_int\,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
gttxreset_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      I1 => sm_reset_tx_timer_sat,
      I2 => plllock_tx_sync,
      O => \sm_reset_tx_timer_clr012_out__0\
    );
gtwiz_reset_tx_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFF00008080"
    )
        port map (
      I0 => \gtwiz_reset_tx_done_int0__0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => plllock_tx_sync,
      I4 => Q(1),
      I5 => gtwiz_reset_tx_done_int_reg,
      O => \FSM_sequential_sm_reset_tx_reg[0]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => plllock_tx_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_tx_timer_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => plllock_tx_sync,
      I1 => Q(0),
      I2 => sm_reset_tx_timer_sat,
      I3 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      O => i_in_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_13 is
  port (
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[2]\ : out STD_LOGIC;
    rxcdrlock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_rx_cdr_to_sat : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_rx_cdr_to_clr_reg : in STD_LOGIC;
    sm_reset_rx_cdr_to_clr : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_13 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_13;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_13 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal \^i_in_out_reg_0\ : STD_LOGIC;
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \sm_reset_rx_cdr_to_clr0__0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  i_in_out_reg_0 <= \^i_in_out_reg_0\;
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rxcdrlock_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^i_in_out_reg_0\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
rxprogdivreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000330"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_clr0__0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      O => \FSM_sequential_sm_reset_rx_reg[2]\
    );
sm_reset_rx_cdr_to_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3FFF02023303"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_clr0__0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => sm_reset_rx_cdr_to_clr_reg,
      I4 => Q(2),
      I5 => sm_reset_rx_cdr_to_clr,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
sm_reset_rx_cdr_to_clr_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_sat,
      I1 => \^i_in_out_reg_0\,
      O => \sm_reset_rx_cdr_to_clr0__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22 is
  port (
    drprst_in_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => drprst_in_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25 is
  port (
    i_in_out_reg_0 : out STD_LOGIC;
    \cpll_cal_state_reg[0]\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    USER_CPLLLOCK_OUT_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal \^i_in_out_reg_0\ : STD_LOGIC;
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  i_in_out_reg_0 <= \^i_in_out_reg_0\;
USER_CPLLLOCK_OUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => Q(0),
      I1 => \^i_in_out_reg_0\,
      I2 => cal_on_tx_reset_in_sync,
      I3 => Q(1),
      I4 => USER_CPLLLOCK_OUT_reg,
      O => \cpll_cal_state_reg[0]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^i_in_out_reg_0\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(0),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txoutclksel_int(0),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\,
      I2 => user_txoutclksel_sync(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(1),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => user_txoutclksel_sync(1),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(2),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txoutclksel_int(0),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\,
      I2 => user_txoutclksel_sync(2),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29 is
  port (
    \cpll_cal_state_reg[15]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    freq_counter_rst_reg : in STD_LOGIC;
    freq_counter_rst_reg_0 : in STD_LOGIC;
    \cpll_cal_state_reg[29]\ : in STD_LOGIC;
    freq_counter_rst_reg_1 : in STD_LOGIC;
    \cpll_cal_state_reg[20]\ : in STD_LOGIC;
    \cal_fail_store__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29 is
  signal freq_counter_rst_i_2_n_0 : STD_LOGIC;
  signal gthe4_txprgdivresetdone_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cpll_cal_state[30]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \cpll_cal_state[31]_i_1\ : label is "soft_lutpair63";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\cpll_cal_state[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => gthe4_txprgdivresetdone_sync,
      I1 => Q(3),
      I2 => \cpll_cal_state_reg[29]\,
      I3 => Q(2),
      O => D(0)
    );
\cpll_cal_state[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(3),
      I1 => gthe4_txprgdivresetdone_sync,
      I2 => \cpll_cal_state_reg[20]\,
      I3 => Q(4),
      O => D(1)
    );
\cpll_cal_state[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => gthe4_txprgdivresetdone_sync,
      I1 => Q(6),
      I2 => \cpll_cal_state_reg[29]\,
      I3 => Q(5),
      O => D(2)
    );
\cpll_cal_state[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => Q(7),
      I1 => gthe4_txprgdivresetdone_sync,
      I2 => Q(6),
      I3 => \cal_fail_store__0\,
      O => D(3)
    );
\cpll_cal_state[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => Q(8),
      I1 => gthe4_txprgdivresetdone_sync,
      I2 => Q(6),
      I3 => \cal_fail_store__0\,
      O => D(4)
    );
freq_counter_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFE30003232"
    )
        port map (
      I0 => Q(1),
      I1 => cal_on_tx_reset_in_sync,
      I2 => Q(0),
      I3 => freq_counter_rst_reg,
      I4 => freq_counter_rst_i_2_n_0,
      I5 => freq_counter_rst_reg_0,
      O => \cpll_cal_state_reg[15]\
    );
freq_counter_rst_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => freq_counter_rst_reg_1,
      I1 => Q(1),
      I2 => Q(3),
      I3 => gthe4_txprgdivresetdone_sync,
      O => freq_counter_rst_i_2_n_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gthe4_txprgdivresetdone_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_3 is
  port (
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : out STD_LOGIC;
    txresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_3 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_3;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_3 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => txresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30 is
  port (
    txprogdivreset_int_reg : out STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprogdivreset_int : in STD_LOGIC;
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal user_txprogdivreset_sync : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txprogdivreset_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txprogdivreset_int,
      I1 => \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\,
      I2 => user_txprogdivreset_sync,
      O => txprogdivreset_int_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_4 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sm_reset_all_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sm_reset_all_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_4 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_4;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_4 is
  signal gtpowergood_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_all[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF0FAF00CFFFCFFF"
    )
        port map (
      I0 => gtpowergood_sync,
      I1 => \FSM_sequential_sm_reset_all_reg[0]\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => \FSM_sequential_sm_reset_all_reg[0]_0\,
      I5 => Q(1),
      O => E(0)
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtpowergood_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtpowergood_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_5 is
  port (
    gtwiz_reset_rx_datapath_dly : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_5 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_5;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_5 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_rx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sm_reset_rx_pll_timer_sat_reg : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_0_in11_out__0\ : in STD_LOGIC;
    sm_reset_rx_pll_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx[2]_i_3\ : in STD_LOGIC;
    gtwiz_reset_rx_datapath_dly : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_6 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_6;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_6 is
  signal gtwiz_reset_rx_pll_and_datapath_dly : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[1]_i_1\ : label is "soft_lutpair88";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_rx[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD769976"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => gtwiz_reset_rx_pll_and_datapath_dly,
      I3 => Q(1),
      I4 => \p_0_in11_out__0\,
      O => D(0)
    );
\FSM_sequential_sm_reset_rx[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFF511"
    )
        port map (
      I0 => Q(2),
      I1 => gtwiz_reset_rx_pll_and_datapath_dly,
      I2 => \p_0_in11_out__0\,
      I3 => Q(1),
      I4 => Q(0),
      O => D(1)
    );
\FSM_sequential_sm_reset_rx[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F2F20"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => \FSM_sequential_sm_reset_rx[2]_i_3\,
      I2 => Q(0),
      I3 => gtwiz_reset_rx_pll_and_datapath_dly,
      I4 => gtwiz_reset_rx_datapath_dly,
      O => sm_reset_rx_pll_timer_sat_reg
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_rx_pll_and_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_7 is
  port (
    gtwiz_reset_tx_datapath_dly : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_7 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_7;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_7 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_tx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_8 is
  port (
    sm_reset_tx_pll_timer_sat_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_tx_pll_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx[2]_i_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_reset_tx_datapath_dly : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_8 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_8;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_8 is
  signal gtwiz_reset_tx_pll_and_datapath_dly : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[1]_i_1\ : label is "soft_lutpair89";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_tx[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F3E"
    )
        port map (
      I0 => gtwiz_reset_tx_pll_and_datapath_dly,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\FSM_sequential_sm_reset_tx[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55AB"
    )
        port map (
      I0 => Q(0),
      I1 => gtwiz_reset_tx_pll_and_datapath_dly,
      I2 => Q(2),
      I3 => Q(1),
      O => D(1)
    );
\FSM_sequential_sm_reset_tx[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F2F20"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_sat,
      I1 => \FSM_sequential_sm_reset_tx[2]_i_3\,
      I2 => Q(0),
      I3 => gtwiz_reset_tx_pll_and_datapath_dly,
      I4 => gtwiz_reset_tx_datapath_dly,
      O => sm_reset_tx_pll_timer_sat_reg
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_tx_pll_and_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_9 is
  port (
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_0\ : out STD_LOGIC;
    gtwiz_userclk_rx_active_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in11_out__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_rx_cdr_to_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_1\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC;
    sm_reset_rx_timer_clr_reg : in STD_LOGIC;
    sm_reset_rx_timer_sat : in STD_LOGIC;
    sm_reset_rx_timer_clr_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_9 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_9;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_9 is
  signal gtwiz_reset_userclk_rx_active_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \sm_reset_rx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_rx_timer_clr_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rxuserrdy_out_i_2 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of sm_reset_rx_timer_clr_i_2 : label is "soft_lutpair90";
begin
\FSM_sequential_sm_reset_rx[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB30BB30BB3088"
    )
        port map (
      I0 => \p_0_in11_out__0\,
      I1 => Q(1),
      I2 => \sm_reset_rx_timer_clr0__0\,
      I3 => Q(0),
      I4 => sm_reset_rx_cdr_to_sat,
      I5 => \FSM_sequential_sm_reset_rx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_userclk_rx_active_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_userclk_rx_active_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
rxuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEDED00000800"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \sm_reset_rx_timer_clr0__0\,
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.rxuserrdy_int\,
      O => \FSM_sequential_sm_reset_rx_reg[0]_0\
    );
rxuserrdy_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg,
      I1 => sm_reset_rx_timer_sat,
      I2 => gtwiz_reset_userclk_rx_active_sync,
      O => \sm_reset_rx_timer_clr0__0\
    );
sm_reset_rx_timer_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAFCCFF0AA0CC0F"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_i_2_n_0,
      I1 => sm_reset_rx_timer_clr_reg_0,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => sm_reset_rx_timer_clr_reg,
      O => \FSM_sequential_sm_reset_rx_reg[0]\
    );
sm_reset_rx_timer_clr_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000800"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I1 => Q(1),
      I2 => sm_reset_rx_timer_clr_reg,
      I3 => sm_reset_rx_timer_sat,
      I4 => gtwiz_reset_userclk_rx_active_sync,
      O => sm_reset_rx_timer_clr_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gte4_drp_arb is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drdy : out STD_LOGIC;
    DEN_O : out STD_LOGIC;
    DWE_O : out STD_LOGIC;
    DADDR_O : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DI_O : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprst_in_sync : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    DO_I : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drpen_out : in STD_LOGIC;
    \addr_i_reg[27]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \data_i_reg[47]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drpwe_out : in STD_LOGIC;
    \gen_gtwizard_gthe4.drprdy_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gte4_drp_arb : entity is "gtwizard_ultrascale_v1_7_9_gte4_drp_arb";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gte4_drp_arb;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gte4_drp_arb is
  signal B : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CEB2 : STD_LOGIC;
  signal \DADDR_O[7]_i_1_n_0\ : STD_LOGIC;
  signal DEN_O_i_1_n_0 : STD_LOGIC;
  signal DEN_O_i_2_n_0 : STD_LOGIC;
  signal \DI_O[15]_i_1_n_0\ : STD_LOGIC;
  signal DO_USR_O0 : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal \DRDY_USR_O[2]_i_1_n_0\ : STD_LOGIC;
  signal \DRDY_USR_O[2]_i_2_n_0\ : STD_LOGIC;
  signal addr_i : STD_LOGIC_VECTOR ( 27 downto 21 );
  signal arb_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \arb_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \arb_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \arb_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \arb_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \^cal_on_tx_drdy\ : STD_LOGIC;
  signal daddr : STD_LOGIC;
  signal daddr0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \daddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[7]\ : STD_LOGIC;
  signal data_i : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal di : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \di[0]_i_1_n_0\ : STD_LOGIC;
  signal \di[10]_i_1_n_0\ : STD_LOGIC;
  signal \di[11]_i_1_n_0\ : STD_LOGIC;
  signal \di[12]_i_1_n_0\ : STD_LOGIC;
  signal \di[13]_i_1_n_0\ : STD_LOGIC;
  signal \di[14]_i_1_n_0\ : STD_LOGIC;
  signal \di[15]_i_1_n_0\ : STD_LOGIC;
  signal \di[1]_i_1_n_0\ : STD_LOGIC;
  signal \di[2]_i_1_n_0\ : STD_LOGIC;
  signal \di[3]_i_1_n_0\ : STD_LOGIC;
  signal \di[4]_i_1_n_0\ : STD_LOGIC;
  signal \di[5]_i_1_n_0\ : STD_LOGIC;
  signal \di[6]_i_1_n_0\ : STD_LOGIC;
  signal \di[7]_i_1_n_0\ : STD_LOGIC;
  signal \di[8]_i_1_n_0\ : STD_LOGIC;
  signal \di[9]_i_1_n_0\ : STD_LOGIC;
  signal done_i_1_n_0 : STD_LOGIC;
  signal done_i_2_n_0 : STD_LOGIC;
  signal done_i_3_n_0 : STD_LOGIC;
  signal done_reg_n_0 : STD_LOGIC;
  signal drp_state : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \drp_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_3_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_4_n_0\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[6]\ : STD_LOGIC;
  signal en : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \en[2]_i_2_n_0\ : STD_LOGIC;
  signal idx : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \idx[0]_i_2_n_0\ : STD_LOGIC;
  signal \idx[1]_i_1_n_0\ : STD_LOGIC;
  signal \idx_reg[0]__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 47 to 47 );
  signal rd_i_1_n_0 : STD_LOGIC;
  signal rd_reg_n_0 : STD_LOGIC;
  signal timeout_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \timeout_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \timeout_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \timeout_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \timeout_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal we : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \we[2]_i_1_n_0\ : STD_LOGIC;
  signal \we_reg_n_0_[2]\ : STD_LOGIC;
  signal wr : STD_LOGIC;
  signal wr_i_2_n_0 : STD_LOGIC;
  signal wr_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DRDY_USR_O[2]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \daddr[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \daddr[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \daddr[3]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \daddr[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \daddr[5]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \daddr[6]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \daddr[7]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \di[10]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \di[11]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \di[12]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \di[13]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \di[14]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \di[15]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \di[1]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \di[2]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \di[3]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \di[4]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \di[5]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \di[6]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \di[7]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \di[8]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \di[9]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of done_i_2 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \drp_state[1]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \drp_state[4]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \drp_state[4]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \drp_state[5]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \drp_state[6]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \en[2]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \idx[0]__0_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \idx[0]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \idx[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of rd_i_1 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \timeout_cntr[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \timeout_cntr[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \timeout_cntr[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \timeout_cntr[6]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \timeout_cntr[7]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \timeout_cntr[7]_i_3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \we[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of wr_i_2 : label is "soft_lutpair44";
begin
  cal_on_tx_drdy <= \^cal_on_tx_drdy\;
\DADDR_O[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010000"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => \drp_state_reg_n_0_[6]\,
      I4 => \drp_state_reg_n_0_[4]\,
      I5 => \drp_state_reg_n_0_[1]\,
      O => \DADDR_O[7]_i_1_n_0\
    );
\DADDR_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[1]\,
      Q => DADDR_O(0),
      R => drprst_in_sync
    );
\DADDR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[2]\,
      Q => DADDR_O(1),
      R => drprst_in_sync
    );
\DADDR_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[3]\,
      Q => DADDR_O(2),
      R => drprst_in_sync
    );
\DADDR_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[4]\,
      Q => DADDR_O(3),
      R => drprst_in_sync
    );
\DADDR_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[5]\,
      Q => DADDR_O(4),
      R => drprst_in_sync
    );
\DADDR_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[6]\,
      Q => DADDR_O(5),
      R => drprst_in_sync
    );
\DADDR_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[7]\,
      Q => DADDR_O(6),
      R => drprst_in_sync
    );
DEN_O_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000116"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[6]\,
      I5 => \drp_state_reg_n_0_[0]\,
      O => DEN_O_i_1_n_0
    );
DEN_O_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[2]\,
      O => DEN_O_i_2_n_0
    );
DEN_O_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => DEN_O_i_1_n_0,
      D => DEN_O_i_2_n_0,
      Q => DEN_O,
      R => drprst_in_sync
    );
\DI_O[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => \drp_state_reg_n_0_[4]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[0]\,
      I5 => \drp_state_reg_n_0_[6]\,
      O => \DI_O[15]_i_1_n_0\
    );
\DI_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(0),
      Q => DI_O(0),
      R => drprst_in_sync
    );
\DI_O_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(10),
      Q => DI_O(10),
      R => drprst_in_sync
    );
\DI_O_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(11),
      Q => DI_O(11),
      R => drprst_in_sync
    );
\DI_O_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(12),
      Q => DI_O(12),
      R => drprst_in_sync
    );
\DI_O_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(13),
      Q => DI_O(13),
      R => drprst_in_sync
    );
\DI_O_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(14),
      Q => DI_O(14),
      R => drprst_in_sync
    );
\DI_O_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(15),
      Q => DI_O(15),
      R => drprst_in_sync
    );
\DI_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(1),
      Q => DI_O(1),
      R => drprst_in_sync
    );
\DI_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(2),
      Q => DI_O(2),
      R => drprst_in_sync
    );
\DI_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(3),
      Q => DI_O(3),
      R => drprst_in_sync
    );
\DI_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(4),
      Q => DI_O(4),
      R => drprst_in_sync
    );
\DI_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(5),
      Q => DI_O(5),
      R => drprst_in_sync
    );
\DI_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(6),
      Q => DI_O(6),
      R => drprst_in_sync
    );
\DI_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(7),
      Q => DI_O(7),
      R => drprst_in_sync
    );
\DI_O_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(8),
      Q => DI_O(8),
      R => drprst_in_sync
    );
\DI_O_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(9),
      Q => DI_O(9),
      R => drprst_in_sync
    );
\DO_USR_O[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[0]\,
      I1 => \arb_state_reg_n_0_[3]\,
      I2 => \arb_state_reg_n_0_[2]\,
      I3 => \arb_state_reg_n_0_[1]\,
      I4 => \idx_reg[0]__0_n_0\,
      I5 => idx(1),
      O => p_0_in(47)
    );
\DO_USR_O_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(32),
      Q => Q(0),
      R => drprst_in_sync
    );
\DO_USR_O_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(33),
      Q => Q(1),
      R => drprst_in_sync
    );
\DO_USR_O_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(34),
      Q => Q(2),
      R => drprst_in_sync
    );
\DO_USR_O_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(35),
      Q => Q(3),
      R => drprst_in_sync
    );
\DO_USR_O_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(36),
      Q => Q(4),
      R => drprst_in_sync
    );
\DO_USR_O_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(37),
      Q => Q(5),
      R => drprst_in_sync
    );
\DO_USR_O_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(38),
      Q => Q(6),
      R => drprst_in_sync
    );
\DO_USR_O_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(39),
      Q => Q(7),
      R => drprst_in_sync
    );
\DO_USR_O_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(40),
      Q => Q(8),
      R => drprst_in_sync
    );
\DO_USR_O_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(41),
      Q => Q(9),
      R => drprst_in_sync
    );
\DO_USR_O_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(42),
      Q => Q(10),
      R => drprst_in_sync
    );
\DO_USR_O_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(43),
      Q => Q(11),
      R => drprst_in_sync
    );
\DO_USR_O_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(44),
      Q => Q(12),
      R => drprst_in_sync
    );
\DO_USR_O_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(45),
      Q => Q(13),
      R => drprst_in_sync
    );
\DO_USR_O_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(46),
      Q => Q(14),
      R => drprst_in_sync
    );
\DO_USR_O_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(47),
      Q => Q(15),
      R => drprst_in_sync
    );
\DRDY_USR_O[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000010"
    )
        port map (
      I0 => \DRDY_USR_O[2]_i_2_n_0\,
      I1 => \arb_state_reg_n_0_[1]\,
      I2 => \arb_state_reg_n_0_[2]\,
      I3 => \arb_state_reg_n_0_[3]\,
      I4 => \arb_state_reg_n_0_[0]\,
      I5 => \^cal_on_tx_drdy\,
      O => \DRDY_USR_O[2]_i_1_n_0\
    );
\DRDY_USR_O[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => idx(0),
      I1 => idx(1),
      O => \DRDY_USR_O[2]_i_2_n_0\
    );
\DRDY_USR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \DRDY_USR_O[2]_i_1_n_0\,
      Q => \^cal_on_tx_drdy\,
      R => drprst_in_sync
    );
DWE_O_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => DEN_O_i_1_n_0,
      D => \drp_state_reg_n_0_[4]\,
      Q => DWE_O,
      R => drprst_in_sync
    );
\addr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(0),
      Q => addr_i(21),
      R => drprst_in_sync
    );
\addr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(1),
      Q => addr_i(22),
      R => drprst_in_sync
    );
\addr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(2),
      Q => addr_i(23),
      R => drprst_in_sync
    );
\addr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(3),
      Q => addr_i(24),
      R => drprst_in_sync
    );
\addr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(4),
      Q => addr_i(25),
      R => drprst_in_sync
    );
\addr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(5),
      Q => addr_i(26),
      R => drprst_in_sync
    );
\addr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(6),
      Q => addr_i(27),
      R => drprst_in_sync
    );
\arb_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEB"
    )
        port map (
      I0 => \arb_state_reg_n_0_[3]\,
      I1 => \arb_state_reg_n_0_[0]\,
      I2 => \arb_state_reg_n_0_[2]\,
      I3 => \arb_state_reg_n_0_[1]\,
      O => arb_state(0)
    );
\arb_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[0]\,
      I1 => \arb_state_reg_n_0_[3]\,
      I2 => done_reg_n_0,
      I3 => \arb_state_reg_n_0_[2]\,
      I4 => \arb_state_reg_n_0_[1]\,
      I5 => daddr,
      O => arb_state(1)
    );
\arb_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \arb_state_reg_n_0_[1]\,
      I1 => done_reg_n_0,
      I2 => \arb_state_reg_n_0_[2]\,
      I3 => \arb_state_reg_n_0_[3]\,
      I4 => \arb_state_reg_n_0_[0]\,
      O => arb_state(2)
    );
\arb_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000F00000700"
    )
        port map (
      I0 => en(2),
      I1 => idx(1),
      I2 => \arb_state_reg_n_0_[3]\,
      I3 => \arb_state_reg_n_0_[0]\,
      I4 => \arb_state_reg_n_0_[1]\,
      I5 => \arb_state_reg_n_0_[2]\,
      O => arb_state(3)
    );
\arb_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => arb_state(0),
      Q => \arb_state_reg_n_0_[0]\,
      S => drprst_in_sync
    );
\arb_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => arb_state(1),
      Q => \arb_state_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\arb_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => arb_state(2),
      Q => \arb_state_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\arb_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => arb_state(3),
      Q => \arb_state_reg_n_0_[3]\,
      R => drprst_in_sync
    );
\daddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(21),
      I1 => idx(0),
      O => daddr0(1)
    );
\daddr[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(22),
      I1 => idx(0),
      O => daddr0(2)
    );
\daddr[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(23),
      I1 => idx(0),
      O => daddr0(3)
    );
\daddr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(24),
      I1 => idx(0),
      O => daddr0(4)
    );
\daddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(25),
      I1 => idx(0),
      O => daddr0(5)
    );
\daddr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(26),
      I1 => idx(0),
      O => daddr0(6)
    );
\daddr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[2]\,
      I1 => \arb_state_reg_n_0_[1]\,
      I2 => \arb_state_reg_n_0_[0]\,
      I3 => \arb_state_reg_n_0_[3]\,
      I4 => idx(1),
      I5 => en(2),
      O => daddr
    );
\daddr[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(27),
      I1 => idx(0),
      O => daddr0(7)
    );
\daddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(1),
      Q => \daddr_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\daddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(2),
      Q => \daddr_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\daddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(3),
      Q => \daddr_reg_n_0_[3]\,
      R => drprst_in_sync
    );
\daddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(4),
      Q => \daddr_reg_n_0_[4]\,
      R => drprst_in_sync
    );
\daddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(5),
      Q => \daddr_reg_n_0_[5]\,
      R => drprst_in_sync
    );
\daddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(6),
      Q => \daddr_reg_n_0_[6]\,
      R => drprst_in_sync
    );
\daddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(7),
      Q => \daddr_reg_n_0_[7]\,
      R => drprst_in_sync
    );
\data_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(0),
      Q => data_i(32),
      R => drprst_in_sync
    );
\data_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(1),
      Q => data_i(33),
      R => drprst_in_sync
    );
\data_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(2),
      Q => data_i(34),
      R => drprst_in_sync
    );
\data_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(3),
      Q => data_i(35),
      R => drprst_in_sync
    );
\data_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(4),
      Q => data_i(36),
      R => drprst_in_sync
    );
\data_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(5),
      Q => data_i(37),
      R => drprst_in_sync
    );
\data_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(6),
      Q => data_i(38),
      R => drprst_in_sync
    );
\data_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(7),
      Q => data_i(39),
      R => drprst_in_sync
    );
\data_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(8),
      Q => data_i(40),
      R => drprst_in_sync
    );
\data_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(9),
      Q => data_i(41),
      R => drprst_in_sync
    );
\data_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(10),
      Q => data_i(42),
      R => drprst_in_sync
    );
\data_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(11),
      Q => data_i(43),
      R => drprst_in_sync
    );
\data_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(12),
      Q => data_i(44),
      R => drprst_in_sync
    );
\data_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(13),
      Q => data_i(45),
      R => drprst_in_sync
    );
\data_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(14),
      Q => data_i(46),
      R => drprst_in_sync
    );
\data_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(15),
      Q => data_i(47),
      R => drprst_in_sync
    );
\di[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(32),
      I1 => idx(0),
      O => \di[0]_i_1_n_0\
    );
\di[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(42),
      I1 => idx(0),
      O => \di[10]_i_1_n_0\
    );
\di[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(43),
      I1 => idx(0),
      O => \di[11]_i_1_n_0\
    );
\di[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(44),
      I1 => idx(0),
      O => \di[12]_i_1_n_0\
    );
\di[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(45),
      I1 => idx(0),
      O => \di[13]_i_1_n_0\
    );
\di[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(46),
      I1 => idx(0),
      O => \di[14]_i_1_n_0\
    );
\di[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(47),
      I1 => idx(0),
      O => \di[15]_i_1_n_0\
    );
\di[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(33),
      I1 => idx(0),
      O => \di[1]_i_1_n_0\
    );
\di[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(34),
      I1 => idx(0),
      O => \di[2]_i_1_n_0\
    );
\di[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(35),
      I1 => idx(0),
      O => \di[3]_i_1_n_0\
    );
\di[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(36),
      I1 => idx(0),
      O => \di[4]_i_1_n_0\
    );
\di[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(37),
      I1 => idx(0),
      O => \di[5]_i_1_n_0\
    );
\di[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(38),
      I1 => idx(0),
      O => \di[6]_i_1_n_0\
    );
\di[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(39),
      I1 => idx(0),
      O => \di[7]_i_1_n_0\
    );
\di[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(40),
      I1 => idx(0),
      O => \di[8]_i_1_n_0\
    );
\di[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(41),
      I1 => idx(0),
      O => \di[9]_i_1_n_0\
    );
\di_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[0]_i_1_n_0\,
      Q => di(0),
      R => drprst_in_sync
    );
\di_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[10]_i_1_n_0\,
      Q => di(10),
      R => drprst_in_sync
    );
\di_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[11]_i_1_n_0\,
      Q => di(11),
      R => drprst_in_sync
    );
\di_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[12]_i_1_n_0\,
      Q => di(12),
      R => drprst_in_sync
    );
\di_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[13]_i_1_n_0\,
      Q => di(13),
      R => drprst_in_sync
    );
\di_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[14]_i_1_n_0\,
      Q => di(14),
      R => drprst_in_sync
    );
\di_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[15]_i_1_n_0\,
      Q => di(15),
      R => drprst_in_sync
    );
\di_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[1]_i_1_n_0\,
      Q => di(1),
      R => drprst_in_sync
    );
\di_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[2]_i_1_n_0\,
      Q => di(2),
      R => drprst_in_sync
    );
\di_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[3]_i_1_n_0\,
      Q => di(3),
      R => drprst_in_sync
    );
\di_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[4]_i_1_n_0\,
      Q => di(4),
      R => drprst_in_sync
    );
\di_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[5]_i_1_n_0\,
      Q => di(5),
      R => drprst_in_sync
    );
\di_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[6]_i_1_n_0\,
      Q => di(6),
      R => drprst_in_sync
    );
\di_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[7]_i_1_n_0\,
      Q => di(7),
      R => drprst_in_sync
    );
\di_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[8]_i_1_n_0\,
      Q => di(8),
      R => drprst_in_sync
    );
\di_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[9]_i_1_n_0\,
      Q => di(9),
      R => drprst_in_sync
    );
\do_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(0),
      Q => DO_USR_O0(32),
      R => drprst_in_sync
    );
\do_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(10),
      Q => DO_USR_O0(42),
      R => drprst_in_sync
    );
\do_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(11),
      Q => DO_USR_O0(43),
      R => drprst_in_sync
    );
\do_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(12),
      Q => DO_USR_O0(44),
      R => drprst_in_sync
    );
\do_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(13),
      Q => DO_USR_O0(45),
      R => drprst_in_sync
    );
\do_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(14),
      Q => DO_USR_O0(46),
      R => drprst_in_sync
    );
\do_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(15),
      Q => DO_USR_O0(47),
      R => drprst_in_sync
    );
\do_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(1),
      Q => DO_USR_O0(33),
      R => drprst_in_sync
    );
\do_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(2),
      Q => DO_USR_O0(34),
      R => drprst_in_sync
    );
\do_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(3),
      Q => DO_USR_O0(35),
      R => drprst_in_sync
    );
\do_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(4),
      Q => DO_USR_O0(36),
      R => drprst_in_sync
    );
\do_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(5),
      Q => DO_USR_O0(37),
      R => drprst_in_sync
    );
\do_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(6),
      Q => DO_USR_O0(38),
      R => drprst_in_sync
    );
\do_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(7),
      Q => DO_USR_O0(39),
      R => drprst_in_sync
    );
\do_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(8),
      Q => DO_USR_O0(40),
      R => drprst_in_sync
    );
\do_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(9),
      Q => DO_USR_O0(41),
      R => drprst_in_sync
    );
done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => done_i_2_n_0,
      I1 => drp_state(6),
      I2 => \DADDR_O[7]_i_1_n_0\,
      I3 => done_i_3_n_0,
      I4 => done_reg_n_0,
      O => done_i_1_n_0
    );
done_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \drp_state_reg_n_0_[6]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[4]\,
      I3 => \drp_state[6]_i_3_n_0\,
      O => done_i_2_n_0
    );
done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[6]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state_reg_n_0_[4]\,
      O => done_i_3_n_0
    );
done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => done_i_1_n_0,
      Q => done_reg_n_0,
      R => drprst_in_sync
    );
\drp_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEF8"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[5]\,
      I5 => \drp_state[0]_i_2_n_0\,
      O => drp_state(0)
    );
\drp_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F01F"
    )
        port map (
      I0 => wr_reg_n_0,
      I1 => rd_reg_n_0,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => \drp_state_reg_n_0_[4]\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state[1]_i_2_n_0\,
      O => \drp_state[0]_i_2_n_0\
    );
\drp_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => rd_reg_n_0,
      I1 => \drp_state_reg_n_0_[0]\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state[1]_i_2_n_0\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state_reg_n_0_[4]\,
      O => drp_state(1)
    );
\drp_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      O => \drp_state[1]_i_2_n_0\
    );
\drp_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000C0400"
    )
        port map (
      I0 => \drp_state[6]_i_3_n_0\,
      I1 => \drp_state[5]_i_2_n_0\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state_reg_n_0_[4]\,
      O => drp_state(2)
    );
\drp_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[6]\,
      I2 => wr_reg_n_0,
      I3 => rd_reg_n_0,
      I4 => \drp_state[4]_i_2_n_0\,
      O => drp_state(4)
    );
\drp_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      O => \drp_state[4]_i_2_n_0\
    );
\drp_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000C0040"
    )
        port map (
      I0 => \drp_state[6]_i_3_n_0\,
      I1 => \drp_state[5]_i_2_n_0\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[4]\,
      I5 => \drp_state_reg_n_0_[1]\,
      O => drp_state(5)
    );
\drp_state[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[6]\,
      O => \drp_state[5]_i_2_n_0\
    );
\drp_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000600000000"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state_reg_n_0_[0]\,
      I4 => \drp_state[6]_i_2_n_0\,
      I5 => \drp_state[6]_i_3_n_0\,
      O => drp_state(6)
    );
\drp_state[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => \drp_state_reg_n_0_[4]\,
      O => \drp_state[6]_i_2_n_0\
    );
\drp_state[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \drp_state[6]_i_4_n_0\,
      I1 => \timeout_cntr_reg_n_0_[7]\,
      I2 => \timeout_cntr_reg_n_0_[6]\,
      I3 => \timeout_cntr_reg_n_0_[0]\,
      I4 => \timeout_cntr_reg_n_0_[1]\,
      I5 => \gen_gtwizard_gthe4.drprdy_int\,
      O => \drp_state[6]_i_3_n_0\
    );
\drp_state[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[3]\,
      I1 => \timeout_cntr_reg_n_0_[2]\,
      I2 => \timeout_cntr_reg_n_0_[5]\,
      I3 => \timeout_cntr_reg_n_0_[4]\,
      O => \drp_state[6]_i_4_n_0\
    );
\drp_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(0),
      Q => \drp_state_reg_n_0_[0]\,
      S => drprst_in_sync
    );
\drp_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(1),
      Q => \drp_state_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\drp_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(2),
      Q => \drp_state_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\drp_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(4),
      Q => \drp_state_reg_n_0_[4]\,
      R => drprst_in_sync
    );
\drp_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(5),
      Q => \drp_state_reg_n_0_[5]\,
      R => drprst_in_sync
    );
\drp_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(6),
      Q => \drp_state_reg_n_0_[6]\,
      R => drprst_in_sync
    );
\en[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => cal_on_tx_drpen_out,
      I1 => done_reg_n_0,
      I2 => idx(0),
      I3 => idx(1),
      O => we(2)
    );
\en[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => done_reg_n_0,
      I1 => idx(0),
      I2 => idx(1),
      I3 => cal_on_tx_drpen_out,
      O => \en[2]_i_2_n_0\
    );
\en_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(2),
      D => \en[2]_i_2_n_0\,
      Q => en(2),
      R => drprst_in_sync
    );
\idx[0]__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx(1),
      I1 => idx(0),
      O => B(0)
    );
\idx[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \arb_state_reg_n_0_[0]\,
      I1 => \arb_state_reg_n_0_[3]\,
      I2 => \arb_state_reg_n_0_[1]\,
      I3 => \arb_state_reg_n_0_[2]\,
      O => CEB2
    );
\idx[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx(0),
      I1 => idx(1),
      O => \idx[0]_i_2_n_0\
    );
\idx[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => idx(0),
      I1 => idx(1),
      O => \idx[1]_i_1_n_0\
    );
\idx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => \idx[0]_i_2_n_0\,
      Q => idx(0),
      R => drprst_in_sync
    );
\idx_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => B(0),
      Q => \idx_reg[0]__0_n_0\,
      R => drprst_in_sync
    );
\idx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => \idx[1]_i_1_n_0\,
      Q => idx(1),
      R => drprst_in_sync
    );
rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[1]\,
      I1 => \we_reg_n_0_[2]\,
      I2 => idx(1),
      I3 => en(2),
      O => rd_i_1_n_0
    );
rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => wr,
      D => rd_i_1_n_0,
      Q => rd_reg_n_0,
      R => drprst_in_sync
    );
\timeout_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[2]\,
      I2 => \timeout_cntr_reg_n_0_[0]\,
      O => timeout_cntr(0)
    );
\timeout_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EE0"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \timeout_cntr_reg_n_0_[0]\,
      I3 => \timeout_cntr_reg_n_0_[1]\,
      O => timeout_cntr(1)
    );
\timeout_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77708880"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \timeout_cntr_reg_n_0_[2]\,
      O => timeout_cntr(2)
    );
\timeout_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F0080808000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[2]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[1]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[2]\,
      I5 => \timeout_cntr_reg_n_0_[3]\,
      O => timeout_cntr(3)
    );
\timeout_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[2]\,
      I3 => \timeout_cntr_reg_n_0_[3]\,
      I4 => \drp_state[1]_i_2_n_0\,
      I5 => \timeout_cntr_reg_n_0_[4]\,
      O => timeout_cntr(4)
    );
\timeout_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F000000800000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[4]\,
      I1 => \timeout_cntr_reg_n_0_[3]\,
      I2 => \timeout_cntr_reg_n_0_[2]\,
      I3 => \timeout_cntr[5]_i_2_n_0\,
      I4 => \drp_state[1]_i_2_n_0\,
      I5 => \timeout_cntr_reg_n_0_[5]\,
      O => timeout_cntr(5)
    );
\timeout_cntr[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      O => \timeout_cntr[5]_i_2_n_0\
    );
\timeout_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A854"
    )
        port map (
      I0 => \timeout_cntr[7]_i_4_n_0\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \timeout_cntr_reg_n_0_[6]\,
      O => timeout_cntr(6)
    );
\timeout_cntr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000055C"
    )
        port map (
      I0 => \drp_state[4]_i_2_n_0\,
      I1 => \timeout_cntr[7]_i_3_n_0\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state_reg_n_0_[0]\,
      I4 => drprst_in_sync,
      O => \timeout_cntr[7]_i_1_n_0\
    );
\timeout_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB04440"
    )
        port map (
      I0 => \timeout_cntr[7]_i_4_n_0\,
      I1 => \timeout_cntr_reg_n_0_[6]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \timeout_cntr_reg_n_0_[7]\,
      O => timeout_cntr(7)
    );
\timeout_cntr[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[1]\,
      I3 => \drp_state_reg_n_0_[4]\,
      O => \timeout_cntr[7]_i_3_n_0\
    );
\timeout_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[2]\,
      I3 => \timeout_cntr_reg_n_0_[3]\,
      I4 => \timeout_cntr_reg_n_0_[4]\,
      I5 => \timeout_cntr_reg_n_0_[5]\,
      O => \timeout_cntr[7]_i_4_n_0\
    );
\timeout_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(0),
      Q => \timeout_cntr_reg_n_0_[0]\,
      R => '0'
    );
\timeout_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(1),
      Q => \timeout_cntr_reg_n_0_[1]\,
      R => '0'
    );
\timeout_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(2),
      Q => \timeout_cntr_reg_n_0_[2]\,
      R => '0'
    );
\timeout_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(3),
      Q => \timeout_cntr_reg_n_0_[3]\,
      R => '0'
    );
\timeout_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(4),
      Q => \timeout_cntr_reg_n_0_[4]\,
      R => '0'
    );
\timeout_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(5),
      Q => \timeout_cntr_reg_n_0_[5]\,
      R => '0'
    );
\timeout_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(6),
      Q => \timeout_cntr_reg_n_0_[6]\,
      R => '0'
    );
\timeout_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(7),
      Q => \timeout_cntr_reg_n_0_[7]\,
      R => '0'
    );
\we[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => done_reg_n_0,
      I1 => idx(0),
      I2 => idx(1),
      I3 => cal_on_tx_drpwe_out,
      O => \we[2]_i_1_n_0\
    );
\we_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(2),
      D => \we[2]_i_1_n_0\,
      Q => \we_reg_n_0_[2]\,
      R => drprst_in_sync
    );
wr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \arb_state_reg_n_0_[2]\,
      I1 => \arb_state_reg_n_0_[1]\,
      I2 => \arb_state_reg_n_0_[0]\,
      I3 => \arb_state_reg_n_0_[3]\,
      O => wr
    );
wr_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[1]\,
      I1 => \we_reg_n_0_[2]\,
      I2 => idx(1),
      I3 => en(2),
      O => wr_i_2_n_0
    );
wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => wr,
      D => wr_i_2_n_0,
      Q => wr_reg_n_0,
      R => drprst_in_sync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_channel is
  port (
    in0 : out STD_LOGIC;
    \gen_gtwizard_gthe4.drprdy_int\ : out STD_LOGIC;
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gtpowergood_int\ : out STD_LOGIC;
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllpd_int_reg : out STD_LOGIC;
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cpllpd_int_reg_0 : out STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    DEN_O : in STD_LOGIC;
    DWE_O : in STD_LOGIC;
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC;
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC;
    RXRATE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC;
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_meta_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_in_meta_reg_2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_channel : entity is "gtwizard_ultrascale_v1_7_9_gthe4_channel";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_channel;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_channel is
  signal \^gen_gtwizard_gthe4.gtpowergood_int\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_0\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_1\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_100\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_101\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_102\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_103\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_104\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_105\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_106\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_107\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_108\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_109\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_11\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_110\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_111\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_112\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_113\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_114\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_115\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_116\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_117\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_118\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_119\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_12\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_120\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_121\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_122\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_123\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_124\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_125\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_126\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_127\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_128\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_129\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_13\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_130\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_131\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_132\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_133\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_134\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_135\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_136\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_137\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_138\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_139\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_14\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_140\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_141\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_142\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_143\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_144\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_145\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_146\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_147\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_148\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_149\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_15\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_150\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_151\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_152\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_153\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_154\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_155\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_156\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_157\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_158\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_159\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_16\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_160\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_161\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_162\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_163\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_164\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_165\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_166\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_167\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_168\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_169\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_17\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_170\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_171\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_172\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_173\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_174\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_175\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_176\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_177\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_178\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_179\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_18\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_180\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_181\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_182\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_183\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_184\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_185\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_186\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_187\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_188\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_189\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_19\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_190\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_2\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_20\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_207\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_208\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_209\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_21\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_210\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_211\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_212\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_213\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_214\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_215\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_216\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_217\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_218\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_219\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_22\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_220\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_221\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_222\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_239\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_24\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_240\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_241\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_242\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_243\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_244\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_245\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_246\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_247\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_248\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_249\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_25\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_250\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_251\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_252\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_253\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_254\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_255\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_256\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_257\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_258\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_259\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_26\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_260\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_261\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_262\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_263\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_264\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_265\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_266\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_267\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_268\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_269\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_27\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_270\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_271\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_272\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_273\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_274\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_275\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_276\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_277\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_278\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_279\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_28\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_280\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_281\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_282\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_283\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_284\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_287\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_288\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_289\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_29\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_290\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_291\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_292\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_293\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_294\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_295\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_296\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_297\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_298\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_299\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_30\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_300\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_303\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_304\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_305\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_306\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_309\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_31\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_310\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_311\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_312\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_313\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_314\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_316\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_317\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_318\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_319\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_32\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_320\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_321\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_322\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_324\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_325\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_326\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_327\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_328\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_329\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_33\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_330\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_331\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_332\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_333\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_334\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_335\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_336\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_337\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_338\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_339\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_34\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_340\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_341\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_342\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_343\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_344\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_345\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_348\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_349\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_35\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_350\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_351\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_352\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_353\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_356\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_357\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_358\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_359\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_36\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_360\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_361\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_362\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_363\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_364\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_365\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_366\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_367\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_368\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_369\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_37\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_370\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_371\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_372\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_373\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_374\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_375\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_376\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_377\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_378\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_379\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_38\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_380\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_39\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_4\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_40\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_41\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_43\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_45\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_46\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_48\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_49\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_5\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_50\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_51\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_52\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_53\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_54\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_56\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_57\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_58\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_59\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_60\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_61\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_62\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_63\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_64\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_65\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_67\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_68\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_69\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_7\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_70\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_71\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_73\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_74\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_75\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_77\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_78\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_79\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_80\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_81\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_82\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_83\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_84\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_85\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_86\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_87\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_88\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_89\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_90\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_91\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_92\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_93\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_94\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_95\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_96\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_97\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_98\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_99\ : STD_LOGIC;
  signal \^rxoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \xlnx_opt_\ : STD_LOGIC;
  signal \xlnx_opt__1\ : STD_LOGIC;
  signal \xlnx_opt__2\ : STD_LOGIC;
  signal \xlnx_opt__3\ : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of BUFG_GT_SYNC : label is "MLO";
  attribute OPT_MODIFIED of BUFG_GT_SYNC_1 : label is "MLO";
  attribute box_type : string;
  attribute box_type of \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
begin
  \gen_gtwizard_gthe4.gtpowergood_int\ <= \^gen_gtwizard_gthe4.gtpowergood_int\;
  lopt_2 <= \xlnx_opt_\;
  lopt_3 <= \xlnx_opt__1\;
  lopt_4 <= \xlnx_opt__2\;
  lopt_5 <= \xlnx_opt__3\;
  rxoutclk_out(0) <= \^rxoutclk_out\(0);
  txoutclk_out(0) <= \^txoutclk_out\(0);
BUFG_GT_SYNC: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => lopt,
      CESYNC => \xlnx_opt_\,
      CLK => \^rxoutclk_out\(0),
      CLR => lopt_1,
      CLRSYNC => \xlnx_opt__1\
    );
BUFG_GT_SYNC_1: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => lopt,
      CESYNC => \xlnx_opt__2\,
      CLK => \^txoutclk_out\(0),
      CLR => lopt_1,
      CLRSYNC => \xlnx_opt__3\
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_gtwizard_gthe4.gtpowergood_int\,
      O => cpllpd_int_reg_0
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\: unisim.vcomponents.GTHE4_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"1000",
      ADAPT_CFG1 => X"C800",
      ADAPT_CFG2 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 2,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_RXTERMINATION => '1',
      A_TXDIFFCTRL => B"01100",
      A_TXPROGDIVRESET => '0',
      CAPBYPASS_FORCE => '0',
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CDR_SWAP_MODE_EN => '0',
      CFOK_PWRSVE_EN => '1',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CH_HSPMUX => X"3C3C",
      CKCAL1_CFG_0 => B"1100000011000000",
      CKCAL1_CFG_1 => B"0101000011000000",
      CKCAL1_CFG_2 => B"0000000000001010",
      CKCAL1_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_0 => B"1100000011000000",
      CKCAL2_CFG_1 => B"1000000011000000",
      CKCAL2_CFG_2 => B"0000000000000000",
      CKCAL2_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_4 => B"0000000000000000",
      CKCAL_RSVD0 => X"0080",
      CKCAL_RSVD1 => X"0400",
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 15,
      CLK_COR_MIN_LAT => 12,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0110111100",
      CLK_COR_SEQ_1_2 => B"0001010000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0110111100",
      CLK_COR_SEQ_2_2 => B"0010110101",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "TRUE",
      CLK_COR_SEQ_LEN => 2,
      CPLL_CFG0 => X"01FA",
      CPLL_CFG1 => X"0023",
      CPLL_CFG2 => X"0002",
      CPLL_CFG3 => X"0000",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      CTLE3_OCAP_EXT_CTRL => B"000",
      CTLE3_OCAP_EXT_EN => '0',
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DELAY_ELEC => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUALIFIER5 => X"0000",
      ES_QUALIFIER6 => X"0000",
      ES_QUALIFIER7 => X"0000",
      ES_QUALIFIER8 => X"0000",
      ES_QUALIFIER9 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_QUAL_MASK5 => X"0000",
      ES_QUAL_MASK6 => X"0000",
      ES_QUAL_MASK7 => X"0000",
      ES_QUAL_MASK8 => X"0000",
      ES_QUAL_MASK9 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      ES_SDATA_MASK5 => X"0000",
      ES_SDATA_MASK6 => X"0000",
      ES_SDATA_MASK7 => X"0000",
      ES_SDATA_MASK8 => X"0000",
      ES_SDATA_MASK9 => X"0000",
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"00000",
      ISCAN_CK_PH_SEL2 => '0',
      LOCAL_MASTER => '1',
      LPBK_BIAS_CTRL => B"100",
      LPBK_EN_RCAL_B => '0',
      LPBK_EXT_RCAL => B"1000",
      LPBK_IND_CTRL0 => B"000",
      LPBK_IND_CTRL1 => B"000",
      LPBK_IND_CTRL2 => B"000",
      LPBK_RG_CTRL => B"1110",
      OOBDIVCTL => B"00",
      OOB_PWRUP => '0',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE3_CLK_COR_EMPTY_THRSH => B"00000",
      PCIE3_CLK_COR_FULL_THRSH => B"010000",
      PCIE3_CLK_COR_MAX_LAT => B"00100",
      PCIE3_CLK_COR_MIN_LAT => B"00000",
      PCIE3_CLK_COR_THRSH_TIMER => B"001000",
      PCIE_BUFG_DIV_CTRL => X"1000",
      PCIE_PLL_SEL_MODE_GEN12 => B"00",
      PCIE_PLL_SEL_MODE_GEN3 => B"11",
      PCIE_PLL_SEL_MODE_GEN4 => B"10",
      PCIE_RXPCS_CFG_GEN3 => X"0AA5",
      PCIE_RXPMA_CFG => X"280A",
      PCIE_TXPCS_CFG_GEN3 => X"2CA4",
      PCIE_TXPMA_CFG => X"280A",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD0 => B"0000000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PREIQ_FREQ_BST => 0,
      PROCESS_PAR => B"010",
      RATE_SW_USE_DRP => '1',
      RCLK_SIPO_DLY_ENB => '0',
      RCLK_SIPO_INV_EN => '0',
      RESET_POWERSAVE_DISABLE => '0',
      RTX_BUF_CML_CTRL => B"010",
      RTX_BUF_TERM_CTRL => B"00",
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 0,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0003",
      RXCDR_CFG0_GEN3 => X"0003",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"0249",
      RXCDR_CFG2_GEN2 => B"10" & X"49",
      RXCDR_CFG2_GEN3 => X"0249",
      RXCDR_CFG2_GEN4 => X"0164",
      RXCDR_CFG3 => X"0012",
      RXCDR_CFG3_GEN2 => B"01" & X"2",
      RXCDR_CFG3_GEN3 => X"0012",
      RXCDR_CFG3_GEN4 => X"0012",
      RXCDR_CFG4 => X"5CF6",
      RXCDR_CFG4_GEN3 => X"5CF6",
      RXCDR_CFG5 => X"B46B",
      RXCDR_CFG5_GEN3 => X"146B",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG0 => X"2201",
      RXCDR_LOCK_CFG1 => X"9FFF",
      RXCDR_LOCK_CFG2 => X"77C3",
      RXCDR_LOCK_CFG3 => X"0001",
      RXCDR_LOCK_CFG4 => X"0000",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"0000",
      RXCFOK_CFG1 => X"8015",
      RXCFOK_CFG2 => X"02AE",
      RXCKCAL1_IQ_LOOP_RST_CFG => X"0004",
      RXCKCAL1_I_LOOP_RST_CFG => X"0004",
      RXCKCAL1_Q_LOOP_RST_CFG => X"0004",
      RXCKCAL2_DX_LOOP_RST_CFG => X"0004",
      RXCKCAL2_D_LOOP_RST_CFG => X"0004",
      RXCKCAL2_S_LOOP_RST_CFG => X"0004",
      RXCKCAL2_X_LOOP_RST_CFG => X"0004",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"A0E2",
      RXDFELPM_KL_CFG2 => X"0100",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0000",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"8000",
      RXDFE_GC_CFG2 => X"FFE0",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0002",
      RXDFE_H3_CFG0 => X"0000",
      RXDFE_H3_CFG1 => X"8002",
      RXDFE_H4_CFG0 => X"0000",
      RXDFE_H4_CFG1 => X"8002",
      RXDFE_H5_CFG0 => X"0000",
      RXDFE_H5_CFG1 => X"8002",
      RXDFE_H6_CFG0 => X"0000",
      RXDFE_H6_CFG1 => X"8002",
      RXDFE_H7_CFG0 => X"0000",
      RXDFE_H7_CFG1 => X"8002",
      RXDFE_H8_CFG0 => X"0000",
      RXDFE_H8_CFG1 => X"8002",
      RXDFE_H9_CFG0 => X"0000",
      RXDFE_H9_CFG1 => X"8002",
      RXDFE_HA_CFG0 => X"0000",
      RXDFE_HA_CFG1 => X"8002",
      RXDFE_HB_CFG0 => X"0000",
      RXDFE_HB_CFG1 => X"8002",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"8002",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"8002",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"8002",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"8002",
      RXDFE_KH_CFG0 => X"0000",
      RXDFE_KH_CFG1 => X"8000",
      RXDFE_KH_CFG2 => X"2613",
      RXDFE_KH_CFG3 => X"411C",
      RXDFE_OS_CFG0 => X"0000",
      RXDFE_OS_CFG1 => X"8002",
      RXDFE_PWR_SAVING => '1',
      RXDFE_UT_CFG0 => X"0000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_UT_CFG2 => X"0000",
      RXDFE_VP_CFG0 => X"0000",
      RXDFE_VP_CFG1 => X"8033",
      RXDLY_CFG => X"0010",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "SIGCFG_4",
      RXGBOX_FIFO_INIT_RD_ADDR => 4,
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"8000",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"0002",
      RXLPM_OS_CFG0 => X"0000",
      RXLPM_OS_CFG1 => X"8002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2070",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"9933",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_AUTO_BW_SEL_BYPASS => '0',
      RXPI_CFG0 => X"1300",
      RXPI_CFG1 => B"0000000011111101",
      RXPI_LPM => '0',
      RXPI_SEL_LC => B"00",
      RXPI_STARTCODE => B"00",
      RXPI_VREFSEL => '0',
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXREFCLKDIV2_SEL => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '0',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '1',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"1554",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 7,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => 3,
      RX_CM_TRIM => 10,
      RX_CTLE3_LPF => B"11111111",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DEGEN_CTRL => B"011",
      RX_DFELPM_CFG0 => 6,
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"10",
      RX_DFE_AGC_CFG1 => 4,
      RX_DFE_KL_LPM_KH_CFG0 => 1,
      RX_DFE_KL_LPM_KH_CFG1 => 4,
      RX_DFE_KL_LPM_KL_CFG0 => B"01",
      RX_DFE_KL_LPM_KL_CFG1 => 4,
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIV2_MODE_B => '0',
      RX_DIVRESET_TIME => B"00001",
      RX_EN_CTLE_RCAL_B => '0',
      RX_EN_HI_LR => '1',
      RX_EXT_RL_CTRL => B"000000000",
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"00",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_INT_DATAWIDTH => 0,
      RX_PMA_POWER_SAVE => '0',
      RX_PMA_RSV0 => X"0000",
      RX_PROGDIV_CFG => 0.000000,
      RX_PROGDIV_RATE => X"0001",
      RX_RESLOAD_CTRL => B"0000",
      RX_RESLOAD_OVRD => '0',
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 11,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"0100",
      RX_SUM_RESLOAD_CTRL => B"0011",
      RX_SUM_VCMTUNE => B"0110",
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"100",
      RX_TUNE_AFE_OS => B"00",
      RX_VREG_CTRL => B"101",
      RX_VREG_PDB => '1',
      RX_WIDEMODE_CDR => B"00",
      RX_WIDEMODE_CDR_GEN3 => B"00",
      RX_WIDEMODE_CDR_GEN4 => B"01",
      RX_XCLK_SEL => "RXDES",
      RX_XMODE_SEL => '0',
      SAMPLE_CLK_PHASE => '0',
      SAS_12G_MODE => '0',
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "Z",
      SRSTMODE => '0',
      TAPDLY_SET_TX => B"00",
      TEMPERATURE_PAR => B"0010",
      TERM_RCAL_CFG => B"100001000010001",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"8010",
      TXDLY_LCFG => X"0030",
      TXDRVBIAS_N => B"1010",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"6070",
      TXPHDLY_CFG1 => X"000F",
      TXPH_CFG => X"0723",
      TXPH_CFG2 => X"0000",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG => X"03DF",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '1',
      TXPI_CFG4 => '1',
      TXPI_CFG5 => B"000",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_LPM => '0',
      TXPI_PPM => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPI_VREFSEL => '0',
      TXPMARESET_TIME => B"00011",
      TXREFCLKDIV2_SEL => '0',
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 7,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 20,
      TX_DCC_LOOP_RST_CFG => X"0004",
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DEEMPH2 => B"000000",
      TX_DEEMPH3 => B"000000",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "DIRECT",
      TX_DRVMUX_CTRL => 2,
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_FABINT_USRCLK_FLOP => '0',
      TX_FIFO_BYP_EN => '0',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1011111",
      TX_MARGIN_FULL_1 => B"1011110",
      TX_MARGIN_FULL_2 => B"1011100",
      TX_MARGIN_FULL_3 => B"1011010",
      TX_MARGIN_FULL_4 => B"1011000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000101",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PHICAL_CFG0 => X"0000",
      TX_PHICAL_CFG1 => X"7E00",
      TX_PHICAL_CFG2 => X"0201",
      TX_PI_BIASSET => 0,
      TX_PI_IBIAS_MID => B"00",
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PMA_RSV0 => X"0008",
      TX_PREDRV_CTRL => 2,
      TX_PROGCLK_SEL => "CPLL",
      TX_PROGDIV_CFG => 20.000000,
      TX_PROGDIV_RATE => X"0001",
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => 4,
      TX_SAMPLE_PERIOD => B"111",
      TX_SARC_LPBK_ENB => '0',
      TX_SW_MEAS => B"00",
      TX_VREG_CTRL => B"000",
      TX_VREG_PDB => '0',
      TX_VREG_VREFSEL => B"00",
      TX_XCLK_SEL => "TXOUT",
      USB_BOTH_BURST_IDLE => '0',
      USB_BURSTMAX_U3WAKE => B"1111111",
      USB_BURSTMIN_U3WAKE => B"1100011",
      USB_CLK_COR_EQ_EN => '0',
      USB_EXT_CNTL => '1',
      USB_IDLEMAX_POLLING => B"1010111011",
      USB_IDLEMIN_POLLING => B"0100101011",
      USB_LFPSPING_BURST => B"000000101",
      USB_LFPSPOLLING_BURST => B"000110001",
      USB_LFPSPOLLING_IDLE_MS => B"000000100",
      USB_LFPSU1EXIT_BURST => B"000011101",
      USB_LFPSU2LPEXIT_BURST_MS => B"001100011",
      USB_LFPSU3WAKE_BURST_MS => B"111110011",
      USB_LFPS_TPERIOD => B"0011",
      USB_LFPS_TPERIOD_ACCURATE => '1',
      USB_MODE => '0',
      USB_PCIE_ERR_REP_DIS => '0',
      USB_PING_SATA_MAX_INIT => 21,
      USB_PING_SATA_MIN_INIT => 12,
      USB_POLL_SATA_MAX_BURST => 8,
      USB_POLL_SATA_MIN_BURST => 4,
      USB_RAW_ELEC => '0',
      USB_RXIDLE_P0_CTRL => '1',
      USB_TXIDLE_TUNE_ENABLE => '1',
      USB_U1_SATA_MAX_WAKE => 7,
      USB_U1_SATA_MIN_WAKE => 4,
      USB_U2_SAS_MAX_COM => 64,
      USB_U2_SAS_MIN_COM => 36,
      USE_PCS_CLK_PHASE_SEL => '0',
      Y_ALL_MODE => '0'
    )
        port map (
      BUFGTCE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_0\,
      BUFGTCEMASK(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_317\,
      BUFGTCEMASK(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_318\,
      BUFGTCEMASK(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_319\,
      BUFGTDIV(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_372\,
      BUFGTDIV(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_373\,
      BUFGTDIV(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_374\,
      BUFGTDIV(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_375\,
      BUFGTDIV(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_376\,
      BUFGTDIV(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_377\,
      BUFGTDIV(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_378\,
      BUFGTDIV(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_379\,
      BUFGTDIV(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_380\,
      BUFGTRESET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_1\,
      BUFGTRSTMASK(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_320\,
      BUFGTRSTMASK(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_321\,
      BUFGTRSTMASK(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_322\,
      CDRSTEPDIR => '0',
      CDRSTEPSQ => '0',
      CDRSTEPSX => '0',
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      CPLLFBCLKLOST => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_2\,
      CPLLFREQLOCK => '0',
      CPLLLOCK => in0,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => i_in_meta_reg,
      CPLLREFCLKLOST => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_4\,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => i_in_meta_reg_0,
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_207\,
      DMONITOROUT(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_208\,
      DMONITOROUT(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_209\,
      DMONITOROUT(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_210\,
      DMONITOROUT(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_211\,
      DMONITOROUT(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_212\,
      DMONITOROUT(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_213\,
      DMONITOROUT(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_214\,
      DMONITOROUT(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_215\,
      DMONITOROUT(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_216\,
      DMONITOROUT(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_217\,
      DMONITOROUT(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_218\,
      DMONITOROUT(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_219\,
      DMONITOROUT(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_220\,
      DMONITOROUT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_221\,
      DMONITOROUT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_222\,
      DMONITOROUTCLK => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_5\,
      DRPADDR(9 downto 8) => B"00",
      DRPADDR(7 downto 1) => i_in_meta_reg_2(6 downto 0),
      DRPADDR(0) => i_in_meta_reg_2(5),
      DRPCLK => drpclk_in(0),
      DRPDI(15 downto 0) => Q(15 downto 0),
      DRPDO(15 downto 0) => D(15 downto 0),
      DRPEN => DEN_O,
      DRPRDY => \gen_gtwizard_gthe4.drprdy_int\,
      DRPRST => '0',
      DRPWE => DWE_O,
      EYESCANDATAERROR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_7\,
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      FREQOS => '0',
      GTGREFCLK => '0',
      GTHRXN => gthrxn_in(0),
      GTHRXP => gthrxp_in(0),
      GTHTXN => gthtxn_out(0),
      GTHTXP => gthtxp_out(0),
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTPOWERGOOD => \^gen_gtwizard_gthe4.gtpowergood_int\,
      GTREFCLK0 => gtrefclk0_in(0),
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_11\,
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      GTRXRESETSEL => '0',
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => \gen_gtwizard_gthe4.gttxreset_int\,
      GTTXRESETSEL => '0',
      INCPCTRL => '0',
      LOOPBACK(2 downto 0) => B"000",
      PCIEEQRXEQADAPTDONE => '0',
      PCIERATEGEN3 => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_12\,
      PCIERATEIDLE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_13\,
      PCIERATEQPLLPD(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_303\,
      PCIERATEQPLLPD(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_304\,
      PCIERATEQPLLRESET(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_305\,
      PCIERATEQPLLRESET(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_306\,
      PCIERSTIDLE => '0',
      PCIERSTTXSYNCSTART => '0',
      PCIESYNCTXSYNCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_14\,
      PCIEUSERGEN3RDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_15\,
      PCIEUSERPHYSTATUSRST => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_16\,
      PCIEUSERRATEDONE => '0',
      PCIEUSERRATESTART => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_17\,
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDOUT(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_239\,
      PCSRSVDOUT(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_240\,
      PCSRSVDOUT(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_241\,
      PCSRSVDOUT(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_242\,
      PCSRSVDOUT(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_243\,
      PCSRSVDOUT(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_244\,
      PCSRSVDOUT(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_245\,
      PCSRSVDOUT(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_246\,
      PCSRSVDOUT(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_247\,
      PCSRSVDOUT(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_248\,
      PCSRSVDOUT(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_249\,
      PCSRSVDOUT(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_250\,
      PCSRSVDOUT(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_251\,
      PCSRSVDOUT(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_252\,
      PCSRSVDOUT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_253\,
      PCSRSVDOUT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_254\,
      PHYSTATUS => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_18\,
      PINRSRVDAS(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_255\,
      PINRSRVDAS(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_256\,
      PINRSRVDAS(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_257\,
      PINRSRVDAS(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_258\,
      PINRSRVDAS(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_259\,
      PINRSRVDAS(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_260\,
      PINRSRVDAS(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_261\,
      PINRSRVDAS(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_262\,
      PINRSRVDAS(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_263\,
      PINRSRVDAS(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_264\,
      PINRSRVDAS(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_265\,
      PINRSRVDAS(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_266\,
      PINRSRVDAS(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_267\,
      PINRSRVDAS(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_268\,
      PINRSRVDAS(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_269\,
      PINRSRVDAS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_270\,
      POWERPRESENT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_19\,
      QPLL0CLK => '0',
      QPLL0FREQLOCK => '0',
      QPLL0REFCLK => '0',
      QPLL1CLK => '0',
      QPLL1FREQLOCK => '0',
      QPLL1REFCLK => '0',
      RESETEXCEPTION => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_20\,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXAFECFOKEN => '1',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => rxbufstatus_out(0),
      RXBUFSTATUS(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_324\,
      RXBUFSTATUS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_325\,
      RXBYTEISALIGNED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_21\,
      RXBYTEREALIGN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_22\,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => rxcdrlock_out(0),
      RXCDROVRDEN => '0',
      RXCDRPHDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_24\,
      RXCDRRESET => '0',
      RXCHANBONDSEQ => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_25\,
      RXCHANISALIGNED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_26\,
      RXCHANREALIGN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_27\,
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_329\,
      RXCHBONDO(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_330\,
      RXCHBONDO(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_331\,
      RXCHBONDO(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_332\,
      RXCHBONDO(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_333\,
      RXCHBONDSLAVE => '0',
      RXCKCALDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_28\,
      RXCKCALRESET => '0',
      RXCKCALSTART(6 downto 0) => B"0000000",
      RXCLKCORCNT(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      RXCOMINITDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_29\,
      RXCOMMADET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_30\,
      RXCOMMADETEN => '1',
      RXCOMSASDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_31\,
      RXCOMWAKEDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_32\,
      RXCTRL0(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_271\,
      RXCTRL0(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_272\,
      RXCTRL0(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_273\,
      RXCTRL0(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_274\,
      RXCTRL0(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_275\,
      RXCTRL0(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_276\,
      RXCTRL0(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_277\,
      RXCTRL0(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_278\,
      RXCTRL0(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_279\,
      RXCTRL0(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_280\,
      RXCTRL0(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_281\,
      RXCTRL0(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_282\,
      RXCTRL0(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_283\,
      RXCTRL0(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_284\,
      RXCTRL0(1 downto 0) => rxctrl0_out(1 downto 0),
      RXCTRL1(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_287\,
      RXCTRL1(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_288\,
      RXCTRL1(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_289\,
      RXCTRL1(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_290\,
      RXCTRL1(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_291\,
      RXCTRL1(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_292\,
      RXCTRL1(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_293\,
      RXCTRL1(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_294\,
      RXCTRL1(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_295\,
      RXCTRL1(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_296\,
      RXCTRL1(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_297\,
      RXCTRL1(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_298\,
      RXCTRL1(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_299\,
      RXCTRL1(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_300\,
      RXCTRL1(1 downto 0) => rxctrl1_out(1 downto 0),
      RXCTRL2(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_340\,
      RXCTRL2(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_341\,
      RXCTRL2(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_342\,
      RXCTRL2(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_343\,
      RXCTRL2(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_344\,
      RXCTRL2(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_345\,
      RXCTRL2(1 downto 0) => rxctrl2_out(1 downto 0),
      RXCTRL3(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_348\,
      RXCTRL3(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_349\,
      RXCTRL3(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_350\,
      RXCTRL3(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_351\,
      RXCTRL3(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_352\,
      RXCTRL3(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_353\,
      RXCTRL3(1 downto 0) => rxctrl3_out(1 downto 0),
      RXDATA(127) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_79\,
      RXDATA(126) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_80\,
      RXDATA(125) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_81\,
      RXDATA(124) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_82\,
      RXDATA(123) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_83\,
      RXDATA(122) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_84\,
      RXDATA(121) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_85\,
      RXDATA(120) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_86\,
      RXDATA(119) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_87\,
      RXDATA(118) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_88\,
      RXDATA(117) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_89\,
      RXDATA(116) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_90\,
      RXDATA(115) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_91\,
      RXDATA(114) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_92\,
      RXDATA(113) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_93\,
      RXDATA(112) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_94\,
      RXDATA(111) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_95\,
      RXDATA(110) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_96\,
      RXDATA(109) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_97\,
      RXDATA(108) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_98\,
      RXDATA(107) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_99\,
      RXDATA(106) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_100\,
      RXDATA(105) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_101\,
      RXDATA(104) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_102\,
      RXDATA(103) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_103\,
      RXDATA(102) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_104\,
      RXDATA(101) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_105\,
      RXDATA(100) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_106\,
      RXDATA(99) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_107\,
      RXDATA(98) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_108\,
      RXDATA(97) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_109\,
      RXDATA(96) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_110\,
      RXDATA(95) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_111\,
      RXDATA(94) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_112\,
      RXDATA(93) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_113\,
      RXDATA(92) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_114\,
      RXDATA(91) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_115\,
      RXDATA(90) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_116\,
      RXDATA(89) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_117\,
      RXDATA(88) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_118\,
      RXDATA(87) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_119\,
      RXDATA(86) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_120\,
      RXDATA(85) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_121\,
      RXDATA(84) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_122\,
      RXDATA(83) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_123\,
      RXDATA(82) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_124\,
      RXDATA(81) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_125\,
      RXDATA(80) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_126\,
      RXDATA(79) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_127\,
      RXDATA(78) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_128\,
      RXDATA(77) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_129\,
      RXDATA(76) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_130\,
      RXDATA(75) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_131\,
      RXDATA(74) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_132\,
      RXDATA(73) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_133\,
      RXDATA(72) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_134\,
      RXDATA(71) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_135\,
      RXDATA(70) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_136\,
      RXDATA(69) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_137\,
      RXDATA(68) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_138\,
      RXDATA(67) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_139\,
      RXDATA(66) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_140\,
      RXDATA(65) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_141\,
      RXDATA(64) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_142\,
      RXDATA(63) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_143\,
      RXDATA(62) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_144\,
      RXDATA(61) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_145\,
      RXDATA(60) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_146\,
      RXDATA(59) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_147\,
      RXDATA(58) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_148\,
      RXDATA(57) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_149\,
      RXDATA(56) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_150\,
      RXDATA(55) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_151\,
      RXDATA(54) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_152\,
      RXDATA(53) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_153\,
      RXDATA(52) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_154\,
      RXDATA(51) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_155\,
      RXDATA(50) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_156\,
      RXDATA(49) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_157\,
      RXDATA(48) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_158\,
      RXDATA(47) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_159\,
      RXDATA(46) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_160\,
      RXDATA(45) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_161\,
      RXDATA(44) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_162\,
      RXDATA(43) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_163\,
      RXDATA(42) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_164\,
      RXDATA(41) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_165\,
      RXDATA(40) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_166\,
      RXDATA(39) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_167\,
      RXDATA(38) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_168\,
      RXDATA(37) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_169\,
      RXDATA(36) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_170\,
      RXDATA(35) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_171\,
      RXDATA(34) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_172\,
      RXDATA(33) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_173\,
      RXDATA(32) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_174\,
      RXDATA(31) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_175\,
      RXDATA(30) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_176\,
      RXDATA(29) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_177\,
      RXDATA(28) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_178\,
      RXDATA(27) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_179\,
      RXDATA(26) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_180\,
      RXDATA(25) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_181\,
      RXDATA(24) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_182\,
      RXDATA(23) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_183\,
      RXDATA(22) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_184\,
      RXDATA(21) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_185\,
      RXDATA(20) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_186\,
      RXDATA(19) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_187\,
      RXDATA(18) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_188\,
      RXDATA(17) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_189\,
      RXDATA(16) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_190\,
      RXDATA(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      RXDATAEXTENDRSVD(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_356\,
      RXDATAEXTENDRSVD(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_357\,
      RXDATAEXTENDRSVD(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_358\,
      RXDATAEXTENDRSVD(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_359\,
      RXDATAEXTENDRSVD(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_360\,
      RXDATAEXTENDRSVD(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_361\,
      RXDATAEXTENDRSVD(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_362\,
      RXDATAEXTENDRSVD(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_363\,
      RXDATAVALID(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_309\,
      RXDATAVALID(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_310\,
      RXDFEAGCCTRL(1 downto 0) => B"01",
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECFOKFCNUM(3 downto 0) => B"1101",
      RXDFECFOKFEN => '0',
      RXDFECFOKFPULSE => '0',
      RXDFECFOKHOLD => '0',
      RXDFECFOKOVREN => '0',
      RXDFEKHHOLD => '0',
      RXDFEKHOVRDEN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFETAP10HOLD => '0',
      RXDFETAP10OVRDEN => '0',
      RXDFETAP11HOLD => '0',
      RXDFETAP11OVRDEN => '0',
      RXDFETAP12HOLD => '0',
      RXDFETAP12OVRDEN => '0',
      RXDFETAP13HOLD => '0',
      RXDFETAP13OVRDEN => '0',
      RXDFETAP14HOLD => '0',
      RXDFETAP14OVRDEN => '0',
      RXDFETAP15HOLD => '0',
      RXDFETAP15OVRDEN => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFETAP6HOLD => '0',
      RXDFETAP6OVRDEN => '0',
      RXDFETAP7HOLD => '0',
      RXDFETAP7OVRDEN => '0',
      RXDFETAP8HOLD => '0',
      RXDFETAP8OVRDEN => '0',
      RXDFETAP9HOLD => '0',
      RXDFETAP9OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEXYDEN => '1',
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_33\,
      RXELECIDLE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_34\,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXEQTRAINING => '0',
      RXGEARBOXSLIP => '0',
      RXHEADER(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_334\,
      RXHEADER(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_335\,
      RXHEADER(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_336\,
      RXHEADER(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_337\,
      RXHEADER(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_338\,
      RXHEADER(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_339\,
      RXHEADERVALID(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_311\,
      RXHEADERVALID(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_312\,
      RXLATCLK => '0',
      RXLFPSTRESETDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_35\,
      RXLFPSU2LPEXITDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_36\,
      RXLFPSU3WAKEDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_37\,
      RXLPMEN => '1',
      RXLPMGCHOLD => '0',
      RXLPMGCOVRDEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXLPMOSHOLD => '0',
      RXLPMOSOVRDEN => '0',
      RXMCOMMAALIGNEN => rxmcommaalignen_in(0),
      RXMONITOROUT(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_364\,
      RXMONITOROUT(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_365\,
      RXMONITOROUT(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_366\,
      RXMONITOROUT(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_367\,
      RXMONITOROUT(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_368\,
      RXMONITOROUT(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_369\,
      RXMONITOROUT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_370\,
      RXMONITOROUT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_371\,
      RXMONITORSEL(1 downto 0) => B"00",
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_38\,
      RXOSINTSTARTED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_39\,
      RXOSINTSTROBEDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_40\,
      RXOSINTSTROBESTARTED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_41\,
      RXOSOVRDEN => '0',
      RXOUTCLK => \^rxoutclk_out\(0),
      RXOUTCLKFABRIC => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_43\,
      RXOUTCLKPCS => rxoutclkpcs_out(0),
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => rxmcommaalignen_in(0),
      RXPCSRESET => '0',
      RXPD(1) => RXPD(0),
      RXPD(0) => RXPD(0),
      RXPHALIGN => '0',
      RXPHALIGNDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_45\,
      RXPHALIGNEN => '0',
      RXPHALIGNERR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_46\,
      RXPHDLYPD => '1',
      RXPHDLYRESET => '0',
      RXPHOVRDEN => '0',
      RXPLLCLKSEL(1 downto 0) => B"00",
      RXPMARESET => '0',
      RXPMARESETDONE => gtwiz_userclk_rx_active_out(0),
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_48\,
      RXPRBSLOCKED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_49\,
      RXPRBSSEL(3 downto 0) => B"0000",
      RXPRGDIVRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_50\,
      RXPROGDIVRESET => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      RXQPIEN => '0',
      RXQPISENN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_51\,
      RXQPISENP => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_52\,
      RXRATE(2 downto 1) => B"00",
      RXRATE(0) => RXRATE(0),
      RXRATEDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_53\,
      RXRATEMODE => RXRATE(0),
      RXRECCLKOUT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_54\,
      RXRESETDONE => rxresetdone_out(0),
      RXSLIDE => '0',
      RXSLIDERDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_56\,
      RXSLIPDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_57\,
      RXSLIPOUTCLK => '0',
      RXSLIPOUTCLKRDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_58\,
      RXSLIPPMA => '0',
      RXSLIPPMARDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_59\,
      RXSTARTOFSEQ(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_313\,
      RXSTARTOFSEQ(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_314\,
      RXSTATUS(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_326\,
      RXSTATUS(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_327\,
      RXSTATUS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_328\,
      RXSYNCALLIN => '0',
      RXSYNCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_60\,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_61\,
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXTERMINATION => '0',
      RXUSERRDY => \gen_gtwizard_gthe4.rxuserrdy_int\,
      RXUSRCLK => rxusrclk_in(0),
      RXUSRCLK2 => rxusrclk_in(0),
      RXVALID => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_62\,
      SIGVALIDCLK => '0',
      TSTIN(19 downto 0) => B"00000000000000000000",
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '1',
      TXBUFSTATUS(1) => txbufstatus_out(0),
      TXBUFSTATUS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_316\,
      TXCOMFINISH => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_63\,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXCTRL0(15 downto 2) => B"00000000000000",
      TXCTRL0(1 downto 0) => txctrl0_in(1 downto 0),
      TXCTRL1(15 downto 2) => B"00000000000000",
      TXCTRL1(1 downto 0) => txctrl1_in(1 downto 0),
      TXCTRL2(7 downto 2) => B"000000",
      TXCTRL2(1 downto 0) => txctrl2_in(1 downto 0),
      TXDATA(127 downto 16) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      TXDATA(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      TXDATAEXTENDRSVD(7 downto 0) => B"00000000",
      TXDCCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_64\,
      TXDCCFORCESTART => '0',
      TXDCCRESET => '0',
      TXDEEMPH(1 downto 0) => B"00",
      TXDETECTRX => '0',
      TXDIFFCTRL(4 downto 0) => B"11000",
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_65\,
      TXDLYUPDOWN => '0',
      TXELECIDLE => txelecidle_in(0),
      TXHEADER(5 downto 0) => B"000000",
      TXINHIBIT => '0',
      TXLATCLK => '0',
      TXLFPSTRESET => '0',
      TXLFPSU2LPEXIT => '0',
      TXLFPSU3WAKE => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXMUXDCDEXHOLD => '0',
      TXMUXDCDORWREN => '0',
      TXONESZEROS => '0',
      TXOUTCLK => \^txoutclk_out\(0),
      TXOUTCLKFABRIC => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_67\,
      TXOUTCLKPCS => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_68\,
      TXOUTCLKSEL(2 downto 0) => i_in_meta_reg_1(2 downto 0),
      TXPCSRESET => '0',
      TXPD(1) => txelecidle_in(0),
      TXPD(0) => txelecidle_in(0),
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_69\,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '1',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_70\,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '0',
      TXPIPPMSTEPSIZE(4 downto 0) => B"00000",
      TXPISOPD => '0',
      TXPLLCLKSEL(1 downto 0) => B"00",
      TXPMARESET => '0',
      TXPMARESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_71\,
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(3 downto 0) => B"0000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRGDIVRESETDONE => cpllpd_int_reg,
      TXPROGDIVRESET => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      TXQPIBIASEN => '0',
      TXQPISENN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_73\,
      TXQPISENP => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_74\,
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_75\,
      TXRATEMODE => '0',
      TXRESETDONE => txresetdone_out(0),
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_77\,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_78\,
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => \gen_gtwizard_gthe4.txuserrdy_int\,
      TXUSRCLK => rxusrclk_in(0),
      TXUSRCLK2 => rxusrclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_delay_powergood is
  port (
    \out\ : out STD_LOGIC;
    RXPD : out STD_LOGIC_VECTOR ( 0 to 0 );
    RXRATE : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\ : in STD_LOGIC;
    rxpd_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_delay_powergood : entity is "gtwizard_ultrascale_v1_7_9_gthe4_delay_powergood";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_delay_powergood;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_delay_powergood is
  signal \gen_powergood_delay.int_pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "no";
  signal \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.intclk_rrst_n_r\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "no";
  signal \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute async_reg of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.pwr_on_fsm\ : signal is "no";
  signal \gen_powergood_delay.wait_cnt\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of \gen_powergood_delay.wait_cnt\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.wait_cnt\ : signal is "no";
  signal \gen_powergood_delay.wait_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.wait_cnt[8]_i_1_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[5]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[6]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[7]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[8]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "no";
begin
  \out\ <= \gen_powergood_delay.pwr_on_fsm\;
\gen_powergood_delay.int_pwr_on_fsm_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      I1 => \gen_powergood_delay.wait_cnt\(7),
      O => \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\
    );
\gen_powergood_delay.int_pwr_on_fsm_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => '1',
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\,
      Q => \gen_powergood_delay.int_pwr_on_fsm\
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => '1',
      Q => \gen_powergood_delay.intclk_rrst_n_r\(0)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(0),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(1)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(1),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(2)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(2),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(3)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(3),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(4)
    );
\gen_powergood_delay.pwr_on_fsm_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => '1',
      D => \gen_powergood_delay.int_pwr_on_fsm\,
      Q => \gen_powergood_delay.pwr_on_fsm\,
      R => '0'
    );
\gen_powergood_delay.wait_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      I1 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.wait_cnt[0]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      O => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.wait_cnt[0]_i_1_n_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(4),
      Q => \gen_powergood_delay.wait_cnt\(0),
      R => '0'
    );
\gen_powergood_delay.wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(0),
      Q => \gen_powergood_delay.wait_cnt\(1),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(1),
      Q => \gen_powergood_delay.wait_cnt\(2),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(2),
      Q => \gen_powergood_delay.wait_cnt\(3),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(3),
      Q => \gen_powergood_delay.wait_cnt\(4),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(4),
      Q => \gen_powergood_delay.wait_cnt\(5),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(5),
      Q => \gen_powergood_delay.wait_cnt\(6),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(6),
      Q => \gen_powergood_delay.wait_cnt\(7),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(7),
      Q => \gen_powergood_delay.wait_cnt\(8),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      O => RXRATE(0)
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rxpd_in(0),
      I1 => \gen_powergood_delay.pwr_on_fsm\,
      O => RXPD(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer is
  port (
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync2_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer : entity is "gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal \rst_in_out_i_1__0_n_0\ : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => '1',
      Q => rst_in_meta
    );
\rst_in_out_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_in_sync2_reg_0,
      O => \rst_in_out_i_1__0_n_0\
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync3,
      Q => gtwiz_reset_rx_done_out(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_20 is
  port (
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync2_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_20 : entity is "gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_20;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_20 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_out_i_1_n_0 : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => '1',
      Q => rst_in_meta
    );
rst_in_out_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_in_sync2_reg_0,
      O => rst_in_out_i_1_n_0
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync3,
      Q => gtwiz_reset_tx_done_out(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer is
  port (
    gtwiz_reset_all_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_all_in(0),
      Q => gtwiz_reset_all_sync
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_14 is
  port (
    gtwiz_reset_rx_any_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : in STD_LOGIC;
    rst_in_out_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_14 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_14;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_14 is
  signal gtwiz_reset_rx_any : STD_LOGIC;
  signal \^gtwiz_reset_rx_any_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_rx_any_sync <= \^gtwiz_reset_rx_any_sync\;
pllreset_rx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^gtwiz_reset_rx_any_sync\,
      I4 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
rst_in_meta_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rst_in_out_reg_0,
      I1 => gtwiz_reset_rx_datapath_in(0),
      I2 => rst_in_out_reg_1,
      O => gtwiz_reset_rx_any
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_rx_any,
      Q => \^gtwiz_reset_rx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_15 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_15 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_15;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_15 is
  signal rst_in0_0 : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
\rst_in_meta_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtwiz_reset_rx_datapath_in(0),
      I1 => rst_in_out_reg_0,
      O => rst_in0_0
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in0_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in0_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in0_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in0_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in0_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_16 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_meta_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_16 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_16;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_16 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in_meta_reg_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in_meta_reg_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_17 is
  port (
    gtwiz_reset_tx_any_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_17 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_17;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_17 is
  signal gtwiz_reset_tx_any : STD_LOGIC;
  signal \^gtwiz_reset_tx_any_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_tx_any_sync <= \^gtwiz_reset_tx_any_sync\;
pllreset_tx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^gtwiz_reset_tx_any_sync\,
      I4 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
\rst_in_meta_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtwiz_reset_tx_datapath_in(0),
      I1 => rst_in_out_reg_0,
      O => gtwiz_reset_tx_any
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_tx_any,
      Q => \^gtwiz_reset_tx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_18 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_18 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_18;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_18 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_19 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_meta_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_19 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_19;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_19 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in_meta_reg_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in_meta_reg_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_21 is
  port (
    rst_in_out_reg_0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_21 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_21;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_21 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in0,
      Q => rst_in_out_reg_0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_23 is
  port (
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_23 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_23;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_23 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_in_meta
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => '1',
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => '1',
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => '1',
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_24 is
  port (
    cal_on_tx_reset_in_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_24 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_24;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_24 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => RESET_IN,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => RESET_IN,
      Q => cal_on_tx_reset_in_sync
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => RESET_IN,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => RESET_IN,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => RESET_IN,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_31 is
  port (
    rst_in_out : out STD_LOGIC;
    txoutclkmon : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_31 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_31;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_31 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => '0',
      PRE => \out\,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync3,
      PRE => \out\,
      Q => rst_in_out
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_meta,
      PRE => \out\,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync1,
      PRE => \out\,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync2,
      PRE => \out\,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_clocking is
  port (
    gtrefclk_out : out STD_LOGIC;
    userclk2 : out STD_LOGIC;
    userclk : out STD_LOGIC;
    rxuserclk2 : out STD_LOGIC;
    gtrefclk_p : in STD_LOGIC;
    gtrefclk_n : in STD_LOGIC;
    txoutclk : in STD_LOGIC;
    rxoutclk : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_clocking : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_clocking";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_clocking;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_clocking is
  signal \<const1>\ : STD_LOGIC;
  signal GND_2 : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal NLW_ibufds_gtrefclk_ODIV2_UNCONNECTED : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of ibufds_gtrefclk : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of rxrecclk_bufg_inst : label is "MLO";
  attribute box_type of rxrecclk_bufg_inst : label is "PRIMITIVE";
  attribute OPT_MODIFIED of usrclk2_bufg_inst : label is "MLO";
  attribute box_type of usrclk2_bufg_inst : label is "PRIMITIVE";
  attribute OPT_MODIFIED of usrclk_bufg_inst : label is "MLO";
  attribute box_type of usrclk_bufg_inst : label is "PRIMITIVE";
begin
  \^lopt\ <= lopt_2;
  \^lopt_1\ <= lopt_3;
  \^lopt_2\ <= lopt_4;
  \^lopt_3\ <= lopt_5;
  lopt <= \<const1>\;
  lopt_1 <= GND_2;
GND_1: unisim.vcomponents.GND
     port map (
      G => GND_2
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
ibufds_gtrefclk: unisim.vcomponents.IBUFDS_GTE4
    generic map(
      REFCLK_EN_TX_PATH => '0',
      REFCLK_HROW_CK_SEL => B"00",
      REFCLK_ICNTL_RX => B"00"
    )
        port map (
      CEB => '0',
      I => gtrefclk_p,
      IB => gtrefclk_n,
      O => gtrefclk_out,
      ODIV2 => NLW_ibufds_gtrefclk_ODIV2_UNCONNECTED
    );
rxrecclk_bufg_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt\,
      CEMASK => '0',
      CLR => \^lopt_1\,
      CLRMASK => '0',
      DIV(2 downto 0) => B"000",
      I => rxoutclk,
      O => rxuserclk2
    );
usrclk2_bufg_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt_2\,
      CEMASK => '0',
      CLR => \^lopt_3\,
      CLRMASK => '0',
      DIV(2 downto 0) => B"000",
      I => txoutclk,
      O => userclk2
    );
usrclk_bufg_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt_2\,
      CEMASK => '0',
      CLR => \^lopt_3\,
      CLRMASK => '0',
      DIV(2 downto 0) => B"001",
      I => txoutclk,
      O => userclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync is
  port (
    reset_out : out STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    gtwiz_reset_rx_done_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_rx_done_out(0),
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage1,
      PRE => gtwiz_reset_rx_done_out(0),
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage2,
      PRE => gtwiz_reset_rx_done_out(0),
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage3,
      PRE => gtwiz_reset_rx_done_out(0),
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage4,
      PRE => gtwiz_reset_rx_done_out(0),
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_0 is
  port (
    gtwiz_reset_rx_done_out_int_reg0 : out STD_LOGIC;
    reset_out : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_0 : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_0;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_0 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  signal rxreset_int : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
gtwiz_reset_rx_done_out_int_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxreset_int,
      I1 => reset_out,
      O => gtwiz_reset_rx_done_out_int_reg0
    );
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      PRE => SR(0),
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage1,
      PRE => SR(0),
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage2,
      PRE => SR(0),
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage3,
      PRE => SR(0),
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage4,
      PRE => SR(0),
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => rxreset_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_1 is
  port (
    gtwiz_reset_tx_done_out_int_reg0 : out STD_LOGIC;
    gtwiz_reset_tx_done_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    reset_sync5_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_1 : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_1;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_1 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  signal txreset_int : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
gtwiz_reset_tx_done_out_int_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => txreset_int,
      I1 => gtwiz_reset_tx_done_out(0),
      O => gtwiz_reset_tx_done_out_int_reg0
    );
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => '0',
      PRE => reset_sync5_0(0),
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage1,
      PRE => reset_sync5_0(0),
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage2,
      PRE => reset_sync5_0(0),
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage3,
      PRE => reset_sync5_0(0),
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage4,
      PRE => reset_sync5_0(0),
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => txreset_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_2 is
  port (
    reset_out : out STD_LOGIC;
    userclk2 : in STD_LOGIC;
    enablealign : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_2 : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_2;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_2 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => '0',
      PRE => enablealign,
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage1,
      PRE => enablealign,
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage2,
      PRE => enablealign,
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage3,
      PRE => enablealign,
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage4,
      PRE => enablealign,
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_resets is
  port (
    pma_reset_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_resets : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_resets";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_resets;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_resets is
  signal pma_reset_pipe : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg : string;
  attribute async_reg of pma_reset_pipe : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \pma_reset_pipe_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[1]\ : label is std.standard.true;
  attribute KEEP of \pma_reset_pipe_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[2]\ : label is std.standard.true;
  attribute KEEP of \pma_reset_pipe_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[3]\ : label is std.standard.true;
  attribute KEEP of \pma_reset_pipe_reg[3]\ : label is "yes";
begin
  pma_reset_out <= pma_reset_pipe(3);
\pma_reset_pipe_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => '0',
      PRE => reset,
      Q => pma_reset_pipe(0)
    );
\pma_reset_pipe_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pma_reset_pipe(0),
      PRE => reset,
      Q => pma_reset_pipe(1)
    );
\pma_reset_pipe_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pma_reset_pipe(1),
      PRE => reset,
      Q => pma_reset_pipe(2)
    );
\pma_reset_pipe_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pma_reset_pipe(2),
      PRE => reset,
      Q => pma_reset_pipe(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sync_block is
  port (
    resetdone : out STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sync_block : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sync_block";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sync_block;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sync_block is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => resetdone,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
WrLPAmevOeee/HiaIGgPKffTsGjPw79Mvhb1LvIE3IQs20r9+LQOoFGpfUylEN1UW2O2frWdS04S
72SDyqvJ5A==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
C57Uh05FvDEJaXQ4H8lC5UbDO/jg7m+45NOtD4cM+eEYb3jcEPXS/mMv8e0ZOAe/mg7S5VXmkWr7
VEk0dR5AU4kxRj4XjFKlvVLZkhNdXiS3LQk/EziN2GSKJjjDKBkNHEfhYIGF1ZkOpC43O4yuYrxk
CIWTpVXywZi8wCaExe8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lnTbrZfs2R120YpSyobtyskobEgxZSAlXnUQXw1gJpszgY/hqhzTy3v0ru7GipkY6qPoEcZwNnVX
iD7GpCBRhqKix8pqMugQ1kvNhkn1r2YRhmA6XHA0ry90LNrf+n9uqlf476IBJTLTd3uu4ZngV06I
QvBbiq8tjaP25el1krCHHl5rfNirhuwiDDOMI2E116k0hSU8spCYQ0rZ4zCPJqOKT+fAtz1I+L2I
7khRnsRzR+YQ1RpBojQPxfqkEiv3A1XZQAUu2jSrW9PWm/3IpjLtJkZmcI7pciYLWv6MsTfFOhxV
6plNRVK33O7OxS/zjPhtulkG1IT36qOdQJ/Taw==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
NYPBrFjA8rEwnRj94/W5n/OoJJ3VW9KspqmB8LGhkba5zTpRXGx5cP5VSAONdwboNqGe1cRhXJpS
mEHlKqR0glqNIxnLFETHEfkwnm/8dMDrYX6GKlEZVWbhg4uvlJIq7o63AhclqIqjyA+EUIWFI9av
c/Cg2WZkvMEk5Voduuli2eqGDoNjtmDUO4UdgeH75LdFY+E+U4xGGx2EjuMxwi6MtgMAzDD+P/gb
2nE3Cf73IZGJnwsh0ov4Y7OeTZ3lhbpUZqjEbOmWRvr+qHsDr7W/qKnJlzCwft/TK1nwPSkQvDoO
Sh4iuY6J4CC2wm95ser/gBAkQRbDLCyN6r+p6Q==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
l8u9KWR7K0iPE4cKBtlWMJgIHngboNXFVNkkmZ6xHn0dciEOTcoZJ47OzbolWOOFGMusDRe3wPtf
ExmCTLetP1a5jaZMnwKNMmVJqq0v1MCXmQo7CRSSvmjqubldjetWzfvokwLk6MZBAh7O+uM2lRVg
2JUh5JSpOyhotZWrrds=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
sS8d+5TDoy1zTTZMk5jun5fAGkESRFp8QMV8vg1sxwTYGe/MJptNpwEltS6HAqGJ0yAsHgTGiwbT
+PlF6ZE7GdA3glLDui13HfwGjVy0dNgtbTeWYb0FHGMjNDSJfT/IEaYDdKr1JpgrZJPIOQ7HrQF6
YMldqxFOawfLh/OhhNaa5tKLjc6+CsSrjpDc2xu/XL01G1T40M44u9ezedVs8kEEFbhhJoSZJr+R
Ylnota7Y4vr97XPxV540BG16z5uWCTfxzmtqjY0jRsdmMdWnhPVEemtBUdyBgpquhyWigLjIdd+m
9FytOvuiYqx/QxlsxkfK+SGt5NTbSf8tnbpcTg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jNC3g1ETgClEMyVRhJ9X1s0X3KSfCdTvdZ0hojJSjoINg4/IQZvPSTnm6KvDNN/9PD4ErCjmDDOV
7sMbtgU6WCbq/U9qhyKK/PWjXyTgOd32u9xnMP6sNlms5y7haCan/c0J3oVpTutiV6FVgEClXJfB
n6wb0JyxR6eXI1RBZNNu4xSis1Eylp63Pg2jds0dA3HV1PfmkSmZ2llTUpuUh9dt5hBDsgevFCqq
lEiJByppRy8Qv3L8bbNSl4LQSQfiGho07tKxnCrEOqJG7yd5jckcWNgwK4ONAZrBPYPjgPr/6etW
42E/gtZfx84l0bOSgB+lTAvbVJ/HXcEJ+ULNJQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
pTLqFXpPpE2wsvVFAPd6keg/FFvC68hyF9vLqKPMM2rj+6kUgPBCKgz90mreQi2fbuua+uvx6l++
PnxknxaYB9TXxHfRJsyoZX/lDaUDvlgNy3lgZ10JP/sGNlu8DMEiANoLx2Ohda9e4aq9Dcpr3IWp
CBAzAaUYSGBBZlIxhN0o1NGemu0bHisB4FMqqN144xTFb3G/ofll70V6WbXVqq4JSE85mg9m8Sny
Mylfwhg7XM4vQBhWx1WmUxD19oquKtZeWYm8xJ/0FtlO/dZW/v/IrTsBHO+g31Tuc4Yeq02xEa1c
lAadhPvCyPFXNR39xVwlTKf8TjWKchWjriUEHA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Mz18GBawyyJpgag5k/ejGuWP7010DXxbJmmL/KB398ON6rHGp/E040EN7rcmiOjYamjthKi+JJ2H
Tsnh2qF0B/TBwgXWQfN04JV3tPSOr334V4HruGr6OWUGQAHJKJsH0QNDci9vwkafL+ZLz1+0JhRU
Gw+LKI/lB6iQ5sxRT75gHKPtr4swUQdSkdcS9UFHulKsKMJPsSMMQnlVkHPnlvM3c5gHCbWM1V/+
GXVuzNWNhwqGZz8iUOKWTw2IVwb2FoqM8OcImKR2VhTloz8FFMN3uYbLd6PqzMrb/IOKBNzLq6ZA
HllfEYb6sxyvg7DpPdUkiMIe4F4KLLEgaFkhGw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 115904)
`protect data_block
c58yjugdZYmn84Av7d07TTyAQWFum8R/xpCo560kGQ1VA3vY2Mvix36NFzNygVduqpBITKMDktcY
mUMirvAhk3Jh2NBcZvsiv/WImHmLB8Bdtl9Y1Wa0a6C696It5AOI2G26Oi63eclzHfSDii6Ml+Fx
kiD1P9+g91Pm2GLR4B8Ne7QcvtTMX7mrclNPWNaJAuAzXkH9GbR6cPYPsUZYAhwsROHEdmG/bz+X
HUgPZj5HKPed7gxQcNmiZ47IwLV7AST7+n7Uco4oZwb8YjIwSIzyvnfViVomBHjZIOM4ED9yr2+g
CFtQ3eCN+1mPncULLylqN/m+Q/JTMCSaUtBmNQj2nTRNzMK6++CYqhPTZq79vtudIXAOeAQQ1W/J
RTfAmrdRO/BV0s8Z9vMKx+HrTZrs8Ps1isCnqDV64NH/GDDSJGsCXYN1OAPqhI4OC3K1T2vHTdiu
ynhpaVQwTmGTModFpFug9KrCPhgsY+nEM98vudkvz/AX6hkgOl+8bPPZAnXxCSccrEh9cVSP3t19
lPtiU70bG4DNX34IVwjMyNeHR8ucUcL47YtBHkYmoHVanib2ZTft1NjXHZHhXUx4XuMXR5outukx
GnqioHeriKjMD8yBdn1xv1Nijdjaei/pT15hg4w9vn1JcF9UXDwZQpenWaGMD+7b89bjcLSbL11E
ykaapBkthbI7P2om5nXlPb5Apk6OvP3L0fyrdXsLBLkeRRsUCvg8i+88J0yh4cPpMkkgNYepcLN0
I5K4u0pn8tZTmXLRZkKBkSASUdcUZHNII3eBDhiHnAAc6uQmolaItWbjI4e1L2AdE8tlU/J2RzTm
YHwYrbV5Q1iam7q5MsP2RX8ISbIHCcePzOiZIFUVQLmkHT0//Tivc8Own0B15UrY/e8DLJeqgKMS
wgPcx4M52+vspYYnAZMYMjjVXXsWyKKx3YbiCe9BXIPx/iOmnZ5KmGGBEc/L2C2XeZ4G5gOA2HBk
4DEIpdXoHvVbi1uXbyc5eQM1uDfhscfU9srMVUPKxMNc6rzTi5+19kRZEsuhpUhkuhFtlp3G/Hur
2D4hP2rHmcdLu5rk9KTqibNqVa+jQ6wlZaG+glzOjKEAuokieaLjnl1ylo42VklXWie8TmxpL2D8
Fd4yTl+jI4vYkG+Vb95a4mH+QtKFSlPn7l9gEiOpEXAP/AhroJ+B07+efZ+Wn9Si3rTIwlj5VAjb
sfbf2Cqnj7/9KQ83FcoQNRRNyAK3JjpNDbEhFBQavbLXCXDDwicpv6zN506jj+I+1JM4wN4JgdEO
j7yKnY6q8N+dOM66dN2VY8CNK7194HcFCyjLZPCWhYXXmzY361tqp+/Tc4RMthd+qYkEm/FgvhF2
T32hU7a0IaIh9ygC6P/KmuhZEHbTnfSgpJEdFKtZ9+cC4pWb1cqO8b4XiyaOKbCA75X8bIkK+FyC
WDw6dfkfmPstlP3cqNmWSwKpws5LdLDRJvCAB5aMsZED+w8ZD9GBIG3C65J+wx1qywVttvD7Nly1
/JF4U0IU7+e2qFt//b59OX5eNeCovpcrr0M0tRrbgJZ0cGbvekqOyRwT/qj6dP6jD79lw7MLD4FG
K1h1a+bGDf+4A+NLHd/bm+/fpAZ8ADromb+GCudiKMB7hDORsG49l0YW3N9g9Ujfp+UnPq11rK5v
F0D3p1cNH+JicX9+kGBDIrAhv8QRwJSqJMvOIdjKBsuZ5kDd2LH15lOiBWuA1xAVHPWJzyGRwDcG
gSIKB0SP/+/mZcsbNE02CH4UeDSdAWawt1Vl4xseC5meS7P5+HkXm7jouiQULU6QMRyeYJuupHvx
EcaNe4+akGrO0+G/6MvjvEqyqKSIPtuR5hWzH7EfnqGoqvufY841tIRotPs6/rdavU536NVrP9ID
D6FpGqNTBzVCVADCrAcC6SNflqMaNyFILP8ckLb8sYfwDaLr0yZObVVkjAOyBhm0WIFzGMtgiVj2
CgBcsyfuRA4cApgVAxtgjxjlJ2EoLN+OBRogf0Bjg0SMlQAmUV6fRB5U6w+loHcyFTBPFNM64iYU
TfrkmSoGKXxYfUYsVhXirmUfJUi6rqGqb860xPObKhKpho6oLoNXDNckxiFKU1d86D6C4KKEIK94
SGSDG+YHeIxuBjrrRNJ/hEQWV/qkflrUT8K/P8/trkgfSq8j3dHYMr5CUjO/kx04xZK0mGKyxSDq
UZiVT2C5JWskTzfvYVR4PN8elvTNB5tbWg8c+RgYQujdmweYZ+k8Y3KSaEqqwh4ej3ly0kIhB9Ii
wJmOKfJC42cUTPL4McHFDz12nfTvRxS1cZS3/1cIrwELe8Oy8YXISvaqSH4UCIRk5XKnmDB9L81v
V9x+lpj6x71oBhYPgzCsOaK13eMIZkZZTxPkd52+M3ED0SzyQfWjrfl1/7u1zj87mZJUEFVGa0H4
/QXzA/lgXasBq8Lghlc2/cLqMAgKdQdcYmIwwnnb2sTQoXj5DnshCzxw8Tb5hvCREstH5AAiBS+z
clIDsuUtwFP8oB74tg0xIIMb2KpeQtjk5lk5dTNKKztiiTWPm8pDU5FR17MZrNEmlgaaKk6Byl/X
gTzYMmGFKTdgVXnbqiyt36pzA3qncOoOqxNX2p0RJghvP1VAEciJ5MIWuExXz357RHFTO1Zei+Mf
M3xBbOfqmS/fBBABLNCC/S8StY2oGAL9RSSktxyqBBtImIkvhFulS/CM0v3vLLe5LDJb69W36/8d
jglg3gsW8sU90yC6x2D8wBD6q2OqKHA2vfq1uTSIkBR4/ooUo3WezxbADgaEVFUzUcWaWL7zRulP
KVY3QcBON+HAg3rE54OTkPsewPoJK7v6Q5s9TCkvoZ93FjlZKS12GuONGAf9jj/H9tqN5/vyevbU
LKkLT9Xqaxc6NATd4quV8EAPL4C0+cVutYkggJCqQvIIhpU+V5nyn6E5UubUY39AtWMEePybGWxU
SPHQkgeTb5OXNvQoZQzRl/jWsVfek/JRe4up9xioQGt7nGHZ1vMEFWQ1Iab0zJVy2mXjoEmYIJf7
pv2p0X+Qqk7xmFC3s8VN7iSjkBdZhHE9iAWB67xuia6NsHzbzUXTarMvBOSa7W3sDnyK+JR+0FQ6
lZh59Dt+jvXow6to77l7964+LHx5G1bzzcaQYXjI0aqgZiSVgEQco7hxlOctd/MsXxZ3HO3vWTV3
f6M8PJCPVk0Z8xvbtbbQY6wTkT+wmn0u7PaFrRqKzbVzHokAtj8Lhr6c3QkNkK9mn0BRUE6/i1WW
oHzSmd5WTLq+4QQQ9iqsC8XNOuTP+mZRMOBHaKwgtnfGte0TgaSyHKcfl1V5lVRnuTCEDG+dwZsh
p0aCCJiIVFDbFvX/b0Fqj7J5Zy37Hi3nw4Hgs7oVOByJfhybU47YE5viaeXgKOIh6zxz/nVOcqLF
dk7nMcimSXwwTnFJY7Ske9++ppqu2CUgZDeISkh14Z06sSLVELgwy7Qr8pJJoo6GcC9I3U9mKLSF
TVuriG94YFwj9djJJhqTG6Bhxn/5T0a8sAZVZY/bBac/Kfrvr/axZqcZJYaKZFDjWKxdfQjECZG6
qm0tdz47HUhyA95R4/I75UVKJVMIUwo/FxotUxgTtj7U7gebLwCVxuHNba2EGfPt/kr4ZrHZMXik
9lcuf+ngAHNV3J71+h4vmin+M2SiY5ETPk0KTYxLfDZTjtYxgx4TCKNbpQpIvluyb4frH1q24lLQ
mv1HWbz80rErYkydKGWIln3qeTPAiLSDM3uXNnYy3x9CJ5kpnpSRTcyjc5lx8rvRqu7apSrGQHLu
pG+Lw6w2dbccMcASpYwhnq61LvMw3r8NnzX8vtijQQSVPr7e3Jsm6H2vSzZZgQPYUc8ZZyeOXFyQ
7oGoJa1gXDWzqjqmW7rASWPRK2+2BydoBExbKnpe5bHWfYP8XzH/bqV+AyOcK39DWxbNAVTNscDM
vvvu8cGyE4JdUXU/odG3Rxze/0xO4xlWhHsKYmBpPOaq0Z3nR3I+/wEEyZ/6cGyj90my7d653BTc
+dOXgFny2ZjA28Z7PD16bkyuQhgCeztJFEbvsla4G/utccpzabD/cZNMzFtYwW1U2YoAgIIV+Nb/
IvIxbfUl9vC2eH4ZnW3qileTiiScDxESjr5liJR4N1aClrXg4S1cqMIenJg17Ebb1A9e882YqQm6
Hp38PH1dg+mo96V0qJn/gdv4fWQcLSFyfcKY33hmdZPGkt+cX/SCwbHh4efh5f+WHU6rbuEgRl1M
iEO4pzdLd0wr9ID0A7X+nVQLegLHo+ChOaCKBsuzHxDfkJBaQmjuYq00t+shC7updBgHGMeMOgvC
61bnMscDoAiBMFqCKzXbMFXvporIf5r573ijZjfs6iruYWfrOba7RtCG8Z1xhX5+xnWcJqiqrDCs
HY3cWPDoX5ogqG2nqk0RvUsLJk4Mk3IjLufGnCkiQbjCI/oCq5jOMsjDqahlz9zHLNi9G9/mgV9c
3k5RQNIKy6TK97shJRB5ph1hkL+wf3CePUByyTdMM/UE3jx1Bj/NNYAsqNNIHPqPplmaRgOoO+v5
PGiiqfvpqZ2fm1GWnB9BhkNhnGXDY6JXcKNELT+IZDH9VvTk9cFK2jXvoWvyhaFIPqIYo+fZYsXu
m9aoE8Ho64IPM67fS/aEsqcRwnT/m/XjB8f37oGbm3RmPmTpASnKyDTN48ompvXu0OO0FzQxvbVp
wB5HXOq1HPrNpG910TKw2n9g441Y5YNRKxO9Poq7sNFJo3YcwiJL09o7RDk3XSj2CI5yjOviRQq+
L07lfaeAllDb5BQHOXu1QlpL6kvM31WS/RZfkEOXU8ZPIHScKK6qCcg07nQb4Urc/6ZG1jVMx1+R
0GEJSrGFFPsJ++XB0A91frORmtoCsDb033nvPrHbzl+Dz0RdBoXjbr/c6/ijvY0sp0aVbuDHdjXC
A097DRJkaTU6iArDA+2Ty31pTWpwZQgvEbElzMrvl2CGQu2mC0hPBsz1R99VSQ4Roci34ARF+de0
B+a31J3ko5LGYXbce8ol4ECO3XY58W4j6yz5Ns0NUbGiQNiuAvdrVyYyKdvqmJiT3Y9/VGIojiJX
daH/UubmnzX6CFO1cliAsrMWMmo5gTRfhl5S7DoDLMzn13etRZ+FeaaDVj5o+griNlOvMLCU1uwS
QJedzHYOzpKWSXsaMR0AWNd00Tx5myWBT/neOwAPwdOc0ecUuoWMthf1qoWvdVpGiyMXUCCEUAmB
4bspmQFtlD03W9M7isSf9q1tUITRjFJiwAObWwDvzDBKgzCHqO7UyySkYMp/VJlkx2sEsFzxdxX0
PUhotR+NuP8u2xjCctZFVETqzKpO7c709Bkypvxi81R8DA/4amVhUcUSHw7ylFV8vUIdVC411sXw
sajjXoeTvyYHl2iMhD5b1HLqf+NZ3cttr/ln7FiSrVXPgbbJdPf0OYs5m9jMbMUNXULY/PbQqTZr
XAmnKRE7Z7jeJHwTACDx615rE9+BEM+zeloFOkYlTJPTodED9g53y9k+CaEySnkW1SqqR9cjvKMq
DwzNVsqV7iP4tXVAwt9QRBH05I53cf9QlsWuGGP3eR1jufVKJvmbbGV8TGG/qiPJg3b33RPMz0vN
3kSoQ14qE/vecsOpsuITpxrcW3RVj9vgPK8iSMvOm1EFBcVz7WSKtmTcYMQ9Z4m3U3IDrbStpk1L
rIsfJyOdyyZyes87cR5e87HkdYGI9I3bIDFvGr1L9PED2K5ej3L9GDKbL2wITx8jCqkKk32idVK+
lOWMePO8eQqVpCmKX4tPi9be2PAQC73UI7AT26uHLPA6V/9QxMWRbrNumMUIjiDHEXuVgSNGKhxE
tQIO2VjdF5LKf2N3Y6Wzyjxbd93f4UG0vKXA9rAN8WjhOC+jQ+ZdE4s3oHq7Zl4Iz/NMOsI/EcJW
Uc9qjH0RvIzmfZGKS7b5jlcJr+Ky2t3/3pZnG/24x6+na/+veFjDA7CcNKr/dorCoaOOjjHIEm7d
ujru7NUElL2juD5yzduIANWRUzFvGssumy7oM5RrDSpToAK8yOquVTiJ05V59I53KIH8JVJJzAxd
zuPEA6JcK82nj5a/HSz9GAs3HxZTrGDyTJZlHzBaF02ZkBgV109Qlb6nQ13tUTYxEJqWKI7of1Aq
Awu8xo38ymAqaIUIOQgHWhJBak79vueIxTcuZJmHofc7Yo4ewTUs6wcIdN6Doys2UgAtwI4rqj2M
Pa9FCIbLHfIbGgawinKVgGWDADTnY9DSwcrw3TRdYD8FChioroT+MV9id65a4zsZ2hrcswTraujd
2g4xe9MIh4A7g5TGGLc4hDoiXeBh00bQTEE9SI8hFX7Ig+impwnnGE0jAAjPhMrvtkoBuF6hiRaF
dbJqdA1bXk04SGMKAJQn+vC8PLbZ774Ebxro26s7PPioonyKcaVzUyCQfTBXzAP2bdX7NkvC9UW3
FeE1K1EPCSLMwJm0YQyEpZp+KdIOTBiau9RTZXZsHS3sP4uKJlSClCoADxOng2KhpokFXRGA6Ac4
BBoicFzbvKqNzpuNbXPGk9fgZ1mDsm5jjC8gHQE/wG6VzRdaAirpRIP1Y+dQZfZ+4T9Z3d8asN8f
BMW5nWpva8AiAdbniZOOfZ3/JzTRJlGMZ298a+zkHxod1OLpP3pseXsWQCl0N7B5f+r356Vj6W8i
faVoLMr24KtZGZ4NOrCkrGpVYQauDn7tFC/Zwy69WlEAPJbs8X2ySFmBP9dem+9T4RlDqbx41zm2
aWLnNB/lNUamJIQduO1AxFO9rRuMHB2f99Oco0PsARY/AjVSQncfr5FrA2c+cooY0kS1PoLQ/+PA
qzrRqh4rUbOn89kYgF0oOsCf7N8uFW549C+GSfDgM+PjmiWHR8Q9SvZwdWrsVH202AluuJwug75O
HgPeVQun2JegA0N/sBWI/mu5gt06G3vDivlJXnMfR3us1RGLM0lwW+TBsavILHxbFD6bA41B/Jvj
v86DfQsivTcwj2vkhgnO8pI92OVSXx8jqBx3qzwwOHGnvEkySLvpIwu/qLFVM+KT/y39Sx2zVtk5
FgTs0sLtlOdp000tRPr+W308LgVhelfMu/7XllVqZ5vSum8fKEXgFgxLEbJvHeEGjIE3mLCNFuvX
6xpzCWVk7OaDqFfRnRdLwk/micA/CGbjXawZ6tuZzCrLqKFkTL6qomAODLKkdI9azlilNWYQp50P
2oKHgudsDmznate4l6Z51xIZxu7U9mdti+5V/POah2FBI8iO8ed/L8u1MZ9fy0FzFLF2GH2wMNWS
LKnGxDnt419zJaPGoMOSf812GU6l2UaqxpZHcO1VUdtlbSwelfu1z6KrPSimGG/aIA9wWOysExnV
r13QAgyPueNeToA3LMxsyeDvF9t9+AspajtR2Oc4UooPFvMT4pguk+bD3pUr7J0uSf/G4rGZTvju
sl0Dp6SlGuJ7kh1ZuDWOuxBqo+gdUsFaILz5onBb98YNUXsQHRjSCLVdpKQmiMJj1evbgf+pWpvE
EkLrrxlheglPO5Afrdi93PbJtIz/tzUIzDiuwxU70admKtwN1bXtcTdin94b1hgQI6rlUuRBPY/p
GU3O16lF1F8FYKFOx2V5Nj3auBcyqr2bL7x+r0E62RegV5d1ADMgTOaaD9SsR66EnNY8TLOcXjLj
7OUR2DZNY8+aa0BFLvgE9yh74dXbBIUb/ZiuDlzQnAGkpJuH1qc2SfLVnKABz/xy/ISHJ2Ysnc8H
F6Bi6R/8eHRxY7qjI7herpkkyocTW/zNFCg6Nj0sASJKoYK06WQBcZES9OOiXqVqJa5hNDAV3Pm1
mgZXFW26D4ehSiu8clPNg3VipkKRyBsr1DWXcvT+BcgcbZIPYLBjzwomx93gT6vNV0fiUYn4FKIo
Zg9E38JsAzHfCBs8Jw/LC5V8gz2rk0llUCxjShoQMrvQFA9WRU2301cUP6c95JTWQfUh1k+DJ7UA
jMtFKUbxTxh0gS7ILks+MCsuBGtWqUeA469iTnmFWHBYtLxGGP26k5PGf+Qp7w9B5EgJFVE6xwhO
eeTm+IvFY/uHJaRWOf/Fk/Y6+3iSy92gK289Tke3C5L71xVRYGQ2tKPC0pqKW8vROmtA/K4sUyZ/
UTeO0LAER0w8wxVtq3rqq6ieVBfbzbNFRguMn/rvt4dlUKndt/8dLjBu6DRIqftNQ4CY1SLhzzcK
0SQXAOZEaHxkVbOqJypvEcUMFOsgZSo/jdyJz0WAVGmvDGVtWa6mKrzlxB8PuJNsxEEhl9hT9gxh
re08j/7zu3PE8ZYMRfdG0Nf8ueLyAfwkV/oVpwVBoykSXqSyToK29OELl7r6Zgib423elgEsMwQY
QgwR4xzPtT0xdt/AvK1JIY0S0YKO3Sz3MmqSATE/yeMaJJVxVhYc1WLswZwd3pLG0pnL0LZXPSw1
K919bmJlabenPY+tHX0OcxYKP7XJ0ssQez7634IjTgzXAUOsX+mQzhOr+XV33Ei41zgwrVeNKyIy
/4CLQ4xXcJYwc3s2875FD/rrb+yEzUz7EFkUycBEcB3IgcmYbsjIH1qWK0TFtEtKMdNBpfoO1gRL
sIBeFXjDeNhs/FFgZ65/IuvKYj0sqkF088WkJmh6FhBDzD0+qkXVwAdWeKuu2ZMuEI/GnXTj5dzo
UDpbq5odMpBT4E4xP8cGc1GrZ0M69OKgzLzuwrHuFpSH6jstHkF5af/gE2xUW7RRIQm/vcVanRYi
D5ae9GJWcoJFxE7aoz+PzupML4YYUm/qHBdkyaw1+HthXlG30i+0389BZDs2sNU5zA1i+UPv3E91
UVOG8Bo9w8p4+latBXeEkfF5hEdifUrjexan3gf56ueIYsPbBmLat0yGEJEHx/YxSKhYRt6rDqM6
B7O16tSjDKFZSkcdZ7AYYzZ3JzL2NBn+827GJEegHJtTVxsUWsjBes2A1AR/pTiKHl2xgzj75A0I
+oKJTbGmzJTZFvdNbA+h+A2lDR8q2R6q2nAdZ+KyyMFoWd2XmheoiC+TO08PhWlzuKVzQk7jT10p
Z5C02U2z3Tf26PZNKRn3I0hJfylua6W4KXA3/t+/y1TdGNQjp1VrR/s4CWrcSotue3ZOyLM6wLVB
H3wqc/CmdJLFpEtY+GMD9fT8q+KHkxZUp5QsOdRKAX/GYf+qt71IZGbn0TCre4dP0/UdNnynQ2w9
ZIXHv27qDEmXYsFUUx1orx79/abYeweyMBkaGU/7I+icIJKuRCxx8xwfuVFNGvLMmrUDI8eKqTzn
1T3nl6EHNJFaMaMcP2ZtihUx31PVRrrlhUQ6VanbsknXT0oic+75iOvi3MSfAvj/XMYJqK1zBJtS
uWZiAysrqKXcDGhj1PVRSbBARwZkq3YKqfWK0alyem58FUCa4B09DbGuwiCixNS2NPCEo0rTmhlp
Q4t11AHr/GUFvDGj5UI3L+yhEs1z+Q2sfKyPKTPH8UjMmADex8a8nsqbJPD4t8kTHCLcvR7pDUo5
SuOQiwrEHcaBIIiUnT8/PU1xUsBdbzHFRHpg5RTIogSAMHsGjteCBFMzxw3qm3z2OsJdtuKivjZc
KtVQBYEvkdxX+wVhB3ZvJe57qlsJw9S4qPMSgDenJJDrZIJ2OfOeL+xVqnWG+JvxlVfGZ2kHDjmi
IzAL2z0DMdHjx0TSRQk2GO1A3J9spEUiyevBVn845atAz6Co5omUW5bolTVdYzwhZaoOIVYtPl+S
TN5kzgtagXLyjHu8nKPrIfdJ9flTGJxV8JmM2bJeDlpLh41KpCftpv7ZRI5S8dibMVZdLXWGwDm7
YTL2F/3K6f7IUqM9ew/6pQ7AvM4BitVki9l+0CCn9hXR6BtwEpCC6nc5p6muqVPJ2Lqzx2IEnIWD
oGJtc6u6aN8zG4FhZIjoBSNnglzM4EUrpeMb6ONvQAEWdwjPNlBex07SlKQdGULLEIAheP13LUBl
GZGtag2C98Yt+CV9IA2xoe+95rcWRC52aJJaGmQx8FAN9jHaZ1GEd4c7LDEz3TeaagFtXtpaMjGN
sKF1jWN2sCxkWbWrIxQ0gzaqw3b5WpdvwSfpCNn1fs9F31EGfqPBFk/HGMXdbcOlbeDaMUTECFXe
fRxQM92XeaRDxq6bf0tiPYFg2odDUQ4/eH9iSJ0bAiki93qmgyock51dke6Aelznx2xElBFtxxE5
yzpgqkstdNHI8poCwjHrT0hzWV/SvBuAWZ8chXrJsOZyuf2s0zKNiGFg8KgJDurRLC4rpyhZRzfL
UtM4OM8ZK/OsSMBtW1Ji0yuPjh12g1+1/S320BHZAO3gn+fwc8xVykfTOVOrATxsF5amFCVUzIS+
ndfHl22aB1nCYDFNWoNPi5nOaEK21k5HmvwbFrIqn8XvqME3SKUyjFlL9stww2C7MW1HK5ilvUoQ
nQY9SSNSObq0zl+y8mc8f24blRieY8gi1dnAXsBgN3KGIVtan4qeNiO//zSGm/bwg8Xdn/tOfjde
709zWu6IgNeNYhQng4wXOzvlqIfwHKbw2ckhYidhThPsnez9Ww0eBfqoUc4CTnlHH88ocAo868NY
hrf3lOeORhYCdT1NDjhhjZLZULteYA/AAU1nPZXdPir1XVgN6eTnxQuU/4BaVMj+jE5uQhQbEPcj
O1wBaOTwheStyZ/YB8HYynU0A5D/0onc4hF1JQ1moxpMTQMsvBapUrHPzremp8+5XNa0rh1xGdxf
ypL+0aPigvu17+x8kqgJp4WodISftXFjPNT4U7KdHiqYXwicb6C/WRS7TgQKGcHG/XpWbNC0y54r
becokVpHsrq7kTwu+ZRLaLQjg1rIMGtXSv9F7ftuiPdNKQZObQ5aTIGzk8dQz7toP5piUL3b40Bl
cIEe9Zc14FrmJ9gSHq09Q3/749u+NUBBHsKwUTLgSjObuyZSIEuC3t5aoYV7lZkTJTnQFug8BEBW
2qfXz6LICZg9IzOldK8s99mQohnIlr7NsMHL1PpHk9aaBiPSDiGyX8IoCz14uCdNz32ZCQDpriLd
CikvRxhJmKlpV9sQthIQw3Fgk7wxRnUTg5m+SnRBkgcKsmbNHVHy0x7mT8qfnKc25iJhTwXXvKe/
dzYHS3/BUUxVHEIn9CHKYVvkjA7a7e301GvigDj9OVy0SYMhNE60Zavk+f2VbrQ3LHZrL+1p67so
S1byssk2X32XYg/eldRqK3Z0y1tlO4S1yt4Y4tmst36bCGSVbXB6Mu9jLGjxBFAU+mSpxybj/prc
LxyX39rPyi6ZAmA2/LGNhjU7muG4574loMT8iW9oLy2YonFXanyUG0QukPNMcUa3HPlZ+5ub+clN
Z1aJsUb34gaFLnyHLazI9Jhek/ixdOMs69gAGYVRkMRBAgyQnBSe+hkcRTaAc91r6n6SHYXUreSS
X8WduGAUU594GfZWcuuGmbzoRyTFP191UVW7kVyxWZmDU5Hxh3A30wEqPc5NYVfVDH8Ouw7Fn4cK
Y073BpdhSqbQnkg8yBE8xhigpdF4qPN62LIu0phtsgGFQh2Pez6uv3WNyJP2X3ScZab53Fp5Exch
C74XMuxhF52q1aX/KgKbsn9LQd8QNl9+l9hUqJQaKQmLqd9m5tB1DIBjXhxznmxXKkrb8gk0eYKN
FKJoI5dejfqWmcjezANxwhS2wyfRV60GZtVoJSCqRSa+To9tgA64e9KpndET7eB2lWjl3+4iD365
oRZKtobxrNC6pjYJkdiyAqt9MkkBk2DBm1nPlvYhGLeyPvFun0tn1CG3vLBN8q3LMffB2V+em3MF
mfIvIaHuLac9ML2obRJDM7DpJCioXYI7SwZP8oESUnwdajNT9w6akylpl99D+UXbQrXvRgt9OjMJ
lEZ4O4Kd3nuNO74VMsi1DQBTteo2QuoM4wc8FxZIq/vDTwKoypoHjQRYUe8007yiCLmi7N6Ex/vp
JKcsJk5FKt9nDw1nXtJ8FZkYV3DcEXyBtPXONNyiufudHxyGMT5/EBjjx+W2ZpfYwCQtzEaY/GHp
kES6KWuBM+vjqdRmHRxz+2wISqnkb9ifUEHEDw0FCBrL8W4kITeJNyduPeqj4AXcqq/Wg4/8P/5r
hIEKhBVNP3XqqAtDbVyC5KS86XfhIFPRqU/2LVA6+gQrWiuwBUuXtBkNOCERWjKwETIhaIRBhrsw
jolPp4X64G4HvYNKJvSQfvQW4mrfKInmZvOFVUtSfClsay/0cHF7Cg+QCqmYf4jllFNP0r356d0Y
G28S360bQAUX5Dku/oItSW65hILezd87PCYDSHmENnkLIqM8z6wwhuUGOSLBq1d55njyO0byIfvj
xZ+0gSxtcyuafl9uoscfHXO84Vwn7G4QCeURtlnlw1hUsaxGDyz/59KzvhZhZjiGKap8Z63xjI4Z
GS/Jje/qcBMTJ9/xfQNOoaRskvIFws8Mh2mG366M07N1xhHYjqh7EoYIvNm31agjyQG5ArWTie51
OcPxUGGfcduy1snyrWdHl5sML6oAg8QeMntcNqn6dKTeCy6Low3Dk+WCuw2pkeL/bFCHvajhYOsz
MJ6LsHbuoKy7pOQsRgM/kXXpCTqD+DQFaZ8bb2rAAiIK7rD4/i+IY5NyXapLauy1HxzeL3fQR3rW
wcHQjsCQpidEhRBhVr5sAXjj7HTfakPTNEyePpGQNwkMOwkYE2G6zrhR4Y22dPhk2Bgb0/tWES0E
zrsPnope0OTHBSpEF+qkysqoBTNMsp46yzoKX9J8J96KG64Bmx5v7a30fS2hsMMhAcMTxVblndJL
6WE8I1vptQ4ULFTHwHQM52TzdGm797fH53IcY9t5Omis5HASZgDsYh1qVrM1f2qEypQ2XH4f912Q
Pc2dygJRoP74lj5Mow1b8c28tFVi2FWPRX7B8Rg1WGc1jvibmcQn1GPJWDr3Pots4qhMq+7wzRfP
F1RHO0zYpJPNt1mfG9NMRSbANHvSKSJNG5e6y1Rs35iOnMM0ReFMRL9T9jPJnYJPvb3F59eF382V
PvctZRuhOayZMdS6JZvEVfcPolx7/twwbNVJde0xvfcFJpvvN9RwQpwkSSQzgmW2jVrxqaKbqLpa
mvkbmlFNdDQD8gEg/g+mIyxOeyYxlHr2op6ug4dYFSFHbFNT+ZTisH54BJykt+x2HZK4+oVimVms
sk0Mkd0vfkhDNiTMt470Xrsxb3qLKWxUa+Pp8ke0NDv1bXTXuBVB84P2YU5SJZTCm6PJVgq1aKY0
dnZLDs6sAfMCJKnKfq/xvrD52oxsey3tLL+r4iFcqMYpVIS7sUQpPHIrVl5luPSSG0nwfgh7PCXM
ZRqxCkUFQsZPVbl2IFJ87E8Tvb8ZHPTlohRhCTFg6YkmQ23KtwBnaZ9bKh4H+t6TCSlAx/wqIH07
sqzoIW3SYAE1Sx9xKU1z2uATNTHd5LdhoRm/Bz/CWtXeBAo4RNJp7oY1aOrk7Z4jmGGFgQbrPZCn
J2YIK07Y6CVi81nLz7r/OD6DNOr1JzpwO65WuHuAH6NPDQ/vMBSpCK6G8ipx96h0NuCeDOamvG/O
JdHgez7Wo3VHxhgq9kuDrpg08HYu8TGsC3JcJxmTXgAyzcOiqJcFWh/4B4lLj/fPu0Kem1KoUMYR
vE/pIcusl8F7zvjtLLReJTYqJxZFsUWcxHaByYBjt44grsbFjb13GzTtmIul6z2Grn7SrkCvXT2o
EXmttYA92oHjTOZuKirYO/x2zdD5J0pvEAiMm5LoFbai0oAiv6GZxeJWhFfz/EPoPHC+EGRtHlGB
TtDAKkJK4S0lGENVKl5rudXVOpOLPARPrreTKUNiyGaDiwzXfZk3tlVSTPjKtfrZlxI+Oekmqbah
UmGdvA9jS1lv1Ew2o2neMBTNHajIoB+Si3atwAFBZt4Nwu0sNUKE0bMMf0eV4kxzEOEfQMHt+iHU
PklB969dZWkQLxHh8NLyd+q49110nqdPKxG1ZZj98+ybI2s7Anzp6ragVQhPeLTDBdQKdjacJSOZ
+Yi/1axh4TsBK1YbaKtTYycMwSdmhO4heZJAEDKfWN3mwvPW4Bsk9AZaXUtEFuVXwxvYls3J78HM
+XI7M0E7OMkQi1NxH6Qrl/hfFQ6Ykb9eQbHFGSWO8qrBoZZjH0YE3o4AC6IJdkx8B6k1w3zt+BbB
pfiiLJRied8xGC1ZPlBDuMM0tuaItQ5uuzsPHSNkLbkQaSSieDYEvIhS3LnjhMP9ZtkCukN0fbsG
+G2jaqpfHWODC7S0CYqrnb9HjjrU5GA66Kod+V9NkWEILOB19CTwVuLMuUURrQ5XI8Yg0IJsGsoQ
RG2yoR7/Q7VVQ8uHoJFpeozeHqSMISf19iCF0CY+wOUrjo3129heHdlzPlV4/ddhdRjNdrLOSsUP
m+Crk0uHlS971aHDP6V0zUfYrACUPd55qV3hFGXnSI86777DmZ/rsN19gqeBKVPRoxqrb/dqW4pv
JkVPEHDOpe15XDkSYWxttu1Ap57J+u5h5pc/pJMKmkLajMoqeB6Ck/7bxjAoxIjAHO/mhVcVMPmS
waSNo0Xhe1e9mVHbddXcLimpkgAHFAUAPYX3zMBWmRCf300msQattfRuRsWMrH/YyRdNr9ImwHRo
rWzCQslFBz6lghOVpJrNvl+TlMSILvAOsqAoVDM/sa/7oiGwIByFji7SOFBs90djOLEPjs/8R7tW
SVZfnbHfxrvj/SPkiqE09zoB02TN3m8xfpCtjlDZsAaET3cwR8mB8uhySCYLVE9XUlJPRhEfTCib
+f6y5koHqD2L5lfHkerMk4S/bsBLWkz+7KnYxBlVjMcKM4FFm5eC+7rQ41vjSb5g5CeGFfuNXDTL
i3DczEsSerPBwbxFcdilGIrzCI95dmopiMUvgBkDlJDkKfYLKacxJ37ONSIgApoZiFvrD1tbak5V
jnXKiv+k1ajuoymNfW6vvstME/PHFeOEDrnxKd9qF5XfR8PdRf8872/i1StcGqIfiyOtcVvd6+br
LndnkNH9zZ9gTj+Xgd+/vPddBRFi0z6OpBBx+SRYq2v0xDCEH9Yt/bzGREfe15OA4GHrmCPKyn2e
2xUb0ktKFq+QLCeAmsWCz9N9actEhQWx5fzLDa+D1usA1T34tG35qj3E8zlj+lF+ORiTIurw0tzV
wezAoiZKLRjkrS4uVQwpePjhqtpcecEGmGgwpCe1hij6D7bVRnvjwiewk3hYTKdPDY0WuvH+moW5
OD2YKsCxzySIqOg6Jbdjc1ajjYinl5ACmAhRUAPk0glrOj6L3eRUolBQiwJAq8GsJXUOM/jPEDSE
Q5xzHxESQmZIJrw081yHqhhvacK02XlOdOSjNo+tb/J/3YoUOMMzk1QSHBIetnw10EhFb4+Gc1rw
9nno6JZRRaNfBV33PFPdyPzh3HUqIPC4Nb2VxQnHwaNEDjHUOFFn9EDKNcgrRZvoIL9++Dmm56Gg
YU4k/UtXsKKsYORUqx2nOqLdr3ZUniJdKC+OJM+y+lQ+Hk9TVylLI/qk9BIFmt9AQS1Hd/PWCfsF
cbHeT9Ox9nzyxyV5pSCW7ttInR9rHDUPzaFhR+vzBQ6gGy0Oxr7g5ygllYAYeocelGXsO9Yf0n1M
YlTTu+ayR7P6nZ0KhOJaqfyFn7115dFvxeCT6b5hKbxSgSq0EdY4dePoYunWkpl8ranj0q9hug1q
R37Bd3hXz6+jr5GIJ760941nboeEdjP4Kiiis7wW8ZHeaxfn8LoYvXhiht/wF0Y8RWUodtdBUODT
NkHNVo8bTHB7P9IMUC218hk3TVlS94FQ+ld0bm42CpCOQxninmhZ9ObQrP11y13ZRUZ9IeaGfjag
2NhAypjihPWYQog8GrDUD4sMbmvFpcqnKEGd91oQikBt32NetoOv6CaYIyd/piOBa3tweafztpan
RZpxOboj383lJ1UkVH7Un3FHknNxf14oKu01fz71i3+TmPR/B1lk4jIJEEea0830KbCk4YppuihQ
rXHQ8wcFfUJwUXyx0KCXFqxYWnNZf9zh2Uwnl02MByH3Aw0IL/Bv5Oi9iioLTvSfpqf/LRAIH8ha
UlBLTmbnMTyJJt6Isy1ix5hbCaROgIgfrmNbna5ngsaRMda6snxf45L7lmrbtJ4E2oJaJ7wtAJTX
UqVQUTkVcJW9nm26kY89jIUxxiY7vhmA2woLTVD51l6mdlOqru96pZ2eFcJQGfdboSLnpND15MZH
K76ayY+04Wv0WCdrkV1Shd2hxFVSQ6n53h12HWwJzF77PCV2UmUSp91IPJoZpa8dLIG815DYYfph
8l02ZCELPdn7N9yyaAuv8ZAuS4oLrIncAIHdhEDZcg+ucp8Z2US2yAADCLOoX/6W/RcsyxAHGioO
z77S6ztzpHhOVRGUg57vr6PHeaegTgOAH407EKhbDkq1ppip0KZmt5Ab/kwCuUwJH62RiBI24AL0
hDyrR2V5MAaxA1BlYv9BXHJhWZ1nHR6Jgt3xRwhtWw6PPFZchE7THwfaySmbCW3rCzXZKJZEUpwd
O8qY3q9jzjuRI0GzMY+tTXugvgSkkCjYOyeZs3ORcwPBlui7BUYsMwFQGwaSPpSdO3/IpRykWR9E
FrldmkwFXwiuOl31FuukPYnCXqGu8wy3wj7IkvYvl2PSaqCtYLErePafhW12T6fWtlUrsVnqArkT
MI+Akn3h1Ns7IjvsaAHnRfd/sEG8+0BKvgn9qcv8GO/nVs9HWZ3YGa4Jsy+nZAl8o2QUUt/xUjtl
qzDxP4PEpK7z6fo7nZLvJZlz2OcytFXRKtclpWj1AWuvtTadm86plm6EC3+lHWO2TIPrKQmGIknZ
Wp7eQBFEv3yu1W7rmkuJlOrGZHpxwpyKGbUizBozOyJViT4ZoNhC+6FAifs3gxWI0XbWM6noQmc+
88vIMOQP8hGFixyO9qAZMjq+3OYWdgDdNWe+NA8Lniv4FDD90btlNWh+WRuZHzEjnTiQ0fJnLpw8
mRMO2WncDKTWGzW4cec0z7OsdznCUsrcSyG7PJ8xjRxWbBPdITUTCM0+ix/IzhHmL/+/I5l0yE4R
oDYiuSUSVmJ5Ayc1+kV85TotVO8EhINAbkh1EvxiUDmnxUnq9VPWMwExNbwT6432aDtUFixf5Uon
bbGscYOxC4EwNQ4d78xS701mKyD8cUy1m+ADLiuzPqHfhEkjcuCAicJMf73jpeg32ubiZ8NiS0ep
/ocyHTRv/71KW7D9pU7o5kyQd8YFIlWheG4dEfIZ400q51u24SOSumCi9bWO2tI+Tqu/XXMfGWEF
YkYAILMYFgJBpdJewDHtBA6qegYRKOsMiS88/H+MN6Fk4i7BGra8hZP3/IYxVFWoOhsepH3cSVO+
hptKd7JSgC7ZJ30GCFWmMv6UYZSJMHC7CHa6jbopg6IVFjsaUsvsv/GvaLhHq7dWGkfh3QrkXDus
6StMoGiJn4NeodUV3eYfyx81JoWDoLanqiSzsNAt456++HZaUig7TkIdBN0F1jjpNEu/Tr2v15bf
S7nSrgVPld5JJbJc6EmkeQiFCMWTrRw6BQPa6HZhWqxOKm0GOMAl+MulHjgKt23AobIwzuUS1itU
Bc7BMgA6NFxVDABpxkqgNriEvtug67zxKPpqnsj4h1zKWaLJRi78HmfWnUjxFqGc2SLK3VfT2dJV
qRTM6No5fdBf47qA3uEzwEEJqSDnYNXrfaqMumOfNa2Go5GBVFyjcurnL/U+oeBn1HnJRrZMbJoF
Lai6qtWDTGyNRuKZuGYXzwvQ6Ef2LlzZqzAUkw9ZFhDjFMjIUPSw97ir/7N+7cRtaNDhgBz8kJhh
1Co2tjvldvJiYX7K5nksvloQcOS38NkmJXZUDCgwLQG+guwCX7WdY4DRXJCZOX2IL5Z8qi56Rknl
YitedC9oh4aqvzO7iD2qDbFTokUW2icBNoOdEQyJili1jSKz+HcJtD2oGXG9ZE+YgGhMiahSYVSk
9j1zshLub6atMvnhXI7eQ5pu0KOVVFU0h/zq5ITBWQGM9drGxzfTgvKyXPTguxHB3hBeEubWlrVi
HeuVazn+8N4yeyrywG9VfftK1zewTyd0U75AXLBxmILJiLIMRziJWt4UWDDcTPIw+6pQSBfR4MaF
XhNVUlGNnNSh2NRey4PO2LTcikr5UjbnHGkMXVVpa+EDT2Vw8eDhZtBfFJssWdQKKvJJReKxCpjY
EjSWN4KT6YrP7DojG7ncHieIOXn/fKR7IMbVD6KXvKkS57DYZ9fVrduzgXLmqH8qq0XK8tfm9G5C
eHSUAXvE5ANWAmh1QVdZ7Jy3GzzdWmf0B0Pz4tgXBEg+Vq6C/gQIkGQFIuWcDjC4UJbcIM9pRBSU
Gp7rwteM5VlOlSZ3zrl/CfsC+do/iioXX5xSTB98+JWFU1/ju5OPWb9RLagis8PyOgmxv/mbJmLq
rwOkbTNrQzxxoAsn/++hI0CMDv9W0MFqc4MHqCm1fqms2JNUGKbs9sqEq0NnkrrcdfvbAAdd4d29
Ty3orvg+1grb/FxeNFsBfZ4KP0+riY9eY0cXyD+WYV95jRRlH1WbEWG2GL8d4hMmNMJKGGtoo4WY
2ncbFYb3sKNcqXVXdGvX5qYlwxrxVyXw1Sa/XSJTxeGlBv0iBnufXrrzAsusHylZZw0wVIegY7zh
RQfOwA6CictiLTEy+6JDnv6o++CgJXoD8jYXWPn/9mErmE2WKMqi4b3hQcnRMMuKsQFEJIHUX9Dh
PKmruBtQ+UdcCL+BhqCMul3L6Exrgzp9WglWuthAVNQcBzoX8y1GDFNPSgdSMluteZSKyqs6hIEK
XFIGS2k7Q0lAtyib0mkhfhcn7NaZD1XGPY92s1hUbMH2UfPDpbDoRc4r1JbwcO4vwPYStbvKMZgw
GAX2IC64G1bp0XW8vSl/kVtgnCoaDxQ59//oeoTLyvx6a0lT6WvgCbPB4zY/7W/skypBKqTcN6hW
CeacmNtn/iP4Xx+qeMt3d6sYwZa9o7sjIh6Bf31Tgx4jiHhLpCyaSeJ4VDFL7Bq4Cvt9vcphRJM4
KMt76wGYJZTPQPMuoqFeGD3UX2tvIqL2jzXGzBy+g5p1Wy94CHmW9CzaLQYqZBughEBZjW6Lq42C
kODJ1I2YGHP20iMB3ipiuuEmj2eUy3hFUbM96IBOGuj7/wsMU/1VNRgxnYYIh18s3lm8y8u3mhbQ
4iesgpUVdPbUD2eMwjqHQH/WgGA83HOxu1pavM/UIN1v7n1OHL6Rr3mxYSYrwtPWgJPc9CFKLFET
5Twr62cJI9YowPVcfai5MLa8GNYBXga8O0Fh2u/lbUgsjC6IlBLq1vlOkKY1QxlVZx44TUHHlB7B
akjKn35X4+sYo0fSF1fbf21eatOSeaMVeyF4nIlcu2AhGQh2usXQdvQRvqNYVCjUXZHg2BXZ92MR
VzaYQeZLwgdfz0Tl1RIKOc+bRiiyWqoF539f+Z5xYqQ03mdWEzIzGp1JMVCHZFc7ar+7mqnts+3K
tzTY2hF91SZ2q9jo4FrQplCiQrfdBiEl1zNARMAPtjXDdDwk9nABRIZLtdBmsVu9ZbUxe369k/5S
d4MCAjV9W8xgob/aGUcHXOx0YJoJycyY4QpTd0Jfp0witxjZxLFiNvYxHqImeexxyO/wXwm27gpK
9xcHSdkk9acbhjjMmLJZrKEmQ8KjjypftbAs56S3QE3yW8TN0dxL49UQaMhXAuPrYvn96EtkPYBR
AvhUne+VjSOp9LSH9WWXofwBdQEFyD/ur6meaOosPuP2I55LCxqzRyTEPXywBN0TE3qV2bJuEq1A
OPClQrxzlqaUH9bX451m7p/kjNnrcMbyoQdzCjbZJc30PtAEDHFX6IQhLzRd+fvxmgDhbUAkMglu
TBh0VeCfLslODdLDO+u5eyo2w11okh847CvWbrd1gQE+zwDH0V01BPT0vPX39G5uqnkZ6bOp5J6+
cEkG2uiB+BGVZoagCoKwSa3hyCyNjYjipH4SQhhG+oYwZ0/rEKD553/2JBFwjr1c0PnlsDuJjVbN
0m67n75cs853eKrfp1ysgd5YB+h4EFC0oIog118z/kJARmQBqETE2dXs1lq9uyWWJlcfJlXGhKGJ
o0MdmM+MzQmo6di31P1bG4TXxM7wRBAaBMEeIZtiGx/mIOtIDGSHOZ95A1V7bo2E+QVWpCqyLjJT
boc3FAW6erTlRru4uj6gNCNjPaxoVRh1zgosUUdD+bCsrisDJKaN1Jq+TLUAlXY2B4/M3by54akS
/PnXMFdYqhy0D1xrKLOTz40PHWurZDJX6GgWWIGeOqAKg96lNHNUv5E3H0qYF2xqxc8P94xn5HQD
R+fT/7nyTJodEKvuydq7VveDxyNkAZxEeI7pYTbcavrT6L+DxL4TYd/150/i148wbgY1UuvG2qWr
MsLIzGaBPF7epU1c1kGg+vnj6iBVZDZtMn8FvCXueya8ujHVHNOQv0Z1qLJyn5cFFN5vCxFz9igh
x2VgAA86DH6kAXafebXZtlcL3LfWQXxp+TgeeFpZI3ThTm8b1U5vkXrowJ0x9+bktLqg1GfNL4bn
2hL3zfMpl4sIN/ASh5FFnTCveLi216CgBuWde7KcbLGCuXg2DtYALDv5I2RPVmS91g54RQ8hDA0P
u7KPcftmiM1ZEyemn+QHiUJOzJXZ2kLQRONBcyHW5M5g2AXDV4XFu+mG7uehXqp4ehCNd4lPjkyL
qYLguXl5hAt1nm+jb8rFxKGZiBEkllRSDL+r4hE9MCzNmDzRTOURXb3utfQTU7JE05Y1G1CH0/QQ
3fFstK5O8wUfkyo3Ssi0y7V5d3ZG353UtSOTD+TsZPLdjDXFjPRnrklQDQ7u5zw+uHUdUIqno9XN
LO0Sb3g1w8rKCf7MqDkKbFxmmAox96Bj5JtxW8Yy7nBM2RWQAfFbkOZDVn6255x3rjVud10Xs5+i
/tW6C9U9U3Dxr8/uttpyatRtIZZEkMccyThn4VDf1gJUkZAepUIScGtL1eknq8k5vvcynqs17xws
Dbm9TCuetDFlcRY3VU0CQpPDPGh/dzwtwCK/Lsrf8KA5tN3i5dlPWn9FJxKy8TTv4T6t/C9cRknN
qBUWYOCzZ6EW0nu5Mv4LXpqqiuG0f6puOZhWYR94Dg0apJPTviYfj+41wditPoWGkUaXKG6rMDfj
pRKGaKg+7jxZ+WU5tCgrZqcXOXBnTEsy8W7tLXDeMO1v4azY2UkE6dd5ygje9HFAFk3zxquwQyAV
A30+xxGwy72G1RsO8jvBj8GQjUd74CPxv/ZRc6kSHqF4pgzqYms+6QOWZvXOnwLIbp6M3sEu6dsi
9K3eRgkwkp3Io6nlkw+Ms4KzvzEaJTjHPtRIVu0etE1/0zZ/jHEiOFMLSit+qdpoL+k26gqfmIgU
AwCsIMALda4JGBFwMEV61pIGsPR+UGq3HMZa+tEkoa/L7AKgLevlIFfdRkLVKR1xQ08CzMhZJHP0
zCa3P5wouSg4AiO1hvoFp/zTdDMI2XSymD2mQas0xbye1S7N7zNANYyuvRfz3l3X7IA1PRrBZFCz
Pny1eKYJaGG/Go6BXXdM8O1ezoZKcM2Y6yQmp3+ObIZmd3/c5AgdcGAZtdR+Io3K3YVitcba30ve
yvYo+ajZoUOqTsciFMoZD6lhYYRNzbgdrPNt/fRuaU2SswFj15W08larCY222VXO9TWr3wx4QV9i
fbIWMYm9lMenlAcSSBVbR7wx/2CZjYriVgJbBUu2acXbvTTmeRsAwBK1q8FS4DSVdnMPgqCZwrYY
o+Acbuppw3JG8CAsISYPXezmRoMP3ihnXmxKKkqJsv+YZ6l/LmdfSlDDscnpPqEoE5R+8QO1Kyap
Pw/p47SHZqGE5ktMatFAcgT1CH6gSdR4Tu97bd+eRDNUoONvpDxI3NZ2CWIu2UnskFFugODxL73y
fngZwjVnueV37I8U4cUulTmL5vX9OH6shWUOwcZ9MLaNb5raTTkbOmxDJlrUv06VxwezTUpvTRF8
xecP14KFDmhCyiyuBp8yklupYGJsUOZ/bODKOhetIsgZtqfvu8HdatB/cJK/ggZRxLEzgVEy1wTp
8nVMsVbwFp9OsJcx43RkSn3ji7MjoRIxvzONi6SKSxETDwHBBhq1v5yn/K9SmsjadBe53HwsmNQL
cP+to7qFD47VvNrJ8pirB1nOa204cJRd+yspoi73eZT/YaMQkFbt2oWpxSgZdVqa+g3HTZLbtYZR
c83MdKDwc4YnQeKHYtqeWuccZFedXMBduW9G1PlQAOiriOqhgj83UlXkDF7dwAi1mTxZ4GxZ0VFr
tQPOuEx/MNz5p7cwMqYx/kxHogOL9HegQjL7lDGPZJFiucgKvApHJzt14yfNK3VaKL95ikiYQYPh
Z+8uVgWLytfm+YqDRyYwHxqWxsUiDYtQ8W6rGEVX7AkRwcxHEflTBMpc4IVNQer40f1YxYQisTcJ
Nbx5896eyntKBfSGfrwjVBFC6NSwxG2ZdNSxb1hVhO/76Kj9Dz7MEzcOFBra2OHiD09Q57cR1pUk
p5QYQ/6pyr1s637Va9BEekAT1mUeO4d7Cf0ZYzjEFDEtKPnIH8t6QxtCsp0MmQzDEiDIlc1OAohj
rJAEJCldw2Hv15G2dhPc9nwSK7iXBOwKBw8JAh3oQi4tvLQek/7m5WpxCAB3/P4m62X0gAZWkYy3
PiPgKUdS+D4WxCEfKaWSZz8uhjku7O/GCb5CPPcsaJVmgEYOhlGOPZCCE7JYQ69ZWd1/JgZnAA+0
ueqjOiqDcR+lSm5nBBnojBUbtzA9wbe4fsljZiVJxBqfGbb7Q6cL0kjzsIBdjWwlTRicEeUN88wO
QvQIaE5nc3lgXocwMbDjd77dBn1Uvs356Hrml3o4/ke0Hgsw3dXRyW2YsEWZOqEbPGnfj2x/Ym2d
L3TXGDkf23qpUPX7qdRZmeeOmqltlmnIh42KXV2rfZRaIOvNrd6nrQpUsrcCSgG+CIdBNqtRcllt
aIOve37IN3hzQ2C0ePYzxOc/0QHIJ4EcCGOV+3odkme0p2YwS8l4v/eOu5vQfNZh9J2JEQUX2kke
qA7othsbISZFwObebxQ8xMoT8dU5Oi8j62QsqTthcH036cYV9z/z/93hsRDBdkdTvgsfVfrFybwW
ejiWWF2ctE8oxx2UIfEp22/ofQdBas31+j+WqwsvKKPWvf0jVT3MV6raFU9lYTwOKj4+J/+nuOql
fQkWWdOmp2CBJw541UZjZWlMOPbbcd2dOEBZ1KRD5LwCZ1qoJ1Heluw1cWWg7h9zaXXjG56gC3qg
BMr81pR4PvW/xps1KX/z1nWV8kfAG+PF6rYBjWxUEkRVwgDuSLFOrpB/cHIpAK8Fp3c8EDwOlXYO
DjEp6BMN3CxKuHP2IPD2E37jCdHfmLWRCQgvheAfqZF1wi0Osh34eclcrmegCcR2+e0qy0wDgCNu
/GWDXVgRhOxP+6oipb57cHQZPkow0cDpbbkbgvvB13oqPEn8Li0T8wZV7SeFNnjm1t/XAqDavkZY
R9+BSzJ1loZjhnXsOEpJRmBCZtYLSdCjLvB1fACaUgnjXvJ73ZnXWIJrMxW7AzbHpEAEU1ms/vsH
00kHtL4eY0fEaL7b4IH6EQu/m3dpHZ9zweyuhAa5JI3Jyuu8gNgDsN2ZjrBz+Omd3cnASDU3sguV
U9yXOe9JLohwPBdwG+OFUKUgEtHnaHv9zW9/23gY6/8x/2muPWnAJhyyEOeK4/hgbGspvTIWKqcl
IuJgpYTxWewbNQshp45yaFyIRYTZ6lXeLCxpytACVkZiZiL1kItvokkyQ6tELqFhbr++zHXozL+D
MOuXaXOU/SYKfaD05WgphsCzubsr0nBx0qXa8MRkTOjCvvT88RYsk+sZGkmR1SnGgwUnYK1WmofA
DYmXWyL9TytWJNoqBkdhUX3/fxz/dSyC350R7fQpn35u+0vB6s/f0TYI9stK/6dFWP7ZKIyWvENg
XWk9g1eUxgMXX09eBVEi3N/f3Wv56BplffX8DiEOtllwhGL2gumRaVzEmWb949YbaY9xtKnZRgdp
r53d5U6C9rAgj5P8iMnUPn2UZfZWFP18Jd42DE1bxNgPSevRjS8nBOLkY1DVGAbjFxL4+FKogJxP
ugHmFENxIlCoO8lt9WbQlzsK5Cbs0wHsLaAETMIVvWEQx4ufwyPOUQasyTAkYbwQlvAt7VuD22Hf
rAm2X9Ljxh3n59M+khOBqWPXYLdOJf7gTuIIpTb5GCLDVwe/evNb/lvyVUWpFVfQPtXON26IHE50
MBnwlYgl+33Z2mNw1rc2oQYvD/w5uBBrzL5/Mwo+Epd+yjm3/clonB/G6hL4+pqOOLJtGJ+IT/nQ
W1OJAMGeT2nh9EjOovW1S7fa/K4P79YeR/2rkrEWNLpoKrdCHk+TdsJgZuk1ZBvdA+tewYySRr7G
T8+m+/t4GFRl0i1A1g+jWaR7VXBtL3+rx+iS30QMG4qYVlWJop6/TyeSb0WVidMIfkRS50KgEPmC
laP8bD+MlYnz1WTK7Js340HQe8zUcEcGW5uN7bu2Yz/GkUfhxS5GkNLDmT9rAdgLZ5XKx+hyaNQP
W5bwYVKwH/sLMU0JB5h+KGuvfubKbSqmrv8+yn+wMSszG3ExYbvPqPpwt36Lh116sXYQ2nSkAQ6J
SOo1KE+B3M2q5Dr4hbXrtjccTFOVxabw6MkUS5XgJy3pcBbLyx98KY8CnLlVDyoNzJ29n6vy1koR
RlfzgCl7kM7NSAIDpV0z9PI+yt6VCRUtaGRefwPoMnxV6u5bf4UeEi9QR9P5TrAPR9x+D7PtIuA4
RVvYhi4JTCYrpiep21+1YreUs9QuZWE4lXIqaEnxnJ2wj/ho8gvizkbRzrTLqSK2tA5zgPXnf5PK
raZN0Y8fpVT1FVS7xDkw17CpyS/jF1/ohrl2uO5twVGLFVoIbX7+g5NCiVdQ/T1axcVvRgduM0cG
7XToRLjqFUZvdJH7dZlHeqjKhMRDxnS5lzK8plZD/yFVj4SqtC66jWA7TsfQkptPHRxDZSXmjQDz
ZTH8tiYvbEuRKaR0rnjeNaQqxTmKtMI1/9J/hqDAxmVEEUuXLxtQXBVjBBkIQXmiJmPU6qmRpNx/
MTx1vAFnogkmXcvGNAt7h2T7qRe1wbnR2kduy6aEb6n9bsihhV51mPKAXjXNS0hx4lziXjcPmIRB
uCOjgxmzaWjJLfkq9TciE4W7DbFeXVV8SWnXgGJjNn+3vuKsZW8oPzgElTEImzOpymMvmp15lQRr
NZMVSIAOaiEwSlq9K6it09wWn7eFGdzEEWqNmE6sY1ZLzJFfNTwkBS2+spb2XML2BkDALRmG6jCc
0WdLAxlUifvmWwbyPCvtU7v2fF03dCD/xZBzApI5OVcunfWogUDW9MIqnzBoANoBXt7VCzgTDpvu
PHFwMdxnJ4Odk5yKUIMtJ5cVZ+p+e9QomecLpUf39SXUyyD5i5VVLra81CzBnGoH4hJODKsUTEPC
MiYo/odUus0quPGpIbE4wsmhuylwRMDklv4AaWOXdgEFg+Aj4+7J5PNW9y9k6KFkybMzrseOJNXO
RKdqU13gLAxJ3PUMCAGQ9Hq7JeL9bZEcg79tJmVxoAPotY52zHSNjSSwCmjcKq/0VdzVHaKfT1L4
u7j5jnPbu4H0/Un+HCI5wAh7DNA+Hr4noo5LfSqRDqlxVw/eYMPQWsZEJ8NbQt0gcz1dkyjGKapE
cd1wo4CWtbqUcUrx43m14fpHiJeSTVi3fbSultJ94xDsen7yNudGwGfsyENYH+WKjHJnHU7WX22N
1NT0mFZorPLqCFDDerd9Aswf/AE8urOQniRyvVnwwTwIMA/4BqbMTBb45zWlT7b71spk7KQrbL5w
o2T75u5ZBmBtTz1F09g1QgDL/h915MM1D+vaYB8yqr99a9VNOiBbjkLurqVTbMi8gloDywYyKTmZ
x8l93z5qP/OmiiecOcbchFUSiGOuiI/hfSMVVFoIFgEckPKOv0XnJzJledUYADsucXogFedhjsBO
rxKqfhHJ9gESLyM2G2QsW65FI+9cMTk6kMcVaPWkmpykpY9DsabmjuchInmaYOwWfj72cFaJVEex
cygKmeFivnwt77e+VTPQCFGcfKN028nKctcne2TllAqTfdEmFFPden5aWTVlw4qjAwuVgCUepzoF
yzKgptgg++ZNizPRw95NvhqSpXa3tX9bw1aUddTlIYD7G5czTh1301ZQBo6k6L+67HmOUfE6q3h+
6lf6c9H37jrcWMEOmtDMrPAeAXDBWt5sAsBMRxXFc/82YE1Azt6VHoisSKPhXABZAiYm0ciTf+m/
MfmHUX+3cljnqEd0zcw9ME6wp0H22npoffZ2PM84S2UU74/F+FYjjr9QhYUKdwJZMMSNEpxNVVRu
WneNs16FbY34bVqABx9luuSO8KZgJA6pouY2DzW7eTOUTKcLO48j8josK3g5CfuTZTkb8FzrtW5w
eSpWVTTfMwaczz/sihmFZajvlWySE7CeNK0vbphJFxeQEq0VfDa0iD/sbW93bY9a7xl22FjgLeEw
eb1YKiV5CYB+wRtLYkmdtbh7rkwzU+qUBGFi0+anUP3LcpocaTiovAq0GcfvGTDMOwXhmyYQ2LcN
uALTF0bbBrHWlOP+Ouuckk9CEyvz6ShMT6RcflQEn/HU9Y9/reXh6yWa4Uafd7S6OW67GI4XiI21
fcaF8dGUp+qqDuS6z1B1E99WdtVzqmM6hrz69eWhMBXGESPYvTDmVCES+Tn+vkLTbuhLJMdYyB8R
dXzn5LCu886bqHZXIx2eRzHX3XT/IeOZ7ZGkw6vhR1Ys3UeWk50O6L3V1ecu2NnRb6QZgCzx7Sjz
wuuX2xw/IGOxPYYxqRD4Ac7RR4n0n+z/tNJcr6FSetb+XFRXzRZT404MhDFrSYLsd/BkbvFtL3gK
m3+S9vwv5nAB5QQAZvcwlrSfXQWUPAo5u+eFHyYHFcJizz+8XtLUn9pwj2kroUdO6/IYRXDR5FDC
C41Q+MGgQqxJkC9jw7QoKVikt1wL4G7uWcN+ruqR9AofuViCGHyC4eEkymeyTkSABT5vbH66ssIR
tdnLET2kUKiZRhPRBNx1l7ZGxNAfBQqTy3HTMMIxk/53JjWO42yc6IRsjvbr9LT3gnkkaerPabdW
gJwPDEDA3112OJ+5QxVvtT9H+c3WJkcFomB5UtFofqwe8LRRrirK8zYjoD6jCX9F0y/Nczm+Wp8B
97y3kOnh5LjjG0X8rOEXiP8xVoMkNkp9Pd9aPeehyisnlpHQ6m6D2P7OwBRdSHteggAZK36rpX44
dNMrZM7mNFeaBS+IZMVzzNm5+WZ503o7uVPrp/hz5TJ7kx7nSM2uJ/H+livC+xDDBa5GbatUyKIa
6396kgmLG3UD4YnEQRgxGUkzPpgVxCevJwSGUr51+1EhZ132HibmVaEQI785pdfnTN1QjfHtt8g/
CfRK3Phf6ItoKTTwGOEbL6gkAWDHAXj0beQ3+3DCU6XySUPlFYAppXX+KRYTlVU/RPOYyQdRkcaM
Snw75EbpAlU0DbIWBkvs8sHBYVeIRPX8f8zHetX7z1nQfO3BSh+QP7ZjBUgl0hyKy6pkvHpMFu+9
/SVUYGCMUyRELeVUgpRJ3dLKh3mSnRTc+jpJFr6x26HWYAWeyqpcJMGl6+cKJD+rOVwb11uQ2ctP
a6xj75GGvct6HcS4kZR6oPRGCuQndBjJfpQIvxsyxXUAn/BmmaVTPZ1VWRw2utxx6zdWYsO0ayUm
SNhAQ01bfmTxXsCX530toIXLvnPyIg9EXWF+F4M5q9xbeN58jtpxgTNh3jCn+arvUGPb/gs5xG4i
FOcY+OgRqyhccASFSdtauGOwEJOTqj3xZhnODsnbMVlu8drK5bq+OmIicvyI7u6qHy7mVZoEuYrd
qEZJNHAHCXkw+eJBRjc3LrZv90mwmM8VYIGMMKp6NVv2g0xB0bf74SXAvmg4aJc9souMHDA360eF
+RclFtm/jhbdIMjUxXHMyc2xO4f5SfvawjGXD91eSFIa1D6QhwuD19L8JrmlyvDkSTbnvDFCz18c
Fu1HkME2zByLz6AEqrox61sBqFLZlWl5AfYTPz9Y34ndCB1u8UTRMXVTyWcmgjeEs0jRkfzzLTsF
4+kgg2o2Hv6aYEjES73KJIcOXOZezAKxIY3j4o3cL3eD11fF8qQeeuSjWDL9up6bppid5v5pa5SG
cxzZQ0mPCtrTsKw7PmSQ2vJfH8sY1lS5xLAqC9lPqg+Y7xzN/XBGXgHCyC2iXyWT6dLYtbkyOJpY
JBsvCTsORAfU6JhovI8xmNGmdH0RnnbFifz8O8uiK1DsybY1uR5eEUgl2G0Q3F5R7tFT5mrDQTz/
30HuuCA0CqpIjIopoMVMnyOT98Bc1SKVoM9Jl1kjiN9rsTIi9R9wsiiAE5qL7EXhtzceXYn3KMmU
XONJ/SO4INPssbfS4Oe1M5R13xCyXyE87/mdF0IfJZpyoULqJOmanHcFV4gJjaVMmv5Cv9gCt51c
L+FSUx9I8b7kZNjl6IyGHHnqpQCHeGu6IoFT/ZdE/3rgEjLkNc02qaEWp4gIrf+aSbIGJdi5bGIs
OZlsid49hV0+khZrFKZpe1Y4KO82ws+4R4M3SWTUCdue/YiEDyiE/y9AtqScoH3EV76QsGcY8JL7
ddcF1J5l2Tyo6VjMcYcDaUbaqBbySrF0ke6D3nBOIwwAhhoSpQJ1gx3gm84YCpjsW6TcoFgXHMva
int9NQ7LBhR6nNq21LI7+eHwyVTykqPa0njyBp6XCPFImBtZtyuUh6rKwSv5jrCSOUFtXvApKTIB
42CT2ygD2VOCQu6aKgBmaEwjKEwX8k7nGCjXVx0ijotDNEX/BudSpzsK53gsK5L7jh7/K/Iq1HSg
0kWuK84iDyPb8mX2S3/oqwY+bqAWI6rODGQ7AuootbvB3bwcbabYJ/xXmMS6azumUr8uXAXjedZR
bINmGQo3EXSuvdb0thavuqAcvr0EmXIdmN7D2AnHeGLCGcvDwIYOUOTQHUtVmS39A82qVVSGLtc6
zyLmnt1TgChPKyYz7MyKUTEZ9SBT/UTNb1nbcGrOB+Us+UXWeQz7R+TY/cgpXf88Of8nzS38dPyM
pBBC6xCTg8FK2K1/fKCqScz1r1vW3Ib7Dwy+U+I1oNKukvkYddjcZXGzk8L052WWB32J2tGzSJ60
HLBbL614Z3o7okqYfXFJS2xhd0xFCQRPm4pIsUC6hePjOXK37Hux8ETocBzmJGDSlVwungwWU+I1
LeKpS9l+5YD4F1sGPVbc5gYmNJO5VT+RGJxNkkfL1aaeeZ4cvTFV4YuGWNaYPYE+aidhfxUMobs4
M4kUql3+Dz48m/YTYZX1kZsSZNlAWojkLv+LdHBBWjoYmxm0LaCp84hDnb8ebCyY7JJuvSffuCf4
DNdouhG+wZB7ASgf/EVni1WZddwQReGM2AnbL4mPQ1Lkp3X0I+UFTiBecRt0zf1+hPC3WPBBJ5oC
g6QmKbtjcMSW3eV4ra20b6YCHCI4fkdDbOeDxCVUY27Y2P6kiSy/2NeDwdkeY77MOZm8JlMiMio4
0Uw0PAL9K1cTmto+Cp+gZ6pSHLEsruEfOG1KkNHlr6K5E6cD/RibolHbIoAeJzmRa4PpesqVvmrk
AUnV52MwetTtbuA+cFlKylDkToKnsAeRB99M1AMjeraqDjSi/7J9huSt6/by3DTBK67wuukPNds9
ULDnqvByf9v2+oBVLuda7RVf5mVSRtjKOgvHnM5n3LRP+wwcoDDmcukWrPR2cce2OxG1frydRrww
hCLmExSK7kwKkQa97kuZeWb1mul9t9Mpo/A6AQfLzvPZ+poDpWI4PY0/lOnKtgc3nG/RowgLljsU
Tf/nmSn2z5QiscEvmZxZJNcztbyHqmA8R3CGC3rwZXhxwv+xg2WOH18R8Hj6TtN8o1ixoxTUeLCp
ao0pFWcwueh2nFcogt5ZE62rsXvq6jpZ8iEZ4KNpTmTb1QgK0hcVtidUyNRRm7kl5UpV9cn34LdA
8g0uTIJCR7sVnAOmefs5M4TZEB/F7jq3XQ8YfRVRK+BeyIFexCLBUrYlWFWzKVh4+R2BbimOd+CM
lvE4J0pkJ2rNd+kas0yuVA+IW0pUfuP46XTKH14XvMtCZ5peo9G2bkZR4neoKD70+4fhvu5XfDxN
j6fRQ8hBsXHgI1/7Mq7GKL234Mh+46hn8zmCiOic061KO2iwnumdgvNasTIyQcE8ZY2+sKbIZ2Oz
Jcy2ro0XZhZ3RLB/lfm1cFNB26R26x7u8qZc2NvQxJd+mzELI1PnB+D6DOH21L+11XRyXKAIyG/Y
gn3x3pzuMWaEodaBd5Ghg1uXT3YpP4YJlqf7n13DFQW1a2URsJep1YhrqVvoGxgJEBFj3g9if106
SZEI3igsG++6epdJ4WW2MCKzY9gVz8RybmDjZznwvmnQ2eYQF3yp/aWq3ZWC8XrKkLpFhLHyGrGk
AmnSCTWHcugW5m9Uqhc4nul3nGYcO12UHwm8kHjiXuAMbIWEL7jvZRJXdjnLEuVr+kshRTUTdWP1
2dem6NJckdn0JkrTwS2cq+51dpJe6l5sKWEzrclJKrIqUID/MUBNIff5d0IG+KiheJ7/Z++b1VZF
+aocJ86hKZx0vx8D9qFTWgmcMz0jBvw9yz2R6chNdS+LG2zUwQPld2Cp/KKZRueDyXiQwuGzPjKt
Xv9TkCB2RXrVG5KQKa+yM7BKRwfQZuRnpBy9quK8/qdsvHE9R4z4/dzu00SBHxKbEWAbgrqcILyM
7ExEZtu1vmgDhIGBaqRZgQq4c6V2WsMnIaYWMhzTg1qSp+QVDaqP1fACy8mD8SrOBuWWYEJ0A6J8
ZrnRC0oELRuEZxb0fDUIZWh57lTvSDXSgJn+wSWpGE2lDFMeo0z9A2bmQ+et4/0YbJXYbVcUVdCl
6eZzYgNJmiCsDxmN1dTba9UwBq2iXqfHxCwJszkNXehTOC8jHytiBx8RL9SgBd70aPF62XUhvjAP
At5hMKYR9lGco/rFNrwqgNt/KoULK47RtPL0nBd6oeeax+kPp9pNE71UX1ULQw3+akadbIXM7mYo
yThbPYHIvzGTZweh5rKbj3p4Swck1hQPoo3ZCkjHSLJwapUQgo1a6tOPNGqi9/oJR5oL6IQU+KJt
b09sc9slq7yykIYZskG1bqC6Y05T7O7g8Zhn5rnguaO01t7aM3Qpl2s7SQyX4ZBh8IYkWtZKxwfT
CntFvfpMrMuMMxLz9coR5zNTV6GjSHYRoA+fDJyoul9MXY6oW/BEo1Lb+IabN28oPEATZce6qKK4
DcRnXe0g4+ytpIIl0eDhlVv023XpMi9mXvgqzbksFBCV3WKSvOJwMw99gc3IP7i3HptaAIBDG/6d
Xkzwids5DSDSJv+OvVp2syZIb8boMbON5RiVx3JhamDrlUyPvaioHrs/0LRpboGfWlWDG1g8VP1A
UnV5cIdGDYl+Q24h2sujaLrxxF8jbDA40WgJNmzht44VRg5rO/ghtaAHRrrfi9Hnp6C34BlMU+DW
1fH2W6Z0ATS8vFqG5ehlHoxnfAUIFGfjQcCTcWLms3bf1wg1iWOtBtGr6SgCsWJn8aWb2QXSUEtA
SlA/TJeKqMc3lZfn94rs6tnuVdqfXjoCqNWPfl8QJzQbMqtbtpSGKggW1FejeoeU3yIami7WhsK6
7Bkk+6jsdRSoH3nfEHnYUANooV57tY/D+AnfMc5oO65Uq5Q8hRT+Vo8K0oQLIORVQlBRb9ALqMlo
EArowdANrk9curd5aCRbTTDKvLs4XJBH3t+NOBh1Sm+zD66yIOBiTLWAQfBvSiRSC8gV2Z+toYUo
oghiM5lr+K5zWFm4jiMGzMzUPnGso8qkI9/mab+HfY4sAVNAkCjZo3EfVbBP6Jt8Oz4jruu4BhPq
tvtXULpVVSM7NVkIX00SESYdrTCweaIh9Tyjs+RuyZh5aHARY6Kme7keHhaOBRoufuwj+f99ac0z
kZl2leAf2ylpyX2QZZg0G4SlLxn0RcpCMRLv73QynEuK6EiZie+lCIznYsrVzroM07ozBMgzXBG0
+odkU6ePN7waVHQYrAK+gwCoeXpHFWxZYnMThl0H/3sunoGcZEgMm5h9WmDylq9+G0MXk6sZTvdw
vCB7pxQpu3LaDYoVLnGAB0MxCA2XqRoidooTtek6tfsNeLuXid4tK67/lu4hda0iVc7A2dmARIQF
oTlbq9LNqRHY5iy9n9t99jQNXp3b8Iu4ab8HkLwI+Ap+XeMLUZm55a1RZCdFYBDAK3QR7lJtOfpY
a9/lCWJhg9M3OEA4yLLYeLnCKuOZu7inryI5tkJL5lgdMgYmxL+FvRb3RMB4bEPpVzZFaHJ7BUqh
nrbVgjTSLdOXQ9h7KkOpukz0vRE0GVyJpl33hx/CpBXgZOb0p3J2XStrKeOyoZ7HR+nSRxWdyEy4
0C8JYuGVWyqRxDeW8OWYHnGNNnbOHN/jN6b4S8Fu0tBp9IsCw0cErYw7nKCZSAhob1HY7ZbVEzKQ
S438g08DtiF9N2b+JQiZ41aZZi4McCU7AXCpX3mIT6ZVP4zR+0QLZ5ZUsbXvNEOr79BDP7BxevlM
wDZb4+kXx37WQqoQLQ4Xh5ffhBPtlPZgeIBcHQg2HWkB7xjRTnOuYGBdq1YAccL5fO05Xd1TpZH+
jkrIMRT1bn9qGvhkgMXm9yMtzPwcm4luGbZHbxr+ofoUx3gWGpWAEUPU+70Bh+X2JDRN7arknm8y
2fP42HQ8yOJZ8SoPF5cDbH10lgFPujQSsRVQPQfktKO6H7zcRqu2cG12sHMNIn5W1lgSXW8PUEuS
8N2suswoYuv9TnoZt0Q92hIOC5b1+YskXjza6FnBxY/HmQ1qdOZuQElcghXHQvtgSU1q/+l1Uuyc
/AFIwMkFzsW3FV30OonlBXvmiep2E4tiIVugPuWbNC0rqGEx7SUk7Bo6wOUuTZXCPZMx+XmWcohT
CuefI7S+h1RGDZtbZgjPvO7Fp8RKB6dH6KjXxEbf3oQioI9evjhXBP1XmQZn0Nol58dcsNv5AB3m
4SgxFqtZG9tRG9kOrz2pfU1170gz1+Ym0633O6GZpofG07QbQ1wODNhJKq9cse6DLst/WDF1ffn2
SbuJ/cbWw1VF9loXOCPPzd87GZBTT7ti0S4qDWnGnnI+n8agIJinAT39NvczA64piSuG/aVEbKQs
cnPxoYbjv5mO2gAkHcR6mltjLEVyn3NbfzAGXzDZRZl5Yzx257sqwndPXTQfHBdzrJHc+9BP1+Dr
9mGtZdNvvg5yAFmhJ8vzETtmnqTHq2552w97BS8K3S6CskqUae/+0CqaW/lYOFK4v286wrBiMGz9
iL9EsnqPYLUgkSj8U+6kAidAIn3lWg/6rhsS9fBDIBiydBePgtB5nDcXt7xBWJsVd28nwGmbKI+8
8SFbsy6qh5QuHFyEs4vjX6OrMuntXXmOIg+g9i4LDAJXA1/5EhtBRmkFceP4Q4pm+bAdDGEbQZEl
zkdvrDf5gA/9Zl7gVEsMQQ5ERGJ+Y0isNYJ/caWhQM7PIAFtOPFCRwTD8Ux7wBg0FNL2MYEd12+p
ZOaxQDIEr40Ua55khHcIP5gtl99W5wU/VYx2Pk4/DkUpQi9ByeqxROWxXWziVfAY1Zt1H7Y+g00D
JipNcI2G2rcoZytVvFhtdS96Vxao4gUGjWthcUxf1QTekJMtNI8eYjAhl8y2c0/2VuP5jfRMBkKg
qWE3UfAWxVsjD6EfnrAhtWQTf9ZSO6GmzisBeVIihA1sa1P+CwRYhfshTzsTWd67hm+49PzjM+bn
58emFYLyVNW2NVPcTdoY0u+rcs5u8zc2JvoWqxXA5diFBS219lOIErSHRdxz9qSM3PiXtYM826di
DY8tutzB5S0LKE98QFd6cQhHnkB1OLO+0OYjzoF6S/l5eWqxrRojqyQU9LjnHb52rdQPsRujarhy
tJVerwZ0W95iq2wpUWxJ7dOs7MN5jFCQiJV6KWeLPvB1MviBAC4DygYpYbviAjc7MZTdW6e7pyrE
1S9Q2YphSGYg4Wk5/cKiRHKDZbovNs+u43ZmnH4KcrWiFEdGwEEBCZi7MrWQmJp4f8XFHv+BTIck
aXPf6JjPt41eNTFG/2BKb2HFzHmbv4YTB5ZAeI3g75xWwRxCSn1pThmB704P96AAup/4g1LMjzvf
Z2BsK1TJtM+DiUsxqutW6/M+DImVO4ZavUlNl0SByESMBJgwKJ2LIgsM0Kwm8pKPLdEhpd0o0XXN
RMUIz6lAPWPx4WwwN/Vp+Kv7jzNYvaise2rALgXkU45cG1g9bI3C9fZXzxm+B9a6omKu8nN7pY6c
eAQTE/AsQUEDKtjR0Oph+5+gnMc2W5nJglcwnqSHmMb1Qx8o6dznE0UukmBn+KN33OvzsRp7q31p
afNjOY3xImMqhQpqPih37TNJLIJ1nDRfhcWXGu8E7aXz0lpvSqCQsfPjeAis87ssihfwV9acCvC4
s+oCgVxKhvwQT0d4tleowt+ULZS38r0/1EUTRanN9cugPJdC2NTuKw1R6es/p2OOY88C7NVeTlli
0nc8ZspnYZJqjF892HpFkQzZph70Jo3FKJUKt8/FlaMUXG8FQaj2WYqB/AeOO4/Hr5+qWHZR7XBH
KFhF6APaoPmdhO7HUZVFloPnbM2X1rNBTRKL7NRRL4YUBoxgzrLHicXRnMZfCyUuaJ0WnECQAJqg
haChxnWpSJtW/H2eTP/BfUFlXwOgQzYoQ3Dcu9BJHzKaoXc2I1COj4fcitGz2AXrPftmgyuqQrmn
U9+SChDJpWxKad5X9TUHx5z1UnOCr70hcY46WGQHKQA8bmkYk4aYiZAc0h7DHaaXT3ncHgb4sUr2
Qn8ZH4zGMabxGFP/MarORXJmAlDKhRYbAiP8lCoqy35Dt/qErmLt28IvXqNCnDSFlZSWH4bLNomP
q8LT2cpOIQk1oWJF0i9RbLdhRS/STPnjwbEe8UOlX7RYCpkcRUap0ZTEaEG+B1uQJjp8KR0v9z/l
tRHNO7o3ikmXD05WP7AszKzlGt5lsASgWx/FZeFDtD7DvqH/wKfsd2m/QW0UHVZ4g4bhJaFsw+XG
3nxn7PPfBoZ5pSYCvrUDInbIKwYZ8EeFomQHYzh+5wAlQcaDql7tLbjy7dAxiVkZMbmD+x0FKzel
J9LfmDviYr2XdXCkMY2J1K2xxOk85/I110hkpFvJYcJsPnTlecebNLJppRqinojcSn6pg/ZZv0ER
5JqjzJHeioKvIlpAYWJPvWVqCPfebXfW3U0mTay7fTnssBvTpsYXTK02iKPLAjUsI2y5pZhetAux
p8UDWDbrCyj5n0ly76gYollvTr/F77l4s7GrfS8uXu/3HFpb7LruJirxKnAFV1sDn2uZ8b70dwp9
nOzrwGLxGIHYvRVuP5FOqoFSoNXioxcyM7UF9u/B0b2zsRjJI4T2Jnyj0IbgFioBnuwDinxZnT6d
rYLT+4b7+VHYNOzfZiahQb6EX394XWiTBl/ZdPk0zHb65bFtEDEw22xoqgupw6zwtihQILRpO/Im
3QZjr56/RMlQuY2rIeLyLa71FFJZUwUapB6IA9DPCakqRpp455uoFg54vdAi2dQFmmyQ4SFS3D4W
TnyZzfjpFzR77ZrMaun+wL9DRF0kDs6cccCJ8dBqZdR2RChpyUY+G/G7WJw8QmT9s1cg7fVLJHzh
fQHyu+19MJHD7cAmO+E8HNvE13LUCrS6CbXjT2kOTXNElhKM3OSth7dQeH23Ckl4FYcF+ozs4kO8
kiOATlmliVThlD6QtO28dpyz1X9Mw6VhT0ZLjEutty+EadLSX736PdmbZ/TwrcDDa+pUbkxZctlq
z7T7fNitRAB0W3t8z0XFQvtMJmcr/1LlPEgsheyl5U8DC8i2Xbxsjx/pSGGFDVpu3TTswlmhy/FQ
/YK6u5IpKTdGd/wIzcYVAA/6j5wYNG/0wasrIYaDJQS8+K7EFlsay3VHAlZHzX5nobwqa1tNbqOV
ZYPbVL6vSuGJ81gd9e5ut7AiEc15gEmZxJqeB84gqIJTswC3Zshgse4Fmy8iqnFJFISrBGUz7cT3
nTerYedr7d+ZH1camtaEPPNnD6s+tgetf6R/y8q/M9xRCqV6aqXKJ8AfSSIKVd1fJ9U64oDy7k6q
1VqJAoycbUufVwwIFfNmp3QorTGLFmrjV57D3LsPkty7aAWhyhJ2vMoEdkVvKGcoysCy+zyoGgbX
/yadAA0BqcW2oOQsRD7eGw8Gde+smc/4/KXzcPvfFvz+tVaHrVCMXm/jQliglDjWXYGaageDLgWV
yRgCrEAP9rw4o0ebpLw3RI0QJQgoW3OAmHo9KiDWnz7ZOimiU35RHgBXqPKpq9jsyKttypdQIaWM
SYIg2or4Fz4MuGJv0+BH4Nzz1jxZ2TBRYztU+MsV2990IZh1/2o2OnFqeFTwNVBxfcxy0FoZ5Mc4
Oley+4+52xtTq/ltVK6KI9GEfntoMsLWlFNXGMyeiljCNc90jYYR5xcZ4KPyb1hjMbchEtaenep/
fDbM3n/kx65i7E4ZLj6C41iEgKlvFJ5+VNL8TWsrRnOQH8Biko4h2Y7hk7Is3IVcHO3JUQ9WqJAV
WGId1kZR5eoIok55Xw7LSPeRkrIxbGLCtQEvClXAMO8im1rXaAMePO+XMr3zCWEddaIv2z7XHbQf
TW0sfA4XtfcEfyTFgsmwGr/2MFPNx5oZNJcXbDDUZk8/uHZjUZIwo0BcvVyEaYf9pjmEQduJbVNF
68a/Dsoh0bwu46WLI48WhV48nPKyHkuGUIqaVyE5KHRUAfHqDg1Hr15Vu+VGbluEC/y2pmj6pYcA
TXfoJcbmpjqkn/YTE9Myo8Hc64RTjwqU0eSamYq6V8NjGVDMbf6bnfFPjy4PvOOlDFrd62tG8Th/
CUevMYmlIdDAOrCqfW3+7cemKtOl3z4aZWAG1rGq+WbmlDpgMfQIu9KRjSedQhzlKrZSMDPyuMQV
h5l43oPKyg9PAWU7xJ/d6cq4AO1xJ3IzEqk+hEyXlWp8oB8cui/SX06K1i+EHZA/p/YqJJhkppve
9kl9Qo500O8DQZrnqc+akyaOZs/4X9KT7nckZ4fWZn/t1RDERy8d+ATEgbfYH/rPnSrkNWzN2ZKs
Tq+Drf4emZg3nNS0Rzz4pumqnNTCXuqKlX6rs5RbyhPE5e5S/2nJJEtzTWRytpQalNTlN8sljU+O
9lSIS51a1n65fsed4wLmdGDtQvuwjvVtSJOsQbZb6bs/PHLuLWVOowMiScR91AHQwbEBkYIOU/dN
gywL45wojrePAOtgApdbeXhDhLvisgAfS+m4+QnU5k7smXJ3GWsOicfIRPK6aPiJ0/2T63knizSe
BKGqqUbpPpX25HwisCXse1s/beaCIIa1Pxm8dON8IY69u2Jh7h7mSBWSgfL5iZ4ZbUh6j8sLaadu
X0fwmdSzSk1I/mbxIVeRbEB20qUQVUqSsNmhbyKSqInKxKozhw5/zHV+ukCkoa5/Cza+T8Yh0RED
s8bxFy8vm1Jj1vgavR1ol809R/JxanQLbBNWyrf3jEtWf7E//vLIhbYmt2FUDy+FLTu1vCK6GbWQ
1mtSvgEAIoOIiP2S0JBJS65lqTxJ0c4YWMLFY0SOyqNS2/+N9FzaDu/mVnnSPY99rJAWL6J7m6f5
2uRr9VcxSu2tg1poGv9y3/Fvjn+fRL/cK91BRD6MJpyUs3OoWX9nKn/Zh10SKRbhC9yd/7vFU1fi
CJnZSsK+txyNnW1WvAo/T1/cNqMiMgAklbBv+fqekuP67QtydmGafzsJcBh7ev/ZgI9D0IBzfTa0
VXqpOcczRcGLPyxzl6moSRp1NSTybSnAoCLd9UuapC8mi6tx5j+TTpZGZ5jcP581nTNFjU7P1Uzf
eqPzq7o4f6wk4MePhcqAJOemeQYzrAShooyWenjl+WKFmU7A/Trd7cR/34wC40Hw33P2i8dWycnl
II3g8HIInwi1FOhrhVBpVkFMAwZB8sHzVXoccGvjMhmKuBqbSrUvoUMlQfIua4dzVGjewaQvMYqg
iL6LlUV7hL4wLOku/RNmhYy1pR60xwCcVZyfsxv5J0ziUOi8W3IcvY+2vsV5y24WGgkZXkrQu0Pl
bfRVvPVYAwLw/nYO9xAtuT2NcN1MU5sDVoHeKrGPqhIUkV7dPC2EcRDoTWP0yqJflARxewjbpTbi
99AJPZ4mEKDW50UfFQZY0lyO7P1MKcO+Jh2rC7PRfPfuEcq+TY+INTsIZlcgJJ7dgbupDO9nq1+R
1UQFEPwAPUGx7hpTywaNgtGzDH4P29KVapAduQLtk0YCDgQZqrNAYisEPqKhTwa4HgkBKTCEMJNa
ZdsId32XNA4ELin2GEeJJcC4Ci1Q16BuTAhdVwxkZWjznmO9NB4RcnTa8EGwr/5fTSjXkJaQgBby
6k+vzfRhF7GLSCA1zZlTte0XVAVxWUoSxL3OGpBAhtzbLB3QGWCJXbHSoYprPgy5x5KVybTWC6Vp
mzPr88IEXkm00qIMzFba2Jnps5o/CewGVqHpfe+JEeoASsvxYCNVD/SeQH58/AYzoFi+B8IICeoU
Xv/79VRXzRVstUH1KIT56Cf3v7NV7hR1VETth+v437XxC3r0dYVyipmyQjP2us/ag30S4V7PUVLo
qfH0EGr/KVXV67YsKG8zSquqy/4ucyuwf046IJSMLPQdoxVeHy4P1nK91ZsbqcSwdW1wplRUiXDx
zr29g5Unlaa77Dwd9/EFaeiCs2CsdAyLuNhJF5J21X6TJ3Gxg6KkBbGysri6ny7ApLwN9BAdWAzm
Nz5OC0btJ5yHANqaHJSUYEjPvXIBbgJfIG/WYceYL5mjuKnkhosRePPMWeCmee4nrA1QzQCbOcDC
BL2mg8Kr7ie0s/MpZFBPPyPlfQ4fyZuoDaTJOvGf9JDhkE469ZuZvqm/ga4x+5BWM9m86IhhyjI7
MVl1OVQxn7sB9qgi/Wk8mMrnAVVlS1I57Y9b8TaP0O66yRwRn4BuQIuURMbzUepsgf6U4LCW0/1w
HoZnPiBaO4Rp1QaDTxT9qsMzXOprPVP3kluuWnSsFD0XwiF61bgA4ukoFLAGe9Hodw0oGMLsypDe
+Z9rkN2nFV+Oru9FNOCVT7xLt/2qEXv1ddyIobiUEcFD1zXk3h/HWP5KM6SRKQzfCn7kGsRxOIhy
1OHp4BuMpHrU2KvBboKercU3mlU4ukQI5ytwM9w/lQFxNdi3mzPc2z6W1jydfLuhD2QXP5QCw10/
oew0neSVpnr2OA35I/3Ax2VD5h8bhlVXBxUlLdlI276AQdenf9n4S538DedA1eb4Lair0doMO7dn
3W99xx/++bl59zMgM1JQylFF6M2EP0ttbBde3seqqsfOxR/tFH46do/hXXOaprn4wJkcfjSBJE2X
+0AcqoktlOeta6bgFtzAIKPfKnWjzp8PSXefMi1k1w09mkoYMNP9hIEuLkqNdtkRXURcXFpv3Sah
UJUWzIc2a32uvLIFRoIEvzWh+c7wnd1hFuCQ/84Q7ZAYLhN7RetUrPIpNI4bTS4oqX4t5ebnk4xg
JVaMO1kPoEiEGa2y0zR87/dgoXSTvHNNP788LmTZ0Qu6in67jdRcrmlDwAG2GmZ0cvr7GYNksnOm
93h1jVqRHHmHZfgcW/Yci1sjza/FHsbigulRYFUzINiZecGcdWTQt4VimIX+/fHo3WdhtKE8DZQh
6niV2TIn9+WGqTcvcifrpHTqmBmHRs4/CnmRD+ArkDNjFMd/fj7HSiCt70Q8NlYbYQdqrBP4nb15
JRsrWVngC8jMkFNHb5Jp4dvzCF2re72uw0uQhNOckmN98OBlInx0Wk3SIxRgJI4CWyLMjoEoKI7F
BQT9zkHYqk1kaF6yrLOHEdKJh3yeqF6HWGsZbWeAVXnot39N1IC/vYsqkMxrJ7EK+WNK85tkPhhk
bGJEvPB1TKT+rFizccwkCogB4rXtRfyYbLQVEo0EUaIXG6WVB5tdRB/0tV36TkvTL84Ob5pWiGQH
slgSmL6qEQaGbN1jYpTa+ohpRAnDe3QyM1EgMVcAFm+dIFY79Ho+4SV8SEDJmwoUgHCzaKN4mJh+
HlVJMvUVWMiXGuBZp4dK3USu6/gefCgVru0wwiosJr806gpM9pmZ56xv9CN2po3fhoUl4YXLrlJn
Soxj7TR4hkXrIdawbjNkDSH7mUsCKhzDOy1HmA7M//7zkrF0OREU3YKuBCOKDVg/lenM+SsJFtLp
8GWdqP5ILbX5oM3nh85UxpSyMQXmIP2CNXwUvJd2VmvmgqDOMRxWw1cReHB1dU6FLVWt6zjV7UPU
L4W1GxSgjNePPOv3cK2XpPSS08DqFj2FCCMDgeXQJqAIeJDwwxU9P5RPKmIdJMQvpd4b98gw+GK3
flNjNFlPlvYrKdG4tHB6Z5pzJAGJrB04qIPCPk+5w8lNJ6yGgDucf/GsuIm4e0ZUvvtRw5z81Ob8
BJb3/ms2lbRmAp0q19D7vN+DBJq6uy651r4hu7x1VJk1+aO2tsg7dkOMg9YIHFDg06ebQ245ld4a
GpUvJvCAuc9tYJcDX9uCHI1wLXbhUnsxz1xvPBM7MwvTDnN5SCM6Kq6cxMpDx4l0MzsewjmaD3Pi
PLN8qK8QvzAh2wuw7dyGXx4i1JJD3iGloijuKnilnqNTxzgTyYwIFp5pIgzLIESrRO7osQIX0rSh
fq6/CLNNSZuf4zFlIGdW6Zo7T7BPgh+rv3qaHsGiMOkJ/DNxI95FjwFcF2wupvGKH/QRcikGG0k6
vcg4S5+TcBF4hmOfRk1ya6jegpyzEozd/GZB6Kzyr6A2zORt2Ywi5gs3Z4Ik2On9BqV98rJ5/qLh
ZbYtcnIuA7tXcFUWOVDSdOUmVbD9k4yVEfhOgBm4y67BtoPNaeup77UIqJDrsx0O/dXh26rqbb1a
wFEC6w+zAjIV1HgiAKAvQcUxW0C89/ELjyMmv7reH41AV3yVJBmq6KUCbIQQ2pWysmBo07uAYR7S
cnxpbdhb69wmRGk9Oj2SMJTdMW9m9sLHO4k1bSHsWcaZ4+B6FXIZWdWLvrzOL1v12M55YpkQdycq
TwWqtSzF0zH0fmjL02BKb6ua0lgQpqaJQjSX5DwAVDLkygj2arcZQeRnjv14b0PkuBTOGtrC0I6M
csQCKioCC2LHcjjO5+bIRIRZFS94+aweM9bOjydZEtbm4QGsRAh8Sz0VpplwfLvUgu0vu8Y3/Z5W
v8aXh7AZdQI0DPoSH6LCu4V+O4xtP0EoLoFq8cwa+rtOPIhnLFvYsu8wXDqkIWkRXgnHpNuQb0uA
lRNDenvwjmmoWkEscBgjVfpTn0sD/bVMLYz7U7iAXjCF5lDTyrvqUZTYds1r9bo65+h94HtcFC91
F9jL9fHhKIqTJn5ekPRkQ4CwGqRZV0/iczHw2T08J17Il4WqB4AlUHOdNjvMfvJkVTVEt3mXaFV7
DtMM38oUUZmSHJ/eGgS694Cz1VB1bDO2nPHQJOzJk8Bcr7opei/Kgn2cV3QryvU8jBtV8Fg6Jmoy
Ki9/M4hFmRcOrHwpuLWt/anGWZ66d8IP+CEgjOB8Mi9j92UpUhIRDkdgeCdoSlyywfElqaBM+TVw
O1+Qaz30PtWpEXFuFkSusiAM3ltqxC7LzUO6IxH/QWExtlxFFUXyXrUOgAGDTwBlahn1wR9SIfET
Xtw3c6uQZD4Lq5OOaM0WR6JkEMsLBYmmRDRpxxl7viBiiOXsu+14Nf9qJ7AM3CcZ8TnRm56VzDUt
fdJrS2p7+LWu35aSlUOtof+CI7EKVuElBkJ4654wqxVUHtggPrw4tUrJ72qb7NGrGc9YKupcCUcV
EFTtjCviaKCw7DWM5/rdNmg3ByU+qYuEasnDPp0tQWFLQPA+YYTRvkXCp5Eqvo0FbqZkah0CTejl
Bivg+d7pXh7JHPVxyS8pcaVfNAFNBfG/Qn/caFO/isYgvVdiOccm+ptnXY8Dq+0uNXIO8SVKnthE
ylE+/HgZTk44R0aaL0AMdDeOUSJdib4N1HD/qzSV+8ftcVMswvNqhBXshzdAaBscPvFwC2t6Zsug
GcNNzWn1dWiPNZJ7DD6bZ8EWANbbtmEXv/ggRcEfEExjMTFoNXy6PzX2XhEXAzl0k2mAgNV216bs
BiN7ibxdMZFDgwsx3y6G6xFkctIr62R/H3vyQfVGsVOtNrhku96WOk5YGrg5NC2pLetnc2gTEtlt
tVnH2lGsKL3X8nNOeewEgZYMvkhU9jI/31YI6kVWtfv7dOfVqj8iDdI2vOGpx5UuHopHe2d2l//a
uHF9+Dp2pLE1sQF2lxJ/UqNJZrWy5AAz0j3eKY/oI73ij2Ep8mlIzTOGo5lPLZdLdMfs6OgAzIzD
5gqcn+FmSnM7T8D0wlZ/fit1iADrhG5+rrRKFWLdPTaF5sRdeAMl0Jzduy/FrTJS1M05O5zKPLzv
uhCMAZHt6YKs/GcQb0eK1YAiyq8Qao1UzgBITwxpulLKvRYbkQoVBosKQjwbSG7cO0WRRTVcJGoC
wkszOyb1aDD/l9PIyOM1bB5XcicEgN0Tg44fgHGn6TtHCeFmZMApKijLyEXXFTVsASSDU05rFhEU
gukGxLY0R7HvotszPESj1UIhvELkM8l8BJJ4GhCFl7Mt/oyq7ELffStcmTIdxDF8cHLpe+rC0+aT
slvQvkErzXgtQ523u9MemWywUWFOIHAGdLonlWZDf05kVjE4jWaApgOEz29Dh5paqLQ8jyO293zR
HG4fuxosn40pGBfMfMw6QnzI/SwOqXeWs1VXp4kWcjH3gZOlhU9wlItIodU2Sn/7wWJAS/BFM5Tv
62qkcmg4E4zNqvIzHM5vhu50KyQroqOdI9K98rbKFyK1HWp63eirN2Xony3r39FaZ7eIgv/VVR1H
hKE3ajPnHEn2x3bScgkmrS2CQsJMg5zVv8YsVLUsFB6dJL7jnrn6JiD9HXm9PtVOq6tkWyMkNHs4
Uu7mFrECGI5eeei+6Zj4k9BBFVjWpwiON0WcK4FXK8cJsRs8OKC7LrJkK8ntli3uFpwBUnnV60k+
kyj1n4/Lp9QPxuFfh9hWQjSI9gyrvBIlHSCnMJmsXiX4hfxJl4URakAP/AnDBr79kBj2MsK/UPua
zFqmq4GGU8aEKBxGkybRY+v1Lp5XwKBgi+Y7uDkTzCR3ieqLAH22otyqjb9yLIDknhHZs8wJ/IHX
arGGMA/Te1Q/42wcXf8GbLyub1oUqXDWkDnoJ5LAdQiZwAE9kwuBOKexuvFqz7Jb9s9IX3xYDyPS
SCtqTd7idb524aZFclyxeanQ20rHFWRNNG0Q5S512jUgGVeP/3hn+HwY3xmm7o/ITbifIsxl6u9f
3zwd9Ivq4Gx7Sv2h065PhIf1Wc/PGuAbvTvs+85gLA2t5BJf3PNfbF+QItmkpcqCbXbL/zgYRUyf
dCiQt7tecy5UgYAQ4N1+xnZuJJ5Frk1maem7qEfgSAVBugvVmMOEwsjW4irGorWD12oPX+hQzdOd
73NZF1qGY7qKKpNnCm0pkhatCEQv6oHPjX1g5ANCnf3v4a9pTTN9qcLza2rIpehItvHdKB9xiEPE
NrvzycYJHWxv0PSgHc8lqWC693ARz0c/NmJMTcazyuqhJo+B/J1ucmIt2MzgfMPvWxAIB98mxqnu
tiA2j4OK5WhtK8ArXvciVrFiKE7cAj0qD+8g5yyX7o5VPSbQZHMtr+rFNid0/oaUjXhHlK7iPXFs
AXTTaQiBdStNOnVpVrdzbRc6eBWNpv2gRBbIX4yQirPs9g9UD40biMsw9kTdzFQEx4Y+6do1gWcd
BQhnQ1mfDJ6Q1FX5iA2OZOEcLOcHv7XxUHtkXCcf7rlSprALontT8Pap5c5gvlGe5PU7nGiH6JOj
ogb+T4zQqeJAimj5Jn3beMcac5+CFGIBljluEn8DRE+0KtDcK/178Mx3HKqnpFMkNudqUL4va9g0
yvsdepyTHsUtsohlaHPIbQuv7Bznyf3cVVR9MGqaIcHMwcZD2WqzH5ceFi/itgUi5t5OLSJQHFww
v5bJu8yEhGqNp7LscMxsc4RbeRFVkJv8Mbxq6N6IEJzE3Dva/8m6A+hjmz2I6A35Fozkn4uqdBMn
Ok83SDkbUzpqg6eQXKiU3Tu0W6fjLfSRNPMt/uBcSh20Z9nYlLfx5W0OpV7uTiAj6gdUM9kmPbYW
zepY3L2eqKVR9m1T2BV7Hd/fLgOQqeBixl0v8FelLB38Uk1V6lClWR3r3A6YMQizvu3XDe2jGk/u
z1xQzpcWCeGT48on6VLSxf9qNndBo3mpWsr+WvZgQI3N7enGEHnNU6pSGrK4YqmjhHmajbdUgnAC
Cg2CiWxckLnkaOZGXDYEFt2sA8NVv5YdxIMxbhbiputNqs9el39ggI/UotxWCF7j8uw9/1hOf3nM
MVdhhT48i5E4b3uDWNefSQD+RNrLWPaEEXJpjfzpL3U/ERZ1YTH4g4fmxL47AQjbVa4ufT9AzQwZ
QxJjC97PDY+nsFczfpfHNQZVjOaGOODoawxxKn4PxEQ/ftHB+7/37O08EoQxLML6hKhjryHQZUz9
hHLl2ahj3aZwYZs/WdtrUsaByMrE30jYKpQsaPGLNICPAe/++Xqy9OG1fASmVG6qHf94k6EfkvNf
yokUuXjyhK2o0Wjp4smXu+yOcOdW2BO+CX4A/bISkwzOEI6jeYcDYsy/6LYlLxmj7IryP5MFpn/P
iTzqoAuPUYq6Ua5QG3bPfTj76FyDZlHj6IxQ7VQ0mCKeIxlJQXzOq740wpFJYnKsQT7cRTAYh5Ob
LpKOQVpSume++OVq9MEg2a6EJZQXNMrqJbvpiw9uTCDDTHlqZ2kaGJ4D/A/7cHHDyKjbKelo+Zud
3PjYnBm/iVY4xcVnaALbEeGgeC+EZZaF4mxMFw5V+hDbqEQ1uj3TyIz7zUEt8brk2UD7TcSeGZvT
sDvrdOg7GobU455geO6ZLAgSqZFYt44rAbgZKDYl3XdEnR9EVaVsaVFj/5/zpSIK+nm0ZSGGkhUz
fqaA8FCkZlVawLQZiV9+VAC9KNxIaran562znTeTr6MLCiQLjbaPDEy4R8mlzTS3euZw/UlsleRm
kDAsBZhUrdc/sAW/k47BNZ1dxC7zga5ipufaron55PcRGoKrXrSKIoLm0Pfxev3c3Mme/t3++8db
e92KMZvbG5DlnuFhX4xaW7tISBESGp3nN9k9TOZXDbos3foyY0SHroLjjtOfEMJvKXFmm6mJPKET
rlXp31R3E/0oojCt8VdU2Tpfb1XDiBfquuUuMX5eDa0s4f32jf1xNauhC5nmQZf2X2dXIDQPkZFr
ECMHlYhd1swiVMsNQUNuPzMPT9UEyDEhtz0OHlc7JDZLT1GK0+NpViypNXfKNPXCyjXRUcfZI3yC
vmF1hV9pZ6wk4bxExeHkz9BLkpk5NlhJmUYnQ7z/bN/dGGJ06W8s9um9vK2wnwlSAupvGCjWuOGG
Tm7dK1f4Fw61psIjorf5qdl3fzllRv4X7jh065q0I/TCleppyBM2l/rz646jCJt60jrBD2flNsiP
YcnKCHklA9XeVO/0a1pnVQv5DerGYQ0UiTCwSeXD2CTFimAMakx37put9acVJY0QJdphxXLrmZ4z
7jlid36F1pFn/6vRP37YgE4ZmoZzEu5R1pLV//YMMqtb8qXpmjFOvuFO2Ha+vW7fNmOqw7NIoyEv
YOXBS6Ug7+s7W//oh+4Jy8mba6hYfHNwFp2DxtemxcmIWEVm3oCotVt5pKRtXgiROPMiTgGTLdnO
yJFKuYYIpM8QXDfRykaphpS/UC6cEWeIli3uvbuYPbkeD1WC6YFmuyP0/cRqsm+GGxgwtKk0yR+9
tS63Ydvrs38OL0p0/epdGV0twtUha96zm2FsU1qI08zaeV7PjgJto6AgU878pod9j9mq2VxBDsdt
jcbBCMUF7h8b9XGkbG2pv+3m63N9ZJ6HMQjYwRdwZOo1aJeHO3rC/IVfIZ1b8ZOyA3z6GwRCT33O
rZnLPJxW2tn9XFKbuwr/5m5y3jhxw9oq+c06Uw+AR1KN1cWzj+QAORI0ouuQdfyne9WCbBe6K3Nt
RyzOJFgft9hbj1tU6uOXCXEhZbJt6q5AwFj8Z/tXpioGyBwjEKGKW5F01gBnU5f5IMOJSZD/h3oy
YJgxtVVUPzm23TsBGCGhI9Qg25OxI/naVcpgEjzNqylT0dXXgb9/Dp+CppCIfl0rxEFZ6fQOgbUO
MWA5RADV1pi6kUGloKA2hRkF4w6l/gBk6nB2FDBNAiXZyZFc5tQdJOvDEylv/iS/fpCNFrM5ufFz
XA94CQtwFZs4YLIG52CZvamq03vaF1DJt4mp2SsR4tU46DWK8eXK4rCzIxPJl8D9bAkTlNeXyfDX
Eu4o+9T7O7CfiWLmYWXcJPZClhzc8mHTEVXUs5L+L7+gJPVj6UQvN9Wit4GLKu9yYw5VH1OSgWJ8
a1YIOWeNUrEesTImFn1JdqYfe/LDdldaOdGPJu6uG/73GTafufc081jCCmPYk70X/9G39Cae59z5
DmFSyJPfZgbjD1LKmcNte1fQPnqL75qM39n88KtQrlCn5LZAAFF3NZ2RN62B0K/vb69cIBaK5hom
7QKUDVdBwir08fFGR/81IXmUpSIR62ubTJ5PcDLtrPKUqgDu6yzRpdN8Y8I9Dl8QB+4+2oouJ7xl
WkBMuwABtK+KSTjnqk4ZKfg0/AGQVj3CE4e0l4XaWGyqLw9rLLWXERDdO+ncNNCWmMs4NdK6g8n8
B1YfAkbTTHo2ZSvGZbpPRIRhFyRWLfrVVEOdfuFZZDKfqKPY/FyuvzWj5SgLd3zNxbj91A7Sasm2
XOotI2hSBTXOChd+/0++6wTlCZ86tlQ/HTmvRioiCSg0ktbUFIBCS6vrEWDbBrYWOVLrbwJO7UwG
0yq+Qm1ml8V8G+jQfcQgvXGlafYDSiCwmXssCbTFS7vIijj5exGbYdmXqBD5PAD7Za94kG7n8zzM
iaoCRD35n6dyaQk4y9ux9g4zUHmiRus5FOjypad4dlvvBvJe200Bv9Shi706yx7GuzqDmr00uMCQ
2xqzANi/9rhoajvlwI/py3X4zrI2xXKy7SiIaddTunC1mDHhl9s37v0upEVU5J4khpMY1NdTbH7+
VLRMsMD0MUPIn+j7wJ2AL56+Go97bvoMln89o1IEFHrqHA/YK0m6GZO7eVIRVBodUGqnLcgNUni/
LyMv2AmAONrUmxOtV0dZNNvBioF5bJb+1Pb0g3k/flCN83ADdpuiQ09Cz6Q4vxTEXEzqlyFksjEd
HlJR1mzzjpjUzfgBc7j40IkgeV6H3ZwZEekW5bJmhIxFbnPFiCG5wLiEwqYsU+nIKifkbDG73goV
eKmr4ItJMBWTPVDwYU1H5nLTvL4qs3cg1EI7jL5Re+sjFbIyTsQfFeprYj+K2pUg6iavrGJAzvnn
A0Hbu6uGblGF4dI3NmznGmtuWNvi0COt8RXtZJzl11N3tmr+f6YBmz0XL6Vu91bYr4qPpSRYGcII
wj278figB+ekjkPb4BZV8eVBGM9NUi56u/09XzJtZh8B82rRZOMyrRSfglJW5OGurdLePJE+uZax
TOVcBh81TMDYhJpyOrvEJThB02z1XF5caBLGLgaBpeNHzkgWX0OwuPm/QQMwI47fvNiw9xoZLqSo
+Gh3JSIOrDIsZ8TkYQHeKouqyfiinPE3YBTYvVOeP30jGm1Zaf3/dXkCy8l1Uf6Qa2lHcfhumabP
MbyZejRQF5cUcb7NVv2lQcZ5pALJXu5XexUIDZXwdi9wrPGbIkONKJpDmbipikm2KhwWMrvTVjrT
BPQc5XDbAhY6YALL6jU2NFrk+XEV+1b9GTqNFTdd9SWlX8mLNgB9rnBfMwIlpc1cyyOzAEEuMSWI
YrhB/Nqkp3LuEnFk8LXTvBfz3l6rii8rDMzt7eflACxppEHN/ph2SK6kUOhdZYyli7RzkOp+VsXN
qW12qHn27Q4i9sqhW1rqSEPzHdZ1tvZstur0lOFR5SYIU4YJLPC+TG1UswDl8HFgRoaVKXwQT1cO
cwTKzGl6fq0HeMrFyhw9t+lLbT+VCsvWXY+LsQy78GVMZGqfmmyV2yYpKXa/5yJOtOwE9pSX4kvD
2O5tafRirWwTFS8rLan3KYGGrIhEEUTw9hWIyNqxxv21mfstPbQJAIKCZtF4TWNnBbslusH+mjn1
LnoXVYOX3f8gMRZb4XZHU1x9GJuEM2LpluHLK/PJJoTKHkDuvehsItGK7mjzFIq2Swz0125d/d+k
ZfJSoczGCfbqC9olVxSQ5zYcQYb6pe/GlcJJO3DsYoayaF8rQLDvtzj29OPvR7sQEeF4kxztPsTv
/uUSFd04SyFnuPjk7JmwYFrINbBbp1Fd+bpUUjf/DjeieNsXaZ49/j/zmilIk6RFPcg3TUu5wszz
J9NiSze2KJgzRLjuZnfQ/HOYUeoFVg36GXF9hJVLM67nbNfwzeMlOz3MNcrBFnJ4wZjIEqIYz563
QU4YZi00GY78CZx/Ftr/XRhFBkyKvhOsiPDLyxLyMLc3S8MIR8s9MkI6qX9n6BEF+/78GKMyunZ5
WiM5nqnSskj8/u9ojP3NfJTsjuLqplSGPn2s9mJSOmClYxfniHVDbtDkbH6DbfS1+gaijyCR7+JL
/2l0D3JlG1hnIUCpOSYKpEgiKu8ITGoP+ZwCJbowGG8w/S6BLoCv7UZRWi3lkARZnIhf01laEGA6
4SD8kL5DnneXqJE47viGu7iNk8k3pLXd4t4aj89nJ/aGKLTiekZWsg3+JS4BBqx83MAZ9T8p0/xx
VsnY9QJnxbWV4qALcFTh68Wt/+uP7gj9qURU9qvNZj5rOFMcAD5hWZ7qMbFWkvzKUqzlMYONmhyW
ECiZxlk0bcBmhXlpfPAeqgUBK6zBNMB2tCyXm/WvZN2UnO/FmWpisTUeu1Hal8snjAlh46+3Lok4
wfF0PMSNYb1ArFTMLvUXHXl1CVqHdMdcu2qKxII4MnFiUtT/W8t3j4Wb8fGWLPj+VlhylWP2npCv
cGK2Qje3/oabiNsHW1nX+HdmVnh6CXCCwbwZHoAJw3kMeeeVi5tNfQOeAlYgeKYNhj/qTt1K83JX
1avGxCMs74iC0dUGV9uLCuhgaVwIZtBcZQdMIgohMlk5q3tgPFmuW7SxP9HtiSq+pPbWV1TBfH7C
qU+Qj8oD6G9fOIj+FIrGpfwuobrqLFFIcB6XarVJBZO2EAoSO0p0nQvYABU/ztvxcYa3z4pIvJJp
pbhTzMaQqGW/bEYqQATT3qkzZF6YaejT8kuY6ZUE4YwB/4yZ/lPROGDWJnX5OLyUIAkKwoKG38Ay
pPEq8LAe2MsjkIreYOWUQkbdVJSoVtER3AUO+2nME6TnWFfDgbXONQfUyXYA9S9A7UKcg8ruQXmq
mt4lFODJHyLPURegHj5EPJkdm6eesfeSpN76xFZK40HsdNs3l4IR6+6sk/phHJvAczO7K5ZCu5eL
GzForjD1b7br7ttyLdHp49qYTzXAnYt8058LFk1L+jy5BqFFGpgR2bXTp8deHuHD0ycTHw0GbwiZ
2mC0Gcu/Ze3uqrJYpdaaFJDJOmK/Psj/o20HP9bhrgr4/X4v/IU4q1Y5j+OiHxKMvFCN+zsJPtdB
2ckhodWPfcvV84EDcBdX1tXP6xudsXRPk6jPO+yDKUy8k4PgK7el8nc6Gbpj5FmmZopDfp0C/YBE
iu7iOsXhaTCuquO6TI+1/pYigxnjvndprb08JXQ94vHkBH/TtdjDcZeifGavqMwCUXGrN7trcmzt
76xIHdZt9n2XoKwU96KSApXchiHLZJ6Sp1qZ4eJpuYZZg1J/kNtam+uu0wPWoaCjjstqCS8MZwkT
RVSGIt1xaQ93KkoeoXWeXewvPAhghiMpIqyR5fZSlXgatEGbhH0mBH9WSnnEYzp6X2qAKWITIGkO
c6uVL4qdIN5KHQj1RLJLz5z94Rr/FG1SgMVwZ5BqwQLZIhPm0XbFhXYagPh8TSoKxp6qESy7c42R
KB+Wnee7QMLbFG03RWeVofeQy5nFt/6FcXt+fEqjinYTDMERr6gyrc9ohl+svZIgMCRlL17SsQAI
enLVk1++nYlpAOGq4zH2UfsgSJ2cZThWbh5zU+mffR2o2UsuMemlobqNtPv77yhDKBS6TVZYzQ1A
K5ac8Nbf5f0d0fNW+FGs/ZFMtCoNQ8dwmKAdWtEspE656GvLcvPWaqLDj9z2jLYzZANBqO2l/ExL
R9aOps00ZzJQtWK7ilWtHrJK16l9LgpDwCbCxYUyQulOGpTJ9H3uXvlgnCL/N0wj1u2V44IBKek2
1rDotPFGhAMCzzdEx/g+QWeZyD2h5rctiyvQ3+e1CrjTln7j0M+vpVczMEP3Zldn8PE9MH+iu5p1
08unH32v8K4lupa0OgPDndEFXVK6xHJanrAND5XPOQ3N7NhWIUyTS+mncUsLVKgF1xYNV4pZigmv
bWc0ruTDoBoWHVOKO6HfT1K1JsX36rXkQ/5dkSlyhFNafPc1NTCIp7c6Xoopn/EP2TJ92Q0HvQiJ
6L2+ng4CKjus6mpvH8DLMu7r3Y3gcbPRv5H24OA2lY24cPfUhYL6g5vuTfRVMecXp7z/Wlzy2lph
oNlkwMwDxTyD/TAAOj6FM9v/FBASEdzYWUT2xYe22A6TZxx59+KB2Uwh+P4oBhq1J77RsbaFuRTm
t0haLIByXKcUfLyDxXx8oqS5tON4Q7QU84ab/9EV/dkP7lORddFDG8vrDE3DRS2Vb2YtWO7w/Gn7
eflcw/R+Yp1lsWgt9TVzrc1rkiRJ6Giqc5hBH3tNEt3uy1jsxOvS+FNw53RAr5w60ZStVxYS/Xtu
LVLLr+v9pHzbV+S2mIa9CoOazydqLYdbvoC8uTFjORcl1osb9DuSp0hAc/B/tYRra4A1TkddxnEI
Au/OOHpfhsuJpyjD+GACb2pRs5hS1z+JZkIkN+RE2y5Z1hfZwmgD7zH0AJO9Pyk28/r1uzKVrTky
Tr7BbKSCnpoS0seqzzQ0MOwBXOK6bcRVIV9CXvjpU2T4vp/y/1qcyHxGflKk2viJcYU8X6cGbvom
MxAkrdKbo8sv2fNGUuHDF/+f01D0htKzkFf2/8Je6Ok9Cyy6p16HMiCCqzJIkAtm/4g2/inDo4ou
DwHykHy2WJ8KawjRhwDbY5z33wezVqWTvkH8gmOoxab7PkURauRKXzpUTqArYKAAYxgS/ycL8e2G
8mF4A5reulNoergcA3f68dyd3X7dEyHyEh/DEwGF/31D+8AoZx9CmYnB75iWLjvHekgRbFN7Mxhx
EaTB4LXikC73TK2stzpNWZjL2+TXvQ+d+dkIy7uCj6zUiWW4R4ApvOxYvitgCEbaObyA6GXP4GWS
vARGs6P+MR4XGXVrz5MfsdR1DadvwJg99zw7AZ4/oikmp5/I9OUIK3eJ7iHir6nVAPWzJVEajpck
UhvTXl/R23hJX0R3+AQC9dTi1nd1IC6DeE/WqJzssF1Wf8DqdhZGKyEpntWI4oWLnzq41ffY+Ima
vMJDHDWzZovE9C/L1cMMlDQNdSQFsmdiwAb8/eb8Q9UGFhTqFQVVuLEmTJqYessqw7//afkvsHgd
Y84QdBV4cKAQTs3c2hH1qfazvXW9CYM+BPCuhOP2aqZTF29FuQvDmqblmMMPv7p+0+yTbD5/i1nJ
spNnrmeA989PTNUXsycX5DOyWwvUFHd57UDZ2mT95t0c3PH4Caz4ps/DaJwhEW55fvIv+wcOn3i9
NemCeJGro1y0bJh/NBjuBJ5uMhLWiEmV0I8fCAnJ7hu1snvre5vOCUkmg7NulKDL9ZbcZJxpw+Ar
g2z3Tk1448tRvVUx8HNUdjG550o/T1+ORGyqR4puZ+GeJOweMfsjwETfzDlN+1/hh1bMc2/WAIEK
EoEz7rld/uNbaINrM6yXjlUjxAUPiGpfzD+gZddNoIGeOQC0zFdUteU4XKdFqjP2h0qNodeDpWRN
w3fir7khAKtltK5LQ5O8ucVjiL78R5/f0OtbYjPgbQNo89DNrIgdWYvYqPc7xJAd6gL5xoqPUI4h
virAyJbrNKkjD+wlD0mCDjGT9z3dWoM6nxrT9ErXglspSN/0GNTgHuFyCcN7x+7UGK2SlQYMyu0Y
q4CzVUHJy5fsfjetTeHPWR/VxbceXgrNZDHPzK6FhedUIzz2xcndKNTMQM2LXOhQ1XRRLglPUUIC
3yQi9QfkWh4tLXqPDdnhFQAypiPCAEX1Ni8eXeh8H4sO7KEXi5eXbW71wv4itfQ8VYHoMadrFKNw
sBWxT0Xfb7G/ZCXivC9cH+vh/B88buPpNpsdb1iCwq3YV/U3Wsp6idbTgydf8BirgUD0zzcdIfXM
RbaQyOrNfEszh482qshbDGbHuJ6q+5Nx5hmQV15+gz2747p50XOafTbIL9HLolijGy02xjW07f5k
eR18ZMc/7dm6ZqOx09qBN1vKtt7LVexxwu+vXAip2DChMDpBlHl18wz3l1a46mQ0Rt8dfY74iNss
JxWeWPIJIQuSBdsuRrDd36sJzjAD1oxM0UGC7S2TzKyoFJpyr2IRh6prLmdWWfGBL34Vc6DN3Pu9
7TgsuasqXTJA/jCSyR9DrybAw9o9LXjjvZgT1ISD5i6DbJNPNQVJlrD6PvTEDm47O3woL6aN9GcB
+fmVEKiwZSsNcc6pWb8q/e60Jyl/Y3H9jl/+nPJE3NuEhVvVTjVhT0SusH152JT+bEibfrIWlWR9
Psv/Z4CgSMc5RmKHwQfnKjt9worblQpu7u+MsDAVyH2OAVfc0rTvYONNVZYzmLxJC5QEJ6YR1q/P
KfslFjkZ6yxhmmhRLGCJBTpJOEoMPLs4U/QJMJaLaUwCmInjjhth9pF8XtQ6smIWAJgsWbZ1YNJ/
6AIBd4OKlYPw7zc7OmGJ992ME4JmsB6lN0FHwQbha4JAIxFo4unKJaGkal1tB4K+VrAQjSty97UE
vXVpJTV2JpLhOfMiPTp2RzfhgQlXVITJ1uJCP64A4GTOR8TLK6qoj9hKSi6beVHNN37gfIozUVgQ
EdaBZKDX5Dsuza/9DREMK2dZPPuQnIwo6Pss53cWwPmbh1JZaEFpYGluQwD4CSOcIDTObp///v2I
LFBmZNC2nxUnV0+hpW21m+GmPrYk20UOx47zPRfGSGQ8njyfBfQtdtWYTSQpY8EfZM7ljXBbsGfE
HOEl8FDLo8vTuUpll6PMjlL6OjE48XM9unwqM+FMB30Yf1Uey7LInbIvB6Gc9xhTtvboMaybWVAk
LChFAZQL2WzgpYEkBcDH1INS4Wk/IA8zfDNFhGBwo4dyo8+9CW8xgwwwuYUGXXbORonomHnZ/6mO
dXoET5vJfIhS679/ygvq7qg1SRLM68z95IP2Y8Y3zcNy0kTw+BmpQiFJHrcB8NoZGhJHcy03jSNy
E5hi57Rn5YhXvrI6w6Pgsl+LuWE6/G/kuCOiTY6E1MeAFnDB7WKzZ+tAI+1JKwVorKwcgkI/UWVx
Nz6hreRKIIZ6cx2ozcW2Dwmym9RKfb67RjVy06cwpLuBK3t3o3Z2l2hy94W4N2A0ohCULZUgMhtH
6bH+YvHJ6CC7ZQHwU2QbkgXSJfCrRXU42YAftDvrECfmli6KhyXw3Pd6S0WcC8B+oU6gTCmVcpwP
HC6RIBgp5V2IeNhQIYBo0W2X7lu+al16oHUhdfS0CijCz3egg2EChrWmsQTvONaRDMdT6+vI+9AY
NuHsmGPcTf/MOln8kBSrkD27yijjH5gtiAANoeNA3FLHdlR5zprSNqRHIG3YTL8+RJGTWYoBXx4g
CUIKYwWnZ5jP7/Xa8c6ZB186QgplKp5eU+Boy6rLF2AKPt9VB5bmyYXGJq4sk0cm+h2IUsJhGHmf
qyl8bZHwuqrG+Nk80FsAp7Zur9xKbpRyoOyl4s93ZJuPsBVOZsevywINbhkNDQOHo17iLDmSVYBg
n/cafQKpvV/9uqbNbZldyJIUdt56kcpi1XTyyR+Hu+rHfr2rk+89nZObsOXlo08tVsXpsH7xV4nI
uCz6LJj782rFLunknk7T6xcERWnlP44QPEmsSh4Eyh5EAZMGnIoM0a/+F2fzDWJwUeyZ/VLUgGWW
LfDQt3bZ48WMSaQi3nsib453lju992UDENuwvLQPpllHzslTd0WNzfSs0JMZWwz+vqvkFXdsEosC
dGCw2TpJc7M2wiBfmKWdPeqbIVMVZQF/si7QjDBEeaN3ByUEgY7ocoXGWiMjKSoedc/yzZRvJ9Li
wW78+01zedj6B6eD23EXjJU0WV47PZv8o9g7CW3zUdu3VYwRYWEh8szQxmkgMwCR21EZcCUI/+NM
ev0TrdEZ9qGKn+muDN3YB4dBXA6gr2kaPRc+lkxjVUDGc+H1eeCDrqzYLFm1rfDW6fFXG484Xuvl
4Et96whsWhTN5GIbWvdroSyvvhm6K79zOnUnLJD4pqxP3F2Cg7I0MYWqP+wyeZQ4pXlgKKT5W7IF
iJWLhSFZqaRWl4l5PcXW6pgaoigUwtiHAnsa6Wjb04uHxiAwN5F4jbAbtHu9MvNXRaWQhO+gXak/
8Lcr3eNvggr9oghGbnwDik0bC3Z2gIqArFaXSRWh2gOQLAXlmVoylQUQM+12l39Zrqsc3u2JCUNP
8TRxdOLyXLwqX7KVqR78cv1vun3IIfYqrrpAoVZXYVDF1PD1u8U94FyOt6pcsiHCnrzXGIYU3vyp
8pUojIi7H55BI2z6r/nd5X1wuvRtxSamsUeQjrmEpCLKIY+jiVP/AawBbX4Qhewk3yVbuYzqTuGW
yZwqUv9PtE8HJJvGDEy+zuypbNUc1Lgz0SkxVN3gmP6y/9fL2SBh+eybZQVcBuTX36STMwT/9B+Z
t6CYtFsvGQhA4jdISBJ6U88/g8YA1lkpXrG8nPB4cDWVSp5NK9Q/8K+SfBa7kzH+Qe5oekLANQT/
JeS5dThqY5MaHo81/0PDJ28h6XUQ5/C1h8VayN4BiTYZ+gx8YqQ5N0hh3Gw4lsdKLhCLWEZqKMS0
hmbO6tuZtMAZ1aoQrMBYZTFMKRc8UMOcRSMD9M6tCOY36YGyqEStDTCaEfARNGcSXPXeCr/WoFmS
/lbVYBaz7y9OKLZqmMjDlP9OQeKlO4B7niON7EI+r4yNin9UrRFc/fAmPpIPhHRF2jFW+60qqSm/
iyfKOD4qWzNka5RqGNGeC4D0sFzLn0cI7nnURDq1tqhvsc+eF3wqkJQh0WocSn9uXgcG1bLV9U46
ZzPY6PoUBDo7/hieOco+Vwmmo0Zwo010CjKuSn+xsnHabMBg8ikp1hkpbAsq/jocaiU2JkQE45f5
7A3luRMSJEi/+lBnM+iQUoIL08m9chiv49d48uWJPPdxMNbPGKCRZyiZejMXTgp9dvNUfIbPi2Mk
EwkyN0jDbs/cYieuL2JxOFzevf7mU3m3/L3uKuy01LHRbMRgnogvTIRmoHYXrOLUj3wXN8EJ3rFW
jooRCLl5Qzvp12OxwXDFS6S/DH1D40ygd1RNrO5egxo4YoaxejtcMIKPo2AHiDnBN0MYWwz2QNbt
td5pRfh6suZkl8p54gD4SDdoqqi7XVbH4naVlcRaAghK9fp/C6phRIFDMWe898T46SsvxqZWR2PO
zEhLizAjn0yyDZZnPMriclYxChLh9XZkuYal+U6WvX76j6vvXX/8nLE5DEcEsje5Wc+oTW4IUZc6
UNVVoa6CT2W8tHEcwa1NoBLq/m+EGdNQX8dJvHqP5+O7bmA0nqhEh5iVp+/CU36hjqeF+UghgVXq
8cYmuUJV4jIOx+D1r0v15DnUykCrBT58IP+pCKCMxzityyPddojDKSfjk24wVkSci1rVpP6uocmO
lteJkwaOSU9OKPBGSw+J1r2mW4efuk0L72z+ihMRy5vpDh6wcQJF+yp6YCZAUzvj1C1bF97a1xCa
D44Ci20mQ9mExCDjFxJ3lV3mdKljXngZbCwLftwn6bSUwLEqmpWSl6XUsjbdXh1iFMH1W+ODiafE
xGg4YV5kyqwvXAHd5CxATxYwmmAyX6jL7InlBVIO2q8lHh5z68ewQgNbVqU5AJeekdnUAPgs+n9V
XVADEzBFrwG3jSiYAwwoLPdwPxt4j7e2OJkeYfCpQFQWKTwRk8dbAHL06O8A6VHyCUoJXztLbx7U
jezzmKWFm1d1LluPpuSqz4kFasob6loaWEXWJTD12+k9uHy/bFLh+pVdCnMA0rJp/i6P1D6lSgX+
l/lkEvG/W5UIfR/XxK6oWLR7rrmDjsotchELFE280UFP5LCY+mySo/E641YRsMs/4WZcN5bvLYHP
OHA+N3U0l869GhQPb6sXbjXD75yUwRYAVV0OZ9TNLo89eZwY2ua3jXiTlrKSA4zUU4jyCXTNloHy
ZD93Ai9lxeejbWJp1WL+9lXyauJ564dipmkh6thzyt7Fkx+WM+iTP2fBbMGUlvqy6JyP3nW9jeRq
GpHCggNXhGSF2roQBBeNAl6cwdVD0qegazHtskwfMLTLb7j5MlO047VlBqSMALBtgNNsotQhzx/R
qPf10YbSWR7hpXxR9ro9Z38r9zEJ9rbcNYnK/kSrtdBq1frETeJ9tQ/k1+dtZW0n3wsEn1iddqC4
eQLyL2o3U54n3NfBfTHNJ9Ze6z3YrXx3VEmBQQSRD2oYRIry/7Qama3NXil7VGS0OYUiI6hdTlMm
1J8c85j4GQnIgoffxk0KKWirgbg2qrACAAjRJtKrZCr8Fi1TC4xzLbtrkLVjoHkbJwp6YlSXa6G6
VSClCIiJV/Br1WT7UcRkhXdAWRTH4nWX4C6PaVE0ACEgdcxm7uY4wtS4RNlsolX03YVXWtUAbCar
nsHUUonIXjyCbR5AgPGpuFl/B+/B4uAKp+yxl3QuLRzM3CEekPs62GKFlMqwa4sSmFdU9bo9a+Xq
4kQw6XScKjpZKYvXMPdWfK2bNgswMS48VIgSbfysmryVzQ12gplHG/gNp02KUhKa/flb8sl2ziVS
rf7ABHFv8Jbi1mkwgMcHjCNl6p6lItqizuPXH7eM26hLI/OTMbNOl3C/0WtY7ztZ1C4ZFq5Xl68y
9TeF+HqMpcuyVLz1fLTnopHhd/vZNCCoWNxF7Z3O1L04sDaLg4eG2EcFZya512FAbErHsyCwhNDf
3AuY9CDMMd+a6mBrwDYP89HZrehg39GRUTKN4Z89E0/DJvs/s198ZLxcjBR4Yd5zpBPBYVA5LxXu
Ccv3j2fa7ACr69423Ju385Q8d6TPgUiyMG51Xd5t94pfLwOd0g30nORC3F6917skiDIpNcW0EZwn
Joq3nRCtBkmsEnSQylBQqaLdYzy4CP54J+kC4liThUIy32kS06HzhMsZwdERmOpSaamijQPbc0Ex
5O/71aA+dPuPP+FoluIhyXFIBXUcZsnhp6/Vo2IRDNH+28VfjnHvcT8uCr1+jnvKuoAotXvGS+po
XGNSzijGCS5ysjAMbPQXG4XiYl/w0jOXLn6k5Tdyh7v2xRvkrVJc+zxB6VDs/Tw7PyPEPLB4KTQ8
JVBH4INL46yk4jWPWVZUKdNfSk1tpPxpz0+8m9Vzl5qnHrFajWkgE8NN7IRjPsrcjuP8P/NUYyxG
9eD0dNXlzOwB7ox9hCd1YR/TXAg9cpUNSDElC3VsuV9+7uc/fmR8cwsNkOx6g40azu3zXGoNP8gB
edKHQ8okCw5WYframlbIEKPxGTsM6Rqbrer//RE8uu0kU0peXQg6zZ2igpIe30I9VRBl8lLGO9iF
RGxmf9leyM3xk0lGO6Y88uCYzB7tPLVVJKBZ5sOAsULVaJMhtXK+GMr9w9hp4/TMmZIkNqDg3i+/
plehy2lTxPUzl/UuP2HNXKAK9N1cQ3x7d+R4GagfIuyxm8F7bJKkndxUyNR9zf3uBTcGps9iRlB1
xY0XLjwwt66IL47XYtbxoVbMYegYGQuBJo1wZEcjsvZxbZOepTPMJ2ifngeWXIYwfD8pA2x3GE8Y
VdwnHJxVvPyfiqL0lZrzqfpCE7AoIO4hM4wKpOIie5PXJDhlvpecG4qpJiP4eqxx6sQ7p0+xaN9G
tQM0NdxhgIP58wu2K3EQL9bYPouk7PkK1txk85Doqn0dMQKVxom7x3UlO6gY8PUj2KBMVF7dMQpt
MysZPjsDt+tsyVhEEP4LCJ0/LwtY3h/9dyslaL+JvynTtQoRJb3S+lprGwwI3Q+edKqxnqhXzBpq
0mSrjnd4UMSWzDZba+ZQEO31E6JbZDvzxmVQbkG87Pk7ZA6LO7gFGYaRXZ+++Fioei7lfEo2JRIH
VWZq4UWZ7T2k9LNHDoXbeP4rQNLlZbUEW/atsugd4pl3DolP3MSrn+aGCyo1G+ppR1kDJF9tAtSu
/jhGnIY9Nk1Mj84YKJwYvSAEKOLhqez6q743OK70wO63wFwb7P2qRF0jzG4HtyEYIIOxpngJuGdl
Rqa12aIrWCXakJJc8IHw2ZPdEu5U0raKqtSgXSq4d0tu3Mg8bFiTMMaPrhTSgnlQ1SVPnbRxkWYl
2e2PZtafIMNSCbm3uqP6ttGlWvR15gIYUeDzmqUW+H6xWKt5qQAkTefcXeSqRl9A07wJncoJYwil
jwNJbNIlXgZSzzxkE4JMPnagVcO6TaLInnoD02AcWzKqoa59wIRlpuCOzP/ckQpitLdrC5cDFXTU
rhPX6P9RrYynJJ7PNCenaeczsC8OQI3rP5+XxRVZZZp/CkzIWUd8oor6lwRpBjJrDfCa16fm8w9u
X8zWmVcLYkNCMr1CcXF/EFYi56uXHjrMIMI+seLruiJk1g9fLIUtW4Ed6sy0Z/XIMFozzzqyYtOW
BxQA/3rpnaRsaWcxa9bzIhC7hTtBlPzaNipDE6coqfp4bIWB6Dhur7Lvn9nOo7Y6LshYEZHT19rb
04k6K1E4EjpgMuZX0s7ypAdbI1JgMuo7rS3xx82TIb5ZWMNNJu8+UZ0XXPPRNFpr/eQP+9GNdqsK
hwe28w9iY2Z6i1Yr9X0TzpF1QqsfG92bi7/xWvPci8kU/tKw77MMWaeJ6xJYBpNK7sY1l4RLmgLX
GtvuaM6hOhbwknq7JXsqk3cFZHor4ODlf+HuGEQbxbl7FG65aTi8SRyWZ2XpEiCLzKtgVi0B7nip
I5uW1xAdlPxaEIR/gfIuCdCDxWi6MxUyngktLbUZLH9gYtQjvPdhs9IN5sAnP0JdkSlP1kr3ZK94
qrWV/L74qJk1R6DDKKiXXsmB2grCQ+5tdKoTQG/DdGsNJWf0tmnhlovAnXZa/ai2n5VqydMHnxBI
8sB9tS/B4TiMubvNo6bUUYbkixUSOP4VY3eZ5rHzMBkxzdpehhtOvr71hOD+MFuXgpF/36/SLavf
dYr5Y4a2w0UJ0lagM1heD2oEiNG4FENEwfId0sJp3v2zrcLqYQ7r5y+7Yc5+BUcmYp7B/YJg9eZ4
3sSwtc+tKVhknr41Y/8kNUZPL1q1mMqyyssR46cXwJNL8nBTQ2npYD6LXbbd0bqOyxR8qOwBQfRX
H7eMxA6haGuOoFK4YQj2UYcx3y/HDV4DFWwomwRdXELB1+uL+0T0iI5uQPLVvbc11DAe/bqFHFsU
dcOq8U9Xx9Emj0k2q9GHzHnybvBjVjgN/e3zkSMIiHhIlJP38gqcFtZ+3fPavNjDVPMIVQuf5KIz
FnaHVl+6mGre27NfNXw/RKgRS+MATxkQ+pNthc0dwBE/KkCem0e0YN5yRQ0UGTP+lrXUASmXVgoR
qsFJgKhmaT9JpF/wO7QHg+DqvlLFx51vT0gwBnxgjI9uutHR+mBwRw/ipywWIsgnTwzjNgUgx5Q1
2RZUa94SbkP2e7HanwBEyHzzxdjwyFoDhFMC725QP6FczYupjcTPKat4db1vy/xxZBkDVDEdck+1
Ovz32/k6gXsQL8QuC8CY1Sjqkahq1xY3fzbzyVoddVPYJpm0ztVDvlAGct3c0NVrTOnW5dOxN7CZ
YFI2k+qiSlWVxJro7GR5tInbhabOrTgDXkzC1PYJbaFwfgnpS9TjNKb/0iNLigU4b8EWTIVAhfJA
bisoUGPuHW5zJewxnPI68I2/HuVWWs6PEjCXk71QVXWGV09Tvfv/xpB/02IShIsn/TW4Ksev+LHk
S16mu70hgmj3yALFEQnLAFCB835j4PGjVZqI0uNPJvjKg3x/X7YD8DHdG5kbezE+npmz/ldqhfhP
IUXd38T+d444VU+8T4yqDQTjaTtuPT/o2aN1DXqoj6b72lZoqvPV0Ob56mAFPGvqZwoyD9iRwOrN
n+cG2sMbBZg+Nx3c+w2l9ddOFhAf3z8KisoLd5DLJqDJ/YghJtuRfYZuwnhxP+xKoJS4whsrULQX
sKU+nEv5muBYZ2S54ozQ2ve94XTvqiIFRkG2Sj2bVqUYa6Egqmq3ID87zYg1cXI6mf13jDuxVBev
GVbx9+aaRWTZ47fs6PQPNwywiPH2ZxThGqvSCo0FbpQgBuAE64I0pspzDdaW1K1t8aMdqL0eqTd3
ZMVZ8MHa8M+W0XSPA+CMi/n5hwHUm7UWZVvEzvhse/MwuKL5fD90RRbPohAjkuiDWQ2dYD5gYtcU
NqhZWzf6rVvX4tNRi0TBB6f+jePSs7yztA/RogD4d2+lz/kj+K/r5s3peCmv4/hYx3GrHvEj9pHK
sE6X4MXSrSPgCE2Ufs6eZMU2H/LqVJFepb+oEHsZRovYY+hAwjfmshAWcYxvnhhwqxBhmockGBTS
RfW939IJYkrA5nti6+mIu0KajTO+E+J9p8fEfShP9lDgW1oO4VsEmCfu2O+vu4paRTJswriw0XO/
AYwkfAsddtPnWya7w434yeb24tsAN/LwvxZssMsYi/MciE0C/LTvw81AbpvH7LcM/BpT9M6lQpDk
JvWMToAEJqCV/fPrv1H4y2NtJYb2acmYLoYfx0QpaBm0t/5VUBwXSjqPhO6Zz8yIyKaKcdUOA+Fp
LhTUaF1dbkGVMQsYZZMLK43XoRLFTbQ8rNPPAaauiFLt4KugVWlOJB+XbKuW+UZVCFbfLbVC2KK8
Fl/str9iiIRAFCDctLK7hM9/lyGqucV96xexhpsITVcMNMnr1e2QrWFZZkTOCvChVCdJw2EtoHzb
+54B5jbD8uE3AumzKxOVMJ9JlJdcYq9wtlLGGqQjTQJyDJxSoipEKE5oqi2Pj3L2v1h695PvxFEo
LtPLZUvEv6+BXnl92RjRBeraC0hXdDHkVW+s3jXmM7+qN0vmtLB+va/y1XDn2zj4GsqETeI2iZGb
5yWrRJCsg5kOIzwg5UMC1bZz7p1sPeEXeTZ1biM15FgFV6q+zBsfT0nK+mGRSaqvF4ndbxsU/qfx
cfhDf6E67yAOnwx1F6jSubdRDqvASluq9W6Q/ZbbRd8+innGsqNyp3nDx9ZbUlaYniCmrFjrxIGc
iOJEiMOEmQ75vVRnYrUqr/o236lhgiCHIXRcEJQH/wFJf5q0mDCAfKn8Hvmx5vaoxDuB+N6O0DDk
CmPYQ9vJg1pc32zhZQqHULfXVAMcEuQIrte6A9W4DbqzNAe41AjBQE0Q/7UTaBXU9lzX2qptisVd
nggSVEji1migRZmeggCKHbVCUdWrp11h1DL3ChN80YJ0YMD6QVmGC2ix+okkiAqGYi+Spjfh/zuP
jKxussGp2A1zQli0C+Bw0TLWIaP2OjHJyeLMcOGx3qqFFxf8T6IPxmUCmBEHltrNpwT1WFJau5zh
fpLa2YWXwtY4fGIdO4V2WeNnz+aAvHRVYMKLabqhee8vnB1DEdpJy++zXVkjPBRbkXXXMyOc7522
uBY2dEwx9NSydYGD/gy1AR29938dMh1B1HaMyp1DneZgSvuF4EOCMhS2fAiAPJJ/hjIekfCeZbQE
PRm1l1+LoF5ur3apDZE2/uY3pV5hn+0gWYGzuHBlxA7h5vxql5XGIMqr0iIYaBR+A6F9GPFYhsFV
d1RKcW30N4cdQirqlerOthL61YE9HM7iuKV2O3+wHdM1EwI629pBUkzzJb01tIAr4rZPr/ilwWEM
OnswcmO/3hOSHkhJTNte+1OXlGZHY33KT3aL3xJCLeY5EBu2vMtwMGaHCE7vti7QuK4xnYd5Qn2V
IvseDIY6zQ6jnj5jIcyupAImFeV/aCMDhuyq34UcvL42j84wfakxfqib9ZuY6VuAHcY/edxICizh
UZoNhfE7ZD3CvIlw3nTWh/ktcfl3qkIuQ55ZB0nAa9yAylzTwC1Kv2Fn+ZFMRvx1KxuzDGHTXci7
WbHwM8U2zPiAK9ykEdE0T58A4x47toAF+jx+E3Hl6aX7RfV3Pduf229dQPJS91RlY++zmlSoaG/J
W5rjzMeYCj86DY4/la21OB/S2oReBzLFa9TZPvv0n3CU/ScJJnOr4guAR9PbQe9or937Q4uN5wwX
2AFmPzp3XS7sdhezEnGvZ9a5tokeziXPMzHCjv9GAJDZ/o8FHDGYqgVnaEnVnicAD5PKTRMtOvzp
VUBNZAwgaqPvugt+GGaBH8gQN3lgvfpRh40yexsQECTjejesY5ZAhEoTsJkoXQYleq/+6AIoM/GM
FfgmEtA2hLNi6TxJfrSK1l3hkCxbRK4M8ivyjWEbHv9dq6yiNSdbRdrXZtL/z/3+/1t53VdUTwLk
hp6G9Mhf4/vVai01LTkU3+kRBnHZM/XE8jhVOy38mXWM7XAap0h/AqBFf3tgejdk83OPp9z4t0Bb
6Ns3FK2bbjpVdXLDWyJmPM6239mxogEYj9HjSbjkzbrMgeaLgWkaWN6N3SD5X6CAWyWYPRlihggI
D7ZDV3504maeZSDwkYhejB8jreTuOdBjkokeZr0RO9NbCT64l0Ev7afo130AadMh53Zjq3A0GRm8
0wulspVoHdLev6QuHZP7vdTRCXOcXuuA3dEFBLauK6WpzuUmDFE/KzPasdEG9K9Hc7UCvebGwTPt
4rZp8z6n1BMt9tFGEQ+klneBnK+XgyPsyKbDuY78DfDvVg3NyofjrTMf/H5Q8/0gdLqD9UABh/JW
sZJyZgvY2pEV9a8ni5P8xghOHXllxqYmdl+r/Va3iN9OZeSx7ZFFbYXM6Z6AbMn90QWKyD+uHUmd
lrWRZV67GK00solxtx0Qx1OFOoQIWHo1hTjp+pmq2qDHFY7C0O2z4z+9HEF+Tr8zKGjnCV1c1rCN
16Ys+EN9iIJht35cODxhtXGRXRE/1cPOgrX+TIEVWx7ji7W0YhLlZt00OdURAJ17EWTqSAilXjXZ
QBv9zDjKPACbRwpqwPp0br8i5nm0cnyTXCtonxK0EYm4PgR+5bxwspVecsfWRdnwTvVpH+WNTMBn
fjeCR4FDPvqlJtkWiFYx5ZoHIQ5quBt4QKVhTIluX5AvXn/AsZdJRBlMsYgyIxBpXL5ULKdEVcZB
x4t8gUAEoysAl2IUm3OESLcboF8Z3utA8tbYf0XugTBQMwnO9RX+FnG7LqYz4/pvTuD1aKXmqR8K
TrzB1jEN5uM4MXF1gTZIAU5XgiVDUbpJOKxDGmSbjNPkqdkITZbj1z1tMsQ/3vnvoaQdo2Udzj7Z
wT3vqlrrGB/qaWoY1QspI44tNWiz1DZjmCKeTTTjuFW3o/CMl+R9lftS0RB9VhiRm7g8neGYiXh1
gH1dNa4l7yfDIrNtqg9BtGr93BrTLFOqaD/BmgvrYyFbUZblZbwPAXjwhj56wXgu24GGuOpM0t/I
08bZfoSXJ9G8yUhNe9oKyXTOddanH/lK3rtuhffMiRc2fwzvDtV9ynbWHMzujq/8OiHDjPCgMSRL
AS+4gaBBDQob2/JpF8JBLrYdCpipJUMP0EdqxewSnAhZl8C8UiE/QbmSEid748HCtXZqS6tTZbkb
t0YfJwCJUAVDyD5deedfa0jKpbVgiv6k7qnN+2qm0G15L9RIQzRlJOv+DFn9kw7nBkwfnNBoHx7u
pOlinJIUeGIgtsrRcFkB9hWHgzJzkXJexQNaPPp8rx/z1B5igW96HXW92aKCXURt0WVb9M7owVBW
QEqnkrfnXHrG7zkfLd7YRvEPSHs6QdrpTHN6Z66FsRVqbbvntiQ2FKZrNTW7B7F0cPD3JOgDv0uD
nZr6ftiUmbdx2HaEqLJx7sTNcJzZRaBWfkT56RwjAtmjeLw2xsp8qXFNnB4mSnQIRcWRjx3gbasB
gq4l6qS9QuiRAQUw3ybW8nACJnnCCtIdd58Qi39p4qz1VvJZ3VXubCC9N+fQlBFX4K65k8hV9fME
0Zu9vMzHzCxsLOApjLQQxr7pb7JkT391RG9UL2O1qhlwB5k2Ma0emdwz3X+JT0htADVmkqN26ZJH
StRaAxpH1X0vKImeXu0IVUgLAKOdqoQw+3IdnJNh9RMKExxVgXnkzHgPPb8TGfm0sfK+fiEeoJko
xk7d36JS265w/FNMoZ2/2jI6Qf7wtYXMfjQbdxXwlSGc37pJgDn7ZWqp7lYgQ6gCEeWerpo6NOJr
AGTZP89mcQpg6H5fW5D2rnYv+11chGqzS7bNeLM8vCPsKXppi1Rsn7FRp5JY1E3CbIqFLfBw2Tt2
kkI+CuhZUB2ZY1bpGtIYp+e0GaKViSixb8jxL5ZIRdz+tNCJinctHXSVXxnTKB9Dc5143c4NS875
ft/OyoYK99MpExw5v+4XMJMhiUUWMm6Rw0NxdSv1V9xnscjUa5aBxIe6wskz4B0/m4Ti6vAexbzr
AFqbKXx/n4etvsXkzAJ3qshUG/ahJGTrbe8p+Ze0i6ynv3Y8sUm+Pyll7WyMiU/WuuOItrGaS8mq
wS6d3jS8qZIbvAOh3Vy9aMuL/Cp5imyxY7zr/Rmwz96qc8P9tkXGx02fieHBM3Kw8Ia+KzYV1veu
GDMSY2Ber7Iif0fnIDkEARlU3seC4z2rjIvgUl7btzrETXtof5rF8+WIBOyTemP/Z48uItnuOP/4
RN3SerPal/jfMuMhl+UIRRO7/F/t1vq8s9vDjOOR7jTlzR8rva+9HDqN86Pzbd0SkbVytzdJHahr
GpUeIoqumLHOwjwSNHJtCZrQNEDPVWKRd4/h+BgG7/plq5DeEMYjYp6bhl4/joMS8GOcA4/6eu+A
Wl8DwMzTlsx3tx46G7emY3zT2zxBXDgaBK/8y1Q21+DvG96/wX6YkW2KoGHCoL6gImugQYeAF8EB
KAkEmLvRDNpXFeTOVoiIt2i5PcLT08YBrH+aUzAkHic6x4KJ6aKfJM/lG6uekc4tw0LJcNueuNQG
DZAAlgwBnkFLIpjbkAkGIqPWnVYAr1yWjphc08iURxPwBLgCS36Ikbi/Cb+wRdjE7ogT+HGK+dBv
Kx+cqxok1a3GTuUFJ2JLOBEQbqinXzuLWDppRfPlWQAVm+ovfDaWeC+6s3eywODjYYg8oi+qQoci
A7aluw0MmWGoe/apRmrDCFbbTOKNd1a+DzMYwDorL/ztblu8OVq8UMFFaL98fE6jiVTWyCXgS9Du
lcSqAa6XmR4saFLjtalApgYFMJ7RkAV1e+cEGBkJ8kZuGSMGFO26XlPhtbxZ10fykWyke8ChExNM
scAEW8bVVEuPZbkhXNxr7QFYVWE+D7Uan5PU5e8c+DIW4n/6hURBcv2JdzunQ6/R/CPnfky+az8D
NZIPzmp6JNQ3HdZnSccE+cozBrynYIHAhvqO1x5NEUaQWZVNJJUbwjL6fBMb1+mSwS6acuNV0ky+
REBNGnlZmlkcfDdfiqH28CqoCJjCnPXrmvrOuzjf/j8CLtI84O2nYluP0O32V60or8vd97pLcQtd
q9HpI9Ag6TkfFRvwAeFG4udxDULb/QMg7r2Y9Jg1RAIfV16C1wZTDpLUA7qZCG37mCuYT60XODE4
PTR44RUJiifeeiqbGM6CpbSiBsSw0t+QnjsrA359dgfzoZ1JTuYby2sHMygGzJKpx3vQ/E1rUelY
WE0wM4otlwRJUgdG8bTDcIrRTZrp17DBA+jkrT2JGXtY4zmDc1cKFCvGNaInBE9hQ3JXgbEAXF91
3QngySTFbjK0Idb0QqbvpjT3VNQ/KK4UIhb3vOmPxbbiH7ZAsxZyuUuohxDqU06eg2v2TsqqlCQT
m1KYEVc6EWGU6LTqgO0K+ag/Ou4r0IzdMt2X6LPLGfCb1l8SZLapqTj1b33R+WgAG3UZ2TxHn/Ki
HW1Vk9sM8AWG24guvnGnPPL0zbc3/O5K9+h4eYesSmo8kpTOvSdpxm5G9/w1YZi7/iM+xoh9zmIO
ZPF0EBBTC/o/GluYN1UJm41mB+4AsYTRcGrn7O/61QlKE6n1NM8DQcFLKa+fQGlTfGmAtnQcvB2o
p9dembqLivGZsejsDk45Cfd+AXHJGQGOetISL6YNkIUDA9EYULnfxqTazqlvZXyOq0oo8TNzl8Rn
gTR4w818JrWhYRRMReMhAPI6ZSQiSQLONedUC0ST5nSxPAjiSVgaRjViHexjR6umH19sODVHhYSg
qRKGaXBoUWYniCgxeQotZ5Sv07WLSXiqPSzwymp/pyqYqdWR8GOBSM3kmRr8s0Js07XksGRlalRf
rLf/wPBJ1ysAN30F5HvD9eX1u55eGndYvygNO2oPtICq9pzNTSgUWO1s8gmdnWj7uAkfDP51418u
myvNeCOXCi3scJ5ljSR3t5pPsC8MWjhKzP89lyrEWzdFXdxAN1b2dcOYkY4KeDr1qqH80IahDnmK
m0OCUCaHNlLfoXhpMPFQuxkm0/cyHTD/eNue8+E24d8ylb9ljP+rZsH15iDktKD1XYOLhQ030cik
WmOIvGawh3FRSSjg4WQyslx3XsTQ8Ydje1z4CPlN/l4EG7u2OsHZ9DrMS4aZta0dGGnypOxc7V6H
PYpYc8K0v6hA5RN9VQsW8Pz6iDlF9rzQAv2EKq0LpDzQXIjuNiMXQ5zTK55DYwO9nEWGX0GaHtr8
WuSTBlWvN2uu18+a4Z8tb5tDJqyV/fvAYwLQ5six5qc6bAsqVkv7zsoWDodrwDU7VX6Z0NQJ0gwr
s8ol6z+hFlURyaqSrx4sia88L2jpaPCT3Lf3il0dCabo3ntRAsUYheRNsl0D851cwbaMqr+iiMVM
jqJ+UMYURCoatD9T8yxFzm4HcQ+5p2Ozdwv8KNjAHoJKrSHyALE8AOUKKafxqF4OmjIXDzkzqlQR
Bo+WLGIck2g6QJqoJqae8n7HF6NsJc6yCUduTPiKHnYDoe3w6dH8zC3HbWfYvhbuLNrYU6Z9O6bd
0xYr33QrQZQ+WkP/i3bfEPRxMLNlvQvUD3KalsdDVqwo4bTN9gliZL13MHz4JQoB3zISw23bx/7s
66w9fGbKbqjtdsa4dpZuU2X73cN9KY1qW15D9I5/PIDsDo9ErMSchAIIxGRnANK7DeLddhYiZChG
+vHi8Bt860bGIYK41wMy4dL6BFmvSKu5PgilhSCI+dufRsaEdDYcVXReZQW7YGpV7/vmZ6aiTKf1
nHGKZJThOHOfY5vuHYUuR4edHbVtyXXTXuV88FroDcL6Tiq1+2vuyvMFzQ1/LdzE5xSq1LjQagQ3
NDSqqU5aaiU4/cId151xOL5y0nFj14UgJKlp8iJ7ZnCZL+SPCjy9s/XmWTOnngt3VcJSIo2/vnf6
gUfJiZr4M8CmeYBg4ypHaBIMOB5gswmKv4l/U40HEpLpDs9uT36jmJrUVyXLjHkZ4UK9BlEVJOPD
xv3+Q5ZL5eHfOJLOQnn5RAzxf0BOCe5Q9FL3y28Mm12zzX1c7T37kbXFOrSlv9VnclkLPD7lVyD2
4WRwhtwO35n+RICZrcAKaSoKT58hPfSVgNsdzopCsnCucfTQLCD7Vpgc7XgCk3kqJg0z915rju4R
eLqGxrnOZ8NFKCYdC3+y+ZEO6rUEDXeqWP4J4W9l/kZ/CLLwQxnl2tIZZgdGwcdhC5l0YboQ4Da5
4P/tNYtLHNbuMPqaOfPb0ge6KdojsZZtjqVBSGJpsTkSfs7SiP5rzR+t1S1J4X/aSs851idcThbi
WcdgabMfjZ471VMw9K/fWGz4Q7+CN5b56gklzdnzhV952OZ0qiUAHQHd9ZpmrHBtKqCJpOcJDR4u
jAoaJQR1IcfNbV/m0J2PmnXM6+xy7Awvjk9ceT+p7Zy7wxMolfOMnF6eNyUJfcRL+c2QvDo+7ZIu
lF3v1mBaNrmx8j/ZuyG+zkLa8+vCYgw5TUlFT4ADTrXEXM0aIFrxrE9L7SCpv38F+pVJ1Z9Cj9cd
0W8gBBfBeB46haxEZbg762pz4m3afho5xPw6KqrMMBvCMTdJgU+XGM4f6YQid/iAEEPjCeXkoh9G
uIRbiNdA5c3r4K7LdBGA7O2Gd2wu0pT//mdzglVn6v7zpdDwPbiF6EB4HbnjeczOjWshwD3VFycb
DkJkAKi+zWK8BKrneH4huyGU0La0l30HRPv3QPqF2XtMrsBhkLBRhnbtmml7B/PqMq0xOW7s2Ike
AKdU5ROxPGDQodKzAKtjWuI6Zo3FZ+uRrO6lqkdODDSw4bMcVDHzpagDVU7GmmWTI0RzawxHdA1P
v/qbTBh6uJZ1NPb//B80c3I3Sy+vJ8YpNk+0kCVc9TS65+17ZWyaVJa9oteI4vfLqMMAOOGEyk5t
QzFGAbQLaAiRS3VC7rq1zaY9C0zs/BbScWa+4zOuHupFx7Fvu1pGyDzaimPRuv12sAT+uooqC/AE
3eM7pc9W7dXcVccNgiGreM3Qn33BZfkWckK26eopeiw19bFpqZahHffhs6/r1eLTcgZ0kN59q+Nk
SDQjs04RFVk+rnUGJ+44nXfJSUYoY6SD7iIkrm9P3DmohHPyfZlbrx5/zBAImYnB5ge51S4eliHb
W7p6SzxYPDtAJEYOY6y8qcmWg8NHrKEdzjvBVe2lo9R7mnZr6u5Yk64rO3NFm9h3hF4nIV1fkA/7
RcL9Ualmuc1vwcfBGzuHq0mPL/3A68u+TkRSNItnZiEuyg5MHxmG1Yqm7Kgw412RtCouz3arUkgA
7S9Ez6UbFSQxCPJS9qkYFSO2UnM3OkX3K7vhze2Bxw02O/FeTFUpahaQ7E5jyNVILD+jkTL9hiKV
Pdx/Qbi+fGou4jEw+syTYK8H7hL3jV3Rp7d5Ev3/TZJPglARphkzFvePQq41/l/qP7J+PE43NNRS
RfJoFuJB92ljZOUYFwY34ynlQsy/HbZolIpwjvs8TAHjhc8WXiR3UIl80IeDNaU7p7ufec1IM1yJ
H9gGykWd1xJ21IdfL+jkjGoqwVB31zzL4H8FXo044EoqpNEncPht4H4J1XWE0NE82U5qWj+e6fx5
haJOIWnvzSKEDpRovGqO0D2jParbkNatmSNPyLS4OmJb0nXJJKEgZGNT3mjIgnQ9aNAAbrNinCrG
XjiYDTf1OfHzJUV/Flu+xiPESenkgIzjjiOfAUuHPygonVON4u+gpS5h6BshrJJtCNIJOP3tlXmK
rz2shWOffdNKaOoKritQCrqcys5o9bktAYdwDrvz9ZuSslZlM9wAW2JAaKI8TPzmDdOp9wmZGyjp
//OBi12ahkXzgxhtHpYZA02TS0BHP6Kc8Elat5YaWpMxL4y4XTHMVdj3rzDfFOU8vJlx/e9sIg7r
x8B1xdXJt7wHm9utBLRurXGz15r4bZ06nxlzYYkNzocPPtNB5YbAUl+2WA6QAanMIl6cJp0lpBAC
lzcppEXAOuyHACROYT1sUzawKxbkx4BD6dD2sWgu1q6vP1QCoxrh+rraybWdbUmg70Mmklqzs78I
qY5YGYG2Sti1hk46LAsW7coGYl2D9tx3b5XxPO/BhcWXoLNF9fjq73wWaOSHWPzG47UBpDr2vfqc
R6EfDbAYunBrefg0lxApGG8h5oVNuspmlm0vnSJWmrsz23md/xGPx6qquVXQUdwPL5uRE6PqLboK
60KOl6W0dv5y8r9II4NrtpcRJlL4jibrdORTNd3Qk/tkDEhq3SEVWKged5OFQWk4DstJI3nXdQW0
Aw9vdbIOZ4yhBiBG7w8KIaGGvWE3xAmafTrzF1qK9CZy3TsTGHHmce1OJv5rqWu8PjIkbv8Sn4gr
qjgOvT97Yzi32C1HwfGdXQHR8t86qyTT9h7j2j3WIDbjVgpD9mikK15xhsWp6aycsfgS34Frgztf
Pz33PaV8i3wqdW8CdGw+tDx7Fgdz8/b3vwK+0WzeRF6DmdPms8jo6JkZhQ4Y2PVCGH1u7Kw7piaj
zP3uwj457w7gEH3McYAogLXqBGNblva39TNwgu5xxNtSSk9SRH+aHaoYZ7gU13qwQNJpK41nPuz7
qdrt1q3vsI++3DAnI443WaBYkmgc79dsctXMVkHhXolw5Gw1CQwY9cTqgHsusyerIvlZKEKdEVh0
icYobk3tKnwgaVN0alR0nzvPQhLyB4e9n0KCm7ZP3PhTK6TV6RyD1/XBvWaQHksQJ7brNzd4mOMJ
jZiWS8oVBT9gL6NR765FwmClBxPQWqMstcqIkvMGNEkrs8LjEE5zCN6hx/XFjWDRe3CZsToTiIs1
XCaiYPXusdoqHIWffnt4I+HNltJL3Ts4bMCWuk5RccWXa26LPYjSCOymEykz8pTaKfSYUAbHKxAV
6/mODrV/ZHufzxnz3wRAyhizt0u7+x4QSAzzwy0mOfFXlCxcVWx72JMzmUy2yFXnE9riWAHLNjjc
ZuTHimqUOqGdOiASFgPptlA4/zfv05gMj9VOVxByVv2PhLFi9wOSRoaumadzSA4dTuB++piXYAd4
3kEOYOlsRjyXjkyoMHQPalLe2MOUEmoRa/vEkyqfXHmY1BktC1Qi65XnAg/F726Mv1pfscEIKpu6
i/9QmYvp+SxiIgGzQ2DxT8MSwT5Mvwu6vBZMOdJ2KXtEbJzJCHjXeebEa5eW18shLUAlDrsVemjn
8jHWLKM1zKJwUtTmINEHlNYDfOj+RffBzQqq+ZMuFfQyKURW8cGjNGkiw7r0qBgT3HBcCr3yYoRV
tnOoMMfDBg5pH1ZdhRIFDKPudo6WjYQMd357brl/V+AzT/JhM3SNSVsh1iggNsmI94Q4Fana8//x
hW9OPDfpsVTJu6Q5UlzxUVN2nBKbb/8n/c0MqlFZEKq8ycuJvrQpMUfV0lxAsG/UHTv6uhLdKBhU
dbeEa4mY8uuK1Y6Npyj+cqZDZ5P9ZUadTvDmd3CMngm8jrjLsCj+fCIFj8DmVOAYz4vnJ+V3f2XF
yPjdCDfiXvJr9RR3rj+KJeAIaxZkhqvfVrGj8GNWqYH7bA/4pV98beQo6dXaHRe7RL81+URtPGMN
P5/KUVjuzooXyNSwhvgVH8vlXIGixeqJMHRkSNa5cNlWfHWg/KN4XYis76YNM9tR6pxjqSzrQqCI
vedqnDMQP5h09H3nLxPt0KvhxIOWuMPpV7uXpLZQKyrU5DPpXihFPHFWnGsMmbPaVOkzT4Zixf7E
fZTDuMhVJT0FIBfwcOYaq4XUfaHtYp+nEsQeqA2lAY9RTY3UfDUIBjL6zmIWUsZHMdHh+9WbtqSg
cD1xWdfiZ0Ug0RW2Uvdc7UkzM8mYTZCx6dab/gLZGLmfiVAWbppXeylk1pG2GvlOiZJznVWz8EUl
uvdoTI3P/hvbIZRd2gRim+0/grICq44iDGc7pCAKKwjt4/+uzHSaLxKuyn0TxC5zTF0L1U0Wb6Hb
qn8SdJjXNhX9f10pDbXbvaABkyMkEuqKVkXWE5PU89hXsYg1K3/faiDMMfMk8Fz+MAnXf5zCe+0D
d05H4vz1pKh1OyrF36g5LxK4kqxYxa/feZA/IfkDviw0nP0bB17QCINHzi7F3dpWJV3XZJTjwaoZ
MH6psUk1ES31J5TfWQb1ky9q9DtMcuC6J/H5PLWrv8K9WiPHjoazRREgOxZ0HKjsA8FgCHVJVUh/
OckiwAGIis9EFZbVd65Jmw3svV/hDVTWaPnGbwHD2lFQkqNimarBWFhg7Nk6+KbD2qQSXjTkLQAk
+P7szbDgEfXelQ+mYY7Rixr2PwwdhGb/5++kZUOHIsFgLnE8B2Ss0ag8ME/4rem5s5xImnXaW6x2
AKnUx1kLviLBkAkeoh2+Elmo2AxQa05V7K8cRQJa6TfywvOIWOXjZ6Fm/Y5tcPmstTeCbCip3FhR
/Ld+7wv9Iy6ZFmLu9UtvITumGGrmHyXvWDiT/uCqBpEvWkkvZuRuvGCCb4lDR9id4hIma+6zpG4p
IRkyFHgOte1jx3V5EgmR33W29jgdcHNNMBzfXeGOpnpSdte1LxBb9Lc+7tvlybJrO2msA1gak8gg
4zdvPD5ldq1PSgYoYtJj1PID0Kyc0KFvwOGMImdcvlXWU9rAFF3I6taDBa/AWZ3ogtJe3fzsevvK
8MqyZkeq7e/r6zMfbeDW+kk4S/PG8KwsIWKDsow0zNDynQxUUXn8PaM3xiPfaLV+ItHDFGj1Twdd
KK/2cjLSLuvARSNrhUmaWK3YSTPZnXzNkVY2PYaD9Lz7p62cJ3hzYomIEFvDdypQx0bETYnMOOLj
HeMZcX/fKqDLcXmd7mdodbueRG+rnWqSUk0g/K6f+83VZuaRYmIXP2R4SC+ZSz72arG8l06TCY1B
QGoifHQr4nxRpH3or42oPyCJHeK7J/0vowzen0qEeeyQW9mv/zrXluYVPtcnqfo/I3hTk3uHDOm8
Tbz7U/+N7iEm4+HcUHS1jT/lZIwuMix7kevVsTCWk5adp/0kL7Q40ovYMwJ5NyckDiS6ZZE6nWhY
IhtLfgOT093PaSvVcvtHfj+SegUTwcG6OKIv4uPAU8O2MhL3BUPqFdyC5fLoiuzVqGkjZq35LrNr
4R71kdfGLdvETkYbfFOFW19F3hGNmXSQQaNMzoDLCUHBbuM3EULh/NxJuhed8n1BTFKZdXD2+LVD
/xX2b2IS2LEdzbBmTEwSEhmeSVz+slaSa0amQ31vJnGQ1krcaZx2ixF77PuvQ7IOdMHE7TLKxj/f
zX/AVCvQtL1RPpbC0UdcvOr7xAPynoEka4/zMd5rPEVDnkiwddxdY79EwdG8V4iqrKW5yXvibaAr
H8nQY4fra/kGBFopCJVSCv3AI0YvB+IrypQTNzVOUrbjYyDmyZEZyY0x3QiLL4Lgwr+0iiAJHvcS
pHiRcSkfXPqniEHeA/uR/tjg+bfWne39SDIHDMASj5VZmykLA5PDr0hG+LUX7PclpIj48j2kNelp
s+Hsf1wHy+76SvdMTcTC4wOuQw/7HoSik5rE/jUPFqy38P61AKgHBJVbDtL4I2iUMgf4jxqFxe5j
acfTnNB2rcIeef0Txbw4MXq/XwwJe/Xfn6iWw3kyqL2c4JVdyJLmmsDjzmtPmqjWucybGa/WzLE8
hgDlhZstjPEZfrUNPewlqa9nG9EBz5dnAkNkBwGcSIzZdWYuiExrZ7LJ3IC8X4bII0bv4u8MNF0t
SMJWdqgIBwYASJVnnSO9mWiYHPeo74/NNVxsVXTqSJ+NfNaUuwksmKctgBuSLi8L+1tzhLwmwXMC
bIFC2JHNMBxreTeKqVrip9W1bmBPGPc/0qxU1nJgvaqmMHpnnwCQihKAPyaldnj2Nd/2F66byexH
gpUMVlbwSNtUDl48tHL/f9BaILltU/uIf/yCmVoqGeY3dEigckFd3sUGjikdPrqGgc3sD5FEhewt
I8+D9tnrTOe1g9ybLP5i0qMOfJXPRS6bPDNAliu+AZ+D9qHo6eXjcO1XuzMtgz6nVFnD+bE8FxkJ
30ozLTNHvWK59/H+P6SpRFmxNU7FAUm7FyiIR64+v/AVA0CvA9K2gb1aTP6NT9PqlZdW8pGRdJu0
s2kkMH2VhJMN3EuuYGBeOLdR9rFj/yIGWNG2/KC2mKqnGn0DJFdL4DgSkOC7FeRv/qOshl167ZKf
6XMdc7lzxhUvgITa8CrbCHXiuIhcM698qCZ74fxLfNuYvSqG9ma4ekpgGRl15TWUba/pdbsd5YsF
81pZp3bJ+rd7k/NyV3VAo3wMlrKN2n+a271qaGI909MhBSKW1xNnnREtQHKySgjVHySMKHiJQg+G
mbwZ0c/uZ6iDEmm+sdmg6UmCBNaZoeKEK4l36dPC6P3phPW2OCRX0pVUIdsMCGjXH4rork+MXp5o
r1v0TRM2M/rmSTva2Xq+cvIkwsjSHF0D/EOZm5swPzEm5/tjFi0MQ9hbzu4PSLCH6+DmeP+KJUIo
lvUpPuYmvVT1xjSlI5RfDjTi2n1H/em8Q0jAZIlDjuVU1eOXJYmdwxQkt9Di60JkWQfAXlLPWON5
dug2PHtm/k6WhNVds60wHowenaAysP7q5XIQVv51nGEaDQS/uE7hPHag7F/ixKEjaNOw7kcqU3qM
SlW7I8NPcLGqmm5M5dmErdilbEv8go+atOCoSogaB/YcKYPqgG6YRXjE/dmL6gpkInJTbH1Xtx2o
e3XoIq17zAbroWzhlNAcl1uCT6WFOITg7uxuN3wyltA1laZM1tEc2KHU+NMYfWGqpHglFDjZJDbu
scdqrZ2QTIRGi4yMVwlanvI+k7YFM51ByaX+DvWksbW6Wwu7Juwr0/1+naiIcIdUfTIfHeK5ztEZ
95EaBkAtfMLyOD1v2wvImvs6JPB5UtvpJVrmD3T2Jz3AlNq8fCJqH5EgsYIJQlafI5m6sVxLA2Nf
QA+UdXYDMaxj/eMc3aersnXN0lVHAKjz3XjYMTi016Pdh173qzTUZawlM8VP/e0IR8HL34EcD2jC
ExbPIv8s41R+V1fSDtqBLrBY6HeGXmjfres9cTEqQpy4Q8Zocc74H9ifzxwP4GbP190z1lWEsjM4
WWQBs+bupzQB9JLiljwEoMt4MSHYA90tMzFgu08q9b2E8b6tCdRxXSQQ1jRgk1PUetOimjC1i5XM
hlQ5oUTUR26bxWoxOWfgcUuQ9yj8FDeSHkYrgQk6AQQQ8JH2ypoUPrmPSIRC2XUzEI2rkUjcRzUc
VVvY+X3hqRoVBE6/EcJTcYKxDDPX7xn2wWPW5xpFJ/GosLF2AuxF9WmTSqXR60vxw4uiR5fbV1G5
65JHvjJWU9gHy2huvabMBApEh07kDX6fkQXHk22fbCbdvM0aKULzXE0Y+LGQNdSu6zecfXSo+cTT
YEUAzt2SYc/aZvToAUP9YXZOo/4HOAf2+iGbX2pxCIzkklreoufepCtZwkGwQdZybbMn06QNg0Oy
4ekr1jUjNbAmgRFbXXonTENoFJWwcy0j8Gc5rDpp8nPwk9EuVDekkwy6LD0Lq4R73mqXqnwVbk2y
kosD+F/Mc1F/000sC1Z5GIZd8Un4Jellm62RvuS+OnsSMGAxx9OhnHN2JJz7MVEsGz+MqGIt7oUV
QncpFlBoKTy/UQA4kfb6Vx8f1kM51dRhJ5vTkk42nsQ4jYMrlIj+m7nNpi8kl+0WfoGCkFzaBm0B
YI+IVRNZoilfYcUI5uu2bYrvQXRVfKYCG1FJ4OaBkP1rNMSmYEjR0/Y0+2v8D1qsTef2uOghpnzW
YBm8fkia8F7+sEdz/9jUKkaH4NkhcBY+ORigDDVyKbXCGyI/3z67XXYT/9V9M4VcLzg1Y650zBGn
lL1kelsBWBwcLod3hjTSfikQWcd3Mn54fozckoXUiPfBAiIa2wplnI1awd4J1eOhcwNl/snJQEjr
PVHSPcIhDTYwbPZCBUALfmAX3jOxj78UaXzvEPAQ4fgkpNkuekeSULcDZFOu9HH0B/GIjFI+yYkB
jbdEBiunyEqG/pMhm5AsnXH9a1bE3uhBTxO7Lbzj6vA63NRztCEwDKkppuBLo7EwyOZItWb+nIwB
xODXFnzznOT4FxDI97/dj2vzun3lGTZzlJuflwpWiOf3SxGiTbBYWhLyGwCXo8f/fnsifMF/BRbM
M0CwBdFxt3XGjYhEE22Fd4lEtUdrgKSBEM91CRODTCP5hP6yvWwLyBwXYU89/F3jdTVf7pHum+fo
jSf3zS1b+D2QOM4Rgr+UdX5IbdH0qbsvyauWmrz4kKtDk2BGPaof/UzSpSziteWKivk3P7rm+99p
zQ/SGjnv955f0P7funVLwJZjDMfRRdUd9M1HW06XGr7nCipXVpneLDxR2rcdShaa85shn+dA3bwH
038PcFDy11FXqlFYwLAgV3T+an8ZXcKkaOcGTZsOA7+9DtbbACNSV7hmdKvs/nDEtlRzNRmxGAio
sq8Dy39VzcaEDSjOjPW1KQ3O/xZ4R1WWRM6snTTyM5Ugub7Oj/g62XBTmJvCzMga0jC9OudRMQXS
WN0K2ytftaVR1ber6qiAUxjV/KKNZQEQPYTZ829ExSyWh5kQmUlpbrPZzBRy+lxFralzKthEFFO8
bVZY7PxZtOOs/5dxDLWOBHhlXxO0mUOOdhQvg7k1lkywTd9aLpBl3yJrTa0zfBmRrwQGTIXTCT14
8rDWxFJW7S3wWkymJur8rPk5jAzOBsnAmxM6aFKXLklYfhllYzknxpdtgNQUIZXwsKvUDiQCWNSV
IeaRjvSawtd+n/4ygrF8rMZarqaGVOM0sUGfznw/+R2lluNX0jPgu4VJPYUn6WfwavDXHFrn9KHc
qjjKLLxicTZKxOfQHcxBLKYZYZZkKwzirvAAgN4rpJPJyZpcgH+u6RHSa6Tce6R/wMdlbHgKvEsT
teKfUUQ118zkYdyLKmTPBplxthSM1SDjYIoSHzxy/Vvl32J/gUg7MfOmiGleIJ1dpcWZGdmEJDLB
BNraWasXy73xbx1bKHgqgHeC+Ls4tTcRjxbZ18NvcK9FDpYoHiU9r/oALggb5+k3JobmO4yd9g8D
KtxtePcxEvJtpUxacKBo9y/8lMUmHxcd/uMbPmZZhyTOTh5y+fGgl+9catgdxaAz5hTEm7sb+ySn
tNu9TZECY91xMKFN/GnrFyhnj7xDwgvhHkxQlnVs43fsXH4/SJFcTf68ncZ5rQnsiPtdNr4ZVMLW
AvXuaAgNK9/IcQnXLd2Fz3yjvfvEsdf0OlPCchdEvG+8b5TCGl68veRQbtDRuvtvsuuGyD+Q3/3F
nUovTHYpk59hq49P40H/M8VYgpXINeOzt3A9YNdJ97LfFXQfcx7y0Khe+C/+PIKT/+kb9GT785RC
YSq+aScMvsy5wH+IPHyeqb8TGmQr02UoF8WQYMMjKo3LCJJ37WInWJAnB7MWXSvyYDFro2eLWMxf
fyOMI0so/6JD7mKeBMdPkYturW336ygCCuP+aPWVn8ol8durIMQ+QYQAsH4PTODbR3fQ3lFQQJRp
7ywRRdaza0AuSYTfaZcgLfMa4juKDFuXcmM8X0wCkinfqpL7EUuUUiLrMMJM1oUhkl297FCXXGm/
+D8AQ0evfxtpnWM0mBf6u6TQwFSOPNwdTgxVjIXszZvNjqaGvSR1dRMcDv5fFwINiFv0aMHinVfa
PMPLFLn7I9qmnYXszKSCGOb4O+no89o5/UXHtUlT7Wzx8lpXkcRRm09aRZ4AgtqYF1Sr5HJgrT6K
EuS7XiZJ9G+UUcFuJUQ+ApFPpEXHrOrp6JvpFjgN1N6/oPxPddcTvwUpre6byikC3UtFHb0552zv
wjoqFUh4hVGgM2+8mBKK1FQTmyHL5DQtLgYG/tddbc0F6ChA6zMpz+2akHnkpJt+8pHTJBCuVoOx
GVwo0eZw6QLgJyz11fj7Dua+IBiXWzBkYH4XFoY9r/Nc7oZ7OjbWcLfqK0qx5QgC9Wb1qCAGxBfO
NDpXqTS1IbnBa6xOu3jogrwscSPE29slGbX5/YO0OjMS6GmxiQ8CNSi2J1ggzZhDNj0DeGHv/J6y
UkItzq6+ANEg3zA/6M/wTcVBaqAiB8Wf9EdamKRBQ2eY+rMxlJxLxEvoVBe7gef7RZULFBeofJC0
PCn/GOnuWDvBhWw+L9cgNOD1C3NsGWxbf82IhPyBmDkY1FqU5Wts9DyPy9CoCUOJg7ArKoo4Sj0t
/77eTfBiFf9eXmPufXsui94ZRnmq6CtQr3yXVsYiEhUVJldHo3EK3/ueiuZKC5kHwsSeEIeSbg3H
cIbS7X1Bm5Nv3SokTGC6LvnZVd26oqfquA8oXqSs9rT4ocnKJN8x9I2DPOy0+vMA2ppWJI1TtE8N
ivaNc4o56Mr24l+81clnQC3RYf3Gk/VxmtGI2Z2C1PBynQLu/8mH4yoapWiYoCplZmUGMbAGM9sM
RUoziwB+6dNZCwQaiiaPAamWInEn0AwXFzD1rugqsfDw7CezZVQ4Tq2x4PXKcGIpZ5yDejcBBhKW
urP5l+hMFOpb18TaXp3Z54zBwc3G0EFvBl/KdzmxyVHxvEgwjuhLxP5hA4hnL+bVWbutY1I5Rw19
t8LvzL9ZDqCl1xYzZL9FrP+GLrhqir8HbpRYN4aE6D9KTZRVgLUcc745dSOhEJ2puDxlD1wEs3yX
8fZr6TxuqXJmWbcQ2YYva8bGweXJP3Z5L7qRQt60+lcYAMRMHDleX7ewlna0aQqko5m2DCDl9F1h
Lvac7CSp3ZbVbeUXdPZ5ssHo04Ts1KOaPixKRlm2jzKWg6JJsGkAJCwhQhV2mw0ch80i+Xbtyh/q
i3HApiqTHU5pnAc+DDqORS+np/B+Hsa8aqGOOEtOawirtFHU6i4+l1wUWZ/SPQvWEKeKqjeWGcAH
bO4sEfaGV+GCesSeX/1E4DFov0NgHKjac4Y+rO0gzkG0w9niDaNjmuzodNk2gCopQqE22Qy4oOpi
obyFeSi7y/MDOQh5j2F60Xc5M2eVcw/H9fOU1U8u9NAEq4jQhsv8h2LDx6b/hubHAiqk2nUzf/If
pbnW6PGUPsKmwW0o0UeUsnFjnWK84TmjipzfbXD4nOWNAl2tXaCpqX4pKDsB9/SW4klBZRGfsvQf
cFQjngtugTZs8iyvjChtMZoaKKWtjgpffVKZxPuy4SR5Sf5V07835ScSvegR5svP3Yz0r8MlY6Sy
O+hhN7uHf4uhN01o8Jnj2+FJUPB1A7QExAGOsCY+dUrDdS2C9MTCm/gVKQ0WY9q7gYPcV3Fqb/DC
CzpFdI6/yMFP+SVV9sg5oHniF1yCCs92qiG0ehYdLweH7DtVPvSLyuG5QqzbjsF80upye2qDVnKW
N2kyckHk2amsCRoMCVbBC+p0kXpeyjXypMJhXLGQtRf/Iqxkucsj8mFnuaZkw58DmbwuBcAz32Sw
dkMR5wVDbf2VJRda+83QlDJWMcee664fqm/av/rMwE6I4yOJNyZRss+kn9naAxC2MscPYlPu7lQW
E1Rod2OBVnMRuN7XiO3VFTDgBuJPhsf03rp28PK83iiBJ8qiYq6najKqXLn0jvMAdBkL+zd6NJjs
Zd3C7GA32LVTPjJtQ4sdfn3euzMuPaM4WyYjjvpu5GH04VuP3Dkxh7hzieoNGdB+ymqkT3X1ZYSv
YgB/X3aO78SpAI4TfUB1NgtZ3mWG2/v3lOBu3JPE+/PHIXNpBdRmGfTjpZkJVuaiCX/amtaGhmzR
sxIEKHOnbTH47hmNGgF2NxiKJvHH0UsjcGW/J0gwx3YhpDlYZvxS6n4//Ncc1UN9Ng8+Ybm+ZA0Q
PYxxh2eM+9Zm/w+MZVsuWOpMNiNm8VB3ZoxizBPynJgMlGZNcxeAPLG5UnUlAakujAsQBq1L+m6I
JrI+yDdt0EjFq0ffdP2xLQRbX4W5d6NIdzyvZ0e5JgHOMtMTJMN6/iCg5SMtuRtaHy35r+5LSB72
XKpl+rq7/MYmMIGbYV8RON4uGnV/WbBNoUj0eu+ujjlqa2exXjcqEQKQ7702oz5LDjNlYxBCOQXj
NGtVR2Mk5/NNC9UYJE/k5k29PDNBTZUilHVFsIaw8IZlcIlicVgq2+nulTZBft37LPrwWsXmfdIo
57gjI2QzffELcJo+6lnbd5GKCBTxsmLWUesz/4RvwuDwSepz6m2dLchEPDhTkIDN3cu7x71kzo/O
8T2Qqv+j7VgwECLEMVs0dhgmLi8zPmAFCxWSItx9WdaXWyPvwNsA2TaGhZaNHva2zSfjSCyzpwLx
f8DNIMYrWNUZR24iWx7JpxlqgLNAfZix8LTadqZrjk2gZVxt8agK2e/+LMMv74oi2NszzSU9Um/4
AMGx3UkEEbGq51I+B+lt4Or3529/hXSL40ujBqfO2cmzwsWoWpMHNVr9d41CCMOw+SxZdRxs9tbF
2B6Edv61j0zLnb0DfYOYUNY7wE47YhEJsALqo/vnKQGAo6LcJsqT2p073qRPv3YAHLAHrKuxVAL2
NXEH2OB7nLkOXmUDN3MowiT3XoBN96kcnRkpcI53/WIChMMCUtWZ5vu56vTsDLbLD7eCF7MeBSti
0HTRWtfih40PLM5jzSLs1860lUwqwqg1UgsKWnge6Nknit8AW7cWWoG6EaOoEasyzIADfLUiiNeb
oOB4e53ModG5y4v/gxhJthGHWBCo8BLa+spdyl/L4JQxPWBe5NUp1Ho1EQ07qmQSyZFW+MV3P72F
P5XXJeCChMYPoj7BlhTQlGjMHwYwupRu5iZjVpT6SrNHfmJgzANYpN/CG8vIeOdysMq16uGKmSiR
BWa0y7ePldqXJ3hQbLsYZsyWYX4C+nK4fikVYocnTkeymddFCtcKXSYz0agtHefTeW7MBDOox8Fy
vZtoc2t2LSs5omUm7CVNC2GCgiIX9WdhtSE6y1OqZYSLlhJkQkVZsBRTOgKwKxSXvbD3WpzPpEp9
WhX9t6uQLsLobrv0Lj45I90lx41/1BwVJiiJ2bh01oYGi+wtyhgS4syOEg5/s0+3Fhe5e0SiresX
HW3HCfaPKZw+BmpyGM8nqds34fCXhxG5f8vhqvso8APme4P1sCIWS/n3LvNq0V60S/+jSpePuJMM
0e8Savs7Nxewg/N68LjaFkfAw+BdYuVCEf8gFIC98oEwe3wNRcw20fobaaMSTt+b9gWT7XSMkrof
8VW0glZkoCoUvN9f5gYLgxPdxDaP6rjIvr+WH8KSxw8dkM1K8llzdszbxSIcJLzFNcRkHIv/D/k4
qXi0FaGHx3hViR4AxUFsHo2CdwNFPS/g8xBcZFW6iWmxH0fGZ/QDqKuFoDoWeOITZvbdsUHbQ8aq
FHdpbx6m6lHFt2tk+OuRyT8gItsBDu7EqUenpaL1Drj57paOQcedH6PVeR51kCJf1hmnk58w5tDa
B5qD3g7fSGCl9Re84Cko+Uxy765LdyF/QGxz3UlXtC2RBiUErplgVv1VcpxojcA4xEX5rYmD2VSn
ajTv6k8mD4nc3y/D82hcfClUu6091ydNjdO+HE8lUMBAo6HFwmQ50oHMxVyGBCDJNQyS9YuTUEfQ
uwgmoiGH9x5MmPGNujQVJkomOO6VlE2PoADOnWuSE+fswd5fizwPgfq2YjE0tTdURWoO3NWXH2MI
rxyf9lrLIkxSwPoCR9IInh8AJESldIoA7Vnydbl+Z9ViJy0V7oYrcNtZrdUT62AxDFkbDmj8DIRG
SiiLVX/RuhScDQs0CPuGOy5K+fbVeM1a2cVBoHKaetHYWtGs/wQt8o6g80oiJvHv298weSE8TrJa
JQ4nUJPk4wlBdpzVqGk9sVyPxRgSOhJSC34BlGZJ856yJKDZDuwknSYHB+ohwOD/sf7sy5MJivJd
k873vsd4cW4CkMZXo0klf2NzC0Iqk09+Bf+siFP48RyQ+4pB90JO6MKBai91o4iG15WfdD/ZJqF+
jXNJ1jCPC+t+9o+2/cPgLJFRFYO4PPIN5iIb4SaZ9fLV6b0/mNiokgdwVVvTW76ZhAtM0NXJauMc
2IPx3vhAWBynyvC5/DphsGyx6ACPgIRNlZNdNilxtxTffTX1v0sTP+6zUSbq9jrcQ/ip7vQSjlpV
qxEX7m1alWDswYoyVfGNAT9m6OXHVYloXsIwmq5VFBC9DyI+LW4/i9x8LFDd6tLSh5vpFVUoCcoL
M+ZCHlOhZ8l9kWSaNHC63sJ7sgBICT1JwmTwB3DDIF6dne/ebU45SnaXT5n4KpTwvRJholy5RQYw
jprbSS4cKyeWjizjAWbkbrhrsP6EUurE+OXqAtiG5c7GSMyZm9GtMomOxcLOMU0SJD2diGQZYY0m
o/snosvZEnLhwvp2H6m21muPiuQ6iy+ludI1a6xJjXgomegp6s0Rx4CC45cPLwkSXob7cLHldPEQ
bVGaUVTOFhk4xwLvlFCn1vjoKZpcjAJs/0EQSh2mjkUXWbcI0XXO8l/9FazuyF5cvJICUmeZs3bk
lHanxQrrthZjta3UeNdrvtEVA1FEL5gSQMpTrJdDteHxWZbNaf2pe/TbukUFEbxKB1K4/ehX/rL1
T+D1fx4wttbBFzO4Zt7laFL6dGA2JpgU3PtrbiLvLJWxUnA9JoTH3ZUwsCyb+qprpDem5xZzomoN
aK4jV8Nfyej9Y4RqbSuY9exGX7xFZnjy2at1ZpkqqPdL5MS1CDJLV6giJdW29KyBgcukd3VDBPSC
ws9GZQcJuMF73B0XRURCTdW/byWuKXQ9Jo82HvgTLM1fAuO3ljNFeDVeM7YeyWvZVvknF/P6Wk4h
avuu9On7BXPoulZLaB8zrIhAf6nFijFL8NnegsQCfPkcV0doVCbYWoKx3636C1K/UtM3mLC6bnAs
GWBdagr71T985pMlS+v7BF/SaZmT8ZkOAwgrEjx/8ZwiRE33HP77B+6+rzkX87+vDJiHz3VbhfeZ
WoobFZgQLAkoNA6De032LxTto0+JCeBrfslFYDPLh9JeRHIdXIYJe016nsKUgL4A/eRqQwl44/W5
BVfaQ0hp7YbeGBpr12YJ8Bfas7RIGiFvn0mBrgXgRkAbQQPLhqsy6ro4Cn69P6GfSKycWiweY0xr
dh17/i3GCQ1rR+grtorLBLegC0bq0PelCIYexb1P6EnEZwKwSYTV0yfv9j3D6ktlHlTQ2SqsG0US
52+FJt1ibcbepYB9mP7AYE++XICVONFEleZOkP8riURXZglYMJIKHALaiExRtgMB72+CxgOQGdDH
6MuGgC2ieM4Ssh0bPK/1P6zacSryaFqey/qDE8HVeNmfRyl++EJCwiFQeYSeate3H4bpJtSRBege
cXIdDSUzjDfcCAd8OHLybjwfERxSaiPgNJkALLVX1APkAKCi/Af0+ipM7TuOUg3t2/wNK5G9gLQw
4RdsntCAiFFeCG+T6ctjVm6Rcuup89AV3GiI/moScHvXeM7Wk5nbduH7gX71Fem/l7EabFRxo8pl
DfeRs/L3BJghP3Ud7zIq8ZRL81BSOznOVhESY87NCHA/+2LOChl1C02Z8yOs3/qfJqe7PUDDlvzF
IANuD2iFWZT70SNZMEFMuhnV3c4DU2UZnjuaJRj0OQh/Wapd62Fm/pKJ+7Cz5FB1+zfUGpQqzGzJ
NB21v26Qe5j2FdXPOCa9ALUketLo7uRVbupzvVQq1kJRYu0i8kTjtwc5am5LV+PFwWWavgkqoEYz
YulqyeT7Pm+q831nXfOHQ5dhW0JGbbred9Fm2r8hYeILJ9BOI6uzPq4p3HOfMlgR41bpjdAi1o7s
06nKQ0uTud9ZO6P6lLTX5wqNO2cx5a7YB3N3Y2qbiB6yXN0+nI+ZGI7sYbJKQcTwSh5aLiyNBL/q
OZapNn8OIwH/o0ZexjP9WK/fGKj3GRg7xeVN5RbkaVepqphhniIh2sRW/eN8gJCUQzjTAENynxBI
feiWjdaEE7Axk8dJKK/UTsumg3S8MyqdUhhFnSmi5CsNs8iRWdebYnCNQP1Z+O9vquYx9lsu/83e
au3eDq97ZKYnf2i/96Gwb/77WeSMLH5IK0CWH5QMF+DlECQwhdJxd1jVqnTCFBErKlyIIrpFt4pQ
286biphumrWDbaZ7351Uwb4RRmmIOEa6NO7AzxL0ik4CYnhoH483R/yhQQPt5LsBH+dWFtp3hA0c
jwNIYNqIlYgSf5RdHqtKcEV+LUymKCZ4spSgsKDTq5j57Y7yBGUzZ4pP0BvcYXjjNebbQFR1/PPz
/JvGLwW54O3WeRt1QpKbkaN/kcudYEY8+Rm0C/UcyfZnCAyzU5ht9PGri2uByt78wZpnsucf+Cr/
EZqbtCrGNAxlp0K0ecMbfvhlsh+riMt+yic/6sKCwKRUr5XxjjMO0vybKY71tAWxahsXDGUHxpKc
B/bN2iWHGuAiRtIfu5/PffWBxlA/PlK6IKlRggjGiFBfihOIawm3NW4PJVj/v6NEc1jdpELdskAL
QiZJpdmdPUIyS/BNpFzs64TFLlhy7HYATUWJrAI0uKZ5I8EkfG8dSjUGe2y1Sg/mZJHAxSzfeYIY
wiCdwDm6otN4fXSHQYP9F/qPxBKitkAlXfAyKrCY4848JoSBBHg1cELnvEnyjcpMbUgSXfODL7ZD
oGBV7p57gwclv1XgOTxKU0w6H8FLcPQFqo2xcil+kDK05HQ9VVTaZSRDm8Di0ePr06+Sk3YkBrbb
MoMKmIiRjgthKOii0P1M0pfiGHlzOwSa4bTDFf0fYCsjJkt8WEFJJx/7/x4glRoMBXlpaSf0b82X
hpDihDkKX08HonupC3cdA4ThBz1RiThFVTJYcf4y53r0M7bOGjjyck77JRtNpzEfl/CfI5mWVaN2
tZ+fcSn17ia9E0kwdM9dx1ynVgIyIGxrF3h4h2o5hCDXfq4uh084zUTtG7FZX9IjiYD+jNLbOBv3
yyo8FGiBJzS4D0r7Uk+/LW810TErdcdzf34+Fe37qxd49wFIFMb+oXp3Hau37E3cf+R6C0o6vN44
6zCGrc6Ir+jYnyUTUIDWQpvqvrVcy3XNTo3HIhHpTIOa2GBhjzxEaCD/abo+yDSh1hrrnY1jGdd2
OrGMovEYNz0I8nyHwJ5KZ1J3bWZz9e3zKrWqbnmpblLlai5g0rGVmaP+PEhoV0vpMHA6npwnL3Tb
GFUZW7Sc5/50mYJ6Ca++wD5Q9wHlNmLMpoAlWiiXyIrhXWxNQZhFKMlLsIxL/Z5Id5/KNudc0Hei
fTtIQOYUSkC1hXfI0w3Eh3AA6Aj12Ax98icv1k41lh71Pu4rj9rss4ckgY1DLLA7sB6jf56n4yio
kNX6Xgivat5PVj7CKRehcjG4wevzn1rc2uS84l80F1qvsejozYKZgeDRzi0Kt3v1hXHhyOWp6GOG
O1CTH0LGEpk0fT2guVOed5NKP4t3gTZ/JSO0CjSFAAIJiOVYKpiJ0d3tHN0zBuo4dg3DmverDUr6
810GdZlKsX6KuULf+OM4foLVJ7D/RqpXEcJVFas6e1+/H/wk3idNFIcG8BuOZqhw4roDyGq9DuOA
Nvf4NsUBHZgzlD2AnLcmUY4oeF7IRQbazfmejCejiyPOMvPrDZtpbpvDmPgo2hp9HCgvdoDIwZfy
AwemCD7xRye+LNvjermKQ3fp8Dm2ruvTRVefoAWSvBxctXL0yIPUiCeg/JysqpDaXAghm/QEPyqd
5DEXhxl70N6JOiBkyboHmB5IIHHEF5RZFOUV2zsJA1wWV+Qn0Kb8B2SLEFT/uqs8TEkNYfGdsFLR
PaXGlsVfy9bR/vzkT3iE5rTvMkcYbfim4VDRusIPHjuM6d6oi0oNA1AVse2YXV9R2S44+QXL76zM
TQ97pgZzIf3RPyuynOmJBGYAk3rxsPbxyhM5L90Xft/twpmg3o0Ly8c02wzDeicdi1rIpl7c6W85
uyGyUOjSxyfq4xOlYcqyUIeF5IRIZERuxWFtsVrSCfiMUT6bc8ALNBpDKLnEzuYOA2oe2xoZFB3O
eCGr7YAefCQLCYtv6sYgTOdq0v3CMEp1PQ8PMcJRZd9bBVp6hP1MdgDJEHUu5TJGHeuY87j/XMEW
5NUQx/hO4d0ww5EzToEfaWlgGaOd7io6zYn0lcHUMFzy+oG7vwLRt8gvvxs/3HB+uFfNCxBFafsP
HXIaf0xTJ9O7V+nu97xyWm64RI2YHQm92suKfypd5ilpBGGk4QRDrzypzyO20hr9eYfoK4/v6Ohk
pL6FJ8JZyCIReJhVYbQsh02t2O8Iv14goRmqZbY2JTAlpEZyFA05BDPj2Lfb/x4TPbeQmTM8k74J
pF1D85oVa1JQQK85aLM/AvJxR/z7PfG4qhrkDMbGj4CgxjAksqxd3y2xgniFMu86dJw5UxFORaE4
kBYZyqOkSMivQK4B1yksze/5woZhOaFCoo07wS2JbxpcQarFHP8xhjr90m1onde+6cLjRqh6wTMg
RfNoVpVhg0yUoTr9SynTt/YvK/Yih8Yo9h+6CKaMzmg5g6weV6DYis6grdMYdVjCahHRata/3ZJr
7lU89m+ZqN1XtQPHBu89C4O24qHl5D1r0okXE+Bv+cnSzBaRifeovyuI6SRdPElO2BcK+wI//GMe
zJKRrci491dTbgAMF0SffDx2qiOd7cx4JFAW1m9dUarGMGyoOmvnH6H+eeHreQiakoLaexG9DRK+
q/gOII6Xyd4DkarAdSNvZWm4RuldgEIQZCPNAAGAELh03YKsbatLoMwtD5Jp/mxNYXNUraRRyEGA
h2SznGZgz4pgM8vHcseqw2ejKYKvZpKXLKjkAhWYw5cJDKZa8AFEewFSbbCdl9tIH1OjnZPGeZXB
kjwjqZIXBD101VP0M/NxYldWuoz7th2clZObfYQC/ZhxulukchlrkDvgNDwAHjb8aT1vhZ2SjeWB
oykBawVg1TyQPLmnX0anLZnavnDAqL3Rx8G/yTgcggPOPVp/S45A2/452OGw6FtsQ7x3KKIBAiPh
iVoSfXNZpNP5HZcWDnIFqdx1GFVueQ/evbW2D3C1h9z1D3fJME2vLeBZ8hn97xVqflRR3Yybnq/L
USKYI9HEc8P0Kvsy6Wx2tmKi1RCh0gjM3+560VDc8z3zvLTIOcmG361p7LeGX/UMGWFoJl4UXVko
iF2/DacZ+mK8BPEVAkMEiCWSaPUKR9zgInTplQPN3NIyscQy7k81SzuWxLJcVmq3+/CGb5W/OBCd
Jmvhi74gT19ahdcHcUMsTcmbsj44SsPaGIwPAnETY70HiQtPLC2v+Vy7TvZehqtXJJrZ0OnGqHBj
AXzdtcvFM+NzFLxEcocKKcpSRnv8mPy8Smci26OZtPgqPHUtq/AB5zp5BC0vINM4zrPefm7VMwkL
4R64lg/ikfU7WO9MrrJWYsUgEsJx/iPCsMv7rdLMeKIgPXzcJ/1tN3YilUBcwNAMjm8FgQD5vJh9
528zZinvsyWCDz4poLR6uK74AV6hX8YGOwuaPglQFlbbxQZejpT3GXeA8u+96Ik29zkdMsg+rCOX
Ovub0lTONECVJWo6QzqoLBmT9U9/yu4CZlR7oG/73hu81sCRRTRoy2LkdmYzd6b6Zki0biYvHeck
v5BTq+iYRUmCL0iqUKrlUfNXXtFacBuf+hWotXHmnmwc9u7vTrrVB0qre7A+0J0nI6CMfuZTWxgy
SCndBojJ/gRMlUFHBUvnlHPDQSMXix8WU5DT1qk38w2ZPFJj3imZrPrsFeUHPUWPMyUOTrwQfz5F
WO6f54KGZ38A+ZxSrZl8rI2C/TCV7+7cXXd946IBgf2y9FwGMd4E5/5ho9Kd7aSvcVHy6s7qV6Ud
+xsNxYd6KywHP95BfbdL0c/styy6630QqdYlHV46jFddol6Bq9JWcDR49LQoCohRW1PEn6H9CuAo
dID7rfGsmcKsz5IZo6/LQo3BK2G1a1B5KZSbXmL9I59hwnHmuigXgOs8f+3uG+zoskvooOxMXoc6
VQQoV3ISeuT1n13LssI2ttFZ0abXap5KBBitOAwi1XRxvq1o2XqM0pCfM0G1XDqTjg6AyZzVevzi
P5B7YIyWvAPnw/hsoi4e3f43K6RkA8VVIWs6du8BZYVqfPEVdmCa+Vc/3AThX/WwYCPKGLiCJFr5
mVKH+Rk86XV1VN7+R/SuEuzlveHlwdY2hPJz02fOaXVLeRkt8PLPgmoHBa9F6fYI0KaZkaDRDoJt
YkJj0rOcBHTiaYGrM2KpAqf2pNbuRD4iB7+NmH0YCGJhBVQLcdVwO2ZfHHiHOHXHZv2H5dUW83jA
0xYCGAXKPUqJxtDFslBzPMRWJTGrot8stnJ3lc4M6oiRNfOad3yauIF8e/OrswcbtdzSKEYjk1ir
ppInEdOhJc+L9yozkfvb1HVjT87vXoM9b566rVxWANGgEOIuhuvKMuNJb6ZI6XUnt2BkIVyK3x4B
AxDpwrVF70uZ0sJ8hPp/W6dVSVqqC6rp7kJ3HqVjDdNvU+99ALiaTWv4VRjhROBtjQx01hgL2+8H
LOs10sERwEoLnr7YI29yaHM+oFFGpJL2IZiJ85Sj0xDBJU/xKgKgfp2KJY8hoqWO+F3Kf1PfE4y8
iKd21yPeyuZFvmFDeE4c3/dzy/zhnDvda1xAdL05MfveCtwyjFjuFJSgLbO2HvetX24Ixuhrrgxc
7VkNNYZSdVGEjRkRJWy+gxbYArxOQMtiNJWKLElvoHRr3avpfi7hCfjBxvCSmRUwh+qIN9FWFZ1U
ZdtSLbRIk+dLMR86Lqo3rMla327ce8IxsCGqKYeuxg1DbApdrpe/ZFXJ9t9Y4mQnyjUY8B4+w+2k
4S9SJfanrYULhvHZY89HS4YlBIWwUTEbbr84aAL3fvUc482cu7jS7LJeMz6GA7CIx35bE5Qy32J2
PpNsWeoZZrN4ke6Vdb4/QrnCs99FYYpkCBi40yk5GYBen7bPw02SVSWMo9xwIEyMNPadcCcCAwt5
EeAjVONeBX+jgzxS0GAjTE+245L0QOo5+AuV8SUBPz+KDW/9yL4RBXGmKN+Bk4bXo5+RLbDD/0vn
XA+hZe0eIlFck9mrFEoa8qxVceK9TMT4x3YPwn4eEL+RbIQmwtCkln6b8tRUf+UlhSVMooKHR8S2
QKQ89MZ7Y2defnoOTEXgeoBGy6LWuTtLl/7xMNmcDWoN/HMlcOSV4xK99PB4aCSNdadYYbZYu+CD
YojiRG64XoKVDyKVKrkHuO5rHjeVIZrSpWcVTmBklkww8kvg5AssEQ+TchyoLTe8zUnVRmWfZy8L
BpB+oSpSz2c6qCkNs6e7edQ/A0NJRN9C2FaVBZQ3fzK4p2kPPSEHhJxprlLh1u7QTeG5x6nSAD+c
8268y2ojhPwJQSoDmH53dmCAEW7lZoWjEwT8tI7sjKwHbIXz9lxwrGYyOvIGGbyFUWvk2LQo5ykW
VdtvYTBEWNjRa5ppIabaBGzH/sAQPhkfH9QWa8TsOzdwbptvlngKOfx/MmTpjI5RiDFNaKBZrPFo
VFW2AVJsw3oYgSgqSnnjHanyj7WmX/jjWQRvu/WJ8PbiQs2epbEuWyZqrcW9sXlG0J75Osqi7ZOh
HSYnrabtfrIZyC1IJujAAXQrp9f3vWZDXNhBMRg5VAaR8tXPNVZoKBFnTOCB3nrW6olXQn970td3
zwRDnOSLHz3nZ0oaDC6z/GuMmU8v4STdx3Pc2EkKpMm7KpPbBgi17qka206teVgJ12uxsgFm2Q86
7gCS5co6XGYfjDLpKQxu+dBNsptHCS6V0rlNfnYK9YanbQFo/TKCE/rzy+sE/aCykkS298k+MFUS
bvv7OyF8JHeyBFoR8KAjpUwKuuejsb4bDkSYMCc86c+vj/cLrCSvz3Vu21nI0bThWVdkCoZxw4aM
elmvXS2hZez88zgCfrj9iKd05iSo9Z8S3Zycvpy+493To9OwKPPBC08u/SYryKWLdQdDBeqZTV7p
bw5RS3bJMh5hby9CcGaKqXiL25lsye3y7dbWAbW8hP8GgWx1dnIJurs0xZ0zR6ktfrPf0ROzU+lB
xTquG11lZ+S1+VzpD+3/NasKBKXMNWuSKvaH5HTj15PpHXo8lZZZ6vjvFNx3EphZQ/7LJCPBu2v6
VJw0UIXOPtonrWVG1Rl5GbdkHHrPX08YQ6aQA/VXKUVoyQl8ISglcxwIoZuo5+BVaV3UPTd0bCsK
ryIeYVWqA5z99XJxXnw3Ke7D/HXHUC/hfofRFa4O13HXqVxuQxwkiNE75xCS/n8d/6/8n/a6EytK
PhoNsFBPtBd1/HeDg/7xX82m7jiIHAvggJvkIhen+/c49Zgy86rB7mXh9O/nYt1vDH7vYhgHdb4Z
mAlPrTNQimAGatpYeVzt/aln3c1y/PYftXoJ6eioyt2sWrBfRaUBEonodBCpLc//ee6v3l01A11a
EDd9/IZPDrTECDr4YkQM0V5kmC3bfGlLcQhI9rG9/vSyS0rUEeHUwKLcaReGfvIZB1RcNjSIJJhB
FP+dr/3hK0F9m5ZCM2WHeYNr4mHRy0dQ2VYv2iTyuoT+anz7UTj+RGSj7CGIObi8fLzDlF/v/y/x
+Isjl0IhAn8Bb1PmjW27g1q+ATHHkW8tFL4Zlc4pLghQKj7xh5sUhY9sjg4U42078Uro4v+AiIuL
K6hEFquvtxY8ilDvNGxDKsarvEpb56jYp19OeQmydJLr/TBFQrtVnM0WATQC+yG8Yv8wZpIqsvVx
o8BKDwHAO9/Eil2TJoXHO2P4e7713qXELkTYL92Iqe0JxRtLzYAy5WsVZAzSHC3WC3Pjt7YRwD90
s4BhTQWcs029w85oMIYRp7198UfdsjThPlgF3Qu8ctTr7lm6A4eyiOm5uBQNUPe1pP74G58hknPo
fzD48zfMmpsiRsfuPSrRgtMAFUGqn9BHEM3UkHbKGShu66Znul6vm65QAKS2R29lQ6dbJI0ki73M
Q+VWLGoQWfZ4pP48d2BpyPEXa9G7yruUQaAqSVFy0Ld/ooXTrL8YvHqU14Vr1NjKylYJZIGqk7iE
15VlDFHF2n/EBC47Zsq5gGr7cU9aiXwfU2v4URQISEVJeSQ8SgtUXUo0Do5X17AOOfILJd4WIL27
SFhcOeX0MOQUTC9hXp2RoGjWZz8JZl0TxsOcjyhOLjIM5Peo5WuercV0gPOjT2r4ws6mOwjVO4ql
zkc1QMoy2djAZR6lyiICYT+Sum6DrbmMr4/7/MEQ3zT+oUznkjVAvj1x/sbwcRuFAHHSymZS9AO4
IX8DJZXzcjsFFsPytvRaLyL9WbFfi3eDw5+42c9znxtq7aFNZAWbQhvwiBKMN796ueiXxQjlFj8V
loCPbn6Nn//WwSmh0i+EbRgbk23jNukpUyvMRpP42bs4v8c3eQXE3KSTawy0Phr1HPLsx2+gNQ3E
72LrbK9FV5sBj2p8oFpBLiF3iHdSBgu8ioXFmwzlo96MOjEm0aFtHqWvrypiCO7PHIgerNl4IiXI
v2kto2UZJ/vdJ8zXat68h/VpexzRRuQYvppAH+W7GgMhKG7i8+3261BGy27JE+s7Np1LeKQqeI9T
+bOH2gxzQIW92ZcexTQtPdIh76uLOrhUcwmNgb8zXdPPCV7+p1EWL4B2z8Tf9sxdGlQY4tqrzM+j
j3udmt1RVV44T/1/wlR+lAT1IuonZTAlultpp+E2LaEnmoGzSLmCey7+TAMeYxOo9R9aOlYNTRhA
/hNY+h8RP3HbGQsJPZNAFBOSIsmAeS1gZ/EdSHXHRhLTDHP+rAeoz30hru1gvIbC6BnTuzut4+Nh
L6GN+A7bGGElZCDGqEUc2OJDAsoQuhx+5wLnjnInc8aLLSvtt+mOnKOi5TsXlRRq4aAvNOujKD1M
EvVEEAwh+WRuy87X689aWbwcia1hnuo1kqRcZVZlcMd7j1HVOSPfNrJPc+LnhezKh5wxwf69EiYz
ALV2mYxmZDZGuoecw4h7k+Qpfuorq74+G97GXiQehSt5Av1yswgfmfpcVaf8wye0mFg0JRew8xEZ
K+OrflvZs/VKbua+71mKgFkTJnIqWW7+0B/BGNcJUDRg1M6+qM7ljFd3EVWFQrCP45/adTX/+68s
oIUymC7yG0XkyEZzmFMi7yiPWdkwCQ5n4GIVEDmGoTwdyW6b5+P4QhwJ88r5pXgcb0YsQ9Ty5G3y
Ixj5J6w03aHLw5qsdadNYwazZGbUb2U50uKzyrTeIFmuik11tYm9j46MC4gANHgnbEgn0/HAcRoe
wCmm63UR+gMjS1FikJwtSfBEiXNpke8HBiXnXy3ZDY2f5vjE2Cv9LpVnQgMAUbJjJR+5vvagybil
nkN+TbrKzfWLK8HybK4NiPU33dEb9cRRwleLrmM2ileHctF4Eky50CLXNcbprmbuy3Ct89euVKMi
x3+6gTAwiyrhIry32gRdigS9irIh9kOWjPv+PH88xt34ykAUonHnSN7oQ60daMi+H4bFpnDROFYC
98vRZY6sp+/9YxBQzmmaaQfcw/d0t+AOpcc/txxtHlgN3Nr7t4G+qFFh5LxLtcfUvVrzU2GE1baM
2M9NRfVOP5AyIZwYWDNH+8am6kTDliP4OSi8RG0McqCC09HkwFA00wGV7tOytMQT4JpKa7Thid3A
KuO58UKwAeT4eJcnudBib+WYHZKqZ/PHyJkHnLfVBCofdtnIRLk5VLe5N2PdspJ84LqA3d/s0y3u
8fQoLOo8k4YXArWJACt19EljSpew04gSplNINbYPoGary+uWWYZEgrO0QIQ+3+/hr2z2xb8FPVLx
lt/DUqFSxqst1pB5pFpdL070uNIbezItbgwUUFpnn5CtVL6mv554k6bIJwMMTDb00JL3ItH4ouPU
ILVFbE0QfnJSq3Mt7rtOl5a6alwk8yDeqV3kBASxs31YMJ31q6O+s2/EE3+BF19BYYoJiCBOcpgD
2QgAdVRx2X+dFzIKwtjdBT3NRdZtyG81sRsPo1xJjA5ECfW/YMXIKxpq6ZrgX3lR1oRLdn2LrdVt
R6uFssIBby59On2dLGS16JEe93lZynUzjr5AWHP+AHiSaSnwIx9j6TDyMMJfNBalO7/mmLlgwrx/
RlKBcRRxJFIniHBSKwIMTNItnHyj5L3HfEggtVht66PifhBBeOxkYyJzYpu/pSNGF3n/rTWLylnH
lPBM39VXZc4mCGVEmo4CfR4JaUfiyB7Qy4eo0mNv99sklPpsiftPc48kRPNj4Zg9vN8v43/3y6dH
l3eo/F5N1Gu4v8JmeBiSJNd96DMVtGaWnmFQ3sGdpsPl8nSUpeTOOgy8Ig0g/l2B2vqTCoJ1I3EZ
/YaDhepH1aPHUYkwUL5RdHUUDb+IAwC3dHxTBHPYCBTp+0eBjj/YSR2TC5TujIYkaNlD/4dSXtLO
LhDhMc8yMLZVNftRcOovGxL1HZE9HPaYfT+aqZfdvevsXMcRqGXZBkjqraFUfWDgWj4GqhXl0myS
15H1Yh5WuO+l9BFNkc9KukfO9ttDAP68I9o+UoIiFEIOSUR/Y0yMbHWmzE29Cb5iLGF33xrAyvR9
EsBS0DEBe4x5sb5X6dcJ7URS0+VaJwCQRsc//i6LF4xr3lqzEZy9Xc27vSvj9b2vfA6/QIwscnyd
jTTkJN121QeRj1uTk4NOINzMENgXAYKCQj9N9JsHzSTaQWtoytkb9qSxFKOIljoIubqk72E0QdFg
FISk2WimjI/SlGKebOLo3+3m0jtsqe/KWCZds1uwR4KPUl1RiMh4SATwyxMs24yTrBjHjbe/clnC
7Hidai0R4lphKOgezT5gaKl/0DnQGOOtR/G3uenrJQKvVSg4EVsHSzKWbqAPkLVrIcbHklnExygw
++3HSt/45VXXAincPV1yO8KiFcPgETfN3Pyxf3A9FGcIchQP5vJVPRW41qHlMgfuh+UfRJa9aBG3
QkdsGyBzAr48OUsG5/ZI+xcfafJFv83s6ZT3DgazJR7xGkWtnSm5bb0vNH+Qi4LMeYPgGPZO1D18
hZLUaxSZ72g+UmW9mYVbNYxQ6KPdRNlxM3jI5XqVv6cajzlZiOba2pvFxtmdrzISa9N7E7R2Enu8
zpIHKAVBLj19nMuJhGpEbwZEFPtoYVDAmT5gsngwqWWM0mtQ61K8idr+E1YJSY1iPulaaRrFSaWR
+GX+d2+y4cV9NSqy1cMf3a0pUh/NmrxAZfAS5GsIvOkwP7vPlDScOZsyrQscUUr2y8HAH9wfb++Z
pturnaD0+3XWXZAdtydV/LlOyQuaCAdwF8zQFX0CKBmgd4dqEl6IIqMu2yz+7qsI7JMow3u9Sq4+
aO8yCmfcPwYnOZWTBjPKxbmXfIpjZ/FxXzWLR7kpwAeTmRpYEj0gi/eXT+zkMiKZ9ohhNqRDYygG
TUiysLma/Kcpso3SAHATW0bjyNfQUR1EBK0ClGi7yjuazpB/7vB5KHfs6J1D2Bb0BVMxSnUvFFm8
/Gzr2m4e4q+NsL2Kd19yEst9S9JA57Uu9ylmSx7cMvrzWVn61p/DspBRu+g7voO4wvbN1anCaccz
x3eHyBbQf0Hfj2ksPhXrsStt3UfOTQYN1QsTE8GOcuXL9W39QTyq7UIq0pi+qAa2AAHP2t8vds4o
3qUOslTQnu6aIm0FFFmvFO1VGZRmwRVN6FhbhmbeJJnsWuZxjR4mbClm/vdtJ8k/AB3H6HOplbaM
1mEplMhXnpqGNbshpsvVPumAllJxwOf8le0GpnNuqaemfPEIuHxaUPpeeSHBPrl9fmMPHgFg6Ukk
NJFfK8FguLJ0eMGK8JOpLAfW1fDU0RxWvXCZ2dWzh01gAKADXuL8vLEsCXPsV0jkdYwSZ3u0Vt+t
ECaibton6qCIDodFT6mGzNH/9ckGV1qoREulUvJTRZ95tZn0onb2GqPkY85II9SKJJDmrANVrLqV
KPBH4xVL4c1tTm05F7tFGyH41HtdKS554bF39Q0CaFMkF3vm4GlBgPpVIJdezWqyeHO3xscREJqb
bZqhUk3TWpgsDZa5mkjZci9xxowntqOqeSiQmfEgT9KMb40dPTjRis1vUeOZGPHxGYhkR/0TDE4W
gyPAtvXA5SLbvk6dzSBj9IwvRstQWnxZ0v8tfLM7w2TPpxJ4/fLnwsaDAcLSM9RkVy/QcpFXVetk
qbsyqbUcbYCkixqlssNMWwqrTmLtgOQc6HnjIMVZ9GGs9kKV8gcTuohkPIhGsRSNJQ0UVcqdr51P
+UiBHTKejgLP37YVrTHTsj3LTk122J89+VI/Z+ePS5bW8QUiRo5Yp2zbMbTm4TA7iposl0bbUJwE
+AXbP9pfbunSmWcI4gg5BLIGMyEQCjK8r9OigEzoQ0NROLEwUdtv49mGMWJkM2pN2mtwH/ZdVbWy
ifQrgmuF3fJvCRfDXCvVySzXkwq8M3iuyjq9UIEdjev1a8TCp7aAu+Ov0vYtauHIrViDU00b6A4j
fVxw3tzFG5rARNrr3HY8H1h+4ARBoeE51J46QG8wSU1UijFrbT7Qchh30WH+C3sOSnN6q16fTDVL
M6bb3I0oZaiRlohIclY0Wjzp2QQ5m1jXcwIxfDiD287BAPO/G2+rNhDkMTssEDaWdAa/Syz/Gq/Q
DQ+HONGEdha89Z6VT3RpX//mQvZj1oDOIh7MtFXVBvsxovbClgOooucadeg6nE62Ea43KRP866aW
WoYfx+OOTtWPVmKhjl9M0iYZtUhvprSyQTdYIiBC6d8+mdH42PN9IQ4HnRLlrG3+wICbGzCGrqLM
9k3eBIMV62r0fiO8MG+If7H8QVzbvLb9sDif+TYy8+SyGPOHgaTSVAz5CF7JLf8tfDFF3htue3Oj
NR4ynLUug1t20H677P6TqaeUwgOAhrAV5sQO+eJ4MriappxQzvwoGgObiA0iYElXz8LhARgqGro/
+GXaVBWIUr1GZJ/B4hpQNUGqR2wFj3Ywpcgu2CeBk0armJFMKC++O4qjbfpjOSQ45sZpk+LYXwVQ
6hXKPGSXBy1FxtOQ9pHCRGWgPOQ8EF3aJ7cAhcr6Z0aCcsVqmDCo1THt2DJJYbOtmzkfIf+8gpWt
Zi2HHyKrk/0/9uZpTtyNFIh4xjoLcL8CRgcJ5M6ilfRZt5BdL92zpXBTE7GDUxMPlrZ5977FQfWH
j1jr/wPcKhDElcWwFwP8BIW3NJGOlkWxCtT2FV1xRwOXVWacKZqT+WCCdUNTen65h4ZpTGdYx4MM
jpm4DMUAM3kIfto406Sfqm5LdRTTcIKq13Ss9AG0HEV34uUWiMilZsLe3XJm2hQ4Rnax2D38Nvbp
q3kaMzIBVhTuH4jlqRG4JqhNMb/7vjM/xvraE9o62A6PQmQ8LCTKYxmj+hHgirj+lfbpSOGkSZ00
YrwoR1cBrsiF4yGcG6Sep1mCMvMz6yJlIGcRFx+8AEh7WTpR3oNkAI1uWFB2xK2dZPRwZUeWm/UY
6gwo9u70gDdXKsRC37kw6qpz7IkU/TuVqdp/oSfdtkf8o/HRP+ssswzbvNKA/5PxSZZ6F0UyXxlN
S5VaXsJS7L2Xop5iNep7kizbCzQMfvBVtkkuxwR/1jJY0MW6K31YzM6jWlVwIf9GerxmQoXFZU16
4n2yT83s5HEZPWeKfr2V/zXnt0rW+lNpTLuM9kxwjTwft2XDvO6wnfM7yzp8eQFgqGW8od6DhWEw
5bOzEM5LG37VhP+EZi1eTjC1CCdeLQnCJCKvQSP8Y3ZA1xzYu5aN/0TipLVMmhabGxoXzrYv0nul
Q56FhTBjfakVcbs+gc5haw76ll1z5UfWdLk3jlYez1MX0T/kdBNCX1okX6AIUkgoeujBoU2/2aT8
xrro7j5v7UNwQhuGLSi8pSzV9IX2g3Y/Czk6e3iigpK3YxghSnBMZGBdbdYgb5NCD8Sv77axuS7b
UJOh8af1r78XGgL8eL7SM8S24Wg1OT+FyvCydTyollGqNEnPHztD16t9EXLN9YjsH/igEmcv8QQ/
IVjfYLCpspPHq7t1bHSB2Cq3KpfIRbY12eOnLA1AEx6JSNvcboyJGoWFsis+1l2jRHyiSF8HGL+Q
wWhuoa+ZR/LmrdxJNXsLGgGMRzCA2AyVwJsZ89pLIoM3U5zCzVSwmTunjyKeLS8tb1Vb524my4pd
sOOO0jV6e2UptLiaoP3nVGTTtiDmyIAgDFBv8gnPshTWwSEYReRxQjnIA7oq2wwWVWQfqOJPjNJI
YGMP9upBYhipQ/WnsiNpB+GmZOoCekneeOCJC9g69EazZcEvXkm1QXKOP0pJWeMYeux0kAxb5eMe
aNAuDdJ8u8roYdq30gJU85nm4AyT+qNo7B272NuHqODDUw+XfxCeQnxTHZSpZ2+UI5BQ0PM7d+qa
fnU7SCgKBltkxJNrT3OD2naBEkQZ3aK+Icj/h9Ry1Kmc2nSgWNI3K43H9rSMRLKnQ1TdIw+WQFJg
3H+yiQ0FBYIUFPRxQMA41syEX6kuGoQ+StXgSQ0Ua+AmwJY8hchBx9xvrBaqcatbheBv2rJev6T7
u4HGAPsS7foX83EvmC3sNVKbX3fbsL0vENuS74blkZ1RoUNi7jFYbgBjXTzxhyChzGwiGtAY5E/m
BEGh/P7czld31rfCwRWhpZrtzjgOehh7xyA/Pq78K+pOuJApW13i0WVwTRfvnGOQh0iry0RjaNNC
edtWaPuFyeHqs3PU41yQKjqUvQXUv04XkX2vWm+HFBLznUEzONQ37NK6X7Wy8o2Xf9TbK7Wc6t82
X70FxRgL4UfbzJPecauPzlitVO7j4LMvM+nT/tKFB/R5LbkswfwW3BGk7AkI5oT7QWSNabdoKdjM
/xEcPgDpuagy0ozyr1QHBDocNDOm3tSrlj4TEuXbIYGj8IlP66fzbO/6+gQ85TPw2fG8ivxFv+np
DExkSVwD+kwdHSWRC9lV+wBnv1X4RW4i07RHdUQuLJNhiTKbXMZM5RWunUYH400vrQWnfQWX+qxT
vSQeHcFQQ6A0ICx1X6u2WBeG7thM/TdH2cH+xsYA3dewd+tlQngnlFs5sUJQOnGR2s+xzUOeJ3EV
46QlGk77J/ETouvj17eRONDslviQgUdnquQ5xaJK7ufDqMKRnaTpVmTb7LmsAteoUDNSTzFVtm++
ShjVnlg9jmMEQzCa2rJyP3Z9V192X/oQrKhPdgy2G4xbqf9dK01jZvW8qvZnDY/dTtxFEUatbAIl
RG5ZqibSJh9jwTAGCTxHGaCHw1LaxDRFKe2u4HHIKINFwu11Jg6i3jKWML3HayLHyAy12kaL3Xls
tj1XOh0zoBLTE6eOQjUR0voT1sbQGNT+HqvseEW/eDaK8XeCByOg2euuWJiKn47t/UxJHqGwoQLK
8HVmmcMHfjHFJLPcGW8pU0HhXPrFARDZ35FI3SQFURf2aga036J74SxrAX3Htt+2WO45umRAYWG3
2gexbPi7+9b65eymGmMoLf1NAiv7h+gU7kTzTwfCZYIfErKOCWtZ0f55R9FXyr9nMRRizZTkHVYk
jA2jXLls6/SFHaJ49qNAJoahhnhZU2DvwafV2B/eP2TL80XXWjLXlfWUwFj/3y7pYu26Mev5MQLU
RIXA1EvsvvYf0auYumFneswNHTVAvp3P8xq58VJGZL/+tLOIJ7qHjFNdTIUVxkjzxGwaGOe0dCeZ
lLPZrsaBOQs5Qsi/G7GJ6v/7ryd2KKVjyvcnzctsrmCtp8f9PuwXKr/HIVypw7VwVaV7OJFcbAEu
MgJQpGDdsfwKdTexOUogxcBKaPZ3+EX5N9sVZSzZaTqDKB530Q+iuaEHysVN2c1b01FDTK2w7MgC
nJ3gMhYCq1mFhbCQ56JgfZ1eEjZC4VPP4chx8zb6TR33EPCYwIdmzgZpI6yjKfR4/Q6XBUd5uqTH
FeFB042z5FnlvUB7bpjMXv8LXIa8VwfENjC+EVF6PdsXpsiZmeD6JltNiTlK/XPm8ioLj4pPRhJv
U3ihpxZD2ODKXKVs7y8T6L4ye1c9wdNXhpAdJOCidRJSC27hL1aLqk22C14M8go5wo4dH+0F8YR1
DyQMTHsENn4SvokxI4qKsACIW1RPNjmtW6leeb5fndVyfMamPZsj98EXJUwgBGrX2EHTKOuxQa4q
rh/8q9Y7ukRYqEno1+Gz5CaeL5pBEqC4YrpnTAgX5Ca0Vv9cFzFF8HsCIWsN+70bdNZuOI7Asoug
XesCQNy4+jVPv6wy9BbedQhTdqcmp/WmGrXcjmMYTxzdyXsTP0XgG1LxANa0d0KQg7WLUCQ3jyav
OH/hVk716dJGbUQ/naZIU3+Pr15nSCf7hl1tIGCo9L3DvbysmdDEpCHpR1dJkg252K8FnfOeHdBZ
ihg6ArkizAPuYxM8+ah3MDrYPONXC/3IPst55KX0plFe/taAH5ZzTMH7IHaSv7lcZLg/EJraYz3W
PuDltpDdqMWQbU2IwiS6Tn0Hq+hRnznUJujiNNe48CBxEf9spJtzTuqzQWT06uZBZs86MkblQqNA
5ld1TJMtzfEEXyJfwAi7lcot0xm6cjVMScRdfnlEMO1IYw3gkW00MjdYQjqIo7k87fwpUSiGtzlp
H6tRKZMsVhUi/YiCzgpeKLv7uIgIy96rlOAR2mS/tiXM5mxg1xPkKh2JTWZb6ECk/WS3N9OLe6V3
PUwNhneOUWSes3vMtimQvmyxMq7dByuPdegmKjIDFv3huK25ZOR31nf7/bHTXXn1OBDy0awau3MP
mk0hSHm8js3mG4hEjb7MWtf+zBe5zQD+5wu6kx7gsRUk67NGJm5HH9AHKS8gMoupzHhiKlXqPo6p
M5bHT1DxjxySZybLlUREkwP0EneDv3xhc70K29FtinhRed3O6qdDQ2Hum75dbq+GAfsv72dt3aBb
3W0mqmbMF6hT4BNTCZd+CeY1KengMoDneyNc4ct9RYugGTqX9fXCXKkAr33MqIa8L58zWOM1RVE8
TVKD0DI5O7bgSmDgLodl3M/6gYGypg9cd0egER7zW8Vhsia1mDPLpf6gOTB5Jk/Uutc76TYjC+zL
Wr0cdD/DO/0Td0BVaBNKefB/Zf6D3Zs+eISvNvtqjBIajKuHeSUr0Y2ljRj6Z0LC/afe1Xi5mwLy
9gU6bOY28UM53eSgOrB6FhZ+HDUPp7O/AwtWzdHQl6Pc7a0W9l0OPs+Q8SzLEr3REkNRHUkibuPS
V4aK5J1vqJc/83mYHrG85HPidcMHt0UmORFSHkJbn0pWg5oT13/CC7lKkU0oYmgdp4hA2b7p2RJJ
qBwaJi6mQrv8HsklEsHDH6bkUM65FCeKRinZg80JrHzYzXpxqJVPsYCM3TEYZGob0uFGUiKJ3RgQ
079KSX5CgCEjtXMo9qIgWyBHBj3M+DSlJe2zbGGMV4p3Gta6UQNz+lVvLaZoEtvrTPoI+dC//rvl
uYXvfhtV8V+rCLejwPL/1Q5/I0lXf8IfOiOtbrDJl+nDugv0wRUBKgS7SWAKMd1fljePa38TICuu
HR6kSsfK4QZi8mz9SSo79DGBzZMoXsaqV6vbZWfSfd2TCJ6HYac4lrPNHwL/yu2NcD8lvHnyG+q0
pokYZv80mMQpIEObAu73jZUgMJkkQT7CVdjzmT5j+45Ugw8SVuzvwDAMZiksIFfDiJshwQl58one
VS8CZ6cHxgN2WQi/COCwxE87tf+I2Wn60yJjbAI4YUyNxT2KmlfkDoU17vM1KAft7BBvObG6jNIv
olv1oMISN5wJDgn91Kmmz1gTA7o3B5X7x8zjIA7o7KaW/qhjjRE7MWzTjetytAYlzElK2Jf8y7Nw
5Oc04vsVDquzfMxBAx8TyJ0ymGmr81N3/ZYY0qlhINWqCF3HU2+E+W4Oy95+le2rDvoZ1pHk8iRX
rssy5UhiJqohNntmm1abSADgBRiCBpeNbUwGFu0km/m2IDluXOCJwXp/NPfr+Oofd+82EYkFqNzM
ffQ1WDJswh20XzVZkRaA1HG2oWIdGpMI2hwK/gaIivcnbsmxIT3YarjFA2mqFjkOoLzSWTSzl21s
pbfR7R0YTBOr0HcYOvg8XmJqHJj+FZPuObUJU0fxhjuaNNhfnWGmXE3I+EexKOB8EM2HyTlxKOmk
BHl9y5MgnP+3VZ7GowH6Qwl+vElETf0hCrUQ9mIcfc0K2g2b/pvGlFZ4edJMIUQlvC82/0lOBKG1
2s5H5WeiCcGTno0TPi2G67igLuu32dPy/hybB0r+tVOSubkmbEqGFVkUsTOgEuoEfJDtCkSonirl
JOIUEj1FA1IPVUbFd90wleyotVpNqO1OaUsnHadONO2NGa8o761gbAI+KaEzS+407OsJW3iBn0nj
n1gTRHEkJFymI1fb3Gl/0PyVlcEL4XuGrh9ndalYeuVxMo9ghZBSRUsmuAuGKQzFaBmRxkdAJVcU
UcmrlnWTtCKGBIMwjI7dBtHIEbXO9QV0g9isaP/Yn2ulPDKhv7BQvIMj8st3ORWYsuxZb/1P575i
+sXxmyQV/ijd2OwBzWxsNC5kJM5Bq68+q1Eemps49ZfExAte+7C1vJmnzUdMtMlfT/2l4qdETklZ
s9dz6VW0drVt1iGLS3MhtsX6ti/zqiWG18gcSkcWgndWlIe8bqaXmf9rSOYSeq0LdDyhrNl6rABC
LG7k/bihZbGFewWh5Dac2mUHXJP7neoXIYGbCQXDugxwuR2reEVc1SzktTVnWFNF2+y9NJZjwZcM
YgqL5YGCNgE7/s9jYPJMfvIYdOoLUelQvWJRxD9IIANWjY0+ZRl9QK7smfM3zMdhYhxYikOSuGhG
bpHjokJxteQLuZyMaq3OkBVM4AMPxxxZvDtb8yVuEpmPV9/pwTEZxGrPT3UBc0BBgouAaEbMGPS6
nKxABVtFVfIK16ykFuqSLuNE3oKu5Q9mXxI1v513DH5OGpzhzuV2ZIO2sFgMjpUaufE3YO7u9JC3
C7WZB6U0HYNAV4E6mgv+s8mk3UJZW1PlQqGw7kt4cEEKArRjqid7ZeHVU22qBtm53kFe9W11fRx2
7/LAb5rFPg2bMBBtz+1RU7+IbF6XIhkF2BxqFVaomxqtsD4G9Xo0yijBlAxbiZEn73oY6mNyk/ka
iJlpPBa3+QntMlP6u4c0bPXygj5hZcILvLr8XoFs1oMJfgw55eWs1yDv8v6MN1+pIH7yTu8Bij8v
Wshumr0yIERjnmFn9I1iuMB2Ank8t2lrsWPi49ADWRypbEeX0oswD0Ytcp14SfUu9KlZ2+BYn2As
3tqjOh3IEiKDNOryuyYpeO57Oz3Se7AUyLlET2TBVfCzY0/u67Dw6YA6y4ZAgjKHD4/r7+fF3rNw
4EwaaOGXqKS/UTxQ6PvDVvEQENsxlKY8C+hw7zgULWM0ye6QH3ruFnFLrNdyZrtcKskUFKCk9HjQ
pUjd44xx5Ud1p//5nwRnNIqNzOiMXPAVxunP8NxaC0t7UIFaLV2zD0ml5EkQF1IjtNclBSoV2Bmx
1b1TYArOfI4Jnd9Y4YhnG+khThgUk26SNt6vUTsq77fBqa7MZHUAkJavtc0dSOFt1w72l+JgZmM4
bwuI1Wk1RwusWmi8Z+f1sswtQEhY7+iB9Ol56iXu5U/z5cEhMu6s/htalSQBmKMLPMZ7RPV9QMs+
BClt88XS8kQXorKXpx/hDQFjT3TrXYYH84e2XMUunBVKDnVXpEjCwNiJeP13pV2wGZO84x1nrFr2
SXPgbgS32a4HsuXDHL9eBq9F9ekBjUIVcqgOdQLgIx5pgmy6LL5HZ0ewwEBw7ZC8iIV32F5snevI
TUwQy4lyGZltFrwPrUX6PcZX2+7fzB2b1QB63MiJ0Pl21WFRPE3t6P5GVCjM+P+qRYHUxlKZO7yg
lSMRGSPhKnt1LxVmCVgjpa0/8edGRiMmWCqxAOm+09SckFjWjCeEz3FUPQJgD/hdDqI6vi6rHCzV
Ubpcom46ePijom1x8A4NaUIvLCP4+Tosf9a+EZbAbzgtsDrJdA8yW/tzsuaQ6s94fAYYF0MZMSIb
ppYUPJCreWT4Gfok1YtdzTAeYlSSk6dWbytYcfLlbLkx6LFT6ptGAeL9PwWtHCbicTQvjOoFVRjG
UqdMG1yuPzr1ZXFWLP6hz+QFB0VU03z9o26AisZvPl3Ic5CvKBGlM4/eX3oRGhjTNDrHYRvz1J9i
FMVp5NUaM0qM78MxIJTh45YVCW1EFaR3Ij6Aa08mNATKvfEhKLjNvqYsURmMmvMgg1QxVh3ih5VL
PrTcJ80lsLm8X61DRzgwJu035XyBzuh7Y3L0junhOWl05maj6KCy/AY3urdV4Bf0nG+bCyuoLHkI
PgqEG3RMetrTCkaPsf8mVLlKsY8gXU3N52kG/hPDMOkGE9lWwnoPm1Opa2bHH8iyf6RSxYIfIqY4
novXwQrjHMfiULturbW9YEHq2XuSTAhqy5Mx5F6vsSOx3ESqOFSPaymgZBke4wO3A/5EPuAIAUwp
an8pIj5OQCKXd2TsY29WJYSYEd+8EvVc2NLtyjg+6ftuMclkzrsChM5oq7U3gbgdIITHwPp0pH5M
OYt7qVAWqF5LN1/w2/fAZOpUw+eo9V3P9nPCgxPy9FR0Vuawfub1zePm/eEng3ixakvpHyPOTfx6
V0UdOkd0HZy3qM04u5W33IpbDDBLZ9FJd+FZF9OrAIUXok2FsBZKMyHgzHW0wyN9r9/ypgsqT+Oz
lEVFSrs+RHAT22IXHiVugbyG5QPWaDZO3+IKgO8EJxw4WIxLXxzNS5XPxwnfNFth51L6ouFpT5LD
396TyKwTkCAie0TH87Vihu52Jd/Dc8ic/edGLFTCw26TqxWUo+5Yvfraa60092MOmlA2vfVeOOvk
RjClQ8cICoITr96DKpj93lltxIoNg+rzxgTqAYmdp4/ctCDWS8XUkkC2hn6Nqth08holZTfvNFqn
fTHhhpNbD+K4WKU9G4Ct+6nPTfSVanO1Bx+jvPJP+wb5hhHcOVquxOM6C+pHl039eP4IgyajgFvJ
IR02YPi4FHM+oLZDGoqE64bVTkxn9nuV+MLFXzan7u8f6NwlE/RnpiPb/PE4UYGHvr6vdtCXi02r
UVUiJOgSfJgIOYhgW7bOfw8N3x7aJLp39IRWv5H8PTBDWgaaKqJ4l9WUE9WZ68xnXYZY+T23XxKF
Hahe5yWeEmSKyt7G99qWXyi2NitJ71GfQJlzrt4/Su9SNZoMNug3LsDSx8be0LHjCxZLEr70CFDz
ZtHxDvWnDhnOcuUWnCDuHBPYCwKbYTy4jqzBLAe9EVwvqCBv5XdkVOAzlmLbLDqy7BLGeSfONVIf
fDQdv1ASSAQPSKS9GkLdc8R8SU/xDj27q5y0yYxarmZUv0O6hi2D9NnMe04IXvF3KcArIgkOXh5K
gIzmzgrBB6OMQHRf4PSyocobsjhwSMoefF1vpo2RTuRyfSspCCpcyDAWFu/5vZ0h6HJfT5hsI7vG
V/2qzRCxAjp7P2IW7eA/yTNvJFa5SHVGTLZ2fydkyI8hegJbWgXKVv8UhMggAqogdHl2BarQZrpY
oSb/Kmu5gTLbDA+4XgG+fBt/JNTmMgHQYfvqAncrzskBeGzYqlb/inPIyHoI5yzX2ufE1G0AZZbE
EPUCD6Q3om3LZZimH62y76N/TOphdfwgbMYhPxm3dt4BNpUjW/T9NCQAV8D0RIuCyqLJDmjpOM4s
Lyf1mH100odZGHEdlUOYSzPnoSYqvk+cs4Mi4WlNxZ5FZrOjUSld3AiHpoKtCiRZV1bIglAXttfa
Il5lA5nPe0jwaDdh3jwbynk5532xjzdB/MoGle6FUxgw28EVOBeAMOlgymQDrsE/00WcZeoKP+f8
BA94LyCygrC7ERlwaOEhlxZnkl7fvUgR4xtlBUga6Zc5Idq7wJ2ZQAoVpCdOvQ66M4ptn/fi+t6g
puAfcpYpURqftpmnxKBu3eZ/2a5ixGOzK/fSitrrPJmChYQyxSR9P5Jwi7u9efVsSKpU/hHVSe39
wp/K4leGeF8jrAOcxtF4MRPE1JISCwSWnhLyGhhy5BR8AWreFz5J97S3JIWY3sMZGGBSNaPYwvki
lSgLxV4at60J+ebUpFrdpdTaVP0z2iHHu8iYoGLhN774EXMhGtyoUWdyu46oU5CBRdewFreMgm2X
7cg1N5x5Hhyv9H4+WhAKoAPZ/uxvVvS/pbqTrdHQqi3gl9sRD0SrYdKX9VHA0Gdzw9T0AeBjMRoH
SqdbIZIXDib+Z+o3DBFYACpVv/hJaYe7754AwSuw+/0gihXVdaX4jXSGs2qL2K+/rwc7VSIU2lPY
z3sW2X48Ftl86p0RuUiQ05K3wiq2N9LmCKgjrVS+6oT3icJD62w64UfMqWEray0353q3cZtjSPOO
ibSFttox3xWllLgWvkq2ZUbHGPS377jQr9PaTCg4XKxm9A1Ba9mo2ishBK712ckm5cTfNFfIRzgr
acYTVfMHdQvuDuf745kc5IcrEnkj/qvSmb1adTKiM7G5mdSx9CoQPNYZzWMgb2/lkfHRqyGMLXca
Hotj3wjxT5nbyerhiL3a92wxKyjm741fJ8/obl4lJLQye2wPXWrbS9M/nc9gxU8y3odPMOsBNNFU
6fPH0y/x1usxwJ8myM+tXnZUCxq+sJlpKs38C7R+2HaHjq35Oyns/Fq/G7iRBJDUezJVtq1cNTs9
WOJ5qiUBoQlgdxLpAFEh2kRxMGmRPxhYauUl3ksbSMmMk6P1RoKqz6c+TM2Y0Bk78vq09ZIkO03I
aKCjRv1vLC9ooJOMM39Wq6EX5Y/es/xQBTIXkQnH3a/xGaKfeoZwulQhbPQMq9mDZoGUayXHjvEO
P9mnHx5Nfg2mpll2lauwp25/i6bIgwv+HuoK2aafUrehveH7LcEx9oeQuGhgKnNQJ1J6Fl2XvVwv
r+JtWFLBdD+PLJ49nLprmhU7r9PVcToI8AVWYi7yqwqDK9rBHa2LWWvHSgmrw7QZN5kXbvLUbkKW
5IBldsPVqacbIkrdawkQXf+oRJwySe7vR4RKTX50nBMhhc9Eytlnp65ZM7H6Ln1GhEjSiUs/ewn1
7JrIKwPxjM3dF31Fsf7ajGh++7qpkcM0lTFyhUCVEUQlng8xG8TUF72VPq+gJwGjcFUs4gnyBUCZ
Wpp45hIjvYvUaPYLZbWJotORY+HwyNn7ekQXWW+5UfBLv71B0lJ8hYhcJNviDjmPWnFCyAbH3Lqi
Y06gjie7qodmphjFXi7jEu86et6Ay1KHGrn4egnobB7Imp7A48+4fz1+Lc9N8SUl4Vrwabo0TDfA
vw4kEjBFWR8s8HZ1mJ64wRfeIV6LSJgea+UGeQNkUxXX2Qv1WCmEtkkgG2g5IXrY236ZO1whsdwF
EtVwsrNxJw0KF4AHeg8RnP1CaDRkUMEsUEsInGmAK+nYS/27HWWo1gN9keu7t6nKDBiyB4lfrR+q
jfPvRElHqlF634k6ORjG61LIREwrnlf3oqXlNY7A26ZOt5BpsTQdENBrxzhUqk6vd8hWh2krffKV
Db5FhrQwKYhxwMWTBSVnG3KFrinszHUADPsC9WIYppx0KVvd6IZCIA1E3CTdgdP7DBA+KxiRW7Om
s/FEPZ59QJq+g1eQpwqJxUylcihXuwIi6g6NkHYwEKyXCaG9GNr2aWLxKgzARuZLVA1Myatk7yIP
SQhMWBc6S3sl3oS0Mqoab1N/hkDk3wTiZQPVuvgmNNkoF4zTYoJpXh82iscmE4FrVLGJTqF4yw2l
DSkyiaubjWStnzCDzrV2WrfYv7JVYTj4MfcYNQ9aIWLisL6x0IPV8bewpRGtr8bj5pE9+Fvl5R4L
VxBQhJRc+BBPgOjXX+ZAT+2kDnb6Puj3qMoAXArJt8O3jL8axOWviFIYqymsScSEXCIsvVl00o7T
EpZotL0j5/0v9pFFYZZA0C/2TAGlNmPzevxki/9CNdUAXaFYwrjDZ/ypL4r9Ly6FOIKzYkiHgwaD
so/2X+oEDTEUSy3o9O36RCh0Dwqp+ACI+s9gimS0pmJC+7c1zTnMfwgUxsgsqx7lE/fd13ujkH84
JdrS3Dyh28H7Znpx35uIMq3byb/c/z+fqaaQhmlff1YUxY0pEkWKmsLOq9ZQ0YKB9/8E3Nza6a00
JcpFi6PuT4vXOup3xx7e6cDao/wOb3pZcHE5+5VLvfbDmPrJK4hnqboOZB1oJsZx0wkTU9FfJQHf
KcCzlmYqjbzDYzqYD5LSgkGWnwA1aL25Q+F2l5e1gYAu0oSTJEL5RVY7qYds+rw/T9agrbP9oEbQ
7LVQ+cYB+Kg5O/h9ywAvW4Y7zzYks2Va62CJFZzjBPwx/hK1a476FM2vcKFIDRQi0/EnjpET5bGM
IFL8WSyzREm4Bz3j+NaGI7LrolkGKsFq2IsTmvc2EoLf04fw/x0gGu7MTOjg8gUEJ04ytMMX561g
bPCOMO7VsW2AwE2PF2kLmcSD/Ejv0P/RFEvF7Kd2Au2N8ymM82GBUKqQgxAlWIeNERh5V0dX+0m5
mx7NEBF+Ji67E4D9IvtWOUX0miK7v+HQXFvmQJRqD5IOtzJgWYfPRObuVL/AkgU8GFwNZzIkN6js
+Gy+FEAQAt3ylKgmCPBxPxeHjrfxK58HB2RM40iFCjSSsliBOhrje5ixFlAA0Qr73nxtZyjT+y3z
TgjiwRU6fE2qYw1eLs9LO9e6tsziWeAmkZ8tRHUhcwhq983VYjpNV7dVzrKbSamtRDjqpyfKgYb5
zt3g7UFaqenAZJeCnakp3cQsRzL4BJAi19GVjNa+j2omZq09ie0kUQuV0hxGSmx5IlD06rFS9dhp
MXEhuP7SC8Ar489UoqsHtkVYW6C60C3Y6xVw04fZaiGswULi+g9ibiQD6zZ2cnyRjPY7cd+qAZYF
rdZnvp4czn0ZYiD6QXIE/DQDdXpCTPWdYKADyaVLCuUbMmjDdoaOVgXJee+B7mPkWRYE+idp6y7T
zNGt7VrtMypWRrPFg8JhIhNZL3rtNA6BLCdytnhnRKAzqZyq487dBueMz5DD3HK5D0oFhfPcxijV
2WAnq8lVyZNWxYKgIIPV880lvxwjp+RXWqWO+y/z4Ztj3qXMvjreX8Wqy4PGA9LyE0OXckbkQgg2
fjxD1RcmQrL1F1zpBVCiYWjycJ4c62Ms+/511r9vUmNGOjEQcWKeB5ltwmVUpOqXIYY+vHJFAQHS
zNgsEVwr8sdg7f73yS6SzmDi2qS0vGjwDHIg68Qj2HKWuEQDc6XVA642y8CfKEj+2l726D3wWuZB
nlKMqzn4j7WM8NmiDvJnyZdPskitzLQimR3NlS4St4bd6rzDKy9UTiMA1ooc+2gAfDam3EkHsR/W
jOGV1nnPk6M8mnnrr3TkuVi2fiq1jQzTJYAUXoFZ0F+MUZZsQxsI5EKIyIOiUn/AhPvNFAW0ibyg
ErcUlEgvcBt5p2Bos+52m953r4/VeX80MMlEpvTSPbbB0FEY082AeYsRKl3njlEiG9nq+b7SkyQD
yHz5qMQlhkKVq7ODKeIRF55O3UEj1TxnBk6CA/BnHvXj83ViqK36ce7WSazbGf0CdrTbLVBGE4Qq
qtDLlj6PidvKHfz1VC9fBxcxuar9a66vUsMmQkc0/2HCp7bv/dbcpmaOUyq5lRxiTy7JQVFQ7Eug
xxp4dwf3pEb2KFbCDXdnL2Fgu0q17jGLFeBbr1uZj9veCTzn3nY9P2NbMvO5b48k2kgOm1FP0b4R
phULOSdRq6xQENDCFSi5X/LPAYiLwYlpTcKY4/yd16ov6TatXvjNDtv+M5erJrhG+sbuUBN8XTuR
SBRijTZzIm+feh3fVu74+rvkkigsO5DPgf6WCoTr1tMFQToAtsR2JH9glTUAJW2aJtO4vrYkfJzf
L0WQHujqfTcTN3fGbDLIIt1DD76b4D/PGZ+ojH5xVPMPfzIz7PRZEBKq0SOHwWGjvmt1AiNKVC5W
yaHV9WjuMSFHTBE4ZqHBWrt5FlezcdVKXv/6NqYzdDzk4EIgb011AypbUBLhBB4IfwHkyBzqc1b+
m1Kd+TdWntmYLXjM+wSG0+QA5Qp6UO356Nh9r4naFE4ikQ5d1PWtL3BZlqqzsxmrQt88gzvhurcY
1/O6ha1oAA8lz/d63X25I7cfLixt6rGcWyAWXd2TzYQmWOCUlrfjh2NvpOfnHWm03SghqAT/cvDw
eiML/waUbCsYktZJf7JlI1Twd1rabdfKUx/zD5Lwq15HAaAqSkLHUsYMiONjDFWzalFs5NBwRG/r
wkRa5li07IIWVHYdmzh4h4yPhUE0RmIu4hfgVPLRwOBkAJl10bsR+F6bPO3Mb6LoNbcpGSd9uJpI
IuzfobI0zS3lmbIy0lMNjBLlHwgEhXPcroT06VDkBbYmdBT9npfA958Pbc1tgICya4tvYmSuTTc7
kr2witibY09IKehTGTKsrc7HIBKrtUOK9Ch0bcEMLRPUsaa2yA3vd5ACt4bEM3G/m4mfwOWDroAp
BYTk5csTpi2ZAeS+NV5gkgKgHB/lDviROOYQCgc4+RukRzN6Vogt0m8xNofqvFBIbEwO0Mmku3Ri
AFx7q4gLGjvADkyKog4BKHWK4anqw1shGjgfoy5oIRfogjlYJ2S5IiY9rEvGB5IlmES3C1iQUa1u
ipJY4qSkecRCzev9m0pHEXDzdMeMhvs/V9fsmb30CQaZFNFNu6JdSuKtmF5f/HjJ09+N5RXmCwVZ
pfxNEUvA/PkOdVNYJkYXRM2mDB13lW7MRD2szg1GbnhbaQMJOyQhTw3nWU/tkzC6m2AE8Ql24Asc
ElFpcEOJlI+QPggIeZk+I4eVmuk4i+g83akWt9A02g8OqZsjnPZv2XQjELp9ikpIzYDYLDRZO34D
KYiFp2w2IALQ62N4zS5i5T6IFTogXYVxSlOfT1agN8SxDa0xqD+B+ExmpjNqzK/rAR5C9RhFh2Em
rxNXVcvIKgWrrDDL9iY7xb9/4Ps4MgcCu82PoA6LTs3UsaqAPoOhjfUNK11A2uBW7FfgJqezJRRs
yPp/EzAZuJ7aDfWZqsZbAlEQ5ZRou4jxsP4zgK4HU+M+M6VUChz98P9VlL/Z6ueNg/EHiGQss7Uz
5TXsFXgqQmAe8Gpu47xrhEWHeHqXejjG6Ifu4nDuJ7uvh9c2WkUPobP6um4mrwKhkSFB6iKgf1qP
Wkn29blrCePoVftG7cXRCCGG1ebpluBW+MCDHrEzhzznV6cM2zTH871NnWvHV6b18YJQFg3giOV+
uMi0m5DEQjPzeiK8c+K78paHgLV0ey/HNY1Zhnai/s7SxTZ3FICZy3y4cW+8NUF69b9ZLRBSkDRk
gnO9jyoi7WTEYZzG+P5SXJ7AZbN48pMM0NiA1UtGk6cBvegODwtRHvVm/6BgNgS5CSkTEfCN9d3o
+G5j6sb9X0CwEhHCf7eB7foNTT65DVt+KnBKXkjOSTosrB3+3obX7lFw7Yk2Y766ewExSXr3lSey
D8T6odfZHyu8vAQD2OU8dsuKF5jV8lv64V1/Opmf+p5IlLgYwI6GKz4H0nOYEZ/q+BuVs8OIe4yb
vYVpakquMFxvk1YGL8oBUTF7OXPNNrymSUWvq/M7v0JkgfZm/cdAebnWOha1/1p6oVqCONnVKN5U
rZfRmXRJlT3gS2V7rkCM1jHtScz4iQ4qh0eAy5GVZsScxUUkBNcjyaKTJzd3SEXAqMZsEZZMxqLu
adaf0z2s0BsvnKckc72XAvvb5UNyvpwIiMrq7G+QFHp8EEl7aSMJUpzLDPS5I0hyhnGJT3bwkaVw
nzg9XijvPkJXWyKwSlB1Ljb030faFKx+u3Ou5Y2IqSDDkfPGAHz8YTHeDxS8izlWG63YFcquIgEW
+vpzGBv38+RtmLKeJ/G42INlADTCMALAedRHrGrEXf9g2ik4tQkWj6SdqNydhDC/WhnKbfRIpws1
g8xG6z2FRz/P5ZOINO4tv1b4LBmmDTLW4X6OF1yA5dO9zz/TnXIYw4HXxoqp5dha8DjtF5cVu/Cr
7sUXfJ3+9CEqgWjbIbIPCCCmHBIiry2N7E86Fo6b3FQ/mO8YeeepyqClPHrnP1VA7sDEUawtPgKx
oIDUTfxz8MMfSdQI84MdBoXpZ3hbkOI+eHPGJRoQbweVrIEm6FWUfpvn9amEshfQ2ZWlrbpweC9M
aX1PPbcFKVODY9pZpE2CRAU/K+1ddhfMOBqA8A7t6ShYFb1uDyrXJx5luuN671z+Tu7Fh3+R2jJu
l3JjZdTpYWRgfyPFRh679FRk7Ys7t6bBY05eqUKXDk9UTcvf+Pqtyim5UQaRfU84nu5dxetUxkSs
C6hxnLbB/Ufrn6r/fni6qYM1DSp9ww371AON7gh9m5QfHAmj0dvqLpewx+adoXVF9BhQ/PZlKLIk
PLpY1K1hRaT+on/wQ7kx1ACrarqcLG808vt5Phoh3nIge7ld3xUT+TNYYNFKTQ8kjE7+TtQ8OvIK
4mgOBfgrJIO/K/xWtlOIf4S/sTVMTPfZk8/KeCn/aCz75LmVPcTAa1UrCMkb7bp1mqLjwSHaD0qG
uOW3P7hS520hI2fJFJufNGjAyZ8Ojkorwl6cz4Y93Dn+bLKJmpiVK9j6Rklvu1JusSUj5SPDVrDX
qzQ8lri6pp6T2wFx0HRHOm2bQnM26MUxDyTAtDtZ2yVVOLxjaOO5g7SgoGgIidSExnU0kFrMjtzx
9uzmERFN9XeX2AdaETI2obH2CsFkIw02pEDvRtfgwSQ7/3kcdIyc24O7EbXs8nIt0MDz01SlN/UZ
ScXdaZi87I+Wbzo9GSOwmjM4hlbXjZyzuzdAb4+P8wWuGJ+zlHp0iGBDsuqQurRuckrEQvofhjVS
e4taSJcgrO+qyzkiRrwU6O4+k2Fs/2Yc5UMWjCLoC9UCD9fn4tUf3CgGNCqu+8s6n1Svs7GXY72M
ISMxtcCcbaLM6Fmm4SXyw0rTTNRQLli8MTxGH4P0Hb/c1BYzRQuB1QnsJxR1yzpIemAr0Y9JWAz8
m5OPDpbjEiKcZlE5kWVjOXyauM+n50haWZpgD6nrAlOrtDaOPP52BPdLt2opTinb3Ku/wN7QQkIw
U340EU9Quw47hbvdvnFDzHLUZyniXOX9W/4PmjPl6mbh6LiyC6cE2WhK7grYAZXPxcv6VnKdemli
apFnNruVhDph7pEulsQMenNw3Z+3ZNxUz7yBBGCBru49vVyUDZmwTgCRwLTJmcanWkTLSrSebcqg
ypO2PNK1wFVqrCyi61gOLke5uD2KBl6t2tX2xYcQ9t8RZOx+R6ShcKx7Ge17tecXv+P+lKv8q7g8
bbhXSEex0i8gI/iJ8yv0UqgFDIObfETu8I9Fl6O6irUKcFnZD4QOdd2W6K1S6sXxauk7azHtVzHl
RGPoEh2YCHJWbY0Xz1pGrfhCMQcW9HcL5vcnBqjnXXGPBqkTnCoGwXZUYN+bnNOUI4nH/jZHlcTr
+UyHaI42fB6hqeItxuzTAZqFzUcmF7AGVt0wrRcNy2Jrp+T95AyKHPk/FrgU6a+DGc3rIolMytFJ
sX5pykIYRrOWwbx6OZ9rRDb+9gy7AGJOvlWsu+h2CSHzcQsJzZP42SlkMGgf+4TRwlxbxMCuAKms
0eH0oGqGLhRvMBiZGLEPZyvisKV15pB1iQtC2Ny3HYDQ1trKUzm2q+s3ZyeryFrMDz/k+49A67DE
W62aKlJX+Jz2FfoZ996EL0YRhN/XK4MFANDluSXniorqaV9RR7xXTkTYVi0X8yjG0nkrcGfNGrgc
apixhapzdY+B88YrXzeIM1/y97K0Ukc1Vh2dpo+NUi4c7WOBuZPTMdfcIPVgENwESKI6EQ5Crmn9
bxB+j2C46grsDbpfNlDTpNxwtjZbP0pNmPCp6yrdQ17k5kNu1+7tMp4XKODwS13EcJc8K2uMwOMy
qvVNaUCGxu7oGWPPEWfJ5nk0A90FrulGyhxk57fPoY20lFPZMVB1vJc7+OJOKnFBIenRaue5iqLq
42XSl3i2Rh1JYIiKSIe+BfW/wzkAPtqjfrgl7LH5r1ioMX1bgmOXh8GZtzRttt7ummD+hB//4OYI
XiUZzvqha78rN+cxfPAF9MGZD63QLLZANhHZEZA8U5FDcOZABG0wZx545hIKKTbGeSqL6N1In/PK
cLpludXIWFfUYlnNSdtTgNvyYJqjjaTWRvVHeLzrRIryijhZ2WTjY226pflxHL7i/ZypBxHH5tE8
Le1Cj4EECcq2qnhQvidn+xYoecY5udc0hTN97CzUd03Ydle0P4YqKwOCkMYnpLIprCoQBqFEc5Fd
B0sSXHLB7PqZ/Q2wWFybuWGPTw/DOULwIz4wjmUkbb9HSfsldelnWY5YGc5VEXIT+dHmf2gO8ft+
9AJewIkQp3spAenRvqTRFfMDkwQjWJcjnHkRcGnTiyj9f48ehylc9I4ZnM2tad59MtV8gt5sYj32
d0OyYd3nglgQQnEbQhsKWI/19wwkAxY9NEvSDiyXpAwAwJXB985yVygWlliOZDLVnoippRfmmZUs
dcgarp09Wtwhb+K4AvU4d1DRcMztftbxtJtw0KfwAU587dCIbyDIyLLVVMdTV7sJva9mSbtMRuSY
nhl8UZQoiss8eDlPBHeklmQFblaMeDz8Bm22U75F77qydTtRpXBA1kklF59xgOVOhIP3U7koOhvG
YmmLBPOxkFf1u3O2qUjGWSRvBrYJlR40EEKyjvBpifNrSKu4yfmCRXPjnt614mAI5pUq988Xifi9
J0XNQsdYPrO4Iv+Zl+A/85RkJzHOUH42AOof0SbuCD7xaaT/UG5xYNnVrRr6ZxOZSVfJolWpFuxk
VdVH2S/xRKW2Y8ieGvGNjNee0jaAEsjyw8kUMRWI7V1CQoH3pZotvDjMDe6aS5g9Vf2ICo0gH5Md
DUOV0YvDL6GsUj/i8lN54Rkxe+K1gg2B7UHNDsSh1sKOTaghg9hU+lxf1vmnmaPCaufN+43Ydb+8
MJLfpqbH6mvr6Hlcr8nttAVJMBSin7KdMyVJgPzMFToCP1ZtJSLXkgkoMyb5brpiyV8iHyKzMIfx
5x6ZTuMSayjZGSf+Cm6DxbEPJ6I/VS0c4LbEQM7HvjcXlIkYyvcQ/1CDUoZAU09onP7KryfWRq4a
DorlaiUoM6D6eP36TzfWTtDCz4wFcoPgTSyOp11JHVNHbZ1oDN/UuYD25hCK52/PmWG3/iA/yc1X
ErWpGikhFPFLXIm74xhUk+FhcdHNaK2bLyfjQBl6MnCStFgETjMKwniMKlcOPBlOFGqlbs55Gqm5
+6c8BxT+wic0UI92P6daxJSfOLgX7psuPg6gGESN1SlYsTEWofiTKd7KRT1rIt0cotBOvyYNWd1M
2X3jMlXVmpHUxKZZPICf39+7Ua/hFUwOri7rFeG9Fsun6osdRvaU1zWBGJ6n92eJmO8Rfdm7wLqt
PdruaVKA8GaMVX5HF8H9YKGrVuCx+2aN9lBrwIUDb30ZW2t2BO5FoXsdhHkna8QAM88iKxUaPlFn
34bXj4XCXVfBldOK/KpTG4r++6iC/OBbnPXRaDZ0evTfqL4ijXuJWB1K8VV3YrFvL5fVEpJynNkI
5yAwzbTdQo/XaNV5togWl7f619/vIDQ4zJlcNZgvGgkDU3YRsIMQg6VBkKuezPOgXrAhB91DWS4n
ZV1yiGO4LTbdj2yNtD3nDYm+bLjIFL8BgL+0uZ1unuum4fYk2/NC+bOCMgHP5g9hYioS+347dNEU
1UDUJPiLNFUPHr/jXzW+nfYjaf064fMKihbmNdYmyaRrfPG35MewhJwUPLCbsv6sxobX5Askkaxp
NOj9GqcIAUs1M2vyLxrb1ojlbr5DBbjjPy95Hi1MFbuU3FE9D8WKPRZRFVaDMaiw3hI1ILztFbea
a+FaTRv+bfioNNhQOAOk8yGywPeDNu0/9cde2+FSUlBtzfUx7JgL4VDUH0p7SXcn0uvdTu8iVgkA
Ea5CQxseMEbTI1ciu0YjHv6B3JMi4QwagP1QqCHQtvdMN8MJWo+yNOjjfcMdv+IN7Ud65gNOzEl5
BuVzcTF4Bm/KDVyAujYB6FsrfH8a030CZaEBk7zTFXsQJR6EgyOaWnN+cYCOFfEYwmWbPXsCu3mB
e1fYFagfJYUoB5WNILYLSRgAK7i3wc46yelxOjcRtH0+oRBt9msmOPzotrWGaI+CXUCWb8/n8DuW
03FldJ2ifoMX6k2YP6xIUSwgXPoldXdOJPo7Pr70TNAOsj2LZAPoP65bXh9got4/1mhlQCY+DrgV
w/+41J1klGO8uuihAvCubpYdsNRBdpbq57zVigGGtjLr+Y0Y+nqSJBlot1677ACKSY5SANZm3pay
roGQIJiFyOv3UUb5+bcci5OImL4ciDxozPoWTe/7nLj46IN7ASQGqaWawMQ8yhyRP+yPys4vZYYm
HYiKfCLOLAFVHKcEzPOYlN1bDvz+69lkVmkQ0kRCzoqIPhmy5dICtqIb76a4bXyZj/9T09hwoXUd
DkyG7gzXs7pta4/EHb0yLoP0DMt9BECfogpTS+Rkrh04LzTaNPsoM99FF5+Qzs78231MMwliXkIe
By94GdCI51g7QIY4UAbx7hiqEwCTmDne7I+kvZSJWGc2vKCA/LbW9sM9LPT0OOqp42o7G4l08vej
6jGayUw7eSq7w90hHBbCo2Oy+v16SqMWTXq36HxiIFF5AFc/0H29wuohxz98gfHLyaBpcwt4bf2E
vClFrQG9NzC8rkLFf3Ao8JyYUhnfhV+OJB5USpUmgC/ZOMSv89ZHanZfPbTQfEMLZbfUnFYIFyfT
Gz9zYgycd2epyg5TPx5V7m8aBOWlLsIV+SaCeiSqDxkoIdAVxSr3EApmnEw95khOWqrIT+lcVl0I
g3jI7kMs/U89XaS7sxU6ECj6ZEmsgP4j+UKX9K32SKVYGRdQcYHeNnXCzZkFh93zVZpq9hJgk0yD
5RnDsO47YOtvaAz6JybucG5eWosdEsj9GVnkDhgI3fQ7TJXdXuglgJy2oCQ2U/xA4MS6RD/8PjUn
R0uucuk7Akyjj4/bgnluRpC6k8Uy2rAhUVNOlrOmZVVUehMLKIn6UhMmOQHH/Jw57grzrHJvELXp
XelHdrGLE/D1bQfFM026AZWeDY4d/Y9Mwqj6Pfp4Xwm1HiOAKgrx7nd+jW6C0LtnTsT15ifFTl7a
qeaR0BgAw1BVfb5OqALlrhKNfWdh2I0bY76NHYe5R7Pao/TGrYofIRj1vCzDBWX24oYcW3twvv7j
OuUz/eEyrpIv+dtxOWShUUOmspfwl7TA7jZrRPRHLBXW5G7sEtlTtMorh2qZUbRUZqvLbU/hEpfW
ZLyW9IGkoki+OLCacnGfFsiRqlFPCT/uHMQWhrYyAjd6yDFs7SDLH3MQAYgswj1ljqoZ2X3wjLAj
X0aF/OIN/XyXR+EEB5vPTVcC1Dzhp/hjMKfFEPpkGqI2Od8yeny4uyibav4PvCsXsSN8pedqkGhL
3uPTneVHjPwjbZ0CHy77lWNfm5icx4F9JqHF0Q9bhzs+sH74i4M7a32pykqnpeRJboGvPYgXQrtd
WUMe/l8GEOKq3T4yqUjYZfMgpprBY+0hlPHb/DavIq4cTpAzVUprV1HOR7NIk1LN0Pv1jklt6ATW
xyfxkmLdUGMydsorxwpRZmwVcrIWVfHvpRnzoo/q+MDyhOG4A1UnC5rTDRHtf49/q4sjSQkVZnG3
EwlyRi2FiT/2Z17okak6AmtDLz3FnULBolvCy7bMYM0kZ8z/44Kf/TCo8JjrhdIsdcCBYGD3IHOr
/bQceoGm4w9Hvjj7fdEW1wQ2Wyprb/czo5r9ESZhgN4F4IVg4Uk2GEYG75Atsa4eGO3vperusu4d
PA3IoaMtqK38RaNPz1Sr2Kshybpy6VdmeM/RnIWocSz9V0HcFg9YrpIa+GiESYurG5B82ibLH/78
1R8bD1/jYmg9wdY2HPSXf+HqaHmSfjUS2rZHAepw2Nti3Fj06dItBqL61+vWhvY1/nl1uaF4a0RX
UUzAGHhrxph6oJgAb8qBy/1p5dh5iY2qj+yxe5IgUQGk7SmDc+bxb7YoaD7NX6IcwfWBkxIrLJXS
dTUT9QD9vgBROc1t9MF+NTcbLPM4OxRzyu5TouyM0IjNzTwn9UpOXTTGH3rJjY38Qhm/nICdiGG2
g01O4RJs9Pf1dyTjI5/BE1K0/ZtXN1Se4x4VS1mUpjRH1qi9hL8N6xfgRMb6DnWkpcpiVHuEaC3T
Nr2Fl8/k3qvyR+z5LSpmmJ5ztQq+SuzynwHsxiio6Gwn/SxR88cLhuCXgodIQT16SGpSpy0886nS
cSAjgqWuxfO4Iuhhsh4yDxNBnoqiy/WxPBc2gx28iWloBBwpyRk781fdh25LL2r0OPwWGT6CFfK1
oGVpBLdDRD4+YBSWIOY3sQBsdO9vTBBkp0o7iSCDisWBGrsuZgndhFBwTka8dlxzk2whYYF8UhEb
SWiAWwHuVbx1oxdncz1x5q7w381HI0G/ZJvjMmm/6t+lQqPkbt0LvM2wLczFLYgFUaiiYkVcNvD/
MNWlIv9BGaBQd52pyFSQnLsbzLfau7wcKe/4ziFLzMCEcjqYCmgRXM249R72qglA8aDJgQtineyC
Pjamu7GdP6sS7S2iyQiK6Ml+RZKYCoS7FNAdTJdM/xSeJQGpYcA+PcpTAuJ4R3fewivX1mcmE0pH
rH73b8ZcG580eBzcWqsUydciIHso8gC7bzsszP+sJvb7/GUUUGHRp4YABEgg+WRMdewD9B8XgMjj
OhfRYklWYW0KPbmWHnUE4JrIcI5gYkjIVgayNinzah85vcMuUCu4sLv/DTj8ToZ7LlnNtO+ajeNz
6vp8VGEclRJ6VCgO6rSkrqaR7/9tI4eN2uyeNZVPWRZEXwYCJqI+IEpwWyfuLzIpGa1LUuhbriee
RkE/GZ6uiB7rmKysqM9g/OVkXu9J2kDzF3QhClgOPIJMZa4105cybF38rfmCAmNquRFsGK0RCMLl
qRs2UN19u0l6goGgZ4Mrk2LdO/JirfQkObrfWBRnvtgs2K/MlL+gygFuK38dOJP780vU92mNCHD6
cRk7mHMV9eagyzL6eB+7xGxxnHPMYf6XAAUC61ixCBEH0Qt23bRvd26+bTiLetGKUzEitzaeEd1a
l9Cn5hdFNuxQrlAWOTaWrEWuUcfuRn5OnrZ2OtfsBPYHlcIpe259t+kMM2vu9BrQWwpNXudDnqWq
sRwAMRTY6jm/w5TZNCDtsCXlKIASU8gujJleCumHmp31qnS0beMcWxnIwph1uSvXgEXdk1R5deKK
0g3tHH6+oQMc05f9gZQC6f46xuMD+npxLqcFRHNsp7VnWsL61FdeitOx0BkIye5mx6YDC6+/F3/0
XG8HrOYyN4sqVKkkb4AsCcCFbzo/bsn/jHUUZt2l2FOUc0ub6rPAXylPvfRb4iC+B6Ws2YZ61tif
iWGcQSNhsUQ7znjbQN9lMVwHhRBEfuAjgEUMojgeD1YoLzKzmK17cihS38jY6zkTKbte/JEX2hXJ
egu9ypjZkE6OdsRcAkEGI425ZDH54n4tZZpNan+KPaPGwu/QZNjR3OSV+N/Y/GqUBv68Y4VccRvJ
ZCd1LyjxnXuI6Eo/v/1aMpVSZqs+hN/kGVoVBFDkbc1+KtKAvRcaQ7Ueqxl2r88W9dohygMoNXsl
YTgvnBH6NkfaYj+UZvb2hUhieDT/E628tFNX8FSnEr0g/beVi4A95KAozxaTGIFiIU6QeQhISqGq
F2Tb6IZF3L9CjEY36xkjmGfzGFhKTIf9Bz7vCkq+l9YmNmIyKWTsRbPN4VnoduIAoEtOb1JgmO+O
Ek8cieXLPvtwzLg1Zt9Sft1ijvV+/ndwe2Z1l05WSPTqsEf8civAuA96JL6l/UFcrzUg/UFaaYoI
iGcCQSCSF2lg8aiLTAP5raAohM0Vr5wNx3TcUytsQU03X9ktBOyeLA/+KiYWbbqFTdt2t5qxaKhA
58SMO+GJKaKOJKQgmvDndS+A53IizzP1chVvaJlNxTxjYnHoGJfXdVZ+RXnsE8sotzRtfscLpj+e
l8XF4u59euetzRQeVM58wj6JHfzTeEk5DXZPuGGd6TJ/lnayKVCd8gnhRRPcsdhIbjOH8OSmULsp
9glpAE1SMGhqX489Q+AZb9ix9mU/QzpPYVLaAO/LW8XNv5/ncGEAxkDvOyU8hnADASIgHMUq0kxG
yg7tCuPPFeFxiN9Rqad0ygFHDMf0un5+fnn/Nda9e7FoGI+KApAiZf0a0pW2jkgtc5jGenWf2+tj
Xm4KOjdFpi9oxtAZMKKHa3iC/igI+H4huGtnwQNiT1PAWnwJbx7Ug6+tY6pP3JPLT6VCY/UFoC4Z
lJ+or9d2BW4vcNP9GOZ6SVsVU2eqBNcEnlVr5Py1LaahWxEi/s5I3e3x367sbAEj9EAGeKU3L54r
ZTHO/y0jGE8+j+D4Yx2L9lwwXF7SQY5/ptoOS3MnfDOFXU0WiqkkFSYSPs7UXhIGUzYIwZMIhzQX
OoMsw2B1m0Yd2fHkrYUKDmSCAQrzPioy7+TIwGq9lAcC7e9thk6VMTMW4xFc6tXtcN1vGM2/rOoS
4DzIut/3YuLEqEROx1klloKZ3DTMWcsWBVKxFfGGSEOYDslkpuwc42t2eM6+ZkLECf06Mrj66o6x
zM4TYfNtySAurWkHwVxP7AibEv8wpAIACbXWkS2ihXzbxRMSE6OCuxuCOzpe2b5b8eqDfKqB3lWK
00tphfE33em1sOtfdixUzPNzyaU7slWm4dFe6+Pt9WFFOj2ETDScbsglqlV0UPm/kkBWHv99HQJU
60onoGtvjXw2+2j66ndKdKkho5jfmKAP3trikPHwhlhs2SQ5yER2aeb6+Gx/Ce9q/D79Osatyv9C
XrMu0uwDG4iSAlsWY+FIEL1S8ftKYkwT4/EZXzdpzptXvNkwRPFS+y/BaC3Y3wKRYhezt/0nIUwG
yB/J3gEQIdqcZtdGevccpW4fgbMNxjCI7e31PC7Ujl6ElbJXxFFSznUukRZb+3y4rfN53RVpcrKs
LvteWtv4tzW71HLtT2GEgHrmhxFXkG5tkWqjjZ62wwpjnrpkI/EvadYy0LbUKJbTW7qz7uHD8j1e
YEJ5+sLCV/o74eRy9dcOFqHRHgHdaYnC1UXgGXi8j4OCVVZDEdMS0MkM/kX8XOTPO/Mb4nG2y5mN
rPWGWxZtF6id2IPeNIM8v62ZiO++tUv0BNRrLEzJkPpwZ1EjdbZNQnL3g7SxV00soOeCcDkj1SNN
gyP05f46+zaY8+MicPslNvcsJhxQBKGYnK7OzTq0XV+o1tQs3KtclP7z64Q0bL4XAwDIy19EjVuw
mS8J89TyKUlftc5odb1KwoKIDsTb78yVfvf7eGQnBurYj76NsQB6obBd66H3VaS+OatU9NINZGGC
Eh0W1tKz3J/ppG27vAB2J5GoPHbfzmFRQW9NtkYPavRz/77MDLX6Z+3hAGNkL8GpaW8X1JY2s2Uc
ATYjtzSw/GiwDtGWXvEsZHBHDB5LfVFH/P9/00tU7fhCQ6Rp6ArmFjz3fM2wFqoLx0XR0F/HSiv2
dbnxMRqGnF2P/jKSX98QKQQDPjCTdJ4CZMe1W6cKW/iip9uAWRuppACN7XJfZE1/+THtK6coHqaK
l/3dsnG7DIZwmYFb0Gj8w/OVtrCkhZR0GCAcFv7IdBxAuUhtWtEdvO2m15taZFrrPZ2eje2hTFq+
rqHxAkv33rUqbPtBwfOM1IT0mi4tK3iXx8pBvMvfy51Q9PZk5k6U9FmzqWYgik5endEayG+d7V42
a5I/z1ag6O9pXP2IadPJtXG8b7PXCPdwGnCZPnMAHbHq2nMCzZy/WFg6eytWMCdMSA1rXyYqFeSQ
fWji6a57Zh4YbaichWq+CNW+9KnPuysh4SvyQDf2+zgyTsBxuk9lDC8MQfrovclMM/WZ6EeM4z1n
2dLxHeggnunWhDFsZAbE6Dm7PMD8DNPJx1WVQ5xhU/dXW96otwB2KeClT0Fw4cABW+vzkdgwbwTI
xihDc6eHE+gnNblzLGdWVHLtGKdSNrVQoA6oWoQPsgbBl7eVYYg7ssDqtFU6UpN5qmoVNt3Mj9x0
IYHFIX+Qa0VxZwygFNHdB1kFBWqxqhh97mtrCbhSYGpNmx4nJLkQC5Xmu6NR82UUDbRVJZQ7Iapr
ZUi4fdsnnGrYoowvtOzsp6IelK8GUaQe699JxVj7CPBti187Z15oZK4omCma5YghZSlDA9n7zuSN
4YToAomvKWDwI5cUPFdxfTPg41F4HyXP5KHdtOwW2VbuWvE6NlAYAllvXpplf+QY+HUgglSajTd8
5KUCN82kt5QRzHCN0pSPNT2fdsW3zh9PNnqqE/pMNcrT4oT3WK9RTWzXgDkPO5oyIN0sVMhZff+f
TK3zlqDCN87qBSldi6uU8veUat8yZgR5yfWGtzoOKDon+X80SkKmmviNuzuTRZHnZbRpEK6bjJzP
V0OojUwAXXXPMEzhJDtgBT+K46OVZZXAkKnIY6IaOXX8AVPG0aREnSyG6YuWh1+wVmJZ7/O8+vcX
k9ZCTbGvMJays7rKzFU85rIEWPyq2+UQfUjLAxcHLuup0hgIN8gH7nTpF+pY8qs4eDPmgNWqrPkq
fLmy45qr0YdYcIMjxIbXkSX41dhyVjKe0fPmSoYodiuW7DbjQvkQeWwamZ9fj3qqEPoNM00RYK80
z0xeOF6YhtcXSmDlSZLPQjmQAjULBc5pDKvkuLm/fPZq0SwIT0lKQ/CnYym4u4CWCiDuki9wQYba
gLZk7fPdL5/K8/lO1kmUcYkFYv1LpqNwQzNykYvTInOAcW+e35M75mEOX4x9EAa9Y9c+B8VuZ1YO
IgFJwGvDvFaSOWoRlnyxdNvX7MtIvPPmN9kpJ0A4v4o6urC813viVk9/lN29sQU6KF1F0hQXml2q
FzdH3fVd8frov0+d3qGyuDb2nsNykdE9JSs2wV7jsFF9Sf8SV5sSJ2ojiC/ax7/3kIRGP3e9czs+
sum3mVDIFyBEJektxv7WJHsGr7Q3e/9PqW9N6bJHV+w13B+lNkVjE/DDoSU32VxtmdH5D4IvDAxn
BABjPCXNUbroW+3R75JPbu/hvDTFbPbDDaIyffcF/cpcwNAu3epQXS8OCAgxUZiJ9QZMrqf3j/Il
874Z/QuEuyZ897f51k5k5fQFUjysVIrE+X/KEkSQMMKbU2PHRME4DDaO3S66Ie5TPvbT5RWwm//e
RB+SmFxfbZ50XtMuL2NUI6o0B/mCPESsU3fPUyXcGq+GKudDPyLiQPnR009/nrjQvjJgwSz2VC1I
fJFBmoPYyGyB8fEq9zDV1xpm/f8CAB+35l0uI9w5Yk3JCDHb2up0z4K0rIKDev4PEwKC7Ks8HniX
gYHei0czjefJS4N12JKEw+7EVF71Rf2Y58K4odaiHfIuALKygqy7e0tAjMNNWSmZP1xngIsc17Mw
qIKx/JUDWucn4zCxrFVa+WalPZ7S302ryAqhHNY3KlfmwYESaUoAbnEZuAQYCPEQO3qEcT/i+HFb
NeLsEdo9SM4VjvWGdAZcJQohShsNhLXQr7OxPsHm8hKkU11IWOAh+f8yR+iZ8W7Qqg1fOyCN157N
r8xMH3oXkdxDGc26f8y1BqJ5UpgCqydnO7jg7X2si0yqoILy1yuWI70sgzG2cBbN4fhF4FsIFBMC
e2DSEl284hKSszK9yDQKGGoNV9hlb+t7tgmjdCa8DAerQMIQh5PLHzZZ/zX36MTqakQoAU7lNgXn
fnEJC2PEbVvGMJxal6dsEUeoj1kEE8eIMuHHT6rJYc2jFh7/npHA83nGrLqkRyNvMWqiDN24kw70
qvihgM2ncogNKy6KnVsApkzKs/0GTSWtrFBQLMm8IAiS9QLkpM1b3ZnMhx1CRiLGaYFY6Hlg47rv
UlqzdOgS1RRL37LvcDe7xe2gcg+TVGNjJIdcv3VXr2Xm2vs8o2xBvwvvMJhSystxmAOto/9n+h1+
pvjXAVhVnEiD+RSRpl0hqeZagVsAlxrjdZl10/5ElPNp8yG+NXkRWROzAL1mY0+2v+t41qVhBu7Q
MtbBrWbkTPkBkysCAOY5OqvpUPFu4WXzlThzmFMpqaHssKYFJ6YosNoeQVj5d0PCyJZKMvrhfshO
O/DLvc6OUjHvkJakIpNwS7IHXvfPRldJLs9i16FkEtFImYeV2U3+fvcpfgAQU+QdtfASHbaaGqTL
Z8X2SfWL5eyRl9XgEDVFkA66iWj43davEgsl90gBE6evHQ1ivu9LmasFWy8ndMULyhShAfwe6vAc
NTAjQR8ZczBzG+0J//7QsY2eZXoHuY3ktj/VlGpTy1biT1SqTjVX9N4o3jh7B1y0yz8LqsyyBGND
iV1LW4Ji0PObpty5QY/omfNHVwHW9VKY9PB2aF2MgFhm1+DOxn68oIQFJ7z9iIJroSODb8Llhr3H
JxS/AqBqdAlwjED/KsKHGY/yBxp5B2goVi6SLgyr23guNI5QQ44jX1Vd//kEMuwYSz/w24yN24ap
4BzpUrRBkjjinb5edERKkmiqM/2ei9UHF8XL0giVpJp8V/xuIsf7XbfAQl/ZK5qpZZpHzuWba3wo
kZMjUyNkjxJXB/lNk5HWTkfyhkMvWrKCxdS0xw/sbV7p6xaftlk8YpptfwqECIxcDlzDlx/icq08
TUeJm/CWBmLaG/8DyZ8QmL6O6KHzd/W7Zg5hXqCQYboCXxdbedvw5+3VBqfxc5t5Kg0XHpv7sK8X
9UErhVpB/mGX0nO9GhtM8A5wONpC6nI/QAUlWPMtrBZliOi7WuAPEWPg5K2RxtqwrWivt5/ohl68
WAjrlQCuNeWpA21mKYAA5T6TCcQIsnwQkyOSS/M3s5v2Kh/BKlDADUeoZ8IalAYY2H/NncDsCtQn
hvC/9DPbjOduM3mx1birZcdAw0GV42UiJCjZ4TC4DV5NtyVpHMPwv/XRr5sEYzx+QGRnVkIb6EcC
aaCZ7NbE4VuEnTs33HBXgZBmhe2UNcLnlokNaoaiWRB27S4K1+WOejYksxAe3FQA5GF6pK3Ww9vO
QBkkSIgg8GNfMFl8OVGPVmWvZVZFRqeVu9yDAivNA4jdrYroYd7yv/0vve+3AqUGKwPVUNZhwB5F
Kv4psYgXznsk/1OGgQK9VFg9U3ykIZeROJo/h7praSL9yYJbczlCZHtNezNhBhGW2ktiThjeMjzS
c2vAfFX27QF3gk1doH69aNcq1rrucwh5NJ5vZ17Dcca3egcU2PbDUJvsrHxKL0+977DxUvSiOVfU
b6E+Bi/JjAlmRBMyvk9djYUyXjyZb4D2hp1SFlmXeYwj2s8RIhayrCdHFOD0c17BT59zFETvOHOw
mb00jNreNvzcuC3BQf3xdGcADALN0Z1pwRvBl2khWa4aFRI4hfg3TeG9YHllExND/TiEbqdpL9rN
6c+U4yNkziChUhJgW93dQzUyOhEZSS7UfrBMDaiIBPZoWGDjRJOQHbC3LZLocllYhhu7RYCnSOoA
Qc/v8u39x9gv8QDR4T17KfWYenPHwS0ihG7ulCinLlMvFtHFmaUDUHxfIPgPFVYABAatTrn1Fl/6
laydhlkF6bGdkzmgIUzyDz3uui8dTy+S6DuxxHtGxdj8MqJkErBxSfX1l3yJNM7/dSjAw3r/vUKx
CbIM3kGjkdNQSOXJ4SWRebzfbIlN4bp2yI+wZSLNg5ic5MSLpvu69EkXDx8MoMfdTXOhXdB4NrYI
PFY0lEtpBdsrDSGLmPnXD9J58xZr1qjLs++WyqdQGfe6VXtu/4suOtKbve4+Yo+oujCBEeo+HQwH
YU++SxmXSb+bib35XbZFgfrZp2/YAJQ1KkN7LrV/OWIEfB4I12KOePfEJGjt02hckAu8rE+DmHfy
RX+wF0rArWFRxNZd4H9Zg5VMqZXE2/d5Jum1QFbDctgmb8vE29vfkWxmo6xHY+aUgE8BXHwPllrH
9PrHuy/lOqE1FSNGeNGUs3rLgNmV88YciJrjJN9zMm63tByVdoIvfsKUK9Yq3GUCa/qC0fzhhyjc
KuuNFBPg7TRAHdpvu2OZWahj1i/8U5zc8JX2PkrvHqiomGt50hryH2ZVy1A1CwANx1DPNFiif5k/
8UOyoT3JkZzuxaf0pWLaQNIipP17lZS1Zcodv6GQP8JppkYhfITcBt2smWcnRS/aPhnrsuPYYylL
8Ywz3KUIdOYKzSnU22JzcQ3OfdQnD7yxRNto/+bJm3cjQWdLjr5OuOpgLLN2OX+aOoWe4CyX1jEa
Jz47CfqNiQL4kuGBMHI4q/nyX70wy8J2IEc1ziCe+QMBNpPViUhbNBwSqDMmPkAqNObBHd4LqQlO
jg69uBrBF0PDLObl7S/NT/DrT1hAFV6gsy/WYdOEJazGbQjMLkfNuS8r1E24ivBm/QWr6HagTw0r
98gOhPy/x7PGI1xMEHU58nje+wM/jDq5m8QDFhZYzXB6zzoZJImO/qFoHFTslK9QjpcjIkjaLe5J
T0IOZGdWj0X8rW5FNa+lZDF2A8MXN9tLJET5sW5GnhtSs1c5Jy56ZjhJyyMmu5Mmt3k4CH5gLL7M
OWVybTkCtbvsNwixtKnbUnAIyx9gFRiwvG54XefYF7NQuvbwU5nkEbwjDP+cOo+mK5Iy0I+XmS17
CV9ZzRZlGccm8R4lq0JkOZUwQabZKYU8sAUx+6m/A4HXj91hAPWJeR6MnRKBxGgadkSZVVc0otc5
13/myxxpQRgVHiI2xEDE0AZ+xjhmVBa0xyOHFsgUbu7wrN15qYOUNkdevYnV6vgSiNxX1Vw6R+SM
HhX74lVX7n6TtbNEdcjb+lP9pGXDzwKyJYfnQO8Tj+Mgn89Va3IIZ5OrVRl8bkuKd9AozSyhq4nH
2RSe9wJH62TvC4/mjAzWaNJkLAuOBy+lqH0gSARrLqtdjSPLitJoShwNBO3Cbgo1FH0eiBJQVO4K
Sod++IxdVH7V4f9Cmq3n9m5A37ro71GwKEIrNkaecApsYjsCmgeMJhXe3srhWdLv7qcdOvqX8fd1
8BHFH+UzgPNhpPLru7nfTCryPvKFoPOXlSsKqwfoX+hzkzRu8PmNv/IUa2h3TN9S9IrkQrE5SrYm
nsKgnpYy96QV/J3GbFgkb7oeTdJAHkAfH+At1Nsv1P5LGRlK59Zk6woiDTn4v57QFSlUF5WzSwwk
az20hStMG2YA9gAzRSvis+j75prmIKhSokzEmpNUCCsrTO6hPM4HU26QixV44DZ1E8/5bgXEsy0b
Yf48X3E7BDF0qHTfSYITTUxse8nbmYKWn5z6JXwPe7Ip9jpE/FWJzee25g36mmGOiIuRc2BACcGP
rO+5g108QdfghWZUBB/Xnx0/x20Eysg2+V8pOF2amEi27bsLyvfSMFsohpgyUNo2T4yTu0vLpa9u
GQyq5Y+ELHJK6hBwuqj7VQNpIeqhs+h4JNspWTmRvePhYoH1osMa/+LL3bmcHpRYASDD1eWjaMl0
7UeG0rUe+94p0zUwUyx0hDu+gTYpWAEO9Cbf4YxFkHr3ruB0V9YRkMRtlXEYrquWjWirqMk7/uj/
ckNDOM84Fqr1/2hGuR/T8xTXMqNtw/6tvE2oRfu99HbmVfQifriGdSuO6rUTWKImTZgZaJIaJUfx
HhXsHuxT/M8HyYkeWRDYSLUVQ67wWYY4uDT6GnukN7lNZA8kst73FtSL8adBmzsLfGExBWdVFZMP
r0cTHhw3mHNKDU1FpIkSjx6Gu7XFDLw4FVXrdi6jwJiNNp+4HF/nqAOZCKs9jlfYc/gjEwaGI320
XTkJmg2Jmtq1n6KKKYxC7TOnue2ECWUTHlbWp5igsioj5gl3Z5IuCDvtDSnbRUszp8S37z+L7qz7
YudPBaX5kb2h8PI8r/XCt1pC2yx8e1YlKVaAR13K9McyZu3I31x2JEbjMJm8WdC9SxgqN/aCx3yU
IeoNzevw0lenNiFfLvLoAImjdLvy1+ltcUZK+vpE6akqqx3D9NIEaMO+7RHfVnvGugd2aQcqYWVy
8C5w2qhXamJwdxgfFhnVbNZfN7Cf6fiJziPFMfZJnEXBUlpVz4D84KHABDYvrIzxu2CvJ2j1HSoI
j1AiN2cRn8qCaFERqti9Xb621TVJKXJGcyIMYKVIOB+gJ+ix2f0wxiMAEVZ/bTvXM1gEXCVyUVkW
m2UGKR1CkAJLMca996jAK6r2U0Y3PuQhcuSeEsFTqp3Si21qHe/IxMZPHgUO2RwoXvCh2bhwUL+k
CFPnXEk9kPISexxikRvPR7EP5bd83+NtgXbbC3xpX/e6IeKN4HVv/pQ1zlsNd9oZzGlYFIj7nqWp
cRsyaarAzTypn78DvkXu04WhpNU+DInJwUhHNQtrJ8wbzoDaM6LMs+NC6wG03kiwy1xOhTJQ1iHj
3V3FRMxq3+wcimAhDvC8x7rmsRR6z6Np+gbtzTAjsHCmOzg2I0vgbhSu5bV127JmxoGqtxni0TIh
W+ilYX+7+u+mhHnjjMhC0+QUkZLokdQqLTkpbjH+8fmJOSajtn3JQx9V5GGz0pKnYhsA8wZMk51W
2zjmDzpgLrS9V3VBbCyv0mUYe9eA1zbwoHfO8yzUqt59P9jArKHYnaaEM4BMf5ZEU0CaUNyQmbGr
eb9ZO3Pc88QTU10+6vrAgdv6srMG5AuvRDE/fV1U7vEPWSNaGGC1C+bdsUQP6n3D3VXQ15z+m7k0
IcQHmilLZVQxi9QAkQRaniIs4demJXpsF2SCoPbiCaxUy+GOeSqt9lhvBuk/JAoPpBgtnlGxESL5
X71F98yndbexLHzKlJDXQBJ/0d33iSVm4A7OzJuxuO1QHlyOb47bcA7xTVREFE4ipZjfWf8qafUw
EtbeqkdroNGcFOBQFybbZIG9qQe7lx7Yq82OjqDVRn4uhKEPo6ojWJf352A3SEvyN474W+oqZLVc
7F9f6RgNAenDDIH4yBiDLzC02WPwzRuZz0XnS8v1z6338VT0Kux7rfXdk3LHvqeoLDdZZgir7j/m
AACzk9xJ3CWaFBGLqCT4YWACGlOWYGfQ+UfrwRGWjkdklOiWqQvSLvrlFFW5feN37cupOxDQb8yD
SHHMLSLE8AsSoq7dmPG8dLknnoN8EiAB2HUToraGwwPkQUa9Ak+fHjGKFHlXnUVEbbAVrRC08TLo
csHpUBg0DrHw8UBFiopMklwuj5y0o2PAP89Ii1LdbD2tjKzyniPURMnR6NyzH6MblRHcc7ozUxK8
pZnt4F78jKg1o4KfQP1hEaYytn5O2vsK6WqFinRN/+umsoDc+oa2VAB2VQ9p2rcBl6j9uUi6z4KZ
KImW61EQzGwnMGEzTuPfPHH8+xF7f9lVc/pvjEK/qTtxHBDKQ/JowP3JWgdDXbU6C8G9Iqff9eOe
cK7xwAp1BY649RYILwhbXp5+BcMV+zosRnNMHuc0LzaeISmcOO7TFP56M+R1nrUxB1UYgx/JNstU
+I+7XIm7c3RGCCnlUrtJ5iQQ96NpBs6BTvtfAsjSUObaAtBVPk2JT8x+6B40DqpcJQ+6LnBlA8iZ
AkPOE6oEaMD2pc4YwUydkg+Jta2YEB2UB5Cg+jZ5GHWMj0XtfBJfg6sgunJ4jxxs3WRcchbqUqVy
Pt74/OhgGqJLzMfJ00iMhOZqc+MwqSZ3JJ8Ehak6VCAjAWY51CoQJGlZ5u7SSUNM0KnSA8dFQX9B
RnyB8ygpL/UGv857Nux436RABjHqUdN8BH1bEYMIm2K+BhYiLoExHJTZnjOkgzxYYIF+ZyoSI8eV
koUKhOJ2GoAKtWUdSiJfCEv1pKEpzId2Eafs1h7swHy2cPg2+TyGM6pUQ7Z0y/oeflxyyO/+19Ek
kKvrPk4wzEaafzCH8qMqvQ8DUCr1CcwIGZTjBKY4/aslvCiKYxNqUXPNxdG3GCHixzL0Xnh7bqFX
SGSk9Yn7CqpbjM/q8QTTzBtlBFlOce7q+JG1TiE/+FzYw9oZ8IUCI6mHWFYCdMkjy1NkNF3H2epp
7X+Dxa5EMhMzL5DqkGKiifsERxcnzmTQRz8OKolY1D+SlXhzdEIDg0rPH6CIC9R+vp7aqd8ZWMhm
GjSQGWxGA2hpbcRAc61LSh1Z9azaJwRQQXpb1JMw0SSM5qtA3OUOszYPvQDY6wBTJI6zK5Y/wN0S
wKqgq80CmN+MP3Aze7NAU+j9r8+Rh+QdOB6oJ5s2K3eeat4UD8yMAFq3wT+6vOTKv/ZAiifiB4WZ
aef/NAeTlb9/rsMcpjSeuYbJCBiuNMj05dt/HGIrHc2QVQGlTMzFfMbrjT4G1MQYErQm/apagUcx
o/00jXR68+mYBaCzwkC/GoSD6EFOXrwdwgx7mlpx2rrfZ63WMVvIXUhl4CzXqyMqZb5oyHygBPHe
idLT0qdfGWY415ZvvnHADRG072u/uWJ/KxlU65JgAmshcRnXGm1G22heIsOndXunNyErlZ8I10st
W4VRypIaLXNFQbM5kZNK2W3o3ifO4XiTSalW79TOTTIFQZ4VKEXdBTexNq9ZmA29lKzDCANTuFiJ
CBqOl7Ii1z44ped4HZT63oOO6aEWqNRORUcA+5HkEUp+S0yt37sMPEOGHWQsjqvhu7l7KjgmITQ+
qhT+XoloeiCN51NsTsmN9Db7hD4fK+GtUhNKRmUxLtD52i+N+bqwdLcCkg5CuRfC0Nm9e1Whcn3m
ltZG9TvnHhDHSPbGfAWp8zQ8gorgVGCiQZfXN2JrADdxet2/rsrhI7rA5APnZRt8GvbazkIbuppb
de45DdswhcQJmRCA4YNm41BfWdgJDe2COcyXRd9qJRVwqRjmpIEhxzWUgEQfTzTxG1sQa3HO9YMx
FXraAtPIdseRGE8P9AFIP77cbElqibn0SZwkuXsQ1uIdlPpe70MDELk52NtnLV67a9FFo6QhkG4Z
Cj7oekdgPZ3otwAZq8kl96nHHmo+rPc2oE1r1XGQbc2lIfyJMZG3nGnzK0QbXX2xL0Wp642oQXhj
yDzTHdnSXMighEiY9Z7rPZ6c7Hjq2xPNsxj0styxZZ6VixX74EA47Aku+sRu6NhQTVlufROuqsS9
wWcE6ieSuaoSo1WzbaiKMv4REX75Hs+ucPwe2ZBVb6IBbORh1c0CrKXDEKieFjYhhFXpy4sillYA
IJJ6f8TZcWbXkcrP5qsbwavKdRsPa6iYPiEFvaq4pO0MPRmM3IdO9iY5by+YnnabwPmcFrfCw4+s
DhXZo0AxvoiYumJtOCaUAO2Li9+xCdSMnAGrg/po6Qnri9Cs5xZS+zBV+e8Zx3f5pJimsDavaH7H
CeMhNXa5vugdJKBeTZOVN+jZSG2f7WixTL1q3R3O9XLEjD5WapGsskdoYDx3WJUap5tLCn49rHyv
GlCFgiFX1tZnqTG4efDuthB9ZUB3YlwizoR9nZ1ic+0I2vtxYflnUR0r9PUrmLl8xFV+/4jow6Qz
ZM+PcB3AJIgg/fzcTbSCWXVeE28piaMF/VYVb1GXzql3yBzZMRfRdn+KoTHNxRd6Q8zuDKVuB5tS
WG73HCaP9eXi1niQLeCGAzJtU64HBoufaqMOG5ReFY0duNtlZjYc4buQ/XJOkjP9N+pQg6yDJ+gh
1sxbR62MUIufivxtiBpdhMODh00zOW0jKazuYSQfCr3tGl7WjBUvYNTztgZT1jajbOIMgC0pc7oz
kA/Jk/UJMxfBCuW0MRhG01u47+81yfPbBwi3eFYZRIGkH+x/Bk9BF5ssL/RKy/2gAr2huKpr5ZHR
GPYXLL8RSov5gi0tehzwm1Pg/ZFs86BVWbdTkNqmgWTckR2hB3+QrbzHsxXSO05XWwWVMZ+sovXt
bzwxIEQ2MI+gw0xwg+tnra9kioC8m64P+Xf1qwE2HYM6cjPnvFbHT3t7cp5hJDRqTSVoETo7tTjS
NGDZd4qgBk0gc25GgJYtf3UWbYa/z4HWUVnPJOZtsI1zz5rm4hAjckTEnAj7LkxprPgGkvpIyBIN
jkQSdeG/weQG/ZcCqyf4zy0Nt+EIAVHe1RvbYHve6BjjdXyktNQPMncLzSRdfNcu2kv2rhScdikt
r6Tl0hhrhOIcbRmH6ADvYOLbicZycSAClPdVPNfhKD3IRyYeyr/GJkGSIV0gwMx5KA1j06dbIzcD
M940gk7XaTLfE8hrTm3s7eB43Z3FSaPIlUkCbeSCM+PPFLGlSnsFaO35rvm3Ya2jj8cpodTx4JES
IXUIVlXYnX8pxcBQ0EXA7jba94CUSviGVcsJOIJUvQTuQ+UO3C3rHHnh1145DlFOiXLcVt5/ICTN
R+QBPjBuqP8YXXaca2kDHDocNsjQvLOpy+3D/wTM3EBuxW51yMdUiBVOYGbXIfBEnvu/dNUD8+fP
Oxg5T5vF+UOYmbhy9jy8rW81khaBaGZNHq/sAaEZq5g77EZzfEA11oWaeqwDxialBcc5S5tm1dBf
b2HXImzm2kH6zFDoi6s79mUEvjM07CaEsL093twLYKig46vVg+QvvLHU4VN4hUZXV4ULFwBUXCuk
kx0gnXkZFjN3GwlNzq6UlU4FrwEyMHjLNC+fGbhLP1CC2dkR3mDR0PsZ+YHrB0YIuLXm9JwnZF0s
8BsFw+T/wpuAjfvI5OgjLWuU6g/He+Be3ZoPFBkyjA30bxAfi6AgAWZ3NDXU5JrVPvAcjgaNLbmq
KPNtrTio7Ay3ULiG7HU1NOCkQOscTyrNpgjVxw+3p3Lj2iz/r51JitPU5+C7Ovjg39rre7eQAypC
fUejcYG/5UWmkQKAfRAKHdbRX9QF/N6geNlq1iEMbWNQQB/OMuAv3gfxJ6qLFFKSFWdZuwq/CsOv
/RRBk4n4oNIpgM9bDd7H0nTBBKK8i2AguN30VlReBaKMhvcJ+ZuNz2P0SK63VjpjByLIdT1Jxi9s
NK2M2PjmJBEiB/jTYoxPuq3SZRdnYgep/oPuJCRMvScgim23rKSvaEHEZ++Sqh+zyHYnLlV2ntj6
keoBhOCakmFz0EMVTaLDjBJ/pe5KrEUtkdb8NOGBctio6VKJUAcf9K/YsVbzYt2zN8hMWE7NS5Dq
E9dpBzrgWEgnnoJ5WpIUL3nZXX2Ye0DrxzAGNRd7TJbm+r2Wl86GxcSv+YSokGbRUEWEuyA/pN1A
JTf2PZR8q0dgGJF7oaYTngQmqmebCKsuX3BI5+gppvqowfJaYWZJo0d6E8Conwraz86FF2PkbMPc
cfVG4j9sjvNrTAIfRDAI3zqBfwafeL7l0ZRP8qjUmd6ylGqQDJnvAKixk93U6qDKicvUfr5XnWDz
o+EYG0VM5wzPjFWvPDqGOkm3lOECs68HnOjz+DzK8OFpccFwlDLEM7/teAL5Ju5v/2dN+Blqagl2
M+ziqu83RQiGpWZBgw9Cxdjjpci0l9h8MNj42vO5ZTcFUD1lyO2II1IGIsOZfLfzXYeBKmLxF0uP
FdXlW9vlL1MIn729GbeZd9msCnk8zSSbP3y3RJJzu3Al+1nxlJkyFQJjoDc6Ani3iDd842jmeQZj
l1RuHQebVPDtbkjpQtZAt9+IY7HzzjICWkgoVQYd1GkOJMBedJv9OgTcc5mdKsgs9549sBAy4AfI
VoyJyN6uVS3KcJp/f6BKcR/LGlc9YR+bK6WCPx9Z9A73jSehoFWOfvjFbwHcF1aRY9M8Hx+zUpMc
+s7PCjQksaSjen+8xd9LiMxjTcunMSLq9XlOO4fsdgW9Ev25hb3Yek0N3ibcvszyNTDoAsNxpahe
O7w7zh3wMyWRUh5xWNe/v3qZLK/ckyPsTsKDDUwj3YbMxP8lKQZCklIMRkRsBhTQvICvEyh2YqVU
dRw5W4B4pmCoZURWQaz5NH80MN+/a1chs2C6LmgWsPtUoJYyjT2PXBjXuB/OgchaocSkMPCWIFHF
8YGcgjvxw9G15VMn6TifOtmaGoqwve3YdT3Zj9xvFC+Ut500kfoETkRoNgobCW4Vpgtt40HfvC1B
nr8Z4z0EspwPT4r1dXsiuM2OC1xDLVC0x2jDPRY3SLDJcp07EfCDt5ImA80i4LAWxjkTvcxPKdX7
Nd7ZMu7qo4XlkpMue0a1i3or6MJJEhi3qHcyiI5HbIt2j8HIdh/HX7o9Z8LUOQLb2br+U9WWjgpa
nokdZTLj7+h0AnaNwZgThgZ6C8EgTM9swrt1WovH5gog6VHcFGAYzbRFKtPAqBo9Gem1+9qvspwB
m/lJBFf08OXjpMnj+mrSlZwemXGC2ASULzcFn8X6/spwOxwjhOsGj37sQ09VSIi1fpyf/XMoJs7b
r6XUZXl5GChC2o3PTfTkT653zicEnuwuHRCMn5KFMpHaJkeup17mncU/nfbfJ0m6Yd0rUvUbR22V
ONeBUWW+JBSv1umNh1luEYH8+WHYYwdV3eOEXTbKykLUX0nQs99o0uoJ3auRvoiUJ3v8aFyBZjva
HVFcfAiTcch4P0zXq4E6uIadLgRaf+L38D4h2gipuev62FsTRBjxFdQRUmQtXHUyQKi6ceFZP+gE
a3pxLVVHwtho6FqqPc9HPuiDs17CBTLmQS6GHS1lk0ScXGdB+M4CAo6HuTQ1bNcnIT9UTSmMghAU
pV6YQnVF9CF9llrwP4U9xYqnMKMG1rgTRM8qvOWhAVRbJjke/iPUmep/pXoK/n5pmNa3AJ38ZjBS
G8at/XF7ENo12/d/FP2NGueMFu6JKUAGPi4jg9tDeahYrUe1P6j15A2bFyLHt+EG0Sg56MmkoRT6
OA+BOS8ZJEooJ8+rAFSXfxBQcUuBVIzfJT1Z4+qmoom9bsgC+asaPI6zd7enfPLFjTiVWZmdYWuP
k70BEFAJ9TmQtSLPy1aQbSrCXU2ajkcZvTPDy/tUM9mb2j249FguVz1sKrcmNbOh291f7dWxLxNk
wr05yJdOgdnx5oAGnT/ci5WHPlh0aZeEY9kYS5+VwQK3kgh890zjrYnzWswlLs9FnnIEJ9eSrrZQ
RtuXk5CJkdPWxXS/+W0MHvJT+WhT+XbFL7ZNQazBm47gxBk5RIArzyMoOeOIKs4MNZR/N9J7cub2
tvPTfJDBpJbUJUpRALOzOq692Z8vEYS1KebM/OJBzztW7xYYam9SrcrYgcvUQ5fDlTRHVHzLEb94
tLHeYnPGlf1db7JmzJIZ31j3/0k0Ns0dVCNPd9IfWl8a1d5dvYyXH8bBnNtc3PsevY9tvXU2x9Fw
G8ZMSbowa/0wshQIDfS3eLKHBEVYqdjJfJKMUIMiWDJQwuv32LTJWEEiG2Od7ZFhAclN/sG9hsHq
O8ApV7LOqoZzj5f1ZY0RBR3epvBS0SSrcWrGWO9XAMeu6o8YWi6hf5p8LkuGztXXEvKGdDnr+7FK
hRhdcT+nkVCcmMvtch2SJzp32lwSzno8myP6vCErElVgTdW9CT/ikn3lfcX6YUGGOnLMasq/gE0Z
HEu05ASGWf8dYpWV87vAVwta54cqVNwEj1HLy//E88LgICEFQt/AfF+hrMR6aMRKZzFUwK4cISWC
/fz7S/AjY0iLlc6WhwS7y5YsUyQO++x5C5KKDwSFTf43zleWnVQep8hkGXgLT7VHTMkwvVPSjJFW
rO7XyA3dvAemzgyOoBltHG5y56nUQsm7enGm+a7+UcBPwiTpAkjGjix5uOnqC2pPExcaq6/Uetws
9cGZ0cnAd8Mdayso0ge8kBGlyTZofCu3AotlOYRbOoYur/W1KrQSNoBxuIcstavwMc4U7Ll4Z0qX
RulbqTPwaJhcLM7faw3ePxJlLh2OAe2LEyCRV2RUV2duwagz+qzy9043O6qfJShXp6jgQK6IERTH
oTWThxMLP32yL20BUN7h4xA4zVHKD2cqWWUmxqUC6zD3bpYzVExxl3w3K8/mlUifpD/V4HEQb1T9
GADn4guBOOdowpimhqSyVu1zLwWJjYxD8Ydj087pMvLaDyoYeG0hBT4Bh0kCtB9OSCT9O4oq7qpt
dGeenqKAE5odQlGQgIYq3k/SiwFw7lz0wnIBMIAma3G7Oq/dNKjziaIxpbAdFa4B27N4AUhgg1EL
LpeXiu+uQDABO1TXdW5oZYCvyTc7Ai0TH95jewxv+u20FksqaFVfcNqdUAQKQpbfncjKf+cnVza/
NUKvmmgvA75z0z82CpKPqukY6bQZ6s90npebvIuCJeH1TeiEBpAHvt4X6c3uwO8NVdRUvtFvXYcQ
S7TiQ3SjrY5cq7nWpfo602P6uCt1hNwVUXiMgAGVhN+1WXjibKOnRcoA4vy+3C98cf8WHiqkByUf
j451A4aQGRyDrmLyFuz/JaiOHFrWN7eHFrqBui3pNURGZGpEtn2HoGMsjsDjM/e7imDCm90XCSpD
OkJQznMUCRtZapbdx5FqKtLO4NGO7uZZ8NpyxEgbezaDI3OzWHzVk9Nl/HHbfAkkCLudqKQdR9/5
qjSulZW00EbEiU3xUAuyvjBUPaf/mwrv0+SetbosQTA5xuwbhNJfWMzOW5GikhZAb+Plvp7Ma1eJ
tJldI+bq1Ayezg06KEZVg10e5oyC9bKP76OzRy3T77u95/ZhraC1Kij3Wwf7fqeBMOxlkDhPhL0i
4lTBKOqaeKo/m5RDib0haAsWkPdpEBjDvZT8I70Le/hQeZjiPrbjs32EvWO4r2vY/KG9Oczvp87e
IK8oJGbdGBLxI+QNAugjWxGhVyQJ0g4JI8z/+QxPmVMkOHaFghamP4cpqEFyKQrcqACFdzCDfo45
rf+UkOB75qJnRrDHLc2LFF5COuQl4t/2N6HJBTZCHLCN2iR6NdzmOvdnw0j1DaD8NV9bSC4E65Av
QPFRJlMSZEcgAnm8sC02OdEMweM5og3gY4tUAQfuLjYQimUSR8AwdnaGSf+xRUBKwchrUP84/EDW
QRJ6842ysBe4K2r3BvInJAVXd/m2AmOkLaOR1GTMMUhFcYbLrxCAQJ5nFHfB0jfMXaIcR6+9rG7S
zvIfgJCiBQpthgAW3HTRIBLdRWLSjzzeV5OuXKMgNptxc7933TbpoFqdSt6Z7hnsa/E2Ijb+w4d8
SvXz6i2Uwi6d5QL3da4g1fHy0yOG2zAg4TW+Xf3QyXPNyrouv6NOqfnxcHEGru1k7674j2A2QPzL
hQFePw2ORS2sEU/sPGlnibygNIiYaPX35+LNvjvPOM3JO69xVnu0caBZLhDm6kqaRk2FTCSYhdYR
45cEjJoaEH9dswcV4cyv9UtDTAYUsxJzzWI3qC5/qMY8vf49PsVE/TcD3R6OOQ+p+kpQIDtpnYyM
KwcOOk0kfwn8/fDYCqwBCHBhdVpQcsh39Z1QDv610y+x3daziFbMEutVaAFbLFRc9V09FLPPo5f5
EIAuV+8WV+7h39OaWteoC7t0nH3c9iiisDwP8Do+KhNnPbnbKwfCOIW8KJh76DWfLGDKPfD48+Dq
k8+7iIDV/1b+DaZT2Yu+jboCu1d/SgTCWf6Aoq3Dtthu63P1oCTgpNz8DZJXk97K3H4LXk5mPSQu
syeacli4p08OVUuSZ+m7x+xUi/7++GfPLCcCazIet6r+dEp/tv0CublWJKMl2IgCmlcEu+nyfGH8
iaZI03qzvujnIl9ubSqr4pm9tmhMFgVMTNzT6m+IafrWg7UXtZyRkmo9PTFWjyaT9PV77nmiyR/R
Rg15Yg0B8jLhIjnnX01qP7KxrSy2PtzM/J4YDJPOM3cpO4TqWEvvUnpAWnl6KrVf6yrJpzzAJnoN
mSXsum6AHCqT4IKNmw+gdU5q0JVCLn6mh3ErNSl16f+B4SxRVD4Xt28cG1RnzPYV8se47NKj3VKt
2YidOu3dasLR1oKlU9CD2YDSUcTLYy0FMAM/saWuFEwYC9SRpwWH2xJOczWpY5+QjJ0yPtZXlDlF
+qDkgn7vrzKJjtosgGDwPfKNxVerSVHWdtVB7JxxrKnpUeMtOOqUuR3qMySkxhL+nhppe0oUFMux
8bbSo8NBoVL+fmslZcHKeJpb7DWUyLZ6CxyIr7KDVU4Hq0FkWnH50mCmGR41kbLdjIlWUMKx2x62
BbI0fWmu/Dh+y2EulGpKsqbvk1V8VFwtPVso/MkNahoqcp7pOXXgaENehyIAXYuZaU6hbE1Agzvr
WjT66E2pB9ehDrfpCQ9k0kZbPDG6P7k6aHjPSzJmyW5eWGyAgGvcW0qcnTAp34xPdlJwCQdyqfZ3
gXd9+0c9+7mmvAWkthGbSgzAtQJQOg94fyyxznYxwBadKdA86KE1h4jdqXnYMc5TLKc7lRtNNdiU
efJrGbwxMvF5LMIAkVO77T86qWsEWgSUGBrRZSuxMCAwq6SruVNi8RL/sjwEddvoDXPYiQ7ZiIRe
8QeGsuTWrqvYAH/AQkoRMqvBOJv/OQJ8qMY0rSh8SgDQmwPZ31m5ZgQPl6diH5OXiz6I1RXYjQMw
Ji7D8uIsqvdwMSfC3KhkwlfyBfTTbuxinA8sxMCplcnruv7/uy5H8ELyDNqK38bbNnzsOgr+CVFF
sBc/1pEg55LnA1/aTr2/GGKfYk5qVT4QDDhrRII467T/aTZxUvqVo4bYP/zQWYKBfZXKHKdY+yHX
UqdR6O4E5+AfQH0Dy/tBgZrlLYsU340LOpltr/lLv/bFB7meL/TODVW1V21A5EIypvJBiOitCpSn
RqdGNnMvu0foZZHNhYKaGp0IxLaioYUHKvwxKU/ZMvt2uTRsvONNrbGXe9joJrTLqHuUo5LzwqcE
cpAmexMEZCylX4aa7RXIDjU+wtXB0UWEATwFMmyypfR0Ekm7SsOa//V4a5s/4rGdFgCXrEwoXVhG
A3Ckj5KNz2FqlERE+sYjYpAxl3+H4HAkKtKe7BbciJkvZiMOmeUXKJiTxfnl5YgwQCA2jDh3er7F
EoFBszrWU4GdploNDs/5Koa3evnx7NUYFhRCUvBXZijHnKozZ0yFUKMYv0yaqGfVuQYmLe0TOl6O
DLgprEKRugbCXyooTVlO/jEwTH0chVUUeo/3yhI41G9AcIaMa4SKWrXa6RK8ulZk1CkTnGWKm7qf
L1r8JHIR/ZGTUsqxZ+T9KuA+jIWpD/2kRKB29dhTfVtkzrjOdBUhLADy2JoBTHffmF9gg2AaztN7
dxtKmVzo0YDYBpOzyEWLj+22KkqRYrYEcsNKHJrMLv36Fc6FoWWY24imvFFjKT5a/RhiI8YqazJD
J9JA2LNwdT7JGDi0ueMmdn+VAC0ZTozoA5z35Oc2Uq4AiaoV7bUzNechQ+MjgILsoTuC3r0jMgTx
2isy4BjYT/iZbGtYGA8hH9coZFNLzGbvVNjlyMHNkeGEcOCyG+XJV2m/McgUzmnWKzeLfzr+26+Z
9hZfnQpg5O+1NeWyIEfeNRoAVgYJVd59x/yF963wSFmRFcHdnjGNiK+p2P+M1ksCn8LKwTHOez/r
OXEtPs2ND+Hmccoh2m9NEym3dErIe4Tag11F1EnAOG/PkxPIKGDBRpL4VUW0B/p/sQtUG3FXtf+j
FxAYEl0eMtbjXD9xWIPtDlQcbrQ/SxIE9whlW3SOzO9Od4YupfhWKxUYNOD0024lM6DLmPD1zLNS
Xf8GruJ3Deo9wgmFFXq6okDi3ft0XELIJtETBAHuQIn90tEDmsaXPXbWSBg8UI5qIJiE8dmRCXPb
ERGc5B1XR8SXKO5UDdSAhjAmcIHQbFKHw4/i+ISQ9gDnccand149/fGBuTebK1h/HGF6PuwTc9G0
IpHxT2rEczfIOBcQc8Ex4V7ZtQ+EKBDj+9P+ImhU8RHgk+dIoM8n7Alz+MVcqgtVSyYjJXK2aGrg
d5j3xMsGCX+AWHxcpaK2nPxZ7jP88ddjeyra6I56ZzO25MqC3WwmjqndI57Gr5jKY35nn9zkEz3c
JJOwx6HMpqN1TWCzO4QVoBhTJ9L6pfuhnOqlPxdkSDHTn8E5TcbT9507kVUeK24/fFi06pmIgyAz
TtAzdgcO79T4tahQNs/b3y8R+KSeGLi72xMakdZfeQuEfHu2DQPqt3wVKxnbbuYycUQDr26M3X7z
zNUfbv0Evn4VzA06NY3QbSYegcyO+V2SnpdmUD86Zb+mYVXbrRoDsSY6b5SfUxmj+NBR0uncFh44
Van3276sUSSdTc0Qg1NV8nCHtlgH/8uFlxSSsGMxUEbQUoSZI/4GGEL4Wks3W+POhCwg7j1HbZ29
+NnNXSGqcYXIA07qhF0c/TM87h0gTgzYz+BpSWaMD9f7g3lThwIV5rZ65Fpli5yCC1tSq91DClzw
Mj5/eb8rA/tPBuG+TCJcNcG7G+E31Nj2pfbmQwAABtsMEgpAxuJw2rABvWtt6Vu+qH801PvxNbxv
cO25rffYzivX4ZnG87LIYbhERS4QCvBqkFvQqiBslc5UdxSpjD3kQOghUC9dma9tshskLlUHxFh5
mHDkqH4gauw+vPArr9vz8SOZgRf8p6Dv/c+TgWLXmheNIQTg4UJ/PGLeRdu5QYrYDWo05eGG11yH
EUGxmvz3PECHxfnFhq3bqQybOWFeS9CmQP3cCPlE5LxiQmSZ6S6vaRVOIMXM+gMdO9UV/4otELs1
M1v8lDpsmyHVFfHjHlICno8588AjqGEe7U+vTCF0yUCL06GIVpVR69Cf5iTlUjKdTgNmKkWHXRVW
9xHFwZsUX37+gNLw9xY0p/HHm9vfj+OnmIpHkPrvrMDZM5RSeF/iPUt83+W9ja17GJt82hvzI9ek
lz1fhnqjykQ+5sDlXbEOgnBm452O8efBY2ol/o088SOzpPwdNCWo3Y8FpVJTZzY24tk43/BEMxou
N7WKWjiOTulNr8kU5V33LQSIDsswmfE6VraOWdYphGW7a4pZJjvL/hvlqnAM7Tg/0WxYG/X24Ivk
RB94fN7yCBvbqgmzGlXKWC3/hy+gGNvrbBgt388/RAfN0yE6QrP3PHkPil2rAQzzEy7ZfgML0O5t
OQ953JpSJZzameZQAbqY48jWRZ4uETvJleUmKdA7Of6kZoXOro86RzJyyah3eCrrrURM6iTb5ZXp
mUerZPp+YLJZ5KZ4L7ayvYwCrsRqpEwTz4wwAKXLmQY7MrRHs1ev+FVneA099UXhfc6Ql1qhbLiR
Rxu/Mskq+Nx/uHaV04O3lgEh/eif323jh7Fw/1v4vzZrLAp5M302+U05zAKUGdPaXSEaJixtudtk
8SbdF2u/+uJHonqmfjwnAe8IgAOh84Wwy3e3+DgjI12pk2acHgXRqGkryq3THHgQti3rFZEJy4Mt
MUSDkz9umMVQybfWu5DzCmfR9EwIAh7oY5pCYxmCbMrIk/f5T4avpTmbjMG5roKV1PDQnQU9ZEVo
7B6aD+WEev6JifIwRivwgaC8NTwcUyCrvfgQwhdMjjLTG4B7o+uM30zA5atY1rm7E/pCkA/PlNMC
pmI6UMUdCuKDhf5gqz+zVOrdl9zIw7PVstWLq9IziUpESTZRDq20sZrTp/FfE8jgnsyGpWdVCe5x
g1bcpIc20whNmEi2nPhAMtDaeC28zvKiXpTZVs/MDjM8IOafftMrFMR6h/+x7ySIMHYSZWNi10OP
ZgCKAzjL+FbF4dUv0vFmosQY+nClTsFZ27oVcOhcDI7nfoiJn/tEeF0mwCPab4Y1cwyNk5k4Dc0E
1YJmXZwqkEjezM6ttoKuviSeDprZvLFOFC88QW2yv9YAQ2mj8fmMbsMVJEndGxQ8b1fSHhDiqkhF
4++lvVB4hQbkwAbm09uDC5G+x+JHYEPAUQuqGt8BUAxCsVod+Bq595MdF5UDRwRXkupm4wmYL3kS
+XQcGR3g1TWAjPOWAhtkk/UNiDr3VG4mg7UufaDYPmeoXf0Mh+gnS6RvHKLYrPij8e41sWTj/zNB
w7jgX6jAuNaIj2ERbxg4MVnzK9Sed4s284TEnxOXZBK17kFV9aZauuNZFIvdWEZRFYGJS9OTj/eW
8L9+4LOymFqMIUfnjZ0gbBkYOm+4lmLk44AHK0wJ+RqEAz1uIi11fBb/+GukkyN0dWSzJ2PsuzK3
9VL2N4n+WHx9Sr2fGZ+hqMH3jo1x0Dne2hD8PbaEcuxf3vwikT6OFRTMk5DzG/mEv4JrdC4HwzT+
JgspbI9AYLDmOXanvXAVmkeWVGyiGUvsNLQZJJjelKgkzODo53u/tTFxaH+IIdEbJ11QyUKKPfUM
5i230X4YvxW62c68MOzEOzPhbZo3w64GTGAAyZRytfIXTH+k9Jk22UPAgff1vJlKLlhQ0mfXc76/
bAfSolBfFgyho1333eeTYRXvYQzC1SWi2V69bBxczaQAVldJBHtQCCLMokkr2LNNM9D3tOVjkmen
KVquYcGVYMQPEsH2uz3QSc/hhmPeaRGVNIbUXkWe5SWi3f1Qr4nPpte+QuiksNJRYdf95Wc1o/yi
Km5Frp97v5vOJpSiweBY1lBXfKBtKxUqlIEBKXQIrmQUDXNsDmE2kNx8NOijIuAPYJq+bct1L2Ro
foyjJBrBBw2F55u0Nwx1yyRPwUpSTMOBrvwK+y20lRWck6/zAeehZ3/PxqKNHl9RHvja9yqTqBg+
CKcbm/nbR0GgHTgRRUGvd6bviIl07jPD6pKAoiXxtYupIb4wa5ho5QmV1RjXv895SeJjpWTcuoPB
G41nLNDrKbxF4YlyTp6aqF74nuY0FIPgBzAUjDokbWYhDBRvrrySl7k6jZWaso/NsPbcaKLOfMf0
jBtpLc26TUe0OKmt03FqHtljoGCYhuPWwwBPZFA6b4dyCECJj7NSn+yf3wNPEhX0vLC6m3Es4Cc6
lZ3VWIiicxwKN2RJJRGQP8kih7LJ/OH/y02RU8VB2t/46BRvYcMEWpnnNJI09wL1Gxvgv9MhYoJz
9C7kvykcJEO+lypFnORCjantK7fA6xJLoh9uQ8RWg2RVYgeeJI7ZZzKM4kBk6jkybViLST4g6JNy
1stB1A+DcD2c6qwe+wtURNRYNW9F1tBGKVZnE4qsnuiFFXsXZiG/0FB/J7IG5Sysp3dfg7vxLOHX
9mpbsFs1aNpG8rUe26N3QZqlNcSo/eVEcLJNChafm1Y4YpUJGC8kwlHnysWBAPPkkdSnbZRcn9iY
kJzJjU5oZiG0MMYWM48bTZqKM8YJukz8fBTNgl1JQiQJ1ITVgdEwmTuv4AAAPa/uI17YbURZYeFG
RBwUhaO3aunZXcQV9qDWH9VnZZVAsWirSPRunn9BcTZm6QGJ++5Iz6zyqdQV4t1WhlARxzE2JgH+
lciDesoQUbu4sVQFbMxFwpliaf2ePeIm6/+WzeuIZTkclvdU01DBxDOGTKcU0BO6T6RTyWcC3l+W
qRg3NzcL0n4F4N34BpeeYp0FL7FBCdF3LoNe3w0Cb9yWeHB+GI6/mTEojv7WzEauxO3xeAZVXRT3
7OZ6JRWaUjb93LGtBzIWpjR2ao+Z+jrxoj8BSv3Hdb3wJL12QpVmdftu9ZhRraMA//zdyWF0fuLV
7eYfZGt2oxeHiYJd2JPVXKlasA6t79KPBYsjh49H8/tDEGbCkxTPcKk4vCTePC17/gloDpzsjayw
g234XmP2ExZoLAVJOTauk75DtszLVxbfnUwTZ5EQgbGrYB2SC3qK366dZo6GqBMl/9vquOm6tYh2
WIggCHx+hAitK0nKxwNes3jgUsg/QnAgFzsfLS0R/cLGX9W5vb46KonZet2fhyKMxl0cpIeSLHBu
ug4p/5Ns5iarE+DP60wW/PYUJdhuRXJokOCTWqRxgQQA+JfLb7OkeDbAGF8YyRTLHnhmEIdthbRm
BaL07K1hgllxb3E2nbvuCYF8cf3nUIhsvxY/TlDSI/frvqg4I4lM2ZMwqeaE+O0KIVH0lrKovA/D
bcIKWCZc5NmjeNVQvwBNyi2Qiyw3Ri0SxOqEno0/1n/H6dqCc1vaHZsi8RPxPa7kDTRznl1agLCj
2wvAwRLJ2Iq0l9R2BGV6jIwx7Cw1B0D8G5BW5xu5hEc7NgjcppsPWivg5+C1RTgw3QNgnOw24TW8
RoKd7s+ldHuhw46v5ZJSsf7doRWG+/898hOgLcXtwWIyFuwcb0YsHyG3Xe9QLP9Ew8/RDFsUb4Lo
19UX3nsvXVttbgHq9MlpV4yZYsxwLmbmgvil2orq7BQIuka6G2GVmDn0LOithTsdtWrHPWux7sR2
lVGqUOE13Gt8s5thEUZorArFUNZbDJ7wQiqYXAd5RAnNmbzm9NWbN3VGIqRI0UWsuqD3v1RlOMws
DxdNg4vsXeSQBK1Plb0Bc5vuVcrxAf2xy6Xp3VVAH4dgAAyhsgaVRfGVAQ/FQzP2+T8oXINLOCEL
VL4fpfO3aFIL5CpD3fl9e/gfgBlBl/KguRLCIfxGsDh/RMULcrjgNO79GjEsSvq+MGldLMyize7U
xpPrVQBXPd+jRxlB2c7p9BTH2QYqY13vTqTALLjJeOreWlRLlAwmw6wWD9aTdQBph7QS42udU5qR
tsrukf8DI4J6AIn6U9mJkRmTsHNcIPuzVR/EEtFjQfJUduX+MVrbJQN3TM1CiKg9pkXU6J3vR25c
z+nP2iM3Pfle1n8ynmew289NWZcTrTqD4wqGXmlPwm7pBGtNG6hSvuq2K5Z29uw5lT1bdiyEuavm
FZ9/xLFF60PtXJKrqXd0CAlCvRHfqBAHc5J4aee3MI4upwBvj0b7hDy4M7WA3kC+ec0R0qd094aN
DT270g1UPrJhK1Zj+I3nxSccnpQWQapJo2Pl/wfmVZ6QuEyesf80E6RebUbRiuGin8BQ6pe2UYtU
iRi97DVaebsh8l8+L7VB00mQ0kzgqBOpnKKnTIIPusfj5MKo4xTs93eOX6MiTBt5afu1aYCavC7K
GLeFMFBla7jIRhcepfdsNSHguDuC3CvxB7GaV6ezuhfaHtcS/Jfso7UjFby/CqLK64/zJNN+Ix30
TNgnAeCeCSWwTqSk7Q4nkL6+C0FK8GY1wBGZVQTNuyjm9BuLC2Biyuiqqhqa6W+eS+JLJ12iFkS8
smSPeitM/MKf+fIJnl1h9bVRbopMewyRUEapHkZbl4n1N5yVzfMHECOBXGrVafbt9tCY1+Xn5kQa
yi5Q4m/qjRG4Gmt+nXgVhiwFJhO1NI+jE/k/TqBdbVZVieuIvA9t7RJaHulH1sMC4A0Z+f3yw9V/
k+SSXFQ8ZfIuJiCVTZYE1iSHTwC3yn7mLvUnSK0MZDKkAmdjCc83hpX/bAPktsnx+cIBBPFojDxs
TjyL2XyzG3K7YH5yBgejcWb1mpnyNIeLiitAA4Dap9l0yB8NT1G8WC5HDnyd1GxKaCM1RnEOdvXc
phGhgnVYW25eyRK+QVFBWTbyQvNEMlsVF2hRUFnkTWR1Tl3VK/LkM/a++R6/j5d9V/P5MOJUtL5G
ABiOPWHQGoG2OQdVyCCSjR7OpCqmE5QMP5O80EtlnZgJExeNUbZl5nnng08FQF0VXQEqL1xhi19d
bh9W/zA6bjjodOVGMhHRalQjSi1X7WW+FsWTP/2i9c5g5f8PXxo19nagDebcEZsyqpo3FZmdeZ17
8g9uNLVF+ssF9LQBGbrAk3l6Srg3G9Urv0Fq7Q/SqL0N+bDyM4GW4gLHoEEURu2ze4KPhRKTKyvg
gsKz8E+XlcdILvHQrceUhEWqbsFg7HHj8IwmrgTSEHYaV06C9ObM4Brk2bZFwP8y8NGMaKCewpGk
AZeEApqwX4ayLrPFNvXkzTBMjkTvh4e954gUCqmHaLBCD9Rvn8UBpDMwqfQIFAJlh+msDRlhk60s
+ZTwbrfLmtBTlX8exF/pQqr3NCU7y6mxsb8EdF5+qQgJjQOUQw//Pvf2g6Qel4rUhJ8lVTVYk/iR
yZoWdoOON/Z1XyEdVgHDBrCKCf/jTf73fzOd6jsmZr+KtT354a46FMjeQnHy4OER+RJxqafKDf1Y
xhhPLaT66iy3I+GE2hrsx5PSQXKIQOrZ8YydtiROQDtNl/BW+sbMZnHx5j51blFRahc5nqu12ylU
aOEbkizgtcan2kf88gwQPcHsHFEHzI0OwGYeXmKVde4Kv5u6yBuHeUxLnlfv+N/FL5iM2xjCBKS1
1BZTwFe3D1bBh+sA85JeflgKoeWHJd5FPqmIX6ljApcRJUuPX3Sf22zzc6u4AE1yNr306FlEsqR1
GlrK/u3jVc7Uj/8tFhTaCNR1kQBuGqvO/qpJ20ZVC3I3V7CW6/UxMTTQUh3yavkSaqCPMuitevNy
lx8C3gAP/jgPHUmMj47E1fKpcUfFMCPDe9QAa6MBUAP+GiTcxg0uLutkhzwDPCKkS19YsCxTTvU9
5D8diRTXayl4ePLvhrG4qVxcaW76atz9IzqTznUSTd4CPX/uPucepTrnnA/jfJ+FzuFzKdub9kQJ
5RP2cW3JWMee8zFn/obDf2joYoGZmo4Qoc4uMnBBkP4fXgN7uB46y4NPobs+sM3F3ne9byHy7k7L
vW40ERgKGG9/iFpzbD79bfuTKcm9aQ3jYkczJPMtuXMgbL8aRhh5w1aRM3ftzfpo54aO6Mim8Y8A
WNHEJeIIB12UtS8oUjqjkxKP6/f2lWmHaeFf3Bc9+yN05shJT3DV/AfC2zNatpLx7rds2Lc5PB9C
j6Zcg+ds7wyG49yIbc6jrUc5pcSc+GrsPYkd9sBJXsFnm+4wsyIOkMjCEb+eFMOq/rCYPbLN01yF
9XI6MBDu/7GS6c2VpSRDYcsIA+/tOI7olPF5VUeJjaI2TlFOAkfa5VOLQOHyNrewjfJ4hGlav+tN
RGGqav00z1pPkM1g2q0g051wjqsVII3fh3bgSa1nDzhwZ9Dr3S5YzIW8hWTIBs9aeoeDZ59YzODA
C3KAbyjpq+M7mXjs2MurXc8tHnECaQ7nfJQCKeQZO800986QqerTY/QKp9LCpuuLiFTPBRWpXVFe
ETUNFya1ckKGxyw2nD4acA1OtlS0XfVe9wSgW7urQ7cZHgQPXccvTtHgBIVIICpurtz7RUNVDG+X
jny1V/pNetFmnqqLy0LvK87iKMTihhs2OWcXBVKcPEcGV1VtAUhg4g8swsKrCCRGD/qYZzTmdj28
jhisM9xFyVtC9V33KeUeqsg3j4SjM+gNgn8nCknctVM+5g0AAJ9RMcp8aTFwQDEPGrDdQJe1zC9x
bNHVqDJPZ4TMPE9sw3Lovp+FFkY1auCIdj7qF0WzdwNf27YoUYxYjxVvbHjn8m9Zp6oS2hl4PHqZ
DmlNYkvJLY3IZtJvC50dJodE21PnH5rOPtp55dkfbc/LQ7PJqIFqMk0/ZZKxmpEXExJg8CAhND12
RFf9YqbLgw4unNKpvAbyHym0aUybsDvbaHr2fwdDUguKutaQm4jLiuza7upi/aU1YGLI5lc4r2t5
5fVBrxnvnBHKy8P3o9l0uI8cygJgFEHM1MCE9LlMazGxiZF7E1bQXv6UdWF3mtHeq+2UH68rpTti
qbY6BTKyCJ+smMb/1PMFrUEkf84QZhj3YMH+AppCASSj4Jv5cHWe/j1ieV6RcvsNoGVYxQYJL/Ku
NhjouUvnaH5jyakKzaWA0Io/INDj6PiKQvEE81zdS2dk3ZagZaGWp4mRphreF6sbvn4hYKsF1mug
LG1x5M6KUsmKzOcUUxSeqiB80D2DQc00GAmeVkLj5FpFM7JIJLNSYYojUiwdbS0Q11FA6L853att
fBORGZfYCRhgPRh5Spviqc8AOT/auYQI1Tpp2Lj6MO61dQKpPXtxogfaLMlAr+G99830AT9Qr3y0
m2qahBfQrNpOzdokqknxXxisehfXt24q4QiFO4Qvb9kr4Xm1gclqDA7ecp3Z0gFCAgzmjJ/i/2w2
vybOZ4haObWR7b74h3FMVG6GtRDQEhqfu+GEpMdoIOicMRjrObFLJ00hNU3wM9aceZHYCp1FzXg8
j8S37eFpWzxkundzJyZsj4cMTlBibYMX/XLViLX8KoTsVvNPEIn0fNCQUxeRVJ1qeXQsWoMIHlQJ
a3exMnURrxkXWp7a8yRdwP9cd5nNnssMdhEAIhk3CeD2Wg5NdsEJBzk78bVovv9W4NPu2xM5G2qI
9nHvgP04qUoQlFFxjTkmxbQzpx/sJXMZkSnS3BvyLvDKutf2H1fHE6e0n4VtZp58ZAqI6yJFJrxO
CxidRpsXOKdqwXtH3KFHUYKINRLKwRTqwBAGfiFUptSXM1LuBBBksWb+f/4gp2mJkpNcuqd0DMXz
JMqVqkI8xlRksCS70aiLc9jZmepOsljiGXOwblkC0FE50OyuzEeevPEuWTH8JctcVww2hTw97mEE
Bu5Ng1P7ZwnwPJW77irNLZjatQj3428lrDtwqw0mMMRwkqm6sZnhFY32Wl7O737B5UKKizMtbUZx
SsXqtZUAc3mQhglP2fQO+EjGHQ59QoVa+WajazB4mpjJiy/DudN21NHTopid/JHu1SOhRrEgXoww
wvYrQGuxgDwbflT/VXhG6fjOB44Vj7sSDVIdV+Kst+OB2v60DBvCXi+FHwj4t9Wprqw2qOvyiTtM
xSv8XTb5Boezh7EgAYGN0FCgKcriEY5W9/GJiijb28zedOy6OM+LGnQsaO9Z4s8JNWqSqo537LqA
CpbFLxcXvOwk3hl+GlK5L1qyaV8qd8LcbKnrBR8CB/rIQzPFb3sjcb0OUE74BiFj6qfPMux23pRf
hADGdqHHDKBzZ5Su2yXNjzT8yzgLv+VA09UZRohL1vRSuGBESCcq+0wE9gJsVrYH/8tXj8L9NFI8
8CTu3mU6w/4gEQaG8a4uDiPjAcVX0socUYWZt50fBOpdcFNhridHAI9iNRO/s7iI0gX+GS9Sk4Fc
ISlDeBCC7U25rrvZtjQ3Grzo6WvtTrVwzqzybwPXnkcPUiLz7KjUp6ECQfgk0QLxHyNaJvVqIiwr
ukmRjvx5YfrpjsQf50B8tfp0yugsmJMDd/Xr4fm8SnxJ5BVg3oYToHb1Tdi2CkrxmuREcAVLutfG
i1Wk5jcFvzdvxxanPsMi1FffdGPkdehuWUeHtCjfYTRSSC52XoF1k58EcljWnz8UK75jmm7XR3WI
oictSaWI9pecSSUTg4ZinBtzuxKROBi8qdnaDsQUwZZpxDF1g7rMxf0QJ3szbWWbZEErhBrfz4AB
AXdguvjYSM13/FS5iIHEPdp7ZEnf2eWVsGyfQVS0dYoiAA2N50EJzBkGF0FMtb/GfTvKnj7RnI+v
7a7dXUGE8GdrNslkaaUtDXW9DeH3DO6BMAkb2NLkOlByWFDiJ07MU/dLKUzlCNZFUhK7cuAFNnm9
2Rv91NEeITvGB1H8tQvxwLnpMkBjUzjj2zWVPg4HctwVCWV7dl2H1q/58kPkv+qyBq1wwUrTx1us
ocarv1CPISIT3mqoi4CMdVEH6ik7NzD7CRwXn/cyzza67YosTyq5tnpnhS0X9QYyKjqj0jx2d5t/
zJ0mIRSR+dIyapFdskXDdCxyC7+Q2yTgQFdjWxyRULgu1NIz0EAQqhNTYC8iLKik10zjprdiXTrw
JqtfqXn6XHbO5Do59i/qQAo2Ev7csjQPmTrJW3rRcC8eGXLA90QululvZsti00KZA/+wf+PDUUCw
c7iRDTfW5Yn7PvgepTB3P5/Kds8QyT96KsXRHKy8oHkstnUQ3MpT9YKi7+CcG/bG1JRk/Cy0veHx
31PkhBQPsZZ/ruSFhoTon/VcUkIk3U3vvAZp0WBiUWaOFZETpOmbL1GjLDgJwK4/UdcFgYRYEuzN
AATCIpK7wEGe2RUUMQCBOoEVoj24EpKR6qjP2mdK9V1fv9pCXiZMNmbuZBCh8O3gQNQXAMrBOp8p
bgCJo0sAtbUC6gl6nRM+mz3oAgK16GT/BRu65fN16OC8/Y51EncoDPZ0Ss1n8G4hqOCIzQy5B0cR
Aegk7Bm2umrdSB87RHW33IJgg2PVm9M4NNDjbY+s1p7e3FL7DnViyqF98Xm/I3DoLfCk694g2gd1
ilD+QK69N59zq6PX80RwPvLUnuook/D+4SUFCLDty1I9aFeU/uYy+onO5b448Wfb2yxYwGXgId9r
W6Mjm939WaRObpoLfg2f4uFC/XElx/U8tVH5Eam4qXzIW1DTHDE9ins0Tt/A+t7c3PqHWbdAcBuZ
f0WfyIgGU5QlZb4eCGEn7fm/8IwLH9HRNiSrlXS3Fwj0YGaPVkykDZVOXtOUam5rMWSjC39nHr0Q
wS2G9XlC8mHGh99zPVZ9QHKr7V/nMfTomJ3dWKcjQl0jnoAwwx4lJGMWwTxWcC6y2XeZufXWp/Q8
0X/bG/C7TbZflvqlXM4cw/yZVU2krS/gOuUY062bTBrD1mPZnyH5Al8sxxDJplcdEc7hrsr3fMjI
t6ELCooH1N6FOFuAoz+gyrnQot7pEloCZUqRkrEcfYFzATgkTmrm32hokCxxIpWJg/S+vGpyzBRE
ymKed7JtywNo+5D2474jRRJF6SGpolbJVyJZSpqTh3hQF2b2VPXJrLuqb7V79P5mirxVj6cB+fmM
CC6gijs+BG2uKx/iGRYkFiT0j7YhCUWqNHQ4NcsP9wx6+AJCWqEz9Z5wDWQzzitK0eOCAOFr5CWM
Ui9wezPO9i182UofMeSa9DO/bO2Pzt6mYWraWgAhP+2IJRpUJEDZxJJAL14glbnMQFkSf0xHgtlK
vXWva5bF3fJ76dAD53PTZ/EuTqjMD23mUbGky+A/7zgQGdVf0EFeBS8uCCUAulC3sjWRVUl48ou1
LkZJYp0Clj5m9qPvTPyRpa2kVs2Q/n1+ux5y06eS/kzndXffixuJXgdR9oOg2JStIeqirc5HsuJL
EDphX22k62KG6GEVg3Qb8nXs6UekSXu/Elwjv5+Xn0wERGkSmbSbsxK2nS+QUEXv+NjZP6Ys4Vkn
CMjqdk/IEIctL0LhtUHzUjg+M23Htlo8XS19y04Hx8bpEGM+hrwFR6CzZD/aEPB9mkQHidE/a7wc
OuLjcFBr6F21vmcINdTKYBTEMe3DlHEMbBcVPX/tjLkJco+A7TCdwQ4uKU6Kh+kKXoa1RtQCrk+7
hI9/bb02TB23t+uqOejuBXfwErHp/0SiRSTdDvhqsY8RJ2JNNg/gMvaTR+9RXR2gyand1nLTfNiv
o1HNDl/7k5UZi2dJpNI2jEOssLKm/w5Ovl83NU0tpuS/XoitK3Wg+u2apin7CVhaju1R+zzCPqpK
RtrwM3d+Nd4H8cWHXQSQ+wGDQsbhpc47+0MPP6mbVve1Npglv8jTNRl4O7ixuuk+Zd68sRhE40e6
mi4hPdi1WmlB2Pju4pCTUpbmebeKB7YAVidD+BuyFLEvsMET5KJQ1JxcAZPh8KI4BmKj6eLW8CRf
FpIsINUqHXxSJf97ZGLXc5/GgzVLcG+YoLvlwcscye5gxF7dnyLiFAOFyniXL6Aa1NLtOqrzLiII
zQ9sEfpQ4sP7aCf0Nlg2dpw6HwjSCSXYwGIbLFjmsqinNPNlXdRyX/EHFIS9w4L4+farg+m4U76K
g+ZDXrZKYo2a8cxj9gdmIC4+lMEm2umPq7aV3sRiW25LmVj2mV+t6q5c3/kAvvXhm2nP2hoe70Xq
UgiFpvAjYQW5pNFjhrUGkJP2/xjXc8b2EE8VGEymYcddMqekIDCyvWn19j/DNLPCb85aX5AM7rp0
z0iPr9zmyBnLpG2Up/4+XQfVJnWU0vnp1j/V+0efzAfb8txlmU0+dgUG5qyEubmBlpZUkhHshh6N
hYWYBxwH8yYERO+/B7FgggLMgmOY6SeziNG128k5STtioH7MD1Cuon2aT9LPEhVaU/A3wfyBOq9D
wMZrhkp6bhuCJpldmouTWLHvZZuPAufkfYtsb3y5i4UMtdTvcNUuKnsfQjIzp9SJpxnTJc+cHD+Q
haBeg9ENmxkTQouw8Oc744OVcQaJ55VUtw4KCF68AdfASmuHUFKs2S0Sa1KSUfHrsCQqmi4I/TAZ
85vK5zHwggD0m2uZL6VjHJIfiLSiBEw1Hvc/gUnN6WUu5imQoY//dBEf91fNWe3vySgiH1JyzNto
VmUgXsIRCsHbi25r9Rc7LDQtAOkf/NbiaBrWrWTXHi8F8F3M9bixNRyMowfeaHLRg1MQH4iZq94/
pLyQ33oWFfgz6itVpEA7L6ddJKI2lhE7rkEiJF5LMekGyucGLd++Rwl9CXJwt0zWqZIle2SOh3e2
+42NrnUi7vZ4x9S+tXF1RVoxSQ6p3z/GBC6S5ncAUM2KnXGEZOjhpEI+hzVzgsaj7gBwQobR0Am2
87qwDncliCm7lVs6zMppayjL1AyI+qdaTZJ2mSi2Wnrmo3TlZhRgGAjiafBcxdrd5bKEzVB/aXNn
srvmiYUM1+yicLtS97GxXF8tDqBuID9Ju+J5/HNSGPhROK54ogVzD96oKg7pSnB99vaf1iB8UvJc
HQVfGIT4UVKzMmRRHVVLyWI/5nmPKp/X0Edw0AIZzjnzKnocvLp8TMtTw3jfKVLueRI78RLeoK5c
hIL23aY6P/Ex+1PN9DJinOBvyGcPa2sSsuz8gFvtPpJlHKQdleT0S0CjHOqKfRvDz6LNcc/Ta1Do
5E6mj52Oj73ANR1NO/z+5YAYY19bUBmaXXjStBfU3y7qjfjEAGTA3gZam5L+N2KzcO9+ktSE8YZA
s9v1/m8S9mhXz8LS3kX5f/e9A46EoAu6zKsCPA77c0KQ6TTx9mmfXO89Et4y+XpNfSGGhF+zWiIj
7+6j35YzCkx+859L5ez2KMLhDzV6ttkpv9c0MhwiTYyGMxgHGlKUhVCp6aPIyh8Kid/imez+jDxT
bCsSk+s7RUnOKX6MUW+RwD0yvfA0+PZeZHLiwx3Sr/w9seUDwFhDaTDpMoXTWAAMoujyjqC3JIX2
Js7i5WBWg2yrY/6jSXCLu9vH6apRBPZl/RmWCK47dQckL1fuvApTjO8RmIeO6KOndhX2EIZ0lO8J
21HTHTI67J/CwhBp8Pjg2nx4viXSO6X50r3NQgC6etsiJc4tfsNBrB15ICxx+ZcXMTMSAdDRlfmZ
t+T+hmKfr8DkLSpJExBNyS7wHK2TmX2xTNCasBOAqN86i7ADwPlf9q2yPyvH35ASFIj9CatYiI8q
Mtgfbh7XT3oR65ZHQpDLW27puDD7LsPJ4qNc8zenlfYc3nKUekiwKbjT2DE3zgviNFIHtYEsIk6w
cw5Tk+yeeRqLu7e1Cr1yPc8qfS6X3G2n7WOaaHRai+s7kv8WC3Bl1cr5FqaGAwbihPksHkdk7jkG
8UAgnrFtvpHAIEs6rI+6pR3Xm6TQth+6K0U36ASVXzZ97R7C9pKeToL2B45PS/pYOmUy0BYQsOge
+RJbQfcY/y2+QzSGlKwkzBfid4+peHe7ufAomNX5HJKrnkOXWUixagPUPqZ8uZcUEnOeFH5R2e1Q
tSdkQdOWjleQA1yQqRplAhe8mb4cdOtRDASVsr1wUcrhEw6OkUf/PNUauOupMkENtUenNBIRwJLQ
INTswSuqa5JvOKEnFu7JICKSUNis2lSrnVIX++Ol39IknM9v1A+C6mcIeOX2k8JgzZRIDQbX3uqH
NRKyXKkCgtOe33USu75QhXgEa+Q7fvkh/W0XcXIv65cuV0wSTiCK2IcCteKkDxgC3cpYS5xYYdfG
1wvrcFOKaACfttubQr0nNWisrtMuhCnOSUvgrpyQ7wj2AKhj6L7hqhcmJDatAhvjd5jWOPO4u6MO
dpJb0QyPMDHlJQUoiRPsDFIcKlMYVLZtKgZc0BK+dGS12tYdgUOHln0jV4SvgPwHltssKFB/m9vW
rfjvyP0lQBuXj3Pc3lkH+hz9ISiORxvP4L0HjVRreZfk8ururKrjnPnm2nBE64/vSRhKHdXKSije
WdCCQUeBNZNfKYdnbh0/imMvNNQxnrgR7adz3V+WtZy85hiLsBPY2FBMvuL68LSPYcWZrfuE8lSJ
0Vx5v4XS1pKpLcHqi4QnUkZHHZbySCQ5/zSBO/6zNaonr1k+vgxZ0iLZFpRgx3uvnt41pLTpKVzf
EgOZPT80Q3ef4TNDld5RDIOreQAhh7hV7ZpFseiAE2ibJokD5rem+OqiaPjN5dOZ5EVlGeYlzht+
eg2CmJB5pGAHApx51MYE+aLEne8jQ1Pxkn7I2duRneikin9b/8orFYuJg242Plasq3g7XWcfxEcC
7EHCfJFwL0OfZqBREwDhwbLqDy4J3ESne5MzKzZz0QjpifKOmxO7HHd9ybX1qx0asYSUF/xxixAZ
5+8kPYdiYXuM0seJoPd9ppO4NtZ36t4VXzOnpz5mEKwttC6tfvTzzsXwvA+yM3Xnb4bPztI6+TQ1
iRHg8oSbpsKLem1Pt7jcPHi/0ayr4+Kh/8yTOehmUF1vAVWOHYmFg2ce1/twsXmOwLzBJd5VWJRI
xjc4RVZMFUg3bGS0o69jKmej8E6VmM3+hnaLhMwddg1IBbfyylUkF+TSKlVmhgrXJ1WAi6DrlRPV
3YrWhK/O6Eps8fJr7qKVTgUIV9qjYKoblPdCiQNnAxD9bdFL/1mHYZ83zJeRMipjBpl+iOIbNJ+J
SGxyuZc53mCQ6iLWN34yUrdeqHnGwVbIROaIyb66a9joueurzlOQMXVAqoith+AEw07u1uM4Z5Tn
R7akf4OqvOHwNXplsvuJQZuBqjAqwqlGpZD3TZoT+u92lG9xdOlubt7Q6oLMqhlZTbfj2gbOf0/o
pdkvKgbxWnfOgkTamnYXwp0LBUb+CKZVK/NkETuuRBLV0sonl+cYz7bwDwnBZ94ZHGVUOhM44DAc
AW4Fq/COn3FmBUkMxpwwuupwtbavec5/rJt1rvSxa838BNXLW/1jwvKQ1XDN2NbZbXBArV+fTMTc
JoLZvZr3LtssCV80B0WpITouIhLpZV4e3Z7Ps7wV70TlUXE1cfYZcKslZSaMBAuPSDd1JQkmvz0i
m+gIjWK1HWxIbLfvmHzhgrwxYh2Yf/Gk/8PJOogz0kwH/Nqe/JcuZAUgsPYemBscwAERqzHeMX04
4LY29O2sKdGWbyP4tqh6HuYR9SEWSj7z7ErB28TE2ya8f3Gy5zLTXWyNbYt+ixExTa7idWpFXqfZ
Bd1d+skIBf82eYe5lxAH22Be9t1nOCnLUURaDGLADy7t0T6jrxnAIyx0XYqYZGP8bgESF3P5lopA
RLf7MTBkaLdPl7BrSqE+5fuexOcfQoNM2UElzCvhbyIb21JuopyCMvJwaNywfkNQgt1MereM5b4+
+5xds/r3bOfB10/5wuWKlkLCzHVWCA2evokIBpv6cL2qRDSFcZnzVpUIUFgGurImQ1q6/8GLVgn1
W6A9u0xVZKgsh8g/KpxSHwLT+LYdrPiSjCvGjj+HV3yspzZoyUzX3a4+PQ7hihg4RsKUCSMDSxxS
Q739qPgMXwNeQV0RIXWIF4uJYot5eKM2R83D+VRK06gMBKnEJxQj8gZbFnUakmBRcj2W04TBp0oK
45sU0RXW2wdwptl5k8vU+lnkfuVk/IoYGg1bIZtaWiXfKzkrM7D2l15xwn/uhh/O6BpFIvpMx8lq
vgkESb25jcd2SO7lpeEBmvWKYcJ2ldPlet2nMcOFprnd4M4p4uTI803clfgavHLigomgCW78qAZd
A1Xat7l0RaGR3Fih3KYp+4j2841PYRR4+d4eCjbhZTKvCGl92A7ebgN0sSGSbpZ74CefKmKcfxIN
OgxhkGhUIufwqHYrupYQoEjBqXZmasulBrWcVfFqWGkWavSH+7vz1hA8/7AboFGxDtREPbROwB/O
HjX/TGKFFJ9VAXf7yoEoXIRlQdtZGw8MDJlMH4ELP3Usi6hYDwJ0hFqXF8naSCmQB/3ZWBPkpbJV
rLVqQDQaaMLHuDgyr0Ej/Cup9ujJMXAvJbgZHPZABUq7g0wo6rzxAGmciWPRNA5si7cIxpDuZjt/
HhtMu2QTZdgWbSjslN7qpcmwYPcDmDPp9hu2yNEjwFtQfRut+RX2LKnvw1NjLrH9wXfFFjnXFOGW
LNvtdIfUQxv8+TjDRCGZyvR1q5TXnqADzBO9DUG7UfgNOPVfiNthUXpH5zCi7Bg+yj/7iWEhP8O1
e+r+aWw3XVh1wfmCQ9HpnfOCb20TNts=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_freq_counter is
  port (
    done_o_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    rst_in_out_reg : out STD_LOGIC;
    rst_in_out_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    done_o_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \freq_cnt_o_reg[14]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \freq_cnt_o_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \freq_cnt_o_reg[14]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \freq_cnt_o_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \freq_cnt_o_reg[17]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \freq_cnt_o_reg[16]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \freq_cnt_o_reg[16]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : in STD_LOGIC;
    txoutclkmon : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[15]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    \repeat_ctr_reg[3]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \repeat_ctr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    cal_fail_store_reg : in STD_LOGIC;
    \cal_fail_store__0\ : in STD_LOGIC;
    \cpll_cal_state_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cal_fail_store_reg_0 : in STD_LOGIC;
    cal_fail_store_reg_1 : in STD_LOGIC;
    \cpll_cal_state_reg[13]\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_0\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_1\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_freq_counter : entity is "gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_freq_counter";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_freq_counter;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_freq_counter is
  signal \^d\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal cal_fail_store_i_2_n_0 : STD_LOGIC;
  signal cal_fail_store_i_3_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \cpll_cal_state[21]_i_2_n_0\ : STD_LOGIC;
  signal \^done_o_reg_0\ : STD_LOGIC;
  signal \freq_cnt_o[17]_i_1_n_0\ : STD_LOGIC;
  signal \^freq_cnt_o_reg[9]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \freq_cnt_o_reg_n_0_[0]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[10]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[11]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[12]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[13]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[14]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[15]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[16]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[17]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[1]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[2]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[3]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[4]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[5]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[6]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[7]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[8]\ : STD_LOGIC;
  signal \hold_clk[2]_i_1_n_0\ : STD_LOGIC;
  signal \hold_clk[5]_i_1_n_0\ : STD_LOGIC;
  signal hold_clk_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal p_1_in : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal refclk_cnt0_carry_n_0 : STD_LOGIC;
  signal refclk_cnt0_carry_n_1 : STD_LOGIC;
  signal refclk_cnt0_carry_n_2 : STD_LOGIC;
  signal refclk_cnt0_carry_n_3 : STD_LOGIC;
  signal refclk_cnt0_carry_n_4 : STD_LOGIC;
  signal refclk_cnt0_carry_n_5 : STD_LOGIC;
  signal refclk_cnt0_carry_n_6 : STD_LOGIC;
  signal refclk_cnt0_carry_n_7 : STD_LOGIC;
  signal \refclk_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal refclk_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \repeat_ctr[3]_i_4_n_0\ : STD_LOGIC;
  signal rst_in_out : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_3_n_0\ : STD_LOGIC;
  signal \state[2]_i_4_n_0\ : STD_LOGIC;
  signal \state[2]_i_5_n_0\ : STD_LOGIC;
  signal \state[3]_i_1_n_0\ : STD_LOGIC;
  signal \state[3]_i_2_n_0\ : STD_LOGIC;
  signal \state[4]_i_1_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  signal \state_reg_n_0_[4]\ : STD_LOGIC;
  signal testclk_cnt0_n_0 : STD_LOGIC;
  signal testclk_cnt_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal testclk_div4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal testclk_en : STD_LOGIC;
  signal testclk_en_dly1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of testclk_en_dly1 : signal is "true";
  signal testclk_en_dly2 : STD_LOGIC;
  attribute async_reg of testclk_en_dly2 : signal is "true";
  signal testclk_rst : STD_LOGIC;
  signal tstclk_rst_dly1 : STD_LOGIC;
  attribute async_reg of tstclk_rst_dly1 : signal is "true";
  signal tstclk_rst_dly2 : STD_LOGIC;
  attribute async_reg of tstclk_rst_dly2 : signal is "true";
  signal \NLW_refclk_cnt0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_refclk_cnt0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cpll_cal_state[21]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \hold_clk[0]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \hold_clk[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \hold_clk[2]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \hold_clk[3]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \hold_clk[4]_i_1\ : label is "soft_lutpair60";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of refclk_cnt0_carry : label is 35;
  attribute ADDER_THRESHOLD of \refclk_cnt0_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_4\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \state[3]_i_2\ : label is "soft_lutpair61";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of testclk_en_dly1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of testclk_en_dly1_reg : label is "yes";
  attribute ASYNC_REG_boolean of testclk_en_dly2_reg : label is std.standard.true;
  attribute KEEP of testclk_en_dly2_reg : label is "yes";
  attribute ASYNC_REG_boolean of tstclk_rst_dly1_reg : label is std.standard.true;
  attribute KEEP of tstclk_rst_dly1_reg : label is "yes";
  attribute ASYNC_REG_boolean of tstclk_rst_dly2_reg : label is std.standard.true;
  attribute KEEP of tstclk_rst_dly2_reg : label is "yes";
begin
  D(16 downto 0) <= \^d\(16 downto 0);
  done_o_reg_0 <= \^done_o_reg_0\;
  \freq_cnt_o_reg[9]_0\(0) <= \^freq_cnt_o_reg[9]_0\(0);
cal_fail_store_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFDF30331010"
    )
        port map (
      I0 => cal_fail_store_i_2_n_0,
      I1 => cal_on_tx_reset_in_sync,
      I2 => cal_fail_store_i_3_n_0,
      I3 => cal_fail_store_reg,
      I4 => Q(5),
      I5 => \cal_fail_store__0\,
      O => rst_in_out_reg_0
    );
cal_fail_store_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CO(0),
      I1 => \repeat_ctr_reg[3]_0\(0),
      O => cal_fail_store_i_2_n_0
    );
cal_fail_store_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222000000000000"
    )
        port map (
      I0 => cal_fail_store_reg_0,
      I1 => cal_fail_store_reg_1,
      I2 => CO(0),
      I3 => \repeat_ctr_reg[3]_0\(0),
      I4 => Q(3),
      I5 => \^done_o_reg_0\,
      O => cal_fail_store_i_3_n_0
    );
\cpll_cal_state2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[16]\,
      I1 => \freq_cnt_o_reg_n_0_[17]\,
      O => \freq_cnt_o_reg[16]_1\(0)
    );
cpll_cal_state2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[13]\,
      I1 => \freq_cnt_o_reg_n_0_[12]\,
      O => DI(3)
    );
cpll_cal_state2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \freq_cnt_o_reg[14]_0\(2)
    );
cpll_cal_state2_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[2]\,
      I1 => \freq_cnt_o_reg_n_0_[3]\,
      O => \freq_cnt_o_reg[14]_0\(1)
    );
cpll_cal_state2_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[0]\,
      I1 => \freq_cnt_o_reg_n_0_[1]\,
      O => \freq_cnt_o_reg[14]_0\(0)
    );
cpll_cal_state2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[11]\,
      I1 => \freq_cnt_o_reg_n_0_[10]\,
      O => DI(2)
    );
cpll_cal_state2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^freq_cnt_o_reg[9]_0\(0),
      I1 => \freq_cnt_o_reg_n_0_[8]\,
      O => DI(1)
    );
cpll_cal_state2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      O => DI(0)
    );
cpll_cal_state2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[14]\,
      I1 => \freq_cnt_o_reg_n_0_[15]\,
      O => \freq_cnt_o_reg[14]_0\(7)
    );
cpll_cal_state2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[12]\,
      I1 => \freq_cnt_o_reg_n_0_[13]\,
      O => \freq_cnt_o_reg[14]_0\(6)
    );
cpll_cal_state2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[10]\,
      I1 => \freq_cnt_o_reg_n_0_[11]\,
      O => \freq_cnt_o_reg[14]_0\(5)
    );
cpll_cal_state2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[8]\,
      I1 => \^freq_cnt_o_reg[9]_0\(0),
      O => \freq_cnt_o_reg[14]_0\(4)
    );
cpll_cal_state2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[7]\,
      I1 => \freq_cnt_o_reg_n_0_[6]\,
      O => \freq_cnt_o_reg[14]_0\(3)
    );
\cpll_cal_state[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F888888"
    )
        port map (
      I0 => \cpll_cal_state_reg[13]\,
      I1 => Q(2),
      I2 => \cpll_cal_state[21]_i_2_n_0\,
      I3 => Q(3),
      I4 => \^done_o_reg_0\,
      I5 => Q(1),
      O => done_o_reg_1(0)
    );
\cpll_cal_state[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^done_o_reg_0\,
      I1 => Q(3),
      I2 => \cpll_cal_state[21]_i_2_n_0\,
      I3 => \cpll_cal_state_reg[21]\(0),
      I4 => Q(4),
      O => done_o_reg_1(1)
    );
\cpll_cal_state[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => \repeat_ctr_reg[3]_0\(0),
      I1 => CO(0),
      I2 => \cpll_cal_state_reg[13]_0\,
      I3 => \cpll_cal_state_reg[13]_1\,
      I4 => \cpll_cal_state_reg[13]_2\,
      I5 => cal_fail_store_reg_0,
      O => \cpll_cal_state[21]_i_2_n_0\
    );
done_o_reg: unisim.vcomponents.FDCE
     port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state_reg_n_0_[4]\,
      Q => \^done_o_reg_0\
    );
\freq_cnt_o[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in,
      I1 => \state_reg[1]_0\,
      O => \freq_cnt_o[17]_i_1_n_0\
    );
\freq_cnt_o_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(0),
      Q => \freq_cnt_o_reg_n_0_[0]\,
      R => '0'
    );
\freq_cnt_o_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(9),
      Q => \freq_cnt_o_reg_n_0_[10]\,
      R => '0'
    );
\freq_cnt_o_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(10),
      Q => \freq_cnt_o_reg_n_0_[11]\,
      R => '0'
    );
\freq_cnt_o_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(11),
      Q => \freq_cnt_o_reg_n_0_[12]\,
      R => '0'
    );
\freq_cnt_o_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(12),
      Q => \freq_cnt_o_reg_n_0_[13]\,
      R => '0'
    );
\freq_cnt_o_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(13),
      Q => \freq_cnt_o_reg_n_0_[14]\,
      R => '0'
    );
\freq_cnt_o_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(14),
      Q => \freq_cnt_o_reg_n_0_[15]\,
      R => '0'
    );
\freq_cnt_o_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(15),
      Q => \freq_cnt_o_reg_n_0_[16]\,
      R => '0'
    );
\freq_cnt_o_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(16),
      Q => \freq_cnt_o_reg_n_0_[17]\,
      R => '0'
    );
\freq_cnt_o_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(0),
      Q => \freq_cnt_o_reg_n_0_[1]\,
      R => '0'
    );
\freq_cnt_o_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(1),
      Q => \freq_cnt_o_reg_n_0_[2]\,
      R => '0'
    );
\freq_cnt_o_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(2),
      Q => \freq_cnt_o_reg_n_0_[3]\,
      R => '0'
    );
\freq_cnt_o_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(3),
      Q => \freq_cnt_o_reg_n_0_[4]\,
      R => '0'
    );
\freq_cnt_o_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(4),
      Q => \freq_cnt_o_reg_n_0_[5]\,
      R => '0'
    );
\freq_cnt_o_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(5),
      Q => \freq_cnt_o_reg_n_0_[6]\,
      R => '0'
    );
\freq_cnt_o_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(6),
      Q => \freq_cnt_o_reg_n_0_[7]\,
      R => '0'
    );
\freq_cnt_o_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(7),
      Q => \freq_cnt_o_reg_n_0_[8]\,
      R => '0'
    );
\freq_cnt_o_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(8),
      Q => \^freq_cnt_o_reg[9]_0\(0),
      R => '0'
    );
\hold_clk[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hold_clk_reg(0),
      O => \p_0_in__0\(0)
    );
\hold_clk[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      O => \p_0_in__0\(1)
    );
\hold_clk[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(2),
      O => \hold_clk[2]_i_1_n_0\
    );
\hold_clk[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => hold_clk_reg(1),
      I1 => hold_clk_reg(0),
      I2 => hold_clk_reg(2),
      I3 => hold_clk_reg(3),
      O => \p_0_in__0\(3)
    );
\hold_clk[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => hold_clk_reg(2),
      I1 => hold_clk_reg(0),
      I2 => hold_clk_reg(1),
      I3 => hold_clk_reg(3),
      I4 => hold_clk_reg(4),
      O => \p_0_in__0\(4)
    );
\hold_clk[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_rst,
      I1 => \state_reg_n_0_[2]\,
      O => \hold_clk[5]_i_1_n_0\
    );
\hold_clk[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => hold_clk_reg(3),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(0),
      I3 => hold_clk_reg(2),
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \p_0_in__0\(5)
    );
\hold_clk_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(0),
      Q => hold_clk_reg(0),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(1),
      Q => hold_clk_reg(1),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \hold_clk[2]_i_1_n_0\,
      Q => hold_clk_reg(2),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(3),
      Q => hold_clk_reg(3),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(4),
      Q => hold_clk_reg(4),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(5),
      Q => hold_clk_reg(5),
      R => \hold_clk[5]_i_1_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[17]\,
      I1 => \freq_cnt_o_reg_n_0_[16]\,
      O => \freq_cnt_o_reg[17]_0\(0)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[16]\,
      I1 => \freq_cnt_o_reg_n_0_[17]\,
      O => \freq_cnt_o_reg[16]_0\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_cnt_reg(0),
      O => S(0)
    );
\i__carry_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \freq_cnt_o_reg[14]_1\(2)
    );
\i__carry_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[2]\,
      I1 => \freq_cnt_o_reg_n_0_[3]\,
      O => \freq_cnt_o_reg[14]_1\(1)
    );
\i__carry_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[0]\,
      I1 => \freq_cnt_o_reg_n_0_[1]\,
      O => \freq_cnt_o_reg[14]_1\(0)
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[15]\,
      I1 => \freq_cnt_o_reg_n_0_[14]\,
      O => \freq_cnt_o_reg[15]_0\(3)
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \freq_cnt_o_reg[15]_0\(2)
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[3]\,
      I1 => \freq_cnt_o_reg_n_0_[2]\,
      O => \freq_cnt_o_reg[15]_0\(1)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[1]\,
      I1 => \freq_cnt_o_reg_n_0_[0]\,
      O => \freq_cnt_o_reg[15]_0\(0)
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[14]\,
      I1 => \freq_cnt_o_reg_n_0_[15]\,
      O => \freq_cnt_o_reg[14]_1\(7)
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[12]\,
      I1 => \freq_cnt_o_reg_n_0_[13]\,
      O => \freq_cnt_o_reg[14]_1\(6)
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[10]\,
      I1 => \freq_cnt_o_reg_n_0_[11]\,
      O => \freq_cnt_o_reg[14]_1\(5)
    );
\i__carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[8]\,
      I1 => \^freq_cnt_o_reg[9]_0\(0),
      O => \freq_cnt_o_reg[14]_1\(4)
    );
\i__carry_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[7]\,
      I1 => \freq_cnt_o_reg_n_0_[6]\,
      O => \freq_cnt_o_reg[14]_1\(3)
    );
refclk_cnt0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => refclk_cnt_reg(0),
      CI_TOP => '0',
      CO(7) => refclk_cnt0_carry_n_0,
      CO(6) => refclk_cnt0_carry_n_1,
      CO(5) => refclk_cnt0_carry_n_2,
      CO(4) => refclk_cnt0_carry_n_3,
      CO(3) => refclk_cnt0_carry_n_4,
      CO(2) => refclk_cnt0_carry_n_5,
      CO(1) => refclk_cnt0_carry_n_6,
      CO(0) => refclk_cnt0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__1\(8 downto 1),
      S(7 downto 0) => refclk_cnt_reg(8 downto 1)
    );
\refclk_cnt0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => refclk_cnt0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_refclk_cnt0_carry__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \refclk_cnt0_carry__0_n_2\,
      CO(4) => \refclk_cnt0_carry__0_n_3\,
      CO(3) => \refclk_cnt0_carry__0_n_4\,
      CO(2) => \refclk_cnt0_carry__0_n_5\,
      CO(1) => \refclk_cnt0_carry__0_n_6\,
      CO(0) => \refclk_cnt0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_refclk_cnt0_carry__0_O_UNCONNECTED\(7),
      O(6 downto 0) => \p_0_in__1\(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => refclk_cnt_reg(15 downto 9)
    );
\refclk_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => refclk_cnt_reg(0),
      O => \refclk_cnt[0]_i_1_n_0\
    );
\refclk_cnt[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_en,
      O => clear
    );
\refclk_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \refclk_cnt[0]_i_1_n_0\,
      Q => refclk_cnt_reg(0),
      R => clear
    );
\refclk_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(10),
      Q => refclk_cnt_reg(10),
      R => clear
    );
\refclk_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(11),
      Q => refclk_cnt_reg(11),
      R => clear
    );
\refclk_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(12),
      Q => refclk_cnt_reg(12),
      R => clear
    );
\refclk_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(13),
      Q => refclk_cnt_reg(13),
      R => clear
    );
\refclk_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(14),
      Q => refclk_cnt_reg(14),
      R => clear
    );
\refclk_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(15),
      Q => refclk_cnt_reg(15),
      R => clear
    );
\refclk_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(1),
      Q => refclk_cnt_reg(1),
      R => clear
    );
\refclk_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(2),
      Q => refclk_cnt_reg(2),
      R => clear
    );
\refclk_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(3),
      Q => refclk_cnt_reg(3),
      R => clear
    );
\refclk_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(4),
      Q => refclk_cnt_reg(4),
      R => clear
    );
\refclk_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(5),
      Q => refclk_cnt_reg(5),
      R => clear
    );
\refclk_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(6),
      Q => refclk_cnt_reg(6),
      R => clear
    );
\refclk_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(7),
      Q => refclk_cnt_reg(7),
      R => clear
    );
\refclk_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(8),
      Q => refclk_cnt_reg(8),
      R => clear
    );
\refclk_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(9),
      Q => refclk_cnt_reg(9),
      R => clear
    );
\repeat_ctr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500000111"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => \repeat_ctr_reg[3]\,
      I2 => CO(0),
      I3 => \repeat_ctr_reg[3]_0\(0),
      I4 => \repeat_ctr[3]_i_4_n_0\,
      I5 => Q(0),
      O => rst_in_out_reg
    );
\repeat_ctr[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^done_o_reg_0\,
      I1 => Q(3),
      O => \repeat_ctr[3]_i_4_n_0\
    );
reset_synchronizer_testclk_rst_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_31
     port map (
      \out\ => testclk_rst,
      rst_in_out => rst_in_out,
      txoutclkmon => txoutclkmon
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAAAAAAAA"
    )
        port map (
      I0 => testclk_rst,
      I1 => hold_clk_reg(2),
      I2 => hold_clk_reg(3),
      I3 => \state[3]_i_2_n_0\,
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => testclk_rst,
      I2 => \state[2]_i_2_n_0\,
      I3 => testclk_en,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => hold_clk_reg(5),
      I1 => hold_clk_reg(4),
      I2 => hold_clk_reg(1),
      I3 => hold_clk_reg(0),
      I4 => hold_clk_reg(3),
      I5 => hold_clk_reg(2),
      O => \state[1]_i_2_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \state[2]_i_2_n_0\,
      I1 => testclk_en,
      I2 => \state[2]_i_3_n_0\,
      I3 => \state_reg_n_0_[2]\,
      O => \state[2]_i_1_n_0\
    );
\state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => refclk_cnt_reg(13),
      I1 => refclk_cnt_reg(14),
      I2 => refclk_cnt_reg(12),
      I3 => refclk_cnt_reg(15),
      I4 => \state[2]_i_4_n_0\,
      I5 => \state[2]_i_5_n_0\,
      O => \state[2]_i_2_n_0\
    );
\state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(4),
      I3 => hold_clk_reg(5),
      I4 => hold_clk_reg(3),
      I5 => hold_clk_reg(2),
      O => \state[2]_i_3_n_0\
    );
\state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => refclk_cnt_reg(0),
      I1 => refclk_cnt_reg(1),
      I2 => refclk_cnt_reg(2),
      I3 => refclk_cnt_reg(3),
      I4 => refclk_cnt_reg(4),
      I5 => refclk_cnt_reg(5),
      O => \state[2]_i_4_n_0\
    );
\state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => refclk_cnt_reg(6),
      I1 => refclk_cnt_reg(7),
      I2 => refclk_cnt_reg(8),
      I3 => refclk_cnt_reg(10),
      I4 => refclk_cnt_reg(11),
      I5 => refclk_cnt_reg(9),
      O => \state[2]_i_5_n_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => hold_clk_reg(2),
      I2 => hold_clk_reg(3),
      I3 => \state[3]_i_2_n_0\,
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \state[3]_i_1_n_0\
    );
\state[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => hold_clk_reg(1),
      I1 => hold_clk_reg(0),
      O => \state[3]_i_2_n_0\
    );
\state[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in,
      I1 => \state_reg_n_0_[4]\,
      O => \state[4]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \state[0]_i_1_n_0\,
      PRE => \state_reg[1]_0\,
      Q => testclk_rst
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[1]_i_1_n_0\,
      Q => testclk_en
    );
\state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[2]_i_1_n_0\,
      Q => \state_reg_n_0_[2]\
    );
\state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[3]_i_1_n_0\,
      Q => p_1_in
    );
\state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[4]_i_1_n_0\,
      Q => \state_reg_n_0_[4]\
    );
testclk_cnt0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => testclk_en_dly2,
      I1 => testclk_div4(1),
      I2 => testclk_div4(3),
      I3 => testclk_div4(2),
      I4 => testclk_div4(0),
      O => testclk_cnt0_n_0
    );
\testclk_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(0),
      Q => testclk_cnt_reg(0)
    );
\testclk_cnt_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(2),
      Q => \^d\(9)
    );
\testclk_cnt_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(3),
      Q => \^d\(10)
    );
\testclk_cnt_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(4),
      Q => \^d\(11)
    );
\testclk_cnt_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(5),
      Q => \^d\(12)
    );
\testclk_cnt_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(6),
      Q => \^d\(13)
    );
\testclk_cnt_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(7),
      Q => \^d\(14)
    );
\testclk_cnt_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[17]_0\(0),
      Q => \^d\(15)
    );
\testclk_cnt_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[17]_0\(1),
      Q => \^d\(16)
    );
\testclk_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(1),
      Q => \^d\(0)
    );
\testclk_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(2),
      Q => \^d\(1)
    );
\testclk_cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(3),
      Q => \^d\(2)
    );
\testclk_cnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(4),
      Q => \^d\(3)
    );
\testclk_cnt_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(5),
      Q => \^d\(4)
    );
\testclk_cnt_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(6),
      Q => \^d\(5)
    );
\testclk_cnt_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(7),
      Q => \^d\(6)
    );
\testclk_cnt_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(0),
      Q => \^d\(7)
    );
\testclk_cnt_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(1),
      Q => \^d\(8)
    );
\testclk_div4_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(3),
      Q => testclk_div4(0),
      S => tstclk_rst_dly2
    );
\testclk_div4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(0),
      Q => testclk_div4(1),
      R => tstclk_rst_dly2
    );
\testclk_div4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(1),
      Q => testclk_div4(2),
      R => tstclk_rst_dly2
    );
\testclk_div4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(2),
      Q => testclk_div4(3),
      R => tstclk_rst_dly2
    );
testclk_en_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_en,
      Q => testclk_en_dly1,
      R => '0'
    );
testclk_en_dly2_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_en_dly1,
      Q => testclk_en_dly2,
      R => '0'
    );
tstclk_rst_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_rst,
      Q => tstclk_rst_dly1,
      R => '0'
    );
tstclk_rst_dly2_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => tstclk_rst_dly1,
      Q => tstclk_rst_dly2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gtwiz_reset is
  port (
    rst_in_out_reg : out STD_LOGIC;
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gttxreset_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.rxuserrdy_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : out STD_LOGIC;
    RESET_IN : out STD_LOGIC;
    gtpowergood_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_meta_reg : in STD_LOGIC;
    gtwiz_userclk_rx_active_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in0 : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gtpowergood_int\ : in STD_LOGIC;
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gtwiz_reset : entity is "gtwizard_ultrascale_v1_7_9_gtwiz_reset";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gtwiz_reset;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gtwiz_reset is
  signal \FSM_sequential_sm_reset_all[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_all[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_rx[2]_i_2_n_0\ : STD_LOGIC;
  signal bit_synchronizer_gtpowergood_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_3 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_4 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_3 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_2 : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gtrxreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.gttxreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.rxprogdivreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.rxuserrdy_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.txuserrdy_int\ : STD_LOGIC;
  signal gtwiz_reset_all_sync : STD_LOGIC;
  signal gtwiz_reset_rx_any_sync : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_rx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_tx_any_sync : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_sync : STD_LOGIC;
  signal \gtwiz_reset_tx_done_int0__0\ : STD_LOGIC;
  signal gtwiz_reset_tx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_sync : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in11_out__0\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal reset_synchronizer_gtwiz_reset_rx_any_inst_n_1 : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_tx_any_inst_n_1 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sm_reset_all : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_all__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_all_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_i_2_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_all_timer_ctr0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_all_timer_sat : STD_LOGIC;
  signal sm_reset_all_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_rx__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sm_reset_rx_cdr_to_clr : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_ctr_reg : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal sm_reset_rx_pll_timer_ctr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_rx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_rx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_rx_timer_sat : STD_LOGIC;
  signal sm_reset_rx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_tx__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_tx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal sm_reset_tx_pll_timer_ctr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_tx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_tx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal \sm_reset_tx_timer_clr013_out__0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_tx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_tx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_tx_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_tx_timer_sat : STD_LOGIC;
  signal sm_reset_tx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_4\ : label is "soft_lutpair99";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[0]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[1]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[2]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[0]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[1]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[2]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[0]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[1]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[2]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute SOFT_HLUTNM of gtwiz_reset_rx_datapath_int_i_1 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of gtwiz_reset_tx_pll_and_datapath_int_i_1 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[2]_i_1\ : label is "soft_lutpair107";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[6]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[7]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[1]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[2]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[6]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[7]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_clr_i_4 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[1]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[2]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_sat_i_1 : label is "soft_lutpair97";
begin
  \gen_gtwizard_gthe4.gttxreset_int\ <= \^gen_gtwizard_gthe4.gttxreset_int\;
  \gen_gtwizard_gthe4.rxprogdivreset_int\ <= \^gen_gtwizard_gthe4.rxprogdivreset_int\;
  \gen_gtwizard_gthe4.rxuserrdy_int\ <= \^gen_gtwizard_gthe4.rxuserrdy_int\;
  \gen_gtwizard_gthe4.txuserrdy_int\ <= \^gen_gtwizard_gthe4.txuserrdy_int\;
\FSM_sequential_sm_reset_all[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF70000FFFFFF"
    )
        port map (
      I0 => gtwiz_reset_rx_done_int_reg_n_0,
      I1 => sm_reset_all_timer_sat,
      I2 => sm_reset_all_timer_clr_reg_n_0,
      I3 => sm_reset_all(2),
      I4 => sm_reset_all(1),
      I5 => sm_reset_all(0),
      O => \sm_reset_all__0\(0)
    );
\FSM_sequential_sm_reset_all[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(0),
      O => \sm_reset_all__0\(1)
    );
\FSM_sequential_sm_reset_all[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(1),
      O => \sm_reset_all__0\(2)
    );
\FSM_sequential_sm_reset_all[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sm_reset_all_timer_sat,
      I1 => gtwiz_reset_rx_done_int_reg_n_0,
      I2 => sm_reset_all_timer_clr_reg_n_0,
      O => \FSM_sequential_sm_reset_all[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_all[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_all_timer_clr_reg_n_0,
      I1 => sm_reset_all_timer_sat,
      I2 => gtwiz_reset_tx_done_int_reg_n_0,
      O => \FSM_sequential_sm_reset_all[2]_i_4_n_0\
    );
\FSM_sequential_sm_reset_all_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(0),
      Q => sm_reset_all(0),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(1),
      Q => sm_reset_all(1),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(2),
      Q => sm_reset_all(2),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_rx[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg_n_0,
      I1 => sm_reset_rx_timer_sat,
      I2 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      O => \p_0_in11_out__0\
    );
\FSM_sequential_sm_reset_rx[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF000800FF00"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I1 => sm_reset_rx_timer_sat,
      I2 => sm_reset_rx_timer_clr_reg_n_0,
      I3 => sm_reset_rx(2),
      I4 => sm_reset_rx(1),
      I5 => sm_reset_rx(0),
      O => \FSM_sequential_sm_reset_rx[2]_i_2_n_0\
    );
\FSM_sequential_sm_reset_rx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \sm_reset_rx__0\(0),
      Q => sm_reset_rx(0),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \sm_reset_rx__0\(1),
      Q => sm_reset_rx(1),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \FSM_sequential_sm_reset_rx[2]_i_2_n_0\,
      Q => sm_reset_rx(2),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_tx[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => sm_reset_tx(0),
      I1 => sm_reset_tx(1),
      I2 => sm_reset_tx(2),
      O => \sm_reset_tx__0\(2)
    );
\FSM_sequential_sm_reset_tx[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_reg_n_0,
      I1 => sm_reset_tx_timer_sat,
      I2 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      O => \gtwiz_reset_tx_done_int0__0\
    );
\FSM_sequential_sm_reset_tx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(0),
      Q => sm_reset_tx(0),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(1),
      Q => sm_reset_tx(1),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(2),
      Q => sm_reset_tx(2),
      R => gtwiz_reset_tx_any_sync
    );
bit_synchronizer_gtpowergood_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_4
     port map (
      E(0) => bit_synchronizer_gtpowergood_inst_n_0,
      \FSM_sequential_sm_reset_all_reg[0]\ => \FSM_sequential_sm_reset_all[2]_i_3_n_0\,
      \FSM_sequential_sm_reset_all_reg[0]_0\ => \FSM_sequential_sm_reset_all[2]_i_4_n_0\,
      Q(2 downto 0) => sm_reset_all(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtpowergood_out(0) => gtpowergood_out(0)
    );
bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_5
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_dly => gtwiz_reset_rx_datapath_dly,
      in0 => gtwiz_reset_rx_datapath_sync
    );
bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_6
     port map (
      D(1 downto 0) => \sm_reset_rx__0\(1 downto 0),
      \FSM_sequential_sm_reset_rx[2]_i_3\ => sm_reset_rx_pll_timer_clr_reg_n_0,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_dly => gtwiz_reset_rx_datapath_dly,
      in0 => gtwiz_reset_rx_pll_and_datapath_sync,
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_pll_timer_sat => sm_reset_rx_pll_timer_sat,
      sm_reset_rx_pll_timer_sat_reg => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2
    );
bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_7
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_datapath_dly => gtwiz_reset_tx_datapath_dly,
      in0 => gtwiz_reset_tx_datapath_sync
    );
bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_8
     port map (
      D(1 downto 0) => \sm_reset_tx__0\(1 downto 0),
      \FSM_sequential_sm_reset_tx[2]_i_3\ => sm_reset_tx_pll_timer_clr_reg_n_0,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_datapath_dly => gtwiz_reset_tx_datapath_dly,
      in0 => gtwiz_reset_tx_pll_and_datapath_sync,
      sm_reset_tx_pll_timer_sat => sm_reset_tx_pll_timer_sat,
      sm_reset_tx_pll_timer_sat_reg => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0
    );
bit_synchronizer_gtwiz_reset_userclk_rx_active_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_9
     port map (
      \FSM_sequential_sm_reset_rx_reg[0]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1,
      \FSM_sequential_sm_reset_rx_reg[0]_0\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[0]_1\ => bit_synchronizer_rxcdrlock_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \^gen_gtwizard_gthe4.rxuserrdy_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_userclk_rx_active_out(0) => gtwiz_userclk_rx_active_out(0),
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_cdr_to_sat => sm_reset_rx_cdr_to_sat,
      sm_reset_rx_timer_clr_reg => sm_reset_rx_timer_clr_reg_n_0,
      sm_reset_rx_timer_clr_reg_0 => bit_synchronizer_plllock_rx_inst_n_1,
      sm_reset_rx_timer_sat => sm_reset_rx_timer_sat
    );
bit_synchronizer_gtwiz_reset_userclk_tx_active_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_10
     port map (
      \FSM_sequential_sm_reset_tx_reg[1]\ => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1,
      \FSM_sequential_sm_reset_tx_reg[2]\ => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \^gen_gtwizard_gthe4.txuserrdy_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      \sm_reset_tx_timer_clr013_out__0\ => \sm_reset_tx_timer_clr013_out__0\,
      \sm_reset_tx_timer_clr0__0\ => \sm_reset_tx_timer_clr0__0\,
      sm_reset_tx_timer_clr_reg => sm_reset_tx_timer_clr_reg_n_0,
      sm_reset_tx_timer_clr_reg_0 => bit_synchronizer_plllock_tx_inst_n_1,
      sm_reset_tx_timer_sat => sm_reset_tx_timer_sat
    );
bit_synchronizer_plllock_rx_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_11
     port map (
      E(0) => bit_synchronizer_plllock_rx_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]_0\ => sm_reset_rx_timer_clr_reg_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]_1\ => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_plllock_rx_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[1]_0\ => bit_synchronizer_plllock_rx_inst_n_4,
      \FSM_sequential_sm_reset_rx_reg[2]\ => bit_synchronizer_plllock_rx_inst_n_3,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gtrxreset_int\ => \gen_gtwizard_gthe4.gtrxreset_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_reset_rx_done_int_reg => gtwiz_reset_rx_done_int_reg_n_0,
      i_in_meta_reg_0 => i_in_meta_reg,
      i_in_out_reg_0 => bit_synchronizer_plllock_rx_inst_n_1,
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_timer_sat => sm_reset_rx_timer_sat
    );
bit_synchronizer_plllock_tx_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_12
     port map (
      E(0) => bit_synchronizer_plllock_tx_inst_n_0,
      \FSM_sequential_sm_reset_tx_reg[0]\ => bit_synchronizer_plllock_tx_inst_n_2,
      \FSM_sequential_sm_reset_tx_reg[0]_0\ => sm_reset_tx_timer_clr_reg_n_0,
      \FSM_sequential_sm_reset_tx_reg[0]_1\ => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0,
      \FSM_sequential_sm_reset_tx_reg[1]\ => bit_synchronizer_plllock_tx_inst_n_3,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gttxreset_int\ => \^gen_gtwizard_gthe4.gttxreset_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      \gtwiz_reset_tx_done_int0__0\ => \gtwiz_reset_tx_done_int0__0\,
      gtwiz_reset_tx_done_int_reg => gtwiz_reset_tx_done_int_reg_n_0,
      i_in_meta_reg_0 => i_in_meta_reg,
      i_in_out_reg_0 => bit_synchronizer_plllock_tx_inst_n_1,
      \sm_reset_tx_timer_clr0__0\ => \sm_reset_tx_timer_clr0__0\,
      sm_reset_tx_timer_sat => sm_reset_tx_timer_sat
    );
bit_synchronizer_rxcdrlock_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_13
     port map (
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_rxcdrlock_inst_n_1,
      \FSM_sequential_sm_reset_rx_reg[2]\ => bit_synchronizer_rxcdrlock_inst_n_2,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \^gen_gtwizard_gthe4.rxprogdivreset_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      i_in_out_reg_0 => bit_synchronizer_rxcdrlock_inst_n_0,
      rxcdrlock_out(0) => rxcdrlock_out(0),
      sm_reset_rx_cdr_to_clr => sm_reset_rx_cdr_to_clr,
      sm_reset_rx_cdr_to_clr_reg => bit_synchronizer_plllock_rx_inst_n_2,
      sm_reset_rx_cdr_to_sat => sm_reset_rx_cdr_to_sat
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gtrxreset_int\,
      I1 => gtpowergood_out(0),
      I2 => \gen_gtwizard_gthe4.gtpowergood_int\,
      O => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\
    );
gtrxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_rx_inst_n_4,
      Q => \gen_gtwizard_gthe4.gtrxreset_int\,
      R => '0'
    );
gttxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_tx_inst_n_3,
      Q => \^gen_gtwizard_gthe4.gttxreset_int\,
      R => '0'
    );
gtwiz_reset_rx_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F740"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(1),
      I3 => gtwiz_reset_rx_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_rx_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_rx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_rx_inst_n_3,
      Q => gtwiz_reset_rx_done_int_reg_n_0,
      R => gtwiz_reset_rx_any_sync
    );
gtwiz_reset_rx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(2),
      I2 => sm_reset_all(1),
      I3 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_tx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_tx_inst_n_2,
      Q => gtwiz_reset_tx_done_int_reg_n_0,
      R => gtwiz_reset_tx_any_sync
    );
gtwiz_reset_tx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB02"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(2),
      I3 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_tx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
pllreset_rx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      R => '0'
    );
pllreset_tx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_tx_any_inst_n_1,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      R => '0'
    );
reset_synchronizer_gtwiz_reset_all_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_all_sync => gtwiz_reset_all_sync
    );
reset_synchronizer_gtwiz_reset_rx_any_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_14
     port map (
      \FSM_sequential_sm_reset_rx_reg[1]\ => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      rst_in_out_reg_0 => gtwiz_reset_rx_datapath_int_reg_n_0,
      rst_in_out_reg_1 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_rx_datapath_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_15
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      in0 => gtwiz_reset_rx_datapath_sync,
      rst_in_out_reg_0 => gtwiz_reset_rx_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_16
     port map (
      drpclk_in(0) => drpclk_in(0),
      in0 => gtwiz_reset_rx_pll_and_datapath_sync,
      rst_in_meta_reg_0 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_tx_any_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_17
     port map (
      \FSM_sequential_sm_reset_tx_reg[1]\ => reset_synchronizer_gtwiz_reset_tx_any_inst_n_1,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      rst_in_out_reg_0 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_tx_datapath_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_18
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      in0 => gtwiz_reset_tx_datapath_sync
    );
reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_19
     port map (
      drpclk_in(0) => drpclk_in(0),
      in0 => gtwiz_reset_tx_pll_and_datapath_sync,
      rst_in_meta_reg_0 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_rx_done_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer
     port map (
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      rst_in_sync2_reg_0 => gtwiz_reset_rx_done_int_reg_n_0,
      rxusrclk_in(0) => rxusrclk_in(0)
    );
reset_synchronizer_tx_done_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_20
     port map (
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      rst_in_sync2_reg_0 => gtwiz_reset_tx_done_int_reg_n_0,
      rxusrclk_in(0) => rxusrclk_in(0)
    );
reset_synchronizer_txprogdivreset_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_21
     port map (
      drpclk_in(0) => drpclk_in(0),
      rst_in0 => rst_in0,
      rst_in_out_reg_0 => rst_in_out_reg
    );
\rst_in_meta_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      I1 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      O => RESET_IN
    );
rxprogdivreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_rxcdrlock_inst_n_2,
      Q => \^gen_gtwizard_gthe4.rxprogdivreset_int\,
      R => '0'
    );
rxuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      Q => \^gen_gtwizard_gthe4.rxuserrdy_int\,
      R => '0'
    );
sm_reset_all_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFA200A"
    )
        port map (
      I0 => sm_reset_all_timer_clr_i_2_n_0,
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(2),
      I3 => sm_reset_all(0),
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_clr_i_1_n_0
    );
sm_reset_all_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B0003333BB33"
    )
        port map (
      I0 => gtwiz_reset_rx_done_int_reg_n_0,
      I1 => sm_reset_all(2),
      I2 => gtwiz_reset_tx_done_int_reg_n_0,
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      I5 => sm_reset_all(1),
      O => sm_reset_all_timer_clr_i_2_n_0
    );
sm_reset_all_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_all_timer_clr_i_1_n_0,
      Q => sm_reset_all_timer_clr_reg_n_0,
      S => gtwiz_reset_all_sync
    );
\sm_reset_all_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      O => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\
    );
\sm_reset_all_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      O => \sm_reset_all_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      O => \sm_reset_all_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      I2 => sm_reset_all_timer_ctr(2),
      O => \sm_reset_all_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_all_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(0),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(1),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(2),
      R => sm_reset_all_timer_clr_reg_n_0
    );
sm_reset_all_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_sat_i_1_n_0
    );
sm_reset_all_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_all_timer_sat_i_1_n_0,
      Q => sm_reset_all_timer_sat,
      R => '0'
    );
sm_reset_rx_cdr_to_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_rxcdrlock_inst_n_1,
      Q => sm_reset_rx_cdr_to_clr,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_cdr_to_ctr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\,
      I1 => sm_reset_rx_cdr_to_ctr_reg(11),
      I2 => sm_reset_rx_cdr_to_ctr_reg(12),
      I3 => sm_reset_rx_cdr_to_ctr_reg(17),
      I4 => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\,
      I5 => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\,
      O => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(6),
      I1 => sm_reset_rx_cdr_to_ctr_reg(3),
      I2 => sm_reset_rx_cdr_to_ctr_reg(10),
      I3 => sm_reset_rx_cdr_to_ctr_reg(8),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(4),
      I1 => sm_reset_rx_cdr_to_ctr_reg(1),
      I2 => sm_reset_rx_cdr_to_ctr_reg(2),
      I3 => sm_reset_rx_cdr_to_ctr_reg(0),
      I4 => sm_reset_rx_cdr_to_ctr_reg(18),
      I5 => sm_reset_rx_cdr_to_ctr_reg(19),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\,
      I1 => sm_reset_rx_cdr_to_ctr_reg(15),
      I2 => sm_reset_rx_cdr_to_ctr_reg(14),
      I3 => sm_reset_rx_cdr_to_ctr_reg(16),
      I4 => \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\,
      O => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(0),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(24),
      I1 => sm_reset_rx_cdr_to_ctr_reg(23),
      I2 => sm_reset_rx_cdr_to_ctr_reg(25),
      I3 => sm_reset_rx_cdr_to_ctr_reg(20),
      I4 => sm_reset_rx_cdr_to_ctr_reg(21),
      I5 => sm_reset_rx_cdr_to_ctr_reg(22),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(13),
      I1 => sm_reset_rx_cdr_to_ctr_reg(9),
      I2 => sm_reset_rx_cdr_to_ctr_reg(7),
      I3 => sm_reset_rx_cdr_to_ctr_reg(5),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(0),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      S(7 downto 1) => sm_reset_rx_cdr_to_ctr_reg(7 downto 1),
      S(0) => \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(10),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(11),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(12),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(13),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(14),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(15),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(16),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      S(7 downto 0) => sm_reset_rx_cdr_to_ctr_reg(23 downto 16)
    );
\sm_reset_rx_cdr_to_ctr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(17),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(18),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(19),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(1),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(20),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(21),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(22),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(23),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(24),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      S(7 downto 2) => B"000000",
      S(1 downto 0) => sm_reset_rx_cdr_to_ctr_reg(25 downto 24)
    );
\sm_reset_rx_cdr_to_ctr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(25),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(2),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(3),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(4),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(5),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(6),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(7),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(8),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      S(7 downto 0) => sm_reset_rx_cdr_to_ctr_reg(15 downto 8)
    );
\sm_reset_rx_cdr_to_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(9),
      R => sm_reset_rx_cdr_to_clr
    );
sm_reset_rx_cdr_to_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      I1 => sm_reset_rx_cdr_to_sat,
      I2 => sm_reset_rx_cdr_to_clr,
      O => sm_reset_rx_cdr_to_sat_i_1_n_0
    );
sm_reset_rx_cdr_to_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_cdr_to_sat_i_1_n_0,
      Q => sm_reset_rx_cdr_to_sat,
      R => '0'
    );
sm_reset_rx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3000B"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => sm_reset_rx(0),
      I2 => sm_reset_rx(1),
      I3 => sm_reset_rx(2),
      I4 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_clr_i_1_n_0
    );
sm_reset_rx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_rx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      O => \p_0_in__3\(0)
    );
\sm_reset_rx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      O => \p_0_in__3\(1)
    );
\sm_reset_rx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(2),
      O => \p_0_in__3\(2)
    );
\sm_reset_rx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(1),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(2),
      I3 => sm_reset_rx_pll_timer_ctr_reg(3),
      O => \p_0_in__3\(3)
    );
\sm_reset_rx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(2),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(3),
      I4 => sm_reset_rx_pll_timer_ctr_reg(4),
      O => \p_0_in__3\(4)
    );
\sm_reset_rx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(3),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(0),
      I3 => sm_reset_rx_pll_timer_ctr_reg(2),
      I4 => sm_reset_rx_pll_timer_ctr_reg(4),
      I5 => sm_reset_rx_pll_timer_ctr_reg(5),
      O => \p_0_in__3\(5)
    );
\sm_reset_rx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_rx_pll_timer_ctr_reg(6),
      O => \p_0_in__3\(6)
    );
\sm_reset_rx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_rx_pll_timer_ctr_reg(6),
      I2 => sm_reset_rx_pll_timer_ctr_reg(7),
      O => \p_0_in__3\(7)
    );
\sm_reset_rx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(6),
      I1 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_rx_pll_timer_ctr_reg(7),
      I3 => sm_reset_rx_pll_timer_ctr_reg(8),
      O => \p_0_in__3\(8)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(6),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(2),
      I4 => sm_reset_rx_pll_timer_ctr_reg(3),
      I5 => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\,
      O => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(7),
      I1 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_rx_pll_timer_ctr_reg(6),
      I3 => sm_reset_rx_pll_timer_ctr_reg(8),
      I4 => sm_reset_rx_pll_timer_ctr_reg(9),
      O => \p_0_in__3\(9)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(8),
      I1 => sm_reset_rx_pll_timer_ctr_reg(9),
      I2 => sm_reset_rx_pll_timer_ctr_reg(4),
      I3 => sm_reset_rx_pll_timer_ctr_reg(5),
      I4 => sm_reset_rx_pll_timer_ctr_reg(7),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(5),
      I1 => sm_reset_rx_pll_timer_ctr_reg(3),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(0),
      I4 => sm_reset_rx_pll_timer_ctr_reg(2),
      I5 => sm_reset_rx_pll_timer_ctr_reg(4),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_rx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(0),
      Q => sm_reset_rx_pll_timer_ctr_reg(0),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(1),
      Q => sm_reset_rx_pll_timer_ctr_reg(1),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(2),
      Q => sm_reset_rx_pll_timer_ctr_reg(2),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(3),
      Q => sm_reset_rx_pll_timer_ctr_reg(3),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(4),
      Q => sm_reset_rx_pll_timer_ctr_reg(4),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(5),
      Q => sm_reset_rx_pll_timer_ctr_reg(5),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(6),
      Q => sm_reset_rx_pll_timer_ctr_reg(6),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(7),
      Q => sm_reset_rx_pll_timer_ctr_reg(7),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(8),
      Q => sm_reset_rx_pll_timer_ctr_reg(8),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(9),
      Q => sm_reset_rx_pll_timer_ctr_reg(9),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
sm_reset_rx_pll_timer_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      I1 => sm_reset_rx_pll_timer_sat,
      I2 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_sat_i_1_n_0
    );
sm_reset_rx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_rx_pll_timer_sat,
      R => '0'
    );
sm_reset_rx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1,
      Q => sm_reset_rx_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      O => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\
    );
\sm_reset_rx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      O => \sm_reset_rx_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      O => \sm_reset_rx_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      I2 => sm_reset_rx_timer_ctr(2),
      O => \sm_reset_rx_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(0),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(1),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(2),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
sm_reset_rx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      I3 => sm_reset_rx_timer_sat,
      I4 => sm_reset_rx_timer_clr_reg_n_0,
      O => sm_reset_rx_timer_sat_i_1_n_0
    );
sm_reset_rx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_timer_sat_i_1_n_0,
      Q => sm_reset_rx_timer_sat,
      R => '0'
    );
sm_reset_tx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3000B"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_sat,
      I1 => sm_reset_tx(0),
      I2 => sm_reset_tx(1),
      I3 => sm_reset_tx(2),
      I4 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_clr_i_1_n_0
    );
sm_reset_tx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_tx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
\sm_reset_tx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      O => \p_0_in__2\(0)
    );
\sm_reset_tx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      O => \p_0_in__2\(1)
    );
\sm_reset_tx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(2),
      O => \p_0_in__2\(2)
    );
\sm_reset_tx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(1),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(2),
      I3 => sm_reset_tx_pll_timer_ctr_reg(3),
      O => \p_0_in__2\(3)
    );
\sm_reset_tx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(2),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(3),
      I4 => sm_reset_tx_pll_timer_ctr_reg(4),
      O => \p_0_in__2\(4)
    );
\sm_reset_tx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(3),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(0),
      I3 => sm_reset_tx_pll_timer_ctr_reg(2),
      I4 => sm_reset_tx_pll_timer_ctr_reg(4),
      I5 => sm_reset_tx_pll_timer_ctr_reg(5),
      O => \p_0_in__2\(5)
    );
\sm_reset_tx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_tx_pll_timer_ctr_reg(6),
      O => \p_0_in__2\(6)
    );
\sm_reset_tx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_tx_pll_timer_ctr_reg(6),
      I2 => sm_reset_tx_pll_timer_ctr_reg(7),
      O => \p_0_in__2\(7)
    );
\sm_reset_tx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(6),
      I1 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_tx_pll_timer_ctr_reg(7),
      I3 => sm_reset_tx_pll_timer_ctr_reg(8),
      O => \p_0_in__2\(8)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(6),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(2),
      I4 => sm_reset_tx_pll_timer_ctr_reg(3),
      I5 => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\,
      O => sel
    );
\sm_reset_tx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(7),
      I1 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_tx_pll_timer_ctr_reg(6),
      I3 => sm_reset_tx_pll_timer_ctr_reg(8),
      I4 => sm_reset_tx_pll_timer_ctr_reg(9),
      O => \p_0_in__2\(9)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(8),
      I1 => sm_reset_tx_pll_timer_ctr_reg(9),
      I2 => sm_reset_tx_pll_timer_ctr_reg(4),
      I3 => sm_reset_tx_pll_timer_ctr_reg(5),
      I4 => sm_reset_tx_pll_timer_ctr_reg(7),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_tx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(5),
      I1 => sm_reset_tx_pll_timer_ctr_reg(3),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(0),
      I4 => sm_reset_tx_pll_timer_ctr_reg(2),
      I5 => sm_reset_tx_pll_timer_ctr_reg(4),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_tx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(0),
      Q => sm_reset_tx_pll_timer_ctr_reg(0),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(1),
      Q => sm_reset_tx_pll_timer_ctr_reg(1),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(2),
      Q => sm_reset_tx_pll_timer_ctr_reg(2),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(3),
      Q => sm_reset_tx_pll_timer_ctr_reg(3),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(4),
      Q => sm_reset_tx_pll_timer_ctr_reg(4),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(5),
      Q => sm_reset_tx_pll_timer_ctr_reg(5),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(6),
      Q => sm_reset_tx_pll_timer_ctr_reg(6),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(7),
      Q => sm_reset_tx_pll_timer_ctr_reg(7),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(8),
      Q => sm_reset_tx_pll_timer_ctr_reg(8),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(9),
      Q => sm_reset_tx_pll_timer_ctr_reg(9),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
sm_reset_tx_pll_timer_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sel,
      I1 => sm_reset_tx_pll_timer_sat,
      I2 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_sat_i_1_n_0
    );
sm_reset_tx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_tx_pll_timer_sat,
      R => '0'
    );
sm_reset_tx_timer_clr_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_tx_timer_sat,
      I1 => sm_reset_tx_timer_clr_reg_n_0,
      O => \sm_reset_tx_timer_clr013_out__0\
    );
sm_reset_tx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1,
      Q => sm_reset_tx_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
\sm_reset_tx_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      O => p_0_in
    );
\sm_reset_tx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      O => \sm_reset_tx_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      O => \sm_reset_tx_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      I2 => sm_reset_tx_timer_ctr(2),
      O => \sm_reset_tx_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(0),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(1),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(2),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
sm_reset_tx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      I3 => sm_reset_tx_timer_sat,
      I4 => sm_reset_tx_timer_clr_reg_n_0,
      O => sm_reset_tx_timer_sat_i_1_n_0
    );
sm_reset_tx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_timer_sat_i_1_n_0,
      Q => sm_reset_tx_timer_sat,
      R => '0'
    );
txuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      Q => \^gen_gtwizard_gthe4.txuserrdy_int\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gthe4_channel_wrapper is
  port (
    in0 : out STD_LOGIC;
    \gen_gtwizard_gthe4.drprdy_int\ : out STD_LOGIC;
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gtpowergood_int\ : out STD_LOGIC;
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllpd_int_reg : out STD_LOGIC;
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cpllpd_int_reg_0 : out STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    DEN_O : in STD_LOGIC;
    DWE_O : in STD_LOGIC;
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC;
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC;
    RXRATE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC;
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_meta_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_in_meta_reg_2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gthe4_channel_wrapper : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gthe4_channel_wrapper";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gthe4_channel_wrapper;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gthe4_channel_wrapper is
begin
channel_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_channel
     port map (
      D(15 downto 0) => D(15 downto 0),
      DEN_O => DEN_O,
      DWE_O => DWE_O,
      Q(15 downto 0) => Q(15 downto 0),
      RXPD(0) => RXPD(0),
      RXRATE(0) => RXRATE(0),
      cpllpd_int_reg => cpllpd_int_reg,
      cpllpd_int_reg_0 => cpllpd_int_reg_0,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_userclk_rx_active_out(0) => gtwiz_userclk_rx_active_out(0),
      gtwiz_userdata_rx_out(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      i_in_meta_reg => i_in_meta_reg,
      i_in_meta_reg_0 => i_in_meta_reg_0,
      i_in_meta_reg_1(2 downto 0) => i_in_meta_reg_1(2 downto 0),
      i_in_meta_reg_2(6 downto 0) => i_in_meta_reg_2(6 downto 0),
      in0 => in0,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      rxbufstatus_out(0) => rxbufstatus_out(0),
      rxcdrlock_out(0) => rxcdrlock_out(0),
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxctrl0_out(1 downto 0) => rxctrl0_out(1 downto 0),
      rxctrl1_out(1 downto 0) => rxctrl1_out(1 downto 0),
      rxctrl2_out(1 downto 0) => rxctrl2_out(1 downto 0),
      rxctrl3_out(1 downto 0) => rxctrl3_out(1 downto 0),
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkpcs_out(0) => rxoutclkpcs_out(0),
      rxresetdone_out(0) => rxresetdone_out(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(0) => txbufstatus_out(0),
      txctrl0_in(1 downto 0) => txctrl0_in(1 downto 0),
      txctrl1_in(1 downto 0) => txctrl1_in(1 downto 0),
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txelecidle_in(0) => txelecidle_in(0),
      txoutclk_out(0) => txoutclk_out(0),
      txresetdone_out(0) => txresetdone_out(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
WrLPAmevOeee/HiaIGgPKffTsGjPw79Mvhb1LvIE3IQs20r9+LQOoFGpfUylEN1UW2O2frWdS04S
72SDyqvJ5A==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
C57Uh05FvDEJaXQ4H8lC5UbDO/jg7m+45NOtD4cM+eEYb3jcEPXS/mMv8e0ZOAe/mg7S5VXmkWr7
VEk0dR5AU4kxRj4XjFKlvVLZkhNdXiS3LQk/EziN2GSKJjjDKBkNHEfhYIGF1ZkOpC43O4yuYrxk
CIWTpVXywZi8wCaExe8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lnTbrZfs2R120YpSyobtyskobEgxZSAlXnUQXw1gJpszgY/hqhzTy3v0ru7GipkY6qPoEcZwNnVX
iD7GpCBRhqKix8pqMugQ1kvNhkn1r2YRhmA6XHA0ry90LNrf+n9uqlf476IBJTLTd3uu4ZngV06I
QvBbiq8tjaP25el1krCHHl5rfNirhuwiDDOMI2E116k0hSU8spCYQ0rZ4zCPJqOKT+fAtz1I+L2I
7khRnsRzR+YQ1RpBojQPxfqkEiv3A1XZQAUu2jSrW9PWm/3IpjLtJkZmcI7pciYLWv6MsTfFOhxV
6plNRVK33O7OxS/zjPhtulkG1IT36qOdQJ/Taw==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
NYPBrFjA8rEwnRj94/W5n/OoJJ3VW9KspqmB8LGhkba5zTpRXGx5cP5VSAONdwboNqGe1cRhXJpS
mEHlKqR0glqNIxnLFETHEfkwnm/8dMDrYX6GKlEZVWbhg4uvlJIq7o63AhclqIqjyA+EUIWFI9av
c/Cg2WZkvMEk5Voduuli2eqGDoNjtmDUO4UdgeH75LdFY+E+U4xGGx2EjuMxwi6MtgMAzDD+P/gb
2nE3Cf73IZGJnwsh0ov4Y7OeTZ3lhbpUZqjEbOmWRvr+qHsDr7W/qKnJlzCwft/TK1nwPSkQvDoO
Sh4iuY6J4CC2wm95ser/gBAkQRbDLCyN6r+p6Q==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
l8u9KWR7K0iPE4cKBtlWMJgIHngboNXFVNkkmZ6xHn0dciEOTcoZJ47OzbolWOOFGMusDRe3wPtf
ExmCTLetP1a5jaZMnwKNMmVJqq0v1MCXmQo7CRSSvmjqubldjetWzfvokwLk6MZBAh7O+uM2lRVg
2JUh5JSpOyhotZWrrds=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
sS8d+5TDoy1zTTZMk5jun5fAGkESRFp8QMV8vg1sxwTYGe/MJptNpwEltS6HAqGJ0yAsHgTGiwbT
+PlF6ZE7GdA3glLDui13HfwGjVy0dNgtbTeWYb0FHGMjNDSJfT/IEaYDdKr1JpgrZJPIOQ7HrQF6
YMldqxFOawfLh/OhhNaa5tKLjc6+CsSrjpDc2xu/XL01G1T40M44u9ezedVs8kEEFbhhJoSZJr+R
Ylnota7Y4vr97XPxV540BG16z5uWCTfxzmtqjY0jRsdmMdWnhPVEemtBUdyBgpquhyWigLjIdd+m
9FytOvuiYqx/QxlsxkfK+SGt5NTbSf8tnbpcTg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jNC3g1ETgClEMyVRhJ9X1s0X3KSfCdTvdZ0hojJSjoINg4/IQZvPSTnm6KvDNN/9PD4ErCjmDDOV
7sMbtgU6WCbq/U9qhyKK/PWjXyTgOd32u9xnMP6sNlms5y7haCan/c0J3oVpTutiV6FVgEClXJfB
n6wb0JyxR6eXI1RBZNNu4xSis1Eylp63Pg2jds0dA3HV1PfmkSmZ2llTUpuUh9dt5hBDsgevFCqq
lEiJByppRy8Qv3L8bbNSl4LQSQfiGho07tKxnCrEOqJG7yd5jckcWNgwK4ONAZrBPYPjgPr/6etW
42E/gtZfx84l0bOSgB+lTAvbVJ/HXcEJ+ULNJQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
pTLqFXpPpE2wsvVFAPd6keg/FFvC68hyF9vLqKPMM2rj+6kUgPBCKgz90mreQi2fbuua+uvx6l++
PnxknxaYB9TXxHfRJsyoZX/lDaUDvlgNy3lgZ10JP/sGNlu8DMEiANoLx2Ohda9e4aq9Dcpr3IWp
CBAzAaUYSGBBZlIxhN0o1NGemu0bHisB4FMqqN144xTFb3G/ofll70V6WbXVqq4JSE85mg9m8Sny
Mylfwhg7XM4vQBhWx1WmUxD19oquKtZeWYm8xJ/0FtlO/dZW/v/IrTsBHO+g31Tuc4Yeq02xEa1c
lAadhPvCyPFXNR39xVwlTKf8TjWKchWjriUEHA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Mz18GBawyyJpgag5k/ejGuWP7010DXxbJmmL/KB398ON6rHGp/E040EN7rcmiOjYamjthKi+JJ2H
Tsnh2qF0B/TBwgXWQfN04JV3tPSOr334V4HruGr6OWUGQAHJKJsH0QNDci9vwkafL+ZLz1+0JhRU
Gw+LKI/lB6iQ5sxRT75gHKPtr4swUQdSkdcS9UFHulKsKMJPsSMMQnlVkHPnlvM3c5gHCbWM1V/+
GXVuzNWNhwqGZz8iUOKWTw2IVwb2FoqM8OcImKR2VhTloz8FFMN3uYbLd6PqzMrb/IOKBNzLq6ZA
HllfEYb6sxyvg7DpPdUkiMIe4F4KLLEgaFkhGw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 57408)
`protect data_block
c58yjugdZYmn84Av7d07TTyAQWFum8R/xpCo560kGQ1VA3vY2Mvix36NFzNygVduqpBITKMDktcY
mUMirvAhk3Jh2NBcZvsiv/WImHmLB8Bdtl9Y1Wa0a6C696It5AOI2G26Oi63eclzHfSDii6Ml+Fx
kiD1P9+g91Pm2GLR4B8Ne7QcvtTMX7mrclNPWNaJnrVVUCTii53f1zQ5V+yowkF1bom87jrxLWTG
alcTbKOWqTJ0MwCjETnLryZM97vj2/9jc0ie5446dzW4cncDeb6Fqqq2EglKZDwFN3nFTlhFO4iL
B5UHIfohAI+fBIAqYpB+At1ozpgk0XERR+jskIycWE0gXirUc3fZ1ddARLsg1aKUa9H2CDJwH0Zk
oKm9RHkgXeXnuTbqEOvTzxhfblsz4o7rKGBAUuL101HXXHes2DSlVWR9pb4JNf6u6c4JNMVrGeJN
U5no3AwaQyc269aRByPNcvFPvqMG6DwnYZ/wtgIBgxrp2eKF1BwTcA1h3vOKG3RXCUbj/0jVX4Sm
vFrC1+zou/PlDkhzRupOammg6aYNiQJ+Uh1LNCv/Lm4b6JL+UycEYYc1bFC/EP4FhTTQEwa05/1z
ZW/GXNQ51XVPlAfmenJIUE3F9qLEht8RF+6+vOmzMWsEQ3fM/8bJ2+PgFBO6CbldipxeYUbT6UBs
fSQAGeEYStL7Yyy+0LqsqIF6zCwfwv+xscat/7RGMaW9Go8X96i1NW2qDu+t1RFZV+U0kohDxcap
WXd4248v2/CElECwDIOKILBAlQdOhNGOzkoDGVhjeQS50k9ij6pR69D4iCpVdD923aLu/cC3T6DL
DcfEmVpRRIugJD1BtMM84I0oi1b7cgNzuC39iTGz4DcIYwhgDucvGlWxvTNtHXeP1JYwtP9Jbwit
AGoELPlqY2qDA0a+K4yyrmgHGzOhlOhePYBkl/x2iApCwL0nL4FRvyLuNPpwhGhss3WPSWNwXj1f
re07PhIAeoHm9L09YaltUtfIepIYys1oz+ouKnlRE3kWhdo8mVrJoEhRytaC6wjIo70BD6FA+YPw
egsJJr9KGimIng6oihx+SUVDSXYFjLJUP2xol4lImbT7fvRp/ON1vUtqi61sHrzRqyx44ADkgC3g
VS0Q4ZzGrb3QPfsLAsA4pWZhWEPk2HZoiQwUWpgGXyHjh4ls7fOGi0yJ8PBCQr6cUQK8gyhv4RQb
B+AOm4pgNvGL9vD4oCnhCW732idmndWjNsbQrcfzQwrStyLqMVNFgD5UsQfVdIEfGVv3mNeK/6Fw
aAbEX3K6ZeYs43qMhDLILGSzAiJDK3IUC1sS/zuuZI7fgCpwnlCCgERpwE3pItGUQ+BTPk1033RN
iAPwFHDtN+6X+5HALI+qiqaDldda0T3TodpoqZqbBQFJa2p6fal6xQ9UgE8XdOu/DZ2haI31ptR0
w6dBAt8RFHT8PHXznF9AKzUaBshINTazlCR++2nTNTFAV8vP/i3ZvitFEFmNMqPgpZqKBdfsZtww
lKCIowL7ilR3cqUniKsrF0N9XcR+lsNxR+YDrvO4VtYz1jv3TgU47WQpD1nHpkdXB3JIH1lEY8y7
DIJFhQ73jwpFR+jSdpzFlOjiviCE+HKFa83RrZv/u7tIG+Z3fomyPFMi2QNZPCfSiz8AYVM6L7Bx
Q7/zKOK+TLjSB8+4yj37Vz2RxQs1TpOhp7EOmxD8T7LQjeXGfr5DMZcu7p1IgaiWayZlRoFq4PQF
HM+nTT8G0QNhDahj+XqQWAB47Az12TVMhWqxRHgXI/IEQxzy0StGAu9CuHmUU059OLOlHN2bo4y0
o/sFz+OE5ZyHrPHGgMyPP6aFkqWNXyA23gW5Z6BgDaIced7xLjEb6hF2BzQyR7+ScGkJcDgQF2Yo
NW4cq3ncrvYQNJZrvXlD3z5HyKMfUpRJ+eL0KGdJyRvYQFRmcfFYHmE06LMYylK7N3nO8pw8jeRH
22E/vfnmhku+cvjd5+JAONHN/kAezJE6l+tdAcRbEaRKd6aU+GE2+Kt46aovXY/NnC52KQcvZRG4
OSX5epXzr+oxdFl+gx3IiC5JBLbRoLs6jlqr4BcjaaWZZ9qBqRPAhWzeSPyXPA4c29DfrDfhz7j/
4FNUD0WYGQbHOOqQvtMT/FTeg5NDePEFOwfymtavVnDW13/7+W6BXYV9JLqy/axlwkxakgF0+bxX
xJhPiHDt581QyKdQQyZFxsluwpe9GNs3/J65n+gcasenE8/uDm21A5yonAgwLz0p3Jx5zEdOL3d+
AKMUIizx6CZcedOGL4LTTvz+SVl5S1aW7XdPKEHR7kzOWpoCb5ByN9N7jHoZVcQKwWrkhu2LoKXY
CCW7MG2lINAU7CUvwmgAQmOAAxHHqItBmR7qmmBiwOgs/IVrFT4yf/FRPyfbY8DSZDuUrtwQeMAG
hTpyg/4LH4TaU+fej0vEGfmplspHWhgKNaMLQvC05p2d5KFo7HJ5P+bGhAH+8EnpqYnZ3vNyH3iS
6O8+8hRq063P+fgQPbYE87k6ACMc+4IYp30nKhL2F2N0w1i+Zx1tsOrJ1KIAwbx7NQ3qptAXhAW/
q6XSsdLKkV75Gf1JHFMCZRvQs170MbvdMmNU8GAkOXcF8SBosHFa/Xg3MrWYbKf16jaZIEDnKCD1
OrsrKd2r2DuneiFLIBhTu7jT48bLKDIaAT4QWX142XHWJMPt//E9Z+LvOOOx7iBXe0NH9C3/jYPC
KLJF5+1jbXXQc0q1iXlWMA6G1RMghMPoVeL9xLsAnCoT0lcOzdOkAf2jSnoIe49B2LjiyH8bpXx2
bQj/OGdD0MCFF05fTQA5NGy55Ad8yIiuwPuPs3Y76c+emZasXSjJ4nsXVXbQNSEgi64ch1oICyHR
UI1fZw2HAn/ntz+AH+achE6Ce1FnmLWTBLgJ/MJKyyJNaa8QHXcGAsXGNst0QtYDwqO1Wtmih2pV
vxYs7U9WtchVpgx/+nEH/bw3XnxUt8oi6/T+sMoVAy2ozx1s+SPnmCA8BXXzHW8kkE/YyBsC9EMs
KeFY12hLCWZhmAJYIeV2ikP6Z7/FkJtDqv8j/Sq/WEAl11tq0alupyC3c1qnMq+OzknKRTSEdNHy
BZr2m5yYyXsrfXlkYwjCiHH/KqmTDdGXi4kL8AZlnwFMGn3HoAOhsQXVf9v26n3V1CKTIJ3ZyM3+
ETC9RsBuS33KO7CmWs9XX2BMFOyNKVHy6l9BzTEc4m4qwNycs/B3031Z0EOXhmd1H36TexDhAFlI
tl0D3WK5h2tE5Hgn4ZYfKZnXPAJejXmPlQGC+hxx+0G2yknnWFswmcdo8wtfx/AkFwy+07BGTbZa
EyTuTH49VDG0vGkswDONXAd5QWGo5/fPc+HxuspXrPirapZ9nfQWJ5e/sTNONRCntDMzZ9A+iVwO
bWVoONPTkTh+Hxjcad0jBn27sSiRv6YwtPItX2a8ejLMDHoEzYnhrMnr3Z1EO4HZrEX+x+f50eEK
4WGvCjoVh5oT9PqCUxdty2M4ni7z9C/Mk3iiMJGyTQXOI4sLv6K3SI7uorCE6j+Gg5c7FeuCIEsC
I+0S+VNuBUSjDLhOa2yYFZc+cavOLPL4tPpVNYzcY5tq0jOhTmU7a2JG8fubj9hRp5Kh2lB6BYYX
sPD5BLOuJtKl9yOBw4vk5XoFCBMBw0QOIzNYcnqE5x8an5YazsTGMphcNimyzuY0/rQ3azt/0uDY
7CLYoojm/p/1m4KcN1mA2160LCQ4iYPordPSgqToE2pXxU6o/Agvg4YG8bI2T92gIG3PAxW+0FA+
4Vg0pb3h+4giabyahlzJP4jfGrHaVD6C4RWLdL2yakS031r/uXIhPiMt1VPpi1FKtZxwJPfUhMlZ
MnXQ/aRwyewoGNMeji8lIzh4eCwgXN5lMo8vaZWf4UsO2NffqtKtC0y2xE1LM4C7UQXz3ycfFsqh
ZCh/f5fJBHkTSy9i9xwBfNByecG+bHnFD/ViTaqzrEGalSQyuLlw8iYW5WnbvaG8px6LlZxNJTu8
ma21hIs+ujL0tYNMkeL8DiRmEDWT4m3PK+Wq3xGm0vynIBu8nvYe1GhYQUEPJ+DhDMTnf/3UOrFE
tL3HeLVEQW3Frclerw/iQJCqy0JA4PszaB7gwBbQ+nkqA2uApTyFocP+TdpNz7V4myu0+0kN6N+6
DiXsQHoXA9CS2ipFL4m011zulVvaZawTj0sBP7HxLAw/H/leW22C5iXuFnizYFgSlQP0PsQKKPAJ
jr31It9TMJD1/4CEX29GlcQQLxzqXU+mpxYSD8zYnVr6USyfJ3LGnVFIVo8qYXPd/2MzkVvB6HEC
Rl6cLZLp1o0VnrcYZBgcdhG7Dum2atQ1nANDS4A3g3vJdMZ/WLhZFzUdpy/INbNef4uWQOgwDKUW
JadhsQmFfE/+KUYFdV/5fss1oZvRvO8N36mV3lIu77VLfgb8xaUnuv3Oxf8ehs4O6P2mq1BNXLt2
eshaujXkY2xETbXr5OMueDPTFNmAeDSOtA62g4Sexaddtm2+5bsrHE9Yv6c1i1FnH7qnrbuo1CFf
Hov8cmDjVe8eFI8mE6QLIFXcVkH0qoC1RCJW5Cejuo6L4CPZYczy3LuPXpSMLDRH40KLDBp8b5Ib
dGUPJAkTItC9GHbq661xcijqHiagU0V1tCb4kUx6ONcwweTdW614/aXT/L3tML3JpsdovjXaHvPx
2sRGUsQGN/vU3EP0OEZ4gdagjrNc3S9+Ds0M+ojmWyyrGiNK7IN/I3KPwSCZzB7kMmKq4kn7K/LH
P7sy2G0JKbpaPoaeiP6Mo37becAFEOOMRrvG0+cfTKN09AGVcMXNQCCuCCr1ljct6mkSDGiy6eKI
YXr4rLVHU25SbnwTMRPJ1AHCDnr5Xz51MBY3VwdxXEHCfMSCVWoypwMwnWstQPDCJYWOe7KKwESM
jGuE5NIrzIlMrTafZ7qPBhApD/2C3zsdtH+LkEdkToRkMWv6ncAvUBjJc2wPsuqkNGR0vX7FqCLX
Cd9FYohBG5xIcwDd95wQ5exaju1tEZ0H4Bdanfu1c9kc+AMA9b1IaMA9bTeNuRO5s6u65HeOoL5q
o19y/e1/RWhk1apzzPr0LCkON+uzymf2jKWVyhu0EydBqQHOnu8+dfVIJOvciPSwK5y6NBeN87iB
ZMmyF//XyY8go1fNUT6F0NaqVibR2A7yj3kFg5TSpETUwCoOUHvgew2B3pvfTIasafDuPI6EkAVo
KkNjakKXZmnM9u+9r7PcwskT0z/55ilYnMHsC/Auege+zw/w+FaFQ6tRS0q5Di3zjc/TWO43EajP
YwFtXNPg5iPzfRn0AgxkDTIgyFcvweLX4yUKMLbE8fuisycu1CKAckwch84G5Jiy6+gWLJ2tHROc
rgq8AUp+ofX2GPyYmQMunXo/D87vvQatxrY6DpgybxUZAJPcsQTcAR3fN6aXQgOwd9vGkAXua/GE
NycPnKTZ6VvLCZaUZKI0WeAOInG/TS6f6yB9m8Xcsad6vnKF0GUwaC6+0pmghXgbZl07dFoQDSRD
uOHQy8yXrc6rF8r4OBWGOSawg3N9msHNf/NDxVF+MivH0/5qsby58cGiIicuWy5mCSCZc9Pyh4zo
cgBkURj+WzG0aYrEs5WjvRSSUBzZqNHYDGOINHIjmZaW/cvB0dk185/ejdIp+h+5o85e1jPHYCZL
tDPguHTKCM+qzKabS57zbYywEpRcc3zrtln31rcsqwaR8679Hk4G3Vx77/eCA2MZJPTnL8T3QFbi
QSCoQzimCZ6CfmG+eyur2yd8QI4bPdkE7Lxuv0SBU3hN/GWHpyXVLM/+W1cnyx8jHLjXFsFrBqLR
WxS6ij1k5lNlXbxtuJUi67IjSIBMJoUrZAYB497SgnLJi+HWZpE2u+IYKLxe4U9OqM61mSvYVmi8
7IAU2J/5C3jQcUvRKR8lXkgp4pn3uMK4e28AIsMt7YdPKbXLR4o5K4U6UDU7+6q84W8xCtELSrXR
Cvm6WmfKn7uMgWLjbENiIIj9f9UJwKXXVZJWhVBqdmtRwrT0I5JrP5pl7edb8C21kkJERH787GEk
KkfS3rMtNpHNckqdO1T6qyZuyk4XZuYMxdoufk1xNyJOkoPxSZf0EnYvQIRzooookNYUWAW+74Fu
nlSxez4uDwNYeXNz1mTDH2b2awB/319rRkuz/eymowLBnwc1ZKjsQTr1CS8QXYveF7T5t73JNpIs
ttdZl/wzpwotE8qKCJHMQN2fiGF3JCGqUwRgbH+77eC6eUaeGNdDTG/Go2af7TfTizKr1Kgxm9OU
KUi4Z7aOT2dk/OGRotTdH4iiFqQaGhdC+YP+Oc/Xapjazb1Q0Sq3DqtVnZG+268QLyTJvSw7fLuC
tdhdklFEM0F34gKQj3EYQpKzm0Y987MzkPrk+qNTMxXC+VAQJlDqUMLzEbVnsX5M5RASxC8Z04bY
euCYtNcytc1bv4CxW7TdCfJe2YcD5AbIwHaKA6kvFo6m4Yuh/qpdd1Yy3g8mAypvmGjkniCKcMwn
akzuiWNoNY0ZWQNBclvIfGZw0AagyuVuHg5jFT5U86LTIEHeBkg2YouKgsgWbLncM8PigspVh3ie
wWNCEnBld7/qNrB4PpUdF/ShOBntpzQFPc8edEIKkWXtTuUHP3e4130hoPWmcR2EWvfDxF5Wsyb7
d4h0Rf1FYA2D31gE93ADowxQUEjpwUpZx2AEBXeL/gFv0NEQEctH1LV59KwQGtvctCyA8d9es+u9
WAwWpuK4wAgpBkaDuo0ZZfoozMhT3+VLfLW5YJg2F91IDsKwOcjMiowbkdCVhCdJr9UQ92iAW+zn
903B48KVhk/wwnJ9s0zXZO77y6Qm36XH9iM5LuYtLcJ58++sZmQQqzb9jW2eu2q3/agR1SPrFXn6
nK20FZISfI6j6PFTAhwY4Omt3gUlvI9fTB/3RxRQt6WzkDr8T23moKBXqFjVR26Aou1N2XyOH3Yp
yN/9yGIUbup0SSzlIK5O2bx6m4XKe3JP/YfJ0qgVk6LuHRYxBIU1DnF6r9sqWg/hx1AwXpVX6Cni
FjRlkbaGiDPDP3/fTOoeFSrzJqqZxRsTJXaOS8GUTMcf6BUVYZghheBP2JqI9BpGvu1mAkd7inzB
KP/Wur0WBNSe4GKjKRME+GkVlCXA7emfFf+/dyzYiC/XTwJ4ZL18AVyf5vG0BHC1D4BBp2k1Am62
ac67DlNJusSJG3umyazj4V9G2tTCdOyGhkWz+kGJkUdWjz3W0ihG/4UMslvYrGMBepMAsCwtGQxW
ApZkY7Z6rF10ardElbiTPsnmUyd4gyUcIjfPKI7eATVdtDM4cifZgcSVeqvCiSM7rAbbRkoh3daz
aNz6Ndet3DT8aetCA56Rky6XGbDMRQe5p5BPKOHsPmX2LyD7X+uwU8ni3AJ5Bj84DBXBj8HO+cHk
mgZAmgWIxTnaXWEDZhNSKK7cLe76XLi9kTEIZRBPuY1vIiXPmUFz2/3XaDUSSWlRtvp0tyYhwWpq
SMzCgpF8a6SoxrIL0jh/xbC2PcBWYRi5ivcR3VvW69x28iXGlwxAeAUUgXwfc7paVAoLTrwWFYfl
VQwTlFhUH7La9O2ulpAkAsTCotWw/wneK6FjcEmFtKaXsmXdnRwhLCZh7IiCg5ay1MLOKHYBg63V
itnOCWEmYAbTSCVl1Xvw50hQDHAaMG0q+sZQ1XYEODY9oimPU6zQZQCs/sq/cvCbo6OlCjOOycZ+
dhOVwM4zB6w4FjZw0MyD8XFgZ8tTgLcQ1abD7Zi3zUOwSqH+bitSLp6lb9UZRBoLu6EM1jVIvYZb
JtIsKdfGb530XIslp5ehRPuaEXZaPCKPrm8zV4RfUcNaDJN+7TSaWnxs5g8H8qBuWkqlay9Janwj
YmfCOKtUtg4HpaXnt/GymyOXa8xQPTe5hdSkboM666JhlN8X/3QrJzYMC6MNZ3/2uvrb2/3iVtxh
AuiyCg0GTxuIK9Q7oR+Z1BEeDYPEE9NGolvkAXdNUs2YiKm8rI/hhjJiaCSb1wA9tP0SmSrNR9m/
j2iBHkaz7bP5VPOv94OS54NycJpcEFP10ltyhQsGGCYiOZJI2VzpuRUparmYmxr2Tdghefo/G6na
iBcCMm0XELfmAo4UPZ4GHb+xxaTSk8+n2TRHIdhd+CFr+hPr/r8tdNMKqPyIlAsVBj11StggsyTE
2cYV3oqd9sSupihNkn1njmZQvgji/mUcYdSMBt9a/ofbSdo/P3hl31Lb8F5vgLVQ+qM0u4+Uwy/4
bDNzv27BxshxoTZ4UFzzDGTsuWXVrMxnc5/staSbhTye6Nu13HdK5m/7kWHfoPIBV9EiNmTiVQa3
+tLzJi8NjsJ8N79udMYt3Hpxdfxe6YxCfuJ35pk7GTEW+V/IHxIAqccleOUXXNpKVzN/THOHOwM6
biGkgFLkJPIMp/VsrJa9x9h+dXYiQgsX+jD612nVpTOLGw8zCGp2y1b0PgKQs+CNhGESuQKk2h7p
2H8QL8CkqTzhu4vfqReWV5UmdwEAPsNtmGs7f0NodFjDKJDZud/VdUwSYMEU/WrXxA3fYpScO/Tk
Zv4i1esIFYzhgqBtVeDtiEwB7jeseysKiUFVwk8QKmprITbflOK2wlqZOn7S3GRfLRYPJE6PqJkC
grD51vAAbNg5Oo9e0IZhP57KU1XZbN00ddvwy032uLwo/HsQ9+vhBhT9w6eSlmNXTpHjKgzZcqFP
MUwfyioqkOJyNzj+Gz4NPFTTMTvSTFHlsvp0xusVTPPTQ6mCT4tKO9jC4xNR+vO4t6pmfAx6e7WE
kUtHMKfHradBu3xfmEVNHvx2Z/ANjC785T5RC5ePZxMw6rQZOIbUAHnIptSKYZIaD+4xNO2srm3M
gVm47Lr43WtbkhqkhGVaVgQ9nkAU75U+LncX9cHELkwq+nhm0bFWx0gbSokeNj+SxX1V5ztlwmg3
OSQ0J0OKajftAqkNH/SFLdifyWwHmWd845BD7qoqt3MGAzhXy4ouMbdNOkEQtVkm4n/iDKmqKtc6
FvdWoynNzRodAdlYrXbJqMT7L0TD/iib83HsQ/au21Saq4+ozSI/tPAMEuBM7mUy7VpzxXbw8xM4
AiXnp4oY59kDrZYtri6MSfvrNdjtveFIzUiVl572BVAd9oTtXjBskFI4smR1qtCstiM88ixpyFj7
Y6ckE+iVsYWj6++AsyRVjCQDK4Fk5Phz7SfXxtPicgmEtmNnoImjiOdB7oLOBTxT4MG9Ltwl6bR/
gHtkU+rzhdVdQfj6jeiTiGL0WMEZf4d2FDo/ou5A2nXPulhS9H25Ythnto4WLEcrHsqFRgesvkqf
TuoyFlHHDJyXYCVGMJYHqWgktidLXejieH+qc9XUdeHviw2WfTjRXkhHXxjxIkaqVyK0TaSp+3t9
knAEcXMsYk+ifEr0QX52keIP0d4ES4uj0hd7oGn4deRtTwQ9cPiHQggMrUQntZGjYppiF/OSsueU
Ik956lHm+j8Eu+g5iORmgtCxgN1McY0JYhtkBHcrrPXRxCST2KXqEGcA7B6m+SquxSCYa3UgEz/O
jgk28EJiL0OxTLn/JFbN5cyhQccUFP+qUNmdGCGMT4GU2eg7Vmnm6tsmDc2DxdgM1K/aV4uGGsE/
+Wt1MSHG5IKDvYm8p9fd6zJSvJQprBLNaCbZHBKhs73S5YtnOAWmdkB5cT1Vt6BHkv/yJJw67ue/
nIx0/5PBXEYH26FQGz4op2yLrgzepeYz+RMUXIVVA3vrtCeEjxALHfeTXVuqAm7cJ4MOA9YHdYZ6
S7hnT1pSONds1iZa99SMJmda66RZL6Z53BjZX1EMof5JmESowewJhoX9qPmMhYuTzT3ETqSzqDqy
j8pjcDFOO+eAypyuV7ASUqCEBq5Wac4t954CYcboXazfz5+p44MjQvU30jBAwIceqbv6gU3JFwG5
U4PDIs4DpzFEKkUQNkqhMWQwyJncb55hT3aaMBnx8sfCKHh/4rtQIek2gix9O+0KvGOgjd3z7SIO
e36qtcOyTg4y8RXaJMTMzQXMIqjtmEGh86aA9pj+BBSORYfEEprGUlh6zkWnVkXltGw66hs00c0I
Afhre1PPYmm3B0lvvvU1DKZtrJBBG7ySIIz8/+KNhVlCkWaod2giR8KrmO2gBiuuJ3zbOQXkJZSN
+FZVwRItf6M0qBvxsAs+Be0IE9wfp/BOvhZqEvxCOILt4Zfnl92veUo1kgiHAa2vqd+60kqoenjy
2pHSYZxn2gFQhxb2orKCrVYgOvdu7KQaptY1pNE3Wi/9Vebs73z/Y+M5wYvirK60VuahdVBb1XY3
dCvkgZ+J32ixMc81RWlwxftT0zranQtVM+wUWxesouQbHIU/KHYAlY9sCzq9WkSiq0cx8hVxW1Am
HMD6nxp6sQcQxWaE31mQbWNA9KreInUpH280PkH8kHvChE3EXYHARxL62qn98vyYiTlBUEbYzaMX
VQBwvi6TW1efQ24VgExBMJ/pOK55IWGJZUbg0xy+cCFLn2hbAzIU0b+w0mTIq0G8W0IbY1IGwGk1
pBKDfgMMYtvnKeglNjWFWSQpZqoWy5Se0cqLTvJXr1AANO35eYl2foQL4KD+OXylrv+oogv4u46Q
WmspVC0IFgwMAuaU++zCd9zo2e6GdbbJfKcKqoUlMpFCoyxbYkJw0ZKfy86Z9Gtk0o9Jjh1gbinX
AQqE3lreMtoUpxHn9qNqbcaaqQDk9CiwE/oXbqipC752u6KDfNX0iRbj/gmWS38Iv09jo+RbvzQ3
VjhfJyzRxItxOI4y72kncLP+dqDCLOmYCj2PaWR1q1lZIucs+fqW7WNZOPQjtETUFJaEyIen2evy
R9XdIxw0BWNgLsMw3VDtN2Lic0iMLO2DpPU2rTmjxfZYIDGVh7ys2BeDZNUsaGysbyHRfZlKbouk
wCXjlNInSynYJtNiJMWknltSQ8HkeOt0SmpLxLrV0bmnZx+GOSjpfxLoMRx+CrhN8RbDHs6wiA74
WbjEG0mUu4/KWDdq3yVAifPXi+SAVBEJbsfbPAFKoGGkbAIGws0czpveXJ48hsmzoUWtCJzsi3yB
Qh8tP+ZCGLU0oHOCPPUBe5sganB19YE87HXK2Ji43z4SXyAlEA5khiBMPUEspqL4uy0ck3Pe70pr
oQlMwsltoDPXmTHtS7Q0XIAzydMJHGb/dowxQGe2ArBBpcuWVpSWAFI5gn75lp8GuiQ6dUlcfksJ
Ehbe1L131pakUuWEzCcPGt30WghQ9YFyagLOGHcLlfmJSHS5PJMPixrNQ9GMTI1gu+UrgHiycBcx
nbMs6RvSfuSkXDya9xoNfibTcPvW+RarP4dWY1I4WSuZg2+drCla3FyHdmiwaLPcaNdi5YA1DhSq
LbBBpjEDi8Bzru/pdBmCVKrhQc1mB+jkT4g9ItETU7iEtvZVQM2QwvkAhpxJ7HeKpPuMLj2QxwNe
MXQifgS62dM6BhLV1UcD9Gt0S4lsYMr82/KvUKTOk25ohlCbyp3iVggfjVSmMW8uA0uF0gOO9SdQ
17YZOAPrVUUBZLeC42rkOLBiOi5Alhdp3120jKzMWCVDOBEjMvVmSFdavpI4sAYb9oNw0mlCZEe8
HlFNPL30vlj9s5kbEhPzKzHPBj4A+Dr0CsHOLr21sdgGahKlkNfruhw1WEZlW9H57ufRWfIXiU8b
WV8Uw6G937QosE6d3sSvnEKuSEFV2ZbmBQp7B4my374eQn5e9Wb/ImD65Lyd/FbwjedMMNhtwjm/
/RW4FT+KioOQtS1bfBtamwOquI8GOR0bDoasncYswSw+RfONKp4LjaMc9TqyjCJY+jQ1pIFOgQWj
7HZ3wDi7hR4RWEgfBrXtSP1DJwa8Q1pPlNfv90Rk2+0PdTRwEemWQxnVDOafzIqnhXY8RoWgmgDB
CTzJeEGflq/iZsDhTzTT3GsbmIVgrsDqJc00RO8N19LUMOujCjg/zHKhAylu2bKKd6fcY/Zgj8K4
GBkDmoSdT8oGVtzj6l4qP/moWBOxF6uyfVNoMILCKOV7B7NHOqRmMuIAqcr0VZDF3lOnnhS0k3hS
YRuEQLrjmWFRSZGwyt41Msn4LBlmiMEojNl1skiFCISa0pxUVZ5P914EcGfpyIzXKZVaQheMqM+M
o1Fn+u0QryTAyaDKQZHQQ/VaVDb+wYnuS4kXnKc1648LrEMSVia5hYYXybXrwGRD+Ik8ry+JdimJ
uDapUoG+4yf4BGwTcaFZldp0EQdK9JkFfjfeEyGVG6L9SCr7NEkB2VFw9tGXh1h1uP0j7rWSMc+k
og98ozF3L3Zs03N47WjPpMwYsyblf5gf7g9UELi60IQdHhF5Rf1LBdWWSRLHgtCVi8k+xAE7E2df
Z828BAQiSv8K2Ble9Ptu2kGCDsDqrZoaD6qj6M9s0wv4CYC9gL5q93SXElb4EKAJW4879JsyCdJk
E+0G3GvpX0vMXt1hWCnkFK3qsA4GsHyoDX0RxEE7YB2/W4RGtmXrB09rMjehuZUadUohZ9pXZwqE
UCCG52cNEgPTxhRoav9Fek5Idx41PZzszimQm33pVdMzfUDkXZ0ZkLxqBpXG0rUeoscKn+3xxexp
V8ZYJICDNO5O5KX+EgxH/XuibAvoiHow6KJyhJgLZ6ocN8U25pAyi4XinnAPRmYAgUpKsoWGwW6t
v//nhXz9fCesLfDl6nSy/pjypEtrLKqi5SpAOZ0pa/CK8cdLBd+DIvf7cSS5pPWbPGK/BahT+Sko
YVkDFHElevAWCNNHMLZ1HlQBkweSNpC3nucLaFumcneu8aSG65rYlS3XsUPke/uiZPhMLvuIER1f
1E8Y04THZlttRkP+Ncfu09/Uv7sivNT/0vKtLrXIHUc5+1Js0STiw+bOcMCfXI+z/Ju4vjne2S02
Z8qvoEPx/DLRcoMwnoGwb8ueEmewsZNfKvxY+XWmNDdSRf7YREUtU0N5f97XrC7YCHU9VUnc+rKd
cTYhbKy4qSTYked0jS0deoirU2EhbOKuf8p4eQedFnChIZj5S2zMHWaLbEaYLMxMc6Av6ReTriI5
x79wH2VIMrwCiQTGO0rm+344TdGD43JLklWdFVyApeSKzizQyk6W9/0Am0miBLopXGgjs9o5oBYj
cZLfdrKOiSXBsWlwJCNEP/LoDlu2IEY7QVMrtiLwPt9vbuvtiToeX548oaRChwbM80PPXgwAI+8J
gBXDlbI0yzcBuZq+m4sv7XqvnR4fSIKRh0pMVFj6rx8XPa6bKd633THQc69ltC/cZWNjhHx8fJCE
n4OZxAtJaUq3VMPG0oNublslhK9BKxkF/hBSx5ffrUeuYxAj4/nQrRx8u2ncoGOo9BZq1OKSvZ+V
UwfWskkoKN19/qHqrCXHeVCwk4R5RZmA8/Ej0P1H8tUnwODlpKH8Ub+wF+4+FDDF/twoUNQS+f9Q
R3lP8SPXLxNURiKe+Mb39D8dVUklxKFBHnB9j56jTkKSy5YvL7hHvh6aRyFGPA6QS6xZdbQBN4aK
PkIIRMua1uL2JTTqMpAUb9/L64FZu7vSwn7/1rWwgQd3vG/me0JLzkp9ssQIgvfWcXdaLdtUDBm6
zg3cS+0qIyqdZPMsLQ1Et6PnCRclnJb5TDFy5C2GXITE8F0+zOF7OP8AC2eAioBTyEXk85xPM7WQ
IgYuzI1I0Va00bN6m75Kesqi1tvk3SRdd9bKPkwOI1JnzUnMRZaQejx2KAh1Xvfrg6bKGVGHLEkY
PrV+w5fgQPCqQr0B8gTt6nPNEBTLJuhcB09HRVAVtZ9wosN9r4WZ63irpCU2eKeVQiu8Zr/pBloh
cfjaU0F7zMVyqpIbnzzxgNi2JW6NlpDaLaKsoBW5UmzRqPZKSXaHVGHtcELkWElnq9umkpPrI7TI
/AvNmXIkII4g9fk0I/Eh3i5CURvIiqjX4UCJv4t+X7twsA177X8JRxYzDSfXPT/rU4rZnFzpoPWF
zHgsQmQFpIJTrnayr+5rMewlqfRskXuq5mroKmdlgduR6N5XknmS8iT0RYnT11jBp/JFr3Ux/oK5
Hmfu+iqLwtWu9DP+30dwQbJPzHJceolek9oKjlRY5g5p7MtJwkebFwLfIL7X/usLZC5DKl2EbP12
9kW/npZ6pa4HfcRqAnaRaDGf9nJSGZ//2KYB22eeYoj+wcCYPVTg8F3Yr5PPBQLcIDld80bogRZw
2Oyv3BRgiVrywxaQuwIkDhYygJ8u8G76+NFhqOyYyGLovp4kwxgtKF7MYop4CNExCWa9JPNuTdjk
PpxLYLZg4/Wiv7zP0hECCxf4REShqPUKpt/5OmxaPdGRry0lKapQODYyhs0CUjA5L0ybZ0GJnSac
fZpgjb8V2de7WFiCnJ5wyfNdGCYDzhAVzdBseahf5154eEvyjlua4fGEYYneoqamW1h7f5gs5ZSe
wtqtdLTpmAFOvNWVeora4KJHZOdn79eu5vMIlPsgtDJHg9qUZ3aAa57bAPktYhRMGXvcpxGjWNmU
yYZ6wY3e8CzyPl3TGCK0aQPqHtYw/2erHyQRx5qXdBhiHGXGZn+bQTBbOQY4FXvq/Ai3AI/+KesW
78ECzRXwUS7tRzFotgj6f2fIfDxtD165wV5ZnBU8M3E8F1sZbsO9Lr+QPhORvTt6+xZiMdE8pn5j
w7wsFlkp9/WTtd0yV8VaXLzob0HGdjZyy/uHOnCrEnZkSPvt/DfZeCpNAHGvldXPL2h+Px5y1bTC
OzeKmdnqPYOga0DgFOjbYZe3k2o4UWYEV6Zi8cuvNHnRPVkiYBpfNczVhkPbThR8PmUtUoD6LUQO
rcNrzWu1pbxkvk/d3VZL0//+1kL4yxcR0xUY9adyExrTahtEbtAHNErjAB+z80ioM7yS0HuD6QSR
ADxNKIuObh+U2ejkK4AMFLDgvxnard2lhnNl2I+ZNtMxXw4m6lJpmUk70rRvEVqxWSvTWbWcf3OH
db3vuWSb8YUqxxLn/N2j1fp7jgi2FNwWw1P4DdAJQXxH881c1bXE8zZKI8r0eO9MrsMS1c0Fzkfn
fq04GuNxVVVsWWdWb+MKue5y7Mx9vIrGsNaD9Sta2zXeFTvXaF1tNMGyRHJfzR0lcJC6ZImlZYDJ
zEPtfAiT3stulHHFTx06C5Q4ljHJEY5PiZcW5gSONX72stxcuSkTIGGVq1fig/uA6vSqC7FX+gVM
nGL0iYVLBwIleousahTBfAk3WxYlf6CZxG8JbWzsAPQOJcNrtIqDwBlPlSdRXIz32EMqqq9bY9ni
HagUSGHIARdWhKelvZXZBlYAJ9qjDjARiLzU6rCbg1KPp95a8Upe17L/KYTGLozYic0CovdkRQ89
vxhrpAjdVQL22o+VmCkwX7+Hwba/1LHtAKuuAGqVwjbfm27Uf4rmPzSHqP6izIn5Afl7bD/hrsoG
5VDDoMyZt9Xsjp1zBKE0OQrejkGFgsaJ+G33ZE3rSTLsXDVFVhrpBKM+Ul9fIX7UWgU/xoccRbk4
L6q/TH97WvbkFnLIl6IcogB2X2LpPmmsZFkMLq3HT6puAccyLyGliZlwirKmscm/cBV6ZinynJ1F
zM+CxfuX20cULIGRUJcZ8pDAQJPzFD36DbtkvRLV7C8dEKHBT6bIukcq8Mo1C+eMK76faXyiF/P9
3SvDXJwBCziyFRcE1fV2zqvz6+Y9D5+Od6lf82Z2NWdkymQj34ZkvBVzv2wMtKJUzpZKsHhDfMnQ
1PN3/LrVKUJfD5tO0jcUdSEZwCImAFh0KlQ6PQxRM8OU/GI8kec1eCOaAKTJiyA0w/xK3KZVrriU
snjwDWCJnFTSHUmEOBkC0AQdRQhsGvI2HYyWZr5YEj4xfVWAsm0hSF2IsLVaIXaeChoms/+ZS+yO
D/vqfqBvciVjFjKHInYg992IpiDhXp7STQeXh+ARAbzr7QEjlOwM76oDfeS9Xa9LUc9+MSZUOll+
E7RWUi76CHpGZ5x/xuXgzD/L571eNl7SXXh93sXAGuj725wfrrWtYFgb6K4vDOGHFVhiNVrOcr07
O+u3PKT+rLs7TgZ3AfKTghUCl/314Zhnhf9N0KOq1xhAmXda89D1htIZY6P6N1bmVAr38+ocPCLh
zmJV9EQ5ltXv33Gh2BuqHODV9swWDQ7jQBRxmUoMpwwypOk1dvpyxcFzHWU5cf5wa0FDFhQCbm1b
znoQRD8OfbNxsOMZmPsmT/Hpsf8LQYiUl2ZSBiBqhIQLnN8kSCNp6o7IzgqUAMc4G9qoKBUHk94S
YSULVrY+F8SORlzWxTSeURNb3h40VD1PukKka+/Y5vkJHmXTDDFm8kX2BLtyHzqc1adWW03FSAvN
VFO8YS5XnSe6jghj7pHYZomzRFT/XqKinuzNtYRTipVSm4GAkglkw2VbQyTdyOjuD09Zo4Cxj1y1
9algwzJuyhKkKV0UZ9AJvfGjOl4/AC4uZEd5kVelWQjQBYp14H70DUbu3Mvkqy/6FTCGBBAY9+SK
lHzWD11krCzmJPUVX0s7Gjl+nI5+zJwzWkltBI4ygzBIArh2yia9SBLZpARcKt3fuFTF2yiMcLBc
1ElAOfdQRu/UW1kV4xiSWgeqJSJQR/NPejcJghFdUFrawuCQeBdyOAwTtXVktObqXye0LURTybyB
Xk+5H1NANLT7JprUMDXh8Dgqj4wXUg/nt6+5qrUGo4Vy16ZktDSd9Jc9Y8I6TFWNcLmx4pnNwiLa
3jr0PgPITPGPSiHcMXTIK3im/iYPy998bip0KUcMu54AVoOrc23oxG6AROGNpAsr/2X1kCB6UFO9
MuzmQNlu6LiJ5LD/V1tzNRXZe6R0amcyy8LdjoU9ZH6vsNKpT0esB/A+Du87PJAcjGPNOepvHPvi
o8qPfQruIodXWVUyNwWXT2gwXlcQqtVtvGilMUzt+2LAqkRmy6BDnFLLnRapaBLfPpR4L4HDJCPN
6yQ3J3sA1iu8YrTEJR0qAad8jp4xcVct+TV6uV0BdZXJQuuI6sZz89POJ0eQDolX77Av6AzaRmao
W53Jipf538IvEvF3z+4ILBZ++85vtZLSwGOnVK99MYsoXvHKKWJuhU4qmFyrotkM0OCYh7+aRxn8
0C05x8Fkz91iaCAjcBUXA22bHMWs0dg43OI0G5X/CX3IU8S0h+++DI55/TMUIIGMHC2O7ShrNHFM
XOCeR9uRnBMCnkNczx/xRlgnIdaQixFAUq+wqHlRwD9VS1HeUBH0DgJT6Nt7MKio7gtLRtQiDZkV
Tl3BSFg68z2/lJor7iRH4WauEUR07TZIThs6R9ZxtZhNFqDX/asR5o1AoHTlTaRHXMmIyfD3o99A
2YRY+SdEDlhEt9PjLbDGI7uP/7Yja14QncL+RNF3C3XpstRHdL0aoESq3od2LFKsvZG47xQMmxIw
PCYSBTl0mUCMePap2zQf7l0HERgkgkfNjRVzWlWeTyA5MihNDEF1ij8VSAUpFSv+5z2DGJX345a8
o+mxd7ZKElSVOKUh3r2BCgnVWa2ZsHXP+xaBtL7JezA2pHedZYfpXP0T+akq0wgXCkULftRjjHu3
YGKJ7RcomtYX85q5QThuLa66y8OB2+86ueWp6ZxvCXRaAp/F/VS8MCsFsWyGJUP7gn02VBRGqYoj
uArhZtePQ9f8EfZ2+Xzx2kbDpRYW6G9w4wQNgrrGVTNdO01rpqIvmGoJcb8KrmQhRN6R9Ea84nTa
CuW5DuVXTLjpm/jmMrdYfpUCrPCbtF+YJv1aOvSjG0uZUJ3l7xCd8XFZEcPyh+RdvTajP6nA3Pxz
Xh0IOnYDnpjyM4ASEpeuIp1swxWlu7PtlWG2xvys/wKuIKhiTQTEIWhi6JwQKT+GICHOyevMy9yQ
/vZ+6W/97e0VOTxz9OfSxAddOOG2IPo4g012u7dqQzFvx9l7lkU1k3QgD24kBLPtA6/JiRt6itfl
dQn7i0jYhrE72poaPifhaqyIZM3/To9J+MgQ9QQ+Cz7v6umsTuLti/w4ctlUHi1sNocViOK37C+K
yLRUmLu8bNB5mYWtFGVHabouaigsU4izWWntdWT+rFUTd6ZDhuULMO2/cffGHi52XgPWFZOlslZr
oCOsvbQHHV7qMQm9qGDcX6fxrwWuhcqZ29pKburXBVvbSysdmiZYU/EjI1mKHybZoCnd9lMcdnN8
7gybElzYBXjiIkSOQCjzSuyXBw0Dq1Ttdal5dbhWtWe/AHVkA1iYREEHH8AWx5+k8R4YJhXuaYL5
P9wWJMqp9XJil+bZEhv7Xm7HcEinvpoRRVXtyfjDBq0uLZyqdazk9xwmolXcBHiTrf1+a91tcsx1
t0u9Vqv95UlafEjZTdnBzczTGdhqAT40g1Xyny/JvhlpiVk4I3dRi4UJRwKN1M883v6itAJpQpZm
ebnHuPNU6sQMimRWiP1SBAolcZ3lpV6EoIJLuYqcgEpI4XTE7t4o4Ooz04K+Qpd/jQNL725AMCv6
bW7xtf5Lj/QnOAlSENIvH15Jb31M4JW7Qy+nf+9+dznTajhkn9O7OolVmSO5wK7T2KyyrprcHTcE
Ud1y+bId3gJgLfetIaNIPQ3lVcMdV3jDjReBR67wQMorMbVTTOhlRpg/H+MrKNH6TONG36xexrbp
qYZsGYysqib67bQNSwAlblwGKyCVq8GE6LaJB3vv/Ihs6mv4CqiAJ2CTgVz7sPJ2PuMbjtyXxXYh
70wvFtNacIQgCegL8BWRPfrGz0DqNjvWjJJ0SEl1YloQzVlFR3C1zAIOurZMxXnBE9IB6b26akzE
A5EsswoQ2pEUVrxiFqOee0gR1Z32Cj3bo1ziKyH0ttCAx+ADHe9OK/5srrQHJtNBHCmReYGK0NMu
pgnpzwzmgdCrKVrNYgYpq+/dsligdZbGRe1WbkaFBEruaMCwaQX+H87leefeRU1zSKh6N26AiC4S
R62GrvTPdF8ng+K8tq+wvsGCRKmlojYALsRqlatvkhGhYFD6+Z+V8eMsiJxrcStuanZl38Sfef0h
XG94/3T5wez4UGRoWNhGllFopzYtzYtARXsDTxPpU+QvBW4+cliTN28Ln9T2glqLyLaLmZoR67St
1siz+aX0NfjZtAnI4295ZWpYyq3mzM2q+G7u5sk506nbyVgkzBqsEfbp29VJ3TIUZAlH/DznNgaI
ebY+ygdlBF6t6IJPPdVUYa9Cnwwx2R6/X7Nz9Bby19Iwr9aRqtIBy2W2iL57k2HNxUi0nRBofPQl
lPVTVTKoDgIXJiG2X+xJZltXUVuF4FBKcDSSwsCBvpIvFfE3NOXmp+T45xsWJHVJgDvVafpEdEdU
Sj3ZC/G+mkPToLWx3YHewDq1Ok27NY3ku2Kvvp8eUTesOCKR9oUo8fnjLqm5KmE905qkmbcVMT60
Q02ofTLn7ocyH4ZztKEiKLJIC0E44FkGEdjtioOl1p0AjdLfpeGflvhOcsAaFwWhRyWm5vpL1PBd
y6ODCPygDldJmx+IaZH5D9Xy+GtEdr0CHC59x54XsWz2RGOt78H/KrguKF8dfbEHP7EgbFRA/QU5
sXCY8lEWYqI14kgTuqieyvPGPVgG/PWOkFEjzZlIX1BanUA4upX+OEbep+73ygzHgpjz833S8sbp
E+58dCvPd3Pymfxy9hwjEIerb0egpAHuv+k5FMBix2hHqV8ADQKtePHdubtJCi2DChgQnuWghRZR
TdCEBtq8dPd2/iLEGBuyw7y8IvUbOy9gguw900Ino5tX0I7nlietWmzVo8ypQJhcAHFMK+mx+K8y
pWfZFQPeA0UXBW75l3hKnXO28kEuCTISqEqWVt0ZLikY+tUoo4AZjGmfyC/ol36qdj3j0xRySPYU
9mRH58aKOVg5bHg8eUnAkUiuN8e5jltz4o7yQYQE7/ex+tHrHG1H1Sv89zm3Lo8e80lyuxPQrLY3
gYBvhiYeEmL+qTWRb0X+3d5X1sWJXGcEnL9wGMpU6/Ltyxz3y3nplCXOx3M/vYpGj6Od9Qp2JK87
7GG/6pHdrQ0cK3ojR4YqZ7MvhwV1+6IGR96EQb+eaBFffX8pwpBLPwUb0JfkbSIJeSxtWImJDb0z
LgyNxILdb87IsOfU461mwnNEBrIEg7wCM22Y7ovMjjcmvt+Apcri4+Xc5YOpd4cWqa4KpIN7Zp03
3tjx2xYAZQF0N72N/hd80GKUI89KbKDW85/uKEfbcfn1uTAFt+2aF4PDEaFN07rFlakbHFwswAf3
p+4/xbTw3Z5x9x5knb4X4/TO6ozIhibUnu1V7BY/WgtCK2OchKA4GZJIL9EFgL3PyoT8dZvWfnIm
YoW2aeHp1IEzSjTvTaAdh7MiBdYbAvAtA1hb+LnQIQSI8vmanrev6r3p5hqSHUsV7gmS7x2Des1Z
xPCU27Q2dmqrxlgqL621HUkbuE5JC3/+NWi79I0T+zoy/EfULaB8xhfO80WVYlVmwHd3/bEva2mV
WBFVYbBUQwaPXX+abbfrYAm9DrkyHrYOdUfgmBUum72WdG4E4EziVkTxPShPZ9HfFs9Mwwc/MqqJ
nXCeECLDHdX4HXkeo6NpZyDKvjD/81YikleOBC9tQug9pn2CoQsXEB9WDkbBvggB/XUvj20ceaDK
QMCHmJIWT/IMBcqUOE4ocALDZdFsn6JFdkpR8e3St8YeZnZniGKjc/FFnuaCkr6PdJaC3HmO6YIU
ZUgXw5JZjzSaUn5iNWY7ew7gd34F10eJpo8YXBg+Q2XqfWXtj3eF80GDnjLcXZvJuHSQBjigF6w+
FfvGAx/RxBofPyBAk3375zI+iput3hWzNpr76v4wrC46gXeoXMtbVBIM+WP9YvWh+RXExkQYqewF
Dcbuk4pvYJe/B1q0PR5C7d81p3Frwp5XxSRpqiLxlvV+NO1wSthxmmMnocE12NXqSlnlRUpvchWu
Tn9OaELlfKnOFLG3AZeCkXCXW88lyCWSLxf/Ey/vhRruDf5yUBZnGoWugyv9IaoX/bPMoxuh4R3c
VkZhjnPziwPsyhYmGbGwOhPiYGIrT/cIRs8paNjBRUY2lRjQy2WAmDtA1ax+iBDNAv/pR3kWLmIA
9lQm6IVMohoYCWlTDq2S92Hj3T4FJLvgid4iWpQiIv/KuInwl6kPTv0F+wMgP0iNnWRLLDVq2Pdy
vJdXzS+Ify7+EM7XRxbnMs0d+jt0lBsyawpw3NsB1czJHGhaWjv1QdzTScEbhus5ipdQ0ec96CV9
8jQHophFw4/mc2MF4yoUBz3LHtUiwaMEyVuuI1vCftMcaoO8vAJGBb1HycWwFpq4LD5oI9E432MJ
SRsmUBzjkXsoj9zxyBOz/BmKmtEIaAsnmU3oQPcVnok4vvyomQmsdr9h4oY+1Yd2oNoE2EoPYoA1
BOcLJ/qjE+ETJ4y6l0KTor8AnsRJgijImD1ezhD7IjEBrg6NEqWwieYmKuUaGKETIRC68E3uigcD
pLGbIHNgk7QS9EFu32tmhx16sWzdhksEMskXnPtCYLzfWC0emjJR3dwvIt0PkqGqhyRmrHMNiDUp
9kvtmJS5oNrGwneaIBCVtWgF5xj3QmYkyWSB6gjpm5+qnVjyNRYUvgE28DU0OBlz9EPpdJ3vpz7s
OaAKIOEmro6y4glIbc5JI/coMrp64hXX+9X87694Zi+rLfIDCWhqGZ++MtLnq8l38OHevxNKNTJk
arOkKgFLikjWp7ai6JnGRKQal5M6tPn7wdbnO3lQDzbIaTr3Xf/T5Nl1bnhyWzOrCrKkx8kCAGN3
1YgZqfKEEjNnszunEZjjthIvLXYOEY0iAd632unoxJskPNxejnoE9h2h+z9ycBBSbRz68DLz4tKo
4SoT1vzm7vV2kr/NoAsl/hj8V8v8eb7SBNBzUnTRJN4YsDFnxepOi+J20drNnewr3AtGYoKQdLg8
IWYTEiztg2mC21s/4OqP/gqLmKYK+8EPMRtlymImV6sAjN7g0byvF+zpoHqqMAXoA4QgwFaaAI3H
KkkHFEG58HkFwekRm75KLd01kU5Dh1SfAFE2gzdPxBhNKW7q6RpcBlZD1PZ5jLF9W9cdjG2463+O
mdcLcGKMqjuN1v1uGo6OFOFWa9oDhkNNmniDM8ScQU3CDGIrh3jZNHtCMJ/EhSYVrpS/eK0iQ1Lg
gmi6xmpln5ZCAIYT5NXKrn472itFBfISube2QFyMf9ECiT/KDK7VOCTZjyyltqJBr41iTsUg8x56
MnlMeWqpPp9W0IgrJJVq8eEVRWJcLgO8Qnl/GWLaEPQZBcnFDyoJVHWBFSeHteK94Jxo+3vhooka
ke8S9aIzZYPRTLINaAjPXFX0S2pSInFEasCMKEBa714SV3KUM6NaPhAIQ51PXm+bj8W/nljozFN2
KjLsTbx7ia4Vx/65D3vz6JYGvT7+PzBQW5PMUfrQtBjtvbL+j8B3mxvvDsH56zrTcx3gSGNZ6f2N
k1En6JdWw2P1Bm0B6Yg+jzxi4jbEl6bNb/55HvOd19Zow6oaI0SZyodPuOfOW7uojYm1VV5HWeo5
aMWQK//Q9rmXZXldJCGAAAo/npjSSc0AfKVea2hgz2bNqPjUX2HB0U1KhYrwrnPAgBqS3gCWjHDG
HokwoNtwHB4RCLswFC/pdnCIeKL4yTa/DF9+2JzMgA+vCmaXvyLK+c0Yb2CAABwQzy74ufgbqHCl
0hkM124G4k3Vl8U+sbDyeJndxo9CNLg2t3rlrzAMSXuJchiTLmeh+RXB6YVvWbaa8BBnjILAcHg4
SDbcOPCS9oc6gpUVIcT+FpBNJrgxfMOhNiyPWgdY3ODgFHtkPbG5RiI/Ryh9Az+XW3XbnSzQjmfO
PSAe9FTcLGzDg6zlCQBgzsJ+7QmT81jjx8WGzYQ7MWgkI2r3jalxwF4HrMTzT1f+rXxOvDOa9MtZ
gdEQtAx5siZylBms5j3g0YczNOtIgVKCz0k5KCHvgcCzZGm01o23a3gZEgGD+wa5f9PegqfBjQsl
toP5QD0c1NUzThNRvmHUX5z5hgtw3blZO30jXzfNzM+HwbGavhN2WcmW+mu24wJ8Q84u/u8g3git
8oiKun5C9PkNWhbQbs4iVX2t80mEBrTAZu846Ac426o2nCQWlPrsxQ8b3Cf6xNLOKeAz0g1R1zOt
cE7c3A7LHfCLQ5E9EigDur8MOaKnoPbIcSlj3nWXe0bobHgFHyDJLhQrbZ0+d+sqLu65Jqp9yc01
TW7wM/e7BIQxNdYgBtRKMkR2omkNQar6jKsDA4plQh3qPXAIxjAXTDvmeEswmyMzO8It/wvvsJdN
2oytLehvyR904EcyLKv1fPcyRCq1OKaAenKNgRi4eVY09wV9oRSoeL6IHYM3keku9/i3xxFMVyJm
wElBGLFKtp1BIlRmT+YHYcq7Y/6I/uluuxK2stdPoXU13vmR3tXwXBxv8AzUCLE+7gqKMUW2w7Ul
vXY24qovToeLsBd8oQ0nrDyhageVgo8IvIpzpYu5+QfpeJnftyZgAxE1KLG2+TKy31OoDJRCrmVZ
/j3h/r3UNQ4QKjD9qX9jD/j59CN0fxAJLXHGBXGU+WjK1GnXoXU7XOjmGnfheA25ZbdOh+xj7Ecv
TtJ6JkhEvQ5eAsfOyok963P3dgbokpjR09hAfSP6LQN7ql02wzhNPmB/JBmtKQBMglL0gXBUArxW
WzXwZkGc9COOj+Fu6et6xc4q6VHw1QFE6R81UBfFNMDuYQRDfp0UMpFo/wxlexntJmMKlhBrTlx+
y6fci734APV0sWccS61KhQg9ELf1b773IJ5QMOZlw1HNqpu8N2eY0QNXtWgI7i43Ams0awMUs/bB
Lnkg6S0EeLJ2Ui1ysDRFqEn4a/rh1XfBA+Y4lomhB3e124/b8wL4YY2iNkBbB4QykvANg1cF6DRh
KDeDujAV77UJDlNkoKsMLw4Ecl2xl7JDMB5Kxwq3aTUzO4YRON9ucEdS5VmnIJKT7Z4tR5jCjN5F
/l3S8IF0Q4GQSYEq7ydafnMwVnfvoMkOV9MMXZ34vwd2geFwnZIoMKmpjizf8Q2rdW8U1ZhHEpZJ
F5YmIAoEMZk9r5wxLQnCtWcMvLfucJLd/WJmhR9/SIP4jLXN5FOmE33UbVGKPTf4zxDhUQHEJaei
xWTftAc1RCiVLJsKpnm/bkhuKoBx9xUVp+t1U067pJg2BuxOpUNbBKHbXeV2J0GjYTPXB3p0kzj5
QfH6u5nntFtwSFHOmYJE/HlQWtTBXaYRPYc/FNcgQHBVxxl45DGVMokbYV+dPBP+gLPfMZq7UaV0
CUcmJVs3y7R4M565AWzwee9zzvIO1Pr1CEcxXazAyfrE8TejKEUASosfhQ2SlmF+nWLPCThza5QS
7DjchI/W09V+snZy1pOIxton2cW7YmDrPVo+CdOWxUmSQAzJim50+o/joU3ooe11TjTdrDuDJSkj
tP0Koot/ohSg8dRDQTEeeNQYK23PAOZyQc+4gPCIqK4XXOWyEhZ5yb1cGar2DmDKvJpxlvipHhMz
bqE96OjHZ0FK3BF28N2oXzrKY5fho9FnBGBPqWfOr7cW5aK3Ni/Stt9ZJ0ESdnox+UmbfmchTscY
IT5dSrjUEyEOQwam/vW9Ny4JitY1m4lMJO7cEixPiVpw5JVAAki/JyaLcpPDvv63dO+aBHGktVzf
bwYOlhUBJ6hvZgzoaj6JGP/Ig6b7mUMb83QqpbSlwrFdbOuCFoWvwf4SGO/FzMK3NGds+aEOl32W
al0VqsVFQQYGSHqZWDGAyJ8uV1ktlJp3zmw4uEwhG13iqaJNLKJUTcWb/V0/d3Al8xGstLShhF5j
JcMQYG80ndCmywSNfCPoUr+mUx+ldthZQifrzjGKfOK2b+K4tdN0qQjn50zGWr9VCoXvT4/TEPMP
u8WmyMXTr/NOAT18kGJahrQCjVtRyy8/gZfftEH0QHx6zeAPAa+b5t8PHIIPGExDxSxihbORrD9I
2ANH71sGP3n1Mm1EeiiQhauh4NEYOxRYBC7ti048uEb83by5lTM6mEcPgeXb1L1Hm0HPNdNaqgBu
g5iBEMip/14nujUQS2Hj+UhTUHGSUDwCECibfW6zo+f6f0maQ7F1m8bOb7ww/en2Mp+eCyE8uMn4
e6Vv2tjn1KsPReG0/8JmQiXS4Jfd34LKYoGgu2wHT3Lpr2h468xyTnmyJUa4yqi9PCd0YMUO5pXE
TczNwXVWyflEXeVeNuO4yqt0s4wZxLQJVIeXAq7/6sUeuvDNnEKMCv878XJ/0o34dIK5ONcPRF3/
NAwepIL2DtpFVW5tw25FTFdizEXenwZn6vIEvKco5iGbtU7Q9QSmI6tsBTE+H9l9KrFb1xTJJ8D2
qR0sQO1diKAZy1kZGaW+yW3HPcvF875LxDcrVAuF82V6a7ujhQR50lgh9x2Nqegplt4BX6HGndlR
RuoPc9IlOTvkHiaznGgItSE86fW771K00qCKkz0zT/7QP0zgcDe/0SlwJTZMdrKn14l9lQBRZlOR
gY/Up0xBQ/sHwIOEoQgKTedzhIN+ZVR1hmMK7ntEClzLOUtxq8HACdG3nOQjfZqLEpM77BE57STm
DgR9rhhYtzW9lhGoM7urssrsNoBN0YY5M7DCqmZQUNYcRAr6fRoqx7Q5ZofMMTdCuqwAYQi180IS
/Iuk2bnXtAtfacuLchPPfk8rhcE39NsmkVA/HuMybwdmN5X88dO6rV0j8g5gxEzKibu7hPOwZFzA
qzRMIrx8jFuHdZfmY7Q785pUNw8f2uxGMrQ/Yru5Vt4/Zz6aRTdSiYmcvz1MR0NBeQIVOvTcqjdc
KqbCetc8wFdG2jhusLbBwJakvaGBXkwFuS1C76QFfSseCOMb6awrZ+IdS1dAN8G3ENhxDYxOqLfA
KyFhFsRfNCisorTZV/ISfu5dLSZ6cr6Nlm5TitsRMzJx5VAHUsVk8e58W8VqSW5jlg4ecnSEn2aj
oYBZ/TptexAlw+FwWwuoTWUoIBBCcWS4D/NRUIUZaprj6Y9rY7odgaBl6IaoX8rbD/t1IYwDiBTy
pr28YFyZt7lP39/0vFapij3pvdIb2GIK+dDnNjj+oQc3WfaOYreD7GFzN5DHSKxdU+t1vK5lwGLU
7dv/CaMLU+2F4ARfs1s9cJpkTKN80f6kxd5KplXO/zRP33+ySB4rhQXU+XxsF4RJK27gsptqsKT6
RZOBD+bdHq5OJFIyT8uxWY3/Pk4puL46ltNFPOBKBfzT176The7uwgU9gRpTv0W9vTUx4uIlE/dQ
Op8wMesCsAafdgYfDd+27JX1sxEniZEoVuOIaTeSC8l0Kf0Dl2xXAUMtuowsxKI40wIzJs9r0lLl
s5LN8tT1BQ8sQiEO/+CVPjZQOqyeDG7iXSXcJTNHgyM8tNA9Lk8jRvcp0fnIixwmFIFjQ6qsxeQ/
nvTfVCvPOqEOUTCNgsSV3RIrLa1TfLfENmYFb/gFQg83HvHkNvq26j0LvOokfhBhVyASr++pv7H8
wVsnltc+8OanFsC+TsHkucJvCwkQ9F/0JxVAJjwR2f/D8t6wslrO0kOkGWRebYyyEEKe32NdCTze
KDf5rxNouTItVTy1tfQslNDSqMsyS3rPx/xavutU9eEcbYIzXlirYK669GcwFRu/fP6XsIgElRJh
HkCKoYRdKx0LYmM7wLrI0K1ilHdOSNoh/r/l1+AyIZV1/NM/VUizyHJ2a4PcUEv/lEiTmpAdtuVD
ZxANmK4xYwhkOkPe4/U6nOKoWTU/wKZduNHYGdm636JTAhsIHvv3E8JqG/I2YGkzfjxDAT5LkXia
bZGyICTY3uni1ducmfFkW/7f54GTjloOtbtb0GFuh9XbOacBcgGqpBpkp7i5XsyTNcUIrlxD4F6+
1VldxglwU/BICVajBsmtEndBGFRVbjZ5uxkjRPrsChEuBxc2XFkTz4FZOB9zFgcfYz7b5jCw8XWc
XTteKwR0reR3y/JD1fNly6/0X85PTMDQ5267oDUBozh+3DuZ/xFsnl+kIaI/c5ThhsGfzZmDsAkN
NeGp8zGx7EuNMAzG8c3KkNWEvnGU3V0pZSY1umDwqaN5iF2KExjt6/jyX2/wuytrmQMe/yMNZarT
GZlzSLRWy+x1AY8fWvuJP1pcvkrt9P/N2bOkztI41kbmY6AwV8Usi6i4fHzxJI5sHMDsM2aaR8EE
RfR7F2RunuRr5T27oI58xyNq7/DSYIs/8WYiepQKNi0BdxKYKc3Mhtcx6l/vzi7kFLUTgHTZENC4
HOcEyn0p1FewmcVMK7uWbOyQQpR6b8dElNLLnLWQqvkJT6T8n5+7MS0/CSll+imve7w4hVxj+BqP
o/ovqJxOM5AFGD1mw7Jw5icX3eg3HAmb0OIl/2xGBO1KXL09/kkfjcVRGMF8WBxlM7av4TVix7Fq
vY7P2vBoCNFhuja5cDRT2UOEFa3ajwKyOKmtNphZXJIrrgJd2qYpqTpzbisa4LTwfcS//zh3JQFK
bUi5wARMSCDwyVGg8pxc0OnzYiHWC9FY4fofYJ8CRsCXTkqzhCutzYzb/NcN8wzPotlCnvAqmN4G
8jz/H5a+9eKI/BUpv07NsuIVg/d3Lv0pz0yvohDcY/4K9zcaZt7nMOmAXCy8GF2dJa+wYsFSymZP
g3X+U/KMctGmumYwJr9HZUi5aBI2N6hF4CdM4+pO8Mv3h57g/0NAvQ1riyqmqGKrnRRsjcGKzsUR
XKVbZguZZzfXBsXWqpRyBmxWjcc3MywQ7+OvdsNpwE9frDJ+jsPHmGLl5QlWoZdDSEFXbX7z8SxW
OA3CuKRybxI8YjM36PInUe4uQ5mHQWuhh353jwUOkuZCgL4zPit2PMykOcXzGbvfDraaIFIDNbJi
4DXxvBov/4ULC9Fet6I3QmZRCeFlCYGwe1HNK8ZoKZcYbrEQMx7DtkJn4Ty223HQIqLDGIF7Tb94
A431aAPYjYoykX6VHkqVbLYmuAUMG7nn4EFRsKQ7eooS/wngl8g7Q+w2cyaPn3a+SJPOYcATVPDc
cFdzQXPsG/+7GruwBz+SCZ0/XKeU4ER6MVq77UcfGRf3NmKNg52yJYzV/vdqAJxuBz8jATEVVTia
e6jsV6ctPo6QAYho9gAhYb08gbgOTPlc+3p/ClSDu+IyjOZUZoKLKm4Fqh+Pixe11WLAiuAAVS7G
3AyYGhZINAchua3moLg1f6Nv72IGk89QGRNOO/RSV1dv/nTd6XwS+bwyzrDTSs+6MxgUNvBXU1u5
vs8i76g1jrLcFfbugdiGCey/aZMNrnCMwurVxNDUh+pnitLS2uz8xht3pAwq0B9O9EVy8OSty5vM
L9qwPmKwlHb/abeetFCRurblsJXNG2KvL9/+CMGuS58hoz48mTTesNEv1+7yeKQos11yuh5GanGa
gijSCv5yicz4JwAMhVOWAWKSAdtMH94DCwFDG90x3BBTohhf1wNbpyMPizrww/nxY5h1u2SsY4kt
SW0ZydAnwKcciJ1sLGxTxeBBeyGZIInEhfXvpEv49wRFeGcI6OJsFZBeND3/CgEwG1PhDhLIXoA9
wTYQ+Mxm3+bR93IQlD96+UahqrcnuysiXX/cwtokqakQQbxGa74zhX6CaNmFazs3eEBwg038h4lj
j+0A1Anmjy8vUJacaESGyBI1B+0DtfnPCE/Zbc5JY1egzIOvgeGNYFeE/CaAjszaeGFz36CPzhLm
DDXcYCQ7tQCMy8U2JgRKzF4u/565c7T8p0/bG71TpBawWkGavAPO6wbi5LeA4LX7EjVQPZ+s8TNU
r7cUsTz6PT6ZcLio+sVAAE8V6y5AxVbI0RkP/NOnAHcBYTedMvwnYScpDfa1tvjMrnoH4cloIggu
c2U9FUnDYbXN9vlyfLaapHmVtBY/SgaJKkvkciPRzee0oO+9Fpfp421xW95mgVlzqBF8nkYCe2Cl
QY6IZ+ZJ8V1QjXB5NcY2kjZbxs1d8v4lQyTioF8WEw19zPFuycLPCHSY8A/YY+j5l0S8sI2LTun2
pO7UXEZopCtdTRctjpkC5MShMkqzJAE3x4dMyeut+05P97OBiX67HxUhnoXf2+zLNsw/PgsjxNxZ
ODsYnyKvOcpYZbSkkkHbLkE2S4qCe25J/UuulDMTpc2e6OBpPkl+F2Txu16C649G75s/B/0WBast
3H8gnZHJ3rY9QKKkTOmOU93Lt/2BLACjGWbr2S+qLJCWcZZ5PxyX6uIiZfG8tp1eXiIbSS/78im5
2jXkBaH+X9yat6GAtGnGL1ycDgfXTszVxraO0P6wAoz1mX39lhy6HSzPt/9AiwOgZINzjTSf2kZ1
J5wAF1F33d7Rj3zI50P+ZDKrpJ/m9MMkFW0IQEmBmRALddqENM919n+4CZbhD5r7x8LHUfuB6VOC
YlXlnenJ97XVKmxx1ktK3717NdNr+HXNAa9RxWtIrEv/0uM2EGTrjCa5NbjbxA9aDXl2iHybbWPc
yzj8Wf97G/YUR7aLu+izFiSqONgsZU44bSXCaaYAATXEQ61P91bcSm007CKSgyLrPCdPCyRnPFEm
0pyxeNK0y3pCkkhE6zSwX423ZCKmVw6KYe3Yccj/MgldXbp6ut8SSZPYkS0LeltDqA9bPYImSsCB
ZDXfCqtRjY2gKT6vijW22QtxESayD/cKQg8+ClUa0mmiaTQYJGw5qOXVrFzFiE7KQUkdy7WfkKn1
hyjw5Ixz5zN2J+BmpMs+y0YOdAQ6cxOoaAt15LvQuD+mLFtuvyZlOjRINyVAzW155m5sTfodfKz1
daQBY8/V93WKvszyXpZzrG9Hp5TEStBtb5VEGmUmZJJf6Ksz3L/kzS/hhFit0SuFB9bEGLpYIod+
AK/dk0aupDJ7pgvIwXy/MQP8TJRapniK6QgD0wkoHv9iIuszvFUMJHBvhCc/WadPAS0kOAm5pN7a
DX4ufvTFrFhIUAtX6A/16wycYYsxwErmxhIZvDqaP9zwalLwzvW88J+gVg5W2ae6HpwapBrGSrcx
41swhvUr3y6O6gEFwQ1YvKmOA6Hf9bvyeM5m0KbiYt2eMkuLHZ8n30si/LhEpRnSWM+0L+nqG4JK
9lexJwrKMkuLmQvUFBbVVAwuOltMKWsC1ShcnTvk7adGOO8m3tn+pxZznfhPlTx4+Ehwm3mlgY6c
krXYcbKIOEceRYJ5WoQ0WbVBpME498ruelSb5zGqTHE+yQf7dcgddnuAWlANpXe4fLGv6aVCpgMt
B4uljK9dX30x7enac9g2YZGVeCRtmGgDxdObNYLeooiBaTHpD8m3Ig1gLsspyNTDiydPRcJqPGqi
xllf+7SwQFGplabQndaBr3N2J9oBUIH/7NhhoYsQpxoFBg1+qjbOIpu1ktSwy5dGxbqgzE4ss1F7
YV0Ma/tJsi0F0NmrQNbf30vBY6iciogEOIYx3vL5MZ21X5pv0u22ZkDGDEm7cP+uhL1JO31W36s3
P+twiz0VW1WibHCKeLe+qJLhAPygd4y/HZ7kHRLQiBmpjFRxDuUAlC5r3PxrTgFcGea3leke3GCp
twUhzvUK1icFLnwczEJUUavP8CS+jWQ99zp4XEZRP9JsVTK0UUbgkq7aurD9Ew66wPvHMjmGC2eB
6zgRRTy6SGlIcyR9EiTG5hZQWclWPtLzCHvGX33Ucoy95Z+EGHposTiM23rUvBk1o4lIbzg+gWTq
yY3g7zHv8eenGS1RE1mrn16vjgxFhbveILqSOXzXm5Mj/oP8BuEnfof0UR2GuFOrqKKRl4L76wde
tQ5TqjEc8Hp7z8Yq0L9yqqZh7e/ENQGt1L8lUdV2XHz4eMH5aUKvLEAp8T6yt39kWHnTd5s7Z2uB
KQHcViGUhQ+uerCJIICVaXGcwLaqjlTugoARLYJYadSyNrQSvEBXEvgUY3dp9ruPC3AngWCDgZZk
7O+/8PIlcFseyEiYaHcFSxUITLM8dqq1yZLxNro5jOJhP4cl2ddEh6aEInXCODmXVDayHPlTGu/H
EE5v36bL5VPtIlVYA8lmomuDTDywBGPSbqeZFKlaV7Y7YeOJv7pETgFpQvMoE3Yutwj2qBrKdkh6
pswjutHHNA5SnmPr1oUGJ4C4uqQQ/OiGwpi1EZjxhUR1jOjMgZGQMOojui0ehr+fA75mcsUtcNPs
UdWoHI+Phfk9JsGmGVYGn4Qbm526B2XCl0WLdifRuy66FgSlm84Ua7WLX7GQ7xUJJewsqc/eBhp7
efZ4+7oOYNZJd2f6Jshwk/hAyr/9iItOQQhpxFI/bA4ZBf75QyubVRK+0qels8OxnhxEdfyZmBly
1KEQyJIp85N9gEFYxsZA6FwPbv3G+frdbOhUmRy488EleLBAVuRbotkhkmGtIF33c3wg2YI1hwZ2
gXCuK6CA/bJGJbKVvJtPF0sv9mPGe1bWbFAuTTQemvXPYhZdlgD7nx2iTF9moD13j9kuz7bAhx40
PGgtX/xJ2NR/sb875L7Vi5kuDgRDlYjueLpDBDpKqL7yuvL3lbeJdQvSRuzFQGxWk/coawCDQVU2
IcvJ3nEDW4eMPU+FuCddQBhxM2yX1GnG+3SHylttxfbquR0diTFcLZWv30W8Q1Pvhe9eRUaO9Tsc
t7YIFWmaLizt+bVlqsxfjF5D2EtB6G4z5EGunUW+qXFxd2INhoaV9FIBmYugVDbi4gEnLU0K4HQm
B480tXavw4hk6eWuaehpalOsMkjKUltcBOPHgz9DbBdp2qWBY+CiD3nABF7Ym2TsZeWAkZRqdY+M
DB45clpwihVS0Q+0TWRJ4/sJwiv3J0p5uVXccuGHhHpeXF4dQ/k483Jr8mdnZcqbMgf09Yo3ZhKF
khGTz6V73isiHbHfEJ1Xmog8q42D31Sp1kLFNEStW9p9tBwHY6a9vvK7739qH/VvjKWfI7zYkMdv
fDfUNrG60k+Z60pBw5H0x/LQ5dZ7s6x8c0WNymzuy16Ew7WcgHAnhCFO8tmwVWddPTNYUeSHucsp
1W/o3fcrseSdbU8ICwTXWuTD5WpJUvNIsvanJDR7VTtZgJrandXlh0iS1X6v2gA4Ob0kLUBtrSac
H+g2x9CmdzK8iqfrgjrpJcMlvCyarprWfsQ+FIitfbLP7cqkcKHe9j2LJkzEvcrQ8weHaylMK9My
cd9Tw/yr7vLFbrScKVDF45VKxhbBVqAUx9IqN5nGB+KfyqVH3FS+gO9n8FZUsAmPKDjfAt+1Qmla
1EwLDepbDIom0Ee8avawcocjDq4j0QoSYRCA1BG8tMtXXrrBNVmLRis+MIs7mkIoQRWTYJeAr6jI
6VkMXo53ETmSdgXKPn2KO+lvH+L0UCjZxOSoLxZRGQjDSrJCgu1mmNJ062/3L8+QCtBvyzFizf2B
VdMgdphM0Er4rqLe1qqWzwh0dKAjV52PVq0OR+cCNjCl2FE307QtOSDj4k+g8xfFJ1tzZuykR3t8
AwjakeeCmjtMmNjQ3gDLvTaSkoMH4hVc75Z0AGL4cre2JxEeyLjFJuVinXQAPCdaGe+iSeRgDGIO
Tr/RBmPAmOXYTnvSJCyC044QgkzFU3uiHTA9p3Df8lLxyIRg0r9Vtl5fL/PIjJX86uzvZ6R0MAdM
GnaXigg+WTw2wnFhYxj00LsXV+y5yYU3SWjCUw63+ftMOPeqdD+2CcKKGPx5BaLf5CNtwDrOzvUd
6rI2q1ohGYBeMC1RAjws690m4uTxa79qLuL/guBfF1SLchDVoM/WGlbO5tZOf4qj0lPMYcPTtAcP
3lFvGBYyhtWJg16yUDpsgB5w6yRIrZIfPll7f81iYueuEVVSATb5wQxo/LWGBjQlMahj/GjMGlsE
wUhuMmMwxe6xPF5sXuB/BHwNe0aCDJlWlUqu8NLPbp7GdbxCexgijQO9heV3BedgZRnS5D9rjJHM
x5RAvmi3kRPPuWYEjOULR9ayR1WDqt+Dt2yK+1WXNeD41TDdZ1f6tOL/2T0hejkVnQYr18RZvDnp
+xqo6vuvGT4C8NSfOkyM6Nn/1fW1Jw+PNhxsNTomjy7aEQJdi5/+0nXlQmNMXe4DNm3dCCa21h/B
DCRO8GtVv9iyHGtSMLwiYTl3JRXzZ0Y4rGfnEnONwI0xroW0nOeDULmG79II4I/EQGvoRkXT/tEp
+UzDwzDK1BkONLP1tT7IMjDBpOW8FLLExxIydSKkn77MNjOA0TcdKaCynrSjQoXYV2jmoCfLC8JT
CYbDONmOrzk8LNkOuSb3iaLo8SOhhhQCHk9Y420xpmQr+J5Al9p/1xTAoJ+r1e8HGRbbY06QAm2b
MoJKkDnfYSTdX5Y+i2kPoQTRnyZ9d+dqakLZcHaICr62JiJubcfuWpAFRf0azy1RJAfqACqE/Qwu
TbIQMGWk8iwGjEcG32mbW2fK3RTA2lUM6MMy8JEfDbPtv2MDbf8k7nvsCPMpLE4OBJ2E+5fqgsjg
XyiZrIuXFcA4P8Ft/Bp9JszpAF2YoxVX3UaoDDFP7eRbhqyd+fIfQqtwLEgIHmwfamBPnXAbq+mD
VfrJlse4O3aZV4V0eUEjL1IEacNrnYmzFY8cXqGgP3bx6olhkqJB/ImI42HJKWmMVD/ini+7Mda1
r4/HNmC4C/AU9UWmCtMXtsxn0dlO9FUj5QBvSO8g2PyJdLFl+L4ackuVln+qCPdtek3XY7djVbl0
3M+6KqH3UkW8Z2M94bz0DSMWE8PzRGDfnWuXzKkiw7H1T1f4d5LvPUuZlpEQ3qJ31lA1d0dvxotN
GbeZm5WH2G3sfWBgtlyOkWmLFg/xC5CU6hUIUqvbm3qIidx1k/V3Uf8HVM0dEfXaXGj4lQKXVypO
TWvR9nFhY/swoUML2ET2X3uq/dmnHAR1Kdwusx2ArO22JXbolKb1IOtYaQft+oKFqcJzyqPwIoAq
d3eAPZg6lR56tC57xnk0MNiSV37RH6H8F7HOF7alRmaiEjWse4B+sqjkdElKP7f1oSs8iWaUqA67
2gnmUKWNQkl/+otxzvIeoy3mSzHjF4jH2zQglvXUchymoEPsG+l9mGeUNFJntEmGnxGLmJ0tPxdz
MViQeE4MhrReKbkvF87WqVTQbq6hnZbIpGXVawF0cbVZLsdoUO00TunyAp/kUG8lLSzFjg18ZN0E
kpjcS5YUnJ6/8yNIM5JdSzDWfO7jknmCztrd8TB0yNNwMTBblpBTGQF8qmzN1fHb64eN5lIQe7FB
9eIDM4MznR9GIRLmM1AB7v6B1eLGxShhNwmHz2aMHG6W7O6GXpJA4M3J5E0StZxKg9fWpn+Y3WiA
fLEGy84EHjwD8MOs1dN9Mu7F/4mHbaVz/y1jRr3cYCdZikcaz2X6jx3ra52cF17DpTLIRekb6QRv
E3yOCBBfcnQuuGhrTFFSAK01btF2fR4UF1m0gpHWijWMjLXpNR1DKlyysY6PsDLa1bVIKOkxxj2u
JG8VQjhFggN9rxQ1xslP6BRIm9Mmsz2m/L/NRvR9gQdpDBeslYGZsSQPHbiDW9Zz/ajzpS6W6KpJ
fNKu6QCWAeujAvS5RX2t04YAa6uKlY6Fh6D8Xwm8ynL7FNFi2eg9G++NT86NuZJvYJQwOIgXDmSL
bj/to3W/sVZuq9dQ5bP4WASlhEv1byXpsjruax6gUfsGOrNCvAyV/QsaoAEEfiE5j4wwRhezVtFd
1Z7vMuOWgeQ9Y11MBGbCgSjuB/HvFCG93o1U89IsiT13jh1S8ObMFX4yEHZ8ZiXeazWNtsOmYvAd
OZYLoImn+8nWvClYwFMdg4zm8n2qU/dhXndoiRO3IBkkG5rb/laQpNYkORzFyD6IUGTtJEODOtpb
vVFMWt0jutba/Jia48phkh783ZhZGVHiXrA87Z5oTxQsunsiW89n5xOTXOa9qktc7nSk4lerEoiM
r7D3TNwMWpHKKcG4GD0XLuLG5bxdn+BTIZV96no48OR0hX/Raf9fSeHiZ2E8664qPr7CO7+FYJt3
YIA3umdgaBq63cGjSFzqGFjMZWV87P/HLPa/gOZzRHZmUj73F4T1vJnLBiDqtDmjUszul/q52bn6
uhdWhLCu8cYiOrKScYtcguxSZpRHaNULr5//TpKh5s1CjvFapruklJpUrG6WXGvjdOhBO1k+iZ5t
sBD9AgWJZa09dsT67jh+TmdAwKD3074rySYBU7EUtbRRqJ/x9DnzAp/1FMT53FYVS/ic8yghoQHm
Zgjxb0PE1Z6quhSlU5ARcp1RBne23f7GDUKTZ22DCd5yz5sRthdnKpuJbIs+/KOIxe4obOli9Ceb
e/QhznKLEicgKutk0OPd6q5UPa8cb4OzPwcwVEaTolgQpKz4XvStawm2Jhq6lCwVTH4spPPtWX80
x+1//OD5kACrgrSWDN/S9E9tLy+sqTxQanSn0i0N3W4AHzCu5bF0n07G7QC/D1FHDgvCSAvqiS55
gYVMhSU+zlOxGo6tUldabDP4elPGvorzDzvAVuwrjpmsn/bZfCoknfu7MsU/EoSR9yTSci1a1o6y
UJxUtocIs8QG4QZgrfauIfAqF4pbCx261Yd4curVmM+iuvZE5qX1uiyJg05ddxZSqJwQbx0y1sRz
Nm3CrlnSJ8mnlyZPcA2a+ogF0Hdm8KivfPQz3M7lHsS2ftaQcpqJN6JHwYQGd8z/bwFfCX6ssveK
X+MX6JohiVUEYz06U9Y1ir9JH72xi5sK1EhBsTqpXsps6t4eRlGL/3nZGZzk9jzpD69HM613dqLI
KBEJ2/St3Xwnl2ogfzEdzOAceEdsQVp+mhGEivxXBBlkj0qcYU0TFfEtb75ZFXTqYsZAFFgLSvd7
DPADKam4dziauYbYQO9gnMOzSHPynI+fLb+DpjlDK54+foqsGRFyc4JzLIzLqUYMGlURXugw4pCN
WnPkECcThoTcCKRxQtfFvr1ozG3xH+hQ47W2wMlat0HbTtPaXO5xrX4G4JG4LGQ5RkXBGa67sFTe
HPiN0A1Q7h/x059KkSFgra7WcXu+Ce7zc1GodU/qp6BAvLjZA2dygjVhc0IXv3eE6KfVTY6/oa5O
4SlVXBoCJo/1F0l5I0880SYEKkyanVHRsA/YStnfUyoAR5z0kn1RVDENOGQeeTo5wLQBsqaoVcH7
rsSCQ5VFSOw81aBu1IwauzdvosGDNWnZBjgZddmggCGEO/WQqJFsj3rsbsKl2lnF9ltzCFh/2yQI
X06KG0rFyBJjgQkZEK1+nANrf1nq84M6ZAXNc1KxuiOIXtbHSHtkWF9jvj9NaGmi5ea5kT7Z0pFG
VXIspBFLw7faQdWM0qMWyRQkUN2jyg4MoNoivrw8xrp9ysm80+w7X2I6q6n1QIUD2KHnS26TbtX1
rHvYlFx0Ts97rPFbLoW8I1p4jb7Swz2PpqHpuXcweJe5AVWpJK5+IQbDIMGHmp3mM9OzaQeNdcI/
NBsgs6uwX0F4jN2hjZmYawKyuUcu3vmzB4q1Pjg8gamWe5R6s6OtSTH57Tqg/WRFjcN5yocXe+9L
RUE2wNgYbfUv/o2T/401B07JduIjg1rd+DHtvqTnwOWcMrvlEMORVSy0SCF2J/gKrcbcZMmE3282
Jqz+FgEMFEEjPMcDv0UC2/6ft6WNaQBZZ3G1tlzplQ0CMttU2o2XGaLzXc1JHrN8bNOkVW+iX5Nx
YeJJ/Bw4g9f7Zct4GN3t19nwXfHFcc4+vXh1fz0bBhtFHoq75oRRZeLDHaRUNhKFc3/4XZ8cHrRq
a0G99JvghPYlLZ9MtOPv9bicrhQ1mmwh+HWFkP5yjxdScKCPSS8LwCMnRCiBHS9+uDkmdYjYIiLO
DuEtRWPBnCSv4syvHhRE5zqOoWfebehk3PWAIXsRI8YvePNv3lnMOh0NbpWmaTvJCy7/TkDAfGRo
LRFMeQHXzrIE90FNmmhCccjC51gX3VX/lU4p/ceiLzpROiKlkB2LL25xnDcdjxaBSt/piRe14kca
SbgGtwThQFaasS3BhTfMjjw904oVk0dYFoKKEyryTtrD1jPK8dsj//WghjDs0fR2RIjYqbgZvxlc
LIwU9whm0bCEYRfg/hHhep8Nvap7XPFkV5nnuSHyN0+fw0ot/OLPuIwHzuOOmqWWDXTgNQ26VwRz
nmSMmNKChSqbS84efiLK9y9ZZmy12u/7C+r0zAknqXcfMsG6cIKGpZqWkmAVVvYSW7PDpwSoMWiK
h1hOwHPc+yp4ylrbIVpBahA7CvStkmPh7+uE1u/lupfEzU2T2eCYoKyGlMCTKcHx1ZmS+yPALXlr
JF5hQDHZqXnJ56LAUFvNI5jTQy5tINHL+PlNg0Xyq40s5PCULNmd5uLjnsj6eRffzmiy0bwsLMDe
76dnx1DNT8e1AZmWnCCzgwROGrvLoFb9bSk1S8NZM2wSs68r4C71zy8QtwKf+0MNk2ZOqgqRFAnP
aAcifAkciPQskPYUXAnk3Ae3M+qH5N+YTTLBdARVa+Jkt2gn8XSSJxjZA5WnvOG1f4RpNpweEmTo
m519kPTbnv/D5oXb0hXfV9DdpdhdOuIloxsHfbbUrHyUpQv/+WcWuvmy/iJ6TrA7k5Oh5YTy9AOZ
34pciZZRAvHKf5JMkyIsik5gmG7KF6Ft73rc/npetyf1IMqkrXO1xW0fTwiB/q3l4bcbRdsc+jV9
WPTZFRIDuXuxCgGPUg5iYXl+15hZik0/Enkw8VwAWmbNgrthMFpWcycDX3W34/JhGrD51jQ0uhM0
72t7EJQA++5I3xu+no/n75iPoRApkdMpnyRkjUlhaH+g/BsDYTkF/HLnrqGpPbQI4F3OGW/7+3JH
C76QKlgf6Ql+oduAM3Z5zO0AUcjEkRIS48e21pKRfUBTEAMzwmH/JTLs7qCKyvjE1qlpf4PkJSl7
uqA6HwSHkNSHpGYPL8OfH787pDYLW4Uy8CKmnfUmiUjR745knQXF4VyFVfs9LhyP8z5yEu+qR7hm
fdmwj1pudgT8hRhf7VTWof9oBhhQkUIAa6R0kn1VwDCybHtS3bMg2dCURD9erFtkvAjKHU0OObHm
eSY+0IwkpZPX/gGFqzyS9XNbPLzUCAeqCoP//kg68eOgdAziJoa6rAIxtAJerwJ5kX573d/jGFUt
DAs6COV4R9qQUn9WmpPyQ2Kg0qXYHZDYtuftFqwzY8ACrPSSFckS4aUUpuUugNnMWjqF2X/sAWbH
rafU80RDq/zG3o5hjk5E9MRYsjiUeNijINDBPfcTmxRgDrFP/a13VHVd41NLMn2SNb1mhNumA+ih
bzclyKv8yDU18/sXxvNeKL8v91V7gwPy2Sp7kk7YbqfEYdcxW+pd3wfKaOtXpq8VZ7H8yjuj8Gi2
hOgQSIh+qnVmilLcwcR/FnpKgSI0jwYt0hWgNk53MrdolvwNynFcBlwb9Doz8pfObnPQOFFftQHA
Nc78zeQ4YvEBUHgmXhzvQx8gkwNJ5g1UQZMnh04/40oKLi/kfe0G1gRjhwwdvKKrPJtzRYNT3zsA
9FubfUJ+gDuWvfSyRoUoe8fU9c2YA1JUQT9nnjt35CWq+n+/8bjRHV0N7RLY3rcDyH4Ah9um2VzT
KNrO1vHVNDbzdX62UyDiVStfM7x5Nv4OBX8xQDOR89W4A/yelV8nYbFMZz9w1/kzmzX7NkwXw3AW
fJZteqMTg20ilXE1RTHFmzE0j0gLVkpJ+XCOziUA5EABNpxfknjB1l1j6ToMcy+pcbFe+IJ5M0zi
S204ZFcvAjxtrDzO8xnwpqr27Q6PVC25IP7cOTq7zSU2xg2KEKmscFEkkZEDOONyzmvNllXFU/Hr
CLeuuZLh16jbZ4wGNaONm4fGx8UvDCO0TaDnAoFLNNgWNk7RxZ+gnF6IrpWpH3djF0N05QCB2Arx
Ymx1OeNTWTp761/6blUz/4gY8ijVphd56Dl5lqq7eMAN34XGhxZHa6tk0EILlxmYqd61pGFmjYq6
yfTEJcLJ50/gSaqZZHFmeMOaoR8VIf+EnAataYOqrTk66+lzYcz9MiWFYCh5hKNAN7TWCwegHCwX
qsjBpE1VwT4AqF/m+EV2BrGrQ0vjGpuwRe2pQJihyNDMm2VXniYAjYwoKVccDIHIFja9+E4URI3f
spRwVu93RPjyPYpsTDoURqyiqU5luPBCaXX3cazhzsYp5pIVwJZ/gYa7CBrC4wjq0kZi32El+7Bx
iIWAS5EtylDwuJSOQxg+QznGKF6Ffy/UgWfc5yNMiW/Yr2i+u2vXzsKfhqMY8UiQWF9wZtKpJAZZ
yPX2me473RtMRpPfJoKlxhUzeFiNpHZpdhG3GD+yAVn24MA5UUVYmu8X844HoWPdVDZ2j2TfhD+S
fWSScw34XwQWn2gHdbddtKTnox6BCvVmeJPm+VIauC6rMmUCFYcCzAVwGpbwG5pu3wajoDnkyWpm
vLvWuXViqQFNJsBtbu/fzkc81a1G+a38j6T35lezvYUtn9K/ENG2efrob7bQViNW1kl/3TR7qBsa
DUO26iMFOLiYRq6CSUpKFbDHP9cM47hJTKppj2TDv3rPzejy2+QdKCH3cwaSy2LVQMQgspVUJ51n
dX8AccF9GjmSjVVr6rr5I/nqcEcrHs7YBpE+sbfQo08MsrXOHLqXpOXxO8wIv2HmCbVaTbE0Eiyo
KEK3hU6mDUgrUU2sdgoNggyBB4fCLXyxHS0p8rOIsdoIR0pgmo8hOgkBrXxWdJRgIBfpcbuwDJ34
VLsjpWHJ1uBJ8SrV4KOIZhf3PqdCmdbBExmWqi9YHzIWNkY4o+nPWIKy8F+AKGhwmoNnyLq12NMi
TCHf0W8JB3gv3PraR0WgTCoAsMZ2wLSTDBZTE0fcJLUDKC4oQzL70vsYskCGrBC46E+Le20ZOkvN
5F5HofuB86/aGWLe9KfSIAZ6LEFL/VsUolXbEnN3hgKryNezzMHT5URpggHQRRr1/eALREyrnQfN
cJgv8W94LOBH7bZrdbJk0rQp/wEKkVkkoHZclWUYgGBwOZscd+8MjYfKfhCSC9mjQ2MPAeslN4Zm
Op5Kr6u7FRSFeXTX2FR/LCaQHbAH432Cr/c4W5Sx3OmPNPXpgMcL6dUKiosxIc47ylAYPLrWsP/6
RfCv2Yd3vDwpJn+R4L0bmVhkXkj3z4oZ8d8Purr1sCdW1N5AJiPkIzVt78L6BN4pQdo61ZoLCwIc
NU+cq92IXyGZUDUqN9lOV2V6RF0Oc32zKRo2m4NL2AfyKaqe400SAx3DwpVTHGeDQfcKbhDOYJHz
1MjaoSwYeGUnUkieEN14XgpajI9Otl7gl/4W2LZPK5EbQ+oRv1hvl3ck2AjkirJfHj1gtn7fDe8Z
Fd6+M0mj+pNYG4nz5HhFGJ1/fcBWn8IBaVrwWbCyDpjqXDeiFxsQGYNzn7nw6dagbLfafDpVRfKV
ALF3jUf3Vtz30JbmhmmZ5fFVGj1bkqHJVo8slko7UNaBgh9JmNJSS2DK413nkqkknsPHXkY17UPK
qI+HRS7VMDTYy4z9yyo1OgO+5+EdHablW2Og/rh31FKDxW7m/I77wj6Zxqay2ZBfpnR56F8Dbe+1
ZiASVXivR5lX4DWScm83T7yIdL3RWUAW5VhorDWFXITsfXUshSye3Qy3aSUdHU1l475VoYZSuD7k
XhR/Tor9I4nDuwfgHzw9Au04YJEz31EAKFAEiY21E/G6USsaAppz3BX/3ncWs2s6yK56NTgu4Iq0
MiTHbVfFMWu6fEzIe8vrflVTvtSHgkVl2rbs6BufEb/gL2KwwEqfB5QypOCOV8sRPMWFiTOpdl3D
Eki6/1EiQW/1hSzUsZIiWMSNHhkIL4w1ZWb78HaYv0hiK6Ogr4F4O/kFI9gUOjx10TyaUaoQvD1s
4k+SjBjyHIEFwA573Lpd6wbhGu6jTX2o5SatfIVHegLza2T5hDqYQZNKmxUDIlm2UJAyNJrbw6Rx
Re/emVXPxzbEu+l5UpWFk73dSZh+G+9bTjotnCBv1AU9eXOHDSw4cOAJtO9bklMHmSDOaNMOsVV0
j5ef48Z+05hPWG5CvCb9o4SlJ1xh7lf8Y+Kwhhux+0yxdqLiO3cIqf3DY9FSLnQzwm+oT9Mo0Sj4
UrswNyP25EqX4EuDtujvycRy8LgBBPnQkxtL7vbpwSuh+Z/u3+jNXVk6EJ6DtiC/p77FCwe6flxN
iMpcU9u6au2lUwOOQCcDVoyFl6bHYAVZJIpwZyaAvTlpdiEeVRwulQKVxKxipGvGToIQA7XOT3Ml
CLQxJ9DsXI/KVYHZpncCD8TZmufGjn1s/LLO1uppRzruKUON0reYIKA/nYPlJp3qpNM1MdORtkmP
rAF6F+tGqnLPHWDhwrLwEz5GQplIEiixIZpMlig2Tx92zOSQhbk8Psjt734rY2UxkFhQ/R2deCmd
DKdZ7ZP/zR9MPsG5abPifs+ehwfxIgTxm9WIekwyaKEYMgubrkrWKskTckJBDm8lpOoVDFcAoKx8
jvzF1JmL2P7kP2qoS9ItN6MaCCkNqUizhAjia1kaiKEC3OHj6e2a37Ye2Ml0E/lPT3ccpcyPV/QL
Z4pJZjQ69nrGW7pRMsKLqs5v86Y+rc4XLaNtKoWt0p2LKcN0N87espgpmsuvPt3gIzCoN/K5DGu8
a2Gzfug/hQ3LDpzh/ShzDLfZnPcYfQYCAo6UxhPyLmBCmLOYoFDhXD7rct8KFwetxU4QdkECKwsG
9IKg3p8q2oQHp1n+LyXVwY46/8ZeXI2jnbDc2OA7AwBQpFG9lfyzcHmFJEzqVkilkhUu492slst9
i+ko9WQEzs0zbTEQakGWJxw1BxPWBeczEML8DG575xLPR/JPrYYK0n0S96jpgzlUYrmO2QFBC92v
E4NZiFLY0clWK1T89lcZEbVodTLWba3Mf2pOhxWDJ+bpOjpuVGOCMDLjlLCdvVV0CWLcSyiSgvPT
G5lvX2FiK5IHTyW+ZWZdeYHswY6v0eAMpT7KSczs3FtrVFQkTdhC5Ft5I6hN/ulJWlbBOym90aUz
afrYrUZfv4tuee5zZ6AJK3EY/ZMn5Ng01hkmnL19lkLhbF6HvTIOgRuK1M54d/eSqEbVwvcHVBEH
9fD71Rdrc1QDp9QJlrJW6AqdkKpAnlrGLfyybGNYhRdqcLaoKSyePETP/pTaYItrVCN4+mTRDOYT
xi5J3iOuG1uxMCU3p1+tKAqBSrm46AAbzo2dry37QdN33J1rtvfRM3mZoWdSRKx63agPD0rP8/vI
y9IYvtvRHwPNjwt0YWh6N52VcaoSAt1QahqRtU6NdvGZSvOKlew0OnnxE7JrcGSDWJF0l+3GYnyn
iKKw7mNmuDUEMwYgiqLFXO9tItrv7HcTU5j6pZ9GFwKUK11iO6aERBzMKdO6oqxLnwzDRzCtl41b
KpJ84gTVJMapuKkhJ3mbDOzAZuj7PYsqWOg1Ikva8f1j4HeHNrKmSZW4e7NavKFmYyLz2V8IQVzF
qTB8vVzjDedRWjt2NVc121f5PfhtLBG/p81idM3PLeogCJXHH9ucbKBwm+g8vNpFtFFrJorxzOXE
XqEq06QDFASsXahnMxqQPcPx1R4L9gsBAVjGoMPqV1BT1XxHycXTzrz+nX4deU4356bt1caTsMmL
IPXsmmZftp93h2juAa4+FkCnUFf0naiv/9p1eBQgKbZDdzjBwlUg1OzN5EYbbpOBcRnSRfrBaLX3
QWxAk8YFXIOVNIx9BiK6vUJ1KNcwymOU/VI158aTIi4lYQK1b9O2zktbBVeQZWaJ3X9nzWJH2AK6
0R8t1a4xRA00PYc0FruRZzbZ4n78tC65M3+SWG1RQyaonlI6FR1Yngif5vVr0r3BnehKJU6wvAgF
SdKUdmkHc3fmKVSuWuDzobBYhHJDko8RjKX/K+Fddq2jQ/CoiQZyCn864AxSYl6Aj2zAH24a1BDS
heA8rH7lqKh7d54HnIqm7o3EaATeEYjxOyxzi4k5m6rYXa2XSV1erZ/jD6OjpRZwlrJxSW7Len31
k4o1vAeRTRg2SRMPYqC5p9CIude/N4BZ3zY/MgrO0Oa3ypVVOsZ9sAJMoGmSGcSraXL6C2hNFKgX
FO2ufLgxeistdYXhtI0t1H4e4p4cwtz1SsVWCyPWXpxtp6pYE9NHIdtjS0GMNztQzb+dhnzX6MyB
L6cDpPEB1DgBvKSSjtJ1YkZIJTDzTomS9qHb3gFLq6U8rB5lcw5TLDaMdW91BAeZSMEj+itDvsfZ
4WJwgb1lHZqBqfU3z9jn93oKB67d0dZjM7vK49lplHHAhaf5nnXb7eRlRkhMZlcJwkcy6CU3Ate7
DKY7VC/KraTrk0JciwoVmFyaTGcFu2EHc7YB5kPXaJBggxr9TzBcUnLaFyMNvccPs7WOtvx+pO7E
ecLP6bup4mVXD99gCX3d53m55XpUCP/F8ZOTVCEO6e7uaSl15l2hVYsyS/1cYpCRBhssmXURxnPC
3kI7XbP2gdLNVP+fQfeZmKuFpVn3waKCZywanKp42jiD7/5f0NpfJxiTLU3lhxWh5IOAKbPVwHUr
vDnk3mswjduQQdLjXwW/7MIOsLlY6ru34ywD4Gh8P/QtkNB2va/j6hL/InpLp6lj+1b7Ay4Doi1F
i6zfMbvUsCGoSwTMyIbpvOXWQEX3wN/Swe8HAbuU7/9jvXQcUsW7o/GcE3ywp5tGYXbj9766Lq7h
0B2C+HCV0x05SxTMzVFizWt2r1pBujeRtS/U6b12G+XfY71YvadB+KkjLF94f/7DBPxpFiS17X+j
O5uV0JNSixH1WilTXhyuq9lk3oTqhwJnJ3zGaW3lY2USsFsi8lD2my/WL1haaljf5Y6as98Xsh6A
IHuaaDnofGs7WthNSho6OlXmJPQgbz/ljzgd5EvyaHD2KSADYP4bvBf2MGyKguPR8w8HhDdu0XVc
OCY0JLeWYSDM/kVIuGpPFEO4tqpLgJn1cSJG++OKpVlxV9zJPOTF0hB7UAfTTq1SQrm8VTHLwuOz
TRTcuMNVkyqHo+Zh2s5V+fNj8V9E6zPvWGz11hjzd2eHffwiCxgukYlSbBnlynCU8jEX0AfddgOE
GYzmXs7nXE/HecEBe8NUfE8Fv+Y05QRe7fwN9Ut8GJadk0oO6Bo94AE9GACvPcqaP3q5IpWeW2H1
fdwhw4KltA0pY29Et9dN0zLW6nU7uzmGXcCWzoPgHxfWy+zoRBvJKsH2s/qc5ZEWF+uhL1fG7qWj
CALHkl5i+9yu5r/p9Hz2jC1Qdym6xWU525Y9wf8hd37DeqzL9O3pKg4MM2H8HbK0f1xBr4f1M/hO
aeZGMjP1YdJCpnS5/m/R6tEkTSse0seZTx0EptkrnP06niwZFpALq+I4UIx33YHd8xDEaLF2YhfT
WEZwAko86LMkNDj5EXYCtfMgsSbf8DeMk7p5eAdlEGVzQzz8BjlfZ/30Pmq+T7WwN1Ow0ehveqM1
mCDkvqaO4n1MbwRt9ryg5Yb2xEeLhCxcDAAmeDv39Cji+/LQcONd2Wrb8xg+PSLzGLf5MYpSbu0k
YPncB6LrSxNeFEeo8AnXuC6mbkgZzAN0oGfqnSxkUtVObsZyiS1tfNsl4tY47jGWFQOBDMf8G3vv
f9bqMHiXzf2Z1bf240h7pTqpzOwP+mvaljrmPGQ0BgaYwS95qm+gcMsBUlw06vEvHNHRn4Uk/kli
YsumwPfjHAGEGcbVWCi98wgfj4MAECZUeK8L/8I66CWfAiQvpDuZfd/AfYy/cnlgWxih6+JRortf
urMmuos89PjiYWIMXSPfLvGuFBx06PJ8tV7TA8m1W7TidnHiTLImknJm8243+kc9uhCj0KWU3ERn
agBekd/XXLkMcvc/CMBzuQHhKUrE5MTnPFsESOFwQAVdR1Uc+7Gr35o9liAcdwvojnoNE6GzaIUJ
DttouxVSZsknbDXWa5VVf3klNhx753kx6Oo7pxE9ElYBEwh9WrTI3mqnQcJDJrzYIl1s7CYdw3ui
38E+2ZenUk7H5kLIF4k2f5XgtT2Bpu5VwHkhazYF8y0uZZDHfiqhPe6UUKCfoKOpS4Ue4H1ZQFD/
mLy6plEfzgnJUwwwL3y9mugO+2GSzc9DZL6B0Ye7SFNEkh8i6QabdyIMAaGkjF1PsBA6u00PO61V
1ucYbrSyzMgxYMF62yjaQxM5nJiHhiAb2Ucwov/xgsokfp/4P6gHAjkGyxL92l837rtW0bPJmFWK
b/N4jZ/ewmVLBiie7K8bs1MGuXAv81D5+uxclI4sRzWamOBWP0xdq2a7IoZAsoKA9Osnzh4Two+p
udD392xT+W5ZO7qW4HSPZkgl2XgWIFBgXtVNtCr9tAdgRJ0o8TUF5j0biHOA+URNj/GmrMzN5eTG
1ULjU8j2x2hME/HDt+3y1zKqxMqLp14Vt4H7NyVXpvNm4aKC/DzchaYz7gGkOcbvWZ8sVBheNgPn
P1qoUfMTcDFH4CBDGO5KIAbS9X9a1FKbwmH5vnXeQGy5WiptbcZAStRBhiTz+9IWoXiiUvlytauD
I6VSlAaLykBa8gfzI5QxKQV7apN3amnnrQVTgfkODgsANzUba7u7dCqo0lBh3v5IjJJ5P3q9uNJc
mdNue0BvxpcsVM0FdPxi6ZHHjQ5U953eSVlkepN1+qkaM2xGOYD9Nl9FNFbAbAAho/cM4J9TuZ1M
e13nbCADPyi7mMAcN2NALxRvHtfIUG4x6geEAQNbiRF+OdxqsJR7HH4mnOYX/vrU/6LOMmgx8UOO
vYTbriMLqQzOipDHatZQDBWh4C9k+Xx5bmzjXOwcV6qNx9aggFKxMYQIvH4MCWdlsQJD/NZ46O4x
+/u5YWxUBW4OorvVhbCRgm8T42u5J0SMRqleog9FFIem95rOZg5FSkLNYFmIKmL7L4Mf83ZwJrf8
87ejAr5p2S7f0+TACt2FyQE5a7lUGZwlAT2Lm/MiTvgqALnarA+njqVqLPv3RuUOsruuDNhOlL6T
tYg0JC9KuNBGijjS0xFHBGNB/hYYtYdOM8Q95vf5jCp/2+6qIKI3ULi9SCNf2X8WqxUdb6Mu3Z1R
wmb/nDsVQLaGhDjZeTUzdAescpUF5/M6Divraa45hE9bULBZuOfNoumCKy5NagUQTzl17Uv+kb47
qW/ipEm+vOZcMigY6gdXKDCt5Iv+P7FkX43OZSkUM39RMAb33HSeDnbcJnqDSrR15trKiiU9uGoj
4WnHWZHYW8wh4DlvkOthn6gS43i4KfsrdvyBFourqM8Sj75MevdA9Orrayd5BVpoe3mctp796tjE
nt7xeSHz0XcF+6Xa1FLK8+ktUKP7cM2yYXxYsvn56xDpNKT88sZQQ4cIrpE6H1wVEFVdKbUjyoxl
NCLA0cuIKCaqV/uqP7IZ70h8CuF3ikt09xbNSZW6yL/EME5zEegOtMYpTZkJW957JVhKelLOEy9o
AHKhq7h/vBMZMC6F8Kuc+gO15Vo+5RPB6XfyMMyGXNuMPwtDLGTxYCc8AuqtcpQiIL71tN8dKidk
apcNwuVi6sPAo+JZaE+1wLDv2H3k4pEp88kowXItZvZtILlnn+YTDmhh8caEyOP1bCKKEB+Dv1yc
kY7eIcc4Tma8oiuAAE+Dx9dzdVFzlCFAd4LJ6UTF9oovzclHw9mSycbNUutygfW/W59jx3UtVXBb
zLQW04wXzGjBSuI1CWW6PuMUPrB7xGfengHX0/vA6lHE2elc7zppkbqtR1rpgpC2LU+rZPAo1Nds
i5I+CEYMMRKamVOX8KJuSmG7iJmY/EqZ1PIEzS6q41DIAh2XJCXRPR5s6mj22w5TVH3uJWsnZrl4
B8n3TqQxBRAscjZ1neHV0Hl6qsVYVDBf9qv4Au2dc4gHDrBtBRr52DpQy3cUm86sBy+X/Jyd6N1T
/B2g6DNUK/Jlj0PlZYURd6Wau0njqdAmZZl+yHwXtaPCgk9trzY1G0K04w6oUNQCHt/C1F82DwAv
proP1ZPWygWvQgz9Q5IEiU0FT8KrYhg+wOIqIEXUKhlbCIHfAYfxpucBfXIxJlMM3KGxlXzpEV/n
aUTR2jSnIDuVvJzUW5LJCywHUiAkDJf1prev6YQoc5CuPo3Zrai3LYOlo7lEP3Vn7OdweLpVlpt1
1HKfB9J0s48SiqeIEPDnEzW7vCvNpF7RVuTgb3JyVU1xbKCBXzpedSft5apDXiftkt4fPC3iIulx
eVmvJ5ye1uyLxi8WyEYjwMsxJfK7/W03re3o8MW7kDwH+r8VVz0BaUxRePwHMTXNR3dYKQLJZtka
nQAlK41EZ0gXNxVk4TdzvixL7eVkDhWJywQdY8mesd8cwR1MFM06oTPqoQph2JEZ/+t7LDw9Rm2b
mVkF62B6uWd/N+0j5i8tuTyPFlZNQFEJv7wJ66mNR9QaRr98kv5yWE5GmwbPI1U8IPQMY2zd8b8G
AZAR51E4CUcmVwxb9/l8z9PK+9zoVVeusE2CTOwDkKFiJ5oqNyRaYstP0TB6jMEZ6XiDcNbtQUqk
Yso9LNkXYoR13gdlSvBAByMwa/KdpjyzEZFQLqCxlkf6e1H4lFZUzXCiN9JEJKOkCfEnIVu4uwFe
2IHyH3algm9SNlLTkcVpT2KzodSAWv3ZBD8D0SlhWXX8xzuvl+wWmRp60d1fdon+nSzE4g/UXZJU
+yDkC+0BOKQHOr6lK+JC7HL2Yppx4fwaZsVQFapIwkq9uB6Jigd03XyeSTMB61hXaWTs+y11CfBY
SUuXN/0hqOOn6F7vkCn0eixKFL2Oi2R8/CwdsOD5EJtCCwfl8Ai+Bx4dNL7ZVjpCIvq86Y+olDlz
xuT3g83g+IdsZT/vwPMrR2uNuca82qqeirxmjg1RgN8XsKX/7/JPbdYI8791+Ai552jV+TPHaL+Q
4SmD7VrzrL34kPOezrCYrNWy1c5Jy+iop0aJ1TTge4hKQIMRkQX3NWmmm4hF8P/mIohl3oOGuCBU
qpE7FjKTlpcvDhs9TneZtSFYFr9dQ/SKHb2ZVG32goLFysiaJi6mDuhh/atCQ0d2bltdqdaGygd3
KZpMiiKK4p3IojCKDc7/htdGclbxACZPQLiIz8/rB/XDw/2FFsRbfurKroqzKmSpVI6O5ZCHv1vC
JAJizKvl3y4kP5DDvJH90CVrF/tVfW1C5Bs37OW5bw9KmW2jNYy6VVd8JeHu8dszT1IFXNeOCNQH
zmMVe/PEnmts+aEx2KYs6x9jJF0AF3feOPwIfL7FdKxYGz4ZD2Vh6FMlf4CCSs8vQKpLiGc8L2wV
CYkFq7HmrV5stVy40PHA3Grn/YgyVsvzUfBVKkjc1qNFeqLfsPFDC+RSt1OuKRyovnxnaJC83N8O
KY2m8o6gQN2n49xv+q9c+DH3JxJdZ4BUTThJ4mWL8NeCebl183tkOAPebdvXhdKirVtlUtunPJ4W
YEfeCOIbjKbjPLKorhpKbHA6vFAsYWvIclLi2KuJ3yN91sEX7fJMHmNpftg31/Ljug2rMUw/e3DD
UPwz94Sml47P3o/utZ3Zud6fBQq2lailAd8DNNGQDPcPtPNGghog/RjAY3VV7KztSEox44NFgA8i
OHZOEEWRiBrmwuibbaTfjh/yRbUE4v/E1BsbPrCiXutIV9G4BhxqPPfrL4I+nij/QQoZMCrwoQCk
8q3SoOJyfoWKy324SFMf8b04vvAbgeQ/kQ7ceD4Z/5Zwx34y4MZzJv6mmXO7lc27yP2QipdMCDvR
FZeaHUICMKTGUDXTdrlYtG3M25pkiG9aljo+cRkceroUGSDWo/8yUCSuA2UH6OJYmK+eMamR2STo
dvkoN4ea6WqZUx80+tz8JQdj3+Xe+OySPYnf/ALfhI14au3I7qA8MJIvUYfjhAYTa2cZKRBopXtj
hdVL73DPcW4QgBDBccJwzKqCnjZzJbyAfPy9tGFuWgb8J9t4k4AFDpTejCLf16lHThlPICFArwmD
YfNwd9iy979JiCuRvjF5aTCN/myiD1z/+zc1Ejl3iq5x03gHXk+VW3Vsz7j7ZjOA+552yHURE0/p
v5rt81BV32kxoRC+suzX59KNui7Z0qoOIZEsOnKmIkLpSqsP1gaczzu/kFdDGuZh3K2D/mvt+Iuf
+LaQHB0yMk8zIRi+MIS0WmYfQ/DAaVnEQn3BKbL7WMtDXC4MwJqiNdH3ABc+21+WoCqyoaZJNwYr
2VJU9rJyNCWNa5qyXXdv2v0Isz3QA0jNhfb8UtLBknIC4szlDBXfZs/Mn2z34Ey84Jb/Vx2Kd5NQ
Ossmy1spsVP7OB2QSMCv8Co0muZc7h4PR+qhZ5fB/ZKJI42NGk5kiD+ucxYUARLwE0ADiSIoWjrz
BCr6n5TLyI5P2WZRSU9GvxIGV81a4UnArJwj+aQcH1nKR1kkw+zBIkacytq9S+D9m7/z2zP2ivlO
L3Fy9sMmYyPRrve9FvAgqHFaTb92gSXqFjWZtpEkFJiPHDH8DhA1nuwj039TdLMKdvJM8DPKwhUE
SBJArcLpJ6Ed+HhZtN6QLTvYttlUCxU1GGCbC0GhfjhphWVljCtQX3hQxYO2vYpM/CnL0JIDp17S
sZl7cSYleCoyh5xbGtBXOtdhpJHt6XMFVaDVzzdbqZT1cgYBE4v5yuDVUoyFPrtZM9JBTAK+z7TH
FV/ZtcvfI0QXr0A2ia1T61Tn0+rYw5XH9SWtAymsD/DnTamV31r/1nbPU+7RNL/MFtoGNSB4wTES
l1W8Bs7gXg/oVVXuNHR9Ne5TvMHyov4+mUc5zNuYJoYemnGPRmCKeyQsQZtKo/1RVV3SubWwuKZJ
6LUeh1ffFw0OKuVkRQZZ6ZTN9lj7wkPHe5ggTV8H2szx3/yh4X1cFffVu60LbnO877vxL6269CBq
Qm7u5f4dOBe9uDMtCJJdXSbZxlt2Z40fSFck7xq/w7XdOdkbxYYBpvnqSBGh1sxGmg8/VDAkYi9Y
vpLEb3f7c8vgHuEX72lCES5iIYDaJnAuQw1Y+TfLY8Ghv3pUbD1KQFtAzXavOI8E3oKuqBesL/17
2WL0WI2qpzJLhtJ6w5gabTMJbKnzMKWQySIvUH7E7IOGNtmBiFWZGTNWeXozSJmonqXH3hkKM2E/
dBzEFnSkobmSTBE8IbIiTs9vf9kSnQCFLnGxfBE5hZN6ZQyb2YouoARTdPP9gW4f19U7+OZ4d4Ed
wgJqPa6SxLLJdmxc8o25q0sL/NeNCc8Q/XR7OBf5QX+JW9uFUx9bjON5g03BjpsY6LIHz3WW+5bc
oyWV2w35cpFBekntOKbaUl7xI92Nvfo2EIRP2ZDgVUmm/AV+xqnNWkOYVPAr8OxIpl5QAT8914eR
YFuKgOyzy7dmSUNMViPMzHQkyBcOhzOCYaMYfn8atkhCLk5cN2u7CH77izcETvilGj5Barmb3nPt
PosSDQtlyp5O4dhrBAyHXVqCAkEJzo/wcDAhxBeGJAsPn/FTb9pghpu6ttvEJhWp9zR2Vso82ne1
en/DsfewSgWD9JcCTa+N1QHTmna0Nmlig4n3weAGKn/9zKXmZbhOLXzG7V3xVXF90Jykc5s35er1
O56o7bIg1XWBoYCnlUUg6O8GnL/99+no7e2k9aza75xaxLqMez8JDA0cnuLnKjbn7nnisj4avfMC
Mm5TWYvxTa5ozTY8AwyZp0vm4Gw/XpLBPbnu74e7cy957404WkiyHaKkz2ZmSVZRJXhuA4YezWYq
kMfpzXyaO9LNva5FKKUN2f9RHz/5U+xidVm7gKykOi/owWnp7jY8jT/O4kudvEDbZBMkoFHHtCLt
THN5sZe94rzy4iXYX0CHHkCWUhtKeRpRPqRQ72uO7YUPAAx/RJs0f/hx85CjgRBLrny/95kIMsu8
yVNdM3/V98jnO5yrIb+S1akY/ebRF++Q+XHYFenjQ4p2xpQXtLgeW+kQYev1ptQbXpn8vVXVRSup
8o2VADYpNsoNdz2GvGr/FjyVPGOkxC+jo/hfRbFEPWZt17d82NhV7dvXn+XbB9BcAvVN/R2Z14Dj
KC8DozlTVMPK8QVBoDYW53blak9itHZIyfux1JIvNRwqnRTLQlY8xRoEQmbkuKjAP7OEmoEiLPt1
uykXv0p9TfuxWAiVq4NTHIgPWjZiUQg+9NXu6WWPfybVD+2RB/Y+DfzZduavUvUhYv3IQa/Rkrwd
0sIwSNtBFxLks/aRskDo6psyPFMGG50Ph4dep9nJIA5uY6T25D5SELf4gXSait9d+I1RzdkLxy77
/ey022n/QihbXehCT9IPkxn4y4pdQju/Z9sHtgPYDX+hVki+92NgcipqjIFLwj0NkEq1navqiMcs
s6vxKo4keQ1x7ZGvtYjIofTsrBw8Wj93fnF0XCY82dEjN8nH0GW4K9LnUuZQOCs4SDQe3NW65ECr
TomoNqYDr93lrzidxOdXM4ihXlnLaF5QkeXS0uISWp3sl5o2K75wMtGAzmH5PYFW/FNov2OeridT
e/whU+gMO9x0ByhAd0ap+Oj/hZK9WFXZqv5xYwsM7OPkvtGU3NTTQT5rwYORcQpLXtInqvDlePob
Gi+KmiiHqytHLT+2sjQmUrgmRuP3nXOxfypCk2tLRsVVsvQOsI3IEHzDPHjQCJlNNOllHsPLgAP9
4JXLKTRLZliPySFXFUfaRUsuuZ4RSYSuP6UXDCRWuW+aKTaVguQ5V++TXa7sdYboG2zjzEg/KhXj
QyYd3GR7j+bA/oYuWyEcmyN26RhbxnQ/FDKdLbTE9348XpXtYsmGQI3C/dWbKUFlTf7iWmkH21YV
vH8siB1tHSe+ZndaHWBfPqplmNQ+7LT+TCTyFSdcUE0eYj34D0ZzWP4m+1R0rvtFEAqU/blJPr5D
tclBfBwYqo7wynwxH3ErtB9/pLK026nGwCMLByoiQV/3I7Cdy8kAa598lJmeac3LASG6f4w07DKD
8zABM3sfHtoOq8J6y93EzxSZRZOaJzdfUKUAJKwnYjIVaUioW2nWgJzTZIL/FK7QtbWnllVeMDzj
4paTofvbeoQjw0z8Wdtfogzs/9jRPoW42q46cnhVwaPzB2brSKnp0PtBhwv27caKhg5GelfAy3XV
WlciAiiJc2AfUxYf0SRxbt9p3lkT8+aBjJdS6UbylWDykw8I4xEnJgF9WppOlKAlwV/V2grHSrVY
S5XtFOeN6DH7s21lJ+KAoZFfAduuK/OjRdV1VfIo4+5Edt9/tQRMNl82G4+U2aV3h/vLyTO7ZzuI
G2wWf+xEhWgxAQWUq4GgmRvOwPKOEbvkjgFanRqyvsOSUJBGW3pmDbnePQtS6cKH6OvZsRF1ckKH
erZdNWjDWE9OkEdCDY1iu4SK/6v/0S1nl2PgR1z/GGHHDHDgyZ95lkxMjKLRK7AQDKWYwjVuDibF
ijlMq8kWtkGpjDJp/GGtC+TMMdFAU13h2KSJwaasHtLHcL8HHsXvnUYW92XUKtd+bHR62l6K69gk
YAqpdLFClgq/0ujLsJAu1lpU20Vc6UxtQkUwlAK386wOKt8rLkagjU2bY+Aq22smkTqtBsHHJC2x
cAlmTTL2bmhbWDZ83I8dQklq1dJ9kSlrZNyrJgV1Swz1kym0C83HgFBEEoRTDAjWTc2O0Ta00NMX
3QtryeWiO5dfrdOMnfmNxPFnJpjWBjxNTFqCir0o+pf8CALCTrmyZHg4vGUjc7cNVR0c8JNxLiY3
j0G96hu76jK/Fgw9CmyjbkTwSYVrNGsI0J/GPYzbq4pS6OtdnY/J2qVZ5IOma54D/IpdXE40/fqJ
8jG8RiNZRkUgSPtxn/5PAYlIuCQqoXhDXugMz3TeNiq47fJ5upLSbYpTHjC7PKmjC4+fehinycum
lmvvw/3z0BQRE6+JWPFc4SHJyjSGkJEdKcMzWgjKp58Hjk2k2q0ubHKuQ5TxoMgEGCWk4YUDT60M
2/X2NKPYZ5/jn7GP7J4IFRG9B9HY4L/axfmcl1QoRJsN1fSMQdUooQnhZoF0dVUQsO+fepnr0fHe
x7VOcG2joxvKqjImkFjCIXN/kFmxfiR0yKXEVbALbQS60numYBzO3pNQBTdzlct8/O5OJeLd6reH
z52KSOOlHEJczJm+7m9a+IE2iPABpjUaU6Y8h3goCQdK6jZGJiodBCUjmbwUg3iJm0LrctdkT/W4
OPczUGeUtiuHNU3Oj6khk7AgRJEc4iU21Qnyg8baF8aA6Tl67fLqPttURcXRVEVL3SSOX8I8+PeB
lt8hBBgfZpLP7jcUeNnv8WvOUgqPwBA1eaC2ZjzVyYOWZZt4SfRFoTBVbRNGerV5IF2Fv+7OdBAQ
GjV7HHeVsY9diBByayIhk1JpL28Z8J+R1SYzxJT9RD6qkmeWZz/dhkdnbzOVESEG6qOmZLGHxDHW
jdBEMuESgk1D3r1psb76IPsgT7fQuC+XcY1tozuXLa2XhnUh7K2dK2lvkObL3BISCkSk0jWUAEi0
LfzPCnN9Ll1ljsVHJiDKs0IDZMMZ+47p2Tts2FMRakvRzSgK8dW4veqBgHXFs+VyZag7AuxR6htr
CC+Tb6YVulzeQuY7vmna0lU4B/UlMY79vyxengma2ODt4Nf/5iP7OSK4Vi7+/iNBTTvsNQ3WXDU2
y+7uZrHxoGk01XdOl6c3EVc+Xrq1I6SAbDbSWhVVz+bvEEPLTI6eA3yWPbPoGghr8BIqSy5RcAbm
clnTPu2+oZfI1uxghLzm2HcFLnwSr+iBvRMBP46/q8AfomZi+ES6/ojMuBNVwQ8KGUzh29D/mus0
Wn9XjlW7xfQA7eZtnIUkHa5NjBom9TrQSoAZdT6eR2zufs36J44rVrBRcImyIZqQolsZK/GLPrh0
DD+fSMNioUF8hwVnrpvMp8BfIdCmj9RfYEqhIKjw5sXLhilrqmS3EHDbMUjZbHDHlR6y1EkYf1Kc
1M8M/nkOSRAVAfr2Jc6NvA4kMFtEr2DukHez8M0GRx8hkQouV/IFqAI4N3qciDYSKu7DyWEMYilZ
pMEtXPAMrX6Giddg3b3dayflA+tdwosc4iQKlDkSLFU8S5Bnu8VgHJy6xYaIOEzriJqZBTnTrGJh
PzN7It8j/QnI3UTRbM1h/uAn2m9IdpT3tILecmAlR6O9Y9IfW43x26mnNEr6MDpOewadFqaxDVve
1m5PbNfiYKdlj5rDP5RGFf2NcgDd8ypcsW7i4EEjIg1I67CV6IM5jjRs2Wyyr31pHDVxfrppJooz
87lV07d9GCvP4B1H5prjAb12SOejXlejUzyC9qIMJS0Dxy6nSDiOy9mmp9KBiwuC/4vFq8sePhU3
INkFngnoFvEOi7dCw594/ftsBpo1hiX6JHOCOTeEALCFhO+BxGiR1Z6XbdC0iVrkbw9DFF3xBhLZ
nmqyLKik2K/SKscBtUh6BAm+kqegZHRdgcmhTJINlwSYHduh8jO7+/uhyPbB9Sin/kZR27geirlT
MFs6HsdH3tgZU0rHkjLf584+FYLgFZVxhEY+jPXTo1rYNUrDapSRSrOaPZkNqWbD4brelo9B0Njk
cP9tgcw4dYlPp7FUtCaDj0cVFEuStVY18TLcGPYJpMWemgFevO9wyKSJnl/M3aEEMCjm8VYS8d6C
FA+OjlMvvMdK1d/RhuzT/qBwfUia5ZoYwl3BtdiqGZcwzi9k7+Lu1pLJPsWzMpCXBsT+IDVRa1u9
zpoPTWu0iIMLZ1iiS1W/CmBrBhe289cfzxJ99QrOdo4KUgzPSh+vV80MS/9Y4hwtu4UlwJo2Cy9d
xrnn4VjjXVqjaiduvzCkj3RljGxafFGGiyxir/w+gzNaFTsPzchnlYS6TDM985OXxhNs+Z1igADM
3ZCMhXS25lt0I81yxqoEP18m8jFqxw3rLwWJLjmDptrz8WIh9//IWyLSwO6RpT7Ct4OFJOiRkDMv
iWyLz2CTcM9HR41zRbovc+lInKY/bgvNqDejap1dQ3O2zU5mjwaPDBhwCKHEbq54Sv0cSXfXUkAZ
RlJAY1VA7XmhBRvcyp1W63lqNbzKlZeD3r9ecw9D5cQw8BUM68RjHhkYzaHu01UGOmyZCw2L2Z7a
N4DJXhSvSB3S26S8ALjjdKjFEUAnOQJBKYlTC5+YrDs8+zy2FiEPziYMZRFxkreYA9ugsghTkFiH
Qszt5wv2FOq40N84OvTobnK7FxlGjktCITWBer/5C0iWCGUPTzwHuwf2dmgJ3vWEF/Iij0fWGbiW
blyzi9bGpKpOb84rindNHYsLSITbPw/Qf4lLyMDOHl8UoguImIUJeuyuFbP/lsmKXb0pl17cB9dG
70fsoqhW+fFrehhwFB2gpSJcaOK55IEmYK4bkXKx3nXvTULf57wQ/d2JG+Ghwuc+b1eqyIr+Oaw/
OQkC0jmDHwPQINM4f7UDqgdD0F/S6S1au9ri8ZDfpHmYMcaFIfbH4WdjEPmPvt15+qrJFX16uzxQ
BaSLJY7Gb2gQYI/w3eBVDoS/M8XNHou4b5EREXaONiM9JM8OF8gaPLaPKc6xKaxwbQu2mUSpI6Z3
oayDZBKC9GWg5xYRsTKM7wpN+fZjQfxfjKKEtBEY3yR6bbYdNhWFMvlqLp2Z2ZINlbSAxY68Q6XS
4yHhUhPNmcQZi4vQ75KQm75BTUGcqG1x6sOHt7RJwZ30N2xCbsZXUa4V/hCut3/PyRIMtSepOT33
1SvrNzoLSJBg63BHpzCx+e4hMoGHNYBL35ES63UNyt+urBOyFx4FoVp0loWI1V0d+mmF3VKy4KFS
TnT70fEJfuX8KNJUz1nMuCUFIdq/AwM5xK835evnW3T71M750xhUmjMTS9N9v+GwEevDZdTW5PaR
onmxKCIbGfUu9rH/XmYLs2jqnTQK2LqMT+OjpgSBYWHSkZk0Eu0KlkCR/KlNAJd6eJ9yVmAts11o
j92FPeTTMMD1ES40YNYTKUEPr1T8L/Tv1dr9IspiXc10zqHpPAM0rC6a/uSSng9gY7r9FBoU1hKX
QrMnH5zBeEch9U9qwvQBW8PPlsaJCoXrJM/196wDFYkpDgAAG/UxxHh0ifHy8IIdFroD0lCSvlvQ
1bNfhLRMYURyKkXPlFnOvLFx70LgerxbZyebs6bbbsQPUpLF/o094J5CyPVm4ks34J4c+uhBO/Y2
VtrHUSy61mB2YA2kg7Us9YG+fPAUo5JzXhxvWzBLz+Q+UPx6BBKjBS2m1yZm3MvnE6NsgF79EFXT
tDxZaBVrS7/NjLI5NQH5H+cewQKpCGoaD8ze+4PsXq1RoNP/Fz7YxS1+wBDez9wptmYXG5LM0bsR
1VVdsA+ErTCYFOzq+8sf4W14SPkcAjhn1ubjNlUQdgJuvQ11IB6Qv37tPnzYM2AG0527yWTodgNn
EOZBQPYRarLKGoiyPUVx+WLDVQAh/hTHJEkSGtjTc5/Z9qJEoLsKOxCpRYbwzKzuYyg0Yg8/Veko
R/pEE8fY8zDp/pAX+PhY6SdJ1OHIXN0YikLof6C+HY8k3kjuCnAyoCVy18tDri04fSkpFTW4TeQ1
DbcsK5LRAN8udJlPXX5d3XSD5dJ/0YczKeLL6NzlnmlMa3j5ku2XqThhOT2O+21gc491MW7iwneX
KcEOFUUKZGUn/6+esjsZNfdzxmPA/utgfkJe8jlb/2dI6z0FksDGpiY8TUjKPxQrtGjHcRdj05sA
2ggh1/+aWivfyDOarWYJ8QCQUGlJcZcS5dIYPzu0x120tp6JvEW34TXSrTdUjGYRJJ2L4wesVp7w
ZKRPKUTajd+xEUY++ucOJSeIHCLu3IFGKjVS2RUwzxyt2FatSq7DbBTVWWC64RsN7cn+czQJ/ZFJ
EGp3DKS0El/nv2nQZssMZVGiAyfo3zNGrDDvxjMRn6fDcKqf9nOkqkMTkVYdNQ22nDtaP5u9Fo+E
tIrmt8ZRnImOPKy0NOjnboi6wULZb5R1RhU13csGlxDfQNPNOh9vAEr23YCPEgWsJ9WJ0+I5rFIN
WWWtv77+qlLO2WScBVjvJAQiFuCSSAvKL3UlmVD+SNzdM+v9ppD6od8s/tBDBwNnMKWcXUARyWa0
Ejt4sZcP/TudC856m2tlwUFVenuyTvu86ogWYwacdCXsDda8SSin9gDr9xvN0g7YKRHHyRxVwAGI
VkE5I1MR/DJSvEgy/GC1EywY/0RoBHdnVvaYJL+942rUsVtVX/BFFjxsdqcRClYHsfKoKkFN5fbX
5iNeEvPVSl75KMnx3uegSWoQkAjhDi//3hlLzMEGBzwq6nBRov2ulf2HBUI01fn/LbMYHIDiPres
xEdsmkxzlgwHYEFd7tVa/jbBPvuiqq7WkQlpNpkC3v9lg7EfEUzV2IoHcttlGJLgYgaw0EH/14JB
Err5X8vL48PEyUhBb3VwwXFMWWA5mVaWTtMRhrGD3eUvNCp1g4jrHX1/n191PxaPGBdBs1dcD2dv
9elgejjDJSdZMECHGgl068CrLf5GqBLmVj4h5i0/KiaK3jzr60UZ/wqOkzFl3cdpYb2yz9QcdYrR
dzokWkNMOeyvZpKcprDQ/kl7rNS7JSxTajIbmhp9Is/LnGDu5+ZZ2QeXbnr/JC+13pWLez5+Nbas
5NNwiHtMqFAmVHhX5hmMOkXP341xPfk5uEY/cFFLUgWhKu+04vO0Z4FbhZyDb4Zm4G4/MPDnK4qD
cz+u7thCm398nCYC/nNPXgY1lAxUPws1de8fqEGALEj0qX/tgxVBeMzP75K50I/KqknrUuSb1rql
nogR3gIfWcEMRIZZ+zbF07ngmPhM8mDjv7HHl6pD3KH1kBqVV8gohLYhVQwcAN7/vLVMVp/CuMz0
SAEy7VgkDXpI2v+1ChBDuCNGASkswxEWp3G8W2uBwEf6pYMzvEplodAk7g1XrDRSVcHkJYCj2J+b
RodO2im53QMPRblJ3/dnouDvNNsqQfPBT/W+mSYfeUDxx1Mr+iWK/ZkOcrkgvH2xcKGycepU3m+T
FcSVO15+Z089LcGLQ53xoZl8O08LfiJIiQmkoPzWYbtv+ymVflFEIIo74GzaVd3fgHAArTEIX0dw
Ka72p6+G4ZklQsSS0kO3rfcnVG6v0DJ48WUAWo+c0h0n4OzkoapYi41cwVEu3++vh/mr5z4FunIN
IZpF7ZHTm2ks+QPb1lDWvsugCoz3XIUxGc/zTB5EEnbUSZYMcB9o2zXfFT69v1WI7CQowubUPQth
7yBXt65+/ifhEljzuHyHESjAmnONaxHRp/5cVVO8ZBHB2Buz20fCaW2AVPKlpzIkDH4j4HE6YLor
pzuNcQy3OIltdkiD7yv/Yh8J/AMdTSvsIZiYP4Jeo7OoydtL9Kpgm+W63ka7lJdIHM5YmJ7pLdXQ
ECHd+DnHAG2o+Sd9e2NnB+UULJyAC/LCppHjuVyTkARCcbIumhP9dQbq+nevvSfukfWvsZ7mgDYA
fzv9tcCnv9K5I7IViNWQpxZ0kIgGoJGq9Gle9wm0DP1WZUd1EILvOcPk4AOAZ3H67wnGfDUpq51b
JmF3WXxDyy8Vgec6H/Hm4KU3qNyQge97iuwMT3BEvpSATyvqyJyjq6XmBwRVVJicwUdFzc37QYD0
HoIk03kv2s0SyJgQ5+Doy0snaVGJsJI8LMiFvELQYDlMsdyCWPwFo3N/1QuM5c3iMJ2L4zar8Y9d
LLUSPgUEygtJQmUGEqAPtWrT+zsKhNR4LtP0+HIigbSRJU/QPSPkhgkNWTIpPheQrjTk+hZTm1/T
TQsD8zGGnNOU/5LgssokxCB+/7R9S+eezhswTO7YSWAxMP9axNVlgV9VWsQamV0cVToX+iowxSow
vl+8hcVBet/7gci4xWKlgIYwfbBisdRh14yeUKLqdDcLwnPn7EoAfw2yMBqN/QsgRcK6aQsXHe2s
lDLtfSD6L/aKpRqgtuI9SJ5x360zACNVoQ3dWUhE2wVpo16MwUCtQC+0cTx8bs2FJI2KV4gcE7jz
tRde4+CABoCV9agMXhSkTaNVSazP+FB7z5GgOISlLMComGDk8fatmUztyJia8MXEWSIKluowR2Pq
TxAk65Oq7ZQtneT8fmSTJrY4uArjUjsJPtjIoiAx5rnSBD4xAzJYdK40A3wpTircgwnizPpopUos
8hLb9av1QfLgIzE+rlnZHI1HGg+c/FLpUdfqUG30+KYeXZxK8S1lrcnnfaIp1ucO73Vj089uCoQU
NE1MOxWlc/kJrr2q1Dk1ruCYek5uF+gKv9tdhXHtfOfQDzshCIYopoJe1K3F4sLm6TJYxcFispqt
GhP1hqbI7s45Im3CV6bpkgKBw7LdwS0VbADvr0RBaShW9TEJo6oD5oa8wq++XYsjIEzyN6Hqi+91
jnR1goItR/iw7lwp7dkhVFbtwgIQ4wEaMsed+xcY35cpNZ44uk57LkjMbH+YVAI+G/pjeemf6iXB
gN7TFuBn4O1u0YBX2F400qOvjDqd8UvdtJ+2LJR8uUdET2HKgqaglIAjK7XHRwDAc59vy6tyneYh
TKzmD4YyodCR///9DWX5fs6Ehtam+g9aOKcB6AtL+D37hv1/u4yXf85FbWhWOsqgYZQBJCOLWTdB
c0kNMCRv5LgcjVShK4eTwg7j8qDxuQgiI1dkEEeaUzPL4UGJCg/9/RnpMDRxUdlQymXMiD4gh9yT
pYDLM3fOWahnlbRxMEWWHkGdVEMNwcJXTV6j75Rb/CWB9PxldTu+AMna2cqA+Y8L73l+sQpQrh0m
poFrqEyHlbidH161gESznwynbbc6Rjobv1qLxylHuZBkFlIWmv3u1/pJNZuBdOhFmFS/aLJIY0yk
Ln/BJ9LGrNxhaB3W1PXhJyIu6pidRAeSqHm3nELtIsV5C2i6cLfqmeXOd2vWX3++oWZSAlmgxHAj
fBA7JE+nCh7qsZaDs6roDTebWnB7Io1GGZG7splcT4kRmAh3do0DGnJT13vDdTS6FtkwcerakGO3
w1r4yamREVfryqnEAfSy2AZ6MJsy7dFrSigaaw9hNJFsiCqqD62vo5HFMOgy4SqzuQIDZzfgJMLn
iR7XzAqI//S91wwYAemtQfBLh1HO0Wzu/bmUJOWIiW3HkIsEC1Io9oRPFNZuLQARUcq6OFxeOMHz
3O5AbB8cvDvFBXGCJWsHq4Sb/uV0JSuMqpjpU2jPpmhqrjYZhxaHdO0aAXGDy2xVqsO7rYOzyYv2
rYoi/UAUDYddT9McimJeLuQRw7x+nZD+b8w0MJfPcK9puBV2Lt0jPnReqDHKApcFBXqJls11ici/
tHaya6N5GE6c3pkwCQM0yDa0lAiK3hs5mRVtkQhv+xNDBJ8UMz8hAMMZr/xbPaLbmKnNoaySt6uT
4+r4g/puuHor/jiKa2Wxgp3m9u+KxkCXyC5fiPOsfBnfhzuFPCRIOrKIYhIOd55ASKsdAh/kZwS3
OXOuup9hMVNfeULQx7fApWBcBFEEfmBJCPfgFzzLhTJP+PuwxBr1iLvbGC8cyOvMG6tuvTz7TDlU
NVpdGbHWIMTH3phDWHlbxVbR2X5MZxHENhjGwvqRUnls8pD5/LUf5iwnX1Sp9IaslUXB3LIxbs2K
56RfGMQeswdhKKR3ln9kZSD3GMkn8XO4c1jOytkwtcayFehFZcLuq77GzJHo8RTkYet7vgFjtlRH
GFi9xdspBeD3WZ7/OXQTO73K6JXYFOq8379W9g9oh6dhUJB9Q2ElwV86GpBGv1gcxRluHJz5i9/L
ghQ1fkhlGi7IJl7Egudlzg1sx/13540GAV+xupvgIwCGND1W5NNgI+XV3pa1Do4RQ+Mpz0Miumiy
X4DPPdbBiQBftaa2P2KVP0qmz7/Jhl2sd98xWtSQcV3FUxtumjq5okM4ecmyYz29jk2W6a77hfw7
1MIAghiQ3x+Q56hhY+swpY1/L47ChmH5DugOiIGePsCu+gs1j5+3xnDq7M20dUqQXl8J8a25FZN+
osyMVOE5i2To2gDSTzBAtjau23LJAl/ivpVfPv8HPStexyRUEm4deqls2ezfaaTz0JQD8pFNZho8
wq1lGHT+hVF2OIbaS8lvHo980IcQWc+xTLt1gZyz896vrAWKloK3GtO2YeBOCaaDjzCSvh+7bWnU
2BouDCcNqpNt1eW+qWFIp16RCMTO1fxmAlFq7NCKtYgYt+54y60oiSSRRznibFzNa5HZ5HzBTlGt
Flb2NPk1h7nUBu11DdeY5lDduh3lDMvAv/dZrsSg7OK4+PJ6BWvWvCjAlu5/n4VdboOQvzi63K+r
uIY62ch9E0k4PODbMJGJA3RpCnQmUnFcsAPTM+WUmHax4a82YYvPPBFWdigdcDHUnS1NN6AN0lLQ
mNzooAWS/E4DGwDrk50F9Vs/VlUzAT1SOVNJ4daa6mnv4Z78WJHG5SNTgLVuH4Kh3M6Sejgjakkl
OTCvqM5e89PECbQLPpTelV/izqm34jEV6EelEWJbmV5Xumjw6Lo2bC0PptSXzNg42NUp4+26dK7d
ockh9cXEvwpE60Y/M/iadwlz247GsSc0wjj4FQbID85Sab9Q6Rjff49gx/FRqFV5Nms4UH8i6Ca0
tWAiEcK2NsWeZdYzxBH7Wh2IzeJDuyuaL6HjLCFYuVO783D5ZrnHUxl4PBLrB9pK5NK9qN8i1aU7
x/rs45GrrB1UDJiOfhRZlLj0Ntrmh4SmyNShEa4i8ewDsTpardujSr6wvakwAeQaoya3Wtzqdz76
cKEJhHc7grJ+fRsLIMGd2q+bDXU2CNOjLJwCIojhbWbcR7lp2ledCGM8tKhRRCf8DS8VPjqb0hgU
wXB5fQ7oSPutnL1v4kxk6TZWxKthog3OeFjB6i27MaAygvydY45lpCStLCzFXH92LlmiW21jhP47
AmZcv+DJOzXk6I+NzotiORpgXl736mmBZEiDTMMJlI3SqeypXY9LXlxfur5wJ9NdN1RkJ/HdL7mC
sxfom6jCyV9JAacSg84FDXYU1KRGuu4UMzrEz/0DVryIIbxF4FWQJpxJmyLSzQWOGqVHt4POXFXa
qsgmgB3cPIDFaDZFURWforpsPUZfHq29eokhNPtAda9Rfcie8ZF06wTQ4NB9wZQyUZOMlifdPiO1
seSzy3cIdrum1pVI06NQNxjsxwnskqnvNZ2MjtrV2rodnAjRuvs3wFmS++QyhRkxpKK1dy1UYxNe
p8AlD9d3gk0k0obWHJL3WVwECVxXba2sN1FV0lPS/rcyNwCl0gxuRizTrhWfdTOJsvmpdkYGtBK7
WcB/RYY5E+jFwIxvUXhZ/u4Y5QvByPgANS+KWjanJP9mWdaH2RpVD8EZzIVCFsGV1Xuw3SRJqdCD
9FgRzUCOeAgAVbhvM38if3vuK/Wu3Z/UzHJA3plC4PMv3uxw8B4Sj4xFxzZrbLChB5z7Bh+OoNfn
EFQeJCb1QzYnrzBnxBXQyx0oKUpk41TUFxxR9TPR04rGmt2FzJgqfbGhAbtPZw/pP08aN60ZFsLW
4A8hTcnVZCHJnBnb2aZOiP0yRrR9ImQCbuMlqHqjyOP3okQsJGNARpY9CVdJJjL2TAvVIohUPCCy
ucH2ECFuAhOCy8ACtkG68ynZv4cFG8kgW2j1zyyd6XXF+CrIlFT2nr7/mslnbqjhKI7aZcvISbOo
vIFrYY2zPhtpxtSLnsdkkpxddRLhqmMepDM3+IvCSjZkwqtLcSsucA82JhILS2xh5BLlQ6m6YMwd
HyN8+X+zoMg4KN3Tbo3CaVtBMJvOw6XLv5Z3Ik0yWmJYb4OseVZnatcOZyW9Gcn22lPeDyao4iKY
wijVvUXi99uEPVRRZte7VwRcnymJkl3AwBHi74y9obsMxHc9BM400cSP4tMOkZXbK8Ik9uYI9QJ8
mzwPQeCGOWWapa8lK5eisEIPlVfb8uJFJUQ1xllX5sv8MZiqPuSVplyDBWM8nLNjkzxkBGqqt44P
DTUnHT7y0jnTRUc17p0sd3nFtLr73qCEpN07xBdJcr4gnf4uVJ9wiTHFbs0YHCD6j6dob6VQmuus
ySOV0+tlyg6e0+b35nxn+hjS8p2+xrDyxMPN0BQjZP6grB9i3/Tfvb5ychlp8+P06leDureIKhWI
1476P63HUjDj5yVXiXmP1DXt1Ww0ZVWsCiXNmoo7ezx6pVUSZAVXUZmZK3LijKDVtHapR2m7Slnc
7/OFKqC7lcD/MMDoX7i++fN7q0A+4kJY7i/VTf5+HZimi0C0zfoXKfgDLNQoogPFnFZBm0SbXr4z
LSa5ySLb2hfEKC2MKG3QbveBsNX6k8yjMR8uaxsjD+yNUdAiauzIq3mJ3BYbMWXjMcSiR/NJl8Th
1QVdESdxO7U3pKYegyEOMlJ+Dp1XKzm0zP2dz5OlfGdkIt3h/Q6DEI1ldPkyf2yx4RzlCSJiQWBo
+O/IeomH0E74kfO8l2Ja5eMQv6aF53frqZqY/++oOaA+WlY5mzVXe2iIG/AVK0yWIGkAFbsJCXMF
OBflIVPQzRxJqqjvIz4EMXVecCBDA0dfAGUpqhJLToYQryZmVUG1foFSelj1HVuVzbBvyAytBWCD
+72KydCuZrWBOcsfrAxfAMocAZb4tOrO80mwdini150c/gSYlZhj9IZCfbYoRjQDYN+QGwuE/ZqM
RrlfF7DX4hCk5aR1GovzZSgeThSCacGFYQp0ITsKPWf/3qU4xE5Pl4Pw0eKPd1BXskTWu4TnexeY
Wssl1+4LIDwFik/TSTpBkQflrjuFt9fFRcV99Y/bzcSG9faHyquLTCp9XzQ09LGNJCO4CKWxHLFC
rCQ8kSY+f3okUDNDSBBPpr7gfyndtYFPEbC+OCHfVPL9f5MzCI9sEJc3d/svrtxJT7+5vrWjw9h9
V44Zuemi4GSqOIqIMmKOYm1tMcATlXPlAWSmXbx+JtB2m3XbYO0+ZFkm1R03LvWBSY1ICyBSzmtt
NfWeZ+zcPicZNRd+jT9Str3PcED7IzkbOfz9G21b//bDVvs3Y3XcO6RWYr/oKiukFS6rHO/PuPYr
tVXl3fOglqtrVvq/f0bA5CxhbFTPVQdTWU0LCAYoGB0Hhi3pSns8SjkphdJ7ROYgtHbPjJfp1Gut
gjitYRBgVFb0H5GaRKLlmgtJiW8g6Y1ZA1bDYtfX0N4s/YCPNFExlqwVQaZaejkvL2s8AMEOh3Na
pjIoxDS6Oi2XAc792aRQ7BxbiUznC1fMHM2cOB4pqjMDLsLB6ArOo4zrTkS06M2kPiLLVNwTf8oY
FFOQ0RvnS1xkR2WAr47c5yV73Yr+NcOVG8uvmkz1GG3c1QIGF1ZFrWXHraRpdVyWyyrwD5sIzjFW
AbKIwTdEIG8ray5vf+a3igzvz48I0PUWe7/Yz6DAHp3ocaI7CuJRsvmoFr7V2rVw75kQJtxbn/xy
XtVb1J8hDExjfbgr+VuUCS2JbD6ODJubbxqMMDZXrKrkmi3ffHs2ojBhD07gzOXcxZN1jo4fz0Qu
PFXSk+PGSYTdescAhGn2C4MN8vqITkXyULXOAGRGWqTzjOXi58Op7wEbmYk6urIfXd0n1y1yUr5G
Ubo8Re5G9+qwhGNDjXlHrFz0y9zXZj9u0T2VGzD+9pH97DDfAFiR9qBwelrV9IRxmX/jx8WUMeIm
U0ne6NbFbIp57dTX9jCsooV6uLBYxt3lsz099sfZ9F09dzyFulEyd7ROOXvfqZINZlrlzwxTpLhc
z6j8dAQh0p/XPQnC4kN65TiCmuur5OjfHHV4No6FcBn8OIiFAPtWPaYywJ+VNaOdfGaFT0mxYaEF
PCnFozOJPp+JF9IhVHIiDAhJ1L4X4LiKfeTea/jZW3V67xlNnhbX2HBSvFZ4iXEYzeUr8vVEMKPC
IVFeqaqtVwkrN+SUwV753auVX7BAonzYZIat8GGSUQ5i094p1wRTjbeqR3iBZ6JMAx52nc82CSth
N9sjDwg9Kr+teo7KRfFblMk9EeMEEJ641YOgw4QMmsqbl+jaEPfxWSQD0Y0VbGHjaDLhqmcYkC+R
t4xILPcSH3KwrhbGBe5qYd0CnSz6+gkJBV4Iikyjf4hS3bnuDfOiYZFfVD9DzRovWnVqM/X7FLeS
0ZuMZ19F+3SHi/VA1JPjRKFXdRLE6kQ/aREH7PE4ijcP9nybP1ff6W4786c9P8foeoYYGyOyR1Cp
8TKgS+DrvfeSFAXfuML/haNxd4eINCfhBasyIGnZVwRZAKxGez9T2++BISSssOg0+wX9oGBA028y
3jEVO6CwPti7RL/joW9p3FTInPuORglpdK7k22Jp3VAAF2hBVGLALlzgRrFc27tr4YTMtyqemuig
Tud4fItbLLCJzyYXtPzxDUbAQhd7YypnanimtIeG3Wtqa1UkZv1RSyX3JUiRlF6NfQKCuDmgKi/y
eZOTz7K1mL/UQc/MWlomYSWyC+gwWXuGzFCXAaUxKL5NbnysLnXMiIbmWWqiI02q1UOGb3zIfjzt
KCwPdBSrLnW9asGUFqQf8cw3Jg0NpFb7B3PUadSkOu8R/ULMnnTYCsxW/IR0+TgjjIhzVBshHhN9
nviH5q2PSTa8hg5OX07kwcgqssL5oacfe6KBNB7PdcboSRz1S6Soqq4um2bbJL6nTJE5ZoCW2pFu
UUVk7sf+rP1m+VYd9UUKNChfCQ/ecKs/yAlMXfC3yKqiBkqF4cCEBmGswcgQ8bUzlTqk1/F/c4Gi
D2zC4djrZBA+pUzSx3IiWx7dgO3s0B6eznGhvSjNGvCWxgDzF1I4Lu+HjerlUWCPPpfIaZOdWigo
POe6JQzYjao38fuPlp1tXbiWxMDbwcSlHIueDgqeesobGL9izt+xxgAE8HKUcJzWM5TsAzaUcUmq
XyRwpfBZ0aj+bRZRuvlhzPS/zGb0efh3Qm3TG7fSE9BNGrZcRJ3JaaOO291OgqH5gAZVf1CR1uh1
zvrK4Gt5i2FyBr0qDvpu4Wprj8jgNsxV3quSdRd6d6OsBATSFduCyIK+SdiWqyhN6u2MuYyLhlh6
m6DHctHB9565sl3ccuqJKt7g/e67RVSRLHUGSIvRPN00BTpOSCDoJJCU2Z9/zPVgKUhNG2hTUhU6
kG7wqsvRaw4nF2Vq60DMZ2S6UKC1/PUKk/vzpNlfE3Naovp0pc4S3DIFoa2G6dU/ULxEEYEOrnNF
a2KVge9LP5eM8AFl/ew/Pv0r8dOZsx7qH7jBKtvXWrL2nWPiRedQ6dbLDdxpMQ7OhDjEryK5ASsm
+Bekrq5EgbvPSf7tv5M0xodcj7R2yV7eAgO/3P2pW7a0jgpsmLWvNG6pzFuUBHLhgFEtjY07NRlp
Nn9dn1aehdpVTtc9BVf9t/URePswATHqJ6tHoWJgFXW740GQ/aJ89Fn12M6iuoSYbuHjOit/brNm
8z3KGX9z8fDuc/CKq8MmmsQJzyY1Cn5W3VM2HGwic3QAN851aO7XPjh1FrvsutxsnftIa+YqlAgl
FXRO2eS8DsVKJC5a6wGhfaGxZkbpmnacjVr7lUOaXbcztSjs153mBGujjTgyd/xByf5eD5So63N6
9l4CAykO+AThkkXRYAFGVvbBb8cIDrnb34bPCanHLpB1WKAwjfFYdkyd1vIIa93qvo/YZa9jMakz
hZk4GXGuEp/Q51vWK8s2EqCiIY6nzb50tONp2j1gp3B+7+feBxgi3NejhsLPRhU4O0SVHHnBMf19
w3wI+rEQwLQN7vUl3hBa45TQjXxPcxX8A8rTgj0h+rQ0OrTpDN6n8sCS6PjEkFKLSXEjqGg1NRPi
Xh2sGhJcz1gz4tWF7ANoKfPQnuF5HpILH2IPzlXaYljbLowMwVvwHFpG2ptnlKtt3bqr/Y2R2RPb
eY9NYYf5KHKFKH+EbZxcauzwtfnrWuw0pttfchfbU9K+Hl35lkXYInevAxdVwMB+W/8PPkbZS0Uj
cJ9EfaPgsk6KJIwFX8KOBmIbJ70LpTg4FAOdbzRWRwnzS9wy10qnfN4uRHd4wLyN/z4IK9HMxvA2
n7Lf/pBcv9E6y6FkkNqaunJVo0zjrijyAHKyrkQ2/yNsdw7WIFw6FUFgRB1dXQZ7DEVs3oiEHAyx
7/XVicdY8jzDChf9pARV/zuDMaWEokPBWbBF06ULjpPrGcyojeCH8futZ8BBHNFKhH/ptDAeU2lG
5tXY3l2HDez/MkBZbfFz0HA68G2RxDYob+PE6RsenDEwlys6OWW8oil7I+cWlo7CPQEeeLpgwPIb
DcxoIvAAWpkypp7NRJ7lTyo2+xkfakuBlCfwg+stCuxiWNKOM8+lHbFOryN1LZ5FRnqinB79jkTj
X6LFkvs+yceGlaCC2Xi2O4ZiKImdy//MiJcA1S36hwlOoOa7d/GPclvgFGL5IeUGf2nGoLaVGiKx
NVTdsuwUHWy7UpYdoLl5ddXhDdm5O1iYAYdyCsuPYJB88VxehNB+qYwCNq48CWehkIukl7zp6LqP
2IuN+CiFBO0N2jwtQ5wNrJaHMNPDEXzU9oD6shKU0tMYQM/VcZWkixrl9HaFP4ofkyoYMZRTf/9a
LAyv0Taj6hrKEB1YpI7Bbn27bifNPLRnMiUWu+izbnJr/7oSSjIUx+o0SHWEJaOlmM42/yRPSEg5
QTDNjSnOUbv4RUcB14iLwdEMiG2Zc5m3XA9p4XLkItnhWhhO+SBuR9g5Xa1GBw+39bn9Y+lUDwbT
kjDtdCrGqxhKyPDyCdc8AJ+9k0rurmxEU5sa2BxHRho5LNZbnH0g6WX04RTTYL6JyI+m7jBjNtwc
+hZtL8js4h+2MEmOtrdXZKimpwV8GEgq8bWi6Lt73SBZGR1X7uQloOgyLv/AXox+50uU89tSQK9F
LPYrEwpuDBB96+PG+UFH0WISRmGnZIITJoJHVzfv1ULgIxKJy6Mf1sLdCYMHO/auQBj8ITDFDZwN
DkWsWgVngxeO/fTm2BK0DBqwee6SM2Y8LVLAH8ks1UpSu9eNOQgCv5szzEiSIiymzi6UvopOg29J
o/S78+zwtI4DVrqt60zwea3gDHoWPxVyCfqfTQ4Kv/jwh5AGpTBtOTftPdAirOt0Qm65rhUWMNps
owJn8k8HLh6KR5r/jeRsyZdJJISvaPKu5M2N1vZUYSSDwJzbVkgJYePBsmFx+ezv8Hdxt0CNlVHt
7mD+GdHTWkS0ek0ee5fuXHB0kjskl4l/EjPWh5WUDR5qYrV+qnPkoSUJmDvoM9GUTc2j6V2toAqA
EfnxJqtcglIu/biagkOmILOef2tJ6H9CCK95YTDtTDyOuwTDG/gRJ030JmtoTNXQNwWbK8bp+0fR
m7TGbG9a5ZBB1njCq/w7IPVR+FUJYmLqI61Z/iKHyrlxWCCuvg/eNL/9tKNI+iEjEgOQ90o+kbEy
auaULIIqMw3RxRovZ+RqvqUN3Okf/TONIISyt1CFAJrJaKwtXF/7Oc6CR1ACYUthBO9/9sjKZz/i
hYiFlGILrjQMSofmqSx4/hwsIQEm4SXzaJxnnXnqe8VyZFI9MmUSg8070gEFeQYDOp2TM55EwI7X
Qe50qdedmRnlpYUSqjquwgYDMznEDVytc0tSdOIgjnZUL+uedSXPyLdB84J7GO1MDvHaJyQBRaUp
SJx6P1FYmJOkmGHRYpmmW9B8025OR3OckvPlwDZOVwVY/Fhlx+hC8x1Tas6rfI1RSudPfucpY7LY
7rbtrARb/f+epGgWbtS/+LKxsZgG7zIjGy8PD6eOxZ0AUogwAQE/26AQ+YSNYEeHfvvfvhS03RdV
D1QWlOUxcQ7K1PxT1/MKe94UF3Q1A9Vf5/wzrL2Mlip/xHKxAdb/SmgFp8IRO0tIhfxGukY8OFy8
vi5dDhzLEvPIdIFwH1n8cY++9yv0FIp2iT7/VhQXuNTM2WK68Fe2922AQwkxQT5tu6Q+ZUdGBp8o
baqMwwudtrQU+c/0dc8F4NvDDA5r57Ceu4VaWxusSO/cPbFjSh2j4U48G6A+MwI5RsAQmyPfvD3U
gfJw1axlZ2F7315o2xvfZuEc+f5SbsuVrI+x5mtgAx3eb4dtk83W8CuiOWGlhVFNYL1P5Jd2nY0B
GaM+mFK3BvSCiaLTZ9I7CSMU0HDhIm5LdXSGmmbhs7RXufYlQmyZDmQZVpebQWo73mTaCBVha/L3
C0snO+aaxpMFcIQ+R5PpanWANJnrF1TM/tj4C+DkHdmNDBtR6eGwse1qvj4hQlwwM8yaFmqc3syc
mx3aD/1PmhpV7LIUDXfKGKHrsEseizCf2YUTxAsneBm1QfRv2Q3iE0ysLBolf2tr5EPYpUER99oC
HYx4stHcA4vyrU4a+GZusduzm6HCwKPdbHwe1KJzUS6z1kdDl0ehRHmh1axrkAfnU7OkFsOJRYIl
Aa29vJ0xsoysLElKCQ50rvVLZ4FtWK0aG/O9IFNediS0i8OyHr5Dk0DhOfq+D0qnX/JBtLvNR3B6
1dY8yF2gzkJO05qukJ1X7Dv3aDe93YvOgRmGA9s4+pHE0Yk4WWMtb8RJYOXEX0Ff3QDhwOIJ7xIH
Eyeq8EMTD9Wp5eQLl+je8pm16Nexr/ZUYW74c2Fa+7O2RAsE/E28eNzny7+1PZoqzxWyTbgm+WcR
GSpcHQwzahxZq5fMplHgmMIXRuV+WrUoysVaMcYP6pamGfavXGp5xICK6YctlQ44/+inlMToVviy
3petwkR/Oayi87tUooy0KIVDfXQPz//Nf66fdMh80vPm/U6Im4wesM3XyLC6rp8jBk8k565edflb
k7bHuQ4JZBSfEO7SZUKE34MOuGt72rlXtwL/yldHafpVcP5UmU3XvzF16BDuafavxdaiAAYbW0Hz
eeuRwYknPrvURMFcExOqDYgHV64r4Mcv8H4cXZRifQ7SYhvzn3OpHv/mLVNxG3F5G6kWb5sCyUuh
uP0ZlwiL71n7J2jbjJkIHt1zboq5lLupC34Gd7SGpIUgWYS0lAQlvxn9J9b1+7D2LntreMD7NPJm
aP7vVgqUPAWy7t2dp5VjGeaPZ58Wxc89vrnFYhz6vm9lpDxiWaIncaEkgUYIpDm4dB2HW+EkHuYo
KtDp0hapNXQ4WBt7jVcFykkZsIHAHJtfedtzQR6dQhmNaPfwehguNGnsenjzFG01u55t+O6TpJp0
O0AdeJiOoVjA+4gKynYqHaSXLByx0eo0cpDfcOEcKKzkM+MiNM9i3eMCvQuYAQkqgarJqDOyvsxr
W27c+zpBB5ssVDRMFg/mWsQ8peFuwzbgVYhaA/5FzkI1TlayKrCz+fgRnV578u4769yVMieUA480
HCh46F2d8FyGJ58b8ZIJkZBwTyzFXfFFRz6hfZ0Na1GsJCeonsKUoQDGybqjCsVrN3JJwhVRTFGA
TiiF2h13VW3pLA1vgWGI0jD1g17+nFqfFcwvJJ+xfbdNpFRBE5jCiSSZD6hZqkxIKJPRRWOIv2OB
mhb6s69UljPscUmj49DwnnCaC8bV+DNpjUXOJAuAjFt+EtOyhwFFOOLNJeoOYr3xSlt5epr9xrQ3
x+RS6XishUiX3unFXFZd3sQuYdIFwVnIVQOiKrob4C9yxY+79ilrrL6qIHrqMldpj3HOxMs5avpe
KqD5PiqUTMvZzyD/FHxrOmDMqal+i0TG7Y68ZPxL+wqHVIEQe+Fx/VS/xY5wBjFljQp63l3L2Lyl
ud9cC3djLoGdM+O2Q8jFEbDTNqZlaOkhajcSA/JMSVJmZCrbjhAB0kS/Kr4o2ar18ry6ZVCOnJ5C
R/hhbMB9mt9V3tH1u9RlExvnivRRbiYZeT6GuI95NYxZWE24Yze0gvzts9Ntr6U1jHRy8w73JIlV
uhPKfL7kt4XxWFrwRAkWMckkVZEz0k5fnJkKdFwD8jjnTf6R0Z2BSZ98OkNqswKGzhCNP8Wp05c+
d6LLh9S1VVaBjyHjRKuSvqiJ6tiK76VKcSQd8zLPexwTW9D2kM6punGaXiw2Mk1G/SWSjeuPQS7h
iBFOsq5W6A5ly33ScEornnPfVOWjebb7tR7EqNNBxIICkb8UNDmIAwd+WFqhyFFe0FQ69guW5Vqb
2DpjLlU6O4e9R/CaHPgCCAzygLOuCdzmCiMe62JUMncku9qsRVbS4PWOau+qIDMmDHtjiZOrjasd
xldLnN6NtCYHuI8QYAAqMKcsqDEEXKKot5V8RQwkTRDTgp47Ck7kPmVthCmgIb7tQ2XY6v6wlxfm
xBg4igepyURMAgQhDmWEDO9FVNDBcYvf3FrnhftYcS/MAxJQnkzHm0p9lHe6549KIEx8AjSe3PjE
enqff6ysa/uRhFo+l/jSTk9NPrZyjRzbW1AdJS/0zGsmBvCJVfiAHSIV0eC1BO/9fWf0Flyy7t48
P9uengAKhnzNEZjzPCslislsPpyk8MTtdTMVJWQebqi+l3StYZF038+OmItihZgugVOPkYvLKgYn
xnPHOL1l0MUUqniSSbKxviwHhedSLb1cp20eoN6kt6gEEdC/Gw0/dHFx3uXPj7Lx7VVmPyIOJKCt
LY3wi80TIiJLlGZgcUT3RFt7c/uY4iivgtJ2WQCQGY2+qKs5IPjAHWKuBrUDTzCej6EsxEQ6qHLI
oR//AU9UkOcozWGoIaS507I7erv2NxzvFf2B7cTOUaw615WAHxMYzXd5cZxFFgnI2wVCh+N/gLKH
WOaWcdQQZbMXLQ4VdnxJMo9xMSIjpqF6GaHCwOyOgKhNTuwwamonN2tn2ZmB03bY7uk1uORWCatA
2B94Pb8dmYPy8GOcBMMDTi782jzWWBJscoGvtNlySdMyDAInsXA5F93xFoEcUnYE992qFKdye1iw
cxSLBQS4rA3+APrBVA4qrJrFfQ+CMWFG1QRlD5ekhF9Iej8LiUXTN5hKwCCt0G+ZmrvBK0MaYsbb
2qNKlLHEMGia+lxBowaf34wUGp08VFTk27gD92gwTxLlbEEztwPm/2JWOoHh5eQIzizGbesSh7Y2
ncxnRIO/qEFvlERh6f+ZRcf1GvJ2NhTPRgVXB92bPoh2mJi4CcOsOpNLzUf04TeZyfF8Knj3FoiH
mDMTVjlr/Ndz6VHxOUp9NVgt5BXuvYXXse+1557ERnKGMv5BEd+Xc5sOEcK1/s4enkjjTt2sdQIp
BL62Pzbe4dRpn5LF/sE1r/kt/jLjN4prQCkK9I2OVLG1Ki6xLhAhRC4u81Xzw/HkXml6QGhKUFAO
ofaOMczadnfJBFCBptI5B3cGWvq9ZzYov1JuNHcfrloOzs3XvXqb6K/OQpG6Z3zyargUQ+W7VaY5
YV/V+hB7cklmU0XIf0i2EGBdJtBF1WHej7X1y9RUjG+CZ/qEd4ojZPU1ybJaKG7j1HTBsPCwiNUg
a7Igt7ibl/65qS9Bku1ozWrtXZWZZoFXE3AyqypRSDB4xbeUMhTGUN1jui5N3xZFgUfSdg6QHjDB
9qxB1HCT76AxlRxzCQ5LPTkuTTIn6zl1XR6gGnLavJvBbu+dcwsKh9VKFcCnoTShmtqbtuQW3aw/
V8fq3naB7Iq8BLN3a35gVaczw41i/LESx/TVAyLblGd09igYfzlvjbK3S1Yv2g54rEn5XrmsVGrd
j+xAEzG7t5i+HAS9rysXi3nbhWyJ58JtVdwrEz0MmuWTl3miP4yjCUc84+79u9foLltGEo8mAADN
RwUqOAoLdbI2GUITps0JOVr7K6uZNJFOquunEmZ6WehFYmYTd/4SYnDAH/ol7aN9wpq3dbc7W/RE
ibQWp9Tc5PV1SMNCjBQ5SdKf8Ne+E4ARQAwkLEHByvruHdE3V62lc61GtZGS1ROuK/4AqsnyCM3i
vP1MCGceEkBlqNClGUTo6o1qnZ/rpUj5xEKpqaY5/d5pcSAlp9IwU2Ivo4SJuWfP8wzcX67RBQFV
UMDe+3HmAFPQgWdM6uWhhEdHApCwoYaa+LA3kykzgr/SWqkDNt+5IEgHV6rZU0YHM5dvmXKALsrS
gMi02VsPGwL0cUwjUpPMF3JZBPmQb5ATPrqGVhpSQGU2+QDbB88exgmNIu8CwEQcOmuSeJ7x+njM
ao+ehjPrdpN1cV4DlVuSNfM0Vgy0+l3MwCoIMTnlzNfknViMXekSBn48sq8zV86+EBxZj35yReW/
bDmKLDWj7kZ0DKFYfEWgD2XZhkgoWJsJ/0ZWT/BPxOQks1MdB7B9sU9anh7IEQwmjaV0WCq5lKkD
EQLXiuljb8O1Eh8OR6P8sCuwJsHetAkLcczaJwqB2d542fyYnbjDj7+JUAP9kP2PcBAjtX9edTuC
3muv2hOJiwlCxuSEzwARltPdGU9/lmiMJpVcYHqxpU8Xi6h/RMP7UPje9pHmUbAbKd5v/5nIyF2H
990OQ61MNasyW3JFvJh15U6wAuCO7hZ+Da9WkcTEaN3Wce25uaDUEdtbQtd+YwDnKH7aIMcY0BdP
ynA4FIbmqajGOumAATbJANEtAMwyAS1JBrEKd3ZNuRF8o4rjRA/uryCTxgbapJcOZbhKjupN4rIb
0W0NmiYDr5iy/4fuq0kHyKkCQD8BpcXHsjl8jbVPpSBKG315DhC2WSjVX13TW9ZkIM1S/rFjy8HN
mfmTIGd2c4BaEaWsZjbJBFoHDk9ltPUdhxr6WJpLsuMaD4hzCqEyllacjGDgJkcSc9co5XHiGJv1
K2q+z78yfzZkduoBZp3NpYEarbW7KZiOzc+NmITaDkQyvtqLwq5Y5G+M7Sr7XBb7dSntgaXi2HG9
A2x36HRRiuomG7++8fMwQz7RTjHt4mejUbrUI04Mtzr9fZ3N6hPBNmresaA9wS+hcWTjbVdmI5DO
qpGMs0PdnzcKXLAri/QdF5wqMNj4b8Yxat0KNXCak3ylwl81/7aDnbPO3YcdX9UOYycnbrGrzhgP
r0Ijj7aQ/jFMM9LDucxZROCQOZnvjjnYlI2DkAEi9dYVFc8EQFqsQZa5LhtYtEe/faJ6dR2dVMI1
uXTdPCfx0G7dv9498DUNm1MgRlU9KPi+s0c7Ks4c1uThls4DJTq0Qhtjabmqfb89gVNbw6AfsSdZ
3hLVdYMICWyR+p9JvGh5SmyjpFYP1SpghLmgjIrsMTgBVENXtvobC8e2Th748zzJWE/PsysCbPBc
vidSrhbYLHfWw9cK76EH8DfeQIam5CoPZSV295x+IBTdWZ3K10DiUy1VwkMms+QU37WJlmr+nuh4
hUTcOaEOr5/8G5uE5hP4xbRAtaqfN19bX9cohcH521/A2b+xbnjSKI1kDycQTSZPVarr9SviXY6/
dfaEurq6U14MHe5kiq4SN9or6UAGUSz/+IOBWM04mdtIjgO5SRSNC+RUHnENAtv35eU5EAPSOHZa
VrOZ2K6nOGHPxEzloI1nEkiwaiPxwC9YKKqrBug5ktRb7ZHnQQ+RlMYedDIdspRS4j+RLBrhp+54
UO5wDZWiH7n1KtJU6ADXqjfJDU7FlLTU39iXzAkbSoEqmj/K+kLe5kCOh8NUyDsRYYxzEZIR2loY
sYzdmnegqZEQdJraWN/xVnr4Ia2BkWBEer7q/YOh4t6V+mY8DdZFnuw8uuKYZRZE+7OB1kQ7Yrb6
cw+S9ObIY562fM5XX4hlZFH06EWD6s0kRxH8moxOg3Q7OY/R78nGA3KFHq/NAcBwIi5y3A6Gg/wm
kZ0N/UsOxRroYw2CgOz9i2fbn3B3XuRyJmfVdJSLJHCP9OjZ36Jkk5MTFpnJGqHrFAMzkF1JuN5v
0r4hpuLnt/EOD9OHfgb4WZB+uMctpb6B3tJJ6rLgdssiH/bfFUaHUJP5Kp6h7JMh/JHp/ReoqWAI
abCG0KuyqXSIiWo6wCQV9JzeNCsZKkBg1fFYHOfhdCqkqu/ovaIqz1ozFm9TQ4jJlU2MzBhAV4Yv
YfpHrNd0e8TxA9A5fpl1Oe/RS6vdcrBuc+xK2OzXSHkCbOhAK6ESNdVx2ET3bayJU/N0jr+CGdkj
EQRTwpPbJYwlvp2eJY6L3OthpjLU7w0PJkjCN816GNvIpwrDtagN0AuDmCpwcJ+NPISBVc7W3Sh4
Bl3nYFIibyc0fJDx0D0GdES/4fX2nkwdRuniYqoZTAgvD9Rf92+HNGAO2N+you8Sd/LTR9pUhgj1
B75adbvu7s/eu7zo1aiAnU/raDRhy598hggMjForFVdmZ4Og45Rd1ED/24eL7+cJWeBywhYQM6OB
nZSkvXaSa8O6lAuUYZwfiW+m5y4KvYpRLi2JWCdLp/3raoNjOw5tXfvOM8o2SsoaDUuwacfNeUlV
MbSGTSycTXGiffKF8Yts2YrIPu5YG9nWvPmghln931beiHw25tWhGA8SocykHAyWarK1N+Uic6+K
o6c3KlUzuB5ni+ke7SqH2Wuy2h3kBBZuOnWvi0o2nsHwSyhkmtZAuRhjcaOIfXAtSw/Uz86h2NQD
b43pxZZvyIpuZ85uT35DNqj/A++rGXf/blWWssIJDAoW9XAGpyL+RtLvqo+nf/vhp9w991rzxxGB
/deyeBBSUA4zitlPnMSQYgyNplSnWQynx5SnhklC+kR6+jfpElFaeYBw3Oe2PHVFq9Mfb5JcqSXF
Y7K9qOrmf4GlWHW6YB8Hjr++n6iY0scVtFT1mzwMDGmHgN9Oxc0eYed4kf4vv5+2OxBg10CyBAAh
2KMOnCwx6vbQgIDLmu24ZcCSyFDGYcqu+fAeD1OfEvGgjJ5aRCMF8FedBMsJZYQL/6NCqRwTVagu
0LSPdj8aJgZBfbP+SnfT7u8SrxY9gzbHim4KjjKzi87o6RTQqLVcR+Xz0Z1G3TZZB4ZXf+bGC2Of
cdFVUjcfBHITLvIoR5tfMjkcJIotbV+pxRNlBQMQRhoEZragyltdUbNsiANJmgBJDBlQl9wN04Q2
DYApcy+BywnMXdvav5ImYd1ptWxkmCzXqIdRoZ6nfe9mX6YbDyMI2Cp7FcM8rtmzXpF8Hv0wI+4J
PZ425025/4RQBCxA5+mY9jOvljOwxaRPNFdiG3YEPTfQ9hsl4/oXD24yW/qw+g+xnd4TNtimDWS7
qYwxFteNi3/8bnyGaQR0589UnXOkB9JpY4DbrTAXOy2bUdUvoWxT8o+PS+SsfLwCSBzIgs0k7orH
0oRVA7tyHl6Ir6GQphSzt8CPH8OO4Pd7I6CqQsoh87lTUf2Fm7Bay06dspuFKrcRK/HfsccIEkc5
efM7VgJ52MOFBkg5aY2wkIWsruaHn78fOWYckEEbcXN2OI9oLzLELndhmWXYxcq4DekLxJPPV1Li
43JFNAPINk6xop/o+i40M1RgFMK6pjfW0qGH4i/nPXPICvXth19VztgqrwVZKMXm83Sj59wv9MP1
WiWaouNBabuKZDxS/FZey10f0JX7LCSlzLklx1ahD0Sym8xxenziMlnTs47UdE9n7BQvuhWPr3lt
DTG4dcsezBR9SWGI3hETrwgxs+tjTq7Rs7tKqrtNfMYEvoHYlZKEzBTar/1It9BbL8ztj9ofUYBV
Hg3RJZWtWLSyqzfavgb/mNLQftltdfcdjnn9SYadfj+Syfw1/EreSXpNoDV1E+RKiA2VMgkCTWw/
yfOJHFTVvfK9XLtec+CsCeT5/3j6yvWKd5NfHfL0qAttWNEQ1KRPRjzrMlm2LOBFda7craH8gocv
KfM6+AztVtVOSLr2bavHrd1z28hcHmEsLIGZcBAmIhwjqODiZW35LoTlD8IQxgW6zR3a1kMoOLaF
qYRPQQBDEOD3YRIdgrwXWa4AiKsYM6NP2bM8AiZu77Xc/HfwXrffyHOb+ePdHdhPoCZP6ahxeP4V
2CtKKka4VQd2sfQ0a3OfOFOtrl7dlclvVWTwVAFR0tWetmpvnM1j4PSO8dy9D3dLwfvSLeG8UsTD
3Eer5EoHekXs
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx is
  port (
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : out STD_LOGIC;
    cpllpd_int_reg_0 : out STD_LOGIC;
    cpllreset_int_reg_0 : out STD_LOGIC;
    USER_CPLLLOCK_OUT_reg_0 : out STD_LOGIC;
    cal_on_tx_drpen_out : out STD_LOGIC;
    cal_on_tx_drpwe_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    rst_in0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \daddr_reg[7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \di_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in0 : in STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    txoutclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[17]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drdy : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx : entity is "gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx is
  signal \^user_cplllock_out_reg_0\ : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_0 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_18 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_19 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_23 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_24 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_25 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_26 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_27 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_28 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_29 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_30 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_31 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_32 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_33 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_34 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_35 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_36 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_37 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_38 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_39 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_40 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_41 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_42 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_43 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_44 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_45 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_46 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_47 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_48 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_49 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_50 : STD_LOGIC;
  signal bit_synchronizer_cplllock_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_cplllock_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst0_n_0 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst1_n_0 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst2_n_0 : STD_LOGIC;
  signal bit_synchronizer_txprgdivresetdone_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_txprogdivreset_inst_n_0 : STD_LOGIC;
  signal \cal_fail_store__0\ : STD_LOGIC;
  signal cal_fail_store_i_4_n_0 : STD_LOGIC;
  signal \^cal_on_tx_drpen_out\ : STD_LOGIC;
  signal \^cal_on_tx_drpwe_out\ : STD_LOGIC;
  signal cpll_cal_state2 : STD_LOGIC;
  signal cpll_cal_state26_in : STD_LOGIC;
  signal cpll_cal_state2_carry_n_0 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_1 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_2 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_3 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_4 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_5 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_6 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_7 : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal cpll_cal_state7_out : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \cpll_cal_state[18]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[18]_i_3_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[18]_i_4_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[18]_i_5_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[18]_i_6_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[18]_i_7_n_0\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[12]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[27]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[28]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[29]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[30]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[31]\ : STD_LOGIC;
  signal cpllpd_int_i_1_n_0 : STD_LOGIC;
  signal \^cpllpd_int_reg_0\ : STD_LOGIC;
  signal cpllreset_int_i_1_n_0 : STD_LOGIC;
  signal \^cpllreset_int_reg_0\ : STD_LOGIC;
  signal daddr0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \daddr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[5]_i_2_n_0\ : STD_LOGIC;
  signal \daddr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \daddr[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[7]_i_2__0_n_0\ : STD_LOGIC;
  signal den_i_1_n_0 : STD_LOGIC;
  signal \di_msk[0]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[10]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[11]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[13]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[13]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[14]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[14]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_4_n_0\ : STD_LOGIC;
  signal \di_msk[1]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[1]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[2]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[3]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[4]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[5]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[5]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[6]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[6]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[7]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[8]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[9]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[0]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[10]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[11]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[12]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[13]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[14]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[15]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[1]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[2]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[3]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[4]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[5]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[6]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[7]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[8]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[9]\ : STD_LOGIC;
  signal drp_done : STD_LOGIC;
  signal \drp_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[5]\ : STD_LOGIC;
  signal dwe_i_1_n_0 : STD_LOGIC;
  signal freq_counter_rst_reg_n_0 : STD_LOGIC;
  signal mask_user_in_i_1_n_0 : STD_LOGIC;
  signal mask_user_in_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_in1_in : STD_LOGIC;
  signal p_2_in4_in : STD_LOGIC;
  signal p_2_in8_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in9_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal progclk_sel_store : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[10]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[11]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[9]\ : STD_LOGIC;
  signal progdiv_cfg_store : STD_LOGIC;
  signal \progdiv_cfg_store[15]_i_1_n_0\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[10]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[11]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[15]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[9]\ : STD_LOGIC;
  signal rd : STD_LOGIC;
  signal \rd_i_1__0_n_0\ : STD_LOGIC;
  signal rd_i_2_n_0 : STD_LOGIC;
  signal \repeat_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[3]_i_2_n_0\ : STD_LOGIC;
  signal \repeat_ctr[3]_i_3_n_0\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[0]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[1]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[2]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[3]\ : STD_LOGIC;
  signal \status_store__0\ : STD_LOGIC;
  signal status_store_i_1_n_0 : STD_LOGIC;
  signal txoutclkmon : STD_LOGIC;
  signal txoutclksel_int : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \txoutclksel_int[2]_i_1_n_0\ : STD_LOGIC;
  signal txprogdivreset_int : STD_LOGIC;
  signal txprogdivreset_int_i_1_n_0 : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_0\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_1\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_10\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_11\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_12\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_13\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_14\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_15\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_2\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_3\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_4\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_5\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_6\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_7\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_8\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_9\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_1\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_10\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_11\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_12\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_13\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_14\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_15\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_2\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_3\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_4\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_5\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_6\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_7\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_8\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_9\ : STD_LOGIC;
  signal wait_ctr0_carry_n_0 : STD_LOGIC;
  signal wait_ctr0_carry_n_1 : STD_LOGIC;
  signal wait_ctr0_carry_n_10 : STD_LOGIC;
  signal wait_ctr0_carry_n_11 : STD_LOGIC;
  signal wait_ctr0_carry_n_12 : STD_LOGIC;
  signal wait_ctr0_carry_n_13 : STD_LOGIC;
  signal wait_ctr0_carry_n_14 : STD_LOGIC;
  signal wait_ctr0_carry_n_15 : STD_LOGIC;
  signal wait_ctr0_carry_n_2 : STD_LOGIC;
  signal wait_ctr0_carry_n_3 : STD_LOGIC;
  signal wait_ctr0_carry_n_4 : STD_LOGIC;
  signal wait_ctr0_carry_n_5 : STD_LOGIC;
  signal wait_ctr0_carry_n_6 : STD_LOGIC;
  signal wait_ctr0_carry_n_7 : STD_LOGIC;
  signal wait_ctr0_carry_n_8 : STD_LOGIC;
  signal wait_ctr0_carry_n_9 : STD_LOGIC;
  signal \wait_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_10_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_11_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_12_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_2_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_3_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_4_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_5_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_6_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_7_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_8_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_9_n_0\ : STD_LOGIC;
  signal \wait_ctr[12]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[13]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[14]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[15]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[16]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[17]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[18]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[19]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[20]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[21]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[22]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[23]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_2_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_3_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_4_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_5_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_6_n_0\ : STD_LOGIC;
  signal \wait_ctr[3]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[5]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[6]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[10]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[11]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[12]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[13]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[14]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[15]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[16]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[17]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[18]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[19]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[20]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[21]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[22]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[23]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[24]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[4]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[5]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[6]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[7]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[8]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[9]\ : STD_LOGIC;
  signal wr : STD_LOGIC;
  signal \wr_i_1__0_n_0\ : STD_LOGIC;
  signal \x0e1_store[14]_i_1_n_0\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_cpll_cal_state2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_cpll_cal_state2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_wait_ctr0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of bufg_gt_txoutclkmon_inst : label is "MLO";
  attribute box_type : string;
  attribute box_type of bufg_gt_txoutclkmon_inst : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cal_fail_store_i_4 : label is "soft_lutpair82";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of cpll_cal_state2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \cpll_cal_state2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cpll_cal_state2_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cpll_cal_state2_inferred__0/i__carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \cpll_cal_state[12]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \cpll_cal_state[14]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \cpll_cal_state[16]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \cpll_cal_state[17]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \cpll_cal_state[18]_i_5\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \cpll_cal_state[1]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \cpll_cal_state[27]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \cpll_cal_state[28]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \cpll_cal_state[2]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \cpll_cal_state[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \cpll_cal_state[5]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \cpll_cal_state[6]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \cpll_cal_state[7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of cpllpd_int_i_1 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of cpllreset_int_i_1 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \daddr[1]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \daddr[2]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \daddr[4]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \daddr[5]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \di_msk[12]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \di_msk[12]_i_3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \di_msk[15]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \di_msk[15]_i_4\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \di_msk[1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \di_msk[5]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \drp_state[1]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \drp_state[3]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \drp_state[4]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \drp_state[5]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \drp_state[6]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of dwe_i_1 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of rd_i_2 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \repeat_ctr[0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \repeat_ctr[1]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \repeat_ctr[2]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_3\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of txprogdivreset_int_i_1 : label is "soft_lutpair76";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of wait_ctr0_carry : label is 35;
  attribute ADDER_THRESHOLD of \wait_ctr0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \wait_ctr0_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \wait_ctr[0]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_11\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_5\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_6\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_7\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_9\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_4\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_6\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \wr_i_1__0\ : label is "soft_lutpair85";
begin
  USER_CPLLLOCK_OUT_reg_0 <= \^user_cplllock_out_reg_0\;
  cal_on_tx_drpen_out <= \^cal_on_tx_drpen_out\;
  cal_on_tx_drpwe_out <= \^cal_on_tx_drpwe_out\;
  cpllpd_int_reg_0 <= \^cpllpd_int_reg_0\;
  cpllreset_int_reg_0 <= \^cpllreset_int_reg_0\;
USER_CPLLLOCK_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_cplllock_inst_n_1,
      Q => \^user_cplllock_out_reg_0\,
      R => '0'
    );
U_TXOUTCLK_FREQ_COUNTER: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_freq_counter
     port map (
      CO(0) => cpll_cal_state2,
      D(16 downto 0) => D(16 downto 0),
      DI(3) => U_TXOUTCLK_FREQ_COUNTER_n_23,
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_24,
      DI(1) => U_TXOUTCLK_FREQ_COUNTER_n_25,
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_26,
      O(7 downto 0) => O(7 downto 0),
      Q(5) => \cpll_cal_state_reg_n_0_[27]\,
      Q(4) => p_2_in8_in,
      Q(3) => p_11_in,
      Q(2) => p_18_in,
      Q(1) => \cpll_cal_state_reg_n_0_[12]\,
      Q(0) => \cpll_cal_state_reg_n_0_[0]\,
      S(0) => S(0),
      \cal_fail_store__0\ => \cal_fail_store__0\,
      cal_fail_store_reg => bit_synchronizer_cplllock_inst_n_0,
      cal_fail_store_reg_0 => \repeat_ctr_reg_n_0_[3]\,
      cal_fail_store_reg_1 => cal_fail_store_i_4_n_0,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[13]\ => \wait_ctr[11]_i_3_n_0\,
      \cpll_cal_state_reg[13]_0\ => \repeat_ctr_reg_n_0_[1]\,
      \cpll_cal_state_reg[13]_1\ => \repeat_ctr_reg_n_0_[0]\,
      \cpll_cal_state_reg[13]_2\ => \repeat_ctr_reg_n_0_[2]\,
      \cpll_cal_state_reg[21]\(0) => drp_done,
      done_o_reg_0 => U_TXOUTCLK_FREQ_COUNTER_n_0,
      done_o_reg_1(1) => cpll_cal_state7_out(21),
      done_o_reg_1(0) => cpll_cal_state7_out(13),
      drpclk_in(0) => drpclk_in(0),
      \freq_cnt_o_reg[14]_0\(7) => U_TXOUTCLK_FREQ_COUNTER_n_27,
      \freq_cnt_o_reg[14]_0\(6) => U_TXOUTCLK_FREQ_COUNTER_n_28,
      \freq_cnt_o_reg[14]_0\(5) => U_TXOUTCLK_FREQ_COUNTER_n_29,
      \freq_cnt_o_reg[14]_0\(4) => U_TXOUTCLK_FREQ_COUNTER_n_30,
      \freq_cnt_o_reg[14]_0\(3) => U_TXOUTCLK_FREQ_COUNTER_n_31,
      \freq_cnt_o_reg[14]_0\(2) => U_TXOUTCLK_FREQ_COUNTER_n_32,
      \freq_cnt_o_reg[14]_0\(1) => U_TXOUTCLK_FREQ_COUNTER_n_33,
      \freq_cnt_o_reg[14]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_34,
      \freq_cnt_o_reg[14]_1\(7) => U_TXOUTCLK_FREQ_COUNTER_n_36,
      \freq_cnt_o_reg[14]_1\(6) => U_TXOUTCLK_FREQ_COUNTER_n_37,
      \freq_cnt_o_reg[14]_1\(5) => U_TXOUTCLK_FREQ_COUNTER_n_38,
      \freq_cnt_o_reg[14]_1\(4) => U_TXOUTCLK_FREQ_COUNTER_n_39,
      \freq_cnt_o_reg[14]_1\(3) => U_TXOUTCLK_FREQ_COUNTER_n_40,
      \freq_cnt_o_reg[14]_1\(2) => U_TXOUTCLK_FREQ_COUNTER_n_41,
      \freq_cnt_o_reg[14]_1\(1) => U_TXOUTCLK_FREQ_COUNTER_n_42,
      \freq_cnt_o_reg[14]_1\(0) => U_TXOUTCLK_FREQ_COUNTER_n_43,
      \freq_cnt_o_reg[15]_0\(3) => U_TXOUTCLK_FREQ_COUNTER_n_44,
      \freq_cnt_o_reg[15]_0\(2) => U_TXOUTCLK_FREQ_COUNTER_n_45,
      \freq_cnt_o_reg[15]_0\(1) => U_TXOUTCLK_FREQ_COUNTER_n_46,
      \freq_cnt_o_reg[15]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_47,
      \freq_cnt_o_reg[16]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_49,
      \freq_cnt_o_reg[16]_1\(0) => U_TXOUTCLK_FREQ_COUNTER_n_50,
      \freq_cnt_o_reg[17]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_48,
      \freq_cnt_o_reg[9]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_35,
      \repeat_ctr_reg[3]\ => \repeat_ctr[3]_i_3_n_0\,
      \repeat_ctr_reg[3]_0\(0) => cpll_cal_state26_in,
      rst_in_out_reg => U_TXOUTCLK_FREQ_COUNTER_n_18,
      rst_in_out_reg_0 => U_TXOUTCLK_FREQ_COUNTER_n_19,
      \state_reg[1]_0\ => freq_counter_rst_reg_n_0,
      \testclk_cnt_reg[15]_0\(7 downto 0) => \testclk_cnt_reg[15]\(7 downto 0),
      \testclk_cnt_reg[17]_0\(1 downto 0) => \testclk_cnt_reg[17]\(1 downto 0),
      txoutclkmon => txoutclkmon
    );
bit_synchronizer_cplllock_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25
     port map (
      Q(1) => \cpll_cal_state_reg_n_0_[30]\,
      Q(0) => \cpll_cal_state_reg_n_0_[0]\,
      USER_CPLLLOCK_OUT_reg => mask_user_in_reg_n_0,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[0]\ => bit_synchronizer_cplllock_inst_n_1,
      drpclk_in(0) => drpclk_in(0),
      i_in_out_reg_0 => bit_synchronizer_cplllock_inst_n_0,
      in0 => in0
    );
bit_synchronizer_txoutclksel_inst0: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst0_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\ => mask_user_in_reg_n_0,
      txoutclksel_int(0) => txoutclksel_int(2)
    );
bit_synchronizer_txoutclksel_inst1: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst1_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\ => mask_user_in_reg_n_0
    );
bit_synchronizer_txoutclksel_inst2: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst2_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\ => mask_user_in_reg_n_0,
      txoutclksel_int(0) => txoutclksel_int(2)
    );
bit_synchronizer_txprgdivresetdone_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29
     port map (
      D(4 downto 2) => cpll_cal_state7_out(31 downto 29),
      D(1 downto 0) => cpll_cal_state7_out(20 downto 19),
      Q(8) => \cpll_cal_state_reg_n_0_[31]\,
      Q(7) => \cpll_cal_state_reg_n_0_[30]\,
      Q(6) => \cpll_cal_state_reg_n_0_[29]\,
      Q(5) => \cpll_cal_state_reg_n_0_[28]\,
      Q(4) => p_11_in,
      Q(3) => p_12_in,
      Q(2) => p_13_in,
      Q(1) => p_16_in,
      Q(0) => p_17_in,
      \cal_fail_store__0\ => \cal_fail_store__0\,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[15]\ => bit_synchronizer_txprgdivresetdone_inst_n_0,
      \cpll_cal_state_reg[20]\ => U_TXOUTCLK_FREQ_COUNTER_n_0,
      \cpll_cal_state_reg[29]\ => \wait_ctr[11]_i_3_n_0\,
      drpclk_in(0) => drpclk_in(0),
      freq_counter_rst_reg => \wait_ctr[24]_i_3_n_0\,
      freq_counter_rst_reg_0 => freq_counter_rst_reg_n_0,
      freq_counter_rst_reg_1 => \cpll_cal_state[18]_i_2_n_0\,
      i_in_meta_reg_0 => i_in_meta_reg_0
    );
bit_synchronizer_txprogdivreset_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30
     port map (
      drpclk_in(0) => drpclk_in(0),
      i_in_meta_reg_0 => i_in_meta_reg,
      \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\ => mask_user_in_reg_n_0,
      txprogdivreset_int => txprogdivreset_int,
      txprogdivreset_int_reg => bit_synchronizer_txprogdivreset_inst_n_0
    );
bufg_gt_txoutclkmon_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => lopt,
      CEMASK => '1',
      CLR => lopt_1,
      CLRMASK => '1',
      DIV(2 downto 0) => B"000",
      I => txoutclk_out(0),
      O => txoutclkmon
    );
cal_fail_store_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \repeat_ctr_reg_n_0_[1]\,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      I2 => \repeat_ctr_reg_n_0_[2]\,
      O => cal_fail_store_i_4_n_0
    );
cal_fail_store_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => U_TXOUTCLK_FREQ_COUNTER_n_19,
      Q => \cal_fail_store__0\,
      R => '0'
    );
cpll_cal_state2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => cpll_cal_state2_carry_n_0,
      CO(6) => cpll_cal_state2_carry_n_1,
      CO(5) => cpll_cal_state2_carry_n_2,
      CO(4) => cpll_cal_state2_carry_n_3,
      CO(3) => cpll_cal_state2_carry_n_4,
      CO(2) => cpll_cal_state2_carry_n_5,
      CO(1) => cpll_cal_state2_carry_n_6,
      CO(0) => cpll_cal_state2_carry_n_7,
      DI(7) => '0',
      DI(6) => U_TXOUTCLK_FREQ_COUNTER_n_23,
      DI(5) => U_TXOUTCLK_FREQ_COUNTER_n_24,
      DI(4) => U_TXOUTCLK_FREQ_COUNTER_n_25,
      DI(3) => '0',
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_26,
      DI(1 downto 0) => B"00",
      O(7 downto 0) => NLW_cpll_cal_state2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => U_TXOUTCLK_FREQ_COUNTER_n_27,
      S(6) => U_TXOUTCLK_FREQ_COUNTER_n_28,
      S(5) => U_TXOUTCLK_FREQ_COUNTER_n_29,
      S(4) => U_TXOUTCLK_FREQ_COUNTER_n_30,
      S(3) => U_TXOUTCLK_FREQ_COUNTER_n_31,
      S(2) => U_TXOUTCLK_FREQ_COUNTER_n_32,
      S(1) => U_TXOUTCLK_FREQ_COUNTER_n_33,
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_34
    );
\cpll_cal_state2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => cpll_cal_state2_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => cpll_cal_state2,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_cpll_cal_state2_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_50
    );
\cpll_cal_state2_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \cpll_cal_state2_inferred__0/i__carry_n_0\,
      CO(6) => \cpll_cal_state2_inferred__0/i__carry_n_1\,
      CO(5) => \cpll_cal_state2_inferred__0/i__carry_n_2\,
      CO(4) => \cpll_cal_state2_inferred__0/i__carry_n_3\,
      CO(3) => \cpll_cal_state2_inferred__0/i__carry_n_4\,
      CO(2) => \cpll_cal_state2_inferred__0/i__carry_n_5\,
      CO(1) => \cpll_cal_state2_inferred__0/i__carry_n_6\,
      CO(0) => \cpll_cal_state2_inferred__0/i__carry_n_7\,
      DI(7) => U_TXOUTCLK_FREQ_COUNTER_n_44,
      DI(6 downto 5) => B"00",
      DI(4) => U_TXOUTCLK_FREQ_COUNTER_n_35,
      DI(3) => '0',
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_45,
      DI(1) => U_TXOUTCLK_FREQ_COUNTER_n_46,
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_47,
      O(7 downto 0) => \NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7) => U_TXOUTCLK_FREQ_COUNTER_n_36,
      S(6) => U_TXOUTCLK_FREQ_COUNTER_n_37,
      S(5) => U_TXOUTCLK_FREQ_COUNTER_n_38,
      S(4) => U_TXOUTCLK_FREQ_COUNTER_n_39,
      S(3) => U_TXOUTCLK_FREQ_COUNTER_n_40,
      S(2) => U_TXOUTCLK_FREQ_COUNTER_n_41,
      S(1) => U_TXOUTCLK_FREQ_COUNTER_n_42,
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_43
    );
\cpll_cal_state2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \cpll_cal_state2_inferred__0/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => cpll_cal_state26_in,
      DI(7 downto 1) => B"0000000",
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_48,
      O(7 downto 0) => \NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_49
    );
\cpll_cal_state[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_0_in,
      O => cpll_cal_state7_out(12)
    );
\cpll_cal_state[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \wait_ctr[11]_i_3_n_0\,
      I1 => p_18_in,
      I2 => \wait_ctr[24]_i_3_n_0\,
      I3 => p_17_in,
      O => cpll_cal_state7_out(14)
    );
\cpll_cal_state[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \wait_ctr[24]_i_3_n_0\,
      I1 => p_17_in,
      I2 => \cpll_cal_state[18]_i_2_n_0\,
      I3 => p_16_in,
      O => cpll_cal_state7_out(15)
    );
\cpll_cal_state[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_16_in,
      I1 => \cpll_cal_state[18]_i_2_n_0\,
      I2 => \wait_ctr[24]_i_3_n_0\,
      I3 => p_15_in,
      O => cpll_cal_state7_out(16)
    );
\cpll_cal_state[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \wait_ctr[24]_i_3_n_0\,
      I1 => p_15_in,
      I2 => \cpll_cal_state[18]_i_2_n_0\,
      I3 => p_14_in,
      O => cpll_cal_state7_out(17)
    );
\cpll_cal_state[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \wait_ctr[11]_i_3_n_0\,
      I1 => p_13_in,
      I2 => \cpll_cal_state[18]_i_2_n_0\,
      I3 => p_14_in,
      O => cpll_cal_state7_out(18)
    );
\cpll_cal_state[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFFFEFE"
    )
        port map (
      I0 => \cpll_cal_state[18]_i_3_n_0\,
      I1 => \cpll_cal_state[18]_i_4_n_0\,
      I2 => \cpll_cal_state[18]_i_5_n_0\,
      I3 => \cpll_cal_state[18]_i_6_n_0\,
      I4 => \wait_ctr[11]_i_9_n_0\,
      I5 => \cpll_cal_state[18]_i_7_n_0\,
      O => \cpll_cal_state[18]_i_2_n_0\
    );
\cpll_cal_state[18]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[23]\,
      I1 => \wait_ctr_reg_n_0_[24]\,
      I2 => \wait_ctr_reg_n_0_[21]\,
      I3 => \wait_ctr_reg_n_0_[22]\,
      O => \cpll_cal_state[18]_i_3_n_0\
    );
\cpll_cal_state[18]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[19]\,
      I1 => \wait_ctr_reg_n_0_[20]\,
      I2 => \wait_ctr_reg_n_0_[17]\,
      I3 => \wait_ctr_reg_n_0_[18]\,
      O => \cpll_cal_state[18]_i_4_n_0\
    );
\cpll_cal_state[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[16]\,
      I1 => \wait_ctr_reg_n_0_[15]\,
      O => \cpll_cal_state[18]_i_5_n_0\
    );
\cpll_cal_state[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF7FFFFFFF"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[14]\,
      I1 => \wait_ctr_reg_n_0_[13]\,
      I2 => \wait_ctr_reg_n_0_[12]\,
      I3 => \wait_ctr_reg_n_0_[11]\,
      I4 => \wait_ctr_reg_n_0_[10]\,
      I5 => \wait_ctr_reg_n_0_[9]\,
      O => \cpll_cal_state[18]_i_6_n_0\
    );
\cpll_cal_state[18]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE00"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[2]\,
      I1 => \wait_ctr_reg_n_0_[1]\,
      I2 => \wait_ctr_reg_n_0_[3]\,
      I3 => \wait_ctr_reg_n_0_[4]\,
      I4 => \wait_ctr_reg_n_0_[10]\,
      O => \cpll_cal_state[18]_i_7_n_0\
    );
\cpll_cal_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => drp_done,
      I2 => p_1_in10_in,
      O => cpll_cal_state7_out(1)
    );
\cpll_cal_state[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_3_in,
      O => cpll_cal_state7_out(27)
    );
\cpll_cal_state[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[27]\,
      I1 => \wait_ctr[11]_i_3_n_0\,
      I2 => \cpll_cal_state_reg_n_0_[28]\,
      O => cpll_cal_state7_out(28)
    );
\cpll_cal_state[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in10_in,
      I1 => drp_done,
      O => cpll_cal_state7_out(2)
    );
\cpll_cal_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in2_in,
      I2 => \status_store__0\,
      I3 => p_29_in,
      O => cpll_cal_state7_out(3)
    );
\cpll_cal_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF888F8"
    )
        port map (
      I0 => p_29_in,
      I1 => \status_store__0\,
      I2 => p_1_in5_in,
      I3 => drp_done,
      I4 => p_0_in7_in,
      O => cpll_cal_state7_out(5)
    );
\cpll_cal_state[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in5_in,
      O => cpll_cal_state7_out(6)
    );
\cpll_cal_state[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in,
      I2 => \status_store__0\,
      I3 => p_25_in,
      O => cpll_cal_state7_out(7)
    );
\cpll_cal_state[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF888F8"
    )
        port map (
      I0 => p_25_in,
      I1 => \status_store__0\,
      I2 => p_4_in,
      I3 => drp_done,
      I4 => p_0_in3_in,
      O => cpll_cal_state7_out(9)
    );
\cpll_cal_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      Q => \cpll_cal_state_reg_n_0_[0]\,
      S => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_4_in,
      Q => p_0_in0_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_0_in0_in,
      Q => p_0_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(12),
      Q => \cpll_cal_state_reg_n_0_[12]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(13),
      Q => p_18_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(14),
      Q => p_17_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(15),
      Q => p_16_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(16),
      Q => p_15_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(17),
      Q => p_14_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(18),
      Q => p_13_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(19),
      Q => p_12_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(1),
      Q => p_1_in10_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(20),
      Q => p_11_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(21),
      Q => p_2_in8_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in8_in,
      Q => p_2_in4_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in4_in,
      Q => p_2_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in,
      Q => p_2_in1_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in1_in,
      Q => p_3_in9_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_3_in9_in,
      Q => p_3_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(27),
      Q => \cpll_cal_state_reg_n_0_[27]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(28),
      Q => \cpll_cal_state_reg_n_0_[28]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(29),
      Q => \cpll_cal_state_reg_n_0_[29]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(2),
      Q => p_29_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(30),
      Q => \cpll_cal_state_reg_n_0_[30]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(31),
      Q => \cpll_cal_state_reg_n_0_[31]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(3),
      Q => p_1_in2_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_1_in2_in,
      Q => p_0_in7_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(5),
      Q => p_1_in5_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(6),
      Q => p_25_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(7),
      Q => p_1_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_1_in,
      Q => p_0_in3_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(9),
      Q => p_4_in,
      R => cal_on_tx_reset_in_sync
    );
cpllpd_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF778F00"
    )
        port map (
      I0 => \wait_ctr[24]_i_3_n_0\,
      I1 => p_17_in,
      I2 => \wait_ctr[11]_i_3_n_0\,
      I3 => p_18_in,
      I4 => \^cpllpd_int_reg_0\,
      O => cpllpd_int_i_1_n_0
    );
cpllpd_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpllpd_int_i_1_n_0,
      Q => \^cpllpd_int_reg_0\,
      R => cal_on_tx_reset_in_sync
    );
cpllreset_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFFFA888"
    )
        port map (
      I0 => p_16_in,
      I1 => \cpll_cal_state[18]_i_2_n_0\,
      I2 => \wait_ctr[24]_i_3_n_0\,
      I3 => p_15_in,
      I4 => \^cpllreset_int_reg_0\,
      O => cpllreset_int_i_1_n_0
    );
cpllreset_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpllreset_int_i_1_n_0,
      Q => \^cpllreset_int_reg_0\,
      R => cal_on_tx_reset_in_sync
    );
\daddr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => \daddr[5]_i_2_n_0\,
      I2 => p_1_in2_in,
      I3 => p_2_in1_in,
      I4 => p_0_in0_in,
      O => daddr0_in(1)
    );
\daddr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => p_1_in5_in,
      I2 => p_2_in4_in,
      I3 => p_0_in3_in,
      I4 => p_3_in,
      O => \daddr[2]_i_1__0_n_0\
    );
\daddr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_4_in,
      I1 => p_2_in8_in,
      I2 => p_3_in9_in,
      I3 => p_1_in10_in,
      I4 => p_0_in7_in,
      I5 => \cpll_cal_state_reg_n_0_[0]\,
      O => daddr0_in(3)
    );
\daddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAAA"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => p_1_in2_in,
      I2 => p_2_in1_in,
      I3 => p_0_in0_in,
      I4 => \daddr[5]_i_2_n_0\,
      O => daddr0_in(4)
    );
\daddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111555555555"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => \daddr[5]_i_2_n_0\,
      I2 => p_0_in0_in,
      I3 => p_2_in1_in,
      I4 => p_1_in2_in,
      I5 => \daddr[6]_i_2_n_0\,
      O => \daddr[5]_i_1__0_n_0\
    );
\daddr[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_3_in,
      I1 => p_0_in3_in,
      I2 => p_2_in4_in,
      I3 => p_1_in5_in,
      O => \daddr[5]_i_2_n_0\
    );
\daddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555555"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => p_3_in,
      I2 => p_0_in3_in,
      I3 => p_2_in4_in,
      I4 => p_1_in5_in,
      I5 => \daddr[6]_i_2_n_0\,
      O => \daddr[6]_i_1__0_n_0\
    );
\daddr[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_1_in10_in,
      I2 => p_3_in9_in,
      I3 => p_2_in8_in,
      I4 => p_4_in,
      O => \daddr[6]_i_2_n_0\
    );
\daddr[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => p_0_in,
      I1 => p_2_in,
      I2 => p_1_in,
      I3 => daddr0_in(1),
      O => \daddr[7]_i_1__0_n_0\
    );
\daddr[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => p_4_in,
      I2 => p_2_in8_in,
      I3 => p_3_in9_in,
      I4 => p_1_in10_in,
      I5 => p_0_in7_in,
      O => \daddr[7]_i_2__0_n_0\
    );
\daddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => daddr0_in(1),
      Q => \daddr_reg[7]_0\(0),
      R => '0'
    );
\daddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => \daddr[2]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(1),
      R => '0'
    );
\daddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => daddr0_in(3),
      Q => \daddr_reg[7]_0\(2),
      R => '0'
    );
\daddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => daddr0_in(4),
      Q => \daddr_reg[7]_0\(3),
      R => '0'
    );
\daddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => \daddr[5]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(4),
      R => '0'
    );
\daddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => \daddr[6]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(5),
      R => '0'
    );
\daddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => \daddr[7]_i_2__0_n_0\,
      Q => \daddr_reg[7]_0\(6),
      R => '0'
    );
den_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCDFFCC"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[4]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[1]\,
      I4 => \^cal_on_tx_drpen_out\,
      O => den_i_1_n_0
    );
den_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => den_i_1_n_0,
      Q => \^cal_on_tx_drpen_out\
    );
\di_msk[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[0]\,
      I2 => \progdiv_cfg_store_reg_n_0_[0]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[0]\,
      O => \di_msk[0]_i_1_n_0\
    );
\di_msk[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE0E0E0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[10]\,
      I3 => p_0_in7_in,
      I4 => p_2_in1_in,
      I5 => \progclk_sel_store_reg_n_0_[10]\,
      O => \di_msk[10]_i_1_n_0\
    );
\di_msk[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0E0FFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[11]\,
      I3 => \progclk_sel_store_reg_n_0_[11]\,
      I4 => \di_msk[12]_i_2_n_0\,
      I5 => p_0_in0_in,
      O => \di_msk[11]_i_1_n_0\
    );
\di_msk[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[12]\,
      I2 => \progdiv_cfg_store_reg_n_0_[12]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[12]\,
      O => \di_msk[12]_i_1_n_0\
    );
\di_msk[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      O => \di_msk[12]_i_2_n_0\
    );
\di_msk[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      O => \di_msk[12]_i_3_n_0\
    );
\di_msk[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[13]\,
      I3 => \di_msk[13]_i_2_n_0\,
      O => \di_msk[13]_i_1_n_0\
    );
\di_msk[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[13]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[13]\,
      I5 => p_0_in,
      O => \di_msk[13]_i_2_n_0\
    );
\di_msk[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[14]\,
      I3 => \di_msk[14]_i_2_n_0\,
      O => \di_msk[14]_i_1_n_0\
    );
\di_msk[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[14]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[14]\,
      I5 => p_0_in,
      O => \di_msk[14]_i_2_n_0\
    );
\di_msk[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => \di_msk[15]_i_3_n_0\,
      I2 => \cpll_cal_state_reg_n_0_[0]\,
      O => \di_msk[15]_i_1_n_0\
    );
\di_msk[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[15]\,
      I3 => p_0_in7_in,
      I4 => p_0_in,
      O => \di_msk[15]_i_2_n_0\
    );
\di_msk[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => p_3_in9_in,
      I2 => p_0_in3_in,
      I3 => p_3_in,
      I4 => \di_msk[12]_i_2_n_0\,
      I5 => \di_msk[15]_i_4_n_0\,
      O => \di_msk[15]_i_3_n_0\
    );
\di_msk[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => p_2_in,
      O => \di_msk[15]_i_4_n_0\
    );
\di_msk[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[1]\,
      I3 => \di_msk[1]_i_2_n_0\,
      O => \di_msk[1]_i_1_n_0\
    );
\di_msk[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[1]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[1]\,
      I5 => p_0_in,
      O => \di_msk[1]_i_2_n_0\
    );
\di_msk[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[2]\,
      I2 => p_0_in0_in,
      I3 => \x0e1_store_reg_n_0_[2]\,
      I4 => \progclk_sel_store_reg_n_0_[2]\,
      I5 => \di_msk[12]_i_2_n_0\,
      O => \di_msk[2]_i_1_n_0\
    );
\di_msk[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[3]\,
      I2 => \progdiv_cfg_store_reg_n_0_[3]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[3]\,
      O => \di_msk[3]_i_1_n_0\
    );
\di_msk[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[4]\,
      I2 => p_0_in0_in,
      I3 => \x0e1_store_reg_n_0_[4]\,
      I4 => \progclk_sel_store_reg_n_0_[4]\,
      I5 => \di_msk[12]_i_2_n_0\,
      O => \di_msk[4]_i_1_n_0\
    );
\di_msk[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[5]\,
      I3 => \di_msk[5]_i_2_n_0\,
      O => \di_msk[5]_i_1_n_0\
    );
\di_msk[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[5]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[5]\,
      I5 => p_0_in,
      O => \di_msk[5]_i_2_n_0\
    );
\di_msk[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[6]\,
      I3 => \di_msk[6]_i_2_n_0\,
      O => \di_msk[6]_i_1_n_0\
    );
\di_msk[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[6]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[6]\,
      I5 => p_0_in,
      O => \di_msk[6]_i_2_n_0\
    );
\di_msk[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[7]\,
      I2 => p_0_in0_in,
      I3 => \x0e1_store_reg_n_0_[7]\,
      I4 => \progclk_sel_store_reg_n_0_[7]\,
      I5 => \di_msk[12]_i_2_n_0\,
      O => \di_msk[7]_i_1_n_0\
    );
\di_msk[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[8]\,
      I2 => \progdiv_cfg_store_reg_n_0_[8]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[8]\,
      O => \di_msk[8]_i_1_n_0\
    );
\di_msk[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[9]\,
      I2 => \progdiv_cfg_store_reg_n_0_[9]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[9]\,
      O => \di_msk[9]_i_1_n_0\
    );
\di_msk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[0]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[0]\,
      R => '0'
    );
\di_msk_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[10]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[10]\,
      R => '0'
    );
\di_msk_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[11]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[11]\,
      R => '0'
    );
\di_msk_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[12]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[12]\,
      R => '0'
    );
\di_msk_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[13]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[13]\,
      R => '0'
    );
\di_msk_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[14]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[14]\,
      R => '0'
    );
\di_msk_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[15]_i_2_n_0\,
      Q => \di_msk_reg_n_0_[15]\,
      R => '0'
    );
\di_msk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[1]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[1]\,
      R => '0'
    );
\di_msk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[2]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[2]\,
      R => '0'
    );
\di_msk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[3]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[3]\,
      R => '0'
    );
\di_msk_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[4]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[4]\,
      R => '0'
    );
\di_msk_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[5]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[5]\,
      R => '0'
    );
\di_msk_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[6]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[6]\,
      R => '0'
    );
\di_msk_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[7]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[7]\,
      R => '0'
    );
\di_msk_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[8]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[8]\,
      R => '0'
    );
\di_msk_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[9]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[9]\,
      R => '0'
    );
\di_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[0]\,
      Q => \di_reg[15]_0\(0)
    );
\di_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[10]\,
      Q => \di_reg[15]_0\(10)
    );
\di_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[11]\,
      Q => \di_reg[15]_0\(11)
    );
\di_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[12]\,
      Q => \di_reg[15]_0\(12)
    );
\di_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[13]\,
      Q => \di_reg[15]_0\(13)
    );
\di_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[14]\,
      Q => \di_reg[15]_0\(14)
    );
\di_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[15]\,
      Q => \di_reg[15]_0\(15)
    );
\di_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[1]\,
      Q => \di_reg[15]_0\(1)
    );
\di_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[2]\,
      Q => \di_reg[15]_0\(2)
    );
\di_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[3]\,
      Q => \di_reg[15]_0\(3)
    );
\di_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[4]\,
      Q => \di_reg[15]_0\(4)
    );
\di_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[5]\,
      Q => \di_reg[15]_0\(5)
    );
\di_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[6]\,
      Q => \di_reg[15]_0\(6)
    );
\di_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[7]\,
      Q => \di_reg[15]_0\(7)
    );
\di_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[8]\,
      Q => \di_reg[15]_0\(8)
    );
\di_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[9]\,
      Q => \di_reg[15]_0\(9)
    );
\drp_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => drp_done,
      I1 => rd,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => wr,
      O => \drp_state[0]_i_1__0_n_0\
    );
\drp_state[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rd,
      I1 => \drp_state_reg_n_0_[0]\,
      O => \drp_state[1]_i_1__0_n_0\
    );
\drp_state[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => cal_on_tx_drdy,
      I2 => \drp_state_reg_n_0_[2]\,
      O => \drp_state[2]_i_1__0_n_0\
    );
\drp_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => cal_on_tx_drdy,
      I2 => rd,
      O => \drp_state[3]_i_1_n_0\
    );
\drp_state[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[3]\,
      I1 => rd,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => wr,
      O => \drp_state[4]_i_1__0_n_0\
    );
\drp_state[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => cal_on_tx_drdy,
      I2 => \drp_state_reg_n_0_[5]\,
      O => \drp_state[5]_i_1__0_n_0\
    );
\drp_state[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => cal_on_tx_drdy,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => rd,
      I3 => \drp_state_reg_n_0_[2]\,
      O => \drp_state[6]_i_1__0_n_0\
    );
\drp_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \drp_state[0]_i_1__0_n_0\,
      PRE => cal_on_tx_reset_in_sync,
      Q => \drp_state_reg_n_0_[0]\
    );
\drp_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[1]_i_1__0_n_0\,
      Q => \drp_state_reg_n_0_[1]\
    );
\drp_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[2]_i_1__0_n_0\,
      Q => \drp_state_reg_n_0_[2]\
    );
\drp_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[3]_i_1_n_0\,
      Q => \drp_state_reg_n_0_[3]\
    );
\drp_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[4]_i_1__0_n_0\,
      Q => \drp_state_reg_n_0_[4]\
    );
\drp_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[5]_i_1__0_n_0\,
      Q => \drp_state_reg_n_0_[5]\
    );
\drp_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[6]_i_1__0_n_0\,
      Q => drp_done
    );
dwe_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \^cal_on_tx_drpwe_out\,
      O => dwe_i_1_n_0
    );
dwe_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => dwe_i_1_n_0,
      Q => \^cal_on_tx_drpwe_out\
    );
freq_counter_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txprgdivresetdone_inst_n_0,
      Q => freq_counter_rst_reg_n_0,
      R => '0'
    );
mask_user_in_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEE"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => p_1_in10_in,
      I2 => \cpll_cal_state_reg_n_0_[30]\,
      I3 => \cpll_cal_state_reg_n_0_[31]\,
      I4 => mask_user_in_reg_n_0,
      O => mask_user_in_i_1_n_0
    );
mask_user_in_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => mask_user_in_i_1_n_0,
      Q => mask_user_in_reg_n_0,
      R => cal_on_tx_reset_in_sync
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst0_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(0),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst1_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(1),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst2_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(2),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txprogdivreset_inst_n_0,
      Q => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      R => '0'
    );
\progclk_sel_store[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => drp_done,
      I2 => p_2_in8_in,
      I3 => p_1_in2_in,
      O => progclk_sel_store
    );
\progclk_sel_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(0),
      Q => \progclk_sel_store_reg_n_0_[0]\,
      R => '0'
    );
\progclk_sel_store_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(10),
      Q => \progclk_sel_store_reg_n_0_[10]\,
      R => '0'
    );
\progclk_sel_store_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(11),
      Q => \progclk_sel_store_reg_n_0_[11]\,
      R => '0'
    );
\progclk_sel_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(12),
      Q => \progclk_sel_store_reg_n_0_[12]\,
      R => '0'
    );
\progclk_sel_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(13),
      Q => \progclk_sel_store_reg_n_0_[13]\,
      R => '0'
    );
\progclk_sel_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(14),
      Q => \progclk_sel_store_reg_n_0_[14]\,
      R => '0'
    );
\progclk_sel_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(1),
      Q => \progclk_sel_store_reg_n_0_[1]\,
      R => '0'
    );
\progclk_sel_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(2),
      Q => \progclk_sel_store_reg_n_0_[2]\,
      R => '0'
    );
\progclk_sel_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(3),
      Q => \progclk_sel_store_reg_n_0_[3]\,
      R => '0'
    );
\progclk_sel_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(4),
      Q => \progclk_sel_store_reg_n_0_[4]\,
      R => '0'
    );
\progclk_sel_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(5),
      Q => \progclk_sel_store_reg_n_0_[5]\,
      R => '0'
    );
\progclk_sel_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(6),
      Q => \progclk_sel_store_reg_n_0_[6]\,
      R => '0'
    );
\progclk_sel_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(7),
      Q => \progclk_sel_store_reg_n_0_[7]\,
      R => '0'
    );
\progclk_sel_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(8),
      Q => \progclk_sel_store_reg_n_0_[8]\,
      R => '0'
    );
\progclk_sel_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(9),
      Q => \progclk_sel_store_reg_n_0_[9]\,
      R => '0'
    );
\progdiv_cfg_store[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => drp_done,
      I2 => p_2_in4_in,
      I3 => p_1_in,
      O => progdiv_cfg_store
    );
\progdiv_cfg_store[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF30302000"
    )
        port map (
      I0 => Q(15),
      I1 => cal_on_tx_reset_in_sync,
      I2 => drp_done,
      I3 => p_2_in4_in,
      I4 => p_1_in,
      I5 => \progdiv_cfg_store_reg_n_0_[15]\,
      O => \progdiv_cfg_store[15]_i_1_n_0\
    );
\progdiv_cfg_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(0),
      Q => \progdiv_cfg_store_reg_n_0_[0]\,
      R => '0'
    );
\progdiv_cfg_store_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(10),
      Q => \progdiv_cfg_store_reg_n_0_[10]\,
      R => '0'
    );
\progdiv_cfg_store_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(11),
      Q => \progdiv_cfg_store_reg_n_0_[11]\,
      R => '0'
    );
\progdiv_cfg_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(12),
      Q => \progdiv_cfg_store_reg_n_0_[12]\,
      R => '0'
    );
\progdiv_cfg_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(13),
      Q => \progdiv_cfg_store_reg_n_0_[13]\,
      R => '0'
    );
\progdiv_cfg_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(14),
      Q => \progdiv_cfg_store_reg_n_0_[14]\,
      R => '0'
    );
\progdiv_cfg_store_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \progdiv_cfg_store[15]_i_1_n_0\,
      Q => \progdiv_cfg_store_reg_n_0_[15]\,
      R => '0'
    );
\progdiv_cfg_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(1),
      Q => \progdiv_cfg_store_reg_n_0_[1]\,
      R => '0'
    );
\progdiv_cfg_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(2),
      Q => \progdiv_cfg_store_reg_n_0_[2]\,
      R => '0'
    );
\progdiv_cfg_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(3),
      Q => \progdiv_cfg_store_reg_n_0_[3]\,
      R => '0'
    );
\progdiv_cfg_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(4),
      Q => \progdiv_cfg_store_reg_n_0_[4]\,
      R => '0'
    );
\progdiv_cfg_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(5),
      Q => \progdiv_cfg_store_reg_n_0_[5]\,
      R => '0'
    );
\progdiv_cfg_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(6),
      Q => \progdiv_cfg_store_reg_n_0_[6]\,
      R => '0'
    );
\progdiv_cfg_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(7),
      Q => \progdiv_cfg_store_reg_n_0_[7]\,
      R => '0'
    );
\progdiv_cfg_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(8),
      Q => \progdiv_cfg_store_reg_n_0_[8]\,
      R => '0'
    );
\progdiv_cfg_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(9),
      Q => \progdiv_cfg_store_reg_n_0_[9]\,
      R => '0'
    );
\rd_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555755555554"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in,
      I2 => p_2_in4_in,
      I3 => p_4_in,
      I4 => rd_i_2_n_0,
      I5 => rd,
      O => \rd_i_1__0_n_0\
    );
rd_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in5_in,
      I1 => p_1_in10_in,
      I2 => p_2_in8_in,
      I3 => p_1_in2_in,
      O => rd_i_2_n_0
    );
rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \rd_i_1__0_n_0\,
      Q => rd,
      R => cal_on_tx_reset_in_sync
    );
\repeat_ctr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      O => \repeat_ctr[0]_i_1_n_0\
    );
\repeat_ctr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      I2 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[1]_i_1_n_0\
    );
\repeat_ctr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[2]\,
      I2 => \repeat_ctr_reg_n_0_[1]\,
      I3 => \repeat_ctr_reg_n_0_[0]\,
      O => \repeat_ctr[2]_i_1_n_0\
    );
\repeat_ctr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[3]\,
      I2 => \repeat_ctr_reg_n_0_[2]\,
      I3 => \repeat_ctr_reg_n_0_[0]\,
      I4 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[3]_i_2_n_0\
    );
\repeat_ctr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \repeat_ctr_reg_n_0_[3]\,
      I1 => \repeat_ctr_reg_n_0_[2]\,
      I2 => \repeat_ctr_reg_n_0_[0]\,
      I3 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[3]_i_3_n_0\
    );
\repeat_ctr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[0]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[0]\,
      R => '0'
    );
\repeat_ctr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[1]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[1]\,
      R => '0'
    );
\repeat_ctr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[2]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[2]\,
      R => '0'
    );
\repeat_ctr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[3]_i_2_n_0\,
      Q => \repeat_ctr_reg_n_0_[3]\,
      R => '0'
    );
\rst_in_meta_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^user_cplllock_out_reg_0\,
      O => rst_in0
    );
status_store_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => Q(15),
      I1 => p_1_in5_in,
      I2 => p_1_in10_in,
      I3 => cal_on_tx_reset_in_sync,
      I4 => drp_done,
      I5 => \status_store__0\,
      O => status_store_i_1_n_0
    );
status_store_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => status_store_i_1_n_0,
      Q => \status_store__0\,
      R => '0'
    );
\txoutclksel_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => txoutclksel_int(2),
      I1 => \cpll_cal_state_reg_n_0_[12]\,
      I2 => \cpll_cal_state_reg_n_0_[0]\,
      O => \txoutclksel_int[2]_i_1_n_0\
    );
\txoutclksel_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \txoutclksel_int[2]_i_1_n_0\,
      Q => txoutclksel_int(2),
      R => '0'
    );
txprogdivreset_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \wait_ctr[11]_i_3_n_0\,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => txprogdivreset_int,
      O => txprogdivreset_int_i_1_n_0
    );
txprogdivreset_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => txprogdivreset_int_i_1_n_0,
      Q => txprogdivreset_int,
      R => cal_on_tx_reset_in_sync
    );
wait_ctr0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \wait_ctr_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => wait_ctr0_carry_n_0,
      CO(6) => wait_ctr0_carry_n_1,
      CO(5) => wait_ctr0_carry_n_2,
      CO(4) => wait_ctr0_carry_n_3,
      CO(3) => wait_ctr0_carry_n_4,
      CO(2) => wait_ctr0_carry_n_5,
      CO(1) => wait_ctr0_carry_n_6,
      CO(0) => wait_ctr0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7) => wait_ctr0_carry_n_8,
      O(6) => wait_ctr0_carry_n_9,
      O(5) => wait_ctr0_carry_n_10,
      O(4) => wait_ctr0_carry_n_11,
      O(3) => wait_ctr0_carry_n_12,
      O(2) => wait_ctr0_carry_n_13,
      O(1) => wait_ctr0_carry_n_14,
      O(0) => wait_ctr0_carry_n_15,
      S(7) => \wait_ctr_reg_n_0_[8]\,
      S(6) => \wait_ctr_reg_n_0_[7]\,
      S(5) => \wait_ctr_reg_n_0_[6]\,
      S(4) => \wait_ctr_reg_n_0_[5]\,
      S(3) => \wait_ctr_reg_n_0_[4]\,
      S(2) => \wait_ctr_reg_n_0_[3]\,
      S(1) => \wait_ctr_reg_n_0_[2]\,
      S(0) => \wait_ctr_reg_n_0_[1]\
    );
\wait_ctr0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => wait_ctr0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \wait_ctr0_carry__0_n_0\,
      CO(6) => \wait_ctr0_carry__0_n_1\,
      CO(5) => \wait_ctr0_carry__0_n_2\,
      CO(4) => \wait_ctr0_carry__0_n_3\,
      CO(3) => \wait_ctr0_carry__0_n_4\,
      CO(2) => \wait_ctr0_carry__0_n_5\,
      CO(1) => \wait_ctr0_carry__0_n_6\,
      CO(0) => \wait_ctr0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \wait_ctr0_carry__0_n_8\,
      O(6) => \wait_ctr0_carry__0_n_9\,
      O(5) => \wait_ctr0_carry__0_n_10\,
      O(4) => \wait_ctr0_carry__0_n_11\,
      O(3) => \wait_ctr0_carry__0_n_12\,
      O(2) => \wait_ctr0_carry__0_n_13\,
      O(1) => \wait_ctr0_carry__0_n_14\,
      O(0) => \wait_ctr0_carry__0_n_15\,
      S(7) => \wait_ctr_reg_n_0_[16]\,
      S(6) => \wait_ctr_reg_n_0_[15]\,
      S(5) => \wait_ctr_reg_n_0_[14]\,
      S(4) => \wait_ctr_reg_n_0_[13]\,
      S(3) => \wait_ctr_reg_n_0_[12]\,
      S(2) => \wait_ctr_reg_n_0_[11]\,
      S(1) => \wait_ctr_reg_n_0_[10]\,
      S(0) => \wait_ctr_reg_n_0_[9]\
    );
\wait_ctr0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \wait_ctr0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_wait_ctr0_carry__1_CO_UNCONNECTED\(7),
      CO(6) => \wait_ctr0_carry__1_n_1\,
      CO(5) => \wait_ctr0_carry__1_n_2\,
      CO(4) => \wait_ctr0_carry__1_n_3\,
      CO(3) => \wait_ctr0_carry__1_n_4\,
      CO(2) => \wait_ctr0_carry__1_n_5\,
      CO(1) => \wait_ctr0_carry__1_n_6\,
      CO(0) => \wait_ctr0_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \wait_ctr0_carry__1_n_8\,
      O(6) => \wait_ctr0_carry__1_n_9\,
      O(5) => \wait_ctr0_carry__1_n_10\,
      O(4) => \wait_ctr0_carry__1_n_11\,
      O(3) => \wait_ctr0_carry__1_n_12\,
      O(2) => \wait_ctr0_carry__1_n_13\,
      O(1) => \wait_ctr0_carry__1_n_14\,
      O(0) => \wait_ctr0_carry__1_n_15\,
      S(7) => \wait_ctr_reg_n_0_[24]\,
      S(6) => \wait_ctr_reg_n_0_[23]\,
      S(5) => \wait_ctr_reg_n_0_[22]\,
      S(4) => \wait_ctr_reg_n_0_[21]\,
      S(3) => \wait_ctr_reg_n_0_[20]\,
      S(2) => \wait_ctr_reg_n_0_[19]\,
      S(1) => \wait_ctr_reg_n_0_[18]\,
      S(0) => \wait_ctr_reg_n_0_[17]\
    );
\wait_ctr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00545555"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[0]\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[0]_i_1_n_0\
    );
\wait_ctr[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF000000000000"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[28]\,
      I1 => p_13_in,
      I2 => p_18_in,
      I3 => \wait_ctr[11]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_4_n_0\,
      I5 => \wait_ctr[11]_i_2_n_0\,
      O => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[9]\,
      I1 => \wait_ctr[24]_i_6_n_0\,
      I2 => \wait_ctr[24]_i_5_n_0\,
      I3 => \wait_ctr_reg_n_0_[10]\,
      I4 => \wait_ctr_reg_n_0_[11]\,
      O => \wait_ctr[11]_i_10_n_0\
    );
\wait_ctr[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_16_in,
      I1 => p_14_in,
      O => \wait_ctr[11]_i_11_n_0\
    );
\wait_ctr[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[12]\,
      I1 => \wait_ctr_reg_n_0_[13]\,
      I2 => \wait_ctr_reg_n_0_[14]\,
      O => \wait_ctr[11]_i_12_n_0\
    );
\wait_ctr[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555550455555555"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => p_0_in,
      I2 => drp_done,
      I3 => \cpll_cal_state_reg_n_0_[0]\,
      I4 => \wait_ctr[11]_i_5_n_0\,
      I5 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[11]_i_2_n_0\
    );
\wait_ctr[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \wait_ctr[11]_i_7_n_0\,
      I1 => \wait_ctr[11]_i_8_n_0\,
      I2 => \wait_ctr_reg_n_0_[9]\,
      I3 => \wait_ctr_reg_n_0_[10]\,
      I4 => \wait_ctr_reg_n_0_[11]\,
      I5 => \wait_ctr[11]_i_9_n_0\,
      O => \wait_ctr[11]_i_3_n_0\
    );
\wait_ctr[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEEEFEEEF0000"
    )
        port map (
      I0 => \wait_ctr[11]_i_7_n_0\,
      I1 => \wait_ctr[11]_i_10_n_0\,
      I2 => p_17_in,
      I3 => p_15_in,
      I4 => \cpll_cal_state[18]_i_2_n_0\,
      I5 => \wait_ctr[11]_i_11_n_0\,
      O => \wait_ctr[11]_i_4_n_0\
    );
\wait_ctr[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_17_in,
      I1 => p_15_in,
      O => \wait_ctr[11]_i_5_n_0\
    );
\wait_ctr[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => p_14_in,
      I1 => p_16_in,
      I2 => \cpll_cal_state_reg_n_0_[28]\,
      I3 => p_13_in,
      I4 => p_18_in,
      O => \wait_ctr[11]_i_6_n_0\
    );
\wait_ctr[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \cpll_cal_state[18]_i_3_n_0\,
      I1 => \cpll_cal_state[18]_i_4_n_0\,
      I2 => \wait_ctr_reg_n_0_[16]\,
      I3 => \wait_ctr_reg_n_0_[15]\,
      I4 => \wait_ctr[11]_i_12_n_0\,
      O => \wait_ctr[11]_i_7_n_0\
    );
\wait_ctr[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[4]\,
      I1 => \wait_ctr_reg_n_0_[3]\,
      I2 => \wait_ctr_reg_n_0_[2]\,
      I3 => \wait_ctr_reg_n_0_[1]\,
      I4 => \wait_ctr_reg_n_0_[0]\,
      O => \wait_ctr[11]_i_8_n_0\
    );
\wait_ctr[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[5]\,
      I1 => \wait_ctr_reg_n_0_[8]\,
      I2 => \wait_ctr_reg_n_0_[6]\,
      I3 => \wait_ctr_reg_n_0_[7]\,
      O => \wait_ctr[11]_i_9_n_0\
    );
\wait_ctr[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_12\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[12]_i_1_n_0\
    );
\wait_ctr[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_11\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[13]_i_1_n_0\
    );
\wait_ctr[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_10\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[14]_i_1_n_0\
    );
\wait_ctr[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_9\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[15]_i_1_n_0\
    );
\wait_ctr[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_8\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[16]_i_1_n_0\
    );
\wait_ctr[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_15\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[17]_i_1_n_0\
    );
\wait_ctr[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_14\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[18]_i_1_n_0\
    );
\wait_ctr[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_13\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[19]_i_1_n_0\
    );
\wait_ctr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_15,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[1]_i_1_n_0\
    );
\wait_ctr[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_12\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[20]_i_1_n_0\
    );
\wait_ctr[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_11\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[21]_i_1_n_0\
    );
\wait_ctr[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_10\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[22]_i_1_n_0\
    );
\wait_ctr[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_9\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[23]_i_1_n_0\
    );
\wait_ctr[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000888A"
    )
        port map (
      I0 => \wait_ctr[11]_i_2_n_0\,
      I1 => \wait_ctr[24]_i_3_n_0\,
      I2 => p_17_in,
      I3 => p_15_in,
      I4 => \wait_ctr[24]_i_4_n_0\,
      I5 => \wait_ctr[11]_i_3_n_0\,
      O => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_8\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[24]_i_2_n_0\
    );
\wait_ctr[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAEAEAEAEAAA"
    )
        port map (
      I0 => \wait_ctr[11]_i_7_n_0\,
      I1 => \wait_ctr_reg_n_0_[11]\,
      I2 => \wait_ctr_reg_n_0_[10]\,
      I3 => \wait_ctr[24]_i_5_n_0\,
      I4 => \wait_ctr[24]_i_6_n_0\,
      I5 => \wait_ctr_reg_n_0_[9]\,
      O => \wait_ctr[24]_i_3_n_0\
    );
\wait_ctr[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_14_in,
      I1 => p_16_in,
      I2 => \cpll_cal_state[18]_i_2_n_0\,
      O => \wait_ctr[24]_i_4_n_0\
    );
\wait_ctr[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8000000000000"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[2]\,
      I1 => \wait_ctr_reg_n_0_[1]\,
      I2 => \wait_ctr_reg_n_0_[0]\,
      I3 => \wait_ctr_reg_n_0_[3]\,
      I4 => \wait_ctr_reg_n_0_[4]\,
      I5 => \wait_ctr_reg_n_0_[5]\,
      O => \wait_ctr[24]_i_5_n_0\
    );
\wait_ctr[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[7]\,
      I1 => \wait_ctr_reg_n_0_[6]\,
      I2 => \wait_ctr_reg_n_0_[8]\,
      O => \wait_ctr[24]_i_6_n_0\
    );
\wait_ctr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_13,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[3]_i_1_n_0\
    );
\wait_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_12,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[4]_i_1_n_0\
    );
\wait_ctr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_11,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[5]_i_1_n_0\
    );
\wait_ctr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_10,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[6]_i_1_n_0\
    );
\wait_ctr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_15\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[9]_i_1_n_0\
    );
\wait_ctr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[0]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[0]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr0_carry__0_n_14\,
      Q => \wait_ctr_reg_n_0_[10]\,
      R => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr0_carry__0_n_13\,
      Q => \wait_ctr_reg_n_0_[11]\,
      R => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[12]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[12]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[13]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[13]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[14]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[14]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[15]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[15]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[16]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[16]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[17]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[17]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[18]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[18]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[19]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[19]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[1]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[1]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[20]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[20]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[21]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[21]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[22]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[22]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[23]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[23]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[24]_i_2_n_0\,
      Q => \wait_ctr_reg_n_0_[24]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => wait_ctr0_carry_n_14,
      Q => \wait_ctr_reg_n_0_[2]\,
      R => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[3]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[3]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[4]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[4]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[5]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[5]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[6]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[6]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => wait_ctr0_carry_n_9,
      Q => \wait_ctr_reg_n_0_[7]\,
      R => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => wait_ctr0_carry_n_8,
      Q => \wait_ctr_reg_n_0_[8]\,
      R => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[9]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[9]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => drp_done,
      I1 => \di_msk[15]_i_3_n_0\,
      I2 => wr,
      O => \wr_i_1__0_n_0\
    );
wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \wr_i_1__0_n_0\,
      Q => wr,
      R => cal_on_tx_reset_in_sync
    );
\x0e1_store[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => p_4_in,
      I2 => drp_done,
      O => \x0e1_store[14]_i_1_n_0\
    );
\x0e1_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(0),
      Q => \x0e1_store_reg_n_0_[0]\,
      R => '0'
    );
\x0e1_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(12),
      Q => \x0e1_store_reg_n_0_[12]\,
      R => '0'
    );
\x0e1_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(13),
      Q => \x0e1_store_reg_n_0_[13]\,
      R => '0'
    );
\x0e1_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(14),
      Q => \x0e1_store_reg_n_0_[14]\,
      R => '0'
    );
\x0e1_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(1),
      Q => \x0e1_store_reg_n_0_[1]\,
      R => '0'
    );
\x0e1_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(2),
      Q => \x0e1_store_reg_n_0_[2]\,
      R => '0'
    );
\x0e1_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(3),
      Q => \x0e1_store_reg_n_0_[3]\,
      R => '0'
    );
\x0e1_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(4),
      Q => \x0e1_store_reg_n_0_[4]\,
      R => '0'
    );
\x0e1_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(5),
      Q => \x0e1_store_reg_n_0_[5]\,
      R => '0'
    );
\x0e1_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(6),
      Q => \x0e1_store_reg_n_0_[6]\,
      R => '0'
    );
\x0e1_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(7),
      Q => \x0e1_store_reg_n_0_[7]\,
      R => '0'
    );
\x0e1_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(8),
      Q => \x0e1_store_reg_n_0_[8]\,
      R => '0'
    );
\x0e1_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(9),
      Q => \x0e1_store_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
WrLPAmevOeee/HiaIGgPKffTsGjPw79Mvhb1LvIE3IQs20r9+LQOoFGpfUylEN1UW2O2frWdS04S
72SDyqvJ5A==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
C57Uh05FvDEJaXQ4H8lC5UbDO/jg7m+45NOtD4cM+eEYb3jcEPXS/mMv8e0ZOAe/mg7S5VXmkWr7
VEk0dR5AU4kxRj4XjFKlvVLZkhNdXiS3LQk/EziN2GSKJjjDKBkNHEfhYIGF1ZkOpC43O4yuYrxk
CIWTpVXywZi8wCaExe8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lnTbrZfs2R120YpSyobtyskobEgxZSAlXnUQXw1gJpszgY/hqhzTy3v0ru7GipkY6qPoEcZwNnVX
iD7GpCBRhqKix8pqMugQ1kvNhkn1r2YRhmA6XHA0ry90LNrf+n9uqlf476IBJTLTd3uu4ZngV06I
QvBbiq8tjaP25el1krCHHl5rfNirhuwiDDOMI2E116k0hSU8spCYQ0rZ4zCPJqOKT+fAtz1I+L2I
7khRnsRzR+YQ1RpBojQPxfqkEiv3A1XZQAUu2jSrW9PWm/3IpjLtJkZmcI7pciYLWv6MsTfFOhxV
6plNRVK33O7OxS/zjPhtulkG1IT36qOdQJ/Taw==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
NYPBrFjA8rEwnRj94/W5n/OoJJ3VW9KspqmB8LGhkba5zTpRXGx5cP5VSAONdwboNqGe1cRhXJpS
mEHlKqR0glqNIxnLFETHEfkwnm/8dMDrYX6GKlEZVWbhg4uvlJIq7o63AhclqIqjyA+EUIWFI9av
c/Cg2WZkvMEk5Voduuli2eqGDoNjtmDUO4UdgeH75LdFY+E+U4xGGx2EjuMxwi6MtgMAzDD+P/gb
2nE3Cf73IZGJnwsh0ov4Y7OeTZ3lhbpUZqjEbOmWRvr+qHsDr7W/qKnJlzCwft/TK1nwPSkQvDoO
Sh4iuY6J4CC2wm95ser/gBAkQRbDLCyN6r+p6Q==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
l8u9KWR7K0iPE4cKBtlWMJgIHngboNXFVNkkmZ6xHn0dciEOTcoZJ47OzbolWOOFGMusDRe3wPtf
ExmCTLetP1a5jaZMnwKNMmVJqq0v1MCXmQo7CRSSvmjqubldjetWzfvokwLk6MZBAh7O+uM2lRVg
2JUh5JSpOyhotZWrrds=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
sS8d+5TDoy1zTTZMk5jun5fAGkESRFp8QMV8vg1sxwTYGe/MJptNpwEltS6HAqGJ0yAsHgTGiwbT
+PlF6ZE7GdA3glLDui13HfwGjVy0dNgtbTeWYb0FHGMjNDSJfT/IEaYDdKr1JpgrZJPIOQ7HrQF6
YMldqxFOawfLh/OhhNaa5tKLjc6+CsSrjpDc2xu/XL01G1T40M44u9ezedVs8kEEFbhhJoSZJr+R
Ylnota7Y4vr97XPxV540BG16z5uWCTfxzmtqjY0jRsdmMdWnhPVEemtBUdyBgpquhyWigLjIdd+m
9FytOvuiYqx/QxlsxkfK+SGt5NTbSf8tnbpcTg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jNC3g1ETgClEMyVRhJ9X1s0X3KSfCdTvdZ0hojJSjoINg4/IQZvPSTnm6KvDNN/9PD4ErCjmDDOV
7sMbtgU6WCbq/U9qhyKK/PWjXyTgOd32u9xnMP6sNlms5y7haCan/c0J3oVpTutiV6FVgEClXJfB
n6wb0JyxR6eXI1RBZNNu4xSis1Eylp63Pg2jds0dA3HV1PfmkSmZ2llTUpuUh9dt5hBDsgevFCqq
lEiJByppRy8Qv3L8bbNSl4LQSQfiGho07tKxnCrEOqJG7yd5jckcWNgwK4ONAZrBPYPjgPr/6etW
42E/gtZfx84l0bOSgB+lTAvbVJ/HXcEJ+ULNJQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
pTLqFXpPpE2wsvVFAPd6keg/FFvC68hyF9vLqKPMM2rj+6kUgPBCKgz90mreQi2fbuua+uvx6l++
PnxknxaYB9TXxHfRJsyoZX/lDaUDvlgNy3lgZ10JP/sGNlu8DMEiANoLx2Ohda9e4aq9Dcpr3IWp
CBAzAaUYSGBBZlIxhN0o1NGemu0bHisB4FMqqN144xTFb3G/ofll70V6WbXVqq4JSE85mg9m8Sny
Mylfwhg7XM4vQBhWx1WmUxD19oquKtZeWYm8xJ/0FtlO/dZW/v/IrTsBHO+g31Tuc4Yeq02xEa1c
lAadhPvCyPFXNR39xVwlTKf8TjWKchWjriUEHA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Mz18GBawyyJpgag5k/ejGuWP7010DXxbJmmL/KB398ON6rHGp/E040EN7rcmiOjYamjthKi+JJ2H
Tsnh2qF0B/TBwgXWQfN04JV3tPSOr334V4HruGr6OWUGQAHJKJsH0QNDci9vwkafL+ZLz1+0JhRU
Gw+LKI/lB6iQ5sxRT75gHKPtr4swUQdSkdcS9UFHulKsKMJPsSMMQnlVkHPnlvM3c5gHCbWM1V/+
GXVuzNWNhwqGZz8iUOKWTw2IVwb2FoqM8OcImKR2VhTloz8FFMN3uYbLd6PqzMrb/IOKBNzLq6ZA
HllfEYb6sxyvg7DpPdUkiMIe4F4KLLEgaFkhGw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 18224)
`protect data_block
c58yjugdZYmn84Av7d07TTyAQWFum8R/xpCo560kGQ1VA3vY2Mvix36NFzNygVduqpBITKMDktcY
mUMirvAhk3Jh2NBcZvsiv/WImHmLB8Bdtl9Y1Wa0a6C696It5AOI2G26Oi63eclzHfSDii6Ml+Fx
kiD1P9+g91Pm2GLR4B8Ne7QcvtTMX7mrclNPWNaJ1t6HgE/MW3CIfOAWL+MtQJo7+c7jPucfAC9z
fjmlLjQSo3oaC/GHic0eLjK+oKhwx59Ds7i24CshJih7tpMmZrm11Rfke+6XK88RWS6cDl+BbO4M
+cJSazou0WudgEGdpPniHWZ3SLx9rrTMWabGihCQxqiFCKAhjDq1Uw/ZeUIGWs1XoQNgjJlElb2q
m60hxagsQHaHsEqSN/esCJLTYmWs1ABhA0LIKQ9lkEDLZ7ssAdDr7HCRnmLx7myn1vW79flk/ba2
OzfvNTxrKQtKfvU6wGKDq+kT7VRWoJJa1wvtI8Un5EmYTfmfYfDshGOYxwYB+hfORvrzpVUZKnWu
hZ8Q9UuvBjZ70iZa3wor0UNNdrBmu1hUICSw0C1VhgXXneeGUAe5gCj/dLeGE/kt7T/ZBu9OsVLT
czxWFWIZVRpqkYHqnWHpVpu0g+hhKPEc7u2cAco6A+gX29jnGontGay6gTLXCvcsfg2lLRwSep3r
8Yvb14UeTL95tgRCP93u1EPjAXFaKfgIVHv4lJzNLPvX5UxmqqaOwBRtxPKsfuCJqu1FzG260vhi
lf8D34bfN6uY5G7sVgyNbookKQypdCVc8k+O6kHhV8Nnp2o42LJ/j2ETQc6zsGj0+Dj4tsufisws
g9ZFgSgFWXahbCBGQL1sdgvcwtjKjYoyVz825yONZcI0W6e5KBmDslaBgV+jjUCzXCDlR/svs+SE
QlxRu2zjzzAfUuE9pcVmjhu+l8ZiT0n0OKcmaDziOYjVJjezlsFGLBoJ1KcUlzYaSNTSrXVaKeBJ
c3uRBl3bYbVZIc1Vmfe5/sN9oMLiqSn15HD26eKVc/xKMtVHnIkTq+PlzIkwHIYhxFQk7AeaHl2w
78FfPuD0XvVQwpuEu6i+swkfNIV84bkd/kXiuZjuJCMw8VXAwezlObSMRV996yI2SbPAPcwV8zWL
v9joGa7YOgd05vwVbgZ6ZaV/JDrgoISxZcG7Ey1onjB4B1Gj5W+sTgI1d64q+B9KSFkJ63KqmNA4
2o7Bs66Cwn/cImgFYyVzVBbPJHInERO75Aw9aPjdYUSPY0ihk1gGfKTkrIOduK+fe2JA2RXwMgAu
qVs3Nbz6Fcu1P7v21rrxSxyyXOhnOw9b8HXgwcaJarj2/P6yOkO3q5eYk4EPkr1KXBsGioZAr1F/
2eLB7K/D4eID9b1CPrKXamytqRUArPNobtzB9EJgIDmjNsHZT93IGARP7N1jEYvP1hbt9wbpRtkR
t5u3vX2iGFMrC0HoRnLBZIOAP8UXMVC3mN806TFTDXkeKfgV/gtPi8jIzJf2CshAFYMKuUQuVHwP
XS5l8t2R3KLClXdsdyDfmtfJ5rrvv6wF2HuxbNDoKHjQ24fHA6Z/L2ny998JMNPqO5nLCvkzf60S
MpSGAWMeUs49JJL3IagDMryqwyNwJarAE1SCOSMPzLfJTKib39uICF3KWag8YMGar319UZMLibyC
2x6M6iLQ826yyCqePMaJa9ZtcEJV8PiPV/36YUYWfIImwsFLbq4vFXHxwEDOw4iHSNftbSPXv+5f
hQunPr3euTUsl7GTBkWv4ybhnBbRp0YaGpCveKLVfYdjEq82v6Cj/ebn+xMtrskkawci7CkiVDOU
C5e5p4t/YXf4EZmKQwD5+wfLPvpKcLPtcaj264OZm/b0AfyVMJ4y1E/xAwmO14uJK3spU5omIPFa
CAkJ5CPCOzNOcwhxUj4WEN5tTrnS7mDCj114HX304nO427tiiW9Iis6prArD8lACQMHj655AzwEh
zB6UymKUT4SkhHG6JTNc7Ew0yTdH82gvIzBVZ5Vc0WrWfIydT2coUPR3ovzleiwznAlWdLCypHhu
rI/U7FRrayjR+58gHH91G7k6DI3poZNELIDtfOYntSdbnVnY1knAARxxye/AYEcw0a0gZT2GCPmk
8xzt6CXu6AbxMhOC/mDVVW2PKEOtdFj1xYchKl3BI2ijEI7iK2m5AFOvm3FZLwQ/mXb9anVpNCWE
9oyTfTvg8pfs5b2jtZhVoKW2AU1xMHKBawOcfdvSF+HaKJ/WbpF4SAaR3EMsaJ+KpCp4TJA/nmIZ
yWW2lSv/eGMq7C7OUrdq0eBusIDQHhRPwWR6qk9pNlSmFgcALdjyS71X3OesAc5Xjt5wk3FJv84m
Ecvx7VKB2QJC1WjLcUegxIph0UejIrWm4Zy611S8Xn7dnJ+GBDi9GVaOlxIVqQuFXHnlhEQ57TF4
AvQNSq1MsxHxEyNXX9gRx+cvY5WXHj67jAyXEAVu/Qa/HNo//MykR9IrwDWbjuB9sKs1sGBFuYJn
PMLem03ywFiY12Z8U7q35QErWdjoAfPSsXJMF3ffPpBSC4mm+s5IneicRbixeEpKAaM3+bta7toN
Q6FpSSoEjH/WAwr7DJQxJ5ZkdpMe+W/tQw9GzfpNkf7u3sd2bW/P62sAzsRvMe59FgXBxa/Qugy/
KYU8scbD5aTRvpVL2mKP/3CYSud/Z+03sBLEVy5hZa7VlY2gyqPGvGTDqkhrl+gqZufAdY3oW/FD
Bf/GwVmP0824Bi3acGRndE992r5hZG8rh/AdmsI3Vr14qb6fCHouPk0K3OLRCEzYu2go6Ntr8YLm
DPFd6Fjty3+igdo+YiOK9xPvxryuNrTHWHNI60pY5NPhK75+RnrdrOl9ORbtsk7WBjDNV9eFAD1g
oX9Z5TQ7eykUHEGL1eUV5R23MxtaDwo5gvXppuWaH1A0MKZtX96oxTPc+R6bZDPk5cFuOHkjCaLu
eKld7RlF2R0avccqUhnLrEE9elZYMSBiXZDwICwy06lZdFG+/AV8eXFnCJpjdSTx2SL8jyMawD5w
CXHuCGjHQ+XWVHl4MKyVjycqMu28LCOcF4ZMPZGku9CNMP069iRv2n7I1VcpU0+ddMaJmgtdkowS
CeXJ0N/o+yOibdm+4CuDkl1xfx6ONieNtJyJXOISM5lZOs6lN6XvTyxg0mCDqBhzWQ9UehKD59Vj
r0R/VkNqNclnVQqRGy5JU34NHl09YNQnfEdAmb1kh/URI/rqn+Y5XMj+HhSoc2m+9NiDhRUcyn7+
hNOLADEpHr+QXko65U0FEXgbgLfon8wHeojAqlkMLUUnlrLlzcDTEBbGI8p0t68SNqAfjGZWXFyG
lmQT47ktbwnSe5iUikz9nuCA/CHLUNovliMa3Ird8Jq79we0JJhrhbi6BNHfdu09c0kxhv0uGFEf
DXC/2HJlQ7frEIO7m01tHyIFgjqIvkB42k4RNmQOkHrbvGdQZ/HeKKn8EAwIVPvHvzCDxF1Xe2P4
raT5wsdeHCgXl06r7tWGeUnAWve2Ek7LGW4+eWVjxoXL2G382Q9PoQSSi0KsOGvIxw6Q2p/K4by5
Pg/junw5SFNCtaJbfOBXlJnvw57lkLOyNXLaxOSi0O9fhRp3Aexc9XGrfKNvY4Z4rMme42hM6I9k
wbvqTqODlHehPiYmN7Ek39UCQJTUtk7m5cXHEdNKB12R1iTA5zrD6frYtxOAIAoUE+z7QEzsHOQv
GvQr8QVrHDa35L2OjFGqljDuNSIi8QH48uwjUamPXUqANFG6xUvA31ll1x5qKcDNj+dK1MyeHaMD
zglWJIuE1J+K984IxijFzSZDgl1mXYfBlN9VL6cgDaGnULg9kQ+YQTNihqagaexa5kOjILDBrN+p
c29n4GyMzhUuX3Ghy91wrRVHHpRpzwuXAqiEUVhF4LF87HV4Pp5esyCeOwUlKqvBDfwoBiNAebnW
wOw7ETuOJt4X8fQg5cPhUamlIIN2SRrIWIWb5nlvB9MzaibE9M6XeiP9kIF6vt4YIAXX/U3txdCG
c4MucfQ1iJnh033O0z5T1AXSnnVQQgoenoo+qM/Kfrvp3PpytBAgx+CjFuE3vc7X8WOLxzBl3I89
l87bgTuKE0UgVq2PZKuyWNXSC+6yHKY9ZKJpj0rq+bU3VlR4s37hOwLJR3d/tUcBG2eFBm5p30QF
nRSwSGokPECzzvO/4Dk+/4/Y8aTbn9su2eGuwWZU8lC4PNgI7Tc8DtmzjGTK/mc51G/yLwdqJwYb
H4lkpks4InKNZ9U/D604oQuhqXiSIybspWIqXThHQ45hpbHAgb7vSTwYpNGg4EGfUZyoy/rCqG8t
7Dhs/OIBgbehAdRZcr4chJFoZbUXjzriW4F6jbmMNHtWn7DjAR8F1idvsL2e/uaNrBxu0i5nNr7S
S9HajSQkWwty/0bjF5gDUll1tjiEI4iM46adX1y4JwJ3X05xoO1EALLToef6vUgKqxW+c9A7ivWA
uqoLfEX3FS7ZNXLysz4IWAO5iFRHkWSevudigcJepUpPkzUlJOy4AhX6vbvRsqoIQIaMegpjVe+E
ZdOcQjehE0sAKJdnAK2AhuwchF+ZTdtCJA1YQJdu/2ftFZ4O8IsfHUgOiUenX09yWOWxO1IyfP3W
D08sSjifyv+aPXIUrTQOZ9pCMUgBarlmo2q03S6R+e+QnRQxRPTYol43IK7RKtdjNWaTpNdAgR+t
CxuEF1MnLPnN0NQW5ZmrWvFch8lkl+uI6t7M5YST0Fi4TEXEsH6n9/OsyQGKrQYFVe1K9H5KhBTG
MPnmh+97O1eU+WdpTHcrbC5sbRXJ1mGX5bX8+W7oBcQCZrLgnjggORcbYhECK4THysOiN8ODPBVS
oke0IK7QXX3QQfhdK3vA7cHx0kbCo6uHTsQvaghukWI+85auUs+LyHUw0l9ehwLjrchuEoXq2Fi9
PpBj1E9Dv8VrLA2YG0b6DfcbNc8nfjGu0Nb/AlgEGm+mjZrv88lRWzztf7USIiQ/m/4wl+1X4Mwc
KYYR3xzZ4B/CQ3PnsrcyRpe8b2nKKyAnI7SDZlcF2TD5wf4RRNODjh88udnQpNNOTPICWNiHF52v
h07lITZld+CJBhdGi5ao1mdGNSBBGgeurl1ksjp0gg411lMR39H++uLwri8EcJWdQjPzKFtLZGV4
bNbVsF6EMC86G3aS0LAIf/4oRgsw9G3MGpcmiTX9lRsV4nmhzVjmRqtvoBk+Tb1E4OFERgMoq/nb
snJ8G3YzbL9KTyi6ZTwMGCKvudyzJJumanQ8CjZttMQmEDbF5X+ePBUq+XIDyVqx6W1rLsEA2yEk
1Wk2c5RHZeYg8PRkTESxDehlaVZob4m32nNPPrr8y2DXBUGAfhY8DcEuzCirnRGanE+52yNqWXUf
sSbjGj2pyxYSZNin7x/DlCz0myfAXX/b0lh8YtDfz4xUxIsb8QX+Sa7G7BMsny5rnrAsZuIWhByC
8M6NlN+MixxIlujBn41msDdnDVqD65VcYbXjHj6HCDEwblRJ2P715TZYaJ0bm0DTO/32nhm/9CnT
qzJejY1ekvgOUYi0eMsURc4zhqiA/6+8iAwd/8+c4S7FhZIRMhUeZ1KSuc7ZPs2FXYEByPLkAV1M
AmRo2ZVZCQ1TfFVt5M0wFMnnOrxxwqHBQv0gmcKD7kn6NoLooEctXd+yDDEAkcM1Yt8cMV7EJCWX
lOFXPV2g+diBTnRiXpbZhKw2iNF1d3HbPb7ivFz5sq98ZsQZ6A8yGFLkji5+Q6U2Ok8T7bUUWi1D
vlfAoXzxSwRKe67q7jnsE0W6yARmKcItNBeTVhdcNBhUj38O68+b0/zs2CqffE+HaUfvAuVBwWYn
OR6/TZPvhGli4XV3QiWu8XhctzDECXTCMe/mneCsUAks2uOkMIDFKNint4sViasEVcpVPT4WILgF
8/nkF7I5sbbQ4ZldJvH/kkk+aROa4Y22d+qv9hqy5qHo3rJmRGkGktDMorlnkIL6V3rbnrYKLk+r
ekzTTxSUFE2m0DEx7GI37oesFmvW7lovQW1SqsVZlvc3Q6DVjAaxIDZ8AUy+Q3Olaim6z5CbmSqP
7lt1/TR7ngrBlukuyM/QF5F9tEwo+uEcVqPsPhubX2MJ924rIDVFygyTEHOHl5LoZTlqRp8FpMp3
E9ufjGkzZWf7eWda5Uk6duwzm+M9LPZJ/GKge6VgvJKCIA//fzUt5wt7j83xp3UTLCMF54uy0Lpl
IXYGeo1gQmZvEFkqEKG15QtWkElnLn2Ow6ZBIF4rx3ooGlNSgeCRi5R9Wgv6CTQ4WFe8iTEz+2cM
CkXYuTp0gQUtbFU6e4DT7ZQ0RCh+Yn/CffLWCXsddpkMoyL1nXyji0zv+LiOvcDDuDrF+ub5P4A0
QJg3w7/4Hv6p4zuW7G5q0Emx5Gzar9AAB+OgXgQG7nnFiseE1tYkEAieueQROJyc2JSBUHHOsdio
aaasrjf4KzbOF5hLKeCTlm5w1ji6nO9NsPZxQ9T/SjYOVtLxQM9yzkUFWkYKD0Dih//5Kk/XO2YT
iLqtdyzsL6P4/yFMmBnI2dDcWPs7FJm8QjapCL3kFMEbcWSIosWf/rEgJdnI6EuEpRWzgUVbpSdl
2Duckg6BibnUdqcFOMByqNj3VV3csiot1N3gFa2R3FM0Cz66vl4osWGf3qpsofE2XcHQMkhw3Sdb
OiWF7PGg7+83dlStsiYgL/Jcatp+j3WPsBlxxgdtnUAyUpG1pCc3m7wxbU9CL7BUovXR8OkSQPx3
j05MHZH4XZx7ujHgFvs/DPHjibZuxvNIIon5xcaZZxC/PklBFwVDsOf4J8DMvvyNVBOTeAM9QuCQ
G5330gSGOmzb3oLiEMBHOq8YNIfwJ9rdUugwKc348kHlrDNb1lSz1BDWZBMUgUjIF0TCflGiw9IB
UVxEe46VtNEB1s3MnO6v6OKuk2wfliXi1/oGa35h9XgpO7IWCoDacoNeqQH6Gpy8Uz4a+yRUcX7N
Bu287RaaxBz8cBhNRTgMeddfH4dP8gwgfO0kawXQnVID4lsBPZoaae5pCFyrMC3DHJ+ZZvkSvyOp
kM59Hvf1T79wqv177l50G4MZpvY8zg7J9HP9yEBNFxAmc+jEZVID3CCEPRTPmmARw33lcwBpwSd4
qQQZP66/vUP2ILuuKTRnPZIWU0Vh8eXHh5DCQ1jMU2r83uPlLSt7HrJN3BJ7cAt3fh2wktM+fPQy
xNu0QtPwdApuZyDS3CMn1ka0zkP/5fcLEML96nsDeP2aUJjnPII7DZGWsh1AAMCkNyCDRK+702Pe
gifKjXxDYY9sdhzpg5oUe2LT4JJzb8WeWd1SFGi1+tf2n3Sa1XTmSg7gdU07379gjriFAaEXA7cQ
34XouPLfyHXm/coEnbaCgf6mGokR5oSWEmHQYUhF78GGrXDQHPB7uMnWKLN6IISLw+RsTgnXj0UF
8qmjnXciKhFFkBa9xtLNbHg7Z2euX7BaQDV2F+w6cfNzWPZYLu/WiULP7pCMW5VEfIIabY07w4Ln
ELd7tsURJXlxVkN4J+I6e/rccU0yq88iTgEt/gtapV+kuIuXGHbhU73DtFRcHYLD/WbjjHClQKSN
+udhHoTVtCd/PsibQnHvYMm1J0t0TaDCHMAVJsB4BhBIRAhXzkUIUOw1OLJV8o+mwKZpBAatXyff
57CM3ms4pPamwQoMn7wv5jqxw5V8/Cul/GK2+Y9CnacBDzwFeta8nTLgicXqN+UNALJJZNVqT7Ft
MwNpaqlCjxaeu86dMaUIAr/iP7hXrib8RcELiYU4Tdf/5gUzDiVMFSmt7sCNWfx7mUPT/SXRvocy
k1SgMc0E/oksylNtq7534d6YTpbQIxB7c4WlQUCnA/j/kkpv+Nx8zcnrR3DC09PcmV94hE3vu87J
bLMWGrM6fOo5kPcqzw/9BRlvjzyPlICob1VZDmiSU6UoYlu8LaixlFz90YtiQbRd0Ys5FqeCPxru
iHERViIFdyDsD9ZF2hU/HrCTnRHZ08xATqHJ8d2shFxJMBSlqVg//tIibLioUNNHwQzwtY+SpXFq
Jq2qjODaVI2V0x91QUitB9Cawfl9JKE+LG6P0TbH2lSxNlsRmGc67gzmg80yjIFLaVa/1HNMztN8
IxBPz8sUbC2n1eDb00wPez9bo989TCCRrTTSsVUDyNrlciU9pZup4Fn42r+5UfstHehMgPuNtCQ3
Y7CQrVGgTAakYyIbOnpX8K0+5BiZeqJHqV2uv8VPQSqTPJOw1jol1huOamrFMEuzoFjjPvH8rjKO
sGFEMUgsPJLl/S4Or0er0eJNaMstSMfFgKVFyNLx06X5fhANJDAnLGYTMohA6P+gbXFez3ghS2Yw
/ZRu2vIxXln84uOLA/RXl07ulK/2tgDV24sduog8FWZOSvB26oelL/xhoXX3KFkV3J7WnUMRlLnX
thKCyrUxWz3MTruDdekbvch2v+86FJ5HIjUHpBH9sPnGIKILnu5m9HAXAxcQzNbhdRujIscp4wo2
1X2pfbxJQHPvb4jK81B0Ar+2/RXbF8506dFqz0HJKc4WbIdfcxLk3Bsm+PWQiMYBP1vxnIMguX8+
jcz1Y/rSaljGbDHQken6VKAACeZHJSn1H1/9ESbRFlT+jp7RN/3ND25qxnrEJR2m7v57BTmpXhvR
W/6piLOoQb3QcfeP23Wh1X8SzqOTz9NVDiHCeobw4DhcYvcQOFlAx4pWNr7fnrFCKuNlFXyiPCJ3
RMHjTSJ+e8oa1jtL8D2qX0TDYVoIkPKjMTMTLPf9ZeeRlcwGVsOPPchoHoV6b0jsf8PdxARsiIFE
OZblMMGOqw6LM1WvmMXomV66Ms+QbgLkLLBNtzQImT07zj3XJM7pM4kI7Cws8a+543mapw964AKm
5BbuRVD49TR1SIzlbOP07rCe8tGNQCLz0OvRx8IwBku9LPBX3EXUjIqUHZ9yk0LrTfJhkn2Spqng
f9rvnKIOb/crQj8/s1/fAq1UZhAMQkYDqJMIQVf6EwCp0GtMHsfG3stT5ELMgX/8PGeS9yFVT6EJ
50II2FK2zSPf8vPqHPU5ULLSlzjXgKh2WgUevUhI3J+QP0N6Gh1YmoA2uw57OZ5Si0uuz8LXBAmQ
Zwj19/7jPnPukAf1R1sDp4qJAjMXICflmWLB4p8tpyIrRUk7EEtr9TaXIPmYEtnbviGolR8OSMDa
xhtnswkj608U0ZNHnxICq/vK6XWQRlo+Eg6DDMgY8lprf4M8ezWgw8txjGl7qSKl2sex9m8vKI4j
+BjZGWPBD8xIIHb+9jPthlBXZgo31cvEvK8Ah6SLikSRv5NutNgOwLM0HuK+B1HR2Vb44E1fojh2
6hlRWpmly3upDme7Yy86mJIKsuB4qUCB8EyQQjvTUuGrbxBRaLqsDwIf2HD4qIcWj03g3ak6RYsb
y7l+GsZ13y8f67vHqlYRazMu4Qet7gCN16UrFbagPJcYy1Fv1hPSrpy2ekyKtg2iVP6lRtAh7dzU
KttBDVBszvecI71Mm/Xx62fU8zm3wJMclnon627n1V4R1RIXZ7Yl2TbcNdFEzLdt+2Lj/dpjejDB
IcUutnFbMR46XbE9QvdN20PSkZB4I3be57Oas/kh9bMDhzXkrDPv6Ep4dbZpjyjEYyVnkCQnkzox
zRxokLQgVHEY8T9rr6hHnTWt3AZ/m3oJ/miXLEw+ieScMN10/GR1b1COmZubPgLhBBIyX0U4Yt3k
k+k6Wdk6DUTsE7wFlo9bpPLKgPXuPXxgG2hVhdBU4JA28nYKjg24csH+jyFlVWPApFuLJR5yP5of
BXTJDi/7UR7xDDn/7uNWaq0jcLD8y+X7EMvaq8FcsOfD28Q2snI7+ZjMR5NS3TY8oa2RiFxhDgdU
8ZRU5UeaSwz/Syf+C88IdMrgX6Tm6EBOYDuTEK7Sn3augKPMDCwo0R/Bp9DlJr5RU3ZsEwjXtYB/
hcoXGKnKD6z4FBIIgzXa+Iy+EzmLpKXUsLjDC6rCtYCm6+CLM1XR+9pnCBBEp+zjDSE4hP11mZ6r
TvxUHXE3qR4VDLK5yQNEF9gDdgJZJSkFYaCcoC8iOPCswSZ9fi05FnXfRY9CBF30ZVlyZDiQWwuY
//gc4NZD59Xx3U8Js13QMyx4jqPk3r+EP1YgQTIdH6G1r51IO0q/aw+py2mLc0XjlTe2UpGWqKwT
+DWeVleJnH2a4MdyXQqwPrphwdyMkefIWjlYE0sLD4ivBQUrfZ3RFjISxCgDzqkeETl3PpdpPXbn
JBvawR0QY0BxlRRJksyLuejhifwQUUXR7Xb5/Ukv/uyzsDwpNvVqpmEr2V/iSLKfKe5zhKPZPgUP
tatsvWgC9TJPQ52v2fZ5FLl5pBhc/BRVKZAXqbS3pgmCF1EjC30uR70NNAu1lDSOJi4g6x9VzMUZ
6Du6i6CpJbZH3HBw2X3pGHWhGMX4wrAAxT12u8CbYXh8wv3RgggHuJSqFBavpiezQ2e1maBfHAQL
/SP6WWYpN27N8q/K0AuxW6zooZqKAzlBUW+wxvCUwQB7reXSXc4OBuBma5m+hVegxlbqDbOE5IpX
5ZZx5pnJXw6P/igl6FxdxWczLy4DjaLOGtB7Z/MFy8g9um8tR0swq3g84ZzsvvfOss3rUo34Vc2u
xMsk8bKwY0uQisyo1tMfsxQ9kTRcCT8DUtLiS7mFar6MOKD16eeGcXYS3nw/mGIB3RVqZ9TAbmJ0
cG5QSxmLfk+hKhAu/ohu72DBPzZsl0/nMY/7lB3NRbRC3pQjNepzlJ0IHR5nWEJJffZOEB1PEdKp
llJoFBr7Brc5O9pGuCCN22z09J3ju5Tovr3iySXL7QO8TiMVQO9e6M0TFUyG+k8NSxgdX3weIfSQ
PbT07qrtNNapYDJJIP49M68jouFUnIEhabl5tUW1uodzCJsN5jtDkvS/M7LDMDBNvKCFUme4zzYf
IJRVFZ2+o0d0cXOK0quBx5F3lkkylTEZQPr8QZWaxkGq7V8AaesZ4fF7v2Qcs9se/8oSfKd9ml0l
lPzAcpZNAeFRB1e+kuJVcOUeRlOgOkQMM3AoXnAlz+9ePoKrTQTji+YuFFpsE+elH92gevbJkhba
7kb8rXGQKdTJnYc7GLQbaCLzOaYR/pyG8bofCjiPSuN9hHazEmRVmT0u58kfKg28PTc+G4JrwKmO
pxP/I/8hP6TJyY6IfwvnNmylnRy5++R0mZwBOwMO1u8kDTqLSUWyXHtYsU2RK0mkpWUVDE4gP45P
SJDgnYBqUR9eoOf58DrNn4VAVstjNFKEA5sXYIxo4T2IF37kC6PyIDB/3Gnab3C+ieVOf+8N/n1L
anGWePXdieUpDIyPjsmBva1NDE9KZU7WQzwcaxHYFT/SAiM+REE2Lr+C4u5ZY/NMa133xgXxPOUr
QSngP1bSMWi0+ngMbH5q6WtC7DbrVZKpDCVHBU2iX6qSFIhLxWnAYB25rDeT9zch9/sFYpyRqU8a
OtMUNGk5VI3x8DWzU8kgFwLpZVtEkLsn2k3UznLVGn7DJSJa/lVzktk9hjXTfS02uz9SqXnMY3uB
d4UWV7bGaZYnCQtVW9zv2T56Vd4IHLy4NpiNcXQNm8v8RZp4PBLb7lbWzWPniw492/NJ7dMetR8t
+mDrQAnwpA/Qp+yl43n72nDVyj6OQQNqZ4Tn5WUU8q7LXFzGg5THpHl+rbir7jh69t7zooLPjReQ
mPoNvvKtMPlwOy2g9mDng8w1BdOqPLnYllWYJc/BT1/aYJh19li4CVYc77kl33vAL/gIJtuHQlW/
lrPFNmXfeE0Bnhe+gQRR0TYcg5E9g/ruliuCmw8UAGejvSKD0pR8Ig7iZWOx2GNMuZGmWP3IeiYT
2JJGDPP/TBTBvX7nS4NqGofQSJZQjenj6eEj8Ak03luTAtEQOPTiAvC8yHaWAtEeSdKDf9SXUrPW
6wWa6e1jL/s4ZFsQGVt+Nkf4P9A7cby6MFLWy3A4k9IjaKnKXfT8STN04YWQ0Sekj/cWv+kDQzuQ
ow5rcXkyS2CTghhfQgJnaEishF7DMfLPxyLHypLTR/nvtxU4IOTOylmBr4eTlBqFzlNjESTqrFS/
lG+hEjSWTTNMleMBBfjaNBAZjdAzb43tRrqHWoE9NZOVlGlZ+sAdOWJtnmoJH8uaiyvicy72x2FX
4g2SgmgxWgMEfgZ+0LURk7UO1Dhma1OjkccjBYebFIZY49YBpAL4mSUaIfTc84MGELSyqHkxIaZY
OagHqtZudAc2QpLtZVLBzXIet+e4UQsDsxf9dxN0kpoZb5RTvXeUKguSFPCUtz3bXSKWoKI41srq
4Lpf0TULrAgFg+puOQ7b9PR0hMCGT6uXqv5AK1kO064g8NGPqxJ1DMYdsgosoT25MnP8YzMgvFpS
lI59ZsbdH+0w/HqgITGzFrLdWR+9F/uM3Oj92IFv5eIEiChoNXuDuSS1b9+HXQ9vYua0MeeYHlVK
Yje0nV2ww911eQf8MxQ+g/vfEF8kvylzFmfJyQJ2Hrymujh6cFSqxxGq21oSlPbdpMwjCCiXLgyy
wGNskWdUos/BT3ZaCmMAcpM5C9srJRVDV+pRwBIl8Q/AelGU6nXg+yK7Lc0vFlhDJi5KTTHmcr8e
zsseIna4yv6FEdTeGa84fUMkVamx4iqEBTBLruYrWDuFryOKSoJ2rjHEyxImQnh6950B3Z8jvbkX
LWLfMy/N9Wf9UIv6jU3KoHMsgEKGPq+375kDbGafHqZ1XZmF7ihIBn04k+RXlTcE4EUW2+z4Dwzs
sPbGRPHUNA6DouiXw/YgBmPTl9gMSYDgFrSeA/BvpisihyogahkDGQDhXKYoVqnZYhvGx9/I2m37
IgONOzxEoRruvTG8dSgOQGu64VEwac4CwzllO3yp3WV/dxTi+ipcaRuelSSxQdk8Tq7e+UrqLz35
gl/usEet9aEsNkrS97uQrDeZTv5iIlfodc23DHRJAd20xgRlcYOtAcoS9XWmjjkr26dEuaA8qZ/f
zrIfMr8ZBVNqbXLVwIAm56OMMpuUVpkJW2m6/xDDcVqCnW9CArmh6CfDaijl2NCAOUGF+xeYb8bQ
MukfEvrMZVD8ijdpF0mweeKC8e642vI4yVd1zorIj4GtPsjkNg7eGaEjoy6FRgnrS3w21XIwsynw
/6caeQPczw1HczVAW9aphE+TKhiIwqygq1bbtd315z3VPXcrr7m2ChAZKDys+JeYFqbEN6hamEDj
zz7kPrI80rksdHomcrmHPGbwTxg+pKOo6bioa4VBsyuEi5u88q8g7qxjngAdWlAT16ltBFmdeKk7
i447SY7pdZlBZuy7PJAiVrm7bLeysDpPTIOynH6rpQpd/lh0VoNPS6kbazbC5om1H2A7wWjId8de
9yRW8PGBHee1Wde06HZCpq2h2LIVOGLMeTiFPc574r8WAUT7iSeWgt8ojY6v4n7lt78kqY9kudZ9
D01Exk5YaGtnUA2wU9OLAw7g2P6d0mdf84SIs/QAzhLqXn7Azsq6NyILPoG0kYtAZdVmU5AtCjqR
0CYQiD8p/vIhY2sGRuGv2f/qfJhzk2G3Hu+DMEpDpLv17sSVmJvQVEVuCFFaGQD/qSsdwD8V6uNW
OL0mFCG6EIOwzn0e5uANNu29Pv18cT0MNpYaRf3E2od1GKghmOzj/Rfcbpag7J+DN+m9ih1tevKj
EiiVMbrrTIKODsyxXBYhI8fhBMeBgs4e4AWCJdr3kqPQamf0WRE3JcT1CCbvN+FwovcXgqV5U0zl
G5EhHQGEZ/iaJzdSuKhNcJnZaHZqJu96Co6mU9HjOayHHmwOkxSrrIA7MoF8rAcTRgIGEwVWiZkJ
trS6jvct2BT57Y5hNLqyEqtAMXK1GMOVAaeb53tcdM/JiEcgQs5kPjLg1EAyfpqSLkfKaCFJP5Nk
0CfSH/5CEb0Y+07+w2gOYNSA+MO0dvfyrjgQXb3hXJAqKum9Oub1+/qsKVOxJGwgkEqcwpIq4NLf
9BtnozYUhQQThkkRfGCqd0V7aMahRzPy7NGrda+3Ny5CRIweDQbjpRXbZQBpuKq9Ua3e9zTdMpU1
8Px/h9w+hbDLuAz5NPywJ4I9m0tkc37kbIfAYklqL/cM2WFVSAsY8cUV9iPlKEKYYqW+l4cWyZmy
LBkHdM0r1JOQW9U4FkNN+svEwL4/s104f4neIFornyr6U44CmaU6yS/naTAOzlfDC/qI0bzUMPsH
c8t/Lxw8mJWz3T2lnF2FegyY19l56s8SHZ2v6sH9v+KBJGDE1y+4AOJvQuODHMABiINXdJH+ZaDR
zESRN7WhSTEv8HAWN5NN9ZcIo2KcnTaoO8u8LXUAxI+jEkSAiP+ry15beJHeZKIc/FybBJ+PlQyE
G96c2sIG+UqeudCsMawRXkVMg1tccSF91ulUTQtSyMgbMk4ESP4HDYL8fqzkU+fsgDxu73jgU/Cd
Pr10O3Ka/PKGgSTUDBf4IrhFfxBqRcePDX1P/lF60hPxuO4iM2M9KgMezMX3s/2PUoYqNSJsVHO1
38HTpp1L/8HRTzX8yVzVn9Arf/eKR/ic82tZVI8zvTCvlAbqfqxAVgSCYo187E8UxYe2ty82Z29y
IodcyoF6k3FeZSs0HwUE0ob5VP7fi8JQkvbT0Jvma5PhysVnLzg0/mBNYnCq7rqJPQYlkSHX3bCz
xw1vxnOWZFqeyODBlPXch5QV77MWBn9Q5RATB/OlsvEaXhMu10kdT7c/e2ExEwxCc4j0ghKyu6Ld
/NZpjzNgMe9/g6XrBuhOx95WckI+fk1GyGRwFhUoXyVv5oE9NbijTaRXbKPPFB2ffZiaMdtpve0x
iWLcf+zncsJbMGJA4dBMtOgM+CTMBhdwFCInyW0z1J2Zu4nCyQ1dZnGpdqEu6+HIUCM4kGEOec46
HR5hWNUrTROQSMJHwriHK25iCajXEXcBsllKZnRA9tx5Nu7gHsWaBYL89itHlSjTDHge0qJ+k6GL
KpkN1HLz2IYlv5AvGeFqmxs1g6pDebGmCMOY94GwImLc92PQB7BlbHO6uB4xnK8pj3g/reE4Rq5J
JSkTVOjczMleuRkPv/2BsSetOhkJUBd5a0BpcxrfNAcKUfO5lwOZNPoWW9l4MhiQT5dKzrSBa2sV
Yvx67Azs21Xe4HF2fBDCfteC4/AVRj1ztw3bjKMb6I7hkoOWOsqOUcknLCxKnE+bGmNN8yF9ra5t
S21kGvpU91LgyzsX5drCoUD8Vq/48vWwe0t9TZH8OxX4jUP+2KMIwr/G30N+DPHWkzT91lI0EQwv
2Jg/xQSvuc359JYyVe3PABjaddOu7sTR0b3EkyqUGR3THN0WIdz/vYERed8oaDcyAwrJqpN0Dz1w
c/m8pBsDelwZ+Ia4pwiZK2SaO9+eT3Ar6JJt8aCg13UNhBNPORlBxNI7lTdCt98oIqSQDJfzSLsP
OmgJ3FoUvJgFxY/1gqIEzen8cdts9h3eIBgrpOAbPL4WkLCvsQFkzbzIngVeVnHmF01nQfJmKm+i
c8ww9vQZkCzn24wk4rS4aWijHzRJEuRoFoP9/l77RFlDeWwE9ELOM50H/o6/FGfIAkeCywZSz6++
ShcuKrIDU/Jkwz94mPKKmoFkw3mStnN/RxTpKn6MEGckFVGbAScrDBBD/7bfnrOUgNjvzfIdRXAz
AWZRQhPG1edA4/jNLUugXz/mcDT17Xt0YlkdMDWv8cDS5wNxeve2TPoLiJYyQKLnVQqHwWdtkBoB
YZDZfErdbQZSJAlhNhnTQkEw1vcjmXUVuROZftjtVAIeGDwxqCum6h9efNcUa4uOUcJXJ3bVpbqa
LR5bIqyUmKFVlEnr0UUfh6hz+Iu+0LdoM+I362lksHiwh1tO+m1u4mzKEzVmynpRUOWYnufiU87c
MELL8X3ewoNcz/+q67Rgkp9Sykj3QOPXc5IxAvfe3pASuh8H/Edf3G5gpxKjKBcYWkMS8fNZxuuR
+tbnry/QdnmwgXTM+EZkchevsXnWq81xwB+OaBlDb/abn8dZv9QcUjtz752RlE6SE9dx+SsUEsFL
V9qEeiuen3ad/L5y1mag8oGlcMHheu/cMue6NXq7t/FUfuz9VoReyNypv9h/Jp23uTcxjSBpfXAv
oZOULRc5zcNT8DaIU/um/mxmAxxHoqxFKMwy+KgWbhYgnbs4kGLH9qt1zZ3rQm70CHoLGYLBHMvG
qss+IdUXI8K03TVNmsKhidYE/7d9LqfGSTVIeUUgETeUkUx0Ryg3Q+IAbcA22fHnwNgbc0fIMQmz
f8LNh7dpu63f5yPW+DTKhSWdy2wwYCPvXbBAZqmah60k5oG5gjhBOsUXeA0+s4O4V2WWjtA7VQ5g
Etkx4jPxY81gE8RBPCf3e7sNrxaw/Jhfd2B4w4UZNhVLwQHBkyZwt66vxymDKesjGcCPXT7ImgRS
/dRwRNBg784dc2MsE6otUdibx2/s9n9UoUcf8mkM23shMqo5pDvGIDX5zIGKCEw2vpE0Nwmzr+f0
4jFkdU/Dj5YlCyTwE9iGAJC/eX9WErTu364m34OBr5vkJ1qd/sfMjpLEJJ2WcMdqwXmG8xPC1mhf
xSNYtbW2y3fU2HdjYiEqxAhi+49IB59/4razdUrbNgD7tP1T4zqPRNAwwkT5pvSK69lsMjgcR2RM
cdG9hvalCHlIqybECJwWC3HA7nxO2+YVKLO+19COVrNA8q1dMSxhRJ49yfU9PHXEahtKtt2deLiY
UmnCCuZcLbSS6Ne7upZgWFAw6W7MPhj2XiphiTLkAd5pR4/eDw8mPbL/puOBRqBNFae4NbuOfOhL
tvl39zU/DRExyed5raq3hq7Y8Y5Fda/0vb2CI8Gf8eJErSGmqJOZbUF9i/TjBdULynV6tsmLtRuJ
wJWyBbG/7/weI2iWnmGDhFq0Xp8iKMxnl0s7cnd2fdfhL0Yb6nhnma1A8k+NrH9QsXLWp6tX9lmX
pIG/Ez4IdSpfnwO//gTCuvFfCDl1ep4EILbSZD6PNRk/sM/BzX5Pw4If0Yk4Q1UM8QQ+n3eTt1xK
37fKAyOhO6GnykATvsWzYnrDZ11tHZl9cBmzhrZXiqZQz+RaMGXyl/skQEgO09KU0ISWN10ZHqCC
QrUzW559rOMQKVnicCnlho7tKWSO4DIvoEwHxx6xQRPHt8By7/3lPp8N916pjhBRryEt5vUzlhYM
OqGsUC2XNqNkdVYjWHD4anbwOJYK3Qaxmd5VvaZZo3evAm7g7RRhRvttZFCWEcw+WhCW47DbbaJa
5201SoIY7RdNhgydNwnkRzAWi8YQ4vqGkhhgQIecMxy4O9A2utwQtbRYRfm/QgmIcBrB/wDke4aM
a3dhHVFWaFSfHM/Y/p7l21ajxkY30e5nBlO5cVxEgOH4efhnpL+8riIfaIwnrhR19eDfPHHcU19K
xC9BEguzp3uCiKNOqOc1Jux9RWRdAtqbuxdL1NkIWhxRooEOiP/GFidaqUqHB01jk6Dau5zqS/RU
n1UeIyt16yLOJDGGuUta7kbI4++XAhDM0x8oIkvSwLCMreWVwiw7cgC9hV/KG41irCiUU0rn1XWc
ILYE3MqV5By5+a4lgdmUN58g1eHpkWefjE5z9a609s6Op7yWnQvl0bEnnLWezIHP1z8pLzRDJOBj
MwdzY+6BDbNwO2QbYBa7D1QkHRdVWWWjxF8IiOY1+VH7CGwtBlXpSjvd6y7kG3DUO4UOjmIEUxnZ
VFei+r7CY7c6hvCw4FKElLZHmYmVqn3LAxBdp9CC7Eirlgc43dPPmJCWECB3wACPpLjiFAQiwNX4
IbEvU3cr/8SbYRBl+6KLSm9PXcTpCZxER6NICVOMtpwufUR5kn3WMo4lZmW88dbYZefpe8w0ev78
WWLKFIOTo7s5PGoVp7oTogEy/Tq/MPS0qB1Jcaq1zIzqw+9Bibl0W3XEJ5GPVNJ2vmyciyCioc2N
BWkQgwqdjdTyHuah5/6DiUF5PLkfgJJ/xbIEsEY1eGklB4G41ksno+NSR9WwXcMOX1NgsM+ArRnw
J5s7hkEjX7jg5+kEFz2+QDsnKHvdS3HYxXJqA5EO8NOA4EhyEY7pSQp3lctcsdScmz7dQripioC0
nWnumLh14IdFDqN/V966arCbRXkFKdgF5iIPs1lUKoE0mpHUP/JWXGE51wp2/eb1ckViAIn5AXrb
GK5EovbmrGSFxckPDf1OeTxf3V9TRC5d3lKj3uxY6RRYPHF0rsHTcVdQG1JFXg16Ti01ceE59SSA
oMplOOYz0YJ2NDOXPV9RoZeHYGL/bZAIpa1YPnbJzmuDz4M2rZzIp51+zVMUZA4US5iZ/4gAXCrM
MhXscOYtfqamNV+hitU+whqmIqu4XWaPcjhJ9RZbFwGLfTenRyI8R8dGOVxh536UkLTo08bF6lvJ
UBATqMeCyyYhB4lpdh+9vxHJeyJ2SiK7c4IEyfCwi6Irj5ILuPxkBd2/LXYOPX0WZJoKma8HxQ02
mF6S2jiW8BiIT0Zao/wNMCoaqZzPAH04jVFRUyLmnTSbqgZs4wts8LdMwnkZ+5hQq4aitsm3Q4uk
3HKykv6r9vOZAbXVLHbplkJndXfj1IouICmXY3mGyF1b7SUSyFm6UB5SeOfuMpOiBH1QGeDn9ma4
irQg/bbH8b/sd3L2WPWYzFuwMd0ymRhm6PXzd2Qiyja31D7Gzzc2ukl9QN4h1T2zJAgKkU6NMm5n
TU8tkhqKLw2Gq6B/bZ0UL0sDZQwYvXvGBdkCapaPYHTBk/rGC9qF/wqiUv6o8Oe8K3M9IchCLPOn
aml298ItbbViIIPPDtzPzXt/IrK5suGyeEkg1WqZ5h50DbzO03bwIkPWXdPqSXo2G4dA6rYKbMsS
GoyRSidpHCQ+KD9xD6ZhMqDdWWAvNMOuH66a966uzdMbnAlWGpyPSczKG/oO8KFn6y0kGXnPZiBI
k+6nNpCZ4K3caUr/zk04e5p9CutBj5S9VnWoliYl93x/r+0YMTaOTJFUFDL1izUylPi8oB/vR5XV
iWTPse31dX43t4jVv7shnV9A0nb2c85d3lcl/pWrs1/OjRDLKIDIM1CLj6pBTZkUPjFfmh4mFAEM
5mBWfuxPNVj+4vKJjxENZZYYD2e978TJV6n2/c3OMrETxTbzqveLTWDbVADIusrMguoMp5Y6Y8oa
t6x3uXQ8Wtp2YMM1jGJ/HfQ0GkCwaTE+Gk0RCox8J0mB8HYFmaOW1VG4d7vCQOOMFbjI6M9wx6U+
CafjQv4RTXZdkRnimohh9/nD3szTHqfcIU7stGX+XpR6dmxSOgH+4Q/mz550W25ZONhnV9d6QCJe
f/PMn0g0DFop94P9WglpjmSM7EL2/Khqa9AJfD+o9Q8p8JLNNKCxKqWYYC9m9ONS8wcaFiycFirK
tYglnBY7dFIagr8aAhI82cq5YSS/3MmfTtpwsR+OXg7hRNw6SIzvG8kuU6r6k+RC6CaXfCRctntC
3a65dgnJz/Td7S9e5WyTWYXnFaOcQd4NpbRdsB4trIai830NKXPH8HT1CD09O/f1DsVPpOfhB44Y
g0ugZ6EHEVLQ9qJfSMjOtqAbrIsDsBTZzDIyD1zIe1c1BKJvOfds8/7VhxcTeyrXLxD/blS4Q3Tf
RI3vcOOylGbp9Jhh/xG7Gv1QoG91qN8WRRSsNEF9xp4d1LGajbWTEl6WfnsMIc3zmq9vO3TkbUEP
VZN+BdwOWHrgb9eLS/rv3WdG7oPSVpKNnb1y0OqU/4xuSJQopfhboICPd8H72SOJIMoj/YA3+vYC
AdnGYUt9V16AT+F3cJ0ghJYjcaFEtVq9CtrbNYabMMstxydZ75yBceh+bFzHSIT2WLWSirCq44Mz
L2kH/2JLHm/pq849cY4iKMiMq1l1bCz339GQW7PtAeUv9YK/0oQy8yXaZ3UTuedGt/J53CBxz0bf
O5BN2poBJ+QfM7zn17jNFOjnjNSplpk/llsrnsKeAViniFWQl0gjK0e0UD1qajXKGyGeV+o4D0+b
+0eaUxUF8Vg9RvatNcnLgZ2Neg4Ab43MWyUkFkpPk3KCiu4AJ+yJadMVh4kY7hjtPIPXRf6Jz5Eq
fs63QFZuGGYSqbBKE/5BJx748lQ30zcSsOKUREvhf1nktKn6crHQvUaVkkioYZ6lU00ggA9nBHwx
g6VYyCevXgzB/5Ma3Yz/AxcxsunHcFB2IBL0qIASXSfdcF3e8e2fHSuqTR3E1dtnwgmxziZC6SFx
IP6U9B3eZOEejWk4SxpcHBOOoHBdvDIc9IkVkUvAWJAnDmz1Gcl/jyzgAere/cFQfGlEw0gk/rUM
egZJWWHUJ994zwImJoN9Vhc2ehM99jBqCCp4rJ5fAg2Rrf4jZJFRaK0N6/d61ftKYSxoSESyDZAq
4HmSNCYjxGvR3WKIAV8HlTKRhwtHCzKN93TrFQZNwzwlWnjV6sHt2wT/PM98NjxU8JXnb39T3PYH
XBv3keTfJO2CKHRQO5DqCiguLHpgaHeOR/EPf45q4VFEl5zDuyVZaU7RMXSgEhpeI5ZqDJhndD7A
Qn7wxgZ81Fjn+HrMD9AJphR4SPyRm7qbBzaCaJyaWMIl6Se+zy/9RrcZMgq3kscWmdw/Hhg0tqit
hW6DBHpSqFnDlvTOh8IIA/7o9slOqTivFkZDpvLhcoyX+vWIvuFQApE7Ly+8u/Yz6NP6AGo4/C1a
7bVJLCpAQRBy0LnPJjk8qu06VuR93wjKH0I4fZX0OhwcwLKChUWYR917Sa8bq3MsiDfTN2iYnnA2
V+mZ4Ra6ANAv0SzFCGIfBQhSKe7goUs5WhKxxtGEZt2cHkawzSScD8TvAqCkCALDZAWodpH9DMJG
W9RENgG2MKQddharev1llRvMX6oxb476t+/vN0Ju0C526kZp4cM3n+5C1wQNA7pClmFlfjgRs0e4
crRy2SART6DqlC90NcvqdR7DA693hXFGjSQOtxtPZuKoaUJbLiN0CQ1ya/O5ne8Lbf2nla1cchwO
a9YWfX5Ufk381EtEaBQhnSd7YouOLrvbUBNYtDgxvoxjdLj96YXCXmUx7/l9usxg/3QA4A5TVrby
fEy8TGeSIOam6ulYHZsDhZeHmDirPsYvpLnaIdkn721NsXoxCg6ONuHT0yurRabj6njbvThy/f79
QQddjg8/z70NuNBNjJXTHXAmpMzUgA4GBeAwEIWtjFfvPbOpgtj+Fv+eBZrKgZZiFj7w64mGIO6g
9p0w42WSlkcJS8QX4ofrVqx8B/Ic8iTdiJowyfGtFnl8BijvWBpZq1jpg/ZHzwwyog3mXobx2DHC
/7VheHoRBqbN4Kp+TXBy+gy2KaoMD3SDpDTDF/3yNsy6A1XbvWIQXYtV08rmlc7qSFRUA3Kp4+5x
CbQJIIwgqXmC/JX+lzaUNdkaPU3e9XQFWIFU+L2lAyW8VpUK8LRGNSkdKth5ZAJywRSiUTTJAI1N
axwmC3frDefWOCGXzpLXkKrDg5pMY28exD4PQZGXVwxdXnNjuk7qEZZD+Woj01cJ1HkafSPeq0rl
HX7LuvXplgLyzHSouG3Gx8rQKRcsr25i6Rd+ePscAZzMGQgYVUOgSn8saVmKyKt40zpC0fituMgs
fH3vx4GeHe4vv5z6TsvfHbbkWGa1/nwVyGxCPQUkwWC3vKVNfR/8m07R76AEFxiYj1dli/pFFjnr
GMdtAezNLO0gTx5an8CuMWtQ6LIjyaJXw+ihVA6UCGmPWV0HyW9jleT0QSVL4YWPdhbmsPzHINLe
8VnCqUE9AwuOxRZkcVPKuLUdqT0U0SHDsBrxItT+45GD8tQy/c7PB6QSU7u0hfH7j8PQchtzzhd3
aqC0K0o+Lvuqy+NThRFRJ4gNPd13JG3nisrrbkPBLz1yXZLfqCgUpA6rWAHck7BNCZZiCw7EgeyE
TrHjkRT+dWhHfCJCBv6iF6kVX0a5XsaetmZAZpY+KV2+NmgX3FJvi/gzvGbtigANCPhJPymm4Ss9
pwfOyiESe78P1JRy9bx5R3eXUktDSFmY8yIyHdPrQtiXUNejoDBKlTu6jz5C8hX2/ALsICruzfM3
oPRCGnI+woBUJmsvD0S9clVq0emoD1kanCWg0FzbAovMG6iiMY8zOw5VgoBwSxDu+ZjVunLSDOgb
OfisXUOkwg67+pqjxl47F/44tbGniQdbjvFLgPNvkkYLI1TDIa9OQhoYoqhaXtVZ3nXPxfuaddb4
MY2z87KRz39+Sl9tno1/Gi0VAy+pnMWKlghfWu014CIKIhtFt4T+slFkmEetEIUNPorPYRxEXmy1
A93gRRJv7gU64WLW9hPNVTx53xxmq27PQhNZYytSMHz/kqlD8RF377oN2WxbansahqKCh/PQl/Tc
OMFX2+d1Jzt7w4WC2xQKoshqewBTAzi/O8dBMZb0ew3xvULuRDIZUAPtfyEIDVfZZbqQ9Rx3EMK+
5a9J2f3XOeOapqo2BRofcmiEeJLIYGPsrSTtNliVvrqGGlodgH7yurf9V8HviAgt0o9Fw8/dRI7P
9EHX2tX/2YHP8KziVxW8Q73JrUxN+OI/mDhfRTIL7MMNZ8qre8IpnCkmbcEqQdgPfI5VVnXi4Uhy
xCSU1Cb3X11+bUBi0iQPAbRyv75rWI+PbJgWuHISbAXYaGtAHVRMVOl0PAAOfSvYXmnZZGA6Ur6I
4LbsYQNcL9hRqXSnqO4XAkeAoGJfWBYtV2w2sJJfEF58sqoUFe32MnHJd2yhvKHUk0XXhCob41q9
QHFnYp2Nmgrd4iVdE0f+b7YVXBRQFCG5kH4ujwRzz0LU5zRqfr8ISb8WI5K9TZdeN4BC7uJlaT7O
+eA4MUBW5Ab8ZKI/ciQRfbgJ7cuRwg5GSUJTW2OJLXeiTW1m6dF1LA5TZ5QGbXcCuCT6asJxa3x1
L9tkqYG6HTD38HokY9LGNx96j9WxV2dUmfkucEwBCnPf1malxLR+v2ATt49XWDE6vgBtgMNHBhqp
PdCxCONyj2ZRPpcsmjqqJ3uFqSol0pR7gKdKnZ+wWEhDSDTVw6vPCKgiuSZp4EFbwpG/mFajfMcs
OdFr9xEvyQjodnNCRyiQGQ/CHgY0kG8dSIOLFK2mVINjBW/RP8zMOoLks2g6aDnQiQq4g62WwZID
LD5so+zQ6ezyzTr+5adsppQE0eV6lxgsBg2GQ4Ikovqea0PNf8QkBI6D4bjeaCRQcghDK44ZTn2l
6F3A7JXDDALGw4tI71EMWvhI/PAKn4TWUudwbhqG4ihqZ6JvyxPd7v3+USXPO84B7mRRgBt/YpVy
0VHaVyvJ/L7ufpsoFcpUEK57lUnFWyRKJ2ZgjUm1aQTQgU/Fj89wAt3XLzRPVk8/+HL9HRSwKkAD
zkKxSX9HDi8XKefNvrO0M/f/gWGsKPkhCqa2Q8w/1S7/s83/LyyDFxZjl+PBH9p1p1q6OmYOr8rr
JlzlOoDTOhlv5dWX6SuzkVZmJ0zziTRwwfvkNeoiAH0AMM9Wge/E2qK3WhwQXDwpbQbfFu630j4z
r+CXBbpKb+5358uzGtgrKS7vZfCNcjme35voA5SF2XtMY6LhNWGGke7JyAPW8be1nJSHbkho/gkQ
k96vMdQ4DOFashGQ+7Qd2DK1xCWFxgd8704XEUBROjKjpAaY7vC/iZyLVG3XWlVzBhuHYHRYsIb/
ajuepoXXiAEfBqH5y0Tl0tj/YNKYuVKEBQodSlxsC3WRtVzvUTi5SsI0VqYywYBnl50H6J8hJyT0
wolycDz2qaAZMrQPdPOUpUKXLYKmIs1W2x8dzQEWpv9zJKvDZfGXhDwlUOnh1jRB7h0HO3FGSUcC
QbNJjZOHrzKKCrbWZdLXWNKh//gnJURDXbAI95ASNgll0CTpbyVpApEdjxXDE/Mk0gXB5iqfwz/j
iMABKOSSKnPrU8TM1gTyzosh6cH/+pQClwIbmWet3I/897fjr8kkCcBgXT3wDOXIA/fGtZX5xmmD
yKK49Oy+kPq0r8o82mF5Nw624yfrs1XCer99qyP1KPOAYB9xYG/dPLf7Vb38hLIkP7S6n1SQsRCb
JW8ekQ9xbYFE5kHqgAwXwCJ5f64gkzluYfEx3DvbRa8GjT8gK5ZB1qzmYO2v2OmhMh5J1hwRxEEa
LE3H66arjGMDK1azzZ/L02e9a69kvlwOE27beyc0DA2eC+pyUtW85+x8DzVtCdrECc0sxxuqWkB5
DSROgysgLz1qUJzN8bTH4bVP3RjL5QxWeabTSm1u6r2H5g7V4Hm35/EmBsWrOB57/Cd9daQMYGa4
bYzdbjs3YE36t0VAPCzCJsOIqMUnZt6/sAXOJMln7H668ySoLLYbmdc=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal is
  port (
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : out STD_LOGIC;
    cpllpd_int_reg : out STD_LOGIC;
    cpllreset_int_reg : out STD_LOGIC;
    USER_CPLLLOCK_OUT_reg : out STD_LOGIC;
    rst_in0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DEN_O : out STD_LOGIC;
    DWE_O : out STD_LOGIC;
    DADDR_O : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DI_O : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in0 : in STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    txoutclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_IN : in STD_LOGIC;
    DO_I : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gen_gtwizard_gthe4.drprdy_int\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal : entity is "gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal is
  signal \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\ : STD_LOGIC_VECTOR ( 17 downto 1 );
  signal cal_on_tx_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cal_on_tx_drdy : STD_LOGIC;
  signal cal_on_tx_drpaddr_out : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal cal_on_tx_drpdi_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cal_on_tx_drpen_out : STD_LOGIC;
  signal cal_on_tx_drpwe_out : STD_LOGIC;
  signal cal_on_tx_reset_in_sync : STD_LOGIC;
  signal drprst_in_sync : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i_n_24 : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_10\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_11\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_12\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_13\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_8\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_9\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_10\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_11\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_12\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_13\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_8\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_9\ : STD_LOGIC;
  signal \NLW_i_/i_/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_i_/i_/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry\ : label is 16;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__0\ : label is 16;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__1\ : label is 16;
begin
bit_synchronizer_drprst_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22
     port map (
      drpclk_in(0) => drpclk_in(0),
      drprst_in_sync => drprst_in_sync
    );
gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gte4_drp_arb
     port map (
      DADDR_O(6 downto 0) => DADDR_O(6 downto 0),
      DEN_O => DEN_O,
      DI_O(15 downto 0) => DI_O(15 downto 0),
      DO_I(15 downto 0) => DO_I(15 downto 0),
      DWE_O => DWE_O,
      Q(15 downto 0) => cal_on_tx_dout(15 downto 0),
      \addr_i_reg[27]_0\(6 downto 0) => cal_on_tx_drpaddr_out(7 downto 1),
      cal_on_tx_drdy => cal_on_tx_drdy,
      cal_on_tx_drpen_out => cal_on_tx_drpen_out,
      cal_on_tx_drpwe_out => cal_on_tx_drpwe_out,
      \data_i_reg[47]_0\(15 downto 0) => cal_on_tx_drpdi_out(15 downto 0),
      drpclk_in(0) => drpclk_in(0),
      drprst_in_sync => drprst_in_sync,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\
    );
gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx
     port map (
      D(16 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(17 downto 1),
      O(7) => \i_/i_/i__carry_n_8\,
      O(6) => \i_/i_/i__carry_n_9\,
      O(5) => \i_/i_/i__carry_n_10\,
      O(4) => \i_/i_/i__carry_n_11\,
      O(3) => \i_/i_/i__carry_n_12\,
      O(2) => \i_/i_/i__carry_n_13\,
      O(1) => \i_/i_/i__carry_n_14\,
      O(0) => \i_/i_/i__carry_n_15\,
      Q(15 downto 0) => cal_on_tx_dout(15 downto 0),
      S(0) => gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i_n_24,
      USER_CPLLLOCK_OUT_reg_0 => USER_CPLLLOCK_OUT_reg,
      cal_on_tx_drdy => cal_on_tx_drdy,
      cal_on_tx_drpen_out => cal_on_tx_drpen_out,
      cal_on_tx_drpwe_out => cal_on_tx_drpwe_out,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      cpllpd_int_reg_0 => cpllpd_int_reg,
      cpllreset_int_reg_0 => cpllreset_int_reg,
      \daddr_reg[7]_0\(6 downto 0) => cal_on_tx_drpaddr_out(7 downto 1),
      \di_reg[15]_0\(15 downto 0) => cal_on_tx_drpdi_out(15 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      i_in_meta_reg => i_in_meta_reg,
      i_in_meta_reg_0 => i_in_meta_reg_0,
      in0 => in0,
      lopt => lopt,
      lopt_1 => lopt_1,
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(2 downto 0) => Q(2 downto 0),
      rst_in0 => rst_in0,
      \testclk_cnt_reg[15]\(7) => \i_/i_/i__carry__0_n_8\,
      \testclk_cnt_reg[15]\(6) => \i_/i_/i__carry__0_n_9\,
      \testclk_cnt_reg[15]\(5) => \i_/i_/i__carry__0_n_10\,
      \testclk_cnt_reg[15]\(4) => \i_/i_/i__carry__0_n_11\,
      \testclk_cnt_reg[15]\(3) => \i_/i_/i__carry__0_n_12\,
      \testclk_cnt_reg[15]\(2) => \i_/i_/i__carry__0_n_13\,
      \testclk_cnt_reg[15]\(1) => \i_/i_/i__carry__0_n_14\,
      \testclk_cnt_reg[15]\(0) => \i_/i_/i__carry__0_n_15\,
      \testclk_cnt_reg[17]\(1) => \i_/i_/i__carry__1_n_14\,
      \testclk_cnt_reg[17]\(0) => \i_/i_/i__carry__1_n_15\,
      txoutclk_out(0) => txoutclk_out(0)
    );
\i_/i_/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \i_/i_/i__carry_n_0\,
      CO(6) => \i_/i_/i__carry_n_1\,
      CO(5) => \i_/i_/i__carry_n_2\,
      CO(4) => \i_/i_/i__carry_n_3\,
      CO(3) => \i_/i_/i__carry_n_4\,
      CO(2) => \i_/i_/i__carry_n_5\,
      CO(1) => \i_/i_/i__carry_n_6\,
      CO(0) => \i_/i_/i__carry_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \i_/i_/i__carry_n_8\,
      O(6) => \i_/i_/i__carry_n_9\,
      O(5) => \i_/i_/i__carry_n_10\,
      O(4) => \i_/i_/i__carry_n_11\,
      O(3) => \i_/i_/i__carry_n_12\,
      O(2) => \i_/i_/i__carry_n_13\,
      O(1) => \i_/i_/i__carry_n_14\,
      O(0) => \i_/i_/i__carry_n_15\,
      S(7 downto 1) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(7 downto 1),
      S(0) => gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i_n_24
    );
\i_/i_/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_/i_/i__carry_n_0\,
      CI_TOP => '0',
      CO(7) => \i_/i_/i__carry__0_n_0\,
      CO(6) => \i_/i_/i__carry__0_n_1\,
      CO(5) => \i_/i_/i__carry__0_n_2\,
      CO(4) => \i_/i_/i__carry__0_n_3\,
      CO(3) => \i_/i_/i__carry__0_n_4\,
      CO(2) => \i_/i_/i__carry__0_n_5\,
      CO(1) => \i_/i_/i__carry__0_n_6\,
      CO(0) => \i_/i_/i__carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \i_/i_/i__carry__0_n_8\,
      O(6) => \i_/i_/i__carry__0_n_9\,
      O(5) => \i_/i_/i__carry__0_n_10\,
      O(4) => \i_/i_/i__carry__0_n_11\,
      O(3) => \i_/i_/i__carry__0_n_12\,
      O(2) => \i_/i_/i__carry__0_n_13\,
      O(1) => \i_/i_/i__carry__0_n_14\,
      O(0) => \i_/i_/i__carry__0_n_15\,
      S(7 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(15 downto 8)
    );
\i_/i_/i__carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_/i_/i__carry__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_i_/i_/i__carry__1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \i_/i_/i__carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_i_/i_/i__carry__1_O_UNCONNECTED\(7 downto 2),
      O(1) => \i_/i_/i__carry__1_n_14\,
      O(0) => \i_/i_/i__carry__1_n_15\,
      S(7 downto 2) => B"000000",
      S(1 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(17 downto 16)
    );
reset_synchronizer_resetin_rx_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_23
     port map (
      drpclk_in(0) => drpclk_in(0)
    );
reset_synchronizer_resetin_tx_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_24
     port map (
      RESET_IN => RESET_IN,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      drpclk_in(0) => drpclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4 is
  port (
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4 : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4 is
  signal \gen_gtwizard_gthe4.cplllock_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drpdo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_gtwizard_gthe4.drpen_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drprdy_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drpwe_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_12\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_5\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_57\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_7\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_8\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_9\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_1\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_2\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_3\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gtpowergood_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gttxreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxprogdivreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxratemode_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxuserrdy_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprgdivresetdone_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprogdivreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txuserrdy_int\ : STD_LOGIC;
  signal \^gtpowergood_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal rst_in0 : STD_LOGIC;
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  gtpowergood_out(0) <= \^gtpowergood_out\(0);
  lopt_4 <= \^lopt_4\;
  lopt_5 <= \^lopt_5\;
  txoutclk_out(0) <= \^txoutclk_out\(0);
\gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst\: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gthe4_channel_wrapper
     port map (
      D(15 downto 0) => \gen_gtwizard_gthe4.drpdo_int\(15 downto 0),
      DEN_O => \gen_gtwizard_gthe4.drpen_ch_int\,
      DWE_O => \gen_gtwizard_gthe4.drpwe_ch_int\,
      Q(15 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\(15 downto 0),
      RXPD(0) => \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1\,
      RXRATE(0) => \gen_gtwizard_gthe4.rxratemode_ch_int\,
      cpllpd_int_reg => \gen_gtwizard_gthe4.txprgdivresetdone_int\,
      cpllpd_int_reg_0 => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_57\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_userclk_rx_active_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_8\,
      gtwiz_userdata_rx_out(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      i_in_meta_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_1\,
      i_in_meta_reg_0 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_2\,
      i_in_meta_reg_1(2 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\(2 downto 0),
      i_in_meta_reg_2(6 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\(7 downto 1),
      in0 => \gen_gtwizard_gthe4.cplllock_ch_int\,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => \^lopt_4\,
      lopt_5 => \^lopt_5\,
      rxbufstatus_out(0) => rxbufstatus_out(0),
      rxcdrlock_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_5\,
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxctrl0_out(1 downto 0) => rxctrl0_out(1 downto 0),
      rxctrl1_out(1 downto 0) => rxctrl1_out(1 downto 0),
      rxctrl2_out(1 downto 0) => rxctrl2_out(1 downto 0),
      rxctrl3_out(1 downto 0) => rxctrl3_out(1 downto 0),
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkpcs_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_7\,
      rxresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_9\,
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(0) => txbufstatus_out(0),
      txctrl0_in(1 downto 0) => txctrl0_in(1 downto 0),
      txctrl1_in(1 downto 0) => txctrl1_in(1 downto 0),
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txelecidle_in(0) => txelecidle_in(0),
      txoutclk_out(0) => \^txoutclk_out\(0),
      txresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_12\
    );
\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst\: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal
     port map (
      DADDR_O(6 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\(7 downto 1),
      DEN_O => \gen_gtwizard_gthe4.drpen_ch_int\,
      DI_O(15 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\(15 downto 0),
      DO_I(15 downto 0) => \gen_gtwizard_gthe4.drpdo_int\(15 downto 0),
      DWE_O => \gen_gtwizard_gthe4.drpwe_ch_int\,
      Q(2 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\(2 downto 0),
      RESET_IN => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\,
      USER_CPLLLOCK_OUT_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_3\,
      cpllpd_int_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_1\,
      cpllreset_int_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_2\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      i_in_meta_reg => \gen_gtwizard_gthe4.txprogdivreset_int\,
      i_in_meta_reg_0 => \gen_gtwizard_gthe4.txprgdivresetdone_int\,
      in0 => \gen_gtwizard_gthe4.cplllock_ch_int\,
      lopt => \^lopt_4\,
      lopt_1 => \^lopt_5\,
      rst_in0 => rst_in0,
      txoutclk_out(0) => \^txoutclk_out\(0)
    );
\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst\: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gthe4_delay_powergood
     port map (
      RXPD(0) => \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1\,
      RXRATE(0) => \gen_gtwizard_gthe4.rxratemode_ch_int\,
      \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\ => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_57\,
      \out\ => \^gtpowergood_out\(0),
      rxoutclkpcs_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_7\,
      rxpd_in(0) => rxpd_in(0)
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst\: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer
     port map (
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      rxresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_9\
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst\: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_3
     port map (
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      txresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_12\
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst\: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gtwizard_ultrascale_v1_7_9_gtwiz_reset
     port map (
      RESET_IN => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      gtpowergood_out(0) => \^gtpowergood_out\(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_userclk_rx_active_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_8\,
      i_in_meta_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_3\,
      rst_in0 => rst_in0,
      rst_in_out_reg => \gen_gtwizard_gthe4.txprogdivreset_int\,
      rxcdrlock_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_5\,
      rxusrclk_in(0) => rxusrclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gthe3_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe3_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe3_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gthe4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gtye4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gtye4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gtye4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    bgbypassb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgmonitorenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgpdb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgrcalovrd_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    bgrcalovrdenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpclk_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpll0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcierateqpll1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pmarsvd0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll1lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpllrsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpllrsvd2_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd3_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd4_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rcalenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm1data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tcongpi_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tconpowerup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tconreset_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tconrsvdin1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ubcfgstreamen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdo_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubenable_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubgpi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubintr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubiolmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmcapture_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgupdate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmregen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmshift_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmsysrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtck_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_common_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_common_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdout0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvdout1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qplldmonitor0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    refclkoutmonitor0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk1_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxrecclk1sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm0finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm0testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdm1finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm1testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    tcongpo_out : out STD_LOGIC_VECTOR ( 9 downto 0 );
    tconrsvdout0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdaddr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubden_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdi_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdwe_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdo_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubrsvdout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubtxuart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepdir_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsq_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllfreqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drprst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcaldvorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcalpaorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicaldone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicalstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    freqos_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtrxreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    incpctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    looprsvd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbkrxtxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbktxrxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstclkentx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxafecfoken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrresetrsv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalstart_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfcnum_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfecfokfen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfpulse_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokovren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevsen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxeqtraining_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintcfg_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinttestovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprogdivreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpien_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxtermination_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tstin_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txbufdiffctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdata_in : in STD_LOGIC_VECTOR ( 127 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdiffpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpstreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu2lpexit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu3wake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txmuxdcdexhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoneszeros_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpostcursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprecursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprogdivreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpistrongpdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txuserrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dmonitoroutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    powerpresent_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rxckcaldone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxlfpstresetdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu2lpexitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu3wakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdccdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "2500.000000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "31.250000";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 57;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "8'b00010001";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "80'b00000000000000000000001011010100101111000000000000000000000000010100000010111100";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 20;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "1.250000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 110;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "156.250000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 16;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "125.000000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 20;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "1.250000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 110;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 4;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "156.250000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 16;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top is
  signal \<const0>\ : STD_LOGIC;
  signal \^rxbufstatus_out\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^rxctrl0_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl1_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl2_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl3_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^txbufstatus_out\ : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  bufgtce_out(0) <= \<const0>\;
  bufgtcemask_out(2) <= \<const0>\;
  bufgtcemask_out(1) <= \<const0>\;
  bufgtcemask_out(0) <= \<const0>\;
  bufgtdiv_out(8) <= \<const0>\;
  bufgtdiv_out(7) <= \<const0>\;
  bufgtdiv_out(6) <= \<const0>\;
  bufgtdiv_out(5) <= \<const0>\;
  bufgtdiv_out(4) <= \<const0>\;
  bufgtdiv_out(3) <= \<const0>\;
  bufgtdiv_out(2) <= \<const0>\;
  bufgtdiv_out(1) <= \<const0>\;
  bufgtdiv_out(0) <= \<const0>\;
  bufgtreset_out(0) <= \<const0>\;
  bufgtrstmask_out(2) <= \<const0>\;
  bufgtrstmask_out(1) <= \<const0>\;
  bufgtrstmask_out(0) <= \<const0>\;
  cpllfbclklost_out(0) <= \<const0>\;
  cplllock_out(0) <= \<const0>\;
  cpllrefclklost_out(0) <= \<const0>\;
  dmonitorout_out(15) <= \<const0>\;
  dmonitorout_out(14) <= \<const0>\;
  dmonitorout_out(13) <= \<const0>\;
  dmonitorout_out(12) <= \<const0>\;
  dmonitorout_out(11) <= \<const0>\;
  dmonitorout_out(10) <= \<const0>\;
  dmonitorout_out(9) <= \<const0>\;
  dmonitorout_out(8) <= \<const0>\;
  dmonitorout_out(7) <= \<const0>\;
  dmonitorout_out(6) <= \<const0>\;
  dmonitorout_out(5) <= \<const0>\;
  dmonitorout_out(4) <= \<const0>\;
  dmonitorout_out(3) <= \<const0>\;
  dmonitorout_out(2) <= \<const0>\;
  dmonitorout_out(1) <= \<const0>\;
  dmonitorout_out(0) <= \<const0>\;
  dmonitoroutclk_out(0) <= \<const0>\;
  drpdo_common_out(15) <= \<const0>\;
  drpdo_common_out(14) <= \<const0>\;
  drpdo_common_out(13) <= \<const0>\;
  drpdo_common_out(12) <= \<const0>\;
  drpdo_common_out(11) <= \<const0>\;
  drpdo_common_out(10) <= \<const0>\;
  drpdo_common_out(9) <= \<const0>\;
  drpdo_common_out(8) <= \<const0>\;
  drpdo_common_out(7) <= \<const0>\;
  drpdo_common_out(6) <= \<const0>\;
  drpdo_common_out(5) <= \<const0>\;
  drpdo_common_out(4) <= \<const0>\;
  drpdo_common_out(3) <= \<const0>\;
  drpdo_common_out(2) <= \<const0>\;
  drpdo_common_out(1) <= \<const0>\;
  drpdo_common_out(0) <= \<const0>\;
  drpdo_out(15) <= \<const0>\;
  drpdo_out(14) <= \<const0>\;
  drpdo_out(13) <= \<const0>\;
  drpdo_out(12) <= \<const0>\;
  drpdo_out(11) <= \<const0>\;
  drpdo_out(10) <= \<const0>\;
  drpdo_out(9) <= \<const0>\;
  drpdo_out(8) <= \<const0>\;
  drpdo_out(7) <= \<const0>\;
  drpdo_out(6) <= \<const0>\;
  drpdo_out(5) <= \<const0>\;
  drpdo_out(4) <= \<const0>\;
  drpdo_out(3) <= \<const0>\;
  drpdo_out(2) <= \<const0>\;
  drpdo_out(1) <= \<const0>\;
  drpdo_out(0) <= \<const0>\;
  drprdy_common_out(0) <= \<const0>\;
  drprdy_out(0) <= \<const0>\;
  eyescandataerror_out(0) <= \<const0>\;
  gtrefclkmonitor_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_error_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_error_out(0) <= \<const0>\;
  gtwiz_reset_qpll0reset_out(0) <= \<const0>\;
  gtwiz_reset_qpll1reset_out(0) <= \<const0>\;
  gtwiz_reset_rx_cdr_stable_out(0) <= \<const0>\;
  gtwiz_userclk_rx_active_out(0) <= \<const0>\;
  gtwiz_userclk_rx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_active_out(0) <= \<const0>\;
  gtwiz_userclk_tx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk_out(0) <= \<const0>\;
  gtytxn_out(0) <= \<const0>\;
  gtytxp_out(0) <= \<const0>\;
  pcierategen3_out(0) <= \<const0>\;
  pcierateidle_out(0) <= \<const0>\;
  pcierateqpllpd_out(1) <= \<const0>\;
  pcierateqpllpd_out(0) <= \<const0>\;
  pcierateqpllreset_out(1) <= \<const0>\;
  pcierateqpllreset_out(0) <= \<const0>\;
  pciesynctxsyncdone_out(0) <= \<const0>\;
  pcieusergen3rdy_out(0) <= \<const0>\;
  pcieuserphystatusrst_out(0) <= \<const0>\;
  pcieuserratestart_out(0) <= \<const0>\;
  pcsrsvdout_out(15) <= \<const0>\;
  pcsrsvdout_out(14) <= \<const0>\;
  pcsrsvdout_out(13) <= \<const0>\;
  pcsrsvdout_out(12) <= \<const0>\;
  pcsrsvdout_out(11) <= \<const0>\;
  pcsrsvdout_out(10) <= \<const0>\;
  pcsrsvdout_out(9) <= \<const0>\;
  pcsrsvdout_out(8) <= \<const0>\;
  pcsrsvdout_out(7) <= \<const0>\;
  pcsrsvdout_out(6) <= \<const0>\;
  pcsrsvdout_out(5) <= \<const0>\;
  pcsrsvdout_out(4) <= \<const0>\;
  pcsrsvdout_out(3) <= \<const0>\;
  pcsrsvdout_out(2) <= \<const0>\;
  pcsrsvdout_out(1) <= \<const0>\;
  pcsrsvdout_out(0) <= \<const0>\;
  phystatus_out(0) <= \<const0>\;
  pinrsrvdas_out(15) <= \<const0>\;
  pinrsrvdas_out(14) <= \<const0>\;
  pinrsrvdas_out(13) <= \<const0>\;
  pinrsrvdas_out(12) <= \<const0>\;
  pinrsrvdas_out(11) <= \<const0>\;
  pinrsrvdas_out(10) <= \<const0>\;
  pinrsrvdas_out(9) <= \<const0>\;
  pinrsrvdas_out(8) <= \<const0>\;
  pinrsrvdas_out(7) <= \<const0>\;
  pinrsrvdas_out(6) <= \<const0>\;
  pinrsrvdas_out(5) <= \<const0>\;
  pinrsrvdas_out(4) <= \<const0>\;
  pinrsrvdas_out(3) <= \<const0>\;
  pinrsrvdas_out(2) <= \<const0>\;
  pinrsrvdas_out(1) <= \<const0>\;
  pinrsrvdas_out(0) <= \<const0>\;
  pmarsvdout0_out(7) <= \<const0>\;
  pmarsvdout0_out(6) <= \<const0>\;
  pmarsvdout0_out(5) <= \<const0>\;
  pmarsvdout0_out(4) <= \<const0>\;
  pmarsvdout0_out(3) <= \<const0>\;
  pmarsvdout0_out(2) <= \<const0>\;
  pmarsvdout0_out(1) <= \<const0>\;
  pmarsvdout0_out(0) <= \<const0>\;
  pmarsvdout1_out(7) <= \<const0>\;
  pmarsvdout1_out(6) <= \<const0>\;
  pmarsvdout1_out(5) <= \<const0>\;
  pmarsvdout1_out(4) <= \<const0>\;
  pmarsvdout1_out(3) <= \<const0>\;
  pmarsvdout1_out(2) <= \<const0>\;
  pmarsvdout1_out(1) <= \<const0>\;
  pmarsvdout1_out(0) <= \<const0>\;
  powerpresent_out(0) <= \<const0>\;
  qpll0fbclklost_out(0) <= \<const0>\;
  qpll0lock_out(0) <= \<const0>\;
  qpll0outclk_out(0) <= \<const0>\;
  qpll0outrefclk_out(0) <= \<const0>\;
  qpll0refclklost_out(0) <= \<const0>\;
  qpll1fbclklost_out(0) <= \<const0>\;
  qpll1lock_out(0) <= \<const0>\;
  qpll1outclk_out(0) <= \<const0>\;
  qpll1outrefclk_out(0) <= \<const0>\;
  qpll1refclklost_out(0) <= \<const0>\;
  qplldmonitor0_out(7) <= \<const0>\;
  qplldmonitor0_out(6) <= \<const0>\;
  qplldmonitor0_out(5) <= \<const0>\;
  qplldmonitor0_out(4) <= \<const0>\;
  qplldmonitor0_out(3) <= \<const0>\;
  qplldmonitor0_out(2) <= \<const0>\;
  qplldmonitor0_out(1) <= \<const0>\;
  qplldmonitor0_out(0) <= \<const0>\;
  qplldmonitor1_out(7) <= \<const0>\;
  qplldmonitor1_out(6) <= \<const0>\;
  qplldmonitor1_out(5) <= \<const0>\;
  qplldmonitor1_out(4) <= \<const0>\;
  qplldmonitor1_out(3) <= \<const0>\;
  qplldmonitor1_out(2) <= \<const0>\;
  qplldmonitor1_out(1) <= \<const0>\;
  qplldmonitor1_out(0) <= \<const0>\;
  refclkoutmonitor0_out(0) <= \<const0>\;
  refclkoutmonitor1_out(0) <= \<const0>\;
  resetexception_out(0) <= \<const0>\;
  rxbufstatus_out(2) <= \^rxbufstatus_out\(2);
  rxbufstatus_out(1) <= \<const0>\;
  rxbufstatus_out(0) <= \<const0>\;
  rxbyteisaligned_out(0) <= \<const0>\;
  rxbyterealign_out(0) <= \<const0>\;
  rxcdrlock_out(0) <= \<const0>\;
  rxcdrphdone_out(0) <= \<const0>\;
  rxchanbondseq_out(0) <= \<const0>\;
  rxchanisaligned_out(0) <= \<const0>\;
  rxchanrealign_out(0) <= \<const0>\;
  rxchbondo_out(4) <= \<const0>\;
  rxchbondo_out(3) <= \<const0>\;
  rxchbondo_out(2) <= \<const0>\;
  rxchbondo_out(1) <= \<const0>\;
  rxchbondo_out(0) <= \<const0>\;
  rxckcaldone_out(0) <= \<const0>\;
  rxcominitdet_out(0) <= \<const0>\;
  rxcommadet_out(0) <= \<const0>\;
  rxcomsasdet_out(0) <= \<const0>\;
  rxcomwakedet_out(0) <= \<const0>\;
  rxctrl0_out(15) <= \<const0>\;
  rxctrl0_out(14) <= \<const0>\;
  rxctrl0_out(13) <= \<const0>\;
  rxctrl0_out(12) <= \<const0>\;
  rxctrl0_out(11) <= \<const0>\;
  rxctrl0_out(10) <= \<const0>\;
  rxctrl0_out(9) <= \<const0>\;
  rxctrl0_out(8) <= \<const0>\;
  rxctrl0_out(7) <= \<const0>\;
  rxctrl0_out(6) <= \<const0>\;
  rxctrl0_out(5) <= \<const0>\;
  rxctrl0_out(4) <= \<const0>\;
  rxctrl0_out(3) <= \<const0>\;
  rxctrl0_out(2) <= \<const0>\;
  rxctrl0_out(1 downto 0) <= \^rxctrl0_out\(1 downto 0);
  rxctrl1_out(15) <= \<const0>\;
  rxctrl1_out(14) <= \<const0>\;
  rxctrl1_out(13) <= \<const0>\;
  rxctrl1_out(12) <= \<const0>\;
  rxctrl1_out(11) <= \<const0>\;
  rxctrl1_out(10) <= \<const0>\;
  rxctrl1_out(9) <= \<const0>\;
  rxctrl1_out(8) <= \<const0>\;
  rxctrl1_out(7) <= \<const0>\;
  rxctrl1_out(6) <= \<const0>\;
  rxctrl1_out(5) <= \<const0>\;
  rxctrl1_out(4) <= \<const0>\;
  rxctrl1_out(3) <= \<const0>\;
  rxctrl1_out(2) <= \<const0>\;
  rxctrl1_out(1 downto 0) <= \^rxctrl1_out\(1 downto 0);
  rxctrl2_out(7) <= \<const0>\;
  rxctrl2_out(6) <= \<const0>\;
  rxctrl2_out(5) <= \<const0>\;
  rxctrl2_out(4) <= \<const0>\;
  rxctrl2_out(3) <= \<const0>\;
  rxctrl2_out(2) <= \<const0>\;
  rxctrl2_out(1 downto 0) <= \^rxctrl2_out\(1 downto 0);
  rxctrl3_out(7) <= \<const0>\;
  rxctrl3_out(6) <= \<const0>\;
  rxctrl3_out(5) <= \<const0>\;
  rxctrl3_out(4) <= \<const0>\;
  rxctrl3_out(3) <= \<const0>\;
  rxctrl3_out(2) <= \<const0>\;
  rxctrl3_out(1 downto 0) <= \^rxctrl3_out\(1 downto 0);
  rxdata_out(127) <= \<const0>\;
  rxdata_out(126) <= \<const0>\;
  rxdata_out(125) <= \<const0>\;
  rxdata_out(124) <= \<const0>\;
  rxdata_out(123) <= \<const0>\;
  rxdata_out(122) <= \<const0>\;
  rxdata_out(121) <= \<const0>\;
  rxdata_out(120) <= \<const0>\;
  rxdata_out(119) <= \<const0>\;
  rxdata_out(118) <= \<const0>\;
  rxdata_out(117) <= \<const0>\;
  rxdata_out(116) <= \<const0>\;
  rxdata_out(115) <= \<const0>\;
  rxdata_out(114) <= \<const0>\;
  rxdata_out(113) <= \<const0>\;
  rxdata_out(112) <= \<const0>\;
  rxdata_out(111) <= \<const0>\;
  rxdata_out(110) <= \<const0>\;
  rxdata_out(109) <= \<const0>\;
  rxdata_out(108) <= \<const0>\;
  rxdata_out(107) <= \<const0>\;
  rxdata_out(106) <= \<const0>\;
  rxdata_out(105) <= \<const0>\;
  rxdata_out(104) <= \<const0>\;
  rxdata_out(103) <= \<const0>\;
  rxdata_out(102) <= \<const0>\;
  rxdata_out(101) <= \<const0>\;
  rxdata_out(100) <= \<const0>\;
  rxdata_out(99) <= \<const0>\;
  rxdata_out(98) <= \<const0>\;
  rxdata_out(97) <= \<const0>\;
  rxdata_out(96) <= \<const0>\;
  rxdata_out(95) <= \<const0>\;
  rxdata_out(94) <= \<const0>\;
  rxdata_out(93) <= \<const0>\;
  rxdata_out(92) <= \<const0>\;
  rxdata_out(91) <= \<const0>\;
  rxdata_out(90) <= \<const0>\;
  rxdata_out(89) <= \<const0>\;
  rxdata_out(88) <= \<const0>\;
  rxdata_out(87) <= \<const0>\;
  rxdata_out(86) <= \<const0>\;
  rxdata_out(85) <= \<const0>\;
  rxdata_out(84) <= \<const0>\;
  rxdata_out(83) <= \<const0>\;
  rxdata_out(82) <= \<const0>\;
  rxdata_out(81) <= \<const0>\;
  rxdata_out(80) <= \<const0>\;
  rxdata_out(79) <= \<const0>\;
  rxdata_out(78) <= \<const0>\;
  rxdata_out(77) <= \<const0>\;
  rxdata_out(76) <= \<const0>\;
  rxdata_out(75) <= \<const0>\;
  rxdata_out(74) <= \<const0>\;
  rxdata_out(73) <= \<const0>\;
  rxdata_out(72) <= \<const0>\;
  rxdata_out(71) <= \<const0>\;
  rxdata_out(70) <= \<const0>\;
  rxdata_out(69) <= \<const0>\;
  rxdata_out(68) <= \<const0>\;
  rxdata_out(67) <= \<const0>\;
  rxdata_out(66) <= \<const0>\;
  rxdata_out(65) <= \<const0>\;
  rxdata_out(64) <= \<const0>\;
  rxdata_out(63) <= \<const0>\;
  rxdata_out(62) <= \<const0>\;
  rxdata_out(61) <= \<const0>\;
  rxdata_out(60) <= \<const0>\;
  rxdata_out(59) <= \<const0>\;
  rxdata_out(58) <= \<const0>\;
  rxdata_out(57) <= \<const0>\;
  rxdata_out(56) <= \<const0>\;
  rxdata_out(55) <= \<const0>\;
  rxdata_out(54) <= \<const0>\;
  rxdata_out(53) <= \<const0>\;
  rxdata_out(52) <= \<const0>\;
  rxdata_out(51) <= \<const0>\;
  rxdata_out(50) <= \<const0>\;
  rxdata_out(49) <= \<const0>\;
  rxdata_out(48) <= \<const0>\;
  rxdata_out(47) <= \<const0>\;
  rxdata_out(46) <= \<const0>\;
  rxdata_out(45) <= \<const0>\;
  rxdata_out(44) <= \<const0>\;
  rxdata_out(43) <= \<const0>\;
  rxdata_out(42) <= \<const0>\;
  rxdata_out(41) <= \<const0>\;
  rxdata_out(40) <= \<const0>\;
  rxdata_out(39) <= \<const0>\;
  rxdata_out(38) <= \<const0>\;
  rxdata_out(37) <= \<const0>\;
  rxdata_out(36) <= \<const0>\;
  rxdata_out(35) <= \<const0>\;
  rxdata_out(34) <= \<const0>\;
  rxdata_out(33) <= \<const0>\;
  rxdata_out(32) <= \<const0>\;
  rxdata_out(31) <= \<const0>\;
  rxdata_out(30) <= \<const0>\;
  rxdata_out(29) <= \<const0>\;
  rxdata_out(28) <= \<const0>\;
  rxdata_out(27) <= \<const0>\;
  rxdata_out(26) <= \<const0>\;
  rxdata_out(25) <= \<const0>\;
  rxdata_out(24) <= \<const0>\;
  rxdata_out(23) <= \<const0>\;
  rxdata_out(22) <= \<const0>\;
  rxdata_out(21) <= \<const0>\;
  rxdata_out(20) <= \<const0>\;
  rxdata_out(19) <= \<const0>\;
  rxdata_out(18) <= \<const0>\;
  rxdata_out(17) <= \<const0>\;
  rxdata_out(16) <= \<const0>\;
  rxdata_out(15) <= \<const0>\;
  rxdata_out(14) <= \<const0>\;
  rxdata_out(13) <= \<const0>\;
  rxdata_out(12) <= \<const0>\;
  rxdata_out(11) <= \<const0>\;
  rxdata_out(10) <= \<const0>\;
  rxdata_out(9) <= \<const0>\;
  rxdata_out(8) <= \<const0>\;
  rxdata_out(7) <= \<const0>\;
  rxdata_out(6) <= \<const0>\;
  rxdata_out(5) <= \<const0>\;
  rxdata_out(4) <= \<const0>\;
  rxdata_out(3) <= \<const0>\;
  rxdata_out(2) <= \<const0>\;
  rxdata_out(1) <= \<const0>\;
  rxdata_out(0) <= \<const0>\;
  rxdataextendrsvd_out(7) <= \<const0>\;
  rxdataextendrsvd_out(6) <= \<const0>\;
  rxdataextendrsvd_out(5) <= \<const0>\;
  rxdataextendrsvd_out(4) <= \<const0>\;
  rxdataextendrsvd_out(3) <= \<const0>\;
  rxdataextendrsvd_out(2) <= \<const0>\;
  rxdataextendrsvd_out(1) <= \<const0>\;
  rxdataextendrsvd_out(0) <= \<const0>\;
  rxdatavalid_out(1) <= \<const0>\;
  rxdatavalid_out(0) <= \<const0>\;
  rxdlysresetdone_out(0) <= \<const0>\;
  rxelecidle_out(0) <= \<const0>\;
  rxheader_out(5) <= \<const0>\;
  rxheader_out(4) <= \<const0>\;
  rxheader_out(3) <= \<const0>\;
  rxheader_out(2) <= \<const0>\;
  rxheader_out(1) <= \<const0>\;
  rxheader_out(0) <= \<const0>\;
  rxheadervalid_out(1) <= \<const0>\;
  rxheadervalid_out(0) <= \<const0>\;
  rxlfpstresetdet_out(0) <= \<const0>\;
  rxlfpsu2lpexitdet_out(0) <= \<const0>\;
  rxlfpsu3wakedet_out(0) <= \<const0>\;
  rxmonitorout_out(7) <= \<const0>\;
  rxmonitorout_out(6) <= \<const0>\;
  rxmonitorout_out(5) <= \<const0>\;
  rxmonitorout_out(4) <= \<const0>\;
  rxmonitorout_out(3) <= \<const0>\;
  rxmonitorout_out(2) <= \<const0>\;
  rxmonitorout_out(1) <= \<const0>\;
  rxmonitorout_out(0) <= \<const0>\;
  rxosintdone_out(0) <= \<const0>\;
  rxosintstarted_out(0) <= \<const0>\;
  rxosintstrobedone_out(0) <= \<const0>\;
  rxosintstrobestarted_out(0) <= \<const0>\;
  rxoutclkfabric_out(0) <= \<const0>\;
  rxoutclkpcs_out(0) <= \<const0>\;
  rxphaligndone_out(0) <= \<const0>\;
  rxphalignerr_out(0) <= \<const0>\;
  rxpmaresetdone_out(0) <= \<const0>\;
  rxprbserr_out(0) <= \<const0>\;
  rxprbslocked_out(0) <= \<const0>\;
  rxprgdivresetdone_out(0) <= \<const0>\;
  rxqpisenn_out(0) <= \<const0>\;
  rxqpisenp_out(0) <= \<const0>\;
  rxratedone_out(0) <= \<const0>\;
  rxrecclk0_sel_out(0) <= \<const0>\;
  rxrecclk0sel_out(1) <= \<const0>\;
  rxrecclk0sel_out(0) <= \<const0>\;
  rxrecclk1_sel_out(0) <= \<const0>\;
  rxrecclk1sel_out(1) <= \<const0>\;
  rxrecclk1sel_out(0) <= \<const0>\;
  rxrecclkout_out(0) <= \<const0>\;
  rxresetdone_out(0) <= \<const0>\;
  rxsliderdy_out(0) <= \<const0>\;
  rxslipdone_out(0) <= \<const0>\;
  rxslipoutclkrdy_out(0) <= \<const0>\;
  rxslippmardy_out(0) <= \<const0>\;
  rxstartofseq_out(1) <= \<const0>\;
  rxstartofseq_out(0) <= \<const0>\;
  rxstatus_out(2) <= \<const0>\;
  rxstatus_out(1) <= \<const0>\;
  rxstatus_out(0) <= \<const0>\;
  rxsyncdone_out(0) <= \<const0>\;
  rxsyncout_out(0) <= \<const0>\;
  rxvalid_out(0) <= \<const0>\;
  sdm0finalout_out(3) <= \<const0>\;
  sdm0finalout_out(2) <= \<const0>\;
  sdm0finalout_out(1) <= \<const0>\;
  sdm0finalout_out(0) <= \<const0>\;
  sdm0testdata_out(14) <= \<const0>\;
  sdm0testdata_out(13) <= \<const0>\;
  sdm0testdata_out(12) <= \<const0>\;
  sdm0testdata_out(11) <= \<const0>\;
  sdm0testdata_out(10) <= \<const0>\;
  sdm0testdata_out(9) <= \<const0>\;
  sdm0testdata_out(8) <= \<const0>\;
  sdm0testdata_out(7) <= \<const0>\;
  sdm0testdata_out(6) <= \<const0>\;
  sdm0testdata_out(5) <= \<const0>\;
  sdm0testdata_out(4) <= \<const0>\;
  sdm0testdata_out(3) <= \<const0>\;
  sdm0testdata_out(2) <= \<const0>\;
  sdm0testdata_out(1) <= \<const0>\;
  sdm0testdata_out(0) <= \<const0>\;
  sdm1finalout_out(3) <= \<const0>\;
  sdm1finalout_out(2) <= \<const0>\;
  sdm1finalout_out(1) <= \<const0>\;
  sdm1finalout_out(0) <= \<const0>\;
  sdm1testdata_out(14) <= \<const0>\;
  sdm1testdata_out(13) <= \<const0>\;
  sdm1testdata_out(12) <= \<const0>\;
  sdm1testdata_out(11) <= \<const0>\;
  sdm1testdata_out(10) <= \<const0>\;
  sdm1testdata_out(9) <= \<const0>\;
  sdm1testdata_out(8) <= \<const0>\;
  sdm1testdata_out(7) <= \<const0>\;
  sdm1testdata_out(6) <= \<const0>\;
  sdm1testdata_out(5) <= \<const0>\;
  sdm1testdata_out(4) <= \<const0>\;
  sdm1testdata_out(3) <= \<const0>\;
  sdm1testdata_out(2) <= \<const0>\;
  sdm1testdata_out(1) <= \<const0>\;
  sdm1testdata_out(0) <= \<const0>\;
  tcongpo_out(9) <= \<const0>\;
  tcongpo_out(8) <= \<const0>\;
  tcongpo_out(7) <= \<const0>\;
  tcongpo_out(6) <= \<const0>\;
  tcongpo_out(5) <= \<const0>\;
  tcongpo_out(4) <= \<const0>\;
  tcongpo_out(3) <= \<const0>\;
  tcongpo_out(2) <= \<const0>\;
  tcongpo_out(1) <= \<const0>\;
  tcongpo_out(0) <= \<const0>\;
  tconrsvdout0_out(0) <= \<const0>\;
  txbufstatus_out(1) <= \^txbufstatus_out\(1);
  txbufstatus_out(0) <= \<const0>\;
  txcomfinish_out(0) <= \<const0>\;
  txdccdone_out(0) <= \<const0>\;
  txdlysresetdone_out(0) <= \<const0>\;
  txoutclkfabric_out(0) <= \<const0>\;
  txoutclkpcs_out(0) <= \<const0>\;
  txphaligndone_out(0) <= \<const0>\;
  txphinitdone_out(0) <= \<const0>\;
  txpmaresetdone_out(0) <= \<const0>\;
  txprgdivresetdone_out(0) <= \<const0>\;
  txqpisenn_out(0) <= \<const0>\;
  txqpisenp_out(0) <= \<const0>\;
  txratedone_out(0) <= \<const0>\;
  txresetdone_out(0) <= \<const0>\;
  txsyncdone_out(0) <= \<const0>\;
  txsyncout_out(0) <= \<const0>\;
  ubdaddr_out(0) <= \<const0>\;
  ubden_out(0) <= \<const0>\;
  ubdi_out(0) <= \<const0>\;
  ubdwe_out(0) <= \<const0>\;
  ubmdmtdo_out(0) <= \<const0>\;
  ubrsvdout_out(0) <= \<const0>\;
  ubtxuart_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst\: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4
     port map (
      drpclk_in(0) => drpclk_in(0),
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtpowergood_out(0) => gtpowergood_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_userdata_rx_out(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      rxbufstatus_out(0) => \^rxbufstatus_out\(2),
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxctrl0_out(1 downto 0) => \^rxctrl0_out\(1 downto 0),
      rxctrl1_out(1 downto 0) => \^rxctrl1_out\(1 downto 0),
      rxctrl2_out(1 downto 0) => \^rxctrl2_out\(1 downto 0),
      rxctrl3_out(1 downto 0) => \^rxctrl3_out\(1 downto 0),
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxpd_in(0) => rxpd_in(1),
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(0) => \^txbufstatus_out\(1),
      txctrl0_in(1 downto 0) => txctrl0_in(1 downto 0),
      txctrl1_in(1 downto 0) => txctrl1_in(1 downto 0),
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txelecidle_in(0) => txelecidle_in(0),
      txoutclk_out(0) => txoutclk_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt,mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top,Vivado 2020.2";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt is
  signal \<const0>\ : STD_LOGIC;
  signal \^rxbufstatus_out\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^rxctrl0_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl1_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl2_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl3_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^txbufstatus_out\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_inst_bufgtce_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_bufgtcemask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_bufgtdiv_out_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_bufgtreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_bufgtrstmask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_cpllfbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_cplllock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_cpllrefclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dmonitoroutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_drpdo_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_drprdy_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_drprdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_eyescandataerror_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtrefclkmonitor_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtytxn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtytxp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierategen3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierateidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierateqpllpd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pcierateqpllreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pciesynctxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieusergen3rdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieuserphystatusrst_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieuserratestart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcsrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_phystatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pinrsrvdas_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_pmarsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_pmarsvdout1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_powerpresent_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qplldmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_qplldmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_refclkoutmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_refclkoutmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_resetexception_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxbyterealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcdrlock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcdrphdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanbondseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanrealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchbondo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_rxckcaldone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcominitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcommadet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcomsasdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcomwakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxctrl0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_inst_rxctrl1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_inst_rxctrl2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_inst_rxctrl3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_inst_rxdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_inst_rxdataextendrsvd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxdatavalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxelecidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxheader_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_rxheadervalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxlfpstresetdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxosintdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstrobedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstrobestarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxphalignerr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprbserr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprbslocked_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk0_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk0sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclk1_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk1sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclkout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxsliderdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslipdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslipoutclkrdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslippmardy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxstartofseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxvalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_sdm0finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm0testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_sdm1finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm1testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_tcongpo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_inst_tconrsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txcomfinish_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txdccdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txphinitdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdaddr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubden_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdi_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdwe_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubmdmtdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubtxuart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of inst : label is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of inst : label is "2500.000000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of inst : label is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of inst : label is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of inst : label is "31.250000";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of inst : label is 57;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of inst : label is 2;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of inst : label is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of inst : label is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of inst : label is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of inst : label is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of inst : label is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of inst : label is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of inst : label is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of inst : label is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of inst : label is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of inst : label is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of inst : label is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of inst : label is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of inst : label is 1;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of inst : label is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of inst : label is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of inst : label is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of inst : label is 1;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of inst : label is "8'b00010001";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of inst : label is 2;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of inst : label is 2;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of inst : label is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of inst : label is "80'b00000000000000000000001011010100101111000000000000000000000000010100000010111100";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of inst : label is 1;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of inst : label is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of inst : label is 1;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of inst : label is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of inst : label is 1;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of inst : label is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of inst : label is 20;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of inst : label is "1.250000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of inst : label is 110;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of inst : label is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of inst : label is "62.500000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of inst : label is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of inst : label is 2;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of inst : label is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of inst : label is 16;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of inst : label is "62.500000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of inst : label is "62.500000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of inst : label is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of inst : label is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of inst : label is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of inst : label is 1;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of inst : label is 0;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of inst : label is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of inst : label is 1;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of inst : label is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of inst : label is "125.000000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of inst : label is 1;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of inst : label is 1;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of inst : label is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of inst : label is 20;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of inst : label is "1.250000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of inst : label is 110;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of inst : label is 2;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of inst : label is "62.500000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of inst : label is 4;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of inst : label is 2;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of inst : label is 16;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of inst : label is "62.500000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of inst : label is "62.500000";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of inst : label is 1;
begin
  cplllock_out(0) <= \<const0>\;
  dmonitorout_out(15) <= \<const0>\;
  dmonitorout_out(14) <= \<const0>\;
  dmonitorout_out(13) <= \<const0>\;
  dmonitorout_out(12) <= \<const0>\;
  dmonitorout_out(11) <= \<const0>\;
  dmonitorout_out(10) <= \<const0>\;
  dmonitorout_out(9) <= \<const0>\;
  dmonitorout_out(8) <= \<const0>\;
  dmonitorout_out(7) <= \<const0>\;
  dmonitorout_out(6) <= \<const0>\;
  dmonitorout_out(5) <= \<const0>\;
  dmonitorout_out(4) <= \<const0>\;
  dmonitorout_out(3) <= \<const0>\;
  dmonitorout_out(2) <= \<const0>\;
  dmonitorout_out(1) <= \<const0>\;
  dmonitorout_out(0) <= \<const0>\;
  drpdo_out(15) <= \<const0>\;
  drpdo_out(14) <= \<const0>\;
  drpdo_out(13) <= \<const0>\;
  drpdo_out(12) <= \<const0>\;
  drpdo_out(11) <= \<const0>\;
  drpdo_out(10) <= \<const0>\;
  drpdo_out(9) <= \<const0>\;
  drpdo_out(8) <= \<const0>\;
  drpdo_out(7) <= \<const0>\;
  drpdo_out(6) <= \<const0>\;
  drpdo_out(5) <= \<const0>\;
  drpdo_out(4) <= \<const0>\;
  drpdo_out(3) <= \<const0>\;
  drpdo_out(2) <= \<const0>\;
  drpdo_out(1) <= \<const0>\;
  drpdo_out(0) <= \<const0>\;
  drprdy_out(0) <= \<const0>\;
  eyescandataerror_out(0) <= \<const0>\;
  gtwiz_reset_rx_cdr_stable_out(0) <= \<const0>\;
  rxbufstatus_out(2) <= \^rxbufstatus_out\(2);
  rxbufstatus_out(1) <= \<const0>\;
  rxbufstatus_out(0) <= \<const0>\;
  rxbyteisaligned_out(0) <= \<const0>\;
  rxbyterealign_out(0) <= \<const0>\;
  rxcommadet_out(0) <= \<const0>\;
  rxctrl0_out(15) <= \<const0>\;
  rxctrl0_out(14) <= \<const0>\;
  rxctrl0_out(13) <= \<const0>\;
  rxctrl0_out(12) <= \<const0>\;
  rxctrl0_out(11) <= \<const0>\;
  rxctrl0_out(10) <= \<const0>\;
  rxctrl0_out(9) <= \<const0>\;
  rxctrl0_out(8) <= \<const0>\;
  rxctrl0_out(7) <= \<const0>\;
  rxctrl0_out(6) <= \<const0>\;
  rxctrl0_out(5) <= \<const0>\;
  rxctrl0_out(4) <= \<const0>\;
  rxctrl0_out(3) <= \<const0>\;
  rxctrl0_out(2) <= \<const0>\;
  rxctrl0_out(1 downto 0) <= \^rxctrl0_out\(1 downto 0);
  rxctrl1_out(15) <= \<const0>\;
  rxctrl1_out(14) <= \<const0>\;
  rxctrl1_out(13) <= \<const0>\;
  rxctrl1_out(12) <= \<const0>\;
  rxctrl1_out(11) <= \<const0>\;
  rxctrl1_out(10) <= \<const0>\;
  rxctrl1_out(9) <= \<const0>\;
  rxctrl1_out(8) <= \<const0>\;
  rxctrl1_out(7) <= \<const0>\;
  rxctrl1_out(6) <= \<const0>\;
  rxctrl1_out(5) <= \<const0>\;
  rxctrl1_out(4) <= \<const0>\;
  rxctrl1_out(3) <= \<const0>\;
  rxctrl1_out(2) <= \<const0>\;
  rxctrl1_out(1 downto 0) <= \^rxctrl1_out\(1 downto 0);
  rxctrl2_out(7) <= \<const0>\;
  rxctrl2_out(6) <= \<const0>\;
  rxctrl2_out(5) <= \<const0>\;
  rxctrl2_out(4) <= \<const0>\;
  rxctrl2_out(3) <= \<const0>\;
  rxctrl2_out(2) <= \<const0>\;
  rxctrl2_out(1 downto 0) <= \^rxctrl2_out\(1 downto 0);
  rxctrl3_out(7) <= \<const0>\;
  rxctrl3_out(6) <= \<const0>\;
  rxctrl3_out(5) <= \<const0>\;
  rxctrl3_out(4) <= \<const0>\;
  rxctrl3_out(3) <= \<const0>\;
  rxctrl3_out(2) <= \<const0>\;
  rxctrl3_out(1 downto 0) <= \^rxctrl3_out\(1 downto 0);
  rxpmaresetdone_out(0) <= \<const0>\;
  rxprbserr_out(0) <= \<const0>\;
  rxresetdone_out(0) <= \<const0>\;
  txbufstatus_out(1) <= \^txbufstatus_out\(1);
  txbufstatus_out(0) <= \<const0>\;
  txpmaresetdone_out(0) <= \<const0>\;
  txprgdivresetdone_out(0) <= \<const0>\;
  txresetdone_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top
     port map (
      bgbypassb_in(0) => '1',
      bgmonitorenb_in(0) => '1',
      bgpdb_in(0) => '1',
      bgrcalovrd_in(4 downto 0) => B"11111",
      bgrcalovrdenb_in(0) => '1',
      bufgtce_out(0) => NLW_inst_bufgtce_out_UNCONNECTED(0),
      bufgtcemask_out(2 downto 0) => NLW_inst_bufgtcemask_out_UNCONNECTED(2 downto 0),
      bufgtdiv_out(8 downto 0) => NLW_inst_bufgtdiv_out_UNCONNECTED(8 downto 0),
      bufgtreset_out(0) => NLW_inst_bufgtreset_out_UNCONNECTED(0),
      bufgtrstmask_out(2 downto 0) => NLW_inst_bufgtrstmask_out_UNCONNECTED(2 downto 0),
      cdrstepdir_in(0) => '0',
      cdrstepsq_in(0) => '0',
      cdrstepsx_in(0) => '0',
      cfgreset_in(0) => '0',
      clkrsvd0_in(0) => '0',
      clkrsvd1_in(0) => '0',
      cpllfbclklost_out(0) => NLW_inst_cpllfbclklost_out_UNCONNECTED(0),
      cpllfreqlock_in(0) => '0',
      cplllock_out(0) => NLW_inst_cplllock_out_UNCONNECTED(0),
      cplllockdetclk_in(0) => '0',
      cplllocken_in(0) => '1',
      cpllpd_in(0) => '0',
      cpllrefclklost_out(0) => NLW_inst_cpllrefclklost_out_UNCONNECTED(0),
      cpllrefclksel_in(2 downto 0) => B"001",
      cpllreset_in(0) => '0',
      dmonfiforeset_in(0) => '0',
      dmonitorclk_in(0) => '0',
      dmonitorout_out(15 downto 0) => NLW_inst_dmonitorout_out_UNCONNECTED(15 downto 0),
      dmonitoroutclk_out(0) => NLW_inst_dmonitoroutclk_out_UNCONNECTED(0),
      drpaddr_common_in(15 downto 0) => B"0000000000000000",
      drpaddr_in(9 downto 0) => B"0000000000",
      drpclk_common_in(0) => '0',
      drpclk_in(0) => drpclk_in(0),
      drpdi_common_in(15 downto 0) => B"0000000000000000",
      drpdi_in(15 downto 0) => B"0000000000000000",
      drpdo_common_out(15 downto 0) => NLW_inst_drpdo_common_out_UNCONNECTED(15 downto 0),
      drpdo_out(15 downto 0) => NLW_inst_drpdo_out_UNCONNECTED(15 downto 0),
      drpen_common_in(0) => '0',
      drpen_in(0) => '0',
      drprdy_common_out(0) => NLW_inst_drprdy_common_out_UNCONNECTED(0),
      drprdy_out(0) => NLW_inst_drprdy_out_UNCONNECTED(0),
      drprst_in(0) => '0',
      drpwe_common_in(0) => '0',
      drpwe_in(0) => '0',
      elpcaldvorwren_in(0) => '0',
      elpcalpaorwren_in(0) => '0',
      evoddphicaldone_in(0) => '0',
      evoddphicalstart_in(0) => '0',
      evoddphidrden_in(0) => '0',
      evoddphidwren_in(0) => '0',
      evoddphixrden_in(0) => '0',
      evoddphixwren_in(0) => '0',
      eyescandataerror_out(0) => NLW_inst_eyescandataerror_out_UNCONNECTED(0),
      eyescanmode_in(0) => '0',
      eyescanreset_in(0) => '0',
      eyescantrigger_in(0) => '0',
      freqos_in(0) => '0',
      gtgrefclk0_in(0) => '0',
      gtgrefclk1_in(0) => '0',
      gtgrefclk_in(0) => '0',
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtnorthrefclk00_in(0) => '0',
      gtnorthrefclk01_in(0) => '0',
      gtnorthrefclk0_in(0) => '0',
      gtnorthrefclk10_in(0) => '0',
      gtnorthrefclk11_in(0) => '0',
      gtnorthrefclk1_in(0) => '0',
      gtpowergood_out(0) => gtpowergood_out(0),
      gtrefclk00_in(0) => '0',
      gtrefclk01_in(0) => '0',
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtrefclk10_in(0) => '0',
      gtrefclk11_in(0) => '0',
      gtrefclk1_in(0) => '0',
      gtrefclkmonitor_out(0) => NLW_inst_gtrefclkmonitor_out_UNCONNECTED(0),
      gtresetsel_in(0) => '0',
      gtrsvd_in(15 downto 0) => B"0000000000000000",
      gtrxreset_in(0) => '0',
      gtrxresetsel_in(0) => '0',
      gtsouthrefclk00_in(0) => '0',
      gtsouthrefclk01_in(0) => '0',
      gtsouthrefclk0_in(0) => '0',
      gtsouthrefclk10_in(0) => '0',
      gtsouthrefclk11_in(0) => '0',
      gtsouthrefclk1_in(0) => '0',
      gttxreset_in(0) => '0',
      gttxresetsel_in(0) => '0',
      gtwiz_buffbypass_rx_done_out(0) => NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_error_out(0) => NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_reset_in(0) => '0',
      gtwiz_buffbypass_rx_start_user_in(0) => '0',
      gtwiz_buffbypass_tx_done_out(0) => NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_error_out(0) => NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_reset_in(0) => '0',
      gtwiz_buffbypass_tx_start_user_in(0) => '0',
      gtwiz_gthe3_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gthe3_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe3_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe4_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gthe4_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe4_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_gtye4_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gtye4_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gtye4_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_clk_freerun_in(0) => '0',
      gtwiz_reset_qpll0lock_in(0) => '0',
      gtwiz_reset_qpll0reset_out(0) => NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED(0),
      gtwiz_reset_qpll1lock_in(0) => '0',
      gtwiz_reset_qpll1reset_out(0) => NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED(0),
      gtwiz_reset_rx_cdr_stable_out(0) => NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_in(0) => '0',
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => '0',
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_in(0) => '0',
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => '0',
      gtwiz_userclk_rx_active_in(0) => '0',
      gtwiz_userclk_rx_active_out(0) => NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED(0),
      gtwiz_userclk_rx_reset_in(0) => '0',
      gtwiz_userclk_rx_srcclk_out(0) => NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_active_in(0) => '1',
      gtwiz_userclk_tx_active_out(0) => NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED(0),
      gtwiz_userclk_tx_reset_in(0) => '0',
      gtwiz_userclk_tx_srcclk_out(0) => NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED(0),
      gtwiz_userdata_rx_out(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      gtyrxn_in(0) => '0',
      gtyrxp_in(0) => '0',
      gtytxn_out(0) => NLW_inst_gtytxn_out_UNCONNECTED(0),
      gtytxp_out(0) => NLW_inst_gtytxp_out_UNCONNECTED(0),
      incpctrl_in(0) => '0',
      loopback_in(2 downto 0) => B"000",
      looprsvd_in(0) => '0',
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lpbkrxtxseren_in(0) => '0',
      lpbktxrxseren_in(0) => '0',
      pcieeqrxeqadaptdone_in(0) => '0',
      pcierategen3_out(0) => NLW_inst_pcierategen3_out_UNCONNECTED(0),
      pcierateidle_out(0) => NLW_inst_pcierateidle_out_UNCONNECTED(0),
      pcierateqpll0_in(2 downto 0) => B"000",
      pcierateqpll1_in(2 downto 0) => B"000",
      pcierateqpllpd_out(1 downto 0) => NLW_inst_pcierateqpllpd_out_UNCONNECTED(1 downto 0),
      pcierateqpllreset_out(1 downto 0) => NLW_inst_pcierateqpllreset_out_UNCONNECTED(1 downto 0),
      pcierstidle_in(0) => '0',
      pciersttxsyncstart_in(0) => '0',
      pciesynctxsyncdone_out(0) => NLW_inst_pciesynctxsyncdone_out_UNCONNECTED(0),
      pcieusergen3rdy_out(0) => NLW_inst_pcieusergen3rdy_out_UNCONNECTED(0),
      pcieuserphystatusrst_out(0) => NLW_inst_pcieuserphystatusrst_out_UNCONNECTED(0),
      pcieuserratedone_in(0) => '0',
      pcieuserratestart_out(0) => NLW_inst_pcieuserratestart_out_UNCONNECTED(0),
      pcsrsvdin2_in(0) => '0',
      pcsrsvdin_in(15 downto 0) => B"0000000000000000",
      pcsrsvdout_out(15 downto 0) => NLW_inst_pcsrsvdout_out_UNCONNECTED(15 downto 0),
      phystatus_out(0) => NLW_inst_phystatus_out_UNCONNECTED(0),
      pinrsrvdas_out(15 downto 0) => NLW_inst_pinrsrvdas_out_UNCONNECTED(15 downto 0),
      pmarsvd0_in(7 downto 0) => B"00000000",
      pmarsvd1_in(7 downto 0) => B"00000000",
      pmarsvdin_in(0) => '0',
      pmarsvdout0_out(7 downto 0) => NLW_inst_pmarsvdout0_out_UNCONNECTED(7 downto 0),
      pmarsvdout1_out(7 downto 0) => NLW_inst_pmarsvdout1_out_UNCONNECTED(7 downto 0),
      powerpresent_out(0) => NLW_inst_powerpresent_out_UNCONNECTED(0),
      qpll0clk_in(0) => '0',
      qpll0clkrsvd0_in(0) => '0',
      qpll0clkrsvd1_in(0) => '0',
      qpll0fbclklost_out(0) => NLW_inst_qpll0fbclklost_out_UNCONNECTED(0),
      qpll0fbdiv_in(7 downto 0) => B"00000000",
      qpll0freqlock_in(0) => '0',
      qpll0lock_out(0) => NLW_inst_qpll0lock_out_UNCONNECTED(0),
      qpll0lockdetclk_in(0) => '0',
      qpll0locken_in(0) => '0',
      qpll0outclk_out(0) => NLW_inst_qpll0outclk_out_UNCONNECTED(0),
      qpll0outrefclk_out(0) => NLW_inst_qpll0outrefclk_out_UNCONNECTED(0),
      qpll0pd_in(0) => '1',
      qpll0refclk_in(0) => '0',
      qpll0refclklost_out(0) => NLW_inst_qpll0refclklost_out_UNCONNECTED(0),
      qpll0refclksel_in(2 downto 0) => B"001",
      qpll0reset_in(0) => '1',
      qpll1clk_in(0) => '0',
      qpll1clkrsvd0_in(0) => '0',
      qpll1clkrsvd1_in(0) => '0',
      qpll1fbclklost_out(0) => NLW_inst_qpll1fbclklost_out_UNCONNECTED(0),
      qpll1fbdiv_in(7 downto 0) => B"00000000",
      qpll1freqlock_in(0) => '0',
      qpll1lock_out(0) => NLW_inst_qpll1lock_out_UNCONNECTED(0),
      qpll1lockdetclk_in(0) => '0',
      qpll1locken_in(0) => '0',
      qpll1outclk_out(0) => NLW_inst_qpll1outclk_out_UNCONNECTED(0),
      qpll1outrefclk_out(0) => NLW_inst_qpll1outrefclk_out_UNCONNECTED(0),
      qpll1pd_in(0) => '1',
      qpll1refclk_in(0) => '0',
      qpll1refclklost_out(0) => NLW_inst_qpll1refclklost_out_UNCONNECTED(0),
      qpll1refclksel_in(2 downto 0) => B"001",
      qpll1reset_in(0) => '1',
      qplldmonitor0_out(7 downto 0) => NLW_inst_qplldmonitor0_out_UNCONNECTED(7 downto 0),
      qplldmonitor1_out(7 downto 0) => NLW_inst_qplldmonitor1_out_UNCONNECTED(7 downto 0),
      qpllrsvd1_in(7 downto 0) => B"00000000",
      qpllrsvd2_in(4 downto 0) => B"00000",
      qpllrsvd3_in(4 downto 0) => B"00000",
      qpllrsvd4_in(7 downto 0) => B"00000000",
      rcalenb_in(0) => '1',
      refclkoutmonitor0_out(0) => NLW_inst_refclkoutmonitor0_out_UNCONNECTED(0),
      refclkoutmonitor1_out(0) => NLW_inst_refclkoutmonitor1_out_UNCONNECTED(0),
      resetexception_out(0) => NLW_inst_resetexception_out_UNCONNECTED(0),
      resetovrd_in(0) => '0',
      rstclkentx_in(0) => '0',
      rx8b10ben_in(0) => '1',
      rxafecfoken_in(0) => '1',
      rxbufreset_in(0) => '0',
      rxbufstatus_out(2) => \^rxbufstatus_out\(2),
      rxbufstatus_out(1 downto 0) => NLW_inst_rxbufstatus_out_UNCONNECTED(1 downto 0),
      rxbyteisaligned_out(0) => NLW_inst_rxbyteisaligned_out_UNCONNECTED(0),
      rxbyterealign_out(0) => NLW_inst_rxbyterealign_out_UNCONNECTED(0),
      rxcdrfreqreset_in(0) => '0',
      rxcdrhold_in(0) => '0',
      rxcdrlock_out(0) => NLW_inst_rxcdrlock_out_UNCONNECTED(0),
      rxcdrovrden_in(0) => '0',
      rxcdrphdone_out(0) => NLW_inst_rxcdrphdone_out_UNCONNECTED(0),
      rxcdrreset_in(0) => '0',
      rxcdrresetrsv_in(0) => '0',
      rxchanbondseq_out(0) => NLW_inst_rxchanbondseq_out_UNCONNECTED(0),
      rxchanisaligned_out(0) => NLW_inst_rxchanisaligned_out_UNCONNECTED(0),
      rxchanrealign_out(0) => NLW_inst_rxchanrealign_out_UNCONNECTED(0),
      rxchbonden_in(0) => '0',
      rxchbondi_in(4 downto 0) => B"00000",
      rxchbondlevel_in(2 downto 0) => B"000",
      rxchbondmaster_in(0) => '0',
      rxchbondo_out(4 downto 0) => NLW_inst_rxchbondo_out_UNCONNECTED(4 downto 0),
      rxchbondslave_in(0) => '0',
      rxckcaldone_out(0) => NLW_inst_rxckcaldone_out_UNCONNECTED(0),
      rxckcalreset_in(0) => '0',
      rxckcalstart_in(6 downto 0) => B"0000000",
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxcominitdet_out(0) => NLW_inst_rxcominitdet_out_UNCONNECTED(0),
      rxcommadet_out(0) => NLW_inst_rxcommadet_out_UNCONNECTED(0),
      rxcommadeten_in(0) => '1',
      rxcomsasdet_out(0) => NLW_inst_rxcomsasdet_out_UNCONNECTED(0),
      rxcomwakedet_out(0) => NLW_inst_rxcomwakedet_out_UNCONNECTED(0),
      rxctrl0_out(15 downto 2) => NLW_inst_rxctrl0_out_UNCONNECTED(15 downto 2),
      rxctrl0_out(1 downto 0) => \^rxctrl0_out\(1 downto 0),
      rxctrl1_out(15 downto 2) => NLW_inst_rxctrl1_out_UNCONNECTED(15 downto 2),
      rxctrl1_out(1 downto 0) => \^rxctrl1_out\(1 downto 0),
      rxctrl2_out(7 downto 2) => NLW_inst_rxctrl2_out_UNCONNECTED(7 downto 2),
      rxctrl2_out(1 downto 0) => \^rxctrl2_out\(1 downto 0),
      rxctrl3_out(7 downto 2) => NLW_inst_rxctrl3_out_UNCONNECTED(7 downto 2),
      rxctrl3_out(1 downto 0) => \^rxctrl3_out\(1 downto 0),
      rxdata_out(127 downto 0) => NLW_inst_rxdata_out_UNCONNECTED(127 downto 0),
      rxdataextendrsvd_out(7 downto 0) => NLW_inst_rxdataextendrsvd_out_UNCONNECTED(7 downto 0),
      rxdatavalid_out(1 downto 0) => NLW_inst_rxdatavalid_out_UNCONNECTED(1 downto 0),
      rxdccforcestart_in(0) => '0',
      rxdfeagcctrl_in(1 downto 0) => B"01",
      rxdfeagchold_in(0) => '0',
      rxdfeagcovrden_in(0) => '0',
      rxdfecfokfcnum_in(3 downto 0) => B"1101",
      rxdfecfokfen_in(0) => '0',
      rxdfecfokfpulse_in(0) => '0',
      rxdfecfokhold_in(0) => '0',
      rxdfecfokovren_in(0) => '0',
      rxdfekhhold_in(0) => '0',
      rxdfekhovrden_in(0) => '0',
      rxdfelfhold_in(0) => '0',
      rxdfelfovrden_in(0) => '0',
      rxdfelpmreset_in(0) => '0',
      rxdfetap10hold_in(0) => '0',
      rxdfetap10ovrden_in(0) => '0',
      rxdfetap11hold_in(0) => '0',
      rxdfetap11ovrden_in(0) => '0',
      rxdfetap12hold_in(0) => '0',
      rxdfetap12ovrden_in(0) => '0',
      rxdfetap13hold_in(0) => '0',
      rxdfetap13ovrden_in(0) => '0',
      rxdfetap14hold_in(0) => '0',
      rxdfetap14ovrden_in(0) => '0',
      rxdfetap15hold_in(0) => '0',
      rxdfetap15ovrden_in(0) => '0',
      rxdfetap2hold_in(0) => '0',
      rxdfetap2ovrden_in(0) => '0',
      rxdfetap3hold_in(0) => '0',
      rxdfetap3ovrden_in(0) => '0',
      rxdfetap4hold_in(0) => '0',
      rxdfetap4ovrden_in(0) => '0',
      rxdfetap5hold_in(0) => '0',
      rxdfetap5ovrden_in(0) => '0',
      rxdfetap6hold_in(0) => '0',
      rxdfetap6ovrden_in(0) => '0',
      rxdfetap7hold_in(0) => '0',
      rxdfetap7ovrden_in(0) => '0',
      rxdfetap8hold_in(0) => '0',
      rxdfetap8ovrden_in(0) => '0',
      rxdfetap9hold_in(0) => '0',
      rxdfetap9ovrden_in(0) => '0',
      rxdfeuthold_in(0) => '0',
      rxdfeutovrden_in(0) => '0',
      rxdfevphold_in(0) => '0',
      rxdfevpovrden_in(0) => '0',
      rxdfevsen_in(0) => '0',
      rxdfexyden_in(0) => '1',
      rxdlybypass_in(0) => '1',
      rxdlyen_in(0) => '0',
      rxdlyovrden_in(0) => '0',
      rxdlysreset_in(0) => '0',
      rxdlysresetdone_out(0) => NLW_inst_rxdlysresetdone_out_UNCONNECTED(0),
      rxelecidle_out(0) => NLW_inst_rxelecidle_out_UNCONNECTED(0),
      rxelecidlemode_in(1 downto 0) => B"11",
      rxeqtraining_in(0) => '0',
      rxgearboxslip_in(0) => '0',
      rxheader_out(5 downto 0) => NLW_inst_rxheader_out_UNCONNECTED(5 downto 0),
      rxheadervalid_out(1 downto 0) => NLW_inst_rxheadervalid_out_UNCONNECTED(1 downto 0),
      rxlatclk_in(0) => '0',
      rxlfpstresetdet_out(0) => NLW_inst_rxlfpstresetdet_out_UNCONNECTED(0),
      rxlfpsu2lpexitdet_out(0) => NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED(0),
      rxlfpsu3wakedet_out(0) => NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED(0),
      rxlpmen_in(0) => '1',
      rxlpmgchold_in(0) => '0',
      rxlpmgcovrden_in(0) => '0',
      rxlpmhfhold_in(0) => '0',
      rxlpmhfovrden_in(0) => '0',
      rxlpmlfhold_in(0) => '0',
      rxlpmlfklovrden_in(0) => '0',
      rxlpmoshold_in(0) => '0',
      rxlpmosovrden_in(0) => '0',
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxmonitorout_out(7 downto 0) => NLW_inst_rxmonitorout_out_UNCONNECTED(7 downto 0),
      rxmonitorsel_in(1 downto 0) => B"00",
      rxoobreset_in(0) => '0',
      rxoscalreset_in(0) => '0',
      rxoshold_in(0) => '0',
      rxosintcfg_in(0) => '0',
      rxosintdone_out(0) => NLW_inst_rxosintdone_out_UNCONNECTED(0),
      rxosinten_in(0) => '0',
      rxosinthold_in(0) => '0',
      rxosintovrden_in(0) => '0',
      rxosintstarted_out(0) => NLW_inst_rxosintstarted_out_UNCONNECTED(0),
      rxosintstrobe_in(0) => '0',
      rxosintstrobedone_out(0) => NLW_inst_rxosintstrobedone_out_UNCONNECTED(0),
      rxosintstrobestarted_out(0) => NLW_inst_rxosintstrobestarted_out_UNCONNECTED(0),
      rxosinttestovrden_in(0) => '0',
      rxosovrden_in(0) => '0',
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkfabric_out(0) => NLW_inst_rxoutclkfabric_out_UNCONNECTED(0),
      rxoutclkpcs_out(0) => NLW_inst_rxoutclkpcs_out_UNCONNECTED(0),
      rxoutclksel_in(2 downto 0) => B"010",
      rxpcommaalignen_in(0) => '0',
      rxpcsreset_in(0) => '0',
      rxpd_in(1) => rxpd_in(1),
      rxpd_in(0) => '0',
      rxphalign_in(0) => '0',
      rxphaligndone_out(0) => NLW_inst_rxphaligndone_out_UNCONNECTED(0),
      rxphalignen_in(0) => '0',
      rxphalignerr_out(0) => NLW_inst_rxphalignerr_out_UNCONNECTED(0),
      rxphdlypd_in(0) => '1',
      rxphdlyreset_in(0) => '0',
      rxphovrden_in(0) => '0',
      rxpllclksel_in(1 downto 0) => B"00",
      rxpmareset_in(0) => '0',
      rxpmaresetdone_out(0) => NLW_inst_rxpmaresetdone_out_UNCONNECTED(0),
      rxpolarity_in(0) => '0',
      rxprbscntreset_in(0) => '0',
      rxprbserr_out(0) => NLW_inst_rxprbserr_out_UNCONNECTED(0),
      rxprbslocked_out(0) => NLW_inst_rxprbslocked_out_UNCONNECTED(0),
      rxprbssel_in(3 downto 0) => B"0000",
      rxprgdivresetdone_out(0) => NLW_inst_rxprgdivresetdone_out_UNCONNECTED(0),
      rxprogdivreset_in(0) => '0',
      rxqpien_in(0) => '0',
      rxqpisenn_out(0) => NLW_inst_rxqpisenn_out_UNCONNECTED(0),
      rxqpisenp_out(0) => NLW_inst_rxqpisenp_out_UNCONNECTED(0),
      rxrate_in(2 downto 0) => B"000",
      rxratedone_out(0) => NLW_inst_rxratedone_out_UNCONNECTED(0),
      rxratemode_in(0) => '0',
      rxrecclk0_sel_out(0) => NLW_inst_rxrecclk0_sel_out_UNCONNECTED(0),
      rxrecclk0sel_out(1 downto 0) => NLW_inst_rxrecclk0sel_out_UNCONNECTED(1 downto 0),
      rxrecclk1_sel_out(0) => NLW_inst_rxrecclk1_sel_out_UNCONNECTED(0),
      rxrecclk1sel_out(1 downto 0) => NLW_inst_rxrecclk1sel_out_UNCONNECTED(1 downto 0),
      rxrecclkout_out(0) => NLW_inst_rxrecclkout_out_UNCONNECTED(0),
      rxresetdone_out(0) => NLW_inst_rxresetdone_out_UNCONNECTED(0),
      rxslide_in(0) => '0',
      rxsliderdy_out(0) => NLW_inst_rxsliderdy_out_UNCONNECTED(0),
      rxslipdone_out(0) => NLW_inst_rxslipdone_out_UNCONNECTED(0),
      rxslipoutclk_in(0) => '0',
      rxslipoutclkrdy_out(0) => NLW_inst_rxslipoutclkrdy_out_UNCONNECTED(0),
      rxslippma_in(0) => '0',
      rxslippmardy_out(0) => NLW_inst_rxslippmardy_out_UNCONNECTED(0),
      rxstartofseq_out(1 downto 0) => NLW_inst_rxstartofseq_out_UNCONNECTED(1 downto 0),
      rxstatus_out(2 downto 0) => NLW_inst_rxstatus_out_UNCONNECTED(2 downto 0),
      rxsyncallin_in(0) => '0',
      rxsyncdone_out(0) => NLW_inst_rxsyncdone_out_UNCONNECTED(0),
      rxsyncin_in(0) => '0',
      rxsyncmode_in(0) => '0',
      rxsyncout_out(0) => NLW_inst_rxsyncout_out_UNCONNECTED(0),
      rxsysclksel_in(1 downto 0) => B"00",
      rxtermination_in(0) => '0',
      rxuserrdy_in(0) => '1',
      rxusrclk2_in(0) => '0',
      rxusrclk_in(0) => rxusrclk_in(0),
      rxvalid_out(0) => NLW_inst_rxvalid_out_UNCONNECTED(0),
      sdm0data_in(24 downto 0) => B"0000000000000000000000000",
      sdm0finalout_out(3 downto 0) => NLW_inst_sdm0finalout_out_UNCONNECTED(3 downto 0),
      sdm0reset_in(0) => '0',
      sdm0testdata_out(14 downto 0) => NLW_inst_sdm0testdata_out_UNCONNECTED(14 downto 0),
      sdm0toggle_in(0) => '0',
      sdm0width_in(1 downto 0) => B"00",
      sdm1data_in(24 downto 0) => B"0000000000000000000000000",
      sdm1finalout_out(3 downto 0) => NLW_inst_sdm1finalout_out_UNCONNECTED(3 downto 0),
      sdm1reset_in(0) => '0',
      sdm1testdata_out(14 downto 0) => NLW_inst_sdm1testdata_out_UNCONNECTED(14 downto 0),
      sdm1toggle_in(0) => '0',
      sdm1width_in(1 downto 0) => B"00",
      sigvalidclk_in(0) => '0',
      tcongpi_in(9 downto 0) => B"0000000000",
      tcongpo_out(9 downto 0) => NLW_inst_tcongpo_out_UNCONNECTED(9 downto 0),
      tconpowerup_in(0) => '0',
      tconreset_in(1 downto 0) => B"00",
      tconrsvdin1_in(1 downto 0) => B"00",
      tconrsvdout0_out(0) => NLW_inst_tconrsvdout0_out_UNCONNECTED(0),
      tstin_in(19 downto 0) => B"00000000000000000000",
      tx8b10bbypass_in(7 downto 0) => B"00000000",
      tx8b10ben_in(0) => '1',
      txbufdiffctrl_in(0) => '0',
      txbufstatus_out(1) => \^txbufstatus_out\(1),
      txbufstatus_out(0) => NLW_inst_txbufstatus_out_UNCONNECTED(0),
      txcomfinish_out(0) => NLW_inst_txcomfinish_out_UNCONNECTED(0),
      txcominit_in(0) => '0',
      txcomsas_in(0) => '0',
      txcomwake_in(0) => '0',
      txctrl0_in(15 downto 2) => B"00000000000000",
      txctrl0_in(1 downto 0) => txctrl0_in(1 downto 0),
      txctrl1_in(15 downto 2) => B"00000000000000",
      txctrl1_in(1 downto 0) => txctrl1_in(1 downto 0),
      txctrl2_in(7 downto 2) => B"000000",
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txdata_in(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      txdataextendrsvd_in(7 downto 0) => B"00000000",
      txdccdone_out(0) => NLW_inst_txdccdone_out_UNCONNECTED(0),
      txdccforcestart_in(0) => '0',
      txdccreset_in(0) => '0',
      txdeemph_in(1 downto 0) => B"00",
      txdetectrx_in(0) => '0',
      txdiffctrl_in(4 downto 0) => B"11000",
      txdiffpd_in(0) => '0',
      txdlybypass_in(0) => '1',
      txdlyen_in(0) => '0',
      txdlyhold_in(0) => '0',
      txdlyovrden_in(0) => '0',
      txdlysreset_in(0) => '0',
      txdlysresetdone_out(0) => NLW_inst_txdlysresetdone_out_UNCONNECTED(0),
      txdlyupdown_in(0) => '0',
      txelecidle_in(0) => txelecidle_in(0),
      txelforcestart_in(0) => '0',
      txheader_in(5 downto 0) => B"000000",
      txinhibit_in(0) => '0',
      txlatclk_in(0) => '0',
      txlfpstreset_in(0) => '0',
      txlfpsu2lpexit_in(0) => '0',
      txlfpsu3wake_in(0) => '0',
      txmaincursor_in(6 downto 0) => B"0000000",
      txmargin_in(2 downto 0) => B"000",
      txmuxdcdexhold_in(0) => '0',
      txmuxdcdorwren_in(0) => '0',
      txoneszeros_in(0) => '0',
      txoutclk_out(0) => txoutclk_out(0),
      txoutclkfabric_out(0) => NLW_inst_txoutclkfabric_out_UNCONNECTED(0),
      txoutclkpcs_out(0) => NLW_inst_txoutclkpcs_out_UNCONNECTED(0),
      txoutclksel_in(2 downto 0) => B"101",
      txpcsreset_in(0) => '0',
      txpd_in(1 downto 0) => B"00",
      txpdelecidlemode_in(0) => '0',
      txphalign_in(0) => '0',
      txphaligndone_out(0) => NLW_inst_txphaligndone_out_UNCONNECTED(0),
      txphalignen_in(0) => '0',
      txphdlypd_in(0) => '1',
      txphdlyreset_in(0) => '0',
      txphdlytstclk_in(0) => '0',
      txphinit_in(0) => '0',
      txphinitdone_out(0) => NLW_inst_txphinitdone_out_UNCONNECTED(0),
      txphovrden_in(0) => '0',
      txpippmen_in(0) => '0',
      txpippmovrden_in(0) => '0',
      txpippmpd_in(0) => '0',
      txpippmsel_in(0) => '0',
      txpippmstepsize_in(4 downto 0) => B"00000",
      txpisopd_in(0) => '0',
      txpllclksel_in(1 downto 0) => B"00",
      txpmareset_in(0) => '0',
      txpmaresetdone_out(0) => NLW_inst_txpmaresetdone_out_UNCONNECTED(0),
      txpolarity_in(0) => '0',
      txpostcursor_in(4 downto 0) => B"00000",
      txpostcursorinv_in(0) => '0',
      txprbsforceerr_in(0) => '0',
      txprbssel_in(3 downto 0) => B"0000",
      txprecursor_in(4 downto 0) => B"00000",
      txprecursorinv_in(0) => '0',
      txprgdivresetdone_out(0) => NLW_inst_txprgdivresetdone_out_UNCONNECTED(0),
      txprogdivreset_in(0) => '0',
      txqpibiasen_in(0) => '0',
      txqpisenn_out(0) => NLW_inst_txqpisenn_out_UNCONNECTED(0),
      txqpisenp_out(0) => NLW_inst_txqpisenp_out_UNCONNECTED(0),
      txqpistrongpdown_in(0) => '0',
      txqpiweakpup_in(0) => '0',
      txrate_in(2 downto 0) => B"000",
      txratedone_out(0) => NLW_inst_txratedone_out_UNCONNECTED(0),
      txratemode_in(0) => '0',
      txresetdone_out(0) => NLW_inst_txresetdone_out_UNCONNECTED(0),
      txsequence_in(6 downto 0) => B"0000000",
      txswing_in(0) => '0',
      txsyncallin_in(0) => '0',
      txsyncdone_out(0) => NLW_inst_txsyncdone_out_UNCONNECTED(0),
      txsyncin_in(0) => '0',
      txsyncmode_in(0) => '0',
      txsyncout_out(0) => NLW_inst_txsyncout_out_UNCONNECTED(0),
      txsysclksel_in(1 downto 0) => B"00",
      txuserrdy_in(0) => '1',
      txusrclk2_in(0) => '0',
      txusrclk_in(0) => '0',
      ubcfgstreamen_in(0) => '0',
      ubdaddr_out(0) => NLW_inst_ubdaddr_out_UNCONNECTED(0),
      ubden_out(0) => NLW_inst_ubden_out_UNCONNECTED(0),
      ubdi_out(0) => NLW_inst_ubdi_out_UNCONNECTED(0),
      ubdo_in(0) => '0',
      ubdrdy_in(0) => '0',
      ubdwe_out(0) => NLW_inst_ubdwe_out_UNCONNECTED(0),
      ubenable_in(0) => '0',
      ubgpi_in(0) => '0',
      ubintr_in(0) => '0',
      ubiolmbrst_in(0) => '0',
      ubmbrst_in(0) => '0',
      ubmdmcapture_in(0) => '0',
      ubmdmdbgrst_in(0) => '0',
      ubmdmdbgupdate_in(0) => '0',
      ubmdmregen_in(0) => '0',
      ubmdmshift_in(0) => '0',
      ubmdmsysrst_in(0) => '0',
      ubmdmtck_in(0) => '0',
      ubmdmtdi_in(0) => '0',
      ubmdmtdo_out(0) => NLW_inst_ubmdmtdo_out_UNCONNECTED(0),
      ubrsvdout_out(0) => NLW_inst_ubrsvdout_out_UNCONNECTED(0),
      ubtxuart_out(0) => NLW_inst_ubtxuart_out_UNCONNECTED(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_transceiver is
  port (
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchariscomma : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcharisk : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdisperr : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxnotintable : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbuferr : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rxdata_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    data_in : out STD_LOGIC;
    pma_reset_out : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gtrefclk_out : in STD_LOGIC;
    CLK : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC;
    powerdown : in STD_LOGIC;
    reset_sync5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    txchardispmode_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcharisk_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enablealign : in STD_LOGIC;
    \txdata_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_transceiver : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_transceiver";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_transceiver;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_transceiver is
  signal encommaalign_int : STD_LOGIC;
  signal gtwiz_reset_rx_done_out : STD_LOGIC;
  signal gtwiz_reset_rx_done_out_int : STD_LOGIC;
  signal gtwiz_reset_rx_done_out_int_reg : STD_LOGIC;
  signal gtwiz_reset_rx_done_out_int_reg0 : STD_LOGIC;
  signal gtwiz_reset_tx_done_out : STD_LOGIC;
  signal gtwiz_reset_tx_done_out_int_reg : STD_LOGIC;
  signal gtwiz_reset_tx_done_out_int_reg0 : STD_LOGIC;
  signal mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_117 : STD_LOGIC;
  signal mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_57 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal rxchariscomma_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxchariscomma_i_1_n_0 : STD_LOGIC;
  signal \rxchariscomma_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxcharisk_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxcharisk_i_1_n_0 : STD_LOGIC;
  signal \rxcharisk_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxclkcorcnt_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxclkcorcnt_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxclkcorcnt_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxctrl0_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxctrl1_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxctrl2_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxctrl3_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rxdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[7]_i_1_n_0\ : STD_LOGIC;
  signal rxdata_double : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxdata_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxdata_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxdisperr_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxdisperr_i_1_n_0 : STD_LOGIC;
  signal \rxdisperr_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxnotintable_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxnotintable_i_1_n_0 : STD_LOGIC;
  signal \rxnotintable_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxpowerdown : STD_LOGIC;
  signal rxpowerdown_double : STD_LOGIC;
  signal \rxpowerdown_reg__0\ : STD_LOGIC;
  signal toggle : STD_LOGIC;
  signal toggle_i_1_n_0 : STD_LOGIC;
  signal txbufstatus_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal txchardispmode_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispmode_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispmode_reg : STD_LOGIC;
  signal txchardispval_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispval_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispval_reg : STD_LOGIC;
  signal txcharisk_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txcharisk_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txcharisk_reg : STD_LOGIC;
  signal txdata_double : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal txpowerdown : STD_LOGIC;
  signal txpowerdown_double : STD_LOGIC;
  signal \txpowerdown_reg__0\ : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_cplllock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_drprdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_eyescandataerror_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbyterealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxcommadet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxprbserr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i : label is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt,mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top,{}";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i : label is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top,Vivado 2020.2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rxchariscomma_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of rxcharisk_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \rxdata[0]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \rxdata[1]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \rxdata[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rxdata[3]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rxdata[4]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \rxdata[5]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \rxdata[6]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \rxdata[7]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of rxdisperr_i_1 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of rxnotintable_i_1 : label is "soft_lutpair113";
begin
SYNC_ASYNC_RESET_GT_RX: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync
     port map (
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out,
      reset_out => gtwiz_reset_rx_done_out_int,
      rxuserclk2 => rxuserclk2
    );
SYNC_ASYNC_RESET_RX: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_0
     port map (
      SR(0) => SR(0),
      gtwiz_reset_rx_done_out_int_reg0 => gtwiz_reset_rx_done_out_int_reg0,
      reset_out => gtwiz_reset_rx_done_out_int,
      rxuserclk2 => rxuserclk2
    );
SYNC_ASYNC_RESET_TX: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_1
     port map (
      CLK => CLK,
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out,
      gtwiz_reset_tx_done_out_int_reg0 => gtwiz_reset_tx_done_out_int_reg0,
      reset_sync5_0(0) => reset_sync5(0)
    );
data_sync1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gtwiz_reset_tx_done_out,
      I1 => gtwiz_reset_rx_done_out,
      O => data_in
    );
gtwiz_reset_rx_done_out_int_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => gtwiz_reset_rx_done_out_int_reg0,
      Q => gtwiz_reset_rx_done_out_int_reg,
      R => '0'
    );
gtwiz_reset_tx_done_out_int_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_reset_tx_done_out_int_reg0,
      Q => gtwiz_reset_tx_done_out_int_reg,
      R => '0'
    );
mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt
     port map (
      cplllock_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_cplllock_out_UNCONNECTED(0),
      cpllrefclksel_in(2 downto 0) => B"001",
      dmonitorout_out(15 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_dmonitorout_out_UNCONNECTED(15 downto 0),
      drpaddr_in(9 downto 0) => B"0000000000",
      drpclk_in(0) => independent_clock_bufg,
      drpdi_in(15 downto 0) => B"0000000000000000",
      drpdo_out(15 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_drpdo_out_UNCONNECTED(15 downto 0),
      drpen_in(0) => '0',
      drprdy_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_drprdy_out_UNCONNECTED(0),
      drpwe_in(0) => '0',
      eyescandataerror_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_eyescandataerror_out_UNCONNECTED(0),
      eyescanreset_in(0) => '0',
      eyescantrigger_in(0) => '0',
      gthrxn_in(0) => rxn,
      gthrxp_in(0) => rxp,
      gthtxn_out(0) => txn,
      gthtxp_out(0) => txp,
      gtpowergood_out(0) => gtpowergood,
      gtrefclk0_in(0) => gtrefclk_out,
      gtrefclk1_in(0) => '0',
      gtwiz_reset_all_in(0) => pma_reset_out,
      gtwiz_reset_clk_freerun_in(0) => '0',
      gtwiz_reset_rx_cdr_stable_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_done_out_int_reg,
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out,
      gtwiz_reset_rx_pll_and_datapath_in(0) => '0',
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_done_out_int_reg,
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out,
      gtwiz_reset_tx_pll_and_datapath_in(0) => '0',
      gtwiz_userclk_rx_active_in(0) => '0',
      gtwiz_userclk_tx_active_in(0) => '1',
      gtwiz_userclk_tx_reset_in(0) => '0',
      gtwiz_userdata_rx_out(15 downto 0) => rxdata_int(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => txdata_int(15 downto 0),
      loopback_in(2 downto 0) => B"000",
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      pcsrsvdin_in(15 downto 0) => B"0000000000000000",
      rx8b10ben_in(0) => '1',
      rxbufreset_in(0) => '0',
      rxbufstatus_out(2) => mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_57,
      rxbufstatus_out(1 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbufstatus_out_UNCONNECTED(1 downto 0),
      rxbyteisaligned_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbyteisaligned_out_UNCONNECTED(0),
      rxbyterealign_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbyterealign_out_UNCONNECTED(0),
      rxcdrhold_in(0) => '0',
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_int(1 downto 0),
      rxcommadet_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxcommadet_out_UNCONNECTED(0),
      rxcommadeten_in(0) => '1',
      rxctrl0_out(15 downto 2) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl0_out_UNCONNECTED(15 downto 2),
      rxctrl0_out(1 downto 0) => rxctrl0_out(1 downto 0),
      rxctrl1_out(15 downto 2) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl1_out_UNCONNECTED(15 downto 2),
      rxctrl1_out(1 downto 0) => rxctrl1_out(1 downto 0),
      rxctrl2_out(7 downto 2) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl2_out_UNCONNECTED(7 downto 2),
      rxctrl2_out(1 downto 0) => rxctrl2_out(1 downto 0),
      rxctrl3_out(7 downto 2) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl3_out_UNCONNECTED(7 downto 2),
      rxctrl3_out(1 downto 0) => rxctrl3_out(1 downto 0),
      rxdfelpmreset_in(0) => '0',
      rxlpmen_in(0) => '1',
      rxmcommaalignen_in(0) => encommaalign_int,
      rxoutclk_out(0) => rxoutclk_out(0),
      rxpcommaalignen_in(0) => '0',
      rxpcsreset_in(0) => '0',
      rxpd_in(1) => rxpowerdown,
      rxpd_in(0) => '0',
      rxpmareset_in(0) => '0',
      rxpmaresetdone_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxpmaresetdone_out_UNCONNECTED(0),
      rxpolarity_in(0) => '0',
      rxprbscntreset_in(0) => '0',
      rxprbserr_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxprbserr_out_UNCONNECTED(0),
      rxprbssel_in(3 downto 0) => B"0000",
      rxrate_in(2 downto 0) => B"000",
      rxresetdone_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxresetdone_out_UNCONNECTED(0),
      rxusrclk2_in(0) => '0',
      rxusrclk_in(0) => CLK,
      tx8b10ben_in(0) => '1',
      txbufstatus_out(1) => mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_117,
      txbufstatus_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txbufstatus_out_UNCONNECTED(0),
      txctrl0_in(15 downto 2) => B"00000000000000",
      txctrl0_in(1 downto 0) => txchardispval_int(1 downto 0),
      txctrl1_in(15 downto 2) => B"00000000000000",
      txctrl1_in(1 downto 0) => txchardispmode_int(1 downto 0),
      txctrl2_in(7 downto 2) => B"000000",
      txctrl2_in(1 downto 0) => txcharisk_int(1 downto 0),
      txdiffctrl_in(4 downto 0) => B"11000",
      txelecidle_in(0) => txpowerdown,
      txinhibit_in(0) => '0',
      txoutclk_out(0) => txoutclk_out(0),
      txpcsreset_in(0) => '0',
      txpd_in(1 downto 0) => B"00",
      txpmareset_in(0) => '0',
      txpmaresetdone_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txpmaresetdone_out_UNCONNECTED(0),
      txpolarity_in(0) => '0',
      txpostcursor_in(4 downto 0) => B"00000",
      txprbsforceerr_in(0) => '0',
      txprbssel_in(3 downto 0) => B"0000",
      txprecursor_in(4 downto 0) => B"00000",
      txprgdivresetdone_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txprgdivresetdone_out_UNCONNECTED(0),
      txresetdone_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txresetdone_out_UNCONNECTED(0),
      txusrclk2_in(0) => '0',
      txusrclk_in(0) => '0'
    );
reclock_encommaalign: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_2
     port map (
      enablealign => enablealign,
      reset_out => encommaalign_int,
      userclk2 => userclk2
    );
rxbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => p_0_in,
      Q => rxbufstatus(0),
      R => '0'
    );
\rxbufstatus_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_57,
      Q => p_0_in,
      R => '0'
    );
\rxchariscomma_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxchariscomma_reg__0\(0),
      Q => rxchariscomma_double(0),
      R => SR(0)
    );
\rxchariscomma_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxchariscomma_reg__0\(1),
      Q => rxchariscomma_double(1),
      R => SR(0)
    );
rxchariscomma_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxchariscomma_double(1),
      I1 => toggle,
      I2 => rxchariscomma_double(0),
      O => rxchariscomma_i_1_n_0
    );
rxchariscomma_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxchariscomma_i_1_n_0,
      Q => rxchariscomma(0),
      R => SR(0)
    );
\rxchariscomma_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl2_out(0),
      Q => \rxchariscomma_reg__0\(0),
      R => '0'
    );
\rxchariscomma_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl2_out(1),
      Q => \rxchariscomma_reg__0\(1),
      R => '0'
    );
\rxcharisk_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxcharisk_reg__0\(0),
      Q => rxcharisk_double(0),
      R => SR(0)
    );
\rxcharisk_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxcharisk_reg__0\(1),
      Q => rxcharisk_double(1),
      R => SR(0)
    );
rxcharisk_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxcharisk_double(1),
      I1 => toggle,
      I2 => rxcharisk_double(0),
      O => rxcharisk_i_1_n_0
    );
rxcharisk_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxcharisk_i_1_n_0,
      Q => rxcharisk(0),
      R => SR(0)
    );
\rxcharisk_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl0_out(0),
      Q => \rxcharisk_reg__0\(0),
      R => '0'
    );
\rxcharisk_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl0_out(1),
      Q => \rxcharisk_reg__0\(1),
      R => '0'
    );
\rxclkcorcnt_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxclkcorcnt_reg(0),
      Q => rxclkcorcnt_double(0),
      R => SR(0)
    );
\rxclkcorcnt_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxclkcorcnt_reg(1),
      Q => rxclkcorcnt_double(1),
      R => SR(0)
    );
\rxclkcorcnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxclkcorcnt_double(0),
      Q => Q(0),
      R => SR(0)
    );
\rxclkcorcnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxclkcorcnt_double(1),
      Q => Q(1),
      R => SR(0)
    );
\rxclkcorcnt_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxclkcorcnt_int(0),
      Q => rxclkcorcnt_reg(0),
      R => '0'
    );
\rxclkcorcnt_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxclkcorcnt_int(1),
      Q => rxclkcorcnt_reg(1),
      R => '0'
    );
\rxdata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(8),
      I1 => toggle,
      I2 => rxdata_double(0),
      O => \rxdata[0]_i_1_n_0\
    );
\rxdata[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(9),
      I1 => toggle,
      I2 => rxdata_double(1),
      O => \rxdata[1]_i_1_n_0\
    );
\rxdata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(10),
      I1 => toggle,
      I2 => rxdata_double(2),
      O => \rxdata[2]_i_1_n_0\
    );
\rxdata[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(11),
      I1 => toggle,
      I2 => rxdata_double(3),
      O => \rxdata[3]_i_1_n_0\
    );
\rxdata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(12),
      I1 => toggle,
      I2 => rxdata_double(4),
      O => \rxdata[4]_i_1_n_0\
    );
\rxdata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(13),
      I1 => toggle,
      I2 => rxdata_double(5),
      O => \rxdata[5]_i_1_n_0\
    );
\rxdata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(14),
      I1 => toggle,
      I2 => rxdata_double(6),
      O => \rxdata[6]_i_1_n_0\
    );
\rxdata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(15),
      I1 => toggle,
      I2 => rxdata_double(7),
      O => \rxdata[7]_i_1_n_0\
    );
\rxdata_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(0),
      Q => rxdata_double(0),
      R => SR(0)
    );
\rxdata_double_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(10),
      Q => rxdata_double(10),
      R => SR(0)
    );
\rxdata_double_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(11),
      Q => rxdata_double(11),
      R => SR(0)
    );
\rxdata_double_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(12),
      Q => rxdata_double(12),
      R => SR(0)
    );
\rxdata_double_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(13),
      Q => rxdata_double(13),
      R => SR(0)
    );
\rxdata_double_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(14),
      Q => rxdata_double(14),
      R => SR(0)
    );
\rxdata_double_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(15),
      Q => rxdata_double(15),
      R => SR(0)
    );
\rxdata_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(1),
      Q => rxdata_double(1),
      R => SR(0)
    );
\rxdata_double_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(2),
      Q => rxdata_double(2),
      R => SR(0)
    );
\rxdata_double_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(3),
      Q => rxdata_double(3),
      R => SR(0)
    );
\rxdata_double_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(4),
      Q => rxdata_double(4),
      R => SR(0)
    );
\rxdata_double_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(5),
      Q => rxdata_double(5),
      R => SR(0)
    );
\rxdata_double_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(6),
      Q => rxdata_double(6),
      R => SR(0)
    );
\rxdata_double_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(7),
      Q => rxdata_double(7),
      R => SR(0)
    );
\rxdata_double_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(8),
      Q => rxdata_double(8),
      R => SR(0)
    );
\rxdata_double_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(9),
      Q => rxdata_double(9),
      R => SR(0)
    );
\rxdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[0]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(0),
      R => SR(0)
    );
\rxdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[1]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(1),
      R => SR(0)
    );
\rxdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[2]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(2),
      R => SR(0)
    );
\rxdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[3]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(3),
      R => SR(0)
    );
\rxdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[4]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(4),
      R => SR(0)
    );
\rxdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[5]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(5),
      R => SR(0)
    );
\rxdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[6]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(6),
      R => SR(0)
    );
\rxdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[7]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(7),
      R => SR(0)
    );
\rxdata_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(0),
      Q => rxdata_reg(0),
      R => '0'
    );
\rxdata_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(10),
      Q => rxdata_reg(10),
      R => '0'
    );
\rxdata_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(11),
      Q => rxdata_reg(11),
      R => '0'
    );
\rxdata_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(12),
      Q => rxdata_reg(12),
      R => '0'
    );
\rxdata_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(13),
      Q => rxdata_reg(13),
      R => '0'
    );
\rxdata_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(14),
      Q => rxdata_reg(14),
      R => '0'
    );
\rxdata_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(15),
      Q => rxdata_reg(15),
      R => '0'
    );
\rxdata_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(1),
      Q => rxdata_reg(1),
      R => '0'
    );
\rxdata_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(2),
      Q => rxdata_reg(2),
      R => '0'
    );
\rxdata_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(3),
      Q => rxdata_reg(3),
      R => '0'
    );
\rxdata_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(4),
      Q => rxdata_reg(4),
      R => '0'
    );
\rxdata_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(5),
      Q => rxdata_reg(5),
      R => '0'
    );
\rxdata_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(6),
      Q => rxdata_reg(6),
      R => '0'
    );
\rxdata_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(7),
      Q => rxdata_reg(7),
      R => '0'
    );
\rxdata_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(8),
      Q => rxdata_reg(8),
      R => '0'
    );
\rxdata_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(9),
      Q => rxdata_reg(9),
      R => '0'
    );
\rxdisperr_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxdisperr_reg__0\(0),
      Q => rxdisperr_double(0),
      R => SR(0)
    );
\rxdisperr_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxdisperr_reg__0\(1),
      Q => rxdisperr_double(1),
      R => SR(0)
    );
rxdisperr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdisperr_double(1),
      I1 => toggle,
      I2 => rxdisperr_double(0),
      O => rxdisperr_i_1_n_0
    );
rxdisperr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxdisperr_i_1_n_0,
      Q => rxdisperr(0),
      R => SR(0)
    );
\rxdisperr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl1_out(0),
      Q => \rxdisperr_reg__0\(0),
      R => '0'
    );
\rxdisperr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl1_out(1),
      Q => \rxdisperr_reg__0\(1),
      R => '0'
    );
\rxnotintable_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxnotintable_reg__0\(0),
      Q => rxnotintable_double(0),
      R => SR(0)
    );
\rxnotintable_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxnotintable_reg__0\(1),
      Q => rxnotintable_double(1),
      R => SR(0)
    );
rxnotintable_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxnotintable_double(1),
      I1 => toggle,
      I2 => rxnotintable_double(0),
      O => rxnotintable_i_1_n_0
    );
rxnotintable_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxnotintable_i_1_n_0,
      Q => rxnotintable(0),
      R => SR(0)
    );
\rxnotintable_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl3_out(0),
      Q => \rxnotintable_reg__0\(0),
      R => '0'
    );
\rxnotintable_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl3_out(1),
      Q => \rxnotintable_reg__0\(1),
      R => '0'
    );
rxpowerdown_double_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => powerdown,
      Q => rxpowerdown_double,
      R => '0'
    );
rxpowerdown_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rxpowerdown_reg__0\,
      Q => rxpowerdown,
      R => '0'
    );
rxpowerdown_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => rxpowerdown_double,
      Q => \rxpowerdown_reg__0\,
      R => SR(0)
    );
toggle_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => toggle,
      O => toggle_i_1_n_0
    );
toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => toggle_i_1_n_0,
      Q => toggle,
      R => '0'
    );
txbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txbufstatus_reg(1),
      Q => txbuferr,
      R => '0'
    );
\txbufstatus_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_117,
      Q => txbufstatus_reg(1),
      R => '0'
    );
\txchardispmode_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispmode_reg,
      Q => txchardispmode_double(0),
      R => reset_sync5(0)
    );
\txchardispmode_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispmode_reg_reg_0(0),
      Q => txchardispmode_double(1),
      R => reset_sync5(0)
    );
\txchardispmode_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txchardispmode_double(0),
      Q => txchardispmode_int(0),
      R => '0'
    );
\txchardispmode_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txchardispmode_double(1),
      Q => txchardispmode_int(1),
      R => '0'
    );
txchardispmode_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txchardispmode_reg_reg_0(0),
      Q => txchardispmode_reg,
      R => reset_sync5(0)
    );
\txchardispval_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispval_reg,
      Q => txchardispval_double(0),
      R => reset_sync5(0)
    );
\txchardispval_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => D(0),
      Q => txchardispval_double(1),
      R => reset_sync5(0)
    );
\txchardispval_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txchardispval_double(0),
      Q => txchardispval_int(0),
      R => '0'
    );
\txchardispval_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txchardispval_double(1),
      Q => txchardispval_int(1),
      R => '0'
    );
txchardispval_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => D(0),
      Q => txchardispval_reg,
      R => reset_sync5(0)
    );
\txcharisk_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txcharisk_reg,
      Q => txcharisk_double(0),
      R => reset_sync5(0)
    );
\txcharisk_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txcharisk_reg_reg_0(0),
      Q => txcharisk_double(1),
      R => reset_sync5(0)
    );
\txcharisk_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcharisk_double(0),
      Q => txcharisk_int(0),
      R => '0'
    );
\txcharisk_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcharisk_double(1),
      Q => txcharisk_int(1),
      R => '0'
    );
txcharisk_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txcharisk_reg_reg_0(0),
      Q => txcharisk_reg,
      R => reset_sync5(0)
    );
\txdata_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(0),
      Q => txdata_double(0),
      R => reset_sync5(0)
    );
\txdata_double_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(2),
      Q => txdata_double(10),
      R => reset_sync5(0)
    );
\txdata_double_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(3),
      Q => txdata_double(11),
      R => reset_sync5(0)
    );
\txdata_double_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(4),
      Q => txdata_double(12),
      R => reset_sync5(0)
    );
\txdata_double_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(5),
      Q => txdata_double(13),
      R => reset_sync5(0)
    );
\txdata_double_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(6),
      Q => txdata_double(14),
      R => reset_sync5(0)
    );
\txdata_double_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(7),
      Q => txdata_double(15),
      R => reset_sync5(0)
    );
\txdata_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(1),
      Q => txdata_double(1),
      R => reset_sync5(0)
    );
\txdata_double_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(2),
      Q => txdata_double(2),
      R => reset_sync5(0)
    );
\txdata_double_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(3),
      Q => txdata_double(3),
      R => reset_sync5(0)
    );
\txdata_double_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(4),
      Q => txdata_double(4),
      R => reset_sync5(0)
    );
\txdata_double_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(5),
      Q => txdata_double(5),
      R => reset_sync5(0)
    );
\txdata_double_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(6),
      Q => txdata_double(6),
      R => reset_sync5(0)
    );
\txdata_double_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(7),
      Q => txdata_double(7),
      R => reset_sync5(0)
    );
\txdata_double_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(0),
      Q => txdata_double(8),
      R => reset_sync5(0)
    );
\txdata_double_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(1),
      Q => txdata_double(9),
      R => reset_sync5(0)
    );
\txdata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(0),
      Q => txdata_int(0),
      R => '0'
    );
\txdata_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(10),
      Q => txdata_int(10),
      R => '0'
    );
\txdata_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(11),
      Q => txdata_int(11),
      R => '0'
    );
\txdata_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(12),
      Q => txdata_int(12),
      R => '0'
    );
\txdata_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(13),
      Q => txdata_int(13),
      R => '0'
    );
\txdata_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(14),
      Q => txdata_int(14),
      R => '0'
    );
\txdata_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(15),
      Q => txdata_int(15),
      R => '0'
    );
\txdata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(1),
      Q => txdata_int(1),
      R => '0'
    );
\txdata_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(2),
      Q => txdata_int(2),
      R => '0'
    );
\txdata_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(3),
      Q => txdata_int(3),
      R => '0'
    );
\txdata_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(4),
      Q => txdata_int(4),
      R => '0'
    );
\txdata_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(5),
      Q => txdata_int(5),
      R => '0'
    );
\txdata_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(6),
      Q => txdata_int(6),
      R => '0'
    );
\txdata_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(7),
      Q => txdata_int(7),
      R => '0'
    );
\txdata_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(8),
      Q => txdata_int(8),
      R => '0'
    );
\txdata_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(9),
      Q => txdata_int(9),
      R => '0'
    );
\txdata_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(0),
      Q => txdata_reg(0),
      R => reset_sync5(0)
    );
\txdata_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(1),
      Q => txdata_reg(1),
      R => reset_sync5(0)
    );
\txdata_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(2),
      Q => txdata_reg(2),
      R => reset_sync5(0)
    );
\txdata_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(3),
      Q => txdata_reg(3),
      R => reset_sync5(0)
    );
\txdata_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(4),
      Q => txdata_reg(4),
      R => reset_sync5(0)
    );
\txdata_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(5),
      Q => txdata_reg(5),
      R => reset_sync5(0)
    );
\txdata_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(6),
      Q => txdata_reg(6),
      R => reset_sync5(0)
    );
\txdata_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(7),
      Q => txdata_reg(7),
      R => reset_sync5(0)
    );
txpowerdown_double_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => \txpowerdown_reg__0\,
      Q => txpowerdown_double,
      R => reset_sync5(0)
    );
txpowerdown_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => txpowerdown_double,
      Q => txpowerdown,
      R => '0'
    );
txpowerdown_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => powerdown,
      Q => \txpowerdown_reg__0\,
      R => reset_sync5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_block is
  port (
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 6 downto 0 );
    resetdone : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pma_reset_out : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 2 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gtrefclk_out : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_block : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_block";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_block;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_block is
  signal enablealign : STD_LOGIC;
  signal mgt_rx_reset : STD_LOGIC;
  signal mgt_tx_reset : STD_LOGIC;
  signal powerdown : STD_LOGIC;
  signal \^resetdone\ : STD_LOGIC;
  signal resetdone_i : STD_LOGIC;
  signal rxbufstatus : STD_LOGIC_VECTOR ( 1 to 1 );
  signal rxchariscomma : STD_LOGIC;
  signal rxcharisk : STD_LOGIC;
  signal rxclkcorcnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxdisperr : STD_LOGIC;
  signal rxnotintable : STD_LOGIC;
  signal txbuferr : STD_LOGIC;
  signal txchardispmode : STD_LOGIC;
  signal txchardispval : STD_LOGIC;
  signal txcharisk : STD_LOGIC;
  signal txdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_an_enable_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_an_interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_den_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_dwe_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_req_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_en_cdet_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_ewrap_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_loc_ref_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_mdio_out_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_mdio_tri_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_daddr_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_di_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_correction_timer_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_ns_field_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_s_field_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_speed_selection_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 7 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_tx_code_group_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute B_SHIFTER_ADDR : string;
  attribute B_SHIFTER_ADDR of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "10'b1001010000";
  attribute C_1588 : integer;
  attribute C_1588 of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is 0;
  attribute C_2_5G : string;
  attribute C_2_5G of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_COMPONENT_NAME : string;
  attribute C_COMPONENT_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0";
  attribute C_DYNAMIC_SWITCHING : string;
  attribute C_DYNAMIC_SWITCHING of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_ELABORATION_TRANSIENT_DIR : string;
  attribute C_ELABORATION_TRANSIENT_DIR of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "BlankString";
  attribute C_FAMILY : string;
  attribute C_FAMILY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "zynquplus";
  attribute C_HAS_AN : string;
  attribute C_HAS_AN of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_HAS_AXIL : string;
  attribute C_HAS_AXIL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_HAS_MDIO : string;
  attribute C_HAS_MDIO of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_HAS_TEMAC : string;
  attribute C_HAS_TEMAC of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "TRUE";
  attribute C_IS_SGMII : string;
  attribute C_IS_SGMII of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_RX_GMII_CLK : string;
  attribute C_RX_GMII_CLK of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "TXOUTCLK";
  attribute C_SGMII_FABRIC_BUFFER : string;
  attribute C_SGMII_FABRIC_BUFFER of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "TRUE";
  attribute C_SGMII_PHY_MODE : string;
  attribute C_SGMII_PHY_MODE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_USE_LVDS : string;
  attribute C_USE_LVDS of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_USE_TBI : string;
  attribute C_USE_TBI of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_USE_TRANSCEIVER : string;
  attribute C_USE_TRANSCEIVER of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "TRUE";
  attribute GT_RX_BYTE_WIDTH : integer;
  attribute GT_RX_BYTE_WIDTH of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "soft";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "true";
begin
  resetdone <= \^resetdone\;
mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gig_ethernet_pcs_pma_v16_2_1
     port map (
      an_adv_config_val => '0',
      an_adv_config_vector(15 downto 0) => B"0000000000000000",
      an_enable => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_an_enable_UNCONNECTED,
      an_interrupt => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_an_interrupt_UNCONNECTED,
      an_restart_config => '0',
      basex_or_sgmii => '0',
      configuration_valid => '0',
      configuration_vector(4) => '0',
      configuration_vector(3 downto 1) => configuration_vector(2 downto 0),
      configuration_vector(0) => '0',
      correction_timer(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      dcm_locked => '1',
      drp_daddr(9 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_daddr_UNCONNECTED(9 downto 0),
      drp_dclk => '0',
      drp_den => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_den_UNCONNECTED,
      drp_di(15 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_di_UNCONNECTED(15 downto 0),
      drp_do(15 downto 0) => B"0000000000000000",
      drp_drdy => '0',
      drp_dwe => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_dwe_UNCONNECTED,
      drp_gnt => '0',
      drp_req => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_req_UNCONNECTED,
      en_cdet => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_en_cdet_UNCONNECTED,
      enablealign => enablealign,
      ewrap => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_ewrap_UNCONNECTED,
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gtx_clk => '0',
      link_timer_basex(9 downto 0) => B"0000000000",
      link_timer_sgmii(9 downto 0) => B"0000000000",
      link_timer_value(9 downto 0) => B"0000000000",
      loc_ref => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_loc_ref_UNCONNECTED,
      mdc => '0',
      mdio_in => '0',
      mdio_out => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_mdio_out_UNCONNECTED,
      mdio_tri => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_mdio_tri_UNCONNECTED,
      mgt_rx_reset => mgt_rx_reset,
      mgt_tx_reset => mgt_tx_reset,
      phyad(4 downto 0) => B"00000",
      pma_rx_clk0 => '0',
      pma_rx_clk1 => '0',
      powerdown => powerdown,
      reset => pma_reset_out,
      reset_done => \^resetdone\,
      rx_code_group0(9 downto 0) => B"0000000000",
      rx_code_group1(9 downto 0) => B"0000000000",
      rx_gt_nominal_latency(15 downto 0) => B"0000000011011000",
      rxbufstatus(1) => rxbufstatus(1),
      rxbufstatus(0) => '0',
      rxchariscomma(0) => rxchariscomma,
      rxcharisk(0) => rxcharisk,
      rxclkcorcnt(2) => '0',
      rxclkcorcnt(1 downto 0) => rxclkcorcnt(1 downto 0),
      rxdata(7 downto 0) => rxdata(7 downto 0),
      rxdisperr(0) => rxdisperr,
      rxnotintable(0) => rxnotintable,
      rxphy_correction_timer(63 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_correction_timer_UNCONNECTED(63 downto 0),
      rxphy_ns_field(31 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_ns_field_UNCONNECTED(31 downto 0),
      rxphy_s_field(47 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_s_field_UNCONNECTED(47 downto 0),
      rxrecclk => '0',
      rxrundisp(0) => '0',
      s_axi_aclk => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arready => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_arready_UNCONNECTED,
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awready => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => '0',
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(31 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_resetn => '0',
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wready => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_wready_UNCONNECTED,
      s_axi_wvalid => '0',
      signal_detect => signal_detect,
      speed_is_100 => '0',
      speed_is_10_100 => '0',
      speed_selection(1 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_speed_selection_UNCONNECTED(1 downto 0),
      status_vector(15 downto 7) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_status_vector_UNCONNECTED(15 downto 7),
      status_vector(6 downto 0) => status_vector(6 downto 0),
      systemtimer_ns_field(31 downto 0) => B"00000000000000000000000000000000",
      systemtimer_s_field(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      tx_code_group(9 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_tx_code_group_UNCONNECTED(9 downto 0),
      txbuferr => txbuferr,
      txchardispmode => txchardispmode,
      txchardispval => txchardispval,
      txcharisk => txcharisk,
      txdata(7 downto 0) => txdata(7 downto 0),
      userclk => '0',
      userclk2 => userclk2
    );
sync_block_reset_done: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sync_block
     port map (
      data_in => resetdone_i,
      resetdone => \^resetdone\,
      userclk2 => userclk2
    );
transceiver_inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_transceiver
     port map (
      CLK => CLK,
      D(0) => txchardispval,
      Q(1 downto 0) => rxclkcorcnt(1 downto 0),
      SR(0) => mgt_rx_reset,
      data_in => resetdone_i,
      enablealign => enablealign,
      gtpowergood => gtpowergood,
      gtrefclk_out => gtrefclk_out,
      independent_clock_bufg => independent_clock_bufg,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      pma_reset_out => pma_reset_out,
      powerdown => powerdown,
      reset_sync5(0) => mgt_tx_reset,
      rxbufstatus(0) => rxbufstatus(1),
      rxchariscomma(0) => rxchariscomma,
      rxcharisk(0) => rxcharisk,
      \rxdata_reg[7]_0\(7 downto 0) => rxdata(7 downto 0),
      rxdisperr(0) => rxdisperr,
      rxn => rxn,
      rxnotintable(0) => rxnotintable,
      rxoutclk_out(0) => rxoutclk_out(0),
      rxp => rxp,
      rxuserclk2 => rxuserclk2,
      txbuferr => txbuferr,
      txchardispmode_reg_reg_0(0) => txchardispmode,
      txcharisk_reg_reg_0(0) => txcharisk,
      \txdata_reg_reg[7]_0\(7 downto 0) => txdata(7 downto 0),
      txn => txn,
      txoutclk_out(0) => txoutclk_out(0),
      txp => txp,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support is
  port (
    gtrefclk_p : in STD_LOGIC;
    gtrefclk_n : in STD_LOGIC;
    gtrefclk_out : out STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    userclk_out : out STD_LOGIC;
    userclk2_out : out STD_LOGIC;
    rxuserclk_out : out STD_LOGIC;
    rxuserclk2_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    pma_reset_out : out STD_LOGIC;
    mmcm_locked_out : out STD_LOGIC;
    resetdone : out STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    signal_detect : in STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support : entity is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support";
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support is
  signal \<const0>\ : STD_LOGIC;
  signal \^gtrefclk_out\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal \^pma_reset_out\ : STD_LOGIC;
  signal rxoutclk : STD_LOGIC;
  signal \^rxuserclk2_out\ : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal txoutclk : STD_LOGIC;
  signal \^userclk2_out\ : STD_LOGIC;
  signal \^userclk_out\ : STD_LOGIC;
begin
  gtrefclk_out <= \^gtrefclk_out\;
  mmcm_locked_out <= \<const0>\;
  pma_reset_out <= \^pma_reset_out\;
  rxuserclk2_out <= \^rxuserclk2_out\;
  rxuserclk_out <= \^rxuserclk2_out\;
  status_vector(15) <= \<const0>\;
  status_vector(14) <= \<const0>\;
  status_vector(13) <= \<const0>\;
  status_vector(12) <= \<const0>\;
  status_vector(11) <= \<const0>\;
  status_vector(10) <= \<const0>\;
  status_vector(9) <= \<const0>\;
  status_vector(8) <= \<const0>\;
  status_vector(7) <= \<const0>\;
  status_vector(6 downto 0) <= \^status_vector\(6 downto 0);
  userclk2_out <= \^userclk2_out\;
  userclk_out <= \^userclk_out\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
core_clocking_i: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_clocking
     port map (
      gtrefclk_n => gtrefclk_n,
      gtrefclk_out => \^gtrefclk_out\,
      gtrefclk_p => gtrefclk_p,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      rxoutclk => rxoutclk,
      rxuserclk2 => \^rxuserclk2_out\,
      txoutclk => txoutclk,
      userclk => \^userclk_out\,
      userclk2 => \^userclk2_out\
    );
core_resets_i: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_resets
     port map (
      independent_clock_bufg => independent_clock_bufg,
      pma_reset_out => \^pma_reset_out\,
      reset => reset
    );
pcs_pma_block_i: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_block
     port map (
      CLK => \^userclk_out\,
      configuration_vector(2 downto 0) => configuration_vector(3 downto 1),
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gtpowergood => gtpowergood,
      gtrefclk_out => \^gtrefclk_out\,
      independent_clock_bufg => independent_clock_bufg,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      pma_reset_out => \^pma_reset_out\,
      resetdone => resetdone,
      rxn => rxn,
      rxoutclk_out(0) => rxoutclk,
      rxp => rxp,
      rxuserclk2 => \^rxuserclk2_out\,
      signal_detect => signal_detect,
      status_vector(6 downto 0) => \^status_vector\(6 downto 0),
      txn => txn,
      txoutclk_out(0) => txoutclk,
      txp => txp,
      userclk2 => \^userclk2_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mopshub_readout_bd_gig_ethernet_pcs_pma_0_0 is
  port (
    gtrefclk_p : in STD_LOGIC;
    gtrefclk_n : in STD_LOGIC;
    gtrefclk_out : out STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    resetdone : out STD_LOGIC;
    userclk_out : out STD_LOGIC;
    userclk2_out : out STD_LOGIC;
    rxuserclk_out : out STD_LOGIC;
    rxuserclk2_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    pma_reset_out : out STD_LOGIC;
    mmcm_locked_out : out STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    signal_detect : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0 : entity is true;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0 : entity is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0 : entity is 0;
end mopshub_readout_bd_gig_ethernet_pcs_pma_0_0;

architecture STRUCTURE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_mmcm_locked_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 7 );
  attribute EXAMPLE_SIMULATION of inst : label is 0;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of inst : label is "gig_ethernet_pcs_pma_v16_2_1,Vivado 2020.2";
  attribute downgradeipidentifiedwarnings of inst : label is "yes";
begin
  mmcm_locked_out <= \<const1>\;
  status_vector(15) <= \<const0>\;
  status_vector(14) <= \<const0>\;
  status_vector(13) <= \<const0>\;
  status_vector(12) <= \<const0>\;
  status_vector(11) <= \<const0>\;
  status_vector(10) <= \<const0>\;
  status_vector(9) <= \<const0>\;
  status_vector(8) <= \<const0>\;
  status_vector(7) <= \<const0>\;
  status_vector(6 downto 0) <= \^status_vector\(6 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support
     port map (
      configuration_vector(4) => '0',
      configuration_vector(3 downto 1) => configuration_vector(3 downto 1),
      configuration_vector(0) => '0',
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gtpowergood => gtpowergood,
      gtrefclk_n => gtrefclk_n,
      gtrefclk_out => gtrefclk_out,
      gtrefclk_p => gtrefclk_p,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked_out => NLW_inst_mmcm_locked_out_UNCONNECTED,
      pma_reset_out => pma_reset_out,
      reset => reset,
      resetdone => resetdone,
      rxn => rxn,
      rxp => rxp,
      rxuserclk2_out => rxuserclk2_out,
      rxuserclk_out => rxuserclk_out,
      signal_detect => signal_detect,
      status_vector(15 downto 7) => NLW_inst_status_vector_UNCONNECTED(15 downto 7),
      status_vector(6 downto 0) => \^status_vector\(6 downto 0),
      txn => txn,
      txp => txp,
      userclk2_out => userclk2_out,
      userclk_out => userclk_out
    );
end STRUCTURE;
