.ALIASES
V_V1            V1(+=PWL1 -=0 ) CN @TRANSIENT ANALYSIS AND FOURIER
+ANALYSIS.Piecewise_linear_signal_source(sch_1):INS1474@SOURCE.VPWL.Normal(chips)
V_V2            V2(+=PWL2 -=0 ) CN @TRANSIENT ANALYSIS AND FOURIER
+ANALYSIS.Piecewise_linear_signal_source(sch_1):INS1646@SOURCE.VPWL.Normal(chips)
_    _(PWL1=PWL1)
_    _(PWL2=PWL2)
.ENDALIASES
