Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Nov 10 11:14:02 2016
| Host         : 2010-5 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file toplevel_timing_summary_routed.rpt -rpx toplevel_timing_summary_routed.rpx
| Design       : toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: LEDdisplay0/Counter_Signal_reg[14]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock_divider0/count_reg[24]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.183        0.000                      0                   40        0.308        0.000                      0                   40        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.183        0.000                      0                   40        0.308        0.000                      0                   40        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.183ns  (required time - arrival time)
  Source:                 clock_divider0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider0/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 1.979ns (69.214%)  route 0.880ns (30.786%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.632     5.153    clock_divider0/clk_IBUF_BUFG
    SLICE_X60Y13         FDRE                                         r  clock_divider0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  clock_divider0/count_reg[1]/Q
                         net (fo=1, routed)           0.880     6.552    clock_divider0/count_reg_n_0_[1]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.209 r  clock_divider0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    clock_divider0/count_reg[0]_i_1_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  clock_divider0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    clock_divider0/count_reg[4]_i_1_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.443 r  clock_divider0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.443    clock_divider0/count_reg[8]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.560 r  clock_divider0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.560    clock_divider0/count_reg[12]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.677 r  clock_divider0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.677    clock_divider0/count_reg[16]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.794 r  clock_divider0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.794    clock_divider0/count_reg[20]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.013 r  clock_divider0/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.013    clock_divider0/count_reg[24]_i_1_n_7
    SLICE_X60Y19         FDRE                                         r  clock_divider0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.507    14.848    clock_divider0/clk_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  clock_divider0/count_reg[24]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y19         FDRE (Setup_fdre_C_D)        0.109    15.196    clock_divider0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -8.013    
  -------------------------------------------------------------------
                         slack                                  7.183    

Slack (MET) :             7.197ns  (required time - arrival time)
  Source:                 clock_divider0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider0/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 1.966ns (69.073%)  route 0.880ns (30.927%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.632     5.153    clock_divider0/clk_IBUF_BUFG
    SLICE_X60Y13         FDRE                                         r  clock_divider0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  clock_divider0/count_reg[1]/Q
                         net (fo=1, routed)           0.880     6.552    clock_divider0/count_reg_n_0_[1]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.209 r  clock_divider0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    clock_divider0/count_reg[0]_i_1_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  clock_divider0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    clock_divider0/count_reg[4]_i_1_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.443 r  clock_divider0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.443    clock_divider0/count_reg[8]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.560 r  clock_divider0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.560    clock_divider0/count_reg[12]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.677 r  clock_divider0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.677    clock_divider0/count_reg[16]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.000 r  clock_divider0/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.000    clock_divider0/count_reg[20]_i_1_n_6
    SLICE_X60Y18         FDRE                                         r  clock_divider0/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.508    14.849    clock_divider0/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  clock_divider0/count_reg[21]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y18         FDRE (Setup_fdre_C_D)        0.109    15.197    clock_divider0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  7.197    

Slack (MET) :             7.205ns  (required time - arrival time)
  Source:                 clock_divider0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider0/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 1.958ns (68.986%)  route 0.880ns (31.014%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.632     5.153    clock_divider0/clk_IBUF_BUFG
    SLICE_X60Y13         FDRE                                         r  clock_divider0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  clock_divider0/count_reg[1]/Q
                         net (fo=1, routed)           0.880     6.552    clock_divider0/count_reg_n_0_[1]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.209 r  clock_divider0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    clock_divider0/count_reg[0]_i_1_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  clock_divider0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    clock_divider0/count_reg[4]_i_1_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.443 r  clock_divider0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.443    clock_divider0/count_reg[8]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.560 r  clock_divider0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.560    clock_divider0/count_reg[12]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.677 r  clock_divider0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.677    clock_divider0/count_reg[16]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.992 r  clock_divider0/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.992    clock_divider0/count_reg[20]_i_1_n_4
    SLICE_X60Y18         FDRE                                         r  clock_divider0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.508    14.849    clock_divider0/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  clock_divider0/count_reg[23]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y18         FDRE (Setup_fdre_C_D)        0.109    15.197    clock_divider0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                  7.205    

Slack (MET) :             7.281ns  (required time - arrival time)
  Source:                 clock_divider0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider0/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 1.882ns (68.132%)  route 0.880ns (31.868%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.632     5.153    clock_divider0/clk_IBUF_BUFG
    SLICE_X60Y13         FDRE                                         r  clock_divider0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  clock_divider0/count_reg[1]/Q
                         net (fo=1, routed)           0.880     6.552    clock_divider0/count_reg_n_0_[1]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.209 r  clock_divider0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    clock_divider0/count_reg[0]_i_1_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  clock_divider0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    clock_divider0/count_reg[4]_i_1_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.443 r  clock_divider0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.443    clock_divider0/count_reg[8]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.560 r  clock_divider0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.560    clock_divider0/count_reg[12]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.677 r  clock_divider0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.677    clock_divider0/count_reg[16]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.916 r  clock_divider0/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.916    clock_divider0/count_reg[20]_i_1_n_5
    SLICE_X60Y18         FDRE                                         r  clock_divider0/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.508    14.849    clock_divider0/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  clock_divider0/count_reg[22]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y18         FDRE (Setup_fdre_C_D)        0.109    15.197    clock_divider0/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                  7.281    

Slack (MET) :             7.301ns  (required time - arrival time)
  Source:                 clock_divider0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider0/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 1.862ns (67.900%)  route 0.880ns (32.100%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.632     5.153    clock_divider0/clk_IBUF_BUFG
    SLICE_X60Y13         FDRE                                         r  clock_divider0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  clock_divider0/count_reg[1]/Q
                         net (fo=1, routed)           0.880     6.552    clock_divider0/count_reg_n_0_[1]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.209 r  clock_divider0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    clock_divider0/count_reg[0]_i_1_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  clock_divider0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    clock_divider0/count_reg[4]_i_1_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.443 r  clock_divider0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.443    clock_divider0/count_reg[8]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.560 r  clock_divider0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.560    clock_divider0/count_reg[12]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.677 r  clock_divider0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.677    clock_divider0/count_reg[16]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.896 r  clock_divider0/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.896    clock_divider0/count_reg[20]_i_1_n_7
    SLICE_X60Y18         FDRE                                         r  clock_divider0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.508    14.849    clock_divider0/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  clock_divider0/count_reg[20]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y18         FDRE (Setup_fdre_C_D)        0.109    15.197    clock_divider0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -7.896    
  -------------------------------------------------------------------
                         slack                                  7.301    

Slack (MET) :             7.316ns  (required time - arrival time)
  Source:                 clock_divider0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider0/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 1.849ns (67.747%)  route 0.880ns (32.253%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.632     5.153    clock_divider0/clk_IBUF_BUFG
    SLICE_X60Y13         FDRE                                         r  clock_divider0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  clock_divider0/count_reg[1]/Q
                         net (fo=1, routed)           0.880     6.552    clock_divider0/count_reg_n_0_[1]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.209 r  clock_divider0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    clock_divider0/count_reg[0]_i_1_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  clock_divider0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    clock_divider0/count_reg[4]_i_1_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.443 r  clock_divider0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.443    clock_divider0/count_reg[8]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.560 r  clock_divider0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.560    clock_divider0/count_reg[12]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.883 r  clock_divider0/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.883    clock_divider0/count_reg[16]_i_1_n_6
    SLICE_X60Y17         FDRE                                         r  clock_divider0/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.510    14.851    clock_divider0/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  clock_divider0/count_reg[17]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X60Y17         FDRE (Setup_fdre_C_D)        0.109    15.199    clock_divider0/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                  7.316    

Slack (MET) :             7.324ns  (required time - arrival time)
  Source:                 clock_divider0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider0/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.721ns  (logic 1.841ns (67.652%)  route 0.880ns (32.348%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.632     5.153    clock_divider0/clk_IBUF_BUFG
    SLICE_X60Y13         FDRE                                         r  clock_divider0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  clock_divider0/count_reg[1]/Q
                         net (fo=1, routed)           0.880     6.552    clock_divider0/count_reg_n_0_[1]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.209 r  clock_divider0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    clock_divider0/count_reg[0]_i_1_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  clock_divider0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    clock_divider0/count_reg[4]_i_1_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.443 r  clock_divider0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.443    clock_divider0/count_reg[8]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.560 r  clock_divider0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.560    clock_divider0/count_reg[12]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.875 r  clock_divider0/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.875    clock_divider0/count_reg[16]_i_1_n_4
    SLICE_X60Y17         FDRE                                         r  clock_divider0/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.510    14.851    clock_divider0/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  clock_divider0/count_reg[19]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X60Y17         FDRE (Setup_fdre_C_D)        0.109    15.199    clock_divider0/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  7.324    

Slack (MET) :             7.387ns  (required time - arrival time)
  Source:                 LEDdisplay0/Counter_Signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDdisplay0/Counter_Signal_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 1.692ns (64.515%)  route 0.931ns (35.485%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.618     5.139    LEDdisplay0/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  LEDdisplay0/Counter_Signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  LEDdisplay0/Counter_Signal_reg[1]/Q
                         net (fo=1, routed)           0.931     6.526    LEDdisplay0/Counter_Signal_reg_n_0_[1]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.200 r  LEDdisplay0/Counter_Signal_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.200    LEDdisplay0/Counter_Signal_reg[0]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  LEDdisplay0/Counter_Signal_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.314    LEDdisplay0/Counter_Signal_reg[4]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  LEDdisplay0/Counter_Signal_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.428    LEDdisplay0/Counter_Signal_reg[8]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.762 r  LEDdisplay0/Counter_Signal_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.762    LEDdisplay0/Counter_Signal_reg[12]_i_1_n_6
    SLICE_X62Y28         FDRE                                         r  LEDdisplay0/Counter_Signal_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.507    14.848    LEDdisplay0/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  LEDdisplay0/Counter_Signal_reg[13]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y28         FDRE (Setup_fdre_C_D)        0.062    15.149    LEDdisplay0/Counter_Signal_reg[13]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                  7.387    

Slack (MET) :             7.400ns  (required time - arrival time)
  Source:                 clock_divider0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider0/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 1.765ns (66.723%)  route 0.880ns (33.277%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.632     5.153    clock_divider0/clk_IBUF_BUFG
    SLICE_X60Y13         FDRE                                         r  clock_divider0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  clock_divider0/count_reg[1]/Q
                         net (fo=1, routed)           0.880     6.552    clock_divider0/count_reg_n_0_[1]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.209 r  clock_divider0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    clock_divider0/count_reg[0]_i_1_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  clock_divider0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    clock_divider0/count_reg[4]_i_1_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.443 r  clock_divider0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.443    clock_divider0/count_reg[8]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.560 r  clock_divider0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.560    clock_divider0/count_reg[12]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.799 r  clock_divider0/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.799    clock_divider0/count_reg[16]_i_1_n_5
    SLICE_X60Y17         FDRE                                         r  clock_divider0/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.510    14.851    clock_divider0/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  clock_divider0/count_reg[18]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X60Y17         FDRE (Setup_fdre_C_D)        0.109    15.199    clock_divider0/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -7.799    
  -------------------------------------------------------------------
                         slack                                  7.400    

Slack (MET) :             7.420ns  (required time - arrival time)
  Source:                 clock_divider0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider0/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 1.745ns (66.469%)  route 0.880ns (33.531%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.632     5.153    clock_divider0/clk_IBUF_BUFG
    SLICE_X60Y13         FDRE                                         r  clock_divider0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  clock_divider0/count_reg[1]/Q
                         net (fo=1, routed)           0.880     6.552    clock_divider0/count_reg_n_0_[1]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.209 r  clock_divider0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    clock_divider0/count_reg[0]_i_1_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  clock_divider0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    clock_divider0/count_reg[4]_i_1_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.443 r  clock_divider0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.443    clock_divider0/count_reg[8]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.560 r  clock_divider0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.560    clock_divider0/count_reg[12]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.779 r  clock_divider0/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.779    clock_divider0/count_reg[16]_i_1_n_7
    SLICE_X60Y17         FDRE                                         r  clock_divider0/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.510    14.851    clock_divider0/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  clock_divider0/count_reg[16]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X60Y17         FDRE (Setup_fdre_C_D)        0.109    15.199    clock_divider0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -7.779    
  -------------------------------------------------------------------
                         slack                                  7.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 clock_divider0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.590     1.473    clock_divider0/clk_IBUF_BUFG
    SLICE_X60Y13         FDRE                                         r  clock_divider0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.164     1.637 f  clock_divider0/count_reg[0]/Q
                         net (fo=1, routed)           0.163     1.800    clock_divider0/count_reg_n_0_[0]
    SLICE_X60Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.845 r  clock_divider0/count[0]_i_5/O
                         net (fo=1, routed)           0.000     1.845    clock_divider0/count[0]_i_5_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.915 r  clock_divider0/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.915    clock_divider0/count_reg[0]_i_1_n_7
    SLICE_X60Y13         FDRE                                         r  clock_divider0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.859     1.986    clock_divider0/clk_IBUF_BUFG
    SLICE_X60Y13         FDRE                                         r  clock_divider0/count_reg[0]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X60Y13         FDRE (Hold_fdre_C_D)         0.134     1.607    clock_divider0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 clock_divider0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.590     1.473    clock_divider0/clk_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  clock_divider0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  clock_divider0/count_reg[11]/Q
                         net (fo=1, routed)           0.173     1.810    clock_divider0/count_reg_n_0_[11]
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.919 r  clock_divider0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.919    clock_divider0/count_reg[8]_i_1_n_4
    SLICE_X60Y15         FDRE                                         r  clock_divider0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.858     1.985    clock_divider0/clk_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  clock_divider0/count_reg[11]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X60Y15         FDRE (Hold_fdre_C_D)         0.134     1.607    clock_divider0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 clock_divider0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.590     1.473    clock_divider0/clk_IBUF_BUFG
    SLICE_X60Y13         FDRE                                         r  clock_divider0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  clock_divider0/count_reg[3]/Q
                         net (fo=1, routed)           0.173     1.810    clock_divider0/count_reg_n_0_[3]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.919 r  clock_divider0/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.919    clock_divider0/count_reg[0]_i_1_n_4
    SLICE_X60Y13         FDRE                                         r  clock_divider0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.859     1.986    clock_divider0/clk_IBUF_BUFG
    SLICE_X60Y13         FDRE                                         r  clock_divider0/count_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X60Y13         FDRE (Hold_fdre_C_D)         0.134     1.607    clock_divider0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 clock_divider0/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider0/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.589     1.472    clock_divider0/clk_IBUF_BUFG
    SLICE_X60Y16         FDRE                                         r  clock_divider0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  clock_divider0/count_reg[12]/Q
                         net (fo=1, routed)           0.170     1.807    clock_divider0/count_reg_n_0_[12]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.922 r  clock_divider0/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.922    clock_divider0/count_reg[12]_i_1_n_7
    SLICE_X60Y16         FDRE                                         r  clock_divider0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.857     1.984    clock_divider0/clk_IBUF_BUFG
    SLICE_X60Y16         FDRE                                         r  clock_divider0/count_reg[12]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X60Y16         FDRE (Hold_fdre_C_D)         0.134     1.606    clock_divider0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 clock_divider0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider0/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.588     1.471    clock_divider0/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  clock_divider0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  clock_divider0/count_reg[16]/Q
                         net (fo=1, routed)           0.170     1.806    clock_divider0/count_reg_n_0_[16]
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.921 r  clock_divider0/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.921    clock_divider0/count_reg[16]_i_1_n_7
    SLICE_X60Y17         FDRE                                         r  clock_divider0/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.856     1.983    clock_divider0/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  clock_divider0/count_reg[16]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X60Y17         FDRE (Hold_fdre_C_D)         0.134     1.605    clock_divider0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 clock_divider0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider0/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.587     1.470    clock_divider0/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  clock_divider0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  clock_divider0/count_reg[20]/Q
                         net (fo=1, routed)           0.170     1.805    clock_divider0/count_reg_n_0_[20]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.920 r  clock_divider0/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.920    clock_divider0/count_reg[20]_i_1_n_7
    SLICE_X60Y18         FDRE                                         r  clock_divider0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.855     1.982    clock_divider0/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  clock_divider0/count_reg[20]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X60Y18         FDRE (Hold_fdre_C_D)         0.134     1.604    clock_divider0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 clock_divider0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.590     1.473    clock_divider0/clk_IBUF_BUFG
    SLICE_X60Y14         FDRE                                         r  clock_divider0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  clock_divider0/count_reg[4]/Q
                         net (fo=1, routed)           0.170     1.808    clock_divider0/count_reg_n_0_[4]
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.923 r  clock_divider0/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.923    clock_divider0/count_reg[4]_i_1_n_7
    SLICE_X60Y14         FDRE                                         r  clock_divider0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.859     1.986    clock_divider0/clk_IBUF_BUFG
    SLICE_X60Y14         FDRE                                         r  clock_divider0/count_reg[4]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X60Y14         FDRE (Hold_fdre_C_D)         0.134     1.607    clock_divider0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 LEDdisplay0/Counter_Signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDdisplay0/Counter_Signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.582     1.465    LEDdisplay0/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  LEDdisplay0/Counter_Signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  LEDdisplay0/Counter_Signal_reg[0]/Q
                         net (fo=1, routed)           0.173     1.779    LEDdisplay0/Counter_Signal_reg_n_0_[0]
    SLICE_X62Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.824 r  LEDdisplay0/Counter_Signal[0]_i_5/O
                         net (fo=1, routed)           0.000     1.824    LEDdisplay0/Counter_Signal[0]_i_5_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.894 r  LEDdisplay0/Counter_Signal_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.894    LEDdisplay0/Counter_Signal_reg[0]_i_1_n_7
    SLICE_X62Y25         FDRE                                         r  LEDdisplay0/Counter_Signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.850     1.977    LEDdisplay0/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  LEDdisplay0/Counter_Signal_reg[0]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    LEDdisplay0/Counter_Signal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 LEDdisplay0/Counter_Signal_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDdisplay0/Counter_Signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.585     1.468    LEDdisplay0/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  LEDdisplay0/Counter_Signal_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  LEDdisplay0/Counter_Signal_reg[11]/Q
                         net (fo=1, routed)           0.183     1.792    LEDdisplay0/Counter_Signal_reg_n_0_[11]
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  LEDdisplay0/Counter_Signal_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    LEDdisplay0/Counter_Signal_reg[8]_i_1_n_4
    SLICE_X62Y27         FDRE                                         r  LEDdisplay0/Counter_Signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.853     1.980    LEDdisplay0/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  LEDdisplay0/Counter_Signal_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    LEDdisplay0/Counter_Signal_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 LEDdisplay0/Counter_Signal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDdisplay0/Counter_Signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.582     1.465    LEDdisplay0/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  LEDdisplay0/Counter_Signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  LEDdisplay0/Counter_Signal_reg[3]/Q
                         net (fo=1, routed)           0.183     1.789    LEDdisplay0/Counter_Signal_reg_n_0_[3]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.897 r  LEDdisplay0/Counter_Signal_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    LEDdisplay0/Counter_Signal_reg[0]_i_1_n_4
    SLICE_X62Y25         FDRE                                         r  LEDdisplay0/Counter_Signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.850     1.977    LEDdisplay0/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  LEDdisplay0/Counter_Signal_reg[3]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    LEDdisplay0/Counter_Signal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   LEDdisplay0/Counter_Signal_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y27   LEDdisplay0/Counter_Signal_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y27   LEDdisplay0/Counter_Signal_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y28   LEDdisplay0/Counter_Signal_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y28   LEDdisplay0/Counter_Signal_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y28   LEDdisplay0/Counter_Signal_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   LEDdisplay0/Counter_Signal_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   LEDdisplay0/Counter_Signal_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   LEDdisplay0/Counter_Signal_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   clock_divider0/count_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   LEDdisplay0/Counter_Signal_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   LEDdisplay0/Counter_Signal_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   LEDdisplay0/Counter_Signal_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   LEDdisplay0/Counter_Signal_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   LEDdisplay0/Counter_Signal_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   LEDdisplay0/Counter_Signal_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   LEDdisplay0/Counter_Signal_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   LEDdisplay0/Counter_Signal_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   LEDdisplay0/Counter_Signal_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   LEDdisplay0/Counter_Signal_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   LEDdisplay0/Counter_Signal_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   LEDdisplay0/Counter_Signal_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   LEDdisplay0/Counter_Signal_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   LEDdisplay0/Counter_Signal_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   LEDdisplay0/Counter_Signal_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   LEDdisplay0/Counter_Signal_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   LEDdisplay0/Counter_Signal_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   LEDdisplay0/Counter_Signal_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   LEDdisplay0/Counter_Signal_reg[7]/C



