// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ethernet_remover (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        eth_level_pkt_V_dout,
        eth_level_pkt_V_empty_n,
        eth_level_pkt_V_read,
        m_axis_TREADY,
        m_axis_TDATA,
        m_axis_TVALID,
        m_axis_TKEEP,
        m_axis_TLAST,
        m_axis_TDEST
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [579:0] eth_level_pkt_V_dout;
input   eth_level_pkt_V_empty_n;
output   eth_level_pkt_V_read;
input   m_axis_TREADY;
output  [511:0] m_axis_TDATA;
output   m_axis_TVALID;
output  [63:0] m_axis_TKEEP;
output  [0:0] m_axis_TLAST;
output  [2:0] m_axis_TDEST;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg eth_level_pkt_V_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [1:0] er_fsm_state_load_load_fu_274_p1;
wire   [0:0] grp_nbreadreq_fu_108_p3;
reg    ap_predicate_op11_read_state1;
reg    ap_predicate_op25_read_state1;
reg    ap_predicate_op33_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg   [1:0] er_fsm_state_load_reg_474;
reg   [0:0] tmp_4_reg_488;
reg    ap_predicate_op67_write_state2;
reg   [0:0] tmp_3_reg_518;
reg    ap_predicate_op68_write_state2;
reg   [0:0] tmp_reg_538;
reg   [0:0] sendWord_last_V_reg_542;
reg   [0:0] icmp_ln879_reg_546;
reg    ap_predicate_op69_write_state2;
reg    ap_predicate_op70_write_state2;
reg    ap_block_state2_io;
wire    regslice_both_dataOut_V_data_V_U_apdone_blk;
reg    ap_block_state3_pp0_stage0_iter2;
reg   [1:0] er_fsm_state_load_reg_474_pp0_iter1_reg;
reg   [0:0] tmp_4_reg_488_pp0_iter1_reg;
reg    ap_predicate_op82_write_state3;
reg   [0:0] tmp_3_reg_518_pp0_iter1_reg;
reg    ap_predicate_op83_write_state3;
reg   [0:0] tmp_reg_538_pp0_iter1_reg;
reg   [0:0] sendWord_last_V_reg_542_pp0_iter1_reg;
reg   [0:0] icmp_ln879_reg_546_pp0_iter1_reg;
reg    ap_predicate_op84_write_state3;
reg    ap_predicate_op86_write_state3;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_11001;
reg   [1:0] er_fsm_state;
reg   [511:0] prevWord_data_V;
reg   [63:0] prevWord_keep_V;
reg   [2:0] prevWord_dest_V;
reg    m_axis_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    eth_level_pkt_V_blk_n;
wire   [2:0] grp_fu_229_p4;
reg   [2:0] reg_263;
reg   [511:0] p_Val2_s_reg_478;
reg   [63:0] p_Val2_1_reg_483;
wire   [0:0] grp_fu_221_p3;
reg   [0:0] currWord_last_V_2_reg_492;
wire   [111:0] trunc_ln647_fu_290_p1;
reg   [111:0] trunc_ln647_reg_498;
reg   [13:0] p_Result_8_i_reg_503;
wire   [0:0] tmp_8_fu_304_p3;
reg   [0:0] tmp_8_reg_508;
wire   [1:0] select_ln114_fu_312_p3;
wire   [511:0] currWord_data_V_fu_326_p1;
reg   [511:0] currWord_data_V_reg_522;
wire   [63:0] grp_fu_211_p4;
reg   [63:0] currWord_keep_V_reg_527;
reg   [0:0] currWord_last_V_reg_532;
wire   [0:0] icmp_ln879_fu_334_p2;
wire   [0:0] tmp_last_V_4_fu_382_p2;
reg   [0:0] tmp_last_V_4_reg_550;
wire   [63:0] sendWord_keep_V_fu_388_p3;
reg   [63:0] sendWord_keep_V_reg_555;
wire   [511:0] sendWord_data_V_fu_396_p3;
reg   [511:0] sendWord_data_V_reg_560;
wire   [1:0] select_ln879_fu_404_p3;
wire   [511:0] p_Result_5_fu_423_p3;
wire   [63:0] p_Result_6_fu_432_p3;
wire   [511:0] p_Result_3_fu_441_p3;
wire   [63:0] p_Result_4_fu_449_p3;
wire   [0:0] tmp_last_V_3_fu_462_p2;
reg    ap_block_pp0_stage0_subdone;
wire   [1:0] ap_phi_reg_pp0_iter0_er_fsm_state_new_0_i_reg_140;
reg   [1:0] ap_phi_reg_pp0_iter1_er_fsm_state_new_0_i_reg_140;
reg   [0:0] ap_phi_mux_er_fsm_state_flag_6_s_phi_fu_156_p16;
wire   [0:0] ap_phi_reg_pp0_iter0_er_fsm_state_flag_6_s_reg_151;
reg   [0:0] ap_phi_reg_pp0_iter1_er_fsm_state_flag_6_s_reg_151;
reg   [1:0] ap_phi_mux_er_fsm_state_new_6_i_phi_fu_186_p16;
wire   [1:0] ap_phi_reg_pp0_iter0_er_fsm_state_new_6_i_reg_181;
reg   [1:0] ap_phi_reg_pp0_iter1_er_fsm_state_new_6_i_reg_181;
reg   [1:0] ap_sig_allocacmp_er_fsm_state_load;
wire   [511:0] currWord_data_V_1_fu_286_p1;
wire   [511:0] sendWord_data_V_4_fu_330_p1;
reg    ap_block_pp0_stage0_01001;
wire   [399:0] p_Result_10_i_fu_340_p4;
wire   [49:0] p_Result_12_i_fu_358_p4;
wire   [0:0] xor_ln879_fu_376_p2;
wire   [63:0] p_Result_2_fu_368_p3;
wire   [511:0] p_Result_1_fu_350_p3;
wire   [399:0] grp_fu_245_p4;
wire   [49:0] grp_fu_254_p4;
wire   [0:0] p_Result_s_fu_457_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg   [511:0] m_axis_TDATA_int;
reg    m_axis_TVALID_int;
wire    m_axis_TREADY_int;
wire    regslice_both_dataOut_V_data_V_U_vld_out;
wire    regslice_both_dataOut_V_keep_V_U_apdone_blk;
reg   [63:0] m_axis_TKEEP_int;
wire    regslice_both_dataOut_V_keep_V_U_ack_in_dummy;
wire    regslice_both_dataOut_V_keep_V_U_vld_out;
wire    regslice_both_dataOut_V_last_V_U_apdone_blk;
reg   [0:0] m_axis_TLAST_int;
wire    regslice_both_dataOut_V_last_V_U_ack_in_dummy;
wire    regslice_both_dataOut_V_last_V_U_vld_out;
wire    regslice_both_dataOut_V_dest_V_U_apdone_blk;
reg   [2:0] m_axis_TDEST_int;
wire    regslice_both_dataOut_V_dest_V_U_ack_in_dummy;
wire    regslice_both_dataOut_V_dest_V_U_vld_out;
reg    ap_condition_312;
reg    ap_condition_316;
reg    ap_condition_172;
reg    ap_condition_569;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 er_fsm_state = 2'd0;
#0 prevWord_data_V = 512'd0;
#0 prevWord_keep_V = 64'd0;
#0 prevWord_dest_V = 3'd0;
end

regslice_both #(
    .DataWidth( 512 ))
regslice_both_dataOut_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(m_axis_TDATA_int),
    .vld_in(m_axis_TVALID_int),
    .ack_in(m_axis_TREADY_int),
    .data_out(m_axis_TDATA),
    .vld_out(regslice_both_dataOut_V_data_V_U_vld_out),
    .ack_out(m_axis_TREADY),
    .apdone_blk(regslice_both_dataOut_V_data_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 64 ))
regslice_both_dataOut_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(m_axis_TKEEP_int),
    .vld_in(m_axis_TVALID_int),
    .ack_in(regslice_both_dataOut_V_keep_V_U_ack_in_dummy),
    .data_out(m_axis_TKEEP),
    .vld_out(regslice_both_dataOut_V_keep_V_U_vld_out),
    .ack_out(m_axis_TREADY),
    .apdone_blk(regslice_both_dataOut_V_keep_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_dataOut_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(m_axis_TLAST_int),
    .vld_in(m_axis_TVALID_int),
    .ack_in(regslice_both_dataOut_V_last_V_U_ack_in_dummy),
    .data_out(m_axis_TLAST),
    .vld_out(regslice_both_dataOut_V_last_V_U_vld_out),
    .ack_out(m_axis_TREADY),
    .apdone_blk(regslice_both_dataOut_V_last_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 3 ))
regslice_both_dataOut_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(m_axis_TDEST_int),
    .vld_in(m_axis_TVALID_int),
    .ack_in(regslice_both_dataOut_V_dest_V_U_ack_in_dummy),
    .data_out(m_axis_TDEST),
    .vld_out(regslice_both_dataOut_V_dest_V_U_vld_out),
    .ack_out(m_axis_TREADY),
    .apdone_blk(regslice_both_dataOut_V_dest_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_nbreadreq_fu_108_p3 == 1'd1) & (ap_sig_allocacmp_er_fsm_state_load == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_108_p3 == 1'd1) & (ap_sig_allocacmp_er_fsm_state_load == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_er_fsm_state_flag_6_s_reg_151 <= eth_level_pkt_V_dout[32'd576];
    end else if (((er_fsm_state_load_load_fu_274_p1 == 2'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_er_fsm_state_flag_6_s_reg_151 <= 1'd1;
    end else if ((((grp_nbreadreq_fu_108_p3 == 1'd0) & (ap_sig_allocacmp_er_fsm_state_load == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_108_p3 == 1'd0) & (ap_sig_allocacmp_er_fsm_state_load == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_108_p3 == 1'd0) & (ap_sig_allocacmp_er_fsm_state_load == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_er_fsm_state_flag_6_s_reg_151 <= 1'd0;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_er_fsm_state_flag_6_s_reg_151 <= ap_phi_reg_pp0_iter0_er_fsm_state_flag_6_s_reg_151;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_172)) begin
        if ((1'b1 == ap_condition_316)) begin
            ap_phi_reg_pp0_iter1_er_fsm_state_new_0_i_reg_140 <= select_ln879_fu_404_p3;
        end else if ((1'b1 == ap_condition_312)) begin
            ap_phi_reg_pp0_iter1_er_fsm_state_new_0_i_reg_140 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_er_fsm_state_new_0_i_reg_140 <= ap_phi_reg_pp0_iter0_er_fsm_state_new_0_i_reg_140;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_108_p3 == 1'd1) & (ap_sig_allocacmp_er_fsm_state_load == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_er_fsm_state_new_6_i_reg_181 <= select_ln114_fu_312_p3;
    end else if ((((grp_nbreadreq_fu_108_p3 == 1'd0) & (ap_sig_allocacmp_er_fsm_state_load == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_108_p3 == 1'd1) & (ap_sig_allocacmp_er_fsm_state_load == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((er_fsm_state_load_load_fu_274_p1 == 2'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_er_fsm_state_new_6_i_reg_181 <= 2'd0;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_er_fsm_state_new_6_i_reg_181 <= ap_phi_reg_pp0_iter0_er_fsm_state_new_6_i_reg_181;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_569)) begin
        if ((ap_sig_allocacmp_er_fsm_state_load == 2'd0)) begin
            prevWord_data_V <= sendWord_data_V_4_fu_330_p1;
        end else if ((ap_sig_allocacmp_er_fsm_state_load == 2'd2)) begin
            prevWord_data_V <= currWord_data_V_1_fu_286_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_108_p3 == 1'd1) & (ap_sig_allocacmp_er_fsm_state_load == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        currWord_data_V_reg_522 <= currWord_data_V_fu_326_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_108_p3 == 1'd1) & (ap_sig_allocacmp_er_fsm_state_load == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        currWord_keep_V_reg_527 <= {{eth_level_pkt_V_dout[575:512]}};
        currWord_last_V_reg_532 <= eth_level_pkt_V_dout[32'd576];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_108_p3 == 1'd1) & (ap_sig_allocacmp_er_fsm_state_load == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        currWord_last_V_2_reg_492 <= eth_level_pkt_V_dout[32'd576];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_er_fsm_state_flag_6_s_phi_fu_156_p16 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        er_fsm_state <= ap_phi_mux_er_fsm_state_new_6_i_phi_fu_186_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        er_fsm_state_load_reg_474 <= ap_sig_allocacmp_er_fsm_state_load;
        er_fsm_state_load_reg_474_pp0_iter1_reg <= er_fsm_state_load_reg_474;
        icmp_ln879_reg_546_pp0_iter1_reg <= icmp_ln879_reg_546;
        p_Val2_1_reg_483 <= prevWord_keep_V;
        p_Val2_s_reg_478 <= prevWord_data_V;
        sendWord_last_V_reg_542_pp0_iter1_reg <= sendWord_last_V_reg_542;
        tmp_3_reg_518_pp0_iter1_reg <= tmp_3_reg_518;
        tmp_4_reg_488_pp0_iter1_reg <= tmp_4_reg_488;
        tmp_reg_538_pp0_iter1_reg <= tmp_reg_538;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_108_p3 == 1'd1) & (ap_sig_allocacmp_er_fsm_state_load == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln879_reg_546 <= icmp_ln879_fu_334_p2;
        sendWord_data_V_reg_560 <= sendWord_data_V_fu_396_p3;
        sendWord_keep_V_reg_555 <= sendWord_keep_V_fu_388_p3;
        tmp_last_V_4_reg_550 <= tmp_last_V_4_fu_382_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_108_p3 == 1'd1) & (ap_sig_allocacmp_er_fsm_state_load == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_8_i_reg_503 <= {{eth_level_pkt_V_dout[525:512]}};
        tmp_8_reg_508 <= eth_level_pkt_V_dout[32'd526];
        trunc_ln647_reg_498 <= trunc_ln647_fu_290_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((er_fsm_state_load_reg_474 == 2'd0) & (tmp_reg_538 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_4_reg_488 == 1'd1) & (er_fsm_state_load_reg_474 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        prevWord_dest_V <= reg_263;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_nbreadreq_fu_108_p3 == 1'd1) & (ap_sig_allocacmp_er_fsm_state_load == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_108_p3 == 1'd1) & (ap_sig_allocacmp_er_fsm_state_load == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        prevWord_keep_V <= {{eth_level_pkt_V_dout[575:512]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_nbreadreq_fu_108_p3 == 1'd1) & (ap_sig_allocacmp_er_fsm_state_load == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_108_p3 == 1'd1) & (ap_sig_allocacmp_er_fsm_state_load == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_108_p3 == 1'd1) & (ap_sig_allocacmp_er_fsm_state_load == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_263 <= {{eth_level_pkt_V_dout[579:577]}};
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_108_p3 == 1'd1) & (ap_sig_allocacmp_er_fsm_state_load == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sendWord_last_V_reg_542 <= eth_level_pkt_V_dout[32'd576];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_allocacmp_er_fsm_state_load == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_3_reg_518 <= grp_nbreadreq_fu_108_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_allocacmp_er_fsm_state_load == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_4_reg_488 <= grp_nbreadreq_fu_108_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_allocacmp_er_fsm_state_load == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_reg_538 <= grp_nbreadreq_fu_108_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((er_fsm_state_load_reg_474 == 2'd0) & (tmp_reg_538 == 1'd1))) begin
        ap_phi_mux_er_fsm_state_flag_6_s_phi_fu_156_p16 = 1'd1;
    end else begin
        ap_phi_mux_er_fsm_state_flag_6_s_phi_fu_156_p16 = ap_phi_reg_pp0_iter1_er_fsm_state_flag_6_s_reg_151;
    end
end

always @ (*) begin
    if (((er_fsm_state_load_reg_474 == 2'd0) & (tmp_reg_538 == 1'd1))) begin
        ap_phi_mux_er_fsm_state_new_6_i_phi_fu_186_p16 = ap_phi_reg_pp0_iter1_er_fsm_state_new_0_i_reg_140;
    end else begin
        ap_phi_mux_er_fsm_state_new_6_i_phi_fu_186_p16 = ap_phi_reg_pp0_iter1_er_fsm_state_new_6_i_reg_181;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_er_fsm_state_flag_6_s_phi_fu_156_p16 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_er_fsm_state_load = ap_phi_mux_er_fsm_state_new_6_i_phi_fu_186_p16;
    end else begin
        ap_sig_allocacmp_er_fsm_state_load = er_fsm_state;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op33_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op25_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op11_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        eth_level_pkt_V_blk_n = eth_level_pkt_V_empty_n;
    end else begin
        eth_level_pkt_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op33_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op25_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op11_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        eth_level_pkt_V_read = 1'b1;
    end else begin
        eth_level_pkt_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op68_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op67_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((er_fsm_state_load_reg_474 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op70_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op69_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op86_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op84_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op83_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op82_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((er_fsm_state_load_reg_474_pp0_iter1_reg == 2'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        m_axis_TDATA_blk_n = m_axis_TREADY_int;
    end else begin
        m_axis_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op70_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op69_write_state2 == 1'b1)))) begin
        m_axis_TDATA_int = sendWord_data_V_reg_560;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op68_write_state2 == 1'b1))) begin
        m_axis_TDATA_int = currWord_data_V_reg_522;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op67_write_state2 == 1'b1))) begin
        m_axis_TDATA_int = p_Result_3_fu_441_p3;
    end else if (((er_fsm_state_load_reg_474 == 2'd3) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_axis_TDATA_int = p_Result_5_fu_423_p3;
    end else begin
        m_axis_TDATA_int = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op69_write_state2 == 1'b1))) begin
        m_axis_TDEST_int = 3'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op68_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op70_write_state2 == 1'b1)))) begin
        m_axis_TDEST_int = reg_263;
    end else if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op67_write_state2 == 1'b1)) | ((er_fsm_state_load_reg_474 == 2'd3) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        m_axis_TDEST_int = prevWord_dest_V;
    end else begin
        m_axis_TDEST_int = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op70_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op69_write_state2 == 1'b1)))) begin
        m_axis_TKEEP_int = sendWord_keep_V_reg_555;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op68_write_state2 == 1'b1))) begin
        m_axis_TKEEP_int = currWord_keep_V_reg_527;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op67_write_state2 == 1'b1))) begin
        m_axis_TKEEP_int = p_Result_4_fu_449_p3;
    end else if (((er_fsm_state_load_reg_474 == 2'd3) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_axis_TKEEP_int = p_Result_6_fu_432_p3;
    end else begin
        m_axis_TKEEP_int = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op70_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op69_write_state2 == 1'b1)))) begin
        m_axis_TLAST_int = tmp_last_V_4_reg_550;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op68_write_state2 == 1'b1))) begin
        m_axis_TLAST_int = currWord_last_V_reg_532;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op67_write_state2 == 1'b1))) begin
        m_axis_TLAST_int = tmp_last_V_3_fu_462_p2;
    end else if (((er_fsm_state_load_reg_474 == 2'd3) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_axis_TLAST_int = 1'd1;
    end else begin
        m_axis_TLAST_int = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op68_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op67_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((er_fsm_state_load_reg_474 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op70_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op69_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        m_axis_TVALID_int = 1'b1;
    end else begin
        m_axis_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((eth_level_pkt_V_empty_n == 1'b0) & (ap_predicate_op33_read_state1 == 1'b1)) | ((eth_level_pkt_V_empty_n == 1'b0) & (ap_predicate_op25_read_state1 == 1'b1)) | ((eth_level_pkt_V_empty_n == 1'b0) & (ap_predicate_op11_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (regslice_both_dataOut_V_data_V_U_apdone_blk == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((eth_level_pkt_V_empty_n == 1'b0) & (ap_predicate_op33_read_state1 == 1'b1)) | ((eth_level_pkt_V_empty_n == 1'b0) & (ap_predicate_op25_read_state1 == 1'b1)) | ((eth_level_pkt_V_empty_n == 1'b0) & (ap_predicate_op11_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_dataOut_V_data_V_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state3_io))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_io)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((eth_level_pkt_V_empty_n == 1'b0) & (ap_predicate_op33_read_state1 == 1'b1)) | ((eth_level_pkt_V_empty_n == 1'b0) & (ap_predicate_op25_read_state1 == 1'b1)) | ((eth_level_pkt_V_empty_n == 1'b0) & (ap_predicate_op11_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_dataOut_V_data_V_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state3_io))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_io)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((eth_level_pkt_V_empty_n == 1'b0) & (ap_predicate_op33_read_state1 == 1'b1)) | ((eth_level_pkt_V_empty_n == 1'b0) & (ap_predicate_op25_read_state1 == 1'b1)) | ((eth_level_pkt_V_empty_n == 1'b0) & (ap_predicate_op11_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_io = (((m_axis_TREADY_int == 1'b0) & (ap_predicate_op68_write_state2 == 1'b1)) | ((m_axis_TREADY_int == 1'b0) & (ap_predicate_op67_write_state2 == 1'b1)) | ((er_fsm_state_load_reg_474 == 2'd3) & (m_axis_TREADY_int == 1'b0)) | ((m_axis_TREADY_int == 1'b0) & (ap_predicate_op70_write_state2 == 1'b1)) | ((m_axis_TREADY_int == 1'b0) & (ap_predicate_op69_write_state2 == 1'b1)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_io = (((m_axis_TREADY_int == 1'b0) & (ap_predicate_op86_write_state3 == 1'b1)) | ((m_axis_TREADY_int == 1'b0) & (ap_predicate_op84_write_state3 == 1'b1)) | ((m_axis_TREADY_int == 1'b0) & (ap_predicate_op83_write_state3 == 1'b1)) | ((m_axis_TREADY_int == 1'b0) & (ap_predicate_op82_write_state3 == 1'b1)) | ((er_fsm_state_load_reg_474_pp0_iter1_reg == 2'd3) & (m_axis_TREADY_int == 1'b0)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (regslice_both_dataOut_V_data_V_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_condition_172 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_312 = ((grp_fu_221_p3 == 1'd1) & (grp_nbreadreq_fu_108_p3 == 1'd1) & (ap_sig_allocacmp_er_fsm_state_load == 2'd0));
end

always @ (*) begin
    ap_condition_316 = ((grp_fu_221_p3 == 1'd0) & (grp_nbreadreq_fu_108_p3 == 1'd1) & (ap_sig_allocacmp_er_fsm_state_load == 2'd0));
end

always @ (*) begin
    ap_condition_569 = ((grp_nbreadreq_fu_108_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_er_fsm_state_flag_6_s_reg_151 = 'bx;

assign ap_phi_reg_pp0_iter0_er_fsm_state_new_0_i_reg_140 = 'bx;

assign ap_phi_reg_pp0_iter0_er_fsm_state_new_6_i_reg_181 = 'bx;

always @ (*) begin
    ap_predicate_op11_read_state1 = ((grp_nbreadreq_fu_108_p3 == 1'd1) & (ap_sig_allocacmp_er_fsm_state_load == 2'd2));
end

always @ (*) begin
    ap_predicate_op25_read_state1 = ((grp_nbreadreq_fu_108_p3 == 1'd1) & (ap_sig_allocacmp_er_fsm_state_load == 2'd1));
end

always @ (*) begin
    ap_predicate_op33_read_state1 = ((grp_nbreadreq_fu_108_p3 == 1'd1) & (ap_sig_allocacmp_er_fsm_state_load == 2'd0));
end

always @ (*) begin
    ap_predicate_op67_write_state2 = ((tmp_4_reg_488 == 1'd1) & (er_fsm_state_load_reg_474 == 2'd2));
end

always @ (*) begin
    ap_predicate_op68_write_state2 = ((er_fsm_state_load_reg_474 == 2'd1) & (tmp_3_reg_518 == 1'd1));
end

always @ (*) begin
    ap_predicate_op69_write_state2 = ((sendWord_last_V_reg_542 == 1'd0) & (er_fsm_state_load_reg_474 == 2'd0) & (tmp_reg_538 == 1'd1) & (icmp_ln879_reg_546 == 1'd1));
end

always @ (*) begin
    ap_predicate_op70_write_state2 = ((er_fsm_state_load_reg_474 == 2'd0) & (sendWord_last_V_reg_542 == 1'd1) & (tmp_reg_538 == 1'd1));
end

always @ (*) begin
    ap_predicate_op82_write_state3 = ((tmp_4_reg_488_pp0_iter1_reg == 1'd1) & (er_fsm_state_load_reg_474_pp0_iter1_reg == 2'd2));
end

always @ (*) begin
    ap_predicate_op83_write_state3 = ((er_fsm_state_load_reg_474_pp0_iter1_reg == 2'd1) & (tmp_3_reg_518_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op84_write_state3 = ((sendWord_last_V_reg_542_pp0_iter1_reg == 1'd0) & (er_fsm_state_load_reg_474_pp0_iter1_reg == 2'd0) & (icmp_ln879_reg_546_pp0_iter1_reg == 1'd1) & (tmp_reg_538_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op86_write_state3 = ((er_fsm_state_load_reg_474_pp0_iter1_reg == 2'd0) & (sendWord_last_V_reg_542_pp0_iter1_reg == 1'd1) & (tmp_reg_538_pp0_iter1_reg == 1'd1));
end

assign currWord_data_V_1_fu_286_p1 = eth_level_pkt_V_dout[511:0];

assign currWord_data_V_fu_326_p1 = eth_level_pkt_V_dout[511:0];

assign er_fsm_state_load_load_fu_274_p1 = ap_sig_allocacmp_er_fsm_state_load;

assign grp_fu_211_p4 = {{eth_level_pkt_V_dout[575:512]}};

assign grp_fu_221_p3 = eth_level_pkt_V_dout[32'd576];

assign grp_fu_229_p4 = {{eth_level_pkt_V_dout[579:577]}};

assign grp_fu_245_p4 = {{p_Val2_s_reg_478[511:112]}};

assign grp_fu_254_p4 = {{p_Val2_1_reg_483[63:14]}};

assign grp_nbreadreq_fu_108_p3 = eth_level_pkt_V_empty_n;

assign icmp_ln879_fu_334_p2 = ((grp_fu_229_p4 == 3'd0) ? 1'b1 : 1'b0);

assign m_axis_TVALID = regslice_both_dataOut_V_data_V_U_vld_out;

assign p_Result_10_i_fu_340_p4 = {{eth_level_pkt_V_dout[511:112]}};

assign p_Result_12_i_fu_358_p4 = {{eth_level_pkt_V_dout[575:526]}};

assign p_Result_1_fu_350_p3 = {{112'd0}, {p_Result_10_i_fu_340_p4}};

assign p_Result_2_fu_368_p3 = {{14'd0}, {p_Result_12_i_fu_358_p4}};

assign p_Result_3_fu_441_p3 = {{trunc_ln647_reg_498}, {grp_fu_245_p4}};

assign p_Result_4_fu_449_p3 = {{p_Result_8_i_reg_503}, {grp_fu_254_p4}};

assign p_Result_5_fu_423_p3 = {{112'd0}, {grp_fu_245_p4}};

assign p_Result_6_fu_432_p3 = {{14'd0}, {grp_fu_254_p4}};

assign p_Result_s_fu_457_p2 = (tmp_8_reg_508 ^ 1'd1);

assign select_ln114_fu_312_p3 = ((tmp_8_fu_304_p3[0:0] === 1'b1) ? 2'd3 : 2'd0);

assign select_ln879_fu_404_p3 = ((icmp_ln879_fu_334_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign sendWord_data_V_4_fu_330_p1 = eth_level_pkt_V_dout[511:0];

assign sendWord_data_V_fu_396_p3 = ((icmp_ln879_fu_334_p2[0:0] === 1'b1) ? sendWord_data_V_4_fu_330_p1 : p_Result_1_fu_350_p3);

assign sendWord_keep_V_fu_388_p3 = ((icmp_ln879_fu_334_p2[0:0] === 1'b1) ? grp_fu_211_p4 : p_Result_2_fu_368_p3);

assign tmp_8_fu_304_p3 = eth_level_pkt_V_dout[32'd526];

assign tmp_last_V_3_fu_462_p2 = (p_Result_s_fu_457_p2 & currWord_last_V_2_reg_492);

assign tmp_last_V_4_fu_382_p2 = (xor_ln879_fu_376_p2 | grp_fu_221_p3);

assign trunc_ln647_fu_290_p1 = eth_level_pkt_V_dout[111:0];

assign xor_ln879_fu_376_p2 = (icmp_ln879_fu_334_p2 ^ 1'd1);

endmodule //ethernet_remover
