verilog xil_defaultlib --include "../../../../ILA_Latency.srcs/sources_1/bd/ILA_Latency/ipshared/85a3" --include "../../../../ILA_Latency.srcs/sources_1/bd/ILA_Latency/ipshared/1b7e/hdl/verilog" --include "../../../../ILA_Latency.srcs/sources_1/bd/ILA_Latency/ipshared/122e/hdl/verilog" --include "../../../../ILA_Latency.srcs/sources_1/bd/ILA_Latency/ipshared/7d3c/hdl/verilog" --include "../../../../ILA_Latency.srcs/sources_1/bd/ILA_Latency/ipshared/c45e/hdl/verilog" \
"../../../../ILA_Latency.srcs/sources_1/bd/ILA_Latency/ip/ILA_Latency_clk_wiz_0_0/ILA_Latency_clk_wiz_0_0_clk_wiz.v" \
"../../../../ILA_Latency.srcs/sources_1/bd/ILA_Latency/ip/ILA_Latency_clk_wiz_0_0/ILA_Latency_clk_wiz_0_0.v" \
"../../../../ILA_Latency.srcs/sources_1/bd/ILA_Latency/ip/ILA_Latency_ila_0_0/sim/ILA_Latency_ila_0_0.v" \
"../../../../ILA_Latency.srcs/sources_1/bd/ILA_Latency/sim/ILA_Latency.v" \
"../../../../ILA_Latency.srcs/sources_1/bd/ILA_Latency/ip/ILA_Latency_ila_1_0/sim/ILA_Latency_ila_1_0.v" \
"../../../../ILA_Latency.srcs/sources_1/bd/ILA_Latency/ip/ILA_Latency_util_vector_logic_0_0/sim/ILA_Latency_util_vector_logic_0_0.v" \
"../../../../ILA_Latency.srcs/sources_1/bd/ILA_Latency/ip/ILA_Latency_pulse_rise_fall_0_0/sim/ILA_Latency_pulse_rise_fall_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
